# do {block_tb_simulate.do}
# vsim -voptargs=""+acc"" -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L xbip_pipe_v3_0_10 -L xbip_dsp48_wrapper_v3_0_6 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L axis_infrastructure_v1_1_1 -L axis_combiner_v1_1_31 -L unisims_ver -L unimacro_ver -L secureip -L xpm -lib xil_defaultlib xil_defaultlib.block_tb xil_defaultlib.glbl 
# Start time: 15:15:42 on Oct 17,2025
# Loading xil_defaultlib.block_tb
# Loading xil_defaultlib.design_1_wrapper
# Loading xil_defaultlib.design_1
# Loading xil_defaultlib.design_1_accumulator_0_0
# Loading xil_defaultlib.accumulator
# Loading xil_defaultlib.acc
# Loading xil_defaultlib.add8
# Loading xil_defaultlib.floating_point_1
# Loading xil_defaultlib.gen_tlast
# Loading xil_defaultlib.floating_point_2
# Loading xil_defaultlib.acc_fifo
# Loading xil_defaultlib.design_1_divide_0_0
# Loading xil_defaultlib.divide
# Loading xil_defaultlib.latency4_fifo
# Loading xil_defaultlib.reciprocal
# Loading xil_defaultlib.reciprocal_lut
# Loading xil_defaultlib.design_1_exp_0_0
# Loading xil_defaultlib.exp
# Loading xil_defaultlib.design_1_max_0_0
# Loading xil_defaultlib.max
# Loading xil_defaultlib.get_maxof8
# Loading xil_defaultlib.serial_max
# Loading xil_defaultlib.design_1_sub_max_0_0
# Loading xil_defaultlib.sub_max
# Loading xil_defaultlib.axis_combiner_0
# Loading axis_combiner_v1_1_31.axis_combiner_v1_1_31_top
# Loading axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_axis2vector
# Loading axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_vector2axis
# Loading xil_defaultlib.glbl
# Loading xil_defaultlib.floating_point_3
# Loading xil_defaultlib.multiple_log2e
# Loading xil_defaultlib.get_u_v
# Loading xil_defaultlib.exp_from_uv
# Loading xil_defaultlib.floating_point_0
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading xil_defaultlib.c_shift_ram_1(c_shift_ram_1_arch)
# Loading ieee.math_real(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading ieee.std_logic_unsigned(body)
# Loading unisims_ver.LUT1
# Loading unisim.muxcy(muxcy_v)
# Loading unisim.xorcy(xorcy_v)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.fde(fde_v)
# Loading unisim.fdre(fdre_v)
# Loading unisim.dsp48e1(dsp48e1_v)
# Loading unisim.lut4(lut4_v)
# Loading xil_defaultlib.c_shift_ram_2(c_shift_ram_2_arch)
# Loading unisim.dsp48e2(dsp48e2_v)
# Loading xil_defaultlib.c_shift_ram_0(c_shift_ram_0_arch)
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'accumulator'.  Expected 9, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /block_tb/design_1_wrapper_u/design_1_i/accumulator File: ../../../../Activation_accelerator.ip_user_files/bd/design_1/sim/design_1.v Line: 53
# ** Warning: (vsim-3722) ../../../../Activation_accelerator.ip_user_files/bd/design_1/sim/design_1.v(53): [TFMPC] - Missing connection for port 'M_AXIS_TLAST'.
# Loading unisims_ver.x_lut1_mux2
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$getcwd' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /block_tb File: ../../../../Activation_accelerator.srcs/sim_1/new/block_tb.v Line: 42
# ** Warning: Design size of 58509 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/accumulator/inst/acc_u/add8_u/STAGE2[1]/add_s2/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/accumulator/inst/acc_u/add8_u/STAGE2[0]/add_s2/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/accumulator/inst/acc_u/add8_u/STAGE1[3]/add_s1/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/accumulator/inst/acc_u/add8_u/STAGE1[2]/add_s1/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/accumulator/inst/acc_u/add8_u/STAGE1[1]/add_s1/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/accumulator/inst/acc_u/add8_u/STAGE1[0]/add_s1/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/accumulator/inst/acc_u/add8_u/add_s3/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/sub_max/inst/sub_inst[7]/sub_u/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/sub_max/inst/sub_inst[6]/sub_u/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/sub_max/inst/sub_inst[5]/sub_u/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/sub_max/inst/sub_inst[4]/sub_u/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/sub_max/inst/sub_inst[3]/sub_u/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/sub_max/inst/sub_inst[2]/sub_u/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/sub_max/inst/sub_inst[1]/sub_u/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/sub_max/inst/sub_inst[0]/sub_u/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$getcwd'
#    Time: 0 ps  Iteration: 0  Instance: /block_tb File: ../../../../Activation_accelerator.srcs/sim_1/new/block_tb.v Line: 42
# PWD:     
#       98304 byte data has been loaded
run 3us
do block_tb_compile.do
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xbip_utils_v3_0_14".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/c_reg_fd_v12_0_10".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/c_shift_ram_v12_0_18".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/axi_utils_v2_0_10".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xbip_pipe_v3_0_10".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xbip_dsp48_wrapper_v3_0_6".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/mult_gen_v12_0_22".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/floating_point_v7_1_19".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/axis_combiner_v1_1_31".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap xbip_utils_v3_0_14 modelsim_lib/msim/xbip_utils_v3_0_14 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap c_reg_fd_v12_0_10 modelsim_lib/msim/c_reg_fd_v12_0_10 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap c_shift_ram_v12_0_18 modelsim_lib/msim/c_shift_ram_v12_0_18 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap axi_utils_v2_0_10 modelsim_lib/msim/axi_utils_v2_0_10 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap xbip_pipe_v3_0_10 modelsim_lib/msim/xbip_pipe_v3_0_10 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap xbip_dsp48_wrapper_v3_0_6 modelsim_lib/msim/xbip_dsp48_wrapper_v3_0_6 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap mult_gen_v12_0_22 modelsim_lib/msim/mult_gen_v12_0_22 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap floating_point_v7_1_19 modelsim_lib/msim/floating_point_v7_1_19 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap axis_combiner_v1_1_31 modelsim_lib/msim/axis_combiner_v1_1_31 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:25:58 on Oct 17,2025
# vcom -93 -work xbip_utils_v3_0_14 ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/xbip_utils_v3_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 15:25:58 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:25:58 on Oct 17,2025
# vcom -93 -work c_reg_fd_v12_0_10 ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_reg_fd_v12_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 15:25:59 on Oct 17,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:25:59 on Oct 17,2025
# vcom -93 -work c_shift_ram_v12_0_18 ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 15:25:59 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:25:59 on Oct 17,2025
# vcom -93 -work xil_defaultlib ../../../../Activation_accelerator.gen/sources_1/ip/c_shift_ram_0/sim/c_shift_ram_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity c_shift_ram_0
# -- Compiling architecture c_shift_ram_0_arch of c_shift_ram_0
# End time: 15:25:59 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:25:59 on Oct 17,2025
# vlog -incr -mfcu -work xil_defaultlib "+incdir+../../../../Activation_accelerator.ip_user_files/ipstatic/hdl" ../../../../Activation_accelerator.srcs/sources_1/new/get_maxof8.v ../../../../Activation_accelerator.srcs/sources_1/new/serial_max.v ../../../../Activation_accelerator.srcs/sources_1/new/max.v 
# -- Skipping module get_maxof8
# -- Skipping module serial_max
# -- Skipping module max
# 
# Top level modules:
# 	max
# End time: 15:25:59 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:25:59 on Oct 17,2025
# vcom -93 -work axi_utils_v2_0_10 ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/axi_utils_v2_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 15:26:00 on Oct 17,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:26:00 on Oct 17,2025
# vcom -93 -work xbip_pipe_v3_0_10 ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/xbip_pipe_v3_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 15:26:00 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:26:00 on Oct 17,2025
# vcom -93 -work xbip_dsp48_wrapper_v3_0_6 ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 15:26:00 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:26:00 on Oct 17,2025
# vcom -93 -work mult_gen_v12_0_22 ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/mult_gen_v12_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 15:26:01 on Oct 17,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:26:01 on Oct 17,2025
# vcom -93 -work floating_point_v7_1_19 ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/floating_point_v7_1_rfs.vhd 
# -- Loading package STANDARD
# End time: 15:26:03 on Oct 17,2025, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:26:03 on Oct 17,2025
# vlog -incr -mfcu -work floating_point_v7_1_19 "+incdir+../../../../Activation_accelerator.ip_user_files/ipstatic/hdl" ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/floating_point_v7_1_rfs.v 
# 
# Top level modules:
# End time: 15:26:03 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:26:03 on Oct 17,2025
# vlog -incr -mfcu -work xil_defaultlib "+incdir+../../../../Activation_accelerator.ip_user_files/ipstatic/hdl" ../../../../Activation_accelerator.gen/sources_1/ip/floating_point_0/sim/floating_point_0.v 
# -- Skipping module floating_point_0
# 
# Top level modules:
# 	floating_point_0
# End time: 15:26:03 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:26:03 on Oct 17,2025
# vlog -incr -mfcu -work axis_combiner_v1_1_31 "+incdir+../../../../Activation_accelerator.ip_user_files/ipstatic/hdl" ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/axis_combiner_v1_1_vl_rfs.v 
# -- Skipping module axis_combiner_v1_1_31_top
# 
# Top level modules:
# 	axis_combiner_v1_1_31_top
# End time: 15:26:04 on Oct 17,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:26:04 on Oct 17,2025
# vlog -incr -mfcu -work xil_defaultlib "+incdir+../../../../Activation_accelerator.ip_user_files/ipstatic/hdl" ../../../../Activation_accelerator.gen/sources_1/ip/axis_combiner_0/sim/axis_combiner_0.v ../../../../Activation_accelerator.srcs/sources_1/new/sub_max.v ../../../../Activation_accelerator.srcs/sources_1/new/exp_from_uv.v ../../../../Activation_accelerator.srcs/sources_1/new/get_u_v.v ../../../../Activation_accelerator.srcs/sources_1/new/multiple_log2e.v ../../../../Activation_accelerator.srcs/sources_1/new/exp.v 
# -- Skipping module axis_combiner_0
# -- Skipping module sub_max
# -- Skipping module exp_from_uv
# -- Skipping module get_u_v
# -- Skipping module multiple_log2e
# -- Skipping module exp
# 
# Top level modules:
# 	sub_max
# 	exp
# End time: 15:26:04 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:26:04 on Oct 17,2025
# vcom -93 -work xil_defaultlib ../../../../Activation_accelerator.gen/sources_1/ip/c_shift_ram_2/sim/c_shift_ram_2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity c_shift_ram_2
# -- Compiling architecture c_shift_ram_2_arch of c_shift_ram_2
# End time: 15:26:04 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:26:04 on Oct 17,2025
# vlog -incr -mfcu -work xil_defaultlib "+incdir+../../../../Activation_accelerator.ip_user_files/ipstatic/hdl" ../../../../Activation_accelerator.gen/sources_1/ip/floating_point_2/sim/floating_point_2.v ../../../../Activation_accelerator.gen/sources_1/ip/floating_point_1/sim/floating_point_1.v 
# -- Skipping module floating_point_2
# -- Skipping module floating_point_1
# 
# Top level modules:
# 	floating_point_2
# 	floating_point_1
# End time: 15:26:04 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:26:04 on Oct 17,2025
# vcom -93 -work xil_defaultlib ../../../../Activation_accelerator.gen/sources_1/ip/c_shift_ram_1/sim/c_shift_ram_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity c_shift_ram_1
# -- Compiling architecture c_shift_ram_1_arch of c_shift_ram_1
# End time: 15:26:04 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:26:04 on Oct 17,2025
# vlog -incr -mfcu -work xil_defaultlib "+incdir+../../../../Activation_accelerator.ip_user_files/ipstatic/hdl" ../../../../Activation_accelerator.srcs/sources_1/new/acc.v ../../../../Activation_accelerator.srcs/sources_1/new/acc_fifo.v ../../../../Activation_accelerator.srcs/sources_1/new/add8.v ../../../../Activation_accelerator.srcs/sources_1/new/gen_tlast.v ../../../../Activation_accelerator.srcs/sources_1/new/accumulator.v ../../../../Activation_accelerator.gen/sources_1/ip/floating_point_3/sim/floating_point_3.v ../../../../Activation_accelerator.srcs/sources_1/new/latency4_fifo.v ../../../../Activation_accelerator.srcs/sources_1/new/reciprocal.v ../../../../Activation_accelerator.srcs/sources_1/new/reciprocal_lut.v ../../../../Activation_accelerator.srcs/sources_1/new/divide.v ../../../../Activation_accelerator.ip_user_files/bd/design_1/ip/design_1_max_0_0/sim/design_1_max_0_0.v ../../../../Activation_accelerator.ip_user_files/bd/design_1/ip/design_1_sub_max_0_0/sim/design_1_sub_max_0_0.v ../../../../Activation_accelerator.ip_user_files/bd/design_1/ip/design_1_exp_0_0/sim/design_1_exp_0_0.v ../../../../Activation_accelerator.ip_user_files/bd/design_1/ip/design_1_accumulator_0_0/sim/design_1_accumulator_0_0.v ../../../../Activation_accelerator.ip_user_files/bd/design_1/ip/design_1_divide_0_0/sim/design_1_divide_0_0.v ../../../../Activation_accelerator.ip_user_files/bd/design_1/sim/design_1.v ../../../../Activation_accelerator.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v ../../../../Activation_accelerator.srcs/sim_1/new/block_tb.v 
# -- Skipping module acc
# -- Skipping module acc_fifo
# -- Skipping module add8
# -- Skipping module gen_tlast
# -- Skipping module accumulator
# -- Skipping module floating_point_3
# -- Skipping module latency4_fifo
# -- Skipping module reciprocal
# -- Skipping module reciprocal_lut
# -- Skipping module divide
# -- Skipping module design_1_max_0_0
# -- Skipping module design_1_sub_max_0_0
# -- Skipping module design_1_exp_0_0
# -- Skipping module design_1_accumulator_0_0
# -- Skipping module design_1_divide_0_0
# -- Skipping module design_1
# -- Skipping module design_1_wrapper
# -- Compiling module block_tb
# 
# Top level modules:
# 	block_tb
# End time: 15:26:04 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:26:04 on Oct 17,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 15:26:04 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart 
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading xil_defaultlib.block_tb
# Loading xil_defaultlib.glbl
# Loading xil_defaultlib.c_shift_ram_1(c_shift_ram_1_arch)
# Loading xil_defaultlib.c_shift_ram_2(c_shift_ram_2_arch)
# Loading xil_defaultlib.c_shift_ram_0(c_shift_ram_0_arch)
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'accumulator'.  Expected 9, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /block_tb/design_1_wrapper_u/design_1_i/accumulator File: ../../../../Activation_accelerator.ip_user_files/bd/design_1/sim/design_1.v Line: 53
# ** Warning: (vsim-3722) ../../../../Activation_accelerator.ip_user_files/bd/design_1/sim/design_1.v(53): [TFMPC] - Missing connection for port 'M_AXIS_TLAST'.
# ** Warning: Design size of 77835 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/accumulator/inst/acc_u/add8_u/STAGE2[1]/add_s2/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/accumulator/inst/acc_u/add8_u/STAGE2[0]/add_s2/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/accumulator/inst/acc_u/add8_u/STAGE1[3]/add_s1/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/accumulator/inst/acc_u/add8_u/STAGE1[2]/add_s1/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/accumulator/inst/acc_u/add8_u/STAGE1[1]/add_s1/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/accumulator/inst/acc_u/add8_u/STAGE1[0]/add_s1/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/accumulator/inst/acc_u/add8_u/add_s3/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/sub_max/inst/sub_inst[7]/sub_u/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/sub_max/inst/sub_inst[6]/sub_u/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/sub_max/inst/sub_inst[5]/sub_u/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/sub_max/inst/sub_inst[4]/sub_u/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/sub_max/inst/sub_inst[3]/sub_u/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/sub_max/inst/sub_inst[2]/sub_u/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/sub_max/inst/sub_inst[1]/sub_u/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/sub_max/inst/sub_inst[0]/sub_u/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
run 3us
#       98304 byte data has been loaded
run 3us
run 3us
run 3us
do block_tb_compile.do
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xbip_utils_v3_0_14".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/c_reg_fd_v12_0_10".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/c_shift_ram_v12_0_18".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/axi_utils_v2_0_10".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xbip_pipe_v3_0_10".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xbip_dsp48_wrapper_v3_0_6".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/mult_gen_v12_0_22".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/floating_point_v7_1_19".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/axis_combiner_v1_1_31".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap xbip_utils_v3_0_14 modelsim_lib/msim/xbip_utils_v3_0_14 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap c_reg_fd_v12_0_10 modelsim_lib/msim/c_reg_fd_v12_0_10 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap c_shift_ram_v12_0_18 modelsim_lib/msim/c_shift_ram_v12_0_18 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap axi_utils_v2_0_10 modelsim_lib/msim/axi_utils_v2_0_10 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap xbip_pipe_v3_0_10 modelsim_lib/msim/xbip_pipe_v3_0_10 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap xbip_dsp48_wrapper_v3_0_6 modelsim_lib/msim/xbip_dsp48_wrapper_v3_0_6 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap mult_gen_v12_0_22 modelsim_lib/msim/mult_gen_v12_0_22 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap floating_point_v7_1_19 modelsim_lib/msim/floating_point_v7_1_19 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap axis_combiner_v1_1_31 modelsim_lib/msim/axis_combiner_v1_1_31 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:00:54 on Oct 17,2025
# vcom -93 -work xbip_utils_v3_0_14 ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/xbip_utils_v3_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 16:00:54 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:00:54 on Oct 17,2025
# vcom -93 -work c_reg_fd_v12_0_10 ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_reg_fd_v12_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 16:00:54 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:00:54 on Oct 17,2025
# vcom -93 -work c_shift_ram_v12_0_18 ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 16:00:55 on Oct 17,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:00:55 on Oct 17,2025
# vcom -93 -work xil_defaultlib ../../../../Activation_accelerator.gen/sources_1/ip/c_shift_ram_0/sim/c_shift_ram_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity c_shift_ram_0
# -- Compiling architecture c_shift_ram_0_arch of c_shift_ram_0
# End time: 16:00:55 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:00:55 on Oct 17,2025
# vlog -incr -mfcu -work xil_defaultlib "+incdir+../../../../Activation_accelerator.ip_user_files/ipstatic/hdl" ../../../../Activation_accelerator.srcs/sources_1/new/get_maxof8.v ../../../../Activation_accelerator.srcs/sources_1/new/serial_max.v ../../../../Activation_accelerator.srcs/sources_1/new/max.v 
# -- Skipping module get_maxof8
# -- Skipping module serial_max
# -- Skipping module max
# 
# Top level modules:
# 	max
# End time: 16:00:55 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:00:55 on Oct 17,2025
# vcom -93 -work axi_utils_v2_0_10 ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/axi_utils_v2_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 16:00:55 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:00:55 on Oct 17,2025
# vcom -93 -work xbip_pipe_v3_0_10 ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/xbip_pipe_v3_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 16:00:55 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:00:55 on Oct 17,2025
# vcom -93 -work xbip_dsp48_wrapper_v3_0_6 ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 16:00:56 on Oct 17,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:00:56 on Oct 17,2025
# vcom -93 -work mult_gen_v12_0_22 ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/mult_gen_v12_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 16:00:57 on Oct 17,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:00:57 on Oct 17,2025
# vcom -93 -work floating_point_v7_1_19 ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/floating_point_v7_1_rfs.vhd 
# -- Loading package STANDARD
# End time: 16:00:59 on Oct 17,2025, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:00:59 on Oct 17,2025
# vlog -incr -mfcu -work floating_point_v7_1_19 "+incdir+../../../../Activation_accelerator.ip_user_files/ipstatic/hdl" ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/floating_point_v7_1_rfs.v 
# 
# Top level modules:
# End time: 16:00:59 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:00:59 on Oct 17,2025
# vlog -incr -mfcu -work xil_defaultlib "+incdir+../../../../Activation_accelerator.ip_user_files/ipstatic/hdl" ../../../../Activation_accelerator.gen/sources_1/ip/floating_point_0/sim/floating_point_0.v 
# -- Skipping module floating_point_0
# 
# Top level modules:
# 	floating_point_0
# End time: 16:00:59 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:00:59 on Oct 17,2025
# vlog -incr -mfcu -work axis_combiner_v1_1_31 "+incdir+../../../../Activation_accelerator.ip_user_files/ipstatic/hdl" ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/axis_combiner_v1_1_vl_rfs.v 
# -- Skipping module axis_combiner_v1_1_31_top
# 
# Top level modules:
# 	axis_combiner_v1_1_31_top
# End time: 16:00:59 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:00:59 on Oct 17,2025
# vlog -incr -mfcu -work xil_defaultlib "+incdir+../../../../Activation_accelerator.ip_user_files/ipstatic/hdl" ../../../../Activation_accelerator.gen/sources_1/ip/axis_combiner_0/sim/axis_combiner_0.v ../../../../Activation_accelerator.srcs/sources_1/new/sub_max.v ../../../../Activation_accelerator.srcs/sources_1/new/exp_from_uv.v ../../../../Activation_accelerator.srcs/sources_1/new/get_u_v.v ../../../../Activation_accelerator.srcs/sources_1/new/multiple_log2e.v ../../../../Activation_accelerator.srcs/sources_1/new/exp.v 
# -- Skipping module axis_combiner_0
# -- Skipping module sub_max
# -- Skipping module exp_from_uv
# -- Skipping module get_u_v
# -- Skipping module multiple_log2e
# -- Skipping module exp
# 
# Top level modules:
# 	sub_max
# 	exp
# End time: 16:00:59 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:00:59 on Oct 17,2025
# vcom -93 -work xil_defaultlib ../../../../Activation_accelerator.gen/sources_1/ip/c_shift_ram_2/sim/c_shift_ram_2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity c_shift_ram_2
# -- Compiling architecture c_shift_ram_2_arch of c_shift_ram_2
# End time: 16:00:59 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:00:59 on Oct 17,2025
# vlog -incr -mfcu -work xil_defaultlib "+incdir+../../../../Activation_accelerator.ip_user_files/ipstatic/hdl" ../../../../Activation_accelerator.gen/sources_1/ip/floating_point_2/sim/floating_point_2.v ../../../../Activation_accelerator.gen/sources_1/ip/floating_point_1/sim/floating_point_1.v 
# -- Skipping module floating_point_2
# -- Skipping module floating_point_1
# 
# Top level modules:
# 	floating_point_2
# 	floating_point_1
# End time: 16:00:59 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:00:59 on Oct 17,2025
# vcom -93 -work xil_defaultlib ../../../../Activation_accelerator.gen/sources_1/ip/c_shift_ram_1/sim/c_shift_ram_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity c_shift_ram_1
# -- Compiling architecture c_shift_ram_1_arch of c_shift_ram_1
# End time: 16:01:00 on Oct 17,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:01:00 on Oct 17,2025
# vlog -incr -mfcu -work xil_defaultlib "+incdir+../../../../Activation_accelerator.ip_user_files/ipstatic/hdl" ../../../../Activation_accelerator.srcs/sources_1/new/acc.v ../../../../Activation_accelerator.srcs/sources_1/new/acc_fifo.v ../../../../Activation_accelerator.srcs/sources_1/new/add8.v ../../../../Activation_accelerator.srcs/sources_1/new/gen_tlast.v ../../../../Activation_accelerator.srcs/sources_1/new/accumulator.v ../../../../Activation_accelerator.gen/sources_1/ip/floating_point_3/sim/floating_point_3.v ../../../../Activation_accelerator.srcs/sources_1/new/latency4_fifo.v ../../../../Activation_accelerator.srcs/sources_1/new/reciprocal.v ../../../../Activation_accelerator.srcs/sources_1/new/reciprocal_lut.v ../../../../Activation_accelerator.srcs/sources_1/new/divide.v ../../../../Activation_accelerator.ip_user_files/bd/design_1/ip/design_1_max_0_0/sim/design_1_max_0_0.v ../../../../Activation_accelerator.ip_user_files/bd/design_1/ip/design_1_sub_max_0_0/sim/design_1_sub_max_0_0.v ../../../../Activation_accelerator.ip_user_files/bd/design_1/ip/design_1_exp_0_0/sim/design_1_exp_0_0.v ../../../../Activation_accelerator.ip_user_files/bd/design_1/ip/design_1_accumulator_0_0/sim/design_1_accumulator_0_0.v ../../../../Activation_accelerator.ip_user_files/bd/design_1/ip/design_1_divide_0_0/sim/design_1_divide_0_0.v ../../../../Activation_accelerator.ip_user_files/bd/design_1/sim/design_1.v ../../../../Activation_accelerator.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v ../../../../Activation_accelerator.srcs/sim_1/new/block_tb.v 
# -- Skipping module acc
# -- Skipping module acc_fifo
# -- Skipping module add8
# -- Skipping module gen_tlast
# -- Skipping module accumulator
# -- Skipping module floating_point_3
# -- Skipping module latency4_fifo
# -- Skipping module reciprocal
# -- Skipping module reciprocal_lut
# -- Skipping module divide
# -- Skipping module design_1_max_0_0
# -- Skipping module design_1_sub_max_0_0
# -- Skipping module design_1_exp_0_0
# -- Skipping module design_1_accumulator_0_0
# -- Skipping module design_1_divide_0_0
# -- Skipping module design_1
# -- Skipping module design_1_wrapper
# -- Compiling module block_tb
# 
# Top level modules:
# 	block_tb
# End time: 16:01:00 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:01:00 on Oct 17,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 16:01:00 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart 
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading xil_defaultlib.block_tb
# Loading xil_defaultlib.glbl
# Loading xil_defaultlib.c_shift_ram_1(c_shift_ram_1_arch)
# Loading xil_defaultlib.c_shift_ram_2(c_shift_ram_2_arch)
# Loading xil_defaultlib.c_shift_ram_0(c_shift_ram_0_arch)
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'accumulator'.  Expected 9, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /block_tb/design_1_wrapper_u/design_1_i/accumulator File: ../../../../Activation_accelerator.ip_user_files/bd/design_1/sim/design_1.v Line: 53
# ** Warning: (vsim-3722) ../../../../Activation_accelerator.ip_user_files/bd/design_1/sim/design_1.v(53): [TFMPC] - Missing connection for port 'M_AXIS_TLAST'.
# ** Warning: Design size of 77850 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/accumulator/inst/acc_u/add8_u/STAGE2[1]/add_s2/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/accumulator/inst/acc_u/add8_u/STAGE2[0]/add_s2/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/accumulator/inst/acc_u/add8_u/STAGE1[3]/add_s1/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/accumulator/inst/acc_u/add8_u/STAGE1[2]/add_s1/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/accumulator/inst/acc_u/add8_u/STAGE1[1]/add_s1/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/accumulator/inst/acc_u/add8_u/STAGE1[0]/add_s1/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/accumulator/inst/acc_u/add8_u/add_s3/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/sub_max/inst/sub_inst[7]/sub_u/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/sub_max/inst/sub_inst[6]/sub_u/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/sub_max/inst/sub_inst[5]/sub_u/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/sub_max/inst/sub_inst[4]/sub_u/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/sub_max/inst/sub_inst[3]/sub_u/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/sub_max/inst/sub_inst[2]/sub_u/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/sub_max/inst/sub_inst[1]/sub_u/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/sub_max/inst/sub_inst[0]/sub_u/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
run 1us
#       98304 byte data has been loaded
add wave -position end  sim:/block_tb/count
add wave -position end  sim:/block_tb/batch
restart 
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'accumulator'.  Expected 9, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /block_tb/design_1_wrapper_u/design_1_i/accumulator File: ../../../../Activation_accelerator.ip_user_files/bd/design_1/sim/design_1.v Line: 53
# ** Warning: (vsim-3722) ../../../../Activation_accelerator.ip_user_files/bd/design_1/sim/design_1.v(53): [TFMPC] - Missing connection for port 'M_AXIS_TLAST'.
# ** Warning: Design size of 69216 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/accumulator/inst/acc_u/add8_u/STAGE2[1]/add_s2/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/accumulator/inst/acc_u/add8_u/STAGE2[0]/add_s2/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/accumulator/inst/acc_u/add8_u/STAGE1[3]/add_s1/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/accumulator/inst/acc_u/add8_u/STAGE1[2]/add_s1/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/accumulator/inst/acc_u/add8_u/STAGE1[1]/add_s1/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/accumulator/inst/acc_u/add8_u/STAGE1[0]/add_s1/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/accumulator/inst/acc_u/add8_u/add_s3/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/sub_max/inst/sub_inst[7]/sub_u/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/sub_max/inst/sub_inst[6]/sub_u/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/sub_max/inst/sub_inst[5]/sub_u/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/sub_max/inst/sub_inst[4]/sub_u/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/sub_max/inst/sub_inst[3]/sub_u/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/sub_max/inst/sub_inst[2]/sub_u/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/sub_max/inst/sub_inst[1]/sub_u/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/sub_max/inst/sub_inst[0]/sub_u/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
run 3us
#       98304 byte data has been loaded
run 3us
run 3us
run 3us
do block_tb_compile.do
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xbip_utils_v3_0_14".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/c_reg_fd_v12_0_10".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/c_shift_ram_v12_0_18".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/axi_utils_v2_0_10".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xbip_pipe_v3_0_10".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xbip_dsp48_wrapper_v3_0_6".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/mult_gen_v12_0_22".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/floating_point_v7_1_19".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/axis_combiner_v1_1_31".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap xbip_utils_v3_0_14 modelsim_lib/msim/xbip_utils_v3_0_14 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap c_reg_fd_v12_0_10 modelsim_lib/msim/c_reg_fd_v12_0_10 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap c_shift_ram_v12_0_18 modelsim_lib/msim/c_shift_ram_v12_0_18 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap axi_utils_v2_0_10 modelsim_lib/msim/axi_utils_v2_0_10 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap xbip_pipe_v3_0_10 modelsim_lib/msim/xbip_pipe_v3_0_10 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap xbip_dsp48_wrapper_v3_0_6 modelsim_lib/msim/xbip_dsp48_wrapper_v3_0_6 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap mult_gen_v12_0_22 modelsim_lib/msim/mult_gen_v12_0_22 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap floating_point_v7_1_19 modelsim_lib/msim/floating_point_v7_1_19 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap axis_combiner_v1_1_31 modelsim_lib/msim/axis_combiner_v1_1_31 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:27:38 on Oct 17,2025
# vcom -93 -work xbip_utils_v3_0_14 ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/xbip_utils_v3_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 16:27:38 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:27:38 on Oct 17,2025
# vcom -93 -work c_reg_fd_v12_0_10 ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_reg_fd_v12_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 16:27:38 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:27:38 on Oct 17,2025
# vcom -93 -work c_shift_ram_v12_0_18 ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 16:27:39 on Oct 17,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:27:39 on Oct 17,2025
# vcom -93 -work xil_defaultlib ../../../../Activation_accelerator.gen/sources_1/ip/c_shift_ram_0/sim/c_shift_ram_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity c_shift_ram_0
# -- Compiling architecture c_shift_ram_0_arch of c_shift_ram_0
# End time: 16:27:39 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:27:39 on Oct 17,2025
# vlog -incr -mfcu -work xil_defaultlib "+incdir+../../../../Activation_accelerator.ip_user_files/ipstatic/hdl" ../../../../Activation_accelerator.srcs/sources_1/new/get_maxof8.v ../../../../Activation_accelerator.srcs/sources_1/new/serial_max.v ../../../../Activation_accelerator.srcs/sources_1/new/max.v 
# -- Skipping module get_maxof8
# -- Skipping module serial_max
# -- Skipping module max
# 
# Top level modules:
# 	max
# End time: 16:27:39 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:27:39 on Oct 17,2025
# vcom -93 -work axi_utils_v2_0_10 ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/axi_utils_v2_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 16:27:39 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:27:39 on Oct 17,2025
# vcom -93 -work xbip_pipe_v3_0_10 ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/xbip_pipe_v3_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 16:27:40 on Oct 17,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:27:40 on Oct 17,2025
# vcom -93 -work xbip_dsp48_wrapper_v3_0_6 ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 16:27:40 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:27:40 on Oct 17,2025
# vcom -93 -work mult_gen_v12_0_22 ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/mult_gen_v12_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 16:27:41 on Oct 17,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:27:41 on Oct 17,2025
# vcom -93 -work floating_point_v7_1_19 ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/floating_point_v7_1_rfs.vhd 
# -- Loading package STANDARD
# End time: 16:27:43 on Oct 17,2025, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:27:43 on Oct 17,2025
# vlog -incr -mfcu -work floating_point_v7_1_19 "+incdir+../../../../Activation_accelerator.ip_user_files/ipstatic/hdl" ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/floating_point_v7_1_rfs.v 
# 
# Top level modules:
# End time: 16:27:43 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:27:43 on Oct 17,2025
# vlog -incr -mfcu -work xil_defaultlib "+incdir+../../../../Activation_accelerator.ip_user_files/ipstatic/hdl" ../../../../Activation_accelerator.gen/sources_1/ip/floating_point_0/sim/floating_point_0.v 
# -- Skipping module floating_point_0
# 
# Top level modules:
# 	floating_point_0
# End time: 16:27:43 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:27:43 on Oct 17,2025
# vlog -incr -mfcu -work axis_combiner_v1_1_31 "+incdir+../../../../Activation_accelerator.ip_user_files/ipstatic/hdl" ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/axis_combiner_v1_1_vl_rfs.v 
# -- Skipping module axis_combiner_v1_1_31_top
# 
# Top level modules:
# 	axis_combiner_v1_1_31_top
# End time: 16:27:43 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:27:43 on Oct 17,2025
# vlog -incr -mfcu -work xil_defaultlib "+incdir+../../../../Activation_accelerator.ip_user_files/ipstatic/hdl" ../../../../Activation_accelerator.gen/sources_1/ip/axis_combiner_0/sim/axis_combiner_0.v ../../../../Activation_accelerator.srcs/sources_1/new/sub_max.v ../../../../Activation_accelerator.srcs/sources_1/new/exp_from_uv.v ../../../../Activation_accelerator.srcs/sources_1/new/get_u_v.v ../../../../Activation_accelerator.srcs/sources_1/new/multiple_log2e.v ../../../../Activation_accelerator.srcs/sources_1/new/exp.v 
# -- Skipping module axis_combiner_0
# -- Skipping module sub_max
# -- Compiling module exp_from_uv
# -- Skipping module get_u_v
# -- Skipping module multiple_log2e
# -- Skipping module exp
# 
# Top level modules:
# 	sub_max
# 	exp
# End time: 16:27:43 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:27:43 on Oct 17,2025
# vcom -93 -work xil_defaultlib ../../../../Activation_accelerator.gen/sources_1/ip/c_shift_ram_2/sim/c_shift_ram_2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity c_shift_ram_2
# -- Compiling architecture c_shift_ram_2_arch of c_shift_ram_2
# End time: 16:27:43 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:27:44 on Oct 17,2025
# vlog -incr -mfcu -work xil_defaultlib "+incdir+../../../../Activation_accelerator.ip_user_files/ipstatic/hdl" ../../../../Activation_accelerator.gen/sources_1/ip/floating_point_2/sim/floating_point_2.v ../../../../Activation_accelerator.gen/sources_1/ip/floating_point_1/sim/floating_point_1.v 
# -- Skipping module floating_point_2
# -- Skipping module floating_point_1
# 
# Top level modules:
# 	floating_point_2
# 	floating_point_1
# End time: 16:27:44 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:27:44 on Oct 17,2025
# vcom -93 -work xil_defaultlib ../../../../Activation_accelerator.gen/sources_1/ip/c_shift_ram_1/sim/c_shift_ram_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity c_shift_ram_1
# -- Compiling architecture c_shift_ram_1_arch of c_shift_ram_1
# End time: 16:27:44 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:27:44 on Oct 17,2025
# vlog -incr -mfcu -work xil_defaultlib "+incdir+../../../../Activation_accelerator.ip_user_files/ipstatic/hdl" ../../../../Activation_accelerator.srcs/sources_1/new/acc.v ../../../../Activation_accelerator.srcs/sources_1/new/acc_fifo.v ../../../../Activation_accelerator.srcs/sources_1/new/add8.v ../../../../Activation_accelerator.srcs/sources_1/new/gen_tlast.v ../../../../Activation_accelerator.srcs/sources_1/new/accumulator.v ../../../../Activation_accelerator.gen/sources_1/ip/floating_point_3/sim/floating_point_3.v ../../../../Activation_accelerator.srcs/sources_1/new/latency4_fifo.v ../../../../Activation_accelerator.srcs/sources_1/new/reciprocal.v ../../../../Activation_accelerator.srcs/sources_1/new/reciprocal_lut.v ../../../../Activation_accelerator.srcs/sources_1/new/divide.v ../../../../Activation_accelerator.ip_user_files/bd/design_1/ip/design_1_max_0_0/sim/design_1_max_0_0.v ../../../../Activation_accelerator.ip_user_files/bd/design_1/ip/design_1_sub_max_0_0/sim/design_1_sub_max_0_0.v ../../../../Activation_accelerator.ip_user_files/bd/design_1/ip/design_1_exp_0_0/sim/design_1_exp_0_0.v ../../../../Activation_accelerator.ip_user_files/bd/design_1/ip/design_1_accumulator_0_0/sim/design_1_accumulator_0_0.v ../../../../Activation_accelerator.ip_user_files/bd/design_1/ip/design_1_divide_0_0/sim/design_1_divide_0_0.v ../../../../Activation_accelerator.ip_user_files/bd/design_1/sim/design_1.v ../../../../Activation_accelerator.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v ../../../../Activation_accelerator.srcs/sim_1/new/block_tb.v 
# -- Skipping module acc
# -- Skipping module acc_fifo
# -- Skipping module add8
# -- Skipping module gen_tlast
# -- Skipping module accumulator
# -- Skipping module floating_point_3
# -- Skipping module latency4_fifo
# -- Skipping module reciprocal
# -- Skipping module reciprocal_lut
# -- Skipping module divide
# -- Skipping module design_1_max_0_0
# -- Skipping module design_1_sub_max_0_0
# -- Skipping module design_1_exp_0_0
# -- Skipping module design_1_accumulator_0_0
# -- Skipping module design_1_divide_0_0
# -- Skipping module design_1
# -- Skipping module design_1_wrapper
# -- Skipping module block_tb
# 
# Top level modules:
# 	block_tb
# End time: 16:27:44 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:27:44 on Oct 17,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 16:27:44 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart 
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading xil_defaultlib.glbl
# Loading xil_defaultlib.exp_from_uv
# Loading xil_defaultlib.c_shift_ram_1(c_shift_ram_1_arch)
# Loading xil_defaultlib.c_shift_ram_2(c_shift_ram_2_arch)
# Loading xil_defaultlib.c_shift_ram_0(c_shift_ram_0_arch)
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'accumulator'.  Expected 9, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /block_tb/design_1_wrapper_u/design_1_i/accumulator File: ../../../../Activation_accelerator.ip_user_files/bd/design_1/sim/design_1.v Line: 53
# ** Warning: (vsim-3722) ../../../../Activation_accelerator.ip_user_files/bd/design_1/sim/design_1.v(53): [TFMPC] - Missing connection for port 'M_AXIS_TLAST'.
# ** Warning: Design size of 77850 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/accumulator/inst/acc_u/add8_u/STAGE2[1]/add_s2/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/accumulator/inst/acc_u/add8_u/STAGE2[0]/add_s2/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/accumulator/inst/acc_u/add8_u/STAGE1[3]/add_s1/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/accumulator/inst/acc_u/add8_u/STAGE1[2]/add_s1/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/accumulator/inst/acc_u/add8_u/STAGE1[1]/add_s1/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/accumulator/inst/acc_u/add8_u/STAGE1[0]/add_s1/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/accumulator/inst/acc_u/add8_u/add_s3/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/sub_max/inst/sub_inst[7]/sub_u/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/sub_max/inst/sub_inst[6]/sub_u/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/sub_max/inst/sub_inst[5]/sub_u/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/sub_max/inst/sub_inst[4]/sub_u/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/sub_max/inst/sub_inst[3]/sub_u/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/sub_max/inst/sub_inst[2]/sub_u/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/sub_max/inst/sub_inst[1]/sub_u/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/sub_max/inst/sub_inst[0]/sub_u/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
run 12us
#       98304 byte data has been loaded
add wave -position end  sim:/block_tb/design_1_wrapper_u/design_1_i/exp/inst/exp_inst[0]/exp_from_uv_inst/frac
do block_tb_compile.do
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xbip_utils_v3_0_14".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/c_reg_fd_v12_0_10".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/c_shift_ram_v12_0_18".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/axi_utils_v2_0_10".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xbip_pipe_v3_0_10".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xbip_dsp48_wrapper_v3_0_6".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/mult_gen_v12_0_22".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/floating_point_v7_1_19".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/axis_combiner_v1_1_31".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap xbip_utils_v3_0_14 modelsim_lib/msim/xbip_utils_v3_0_14 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap c_reg_fd_v12_0_10 modelsim_lib/msim/c_reg_fd_v12_0_10 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap c_shift_ram_v12_0_18 modelsim_lib/msim/c_shift_ram_v12_0_18 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap axi_utils_v2_0_10 modelsim_lib/msim/axi_utils_v2_0_10 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap xbip_pipe_v3_0_10 modelsim_lib/msim/xbip_pipe_v3_0_10 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap xbip_dsp48_wrapper_v3_0_6 modelsim_lib/msim/xbip_dsp48_wrapper_v3_0_6 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap mult_gen_v12_0_22 modelsim_lib/msim/mult_gen_v12_0_22 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap floating_point_v7_1_19 modelsim_lib/msim/floating_point_v7_1_19 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap axis_combiner_v1_1_31 modelsim_lib/msim/axis_combiner_v1_1_31 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:32:38 on Oct 17,2025
# vcom -93 -work xbip_utils_v3_0_14 ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/xbip_utils_v3_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 16:32:38 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:32:38 on Oct 17,2025
# vcom -93 -work c_reg_fd_v12_0_10 ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_reg_fd_v12_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 16:32:38 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:32:38 on Oct 17,2025
# vcom -93 -work c_shift_ram_v12_0_18 ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 16:32:39 on Oct 17,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:32:39 on Oct 17,2025
# vcom -93 -work xil_defaultlib ../../../../Activation_accelerator.gen/sources_1/ip/c_shift_ram_0/sim/c_shift_ram_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity c_shift_ram_0
# -- Compiling architecture c_shift_ram_0_arch of c_shift_ram_0
# End time: 16:32:39 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:32:39 on Oct 17,2025
# vlog -incr -mfcu -work xil_defaultlib "+incdir+../../../../Activation_accelerator.ip_user_files/ipstatic/hdl" ../../../../Activation_accelerator.srcs/sources_1/new/get_maxof8.v ../../../../Activation_accelerator.srcs/sources_1/new/serial_max.v ../../../../Activation_accelerator.srcs/sources_1/new/max.v 
# -- Skipping module get_maxof8
# -- Skipping module serial_max
# -- Skipping module max
# 
# Top level modules:
# 	max
# End time: 16:32:39 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:32:39 on Oct 17,2025
# vcom -93 -work axi_utils_v2_0_10 ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/axi_utils_v2_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 16:32:39 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:32:39 on Oct 17,2025
# vcom -93 -work xbip_pipe_v3_0_10 ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/xbip_pipe_v3_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 16:32:39 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:32:39 on Oct 17,2025
# vcom -93 -work xbip_dsp48_wrapper_v3_0_6 ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 16:32:40 on Oct 17,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:32:40 on Oct 17,2025
# vcom -93 -work mult_gen_v12_0_22 ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/mult_gen_v12_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 16:32:41 on Oct 17,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:32:41 on Oct 17,2025
# vcom -93 -work floating_point_v7_1_19 ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/floating_point_v7_1_rfs.vhd 
# -- Loading package STANDARD
# End time: 16:32:43 on Oct 17,2025, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:32:43 on Oct 17,2025
# vlog -incr -mfcu -work floating_point_v7_1_19 "+incdir+../../../../Activation_accelerator.ip_user_files/ipstatic/hdl" ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/floating_point_v7_1_rfs.v 
# 
# Top level modules:
# End time: 16:32:43 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:32:43 on Oct 17,2025
# vlog -incr -mfcu -work xil_defaultlib "+incdir+../../../../Activation_accelerator.ip_user_files/ipstatic/hdl" ../../../../Activation_accelerator.gen/sources_1/ip/floating_point_0/sim/floating_point_0.v 
# -- Skipping module floating_point_0
# 
# Top level modules:
# 	floating_point_0
# End time: 16:32:43 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:32:43 on Oct 17,2025
# vlog -incr -mfcu -work axis_combiner_v1_1_31 "+incdir+../../../../Activation_accelerator.ip_user_files/ipstatic/hdl" ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/axis_combiner_v1_1_vl_rfs.v 
# -- Skipping module axis_combiner_v1_1_31_top
# 
# Top level modules:
# 	axis_combiner_v1_1_31_top
# End time: 16:32:43 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:32:43 on Oct 17,2025
# vlog -incr -mfcu -work xil_defaultlib "+incdir+../../../../Activation_accelerator.ip_user_files/ipstatic/hdl" ../../../../Activation_accelerator.gen/sources_1/ip/axis_combiner_0/sim/axis_combiner_0.v ../../../../Activation_accelerator.srcs/sources_1/new/sub_max.v ../../../../Activation_accelerator.srcs/sources_1/new/exp_from_uv.v ../../../../Activation_accelerator.srcs/sources_1/new/get_u_v.v ../../../../Activation_accelerator.srcs/sources_1/new/multiple_log2e.v ../../../../Activation_accelerator.srcs/sources_1/new/exp.v 
# -- Skipping module axis_combiner_0
# -- Skipping module sub_max
# -- Compiling module exp_from_uv
# -- Skipping module get_u_v
# -- Skipping module multiple_log2e
# -- Skipping module exp
# 
# Top level modules:
# 	sub_max
# 	exp
# End time: 16:32:43 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:32:43 on Oct 17,2025
# vcom -93 -work xil_defaultlib ../../../../Activation_accelerator.gen/sources_1/ip/c_shift_ram_2/sim/c_shift_ram_2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity c_shift_ram_2
# -- Compiling architecture c_shift_ram_2_arch of c_shift_ram_2
# End time: 16:32:43 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:32:43 on Oct 17,2025
# vlog -incr -mfcu -work xil_defaultlib "+incdir+../../../../Activation_accelerator.ip_user_files/ipstatic/hdl" ../../../../Activation_accelerator.gen/sources_1/ip/floating_point_2/sim/floating_point_2.v ../../../../Activation_accelerator.gen/sources_1/ip/floating_point_1/sim/floating_point_1.v 
# -- Skipping module floating_point_2
# -- Skipping module floating_point_1
# 
# Top level modules:
# 	floating_point_2
# 	floating_point_1
# End time: 16:32:43 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:32:43 on Oct 17,2025
# vcom -93 -work xil_defaultlib ../../../../Activation_accelerator.gen/sources_1/ip/c_shift_ram_1/sim/c_shift_ram_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity c_shift_ram_1
# -- Compiling architecture c_shift_ram_1_arch of c_shift_ram_1
# End time: 16:32:43 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:32:43 on Oct 17,2025
# vlog -incr -mfcu -work xil_defaultlib "+incdir+../../../../Activation_accelerator.ip_user_files/ipstatic/hdl" ../../../../Activation_accelerator.srcs/sources_1/new/acc.v ../../../../Activation_accelerator.srcs/sources_1/new/acc_fifo.v ../../../../Activation_accelerator.srcs/sources_1/new/add8.v ../../../../Activation_accelerator.srcs/sources_1/new/gen_tlast.v ../../../../Activation_accelerator.srcs/sources_1/new/accumulator.v ../../../../Activation_accelerator.gen/sources_1/ip/floating_point_3/sim/floating_point_3.v ../../../../Activation_accelerator.srcs/sources_1/new/latency4_fifo.v ../../../../Activation_accelerator.srcs/sources_1/new/reciprocal.v ../../../../Activation_accelerator.srcs/sources_1/new/reciprocal_lut.v ../../../../Activation_accelerator.srcs/sources_1/new/divide.v ../../../../Activation_accelerator.ip_user_files/bd/design_1/ip/design_1_max_0_0/sim/design_1_max_0_0.v ../../../../Activation_accelerator.ip_user_files/bd/design_1/ip/design_1_sub_max_0_0/sim/design_1_sub_max_0_0.v ../../../../Activation_accelerator.ip_user_files/bd/design_1/ip/design_1_exp_0_0/sim/design_1_exp_0_0.v ../../../../Activation_accelerator.ip_user_files/bd/design_1/ip/design_1_accumulator_0_0/sim/design_1_accumulator_0_0.v ../../../../Activation_accelerator.ip_user_files/bd/design_1/ip/design_1_divide_0_0/sim/design_1_divide_0_0.v ../../../../Activation_accelerator.ip_user_files/bd/design_1/sim/design_1.v ../../../../Activation_accelerator.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v ../../../../Activation_accelerator.srcs/sim_1/new/block_tb.v 
# -- Skipping module acc
# -- Skipping module acc_fifo
# -- Skipping module add8
# -- Skipping module gen_tlast
# -- Skipping module accumulator
# -- Skipping module floating_point_3
# -- Skipping module latency4_fifo
# -- Skipping module reciprocal
# -- Skipping module reciprocal_lut
# -- Skipping module divide
# -- Skipping module design_1_max_0_0
# -- Skipping module design_1_sub_max_0_0
# -- Skipping module design_1_exp_0_0
# -- Skipping module design_1_accumulator_0_0
# -- Skipping module design_1_divide_0_0
# -- Skipping module design_1
# -- Skipping module design_1_wrapper
# -- Skipping module block_tb
# 
# Top level modules:
# 	block_tb
# End time: 16:32:43 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:32:43 on Oct 17,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 16:32:44 on Oct 17,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
run 12us
restart 
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading xil_defaultlib.glbl
# Loading xil_defaultlib.exp_from_uv
# Loading xil_defaultlib.c_shift_ram_1(c_shift_ram_1_arch)
# Loading xil_defaultlib.c_shift_ram_2(c_shift_ram_2_arch)
# Loading xil_defaultlib.c_shift_ram_0(c_shift_ram_0_arch)
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'accumulator'.  Expected 9, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /block_tb/design_1_wrapper_u/design_1_i/accumulator File: ../../../../Activation_accelerator.ip_user_files/bd/design_1/sim/design_1.v Line: 53
# ** Warning: (vsim-3722) ../../../../Activation_accelerator.ip_user_files/bd/design_1/sim/design_1.v(53): [TFMPC] - Missing connection for port 'M_AXIS_TLAST'.
# ** Warning: Design size of 77850 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/accumulator/inst/acc_u/add8_u/STAGE2[1]/add_s2/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/accumulator/inst/acc_u/add8_u/STAGE2[0]/add_s2/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/accumulator/inst/acc_u/add8_u/STAGE1[3]/add_s1/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/accumulator/inst/acc_u/add8_u/STAGE1[2]/add_s1/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/accumulator/inst/acc_u/add8_u/STAGE1[1]/add_s1/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/accumulator/inst/acc_u/add8_u/STAGE1[0]/add_s1/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/accumulator/inst/acc_u/add8_u/add_s3/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/sub_max/inst/sub_inst[7]/sub_u/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/sub_max/inst/sub_inst[6]/sub_u/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/sub_max/inst/sub_inst[5]/sub_u/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/sub_max/inst/sub_inst[4]/sub_u/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/sub_max/inst/sub_inst[3]/sub_u/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/sub_max/inst/sub_inst[2]/sub_u/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/sub_max/inst/sub_inst[1]/sub_u/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/sub_max/inst/sub_inst[0]/sub_u/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
run 12us
#       98304 byte data has been loaded
do block_tb_compile.do
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xbip_utils_v3_0_14".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/c_reg_fd_v12_0_10".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/c_shift_ram_v12_0_18".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/axi_utils_v2_0_10".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xbip_pipe_v3_0_10".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xbip_dsp48_wrapper_v3_0_6".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/mult_gen_v12_0_22".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/floating_point_v7_1_19".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/axis_combiner_v1_1_31".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap xbip_utils_v3_0_14 modelsim_lib/msim/xbip_utils_v3_0_14 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap c_reg_fd_v12_0_10 modelsim_lib/msim/c_reg_fd_v12_0_10 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap c_shift_ram_v12_0_18 modelsim_lib/msim/c_shift_ram_v12_0_18 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap axi_utils_v2_0_10 modelsim_lib/msim/axi_utils_v2_0_10 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap xbip_pipe_v3_0_10 modelsim_lib/msim/xbip_pipe_v3_0_10 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap xbip_dsp48_wrapper_v3_0_6 modelsim_lib/msim/xbip_dsp48_wrapper_v3_0_6 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap mult_gen_v12_0_22 modelsim_lib/msim/mult_gen_v12_0_22 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap floating_point_v7_1_19 modelsim_lib/msim/floating_point_v7_1_19 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap axis_combiner_v1_1_31 modelsim_lib/msim/axis_combiner_v1_1_31 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:49:59 on Oct 17,2025
# vcom -93 -work xbip_utils_v3_0_14 ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/xbip_utils_v3_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 16:49:59 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:49:59 on Oct 17,2025
# vcom -93 -work c_reg_fd_v12_0_10 ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_reg_fd_v12_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 16:50:00 on Oct 17,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:50:00 on Oct 17,2025
# vcom -93 -work c_shift_ram_v12_0_18 ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 16:50:00 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:50:00 on Oct 17,2025
# vcom -93 -work xil_defaultlib ../../../../Activation_accelerator.gen/sources_1/ip/c_shift_ram_0/sim/c_shift_ram_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity c_shift_ram_0
# -- Compiling architecture c_shift_ram_0_arch of c_shift_ram_0
# End time: 16:50:00 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:50:00 on Oct 17,2025
# vlog -incr -mfcu -work xil_defaultlib "+incdir+../../../../Activation_accelerator.ip_user_files/ipstatic/hdl" ../../../../Activation_accelerator.srcs/sources_1/new/get_maxof8.v ../../../../Activation_accelerator.srcs/sources_1/new/serial_max.v ../../../../Activation_accelerator.srcs/sources_1/new/max.v 
# -- Skipping module get_maxof8
# -- Skipping module serial_max
# -- Skipping module max
# 
# Top level modules:
# 	max
# End time: 16:50:00 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:50:00 on Oct 17,2025
# vcom -93 -work axi_utils_v2_0_10 ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/axi_utils_v2_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 16:50:01 on Oct 17,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:50:01 on Oct 17,2025
# vcom -93 -work xbip_pipe_v3_0_10 ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/xbip_pipe_v3_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 16:50:01 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:50:01 on Oct 17,2025
# vcom -93 -work xbip_dsp48_wrapper_v3_0_6 ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 16:50:01 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:50:01 on Oct 17,2025
# vcom -93 -work mult_gen_v12_0_22 ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/mult_gen_v12_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 16:50:02 on Oct 17,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:50:02 on Oct 17,2025
# vcom -93 -work floating_point_v7_1_19 ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/floating_point_v7_1_rfs.vhd 
# -- Loading package STANDARD
# End time: 16:50:04 on Oct 17,2025, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:50:04 on Oct 17,2025
# vlog -incr -mfcu -work floating_point_v7_1_19 "+incdir+../../../../Activation_accelerator.ip_user_files/ipstatic/hdl" ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/floating_point_v7_1_rfs.v 
# 
# Top level modules:
# End time: 16:50:04 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:50:04 on Oct 17,2025
# vlog -incr -mfcu -work xil_defaultlib "+incdir+../../../../Activation_accelerator.ip_user_files/ipstatic/hdl" ../../../../Activation_accelerator.gen/sources_1/ip/floating_point_0/sim/floating_point_0.v 
# -- Skipping module floating_point_0
# 
# Top level modules:
# 	floating_point_0
# End time: 16:50:04 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:50:04 on Oct 17,2025
# vlog -incr -mfcu -work axis_combiner_v1_1_31 "+incdir+../../../../Activation_accelerator.ip_user_files/ipstatic/hdl" ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/axis_combiner_v1_1_vl_rfs.v 
# -- Skipping module axis_combiner_v1_1_31_top
# 
# Top level modules:
# 	axis_combiner_v1_1_31_top
# End time: 16:50:04 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:50:05 on Oct 17,2025
# vlog -incr -mfcu -work xil_defaultlib "+incdir+../../../../Activation_accelerator.ip_user_files/ipstatic/hdl" ../../../../Activation_accelerator.gen/sources_1/ip/axis_combiner_0/sim/axis_combiner_0.v ../../../../Activation_accelerator.srcs/sources_1/new/sub_max.v ../../../../Activation_accelerator.srcs/sources_1/new/exp_from_uv.v ../../../../Activation_accelerator.srcs/sources_1/new/get_u_v.v ../../../../Activation_accelerator.srcs/sources_1/new/multiple_log2e.v ../../../../Activation_accelerator.srcs/sources_1/new/exp.v 
# -- Skipping module axis_combiner_0
# -- Skipping module sub_max
# -- Compiling module exp_from_uv
# -- Skipping module get_u_v
# -- Skipping module multiple_log2e
# -- Skipping module exp
# 
# Top level modules:
# 	sub_max
# 	exp
# End time: 16:50:05 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:50:05 on Oct 17,2025
# vcom -93 -work xil_defaultlib ../../../../Activation_accelerator.gen/sources_1/ip/c_shift_ram_2/sim/c_shift_ram_2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity c_shift_ram_2
# -- Compiling architecture c_shift_ram_2_arch of c_shift_ram_2
# End time: 16:50:05 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:50:05 on Oct 17,2025
# vlog -incr -mfcu -work xil_defaultlib "+incdir+../../../../Activation_accelerator.ip_user_files/ipstatic/hdl" ../../../../Activation_accelerator.gen/sources_1/ip/floating_point_2/sim/floating_point_2.v ../../../../Activation_accelerator.gen/sources_1/ip/floating_point_1/sim/floating_point_1.v 
# -- Skipping module floating_point_2
# -- Skipping module floating_point_1
# 
# Top level modules:
# 	floating_point_2
# 	floating_point_1
# End time: 16:50:05 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:50:05 on Oct 17,2025
# vcom -93 -work xil_defaultlib ../../../../Activation_accelerator.gen/sources_1/ip/c_shift_ram_1/sim/c_shift_ram_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity c_shift_ram_1
# -- Compiling architecture c_shift_ram_1_arch of c_shift_ram_1
# End time: 16:50:05 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:50:05 on Oct 17,2025
# vlog -incr -mfcu -work xil_defaultlib "+incdir+../../../../Activation_accelerator.ip_user_files/ipstatic/hdl" ../../../../Activation_accelerator.srcs/sources_1/new/acc.v ../../../../Activation_accelerator.srcs/sources_1/new/acc_fifo.v ../../../../Activation_accelerator.srcs/sources_1/new/add8.v ../../../../Activation_accelerator.srcs/sources_1/new/gen_tlast.v ../../../../Activation_accelerator.srcs/sources_1/new/accumulator.v ../../../../Activation_accelerator.gen/sources_1/ip/floating_point_3/sim/floating_point_3.v ../../../../Activation_accelerator.srcs/sources_1/new/latency4_fifo.v ../../../../Activation_accelerator.srcs/sources_1/new/reciprocal.v ../../../../Activation_accelerator.srcs/sources_1/new/reciprocal_lut.v ../../../../Activation_accelerator.srcs/sources_1/new/divide.v ../../../../Activation_accelerator.ip_user_files/bd/design_1/ip/design_1_max_0_0/sim/design_1_max_0_0.v ../../../../Activation_accelerator.ip_user_files/bd/design_1/ip/design_1_sub_max_0_0/sim/design_1_sub_max_0_0.v ../../../../Activation_accelerator.ip_user_files/bd/design_1/ip/design_1_exp_0_0/sim/design_1_exp_0_0.v ../../../../Activation_accelerator.ip_user_files/bd/design_1/ip/design_1_accumulator_0_0/sim/design_1_accumulator_0_0.v ../../../../Activation_accelerator.ip_user_files/bd/design_1/ip/design_1_divide_0_0/sim/design_1_divide_0_0.v ../../../../Activation_accelerator.ip_user_files/bd/design_1/sim/design_1.v ../../../../Activation_accelerator.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v ../../../../Activation_accelerator.srcs/sim_1/new/block_tb.v 
# -- Skipping module acc
# -- Skipping module acc_fifo
# -- Skipping module add8
# -- Skipping module gen_tlast
# -- Skipping module accumulator
# -- Skipping module floating_point_3
# -- Skipping module latency4_fifo
# -- Skipping module reciprocal
# -- Skipping module reciprocal_lut
# -- Skipping module divide
# -- Skipping module design_1_max_0_0
# -- Skipping module design_1_sub_max_0_0
# -- Skipping module design_1_exp_0_0
# -- Skipping module design_1_accumulator_0_0
# -- Skipping module design_1_divide_0_0
# -- Skipping module design_1
# -- Skipping module design_1_wrapper
# -- Skipping module block_tb
# 
# Top level modules:
# 	block_tb
# End time: 16:50:05 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:50:05 on Oct 17,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 16:50:05 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
add wave -position end  sim:/block_tb/CLK_PERIOD
add wave -position end  sim:/block_tb/NUM_ELEMENTS
add wave -position end  sim:/block_tb/BURST_SIZE
add wave -position end  sim:/block_tb/NUM_BURSTS
add wave -position end  sim:/block_tb/aclk
add wave -position end  sim:/block_tb/arstn
add wave -position end  sim:/block_tb/S_AXIS_TDATA
add wave -position end  sim:/block_tb/S_AXIS_TVALID
add wave -position end  sim:/block_tb/S_AXIS_TREADY
add wave -position end  sim:/block_tb/M_AXIS_TDATA
add wave -position end  sim:/block_tb/M_AXIS_TVALID
add wave -position end  sim:/block_tb/M_AXIS_TREADY
add wave -position end  sim:/block_tb/bf16_memory
add wave -position end  sim:/block_tb/test0
add wave -position end  sim:/block_tb/test1
add wave -position end  sim:/block_tb/test2
add wave -position end  sim:/block_tb/test3
add wave -position end  sim:/block_tb/test4
add wave -position end  sim:/block_tb/test5
add wave -position end  sim:/block_tb/test6
add wave -position end  sim:/block_tb/test7
add wave -position end  sim:/block_tb/result0
add wave -position end  sim:/block_tb/result1
add wave -position end  sim:/block_tb/result2
add wave -position end  sim:/block_tb/result3
add wave -position end  sim:/block_tb/result4
add wave -position end  sim:/block_tb/result5
add wave -position end  sim:/block_tb/result6
add wave -position end  sim:/block_tb/result7
add wave -position end  sim:/block_tb/fd
add wave -position end  sim:/block_tb/n
add wave -position end  sim:/block_tb/c
add wave -position end  sim:/block_tb/i
add wave -position end  sim:/block_tb/j
add wave -position end  sim:/block_tb/temp_data
add wave -position end  sim:/block_tb/count
add wave -position end  sim:/block_tb/batch
restart 
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading xil_defaultlib.glbl
# Loading xil_defaultlib.exp_from_uv
# Loading xil_defaultlib.c_shift_ram_1(c_shift_ram_1_arch)
# Loading xil_defaultlib.c_shift_ram_2(c_shift_ram_2_arch)
# Loading xil_defaultlib.c_shift_ram_0(c_shift_ram_0_arch)
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'accumulator'.  Expected 9, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /block_tb/design_1_wrapper_u/design_1_i/accumulator File: ../../../../Activation_accelerator.ip_user_files/bd/design_1/sim/design_1.v Line: 53
# ** Warning: (vsim-3722) ../../../../Activation_accelerator.ip_user_files/bd/design_1/sim/design_1.v(53): [TFMPC] - Missing connection for port 'M_AXIS_TLAST'.
# ** Warning: Design size of 78112 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/accumulator/inst/acc_u/add8_u/STAGE2[1]/add_s2/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/accumulator/inst/acc_u/add8_u/STAGE2[0]/add_s2/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/accumulator/inst/acc_u/add8_u/STAGE1[3]/add_s1/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/accumulator/inst/acc_u/add8_u/STAGE1[2]/add_s1/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/accumulator/inst/acc_u/add8_u/STAGE1[1]/add_s1/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/accumulator/inst/acc_u/add8_u/STAGE1[0]/add_s1/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/accumulator/inst/acc_u/add8_u/add_s3/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/sub_max/inst/sub_inst[7]/sub_u/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/sub_max/inst/sub_inst[6]/sub_u/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/sub_max/inst/sub_inst[5]/sub_u/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/sub_max/inst/sub_inst[4]/sub_u/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/sub_max/inst/sub_inst[3]/sub_u/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/sub_max/inst/sub_inst[2]/sub_u/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/sub_max/inst/sub_inst[1]/sub_u/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/sub_max/inst/sub_inst[0]/sub_u/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
run 12us
#       98304 byte data has been loaded
do block_tb_compile.do
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xbip_utils_v3_0_14".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/c_reg_fd_v12_0_10".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/c_shift_ram_v12_0_18".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/axi_utils_v2_0_10".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xbip_pipe_v3_0_10".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xbip_dsp48_wrapper_v3_0_6".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/mult_gen_v12_0_22".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/floating_point_v7_1_19".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/axis_combiner_v1_1_31".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap xbip_utils_v3_0_14 modelsim_lib/msim/xbip_utils_v3_0_14 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap c_reg_fd_v12_0_10 modelsim_lib/msim/c_reg_fd_v12_0_10 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap c_shift_ram_v12_0_18 modelsim_lib/msim/c_shift_ram_v12_0_18 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap axi_utils_v2_0_10 modelsim_lib/msim/axi_utils_v2_0_10 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap xbip_pipe_v3_0_10 modelsim_lib/msim/xbip_pipe_v3_0_10 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap xbip_dsp48_wrapper_v3_0_6 modelsim_lib/msim/xbip_dsp48_wrapper_v3_0_6 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap mult_gen_v12_0_22 modelsim_lib/msim/mult_gen_v12_0_22 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap floating_point_v7_1_19 modelsim_lib/msim/floating_point_v7_1_19 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap axis_combiner_v1_1_31 modelsim_lib/msim/axis_combiner_v1_1_31 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:57:52 on Oct 17,2025
# vcom -93 -work xbip_utils_v3_0_14 ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/xbip_utils_v3_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 16:57:52 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:57:52 on Oct 17,2025
# vcom -93 -work c_reg_fd_v12_0_10 ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_reg_fd_v12_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 16:57:52 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:57:52 on Oct 17,2025
# vcom -93 -work c_shift_ram_v12_0_18 ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 16:57:52 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:57:52 on Oct 17,2025
# vcom -93 -work xil_defaultlib ../../../../Activation_accelerator.gen/sources_1/ip/c_shift_ram_0/sim/c_shift_ram_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity c_shift_ram_0
# -- Compiling architecture c_shift_ram_0_arch of c_shift_ram_0
# End time: 16:57:53 on Oct 17,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:57:53 on Oct 17,2025
# vlog -incr -mfcu -work xil_defaultlib "+incdir+../../../../Activation_accelerator.ip_user_files/ipstatic/hdl" ../../../../Activation_accelerator.srcs/sources_1/new/get_maxof8.v ../../../../Activation_accelerator.srcs/sources_1/new/serial_max.v ../../../../Activation_accelerator.srcs/sources_1/new/max.v 
# -- Skipping module get_maxof8
# -- Skipping module serial_max
# -- Skipping module max
# 
# Top level modules:
# 	max
# End time: 16:57:53 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:57:53 on Oct 17,2025
# vcom -93 -work axi_utils_v2_0_10 ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/axi_utils_v2_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 16:57:53 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:57:53 on Oct 17,2025
# vcom -93 -work xbip_pipe_v3_0_10 ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/xbip_pipe_v3_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 16:57:53 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:57:53 on Oct 17,2025
# vcom -93 -work xbip_dsp48_wrapper_v3_0_6 ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 16:57:54 on Oct 17,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:57:54 on Oct 17,2025
# vcom -93 -work mult_gen_v12_0_22 ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/mult_gen_v12_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 16:57:54 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:57:54 on Oct 17,2025
# vcom -93 -work floating_point_v7_1_19 ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/floating_point_v7_1_rfs.vhd 
# -- Loading package STANDARD
# End time: 16:57:56 on Oct 17,2025, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:57:56 on Oct 17,2025
# vlog -incr -mfcu -work floating_point_v7_1_19 "+incdir+../../../../Activation_accelerator.ip_user_files/ipstatic/hdl" ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/floating_point_v7_1_rfs.v 
# 
# Top level modules:
# End time: 16:57:56 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:57:57 on Oct 17,2025
# vlog -incr -mfcu -work xil_defaultlib "+incdir+../../../../Activation_accelerator.ip_user_files/ipstatic/hdl" ../../../../Activation_accelerator.gen/sources_1/ip/floating_point_0/sim/floating_point_0.v 
# -- Skipping module floating_point_0
# 
# Top level modules:
# 	floating_point_0
# End time: 16:57:57 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:57:57 on Oct 17,2025
# vlog -incr -mfcu -work axis_combiner_v1_1_31 "+incdir+../../../../Activation_accelerator.ip_user_files/ipstatic/hdl" ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/axis_combiner_v1_1_vl_rfs.v 
# -- Skipping module axis_combiner_v1_1_31_top
# 
# Top level modules:
# 	axis_combiner_v1_1_31_top
# End time: 16:57:57 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:57:57 on Oct 17,2025
# vlog -incr -mfcu -work xil_defaultlib "+incdir+../../../../Activation_accelerator.ip_user_files/ipstatic/hdl" ../../../../Activation_accelerator.gen/sources_1/ip/axis_combiner_0/sim/axis_combiner_0.v ../../../../Activation_accelerator.srcs/sources_1/new/sub_max.v ../../../../Activation_accelerator.srcs/sources_1/new/exp_from_uv.v ../../../../Activation_accelerator.srcs/sources_1/new/get_u_v.v ../../../../Activation_accelerator.srcs/sources_1/new/multiple_log2e.v ../../../../Activation_accelerator.srcs/sources_1/new/exp.v 
# -- Skipping module axis_combiner_0
# -- Skipping module sub_max
# -- Skipping module exp_from_uv
# -- Skipping module get_u_v
# -- Skipping module multiple_log2e
# -- Skipping module exp
# 
# Top level modules:
# 	sub_max
# 	exp
# End time: 16:57:57 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:57:57 on Oct 17,2025
# vcom -93 -work xil_defaultlib ../../../../Activation_accelerator.gen/sources_1/ip/c_shift_ram_2/sim/c_shift_ram_2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity c_shift_ram_2
# -- Compiling architecture c_shift_ram_2_arch of c_shift_ram_2
# End time: 16:57:57 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:57:57 on Oct 17,2025
# vlog -incr -mfcu -work xil_defaultlib "+incdir+../../../../Activation_accelerator.ip_user_files/ipstatic/hdl" ../../../../Activation_accelerator.gen/sources_1/ip/floating_point_2/sim/floating_point_2.v ../../../../Activation_accelerator.gen/sources_1/ip/floating_point_1/sim/floating_point_1.v 
# -- Compiling module floating_point_2
# -- Skipping module floating_point_1
# 
# Top level modules:
# 	floating_point_2
# 	floating_point_1
# End time: 16:57:57 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:57:57 on Oct 17,2025
# vcom -93 -work xil_defaultlib ../../../../Activation_accelerator.gen/sources_1/ip/c_shift_ram_1/sim/c_shift_ram_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity c_shift_ram_1
# -- Compiling architecture c_shift_ram_1_arch of c_shift_ram_1
# End time: 16:57:57 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:57:57 on Oct 17,2025
# vlog -incr -mfcu -work xil_defaultlib "+incdir+../../../../Activation_accelerator.ip_user_files/ipstatic/hdl" ../../../../Activation_accelerator.srcs/sources_1/new/acc.v ../../../../Activation_accelerator.srcs/sources_1/new/acc_fifo.v ../../../../Activation_accelerator.srcs/sources_1/new/add8.v ../../../../Activation_accelerator.srcs/sources_1/new/gen_tlast.v ../../../../Activation_accelerator.srcs/sources_1/new/accumulator.v ../../../../Activation_accelerator.gen/sources_1/ip/floating_point_3/sim/floating_point_3.v ../../../../Activation_accelerator.srcs/sources_1/new/latency4_fifo.v ../../../../Activation_accelerator.srcs/sources_1/new/reciprocal.v ../../../../Activation_accelerator.srcs/sources_1/new/reciprocal_lut.v ../../../../Activation_accelerator.srcs/sources_1/new/divide.v ../../../../Activation_accelerator.ip_user_files/bd/design_1/ip/design_1_max_0_0/sim/design_1_max_0_0.v ../../../../Activation_accelerator.ip_user_files/bd/design_1/ip/design_1_sub_max_0_0/sim/design_1_sub_max_0_0.v ../../../../Activation_accelerator.ip_user_files/bd/design_1/ip/design_1_exp_0_0/sim/design_1_exp_0_0.v ../../../../Activation_accelerator.ip_user_files/bd/design_1/ip/design_1_accumulator_0_0/sim/design_1_accumulator_0_0.v ../../../../Activation_accelerator.ip_user_files/bd/design_1/ip/design_1_divide_0_0/sim/design_1_divide_0_0.v ../../../../Activation_accelerator.ip_user_files/bd/design_1/sim/design_1.v ../../../../Activation_accelerator.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v ../../../../Activation_accelerator.srcs/sim_1/new/block_tb.v 
# -- Skipping module acc
# -- Skipping module acc_fifo
# -- Skipping module add8
# -- Skipping module gen_tlast
# -- Skipping module accumulator
# -- Skipping module floating_point_3
# -- Skipping module latency4_fifo
# -- Skipping module reciprocal
# -- Skipping module reciprocal_lut
# -- Skipping module divide
# -- Skipping module design_1_max_0_0
# -- Skipping module design_1_sub_max_0_0
# -- Skipping module design_1_exp_0_0
# -- Skipping module design_1_accumulator_0_0
# -- Skipping module design_1_divide_0_0
# -- Skipping module design_1
# -- Skipping module design_1_wrapper
# -- Skipping module block_tb
# 
# Top level modules:
# 	block_tb
# End time: 16:57:57 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:57:57 on Oct 17,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 16:57:57 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart 
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading xil_defaultlib.floating_point_2
# Loading xil_defaultlib.glbl
# Loading xil_defaultlib.c_shift_ram_1(c_shift_ram_1_arch)
# Loading xil_defaultlib.c_shift_ram_2(c_shift_ram_2_arch)
# Loading xil_defaultlib.c_shift_ram_0(c_shift_ram_0_arch)
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: WARNING : c_shift_ram_v12_0_18_legacy : Filling unspecified c_default_data locations with zeros up to MSB
#    Time: 0 ps  Iteration: 0  Protected: /block_tb/design_1_wrapper_u/design_1_i/max/inst/serial_max_u/shift_ram_u/<protected>/<protected>/<protected> File: ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'accumulator'.  Expected 9, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /block_tb/design_1_wrapper_u/design_1_i/accumulator File: ../../../../Activation_accelerator.ip_user_files/bd/design_1/sim/design_1.v Line: 53
# ** Warning: (vsim-3722) ../../../../Activation_accelerator.ip_user_files/bd/design_1/sim/design_1.v(53): [TFMPC] - Missing connection for port 'M_AXIS_TLAST'.
# ** Warning: Design size of 78643 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/accumulator/inst/acc_u/add8_u/STAGE2[1]/add_s2/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/accumulator/inst/acc_u/add8_u/STAGE2[0]/add_s2/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/accumulator/inst/acc_u/add8_u/STAGE1[3]/add_s1/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/accumulator/inst/acc_u/add8_u/STAGE1[2]/add_s1/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/accumulator/inst/acc_u/add8_u/STAGE1[1]/add_s1/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/accumulator/inst/acc_u/add8_u/STAGE1[0]/add_s1/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/accumulator/inst/acc_u/add8_u/add_s3/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/sub_max/inst/sub_inst[7]/sub_u/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/sub_max/inst/sub_inst[6]/sub_u/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/sub_max/inst/sub_inst[5]/sub_u/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/sub_max/inst/sub_inst[4]/sub_u/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/sub_max/inst/sub_inst[3]/sub_u/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/sub_max/inst/sub_inst[2]/sub_u/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/sub_max/inst/sub_inst[1]/sub_u/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /block_tb/design_1_wrapper_u/design_1_i/sub_max/inst/sub_inst[0]/sub_u/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
run 12us
#       98304 byte data has been loaded
do block_tb_compile.do
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xbip_utils_v3_0_14".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/c_reg_fd_v12_0_10".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/c_shift_ram_v12_0_18".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/axi_utils_v2_0_10".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xbip_pipe_v3_0_10".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xbip_dsp48_wrapper_v3_0_6".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/mult_gen_v12_0_22".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/floating_point_v7_1_19".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/axis_combiner_v1_1_31".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap xbip_utils_v3_0_14 modelsim_lib/msim/xbip_utils_v3_0_14 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap c_reg_fd_v12_0_10 modelsim_lib/msim/c_reg_fd_v12_0_10 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap c_shift_ram_v12_0_18 modelsim_lib/msim/c_shift_ram_v12_0_18 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap axi_utils_v2_0_10 modelsim_lib/msim/axi_utils_v2_0_10 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap xbip_pipe_v3_0_10 modelsim_lib/msim/xbip_pipe_v3_0_10 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap xbip_dsp48_wrapper_v3_0_6 modelsim_lib/msim/xbip_dsp48_wrapper_v3_0_6 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap mult_gen_v12_0_22 modelsim_lib/msim/mult_gen_v12_0_22 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap floating_point_v7_1_19 modelsim_lib/msim/floating_point_v7_1_19 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap axis_combiner_v1_1_31 modelsim_lib/msim/axis_combiner_v1_1_31 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:59:43 on Oct 17,2025
# vcom -93 -work xbip_utils_v3_0_14 ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/xbip_utils_v3_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 16:59:43 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:59:43 on Oct 17,2025
# vcom -93 -work c_reg_fd_v12_0_10 ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_reg_fd_v12_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 16:59:43 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:59:43 on Oct 17,2025
# vcom -93 -work c_shift_ram_v12_0_18 ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 16:59:44 on Oct 17,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:59:44 on Oct 17,2025
# vcom -93 -work xil_defaultlib ../../../../Activation_accelerator.gen/sources_1/ip/c_shift_ram_0/sim/c_shift_ram_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity c_shift_ram_0
# -- Compiling architecture c_shift_ram_0_arch of c_shift_ram_0
# End time: 16:59:44 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:59:44 on Oct 17,2025
# vlog -incr -mfcu -work xil_defaultlib "+incdir+../../../../Activation_accelerator.ip_user_files/ipstatic/hdl" ../../../../Activation_accelerator.srcs/sources_1/new/get_maxof8.v ../../../../Activation_accelerator.srcs/sources_1/new/serial_max.v ../../../../Activation_accelerator.srcs/sources_1/new/max.v 
# -- Skipping module get_maxof8
# -- Skipping module serial_max
# -- Skipping module max
# 
# Top level modules:
# 	max
# End time: 16:59:44 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:59:44 on Oct 17,2025
# vcom -93 -work axi_utils_v2_0_10 ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/axi_utils_v2_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 16:59:44 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:59:44 on Oct 17,2025
# vcom -93 -work xbip_pipe_v3_0_10 ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/xbip_pipe_v3_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 16:59:44 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:59:44 on Oct 17,2025
# vcom -93 -work xbip_dsp48_wrapper_v3_0_6 ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 16:59:45 on Oct 17,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:59:45 on Oct 17,2025
# vcom -93 -work mult_gen_v12_0_22 ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/mult_gen_v12_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 16:59:46 on Oct 17,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:59:46 on Oct 17,2025
# vcom -93 -work floating_point_v7_1_19 ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/floating_point_v7_1_rfs.vhd 
# -- Loading package STANDARD
# End time: 16:59:48 on Oct 17,2025, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:59:48 on Oct 17,2025
# vlog -incr -mfcu -work floating_point_v7_1_19 "+incdir+../../../../Activation_accelerator.ip_user_files/ipstatic/hdl" ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/floating_point_v7_1_rfs.v 
# 
# Top level modules:
# End time: 16:59:48 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:59:48 on Oct 17,2025
# vlog -incr -mfcu -work xil_defaultlib "+incdir+../../../../Activation_accelerator.ip_user_files/ipstatic/hdl" ../../../../Activation_accelerator.gen/sources_1/ip/floating_point_0/sim/floating_point_0.v 
# -- Skipping module floating_point_0
# 
# Top level modules:
# 	floating_point_0
# End time: 16:59:48 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:59:48 on Oct 17,2025
# vlog -incr -mfcu -work axis_combiner_v1_1_31 "+incdir+../../../../Activation_accelerator.ip_user_files/ipstatic/hdl" ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/axis_combiner_v1_1_vl_rfs.v 
# -- Skipping module axis_combiner_v1_1_31_top
# 
# Top level modules:
# 	axis_combiner_v1_1_31_top
# End time: 16:59:48 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:59:48 on Oct 17,2025
# vlog -incr -mfcu -work xil_defaultlib "+incdir+../../../../Activation_accelerator.ip_user_files/ipstatic/hdl" ../../../../Activation_accelerator.gen/sources_1/ip/axis_combiner_0/sim/axis_combiner_0.v ../../../../Activation_accelerator.srcs/sources_1/new/sub_max.v ../../../../Activation_accelerator.srcs/sources_1/new/exp_from_uv.v ../../../../Activation_accelerator.srcs/sources_1/new/get_u_v.v ../../../../Activation_accelerator.srcs/sources_1/new/multiple_log2e.v ../../../../Activation_accelerator.srcs/sources_1/new/exp.v 
# -- Skipping module axis_combiner_0
# -- Skipping module sub_max
# -- Skipping module exp_from_uv
# -- Skipping module get_u_v
# -- Skipping module multiple_log2e
# -- Skipping module exp
# 
# Top level modules:
# 	sub_max
# 	exp
# End time: 16:59:48 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:59:48 on Oct 17,2025
# vcom -93 -work xil_defaultlib ../../../../Activation_accelerator.gen/sources_1/ip/c_shift_ram_2/sim/c_shift_ram_2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity c_shift_ram_2
# -- Compiling architecture c_shift_ram_2_arch of c_shift_ram_2
# End time: 16:59:48 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:59:48 on Oct 17,2025
# vlog -incr -mfcu -work xil_defaultlib "+incdir+../../../../Activation_accelerator.ip_user_files/ipstatic/hdl" ../../../../Activation_accelerator.gen/sources_1/ip/floating_point_2/sim/floating_point_2.v ../../../../Activation_accelerator.gen/sources_1/ip/floating_point_1/sim/floating_point_1.v 
# -- Compiling module floating_point_2
# -- Skipping module floating_point_1
# 
# Top level modules:
# 	floating_point_2
# 	floating_point_1
# End time: 16:59:48 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:59:48 on Oct 17,2025
# vcom -93 -work xil_defaultlib ../../../../Activation_accelerator.gen/sources_1/ip/c_shift_ram_1/sim/c_shift_ram_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity c_shift_ram_1
# -- Compiling architecture c_shift_ram_1_arch of c_shift_ram_1
# End time: 16:59:49 on Oct 17,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:59:49 on Oct 17,2025
# vlog -incr -mfcu -work xil_defaultlib "+incdir+../../../../Activation_accelerator.ip_user_files/ipstatic/hdl" ../../../../Activation_accelerator.srcs/sources_1/new/acc.v ../../../../Activation_accelerator.srcs/sources_1/new/acc_fifo.v ../../../../Activation_accelerator.srcs/sources_1/new/add8.v ../../../../Activation_accelerator.srcs/sources_1/new/gen_tlast.v ../../../../Activation_accelerator.srcs/sources_1/new/accumulator.v ../../../../Activation_accelerator.gen/sources_1/ip/floating_point_3/sim/floating_point_3.v ../../../../Activation_accelerator.srcs/sources_1/new/latency4_fifo.v ../../../../Activation_accelerator.srcs/sources_1/new/reciprocal.v ../../../../Activation_accelerator.srcs/sources_1/new/reciprocal_lut.v ../../../../Activation_accelerator.srcs/sources_1/new/divide.v ../../../../Activation_accelerator.ip_user_files/bd/design_1/ip/design_1_max_0_0/sim/design_1_max_0_0.v ../../../../Activation_accelerator.ip_user_files/bd/design_1/ip/design_1_sub_max_0_0/sim/design_1_sub_max_0_0.v ../../../../Activation_accelerator.ip_user_files/bd/design_1/ip/design_1_exp_0_0/sim/design_1_exp_0_0.v ../../../../Activation_accelerator.ip_user_files/bd/design_1/ip/design_1_accumulator_0_0/sim/design_1_accumulator_0_0.v ../../../../Activation_accelerator.ip_user_files/bd/design_1/ip/design_1_divide_0_0/sim/design_1_divide_0_0.v ../../../../Activation_accelerator.ip_user_files/bd/design_1/sim/design_1.v ../../../../Activation_accelerator.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v ../../../../Activation_accelerator.srcs/sim_1/new/block_tb.v 
# -- Skipping module acc
# -- Skipping module acc_fifo
# -- Skipping module add8
# -- Skipping module gen_tlast
# -- Skipping module accumulator
# -- Skipping module floating_point_3
# -- Skipping module latency4_fifo
# -- Skipping module reciprocal
# -- Skipping module reciprocal_lut
# -- Skipping module divide
# -- Skipping module design_1_max_0_0
# -- Skipping module design_1_sub_max_0_0
# -- Skipping module design_1_exp_0_0
# -- Skipping module design_1_accumulator_0_0
# -- Skipping module design_1_divide_0_0
# -- Skipping module design_1
# -- Skipping module design_1_wrapper
# -- Skipping module block_tb
# 
# Top level modules:
# 	block_tb
# End time: 16:59:49 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:59:49 on Oct 17,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 16:59:49 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

run block_tb_compile.do
# Invalid time value: block_tb_compile.do
do block_tb_compile.do
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xbip_utils_v3_0_14".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/c_reg_fd_v12_0_10".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/c_shift_ram_v12_0_18".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/axi_utils_v2_0_10".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xbip_pipe_v3_0_10".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xbip_dsp48_wrapper_v3_0_6".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/mult_gen_v12_0_22".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/floating_point_v7_1_19".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/axis_combiner_v1_1_31".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap xbip_utils_v3_0_14 modelsim_lib/msim/xbip_utils_v3_0_14 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap c_reg_fd_v12_0_10 modelsim_lib/msim/c_reg_fd_v12_0_10 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap c_shift_ram_v12_0_18 modelsim_lib/msim/c_shift_ram_v12_0_18 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap axi_utils_v2_0_10 modelsim_lib/msim/axi_utils_v2_0_10 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap xbip_pipe_v3_0_10 modelsim_lib/msim/xbip_pipe_v3_0_10 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap xbip_dsp48_wrapper_v3_0_6 modelsim_lib/msim/xbip_dsp48_wrapper_v3_0_6 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap mult_gen_v12_0_22 modelsim_lib/msim/mult_gen_v12_0_22 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap floating_point_v7_1_19 modelsim_lib/msim/floating_point_v7_1_19 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap axis_combiner_v1_1_31 modelsim_lib/msim/axis_combiner_v1_1_31 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:00:09 on Oct 17,2025
# vcom -93 -work xbip_utils_v3_0_14 ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/xbip_utils_v3_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 17:00:10 on Oct 17,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:00:10 on Oct 17,2025
# vcom -93 -work c_reg_fd_v12_0_10 ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_reg_fd_v12_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 17:00:10 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:00:10 on Oct 17,2025
# vcom -93 -work c_shift_ram_v12_0_18 ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 17:00:10 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:00:10 on Oct 17,2025
# vcom -93 -work xil_defaultlib ../../../../Activation_accelerator.gen/sources_1/ip/c_shift_ram_0/sim/c_shift_ram_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity c_shift_ram_0
# -- Compiling architecture c_shift_ram_0_arch of c_shift_ram_0
# End time: 17:00:10 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:00:11 on Oct 17,2025
# vlog -incr -mfcu -work xil_defaultlib "+incdir+../../../../Activation_accelerator.ip_user_files/ipstatic/hdl" ../../../../Activation_accelerator.srcs/sources_1/new/get_maxof8.v ../../../../Activation_accelerator.srcs/sources_1/new/serial_max.v ../../../../Activation_accelerator.srcs/sources_1/new/max.v 
# -- Skipping module get_maxof8
# -- Skipping module serial_max
# -- Skipping module max
# 
# Top level modules:
# 	max
# End time: 17:00:11 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:00:11 on Oct 17,2025
# vcom -93 -work axi_utils_v2_0_10 ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/axi_utils_v2_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 17:00:11 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:00:11 on Oct 17,2025
# vcom -93 -work xbip_pipe_v3_0_10 ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/xbip_pipe_v3_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 17:00:11 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:00:11 on Oct 17,2025
# vcom -93 -work xbip_dsp48_wrapper_v3_0_6 ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 17:00:12 on Oct 17,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:00:12 on Oct 17,2025
# vcom -93 -work mult_gen_v12_0_22 ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/mult_gen_v12_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 17:00:12 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:00:12 on Oct 17,2025
# vcom -93 -work floating_point_v7_1_19 ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/floating_point_v7_1_rfs.vhd 
# -- Loading package STANDARD
# End time: 17:00:14 on Oct 17,2025, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:00:14 on Oct 17,2025
# vlog -incr -mfcu -work floating_point_v7_1_19 "+incdir+../../../../Activation_accelerator.ip_user_files/ipstatic/hdl" ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/floating_point_v7_1_rfs.v 
# 
# Top level modules:
# End time: 17:00:15 on Oct 17,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:00:15 on Oct 17,2025
# vlog -incr -mfcu -work xil_defaultlib "+incdir+../../../../Activation_accelerator.ip_user_files/ipstatic/hdl" ../../../../Activation_accelerator.gen/sources_1/ip/floating_point_0/sim/floating_point_0.v 
# -- Skipping module floating_point_0
# 
# Top level modules:
# 	floating_point_0
# End time: 17:00:15 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:00:15 on Oct 17,2025
# vlog -incr -mfcu -work axis_combiner_v1_1_31 "+incdir+../../../../Activation_accelerator.ip_user_files/ipstatic/hdl" ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/axis_combiner_v1_1_vl_rfs.v 
# -- Skipping module axis_combiner_v1_1_31_top
# 
# Top level modules:
# 	axis_combiner_v1_1_31_top
# End time: 17:00:15 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:00:15 on Oct 17,2025
# vlog -incr -mfcu -work xil_defaultlib "+incdir+../../../../Activation_accelerator.ip_user_files/ipstatic/hdl" ../../../../Activation_accelerator.gen/sources_1/ip/axis_combiner_0/sim/axis_combiner_0.v ../../../../Activation_accelerator.srcs/sources_1/new/sub_max.v ../../../../Activation_accelerator.srcs/sources_1/new/exp_from_uv.v ../../../../Activation_accelerator.srcs/sources_1/new/get_u_v.v ../../../../Activation_accelerator.srcs/sources_1/new/multiple_log2e.v ../../../../Activation_accelerator.srcs/sources_1/new/exp.v 
# -- Skipping module axis_combiner_0
# -- Skipping module sub_max
# -- Skipping module exp_from_uv
# -- Skipping module get_u_v
# -- Skipping module multiple_log2e
# -- Skipping module exp
# 
# Top level modules:
# 	sub_max
# 	exp
# End time: 17:00:15 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:00:15 on Oct 17,2025
# vcom -93 -work xil_defaultlib ../../../../Activation_accelerator.gen/sources_1/ip/c_shift_ram_2/sim/c_shift_ram_2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity c_shift_ram_2
# -- Compiling architecture c_shift_ram_2_arch of c_shift_ram_2
# End time: 17:00:15 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:00:15 on Oct 17,2025
# vlog -incr -mfcu -work xil_defaultlib "+incdir+../../../../Activation_accelerator.ip_user_files/ipstatic/hdl" ../../../../Activation_accelerator.gen/sources_1/ip/floating_point_2/sim/floating_point_2.v ../../../../Activation_accelerator.gen/sources_1/ip/floating_point_1/sim/floating_point_1.v 
# -- Skipping module floating_point_2
# -- Skipping module floating_point_1
# 
# Top level modules:
# 	floating_point_2
# 	floating_point_1
# End time: 17:00:15 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:00:15 on Oct 17,2025
# vcom -93 -work xil_defaultlib ../../../../Activation_accelerator.gen/sources_1/ip/c_shift_ram_1/sim/c_shift_ram_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity c_shift_ram_1
# -- Compiling architecture c_shift_ram_1_arch of c_shift_ram_1
# End time: 17:00:15 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:00:15 on Oct 17,2025
# vlog -incr -mfcu -work xil_defaultlib "+incdir+../../../../Activation_accelerator.ip_user_files/ipstatic/hdl" ../../../../Activation_accelerator.srcs/sources_1/new/acc.v ../../../../Activation_accelerator.srcs/sources_1/new/acc_fifo.v ../../../../Activation_accelerator.srcs/sources_1/new/add8.v ../../../../Activation_accelerator.srcs/sources_1/new/gen_tlast.v ../../../../Activation_accelerator.srcs/sources_1/new/accumulator.v ../../../../Activation_accelerator.gen/sources_1/ip/floating_point_3/sim/floating_point_3.v ../../../../Activation_accelerator.srcs/sources_1/new/latency4_fifo.v ../../../../Activation_accelerator.srcs/sources_1/new/reciprocal.v ../../../../Activation_accelerator.srcs/sources_1/new/reciprocal_lut.v ../../../../Activation_accelerator.srcs/sources_1/new/divide.v ../../../../Activation_accelerator.ip_user_files/bd/design_1/ip/design_1_max_0_0/sim/design_1_max_0_0.v ../../../../Activation_accelerator.ip_user_files/bd/design_1/ip/design_1_sub_max_0_0/sim/design_1_sub_max_0_0.v ../../../../Activation_accelerator.ip_user_files/bd/design_1/ip/design_1_exp_0_0/sim/design_1_exp_0_0.v ../../../../Activation_accelerator.ip_user_files/bd/design_1/ip/design_1_accumulator_0_0/sim/design_1_accumulator_0_0.v ../../../../Activation_accelerator.ip_user_files/bd/design_1/ip/design_1_divide_0_0/sim/design_1_divide_0_0.v ../../../../Activation_accelerator.ip_user_files/bd/design_1/sim/design_1.v ../../../../Activation_accelerator.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v ../../../../Activation_accelerator.srcs/sim_1/new/block_tb.v 
# -- Skipping module acc
# -- Skipping module acc_fifo
# -- Skipping module add8
# -- Skipping module gen_tlast
# -- Skipping module accumulator
# -- Skipping module floating_point_3
# -- Skipping module latency4_fifo
# -- Skipping module reciprocal
# -- Skipping module reciprocal_lut
# -- Skipping module divide
# -- Skipping module design_1_max_0_0
# -- Skipping module design_1_sub_max_0_0
# -- Skipping module design_1_exp_0_0
# -- Skipping module design_1_accumulator_0_0
# -- Skipping module design_1_divide_0_0
# -- Skipping module design_1
# -- Skipping module design_1_wrapper
# -- Skipping module block_tb
# 
# Top level modules:
# 	block_tb
# End time: 17:00:15 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:00:15 on Oct 17,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 17:00:15 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:00:20 on Oct 17,2025, Elapsed time: 1:44:38
# Errors: 0, Warnings: 145
