# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# Waveform file 'C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q3.awc' connected to 'C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q3.asdb'.
acom -O3 -e 100 -work design -2002  $dsn/src/Q4.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q4.vhd
# Compile Entity "dot_product"
# Compile Architecture "Behavioral" of Entity "dot_product"
# Error: COMP96_0329: Q4.vhd : (17, 2): Generate statement must have a label.
# Error: COMP96_0019: Q4.vhd : (17, 18): Keyword 'generate' expected.
# Error: COMP96_0015: Q4.vhd : (19, 6): ';' expected.
# Error: COMP96_0016: Q4.vhd : (19, 10): Design unit declaration expected.
# Compile failure 4 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work design -2002  $dsn/src/Q4.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q4.vhd
# Compile Entity "dot_product"
# Compile Architecture "Behavioral" of Entity "dot_product"
# Warning: DAGGEN_0001: Q4.vhd : (17, 0): Process without explicit or implicit wait statement - possible infinite loop.
# Compile success 0 Errors 1 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work design -2002  $dsn/src/Q4.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q4.vhd
# Compile Entity "dot_product"
# Compile Architecture "Behavioral" of Entity "dot_product"
# Error: COMP96_0264: Q4.vhd : (17, 11): Signal "c" in the sensitivity list must denote a signal that can be read.
# Compile failure 1 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work design -2002  $dsn/src/Q4.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q4.vhd
# Compile Entity "dot_product"
# Compile Architecture "Behavioral" of Entity "dot_product"
# Error: COMP96_0329: Q4.vhd : (17, 2): Generate statement must have a label.
# Error: COMP96_0019: Q4.vhd : (17, 18): Keyword 'generate' expected.
# Error: COMP96_0015: Q4.vhd : (19, 6): ';' expected.
# Error: COMP96_0016: Q4.vhd : (19, 10): Design unit declaration expected.
# Compile failure 4 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work design -2002  $dsn/src/Q4.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q4.vhd
# Compile Entity "dot_product"
# Compile Architecture "Behavioral" of Entity "dot_product"
# Error: COMP96_0110: Q4.vhd : (21, 4): Signal cannot be the target of a variable assignment.
# Compile failure 1 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work design -2002  $dsn/src/Q4.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q4.vhd
# Compile Entity "dot_product"
# Compile Architecture "Behavioral" of Entity "dot_product"
# Error: COMP96_0020: Q4.vhd : (16, 2): Variable can be declared only in a process or subprogram.
# Compile failure 1 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work design -2002  $dsn/src/Q1.vhd $dsn/src/Q2.vhd $dsn/src/Q3.vhd $dsn/src/Q4.vhd $dsn/src/TestBench/convert_3x3_to_sum_TB.vhd $dsn/src/TestBench/alu_TB.vhd $dsn/src/TestBench/unary_to_binary_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Package "array_3x3_pkg"
# Compile Entity "convert_3x3_to_sum"
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q2.vhd
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q3.vhd
# Compile Entity "unary_to_binary"
# Compile Architecture "arch" of Entity "unary_to_binary"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q4.vhd
# Compile Entity "dot_product"
# Compile Architecture "Behavioral" of Entity "dot_product"
# Error: COMP96_0019: Q4.vhd : (17, 2): Keyword 'end' expected.
# Error: COMP96_0016: Q4.vhd : (17, 11): Design unit declaration expected.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/convert_3x3_to_sum_TB.vhd
# Compile Entity "convert_3x3_to_sum_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "convert_3x3_to_sum_tb"
# Compile Configuration "TESTBENCH_FOR_convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/alu_TB.vhd
# Compile Entity "alu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Compile Configuration "TESTBENCH_FOR_alu"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/unary_to_binary_TB.vhd
# Compile Entity "unary_to_binary_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "unary_to_binary_tb"
# Compile Configuration "TESTBENCH_FOR_unary_to_binary"
# Compile failure 2 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -O3 -e 100 -work design -2002  $dsn/src/Q4.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q4.vhd
# Compile Entity "dot_product"
# Compile Architecture "Behavioral" of Entity "dot_product"
# Error: COMP96_0019: Q4.vhd : (17, 2): Keyword 'end' expected.
# Error: COMP96_0016: Q4.vhd : (17, 11): Design unit declaration expected.
# Compile failure 2 Errors 0 Warnings  Analysis time :  32.0 [ms]
acom -O3 -e 100 -work design -2002  $dsn/src/Q4.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q4.vhd
# Compile Entity "dot_product"
# Compile Architecture "Behavioral" of Entity "dot_product"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work design -2002  $dsn/src/Q1.vhd $dsn/src/Q2.vhd $dsn/src/Q3.vhd $dsn/src/Q4.vhd $dsn/src/TestBench/convert_3x3_to_sum_TB.vhd $dsn/src/TestBench/alu_TB.vhd $dsn/src/TestBench/unary_to_binary_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Package "array_3x3_pkg"
# Compile Entity "convert_3x3_to_sum"
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q2.vhd
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q3.vhd
# Compile Entity "unary_to_binary"
# Compile Architecture "arch" of Entity "unary_to_binary"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q4.vhd
# Compile Entity "dot_product"
# Compile Architecture "Behavioral" of Entity "dot_product"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/convert_3x3_to_sum_TB.vhd
# Compile Entity "convert_3x3_to_sum_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "convert_3x3_to_sum_tb"
# Compile Configuration "TESTBENCH_FOR_convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/alu_TB.vhd
# Compile Entity "alu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Compile Configuration "TESTBENCH_FOR_alu"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/unary_to_binary_TB.vhd
# Compile Entity "unary_to_binary_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "unary_to_binary_tb"
# Compile Configuration "TESTBENCH_FOR_unary_to_binary"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -O3 -e 100 -work design -2002  $dsn/src/Q1.vhd $dsn/src/Q2.vhd $dsn/src/Q3.vhd $dsn/src/Q4.vhd $dsn/src/TestBench/convert_3x3_to_sum_TB.vhd $dsn/src/TestBench/alu_TB.vhd $dsn/src/TestBench/unary_to_binary_TB.vhd $dsn/src/TestBench/dot_product_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Package "array_3x3_pkg"
# Compile Entity "convert_3x3_to_sum"
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q2.vhd
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q3.vhd
# Compile Entity "unary_to_binary"
# Compile Architecture "arch" of Entity "unary_to_binary"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q4.vhd
# Compile Entity "dot_product"
# Compile Architecture "Behavioral" of Entity "dot_product"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/convert_3x3_to_sum_TB.vhd
# Compile Entity "convert_3x3_to_sum_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "convert_3x3_to_sum_tb"
# Compile Configuration "TESTBENCH_FOR_convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/alu_TB.vhd
# Compile Entity "alu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Compile Configuration "TESTBENCH_FOR_alu"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/unary_to_binary_TB.vhd
# Compile Entity "unary_to_binary_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "unary_to_binary_tb"
# Compile Configuration "TESTBENCH_FOR_unary_to_binary"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/dot_product_TB.vhd
# Compile Entity "dot_product_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "dot_product_tb"
# Compile Configuration "TESTBENCH_FOR_dot_product"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+dot_product_tb dot_product_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5435 kB (elbread=427 elab2=4868 kernel=138 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\free\Desktop\term6\CAD\HW1\design\src\wave.asdb
#  1:43 PM, Thursday, March 30, 2023
#  Simulation has been initialized
run @10ns
# KERNEL: stopped at time: 10 ns
# add wave -noreg {/dot_product_tb/a}
# add wave -noreg {/dot_product_tb/b}
# add wave -noreg {/dot_product_tb/c}
# 3 object(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/free/Desktop/term6/CAD/HW1/design/src/wave.asdb'.
run @20ns
# KERNEL: stopped at time: 20 ns
run @30ns
# KERNEL: stopped at time: 30 ns
run @40ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
# Waveform file 'C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q4.awc' connected to 'C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q4.asdb'.
# Adding file C:\Users\free\Desktop\term6\CAD\HW1\design\src\Q4.asdb ... Done
# Adding file C:\Users\free\Desktop\term6\CAD\HW1\design\src\Q4.awc ... Done
asim -O5 +access +r +m+dot_product_tb dot_product_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
asim -O5 +access +r +m+dot_product_tb dot_product_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
acom -O3 -e 100 -work design -2002  $dsn/src/TestBench/dot_product_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/dot_product_TB.vhd
# Compile Entity "dot_product_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "dot_product_tb"
# Compile Configuration "TESTBENCH_FOR_dot_product"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5435 kB (elbread=427 elab2=4869 kernel=138 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\free\Desktop\term6\CAD\HW1\design\src\wave.asdb
#  1:45 PM, Thursday, March 30, 2023
#  Simulation has been initialized
run @10ns
# KERNEL: stopped at time: 10 ns
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work design -2002  $dsn/src/Q1.vhd $dsn/src/Q2.vhd $dsn/src/Q3.vhd $dsn/src/Q4.vhd $dsn/src/TestBench/convert_3x3_to_sum_TB.vhd $dsn/src/TestBench/alu_TB.vhd $dsn/src/TestBench/unary_to_binary_TB.vhd $dsn/src/TestBench/dot_product_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Package "array_3x3_pkg"
# Compile Entity "convert_3x3_to_sum"
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q2.vhd
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q3.vhd
# Compile Entity "unary_to_binary"
# Compile Architecture "arch" of Entity "unary_to_binary"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q4.vhd
# Compile Entity "dot_product"
# Compile Architecture "Behavioral" of Entity "dot_product"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/convert_3x3_to_sum_TB.vhd
# Compile Entity "convert_3x3_to_sum_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "convert_3x3_to_sum_tb"
# Compile Configuration "TESTBENCH_FOR_convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/alu_TB.vhd
# Compile Entity "alu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Compile Configuration "TESTBENCH_FOR_alu"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/unary_to_binary_TB.vhd
# Compile Entity "unary_to_binary_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "unary_to_binary_tb"
# Compile Configuration "TESTBENCH_FOR_unary_to_binary"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/dot_product_TB.vhd
# Compile Entity "dot_product_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "dot_product_tb"
# Compile Configuration "TESTBENCH_FOR_dot_product"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
asim -O5 +access +r +m+dot_product_tb dot_product_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5435 kB (elbread=427 elab2=4869 kernel=138 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\free\Desktop\term6\CAD\HW1\design\src\wave.asdb
#  1:45 PM, Thursday, March 30, 2023
#  Simulation has been initialized
run @10ns
# KERNEL: stopped at time: 10 ns
# add wave -noreg {/dot_product_tb/a}
# add wave -noreg {/dot_product_tb/b}
# add wave -noreg {/dot_product_tb/c}
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+dot_product_tb dot_product_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5435 kB (elbread=427 elab2=4869 kernel=138 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\free\Desktop\term6\CAD\HW1\design\src\wave.asdb
#  1:45 PM, Thursday, March 30, 2023
#  Simulation has been initialized
run @10ns
# KERNEL: stopped at time: 10 ns
run @20ns
# KERNEL: stopped at time: 20 ns
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work design -2002  $dsn/src/Q1.vhd $dsn/src/Q2.vhd $dsn/src/Q3.vhd $dsn/src/Q4.vhd $dsn/src/TestBench/convert_3x3_to_sum_TB.vhd $dsn/src/TestBench/alu_TB.vhd $dsn/src/TestBench/unary_to_binary_TB.vhd $dsn/src/TestBench/dot_product_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Package "array_3x3_pkg"
# Compile Entity "convert_3x3_to_sum"
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q2.vhd
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q3.vhd
# Compile Entity "unary_to_binary"
# Compile Architecture "arch" of Entity "unary_to_binary"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q4.vhd
# Compile Entity "dot_product"
# Compile Architecture "Behavioral" of Entity "dot_product"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/convert_3x3_to_sum_TB.vhd
# Compile Entity "convert_3x3_to_sum_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "convert_3x3_to_sum_tb"
# Compile Configuration "TESTBENCH_FOR_convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/alu_TB.vhd
# Compile Entity "alu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Compile Configuration "TESTBENCH_FOR_alu"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/unary_to_binary_TB.vhd
# Compile Entity "unary_to_binary_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "unary_to_binary_tb"
# Compile Configuration "TESTBENCH_FOR_unary_to_binary"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/dot_product_TB.vhd
# Compile Entity "dot_product_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "dot_product_tb"
# Compile Configuration "TESTBENCH_FOR_dot_product"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# Waveform file 'C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q4.awc' connected to 'C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q4.asdb'.
asim -O5 +access +r +m+dot_product_tb dot_product_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5435 kB (elbread=427 elab2=4869 kernel=138 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\free\Desktop\term6\CAD\HW1\design\src\wave.asdb
#  1:46 PM, Thursday, March 30, 2023
#  Simulation has been initialized
run @10ns
# KERNEL: stopped at time: 10 ns
run @20ns
# KERNEL: stopped at time: 20 ns
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+dot_product_tb dot_product_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5435 kB (elbread=427 elab2=4869 kernel=138 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\free\Desktop\term6\CAD\HW1\design\src\wave.asdb
#  1:46 PM, Thursday, March 30, 2023
#  Simulation has been initialized
run
# EXECUTION:: ERROR  : Test failed for input combination: 11111111, 11111111
# EXECUTION:: Time: 40 ns,  Iteration: 0,  Instance: /dot_product_tb,  Process: stimulus.
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work design -2002  $dsn/src/Q1.vhd $dsn/src/Q2.vhd $dsn/src/Q3.vhd $dsn/src/Q4.vhd $dsn/src/TestBench/convert_3x3_to_sum_TB.vhd $dsn/src/TestBench/alu_TB.vhd $dsn/src/TestBench/unary_to_binary_TB.vhd $dsn/src/TestBench/dot_product_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Package "array_3x3_pkg"
# Compile Entity "convert_3x3_to_sum"
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q2.vhd
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q3.vhd
# Compile Entity "unary_to_binary"
# Compile Architecture "arch" of Entity "unary_to_binary"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q4.vhd
# Compile Entity "dot_product"
# Compile Architecture "Behavioral" of Entity "dot_product"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/convert_3x3_to_sum_TB.vhd
# Compile Entity "convert_3x3_to_sum_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "convert_3x3_to_sum_tb"
# Compile Configuration "TESTBENCH_FOR_convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/alu_TB.vhd
# Compile Entity "alu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Compile Configuration "TESTBENCH_FOR_alu"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/unary_to_binary_TB.vhd
# Compile Entity "unary_to_binary_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "unary_to_binary_tb"
# Compile Configuration "TESTBENCH_FOR_unary_to_binary"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/dot_product_TB.vhd
# Compile Entity "dot_product_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "dot_product_tb"
# Compile Configuration "TESTBENCH_FOR_dot_product"
# Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]
acom -O3 -e 100 -work design -2002  $dsn/src/Q5.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q5.vhd
# Compile Entity "complex"
# Compile Architecture "Behavioral" of Entity "complex"
# Error: COMP96_0015: Q5.vhd : (28, 5): '<=' expected.
# Error: COMP96_0019: Q5.vhd : (28, 53): Keyword 'end' expected.
# Error: COMP96_0015: Q5.vhd : (32, 6): ';' expected.
# Error: COMP96_0016: Q5.vhd : (32, 13): Design unit declaration expected.
# Compile failure 4 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work design -2002  $dsn/src/Q5.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q5.vhd
# Compile Entity "complex"
# Compile Architecture "Behavioral" of Entity "complex"
# Warning: COMP96_0367: Q5.vhd : (36, 25): Improper array length (16). Expected length is 8.
# Warning: COMP96_0367: Q5.vhd : (37, 16): Improper array length (16). Expected length is 8.
# Compile success 0 Errors 2 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work design -2002  $dsn/src/Q1.vhd $dsn/src/Q2.vhd $dsn/src/Q3.vhd $dsn/src/Q4.vhd $dsn/src/Q5.vhd $dsn/src/TestBench/convert_3x3_to_sum_TB.vhd $dsn/src/TestBench/alu_TB.vhd $dsn/src/TestBench/unary_to_binary_TB.vhd $dsn/src/TestBench/dot_product_TB.vhd $dsn/src/TestBench/complex_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Package "array_3x3_pkg"
# Compile Entity "convert_3x3_to_sum"
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q2.vhd
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q3.vhd
# Compile Entity "unary_to_binary"
# Compile Architecture "arch" of Entity "unary_to_binary"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q4.vhd
# Compile Entity "dot_product"
# Compile Architecture "Behavioral" of Entity "dot_product"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q5.vhd
# Compile Package "complex_package"
# Compile Entity "complex"
# Compile Architecture "Behavioral" of Entity "complex"
# Error: COMP96_0753: Q5.vhd : (33, 39): Cannot find the "+" operator with operands denoted with the "[STD_LOGIC_VECTOR, STD_LOGIC_VECTOR]" signature.
# Error: COMP96_0077: Q5.vhd : (33, 30): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# Error: COMP96_0753: Q5.vhd : (34, 30): Cannot find the "+" operator with operands denoted with the "[STD_LOGIC_VECTOR, STD_LOGIC_VECTOR]" signature.
# Error: COMP96_0077: Q5.vhd : (34, 21): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# Error: COMP96_0753: Q5.vhd : (35, 39): Cannot find the "-" operator with operands denoted with the "[STD_LOGIC_VECTOR, STD_LOGIC_VECTOR]" signature.
# Error: COMP96_0077: Q5.vhd : (35, 30): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# Error: COMP96_0753: Q5.vhd : (36, 30): Cannot find the "-" operator with operands denoted with the "[STD_LOGIC_VECTOR, STD_LOGIC_VECTOR]" signature.
# Error: COMP96_0077: Q5.vhd : (36, 21): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# Error: COMP96_0753: Q5.vhd : (37, 39): Cannot find the "*" operator with operands denoted with the "[STD_LOGIC_VECTOR, STD_LOGIC_VECTOR]" signature.
# Error: COMP96_0077: Q5.vhd : (37, 30): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# Error: COMP96_0753: Q5.vhd : (38, 30): Cannot find the "*" operator with operands denoted with the "[STD_LOGIC_VECTOR, STD_LOGIC_VECTOR]" signature.
# Error: COMP96_0077: Q5.vhd : (38, 21): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/convert_3x3_to_sum_TB.vhd
# Compile Entity "convert_3x3_to_sum_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "convert_3x3_to_sum_tb"
# Compile Configuration "TESTBENCH_FOR_convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/alu_TB.vhd
# Compile Entity "alu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Compile Configuration "TESTBENCH_FOR_alu"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/unary_to_binary_TB.vhd
# Compile Entity "unary_to_binary_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "unary_to_binary_tb"
# Compile Configuration "TESTBENCH_FOR_unary_to_binary"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/dot_product_TB.vhd
# Compile Entity "dot_product_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "dot_product_tb"
# Compile Configuration "TESTBENCH_FOR_dot_product"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/complex_TB.vhd
# Compile Entity "complex_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "complex_tb"
# Error: COMP96_0019: TestBench/complex_TB.vhd : (61, 5): Keyword 'process' expected.
# Error: COMP96_0019: TestBench/complex_TB.vhd : (63, 1): Keyword 'end' expected.
# Error: COMP96_0016: TestBench/complex_TB.vhd : (63, 15): Design unit declaration expected.
# Error: COMP96_0018: TestBench/complex_TB.vhd : (66, 8): Identifier expected.
# Error: COMP96_0016: TestBench/complex_TB.vhd : (66, 15): Design unit declaration expected.
# Compile failure 17 Errors 0 Warnings  Analysis time :  0.3 [s]
acom -O3 -e 100 -work design -2002  $dsn/src/Q5.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q5.vhd
# Compile Package "complex_package"
# Compile Entity "complex"
# Compile Architecture "Behavioral" of Entity "complex"
# Error: COMP96_0753: Q5.vhd : (33, 39): Cannot find the "+" operator with operands denoted with the "[STD_LOGIC_VECTOR, STD_LOGIC_VECTOR]" signature.
# Error: COMP96_0077: Q5.vhd : (33, 30): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# Error: COMP96_0753: Q5.vhd : (34, 30): Cannot find the "+" operator with operands denoted with the "[STD_LOGIC_VECTOR, STD_LOGIC_VECTOR]" signature.
# Error: COMP96_0077: Q5.vhd : (34, 21): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# Error: COMP96_0753: Q5.vhd : (35, 39): Cannot find the "-" operator with operands denoted with the "[STD_LOGIC_VECTOR, STD_LOGIC_VECTOR]" signature.
# Error: COMP96_0077: Q5.vhd : (35, 30): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# Error: COMP96_0753: Q5.vhd : (36, 30): Cannot find the "-" operator with operands denoted with the "[STD_LOGIC_VECTOR, STD_LOGIC_VECTOR]" signature.
# Error: COMP96_0077: Q5.vhd : (36, 21): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# Error: COMP96_0753: Q5.vhd : (37, 39): Cannot find the "*" operator with operands denoted with the "[STD_LOGIC_VECTOR, STD_LOGIC_VECTOR]" signature.
# Error: COMP96_0077: Q5.vhd : (37, 30): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# Error: COMP96_0753: Q5.vhd : (38, 30): Cannot find the "*" operator with operands denoted with the "[STD_LOGIC_VECTOR, STD_LOGIC_VECTOR]" signature.
# Error: COMP96_0077: Q5.vhd : (38, 21): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# Compile failure 12 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work design -2002  $dsn/src/Q5.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q5.vhd
# Compile Package "complex_package"
# Compile Entity "complex"
# Compile Architecture "Behavioral" of Entity "complex"
# Warning: COMP96_0367: Q5.vhd : (33, 30): Improper array length (16). Expected length is 8.
# Warning: COMP96_0367: Q5.vhd : (34, 21): Improper array length (16). Expected length is 8.
# Compile success 0 Errors 2 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work design -2002  $dsn/src/Q5.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q5.vhd
# Compile Package "complex_package"
# Compile Entity "complex"
# Compile Architecture "Behavioral" of Entity "complex"
# Warning: COMP96_0367: Q5.vhd : (33, 30): Improper array length (16). Expected length is 8.
# Warning: COMP96_0367: Q5.vhd : (34, 21): Improper array length (16). Expected length is 8.
# Compile success 0 Errors 2 Warnings  Analysis time :  32.0 [ms]
# Error: ALINT-PRO executable not found. Define the path to the ALINT-PRO installation directory in ALINT-PRO category of the Preferences dialog box.
acom -O3 -e 100 -work design -2002  $dsn/src/Q1.vhd $dsn/src/Q2.vhd $dsn/src/Q3.vhd $dsn/src/Q4.vhd $dsn/src/Q5.vhd $dsn/src/TestBench/convert_3x3_to_sum_TB.vhd $dsn/src/TestBench/alu_TB.vhd $dsn/src/TestBench/unary_to_binary_TB.vhd $dsn/src/TestBench/dot_product_TB.vhd $dsn/src/TestBench/complex_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Package "array_3x3_pkg"
# Compile Entity "convert_3x3_to_sum"
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q2.vhd
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q3.vhd
# Compile Entity "unary_to_binary"
# Compile Architecture "arch" of Entity "unary_to_binary"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q4.vhd
# Compile Entity "dot_product"
# Compile Architecture "Behavioral" of Entity "dot_product"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q5.vhd
# Compile Package "complex_package"
# Compile Entity "complex"
# Compile Architecture "Behavioral" of Entity "complex"
# Warning: COMP96_0367: Q5.vhd : (33, 30): Improper array length (16). Expected length is 8.
# Warning: COMP96_0367: Q5.vhd : (34, 21): Improper array length (16). Expected length is 8.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/convert_3x3_to_sum_TB.vhd
# Compile Entity "convert_3x3_to_sum_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "convert_3x3_to_sum_tb"
# Compile Configuration "TESTBENCH_FOR_convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/alu_TB.vhd
# Compile Entity "alu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Compile Configuration "TESTBENCH_FOR_alu"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/unary_to_binary_TB.vhd
# Compile Entity "unary_to_binary_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "unary_to_binary_tb"
# Compile Configuration "TESTBENCH_FOR_unary_to_binary"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/dot_product_TB.vhd
# Compile Entity "dot_product_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "dot_product_tb"
# Compile Configuration "TESTBENCH_FOR_dot_product"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/complex_TB.vhd
# Compile Entity "complex_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "complex_tb"
# Error: COMP96_0304: TestBench/complex_TB.vhd : (13, 13): Bad type name. Type conflict in "complex" literal.
# Error: COMP96_0304: TestBench/complex_TB.vhd : (14, 13): Bad type name. Type conflict in "complex" literal.
# Error: COMP96_0078: TestBench/complex_TB.vhd : (15, 18): Unknown identifier "STD_LOGIC_VECTOR".
# Error: COMP96_0064: TestBench/complex_TB.vhd : (15, 18): Unknown type.
# Error: COMP96_0304: TestBench/complex_TB.vhd : (16, 16): Bad type name. Type conflict in "complex" literal.
# Error: COMP96_0304: TestBench/complex_TB.vhd : (20, 16): Bad type name. Type conflict in "complex" literal.
# Error: COMP96_0304: TestBench/complex_TB.vhd : (21, 16): Bad type name. Type conflict in "complex" literal.
# Error: COMP96_0078: TestBench/complex_TB.vhd : (22, 21): Unknown identifier "STD_LOGIC_VECTOR".
# Error: COMP96_0064: TestBench/complex_TB.vhd : (22, 21): Unknown type.
# Error: COMP96_0304: TestBench/complex_TB.vhd : (24, 18): Bad type name. Type conflict in "complex" literal.
# Error: COMP96_0333: TestBench/complex_TB.vhd : (35, 4): Formal must be locally static name.
# Compile Configuration "TESTBENCH_FOR_complex"
# Error: COMP96_0209: TestBench/complex_TB.vhd : (44, 6): Unknown architecture name used in configuration declaration.
# Compile failure 12 Errors 2 Warnings  Analysis time :  0.2 [s]
acom -O3 -e 100 -work design -2002  $dsn/src/Q5.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q5.vhd
# Compile Package "complex_package"
# Compile Entity "complex"
# Compile Architecture "Behavioral" of Entity "complex"
# Warning: COMP96_0367: Q5.vhd : (33, 30): Improper array length (16). Expected length is 8.
# Warning: COMP96_0367: Q5.vhd : (34, 21): Improper array length (16). Expected length is 8.
# Compile success 0 Errors 2 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work design -2002  $dsn/src/Q1.vhd $dsn/src/Q2.vhd $dsn/src/Q3.vhd $dsn/src/Q4.vhd $dsn/src/Q5.vhd $dsn/src/TestBench/convert_3x3_to_sum_TB.vhd $dsn/src/TestBench/alu_TB.vhd $dsn/src/TestBench/unary_to_binary_TB.vhd $dsn/src/TestBench/dot_product_TB.vhd $dsn/src/TestBench/complex_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Package "array_3x3_pkg"
# Compile Entity "convert_3x3_to_sum"
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q2.vhd
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q3.vhd
# Compile Entity "unary_to_binary"
# Compile Architecture "arch" of Entity "unary_to_binary"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q4.vhd
# Compile Entity "dot_product"
# Compile Architecture "Behavioral" of Entity "dot_product"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q5.vhd
# Compile Package "complex_package"
# Compile Entity "complex"
# Compile Architecture "Behavioral" of Entity "complex"
# Warning: COMP96_0367: Q5.vhd : (33, 30): Improper array length (16). Expected length is 8.
# Warning: COMP96_0367: Q5.vhd : (34, 21): Improper array length (16). Expected length is 8.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/convert_3x3_to_sum_TB.vhd
# Compile Entity "convert_3x3_to_sum_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "convert_3x3_to_sum_tb"
# Compile Configuration "TESTBENCH_FOR_convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/alu_TB.vhd
# Compile Entity "alu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Compile Configuration "TESTBENCH_FOR_alu"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/unary_to_binary_TB.vhd
# Compile Entity "unary_to_binary_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "unary_to_binary_tb"
# Compile Configuration "TESTBENCH_FOR_unary_to_binary"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/dot_product_TB.vhd
# Compile Entity "dot_product_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "dot_product_tb"
# Compile Configuration "TESTBENCH_FOR_dot_product"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/complex_TB.vhd
# Compile Entity "complex_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "complex_tb"
# Error: COMP96_0304: TestBench/complex_TB.vhd : (13, 13): Bad type name. Type conflict in "complex" literal.
# Error: COMP96_0304: TestBench/complex_TB.vhd : (14, 13): Bad type name. Type conflict in "complex" literal.
# Error: COMP96_0078: TestBench/complex_TB.vhd : (15, 18): Unknown identifier "STD_LOGIC_VECTOR".
# Error: COMP96_0064: TestBench/complex_TB.vhd : (15, 18): Unknown type.
# Error: COMP96_0304: TestBench/complex_TB.vhd : (16, 16): Bad type name. Type conflict in "complex" literal.
# Error: COMP96_0304: TestBench/complex_TB.vhd : (20, 16): Bad type name. Type conflict in "complex" literal.
# Error: COMP96_0304: TestBench/complex_TB.vhd : (21, 16): Bad type name. Type conflict in "complex" literal.
# Error: COMP96_0078: TestBench/complex_TB.vhd : (22, 21): Unknown identifier "STD_LOGIC_VECTOR".
# Error: COMP96_0064: TestBench/complex_TB.vhd : (22, 21): Unknown type.
# Error: COMP96_0304: TestBench/complex_TB.vhd : (24, 18): Bad type name. Type conflict in "complex" literal.
# Error: COMP96_0333: TestBench/complex_TB.vhd : (35, 4): Formal must be locally static name.
# Error: COMP96_0077: TestBench/complex_TB.vhd : (45, 12): Undefined type of expression. Expected type 'SIGNED'.
# Error: COMP96_0079: TestBench/complex_TB.vhd : (45, 11): Invalid aggregate.
# Error: COMP96_0077: TestBench/complex_TB.vhd : (45, 11): Undefined type of expression. Expected type 'complex'.
# Error: COMP96_0077: TestBench/complex_TB.vhd : (46, 12): Undefined type of expression. Expected type 'SIGNED'.
# Error: COMP96_0079: TestBench/complex_TB.vhd : (46, 11): Invalid aggregate.
# Error: COMP96_0077: TestBench/complex_TB.vhd : (46, 11): Undefined type of expression. Expected type 'complex'.
# Error: COMP96_0077: TestBench/complex_TB.vhd : (49, 10): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0077: TestBench/complex_TB.vhd : (51, 12): Undefined type of expression. Expected type 'SIGNED'.
# Error: COMP96_0079: TestBench/complex_TB.vhd : (51, 11): Invalid aggregate.
# Error: COMP96_0077: TestBench/complex_TB.vhd : (51, 11): Undefined type of expression. Expected type 'complex'.
# Error: COMP96_0077: TestBench/complex_TB.vhd : (52, 12): Undefined type of expression. Expected type 'SIGNED'.
# Error: COMP96_0079: TestBench/complex_TB.vhd : (52, 11): Invalid aggregate.
# Error: COMP96_0077: TestBench/complex_TB.vhd : (52, 11): Undefined type of expression. Expected type 'complex'.
# Error: COMP96_0077: TestBench/complex_TB.vhd : (55, 10): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0077: TestBench/complex_TB.vhd : (57, 12): Undefined type of expression. Expected type 'SIGNED'.
# Error: COMP96_0079: TestBench/complex_TB.vhd : (57, 11): Invalid aggregate.
# Error: COMP96_0077: TestBench/complex_TB.vhd : (57, 11): Undefined type of expression. Expected type 'complex'.
# Error: COMP96_0077: TestBench/complex_TB.vhd : (58, 12): Undefined type of expression. Expected type 'SIGNED'.
# Error: COMP96_0079: TestBench/complex_TB.vhd : (58, 11): Invalid aggregate.
# Error: COMP96_0077: TestBench/complex_TB.vhd : (58, 11): Undefined type of expression. Expected type 'complex'.
# Error: COMP96_0077: TestBench/complex_TB.vhd : (61, 10): Undefined type of expression. Expected type 'BOOLEAN'.
# Compile Configuration "TESTBENCH_FOR_complex"
# Error: COMP96_0209: TestBench/complex_TB.vhd : (68, 6): Unknown architecture name used in configuration declaration.
# Compile failure 33 Errors 2 Warnings  Analysis time :  0.2 [s]
acom -O3 -e 100 -work design -2002  $dsn/src/Q1.vhd $dsn/src/Q2.vhd $dsn/src/Q3.vhd $dsn/src/Q4.vhd $dsn/src/Q5.vhd $dsn/src/TestBench/convert_3x3_to_sum_TB.vhd $dsn/src/TestBench/alu_TB.vhd $dsn/src/TestBench/unary_to_binary_TB.vhd $dsn/src/TestBench/dot_product_TB.vhd $dsn/src/TestBench/complex_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Package "array_3x3_pkg"
# Compile Entity "convert_3x3_to_sum"
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q2.vhd
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q3.vhd
# Compile Entity "unary_to_binary"
# Compile Architecture "arch" of Entity "unary_to_binary"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q4.vhd
# Compile Entity "dot_product"
# Compile Architecture "Behavioral" of Entity "dot_product"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q5.vhd
# Compile Package "complex_package"
# Compile Entity "complex"
# Compile Architecture "Behavioral" of Entity "complex"
# Warning: COMP96_0367: Q5.vhd : (33, 30): Improper array length (16). Expected length is 8.
# Warning: COMP96_0367: Q5.vhd : (34, 21): Improper array length (16). Expected length is 8.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/convert_3x3_to_sum_TB.vhd
# Compile Entity "convert_3x3_to_sum_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "convert_3x3_to_sum_tb"
# Compile Configuration "TESTBENCH_FOR_convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/alu_TB.vhd
# Compile Entity "alu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Compile Configuration "TESTBENCH_FOR_alu"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/unary_to_binary_TB.vhd
# Compile Entity "unary_to_binary_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "unary_to_binary_tb"
# Compile Configuration "TESTBENCH_FOR_unary_to_binary"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/dot_product_TB.vhd
# Compile Entity "dot_product_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "dot_product_tb"
# Compile Configuration "TESTBENCH_FOR_dot_product"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/complex_TB.vhd
# Compile Entity "complex_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "complex_tb"
# Error: COMP96_0304: TestBench/complex_TB.vhd : (13, 13): Bad type name. Type conflict in "complex" literal.
# Error: COMP96_0304: TestBench/complex_TB.vhd : (14, 13): Bad type name. Type conflict in "complex" literal.
# Error: COMP96_0078: TestBench/complex_TB.vhd : (15, 18): Unknown identifier "STD_LOGIC_VECTOR".
# Error: COMP96_0064: TestBench/complex_TB.vhd : (15, 18): Unknown type.
# Error: COMP96_0304: TestBench/complex_TB.vhd : (16, 16): Bad type name. Type conflict in "complex" literal.
# Error: COMP96_0304: TestBench/complex_TB.vhd : (20, 16): Bad type name. Type conflict in "complex" literal.
# Error: COMP96_0304: TestBench/complex_TB.vhd : (21, 16): Bad type name. Type conflict in "complex" literal.
# Error: COMP96_0078: TestBench/complex_TB.vhd : (22, 21): Unknown identifier "STD_LOGIC_VECTOR".
# Error: COMP96_0064: TestBench/complex_TB.vhd : (22, 21): Unknown type.
# Error: COMP96_0304: TestBench/complex_TB.vhd : (24, 18): Bad type name. Type conflict in "complex" literal.
# Error: COMP96_0333: TestBench/complex_TB.vhd : (35, 4): Formal must be locally static name.
# Error: COMP96_0077: TestBench/complex_TB.vhd : (44, 12): Undefined type of expression. Expected type 'SIGNED'.
# Error: COMP96_0079: TestBench/complex_TB.vhd : (44, 11): Invalid aggregate.
# Error: COMP96_0077: TestBench/complex_TB.vhd : (44, 11): Undefined type of expression. Expected type 'complex'.
# Error: COMP96_0077: TestBench/complex_TB.vhd : (45, 12): Undefined type of expression. Expected type 'SIGNED'.
# Error: COMP96_0079: TestBench/complex_TB.vhd : (45, 11): Invalid aggregate.
# Error: COMP96_0077: TestBench/complex_TB.vhd : (45, 11): Undefined type of expression. Expected type 'complex'.
# Error: COMP96_0077: TestBench/complex_TB.vhd : (48, 10): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0077: TestBench/complex_TB.vhd : (50, 12): Undefined type of expression. Expected type 'SIGNED'.
# Error: COMP96_0079: TestBench/complex_TB.vhd : (50, 11): Invalid aggregate.
# Error: COMP96_0077: TestBench/complex_TB.vhd : (50, 11): Undefined type of expression. Expected type 'complex'.
# Error: COMP96_0077: TestBench/complex_TB.vhd : (51, 12): Undefined type of expression. Expected type 'SIGNED'.
# Error: COMP96_0079: TestBench/complex_TB.vhd : (51, 11): Invalid aggregate.
# Error: COMP96_0077: TestBench/complex_TB.vhd : (51, 11): Undefined type of expression. Expected type 'complex'.
# Error: COMP96_0077: TestBench/complex_TB.vhd : (54, 10): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0077: TestBench/complex_TB.vhd : (56, 12): Undefined type of expression. Expected type 'SIGNED'.
# Error: COMP96_0079: TestBench/complex_TB.vhd : (56, 11): Invalid aggregate.
# Error: COMP96_0077: TestBench/complex_TB.vhd : (56, 11): Undefined type of expression. Expected type 'complex'.
# Error: COMP96_0077: TestBench/complex_TB.vhd : (57, 12): Undefined type of expression. Expected type 'SIGNED'.
# Error: COMP96_0079: TestBench/complex_TB.vhd : (57, 11): Invalid aggregate.
# Error: COMP96_0077: TestBench/complex_TB.vhd : (57, 11): Undefined type of expression. Expected type 'complex'.
# Error: COMP96_0077: TestBench/complex_TB.vhd : (60, 10): Undefined type of expression. Expected type 'BOOLEAN'.
# Compile Configuration "TESTBENCH_FOR_complex"
# Error: COMP96_0209: TestBench/complex_TB.vhd : (67, 6): Unknown architecture name used in configuration declaration.
# Compile failure 33 Errors 2 Warnings  Analysis time :  0.2 [s]
acom -O3 -e 100 -work design -2002  $dsn/src/Q5.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q5.vhd
# Compile Package "complex_package"
# Compile Entity "complex"
# Compile Architecture "Behavioral" of Entity "complex"
# Warning: COMP96_0367: Q5.vhd : (33, 30): Improper array length (16). Expected length is 8.
# Warning: COMP96_0367: Q5.vhd : (34, 21): Improper array length (16). Expected length is 8.
# Compile success 0 Errors 2 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work design -2002  $dsn/src/TestBench/complex_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/complex_TB.vhd
# Compile Entity "complex_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "complex_tb"
# Error: COMP96_0304: TestBench/complex_TB.vhd : (13, 13): Bad type name. Type conflict in "complex" literal.
# Error: COMP96_0304: TestBench/complex_TB.vhd : (14, 13): Bad type name. Type conflict in "complex" literal.
# Error: COMP96_0078: TestBench/complex_TB.vhd : (15, 18): Unknown identifier "STD_LOGIC_VECTOR".
# Error: COMP96_0064: TestBench/complex_TB.vhd : (15, 18): Unknown type.
# Error: COMP96_0304: TestBench/complex_TB.vhd : (16, 16): Bad type name. Type conflict in "complex" literal.
# Error: COMP96_0304: TestBench/complex_TB.vhd : (20, 16): Bad type name. Type conflict in "complex" literal.
# Error: COMP96_0304: TestBench/complex_TB.vhd : (21, 16): Bad type name. Type conflict in "complex" literal.
# Error: COMP96_0078: TestBench/complex_TB.vhd : (22, 21): Unknown identifier "STD_LOGIC_VECTOR".
# Error: COMP96_0064: TestBench/complex_TB.vhd : (22, 21): Unknown type.
# Error: COMP96_0304: TestBench/complex_TB.vhd : (24, 18): Bad type name. Type conflict in "complex" literal.
# Error: COMP96_0333: TestBench/complex_TB.vhd : (35, 4): Formal must be locally static name.
# Error: COMP96_0077: TestBench/complex_TB.vhd : (44, 12): Undefined type of expression. Expected type 'SIGNED'.
# Error: COMP96_0079: TestBench/complex_TB.vhd : (44, 11): Invalid aggregate.
# Error: COMP96_0077: TestBench/complex_TB.vhd : (44, 11): Undefined type of expression. Expected type 'complex'.
# Error: COMP96_0077: TestBench/complex_TB.vhd : (45, 12): Undefined type of expression. Expected type 'SIGNED'.
# Error: COMP96_0079: TestBench/complex_TB.vhd : (45, 11): Invalid aggregate.
# Error: COMP96_0077: TestBench/complex_TB.vhd : (45, 11): Undefined type of expression. Expected type 'complex'.
# Error: COMP96_0077: TestBench/complex_TB.vhd : (48, 10): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0077: TestBench/complex_TB.vhd : (50, 12): Undefined type of expression. Expected type 'SIGNED'.
# Error: COMP96_0079: TestBench/complex_TB.vhd : (50, 11): Invalid aggregate.
# Error: COMP96_0077: TestBench/complex_TB.vhd : (50, 11): Undefined type of expression. Expected type 'complex'.
# Error: COMP96_0077: TestBench/complex_TB.vhd : (51, 12): Undefined type of expression. Expected type 'SIGNED'.
# Error: COMP96_0079: TestBench/complex_TB.vhd : (51, 11): Invalid aggregate.
# Error: COMP96_0077: TestBench/complex_TB.vhd : (51, 11): Undefined type of expression. Expected type 'complex'.
# Error: COMP96_0077: TestBench/complex_TB.vhd : (54, 10): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0077: TestBench/complex_TB.vhd : (56, 12): Undefined type of expression. Expected type 'SIGNED'.
# Error: COMP96_0079: TestBench/complex_TB.vhd : (56, 11): Invalid aggregate.
# Error: COMP96_0077: TestBench/complex_TB.vhd : (56, 11): Undefined type of expression. Expected type 'complex'.
# Error: COMP96_0077: TestBench/complex_TB.vhd : (57, 12): Undefined type of expression. Expected type 'SIGNED'.
# Error: COMP96_0079: TestBench/complex_TB.vhd : (57, 11): Invalid aggregate.
# Error: COMP96_0077: TestBench/complex_TB.vhd : (57, 11): Undefined type of expression. Expected type 'complex'.
# Error: COMP96_0077: TestBench/complex_TB.vhd : (60, 10): Undefined type of expression. Expected type 'BOOLEAN'.
# Compile Configuration "TESTBENCH_FOR_complex"
# Error: COMP96_0209: TestBench/complex_TB.vhd : (67, 6): Unknown architecture name used in configuration declaration.
# Compile failure 33 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work design -2002  $dsn/src/Q5.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q5.vhd
# Compile Package "complex_package"
# Error: COMP96_0015: Q5.vhd : (11, 29): ';' expected.
# Error: COMP96_0015: Q5.vhd : (12, 6): ';' expected.
# Error: COMP96_0016: Q5.vhd : (12, 12): Design unit declaration expected.
# Compile Entity "complex"
# Compile Architecture "Behavioral" of Entity "complex"
# Warning: COMP96_0367: Q5.vhd : (33, 30): Improper array length (16). Expected length is 8.
# Warning: COMP96_0367: Q5.vhd : (34, 21): Improper array length (16). Expected length is 8.
# Compile failure 3 Errors 2 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work design -2002  $dsn/src/Q5.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q5.vhd
# Compile Package "complex_package"
# Compile Entity "complex"
# Compile Architecture "Behavioral" of Entity "complex"
# Warning: COMP96_0367: Q5.vhd : (33, 30): Improper array length (16). Expected length is 8.
# Warning: COMP96_0367: Q5.vhd : (34, 21): Improper array length (16). Expected length is 8.
# Compile success 0 Errors 2 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work design -2002  $dsn/src/Q5.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q5.vhd
# Compile Package "complex_package"
# Compile Entity "complex"
# Compile Architecture "Behavioral" of Entity "complex"
# Warning: COMP96_0367: Q5.vhd : (33, 30): Improper array length (16). Expected length is 8.
# Warning: COMP96_0367: Q5.vhd : (34, 21): Improper array length (16). Expected length is 8.
# Compile success 0 Errors 2 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work design -2002  $dsn/src/TestBench/complex_TB2.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/complex_TB2.vhd
# Compile Entity "complex_tb2"
# Compile Architecture "TB_ARCHITECTURE" of Entity "complex_tb2"
# Error: COMP96_0304: TestBench/complex_TB2.vhd : (13, 13): Bad type name. Type conflict in "complex" literal.
# Error: COMP96_0304: TestBench/complex_TB2.vhd : (14, 13): Bad type name. Type conflict in "complex" literal.
# Error: COMP96_0078: TestBench/complex_TB2.vhd : (15, 18): Unknown identifier "STD_LOGIC_VECTOR".
# Error: COMP96_0064: TestBench/complex_TB2.vhd : (15, 18): Unknown type.
# Error: COMP96_0304: TestBench/complex_TB2.vhd : (16, 16): Bad type name. Type conflict in "complex" literal.
# Error: COMP96_0304: TestBench/complex_TB2.vhd : (20, 16): Bad type name. Type conflict in "complex" literal.
# Error: COMP96_0304: TestBench/complex_TB2.vhd : (21, 16): Bad type name. Type conflict in "complex" literal.
# Error: COMP96_0078: TestBench/complex_TB2.vhd : (22, 21): Unknown identifier "STD_LOGIC_VECTOR".
# Error: COMP96_0064: TestBench/complex_TB2.vhd : (22, 21): Unknown type.
# Error: COMP96_0304: TestBench/complex_TB2.vhd : (24, 18): Bad type name. Type conflict in "complex" literal.
# Error: COMP96_0333: TestBench/complex_TB2.vhd : (35, 4): Formal must be locally static name.
# Error: COMP96_0077: TestBench/complex_TB2.vhd : (45, 12): Undefined type of expression. Expected type 'SIGNED'.
# Error: COMP96_0079: TestBench/complex_TB2.vhd : (45, 11): Invalid aggregate.
# Error: COMP96_0077: TestBench/complex_TB2.vhd : (45, 11): Undefined type of expression. Expected type 'complex'.
# Error: COMP96_0077: TestBench/complex_TB2.vhd : (46, 12): Undefined type of expression. Expected type 'SIGNED'.
# Error: COMP96_0079: TestBench/complex_TB2.vhd : (46, 11): Invalid aggregate.
# Error: COMP96_0077: TestBench/complex_TB2.vhd : (46, 11): Undefined type of expression. Expected type 'complex'.
# Error: COMP96_0077: TestBench/complex_TB2.vhd : (49, 10): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0077: TestBench/complex_TB2.vhd : (51, 12): Undefined type of expression. Expected type 'SIGNED'.
# Error: COMP96_0079: TestBench/complex_TB2.vhd : (51, 11): Invalid aggregate.
# Error: COMP96_0077: TestBench/complex_TB2.vhd : (51, 11): Undefined type of expression. Expected type 'complex'.
# Error: COMP96_0077: TestBench/complex_TB2.vhd : (52, 12): Undefined type of expression. Expected type 'SIGNED'.
# Error: COMP96_0079: TestBench/complex_TB2.vhd : (52, 11): Invalid aggregate.
# Error: COMP96_0077: TestBench/complex_TB2.vhd : (52, 11): Undefined type of expression. Expected type 'complex'.
# Error: COMP96_0077: TestBench/complex_TB2.vhd : (55, 10): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0077: TestBench/complex_TB2.vhd : (57, 12): Undefined type of expression. Expected type 'SIGNED'.
# Error: COMP96_0079: TestBench/complex_TB2.vhd : (57, 11): Invalid aggregate.
# Error: COMP96_0077: TestBench/complex_TB2.vhd : (57, 11): Undefined type of expression. Expected type 'complex'.
# Error: COMP96_0077: TestBench/complex_TB2.vhd : (58, 12): Undefined type of expression. Expected type 'SIGNED'.
# Error: COMP96_0079: TestBench/complex_TB2.vhd : (58, 11): Invalid aggregate.
# Error: COMP96_0077: TestBench/complex_TB2.vhd : (58, 11): Undefined type of expression. Expected type 'complex'.
# Error: COMP96_0077: TestBench/complex_TB2.vhd : (61, 10): Undefined type of expression. Expected type 'BOOLEAN'.
# Compile Configuration "TESTBENCH_FOR_complex"
# Error: COMP96_0209: TestBench/complex_TB2.vhd : (68, 6): Unknown architecture name used in configuration declaration.
# Compile failure 33 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work design -2002  $dsn/src/Q5.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q5.vhd
# Compile Package "complex_package"
# Compile Entity "complex_entity"
# Error: COMP96_0078: Q5.vhd : (24, 15): Unknown identifier "complex".
# Error: COMP96_0064: Q5.vhd : (24, 15): Unknown type.
# Compile Architecture "Behavioral" of Entity "complex_entity"
# Error: COMP96_0056: Q5.vhd : (28, 1): Cannot find referenced entity declaration "complex_entity".
# Compile failure 3 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work design -2002  $dsn/src/Q5.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q5.vhd
# Compile Package "complex_package"
# Compile Entity "complex_entity"
# Compile Architecture "Behavioral" of Entity "complex_entity"
# Warning: COMP96_0367: Q5.vhd : (33, 30): Improper array length (16). Expected length is 8.
# Warning: COMP96_0367: Q5.vhd : (34, 21): Improper array length (16). Expected length is 8.
# Compile success 0 Errors 2 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work design -2002  $dsn/src/TestBench/complex_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/complex_TB.vhd
# Compile Entity "complex_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "complex_tb"
# Error: COMP96_0019: TestBench/complex_TB.vhd : (28, 2): Keyword 'begin' expected.
# Error: COMP96_0016: TestBench/complex_TB.vhd : (29, 2): Design unit declaration expected.
# Compile Configuration "TESTBENCH_FOR_complex"
# Error: COMP96_0209: TestBench/complex_TB.vhd : (67, 6): Unknown architecture name used in configuration declaration.
# Compile failure 3 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work design -2002  $dsn/src/TestBench/complex_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/complex_TB.vhd
# Compile Entity "complex_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "complex_tb"
# Error: COMP96_0019: TestBench/complex_TB.vhd : (28, 2): Keyword 'begin' expected.
# Error: COMP96_0016: TestBench/complex_TB.vhd : (28, 11): Design unit declaration expected.
# Compile Configuration "TESTBENCH_FOR_complex"
# Error: COMP96_0209: TestBench/complex_TB.vhd : (67, 6): Unknown architecture name used in configuration declaration.
# Compile failure 3 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work design -2002  $dsn/src/TestBench/complex_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/complex_TB.vhd
# Compile Entity "complex_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "complex_tb"
# Error: COMP96_0064: TestBench/complex_TB.vhd : (13, 13): Unknown type.
# Error: COMP96_0064: TestBench/complex_TB.vhd : (14, 13): Unknown type.
# Error: COMP96_0078: TestBench/complex_TB.vhd : (15, 18): Unknown identifier "STD_LOGIC_VECTOR".
# Error: COMP96_0064: TestBench/complex_TB.vhd : (15, 18): Unknown type.
# Error: COMP96_0064: TestBench/complex_TB.vhd : (16, 16): Unknown type.
# Error: COMP96_0064: TestBench/complex_TB.vhd : (20, 16): Unknown type.
# Error: COMP96_0064: TestBench/complex_TB.vhd : (21, 16): Unknown type.
# Error: COMP96_0078: TestBench/complex_TB.vhd : (22, 21): Unknown identifier "STD_LOGIC_VECTOR".
# Error: COMP96_0064: TestBench/complex_TB.vhd : (22, 21): Unknown type.
# Error: COMP96_0064: TestBench/complex_TB.vhd : (24, 18): Unknown type.
# Error: COMP96_0333: TestBench/complex_TB.vhd : (33, 4): Formal must be locally static name.
# Error: COMP96_0333: TestBench/complex_TB.vhd : (34, 4): Formal must be locally static name.
# Error: COMP96_0333: TestBench/complex_TB.vhd : (35, 4): Formal must be locally static name.
# Error: COMP96_0333: TestBench/complex_TB.vhd : (36, 4): Formal must be locally static name.
# Error: COMP96_0077: TestBench/complex_TB.vhd : (49, 10): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0077: TestBench/complex_TB.vhd : (55, 10): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0077: TestBench/complex_TB.vhd : (61, 10): Undefined type of expression. Expected type 'BOOLEAN'.
# Compile Configuration "TESTBENCH_FOR_complex"
# Error: COMP96_0209: TestBench/complex_TB.vhd : (68, 6): Unknown architecture name used in configuration declaration.
# Compile failure 18 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work design -2002  $dsn/src/Q5.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q5.vhd
# Compile Package "complex_package"
# Compile Entity "complex_entity"
# Compile Architecture "Behavioral" of Entity "complex_entity"
# Warning: COMP96_0367: Q5.vhd : (33, 30): Improper array length (16). Expected length is 8.
# Warning: COMP96_0367: Q5.vhd : (34, 21): Improper array length (16). Expected length is 8.
# Compile success 0 Errors 2 Warnings  Analysis time :  32.0 [ms]
acom -O3 -e 100 -work design -2002  $dsn/src/Q5.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q5.vhd
# Compile Package "complex_package"
# Compile Entity "complex_entity"
# Compile Architecture "Behavioral" of Entity "complex_entity"
# Warning: COMP96_0367: Q5.vhd : (33, 30): Improper array length (16). Expected length is 8.
# Warning: COMP96_0367: Q5.vhd : (34, 21): Improper array length (16). Expected length is 8.
# Compile success 0 Errors 2 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work design -2002  $dsn/src/TestBench/complex_entity_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/complex_entity_TB.vhd
# Compile Entity "complex_entity_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "complex_entity_tb"
# Error: COMP96_0078: TestBench/complex_entity_TB.vhd : (15, 18): Unknown identifier "STD_LOGIC_VECTOR".
# Error: COMP96_0064: TestBench/complex_entity_TB.vhd : (15, 18): Unknown type.
# Error: COMP96_0078: TestBench/complex_entity_TB.vhd : (22, 21): Unknown identifier "STD_LOGIC_VECTOR".
# Error: COMP96_0064: TestBench/complex_entity_TB.vhd : (22, 21): Unknown type.
# Error: COMP96_0333: TestBench/complex_entity_TB.vhd : (35, 4): Formal must be locally static name.
# Error: COMP96_0077: TestBench/complex_entity_TB.vhd : (45, 12): Undefined type of expression. Expected type 'SIGNED'.
# Error: COMP96_0079: TestBench/complex_entity_TB.vhd : (45, 11): Invalid aggregate.
# Error: COMP96_0077: TestBench/complex_entity_TB.vhd : (45, 11): Undefined type of expression. Expected type 'complex_type'.
# Error: COMP96_0077: TestBench/complex_entity_TB.vhd : (46, 12): Undefined type of expression. Expected type 'SIGNED'.
# Error: COMP96_0079: TestBench/complex_entity_TB.vhd : (46, 11): Invalid aggregate.
# Error: COMP96_0077: TestBench/complex_entity_TB.vhd : (46, 11): Undefined type of expression. Expected type 'complex_type'.
# Error: COMP96_0077: TestBench/complex_entity_TB.vhd : (49, 10): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0077: TestBench/complex_entity_TB.vhd : (51, 12): Undefined type of expression. Expected type 'SIGNED'.
# Error: COMP96_0079: TestBench/complex_entity_TB.vhd : (51, 11): Invalid aggregate.
# Error: COMP96_0077: TestBench/complex_entity_TB.vhd : (51, 11): Undefined type of expression. Expected type 'complex_type'.
# Error: COMP96_0077: TestBench/complex_entity_TB.vhd : (52, 12): Undefined type of expression. Expected type 'SIGNED'.
# Error: COMP96_0079: TestBench/complex_entity_TB.vhd : (52, 11): Invalid aggregate.
# Error: COMP96_0077: TestBench/complex_entity_TB.vhd : (52, 11): Undefined type of expression. Expected type 'complex_type'.
# Error: COMP96_0077: TestBench/complex_entity_TB.vhd : (55, 10): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0077: TestBench/complex_entity_TB.vhd : (57, 12): Undefined type of expression. Expected type 'SIGNED'.
# Error: COMP96_0079: TestBench/complex_entity_TB.vhd : (57, 11): Invalid aggregate.
# Error: COMP96_0077: TestBench/complex_entity_TB.vhd : (57, 11): Undefined type of expression. Expected type 'complex_type'.
# Error: COMP96_0077: TestBench/complex_entity_TB.vhd : (58, 12): Undefined type of expression. Expected type 'SIGNED'.
# Error: COMP96_0079: TestBench/complex_entity_TB.vhd : (58, 11): Invalid aggregate.
# Error: COMP96_0077: TestBench/complex_entity_TB.vhd : (58, 11): Undefined type of expression. Expected type 'complex_type'.
# Error: COMP96_0077: TestBench/complex_entity_TB.vhd : (61, 10): Undefined type of expression. Expected type 'BOOLEAN'.
# Compile Configuration "TESTBENCH_FOR_complex_entity"
# Error: COMP96_0209: TestBench/complex_entity_TB.vhd : (68, 6): Unknown architecture name used in configuration declaration.
# Compile failure 27 Errors 0 Warnings  Analysis time :  32.0 [ms]
acom -O3 -e 100 -work design -2002  $dsn/src/TestBench/complex_entity_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/complex_entity_TB.vhd
# Compile Entity "complex_entity_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "complex_entity_tb"
# Error: COMP96_0078: TestBench/complex_entity_TB.vhd : (15, 18): Unknown identifier "STD_LOGIC_VECTOR".
# Error: COMP96_0064: TestBench/complex_entity_TB.vhd : (15, 18): Unknown type.
# Error: COMP96_0078: TestBench/complex_entity_TB.vhd : (22, 21): Unknown identifier "STD_LOGIC_VECTOR".
# Error: COMP96_0064: TestBench/complex_entity_TB.vhd : (22, 21): Unknown type.
# Error: COMP96_0333: TestBench/complex_entity_TB.vhd : (35, 4): Formal must be locally static name.
# Compile Configuration "TESTBENCH_FOR_complex_entity"
# Error: COMP96_0209: TestBench/complex_entity_TB.vhd : (46, 6): Unknown architecture name used in configuration declaration.
# Compile failure 6 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work design -2002  $dsn/src/TestBench/complex_entity_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/complex_entity_TB.vhd
# Compile Entity "complex_entity_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "complex_entity_tb"
# Error: COMP96_0077: TestBench/complex_entity_TB.vhd : (48, 12): Undefined type of expression. Expected type 'SIGNED'.
# Error: COMP96_0079: TestBench/complex_entity_TB.vhd : (48, 11): Invalid aggregate.
# Error: COMP96_0077: TestBench/complex_entity_TB.vhd : (48, 11): Undefined type of expression. Expected type 'complex_type'.
# Error: COMP96_0077: TestBench/complex_entity_TB.vhd : (49, 12): Undefined type of expression. Expected type 'SIGNED'.
# Error: COMP96_0079: TestBench/complex_entity_TB.vhd : (49, 11): Invalid aggregate.
# Error: COMP96_0077: TestBench/complex_entity_TB.vhd : (49, 11): Undefined type of expression. Expected type 'complex_type'.
# Error: COMP96_0077: TestBench/complex_entity_TB.vhd : (52, 10): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0077: TestBench/complex_entity_TB.vhd : (54, 12): Undefined type of expression. Expected type 'SIGNED'.
# Error: COMP96_0079: TestBench/complex_entity_TB.vhd : (54, 11): Invalid aggregate.
# Error: COMP96_0077: TestBench/complex_entity_TB.vhd : (54, 11): Undefined type of expression. Expected type 'complex_type'.
# Error: COMP96_0077: TestBench/complex_entity_TB.vhd : (55, 12): Undefined type of expression. Expected type 'SIGNED'.
# Error: COMP96_0079: TestBench/complex_entity_TB.vhd : (55, 11): Invalid aggregate.
# Error: COMP96_0077: TestBench/complex_entity_TB.vhd : (55, 11): Undefined type of expression. Expected type 'complex_type'.
# Error: COMP96_0077: TestBench/complex_entity_TB.vhd : (58, 10): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0077: TestBench/complex_entity_TB.vhd : (60, 12): Undefined type of expression. Expected type 'SIGNED'.
# Error: COMP96_0079: TestBench/complex_entity_TB.vhd : (60, 11): Invalid aggregate.
# Error: COMP96_0077: TestBench/complex_entity_TB.vhd : (60, 11): Undefined type of expression. Expected type 'complex_type'.
# Error: COMP96_0077: TestBench/complex_entity_TB.vhd : (61, 12): Undefined type of expression. Expected type 'SIGNED'.
# Error: COMP96_0079: TestBench/complex_entity_TB.vhd : (61, 11): Invalid aggregate.
# Error: COMP96_0077: TestBench/complex_entity_TB.vhd : (61, 11): Undefined type of expression. Expected type 'complex_type'.
# Error: COMP96_0077: TestBench/complex_entity_TB.vhd : (64, 10): Undefined type of expression. Expected type 'BOOLEAN'.
# Compile Configuration "TESTBENCH_FOR_complex_entity"
# Error: COMP96_0209: TestBench/complex_entity_TB.vhd : (71, 6): Unknown architecture name used in configuration declaration.
# Compile failure 22 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work design -2002  $dsn/src/Q5.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q5.vhd
# Compile Package "complex_package"
# Compile Entity "complex_entity"
# Compile Architecture "Behavioral" of Entity "complex_entity"
# Warning: COMP96_0367: Q5.vhd : (33, 30): Improper array length (16). Expected length is 8.
# Warning: COMP96_0367: Q5.vhd : (34, 21): Improper array length (16). Expected length is 8.
# Compile success 0 Errors 2 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work design -2002  $dsn/src/TestBench/complex_entity_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/complex_entity_TB.vhd
# Compile Entity "complex_entity_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "complex_entity_tb"
# Error: COMP96_0077: TestBench/complex_entity_TB.vhd : (47, 12): Undefined type of expression. Expected type 'SIGNED'.
# Error: COMP96_0079: TestBench/complex_entity_TB.vhd : (47, 11): Invalid aggregate.
# Error: COMP96_0077: TestBench/complex_entity_TB.vhd : (47, 11): Undefined type of expression. Expected type 'complex_type'.
# Error: COMP96_0077: TestBench/complex_entity_TB.vhd : (48, 12): Undefined type of expression. Expected type 'SIGNED'.
# Error: COMP96_0079: TestBench/complex_entity_TB.vhd : (48, 11): Invalid aggregate.
# Error: COMP96_0077: TestBench/complex_entity_TB.vhd : (48, 11): Undefined type of expression. Expected type 'complex_type'.
# Error: COMP96_0077: TestBench/complex_entity_TB.vhd : (51, 10): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0077: TestBench/complex_entity_TB.vhd : (53, 12): Undefined type of expression. Expected type 'SIGNED'.
# Error: COMP96_0079: TestBench/complex_entity_TB.vhd : (53, 11): Invalid aggregate.
# Error: COMP96_0077: TestBench/complex_entity_TB.vhd : (53, 11): Undefined type of expression. Expected type 'complex_type'.
# Error: COMP96_0077: TestBench/complex_entity_TB.vhd : (54, 12): Undefined type of expression. Expected type 'SIGNED'.
# Error: COMP96_0079: TestBench/complex_entity_TB.vhd : (54, 11): Invalid aggregate.
# Error: COMP96_0077: TestBench/complex_entity_TB.vhd : (54, 11): Undefined type of expression. Expected type 'complex_type'.
# Error: COMP96_0077: TestBench/complex_entity_TB.vhd : (57, 10): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0077: TestBench/complex_entity_TB.vhd : (59, 12): Undefined type of expression. Expected type 'SIGNED'.
# Error: COMP96_0079: TestBench/complex_entity_TB.vhd : (59, 11): Invalid aggregate.
# Error: COMP96_0077: TestBench/complex_entity_TB.vhd : (59, 11): Undefined type of expression. Expected type 'complex_type'.
# Error: COMP96_0077: TestBench/complex_entity_TB.vhd : (60, 12): Undefined type of expression. Expected type 'SIGNED'.
# Error: COMP96_0079: TestBench/complex_entity_TB.vhd : (60, 11): Invalid aggregate.
# Error: COMP96_0077: TestBench/complex_entity_TB.vhd : (60, 11): Undefined type of expression. Expected type 'complex_type'.
# Error: COMP96_0077: TestBench/complex_entity_TB.vhd : (63, 10): Undefined type of expression. Expected type 'BOOLEAN'.
# Compile Configuration "TESTBENCH_FOR_complex_entity"
# Error: COMP96_0209: TestBench/complex_entity_TB.vhd : (70, 6): Unknown architecture name used in configuration declaration.
# Compile failure 22 Errors 0 Warnings  Analysis time :  32.0 [ms]
acom -O3 -e 100 -work design -2002  $dsn/src/TestBench/complex_entity_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/complex_entity_TB.vhd
# Compile Entity "complex_entity_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "complex_entity_tb"
# Error: COMP96_0078: TestBench/complex_entity_TB.vhd : (15, 18): Unknown identifier "STD_LOGIC_VECTOR".
# Error: COMP96_0064: TestBench/complex_entity_TB.vhd : (15, 18): Unknown type.
# Error: COMP96_0078: TestBench/complex_entity_TB.vhd : (22, 21): Unknown identifier "STD_LOGIC_VECTOR".
# Error: COMP96_0064: TestBench/complex_entity_TB.vhd : (22, 21): Unknown type.
# Error: COMP96_0333: TestBench/complex_entity_TB.vhd : (35, 4): Formal must be locally static name.
# Error: COMP96_0077: TestBench/complex_entity_TB.vhd : (45, 12): Undefined type of expression. Expected type 'SIGNED'.
# Error: COMP96_0079: TestBench/complex_entity_TB.vhd : (45, 11): Invalid aggregate.
# Error: COMP96_0077: TestBench/complex_entity_TB.vhd : (45, 11): Undefined type of expression. Expected type 'complex_type'.
# Error: COMP96_0077: TestBench/complex_entity_TB.vhd : (46, 12): Undefined type of expression. Expected type 'SIGNED'.
# Error: COMP96_0079: TestBench/complex_entity_TB.vhd : (46, 11): Invalid aggregate.
# Error: COMP96_0077: TestBench/complex_entity_TB.vhd : (46, 11): Undefined type of expression. Expected type 'complex_type'.
# Error: COMP96_0077: TestBench/complex_entity_TB.vhd : (49, 10): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0077: TestBench/complex_entity_TB.vhd : (51, 12): Undefined type of expression. Expected type 'SIGNED'.
# Error: COMP96_0079: TestBench/complex_entity_TB.vhd : (51, 11): Invalid aggregate.
# Error: COMP96_0077: TestBench/complex_entity_TB.vhd : (51, 11): Undefined type of expression. Expected type 'complex_type'.
# Error: COMP96_0077: TestBench/complex_entity_TB.vhd : (52, 12): Undefined type of expression. Expected type 'SIGNED'.
# Error: COMP96_0079: TestBench/complex_entity_TB.vhd : (52, 11): Invalid aggregate.
# Error: COMP96_0077: TestBench/complex_entity_TB.vhd : (52, 11): Undefined type of expression. Expected type 'complex_type'.
# Error: COMP96_0077: TestBench/complex_entity_TB.vhd : (55, 10): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0077: TestBench/complex_entity_TB.vhd : (57, 12): Undefined type of expression. Expected type 'SIGNED'.
# Error: COMP96_0079: TestBench/complex_entity_TB.vhd : (57, 11): Invalid aggregate.
# Error: COMP96_0077: TestBench/complex_entity_TB.vhd : (57, 11): Undefined type of expression. Expected type 'complex_type'.
# Error: COMP96_0077: TestBench/complex_entity_TB.vhd : (58, 12): Undefined type of expression. Expected type 'SIGNED'.
# Error: COMP96_0079: TestBench/complex_entity_TB.vhd : (58, 11): Invalid aggregate.
# Error: COMP96_0077: TestBench/complex_entity_TB.vhd : (58, 11): Undefined type of expression. Expected type 'complex_type'.
# Error: COMP96_0077: TestBench/complex_entity_TB.vhd : (61, 10): Undefined type of expression. Expected type 'BOOLEAN'.
# Compile Configuration "TESTBENCH_FOR_complex_entity"
# Error: COMP96_0209: TestBench/complex_entity_TB.vhd : (68, 6): Unknown architecture name used in configuration declaration.
# Compile failure 27 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work design -2002  $dsn/src/TestBench/complex_entity_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/complex_entity_TB.vhd
# Compile Entity "complex_entity_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "complex_entity_tb"
# Error: COMP96_0078: TestBench/complex_entity_TB.vhd : (15, 18): Unknown identifier "STD_LOGIC_VECTOR".
# Error: COMP96_0064: TestBench/complex_entity_TB.vhd : (15, 18): Unknown type.
# Error: COMP96_0078: TestBench/complex_entity_TB.vhd : (22, 21): Unknown identifier "STD_LOGIC_VECTOR".
# Error: COMP96_0064: TestBench/complex_entity_TB.vhd : (22, 21): Unknown type.
# Error: COMP96_0333: TestBench/complex_entity_TB.vhd : (35, 4): Formal must be locally static name.
# Error: COMP96_0077: TestBench/complex_entity_TB.vhd : (45, 13): Undefined type of expression. Expected type 'SIGNED'.
# Error: COMP96_0077: TestBench/complex_entity_TB.vhd : (46, 13): Undefined type of expression. Expected type 'SIGNED'.
# Error: COMP96_0077: TestBench/complex_entity_TB.vhd : (47, 13): Undefined type of expression. Expected type 'SIGNED'.
# Error: COMP96_0077: TestBench/complex_entity_TB.vhd : (48, 13): Undefined type of expression. Expected type 'SIGNED'.
# Error: COMP96_0071: TestBench/complex_entity_TB.vhd : (51, 21): Operator "=" is not defined for such operands.
# Error: COMP96_0077: TestBench/complex_entity_TB.vhd : (51, 10): Undefined type of expression. Expected type 'BOOLEAN'.
# Compile Configuration "TESTBENCH_FOR_complex_entity"
# Error: COMP96_0209: TestBench/complex_entity_TB.vhd : (58, 6): Unknown architecture name used in configuration declaration.
# Compile failure 12 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work design -2002  $dsn/src/TestBench/complex_entity_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/complex_entity_TB.vhd
# Compile Entity "complex_entity_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "complex_entity_tb"
# Error: COMP96_0015: TestBench/complex_entity_TB.vhd : (46, 3): ';' expected.
# Compile Configuration "TESTBENCH_FOR_complex_entity"
# Error: COMP96_0209: TestBench/complex_entity_TB.vhd : (58, 6): Unknown architecture name used in configuration declaration.
# Compile failure 2 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work design -2002  $dsn/src/TestBench/complex_entity_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/complex_entity_TB.vhd
# Compile Entity "complex_entity_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "complex_entity_tb"
# Error: COMP96_0078: TestBench/complex_entity_TB.vhd : (15, 18): Unknown identifier "STD_LOGIC_VECTOR".
# Error: COMP96_0064: TestBench/complex_entity_TB.vhd : (15, 18): Unknown type.
# Error: COMP96_0078: TestBench/complex_entity_TB.vhd : (22, 21): Unknown identifier "STD_LOGIC_VECTOR".
# Error: COMP96_0064: TestBench/complex_entity_TB.vhd : (22, 21): Unknown type.
# Error: COMP96_0333: TestBench/complex_entity_TB.vhd : (35, 4): Formal must be locally static name.
# Error: COMP96_0071: TestBench/complex_entity_TB.vhd : (51, 21): Operator "=" is not defined for such operands.
# Error: COMP96_0077: TestBench/complex_entity_TB.vhd : (51, 10): Undefined type of expression. Expected type 'BOOLEAN'.
# Compile Configuration "TESTBENCH_FOR_complex_entity"
# Error: COMP96_0209: TestBench/complex_entity_TB.vhd : (58, 6): Unknown architecture name used in configuration declaration.
# Compile failure 8 Errors 0 Warnings  Analysis time :  32.0 [ms]
acom -O3 -e 100 -work design -2002  $dsn/src/TestBench/complex_entity_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/complex_entity_TB.vhd
# Compile Entity "complex_entity_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "complex_entity_tb"
# Compile Configuration "TESTBENCH_FOR_complex_entity"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+complex_entity_tb complex_entity_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5564 kB (elbread=427 elab2=4998 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\free\Desktop\term6\CAD\HW1\design\src\wave.asdb
#  2:50 PM, Thursday, March 30, 2023
#  Simulation has been initialized
run @10ns
# KERNEL: stopped at time: 10 ns
run @20ns
# KERNEL: stopped at time: 20 ns
# add wave -noreg {/complex_entity_tb/num1}
# add wave -noreg {/complex_entity_tb/num2}
# add wave -noreg {/complex_entity_tb/operation}
# add wave -noreg {/complex_entity_tb/result}
# 4 object(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/free/Desktop/term6/CAD/HW1/design/src/wave.asdb'.
run @30ns
# KERNEL: stopped at time: 30 ns
run @40ns
# KERNEL: stopped at time: 40 ns
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+complex_entity_tb complex_entity_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5564 kB (elbread=427 elab2=4998 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\free\Desktop\term6\CAD\HW1\design\src\wave.asdb
#  2:50 PM, Thursday, March 30, 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/free/Desktop/term6/CAD/HW1/design/src/wave.asdb'.
run @10ns
# KERNEL: stopped at time: 10 ns
# add wave -noreg {/complex_entity_tb/num1}
# add wave -noreg {/complex_entity_tb/num2}
# add wave -noreg {/complex_entity_tb/operation}
# add wave -noreg {/complex_entity_tb/result}
# 4 object(s) traced.
run @20ns
# KERNEL: stopped at time: 20 ns
acom -O3 -e 100 -work design -2002  $dsn/src/Q1.vhd $dsn/src/Q2.vhd $dsn/src/Q3.vhd $dsn/src/Q4.vhd $dsn/src/Q5.vhd $dsn/src/TestBench/convert_3x3_to_sum_TB.vhd $dsn/src/TestBench/alu_TB.vhd $dsn/src/TestBench/unary_to_binary_TB.vhd $dsn/src/TestBench/dot_product_TB.vhd $dsn/src/TestBench/complex_entity_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Package "array_3x3_pkg"
# Compile Entity "convert_3x3_to_sum"
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q2.vhd
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q3.vhd
# Compile Entity "unary_to_binary"
# Compile Architecture "arch" of Entity "unary_to_binary"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q4.vhd
# Compile Entity "dot_product"
# Compile Architecture "Behavioral" of Entity "dot_product"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q5.vhd
# Compile Package "complex_package"
# Compile Entity "complex_entity"
# Compile Architecture "Behavioral" of Entity "complex_entity"
# Warning: COMP96_0367: Q5.vhd : (33, 30): Improper array length (16). Expected length is 8.
# Warning: COMP96_0367: Q5.vhd : (34, 21): Improper array length (16). Expected length is 8.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/convert_3x3_to_sum_TB.vhd
# Compile Entity "convert_3x3_to_sum_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "convert_3x3_to_sum_tb"
# Compile Configuration "TESTBENCH_FOR_convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/alu_TB.vhd
# Compile Entity "alu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Compile Configuration "TESTBENCH_FOR_alu"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/unary_to_binary_TB.vhd
# Compile Entity "unary_to_binary_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "unary_to_binary_tb"
# Compile Configuration "TESTBENCH_FOR_unary_to_binary"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/dot_product_TB.vhd
# Compile Entity "dot_product_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "dot_product_tb"
# Compile Configuration "TESTBENCH_FOR_dot_product"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/complex_entity_TB.vhd
# Compile Entity "complex_entity_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "complex_entity_tb"
# Compile Configuration "TESTBENCH_FOR_complex_entity"
# Compile success 0 Errors 2 Warnings  Analysis time :  0.2 [s]
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+complex_entity_tb complex_entity_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5563 kB (elbread=427 elab2=4997 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\free\Desktop\term6\CAD\HW1\design\src\wave.asdb
#  2:52 PM, Thursday, March 30, 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/free/Desktop/term6/CAD/HW1/design/src/wave.asdb'.
run @10ns
# KERNEL: stopped at time: 10 ns
# add wave -noreg {/complex_entity_tb/num1}
# add wave -noreg {/complex_entity_tb/num2}
# add wave -noreg {/complex_entity_tb/operation}
# add wave -noreg {/complex_entity_tb/result}
# 4 object(s) traced.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+complex_entity_tb complex_entity_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
acom -O3 -e 100 -work design -2002  $dsn/src/TestBench/complex_entity_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/complex_entity_TB.vhd
# Compile Entity "complex_entity_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "complex_entity_tb"
# Compile Configuration "TESTBENCH_FOR_complex_entity"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5563 kB (elbread=427 elab2=4997 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\free\Desktop\term6\CAD\HW1\design\src\wave.asdb
#  2:53 PM, Thursday, March 30, 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/free/Desktop/term6/CAD/HW1/design/src/wave.asdb'.
run @10ns
# KERNEL: stopped at time: 10 ns
# add wave -noreg {/complex_entity_tb/num1}
# add wave -noreg {/complex_entity_tb/num2}
# add wave -noreg {/complex_entity_tb/operation}
# add wave -noreg {/complex_entity_tb/result}
# 4 object(s) traced.
run @20ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+complex_entity_tb complex_entity_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
acom -O3 -e 100 -work design -2002  $dsn/src/Q1.vhd $dsn/src/Q2.vhd $dsn/src/Q3.vhd $dsn/src/Q4.vhd $dsn/src/Q5.vhd $dsn/src/TestBench/convert_3x3_to_sum_TB.vhd $dsn/src/TestBench/alu_TB.vhd $dsn/src/TestBench/unary_to_binary_TB.vhd $dsn/src/TestBench/dot_product_TB.vhd $dsn/src/TestBench/complex_entity_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Package "array_3x3_pkg"
# Compile Entity "convert_3x3_to_sum"
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q2.vhd
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q3.vhd
# Compile Entity "unary_to_binary"
# Compile Architecture "arch" of Entity "unary_to_binary"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q4.vhd
# Compile Entity "dot_product"
# Compile Architecture "Behavioral" of Entity "dot_product"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q5.vhd
# Compile Package "complex_package"
# Compile Entity "complex_entity"
# Compile Architecture "Behavioral" of Entity "complex_entity"
# Warning: COMP96_0367: Q5.vhd : (33, 30): Improper array length (16). Expected length is 8.
# Warning: COMP96_0367: Q5.vhd : (34, 21): Improper array length (16). Expected length is 8.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/convert_3x3_to_sum_TB.vhd
# Compile Entity "convert_3x3_to_sum_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "convert_3x3_to_sum_tb"
# Compile Configuration "TESTBENCH_FOR_convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/alu_TB.vhd
# Compile Entity "alu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Compile Configuration "TESTBENCH_FOR_alu"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/unary_to_binary_TB.vhd
# Compile Entity "unary_to_binary_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "unary_to_binary_tb"
# Compile Configuration "TESTBENCH_FOR_unary_to_binary"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/dot_product_TB.vhd
# Compile Entity "dot_product_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "dot_product_tb"
# Compile Configuration "TESTBENCH_FOR_dot_product"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/complex_entity_TB.vhd
# Compile Entity "complex_entity_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "complex_entity_tb"
# Compile Configuration "TESTBENCH_FOR_complex_entity"
# Compile success 0 Errors 2 Warnings  Analysis time :  0.1 [s]
asim -O5 +access +r +m+complex_entity_tb complex_entity_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5563 kB (elbread=427 elab2=4997 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\free\Desktop\term6\CAD\HW1\design\src\wave.asdb
#  2:54 PM, Thursday, March 30, 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/free/Desktop/term6/CAD/HW1/design/src/wave.asdb'.
run @10ns
# KERNEL: stopped at time: 10 ns
run @20ns
# EXECUTION:: ERROR  : Test failed
# EXECUTION:: Time: 20 ns,  Iteration: 0,  Instance: /complex_entity_tb,  Process: line__42.
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work design -2002  $dsn/src/Q1.vhd $dsn/src/Q2.vhd $dsn/src/Q3.vhd $dsn/src/Q4.vhd $dsn/src/Q5.vhd $dsn/src/TestBench/convert_3x3_to_sum_TB.vhd $dsn/src/TestBench/alu_TB.vhd $dsn/src/TestBench/unary_to_binary_TB.vhd $dsn/src/TestBench/dot_product_TB.vhd $dsn/src/TestBench/complex_entity_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Package "array_3x3_pkg"
# Compile Entity "convert_3x3_to_sum"
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q2.vhd
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q3.vhd
# Compile Entity "unary_to_binary"
# Compile Architecture "arch" of Entity "unary_to_binary"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q4.vhd
# Compile Entity "dot_product"
# Compile Architecture "Behavioral" of Entity "dot_product"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q5.vhd
# Compile Package "complex_package"
# Compile Entity "complex_entity"
# Compile Architecture "Behavioral" of Entity "complex_entity"
# Warning: COMP96_0367: Q5.vhd : (33, 30): Improper array length (16). Expected length is 8.
# Warning: COMP96_0367: Q5.vhd : (34, 21): Improper array length (16). Expected length is 8.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/convert_3x3_to_sum_TB.vhd
# Compile Entity "convert_3x3_to_sum_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "convert_3x3_to_sum_tb"
# Compile Configuration "TESTBENCH_FOR_convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/alu_TB.vhd
# Compile Entity "alu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Compile Configuration "TESTBENCH_FOR_alu"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/unary_to_binary_TB.vhd
# Compile Entity "unary_to_binary_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "unary_to_binary_tb"
# Compile Configuration "TESTBENCH_FOR_unary_to_binary"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/dot_product_TB.vhd
# Compile Entity "dot_product_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "dot_product_tb"
# Compile Configuration "TESTBENCH_FOR_dot_product"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/complex_entity_TB.vhd
# Compile Entity "complex_entity_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "complex_entity_tb"
# Compile Configuration "TESTBENCH_FOR_complex_entity"
# Compile success 0 Errors 2 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work design -2002  $dsn/src/Q1.vhd $dsn/src/Q2.vhd $dsn/src/Q3.vhd $dsn/src/Q4.vhd $dsn/src/Q5.vhd $dsn/src/TestBench/convert_3x3_to_sum_TB.vhd $dsn/src/TestBench/alu_TB.vhd $dsn/src/TestBench/unary_to_binary_TB.vhd $dsn/src/TestBench/dot_product_TB.vhd $dsn/src/TestBench/complex_entity_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Package "array_3x3_pkg"
# Compile Entity "convert_3x3_to_sum"
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q2.vhd
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q3.vhd
# Compile Entity "unary_to_binary"
# Compile Architecture "arch" of Entity "unary_to_binary"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q4.vhd
# Compile Entity "dot_product"
# Compile Architecture "Behavioral" of Entity "dot_product"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q5.vhd
# Compile Package "complex_package"
# Compile Entity "complex_entity"
# Compile Architecture "Behavioral" of Entity "complex_entity"
# Warning: COMP96_0367: Q5.vhd : (33, 30): Improper array length (16). Expected length is 8.
# Warning: COMP96_0367: Q5.vhd : (34, 21): Improper array length (16). Expected length is 8.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/convert_3x3_to_sum_TB.vhd
# Compile Entity "convert_3x3_to_sum_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "convert_3x3_to_sum_tb"
# Compile Configuration "TESTBENCH_FOR_convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/alu_TB.vhd
# Compile Entity "alu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Compile Configuration "TESTBENCH_FOR_alu"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/unary_to_binary_TB.vhd
# Compile Entity "unary_to_binary_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "unary_to_binary_tb"
# Compile Configuration "TESTBENCH_FOR_unary_to_binary"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/dot_product_TB.vhd
# Compile Entity "dot_product_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "dot_product_tb"
# Compile Configuration "TESTBENCH_FOR_dot_product"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/complex_entity_TB.vhd
# Compile Entity "complex_entity_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "complex_entity_tb"
# Compile Configuration "TESTBENCH_FOR_complex_entity"
# Compile success 0 Errors 2 Warnings  Analysis time :  1.0 [s]
asim -O5 +access +r +m+complex_entity_tb complex_entity_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5565 kB (elbread=427 elab2=4998 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\free\Desktop\term6\CAD\HW1\design\src\wave.asdb
#  2:57 PM, Thursday, March 30, 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/free/Desktop/term6/CAD/HW1/design/src/wave.asdb'.
run @10ns
# KERNEL: stopped at time: 10 ns
# add wave -noreg {/complex_entity_tb/num1}
# add wave -noreg {/complex_entity_tb/num2}
# add wave -noreg {/complex_entity_tb/operation}
# add wave -noreg {/complex_entity_tb/result}
# 4 object(s) traced.
run @20ns
# KERNEL: stopped at time: 20 ns
run @30ns
# EXECUTION:: ERROR  : Test failed
# EXECUTION:: Time: 30 ns,  Iteration: 0,  Instance: /complex_entity_tb,  Process: line__42.
# RUNTIME: Fatal Error: RUNTIME_0046 Q5.vhd (33): Incompatible ranges; left: (7 downto 0), right: (15 downto 0).
# KERNEL: Time: 30 ns,  Iteration: 1,  Instance: /complex_entity_tb/UUT,  Process: line__30.
# KERNEL: stopped at time: 30 ns
# VSIM: Error: Fatal error occurred during simulation.
run @40ns
run @40ns
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work design -2002  $dsn/src/Q1.vhd $dsn/src/Q2.vhd $dsn/src/Q3.vhd $dsn/src/Q4.vhd $dsn/src/Q5.vhd $dsn/src/TestBench/convert_3x3_to_sum_TB.vhd $dsn/src/TestBench/alu_TB.vhd $dsn/src/TestBench/unary_to_binary_TB.vhd $dsn/src/TestBench/dot_product_TB.vhd $dsn/src/TestBench/complex_entity_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Package "array_3x3_pkg"
# Compile Entity "convert_3x3_to_sum"
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q2.vhd
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q3.vhd
# Compile Entity "unary_to_binary"
# Compile Architecture "arch" of Entity "unary_to_binary"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q4.vhd
# Compile Entity "dot_product"
# Compile Architecture "Behavioral" of Entity "dot_product"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q5.vhd
# Compile Package "complex_package"
# Compile Entity "complex_entity"
# Compile Architecture "Behavioral" of Entity "complex_entity"
# Warning: COMP96_0367: Q5.vhd : (33, 30): Improper array length (16). Expected length is 8.
# Warning: COMP96_0367: Q5.vhd : (34, 21): Improper array length (16). Expected length is 8.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/convert_3x3_to_sum_TB.vhd
# Compile Entity "convert_3x3_to_sum_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "convert_3x3_to_sum_tb"
# Compile Configuration "TESTBENCH_FOR_convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/alu_TB.vhd
# Compile Entity "alu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Compile Configuration "TESTBENCH_FOR_alu"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/unary_to_binary_TB.vhd
# Compile Entity "unary_to_binary_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "unary_to_binary_tb"
# Compile Configuration "TESTBENCH_FOR_unary_to_binary"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/dot_product_TB.vhd
# Compile Entity "dot_product_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "dot_product_tb"
# Compile Configuration "TESTBENCH_FOR_dot_product"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/complex_entity_TB.vhd
# Compile Entity "complex_entity_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "complex_entity_tb"
# Compile Configuration "TESTBENCH_FOR_complex_entity"
# Compile success 0 Errors 2 Warnings  Analysis time :  0.1 [s]
asim -O5 +access +r +m+complex_entity_tb complex_entity_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5565 kB (elbread=427 elab2=4998 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\free\Desktop\term6\CAD\HW1\design\src\wave.asdb
#  2:59 PM, Thursday, March 30, 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/free/Desktop/term6/CAD/HW1/design/src/wave.asdb'.
run @10ns
# KERNEL: stopped at time: 10 ns
# add wave -noreg {/complex_entity_tb/num1}
# add wave -noreg {/complex_entity_tb/num2}
# add wave -noreg {/complex_entity_tb/operation}
# add wave -noreg {/complex_entity_tb/result}
# 4 object(s) traced.
run @20ns
# KERNEL: stopped at time: 20 ns
run @30ns
# EXECUTION:: ERROR  : Test failed
# EXECUTION:: Time: 30 ns,  Iteration: 0,  Instance: /complex_entity_tb,  Process: line__42.
# RUNTIME: Fatal Error: RUNTIME_0046 Q5.vhd (33): Incompatible ranges; left: (7 downto 0), right: (15 downto 0).
# KERNEL: Time: 30 ns,  Iteration: 1,  Instance: /complex_entity_tb/UUT,  Process: line__30.
# KERNEL: stopped at time: 30 ns
# VSIM: Error: Fatal error occurred during simulation.
run @40ns
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+complex_entity_tb complex_entity_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5565 kB (elbread=427 elab2=4998 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\free\Desktop\term6\CAD\HW1\design\src\wave.asdb
#  3:00 PM, Thursday, March 30, 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/free/Desktop/term6/CAD/HW1/design/src/wave.asdb'.
run
# EXECUTION:: ERROR  : Test failed
# EXECUTION:: Time: 30 ns,  Iteration: 0,  Instance: /complex_entity_tb,  Process: line__42.
# RUNTIME: Fatal Error: RUNTIME_0046 Q5.vhd (33): Incompatible ranges; left: (7 downto 0), right: (15 downto 0).
# KERNEL: Time: 30 ns,  Iteration: 1,  Instance: /complex_entity_tb/UUT,  Process: line__30.
# KERNEL: Stopped at time 30 ns + 1.
# VSIM: Error: Fatal error occurred during simulation.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+complex_entity_tb complex_entity_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5565 kB (elbread=427 elab2=4998 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\free\Desktop\term6\CAD\HW1\design\src\wave.asdb
#  3:00 PM, Thursday, March 30, 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/free/Desktop/term6/CAD/HW1/design/src/wave.asdb'.
run
# EXECUTION:: ERROR  : Test failed
# EXECUTION:: Time: 30 ns,  Iteration: 0,  Instance: /complex_entity_tb,  Process: line__42.
# RUNTIME: Fatal Error: RUNTIME_0046 Q5.vhd (33): Incompatible ranges; left: (7 downto 0), right: (15 downto 0).
# KERNEL: Time: 30 ns,  Iteration: 1,  Instance: /complex_entity_tb/UUT,  Process: line__30.
# KERNEL: Stopped at time 30 ns + 1.
# VSIM: Error: Fatal error occurred during simulation.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+complex_entity_tb complex_entity_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5565 kB (elbread=427 elab2=4998 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\free\Desktop\term6\CAD\HW1\design\src\wave.asdb
#  3:01 PM, Thursday, March 30, 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/free/Desktop/term6/CAD/HW1/design/src/wave.asdb'.
run @10ns
# KERNEL: stopped at time: 10 ns
run @20ns
# KERNEL: stopped at time: 20 ns
# add wave -noreg {/complex_entity_tb/num1}
# add wave -noreg {/complex_entity_tb/num2}
# add wave -noreg {/complex_entity_tb/operation}
# add wave -noreg {/complex_entity_tb/result}
# 4 object(s) traced.
run @30ns
# EXECUTION:: ERROR  : Test failed
# EXECUTION:: Time: 30 ns,  Iteration: 0,  Instance: /complex_entity_tb,  Process: line__42.
# RUNTIME: Fatal Error: RUNTIME_0046 Q5.vhd (33): Incompatible ranges; left: (7 downto 0), right: (15 downto 0).
# KERNEL: Time: 30 ns,  Iteration: 1,  Instance: /complex_entity_tb/UUT,  Process: line__30.
# KERNEL: stopped at time: 30 ns
# VSIM: Error: Fatal error occurred during simulation.
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work design -2002  $dsn/src/Q1.vhd $dsn/src/Q2.vhd $dsn/src/Q3.vhd $dsn/src/Q4.vhd $dsn/src/Q5.vhd $dsn/src/TestBench/convert_3x3_to_sum_TB.vhd $dsn/src/TestBench/alu_TB.vhd $dsn/src/TestBench/unary_to_binary_TB.vhd $dsn/src/TestBench/dot_product_TB.vhd $dsn/src/TestBench/complex_entity_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Package "array_3x3_pkg"
# Compile Entity "convert_3x3_to_sum"
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q2.vhd
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q3.vhd
# Compile Entity "unary_to_binary"
# Compile Architecture "arch" of Entity "unary_to_binary"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q4.vhd
# Compile Entity "dot_product"
# Compile Architecture "Behavioral" of Entity "dot_product"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q5.vhd
# Compile Package "complex_package"
# Compile Entity "complex_entity"
# Compile Architecture "Behavioral" of Entity "complex_entity"
# Warning: COMP96_0367: Q5.vhd : (33, 30): Improper array length (16). Expected length is 8.
# Warning: COMP96_0367: Q5.vhd : (34, 21): Improper array length (16). Expected length is 8.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/convert_3x3_to_sum_TB.vhd
# Compile Entity "convert_3x3_to_sum_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "convert_3x3_to_sum_tb"
# Compile Configuration "TESTBENCH_FOR_convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/alu_TB.vhd
# Compile Entity "alu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Compile Configuration "TESTBENCH_FOR_alu"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/unary_to_binary_TB.vhd
# Compile Entity "unary_to_binary_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "unary_to_binary_tb"
# Compile Configuration "TESTBENCH_FOR_unary_to_binary"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/dot_product_TB.vhd
# Compile Entity "dot_product_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "dot_product_tb"
# Compile Configuration "TESTBENCH_FOR_dot_product"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/complex_entity_TB.vhd
# Compile Entity "complex_entity_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "complex_entity_tb"
# Compile Configuration "TESTBENCH_FOR_complex_entity"
# Compile success 0 Errors 2 Warnings  Analysis time :  0.1 [s]
asim -O5 +access +r +m+complex_entity_tb complex_entity_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5565 kB (elbread=427 elab2=4998 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\free\Desktop\term6\CAD\HW1\design\src\wave.asdb
#  3:25 PM, Thursday, March 30, 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/free/Desktop/term6/CAD/HW1/design/src/wave.asdb'.
run @10ns
# KERNEL: stopped at time: 10 ns
# add wave -noreg {/complex_entity_tb/num1}
# add wave -noreg {/complex_entity_tb/num2}
# add wave -noreg {/complex_entity_tb/operation}
# add wave -noreg {/complex_entity_tb/result}
# 4 object(s) traced.
run @20ns
# KERNEL: stopped at time: 20 ns
run @30ns
# EXECUTION:: ERROR  : Test failed
# EXECUTION:: Time: 30 ns,  Iteration: 0,  Instance: /complex_entity_tb,  Process: line__42.
# RUNTIME: Fatal Error: RUNTIME_0046 Q5.vhd (33): Incompatible ranges; left: (7 downto 0), right: (15 downto 0).
# KERNEL: Time: 30 ns,  Iteration: 1,  Instance: /complex_entity_tb/UUT,  Process: line__30.
# KERNEL: stopped at time: 30 ns
# VSIM: Error: Fatal error occurred during simulation.
run @40ns
acom -O3 -e 100 -work design -2002  $dsn/src/Q1.vhd $dsn/src/Q2.vhd $dsn/src/Q3.vhd $dsn/src/Q4.vhd $dsn/src/Q5.vhd $dsn/src/TestBench/convert_3x3_to_sum_TB.vhd $dsn/src/TestBench/alu_TB.vhd $dsn/src/TestBench/unary_to_binary_TB.vhd $dsn/src/TestBench/dot_product_TB.vhd $dsn/src/TestBench/complex_entity_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Package "array_3x3_pkg"
# Compile Entity "convert_3x3_to_sum"
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q2.vhd
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q3.vhd
# Compile Entity "unary_to_binary"
# Compile Architecture "arch" of Entity "unary_to_binary"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q4.vhd
# Compile Entity "dot_product"
# Compile Architecture "Behavioral" of Entity "dot_product"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q5.vhd
# Compile Package "complex_package"
# Compile Entity "complex_entity"
# Compile Architecture "Behavioral" of Entity "complex_entity"
# Error: COMP96_0093: Q5.vhd : (33, 40): The type of a parameter in a subprogram call does not match to a formal parameter of the "ieee.NUMERIC_STD.TO_SIGNED(ARG : INTEGER; SIZE : NATURAL) return SIGNED" subprogram.
# Error: COMP96_0093: Q5.vhd : (34, 31): The type of a parameter in a subprogram call does not match to a formal parameter of the "ieee.NUMERIC_STD.TO_SIGNED(ARG : INTEGER; SIZE : NATURAL) return SIGNED" subprogram.
# Error: COMP96_0093: Q5.vhd : (35, 40): The type of a parameter in a subprogram call does not match to a formal parameter of the "ieee.NUMERIC_STD.TO_SIGNED(ARG : INTEGER; SIZE : NATURAL) return SIGNED" subprogram.
# Error: COMP96_0093: Q5.vhd : (36, 31): The type of a parameter in a subprogram call does not match to a formal parameter of the "ieee.NUMERIC_STD.TO_SIGNED(ARG : INTEGER; SIZE : NATURAL) return SIGNED" subprogram.
# Error: COMP96_0093: Q5.vhd : (37, 40): The type of a parameter in a subprogram call does not match to a formal parameter of the "ieee.NUMERIC_STD.TO_SIGNED(ARG : INTEGER; SIZE : NATURAL) return SIGNED" subprogram.
# Error: COMP96_0093: Q5.vhd : (38, 31): The type of a parameter in a subprogram call does not match to a formal parameter of the "ieee.NUMERIC_STD.TO_SIGNED(ARG : INTEGER; SIZE : NATURAL) return SIGNED" subprogram.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/convert_3x3_to_sum_TB.vhd
# Compile Entity "convert_3x3_to_sum_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "convert_3x3_to_sum_tb"
# Compile Configuration "TESTBENCH_FOR_convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/alu_TB.vhd
# Compile Entity "alu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Compile Configuration "TESTBENCH_FOR_alu"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/unary_to_binary_TB.vhd
# Compile Entity "unary_to_binary_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "unary_to_binary_tb"
# Compile Configuration "TESTBENCH_FOR_unary_to_binary"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/dot_product_TB.vhd
# Compile Entity "dot_product_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "dot_product_tb"
# Compile Configuration "TESTBENCH_FOR_dot_product"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/complex_entity_TB.vhd
# Compile Entity "complex_entity_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "complex_entity_tb"
# Compile Configuration "TESTBENCH_FOR_complex_entity"
# Compile failure 6 Errors 0 Warnings  Analysis time :  0.2 [s]
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work design -2002  $dsn/src/Q1.vhd $dsn/src/Q2.vhd $dsn/src/Q3.vhd $dsn/src/Q4.vhd $dsn/src/Q5.vhd $dsn/src/TestBench/convert_3x3_to_sum_TB.vhd $dsn/src/TestBench/alu_TB.vhd $dsn/src/TestBench/unary_to_binary_TB.vhd $dsn/src/TestBench/dot_product_TB.vhd $dsn/src/TestBench/complex_entity_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Package "array_3x3_pkg"
# Compile Entity "convert_3x3_to_sum"
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q2.vhd
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q3.vhd
# Compile Entity "unary_to_binary"
# Compile Architecture "arch" of Entity "unary_to_binary"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q4.vhd
# Compile Entity "dot_product"
# Compile Architecture "Behavioral" of Entity "dot_product"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q5.vhd
# Compile Package "complex_package"
# Compile Entity "complex_entity"
# Compile Architecture "Behavioral" of Entity "complex_entity"
# Warning: COMP96_0367: Q5.vhd : (33, 30): Improper array length (16). Expected length is 8.
# Warning: COMP96_0367: Q5.vhd : (34, 21): Improper array length (16). Expected length is 8.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/convert_3x3_to_sum_TB.vhd
# Compile Entity "convert_3x3_to_sum_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "convert_3x3_to_sum_tb"
# Compile Configuration "TESTBENCH_FOR_convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/alu_TB.vhd
# Compile Entity "alu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Compile Configuration "TESTBENCH_FOR_alu"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/unary_to_binary_TB.vhd
# Compile Entity "unary_to_binary_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "unary_to_binary_tb"
# Compile Configuration "TESTBENCH_FOR_unary_to_binary"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/dot_product_TB.vhd
# Compile Entity "dot_product_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "dot_product_tb"
# Compile Configuration "TESTBENCH_FOR_dot_product"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/complex_entity_TB.vhd
# Compile Entity "complex_entity_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "complex_entity_tb"
# Compile Configuration "TESTBENCH_FOR_complex_entity"
# Compile success 0 Errors 2 Warnings  Analysis time :  0.1 [s]
asim -O5 +access +r +m+complex_entity_tb complex_entity_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5565 kB (elbread=427 elab2=4998 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\free\Desktop\term6\CAD\HW1\design\src\wave.asdb
#  3:35 PM, Thursday, March 30, 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/free/Desktop/term6/CAD/HW1/design/src/wave.asdb'.
run @10ns
# KERNEL: stopped at time: 10 ns
# add wave -noreg {/complex_entity_tb/num1}
# add wave -noreg {/complex_entity_tb/num2}
# add wave -noreg {/complex_entity_tb/operation}
# add wave -noreg {/complex_entity_tb/result}
# 4 object(s) traced.
run @20ns
# KERNEL: stopped at time: 20 ns
run @30ns
# EXECUTION:: ERROR  : Test failed
# EXECUTION:: Time: 30 ns,  Iteration: 0,  Instance: /complex_entity_tb,  Process: line__42.
# RUNTIME: Fatal Error: RUNTIME_0046 Q5.vhd (33): Incompatible ranges; left: (7 downto 0), right: (15 downto 0).
# KERNEL: Time: 30 ns,  Iteration: 1,  Instance: /complex_entity_tb/UUT,  Process: line__30.
# KERNEL: stopped at time: 30 ns
# VSIM: Error: Fatal error occurred during simulation.
acom -O3 -e 100 -work design -2002  $dsn/src/Q1.vhd $dsn/src/Q2.vhd $dsn/src/Q3.vhd $dsn/src/Q4.vhd $dsn/src/Q5.vhd $dsn/src/TestBench/convert_3x3_to_sum_TB.vhd $dsn/src/TestBench/alu_TB.vhd $dsn/src/TestBench/unary_to_binary_TB.vhd $dsn/src/TestBench/dot_product_TB.vhd $dsn/src/TestBench/complex_entity_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Package "array_3x3_pkg"
# Compile Entity "convert_3x3_to_sum"
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q2.vhd
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q3.vhd
# Compile Entity "unary_to_binary"
# Compile Architecture "arch" of Entity "unary_to_binary"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q4.vhd
# Compile Entity "dot_product"
# Compile Architecture "Behavioral" of Entity "dot_product"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q5.vhd
# Compile Package "complex_package"
# Compile Entity "complex_entity"
# Compile Architecture "Behavioral" of Entity "complex_entity"
# Warning: COMP96_0367: Q5.vhd : (33, 30): Improper array length (16). Expected length is 8.
# Warning: COMP96_0367: Q5.vhd : (34, 21): Improper array length (16). Expected length is 8.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/convert_3x3_to_sum_TB.vhd
# Compile Entity "convert_3x3_to_sum_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "convert_3x3_to_sum_tb"
# Compile Configuration "TESTBENCH_FOR_convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/alu_TB.vhd
# Compile Entity "alu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Compile Configuration "TESTBENCH_FOR_alu"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/unary_to_binary_TB.vhd
# Compile Entity "unary_to_binary_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "unary_to_binary_tb"
# Compile Configuration "TESTBENCH_FOR_unary_to_binary"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/dot_product_TB.vhd
# Compile Entity "dot_product_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "dot_product_tb"
# Compile Configuration "TESTBENCH_FOR_dot_product"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/complex_entity_TB.vhd
# Compile Entity "complex_entity_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "complex_entity_tb"
# Compile Configuration "TESTBENCH_FOR_complex_entity"
# Compile success 0 Errors 2 Warnings  Analysis time :  0.1 [s]
run @40ns
# add wave -noreg {/complex_entity_tb/num1}
# add wave -noreg {/complex_entity_tb/num2}
# add wave -noreg {/complex_entity_tb/operation}
# add wave -noreg {/complex_entity_tb/result}
# KERNEL: Warning: KERNEL_0291 Signal '/complex_entity_tb/num1' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/complex_entity_tb/num2' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/complex_entity_tb/operation' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/complex_entity_tb/result' has already been traced.
# 0 object(s) traced.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+complex_entity_tb complex_entity_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5565 kB (elbread=427 elab2=4998 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\free\Desktop\term6\CAD\HW1\design\src\wave.asdb
#  3:41 PM, Thursday, March 30, 2023
#  Simulation has been initialized
run @10ns
# KERNEL: stopped at time: 10 ns
# add wave -noreg {/complex_entity_tb/num1}
# add wave -noreg {/complex_entity_tb/num2}
# add wave -noreg {/complex_entity_tb/operation}
# add wave -noreg {/complex_entity_tb/result}
# 4 object(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/free/Desktop/term6/CAD/HW1/design/src/wave.asdb'.
run @20ns
# KERNEL: stopped at time: 20 ns
run @30ns
# EXECUTION:: ERROR  : Test failed
# EXECUTION:: Time: 30 ns,  Iteration: 0,  Instance: /complex_entity_tb,  Process: line__42.
# RUNTIME: Fatal Error: RUNTIME_0046 Q5.vhd (33): Incompatible ranges; left: (7 downto 0), right: (15 downto 0).
# KERNEL: Time: 30 ns,  Iteration: 1,  Instance: /complex_entity_tb/UUT,  Process: line__30.
# KERNEL: stopped at time: 30 ns
# VSIM: Error: Fatal error occurred during simulation.
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work design -2002  $dsn/src/Q1.vhd $dsn/src/Q2.vhd $dsn/src/Q3.vhd $dsn/src/Q4.vhd $dsn/src/Q5.vhd $dsn/src/TestBench/convert_3x3_to_sum_TB.vhd $dsn/src/TestBench/alu_TB.vhd $dsn/src/TestBench/unary_to_binary_TB.vhd $dsn/src/TestBench/dot_product_TB.vhd $dsn/src/TestBench/complex_entity_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Package "array_3x3_pkg"
# Compile Entity "convert_3x3_to_sum"
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q2.vhd
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q3.vhd
# Compile Entity "unary_to_binary"
# Compile Architecture "arch" of Entity "unary_to_binary"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q4.vhd
# Compile Entity "dot_product"
# Compile Architecture "Behavioral" of Entity "dot_product"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q5.vhd
# Compile Package "complex_package"
# Compile Entity "complex_entity"
# Compile Architecture "Behavioral" of Entity "complex_entity"
# Warning: COMP96_0367: Q5.vhd : (33, 30): Improper array length (16). Expected length is 8.
# Warning: COMP96_0367: Q5.vhd : (34, 21): Improper array length (16). Expected length is 8.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/convert_3x3_to_sum_TB.vhd
# Compile Entity "convert_3x3_to_sum_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "convert_3x3_to_sum_tb"
# Compile Configuration "TESTBENCH_FOR_convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/alu_TB.vhd
# Compile Entity "alu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Compile Configuration "TESTBENCH_FOR_alu"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/unary_to_binary_TB.vhd
# Compile Entity "unary_to_binary_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "unary_to_binary_tb"
# Compile Configuration "TESTBENCH_FOR_unary_to_binary"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/dot_product_TB.vhd
# Compile Entity "dot_product_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "dot_product_tb"
# Compile Configuration "TESTBENCH_FOR_dot_product"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/complex_entity_TB.vhd
# Compile Entity "complex_entity_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "complex_entity_tb"
# Compile Configuration "TESTBENCH_FOR_complex_entity"
# Compile success 0 Errors 2 Warnings  Analysis time :  0.1 [s]
asim -O5 +access +r +m+complex_entity_tb complex_entity_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5565 kB (elbread=427 elab2=4998 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\free\Desktop\term6\CAD\HW1\design\src\wave.asdb
#  3:42 PM, Thursday, March 30, 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/free/Desktop/term6/CAD/HW1/design/src/wave.asdb'.
run @10ns
# KERNEL: stopped at time: 10 ns
# add wave -noreg {/complex_entity_tb/num1}
# add wave -noreg {/complex_entity_tb/num2}
# add wave -noreg {/complex_entity_tb/operation}
# add wave -noreg {/complex_entity_tb/result}
# 4 object(s) traced.
run @20ns
# KERNEL: stopped at time: 20 ns
run @30ns
# EXECUTION:: ERROR  : Test failed
# EXECUTION:: Time: 30 ns,  Iteration: 0,  Instance: /complex_entity_tb,  Process: line__42.
# RUNTIME: Fatal Error: RUNTIME_0046 Q5.vhd (33): Incompatible ranges; left: (7 downto 0), right: (15 downto 0).
# KERNEL: Time: 30 ns,  Iteration: 1,  Instance: /complex_entity_tb/UUT,  Process: line__30.
# KERNEL: stopped at time: 30 ns
# VSIM: Error: Fatal error occurred during simulation.
acom -O3 -e 100 -work design -2002  $dsn/src/Q1.vhd $dsn/src/Q2.vhd $dsn/src/Q3.vhd $dsn/src/Q4.vhd $dsn/src/Q5.vhd $dsn/src/TestBench/convert_3x3_to_sum_TB.vhd $dsn/src/TestBench/alu_TB.vhd $dsn/src/TestBench/unary_to_binary_TB.vhd $dsn/src/TestBench/dot_product_TB.vhd $dsn/src/TestBench/complex_entity_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Package "array_3x3_pkg"
# Compile Entity "convert_3x3_to_sum"
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q2.vhd
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q3.vhd
# Compile Entity "unary_to_binary"
# Compile Architecture "arch" of Entity "unary_to_binary"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q4.vhd
# Compile Entity "dot_product"
# Compile Architecture "Behavioral" of Entity "dot_product"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q5.vhd
# Compile Package "complex_package"
# Compile Entity "complex_entity"
# Compile Architecture "Behavioral" of Entity "complex_entity"
# Warning: COMP96_0367: Q5.vhd : (33, 30): Improper array length (16). Expected length is 8.
# Warning: COMP96_0367: Q5.vhd : (34, 21): Improper array length (16). Expected length is 8.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/convert_3x3_to_sum_TB.vhd
# Compile Entity "convert_3x3_to_sum_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "convert_3x3_to_sum_tb"
# Compile Configuration "TESTBENCH_FOR_convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/alu_TB.vhd
# Compile Entity "alu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Compile Configuration "TESTBENCH_FOR_alu"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/unary_to_binary_TB.vhd
# Compile Entity "unary_to_binary_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "unary_to_binary_tb"
# Compile Configuration "TESTBENCH_FOR_unary_to_binary"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/dot_product_TB.vhd
# Compile Entity "dot_product_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "dot_product_tb"
# Compile Configuration "TESTBENCH_FOR_dot_product"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/complex_entity_TB.vhd
# Compile Entity "complex_entity_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "complex_entity_tb"
# Compile Configuration "TESTBENCH_FOR_complex_entity"
# Compile success 0 Errors 2 Warnings  Analysis time :  0.2 [s]
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+complex_entity_tb complex_entity_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5565 kB (elbread=427 elab2=4998 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\free\Desktop\term6\CAD\HW1\design\src\wave.asdb
#  3:59 PM, Thursday, March 30, 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/free/Desktop/term6/CAD/HW1/design/src/wave.asdb'.
run @10ns
# KERNEL: stopped at time: 10 ns
# add wave -noreg {/complex_entity_tb/num1}
# add wave -noreg {/complex_entity_tb/num2}
# add wave -noreg {/complex_entity_tb/operation}
# add wave -noreg {/complex_entity_tb/result}
# 4 object(s) traced.
run @20ns
# KERNEL: stopped at time: 20 ns
run @30ns
# RUNTIME: Fatal Error: RUNTIME_0046 Q5.vhd (33): Incompatible ranges; left: (7 downto 0), right: (15 downto 0).
# KERNEL: Time: 30 ns,  Iteration: 1,  Instance: /complex_entity_tb/UUT,  Process: line__30.
# KERNEL: stopped at time: 30 ns
# VSIM: Error: Fatal error occurred during simulation.
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work design -2002  $dsn/src/Q4.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q4.vhd
# Compile Package "dot_product"
# Error: COMP96_0019: Q4.vhd : (10, 1): Keyword 'end' expected.
# Error: COMP96_0015: Q4.vhd : (10, 1): ';' expected.
# Error: COMP96_0016: Q4.vhd : (10, 8): Design unit declaration expected.
# Compile Architecture "Behavioral" of Entity "dot_product"
# Error: COMP96_0753: Q4.vhd : (23, 19): Cannot find the "*" operator with operands denoted with the "[STD_ULOGIC, STD_ULOGIC]" signature.
# Error: COMP96_0077: Q4.vhd : (23, 12): Undefined type of expression. Expected type 'STD_ULOGIC'.
# Compile failure 5 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work design -2002  $dsn/src/Q4.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q4.vhd
# Compile Package "dot_product"
# Compile Entity "dot_product"
# Error: VLM_0019: Q4.vhd : (11, 1): Library cannot contain two primary units with the same names "dot_product".
# Compile Architecture "Behavioral" of Entity "dot_product"
# Error: COMP96_0056: Q4.vhd : (19, 1): Cannot find referenced entity declaration "dot_product".
# Compile failure 2 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work design -2002  $dsn/src/Q4.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q4.vhd
# Compile Package "dot_product"
# Compile Entity "dot_product"
# Error: VLM_0019: Q4.vhd : (16, 1): Library cannot contain two primary units with the same names "dot_product".
# Compile Architecture "Behavioral" of Entity "dot_product"
# Error: COMP96_0056: Q4.vhd : (24, 1): Cannot find referenced entity declaration "dot_product".
# Compile failure 2 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work design -2002  $dsn/src/Q1.vhd $dsn/src/Q2.vhd $dsn/src/Q3.vhd $dsn/src/Q4.vhd $dsn/src/Q5.vhd $dsn/src/TestBench/convert_3x3_to_sum_TB.vhd $dsn/src/TestBench/alu_TB.vhd $dsn/src/TestBench/unary_to_binary_TB.vhd $dsn/src/TestBench/dot_product_TB.vhd $dsn/src/TestBench/complex_entity_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Package "array_3x3_pkg"
# Compile Entity "convert_3x3_to_sum"
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q2.vhd
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q3.vhd
# Compile Entity "unary_to_binary"
# Compile Architecture "arch" of Entity "unary_to_binary"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q4.vhd
# Compile Package "dot_product_package"
# Compile Entity "dot_product"
# Error: VLM_0019: Q4.vhd : (16, 1): Library cannot contain two primary units with the same names "dot_product".
# Compile Architecture "Behavioral" of Entity "dot_product"
# Error: COMP96_0056: Q4.vhd : (24, 1): Cannot find referenced entity declaration "dot_product".
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q5.vhd
# Compile Package "complex_package"
# Compile Entity "complex_entity"
# Compile Architecture "Behavioral" of Entity "complex_entity"
# Warning: COMP96_0367: Q5.vhd : (33, 30): Improper array length (16). Expected length is 8.
# Warning: COMP96_0367: Q5.vhd : (34, 21): Improper array length (16). Expected length is 8.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/convert_3x3_to_sum_TB.vhd
# Compile Entity "convert_3x3_to_sum_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "convert_3x3_to_sum_tb"
# Compile Configuration "TESTBENCH_FOR_convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/alu_TB.vhd
# Compile Entity "alu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Compile Configuration "TESTBENCH_FOR_alu"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/unary_to_binary_TB.vhd
# Compile Entity "unary_to_binary_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "unary_to_binary_tb"
# Compile Configuration "TESTBENCH_FOR_unary_to_binary"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/dot_product_TB.vhd
# Compile Entity "dot_product_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "dot_product_tb"
# Warning: ELAB1_0026: TestBench/dot_product_TB.vhd : (30, 0): There is no default binding for component "dot_product". (No entity named "dot_product" was found).
# Compile Configuration "TESTBENCH_FOR_dot_product"
# Error: COMP96_0521: TestBench/dot_product_TB.vhd : (64, 15): "dot_product" is not an entity.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/complex_entity_TB.vhd
# Compile Entity "complex_entity_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "complex_entity_tb"
# Compile Configuration "TESTBENCH_FOR_complex_entity"
# Compile failure 3 Errors 3 Warnings  Analysis time :  0.2 [s]
acom -O3 -e 100 -work design -2002  $dsn/src/Q4.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q4.vhd
# Compile Package "dot_product_package"
# Compile Entity "dot_product"
# Error: VLM_0019: Q4.vhd : (16, 1): Library cannot contain two primary units with the same names "dot_product".
# Compile Architecture "Behavioral" of Entity "dot_product"
# Error: COMP96_0056: Q4.vhd : (24, 1): Cannot find referenced entity declaration "dot_product".
# Compile failure 2 Errors 0 Warnings  Analysis time :  31.0 [ms]
# open -html {C:\Aldec\Active-HDL-12-x64\IP CORE\index_vhdl.html}
acom -O3 -e 100 -work design -2002  $dsn/src/Q4.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q4.vhd
# Compile Package "dot_product_package"
# Compile Entity "dot_product"
# Error: VLM_0019: Q4.vhd : (16, 1): Library cannot contain two primary units with the same names "dot_product".
# Compile Architecture "Behavioral" of Entity "dot_product"
# Error: COMP96_0056: Q4.vhd : (24, 1): Cannot find referenced entity declaration "dot_product".
# Compile failure 2 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work design -2002  $dsn/src/Q4.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q4.vhd
# Compile Package "array_of_num_pk"
# Compile Entity "dot_product"
# Error: VLM_0019: Q4.vhd : (16, 1): Library cannot contain two primary units with the same names "dot_product".
# Compile Architecture "Behavioral" of Entity "dot_product"
# Error: COMP96_0056: Q4.vhd : (24, 1): Cannot find referenced entity declaration "dot_product".
# Compile failure 2 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work design -2002  $dsn/src/Q4.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q4.vhd
# Compile Package "array_of_num_pkg"
# Compile Entity "dot_product"
# Error: VLM_0019: Q4.vhd : (16, 1): Library cannot contain two primary units with the same names "dot_product".
# Compile Architecture "Behavioral" of Entity "dot_product"
# Error: COMP96_0056: Q4.vhd : (24, 1): Cannot find referenced entity declaration "dot_product".
# Compile failure 2 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work design -2002  $dsn/src/Q4.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q4.vhd
# Compile Package "array_of_num_pkg"
# Compile Entity "dot_product"
# Error: VLM_0019: Q4.vhd : (16, 1): Library cannot contain two primary units with the same names "dot_product".
# Compile Architecture "Behavioral" of Entity "dot_product"
# Error: COMP96_0056: Q4.vhd : (24, 1): Cannot find referenced entity declaration "dot_product".
# Compile failure 2 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work design -2002  $dsn/src/Q4.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q4.vhd
# Compile Package "array_of_num_pkg"
# Compile Entity "dot_p"
# Compile Architecture "Behavioral" of Entity "dot_p"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work design -2002  $dsn/src/TestBench/dot_p_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/dot_p_TB.vhd
# Compile Entity "dot_p_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "dot_p_tb"
# Compile Configuration "TESTBENCH_FOR_dot_p"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
asim -O5 +access +r +m+complex_entity_tb complex_entity_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5565 kB (elbread=427 elab2=4998 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\free\Desktop\term6\CAD\HW1\design\src\wave.asdb
#  4:23 PM, Thursday, March 30, 2023
#  Simulation has been initialized
run @10ns
# KERNEL: stopped at time: 10 ns
# add wave -noreg {/complex_entity_tb/num1}
# add wave -noreg {/complex_entity_tb/num2}
# add wave -noreg {/complex_entity_tb/operation}
# add wave -noreg {/complex_entity_tb/result}
# 4 object(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/free/Desktop/term6/CAD/HW1/design/src/wave.asdb'.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+dot_p_tb dot_p_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5562 kB (elbread=427 elab2=4996 kernel=138 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\free\Desktop\term6\CAD\HW1\design\src\wave.asdb
#  4:23 PM, Thursday, March 30, 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/free/Desktop/term6/CAD/HW1/design/src/wave.asdb'.
run @10ns
# RUNTIME: Fatal Error: RUNTIME_0067 Q4.vhd (28): Value 131072 out of range (-1024 to 1023).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /dot_p_tb/UUT,  Process: line__26.
# KERNEL: Stopped at time 0 ps + 0.
# VSIM: Error: Fatal error occurred during simulation.
# add wave -noreg {/dot_p_tb/a}
# add wave -noreg {/dot_p_tb/b}
# add wave -noreg {/dot_p_tb/c}
# 3 object(s) traced.
run @10ns
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+dot_p_tb dot_p_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5562 kB (elbread=427 elab2=4996 kernel=138 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\free\Desktop\term6\CAD\HW1\design\src\wave.asdb
#  4:25 PM, Thursday, March 30, 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/free/Desktop/term6/CAD/HW1/design/src/wave.asdb'.
run @10ns
# RUNTIME: Fatal Error: RUNTIME_0067 Q4.vhd (28): Value 131072 out of range (-1024 to 1023).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /dot_p_tb/UUT,  Process: line__26.
# KERNEL: Stopped at time 0 ps + 0.
# VSIM: Error: Fatal error occurred during simulation.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+dot_p_tb dot_p_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5562 kB (elbread=427 elab2=4996 kernel=138 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\free\Desktop\term6\CAD\HW1\design\src\wave.asdb
#  4:25 PM, Thursday, March 30, 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/free/Desktop/term6/CAD/HW1/design/src/wave.asdb'.
run @10ns
# RUNTIME: Fatal Error: RUNTIME_0067 Q4.vhd (28): Value 131072 out of range (-1024 to 1023).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /dot_p_tb/UUT,  Process: line__26.
# KERNEL: Stopped at time 0 ps + 0.
# VSIM: Error: Fatal error occurred during simulation.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+testbench_for_dot_p testbench_for_dot_p
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5562 kB (elbread=427 elab2=4996 kernel=138 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\free\Desktop\term6\CAD\HW1\design\src\wave.asdb
#  4:26 PM, Thursday, March 30, 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/free/Desktop/term6/CAD/HW1/design/src/wave.asdb'.
run @10ns
# RUNTIME: Fatal Error: RUNTIME_0067 Q4.vhd (28): Value 131072 out of range (-1024 to 1023).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /dot_p_tb/UUT,  Process: line__26.
# KERNEL: Stopped at time 0 ps + 0.
# VSIM: Error: Fatal error occurred during simulation.
acom -O3 -e 100 -work design -2002  $dsn/src/TestBench/dot_p_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/dot_p_TB.vhd
# Compile Entity "dot_p_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "dot_p_tb"
# Compile Configuration "TESTBENCH_FOR_dot_p"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
endsim
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+dot_p_tb dot_p_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5562 kB (elbread=427 elab2=4996 kernel=138 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\free\Desktop\term6\CAD\HW1\design\src\wave.asdb
#  4:28 PM, Thursday, March 30, 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/free/Desktop/term6/CAD/HW1/design/src/wave.asdb'.
run @10ns
# RUNTIME: Fatal Error: RUNTIME_0067 Q4.vhd (28): Value 131072 out of range (-1024 to 1023).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /dot_p_tb/UUT,  Process: line__26.
# KERNEL: Stopped at time 0 ps + 0.
# VSIM: Error: Fatal error occurred during simulation.
run 10 ns
run @10ns
# add wave -noreg {/dot_p_tb/a}
# add wave -noreg {/dot_p_tb/b}
# add wave -noreg {/dot_p_tb/c}
# 3 object(s) traced.
run @10ns
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+dot_p_tb dot_p_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5562 kB (elbread=427 elab2=4996 kernel=138 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\free\Desktop\term6\CAD\HW1\design\src\wave.asdb
#  4:29 PM, Thursday, March 30, 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/free/Desktop/term6/CAD/HW1/design/src/wave.asdb'.
run @10ns
# RUNTIME: Fatal Error: RUNTIME_0067 Q4.vhd (28): Value 131072 out of range (-1024 to 1023).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /dot_p_tb/UUT,  Process: line__26.
# KERNEL: Stopped at time 0 ps + 0.
# VSIM: Error: Fatal error occurred during simulation.
acom -O3 -e 100 -work design -2002  $dsn/src/TestBench/dot_p_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/dot_p_TB.vhd
# Compile Entity "dot_p_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "dot_p_tb"
# Compile Configuration "TESTBENCH_FOR_dot_p"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
run 10 ns
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+dot_p_tb dot_p_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5562 kB (elbread=427 elab2=4996 kernel=138 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\free\Desktop\term6\CAD\HW1\design\src\wave.asdb
#  4:29 PM, Thursday, March 30, 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/free/Desktop/term6/CAD/HW1/design/src/wave.asdb'.
run @10ns
# RUNTIME: Fatal Error: RUNTIME_0067 Q4.vhd (28): Value 131072 out of range (-1024 to 1023).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /dot_p_tb/UUT,  Process: line__26.
# KERNEL: Stopped at time 0 ps + 0.
# VSIM: Error: Fatal error occurred during simulation.
acom -O3 -e 100 -work design -2002  $dsn/src/Q4.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q4.vhd
# Compile Package "array_of_num_pkg"
# Compile Entity "dot_p"
# Compile Architecture "Behavioral" of Entity "dot_p"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work design -2002  $dsn/src/TestBench/dot_p_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/dot_p_TB.vhd
# Compile Entity "dot_p_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "dot_p_tb"
# Compile Configuration "TESTBENCH_FOR_dot_p"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+dot_p_tb dot_p_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5562 kB (elbread=427 elab2=4996 kernel=138 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\free\Desktop\term6\CAD\HW1\design\src\wave.asdb
#  4:30 PM, Thursday, March 30, 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/free/Desktop/term6/CAD/HW1/design/src/wave.asdb'.
run @10ns
# KERNEL: stopped at time: 10 ns
run @20ns
# KERNEL: stopped at time: 20 ns
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+dot_p_tb dot_p_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5562 kB (elbread=427 elab2=4996 kernel=138 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\free\Desktop\term6\CAD\HW1\design\src\wave.asdb
#  4:31 PM, Thursday, March 30, 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/free/Desktop/term6/CAD/HW1/design/src/wave.asdb'.
run @10ns
# KERNEL: stopped at time: 10 ns
# add wave -noreg {/dot_p_tb/a}
# add wave -noreg {/dot_p_tb/b}
# add wave -noreg {/dot_p_tb/c}
# 3 object(s) traced.
run @20ns
# KERNEL: stopped at time: 20 ns
run @30ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -O3 -e 100 -work design -2002  $dsn/src/Q4.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q4.vhd
# Compile Package "array_of_num_pkg"
# Compile Entity "dot_p"
# Compile Architecture "Behavioral" of Entity "dot_p"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
acom -O3 -e 100 -work design -2002  $dsn/src/TestBench/dot_p_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/dot_p_TB.vhd
# Compile Entity "dot_p_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "dot_p_tb"
# Compile Configuration "TESTBENCH_FOR_dot_p"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
endsim
# VSIM: Simulation has finished.
