 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 10
        -input_pins
        -nets
        -group REGOUT
        -max_paths 500
        -transition_time
        -capacitance
Design : bp_softcore
Version: M-2016.12-SP5-3
Date   : Sat Mar 14 14:49:37 2020
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: TYPICAL   Library: saed90nm_typ

Information: Percent of Arnoldi-based delays = 29.55%

  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4140     0.4140
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/CLK (DFFX1)   0.1858   0.0000   0.4140 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/Q (DFFX1)   0.2033   0.3040 @   0.7180 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (net)    16  73.3113   0.0000   0.7180 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.7180 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (net)   73.3113              0.0000     0.7180 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (bp_be_pipe_mem_02_0)        0.0000     0.7180 f
  core/be/be_calculator/csr_cmd_o[73] (net)            73.3113              0.0000     0.7180 f
  core/be/be_calculator/csr_cmd_o[73] (bp_be_calculator_top_02_0)           0.0000     0.7180 f
  core/be/csr_cmd[73] (net)                            73.3113              0.0000     0.7180 f
  core/be/be_mem/csr_cmd_i[73] (bp_be_mem_top_02_0)                         0.0000     0.7180 f
  core/be/be_mem/csr_cmd_i[73] (net)                   73.3113              0.0000     0.7180 f
  core/be/be_mem/csr/csr_cmd_i[73] (bp_be_csr_02_0)                         0.0000     0.7180 f
  core/be/be_mem/csr/csr_cmd_i[73] (net)               73.3113              0.0000     0.7180 f
  core/be/be_mem/csr/icc_place116/INP (INVX1)                     0.2040    0.0061 @   0.7241 f
  core/be/be_mem/csr/icc_place116/ZN (INVX1)                      0.2001    0.1222     0.8463 r
  core/be/be_mem/csr/n1152 (net)               12      50.2757              0.0000     0.8463 r
  core/be/be_mem/csr/U50/IN1 (NOR2X0)                             0.2001    0.0003 &   0.8466 r
  core/be/be_mem/csr/U50/QN (NOR2X0)                              0.1466    0.1087     0.9554 f
  core/be/be_mem/csr/n195 (net)                 3      15.3007              0.0000     0.9554 f
  core/be/be_mem/csr/U90/IN1 (NAND2X1)                            0.1466    0.0058 &   0.9612 f
  core/be/be_mem/csr/U90/QN (NAND2X1)                             0.0746    0.0439     1.0051 r
  core/be/be_mem/csr/n38 (net)                  1       5.2472              0.0000     1.0051 r
  core/be/be_mem/csr/U91/IN2 (NOR2X2)                             0.0746    0.0000 &   1.0051 r
  core/be/be_mem/csr/U91/QN (NOR2X2)                              0.0569    0.0436     1.0487 f
  core/be/be_mem/csr/n53 (net)                  3      10.0376              0.0000     1.0487 f
  core/be/be_mem/csr/U106/IN1 (NAND2X1)                           0.0569    0.0001 &   1.0488 f
  core/be/be_mem/csr/U106/QN (NAND2X1)                            0.0652    0.0390     1.0878 r
  core/be/be_mem/csr/n51 (net)                  2       7.6248              0.0000     1.0878 r
  core/be/be_mem/csr/U107/IN1 (NOR2X0)                            0.0652    0.0000 &   1.0878 r
  core/be/be_mem/csr/U107/QN (NOR2X0)                             0.1027    0.0475     1.1353 f
  core/be/be_mem/csr/n1455 (net)                1       5.4520              0.0000     1.1353 f
  core/be/be_mem/csr/icc_place146/INP (NBUFFX4)                   0.1027    0.0068 &   1.1421 f
  core/be/be_mem/csr/icc_place146/Z (NBUFFX4)                     0.1573    0.1524 @   1.2945 f
  core/be/be_mem/csr/n1593 (net)               43     168.4027              0.0000     1.2945 f
  core/be/be_mem/csr/icc_place147/INP (INVX0)                     0.1582    0.0053 @   1.2998 f
  core/be/be_mem/csr/icc_place147/ZN (INVX0)                      0.1003    0.0609     1.3607 r
  core/be/be_mem/csr/n1594 (net)                3       8.5024              0.0000     1.3607 r
  core/be/be_mem/csr/U1196/IN1 (NAND2X0)                          0.1003    0.0000 &   1.3607 r
  core/be/be_mem/csr/U1196/QN (NAND2X0)                           0.0981    0.0544     1.4151 f
  core/be/be_mem/csr/n916 (net)                 1       4.2628              0.0000     1.4151 f
  core/be/be_mem/csr/U1197/IN1 (NOR2X0)                           0.0981    0.0000 &   1.4151 f
  core/be/be_mem/csr/U1197/QN (NOR2X0)                            0.0826    0.0434     1.4585 r
  core/be/be_mem/csr/n917 (net)                 1       3.7030              0.0000     1.4585 r
  core/be/be_mem/csr/U1198/IN2 (NAND2X1)                          0.0826    0.0000 &   1.4585 r
  core/be/be_mem/csr/U1198/QN (NAND2X1)                           0.0844    0.0476     1.5061 f
  core/be/be_mem/csr/n1116 (net)                2      10.2275              0.0000     1.5061 f
  core/be/be_mem/csr/U1201/IN1 (NOR2X1)                           0.0844    0.0002 &   1.5063 f
  core/be/be_mem/csr/U1201/QN (NOR2X1)                            0.0797    0.0449     1.5512 r
  core/be/be_mem/csr/n923 (net)                 1       6.9143              0.0000     1.5512 r
  core/be/be_mem/csr/U1206/IN1 (NAND2X2)                          0.0797    0.0000 &   1.5512 r
  core/be/be_mem/csr/U1206/QN (NAND2X2)                           0.0607    0.0418     1.5931 f
  core/be/be_mem/csr/n1332 (net)                4      15.6324              0.0000     1.5931 f
  core/be/be_mem/csr/U1690/INP (INVX1)                            0.0607    0.0001 &   1.5932 f
  core/be/be_mem/csr/U1690/ZN (INVX1)                             0.0331    0.0200     1.6132 r
  core/be/be_mem/csr/n1275 (net)                1       3.1321              0.0000     1.6132 r
  core/be/be_mem/csr/U1693/IN1 (NAND4X0)                          0.0331    0.0000 &   1.6132 r
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.0899    0.0356     1.6487 f
  core/be/be_mem/csr/n1278 (net)                1       4.0573              0.0000     1.6487 f
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.0899    0.0016 &   1.6504 f
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.0852    0.0487     1.6991 r
  core/be/be_mem/csr/n1280 (net)                1       5.5517              0.0000     1.6991 r
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.0852    0.0001 &   1.6991 r
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0577    0.0392     1.7384 f
  core/be/be_mem/csr/n1285 (net)                1       5.2579              0.0000     1.7384 f
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0577    0.0000 &   1.7384 f
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0605    0.0300     1.7684 r
  core/be/be_mem/csr/n1287 (net)                1       3.9392              0.0000     1.7684 r
  core/be/be_mem/csr/U1699/IN1 (NAND2X1)                          0.0605    0.0000 &   1.7685 r
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0571    0.0300     1.7985 f
  core/be/be_mem/csr/n1295 (net)                1       3.0304              0.0000     1.7985 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0571    0.0000 &   1.7985 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0306    0.1001     1.8986 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       3.8767              0.0000     1.8986 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.8986 r
  core/be/be_mem/csr_illegal_instr_lo (net)             3.8767              0.0000     1.8986 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0306    0.0000 &   1.8986 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.0634    0.0345     1.9331 f
  core/be/be_mem/n8 (net)                       1       7.2111              0.0000     1.9331 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.0634    0.0000 &   1.9331 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0898    0.0482     1.9813 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  25.7648   0.0000   1.9813 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     1.9813 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    25.7648              0.0000     1.9813 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   1.9813 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   25.7648              0.0000     1.9813 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   1.9813 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  25.7648             0.0000     1.9813 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   1.9813 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  25.7648   0.0000   1.9813 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0898   0.0031 &   1.9844 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0509   0.0733   2.0577 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.6171   0.0000   2.0577 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0509   0.0001 &   2.0578 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0499   0.0725   2.1303 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3   9.1852   0.0000   2.1303 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0499   0.0001 &   2.1303 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0459   0.0716   2.2020 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   8.7691   0.0000   2.2020 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0459   0.0000 &   2.2020 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0385   0.0662   2.2682 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.0594   0.0000   2.2682 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0385   0.0000 &   2.2682 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0489   0.0704   2.3386 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3   9.9581   0.0000   2.3386 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0489   0.0000 &   2.3386 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0457   0.0713   2.4099 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.7142   0.0000   2.4099 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0457   0.0000 &   2.4100 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0405   0.0663   2.4762 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   6.1328   0.0000   2.4762 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0405   0.0000 &   2.4763 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0532   0.0732   2.5495 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3  11.5454   0.0000   2.5495 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0532   0.0001 &   2.5496 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0462   0.0726   2.6222 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.8841   0.0000   2.6222 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/INP (NBUFFX2)   0.0462   0.0000 &   2.6222 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/Z (NBUFFX2)   0.0297   0.0561   2.6783 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (net)     2   6.7514   0.0000   2.6783 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6783 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[13] (net)   6.7514      0.0000     2.6783 r
  core/be/be_mem/csr/mcause_exception_enc/a/U13/INP (INVX0)       0.0297    0.0000 &   2.6783 r
  core/be/be_mem/csr/mcause_exception_enc/a/U13/ZN (INVX0)        0.0404    0.0304     2.7087 f
  core/be/be_mem/csr/mcause_exception_enc/a/n1 (net)     1   5.3547         0.0000     2.7087 f
  core/be/be_mem/csr/mcause_exception_enc/a/U14/IN2 (NOR2X2)      0.0404    0.0000 &   2.7088 f
  core/be/be_mem/csr/mcause_exception_enc/a/U14/QN (NOR2X2)       0.0430    0.0258     2.7346 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[13] (net)     1   3.3291      0.0000     2.7346 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[13] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7346 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[13] (net)   3.3291         0.0000     2.7346 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[13] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7346 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[13] (net)   3.3291            0.0000     2.7346 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[5] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7346 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[5] (net)   3.3291   0.0000   2.7346 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7346 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[1] (net)   3.3291   0.0000   2.7346 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/i[1] (bsg_encode_one_hot_width_p2_83)   0.0000   2.7346 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/i[1] (net)   3.3291   0.0000   2.7346 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/i[0] (bsg_encode_one_hot_width_p1_160)   0.0000   2.7346 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/i[0] (net)   3.3291   0.0000   2.7346 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/U3/INP (NBUFFX2)   0.0430   0.0000 &   2.7346 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/U3/Z (NBUFFX2)   0.0296   0.0554   2.7900 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/v_o (net)     2   6.8351   0.0000   2.7900 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/v_o (bsg_encode_one_hot_width_p1_160)   0.0000   2.7900 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/addr_o[0] (net)   6.8351   0.0000   2.7900 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/U1/IN1 (OR2X1)   0.0296   0.0000 &   2.7900 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/U1/Q (OR2X1)   0.0346   0.0509   2.8409 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/v_o (net)     1   4.6561   0.0000   2.8409 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p2_83)   0.0000   2.8409 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_vs_0_ (net)   4.6561   0.0000   2.8409 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN2 (OR2X1)   0.0346   0.0007 &   2.8416 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0436   0.0666   2.9081 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   7.9930   0.0000   2.9081 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.9081 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   7.9930   0.0000   2.9081 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0436   0.0000 &   2.9082 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0534   0.0741   2.9823 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  21.2092   0.0000   2.9823 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9823 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  21.2092        0.0000     2.9823 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0534    0.0004 &   2.9827 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0400    0.0600     3.0427 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   6.6311        0.0000     3.0427 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0427 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     6.6311              0.0000     3.0427 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0427 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         6.6311              0.0000     3.0427 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0400    0.0009 &   3.0436 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1760    0.0593     3.1029 f
  core/be/be_mem/csr/n1115 (net)                4      13.3308              0.0000     3.1029 f
  core/be/be_mem/csr/U1250/INP (INVX1)                            0.1760    0.0001 &   3.1030 f
  core/be/be_mem/csr/U1250/ZN (INVX1)                             0.0936    0.0550     3.1580 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      14.3348              0.0000     3.1580 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X1)                           0.0936    0.0002 &   3.1582 r
  core/be/be_mem/csr/U1251/QN (NOR2X1)                            0.1071    0.0526     3.2108 f
  core/be/be_mem/csr/n1202 (net)                3       7.7046              0.0000     3.2108 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1071    0.0000 &   3.2108 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.3914    0.2615 @   3.4724 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40     232.0343              0.0000     3.4724 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.4724 f
  core/be/be_mem/trap_pkt_o[2] (net)                  232.0343              0.0000     3.4724 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.4724 f
  core/be/n11 (net)                                   232.0343              0.0000     3.4724 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.4724 f
  core/be/be_checker/trap_pkt_i[2] (net)              232.0343              0.0000     3.4724 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.4724 f
  core/be/be_checker/director/trap_pkt_i[2] (net)     232.0343              0.0000     3.4724 f
  core/be/be_checker/director/U11/IN1 (OR3X2)                     0.3916    0.0008 @   3.4732 f
  core/be/be_checker/director/U11/Q (OR3X2)                       0.0874    0.1493     3.6225 f
  core/be/be_checker/director/n188 (net)        4      41.0708              0.0000     3.6225 f
  core/be/be_checker/director/U161/IN1 (NAND2X4)                  0.0874    0.0005 &   3.6230 f
  core/be/be_checker/director/U161/QN (NAND2X4)                   0.1513    0.0407 @   3.6638 r
  core/be/be_checker/director/n4 (net)          4      30.9204              0.0000     3.6638 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.1513    0.0120 @   3.6757 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.2265    0.2058 @   3.8815 f
  core/be/be_checker/director/flush_o (net)     7      68.6713              0.0000     3.8815 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.8815 f
  core/be/be_checker/flush_o (net)                     68.6713              0.0000     3.8815 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.8815 f
  core/be/flush (net)                                  68.6713              0.0000     3.8815 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.8815 f
  core/be/be_calculator/flush_i (net)                  68.6713              0.0000     3.8815 f
  core/be/be_calculator/U21/IN1 (OR2X1)                           0.2266    0.0033 @   3.8849 f
  core/be/be_calculator/U21/Q (OR2X1)                             0.1336    0.1342 @   4.0190 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  45.1722       0.0000     4.0190 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0190 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      45.1722              0.0000     4.0190 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X4)                0.1337    0.0063 @   4.0253 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X4)                 0.1904    0.0875 @   4.1128 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  56.8881           0.0000     4.1128 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.1128 r
  core/be/be_calculator/mmu_cmd_v_o (net)              56.8881              0.0000     4.1128 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.1128 r
  core/be/mmu_cmd_v (net)                              56.8881              0.0000     4.1128 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.1128 r
  core/be/be_mem/mmu_cmd_v_i (net)                     56.8881              0.0000     4.1128 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1914    0.0193 @   4.1322 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.0871    0.1338     4.2660 r
  core/be/be_mem/dcache_pkt_v (net)             2      19.2091              0.0000     4.2660 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.2660 r
  core/be/be_mem/dcache/v_i (net)                      19.2091              0.0000     4.2660 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X0)                        0.0871    0.0008 &   4.2668 r
  core/be/be_mem/dcache/U137/QN (NAND3X0)                         0.3039    0.1648     4.4316 f
  core/be/be_mem/dcache/n664 (net)              9      48.1561              0.0000     4.4316 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X0)                         0.3039    0.0032 &   4.4347 f
  core/be/be_mem/dcache/U138/QN (NOR2X0)                          0.3055    0.1626     4.5974 r
  core/be/be_mem/dcache/n734 (net)             10      30.5245              0.0000     4.5974 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.3055    0.0007 &   4.5980 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.3335    0.2360     4.8340 f
  core/be/be_mem/dcache/n733 (net)             13      45.5984              0.0000     4.8340 f
  core/be/be_mem/dcache/icc_place152/INP (INVX0)                  0.3335    0.0001 &   4.8341 f
  core/be/be_mem/dcache/icc_place152/ZN (INVX0)                   0.1066    0.0523     4.8864 r
  core/be/be_mem/dcache/n851 (net)              1       3.8967              0.0000     4.8864 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.1066    0.0000 &   4.8864 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1767    0.1013     4.9877 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  13.3939           0.0000     4.9877 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.9877 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            13.3939              0.0000     4.9877 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.9877 f
  core/be/data_mem_pkt_ready_o (net)                   13.3939              0.0000     4.9877 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.9877 f
  core/data_mem_pkt_ready_o[1] (net)                   13.3939              0.0000     4.9877 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.9877 f
  data_mem_pkt_ready_lo[1] (net)                       13.3939              0.0000     4.9877 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.9877 f
  uce_1__uce/data_mem_pkt_ready_i (net)                13.3939              0.0000     4.9877 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1767    0.0117 &   4.9994 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1994    0.0793     5.0787 r
  uce_1__uce/n19 (net)                          2       6.5358              0.0000     5.0787 r
  uce_1__uce/U52/INP (INVX0)                                      0.1994    0.0098 &   5.0885 r
  uce_1__uce/U52/ZN (INVX0)                                       0.1053    0.0718     5.1603 f
  uce_1__uce/n36 (net)                          4       9.5977              0.0000     5.1603 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1053    0.0000 &   5.1603 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0573    0.1048     5.2651 f
  uce_1__uce/cache_req_complete_o (net)         2       7.7756              0.0000     5.2651 f
  uce_1__uce/U72/INP (INVX0)                                      0.0573    0.0000 &   5.2652 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0507    0.0322     5.2973 r
  uce_1__uce/n106 (net)                         2       4.3253              0.0000     5.2973 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0507    0.0000 &   5.2973 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2582    0.2022 @   5.4996 f
  uce_1__uce/mem_resp_yumi_o (net)              3      93.1822              0.0000     5.4996 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.4996 f
  mem_resp_yumi_lo[1] (net)                            93.1822              0.0000     5.4996 f
  U3127/IN4 (OA221X1)                                             0.2629    0.0329 @   5.5325 f
  U3127/Q (OA221X1)                                               0.0616    0.1262     5.6587 f
  mem_resp_yumi_o (net)                         1       7.4549              0.0000     5.6587 f
  mem_resp_yumi_o (out)                                           0.0616    0.0102 &   5.6689 f
  data arrival time                                                                    5.6689

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6689
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2311


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4140     0.4140
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/CLK (DFFX1)   0.1858   0.0000   0.4140 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/Q (DFFX1)   0.2033   0.3040 @   0.7180 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (net)    16  73.3113   0.0000   0.7180 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.7180 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (net)   73.3113              0.0000     0.7180 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (bp_be_pipe_mem_02_0)        0.0000     0.7180 f
  core/be/be_calculator/csr_cmd_o[73] (net)            73.3113              0.0000     0.7180 f
  core/be/be_calculator/csr_cmd_o[73] (bp_be_calculator_top_02_0)           0.0000     0.7180 f
  core/be/csr_cmd[73] (net)                            73.3113              0.0000     0.7180 f
  core/be/be_mem/csr_cmd_i[73] (bp_be_mem_top_02_0)                         0.0000     0.7180 f
  core/be/be_mem/csr_cmd_i[73] (net)                   73.3113              0.0000     0.7180 f
  core/be/be_mem/csr/csr_cmd_i[73] (bp_be_csr_02_0)                         0.0000     0.7180 f
  core/be/be_mem/csr/csr_cmd_i[73] (net)               73.3113              0.0000     0.7180 f
  core/be/be_mem/csr/icc_place116/INP (INVX1)                     0.2040    0.0061 @   0.7241 f
  core/be/be_mem/csr/icc_place116/ZN (INVX1)                      0.2001    0.1222     0.8463 r
  core/be/be_mem/csr/n1152 (net)               12      50.2757              0.0000     0.8463 r
  core/be/be_mem/csr/U50/IN1 (NOR2X0)                             0.2001    0.0003 &   0.8466 r
  core/be/be_mem/csr/U50/QN (NOR2X0)                              0.1466    0.1087     0.9554 f
  core/be/be_mem/csr/n195 (net)                 3      15.3007              0.0000     0.9554 f
  core/be/be_mem/csr/U90/IN1 (NAND2X1)                            0.1466    0.0058 &   0.9612 f
  core/be/be_mem/csr/U90/QN (NAND2X1)                             0.0746    0.0439     1.0051 r
  core/be/be_mem/csr/n38 (net)                  1       5.2472              0.0000     1.0051 r
  core/be/be_mem/csr/U91/IN2 (NOR2X2)                             0.0746    0.0000 &   1.0051 r
  core/be/be_mem/csr/U91/QN (NOR2X2)                              0.0569    0.0436     1.0487 f
  core/be/be_mem/csr/n53 (net)                  3      10.0376              0.0000     1.0487 f
  core/be/be_mem/csr/U106/IN1 (NAND2X1)                           0.0569    0.0001 &   1.0488 f
  core/be/be_mem/csr/U106/QN (NAND2X1)                            0.0652    0.0390     1.0878 r
  core/be/be_mem/csr/n51 (net)                  2       7.6248              0.0000     1.0878 r
  core/be/be_mem/csr/U107/IN1 (NOR2X0)                            0.0652    0.0000 &   1.0878 r
  core/be/be_mem/csr/U107/QN (NOR2X0)                             0.1027    0.0475     1.1353 f
  core/be/be_mem/csr/n1455 (net)                1       5.4520              0.0000     1.1353 f
  core/be/be_mem/csr/icc_place146/INP (NBUFFX4)                   0.1027    0.0068 &   1.1421 f
  core/be/be_mem/csr/icc_place146/Z (NBUFFX4)                     0.1573    0.1524 @   1.2945 f
  core/be/be_mem/csr/n1593 (net)               43     168.4027              0.0000     1.2945 f
  core/be/be_mem/csr/icc_place147/INP (INVX0)                     0.1582    0.0053 @   1.2998 f
  core/be/be_mem/csr/icc_place147/ZN (INVX0)                      0.1003    0.0609     1.3607 r
  core/be/be_mem/csr/n1594 (net)                3       8.5024              0.0000     1.3607 r
  core/be/be_mem/csr/U1196/IN1 (NAND2X0)                          0.1003    0.0000 &   1.3607 r
  core/be/be_mem/csr/U1196/QN (NAND2X0)                           0.0981    0.0544     1.4151 f
  core/be/be_mem/csr/n916 (net)                 1       4.2628              0.0000     1.4151 f
  core/be/be_mem/csr/U1197/IN1 (NOR2X0)                           0.0981    0.0000 &   1.4151 f
  core/be/be_mem/csr/U1197/QN (NOR2X0)                            0.0826    0.0434     1.4585 r
  core/be/be_mem/csr/n917 (net)                 1       3.7030              0.0000     1.4585 r
  core/be/be_mem/csr/U1198/IN2 (NAND2X1)                          0.0826    0.0000 &   1.4585 r
  core/be/be_mem/csr/U1198/QN (NAND2X1)                           0.0844    0.0476     1.5061 f
  core/be/be_mem/csr/n1116 (net)                2      10.2275              0.0000     1.5061 f
  core/be/be_mem/csr/U1201/IN1 (NOR2X1)                           0.0844    0.0002 &   1.5063 f
  core/be/be_mem/csr/U1201/QN (NOR2X1)                            0.0797    0.0449     1.5512 r
  core/be/be_mem/csr/n923 (net)                 1       6.9143              0.0000     1.5512 r
  core/be/be_mem/csr/U1206/IN1 (NAND2X2)                          0.0797    0.0000 &   1.5512 r
  core/be/be_mem/csr/U1206/QN (NAND2X2)                           0.0607    0.0418     1.5931 f
  core/be/be_mem/csr/n1332 (net)                4      15.6324              0.0000     1.5931 f
  core/be/be_mem/csr/U1690/INP (INVX1)                            0.0607    0.0001 &   1.5932 f
  core/be/be_mem/csr/U1690/ZN (INVX1)                             0.0331    0.0200     1.6132 r
  core/be/be_mem/csr/n1275 (net)                1       3.1321              0.0000     1.6132 r
  core/be/be_mem/csr/U1693/IN1 (NAND4X0)                          0.0331    0.0000 &   1.6132 r
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.0899    0.0356     1.6487 f
  core/be/be_mem/csr/n1278 (net)                1       4.0573              0.0000     1.6487 f
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.0899    0.0016 &   1.6504 f
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.0852    0.0487     1.6991 r
  core/be/be_mem/csr/n1280 (net)                1       5.5517              0.0000     1.6991 r
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.0852    0.0001 &   1.6991 r
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0577    0.0392     1.7384 f
  core/be/be_mem/csr/n1285 (net)                1       5.2579              0.0000     1.7384 f
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0577    0.0000 &   1.7384 f
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0605    0.0300     1.7684 r
  core/be/be_mem/csr/n1287 (net)                1       3.9392              0.0000     1.7684 r
  core/be/be_mem/csr/U1699/IN1 (NAND2X1)                          0.0605    0.0000 &   1.7685 r
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0571    0.0300     1.7985 f
  core/be/be_mem/csr/n1295 (net)                1       3.0304              0.0000     1.7985 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0571    0.0000 &   1.7985 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0306    0.1001     1.8986 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       3.8767              0.0000     1.8986 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.8986 r
  core/be/be_mem/csr_illegal_instr_lo (net)             3.8767              0.0000     1.8986 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0306    0.0000 &   1.8986 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.0634    0.0345     1.9331 f
  core/be/be_mem/n8 (net)                       1       7.2111              0.0000     1.9331 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.0634    0.0000 &   1.9331 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0898    0.0482     1.9813 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  25.7648   0.0000   1.9813 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     1.9813 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    25.7648              0.0000     1.9813 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   1.9813 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   25.7648              0.0000     1.9813 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   1.9813 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  25.7648             0.0000     1.9813 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   1.9813 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  25.7648   0.0000   1.9813 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0898   0.0031 &   1.9844 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0509   0.0733   2.0577 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.6171   0.0000   2.0577 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0509   0.0001 &   2.0578 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0499   0.0725   2.1303 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3   9.1852   0.0000   2.1303 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0499   0.0001 &   2.1303 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0459   0.0716   2.2020 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   8.7691   0.0000   2.2020 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0459   0.0000 &   2.2020 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0385   0.0662   2.2682 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.0594   0.0000   2.2682 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0385   0.0000 &   2.2682 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0489   0.0704   2.3386 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3   9.9581   0.0000   2.3386 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0489   0.0000 &   2.3386 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0457   0.0713   2.4099 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.7142   0.0000   2.4099 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0457   0.0000 &   2.4100 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0405   0.0663   2.4762 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   6.1328   0.0000   2.4762 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0405   0.0000 &   2.4763 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0532   0.0732   2.5495 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3  11.5454   0.0000   2.5495 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0532   0.0001 &   2.5496 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0462   0.0726   2.6222 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.8841   0.0000   2.6222 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/IN2 (OR2X1)   0.0462   0.0000 &   2.6222 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/Q (OR2X1)   0.0298   0.0605   2.6827 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (net)     1   2.8094   0.0000   2.6827 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6827 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[15] (net)   2.8094      0.0000     2.6827 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/IN1 (AND2X1)      0.0298    0.0000 &   2.6828 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/Q (AND2X1)        0.0333    0.0544     2.7371 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (net)     1   3.5202      0.0000     2.7371 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7371 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[15] (net)   3.5202         0.0000     2.7371 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7371 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (net)   3.5202            0.0000     2.7371 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7371 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (net)   3.5202   0.0000   2.7371 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7371 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (net)   3.5202   0.0000   2.7371 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p2_82)   0.0000   2.7371 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (net)   3.5202   0.0000   2.7371 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p1_158)   0.0000   2.7371 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (net)   3.5202   0.0000   2.7371 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/INP (NBUFFX2)   0.0333   0.0008 &   2.7380 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/Z (NBUFFX2)   0.0292   0.0528   2.7908 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (net)     2   6.7938   0.0000   2.7908 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p1_158)   0.0000   2.7908 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/addr_o[0] (net)   6.7938   0.0000   2.7908 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0292   0.0000 &   2.7908 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0417   0.0552   2.8460 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.2523   0.0000   2.8460 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.8460 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)   7.2523   0.0000   2.8460 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0417   0.0000 &   2.8461 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0436   0.0593   2.9054 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   7.9930   0.0000   2.9054 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.9054 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   7.9930   0.0000   2.9054 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0436   0.0000 &   2.9055 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0534   0.0741   2.9796 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  21.2092   0.0000   2.9796 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9796 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  21.2092        0.0000     2.9796 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0534    0.0004 &   2.9800 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0400    0.0600     3.0400 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   6.6311        0.0000     3.0400 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0400 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     6.6311              0.0000     3.0400 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0400 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         6.6311              0.0000     3.0400 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0400    0.0009 &   3.0409 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1760    0.0593     3.1002 f
  core/be/be_mem/csr/n1115 (net)                4      13.3308              0.0000     3.1002 f
  core/be/be_mem/csr/U1250/INP (INVX1)                            0.1760    0.0001 &   3.1003 f
  core/be/be_mem/csr/U1250/ZN (INVX1)                             0.0936    0.0550     3.1553 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      14.3348              0.0000     3.1553 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X1)                           0.0936    0.0002 &   3.1555 r
  core/be/be_mem/csr/U1251/QN (NOR2X1)                            0.1071    0.0526     3.2081 f
  core/be/be_mem/csr/n1202 (net)                3       7.7046              0.0000     3.2081 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1071    0.0000 &   3.2081 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.3914    0.2615 @   3.4697 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40     232.0343              0.0000     3.4697 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.4697 f
  core/be/be_mem/trap_pkt_o[2] (net)                  232.0343              0.0000     3.4697 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.4697 f
  core/be/n11 (net)                                   232.0343              0.0000     3.4697 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.4697 f
  core/be/be_checker/trap_pkt_i[2] (net)              232.0343              0.0000     3.4697 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.4697 f
  core/be/be_checker/director/trap_pkt_i[2] (net)     232.0343              0.0000     3.4697 f
  core/be/be_checker/director/U11/IN1 (OR3X2)                     0.3916    0.0008 @   3.4705 f
  core/be/be_checker/director/U11/Q (OR3X2)                       0.0874    0.1493     3.6198 f
  core/be/be_checker/director/n188 (net)        4      41.0708              0.0000     3.6198 f
  core/be/be_checker/director/U161/IN1 (NAND2X4)                  0.0874    0.0005 &   3.6203 f
  core/be/be_checker/director/U161/QN (NAND2X4)                   0.1513    0.0407 @   3.6611 r
  core/be/be_checker/director/n4 (net)          4      30.9204              0.0000     3.6611 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.1513    0.0120 @   3.6730 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.2265    0.2058 @   3.8788 f
  core/be/be_checker/director/flush_o (net)     7      68.6713              0.0000     3.8788 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.8788 f
  core/be/be_checker/flush_o (net)                     68.6713              0.0000     3.8788 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.8788 f
  core/be/flush (net)                                  68.6713              0.0000     3.8788 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.8788 f
  core/be/be_calculator/flush_i (net)                  68.6713              0.0000     3.8788 f
  core/be/be_calculator/U21/IN1 (OR2X1)                           0.2266    0.0033 @   3.8822 f
  core/be/be_calculator/U21/Q (OR2X1)                             0.1336    0.1342 @   4.0163 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  45.1722       0.0000     4.0163 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0163 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      45.1722              0.0000     4.0163 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X4)                0.1337    0.0063 @   4.0226 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X4)                 0.1904    0.0875 @   4.1101 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  56.8881           0.0000     4.1101 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.1101 r
  core/be/be_calculator/mmu_cmd_v_o (net)              56.8881              0.0000     4.1101 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.1101 r
  core/be/mmu_cmd_v (net)                              56.8881              0.0000     4.1101 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.1101 r
  core/be/be_mem/mmu_cmd_v_i (net)                     56.8881              0.0000     4.1101 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1914    0.0193 @   4.1294 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.0871    0.1338     4.2633 r
  core/be/be_mem/dcache_pkt_v (net)             2      19.2091              0.0000     4.2633 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.2633 r
  core/be/be_mem/dcache/v_i (net)                      19.2091              0.0000     4.2633 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X0)                        0.0871    0.0008 &   4.2641 r
  core/be/be_mem/dcache/U137/QN (NAND3X0)                         0.3039    0.1648     4.4289 f
  core/be/be_mem/dcache/n664 (net)              9      48.1561              0.0000     4.4289 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X0)                         0.3039    0.0032 &   4.4320 f
  core/be/be_mem/dcache/U138/QN (NOR2X0)                          0.3055    0.1626     4.5947 r
  core/be/be_mem/dcache/n734 (net)             10      30.5245              0.0000     4.5947 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.3055    0.0007 &   4.5953 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.3335    0.2360     4.8313 f
  core/be/be_mem/dcache/n733 (net)             13      45.5984              0.0000     4.8313 f
  core/be/be_mem/dcache/icc_place152/INP (INVX0)                  0.3335    0.0001 &   4.8314 f
  core/be/be_mem/dcache/icc_place152/ZN (INVX0)                   0.1066    0.0523     4.8837 r
  core/be/be_mem/dcache/n851 (net)              1       3.8967              0.0000     4.8837 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.1066    0.0000 &   4.8837 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1767    0.1013     4.9850 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  13.3939           0.0000     4.9850 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.9850 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            13.3939              0.0000     4.9850 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.9850 f
  core/be/data_mem_pkt_ready_o (net)                   13.3939              0.0000     4.9850 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.9850 f
  core/data_mem_pkt_ready_o[1] (net)                   13.3939              0.0000     4.9850 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.9850 f
  data_mem_pkt_ready_lo[1] (net)                       13.3939              0.0000     4.9850 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.9850 f
  uce_1__uce/data_mem_pkt_ready_i (net)                13.3939              0.0000     4.9850 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1767    0.0117 &   4.9967 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1994    0.0793     5.0760 r
  uce_1__uce/n19 (net)                          2       6.5358              0.0000     5.0760 r
  uce_1__uce/U52/INP (INVX0)                                      0.1994    0.0098 &   5.0858 r
  uce_1__uce/U52/ZN (INVX0)                                       0.1053    0.0718     5.1576 f
  uce_1__uce/n36 (net)                          4       9.5977              0.0000     5.1576 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1053    0.0000 &   5.1576 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0573    0.1048     5.2624 f
  uce_1__uce/cache_req_complete_o (net)         2       7.7756              0.0000     5.2624 f
  uce_1__uce/U72/INP (INVX0)                                      0.0573    0.0000 &   5.2625 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0507    0.0322     5.2946 r
  uce_1__uce/n106 (net)                         2       4.3253              0.0000     5.2946 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0507    0.0000 &   5.2946 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2582    0.2022 @   5.4969 f
  uce_1__uce/mem_resp_yumi_o (net)              3      93.1822              0.0000     5.4969 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.4969 f
  mem_resp_yumi_lo[1] (net)                            93.1822              0.0000     5.4969 f
  U3127/IN4 (OA221X1)                                             0.2629    0.0329 @   5.5298 f
  U3127/Q (OA221X1)                                               0.0616    0.1262     5.6560 f
  mem_resp_yumi_o (net)                         1       7.4549              0.0000     5.6560 f
  mem_resp_yumi_o (out)                                           0.0616    0.0102 &   5.6662 f
  data arrival time                                                                    5.6662

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6662
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2338


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4140     0.4140
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/CLK (DFFX1)   0.1858   0.0000   0.4140 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/Q (DFFX1)   0.2033   0.3040 @   0.7180 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (net)    16  73.3113   0.0000   0.7180 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.7180 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (net)   73.3113              0.0000     0.7180 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (bp_be_pipe_mem_02_0)        0.0000     0.7180 f
  core/be/be_calculator/csr_cmd_o[73] (net)            73.3113              0.0000     0.7180 f
  core/be/be_calculator/csr_cmd_o[73] (bp_be_calculator_top_02_0)           0.0000     0.7180 f
  core/be/csr_cmd[73] (net)                            73.3113              0.0000     0.7180 f
  core/be/be_mem/csr_cmd_i[73] (bp_be_mem_top_02_0)                         0.0000     0.7180 f
  core/be/be_mem/csr_cmd_i[73] (net)                   73.3113              0.0000     0.7180 f
  core/be/be_mem/csr/csr_cmd_i[73] (bp_be_csr_02_0)                         0.0000     0.7180 f
  core/be/be_mem/csr/csr_cmd_i[73] (net)               73.3113              0.0000     0.7180 f
  core/be/be_mem/csr/icc_place116/INP (INVX1)                     0.2040    0.0061 @   0.7241 f
  core/be/be_mem/csr/icc_place116/ZN (INVX1)                      0.2001    0.1222     0.8463 r
  core/be/be_mem/csr/n1152 (net)               12      50.2757              0.0000     0.8463 r
  core/be/be_mem/csr/U50/IN1 (NOR2X0)                             0.2001    0.0003 &   0.8466 r
  core/be/be_mem/csr/U50/QN (NOR2X0)                              0.1466    0.1087     0.9554 f
  core/be/be_mem/csr/n195 (net)                 3      15.3007              0.0000     0.9554 f
  core/be/be_mem/csr/U90/IN1 (NAND2X1)                            0.1466    0.0058 &   0.9612 f
  core/be/be_mem/csr/U90/QN (NAND2X1)                             0.0746    0.0439     1.0051 r
  core/be/be_mem/csr/n38 (net)                  1       5.2472              0.0000     1.0051 r
  core/be/be_mem/csr/U91/IN2 (NOR2X2)                             0.0746    0.0000 &   1.0051 r
  core/be/be_mem/csr/U91/QN (NOR2X2)                              0.0569    0.0436     1.0487 f
  core/be/be_mem/csr/n53 (net)                  3      10.0376              0.0000     1.0487 f
  core/be/be_mem/csr/U106/IN1 (NAND2X1)                           0.0569    0.0001 &   1.0488 f
  core/be/be_mem/csr/U106/QN (NAND2X1)                            0.0652    0.0390     1.0878 r
  core/be/be_mem/csr/n51 (net)                  2       7.6248              0.0000     1.0878 r
  core/be/be_mem/csr/U107/IN1 (NOR2X0)                            0.0652    0.0000 &   1.0878 r
  core/be/be_mem/csr/U107/QN (NOR2X0)                             0.1027    0.0475     1.1353 f
  core/be/be_mem/csr/n1455 (net)                1       5.4520              0.0000     1.1353 f
  core/be/be_mem/csr/icc_place146/INP (NBUFFX4)                   0.1027    0.0068 &   1.1421 f
  core/be/be_mem/csr/icc_place146/Z (NBUFFX4)                     0.1573    0.1524 @   1.2945 f
  core/be/be_mem/csr/n1593 (net)               43     168.4027              0.0000     1.2945 f
  core/be/be_mem/csr/icc_place147/INP (INVX0)                     0.1582    0.0053 @   1.2998 f
  core/be/be_mem/csr/icc_place147/ZN (INVX0)                      0.1003    0.0609     1.3607 r
  core/be/be_mem/csr/n1594 (net)                3       8.5024              0.0000     1.3607 r
  core/be/be_mem/csr/U1196/IN1 (NAND2X0)                          0.1003    0.0000 &   1.3607 r
  core/be/be_mem/csr/U1196/QN (NAND2X0)                           0.0981    0.0544     1.4151 f
  core/be/be_mem/csr/n916 (net)                 1       4.2628              0.0000     1.4151 f
  core/be/be_mem/csr/U1197/IN1 (NOR2X0)                           0.0981    0.0000 &   1.4151 f
  core/be/be_mem/csr/U1197/QN (NOR2X0)                            0.0826    0.0434     1.4585 r
  core/be/be_mem/csr/n917 (net)                 1       3.7030              0.0000     1.4585 r
  core/be/be_mem/csr/U1198/IN2 (NAND2X1)                          0.0826    0.0000 &   1.4585 r
  core/be/be_mem/csr/U1198/QN (NAND2X1)                           0.0844    0.0476     1.5061 f
  core/be/be_mem/csr/n1116 (net)                2      10.2275              0.0000     1.5061 f
  core/be/be_mem/csr/U1201/IN1 (NOR2X1)                           0.0844    0.0002 &   1.5063 f
  core/be/be_mem/csr/U1201/QN (NOR2X1)                            0.0797    0.0449     1.5512 r
  core/be/be_mem/csr/n923 (net)                 1       6.9143              0.0000     1.5512 r
  core/be/be_mem/csr/U1206/IN1 (NAND2X2)                          0.0797    0.0000 &   1.5512 r
  core/be/be_mem/csr/U1206/QN (NAND2X2)                           0.0607    0.0418     1.5931 f
  core/be/be_mem/csr/n1332 (net)                4      15.6324              0.0000     1.5931 f
  core/be/be_mem/csr/U1690/INP (INVX1)                            0.0607    0.0001 &   1.5932 f
  core/be/be_mem/csr/U1690/ZN (INVX1)                             0.0331    0.0200     1.6132 r
  core/be/be_mem/csr/n1275 (net)                1       3.1321              0.0000     1.6132 r
  core/be/be_mem/csr/U1693/IN1 (NAND4X0)                          0.0331    0.0000 &   1.6132 r
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.0899    0.0356     1.6487 f
  core/be/be_mem/csr/n1278 (net)                1       4.0573              0.0000     1.6487 f
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.0899    0.0016 &   1.6504 f
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.0852    0.0487     1.6991 r
  core/be/be_mem/csr/n1280 (net)                1       5.5517              0.0000     1.6991 r
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.0852    0.0001 &   1.6991 r
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0577    0.0392     1.7384 f
  core/be/be_mem/csr/n1285 (net)                1       5.2579              0.0000     1.7384 f
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0577    0.0000 &   1.7384 f
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0605    0.0300     1.7684 r
  core/be/be_mem/csr/n1287 (net)                1       3.9392              0.0000     1.7684 r
  core/be/be_mem/csr/U1699/IN1 (NAND2X1)                          0.0605    0.0000 &   1.7685 r
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0571    0.0300     1.7985 f
  core/be/be_mem/csr/n1295 (net)                1       3.0304              0.0000     1.7985 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0571    0.0000 &   1.7985 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0306    0.1001     1.8986 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       3.8767              0.0000     1.8986 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.8986 r
  core/be/be_mem/csr_illegal_instr_lo (net)             3.8767              0.0000     1.8986 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0306    0.0000 &   1.8986 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.0634    0.0345     1.9331 f
  core/be/be_mem/n8 (net)                       1       7.2111              0.0000     1.9331 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.0634    0.0000 &   1.9331 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0898    0.0482     1.9813 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  25.7648   0.0000   1.9813 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     1.9813 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    25.7648              0.0000     1.9813 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   1.9813 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   25.7648              0.0000     1.9813 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   1.9813 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  25.7648             0.0000     1.9813 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   1.9813 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  25.7648   0.0000   1.9813 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0898   0.0031 &   1.9844 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0509   0.0733   2.0577 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.6171   0.0000   2.0577 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0509   0.0001 &   2.0578 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0499   0.0725   2.1303 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3   9.1852   0.0000   2.1303 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0499   0.0001 &   2.1303 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0459   0.0716   2.2020 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   8.7691   0.0000   2.2020 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0459   0.0000 &   2.2020 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0385   0.0662   2.2682 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.0594   0.0000   2.2682 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0385   0.0000 &   2.2682 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0489   0.0704   2.3386 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3   9.9581   0.0000   2.3386 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0489   0.0000 &   2.3386 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0457   0.0713   2.4099 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.7142   0.0000   2.4099 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0457   0.0000 &   2.4100 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0405   0.0663   2.4762 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   6.1328   0.0000   2.4762 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0405   0.0000 &   2.4763 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0532   0.0732   2.5495 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3  11.5454   0.0000   2.5495 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0532   0.0001 &   2.5496 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0462   0.0726   2.6222 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.8841   0.0000   2.6222 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/INP (NBUFFX2)   0.0462   0.0000 &   2.6222 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/Z (NBUFFX2)   0.0297   0.0561   2.6783 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (net)     2   6.7514   0.0000   2.6783 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6783 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[13] (net)   6.7514      0.0000     2.6783 r
  core/be/be_mem/csr/mcause_exception_enc/a/U13/INP (INVX0)       0.0297    0.0000 &   2.6783 r
  core/be/be_mem/csr/mcause_exception_enc/a/U13/ZN (INVX0)        0.0404    0.0304     2.7087 f
  core/be/be_mem/csr/mcause_exception_enc/a/n1 (net)     1   5.3547         0.0000     2.7087 f
  core/be/be_mem/csr/mcause_exception_enc/a/U14/IN2 (NOR2X2)      0.0404    0.0000 &   2.7088 f
  core/be/be_mem/csr/mcause_exception_enc/a/U14/QN (NOR2X2)       0.0430    0.0258     2.7346 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[13] (net)     1   3.3291      0.0000     2.7346 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[13] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7346 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[13] (net)   3.3291         0.0000     2.7346 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[13] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7346 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[13] (net)   3.3291            0.0000     2.7346 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[5] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7346 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[5] (net)   3.3291   0.0000   2.7346 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7346 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[1] (net)   3.3291   0.0000   2.7346 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/i[1] (bsg_encode_one_hot_width_p2_83)   0.0000   2.7346 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/i[1] (net)   3.3291   0.0000   2.7346 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/i[0] (bsg_encode_one_hot_width_p1_160)   0.0000   2.7346 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/i[0] (net)   3.3291   0.0000   2.7346 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/U3/INP (NBUFFX2)   0.0430   0.0000 &   2.7346 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/U3/Z (NBUFFX2)   0.0296   0.0554   2.7900 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/v_o (net)     2   6.8351   0.0000   2.7900 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/v_o (bsg_encode_one_hot_width_p1_160)   0.0000   2.7900 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/addr_o[0] (net)   6.8351   0.0000   2.7900 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/U1/IN1 (OR2X1)   0.0296   0.0000 &   2.7900 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/U1/Q (OR2X1)   0.0346   0.0509   2.8409 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/v_o (net)     1   4.6561   0.0000   2.8409 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p2_83)   0.0000   2.8409 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_vs_0_ (net)   4.6561   0.0000   2.8409 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN2 (OR2X1)   0.0346   0.0007 &   2.8416 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0436   0.0666   2.9081 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   7.9930   0.0000   2.9081 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.9081 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   7.9930   0.0000   2.9081 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0436   0.0000 &   2.9082 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0534   0.0741   2.9823 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  21.2092   0.0000   2.9823 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9823 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  21.2092        0.0000     2.9823 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0534    0.0004 &   2.9827 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0400    0.0600     3.0427 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   6.6311        0.0000     3.0427 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0427 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     6.6311              0.0000     3.0427 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0427 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         6.6311              0.0000     3.0427 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0400    0.0009 &   3.0436 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1760    0.0593     3.1030 f
  core/be/be_mem/csr/n1115 (net)                4      13.3308              0.0000     3.1030 f
  core/be/be_mem/csr/U1250/INP (INVX1)                            0.1760    0.0001 &   3.1030 f
  core/be/be_mem/csr/U1250/ZN (INVX1)                             0.0936    0.0550     3.1580 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      14.3348              0.0000     3.1580 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X1)                           0.0936    0.0002 &   3.1582 r
  core/be/be_mem/csr/U1251/QN (NOR2X1)                            0.1071    0.0526     3.2108 f
  core/be/be_mem/csr/n1202 (net)                3       7.7046              0.0000     3.2108 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1071    0.0000 &   3.2108 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.3914    0.2615 @   3.4724 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40     232.0343              0.0000     3.4724 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.4724 f
  core/be/be_mem/trap_pkt_o[2] (net)                  232.0343              0.0000     3.4724 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.4724 f
  core/be/n11 (net)                                   232.0343              0.0000     3.4724 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.4724 f
  core/be/be_checker/trap_pkt_i[2] (net)              232.0343              0.0000     3.4724 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.4724 f
  core/be/be_checker/director/trap_pkt_i[2] (net)     232.0343              0.0000     3.4724 f
  core/be/be_checker/director/U11/IN1 (OR3X2)                     0.3916    0.0008 @   3.4732 f
  core/be/be_checker/director/U11/Q (OR3X2)                       0.0874    0.1493     3.6225 f
  core/be/be_checker/director/n188 (net)        4      41.0708              0.0000     3.6225 f
  core/be/be_checker/director/U161/IN1 (NAND2X4)                  0.0874    0.0005 &   3.6230 f
  core/be/be_checker/director/U161/QN (NAND2X4)                   0.1513    0.0407 @   3.6638 r
  core/be/be_checker/director/n4 (net)          4      30.9204              0.0000     3.6638 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.1513    0.0120 @   3.6757 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.2265    0.2058 @   3.8815 f
  core/be/be_checker/director/flush_o (net)     7      68.6713              0.0000     3.8815 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.8815 f
  core/be/be_checker/flush_o (net)                     68.6713              0.0000     3.8815 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.8815 f
  core/be/flush (net)                                  68.6713              0.0000     3.8815 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.8815 f
  core/be/be_calculator/flush_i (net)                  68.6713              0.0000     3.8815 f
  core/be/be_calculator/U21/IN1 (OR2X1)                           0.2266    0.0033 @   3.8849 f
  core/be/be_calculator/U21/Q (OR2X1)                             0.1336    0.1342 @   4.0190 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  45.1722       0.0000     4.0190 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0190 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      45.1722              0.0000     4.0190 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X4)                0.1337    0.0063 @   4.0253 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X4)                 0.1904    0.0875 @   4.1128 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  56.8881           0.0000     4.1128 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.1128 r
  core/be/be_calculator/mmu_cmd_v_o (net)              56.8881              0.0000     4.1128 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.1128 r
  core/be/mmu_cmd_v (net)                              56.8881              0.0000     4.1128 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.1128 r
  core/be/be_mem/mmu_cmd_v_i (net)                     56.8881              0.0000     4.1128 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1914    0.0193 @   4.1322 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.0871    0.1338     4.2660 r
  core/be/be_mem/dcache_pkt_v (net)             2      19.2091              0.0000     4.2660 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.2660 r
  core/be/be_mem/dcache/v_i (net)                      19.2091              0.0000     4.2660 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X0)                        0.0871    0.0008 &   4.2668 r
  core/be/be_mem/dcache/U137/QN (NAND3X0)                         0.3039    0.1648     4.4316 f
  core/be/be_mem/dcache/n664 (net)              9      48.1561              0.0000     4.4316 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X0)                         0.3039    0.0032 &   4.4347 f
  core/be/be_mem/dcache/U138/QN (NOR2X0)                          0.3055    0.1626     4.5974 r
  core/be/be_mem/dcache/n734 (net)             10      30.5245              0.0000     4.5974 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.3055    0.0007 &   4.5980 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.3335    0.2360     4.8340 f
  core/be/be_mem/dcache/n733 (net)             13      45.5984              0.0000     4.8340 f
  core/be/be_mem/dcache/icc_place152/INP (INVX0)                  0.3335    0.0001 &   4.8341 f
  core/be/be_mem/dcache/icc_place152/ZN (INVX0)                   0.1066    0.0523     4.8864 r
  core/be/be_mem/dcache/n851 (net)              1       3.8967              0.0000     4.8864 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.1066    0.0000 &   4.8864 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1767    0.1013     4.9877 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  13.3939           0.0000     4.9877 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.9877 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            13.3939              0.0000     4.9877 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.9877 f
  core/be/data_mem_pkt_ready_o (net)                   13.3939              0.0000     4.9877 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.9877 f
  core/data_mem_pkt_ready_o[1] (net)                   13.3939              0.0000     4.9877 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.9877 f
  data_mem_pkt_ready_lo[1] (net)                       13.3939              0.0000     4.9877 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.9877 f
  uce_1__uce/data_mem_pkt_ready_i (net)                13.3939              0.0000     4.9877 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1767    0.0117 &   4.9994 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1994    0.0793     5.0787 r
  uce_1__uce/n19 (net)                          2       6.5358              0.0000     5.0787 r
  uce_1__uce/U52/INP (INVX0)                                      0.1994    0.0098 &   5.0885 r
  uce_1__uce/U52/ZN (INVX0)                                       0.1053    0.0718     5.1603 f
  uce_1__uce/n36 (net)                          4       9.5977              0.0000     5.1603 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1053    0.0000 &   5.1603 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0573    0.1048     5.2651 f
  uce_1__uce/cache_req_complete_o (net)         2       7.7756              0.0000     5.2651 f
  uce_1__uce/U72/INP (INVX0)                                      0.0573    0.0000 &   5.2652 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0507    0.0322     5.2973 r
  uce_1__uce/n106 (net)                         2       4.3253              0.0000     5.2973 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0507    0.0000 &   5.2973 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2582    0.2022 @   5.4996 f
  uce_1__uce/mem_resp_yumi_o (net)              3      93.1822              0.0000     5.4996 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.4996 f
  mem_resp_yumi_lo[1] (net)                            93.1822              0.0000     5.4996 f
  U3128/IN2 (AO22X1)                                              0.2629    0.0329 @   5.5325 f
  U3128/Q (AO22X1)                                                0.0615    0.1247     5.6572 f
  io_resp_yumi_o (net)                          1       8.6290              0.0000     5.6572 f
  io_resp_yumi_o (out)                                            0.0615    0.0002 &   5.6574 f
  data arrival time                                                                    5.6574

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6574
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2426


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4140     0.4140
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/CLK (DFFX1)   0.1858   0.0000   0.4140 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/Q (DFFX1)   0.2033   0.3040 @   0.7180 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (net)    16  73.3113   0.0000   0.7180 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.7180 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (net)   73.3113              0.0000     0.7180 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (bp_be_pipe_mem_02_0)        0.0000     0.7180 f
  core/be/be_calculator/csr_cmd_o[73] (net)            73.3113              0.0000     0.7180 f
  core/be/be_calculator/csr_cmd_o[73] (bp_be_calculator_top_02_0)           0.0000     0.7180 f
  core/be/csr_cmd[73] (net)                            73.3113              0.0000     0.7180 f
  core/be/be_mem/csr_cmd_i[73] (bp_be_mem_top_02_0)                         0.0000     0.7180 f
  core/be/be_mem/csr_cmd_i[73] (net)                   73.3113              0.0000     0.7180 f
  core/be/be_mem/csr/csr_cmd_i[73] (bp_be_csr_02_0)                         0.0000     0.7180 f
  core/be/be_mem/csr/csr_cmd_i[73] (net)               73.3113              0.0000     0.7180 f
  core/be/be_mem/csr/icc_place116/INP (INVX1)                     0.2040    0.0061 @   0.7241 f
  core/be/be_mem/csr/icc_place116/ZN (INVX1)                      0.2001    0.1222     0.8463 r
  core/be/be_mem/csr/n1152 (net)               12      50.2757              0.0000     0.8463 r
  core/be/be_mem/csr/U50/IN1 (NOR2X0)                             0.2001    0.0003 &   0.8466 r
  core/be/be_mem/csr/U50/QN (NOR2X0)                              0.1466    0.1087     0.9554 f
  core/be/be_mem/csr/n195 (net)                 3      15.3007              0.0000     0.9554 f
  core/be/be_mem/csr/U90/IN1 (NAND2X1)                            0.1466    0.0058 &   0.9612 f
  core/be/be_mem/csr/U90/QN (NAND2X1)                             0.0746    0.0439     1.0051 r
  core/be/be_mem/csr/n38 (net)                  1       5.2472              0.0000     1.0051 r
  core/be/be_mem/csr/U91/IN2 (NOR2X2)                             0.0746    0.0000 &   1.0051 r
  core/be/be_mem/csr/U91/QN (NOR2X2)                              0.0569    0.0436     1.0487 f
  core/be/be_mem/csr/n53 (net)                  3      10.0376              0.0000     1.0487 f
  core/be/be_mem/csr/U106/IN1 (NAND2X1)                           0.0569    0.0001 &   1.0488 f
  core/be/be_mem/csr/U106/QN (NAND2X1)                            0.0652    0.0390     1.0878 r
  core/be/be_mem/csr/n51 (net)                  2       7.6248              0.0000     1.0878 r
  core/be/be_mem/csr/U107/IN1 (NOR2X0)                            0.0652    0.0000 &   1.0878 r
  core/be/be_mem/csr/U107/QN (NOR2X0)                             0.1027    0.0475     1.1353 f
  core/be/be_mem/csr/n1455 (net)                1       5.4520              0.0000     1.1353 f
  core/be/be_mem/csr/icc_place146/INP (NBUFFX4)                   0.1027    0.0068 &   1.1421 f
  core/be/be_mem/csr/icc_place146/Z (NBUFFX4)                     0.1573    0.1524 @   1.2945 f
  core/be/be_mem/csr/n1593 (net)               43     168.4027              0.0000     1.2945 f
  core/be/be_mem/csr/icc_place147/INP (INVX0)                     0.1582    0.0053 @   1.2998 f
  core/be/be_mem/csr/icc_place147/ZN (INVX0)                      0.1003    0.0609     1.3607 r
  core/be/be_mem/csr/n1594 (net)                3       8.5024              0.0000     1.3607 r
  core/be/be_mem/csr/U1196/IN1 (NAND2X0)                          0.1003    0.0000 &   1.3607 r
  core/be/be_mem/csr/U1196/QN (NAND2X0)                           0.0981    0.0544     1.4151 f
  core/be/be_mem/csr/n916 (net)                 1       4.2628              0.0000     1.4151 f
  core/be/be_mem/csr/U1197/IN1 (NOR2X0)                           0.0981    0.0000 &   1.4151 f
  core/be/be_mem/csr/U1197/QN (NOR2X0)                            0.0826    0.0434     1.4585 r
  core/be/be_mem/csr/n917 (net)                 1       3.7030              0.0000     1.4585 r
  core/be/be_mem/csr/U1198/IN2 (NAND2X1)                          0.0826    0.0000 &   1.4585 r
  core/be/be_mem/csr/U1198/QN (NAND2X1)                           0.0844    0.0476     1.5061 f
  core/be/be_mem/csr/n1116 (net)                2      10.2275              0.0000     1.5061 f
  core/be/be_mem/csr/U1201/IN1 (NOR2X1)                           0.0844    0.0002 &   1.5063 f
  core/be/be_mem/csr/U1201/QN (NOR2X1)                            0.0797    0.0449     1.5512 r
  core/be/be_mem/csr/n923 (net)                 1       6.9143              0.0000     1.5512 r
  core/be/be_mem/csr/U1206/IN1 (NAND2X2)                          0.0797    0.0000 &   1.5512 r
  core/be/be_mem/csr/U1206/QN (NAND2X2)                           0.0607    0.0418     1.5931 f
  core/be/be_mem/csr/n1332 (net)                4      15.6324              0.0000     1.5931 f
  core/be/be_mem/csr/U1690/INP (INVX1)                            0.0607    0.0001 &   1.5932 f
  core/be/be_mem/csr/U1690/ZN (INVX1)                             0.0331    0.0200     1.6132 r
  core/be/be_mem/csr/n1275 (net)                1       3.1321              0.0000     1.6132 r
  core/be/be_mem/csr/U1693/IN1 (NAND4X0)                          0.0331    0.0000 &   1.6132 r
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.0899    0.0356     1.6487 f
  core/be/be_mem/csr/n1278 (net)                1       4.0573              0.0000     1.6487 f
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.0899    0.0016 &   1.6504 f
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.0852    0.0487     1.6991 r
  core/be/be_mem/csr/n1280 (net)                1       5.5517              0.0000     1.6991 r
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.0852    0.0001 &   1.6991 r
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0577    0.0392     1.7384 f
  core/be/be_mem/csr/n1285 (net)                1       5.2579              0.0000     1.7384 f
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0577    0.0000 &   1.7384 f
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0605    0.0300     1.7684 r
  core/be/be_mem/csr/n1287 (net)                1       3.9392              0.0000     1.7684 r
  core/be/be_mem/csr/U1699/IN1 (NAND2X1)                          0.0605    0.0000 &   1.7685 r
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0571    0.0300     1.7985 f
  core/be/be_mem/csr/n1295 (net)                1       3.0304              0.0000     1.7985 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0571    0.0000 &   1.7985 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0306    0.1001     1.8986 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       3.8767              0.0000     1.8986 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.8986 r
  core/be/be_mem/csr_illegal_instr_lo (net)             3.8767              0.0000     1.8986 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0306    0.0000 &   1.8986 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.0634    0.0345     1.9331 f
  core/be/be_mem/n8 (net)                       1       7.2111              0.0000     1.9331 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.0634    0.0000 &   1.9331 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0898    0.0482     1.9813 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  25.7648   0.0000   1.9813 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     1.9813 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    25.7648              0.0000     1.9813 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   1.9813 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   25.7648              0.0000     1.9813 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   1.9813 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  25.7648             0.0000     1.9813 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   1.9813 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  25.7648   0.0000   1.9813 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0898   0.0031 &   1.9844 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0509   0.0733   2.0577 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.6171   0.0000   2.0577 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0509   0.0001 &   2.0578 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0499   0.0725   2.1303 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3   9.1852   0.0000   2.1303 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0499   0.0001 &   2.1303 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0459   0.0716   2.2020 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   8.7691   0.0000   2.2020 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0459   0.0000 &   2.2020 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0385   0.0662   2.2682 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.0594   0.0000   2.2682 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0385   0.0000 &   2.2682 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0489   0.0704   2.3386 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3   9.9581   0.0000   2.3386 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0489   0.0000 &   2.3386 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0457   0.0713   2.4099 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.7142   0.0000   2.4099 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0457   0.0000 &   2.4100 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0405   0.0663   2.4762 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   6.1328   0.0000   2.4762 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0405   0.0000 &   2.4763 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0532   0.0732   2.5495 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3  11.5454   0.0000   2.5495 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0532   0.0001 &   2.5496 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0462   0.0726   2.6222 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.8841   0.0000   2.6222 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/IN2 (OR2X1)   0.0462   0.0000 &   2.6222 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/Q (OR2X1)   0.0298   0.0605   2.6827 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (net)     1   2.8094   0.0000   2.6827 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6827 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[15] (net)   2.8094      0.0000     2.6827 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/IN1 (AND2X1)      0.0298    0.0000 &   2.6828 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/Q (AND2X1)        0.0333    0.0544     2.7371 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (net)     1   3.5202      0.0000     2.7371 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7371 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[15] (net)   3.5202         0.0000     2.7371 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7371 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (net)   3.5202            0.0000     2.7371 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7371 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (net)   3.5202   0.0000   2.7371 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7371 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (net)   3.5202   0.0000   2.7371 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p2_82)   0.0000   2.7371 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (net)   3.5202   0.0000   2.7371 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p1_158)   0.0000   2.7371 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (net)   3.5202   0.0000   2.7371 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/INP (NBUFFX2)   0.0333   0.0008 &   2.7380 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/Z (NBUFFX2)   0.0292   0.0528   2.7908 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (net)     2   6.7938   0.0000   2.7908 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p1_158)   0.0000   2.7908 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/addr_o[0] (net)   6.7938   0.0000   2.7908 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0292   0.0000 &   2.7908 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0417   0.0552   2.8460 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.2523   0.0000   2.8460 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.8460 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)   7.2523   0.0000   2.8460 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0417   0.0000 &   2.8461 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0436   0.0593   2.9054 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   7.9930   0.0000   2.9054 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.9054 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   7.9930   0.0000   2.9054 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0436   0.0000 &   2.9055 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0534   0.0741   2.9796 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  21.2092   0.0000   2.9796 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9796 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  21.2092        0.0000     2.9796 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0534    0.0004 &   2.9800 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0400    0.0600     3.0400 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   6.6311        0.0000     3.0400 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0400 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     6.6311              0.0000     3.0400 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0400 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         6.6311              0.0000     3.0400 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0400    0.0009 &   3.0409 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1760    0.0593     3.1002 f
  core/be/be_mem/csr/n1115 (net)                4      13.3308              0.0000     3.1002 f
  core/be/be_mem/csr/U1250/INP (INVX1)                            0.1760    0.0001 &   3.1003 f
  core/be/be_mem/csr/U1250/ZN (INVX1)                             0.0936    0.0550     3.1553 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      14.3348              0.0000     3.1553 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X1)                           0.0936    0.0002 &   3.1555 r
  core/be/be_mem/csr/U1251/QN (NOR2X1)                            0.1071    0.0526     3.2081 f
  core/be/be_mem/csr/n1202 (net)                3       7.7046              0.0000     3.2081 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1071    0.0000 &   3.2081 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.3914    0.2615 @   3.4697 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40     232.0343              0.0000     3.4697 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.4697 f
  core/be/be_mem/trap_pkt_o[2] (net)                  232.0343              0.0000     3.4697 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.4697 f
  core/be/n11 (net)                                   232.0343              0.0000     3.4697 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.4697 f
  core/be/be_checker/trap_pkt_i[2] (net)              232.0343              0.0000     3.4697 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.4697 f
  core/be/be_checker/director/trap_pkt_i[2] (net)     232.0343              0.0000     3.4697 f
  core/be/be_checker/director/U11/IN1 (OR3X2)                     0.3916    0.0008 @   3.4705 f
  core/be/be_checker/director/U11/Q (OR3X2)                       0.0874    0.1493     3.6198 f
  core/be/be_checker/director/n188 (net)        4      41.0708              0.0000     3.6198 f
  core/be/be_checker/director/U161/IN1 (NAND2X4)                  0.0874    0.0005 &   3.6203 f
  core/be/be_checker/director/U161/QN (NAND2X4)                   0.1513    0.0407 @   3.6611 r
  core/be/be_checker/director/n4 (net)          4      30.9204              0.0000     3.6611 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.1513    0.0120 @   3.6730 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.2265    0.2058 @   3.8788 f
  core/be/be_checker/director/flush_o (net)     7      68.6713              0.0000     3.8788 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.8788 f
  core/be/be_checker/flush_o (net)                     68.6713              0.0000     3.8788 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.8788 f
  core/be/flush (net)                                  68.6713              0.0000     3.8788 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.8788 f
  core/be/be_calculator/flush_i (net)                  68.6713              0.0000     3.8788 f
  core/be/be_calculator/U21/IN1 (OR2X1)                           0.2266    0.0033 @   3.8822 f
  core/be/be_calculator/U21/Q (OR2X1)                             0.1336    0.1342 @   4.0163 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  45.1722       0.0000     4.0163 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0163 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      45.1722              0.0000     4.0163 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X4)                0.1337    0.0063 @   4.0226 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X4)                 0.1904    0.0875 @   4.1101 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  56.8881           0.0000     4.1101 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.1101 r
  core/be/be_calculator/mmu_cmd_v_o (net)              56.8881              0.0000     4.1101 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.1101 r
  core/be/mmu_cmd_v (net)                              56.8881              0.0000     4.1101 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.1101 r
  core/be/be_mem/mmu_cmd_v_i (net)                     56.8881              0.0000     4.1101 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1914    0.0193 @   4.1294 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.0871    0.1338     4.2633 r
  core/be/be_mem/dcache_pkt_v (net)             2      19.2091              0.0000     4.2633 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.2633 r
  core/be/be_mem/dcache/v_i (net)                      19.2091              0.0000     4.2633 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X0)                        0.0871    0.0008 &   4.2641 r
  core/be/be_mem/dcache/U137/QN (NAND3X0)                         0.3039    0.1648     4.4289 f
  core/be/be_mem/dcache/n664 (net)              9      48.1561              0.0000     4.4289 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X0)                         0.3039    0.0032 &   4.4320 f
  core/be/be_mem/dcache/U138/QN (NOR2X0)                          0.3055    0.1626     4.5947 r
  core/be/be_mem/dcache/n734 (net)             10      30.5245              0.0000     4.5947 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.3055    0.0007 &   4.5953 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.3335    0.2360     4.8313 f
  core/be/be_mem/dcache/n733 (net)             13      45.5984              0.0000     4.8313 f
  core/be/be_mem/dcache/icc_place152/INP (INVX0)                  0.3335    0.0001 &   4.8314 f
  core/be/be_mem/dcache/icc_place152/ZN (INVX0)                   0.1066    0.0523     4.8837 r
  core/be/be_mem/dcache/n851 (net)              1       3.8967              0.0000     4.8837 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.1066    0.0000 &   4.8837 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1767    0.1013     4.9850 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  13.3939           0.0000     4.9850 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.9850 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            13.3939              0.0000     4.9850 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.9850 f
  core/be/data_mem_pkt_ready_o (net)                   13.3939              0.0000     4.9850 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.9850 f
  core/data_mem_pkt_ready_o[1] (net)                   13.3939              0.0000     4.9850 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.9850 f
  data_mem_pkt_ready_lo[1] (net)                       13.3939              0.0000     4.9850 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.9850 f
  uce_1__uce/data_mem_pkt_ready_i (net)                13.3939              0.0000     4.9850 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1767    0.0117 &   4.9967 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1994    0.0793     5.0760 r
  uce_1__uce/n19 (net)                          2       6.5358              0.0000     5.0760 r
  uce_1__uce/U52/INP (INVX0)                                      0.1994    0.0098 &   5.0858 r
  uce_1__uce/U52/ZN (INVX0)                                       0.1053    0.0718     5.1576 f
  uce_1__uce/n36 (net)                          4       9.5977              0.0000     5.1576 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1053    0.0000 &   5.1576 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0573    0.1048     5.2624 f
  uce_1__uce/cache_req_complete_o (net)         2       7.7756              0.0000     5.2624 f
  uce_1__uce/U72/INP (INVX0)                                      0.0573    0.0000 &   5.2625 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0507    0.0322     5.2946 r
  uce_1__uce/n106 (net)                         2       4.3253              0.0000     5.2946 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0507    0.0000 &   5.2946 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2582    0.2022 @   5.4969 f
  uce_1__uce/mem_resp_yumi_o (net)              3      93.1822              0.0000     5.4969 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.4969 f
  mem_resp_yumi_lo[1] (net)                            93.1822              0.0000     5.4969 f
  U3128/IN2 (AO22X1)                                              0.2629    0.0329 @   5.5298 f
  U3128/Q (AO22X1)                                                0.0615    0.1247     5.6545 f
  io_resp_yumi_o (net)                          1       8.6290              0.0000     5.6545 f
  io_resp_yumi_o (out)                                            0.0615    0.0002 &   5.6547 f
  data arrival time                                                                    5.6547

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6547
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2453


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4140     0.4140
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/CLK (DFFX1)   0.1858   0.0000   0.4140 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/Q (DFFX1)   0.2033   0.3040 @   0.7180 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (net)    16  73.3113   0.0000   0.7180 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.7180 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (net)   73.3113              0.0000     0.7180 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (bp_be_pipe_mem_02_0)        0.0000     0.7180 f
  core/be/be_calculator/csr_cmd_o[73] (net)            73.3113              0.0000     0.7180 f
  core/be/be_calculator/csr_cmd_o[73] (bp_be_calculator_top_02_0)           0.0000     0.7180 f
  core/be/csr_cmd[73] (net)                            73.3113              0.0000     0.7180 f
  core/be/be_mem/csr_cmd_i[73] (bp_be_mem_top_02_0)                         0.0000     0.7180 f
  core/be/be_mem/csr_cmd_i[73] (net)                   73.3113              0.0000     0.7180 f
  core/be/be_mem/csr/csr_cmd_i[73] (bp_be_csr_02_0)                         0.0000     0.7180 f
  core/be/be_mem/csr/csr_cmd_i[73] (net)               73.3113              0.0000     0.7180 f
  core/be/be_mem/csr/icc_place116/INP (INVX1)                     0.2040    0.0061 @   0.7241 f
  core/be/be_mem/csr/icc_place116/ZN (INVX1)                      0.2001    0.1222     0.8463 r
  core/be/be_mem/csr/n1152 (net)               12      50.2757              0.0000     0.8463 r
  core/be/be_mem/csr/U50/IN1 (NOR2X0)                             0.2001    0.0003 &   0.8466 r
  core/be/be_mem/csr/U50/QN (NOR2X0)                              0.1466    0.1087     0.9554 f
  core/be/be_mem/csr/n195 (net)                 3      15.3007              0.0000     0.9554 f
  core/be/be_mem/csr/U51/INP (INVX1)                              0.1466    0.0058 &   0.9612 f
  core/be/be_mem/csr/U51/ZN (INVX1)                               0.1067    0.0653     1.0265 r
  core/be/be_mem/csr/n928 (net)                 5      21.3667              0.0000     1.0265 r
  core/be/be_mem/csr/U53/IN1 (NOR2X1)                             0.1067    0.0001 &   1.0265 r
  core/be/be_mem/csr/U53/QN (NOR2X1)                              0.0587    0.0409     1.0674 f
  core/be/be_mem/csr/n19 (net)                  1       3.7265              0.0000     1.0674 f
  core/be/be_mem/csr/U54/IN1 (NAND2X1)                            0.0587    0.0000 &   1.0675 f
  core/be/be_mem/csr/U54/QN (NAND2X1)                             0.0672    0.0372     1.1046 r
  core/be/be_mem/csr/n83 (net)                  2       6.7083              0.0000     1.1046 r
  core/be/be_mem/csr/U156/IN1 (NOR2X0)                            0.0672    0.0000 &   1.1047 r
  core/be/be_mem/csr/U156/QN (NOR2X0)                             0.0611    0.0398     1.1444 f
  core/be/be_mem/csr/n84 (net)                  1       3.2855              0.0000     1.1444 f
  core/be/be_mem/csr/U157/IN1 (NOR2X0)                            0.0611    0.0000 &   1.1445 f
  core/be/be_mem/csr/U157/QN (NOR2X0)                             0.0741    0.0405     1.1850 r
  core/be/be_mem/csr/n86 (net)                  1       4.0458              0.0000     1.1850 r
  core/be/be_mem/csr/U159/IN1 (NOR2X0)                            0.0741    0.0000 &   1.1850 r
  core/be/be_mem/csr/U159/QN (NOR2X0)                             0.0531    0.0396     1.2246 f
  core/be/be_mem/csr/n1290 (net)                1       3.0238              0.0000     1.2246 f
  core/be/be_mem/csr/icc_place163/INP (NBUFFX4)                   0.0531    0.0000 &   1.2246 f
  core/be/be_mem/csr/icc_place163/Z (NBUFFX4)                     0.1736    0.1470 @   1.3716 f
  core/be/be_mem/csr/n1632 (net)               43     188.5895              0.0000     1.3716 f
  core/be/be_mem/csr/U1202/IN1 (NOR2X2)                           0.1758    0.0045 @   1.3760 f
  core/be/be_mem/csr/U1202/QN (NOR2X2)                            0.1044    0.0356     1.4116 r
  core/be/be_mem/csr/n922 (net)                 1       3.7536              0.0000     1.4116 r
  core/be/be_mem/csr/U1204/IN1 (NAND2X1)                          0.1044    0.0000 &   1.4116 r
  core/be/be_mem/csr/U1204/QN (NAND2X1)                           0.1078    0.0725     1.4841 f
  core/be/be_mem/csr/n1602 (net)                3      17.4461              0.0000     1.4841 f
  core/be/be_mem/csr/U1205/IN1 (NOR2X4)                           0.1078    0.0001 &   1.4842 f
  core/be/be_mem/csr/U1205/QN (NOR2X4)                            0.1118    0.0495     1.5337 r
  core/be/be_mem/csr/n1587 (net)                4      21.3311              0.0000     1.5337 r
  core/be/be_mem/csr/U1206/IN2 (NAND2X2)                          0.1118    0.0001 &   1.5337 r
  core/be/be_mem/csr/U1206/QN (NAND2X2)                           0.0607    0.0428     1.5765 f
  core/be/be_mem/csr/n1332 (net)                4      15.6324              0.0000     1.5765 f
  core/be/be_mem/csr/U1690/INP (INVX1)                            0.0607    0.0001 &   1.5766 f
  core/be/be_mem/csr/U1690/ZN (INVX1)                             0.0331    0.0200     1.5966 r
  core/be/be_mem/csr/n1275 (net)                1       3.1321              0.0000     1.5966 r
  core/be/be_mem/csr/U1693/IN1 (NAND4X0)                          0.0331    0.0000 &   1.5966 r
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.0899    0.0356     1.6322 f
  core/be/be_mem/csr/n1278 (net)                1       4.0573              0.0000     1.6322 f
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.0899    0.0016 &   1.6338 f
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.0852    0.0487     1.6825 r
  core/be/be_mem/csr/n1280 (net)                1       5.5517              0.0000     1.6825 r
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.0852    0.0001 &   1.6826 r
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0577    0.0392     1.7218 f
  core/be/be_mem/csr/n1285 (net)                1       5.2579              0.0000     1.7218 f
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0577    0.0000 &   1.7218 f
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0605    0.0300     1.7519 r
  core/be/be_mem/csr/n1287 (net)                1       3.9392              0.0000     1.7519 r
  core/be/be_mem/csr/U1699/IN1 (NAND2X1)                          0.0605    0.0000 &   1.7519 r
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0571    0.0300     1.7819 f
  core/be/be_mem/csr/n1295 (net)                1       3.0304              0.0000     1.7819 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0571    0.0000 &   1.7819 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0306    0.1001     1.8820 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       3.8767              0.0000     1.8820 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.8820 r
  core/be/be_mem/csr_illegal_instr_lo (net)             3.8767              0.0000     1.8820 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0306    0.0000 &   1.8820 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.0634    0.0345     1.9165 f
  core/be/be_mem/n8 (net)                       1       7.2111              0.0000     1.9165 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.0634    0.0000 &   1.9165 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0898    0.0482     1.9647 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  25.7648   0.0000   1.9647 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     1.9647 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    25.7648              0.0000     1.9647 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   1.9647 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   25.7648              0.0000     1.9647 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   1.9647 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  25.7648             0.0000     1.9647 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   1.9647 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  25.7648   0.0000   1.9647 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0898   0.0031 &   1.9678 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0509   0.0733   2.0411 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.6171   0.0000   2.0411 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0509   0.0001 &   2.0412 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0499   0.0725   2.1137 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3   9.1852   0.0000   2.1137 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0499   0.0001 &   2.1138 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0459   0.0716   2.1854 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   8.7691   0.0000   2.1854 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0459   0.0000 &   2.1854 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0385   0.0662   2.2516 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.0594   0.0000   2.2516 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0385   0.0000 &   2.2516 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0489   0.0704   2.3220 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3   9.9581   0.0000   2.3220 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0489   0.0000 &   2.3221 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0457   0.0713   2.3933 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.7142   0.0000   2.3933 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0457   0.0000 &   2.3934 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0405   0.0663   2.4597 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   6.1328   0.0000   2.4597 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0405   0.0000 &   2.4597 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0532   0.0732   2.5329 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3  11.5454   0.0000   2.5329 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0532   0.0001 &   2.5330 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0462   0.0726   2.6056 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.8841   0.0000   2.6056 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/INP (NBUFFX2)   0.0462   0.0000 &   2.6056 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/Z (NBUFFX2)   0.0297   0.0561   2.6617 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (net)     2   6.7514   0.0000   2.6617 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6617 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[13] (net)   6.7514      0.0000     2.6617 r
  core/be/be_mem/csr/mcause_exception_enc/a/U13/INP (INVX0)       0.0297    0.0000 &   2.6618 r
  core/be/be_mem/csr/mcause_exception_enc/a/U13/ZN (INVX0)        0.0404    0.0304     2.6922 f
  core/be/be_mem/csr/mcause_exception_enc/a/n1 (net)     1   5.3547         0.0000     2.6922 f
  core/be/be_mem/csr/mcause_exception_enc/a/U14/IN2 (NOR2X2)      0.0404    0.0000 &   2.6922 f
  core/be/be_mem/csr/mcause_exception_enc/a/U14/QN (NOR2X2)       0.0430    0.0258     2.7180 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[13] (net)     1   3.3291      0.0000     2.7180 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[13] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7180 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[13] (net)   3.3291         0.0000     2.7180 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[13] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7180 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[13] (net)   3.3291            0.0000     2.7180 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[5] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7180 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[5] (net)   3.3291   0.0000   2.7180 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7180 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[1] (net)   3.3291   0.0000   2.7180 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/i[1] (bsg_encode_one_hot_width_p2_83)   0.0000   2.7180 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/i[1] (net)   3.3291   0.0000   2.7180 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/i[0] (bsg_encode_one_hot_width_p1_160)   0.0000   2.7180 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/i[0] (net)   3.3291   0.0000   2.7180 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/U3/INP (NBUFFX2)   0.0430   0.0000 &   2.7180 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/U3/Z (NBUFFX2)   0.0296   0.0554   2.7734 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/v_o (net)     2   6.8351   0.0000   2.7734 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/v_o (bsg_encode_one_hot_width_p1_160)   0.0000   2.7734 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/addr_o[0] (net)   6.8351   0.0000   2.7734 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/U1/IN1 (OR2X1)   0.0296   0.0000 &   2.7734 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/U1/Q (OR2X1)   0.0346   0.0509   2.8243 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/v_o (net)     1   4.6561   0.0000   2.8243 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p2_83)   0.0000   2.8243 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_vs_0_ (net)   4.6561   0.0000   2.8243 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN2 (OR2X1)   0.0346   0.0007 &   2.8250 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0436   0.0666   2.8916 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   7.9930   0.0000   2.8916 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.8916 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   7.9930   0.0000   2.8916 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0436   0.0000 &   2.8916 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0534   0.0741   2.9657 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  21.2092   0.0000   2.9657 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9657 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  21.2092        0.0000     2.9657 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0534    0.0004 &   2.9661 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0400    0.0600     3.0261 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   6.6311        0.0000     3.0261 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0261 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     6.6311              0.0000     3.0261 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0261 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         6.6311              0.0000     3.0261 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0400    0.0009 &   3.0271 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1760    0.0593     3.0864 f
  core/be/be_mem/csr/n1115 (net)                4      13.3308              0.0000     3.0864 f
  core/be/be_mem/csr/U1250/INP (INVX1)                            0.1760    0.0001 &   3.0864 f
  core/be/be_mem/csr/U1250/ZN (INVX1)                             0.0936    0.0550     3.1414 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      14.3348              0.0000     3.1414 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X1)                           0.0936    0.0002 &   3.1416 r
  core/be/be_mem/csr/U1251/QN (NOR2X1)                            0.1071    0.0526     3.1942 f
  core/be/be_mem/csr/n1202 (net)                3       7.7046              0.0000     3.1942 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1071    0.0000 &   3.1942 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.3914    0.2615 @   3.4558 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40     232.0343              0.0000     3.4558 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.4558 f
  core/be/be_mem/trap_pkt_o[2] (net)                  232.0343              0.0000     3.4558 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.4558 f
  core/be/n11 (net)                                   232.0343              0.0000     3.4558 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.4558 f
  core/be/be_checker/trap_pkt_i[2] (net)              232.0343              0.0000     3.4558 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.4558 f
  core/be/be_checker/director/trap_pkt_i[2] (net)     232.0343              0.0000     3.4558 f
  core/be/be_checker/director/U11/IN1 (OR3X2)                     0.3916    0.0008 @   3.4566 f
  core/be/be_checker/director/U11/Q (OR3X2)                       0.0874    0.1493     3.6059 f
  core/be/be_checker/director/n188 (net)        4      41.0708              0.0000     3.6059 f
  core/be/be_checker/director/U161/IN1 (NAND2X4)                  0.0874    0.0005 &   3.6065 f
  core/be/be_checker/director/U161/QN (NAND2X4)                   0.1513    0.0407 @   3.6472 r
  core/be/be_checker/director/n4 (net)          4      30.9204              0.0000     3.6472 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.1513    0.0120 @   3.6592 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.2265    0.2058 @   3.8650 f
  core/be/be_checker/director/flush_o (net)     7      68.6713              0.0000     3.8650 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.8650 f
  core/be/be_checker/flush_o (net)                     68.6713              0.0000     3.8650 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.8650 f
  core/be/flush (net)                                  68.6713              0.0000     3.8650 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.8650 f
  core/be/be_calculator/flush_i (net)                  68.6713              0.0000     3.8650 f
  core/be/be_calculator/U21/IN1 (OR2X1)                           0.2266    0.0033 @   3.8683 f
  core/be/be_calculator/U21/Q (OR2X1)                             0.1336    0.1342 @   4.0025 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  45.1722       0.0000     4.0025 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0025 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      45.1722              0.0000     4.0025 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X4)                0.1337    0.0063 @   4.0087 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X4)                 0.1904    0.0875 @   4.0963 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  56.8881           0.0000     4.0963 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.0963 r
  core/be/be_calculator/mmu_cmd_v_o (net)              56.8881              0.0000     4.0963 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.0963 r
  core/be/mmu_cmd_v (net)                              56.8881              0.0000     4.0963 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.0963 r
  core/be/be_mem/mmu_cmd_v_i (net)                     56.8881              0.0000     4.0963 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1914    0.0193 @   4.1156 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.0871    0.1338     4.2494 r
  core/be/be_mem/dcache_pkt_v (net)             2      19.2091              0.0000     4.2494 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.2494 r
  core/be/be_mem/dcache/v_i (net)                      19.2091              0.0000     4.2494 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X0)                        0.0871    0.0008 &   4.2502 r
  core/be/be_mem/dcache/U137/QN (NAND3X0)                         0.3039    0.1648     4.4150 f
  core/be/be_mem/dcache/n664 (net)              9      48.1561              0.0000     4.4150 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X0)                         0.3039    0.0032 &   4.4182 f
  core/be/be_mem/dcache/U138/QN (NOR2X0)                          0.3055    0.1626     4.5808 r
  core/be/be_mem/dcache/n734 (net)             10      30.5245              0.0000     4.5808 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.3055    0.0007 &   4.5815 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.3335    0.2360     4.8174 f
  core/be/be_mem/dcache/n733 (net)             13      45.5984              0.0000     4.8174 f
  core/be/be_mem/dcache/icc_place152/INP (INVX0)                  0.3335    0.0001 &   4.8175 f
  core/be/be_mem/dcache/icc_place152/ZN (INVX0)                   0.1066    0.0523     4.8698 r
  core/be/be_mem/dcache/n851 (net)              1       3.8967              0.0000     4.8698 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.1066    0.0000 &   4.8699 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1767    0.1013     4.9711 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  13.3939           0.0000     4.9711 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.9711 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            13.3939              0.0000     4.9711 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.9711 f
  core/be/data_mem_pkt_ready_o (net)                   13.3939              0.0000     4.9711 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.9711 f
  core/data_mem_pkt_ready_o[1] (net)                   13.3939              0.0000     4.9711 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.9711 f
  data_mem_pkt_ready_lo[1] (net)                       13.3939              0.0000     4.9711 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.9711 f
  uce_1__uce/data_mem_pkt_ready_i (net)                13.3939              0.0000     4.9711 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1767    0.0117 &   4.9828 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1994    0.0793     5.0621 r
  uce_1__uce/n19 (net)                          2       6.5358              0.0000     5.0621 r
  uce_1__uce/U52/INP (INVX0)                                      0.1994    0.0098 &   5.0719 r
  uce_1__uce/U52/ZN (INVX0)                                       0.1053    0.0718     5.1437 f
  uce_1__uce/n36 (net)                          4       9.5977              0.0000     5.1437 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1053    0.0000 &   5.1438 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0573    0.1048     5.2486 f
  uce_1__uce/cache_req_complete_o (net)         2       7.7756              0.0000     5.2486 f
  uce_1__uce/U72/INP (INVX0)                                      0.0573    0.0000 &   5.2486 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0507    0.0322     5.2807 r
  uce_1__uce/n106 (net)                         2       4.3253              0.0000     5.2807 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0507    0.0000 &   5.2808 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2582    0.2022 @   5.4830 f
  uce_1__uce/mem_resp_yumi_o (net)              3      93.1822              0.0000     5.4830 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.4830 f
  mem_resp_yumi_lo[1] (net)                            93.1822              0.0000     5.4830 f
  U3127/IN4 (OA221X1)                                             0.2629    0.0329 @   5.5159 f
  U3127/Q (OA221X1)                                               0.0616    0.1262     5.6421 f
  mem_resp_yumi_o (net)                         1       7.4549              0.0000     5.6421 f
  mem_resp_yumi_o (out)                                           0.0616    0.0102 &   5.6523 f
  data arrival time                                                                    5.6523

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6523
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2477


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4140     0.4140
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/CLK (DFFX1)   0.1858   0.0000   0.4140 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/Q (DFFX1)   0.2033   0.3040 @   0.7180 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (net)    16  73.3113   0.0000   0.7180 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.7180 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (net)   73.3113              0.0000     0.7180 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (bp_be_pipe_mem_02_0)        0.0000     0.7180 f
  core/be/be_calculator/csr_cmd_o[73] (net)            73.3113              0.0000     0.7180 f
  core/be/be_calculator/csr_cmd_o[73] (bp_be_calculator_top_02_0)           0.0000     0.7180 f
  core/be/csr_cmd[73] (net)                            73.3113              0.0000     0.7180 f
  core/be/be_mem/csr_cmd_i[73] (bp_be_mem_top_02_0)                         0.0000     0.7180 f
  core/be/be_mem/csr_cmd_i[73] (net)                   73.3113              0.0000     0.7180 f
  core/be/be_mem/csr/csr_cmd_i[73] (bp_be_csr_02_0)                         0.0000     0.7180 f
  core/be/be_mem/csr/csr_cmd_i[73] (net)               73.3113              0.0000     0.7180 f
  core/be/be_mem/csr/icc_place116/INP (INVX1)                     0.2040    0.0061 @   0.7241 f
  core/be/be_mem/csr/icc_place116/ZN (INVX1)                      0.2001    0.1222     0.8463 r
  core/be/be_mem/csr/n1152 (net)               12      50.2757              0.0000     0.8463 r
  core/be/be_mem/csr/U50/IN1 (NOR2X0)                             0.2001    0.0003 &   0.8466 r
  core/be/be_mem/csr/U50/QN (NOR2X0)                              0.1466    0.1087     0.9554 f
  core/be/be_mem/csr/n195 (net)                 3      15.3007              0.0000     0.9554 f
  core/be/be_mem/csr/U90/IN1 (NAND2X1)                            0.1466    0.0058 &   0.9612 f
  core/be/be_mem/csr/U90/QN (NAND2X1)                             0.0746    0.0439     1.0051 r
  core/be/be_mem/csr/n38 (net)                  1       5.2472              0.0000     1.0051 r
  core/be/be_mem/csr/U91/IN2 (NOR2X2)                             0.0746    0.0000 &   1.0051 r
  core/be/be_mem/csr/U91/QN (NOR2X2)                              0.0569    0.0436     1.0487 f
  core/be/be_mem/csr/n53 (net)                  3      10.0376              0.0000     1.0487 f
  core/be/be_mem/csr/U113/IN1 (NAND2X0)                           0.0569    0.0001 &   1.0488 f
  core/be/be_mem/csr/U113/QN (NAND2X0)                            0.1482    0.0795     1.1283 r
  core/be/be_mem/csr/n1120 (net)                3      13.5680              0.0000     1.1283 r
  core/be/be_mem/csr/U116/IN1 (NOR2X0)                            0.1482    0.0001 &   1.1284 r
  core/be/be_mem/csr/U116/QN (NOR2X0)                             0.0928    0.0526     1.1810 f
  core/be/be_mem/csr/n1183 (net)                1       3.6515              0.0000     1.1810 f
  core/be/be_mem/csr/icc_place150/INP (NBUFFX2)                   0.0928    0.0000 &   1.1810 f
  core/be/be_mem/csr/icc_place150/Z (NBUFFX2)                     0.2544    0.1802 @   1.3612 f
  core/be/be_mem/csr/n1599 (net)               41     163.0994              0.0000     1.3612 f
  core/be/be_mem/csr/U1199/IN1 (NOR2X0)                           0.2547    0.0050 @   1.3662 f
  core/be/be_mem/csr/U1199/QN (NOR2X0)                            0.1173    0.0619     1.4280 r
  core/be/be_mem/csr/n920 (net)                 1       4.6000              0.0000     1.4280 r
  core/be/be_mem/csr/U1200/IN1 (NAND2X1)                          0.1173    0.0000 &   1.4281 r
  core/be/be_mem/csr/U1200/QN (NAND2X1)                           0.0895    0.0610     1.4891 f
  core/be/be_mem/csr/n1218 (net)                3      11.6233              0.0000     1.4891 f
  core/be/be_mem/csr/U1201/IN2 (NOR2X1)                           0.0895    0.0001 &   1.4892 f
  core/be/be_mem/csr/U1201/QN (NOR2X1)                            0.0797    0.0440     1.5332 r
  core/be/be_mem/csr/n923 (net)                 1       6.9143              0.0000     1.5332 r
  core/be/be_mem/csr/U1206/IN1 (NAND2X2)                          0.0797    0.0000 &   1.5332 r
  core/be/be_mem/csr/U1206/QN (NAND2X2)                           0.0607    0.0418     1.5751 f
  core/be/be_mem/csr/n1332 (net)                4      15.6324              0.0000     1.5751 f
  core/be/be_mem/csr/U1690/INP (INVX1)                            0.0607    0.0001 &   1.5752 f
  core/be/be_mem/csr/U1690/ZN (INVX1)                             0.0331    0.0200     1.5951 r
  core/be/be_mem/csr/n1275 (net)                1       3.1321              0.0000     1.5951 r
  core/be/be_mem/csr/U1693/IN1 (NAND4X0)                          0.0331    0.0000 &   1.5951 r
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.0899    0.0356     1.6307 f
  core/be/be_mem/csr/n1278 (net)                1       4.0573              0.0000     1.6307 f
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.0899    0.0016 &   1.6324 f
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.0852    0.0487     1.6811 r
  core/be/be_mem/csr/n1280 (net)                1       5.5517              0.0000     1.6811 r
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.0852    0.0001 &   1.6811 r
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0577    0.0392     1.7203 f
  core/be/be_mem/csr/n1285 (net)                1       5.2579              0.0000     1.7203 f
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0577    0.0000 &   1.7204 f
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0605    0.0300     1.7504 r
  core/be/be_mem/csr/n1287 (net)                1       3.9392              0.0000     1.7504 r
  core/be/be_mem/csr/U1699/IN1 (NAND2X1)                          0.0605    0.0000 &   1.7504 r
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0571    0.0300     1.7805 f
  core/be/be_mem/csr/n1295 (net)                1       3.0304              0.0000     1.7805 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0571    0.0000 &   1.7805 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0306    0.1001     1.8806 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       3.8767              0.0000     1.8806 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.8806 r
  core/be/be_mem/csr_illegal_instr_lo (net)             3.8767              0.0000     1.8806 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0306    0.0000 &   1.8806 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.0634    0.0345     1.9151 f
  core/be/be_mem/n8 (net)                       1       7.2111              0.0000     1.9151 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.0634    0.0000 &   1.9151 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0898    0.0482     1.9633 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  25.7648   0.0000   1.9633 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     1.9633 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    25.7648              0.0000     1.9633 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   1.9633 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   25.7648              0.0000     1.9633 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   1.9633 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  25.7648             0.0000     1.9633 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   1.9633 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  25.7648   0.0000   1.9633 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0898   0.0031 &   1.9664 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0509   0.0733   2.0397 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.6171   0.0000   2.0397 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0509   0.0001 &   2.0398 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0499   0.0725   2.1123 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3   9.1852   0.0000   2.1123 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0499   0.0001 &   2.1123 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0459   0.0716   2.1839 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   8.7691   0.0000   2.1839 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0459   0.0000 &   2.1840 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0385   0.0662   2.2502 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.0594   0.0000   2.2502 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0385   0.0000 &   2.2502 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0489   0.0704   2.3206 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3   9.9581   0.0000   2.3206 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0489   0.0000 &   2.3206 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0457   0.0713   2.3919 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.7142   0.0000   2.3919 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0457   0.0000 &   2.3920 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0405   0.0663   2.4582 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   6.1328   0.0000   2.4582 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0405   0.0000 &   2.4582 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0532   0.0732   2.5315 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3  11.5454   0.0000   2.5315 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0532   0.0001 &   2.5315 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0462   0.0726   2.6042 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.8841   0.0000   2.6042 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/INP (NBUFFX2)   0.0462   0.0000 &   2.6042 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/Z (NBUFFX2)   0.0297   0.0561   2.6603 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (net)     2   6.7514   0.0000   2.6603 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6603 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[13] (net)   6.7514      0.0000     2.6603 r
  core/be/be_mem/csr/mcause_exception_enc/a/U13/INP (INVX0)       0.0297    0.0000 &   2.6603 r
  core/be/be_mem/csr/mcause_exception_enc/a/U13/ZN (INVX0)        0.0404    0.0304     2.6907 f
  core/be/be_mem/csr/mcause_exception_enc/a/n1 (net)     1   5.3547         0.0000     2.6907 f
  core/be/be_mem/csr/mcause_exception_enc/a/U14/IN2 (NOR2X2)      0.0404    0.0000 &   2.6907 f
  core/be/be_mem/csr/mcause_exception_enc/a/U14/QN (NOR2X2)       0.0430    0.0258     2.7166 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[13] (net)     1   3.3291      0.0000     2.7166 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[13] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7166 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[13] (net)   3.3291         0.0000     2.7166 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[13] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7166 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[13] (net)   3.3291            0.0000     2.7166 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[5] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7166 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[5] (net)   3.3291   0.0000   2.7166 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7166 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[1] (net)   3.3291   0.0000   2.7166 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/i[1] (bsg_encode_one_hot_width_p2_83)   0.0000   2.7166 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/i[1] (net)   3.3291   0.0000   2.7166 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/i[0] (bsg_encode_one_hot_width_p1_160)   0.0000   2.7166 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/i[0] (net)   3.3291   0.0000   2.7166 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/U3/INP (NBUFFX2)   0.0430   0.0000 &   2.7166 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/U3/Z (NBUFFX2)   0.0296   0.0554   2.7720 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/v_o (net)     2   6.8351   0.0000   2.7720 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/v_o (bsg_encode_one_hot_width_p1_160)   0.0000   2.7720 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/addr_o[0] (net)   6.8351   0.0000   2.7720 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/U1/IN1 (OR2X1)   0.0296   0.0000 &   2.7720 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/U1/Q (OR2X1)   0.0346   0.0509   2.8229 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/v_o (net)     1   4.6561   0.0000   2.8229 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p2_83)   0.0000   2.8229 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_vs_0_ (net)   4.6561   0.0000   2.8229 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN2 (OR2X1)   0.0346   0.0007 &   2.8236 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0436   0.0666   2.8901 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   7.9930   0.0000   2.8901 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.8901 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   7.9930   0.0000   2.8901 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0436   0.0000 &   2.8902 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0534   0.0741   2.9643 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  21.2092   0.0000   2.9643 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9643 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  21.2092        0.0000     2.9643 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0534    0.0004 &   2.9647 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0400    0.0600     3.0247 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   6.6311        0.0000     3.0247 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0247 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     6.6311              0.0000     3.0247 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0247 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         6.6311              0.0000     3.0247 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0400    0.0009 &   3.0256 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1760    0.0593     3.0849 f
  core/be/be_mem/csr/n1115 (net)                4      13.3308              0.0000     3.0849 f
  core/be/be_mem/csr/U1250/INP (INVX1)                            0.1760    0.0001 &   3.0850 f
  core/be/be_mem/csr/U1250/ZN (INVX1)                             0.0936    0.0550     3.1400 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      14.3348              0.0000     3.1400 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X1)                           0.0936    0.0002 &   3.1402 r
  core/be/be_mem/csr/U1251/QN (NOR2X1)                            0.1071    0.0526     3.1928 f
  core/be/be_mem/csr/n1202 (net)                3       7.7046              0.0000     3.1928 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1071    0.0000 &   3.1928 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.3914    0.2615 @   3.4543 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40     232.0343              0.0000     3.4543 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.4543 f
  core/be/be_mem/trap_pkt_o[2] (net)                  232.0343              0.0000     3.4543 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.4543 f
  core/be/n11 (net)                                   232.0343              0.0000     3.4543 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.4543 f
  core/be/be_checker/trap_pkt_i[2] (net)              232.0343              0.0000     3.4543 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.4543 f
  core/be/be_checker/director/trap_pkt_i[2] (net)     232.0343              0.0000     3.4543 f
  core/be/be_checker/director/U11/IN1 (OR3X2)                     0.3916    0.0008 @   3.4551 f
  core/be/be_checker/director/U11/Q (OR3X2)                       0.0874    0.1493     3.6045 f
  core/be/be_checker/director/n188 (net)        4      41.0708              0.0000     3.6045 f
  core/be/be_checker/director/U161/IN1 (NAND2X4)                  0.0874    0.0005 &   3.6050 f
  core/be/be_checker/director/U161/QN (NAND2X4)                   0.1513    0.0407 @   3.6457 r
  core/be/be_checker/director/n4 (net)          4      30.9204              0.0000     3.6457 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.1513    0.0120 @   3.6577 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.2265    0.2058 @   3.8635 f
  core/be/be_checker/director/flush_o (net)     7      68.6713              0.0000     3.8635 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.8635 f
  core/be/be_checker/flush_o (net)                     68.6713              0.0000     3.8635 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.8635 f
  core/be/flush (net)                                  68.6713              0.0000     3.8635 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.8635 f
  core/be/be_calculator/flush_i (net)                  68.6713              0.0000     3.8635 f
  core/be/be_calculator/U21/IN1 (OR2X1)                           0.2266    0.0033 @   3.8669 f
  core/be/be_calculator/U21/Q (OR2X1)                             0.1336    0.1342 @   4.0010 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  45.1722       0.0000     4.0010 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0010 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      45.1722              0.0000     4.0010 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X4)                0.1337    0.0063 @   4.0073 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X4)                 0.1904    0.0875 @   4.0948 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  56.8881           0.0000     4.0948 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.0948 r
  core/be/be_calculator/mmu_cmd_v_o (net)              56.8881              0.0000     4.0948 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.0948 r
  core/be/mmu_cmd_v (net)                              56.8881              0.0000     4.0948 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.0948 r
  core/be/be_mem/mmu_cmd_v_i (net)                     56.8881              0.0000     4.0948 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1914    0.0193 @   4.1141 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.0871    0.1338     4.2480 r
  core/be/be_mem/dcache_pkt_v (net)             2      19.2091              0.0000     4.2480 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.2480 r
  core/be/be_mem/dcache/v_i (net)                      19.2091              0.0000     4.2480 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X0)                        0.0871    0.0008 &   4.2488 r
  core/be/be_mem/dcache/U137/QN (NAND3X0)                         0.3039    0.1648     4.4135 f
  core/be/be_mem/dcache/n664 (net)              9      48.1561              0.0000     4.4135 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X0)                         0.3039    0.0032 &   4.4167 f
  core/be/be_mem/dcache/U138/QN (NOR2X0)                          0.3055    0.1626     4.5794 r
  core/be/be_mem/dcache/n734 (net)             10      30.5245              0.0000     4.5794 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.3055    0.0007 &   4.5800 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.3335    0.2360     4.8160 f
  core/be/be_mem/dcache/n733 (net)             13      45.5984              0.0000     4.8160 f
  core/be/be_mem/dcache/icc_place152/INP (INVX0)                  0.3335    0.0001 &   4.8161 f
  core/be/be_mem/dcache/icc_place152/ZN (INVX0)                   0.1066    0.0523     4.8684 r
  core/be/be_mem/dcache/n851 (net)              1       3.8967              0.0000     4.8684 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.1066    0.0000 &   4.8684 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1767    0.1013     4.9697 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  13.3939           0.0000     4.9697 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.9697 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            13.3939              0.0000     4.9697 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.9697 f
  core/be/data_mem_pkt_ready_o (net)                   13.3939              0.0000     4.9697 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.9697 f
  core/data_mem_pkt_ready_o[1] (net)                   13.3939              0.0000     4.9697 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.9697 f
  data_mem_pkt_ready_lo[1] (net)                       13.3939              0.0000     4.9697 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.9697 f
  uce_1__uce/data_mem_pkt_ready_i (net)                13.3939              0.0000     4.9697 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1767    0.0117 &   4.9814 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1994    0.0793     5.0607 r
  uce_1__uce/n19 (net)                          2       6.5358              0.0000     5.0607 r
  uce_1__uce/U52/INP (INVX0)                                      0.1994    0.0098 &   5.0705 r
  uce_1__uce/U52/ZN (INVX0)                                       0.1053    0.0718     5.1423 f
  uce_1__uce/n36 (net)                          4       9.5977              0.0000     5.1423 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1053    0.0000 &   5.1423 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0573    0.1048     5.2471 f
  uce_1__uce/cache_req_complete_o (net)         2       7.7756              0.0000     5.2471 f
  uce_1__uce/U72/INP (INVX0)                                      0.0573    0.0000 &   5.2472 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0507    0.0322     5.2793 r
  uce_1__uce/n106 (net)                         2       4.3253              0.0000     5.2793 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0507    0.0000 &   5.2793 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2582    0.2022 @   5.4816 f
  uce_1__uce/mem_resp_yumi_o (net)              3      93.1822              0.0000     5.4816 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.4816 f
  mem_resp_yumi_lo[1] (net)                            93.1822              0.0000     5.4816 f
  U3127/IN4 (OA221X1)                                             0.2629    0.0329 @   5.5145 f
  U3127/Q (OA221X1)                                               0.0616    0.1262     5.6407 f
  mem_resp_yumi_o (net)                         1       7.4549              0.0000     5.6407 f
  mem_resp_yumi_o (out)                                           0.0616    0.0102 &   5.6509 f
  data arrival time                                                                    5.6509

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6509
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2491


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4140     0.4140
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/CLK (DFFX1)   0.1858   0.0000   0.4140 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/Q (DFFX1)   0.2033   0.3040 @   0.7180 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (net)    16  73.3113   0.0000   0.7180 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.7180 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (net)   73.3113              0.0000     0.7180 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (bp_be_pipe_mem_02_0)        0.0000     0.7180 f
  core/be/be_calculator/csr_cmd_o[73] (net)            73.3113              0.0000     0.7180 f
  core/be/be_calculator/csr_cmd_o[73] (bp_be_calculator_top_02_0)           0.0000     0.7180 f
  core/be/csr_cmd[73] (net)                            73.3113              0.0000     0.7180 f
  core/be/be_mem/csr_cmd_i[73] (bp_be_mem_top_02_0)                         0.0000     0.7180 f
  core/be/be_mem/csr_cmd_i[73] (net)                   73.3113              0.0000     0.7180 f
  core/be/be_mem/csr/csr_cmd_i[73] (bp_be_csr_02_0)                         0.0000     0.7180 f
  core/be/be_mem/csr/csr_cmd_i[73] (net)               73.3113              0.0000     0.7180 f
  core/be/be_mem/csr/icc_place116/INP (INVX1)                     0.2040    0.0061 @   0.7241 f
  core/be/be_mem/csr/icc_place116/ZN (INVX1)                      0.2001    0.1222     0.8463 r
  core/be/be_mem/csr/n1152 (net)               12      50.2757              0.0000     0.8463 r
  core/be/be_mem/csr/U50/IN1 (NOR2X0)                             0.2001    0.0003 &   0.8466 r
  core/be/be_mem/csr/U50/QN (NOR2X0)                              0.1466    0.1087     0.9554 f
  core/be/be_mem/csr/n195 (net)                 3      15.3007              0.0000     0.9554 f
  core/be/be_mem/csr/U51/INP (INVX1)                              0.1466    0.0058 &   0.9612 f
  core/be/be_mem/csr/U51/ZN (INVX1)                               0.1067    0.0653     1.0265 r
  core/be/be_mem/csr/n928 (net)                 5      21.3667              0.0000     1.0265 r
  core/be/be_mem/csr/U53/IN1 (NOR2X1)                             0.1067    0.0001 &   1.0265 r
  core/be/be_mem/csr/U53/QN (NOR2X1)                              0.0587    0.0409     1.0674 f
  core/be/be_mem/csr/n19 (net)                  1       3.7265              0.0000     1.0674 f
  core/be/be_mem/csr/U54/IN1 (NAND2X1)                            0.0587    0.0000 &   1.0675 f
  core/be/be_mem/csr/U54/QN (NAND2X1)                             0.0672    0.0372     1.1046 r
  core/be/be_mem/csr/n83 (net)                  2       6.7083              0.0000     1.1046 r
  core/be/be_mem/csr/U156/IN1 (NOR2X0)                            0.0672    0.0000 &   1.1047 r
  core/be/be_mem/csr/U156/QN (NOR2X0)                             0.0611    0.0398     1.1444 f
  core/be/be_mem/csr/n84 (net)                  1       3.2855              0.0000     1.1444 f
  core/be/be_mem/csr/U157/IN1 (NOR2X0)                            0.0611    0.0000 &   1.1445 f
  core/be/be_mem/csr/U157/QN (NOR2X0)                             0.0741    0.0405     1.1850 r
  core/be/be_mem/csr/n86 (net)                  1       4.0458              0.0000     1.1850 r
  core/be/be_mem/csr/U159/IN1 (NOR2X0)                            0.0741    0.0000 &   1.1850 r
  core/be/be_mem/csr/U159/QN (NOR2X0)                             0.0531    0.0396     1.2246 f
  core/be/be_mem/csr/n1290 (net)                1       3.0238              0.0000     1.2246 f
  core/be/be_mem/csr/icc_place163/INP (NBUFFX4)                   0.0531    0.0000 &   1.2246 f
  core/be/be_mem/csr/icc_place163/Z (NBUFFX4)                     0.1736    0.1470 @   1.3716 f
  core/be/be_mem/csr/n1632 (net)               43     188.5895              0.0000     1.3716 f
  core/be/be_mem/csr/U1202/IN1 (NOR2X2)                           0.1758    0.0045 @   1.3760 f
  core/be/be_mem/csr/U1202/QN (NOR2X2)                            0.1044    0.0356     1.4116 r
  core/be/be_mem/csr/n922 (net)                 1       3.7536              0.0000     1.4116 r
  core/be/be_mem/csr/U1204/IN1 (NAND2X1)                          0.1044    0.0000 &   1.4116 r
  core/be/be_mem/csr/U1204/QN (NAND2X1)                           0.1078    0.0725     1.4841 f
  core/be/be_mem/csr/n1602 (net)                3      17.4461              0.0000     1.4841 f
  core/be/be_mem/csr/U1205/IN1 (NOR2X4)                           0.1078    0.0001 &   1.4842 f
  core/be/be_mem/csr/U1205/QN (NOR2X4)                            0.1118    0.0495     1.5337 r
  core/be/be_mem/csr/n1587 (net)                4      21.3311              0.0000     1.5337 r
  core/be/be_mem/csr/U1206/IN2 (NAND2X2)                          0.1118    0.0001 &   1.5337 r
  core/be/be_mem/csr/U1206/QN (NAND2X2)                           0.0607    0.0428     1.5765 f
  core/be/be_mem/csr/n1332 (net)                4      15.6324              0.0000     1.5765 f
  core/be/be_mem/csr/U1690/INP (INVX1)                            0.0607    0.0001 &   1.5766 f
  core/be/be_mem/csr/U1690/ZN (INVX1)                             0.0331    0.0200     1.5966 r
  core/be/be_mem/csr/n1275 (net)                1       3.1321              0.0000     1.5966 r
  core/be/be_mem/csr/U1693/IN1 (NAND4X0)                          0.0331    0.0000 &   1.5966 r
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.0899    0.0356     1.6322 f
  core/be/be_mem/csr/n1278 (net)                1       4.0573              0.0000     1.6322 f
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.0899    0.0016 &   1.6338 f
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.0852    0.0487     1.6825 r
  core/be/be_mem/csr/n1280 (net)                1       5.5517              0.0000     1.6825 r
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.0852    0.0001 &   1.6826 r
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0577    0.0392     1.7218 f
  core/be/be_mem/csr/n1285 (net)                1       5.2579              0.0000     1.7218 f
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0577    0.0000 &   1.7218 f
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0605    0.0300     1.7519 r
  core/be/be_mem/csr/n1287 (net)                1       3.9392              0.0000     1.7519 r
  core/be/be_mem/csr/U1699/IN1 (NAND2X1)                          0.0605    0.0000 &   1.7519 r
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0571    0.0300     1.7819 f
  core/be/be_mem/csr/n1295 (net)                1       3.0304              0.0000     1.7819 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0571    0.0000 &   1.7819 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0306    0.1001     1.8820 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       3.8767              0.0000     1.8820 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.8820 r
  core/be/be_mem/csr_illegal_instr_lo (net)             3.8767              0.0000     1.8820 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0306    0.0000 &   1.8820 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.0634    0.0345     1.9165 f
  core/be/be_mem/n8 (net)                       1       7.2111              0.0000     1.9165 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.0634    0.0000 &   1.9165 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0898    0.0482     1.9647 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  25.7648   0.0000   1.9647 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     1.9647 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    25.7648              0.0000     1.9647 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   1.9647 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   25.7648              0.0000     1.9647 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   1.9647 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  25.7648             0.0000     1.9647 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   1.9647 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  25.7648   0.0000   1.9647 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0898   0.0031 &   1.9678 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0509   0.0733   2.0411 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.6171   0.0000   2.0411 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0509   0.0001 &   2.0412 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0499   0.0725   2.1137 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3   9.1852   0.0000   2.1137 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0499   0.0001 &   2.1138 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0459   0.0716   2.1854 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   8.7691   0.0000   2.1854 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0459   0.0000 &   2.1854 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0385   0.0662   2.2516 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.0594   0.0000   2.2516 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0385   0.0000 &   2.2516 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0489   0.0704   2.3220 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3   9.9581   0.0000   2.3220 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0489   0.0000 &   2.3221 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0457   0.0713   2.3933 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.7142   0.0000   2.3933 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0457   0.0000 &   2.3934 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0405   0.0663   2.4597 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   6.1328   0.0000   2.4597 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0405   0.0000 &   2.4597 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0532   0.0732   2.5329 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3  11.5454   0.0000   2.5329 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0532   0.0001 &   2.5330 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0462   0.0726   2.6056 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.8841   0.0000   2.6056 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/IN2 (OR2X1)   0.0462   0.0000 &   2.6057 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/Q (OR2X1)   0.0298   0.0605   2.6662 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (net)     1   2.8094   0.0000   2.6662 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6662 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[15] (net)   2.8094      0.0000     2.6662 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/IN1 (AND2X1)      0.0298    0.0000 &   2.6662 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/Q (AND2X1)        0.0333    0.0544     2.7206 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (net)     1   3.5202      0.0000     2.7206 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7206 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[15] (net)   3.5202         0.0000     2.7206 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7206 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (net)   3.5202            0.0000     2.7206 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7206 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (net)   3.5202   0.0000   2.7206 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7206 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (net)   3.5202   0.0000   2.7206 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p2_82)   0.0000   2.7206 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (net)   3.5202   0.0000   2.7206 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p1_158)   0.0000   2.7206 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (net)   3.5202   0.0000   2.7206 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/INP (NBUFFX2)   0.0333   0.0008 &   2.7214 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/Z (NBUFFX2)   0.0292   0.0528   2.7742 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (net)     2   6.7938   0.0000   2.7742 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p1_158)   0.0000   2.7742 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/addr_o[0] (net)   6.7938   0.0000   2.7742 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0292   0.0000 &   2.7743 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0417   0.0552   2.8295 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.2523   0.0000   2.8295 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.8295 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)   7.2523   0.0000   2.8295 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0417   0.0000 &   2.8295 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0436   0.0593   2.8888 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   7.9930   0.0000   2.8888 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.8888 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   7.9930   0.0000   2.8888 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0436   0.0000 &   2.8889 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0534   0.0741   2.9630 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  21.2092   0.0000   2.9630 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9630 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  21.2092        0.0000     2.9630 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0534    0.0004 &   2.9634 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0400    0.0600     3.0234 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   6.6311        0.0000     3.0234 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0234 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     6.6311              0.0000     3.0234 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0234 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         6.6311              0.0000     3.0234 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0400    0.0009 &   3.0244 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1760    0.0593     3.0837 f
  core/be/be_mem/csr/n1115 (net)                4      13.3308              0.0000     3.0837 f
  core/be/be_mem/csr/U1250/INP (INVX1)                            0.1760    0.0001 &   3.0837 f
  core/be/be_mem/csr/U1250/ZN (INVX1)                             0.0936    0.0550     3.1387 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      14.3348              0.0000     3.1387 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X1)                           0.0936    0.0002 &   3.1389 r
  core/be/be_mem/csr/U1251/QN (NOR2X1)                            0.1071    0.0526     3.1915 f
  core/be/be_mem/csr/n1202 (net)                3       7.7046              0.0000     3.1915 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1071    0.0000 &   3.1915 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.3914    0.2615 @   3.4531 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40     232.0343              0.0000     3.4531 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.4531 f
  core/be/be_mem/trap_pkt_o[2] (net)                  232.0343              0.0000     3.4531 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.4531 f
  core/be/n11 (net)                                   232.0343              0.0000     3.4531 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.4531 f
  core/be/be_checker/trap_pkt_i[2] (net)              232.0343              0.0000     3.4531 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.4531 f
  core/be/be_checker/director/trap_pkt_i[2] (net)     232.0343              0.0000     3.4531 f
  core/be/be_checker/director/U11/IN1 (OR3X2)                     0.3916    0.0008 @   3.4539 f
  core/be/be_checker/director/U11/Q (OR3X2)                       0.0874    0.1493     3.6032 f
  core/be/be_checker/director/n188 (net)        4      41.0708              0.0000     3.6032 f
  core/be/be_checker/director/U161/IN1 (NAND2X4)                  0.0874    0.0005 &   3.6038 f
  core/be/be_checker/director/U161/QN (NAND2X4)                   0.1513    0.0407 @   3.6445 r
  core/be/be_checker/director/n4 (net)          4      30.9204              0.0000     3.6445 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.1513    0.0120 @   3.6564 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.2265    0.2058 @   3.8623 f
  core/be/be_checker/director/flush_o (net)     7      68.6713              0.0000     3.8623 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.8623 f
  core/be/be_checker/flush_o (net)                     68.6713              0.0000     3.8623 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.8623 f
  core/be/flush (net)                                  68.6713              0.0000     3.8623 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.8623 f
  core/be/be_calculator/flush_i (net)                  68.6713              0.0000     3.8623 f
  core/be/be_calculator/U21/IN1 (OR2X1)                           0.2266    0.0033 @   3.8656 f
  core/be/be_calculator/U21/Q (OR2X1)                             0.1336    0.1342 @   3.9997 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  45.1722       0.0000     3.9997 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     3.9997 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      45.1722              0.0000     3.9997 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X4)                0.1337    0.0063 @   4.0060 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X4)                 0.1904    0.0875 @   4.0936 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  56.8881           0.0000     4.0936 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.0936 r
  core/be/be_calculator/mmu_cmd_v_o (net)              56.8881              0.0000     4.0936 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.0936 r
  core/be/mmu_cmd_v (net)                              56.8881              0.0000     4.0936 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.0936 r
  core/be/be_mem/mmu_cmd_v_i (net)                     56.8881              0.0000     4.0936 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1914    0.0193 @   4.1129 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.0871    0.1338     4.2467 r
  core/be/be_mem/dcache_pkt_v (net)             2      19.2091              0.0000     4.2467 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.2467 r
  core/be/be_mem/dcache/v_i (net)                      19.2091              0.0000     4.2467 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X0)                        0.0871    0.0008 &   4.2475 r
  core/be/be_mem/dcache/U137/QN (NAND3X0)                         0.3039    0.1648     4.4123 f
  core/be/be_mem/dcache/n664 (net)              9      48.1561              0.0000     4.4123 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X0)                         0.3039    0.0032 &   4.4154 f
  core/be/be_mem/dcache/U138/QN (NOR2X0)                          0.3055    0.1626     4.5781 r
  core/be/be_mem/dcache/n734 (net)             10      30.5245              0.0000     4.5781 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.3055    0.0007 &   4.5788 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.3335    0.2360     4.8147 f
  core/be/be_mem/dcache/n733 (net)             13      45.5984              0.0000     4.8147 f
  core/be/be_mem/dcache/icc_place152/INP (INVX0)                  0.3335    0.0001 &   4.8148 f
  core/be/be_mem/dcache/icc_place152/ZN (INVX0)                   0.1066    0.0523     4.8671 r
  core/be/be_mem/dcache/n851 (net)              1       3.8967              0.0000     4.8671 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.1066    0.0000 &   4.8672 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1767    0.1013     4.9684 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  13.3939           0.0000     4.9684 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.9684 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            13.3939              0.0000     4.9684 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.9684 f
  core/be/data_mem_pkt_ready_o (net)                   13.3939              0.0000     4.9684 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.9684 f
  core/data_mem_pkt_ready_o[1] (net)                   13.3939              0.0000     4.9684 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.9684 f
  data_mem_pkt_ready_lo[1] (net)                       13.3939              0.0000     4.9684 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.9684 f
  uce_1__uce/data_mem_pkt_ready_i (net)                13.3939              0.0000     4.9684 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1767    0.0117 &   4.9801 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1994    0.0793     5.0594 r
  uce_1__uce/n19 (net)                          2       6.5358              0.0000     5.0594 r
  uce_1__uce/U52/INP (INVX0)                                      0.1994    0.0098 &   5.0692 r
  uce_1__uce/U52/ZN (INVX0)                                       0.1053    0.0718     5.1410 f
  uce_1__uce/n36 (net)                          4       9.5977              0.0000     5.1410 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1053    0.0000 &   5.1411 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0573    0.1048     5.2459 f
  uce_1__uce/cache_req_complete_o (net)         2       7.7756              0.0000     5.2459 f
  uce_1__uce/U72/INP (INVX0)                                      0.0573    0.0000 &   5.2459 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0507    0.0322     5.2780 r
  uce_1__uce/n106 (net)                         2       4.3253              0.0000     5.2780 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0507    0.0000 &   5.2781 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2582    0.2022 @   5.4803 f
  uce_1__uce/mem_resp_yumi_o (net)              3      93.1822              0.0000     5.4803 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.4803 f
  mem_resp_yumi_lo[1] (net)                            93.1822              0.0000     5.4803 f
  U3127/IN4 (OA221X1)                                             0.2629    0.0329 @   5.5132 f
  U3127/Q (OA221X1)                                               0.0616    0.1262     5.6394 f
  mem_resp_yumi_o (net)                         1       7.4549              0.0000     5.6394 f
  mem_resp_yumi_o (out)                                           0.0616    0.0102 &   5.6496 f
  data arrival time                                                                    5.6496

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6496
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2504


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4140     0.4140
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/CLK (DFFX1)   0.1858   0.0000   0.4140 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/Q (DFFX1)   0.2033   0.3040 @   0.7180 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (net)    16  73.3113   0.0000   0.7180 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.7180 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (net)   73.3113              0.0000     0.7180 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (bp_be_pipe_mem_02_0)        0.0000     0.7180 f
  core/be/be_calculator/csr_cmd_o[73] (net)            73.3113              0.0000     0.7180 f
  core/be/be_calculator/csr_cmd_o[73] (bp_be_calculator_top_02_0)           0.0000     0.7180 f
  core/be/csr_cmd[73] (net)                            73.3113              0.0000     0.7180 f
  core/be/be_mem/csr_cmd_i[73] (bp_be_mem_top_02_0)                         0.0000     0.7180 f
  core/be/be_mem/csr_cmd_i[73] (net)                   73.3113              0.0000     0.7180 f
  core/be/be_mem/csr/csr_cmd_i[73] (bp_be_csr_02_0)                         0.0000     0.7180 f
  core/be/be_mem/csr/csr_cmd_i[73] (net)               73.3113              0.0000     0.7180 f
  core/be/be_mem/csr/icc_place116/INP (INVX1)                     0.2040    0.0061 @   0.7241 f
  core/be/be_mem/csr/icc_place116/ZN (INVX1)                      0.2001    0.1222     0.8463 r
  core/be/be_mem/csr/n1152 (net)               12      50.2757              0.0000     0.8463 r
  core/be/be_mem/csr/U50/IN1 (NOR2X0)                             0.2001    0.0003 &   0.8466 r
  core/be/be_mem/csr/U50/QN (NOR2X0)                              0.1466    0.1087     0.9554 f
  core/be/be_mem/csr/n195 (net)                 3      15.3007              0.0000     0.9554 f
  core/be/be_mem/csr/U90/IN1 (NAND2X1)                            0.1466    0.0058 &   0.9612 f
  core/be/be_mem/csr/U90/QN (NAND2X1)                             0.0746    0.0439     1.0051 r
  core/be/be_mem/csr/n38 (net)                  1       5.2472              0.0000     1.0051 r
  core/be/be_mem/csr/U91/IN2 (NOR2X2)                             0.0746    0.0000 &   1.0051 r
  core/be/be_mem/csr/U91/QN (NOR2X2)                              0.0569    0.0436     1.0487 f
  core/be/be_mem/csr/n53 (net)                  3      10.0376              0.0000     1.0487 f
  core/be/be_mem/csr/U113/IN1 (NAND2X0)                           0.0569    0.0001 &   1.0488 f
  core/be/be_mem/csr/U113/QN (NAND2X0)                            0.1482    0.0795     1.1283 r
  core/be/be_mem/csr/n1120 (net)                3      13.5680              0.0000     1.1283 r
  core/be/be_mem/csr/U116/IN1 (NOR2X0)                            0.1482    0.0001 &   1.1284 r
  core/be/be_mem/csr/U116/QN (NOR2X0)                             0.0928    0.0526     1.1810 f
  core/be/be_mem/csr/n1183 (net)                1       3.6515              0.0000     1.1810 f
  core/be/be_mem/csr/icc_place150/INP (NBUFFX2)                   0.0928    0.0000 &   1.1810 f
  core/be/be_mem/csr/icc_place150/Z (NBUFFX2)                     0.2544    0.1802 @   1.3612 f
  core/be/be_mem/csr/n1599 (net)               41     163.0994              0.0000     1.3612 f
  core/be/be_mem/csr/U1199/IN1 (NOR2X0)                           0.2547    0.0050 @   1.3662 f
  core/be/be_mem/csr/U1199/QN (NOR2X0)                            0.1173    0.0619     1.4280 r
  core/be/be_mem/csr/n920 (net)                 1       4.6000              0.0000     1.4280 r
  core/be/be_mem/csr/U1200/IN1 (NAND2X1)                          0.1173    0.0000 &   1.4281 r
  core/be/be_mem/csr/U1200/QN (NAND2X1)                           0.0895    0.0610     1.4891 f
  core/be/be_mem/csr/n1218 (net)                3      11.6233              0.0000     1.4891 f
  core/be/be_mem/csr/U1201/IN2 (NOR2X1)                           0.0895    0.0001 &   1.4892 f
  core/be/be_mem/csr/U1201/QN (NOR2X1)                            0.0797    0.0440     1.5332 r
  core/be/be_mem/csr/n923 (net)                 1       6.9143              0.0000     1.5332 r
  core/be/be_mem/csr/U1206/IN1 (NAND2X2)                          0.0797    0.0000 &   1.5332 r
  core/be/be_mem/csr/U1206/QN (NAND2X2)                           0.0607    0.0418     1.5751 f
  core/be/be_mem/csr/n1332 (net)                4      15.6324              0.0000     1.5751 f
  core/be/be_mem/csr/U1690/INP (INVX1)                            0.0607    0.0001 &   1.5752 f
  core/be/be_mem/csr/U1690/ZN (INVX1)                             0.0331    0.0200     1.5951 r
  core/be/be_mem/csr/n1275 (net)                1       3.1321              0.0000     1.5951 r
  core/be/be_mem/csr/U1693/IN1 (NAND4X0)                          0.0331    0.0000 &   1.5951 r
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.0899    0.0356     1.6307 f
  core/be/be_mem/csr/n1278 (net)                1       4.0573              0.0000     1.6307 f
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.0899    0.0016 &   1.6324 f
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.0852    0.0487     1.6811 r
  core/be/be_mem/csr/n1280 (net)                1       5.5517              0.0000     1.6811 r
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.0852    0.0001 &   1.6811 r
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0577    0.0392     1.7203 f
  core/be/be_mem/csr/n1285 (net)                1       5.2579              0.0000     1.7203 f
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0577    0.0000 &   1.7204 f
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0605    0.0300     1.7504 r
  core/be/be_mem/csr/n1287 (net)                1       3.9392              0.0000     1.7504 r
  core/be/be_mem/csr/U1699/IN1 (NAND2X1)                          0.0605    0.0000 &   1.7504 r
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0571    0.0300     1.7805 f
  core/be/be_mem/csr/n1295 (net)                1       3.0304              0.0000     1.7805 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0571    0.0000 &   1.7805 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0306    0.1001     1.8806 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       3.8767              0.0000     1.8806 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.8806 r
  core/be/be_mem/csr_illegal_instr_lo (net)             3.8767              0.0000     1.8806 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0306    0.0000 &   1.8806 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.0634    0.0345     1.9151 f
  core/be/be_mem/n8 (net)                       1       7.2111              0.0000     1.9151 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.0634    0.0000 &   1.9151 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0898    0.0482     1.9633 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  25.7648   0.0000   1.9633 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     1.9633 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    25.7648              0.0000     1.9633 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   1.9633 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   25.7648              0.0000     1.9633 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   1.9633 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  25.7648             0.0000     1.9633 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   1.9633 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  25.7648   0.0000   1.9633 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0898   0.0031 &   1.9664 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0509   0.0733   2.0397 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.6171   0.0000   2.0397 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0509   0.0001 &   2.0398 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0499   0.0725   2.1123 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3   9.1852   0.0000   2.1123 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0499   0.0001 &   2.1123 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0459   0.0716   2.1839 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   8.7691   0.0000   2.1839 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0459   0.0000 &   2.1840 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0385   0.0662   2.2502 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.0594   0.0000   2.2502 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0385   0.0000 &   2.2502 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0489   0.0704   2.3206 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3   9.9581   0.0000   2.3206 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0489   0.0000 &   2.3206 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0457   0.0713   2.3919 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.7142   0.0000   2.3919 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0457   0.0000 &   2.3920 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0405   0.0663   2.4582 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   6.1328   0.0000   2.4582 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0405   0.0000 &   2.4582 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0532   0.0732   2.5315 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3  11.5454   0.0000   2.5315 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0532   0.0001 &   2.5315 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0462   0.0726   2.6042 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.8841   0.0000   2.6042 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/IN2 (OR2X1)   0.0462   0.0000 &   2.6042 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/Q (OR2X1)   0.0298   0.0605   2.6647 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (net)     1   2.8094   0.0000   2.6647 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6647 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[15] (net)   2.8094      0.0000     2.6647 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/IN1 (AND2X1)      0.0298    0.0000 &   2.6647 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/Q (AND2X1)        0.0333    0.0544     2.7191 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (net)     1   3.5202      0.0000     2.7191 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7191 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[15] (net)   3.5202         0.0000     2.7191 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7191 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (net)   3.5202            0.0000     2.7191 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7191 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (net)   3.5202   0.0000   2.7191 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7191 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (net)   3.5202   0.0000   2.7191 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p2_82)   0.0000   2.7191 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (net)   3.5202   0.0000   2.7191 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p1_158)   0.0000   2.7191 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (net)   3.5202   0.0000   2.7191 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/INP (NBUFFX2)   0.0333   0.0008 &   2.7199 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/Z (NBUFFX2)   0.0292   0.0528   2.7728 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (net)     2   6.7938   0.0000   2.7728 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p1_158)   0.0000   2.7728 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/addr_o[0] (net)   6.7938   0.0000   2.7728 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0292   0.0000 &   2.7728 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0417   0.0552   2.8280 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.2523   0.0000   2.8280 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.8280 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)   7.2523   0.0000   2.8280 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0417   0.0000 &   2.8281 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0436   0.0593   2.8874 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   7.9930   0.0000   2.8874 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.8874 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   7.9930   0.0000   2.8874 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0436   0.0000 &   2.8875 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0534   0.0741   2.9616 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  21.2092   0.0000   2.9616 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9616 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  21.2092        0.0000     2.9616 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0534    0.0004 &   2.9620 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0400    0.0600     3.0220 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   6.6311        0.0000     3.0220 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0220 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     6.6311              0.0000     3.0220 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0220 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         6.6311              0.0000     3.0220 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0400    0.0009 &   3.0229 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1760    0.0593     3.0822 f
  core/be/be_mem/csr/n1115 (net)                4      13.3308              0.0000     3.0822 f
  core/be/be_mem/csr/U1250/INP (INVX1)                            0.1760    0.0001 &   3.0823 f
  core/be/be_mem/csr/U1250/ZN (INVX1)                             0.0936    0.0550     3.1372 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      14.3348              0.0000     3.1372 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X1)                           0.0936    0.0002 &   3.1375 r
  core/be/be_mem/csr/U1251/QN (NOR2X1)                            0.1071    0.0526     3.1901 f
  core/be/be_mem/csr/n1202 (net)                3       7.7046              0.0000     3.1901 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1071    0.0000 &   3.1901 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.3914    0.2615 @   3.4516 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40     232.0343              0.0000     3.4516 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.4516 f
  core/be/be_mem/trap_pkt_o[2] (net)                  232.0343              0.0000     3.4516 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.4516 f
  core/be/n11 (net)                                   232.0343              0.0000     3.4516 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.4516 f
  core/be/be_checker/trap_pkt_i[2] (net)              232.0343              0.0000     3.4516 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.4516 f
  core/be/be_checker/director/trap_pkt_i[2] (net)     232.0343              0.0000     3.4516 f
  core/be/be_checker/director/U11/IN1 (OR3X2)                     0.3916    0.0008 @   3.4524 f
  core/be/be_checker/director/U11/Q (OR3X2)                       0.0874    0.1493     3.6018 f
  core/be/be_checker/director/n188 (net)        4      41.0708              0.0000     3.6018 f
  core/be/be_checker/director/U161/IN1 (NAND2X4)                  0.0874    0.0005 &   3.6023 f
  core/be/be_checker/director/U161/QN (NAND2X4)                   0.1513    0.0407 @   3.6430 r
  core/be/be_checker/director/n4 (net)          4      30.9204              0.0000     3.6430 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.1513    0.0120 @   3.6550 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.2265    0.2058 @   3.8608 f
  core/be/be_checker/director/flush_o (net)     7      68.6713              0.0000     3.8608 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.8608 f
  core/be/be_checker/flush_o (net)                     68.6713              0.0000     3.8608 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.8608 f
  core/be/flush (net)                                  68.6713              0.0000     3.8608 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.8608 f
  core/be/be_calculator/flush_i (net)                  68.6713              0.0000     3.8608 f
  core/be/be_calculator/U21/IN1 (OR2X1)                           0.2266    0.0033 @   3.8642 f
  core/be/be_calculator/U21/Q (OR2X1)                             0.1336    0.1342 @   3.9983 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  45.1722       0.0000     3.9983 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     3.9983 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      45.1722              0.0000     3.9983 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X4)                0.1337    0.0063 @   4.0046 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X4)                 0.1904    0.0875 @   4.0921 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  56.8881           0.0000     4.0921 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.0921 r
  core/be/be_calculator/mmu_cmd_v_o (net)              56.8881              0.0000     4.0921 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.0921 r
  core/be/mmu_cmd_v (net)                              56.8881              0.0000     4.0921 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.0921 r
  core/be/be_mem/mmu_cmd_v_i (net)                     56.8881              0.0000     4.0921 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1914    0.0193 @   4.1114 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.0871    0.1338     4.2453 r
  core/be/be_mem/dcache_pkt_v (net)             2      19.2091              0.0000     4.2453 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.2453 r
  core/be/be_mem/dcache/v_i (net)                      19.2091              0.0000     4.2453 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X0)                        0.0871    0.0008 &   4.2461 r
  core/be/be_mem/dcache/U137/QN (NAND3X0)                         0.3039    0.1648     4.4108 f
  core/be/be_mem/dcache/n664 (net)              9      48.1561              0.0000     4.4108 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X0)                         0.3039    0.0032 &   4.4140 f
  core/be/be_mem/dcache/U138/QN (NOR2X0)                          0.3055    0.1626     4.5767 r
  core/be/be_mem/dcache/n734 (net)             10      30.5245              0.0000     4.5767 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.3055    0.0007 &   4.5773 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.3335    0.2360     4.8133 f
  core/be/be_mem/dcache/n733 (net)             13      45.5984              0.0000     4.8133 f
  core/be/be_mem/dcache/icc_place152/INP (INVX0)                  0.3335    0.0001 &   4.8134 f
  core/be/be_mem/dcache/icc_place152/ZN (INVX0)                   0.1066    0.0523     4.8657 r
  core/be/be_mem/dcache/n851 (net)              1       3.8967              0.0000     4.8657 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.1066    0.0000 &   4.8657 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1767    0.1013     4.9670 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  13.3939           0.0000     4.9670 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.9670 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            13.3939              0.0000     4.9670 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.9670 f
  core/be/data_mem_pkt_ready_o (net)                   13.3939              0.0000     4.9670 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.9670 f
  core/data_mem_pkt_ready_o[1] (net)                   13.3939              0.0000     4.9670 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.9670 f
  data_mem_pkt_ready_lo[1] (net)                       13.3939              0.0000     4.9670 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.9670 f
  uce_1__uce/data_mem_pkt_ready_i (net)                13.3939              0.0000     4.9670 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1767    0.0117 &   4.9787 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1994    0.0793     5.0580 r
  uce_1__uce/n19 (net)                          2       6.5358              0.0000     5.0580 r
  uce_1__uce/U52/INP (INVX0)                                      0.1994    0.0098 &   5.0678 r
  uce_1__uce/U52/ZN (INVX0)                                       0.1053    0.0718     5.1396 f
  uce_1__uce/n36 (net)                          4       9.5977              0.0000     5.1396 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1053    0.0000 &   5.1396 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0573    0.1048     5.2444 f
  uce_1__uce/cache_req_complete_o (net)         2       7.7756              0.0000     5.2444 f
  uce_1__uce/U72/INP (INVX0)                                      0.0573    0.0000 &   5.2445 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0507    0.0322     5.2766 r
  uce_1__uce/n106 (net)                         2       4.3253              0.0000     5.2766 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0507    0.0000 &   5.2766 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2582    0.2022 @   5.4789 f
  uce_1__uce/mem_resp_yumi_o (net)              3      93.1822              0.0000     5.4789 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.4789 f
  mem_resp_yumi_lo[1] (net)                            93.1822              0.0000     5.4789 f
  U3127/IN4 (OA221X1)                                             0.2629    0.0329 @   5.5118 f
  U3127/Q (OA221X1)                                               0.0616    0.1262     5.6380 f
  mem_resp_yumi_o (net)                         1       7.4549              0.0000     5.6380 f
  mem_resp_yumi_o (out)                                           0.0616    0.0102 &   5.6482 f
  data arrival time                                                                    5.6482

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6482
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2518


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4140     0.4140
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/CLK (DFFX1)   0.1858   0.0000   0.4140 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/Q (DFFX1)   0.2033   0.3040 @   0.7180 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (net)    16  73.3113   0.0000   0.7180 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.7180 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (net)   73.3113              0.0000     0.7180 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (bp_be_pipe_mem_02_0)        0.0000     0.7180 f
  core/be/be_calculator/csr_cmd_o[73] (net)            73.3113              0.0000     0.7180 f
  core/be/be_calculator/csr_cmd_o[73] (bp_be_calculator_top_02_0)           0.0000     0.7180 f
  core/be/csr_cmd[73] (net)                            73.3113              0.0000     0.7180 f
  core/be/be_mem/csr_cmd_i[73] (bp_be_mem_top_02_0)                         0.0000     0.7180 f
  core/be/be_mem/csr_cmd_i[73] (net)                   73.3113              0.0000     0.7180 f
  core/be/be_mem/csr/csr_cmd_i[73] (bp_be_csr_02_0)                         0.0000     0.7180 f
  core/be/be_mem/csr/csr_cmd_i[73] (net)               73.3113              0.0000     0.7180 f
  core/be/be_mem/csr/icc_place116/INP (INVX1)                     0.2040    0.0061 @   0.7241 f
  core/be/be_mem/csr/icc_place116/ZN (INVX1)                      0.2001    0.1222     0.8463 r
  core/be/be_mem/csr/n1152 (net)               12      50.2757              0.0000     0.8463 r
  core/be/be_mem/csr/U50/IN1 (NOR2X0)                             0.2001    0.0003 &   0.8466 r
  core/be/be_mem/csr/U50/QN (NOR2X0)                              0.1466    0.1087     0.9554 f
  core/be/be_mem/csr/n195 (net)                 3      15.3007              0.0000     0.9554 f
  core/be/be_mem/csr/U90/IN1 (NAND2X1)                            0.1466    0.0058 &   0.9612 f
  core/be/be_mem/csr/U90/QN (NAND2X1)                             0.0746    0.0439     1.0051 r
  core/be/be_mem/csr/n38 (net)                  1       5.2472              0.0000     1.0051 r
  core/be/be_mem/csr/U91/IN2 (NOR2X2)                             0.0746    0.0000 &   1.0051 r
  core/be/be_mem/csr/U91/QN (NOR2X2)                              0.0569    0.0436     1.0487 f
  core/be/be_mem/csr/n53 (net)                  3      10.0376              0.0000     1.0487 f
  core/be/be_mem/csr/U106/IN1 (NAND2X1)                           0.0569    0.0001 &   1.0488 f
  core/be/be_mem/csr/U106/QN (NAND2X1)                            0.0652    0.0390     1.0878 r
  core/be/be_mem/csr/n51 (net)                  2       7.6248              0.0000     1.0878 r
  core/be/be_mem/csr/U107/IN1 (NOR2X0)                            0.0652    0.0000 &   1.0878 r
  core/be/be_mem/csr/U107/QN (NOR2X0)                             0.1027    0.0475     1.1353 f
  core/be/be_mem/csr/n1455 (net)                1       5.4520              0.0000     1.1353 f
  core/be/be_mem/csr/icc_place146/INP (NBUFFX4)                   0.1027    0.0068 &   1.1421 f
  core/be/be_mem/csr/icc_place146/Z (NBUFFX4)                     0.1573    0.1524 @   1.2945 f
  core/be/be_mem/csr/n1593 (net)               43     168.4027              0.0000     1.2945 f
  core/be/be_mem/csr/icc_place147/INP (INVX0)                     0.1582    0.0053 @   1.2998 f
  core/be/be_mem/csr/icc_place147/ZN (INVX0)                      0.1003    0.0609     1.3607 r
  core/be/be_mem/csr/n1594 (net)                3       8.5024              0.0000     1.3607 r
  core/be/be_mem/csr/U1196/IN1 (NAND2X0)                          0.1003    0.0000 &   1.3607 r
  core/be/be_mem/csr/U1196/QN (NAND2X0)                           0.0981    0.0544     1.4151 f
  core/be/be_mem/csr/n916 (net)                 1       4.2628              0.0000     1.4151 f
  core/be/be_mem/csr/U1197/IN1 (NOR2X0)                           0.0981    0.0000 &   1.4151 f
  core/be/be_mem/csr/U1197/QN (NOR2X0)                            0.0826    0.0434     1.4585 r
  core/be/be_mem/csr/n917 (net)                 1       3.7030              0.0000     1.4585 r
  core/be/be_mem/csr/U1198/IN2 (NAND2X1)                          0.0826    0.0000 &   1.4585 r
  core/be/be_mem/csr/U1198/QN (NAND2X1)                           0.0844    0.0476     1.5061 f
  core/be/be_mem/csr/n1116 (net)                2      10.2275              0.0000     1.5061 f
  core/be/be_mem/csr/U1201/IN1 (NOR2X1)                           0.0844    0.0002 &   1.5063 f
  core/be/be_mem/csr/U1201/QN (NOR2X1)                            0.0797    0.0449     1.5512 r
  core/be/be_mem/csr/n923 (net)                 1       6.9143              0.0000     1.5512 r
  core/be/be_mem/csr/U1206/IN1 (NAND2X2)                          0.0797    0.0000 &   1.5512 r
  core/be/be_mem/csr/U1206/QN (NAND2X2)                           0.0607    0.0418     1.5931 f
  core/be/be_mem/csr/n1332 (net)                4      15.6324              0.0000     1.5931 f
  core/be/be_mem/csr/U1690/INP (INVX1)                            0.0607    0.0001 &   1.5932 f
  core/be/be_mem/csr/U1690/ZN (INVX1)                             0.0331    0.0200     1.6132 r
  core/be/be_mem/csr/n1275 (net)                1       3.1321              0.0000     1.6132 r
  core/be/be_mem/csr/U1693/IN1 (NAND4X0)                          0.0331    0.0000 &   1.6132 r
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.0899    0.0356     1.6487 f
  core/be/be_mem/csr/n1278 (net)                1       4.0573              0.0000     1.6487 f
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.0899    0.0016 &   1.6504 f
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.0852    0.0487     1.6991 r
  core/be/be_mem/csr/n1280 (net)                1       5.5517              0.0000     1.6991 r
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.0852    0.0001 &   1.6991 r
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0577    0.0392     1.7384 f
  core/be/be_mem/csr/n1285 (net)                1       5.2579              0.0000     1.7384 f
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0577    0.0000 &   1.7384 f
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0605    0.0300     1.7684 r
  core/be/be_mem/csr/n1287 (net)                1       3.9392              0.0000     1.7684 r
  core/be/be_mem/csr/U1699/IN1 (NAND2X1)                          0.0605    0.0000 &   1.7685 r
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0571    0.0300     1.7985 f
  core/be/be_mem/csr/n1295 (net)                1       3.0304              0.0000     1.7985 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0571    0.0000 &   1.7985 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0306    0.1001     1.8986 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       3.8767              0.0000     1.8986 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.8986 r
  core/be/be_mem/csr_illegal_instr_lo (net)             3.8767              0.0000     1.8986 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0306    0.0000 &   1.8986 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.0634    0.0345     1.9331 f
  core/be/be_mem/n8 (net)                       1       7.2111              0.0000     1.9331 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.0634    0.0000 &   1.9331 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0898    0.0482     1.9813 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  25.7648   0.0000   1.9813 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     1.9813 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    25.7648              0.0000     1.9813 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   1.9813 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   25.7648              0.0000     1.9813 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   1.9813 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  25.7648             0.0000     1.9813 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   1.9813 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  25.7648   0.0000   1.9813 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0898   0.0031 &   1.9844 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0509   0.0733   2.0577 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.6171   0.0000   2.0577 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0509   0.0001 &   2.0578 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0499   0.0725   2.1303 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3   9.1852   0.0000   2.1303 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0499   0.0001 &   2.1303 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0459   0.0716   2.2020 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   8.7691   0.0000   2.2020 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0459   0.0000 &   2.2020 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0385   0.0662   2.2682 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.0594   0.0000   2.2682 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0385   0.0000 &   2.2682 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0489   0.0704   2.3386 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3   9.9581   0.0000   2.3386 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0489   0.0000 &   2.3386 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0457   0.0713   2.4099 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.7142   0.0000   2.4099 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0457   0.0000 &   2.4100 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0405   0.0663   2.4762 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   6.1328   0.0000   2.4762 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0405   0.0000 &   2.4763 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0532   0.0732   2.5495 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3  11.5454   0.0000   2.5495 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0532   0.0001 &   2.5496 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0462   0.0726   2.6222 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.8841   0.0000   2.6222 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6222 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[14] (net)   8.8841      0.0000     2.6222 r
  core/be/be_mem/csr/mcause_exception_enc/a/U15/INP (INVX0)       0.0462    0.0000 &   2.6222 r
  core/be/be_mem/csr/mcause_exception_enc/a/U15/ZN (INVX0)        0.0496    0.0372     2.6595 f
  core/be/be_mem/csr/mcause_exception_enc/a/n2 (net)     2   6.4288         0.0000     2.6595 f
  core/be/be_mem/csr/mcause_exception_enc/a/U18/IN2 (AND2X1)      0.0496    0.0000 &   2.6595 f
  core/be/be_mem/csr/mcause_exception_enc/a/U18/Q (AND2X1)        0.0306    0.0611     2.7206 f
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (net)     1   3.4610      0.0000     2.7206 f
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7206 f
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[15] (net)   3.4610         0.0000     2.7206 f
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7206 f
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (net)   3.4610            0.0000     2.7206 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7206 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (net)   3.4610   0.0000   2.7206 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7206 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (net)   3.4610   0.0000   2.7206 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p2_82)   0.0000   2.7206 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (net)   3.4610   0.0000   2.7206 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p1_158)   0.0000   2.7206 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (net)   3.4610   0.0000   2.7206 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/INP (NBUFFX2)   0.0306   0.0007 &   2.7212 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/Z (NBUFFX2)   0.0256   0.0498   2.7710 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (net)     2   6.6000   0.0000   2.7710 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p1_158)   0.0000   2.7710 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/addr_o[0] (net)   6.6000   0.0000   2.7710 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0256   0.0000 &   2.7711 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0367   0.0561   2.8272 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.0592   0.0000   2.8272 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.8272 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)   7.0592   0.0000   2.8272 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0367   0.0000 &   2.8272 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0388   0.0596   2.8868 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   7.7954   0.0000   2.8868 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.8868 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   7.7954   0.0000   2.8868 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0388   0.0000 &   2.8869 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0477   0.0737   2.9606 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  20.7999   0.0000   2.9606 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9606 f
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  20.7999        0.0000     2.9606 f
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0477    0.0004 &   2.9611 f
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0362    0.0593     3.0204 f
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   6.5671        0.0000     3.0204 f
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0204 f
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     6.5671              0.0000     3.0204 f
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0204 f
  core/be/be_mem/csr/exception_ecode_v_li (net)         6.5671              0.0000     3.0204 f
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0362    0.0008 &   3.0212 f
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.2193    0.0588     3.0800 r
  core/be/be_mem/csr/n1115 (net)                4      13.5583              0.0000     3.0800 r
  core/be/be_mem/csr/U1250/INP (INVX1)                            0.2193    0.0001 &   3.0800 r
  core/be/be_mem/csr/U1250/ZN (INVX1)                             0.0946    0.0605     3.1405 f
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      14.0169              0.0000     3.1405 f
  core/be/be_mem/csr/U1251/IN1 (NOR2X1)                           0.0946    0.0002 &   3.1408 f
  core/be/be_mem/csr/U1251/QN (NOR2X1)                            0.0962    0.0490     3.1898 r
  core/be/be_mem/csr/n1202 (net)                3       7.7712              0.0000     3.1898 r
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.0962    0.0000 &   3.1898 r
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.3816    0.2369 @   3.4267 r
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40     235.3404              0.0000     3.4267 r
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.4267 r
  core/be/be_mem/trap_pkt_o[2] (net)                  235.3404              0.0000     3.4267 r
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.4267 r
  core/be/n11 (net)                                   235.3404              0.0000     3.4267 r
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.4267 r
  core/be/be_checker/trap_pkt_i[2] (net)              235.3404              0.0000     3.4267 r
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.4267 r
  core/be/be_checker/director/trap_pkt_i[2] (net)     235.3404              0.0000     3.4267 r
  core/be/be_checker/director/U11/IN1 (OR3X2)                     0.3818    0.0008 @   3.4275 r
  core/be/be_checker/director/U11/Q (OR3X2)                       0.0967    0.1614     3.5889 r
  core/be/be_checker/director/n188 (net)        4      41.4245              0.0000     3.5889 r
  core/be/be_checker/director/U161/IN1 (NAND2X4)                  0.0967    0.0005 &   3.5894 r
  core/be/be_checker/director/U161/QN (NAND2X4)                   0.1527    0.0446 @   3.6340 f
  core/be/be_checker/director/n4 (net)          4      30.7046              0.0000     3.6340 f
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.1527    0.0116 @   3.6456 f
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.2212    0.1983 @   3.8439 r
  core/be/be_checker/director/flush_o (net)     7      69.3540              0.0000     3.8439 r
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.8439 r
  core/be/be_checker/flush_o (net)                     69.3540              0.0000     3.8439 r
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.8439 r
  core/be/flush (net)                                  69.3540              0.0000     3.8439 r
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.8439 r
  core/be/be_calculator/flush_i (net)                  69.3540              0.0000     3.8439 r
  core/be/be_calculator/U21/IN1 (OR2X1)                           0.2213    0.0034 @   3.8473 r
  core/be/be_calculator/U21/Q (OR2X1)                             0.1517    0.1409 @   3.9882 r
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  45.5225       0.0000     3.9882 r
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     3.9882 r
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      45.5225              0.0000     3.9882 r
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X4)                0.1517    0.0077 @   3.9959 r
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X4)                 0.1452    0.0871 @   4.0831 f
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  56.6769           0.0000     4.0831 f
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.0831 f
  core/be/be_calculator/mmu_cmd_v_o (net)              56.6769              0.0000     4.0831 f
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.0831 f
  core/be/mmu_cmd_v (net)                              56.6769              0.0000     4.0831 f
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.0831 f
  core/be/be_mem/mmu_cmd_v_i (net)                     56.6769              0.0000     4.0831 f
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1465    0.0159 @   4.0990 f
  core/be/be_mem/U270/Q (MUX21X1)                                 0.0848    0.1178     4.2168 f
  core/be/be_mem/dcache_pkt_v (net)             2      19.1265              0.0000     4.2168 f
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.2168 f
  core/be/be_mem/dcache/v_i (net)                      19.1265              0.0000     4.2168 f
  core/be/be_mem/dcache/U137/IN2 (NAND3X0)                        0.0848    0.0008 &   4.2176 f
  core/be/be_mem/dcache/U137/QN (NAND3X0)                         0.3198    0.1674     4.3851 r
  core/be/be_mem/dcache/n664 (net)              9      48.6261              0.0000     4.3851 r
  core/be/be_mem/dcache/U138/IN2 (NOR2X0)                         0.3198    0.0032 &   4.3883 r
  core/be/be_mem/dcache/U138/QN (NOR2X0)                          0.2689    0.1948     4.5830 f
  core/be/be_mem/dcache/n734 (net)             10      30.3699              0.0000     4.5830 f
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.2689    0.0007 &   4.5837 f
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.4269    0.2363     4.8200 r
  core/be/be_mem/dcache/n733 (net)             13      45.8571              0.0000     4.8200 r
  core/be/be_mem/dcache/icc_place152/INP (INVX0)                  0.4269    0.0001 &   4.8200 r
  core/be/be_mem/dcache/icc_place152/ZN (INVX0)                   0.1230    0.0597     4.8797 f
  core/be/be_mem/dcache/n851 (net)              1       3.7942              0.0000     4.8797 f
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.1230    0.0000 &   4.8798 f
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1849    0.0973     4.9771 r
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  13.5866           0.0000     4.9771 r
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.9771 r
  core/be/be_mem/data_mem_pkt_ready_o (net)            13.5866              0.0000     4.9771 r
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.9771 r
  core/be/data_mem_pkt_ready_o (net)                   13.5866              0.0000     4.9771 r
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.9771 r
  core/data_mem_pkt_ready_o[1] (net)                   13.5866              0.0000     4.9771 r
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.9771 r
  data_mem_pkt_ready_lo[1] (net)                       13.5866              0.0000     4.9771 r
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.9771 r
  uce_1__uce/data_mem_pkt_ready_i (net)                13.5866              0.0000     4.9771 r
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1849    0.0136 &   4.9907 r
  uce_1__uce/U51/QN (NAND2X0)                                     0.2007    0.0688     5.0595 f
  uce_1__uce/n19 (net)                          2       6.4528              0.0000     5.0595 f
  uce_1__uce/U52/INP (INVX0)                                      0.2007    0.0091 &   5.0686 f
  uce_1__uce/U52/ZN (INVX0)                                       0.1174    0.0703     5.1388 r
  uce_1__uce/n36 (net)                          4       9.7080              0.0000     5.1388 r
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1174    0.0000 &   5.1389 r
  uce_1__uce/U53/Q (OA221X1)                                      0.0603    0.0889     5.2278 r
  uce_1__uce/cache_req_complete_o (net)         2       7.9039              0.0000     5.2278 r
  uce_1__uce/U72/INP (INVX0)                                      0.0603    0.0000 &   5.2278 r
  uce_1__uce/U72/ZN (INVX0)                                       0.0436    0.0334     5.2612 f
  uce_1__uce/n106 (net)                         2       4.2638              0.0000     5.2612 f
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0436    0.0000 &   5.2612 f
  uce_1__uce/U720/QN (NAND3X1)                                    0.3040    0.2074 @   5.4686 r
  uce_1__uce/mem_resp_yumi_o (net)              3      93.2884              0.0000     5.4686 r
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.4686 r
  mem_resp_yumi_lo[1] (net)                            93.2884              0.0000     5.4686 r
  U3127/IN4 (OA221X1)                                             0.3078    0.0353 @   5.5039 r
  U3127/Q (OA221X1)                                               0.0619    0.1285     5.6325 r
  mem_resp_yumi_o (net)                         1       7.4549              0.0000     5.6325 r
  mem_resp_yumi_o (out)                                           0.0619    0.0103 &   5.6428 r
  data arrival time                                                                    5.6428

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6428
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2572


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4140     0.4140
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/CLK (DFFX1)   0.1858   0.0000   0.4140 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/Q (DFFX1)   0.2033   0.3040 @   0.7180 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (net)    16  73.3113   0.0000   0.7180 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.7180 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (net)   73.3113              0.0000     0.7180 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (bp_be_pipe_mem_02_0)        0.0000     0.7180 f
  core/be/be_calculator/csr_cmd_o[73] (net)            73.3113              0.0000     0.7180 f
  core/be/be_calculator/csr_cmd_o[73] (bp_be_calculator_top_02_0)           0.0000     0.7180 f
  core/be/csr_cmd[73] (net)                            73.3113              0.0000     0.7180 f
  core/be/be_mem/csr_cmd_i[73] (bp_be_mem_top_02_0)                         0.0000     0.7180 f
  core/be/be_mem/csr_cmd_i[73] (net)                   73.3113              0.0000     0.7180 f
  core/be/be_mem/csr/csr_cmd_i[73] (bp_be_csr_02_0)                         0.0000     0.7180 f
  core/be/be_mem/csr/csr_cmd_i[73] (net)               73.3113              0.0000     0.7180 f
  core/be/be_mem/csr/icc_place116/INP (INVX1)                     0.2040    0.0061 @   0.7241 f
  core/be/be_mem/csr/icc_place116/ZN (INVX1)                      0.2001    0.1222     0.8463 r
  core/be/be_mem/csr/n1152 (net)               12      50.2757              0.0000     0.8463 r
  core/be/be_mem/csr/U50/IN1 (NOR2X0)                             0.2001    0.0003 &   0.8466 r
  core/be/be_mem/csr/U50/QN (NOR2X0)                              0.1466    0.1087     0.9554 f
  core/be/be_mem/csr/n195 (net)                 3      15.3007              0.0000     0.9554 f
  core/be/be_mem/csr/U51/INP (INVX1)                              0.1466    0.0058 &   0.9612 f
  core/be/be_mem/csr/U51/ZN (INVX1)                               0.1067    0.0653     1.0265 r
  core/be/be_mem/csr/n928 (net)                 5      21.3667              0.0000     1.0265 r
  core/be/be_mem/csr/U53/IN1 (NOR2X1)                             0.1067    0.0001 &   1.0265 r
  core/be/be_mem/csr/U53/QN (NOR2X1)                              0.0587    0.0409     1.0674 f
  core/be/be_mem/csr/n19 (net)                  1       3.7265              0.0000     1.0674 f
  core/be/be_mem/csr/U54/IN1 (NAND2X1)                            0.0587    0.0000 &   1.0675 f
  core/be/be_mem/csr/U54/QN (NAND2X1)                             0.0672    0.0372     1.1046 r
  core/be/be_mem/csr/n83 (net)                  2       6.7083              0.0000     1.1046 r
  core/be/be_mem/csr/U156/IN1 (NOR2X0)                            0.0672    0.0000 &   1.1047 r
  core/be/be_mem/csr/U156/QN (NOR2X0)                             0.0611    0.0398     1.1444 f
  core/be/be_mem/csr/n84 (net)                  1       3.2855              0.0000     1.1444 f
  core/be/be_mem/csr/U157/IN1 (NOR2X0)                            0.0611    0.0000 &   1.1445 f
  core/be/be_mem/csr/U157/QN (NOR2X0)                             0.0741    0.0405     1.1850 r
  core/be/be_mem/csr/n86 (net)                  1       4.0458              0.0000     1.1850 r
  core/be/be_mem/csr/U159/IN1 (NOR2X0)                            0.0741    0.0000 &   1.1850 r
  core/be/be_mem/csr/U159/QN (NOR2X0)                             0.0531    0.0396     1.2246 f
  core/be/be_mem/csr/n1290 (net)                1       3.0238              0.0000     1.2246 f
  core/be/be_mem/csr/icc_place163/INP (NBUFFX4)                   0.0531    0.0000 &   1.2246 f
  core/be/be_mem/csr/icc_place163/Z (NBUFFX4)                     0.1736    0.1470 @   1.3716 f
  core/be/be_mem/csr/n1632 (net)               43     188.5895              0.0000     1.3716 f
  core/be/be_mem/csr/U1202/IN1 (NOR2X2)                           0.1758    0.0045 @   1.3760 f
  core/be/be_mem/csr/U1202/QN (NOR2X2)                            0.1044    0.0356     1.4116 r
  core/be/be_mem/csr/n922 (net)                 1       3.7536              0.0000     1.4116 r
  core/be/be_mem/csr/U1204/IN1 (NAND2X1)                          0.1044    0.0000 &   1.4116 r
  core/be/be_mem/csr/U1204/QN (NAND2X1)                           0.1078    0.0725     1.4841 f
  core/be/be_mem/csr/n1602 (net)                3      17.4461              0.0000     1.4841 f
  core/be/be_mem/csr/U1205/IN1 (NOR2X4)                           0.1078    0.0001 &   1.4842 f
  core/be/be_mem/csr/U1205/QN (NOR2X4)                            0.1118    0.0495     1.5337 r
  core/be/be_mem/csr/n1587 (net)                4      21.3311              0.0000     1.5337 r
  core/be/be_mem/csr/U1206/IN2 (NAND2X2)                          0.1118    0.0001 &   1.5337 r
  core/be/be_mem/csr/U1206/QN (NAND2X2)                           0.0607    0.0428     1.5765 f
  core/be/be_mem/csr/n1332 (net)                4      15.6324              0.0000     1.5765 f
  core/be/be_mem/csr/U1690/INP (INVX1)                            0.0607    0.0001 &   1.5766 f
  core/be/be_mem/csr/U1690/ZN (INVX1)                             0.0331    0.0200     1.5966 r
  core/be/be_mem/csr/n1275 (net)                1       3.1321              0.0000     1.5966 r
  core/be/be_mem/csr/U1693/IN1 (NAND4X0)                          0.0331    0.0000 &   1.5966 r
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.0899    0.0356     1.6322 f
  core/be/be_mem/csr/n1278 (net)                1       4.0573              0.0000     1.6322 f
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.0899    0.0016 &   1.6338 f
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.0852    0.0487     1.6825 r
  core/be/be_mem/csr/n1280 (net)                1       5.5517              0.0000     1.6825 r
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.0852    0.0001 &   1.6826 r
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0577    0.0392     1.7218 f
  core/be/be_mem/csr/n1285 (net)                1       5.2579              0.0000     1.7218 f
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0577    0.0000 &   1.7218 f
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0605    0.0300     1.7519 r
  core/be/be_mem/csr/n1287 (net)                1       3.9392              0.0000     1.7519 r
  core/be/be_mem/csr/U1699/IN1 (NAND2X1)                          0.0605    0.0000 &   1.7519 r
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0571    0.0300     1.7819 f
  core/be/be_mem/csr/n1295 (net)                1       3.0304              0.0000     1.7819 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0571    0.0000 &   1.7819 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0306    0.1001     1.8820 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       3.8767              0.0000     1.8820 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.8820 r
  core/be/be_mem/csr_illegal_instr_lo (net)             3.8767              0.0000     1.8820 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0306    0.0000 &   1.8820 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.0634    0.0345     1.9165 f
  core/be/be_mem/n8 (net)                       1       7.2111              0.0000     1.9165 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.0634    0.0000 &   1.9165 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0898    0.0482     1.9647 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  25.7648   0.0000   1.9647 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     1.9647 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    25.7648              0.0000     1.9647 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   1.9647 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   25.7648              0.0000     1.9647 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   1.9647 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  25.7648             0.0000     1.9647 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   1.9647 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  25.7648   0.0000   1.9647 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0898   0.0031 &   1.9678 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0509   0.0733   2.0411 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.6171   0.0000   2.0411 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0509   0.0001 &   2.0412 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0499   0.0725   2.1137 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3   9.1852   0.0000   2.1137 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0499   0.0001 &   2.1138 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0459   0.0716   2.1854 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   8.7691   0.0000   2.1854 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0459   0.0000 &   2.1854 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0385   0.0662   2.2516 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.0594   0.0000   2.2516 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0385   0.0000 &   2.2516 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0489   0.0704   2.3220 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3   9.9581   0.0000   2.3220 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0489   0.0000 &   2.3221 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0457   0.0713   2.3933 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.7142   0.0000   2.3933 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0457   0.0000 &   2.3934 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0405   0.0663   2.4597 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   6.1328   0.0000   2.4597 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0405   0.0000 &   2.4597 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0532   0.0732   2.5329 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3  11.5454   0.0000   2.5329 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0532   0.0001 &   2.5330 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0462   0.0726   2.6056 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.8841   0.0000   2.6056 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/INP (NBUFFX2)   0.0462   0.0000 &   2.6056 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/Z (NBUFFX2)   0.0297   0.0561   2.6617 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (net)     2   6.7514   0.0000   2.6617 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6617 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[13] (net)   6.7514      0.0000     2.6617 r
  core/be/be_mem/csr/mcause_exception_enc/a/U13/INP (INVX0)       0.0297    0.0000 &   2.6618 r
  core/be/be_mem/csr/mcause_exception_enc/a/U13/ZN (INVX0)        0.0404    0.0304     2.6922 f
  core/be/be_mem/csr/mcause_exception_enc/a/n1 (net)     1   5.3547         0.0000     2.6922 f
  core/be/be_mem/csr/mcause_exception_enc/a/U14/IN2 (NOR2X2)      0.0404    0.0000 &   2.6922 f
  core/be/be_mem/csr/mcause_exception_enc/a/U14/QN (NOR2X2)       0.0430    0.0258     2.7180 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[13] (net)     1   3.3291      0.0000     2.7180 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[13] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7180 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[13] (net)   3.3291         0.0000     2.7180 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[13] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7180 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[13] (net)   3.3291            0.0000     2.7180 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[5] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7180 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[5] (net)   3.3291   0.0000   2.7180 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7180 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[1] (net)   3.3291   0.0000   2.7180 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/i[1] (bsg_encode_one_hot_width_p2_83)   0.0000   2.7180 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/i[1] (net)   3.3291   0.0000   2.7180 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/i[0] (bsg_encode_one_hot_width_p1_160)   0.0000   2.7180 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/i[0] (net)   3.3291   0.0000   2.7180 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/U3/INP (NBUFFX2)   0.0430   0.0000 &   2.7180 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/U3/Z (NBUFFX2)   0.0296   0.0554   2.7734 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/v_o (net)     2   6.8351   0.0000   2.7734 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/v_o (bsg_encode_one_hot_width_p1_160)   0.0000   2.7734 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/addr_o[0] (net)   6.8351   0.0000   2.7734 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/U1/IN1 (OR2X1)   0.0296   0.0000 &   2.7734 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/U1/Q (OR2X1)   0.0346   0.0509   2.8243 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/v_o (net)     1   4.6561   0.0000   2.8243 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p2_83)   0.0000   2.8243 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_vs_0_ (net)   4.6561   0.0000   2.8243 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN2 (OR2X1)   0.0346   0.0007 &   2.8250 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0436   0.0666   2.8916 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   7.9930   0.0000   2.8916 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.8916 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   7.9930   0.0000   2.8916 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0436   0.0000 &   2.8916 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0534   0.0741   2.9657 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  21.2092   0.0000   2.9657 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9657 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  21.2092        0.0000     2.9657 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0534    0.0004 &   2.9661 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0400    0.0600     3.0261 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   6.6311        0.0000     3.0261 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0261 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     6.6311              0.0000     3.0261 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0261 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         6.6311              0.0000     3.0261 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0400    0.0009 &   3.0271 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1760    0.0593     3.0864 f
  core/be/be_mem/csr/n1115 (net)                4      13.3308              0.0000     3.0864 f
  core/be/be_mem/csr/U1250/INP (INVX1)                            0.1760    0.0001 &   3.0864 f
  core/be/be_mem/csr/U1250/ZN (INVX1)                             0.0936    0.0550     3.1414 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      14.3348              0.0000     3.1414 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X1)                           0.0936    0.0002 &   3.1416 r
  core/be/be_mem/csr/U1251/QN (NOR2X1)                            0.1071    0.0526     3.1942 f
  core/be/be_mem/csr/n1202 (net)                3       7.7046              0.0000     3.1942 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1071    0.0000 &   3.1942 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.3914    0.2615 @   3.4558 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40     232.0343              0.0000     3.4558 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.4558 f
  core/be/be_mem/trap_pkt_o[2] (net)                  232.0343              0.0000     3.4558 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.4558 f
  core/be/n11 (net)                                   232.0343              0.0000     3.4558 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.4558 f
  core/be/be_checker/trap_pkt_i[2] (net)              232.0343              0.0000     3.4558 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.4558 f
  core/be/be_checker/director/trap_pkt_i[2] (net)     232.0343              0.0000     3.4558 f
  core/be/be_checker/director/U11/IN1 (OR3X2)                     0.3916    0.0008 @   3.4566 f
  core/be/be_checker/director/U11/Q (OR3X2)                       0.0874    0.1493     3.6059 f
  core/be/be_checker/director/n188 (net)        4      41.0708              0.0000     3.6059 f
  core/be/be_checker/director/U161/IN1 (NAND2X4)                  0.0874    0.0005 &   3.6065 f
  core/be/be_checker/director/U161/QN (NAND2X4)                   0.1513    0.0407 @   3.6472 r
  core/be/be_checker/director/n4 (net)          4      30.9204              0.0000     3.6472 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.1513    0.0120 @   3.6592 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.2265    0.2058 @   3.8650 f
  core/be/be_checker/director/flush_o (net)     7      68.6713              0.0000     3.8650 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.8650 f
  core/be/be_checker/flush_o (net)                     68.6713              0.0000     3.8650 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.8650 f
  core/be/flush (net)                                  68.6713              0.0000     3.8650 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.8650 f
  core/be/be_calculator/flush_i (net)                  68.6713              0.0000     3.8650 f
  core/be/be_calculator/U21/IN1 (OR2X1)                           0.2266    0.0033 @   3.8683 f
  core/be/be_calculator/U21/Q (OR2X1)                             0.1336    0.1342 @   4.0025 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  45.1722       0.0000     4.0025 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0025 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      45.1722              0.0000     4.0025 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X4)                0.1337    0.0063 @   4.0087 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X4)                 0.1904    0.0875 @   4.0963 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  56.8881           0.0000     4.0963 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.0963 r
  core/be/be_calculator/mmu_cmd_v_o (net)              56.8881              0.0000     4.0963 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.0963 r
  core/be/mmu_cmd_v (net)                              56.8881              0.0000     4.0963 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.0963 r
  core/be/be_mem/mmu_cmd_v_i (net)                     56.8881              0.0000     4.0963 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1914    0.0193 @   4.1156 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.0871    0.1338     4.2494 r
  core/be/be_mem/dcache_pkt_v (net)             2      19.2091              0.0000     4.2494 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.2494 r
  core/be/be_mem/dcache/v_i (net)                      19.2091              0.0000     4.2494 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X0)                        0.0871    0.0008 &   4.2502 r
  core/be/be_mem/dcache/U137/QN (NAND3X0)                         0.3039    0.1648     4.4150 f
  core/be/be_mem/dcache/n664 (net)              9      48.1561              0.0000     4.4150 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X0)                         0.3039    0.0032 &   4.4182 f
  core/be/be_mem/dcache/U138/QN (NOR2X0)                          0.3055    0.1626     4.5808 r
  core/be/be_mem/dcache/n734 (net)             10      30.5245              0.0000     4.5808 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.3055    0.0007 &   4.5815 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.3335    0.2360     4.8174 f
  core/be/be_mem/dcache/n733 (net)             13      45.5984              0.0000     4.8174 f
  core/be/be_mem/dcache/icc_place152/INP (INVX0)                  0.3335    0.0001 &   4.8175 f
  core/be/be_mem/dcache/icc_place152/ZN (INVX0)                   0.1066    0.0523     4.8698 r
  core/be/be_mem/dcache/n851 (net)              1       3.8967              0.0000     4.8698 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.1066    0.0000 &   4.8699 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1767    0.1013     4.9711 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  13.3939           0.0000     4.9711 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.9711 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            13.3939              0.0000     4.9711 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.9711 f
  core/be/data_mem_pkt_ready_o (net)                   13.3939              0.0000     4.9711 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.9711 f
  core/data_mem_pkt_ready_o[1] (net)                   13.3939              0.0000     4.9711 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.9711 f
  data_mem_pkt_ready_lo[1] (net)                       13.3939              0.0000     4.9711 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.9711 f
  uce_1__uce/data_mem_pkt_ready_i (net)                13.3939              0.0000     4.9711 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1767    0.0117 &   4.9828 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1994    0.0793     5.0621 r
  uce_1__uce/n19 (net)                          2       6.5358              0.0000     5.0621 r
  uce_1__uce/U52/INP (INVX0)                                      0.1994    0.0098 &   5.0719 r
  uce_1__uce/U52/ZN (INVX0)                                       0.1053    0.0718     5.1437 f
  uce_1__uce/n36 (net)                          4       9.5977              0.0000     5.1437 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1053    0.0000 &   5.1438 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0573    0.1048     5.2486 f
  uce_1__uce/cache_req_complete_o (net)         2       7.7756              0.0000     5.2486 f
  uce_1__uce/U72/INP (INVX0)                                      0.0573    0.0000 &   5.2486 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0507    0.0322     5.2807 r
  uce_1__uce/n106 (net)                         2       4.3253              0.0000     5.2807 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0507    0.0000 &   5.2808 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2582    0.2022 @   5.4830 f
  uce_1__uce/mem_resp_yumi_o (net)              3      93.1822              0.0000     5.4830 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.4830 f
  mem_resp_yumi_lo[1] (net)                            93.1822              0.0000     5.4830 f
  U3128/IN2 (AO22X1)                                              0.2629    0.0329 @   5.5159 f
  U3128/Q (AO22X1)                                                0.0615    0.1247     5.6406 f
  io_resp_yumi_o (net)                          1       8.6290              0.0000     5.6406 f
  io_resp_yumi_o (out)                                            0.0615    0.0002 &   5.6408 f
  data arrival time                                                                    5.6408

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6408
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2592


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4140     0.4140
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/CLK (DFFX1)   0.1858   0.0000   0.4140 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/Q (DFFX1)   0.2033   0.3040 @   0.7180 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (net)    16  73.3113   0.0000   0.7180 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.7180 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (net)   73.3113              0.0000     0.7180 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (bp_be_pipe_mem_02_0)        0.0000     0.7180 f
  core/be/be_calculator/csr_cmd_o[73] (net)            73.3113              0.0000     0.7180 f
  core/be/be_calculator/csr_cmd_o[73] (bp_be_calculator_top_02_0)           0.0000     0.7180 f
  core/be/csr_cmd[73] (net)                            73.3113              0.0000     0.7180 f
  core/be/be_mem/csr_cmd_i[73] (bp_be_mem_top_02_0)                         0.0000     0.7180 f
  core/be/be_mem/csr_cmd_i[73] (net)                   73.3113              0.0000     0.7180 f
  core/be/be_mem/csr/csr_cmd_i[73] (bp_be_csr_02_0)                         0.0000     0.7180 f
  core/be/be_mem/csr/csr_cmd_i[73] (net)               73.3113              0.0000     0.7180 f
  core/be/be_mem/csr/icc_place116/INP (INVX1)                     0.2040    0.0061 @   0.7241 f
  core/be/be_mem/csr/icc_place116/ZN (INVX1)                      0.2001    0.1222     0.8463 r
  core/be/be_mem/csr/n1152 (net)               12      50.2757              0.0000     0.8463 r
  core/be/be_mem/csr/U50/IN1 (NOR2X0)                             0.2001    0.0003 &   0.8466 r
  core/be/be_mem/csr/U50/QN (NOR2X0)                              0.1466    0.1087     0.9554 f
  core/be/be_mem/csr/n195 (net)                 3      15.3007              0.0000     0.9554 f
  core/be/be_mem/csr/U90/IN1 (NAND2X1)                            0.1466    0.0058 &   0.9612 f
  core/be/be_mem/csr/U90/QN (NAND2X1)                             0.0746    0.0439     1.0051 r
  core/be/be_mem/csr/n38 (net)                  1       5.2472              0.0000     1.0051 r
  core/be/be_mem/csr/U91/IN2 (NOR2X2)                             0.0746    0.0000 &   1.0051 r
  core/be/be_mem/csr/U91/QN (NOR2X2)                              0.0569    0.0436     1.0487 f
  core/be/be_mem/csr/n53 (net)                  3      10.0376              0.0000     1.0487 f
  core/be/be_mem/csr/U113/IN1 (NAND2X0)                           0.0569    0.0001 &   1.0488 f
  core/be/be_mem/csr/U113/QN (NAND2X0)                            0.1482    0.0795     1.1283 r
  core/be/be_mem/csr/n1120 (net)                3      13.5680              0.0000     1.1283 r
  core/be/be_mem/csr/U116/IN1 (NOR2X0)                            0.1482    0.0001 &   1.1284 r
  core/be/be_mem/csr/U116/QN (NOR2X0)                             0.0928    0.0526     1.1810 f
  core/be/be_mem/csr/n1183 (net)                1       3.6515              0.0000     1.1810 f
  core/be/be_mem/csr/icc_place150/INP (NBUFFX2)                   0.0928    0.0000 &   1.1810 f
  core/be/be_mem/csr/icc_place150/Z (NBUFFX2)                     0.2544    0.1802 @   1.3612 f
  core/be/be_mem/csr/n1599 (net)               41     163.0994              0.0000     1.3612 f
  core/be/be_mem/csr/U1199/IN1 (NOR2X0)                           0.2547    0.0050 @   1.3662 f
  core/be/be_mem/csr/U1199/QN (NOR2X0)                            0.1173    0.0619     1.4280 r
  core/be/be_mem/csr/n920 (net)                 1       4.6000              0.0000     1.4280 r
  core/be/be_mem/csr/U1200/IN1 (NAND2X1)                          0.1173    0.0000 &   1.4281 r
  core/be/be_mem/csr/U1200/QN (NAND2X1)                           0.0895    0.0610     1.4891 f
  core/be/be_mem/csr/n1218 (net)                3      11.6233              0.0000     1.4891 f
  core/be/be_mem/csr/U1201/IN2 (NOR2X1)                           0.0895    0.0001 &   1.4892 f
  core/be/be_mem/csr/U1201/QN (NOR2X1)                            0.0797    0.0440     1.5332 r
  core/be/be_mem/csr/n923 (net)                 1       6.9143              0.0000     1.5332 r
  core/be/be_mem/csr/U1206/IN1 (NAND2X2)                          0.0797    0.0000 &   1.5332 r
  core/be/be_mem/csr/U1206/QN (NAND2X2)                           0.0607    0.0418     1.5751 f
  core/be/be_mem/csr/n1332 (net)                4      15.6324              0.0000     1.5751 f
  core/be/be_mem/csr/U1690/INP (INVX1)                            0.0607    0.0001 &   1.5752 f
  core/be/be_mem/csr/U1690/ZN (INVX1)                             0.0331    0.0200     1.5951 r
  core/be/be_mem/csr/n1275 (net)                1       3.1321              0.0000     1.5951 r
  core/be/be_mem/csr/U1693/IN1 (NAND4X0)                          0.0331    0.0000 &   1.5951 r
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.0899    0.0356     1.6307 f
  core/be/be_mem/csr/n1278 (net)                1       4.0573              0.0000     1.6307 f
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.0899    0.0016 &   1.6324 f
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.0852    0.0487     1.6811 r
  core/be/be_mem/csr/n1280 (net)                1       5.5517              0.0000     1.6811 r
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.0852    0.0001 &   1.6811 r
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0577    0.0392     1.7203 f
  core/be/be_mem/csr/n1285 (net)                1       5.2579              0.0000     1.7203 f
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0577    0.0000 &   1.7204 f
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0605    0.0300     1.7504 r
  core/be/be_mem/csr/n1287 (net)                1       3.9392              0.0000     1.7504 r
  core/be/be_mem/csr/U1699/IN1 (NAND2X1)                          0.0605    0.0000 &   1.7504 r
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0571    0.0300     1.7805 f
  core/be/be_mem/csr/n1295 (net)                1       3.0304              0.0000     1.7805 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0571    0.0000 &   1.7805 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0306    0.1001     1.8806 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       3.8767              0.0000     1.8806 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.8806 r
  core/be/be_mem/csr_illegal_instr_lo (net)             3.8767              0.0000     1.8806 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0306    0.0000 &   1.8806 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.0634    0.0345     1.9151 f
  core/be/be_mem/n8 (net)                       1       7.2111              0.0000     1.9151 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.0634    0.0000 &   1.9151 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0898    0.0482     1.9633 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  25.7648   0.0000   1.9633 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     1.9633 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    25.7648              0.0000     1.9633 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   1.9633 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   25.7648              0.0000     1.9633 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   1.9633 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  25.7648             0.0000     1.9633 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   1.9633 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  25.7648   0.0000   1.9633 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0898   0.0031 &   1.9664 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0509   0.0733   2.0397 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.6171   0.0000   2.0397 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0509   0.0001 &   2.0398 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0499   0.0725   2.1123 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3   9.1852   0.0000   2.1123 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0499   0.0001 &   2.1123 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0459   0.0716   2.1839 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   8.7691   0.0000   2.1839 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0459   0.0000 &   2.1840 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0385   0.0662   2.2502 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.0594   0.0000   2.2502 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0385   0.0000 &   2.2502 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0489   0.0704   2.3206 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3   9.9581   0.0000   2.3206 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0489   0.0000 &   2.3206 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0457   0.0713   2.3919 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.7142   0.0000   2.3919 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0457   0.0000 &   2.3920 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0405   0.0663   2.4582 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   6.1328   0.0000   2.4582 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0405   0.0000 &   2.4582 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0532   0.0732   2.5315 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3  11.5454   0.0000   2.5315 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0532   0.0001 &   2.5315 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0462   0.0726   2.6042 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.8841   0.0000   2.6042 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/INP (NBUFFX2)   0.0462   0.0000 &   2.6042 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/Z (NBUFFX2)   0.0297   0.0561   2.6603 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (net)     2   6.7514   0.0000   2.6603 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6603 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[13] (net)   6.7514      0.0000     2.6603 r
  core/be/be_mem/csr/mcause_exception_enc/a/U13/INP (INVX0)       0.0297    0.0000 &   2.6603 r
  core/be/be_mem/csr/mcause_exception_enc/a/U13/ZN (INVX0)        0.0404    0.0304     2.6907 f
  core/be/be_mem/csr/mcause_exception_enc/a/n1 (net)     1   5.3547         0.0000     2.6907 f
  core/be/be_mem/csr/mcause_exception_enc/a/U14/IN2 (NOR2X2)      0.0404    0.0000 &   2.6907 f
  core/be/be_mem/csr/mcause_exception_enc/a/U14/QN (NOR2X2)       0.0430    0.0258     2.7166 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[13] (net)     1   3.3291      0.0000     2.7166 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[13] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7166 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[13] (net)   3.3291         0.0000     2.7166 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[13] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7166 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[13] (net)   3.3291            0.0000     2.7166 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[5] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7166 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[5] (net)   3.3291   0.0000   2.7166 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7166 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[1] (net)   3.3291   0.0000   2.7166 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/i[1] (bsg_encode_one_hot_width_p2_83)   0.0000   2.7166 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/i[1] (net)   3.3291   0.0000   2.7166 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/i[0] (bsg_encode_one_hot_width_p1_160)   0.0000   2.7166 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/i[0] (net)   3.3291   0.0000   2.7166 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/U3/INP (NBUFFX2)   0.0430   0.0000 &   2.7166 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/U3/Z (NBUFFX2)   0.0296   0.0554   2.7720 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/v_o (net)     2   6.8351   0.0000   2.7720 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/v_o (bsg_encode_one_hot_width_p1_160)   0.0000   2.7720 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/addr_o[0] (net)   6.8351   0.0000   2.7720 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/U1/IN1 (OR2X1)   0.0296   0.0000 &   2.7720 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/U1/Q (OR2X1)   0.0346   0.0509   2.8229 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/v_o (net)     1   4.6561   0.0000   2.8229 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p2_83)   0.0000   2.8229 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_vs_0_ (net)   4.6561   0.0000   2.8229 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN2 (OR2X1)   0.0346   0.0007 &   2.8236 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0436   0.0666   2.8901 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   7.9930   0.0000   2.8901 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.8901 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   7.9930   0.0000   2.8901 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0436   0.0000 &   2.8902 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0534   0.0741   2.9643 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  21.2092   0.0000   2.9643 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9643 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  21.2092        0.0000     2.9643 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0534    0.0004 &   2.9647 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0400    0.0600     3.0247 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   6.6311        0.0000     3.0247 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0247 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     6.6311              0.0000     3.0247 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0247 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         6.6311              0.0000     3.0247 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0400    0.0009 &   3.0256 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1760    0.0593     3.0849 f
  core/be/be_mem/csr/n1115 (net)                4      13.3308              0.0000     3.0849 f
  core/be/be_mem/csr/U1250/INP (INVX1)                            0.1760    0.0001 &   3.0850 f
  core/be/be_mem/csr/U1250/ZN (INVX1)                             0.0936    0.0550     3.1400 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      14.3348              0.0000     3.1400 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X1)                           0.0936    0.0002 &   3.1402 r
  core/be/be_mem/csr/U1251/QN (NOR2X1)                            0.1071    0.0526     3.1928 f
  core/be/be_mem/csr/n1202 (net)                3       7.7046              0.0000     3.1928 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1071    0.0000 &   3.1928 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.3914    0.2615 @   3.4543 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40     232.0343              0.0000     3.4543 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.4543 f
  core/be/be_mem/trap_pkt_o[2] (net)                  232.0343              0.0000     3.4543 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.4543 f
  core/be/n11 (net)                                   232.0343              0.0000     3.4543 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.4543 f
  core/be/be_checker/trap_pkt_i[2] (net)              232.0343              0.0000     3.4543 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.4543 f
  core/be/be_checker/director/trap_pkt_i[2] (net)     232.0343              0.0000     3.4543 f
  core/be/be_checker/director/U11/IN1 (OR3X2)                     0.3916    0.0008 @   3.4551 f
  core/be/be_checker/director/U11/Q (OR3X2)                       0.0874    0.1493     3.6045 f
  core/be/be_checker/director/n188 (net)        4      41.0708              0.0000     3.6045 f
  core/be/be_checker/director/U161/IN1 (NAND2X4)                  0.0874    0.0005 &   3.6050 f
  core/be/be_checker/director/U161/QN (NAND2X4)                   0.1513    0.0407 @   3.6457 r
  core/be/be_checker/director/n4 (net)          4      30.9204              0.0000     3.6457 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.1513    0.0120 @   3.6577 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.2265    0.2058 @   3.8635 f
  core/be/be_checker/director/flush_o (net)     7      68.6713              0.0000     3.8635 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.8635 f
  core/be/be_checker/flush_o (net)                     68.6713              0.0000     3.8635 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.8635 f
  core/be/flush (net)                                  68.6713              0.0000     3.8635 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.8635 f
  core/be/be_calculator/flush_i (net)                  68.6713              0.0000     3.8635 f
  core/be/be_calculator/U21/IN1 (OR2X1)                           0.2266    0.0033 @   3.8669 f
  core/be/be_calculator/U21/Q (OR2X1)                             0.1336    0.1342 @   4.0010 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  45.1722       0.0000     4.0010 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0010 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      45.1722              0.0000     4.0010 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X4)                0.1337    0.0063 @   4.0073 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X4)                 0.1904    0.0875 @   4.0948 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  56.8881           0.0000     4.0948 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.0948 r
  core/be/be_calculator/mmu_cmd_v_o (net)              56.8881              0.0000     4.0948 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.0948 r
  core/be/mmu_cmd_v (net)                              56.8881              0.0000     4.0948 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.0948 r
  core/be/be_mem/mmu_cmd_v_i (net)                     56.8881              0.0000     4.0948 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1914    0.0193 @   4.1141 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.0871    0.1338     4.2480 r
  core/be/be_mem/dcache_pkt_v (net)             2      19.2091              0.0000     4.2480 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.2480 r
  core/be/be_mem/dcache/v_i (net)                      19.2091              0.0000     4.2480 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X0)                        0.0871    0.0008 &   4.2488 r
  core/be/be_mem/dcache/U137/QN (NAND3X0)                         0.3039    0.1648     4.4135 f
  core/be/be_mem/dcache/n664 (net)              9      48.1561              0.0000     4.4135 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X0)                         0.3039    0.0032 &   4.4167 f
  core/be/be_mem/dcache/U138/QN (NOR2X0)                          0.3055    0.1626     4.5794 r
  core/be/be_mem/dcache/n734 (net)             10      30.5245              0.0000     4.5794 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.3055    0.0007 &   4.5800 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.3335    0.2360     4.8160 f
  core/be/be_mem/dcache/n733 (net)             13      45.5984              0.0000     4.8160 f
  core/be/be_mem/dcache/icc_place152/INP (INVX0)                  0.3335    0.0001 &   4.8161 f
  core/be/be_mem/dcache/icc_place152/ZN (INVX0)                   0.1066    0.0523     4.8684 r
  core/be/be_mem/dcache/n851 (net)              1       3.8967              0.0000     4.8684 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.1066    0.0000 &   4.8684 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1767    0.1013     4.9697 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  13.3939           0.0000     4.9697 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.9697 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            13.3939              0.0000     4.9697 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.9697 f
  core/be/data_mem_pkt_ready_o (net)                   13.3939              0.0000     4.9697 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.9697 f
  core/data_mem_pkt_ready_o[1] (net)                   13.3939              0.0000     4.9697 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.9697 f
  data_mem_pkt_ready_lo[1] (net)                       13.3939              0.0000     4.9697 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.9697 f
  uce_1__uce/data_mem_pkt_ready_i (net)                13.3939              0.0000     4.9697 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1767    0.0117 &   4.9814 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1994    0.0793     5.0607 r
  uce_1__uce/n19 (net)                          2       6.5358              0.0000     5.0607 r
  uce_1__uce/U52/INP (INVX0)                                      0.1994    0.0098 &   5.0705 r
  uce_1__uce/U52/ZN (INVX0)                                       0.1053    0.0718     5.1423 f
  uce_1__uce/n36 (net)                          4       9.5977              0.0000     5.1423 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1053    0.0000 &   5.1423 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0573    0.1048     5.2471 f
  uce_1__uce/cache_req_complete_o (net)         2       7.7756              0.0000     5.2471 f
  uce_1__uce/U72/INP (INVX0)                                      0.0573    0.0000 &   5.2472 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0507    0.0322     5.2793 r
  uce_1__uce/n106 (net)                         2       4.3253              0.0000     5.2793 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0507    0.0000 &   5.2793 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2582    0.2022 @   5.4816 f
  uce_1__uce/mem_resp_yumi_o (net)              3      93.1822              0.0000     5.4816 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.4816 f
  mem_resp_yumi_lo[1] (net)                            93.1822              0.0000     5.4816 f
  U3128/IN2 (AO22X1)                                              0.2629    0.0329 @   5.5145 f
  U3128/Q (AO22X1)                                                0.0615    0.1247     5.6391 f
  io_resp_yumi_o (net)                          1       8.6290              0.0000     5.6391 f
  io_resp_yumi_o (out)                                            0.0615    0.0002 &   5.6394 f
  data arrival time                                                                    5.6394

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6394
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2606


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4140     0.4140
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/CLK (DFFX1)   0.1858   0.0000   0.4140 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/Q (DFFX1)   0.2033   0.3040 @   0.7180 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (net)    16  73.3113   0.0000   0.7180 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.7180 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (net)   73.3113              0.0000     0.7180 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (bp_be_pipe_mem_02_0)        0.0000     0.7180 f
  core/be/be_calculator/csr_cmd_o[73] (net)            73.3113              0.0000     0.7180 f
  core/be/be_calculator/csr_cmd_o[73] (bp_be_calculator_top_02_0)           0.0000     0.7180 f
  core/be/csr_cmd[73] (net)                            73.3113              0.0000     0.7180 f
  core/be/be_mem/csr_cmd_i[73] (bp_be_mem_top_02_0)                         0.0000     0.7180 f
  core/be/be_mem/csr_cmd_i[73] (net)                   73.3113              0.0000     0.7180 f
  core/be/be_mem/csr/csr_cmd_i[73] (bp_be_csr_02_0)                         0.0000     0.7180 f
  core/be/be_mem/csr/csr_cmd_i[73] (net)               73.3113              0.0000     0.7180 f
  core/be/be_mem/csr/icc_place116/INP (INVX1)                     0.2040    0.0061 @   0.7241 f
  core/be/be_mem/csr/icc_place116/ZN (INVX1)                      0.2001    0.1222     0.8463 r
  core/be/be_mem/csr/n1152 (net)               12      50.2757              0.0000     0.8463 r
  core/be/be_mem/csr/U50/IN1 (NOR2X0)                             0.2001    0.0003 &   0.8466 r
  core/be/be_mem/csr/U50/QN (NOR2X0)                              0.1466    0.1087     0.9554 f
  core/be/be_mem/csr/n195 (net)                 3      15.3007              0.0000     0.9554 f
  core/be/be_mem/csr/U51/INP (INVX1)                              0.1466    0.0058 &   0.9612 f
  core/be/be_mem/csr/U51/ZN (INVX1)                               0.1067    0.0653     1.0265 r
  core/be/be_mem/csr/n928 (net)                 5      21.3667              0.0000     1.0265 r
  core/be/be_mem/csr/U53/IN1 (NOR2X1)                             0.1067    0.0001 &   1.0265 r
  core/be/be_mem/csr/U53/QN (NOR2X1)                              0.0587    0.0409     1.0674 f
  core/be/be_mem/csr/n19 (net)                  1       3.7265              0.0000     1.0674 f
  core/be/be_mem/csr/U54/IN1 (NAND2X1)                            0.0587    0.0000 &   1.0675 f
  core/be/be_mem/csr/U54/QN (NAND2X1)                             0.0672    0.0372     1.1046 r
  core/be/be_mem/csr/n83 (net)                  2       6.7083              0.0000     1.1046 r
  core/be/be_mem/csr/U156/IN1 (NOR2X0)                            0.0672    0.0000 &   1.1047 r
  core/be/be_mem/csr/U156/QN (NOR2X0)                             0.0611    0.0398     1.1444 f
  core/be/be_mem/csr/n84 (net)                  1       3.2855              0.0000     1.1444 f
  core/be/be_mem/csr/U157/IN1 (NOR2X0)                            0.0611    0.0000 &   1.1445 f
  core/be/be_mem/csr/U157/QN (NOR2X0)                             0.0741    0.0405     1.1850 r
  core/be/be_mem/csr/n86 (net)                  1       4.0458              0.0000     1.1850 r
  core/be/be_mem/csr/U159/IN1 (NOR2X0)                            0.0741    0.0000 &   1.1850 r
  core/be/be_mem/csr/U159/QN (NOR2X0)                             0.0531    0.0396     1.2246 f
  core/be/be_mem/csr/n1290 (net)                1       3.0238              0.0000     1.2246 f
  core/be/be_mem/csr/icc_place163/INP (NBUFFX4)                   0.0531    0.0000 &   1.2246 f
  core/be/be_mem/csr/icc_place163/Z (NBUFFX4)                     0.1736    0.1470 @   1.3716 f
  core/be/be_mem/csr/n1632 (net)               43     188.5895              0.0000     1.3716 f
  core/be/be_mem/csr/U1202/IN1 (NOR2X2)                           0.1758    0.0045 @   1.3760 f
  core/be/be_mem/csr/U1202/QN (NOR2X2)                            0.1044    0.0356     1.4116 r
  core/be/be_mem/csr/n922 (net)                 1       3.7536              0.0000     1.4116 r
  core/be/be_mem/csr/U1204/IN1 (NAND2X1)                          0.1044    0.0000 &   1.4116 r
  core/be/be_mem/csr/U1204/QN (NAND2X1)                           0.1078    0.0725     1.4841 f
  core/be/be_mem/csr/n1602 (net)                3      17.4461              0.0000     1.4841 f
  core/be/be_mem/csr/U1205/IN1 (NOR2X4)                           0.1078    0.0001 &   1.4842 f
  core/be/be_mem/csr/U1205/QN (NOR2X4)                            0.1118    0.0495     1.5337 r
  core/be/be_mem/csr/n1587 (net)                4      21.3311              0.0000     1.5337 r
  core/be/be_mem/csr/U1206/IN2 (NAND2X2)                          0.1118    0.0001 &   1.5337 r
  core/be/be_mem/csr/U1206/QN (NAND2X2)                           0.0607    0.0428     1.5765 f
  core/be/be_mem/csr/n1332 (net)                4      15.6324              0.0000     1.5765 f
  core/be/be_mem/csr/U1690/INP (INVX1)                            0.0607    0.0001 &   1.5766 f
  core/be/be_mem/csr/U1690/ZN (INVX1)                             0.0331    0.0200     1.5966 r
  core/be/be_mem/csr/n1275 (net)                1       3.1321              0.0000     1.5966 r
  core/be/be_mem/csr/U1693/IN1 (NAND4X0)                          0.0331    0.0000 &   1.5966 r
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.0899    0.0356     1.6322 f
  core/be/be_mem/csr/n1278 (net)                1       4.0573              0.0000     1.6322 f
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.0899    0.0016 &   1.6338 f
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.0852    0.0487     1.6825 r
  core/be/be_mem/csr/n1280 (net)                1       5.5517              0.0000     1.6825 r
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.0852    0.0001 &   1.6826 r
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0577    0.0392     1.7218 f
  core/be/be_mem/csr/n1285 (net)                1       5.2579              0.0000     1.7218 f
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0577    0.0000 &   1.7218 f
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0605    0.0300     1.7519 r
  core/be/be_mem/csr/n1287 (net)                1       3.9392              0.0000     1.7519 r
  core/be/be_mem/csr/U1699/IN1 (NAND2X1)                          0.0605    0.0000 &   1.7519 r
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0571    0.0300     1.7819 f
  core/be/be_mem/csr/n1295 (net)                1       3.0304              0.0000     1.7819 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0571    0.0000 &   1.7819 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0306    0.1001     1.8820 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       3.8767              0.0000     1.8820 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.8820 r
  core/be/be_mem/csr_illegal_instr_lo (net)             3.8767              0.0000     1.8820 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0306    0.0000 &   1.8820 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.0634    0.0345     1.9165 f
  core/be/be_mem/n8 (net)                       1       7.2111              0.0000     1.9165 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.0634    0.0000 &   1.9165 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0898    0.0482     1.9647 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  25.7648   0.0000   1.9647 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     1.9647 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    25.7648              0.0000     1.9647 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   1.9647 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   25.7648              0.0000     1.9647 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   1.9647 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  25.7648             0.0000     1.9647 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   1.9647 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  25.7648   0.0000   1.9647 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0898   0.0031 &   1.9678 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0509   0.0733   2.0411 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.6171   0.0000   2.0411 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0509   0.0001 &   2.0412 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0499   0.0725   2.1137 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3   9.1852   0.0000   2.1137 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0499   0.0001 &   2.1138 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0459   0.0716   2.1854 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   8.7691   0.0000   2.1854 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0459   0.0000 &   2.1854 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0385   0.0662   2.2516 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.0594   0.0000   2.2516 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0385   0.0000 &   2.2516 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0489   0.0704   2.3220 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3   9.9581   0.0000   2.3220 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0489   0.0000 &   2.3221 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0457   0.0713   2.3933 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.7142   0.0000   2.3933 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0457   0.0000 &   2.3934 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0405   0.0663   2.4597 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   6.1328   0.0000   2.4597 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0405   0.0000 &   2.4597 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0532   0.0732   2.5329 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3  11.5454   0.0000   2.5329 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0532   0.0001 &   2.5330 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0462   0.0726   2.6056 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.8841   0.0000   2.6056 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/IN2 (OR2X1)   0.0462   0.0000 &   2.6057 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/Q (OR2X1)   0.0298   0.0605   2.6662 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (net)     1   2.8094   0.0000   2.6662 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6662 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[15] (net)   2.8094      0.0000     2.6662 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/IN1 (AND2X1)      0.0298    0.0000 &   2.6662 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/Q (AND2X1)        0.0333    0.0544     2.7206 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (net)     1   3.5202      0.0000     2.7206 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7206 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[15] (net)   3.5202         0.0000     2.7206 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7206 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (net)   3.5202            0.0000     2.7206 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7206 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (net)   3.5202   0.0000   2.7206 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7206 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (net)   3.5202   0.0000   2.7206 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p2_82)   0.0000   2.7206 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (net)   3.5202   0.0000   2.7206 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p1_158)   0.0000   2.7206 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (net)   3.5202   0.0000   2.7206 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/INP (NBUFFX2)   0.0333   0.0008 &   2.7214 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/Z (NBUFFX2)   0.0292   0.0528   2.7742 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (net)     2   6.7938   0.0000   2.7742 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p1_158)   0.0000   2.7742 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/addr_o[0] (net)   6.7938   0.0000   2.7742 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0292   0.0000 &   2.7743 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0417   0.0552   2.8295 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.2523   0.0000   2.8295 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.8295 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)   7.2523   0.0000   2.8295 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0417   0.0000 &   2.8295 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0436   0.0593   2.8888 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   7.9930   0.0000   2.8888 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.8888 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   7.9930   0.0000   2.8888 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0436   0.0000 &   2.8889 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0534   0.0741   2.9630 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  21.2092   0.0000   2.9630 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9630 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  21.2092        0.0000     2.9630 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0534    0.0004 &   2.9634 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0400    0.0600     3.0234 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   6.6311        0.0000     3.0234 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0234 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     6.6311              0.0000     3.0234 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0234 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         6.6311              0.0000     3.0234 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0400    0.0009 &   3.0244 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1760    0.0593     3.0837 f
  core/be/be_mem/csr/n1115 (net)                4      13.3308              0.0000     3.0837 f
  core/be/be_mem/csr/U1250/INP (INVX1)                            0.1760    0.0001 &   3.0837 f
  core/be/be_mem/csr/U1250/ZN (INVX1)                             0.0936    0.0550     3.1387 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      14.3348              0.0000     3.1387 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X1)                           0.0936    0.0002 &   3.1389 r
  core/be/be_mem/csr/U1251/QN (NOR2X1)                            0.1071    0.0526     3.1915 f
  core/be/be_mem/csr/n1202 (net)                3       7.7046              0.0000     3.1915 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1071    0.0000 &   3.1915 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.3914    0.2615 @   3.4531 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40     232.0343              0.0000     3.4531 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.4531 f
  core/be/be_mem/trap_pkt_o[2] (net)                  232.0343              0.0000     3.4531 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.4531 f
  core/be/n11 (net)                                   232.0343              0.0000     3.4531 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.4531 f
  core/be/be_checker/trap_pkt_i[2] (net)              232.0343              0.0000     3.4531 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.4531 f
  core/be/be_checker/director/trap_pkt_i[2] (net)     232.0343              0.0000     3.4531 f
  core/be/be_checker/director/U11/IN1 (OR3X2)                     0.3916    0.0008 @   3.4539 f
  core/be/be_checker/director/U11/Q (OR3X2)                       0.0874    0.1493     3.6032 f
  core/be/be_checker/director/n188 (net)        4      41.0708              0.0000     3.6032 f
  core/be/be_checker/director/U161/IN1 (NAND2X4)                  0.0874    0.0005 &   3.6038 f
  core/be/be_checker/director/U161/QN (NAND2X4)                   0.1513    0.0407 @   3.6445 r
  core/be/be_checker/director/n4 (net)          4      30.9204              0.0000     3.6445 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.1513    0.0120 @   3.6564 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.2265    0.2058 @   3.8623 f
  core/be/be_checker/director/flush_o (net)     7      68.6713              0.0000     3.8623 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.8623 f
  core/be/be_checker/flush_o (net)                     68.6713              0.0000     3.8623 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.8623 f
  core/be/flush (net)                                  68.6713              0.0000     3.8623 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.8623 f
  core/be/be_calculator/flush_i (net)                  68.6713              0.0000     3.8623 f
  core/be/be_calculator/U21/IN1 (OR2X1)                           0.2266    0.0033 @   3.8656 f
  core/be/be_calculator/U21/Q (OR2X1)                             0.1336    0.1342 @   3.9997 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  45.1722       0.0000     3.9997 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     3.9997 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      45.1722              0.0000     3.9997 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X4)                0.1337    0.0063 @   4.0060 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X4)                 0.1904    0.0875 @   4.0936 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  56.8881           0.0000     4.0936 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.0936 r
  core/be/be_calculator/mmu_cmd_v_o (net)              56.8881              0.0000     4.0936 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.0936 r
  core/be/mmu_cmd_v (net)                              56.8881              0.0000     4.0936 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.0936 r
  core/be/be_mem/mmu_cmd_v_i (net)                     56.8881              0.0000     4.0936 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1914    0.0193 @   4.1129 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.0871    0.1338     4.2467 r
  core/be/be_mem/dcache_pkt_v (net)             2      19.2091              0.0000     4.2467 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.2467 r
  core/be/be_mem/dcache/v_i (net)                      19.2091              0.0000     4.2467 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X0)                        0.0871    0.0008 &   4.2475 r
  core/be/be_mem/dcache/U137/QN (NAND3X0)                         0.3039    0.1648     4.4123 f
  core/be/be_mem/dcache/n664 (net)              9      48.1561              0.0000     4.4123 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X0)                         0.3039    0.0032 &   4.4154 f
  core/be/be_mem/dcache/U138/QN (NOR2X0)                          0.3055    0.1626     4.5781 r
  core/be/be_mem/dcache/n734 (net)             10      30.5245              0.0000     4.5781 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.3055    0.0007 &   4.5788 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.3335    0.2360     4.8147 f
  core/be/be_mem/dcache/n733 (net)             13      45.5984              0.0000     4.8147 f
  core/be/be_mem/dcache/icc_place152/INP (INVX0)                  0.3335    0.0001 &   4.8148 f
  core/be/be_mem/dcache/icc_place152/ZN (INVX0)                   0.1066    0.0523     4.8671 r
  core/be/be_mem/dcache/n851 (net)              1       3.8967              0.0000     4.8671 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.1066    0.0000 &   4.8672 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1767    0.1013     4.9684 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  13.3939           0.0000     4.9684 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.9684 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            13.3939              0.0000     4.9684 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.9684 f
  core/be/data_mem_pkt_ready_o (net)                   13.3939              0.0000     4.9684 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.9684 f
  core/data_mem_pkt_ready_o[1] (net)                   13.3939              0.0000     4.9684 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.9684 f
  data_mem_pkt_ready_lo[1] (net)                       13.3939              0.0000     4.9684 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.9684 f
  uce_1__uce/data_mem_pkt_ready_i (net)                13.3939              0.0000     4.9684 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1767    0.0117 &   4.9801 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1994    0.0793     5.0594 r
  uce_1__uce/n19 (net)                          2       6.5358              0.0000     5.0594 r
  uce_1__uce/U52/INP (INVX0)                                      0.1994    0.0098 &   5.0692 r
  uce_1__uce/U52/ZN (INVX0)                                       0.1053    0.0718     5.1410 f
  uce_1__uce/n36 (net)                          4       9.5977              0.0000     5.1410 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1053    0.0000 &   5.1411 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0573    0.1048     5.2459 f
  uce_1__uce/cache_req_complete_o (net)         2       7.7756              0.0000     5.2459 f
  uce_1__uce/U72/INP (INVX0)                                      0.0573    0.0000 &   5.2459 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0507    0.0322     5.2780 r
  uce_1__uce/n106 (net)                         2       4.3253              0.0000     5.2780 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0507    0.0000 &   5.2781 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2582    0.2022 @   5.4803 f
  uce_1__uce/mem_resp_yumi_o (net)              3      93.1822              0.0000     5.4803 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.4803 f
  mem_resp_yumi_lo[1] (net)                            93.1822              0.0000     5.4803 f
  U3128/IN2 (AO22X1)                                              0.2629    0.0329 @   5.5132 f
  U3128/Q (AO22X1)                                                0.0615    0.1247     5.6379 f
  io_resp_yumi_o (net)                          1       8.6290              0.0000     5.6379 f
  io_resp_yumi_o (out)                                            0.0615    0.0002 &   5.6381 f
  data arrival time                                                                    5.6381

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6381
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2619


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4140     0.4140
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/CLK (DFFX1)   0.1858   0.0000   0.4140 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/Q (DFFX1)   0.2033   0.3040 @   0.7180 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (net)    16  73.3113   0.0000   0.7180 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.7180 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (net)   73.3113              0.0000     0.7180 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (bp_be_pipe_mem_02_0)        0.0000     0.7180 f
  core/be/be_calculator/csr_cmd_o[73] (net)            73.3113              0.0000     0.7180 f
  core/be/be_calculator/csr_cmd_o[73] (bp_be_calculator_top_02_0)           0.0000     0.7180 f
  core/be/csr_cmd[73] (net)                            73.3113              0.0000     0.7180 f
  core/be/be_mem/csr_cmd_i[73] (bp_be_mem_top_02_0)                         0.0000     0.7180 f
  core/be/be_mem/csr_cmd_i[73] (net)                   73.3113              0.0000     0.7180 f
  core/be/be_mem/csr/csr_cmd_i[73] (bp_be_csr_02_0)                         0.0000     0.7180 f
  core/be/be_mem/csr/csr_cmd_i[73] (net)               73.3113              0.0000     0.7180 f
  core/be/be_mem/csr/icc_place116/INP (INVX1)                     0.2040    0.0061 @   0.7241 f
  core/be/be_mem/csr/icc_place116/ZN (INVX1)                      0.2001    0.1222     0.8463 r
  core/be/be_mem/csr/n1152 (net)               12      50.2757              0.0000     0.8463 r
  core/be/be_mem/csr/U50/IN1 (NOR2X0)                             0.2001    0.0003 &   0.8466 r
  core/be/be_mem/csr/U50/QN (NOR2X0)                              0.1466    0.1087     0.9554 f
  core/be/be_mem/csr/n195 (net)                 3      15.3007              0.0000     0.9554 f
  core/be/be_mem/csr/U90/IN1 (NAND2X1)                            0.1466    0.0058 &   0.9612 f
  core/be/be_mem/csr/U90/QN (NAND2X1)                             0.0746    0.0439     1.0051 r
  core/be/be_mem/csr/n38 (net)                  1       5.2472              0.0000     1.0051 r
  core/be/be_mem/csr/U91/IN2 (NOR2X2)                             0.0746    0.0000 &   1.0051 r
  core/be/be_mem/csr/U91/QN (NOR2X2)                              0.0569    0.0436     1.0487 f
  core/be/be_mem/csr/n53 (net)                  3      10.0376              0.0000     1.0487 f
  core/be/be_mem/csr/U113/IN1 (NAND2X0)                           0.0569    0.0001 &   1.0488 f
  core/be/be_mem/csr/U113/QN (NAND2X0)                            0.1482    0.0795     1.1283 r
  core/be/be_mem/csr/n1120 (net)                3      13.5680              0.0000     1.1283 r
  core/be/be_mem/csr/U116/IN1 (NOR2X0)                            0.1482    0.0001 &   1.1284 r
  core/be/be_mem/csr/U116/QN (NOR2X0)                             0.0928    0.0526     1.1810 f
  core/be/be_mem/csr/n1183 (net)                1       3.6515              0.0000     1.1810 f
  core/be/be_mem/csr/icc_place150/INP (NBUFFX2)                   0.0928    0.0000 &   1.1810 f
  core/be/be_mem/csr/icc_place150/Z (NBUFFX2)                     0.2544    0.1802 @   1.3612 f
  core/be/be_mem/csr/n1599 (net)               41     163.0994              0.0000     1.3612 f
  core/be/be_mem/csr/U1199/IN1 (NOR2X0)                           0.2547    0.0050 @   1.3662 f
  core/be/be_mem/csr/U1199/QN (NOR2X0)                            0.1173    0.0619     1.4280 r
  core/be/be_mem/csr/n920 (net)                 1       4.6000              0.0000     1.4280 r
  core/be/be_mem/csr/U1200/IN1 (NAND2X1)                          0.1173    0.0000 &   1.4281 r
  core/be/be_mem/csr/U1200/QN (NAND2X1)                           0.0895    0.0610     1.4891 f
  core/be/be_mem/csr/n1218 (net)                3      11.6233              0.0000     1.4891 f
  core/be/be_mem/csr/U1201/IN2 (NOR2X1)                           0.0895    0.0001 &   1.4892 f
  core/be/be_mem/csr/U1201/QN (NOR2X1)                            0.0797    0.0440     1.5332 r
  core/be/be_mem/csr/n923 (net)                 1       6.9143              0.0000     1.5332 r
  core/be/be_mem/csr/U1206/IN1 (NAND2X2)                          0.0797    0.0000 &   1.5332 r
  core/be/be_mem/csr/U1206/QN (NAND2X2)                           0.0607    0.0418     1.5751 f
  core/be/be_mem/csr/n1332 (net)                4      15.6324              0.0000     1.5751 f
  core/be/be_mem/csr/U1690/INP (INVX1)                            0.0607    0.0001 &   1.5752 f
  core/be/be_mem/csr/U1690/ZN (INVX1)                             0.0331    0.0200     1.5951 r
  core/be/be_mem/csr/n1275 (net)                1       3.1321              0.0000     1.5951 r
  core/be/be_mem/csr/U1693/IN1 (NAND4X0)                          0.0331    0.0000 &   1.5951 r
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.0899    0.0356     1.6307 f
  core/be/be_mem/csr/n1278 (net)                1       4.0573              0.0000     1.6307 f
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.0899    0.0016 &   1.6324 f
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.0852    0.0487     1.6811 r
  core/be/be_mem/csr/n1280 (net)                1       5.5517              0.0000     1.6811 r
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.0852    0.0001 &   1.6811 r
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0577    0.0392     1.7203 f
  core/be/be_mem/csr/n1285 (net)                1       5.2579              0.0000     1.7203 f
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0577    0.0000 &   1.7204 f
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0605    0.0300     1.7504 r
  core/be/be_mem/csr/n1287 (net)                1       3.9392              0.0000     1.7504 r
  core/be/be_mem/csr/U1699/IN1 (NAND2X1)                          0.0605    0.0000 &   1.7504 r
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0571    0.0300     1.7805 f
  core/be/be_mem/csr/n1295 (net)                1       3.0304              0.0000     1.7805 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0571    0.0000 &   1.7805 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0306    0.1001     1.8806 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       3.8767              0.0000     1.8806 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.8806 r
  core/be/be_mem/csr_illegal_instr_lo (net)             3.8767              0.0000     1.8806 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0306    0.0000 &   1.8806 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.0634    0.0345     1.9151 f
  core/be/be_mem/n8 (net)                       1       7.2111              0.0000     1.9151 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.0634    0.0000 &   1.9151 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0898    0.0482     1.9633 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  25.7648   0.0000   1.9633 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     1.9633 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    25.7648              0.0000     1.9633 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   1.9633 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   25.7648              0.0000     1.9633 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   1.9633 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  25.7648             0.0000     1.9633 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   1.9633 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  25.7648   0.0000   1.9633 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0898   0.0031 &   1.9664 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0509   0.0733   2.0397 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.6171   0.0000   2.0397 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0509   0.0001 &   2.0398 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0499   0.0725   2.1123 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3   9.1852   0.0000   2.1123 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0499   0.0001 &   2.1123 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0459   0.0716   2.1839 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   8.7691   0.0000   2.1839 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0459   0.0000 &   2.1840 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0385   0.0662   2.2502 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.0594   0.0000   2.2502 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0385   0.0000 &   2.2502 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0489   0.0704   2.3206 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3   9.9581   0.0000   2.3206 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0489   0.0000 &   2.3206 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0457   0.0713   2.3919 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.7142   0.0000   2.3919 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0457   0.0000 &   2.3920 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0405   0.0663   2.4582 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   6.1328   0.0000   2.4582 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0405   0.0000 &   2.4582 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0532   0.0732   2.5315 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3  11.5454   0.0000   2.5315 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0532   0.0001 &   2.5315 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0462   0.0726   2.6042 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.8841   0.0000   2.6042 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/IN2 (OR2X1)   0.0462   0.0000 &   2.6042 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/Q (OR2X1)   0.0298   0.0605   2.6647 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (net)     1   2.8094   0.0000   2.6647 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6647 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[15] (net)   2.8094      0.0000     2.6647 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/IN1 (AND2X1)      0.0298    0.0000 &   2.6647 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/Q (AND2X1)        0.0333    0.0544     2.7191 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (net)     1   3.5202      0.0000     2.7191 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7191 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[15] (net)   3.5202         0.0000     2.7191 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7191 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (net)   3.5202            0.0000     2.7191 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7191 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (net)   3.5202   0.0000   2.7191 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7191 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (net)   3.5202   0.0000   2.7191 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p2_82)   0.0000   2.7191 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (net)   3.5202   0.0000   2.7191 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p1_158)   0.0000   2.7191 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (net)   3.5202   0.0000   2.7191 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/INP (NBUFFX2)   0.0333   0.0008 &   2.7199 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/Z (NBUFFX2)   0.0292   0.0528   2.7728 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (net)     2   6.7938   0.0000   2.7728 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p1_158)   0.0000   2.7728 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/addr_o[0] (net)   6.7938   0.0000   2.7728 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0292   0.0000 &   2.7728 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0417   0.0552   2.8280 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.2523   0.0000   2.8280 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.8280 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)   7.2523   0.0000   2.8280 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0417   0.0000 &   2.8281 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0436   0.0593   2.8874 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   7.9930   0.0000   2.8874 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.8874 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   7.9930   0.0000   2.8874 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0436   0.0000 &   2.8875 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0534   0.0741   2.9616 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  21.2092   0.0000   2.9616 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9616 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  21.2092        0.0000     2.9616 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0534    0.0004 &   2.9620 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0400    0.0600     3.0220 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   6.6311        0.0000     3.0220 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0220 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     6.6311              0.0000     3.0220 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0220 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         6.6311              0.0000     3.0220 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0400    0.0009 &   3.0229 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1760    0.0593     3.0822 f
  core/be/be_mem/csr/n1115 (net)                4      13.3308              0.0000     3.0822 f
  core/be/be_mem/csr/U1250/INP (INVX1)                            0.1760    0.0001 &   3.0823 f
  core/be/be_mem/csr/U1250/ZN (INVX1)                             0.0936    0.0550     3.1373 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      14.3348              0.0000     3.1373 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X1)                           0.0936    0.0002 &   3.1375 r
  core/be/be_mem/csr/U1251/QN (NOR2X1)                            0.1071    0.0526     3.1901 f
  core/be/be_mem/csr/n1202 (net)                3       7.7046              0.0000     3.1901 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1071    0.0000 &   3.1901 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.3914    0.2615 @   3.4516 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40     232.0343              0.0000     3.4516 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.4516 f
  core/be/be_mem/trap_pkt_o[2] (net)                  232.0343              0.0000     3.4516 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.4516 f
  core/be/n11 (net)                                   232.0343              0.0000     3.4516 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.4516 f
  core/be/be_checker/trap_pkt_i[2] (net)              232.0343              0.0000     3.4516 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.4516 f
  core/be/be_checker/director/trap_pkt_i[2] (net)     232.0343              0.0000     3.4516 f
  core/be/be_checker/director/U11/IN1 (OR3X2)                     0.3916    0.0008 @   3.4524 f
  core/be/be_checker/director/U11/Q (OR3X2)                       0.0874    0.1493     3.6018 f
  core/be/be_checker/director/n188 (net)        4      41.0708              0.0000     3.6018 f
  core/be/be_checker/director/U161/IN1 (NAND2X4)                  0.0874    0.0005 &   3.6023 f
  core/be/be_checker/director/U161/QN (NAND2X4)                   0.1513    0.0407 @   3.6430 r
  core/be/be_checker/director/n4 (net)          4      30.9204              0.0000     3.6430 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.1513    0.0120 @   3.6550 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.2265    0.2058 @   3.8608 f
  core/be/be_checker/director/flush_o (net)     7      68.6713              0.0000     3.8608 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.8608 f
  core/be/be_checker/flush_o (net)                     68.6713              0.0000     3.8608 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.8608 f
  core/be/flush (net)                                  68.6713              0.0000     3.8608 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.8608 f
  core/be/be_calculator/flush_i (net)                  68.6713              0.0000     3.8608 f
  core/be/be_calculator/U21/IN1 (OR2X1)                           0.2266    0.0033 @   3.8642 f
  core/be/be_calculator/U21/Q (OR2X1)                             0.1336    0.1342 @   3.9983 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  45.1722       0.0000     3.9983 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     3.9983 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      45.1722              0.0000     3.9983 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X4)                0.1337    0.0063 @   4.0046 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X4)                 0.1904    0.0875 @   4.0921 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  56.8881           0.0000     4.0921 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.0921 r
  core/be/be_calculator/mmu_cmd_v_o (net)              56.8881              0.0000     4.0921 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.0921 r
  core/be/mmu_cmd_v (net)                              56.8881              0.0000     4.0921 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.0921 r
  core/be/be_mem/mmu_cmd_v_i (net)                     56.8881              0.0000     4.0921 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1914    0.0193 @   4.1114 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.0871    0.1338     4.2453 r
  core/be/be_mem/dcache_pkt_v (net)             2      19.2091              0.0000     4.2453 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.2453 r
  core/be/be_mem/dcache/v_i (net)                      19.2091              0.0000     4.2453 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X0)                        0.0871    0.0008 &   4.2461 r
  core/be/be_mem/dcache/U137/QN (NAND3X0)                         0.3039    0.1648     4.4108 f
  core/be/be_mem/dcache/n664 (net)              9      48.1561              0.0000     4.4108 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X0)                         0.3039    0.0032 &   4.4140 f
  core/be/be_mem/dcache/U138/QN (NOR2X0)                          0.3055    0.1626     4.5767 r
  core/be/be_mem/dcache/n734 (net)             10      30.5245              0.0000     4.5767 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.3055    0.0007 &   4.5773 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.3335    0.2360     4.8133 f
  core/be/be_mem/dcache/n733 (net)             13      45.5984              0.0000     4.8133 f
  core/be/be_mem/dcache/icc_place152/INP (INVX0)                  0.3335    0.0001 &   4.8134 f
  core/be/be_mem/dcache/icc_place152/ZN (INVX0)                   0.1066    0.0523     4.8657 r
  core/be/be_mem/dcache/n851 (net)              1       3.8967              0.0000     4.8657 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.1066    0.0000 &   4.8657 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1767    0.1013     4.9670 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  13.3939           0.0000     4.9670 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.9670 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            13.3939              0.0000     4.9670 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.9670 f
  core/be/data_mem_pkt_ready_o (net)                   13.3939              0.0000     4.9670 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.9670 f
  core/data_mem_pkt_ready_o[1] (net)                   13.3939              0.0000     4.9670 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.9670 f
  data_mem_pkt_ready_lo[1] (net)                       13.3939              0.0000     4.9670 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.9670 f
  uce_1__uce/data_mem_pkt_ready_i (net)                13.3939              0.0000     4.9670 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1767    0.0117 &   4.9787 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1994    0.0793     5.0580 r
  uce_1__uce/n19 (net)                          2       6.5358              0.0000     5.0580 r
  uce_1__uce/U52/INP (INVX0)                                      0.1994    0.0098 &   5.0678 r
  uce_1__uce/U52/ZN (INVX0)                                       0.1053    0.0718     5.1396 f
  uce_1__uce/n36 (net)                          4       9.5977              0.0000     5.1396 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1053    0.0000 &   5.1396 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0573    0.1048     5.2444 f
  uce_1__uce/cache_req_complete_o (net)         2       7.7756              0.0000     5.2444 f
  uce_1__uce/U72/INP (INVX0)                                      0.0573    0.0000 &   5.2445 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0507    0.0322     5.2766 r
  uce_1__uce/n106 (net)                         2       4.3253              0.0000     5.2766 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0507    0.0000 &   5.2766 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2582    0.2022 @   5.4789 f
  uce_1__uce/mem_resp_yumi_o (net)              3      93.1822              0.0000     5.4789 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.4789 f
  mem_resp_yumi_lo[1] (net)                            93.1822              0.0000     5.4789 f
  U3128/IN2 (AO22X1)                                              0.2629    0.0329 @   5.5118 f
  U3128/Q (AO22X1)                                                0.0615    0.1247     5.6364 f
  io_resp_yumi_o (net)                          1       8.6290              0.0000     5.6364 f
  io_resp_yumi_o (out)                                            0.0615    0.0002 &   5.6367 f
  data arrival time                                                                    5.6367

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6367
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2633


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4140     0.4140
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/CLK (DFFX1)   0.1858   0.0000   0.4140 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/Q (DFFX1)   0.2033   0.3040 @   0.7180 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (net)    16  73.3113   0.0000   0.7180 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.7180 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (net)   73.3113              0.0000     0.7180 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (bp_be_pipe_mem_02_0)        0.0000     0.7180 f
  core/be/be_calculator/csr_cmd_o[73] (net)            73.3113              0.0000     0.7180 f
  core/be/be_calculator/csr_cmd_o[73] (bp_be_calculator_top_02_0)           0.0000     0.7180 f
  core/be/csr_cmd[73] (net)                            73.3113              0.0000     0.7180 f
  core/be/be_mem/csr_cmd_i[73] (bp_be_mem_top_02_0)                         0.0000     0.7180 f
  core/be/be_mem/csr_cmd_i[73] (net)                   73.3113              0.0000     0.7180 f
  core/be/be_mem/csr/csr_cmd_i[73] (bp_be_csr_02_0)                         0.0000     0.7180 f
  core/be/be_mem/csr/csr_cmd_i[73] (net)               73.3113              0.0000     0.7180 f
  core/be/be_mem/csr/icc_place116/INP (INVX1)                     0.2040    0.0061 @   0.7241 f
  core/be/be_mem/csr/icc_place116/ZN (INVX1)                      0.2001    0.1222     0.8463 r
  core/be/be_mem/csr/n1152 (net)               12      50.2757              0.0000     0.8463 r
  core/be/be_mem/csr/U50/IN1 (NOR2X0)                             0.2001    0.0003 &   0.8466 r
  core/be/be_mem/csr/U50/QN (NOR2X0)                              0.1466    0.1087     0.9554 f
  core/be/be_mem/csr/n195 (net)                 3      15.3007              0.0000     0.9554 f
  core/be/be_mem/csr/U90/IN1 (NAND2X1)                            0.1466    0.0058 &   0.9612 f
  core/be/be_mem/csr/U90/QN (NAND2X1)                             0.0746    0.0439     1.0051 r
  core/be/be_mem/csr/n38 (net)                  1       5.2472              0.0000     1.0051 r
  core/be/be_mem/csr/U91/IN2 (NOR2X2)                             0.0746    0.0000 &   1.0051 r
  core/be/be_mem/csr/U91/QN (NOR2X2)                              0.0569    0.0436     1.0487 f
  core/be/be_mem/csr/n53 (net)                  3      10.0376              0.0000     1.0487 f
  core/be/be_mem/csr/U106/IN1 (NAND2X1)                           0.0569    0.0001 &   1.0488 f
  core/be/be_mem/csr/U106/QN (NAND2X1)                            0.0652    0.0390     1.0878 r
  core/be/be_mem/csr/n51 (net)                  2       7.6248              0.0000     1.0878 r
  core/be/be_mem/csr/U107/IN1 (NOR2X0)                            0.0652    0.0000 &   1.0878 r
  core/be/be_mem/csr/U107/QN (NOR2X0)                             0.1027    0.0475     1.1353 f
  core/be/be_mem/csr/n1455 (net)                1       5.4520              0.0000     1.1353 f
  core/be/be_mem/csr/icc_place146/INP (NBUFFX4)                   0.1027    0.0068 &   1.1421 f
  core/be/be_mem/csr/icc_place146/Z (NBUFFX4)                     0.1573    0.1524 @   1.2945 f
  core/be/be_mem/csr/n1593 (net)               43     168.4027              0.0000     1.2945 f
  core/be/be_mem/csr/icc_place147/INP (INVX0)                     0.1582    0.0053 @   1.2998 f
  core/be/be_mem/csr/icc_place147/ZN (INVX0)                      0.1003    0.0609     1.3607 r
  core/be/be_mem/csr/n1594 (net)                3       8.5024              0.0000     1.3607 r
  core/be/be_mem/csr/U1196/IN1 (NAND2X0)                          0.1003    0.0000 &   1.3607 r
  core/be/be_mem/csr/U1196/QN (NAND2X0)                           0.0981    0.0544     1.4151 f
  core/be/be_mem/csr/n916 (net)                 1       4.2628              0.0000     1.4151 f
  core/be/be_mem/csr/U1197/IN1 (NOR2X0)                           0.0981    0.0000 &   1.4151 f
  core/be/be_mem/csr/U1197/QN (NOR2X0)                            0.0826    0.0434     1.4585 r
  core/be/be_mem/csr/n917 (net)                 1       3.7030              0.0000     1.4585 r
  core/be/be_mem/csr/U1198/IN2 (NAND2X1)                          0.0826    0.0000 &   1.4585 r
  core/be/be_mem/csr/U1198/QN (NAND2X1)                           0.0844    0.0476     1.5061 f
  core/be/be_mem/csr/n1116 (net)                2      10.2275              0.0000     1.5061 f
  core/be/be_mem/csr/U1201/IN1 (NOR2X1)                           0.0844    0.0002 &   1.5063 f
  core/be/be_mem/csr/U1201/QN (NOR2X1)                            0.0797    0.0449     1.5512 r
  core/be/be_mem/csr/n923 (net)                 1       6.9143              0.0000     1.5512 r
  core/be/be_mem/csr/U1206/IN1 (NAND2X2)                          0.0797    0.0000 &   1.5512 r
  core/be/be_mem/csr/U1206/QN (NAND2X2)                           0.0607    0.0418     1.5931 f
  core/be/be_mem/csr/n1332 (net)                4      15.6324              0.0000     1.5931 f
  core/be/be_mem/csr/U1690/INP (INVX1)                            0.0607    0.0001 &   1.5932 f
  core/be/be_mem/csr/U1690/ZN (INVX1)                             0.0331    0.0200     1.6132 r
  core/be/be_mem/csr/n1275 (net)                1       3.1321              0.0000     1.6132 r
  core/be/be_mem/csr/U1693/IN1 (NAND4X0)                          0.0331    0.0000 &   1.6132 r
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.0899    0.0356     1.6487 f
  core/be/be_mem/csr/n1278 (net)                1       4.0573              0.0000     1.6487 f
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.0899    0.0016 &   1.6504 f
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.0852    0.0487     1.6991 r
  core/be/be_mem/csr/n1280 (net)                1       5.5517              0.0000     1.6991 r
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.0852    0.0001 &   1.6991 r
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0577    0.0392     1.7384 f
  core/be/be_mem/csr/n1285 (net)                1       5.2579              0.0000     1.7384 f
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0577    0.0000 &   1.7384 f
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0605    0.0300     1.7684 r
  core/be/be_mem/csr/n1287 (net)                1       3.9392              0.0000     1.7684 r
  core/be/be_mem/csr/U1699/IN1 (NAND2X1)                          0.0605    0.0000 &   1.7685 r
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0571    0.0300     1.7985 f
  core/be/be_mem/csr/n1295 (net)                1       3.0304              0.0000     1.7985 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0571    0.0000 &   1.7985 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0306    0.1001     1.8986 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       3.8767              0.0000     1.8986 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.8986 r
  core/be/be_mem/csr_illegal_instr_lo (net)             3.8767              0.0000     1.8986 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0306    0.0000 &   1.8986 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.0634    0.0345     1.9331 f
  core/be/be_mem/n8 (net)                       1       7.2111              0.0000     1.9331 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.0634    0.0000 &   1.9331 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0898    0.0482     1.9813 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  25.7648   0.0000   1.9813 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     1.9813 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    25.7648              0.0000     1.9813 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   1.9813 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   25.7648              0.0000     1.9813 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   1.9813 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  25.7648             0.0000     1.9813 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   1.9813 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  25.7648   0.0000   1.9813 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0898   0.0031 &   1.9844 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0509   0.0733   2.0577 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.6171   0.0000   2.0577 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0509   0.0001 &   2.0578 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0499   0.0725   2.1303 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3   9.1852   0.0000   2.1303 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0499   0.0001 &   2.1303 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0459   0.0716   2.2020 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   8.7691   0.0000   2.2020 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0459   0.0000 &   2.2020 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0385   0.0662   2.2682 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.0594   0.0000   2.2682 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0385   0.0000 &   2.2682 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0489   0.0704   2.3386 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3   9.9581   0.0000   2.3386 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0489   0.0000 &   2.3386 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0457   0.0713   2.4099 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.7142   0.0000   2.4099 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0457   0.0000 &   2.4100 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0405   0.0663   2.4762 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   6.1328   0.0000   2.4762 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0405   0.0000 &   2.4763 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0532   0.0732   2.5495 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3  11.5454   0.0000   2.5495 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0532   0.0001 &   2.5496 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0462   0.0726   2.6222 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.8841   0.0000   2.6222 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/INP (NBUFFX2)   0.0462   0.0000 &   2.6222 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/Z (NBUFFX2)   0.0297   0.0561   2.6783 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (net)     2   6.7514   0.0000   2.6783 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6783 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[13] (net)   6.7514      0.0000     2.6783 r
  core/be/be_mem/csr/mcause_exception_enc/a/U16/IN1 (NOR2X0)      0.0297    0.0000 &   2.6784 r
  core/be/be_mem/csr/mcause_exception_enc/a/U16/QN (NOR2X0)       0.0523    0.0303     2.7086 f
  core/be/be_mem/csr/mcause_exception_enc/a/o[14] (net)     1   2.8620      0.0000     2.7086 f
  core/be/be_mem/csr/mcause_exception_enc/a/o[14] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7086 f
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[14] (net)   2.8620         0.0000     2.7086 f
  core/be/be_mem/csr/mcause_exception_enc/b/i[14] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7086 f
  core/be/be_mem/csr/mcause_exception_enc/b/i[14] (net)   2.8620            0.0000     2.7086 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[6] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7086 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[6] (net)   2.8620   0.0000   2.7086 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[2] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7086 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[2] (net)   2.8620   0.0000   2.7086 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p2_82)   0.0000   2.7086 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[0] (net)   2.8620   0.0000   2.7086 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/i[0] (bsg_encode_one_hot_width_p1_159)   0.0000   2.7086 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/i[0] (net)   2.8620   0.0000   2.7086 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/U3/INP (NBUFFX2)   0.0523   0.0000 &   2.7087 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/U3/Z (NBUFFX2)   0.0232   0.0521   2.7608 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/v_o (net)     1   3.9816   0.0000   2.7608 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p1_159)   0.0000   2.7608 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_vs_0_ (net)   3.9816   0.0000   2.7608 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN2 (OR2X1)   0.0232   0.0000 &   2.7608 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0367   0.0599   2.8207 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.0592   0.0000   2.8207 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.8207 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)   7.0592   0.0000   2.8207 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0367   0.0000 &   2.8208 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0388   0.0596   2.8803 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   7.7954   0.0000   2.8803 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.8803 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   7.7954   0.0000   2.8803 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0388   0.0000 &   2.8804 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0477   0.0737   2.9541 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  20.7999   0.0000   2.9541 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9541 f
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  20.7999        0.0000     2.9541 f
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0477    0.0004 &   2.9546 f
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0362    0.0593     3.0139 f
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   6.5671        0.0000     3.0139 f
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0139 f
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     6.5671              0.0000     3.0139 f
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0139 f
  core/be/be_mem/csr/exception_ecode_v_li (net)         6.5671              0.0000     3.0139 f
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0362    0.0008 &   3.0148 f
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.2193    0.0588     3.0735 r
  core/be/be_mem/csr/n1115 (net)                4      13.5583              0.0000     3.0735 r
  core/be/be_mem/csr/U1250/INP (INVX1)                            0.2193    0.0001 &   3.0736 r
  core/be/be_mem/csr/U1250/ZN (INVX1)                             0.0946    0.0605     3.1341 f
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      14.0169              0.0000     3.1341 f
  core/be/be_mem/csr/U1251/IN1 (NOR2X1)                           0.0946    0.0002 &   3.1343 f
  core/be/be_mem/csr/U1251/QN (NOR2X1)                            0.0962    0.0490     3.1833 r
  core/be/be_mem/csr/n1202 (net)                3       7.7712              0.0000     3.1833 r
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.0962    0.0000 &   3.1834 r
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.3816    0.2369 @   3.4202 r
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40     235.3404              0.0000     3.4202 r
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.4202 r
  core/be/be_mem/trap_pkt_o[2] (net)                  235.3404              0.0000     3.4202 r
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.4202 r
  core/be/n11 (net)                                   235.3404              0.0000     3.4202 r
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.4202 r
  core/be/be_checker/trap_pkt_i[2] (net)              235.3404              0.0000     3.4202 r
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.4202 r
  core/be/be_checker/director/trap_pkt_i[2] (net)     235.3404              0.0000     3.4202 r
  core/be/be_checker/director/U11/IN1 (OR3X2)                     0.3818    0.0008 @   3.4210 r
  core/be/be_checker/director/U11/Q (OR3X2)                       0.0967    0.1614     3.5824 r
  core/be/be_checker/director/n188 (net)        4      41.4245              0.0000     3.5824 r
  core/be/be_checker/director/U161/IN1 (NAND2X4)                  0.0967    0.0005 &   3.5829 r
  core/be/be_checker/director/U161/QN (NAND2X4)                   0.1527    0.0446 @   3.6275 f
  core/be/be_checker/director/n4 (net)          4      30.7046              0.0000     3.6275 f
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.1527    0.0116 @   3.6391 f
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.2212    0.1983 @   3.8374 r
  core/be/be_checker/director/flush_o (net)     7      69.3540              0.0000     3.8374 r
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.8374 r
  core/be/be_checker/flush_o (net)                     69.3540              0.0000     3.8374 r
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.8374 r
  core/be/flush (net)                                  69.3540              0.0000     3.8374 r
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.8374 r
  core/be/be_calculator/flush_i (net)                  69.3540              0.0000     3.8374 r
  core/be/be_calculator/U21/IN1 (OR2X1)                           0.2213    0.0034 @   3.8408 r
  core/be/be_calculator/U21/Q (OR2X1)                             0.1517    0.1409 @   3.9817 r
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  45.5225       0.0000     3.9817 r
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     3.9817 r
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      45.5225              0.0000     3.9817 r
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X4)                0.1517    0.0077 @   3.9895 r
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X4)                 0.1452    0.0871 @   4.0766 f
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  56.6769           0.0000     4.0766 f
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.0766 f
  core/be/be_calculator/mmu_cmd_v_o (net)              56.6769              0.0000     4.0766 f
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.0766 f
  core/be/mmu_cmd_v (net)                              56.6769              0.0000     4.0766 f
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.0766 f
  core/be/be_mem/mmu_cmd_v_i (net)                     56.6769              0.0000     4.0766 f
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1465    0.0159 @   4.0925 f
  core/be/be_mem/U270/Q (MUX21X1)                                 0.0848    0.1178     4.2104 f
  core/be/be_mem/dcache_pkt_v (net)             2      19.1265              0.0000     4.2104 f
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.2104 f
  core/be/be_mem/dcache/v_i (net)                      19.1265              0.0000     4.2104 f
  core/be/be_mem/dcache/U137/IN2 (NAND3X0)                        0.0848    0.0008 &   4.2112 f
  core/be/be_mem/dcache/U137/QN (NAND3X0)                         0.3198    0.1674     4.3786 r
  core/be/be_mem/dcache/n664 (net)              9      48.6261              0.0000     4.3786 r
  core/be/be_mem/dcache/U138/IN2 (NOR2X0)                         0.3198    0.0032 &   4.3818 r
  core/be/be_mem/dcache/U138/QN (NOR2X0)                          0.2689    0.1948     4.5766 f
  core/be/be_mem/dcache/n734 (net)             10      30.3699              0.0000     4.5766 f
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.2689    0.0007 &   4.5772 f
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.4269    0.2363     4.8135 r
  core/be/be_mem/dcache/n733 (net)             13      45.8571              0.0000     4.8135 r
  core/be/be_mem/dcache/icc_place152/INP (INVX0)                  0.4269    0.0001 &   4.8136 r
  core/be/be_mem/dcache/icc_place152/ZN (INVX0)                   0.1230    0.0597     4.8733 f
  core/be/be_mem/dcache/n851 (net)              1       3.7942              0.0000     4.8733 f
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.1230    0.0000 &   4.8733 f
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1849    0.0973     4.9706 r
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  13.5866           0.0000     4.9706 r
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.9706 r
  core/be/be_mem/data_mem_pkt_ready_o (net)            13.5866              0.0000     4.9706 r
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.9706 r
  core/be/data_mem_pkt_ready_o (net)                   13.5866              0.0000     4.9706 r
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.9706 r
  core/data_mem_pkt_ready_o[1] (net)                   13.5866              0.0000     4.9706 r
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.9706 r
  data_mem_pkt_ready_lo[1] (net)                       13.5866              0.0000     4.9706 r
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.9706 r
  uce_1__uce/data_mem_pkt_ready_i (net)                13.5866              0.0000     4.9706 r
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1849    0.0136 &   4.9842 r
  uce_1__uce/U51/QN (NAND2X0)                                     0.2007    0.0688     5.0530 f
  uce_1__uce/n19 (net)                          2       6.4528              0.0000     5.0530 f
  uce_1__uce/U52/INP (INVX0)                                      0.2007    0.0091 &   5.0621 f
  uce_1__uce/U52/ZN (INVX0)                                       0.1174    0.0703     5.1324 r
  uce_1__uce/n36 (net)                          4       9.7080              0.0000     5.1324 r
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1174    0.0000 &   5.1324 r
  uce_1__uce/U53/Q (OA221X1)                                      0.0603    0.0889     5.2213 r
  uce_1__uce/cache_req_complete_o (net)         2       7.9039              0.0000     5.2213 r
  uce_1__uce/U72/INP (INVX0)                                      0.0603    0.0000 &   5.2213 r
  uce_1__uce/U72/ZN (INVX0)                                       0.0436    0.0334     5.2548 f
  uce_1__uce/n106 (net)                         2       4.2638              0.0000     5.2548 f
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0436    0.0000 &   5.2548 f
  uce_1__uce/U720/QN (NAND3X1)                                    0.3040    0.2074 @   5.4622 r
  uce_1__uce/mem_resp_yumi_o (net)              3      93.2884              0.0000     5.4622 r
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.4622 r
  mem_resp_yumi_lo[1] (net)                            93.2884              0.0000     5.4622 r
  U3127/IN4 (OA221X1)                                             0.3078    0.0353 @   5.4975 r
  U3127/Q (OA221X1)                                               0.0619    0.1285     5.6260 r
  mem_resp_yumi_o (net)                         1       7.4549              0.0000     5.6260 r
  mem_resp_yumi_o (out)                                           0.0619    0.0103 &   5.6363 r
  data arrival time                                                                    5.6363

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6363
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2637


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4140     0.4140
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/CLK (DFFX1)   0.1858   0.0000   0.4140 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/Q (DFFX1)   0.2033   0.3040 @   0.7180 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (net)    16  73.3113   0.0000   0.7180 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.7180 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (net)   73.3113              0.0000     0.7180 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (bp_be_pipe_mem_02_0)        0.0000     0.7180 f
  core/be/be_calculator/csr_cmd_o[73] (net)            73.3113              0.0000     0.7180 f
  core/be/be_calculator/csr_cmd_o[73] (bp_be_calculator_top_02_0)           0.0000     0.7180 f
  core/be/csr_cmd[73] (net)                            73.3113              0.0000     0.7180 f
  core/be/be_mem/csr_cmd_i[73] (bp_be_mem_top_02_0)                         0.0000     0.7180 f
  core/be/be_mem/csr_cmd_i[73] (net)                   73.3113              0.0000     0.7180 f
  core/be/be_mem/csr/csr_cmd_i[73] (bp_be_csr_02_0)                         0.0000     0.7180 f
  core/be/be_mem/csr/csr_cmd_i[73] (net)               73.3113              0.0000     0.7180 f
  core/be/be_mem/csr/icc_place116/INP (INVX1)                     0.2040    0.0061 @   0.7241 f
  core/be/be_mem/csr/icc_place116/ZN (INVX1)                      0.2001    0.1222     0.8463 r
  core/be/be_mem/csr/n1152 (net)               12      50.2757              0.0000     0.8463 r
  core/be/be_mem/csr/U50/IN1 (NOR2X0)                             0.2001    0.0003 &   0.8466 r
  core/be/be_mem/csr/U50/QN (NOR2X0)                              0.1466    0.1087     0.9554 f
  core/be/be_mem/csr/n195 (net)                 3      15.3007              0.0000     0.9554 f
  core/be/be_mem/csr/U90/IN1 (NAND2X1)                            0.1466    0.0058 &   0.9612 f
  core/be/be_mem/csr/U90/QN (NAND2X1)                             0.0746    0.0439     1.0051 r
  core/be/be_mem/csr/n38 (net)                  1       5.2472              0.0000     1.0051 r
  core/be/be_mem/csr/U91/IN2 (NOR2X2)                             0.0746    0.0000 &   1.0051 r
  core/be/be_mem/csr/U91/QN (NOR2X2)                              0.0569    0.0436     1.0487 f
  core/be/be_mem/csr/n53 (net)                  3      10.0376              0.0000     1.0487 f
  core/be/be_mem/csr/U106/IN1 (NAND2X1)                           0.0569    0.0001 &   1.0488 f
  core/be/be_mem/csr/U106/QN (NAND2X1)                            0.0652    0.0390     1.0878 r
  core/be/be_mem/csr/n51 (net)                  2       7.6248              0.0000     1.0878 r
  core/be/be_mem/csr/U107/IN1 (NOR2X0)                            0.0652    0.0000 &   1.0878 r
  core/be/be_mem/csr/U107/QN (NOR2X0)                             0.1027    0.0475     1.1353 f
  core/be/be_mem/csr/n1455 (net)                1       5.4520              0.0000     1.1353 f
  core/be/be_mem/csr/icc_place146/INP (NBUFFX4)                   0.1027    0.0068 &   1.1421 f
  core/be/be_mem/csr/icc_place146/Z (NBUFFX4)                     0.1573    0.1524 @   1.2945 f
  core/be/be_mem/csr/n1593 (net)               43     168.4027              0.0000     1.2945 f
  core/be/be_mem/csr/icc_place147/INP (INVX0)                     0.1582    0.0053 @   1.2998 f
  core/be/be_mem/csr/icc_place147/ZN (INVX0)                      0.1003    0.0609     1.3607 r
  core/be/be_mem/csr/n1594 (net)                3       8.5024              0.0000     1.3607 r
  core/be/be_mem/csr/U1196/IN1 (NAND2X0)                          0.1003    0.0000 &   1.3607 r
  core/be/be_mem/csr/U1196/QN (NAND2X0)                           0.0981    0.0544     1.4151 f
  core/be/be_mem/csr/n916 (net)                 1       4.2628              0.0000     1.4151 f
  core/be/be_mem/csr/U1197/IN1 (NOR2X0)                           0.0981    0.0000 &   1.4151 f
  core/be/be_mem/csr/U1197/QN (NOR2X0)                            0.0826    0.0434     1.4585 r
  core/be/be_mem/csr/n917 (net)                 1       3.7030              0.0000     1.4585 r
  core/be/be_mem/csr/U1198/IN2 (NAND2X1)                          0.0826    0.0000 &   1.4585 r
  core/be/be_mem/csr/U1198/QN (NAND2X1)                           0.0844    0.0476     1.5061 f
  core/be/be_mem/csr/n1116 (net)                2      10.2275              0.0000     1.5061 f
  core/be/be_mem/csr/U1201/IN1 (NOR2X1)                           0.0844    0.0002 &   1.5063 f
  core/be/be_mem/csr/U1201/QN (NOR2X1)                            0.0797    0.0449     1.5512 r
  core/be/be_mem/csr/n923 (net)                 1       6.9143              0.0000     1.5512 r
  core/be/be_mem/csr/U1206/IN1 (NAND2X2)                          0.0797    0.0000 &   1.5512 r
  core/be/be_mem/csr/U1206/QN (NAND2X2)                           0.0607    0.0418     1.5931 f
  core/be/be_mem/csr/n1332 (net)                4      15.6324              0.0000     1.5931 f
  core/be/be_mem/csr/U1690/INP (INVX1)                            0.0607    0.0001 &   1.5932 f
  core/be/be_mem/csr/U1690/ZN (INVX1)                             0.0331    0.0200     1.6132 r
  core/be/be_mem/csr/n1275 (net)                1       3.1321              0.0000     1.6132 r
  core/be/be_mem/csr/U1693/IN1 (NAND4X0)                          0.0331    0.0000 &   1.6132 r
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.0899    0.0356     1.6487 f
  core/be/be_mem/csr/n1278 (net)                1       4.0573              0.0000     1.6487 f
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.0899    0.0016 &   1.6504 f
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.0852    0.0487     1.6991 r
  core/be/be_mem/csr/n1280 (net)                1       5.5517              0.0000     1.6991 r
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.0852    0.0001 &   1.6991 r
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0577    0.0392     1.7384 f
  core/be/be_mem/csr/n1285 (net)                1       5.2579              0.0000     1.7384 f
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0577    0.0000 &   1.7384 f
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0605    0.0300     1.7684 r
  core/be/be_mem/csr/n1287 (net)                1       3.9392              0.0000     1.7684 r
  core/be/be_mem/csr/U1699/IN1 (NAND2X1)                          0.0605    0.0000 &   1.7685 r
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0571    0.0300     1.7985 f
  core/be/be_mem/csr/n1295 (net)                1       3.0304              0.0000     1.7985 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0571    0.0000 &   1.7985 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0306    0.1001     1.8986 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       3.8767              0.0000     1.8986 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.8986 r
  core/be/be_mem/csr_illegal_instr_lo (net)             3.8767              0.0000     1.8986 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0306    0.0000 &   1.8986 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.0634    0.0345     1.9331 f
  core/be/be_mem/n8 (net)                       1       7.2111              0.0000     1.9331 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.0634    0.0000 &   1.9331 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0898    0.0482     1.9813 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  25.7648   0.0000   1.9813 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     1.9813 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    25.7648              0.0000     1.9813 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   1.9813 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   25.7648              0.0000     1.9813 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   1.9813 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  25.7648             0.0000     1.9813 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   1.9813 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  25.7648   0.0000   1.9813 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0898   0.0031 &   1.9844 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0509   0.0733   2.0577 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.6171   0.0000   2.0577 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0509   0.0001 &   2.0578 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0499   0.0725   2.1303 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3   9.1852   0.0000   2.1303 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0499   0.0001 &   2.1303 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0459   0.0716   2.2020 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   8.7691   0.0000   2.2020 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0459   0.0000 &   2.2020 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0385   0.0662   2.2682 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.0594   0.0000   2.2682 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0385   0.0000 &   2.2682 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0489   0.0704   2.3386 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3   9.9581   0.0000   2.3386 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0489   0.0000 &   2.3386 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0457   0.0713   2.4099 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.7142   0.0000   2.4099 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0457   0.0000 &   2.4100 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0405   0.0663   2.4762 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   6.1328   0.0000   2.4762 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0405   0.0000 &   2.4763 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0532   0.0732   2.5495 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3  11.5454   0.0000   2.5495 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0532   0.0001 &   2.5496 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0462   0.0726   2.6222 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.8841   0.0000   2.6222 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6222 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[14] (net)   8.8841      0.0000     2.6222 r
  core/be/be_mem/csr/mcause_exception_enc/a/U15/INP (INVX0)       0.0462    0.0000 &   2.6222 r
  core/be/be_mem/csr/mcause_exception_enc/a/U15/ZN (INVX0)        0.0496    0.0372     2.6595 f
  core/be/be_mem/csr/mcause_exception_enc/a/n2 (net)     2   6.4288         0.0000     2.6595 f
  core/be/be_mem/csr/mcause_exception_enc/a/U16/IN2 (NOR2X0)      0.0496    0.0000 &   2.6595 f
  core/be/be_mem/csr/mcause_exception_enc/a/U16/QN (NOR2X0)       0.0552    0.0350     2.6945 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[14] (net)     1   2.9211      0.0000     2.6945 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[14] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.6945 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[14] (net)   2.9211         0.0000     2.6945 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[14] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.6945 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[14] (net)   2.9211            0.0000     2.6945 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[6] (bsg_encode_one_hot_width_p8_11)   0.0000   2.6945 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[6] (net)   2.9211   0.0000   2.6945 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[2] (bsg_encode_one_hot_width_p4_42)   0.0000   2.6945 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[2] (net)   2.9211   0.0000   2.6945 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p2_82)   0.0000   2.6945 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[0] (net)   2.9211   0.0000   2.6945 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/i[0] (bsg_encode_one_hot_width_p1_159)   0.0000   2.6945 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/i[0] (net)   2.9211   0.0000   2.6945 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/U3/INP (NBUFFX2)   0.0552   0.0000 &   2.6945 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/U3/Z (NBUFFX2)   0.0263   0.0558   2.7503 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/v_o (net)     1   4.0778   0.0000   2.7503 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p1_159)   0.0000   2.7503 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_vs_0_ (net)   4.0778   0.0000   2.7503 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN2 (OR2X1)   0.0263   0.0000 &   2.7504 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0417   0.0633   2.8137 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.2523   0.0000   2.8137 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.8137 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)   7.2523   0.0000   2.8137 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0417   0.0000 &   2.8138 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0436   0.0593   2.8731 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   7.9930   0.0000   2.8731 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.8731 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   7.9930   0.0000   2.8731 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0436   0.0000 &   2.8731 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0534   0.0741   2.9472 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  21.2092   0.0000   2.9472 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9472 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  21.2092        0.0000     2.9472 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0534    0.0004 &   2.9477 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0400    0.0600     3.0077 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   6.6311        0.0000     3.0077 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0077 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     6.6311              0.0000     3.0077 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0077 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         6.6311              0.0000     3.0077 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0400    0.0009 &   3.0086 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1760    0.0593     3.0679 f
  core/be/be_mem/csr/n1115 (net)                4      13.3308              0.0000     3.0679 f
  core/be/be_mem/csr/U1250/INP (INVX1)                            0.1760    0.0001 &   3.0680 f
  core/be/be_mem/csr/U1250/ZN (INVX1)                             0.0936    0.0550     3.1229 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      14.3348              0.0000     3.1229 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X1)                           0.0936    0.0002 &   3.1232 r
  core/be/be_mem/csr/U1251/QN (NOR2X1)                            0.1071    0.0526     3.1758 f
  core/be/be_mem/csr/n1202 (net)                3       7.7046              0.0000     3.1758 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1071    0.0000 &   3.1758 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.3914    0.2615 @   3.4373 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40     232.0343              0.0000     3.4373 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.4373 f
  core/be/be_mem/trap_pkt_o[2] (net)                  232.0343              0.0000     3.4373 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.4373 f
  core/be/n11 (net)                                   232.0343              0.0000     3.4373 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.4373 f
  core/be/be_checker/trap_pkt_i[2] (net)              232.0343              0.0000     3.4373 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.4373 f
  core/be/be_checker/director/trap_pkt_i[2] (net)     232.0343              0.0000     3.4373 f
  core/be/be_checker/director/U11/IN1 (OR3X2)                     0.3916    0.0008 @   3.4381 f
  core/be/be_checker/director/U11/Q (OR3X2)                       0.0874    0.1493     3.5875 f
  core/be/be_checker/director/n188 (net)        4      41.0708              0.0000     3.5875 f
  core/be/be_checker/director/U161/IN1 (NAND2X4)                  0.0874    0.0005 &   3.5880 f
  core/be/be_checker/director/U161/QN (NAND2X4)                   0.1513    0.0407 @   3.6287 r
  core/be/be_checker/director/n4 (net)          4      30.9204              0.0000     3.6287 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.1513    0.0120 @   3.6407 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.2265    0.2058 @   3.8465 f
  core/be/be_checker/director/flush_o (net)     7      68.6713              0.0000     3.8465 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.8465 f
  core/be/be_checker/flush_o (net)                     68.6713              0.0000     3.8465 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.8465 f
  core/be/flush (net)                                  68.6713              0.0000     3.8465 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.8465 f
  core/be/be_calculator/flush_i (net)                  68.6713              0.0000     3.8465 f
  core/be/be_calculator/U21/IN1 (OR2X1)                           0.2266    0.0033 @   3.8498 f
  core/be/be_calculator/U21/Q (OR2X1)                             0.1336    0.1342 @   3.9840 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  45.1722       0.0000     3.9840 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     3.9840 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      45.1722              0.0000     3.9840 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X4)                0.1337    0.0063 @   3.9903 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X4)                 0.1904    0.0875 @   4.0778 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  56.8881           0.0000     4.0778 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.0778 r
  core/be/be_calculator/mmu_cmd_v_o (net)              56.8881              0.0000     4.0778 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.0778 r
  core/be/mmu_cmd_v (net)                              56.8881              0.0000     4.0778 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.0778 r
  core/be/be_mem/mmu_cmd_v_i (net)                     56.8881              0.0000     4.0778 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1914    0.0193 @   4.0971 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.0871    0.1338     4.2310 r
  core/be/be_mem/dcache_pkt_v (net)             2      19.2091              0.0000     4.2310 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.2310 r
  core/be/be_mem/dcache/v_i (net)                      19.2091              0.0000     4.2310 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X0)                        0.0871    0.0008 &   4.2318 r
  core/be/be_mem/dcache/U137/QN (NAND3X0)                         0.3039    0.1648     4.3965 f
  core/be/be_mem/dcache/n664 (net)              9      48.1561              0.0000     4.3965 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X0)                         0.3039    0.0032 &   4.3997 f
  core/be/be_mem/dcache/U138/QN (NOR2X0)                          0.3055    0.1626     4.5623 r
  core/be/be_mem/dcache/n734 (net)             10      30.5245              0.0000     4.5623 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.3055    0.0007 &   4.5630 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.3335    0.2360     4.7990 f
  core/be/be_mem/dcache/n733 (net)             13      45.5984              0.0000     4.7990 f
  core/be/be_mem/dcache/icc_place152/INP (INVX0)                  0.3335    0.0001 &   4.7991 f
  core/be/be_mem/dcache/icc_place152/ZN (INVX0)                   0.1066    0.0523     4.8514 r
  core/be/be_mem/dcache/n851 (net)              1       3.8967              0.0000     4.8514 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.1066    0.0000 &   4.8514 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1767    0.1013     4.9527 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  13.3939           0.0000     4.9527 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.9527 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            13.3939              0.0000     4.9527 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.9527 f
  core/be/data_mem_pkt_ready_o (net)                   13.3939              0.0000     4.9527 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.9527 f
  core/data_mem_pkt_ready_o[1] (net)                   13.3939              0.0000     4.9527 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.9527 f
  data_mem_pkt_ready_lo[1] (net)                       13.3939              0.0000     4.9527 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.9527 f
  uce_1__uce/data_mem_pkt_ready_i (net)                13.3939              0.0000     4.9527 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1767    0.0117 &   4.9643 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1994    0.0793     5.0437 r
  uce_1__uce/n19 (net)                          2       6.5358              0.0000     5.0437 r
  uce_1__uce/U52/INP (INVX0)                                      0.1994    0.0098 &   5.0535 r
  uce_1__uce/U52/ZN (INVX0)                                       0.1053    0.0718     5.1253 f
  uce_1__uce/n36 (net)                          4       9.5977              0.0000     5.1253 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1053    0.0000 &   5.1253 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0573    0.1048     5.2301 f
  uce_1__uce/cache_req_complete_o (net)         2       7.7756              0.0000     5.2301 f
  uce_1__uce/U72/INP (INVX0)                                      0.0573    0.0000 &   5.2301 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0507    0.0322     5.2623 r
  uce_1__uce/n106 (net)                         2       4.3253              0.0000     5.2623 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0507    0.0000 &   5.2623 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2582    0.2022 @   5.4645 f
  uce_1__uce/mem_resp_yumi_o (net)              3      93.1822              0.0000     5.4645 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.4645 f
  mem_resp_yumi_lo[1] (net)                            93.1822              0.0000     5.4645 f
  U3127/IN4 (OA221X1)                                             0.2629    0.0329 @   5.4975 f
  U3127/Q (OA221X1)                                               0.0616    0.1262     5.6236 f
  mem_resp_yumi_o (net)                         1       7.4549              0.0000     5.6236 f
  mem_resp_yumi_o (out)                                           0.0616    0.0102 &   5.6338 f
  data arrival time                                                                    5.6338

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6338
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2662


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4140     0.4140
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/CLK (DFFX1)   0.1858   0.0000   0.4140 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/Q (DFFX1)   0.2033   0.3040 @   0.7180 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (net)    16  73.3113   0.0000   0.7180 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.7180 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (net)   73.3113              0.0000     0.7180 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (bp_be_pipe_mem_02_0)        0.0000     0.7180 f
  core/be/be_calculator/csr_cmd_o[73] (net)            73.3113              0.0000     0.7180 f
  core/be/be_calculator/csr_cmd_o[73] (bp_be_calculator_top_02_0)           0.0000     0.7180 f
  core/be/csr_cmd[73] (net)                            73.3113              0.0000     0.7180 f
  core/be/be_mem/csr_cmd_i[73] (bp_be_mem_top_02_0)                         0.0000     0.7180 f
  core/be/be_mem/csr_cmd_i[73] (net)                   73.3113              0.0000     0.7180 f
  core/be/be_mem/csr/csr_cmd_i[73] (bp_be_csr_02_0)                         0.0000     0.7180 f
  core/be/be_mem/csr/csr_cmd_i[73] (net)               73.3113              0.0000     0.7180 f
  core/be/be_mem/csr/icc_place116/INP (INVX1)                     0.2040    0.0061 @   0.7241 f
  core/be/be_mem/csr/icc_place116/ZN (INVX1)                      0.2001    0.1222     0.8463 r
  core/be/be_mem/csr/n1152 (net)               12      50.2757              0.0000     0.8463 r
  core/be/be_mem/csr/U50/IN1 (NOR2X0)                             0.2001    0.0003 &   0.8466 r
  core/be/be_mem/csr/U50/QN (NOR2X0)                              0.1466    0.1087     0.9554 f
  core/be/be_mem/csr/n195 (net)                 3      15.3007              0.0000     0.9554 f
  core/be/be_mem/csr/U90/IN1 (NAND2X1)                            0.1466    0.0058 &   0.9612 f
  core/be/be_mem/csr/U90/QN (NAND2X1)                             0.0746    0.0439     1.0051 r
  core/be/be_mem/csr/n38 (net)                  1       5.2472              0.0000     1.0051 r
  core/be/be_mem/csr/U91/IN2 (NOR2X2)                             0.0746    0.0000 &   1.0051 r
  core/be/be_mem/csr/U91/QN (NOR2X2)                              0.0569    0.0436     1.0487 f
  core/be/be_mem/csr/n53 (net)                  3      10.0376              0.0000     1.0487 f
  core/be/be_mem/csr/U106/IN1 (NAND2X1)                           0.0569    0.0001 &   1.0488 f
  core/be/be_mem/csr/U106/QN (NAND2X1)                            0.0652    0.0390     1.0878 r
  core/be/be_mem/csr/n51 (net)                  2       7.6248              0.0000     1.0878 r
  core/be/be_mem/csr/U107/IN1 (NOR2X0)                            0.0652    0.0000 &   1.0878 r
  core/be/be_mem/csr/U107/QN (NOR2X0)                             0.1027    0.0475     1.1353 f
  core/be/be_mem/csr/n1455 (net)                1       5.4520              0.0000     1.1353 f
  core/be/be_mem/csr/icc_place146/INP (NBUFFX4)                   0.1027    0.0068 &   1.1421 f
  core/be/be_mem/csr/icc_place146/Z (NBUFFX4)                     0.1573    0.1524 @   1.2945 f
  core/be/be_mem/csr/n1593 (net)               43     168.4027              0.0000     1.2945 f
  core/be/be_mem/csr/icc_place147/INP (INVX0)                     0.1582    0.0053 @   1.2998 f
  core/be/be_mem/csr/icc_place147/ZN (INVX0)                      0.1003    0.0609     1.3607 r
  core/be/be_mem/csr/n1594 (net)                3       8.5024              0.0000     1.3607 r
  core/be/be_mem/csr/U1196/IN1 (NAND2X0)                          0.1003    0.0000 &   1.3607 r
  core/be/be_mem/csr/U1196/QN (NAND2X0)                           0.0981    0.0544     1.4151 f
  core/be/be_mem/csr/n916 (net)                 1       4.2628              0.0000     1.4151 f
  core/be/be_mem/csr/U1197/IN1 (NOR2X0)                           0.0981    0.0000 &   1.4151 f
  core/be/be_mem/csr/U1197/QN (NOR2X0)                            0.0826    0.0434     1.4585 r
  core/be/be_mem/csr/n917 (net)                 1       3.7030              0.0000     1.4585 r
  core/be/be_mem/csr/U1198/IN2 (NAND2X1)                          0.0826    0.0000 &   1.4585 r
  core/be/be_mem/csr/U1198/QN (NAND2X1)                           0.0844    0.0476     1.5061 f
  core/be/be_mem/csr/n1116 (net)                2      10.2275              0.0000     1.5061 f
  core/be/be_mem/csr/U1201/IN1 (NOR2X1)                           0.0844    0.0002 &   1.5063 f
  core/be/be_mem/csr/U1201/QN (NOR2X1)                            0.0797    0.0449     1.5512 r
  core/be/be_mem/csr/n923 (net)                 1       6.9143              0.0000     1.5512 r
  core/be/be_mem/csr/U1206/IN1 (NAND2X2)                          0.0797    0.0000 &   1.5512 r
  core/be/be_mem/csr/U1206/QN (NAND2X2)                           0.0607    0.0418     1.5931 f
  core/be/be_mem/csr/n1332 (net)                4      15.6324              0.0000     1.5931 f
  core/be/be_mem/csr/U1690/INP (INVX1)                            0.0607    0.0001 &   1.5932 f
  core/be/be_mem/csr/U1690/ZN (INVX1)                             0.0331    0.0200     1.6132 r
  core/be/be_mem/csr/n1275 (net)                1       3.1321              0.0000     1.6132 r
  core/be/be_mem/csr/U1693/IN1 (NAND4X0)                          0.0331    0.0000 &   1.6132 r
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.0899    0.0356     1.6487 f
  core/be/be_mem/csr/n1278 (net)                1       4.0573              0.0000     1.6487 f
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.0899    0.0016 &   1.6504 f
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.0852    0.0487     1.6991 r
  core/be/be_mem/csr/n1280 (net)                1       5.5517              0.0000     1.6991 r
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.0852    0.0001 &   1.6991 r
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0577    0.0392     1.7384 f
  core/be/be_mem/csr/n1285 (net)                1       5.2579              0.0000     1.7384 f
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0577    0.0000 &   1.7384 f
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0605    0.0300     1.7684 r
  core/be/be_mem/csr/n1287 (net)                1       3.9392              0.0000     1.7684 r
  core/be/be_mem/csr/U1699/IN1 (NAND2X1)                          0.0605    0.0000 &   1.7685 r
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0571    0.0300     1.7985 f
  core/be/be_mem/csr/n1295 (net)                1       3.0304              0.0000     1.7985 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0571    0.0000 &   1.7985 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0306    0.1001     1.8986 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       3.8767              0.0000     1.8986 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.8986 r
  core/be/be_mem/csr_illegal_instr_lo (net)             3.8767              0.0000     1.8986 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0306    0.0000 &   1.8986 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.0634    0.0345     1.9331 f
  core/be/be_mem/n8 (net)                       1       7.2111              0.0000     1.9331 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.0634    0.0000 &   1.9331 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0898    0.0482     1.9813 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  25.7648   0.0000   1.9813 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     1.9813 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    25.7648              0.0000     1.9813 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   1.9813 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   25.7648              0.0000     1.9813 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   1.9813 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  25.7648             0.0000     1.9813 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   1.9813 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  25.7648   0.0000   1.9813 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0898   0.0031 &   1.9844 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0509   0.0733   2.0577 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.6171   0.0000   2.0577 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0509   0.0001 &   2.0578 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0499   0.0725   2.1303 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3   9.1852   0.0000   2.1303 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0499   0.0001 &   2.1303 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0459   0.0716   2.2020 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   8.7691   0.0000   2.2020 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0459   0.0000 &   2.2020 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0385   0.0662   2.2682 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.0594   0.0000   2.2682 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0385   0.0000 &   2.2682 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0489   0.0704   2.3386 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3   9.9581   0.0000   2.3386 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0489   0.0000 &   2.3386 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0457   0.0713   2.4099 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.7142   0.0000   2.4099 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0457   0.0000 &   2.4100 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0405   0.0663   2.4762 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   6.1328   0.0000   2.4762 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0405   0.0000 &   2.4763 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0532   0.0732   2.5495 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3  11.5454   0.0000   2.5495 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0532   0.0001 &   2.5496 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0462   0.0726   2.6222 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.8841   0.0000   2.6222 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6222 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[14] (net)   8.8841      0.0000     2.6222 r
  core/be/be_mem/csr/mcause_exception_enc/a/U15/INP (INVX0)       0.0462    0.0000 &   2.6222 r
  core/be/be_mem/csr/mcause_exception_enc/a/U15/ZN (INVX0)        0.0496    0.0372     2.6595 f
  core/be/be_mem/csr/mcause_exception_enc/a/n2 (net)     2   6.4288         0.0000     2.6595 f
  core/be/be_mem/csr/mcause_exception_enc/a/U18/IN2 (AND2X1)      0.0496    0.0000 &   2.6595 f
  core/be/be_mem/csr/mcause_exception_enc/a/U18/Q (AND2X1)        0.0306    0.0611     2.7206 f
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (net)     1   3.4610      0.0000     2.7206 f
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7206 f
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[15] (net)   3.4610         0.0000     2.7206 f
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7206 f
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (net)   3.4610            0.0000     2.7206 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7206 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (net)   3.4610   0.0000   2.7206 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7206 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (net)   3.4610   0.0000   2.7206 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p2_82)   0.0000   2.7206 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (net)   3.4610   0.0000   2.7206 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p1_158)   0.0000   2.7206 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (net)   3.4610   0.0000   2.7206 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/INP (NBUFFX2)   0.0306   0.0007 &   2.7212 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/Z (NBUFFX2)   0.0256   0.0498   2.7710 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (net)     2   6.6000   0.0000   2.7710 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p1_158)   0.0000   2.7710 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/addr_o[0] (net)   6.6000   0.0000   2.7710 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0256   0.0000 &   2.7711 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0367   0.0561   2.8272 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.0592   0.0000   2.8272 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.8272 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)   7.0592   0.0000   2.8272 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0367   0.0000 &   2.8272 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0388   0.0596   2.8868 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   7.7954   0.0000   2.8868 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.8868 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   7.7954   0.0000   2.8868 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0388   0.0000 &   2.8869 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0477   0.0737   2.9606 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  20.7999   0.0000   2.9606 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9606 f
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  20.7999        0.0000     2.9606 f
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0477    0.0004 &   2.9611 f
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0362    0.0593     3.0204 f
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   6.5671        0.0000     3.0204 f
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0204 f
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     6.5671              0.0000     3.0204 f
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0204 f
  core/be/be_mem/csr/exception_ecode_v_li (net)         6.5671              0.0000     3.0204 f
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0362    0.0008 &   3.0212 f
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.2193    0.0588     3.0800 r
  core/be/be_mem/csr/n1115 (net)                4      13.5583              0.0000     3.0800 r
  core/be/be_mem/csr/U1250/INP (INVX1)                            0.2193    0.0001 &   3.0800 r
  core/be/be_mem/csr/U1250/ZN (INVX1)                             0.0946    0.0605     3.1405 f
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      14.0169              0.0000     3.1405 f
  core/be/be_mem/csr/U1251/IN1 (NOR2X1)                           0.0946    0.0002 &   3.1408 f
  core/be/be_mem/csr/U1251/QN (NOR2X1)                            0.0962    0.0490     3.1898 r
  core/be/be_mem/csr/n1202 (net)                3       7.7712              0.0000     3.1898 r
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.0962    0.0000 &   3.1898 r
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.3816    0.2369 @   3.4267 r
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40     235.3404              0.0000     3.4267 r
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.4267 r
  core/be/be_mem/trap_pkt_o[2] (net)                  235.3404              0.0000     3.4267 r
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.4267 r
  core/be/n11 (net)                                   235.3404              0.0000     3.4267 r
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.4267 r
  core/be/be_checker/trap_pkt_i[2] (net)              235.3404              0.0000     3.4267 r
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.4267 r
  core/be/be_checker/director/trap_pkt_i[2] (net)     235.3404              0.0000     3.4267 r
  core/be/be_checker/director/U11/IN1 (OR3X2)                     0.3818    0.0008 @   3.4275 r
  core/be/be_checker/director/U11/Q (OR3X2)                       0.0967    0.1614     3.5889 r
  core/be/be_checker/director/n188 (net)        4      41.4245              0.0000     3.5889 r
  core/be/be_checker/director/U161/IN1 (NAND2X4)                  0.0967    0.0005 &   3.5894 r
  core/be/be_checker/director/U161/QN (NAND2X4)                   0.1527    0.0446 @   3.6340 f
  core/be/be_checker/director/n4 (net)          4      30.7046              0.0000     3.6340 f
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.1527    0.0116 @   3.6456 f
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.2212    0.1983 @   3.8439 r
  core/be/be_checker/director/flush_o (net)     7      69.3540              0.0000     3.8439 r
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.8439 r
  core/be/be_checker/flush_o (net)                     69.3540              0.0000     3.8439 r
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.8439 r
  core/be/flush (net)                                  69.3540              0.0000     3.8439 r
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.8439 r
  core/be/be_calculator/flush_i (net)                  69.3540              0.0000     3.8439 r
  core/be/be_calculator/U21/IN1 (OR2X1)                           0.2213    0.0034 @   3.8473 r
  core/be/be_calculator/U21/Q (OR2X1)                             0.1517    0.1409 @   3.9882 r
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  45.5225       0.0000     3.9882 r
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     3.9882 r
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      45.5225              0.0000     3.9882 r
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X4)                0.1517    0.0077 @   3.9959 r
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X4)                 0.1452    0.0871 @   4.0831 f
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  56.6769           0.0000     4.0831 f
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.0831 f
  core/be/be_calculator/mmu_cmd_v_o (net)              56.6769              0.0000     4.0831 f
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.0831 f
  core/be/mmu_cmd_v (net)                              56.6769              0.0000     4.0831 f
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.0831 f
  core/be/be_mem/mmu_cmd_v_i (net)                     56.6769              0.0000     4.0831 f
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1465    0.0159 @   4.0990 f
  core/be/be_mem/U270/Q (MUX21X1)                                 0.0848    0.1178     4.2168 f
  core/be/be_mem/dcache_pkt_v (net)             2      19.1265              0.0000     4.2168 f
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.2168 f
  core/be/be_mem/dcache/v_i (net)                      19.1265              0.0000     4.2168 f
  core/be/be_mem/dcache/U137/IN2 (NAND3X0)                        0.0848    0.0008 &   4.2176 f
  core/be/be_mem/dcache/U137/QN (NAND3X0)                         0.3198    0.1674     4.3851 r
  core/be/be_mem/dcache/n664 (net)              9      48.6261              0.0000     4.3851 r
  core/be/be_mem/dcache/U138/IN2 (NOR2X0)                         0.3198    0.0032 &   4.3883 r
  core/be/be_mem/dcache/U138/QN (NOR2X0)                          0.2689    0.1948     4.5830 f
  core/be/be_mem/dcache/n734 (net)             10      30.3699              0.0000     4.5830 f
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.2689    0.0007 &   4.5837 f
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.4269    0.2363     4.8200 r
  core/be/be_mem/dcache/n733 (net)             13      45.8571              0.0000     4.8200 r
  core/be/be_mem/dcache/icc_place152/INP (INVX0)                  0.4269    0.0001 &   4.8200 r
  core/be/be_mem/dcache/icc_place152/ZN (INVX0)                   0.1230    0.0597     4.8797 f
  core/be/be_mem/dcache/n851 (net)              1       3.7942              0.0000     4.8797 f
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.1230    0.0000 &   4.8798 f
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1849    0.0973     4.9771 r
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  13.5866           0.0000     4.9771 r
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.9771 r
  core/be/be_mem/data_mem_pkt_ready_o (net)            13.5866              0.0000     4.9771 r
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.9771 r
  core/be/data_mem_pkt_ready_o (net)                   13.5866              0.0000     4.9771 r
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.9771 r
  core/data_mem_pkt_ready_o[1] (net)                   13.5866              0.0000     4.9771 r
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.9771 r
  data_mem_pkt_ready_lo[1] (net)                       13.5866              0.0000     4.9771 r
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.9771 r
  uce_1__uce/data_mem_pkt_ready_i (net)                13.5866              0.0000     4.9771 r
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1849    0.0136 &   4.9907 r
  uce_1__uce/U51/QN (NAND2X0)                                     0.2007    0.0688     5.0595 f
  uce_1__uce/n19 (net)                          2       6.4528              0.0000     5.0595 f
  uce_1__uce/U52/INP (INVX0)                                      0.2007    0.0091 &   5.0686 f
  uce_1__uce/U52/ZN (INVX0)                                       0.1174    0.0703     5.1388 r
  uce_1__uce/n36 (net)                          4       9.7080              0.0000     5.1388 r
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1174    0.0000 &   5.1389 r
  uce_1__uce/U53/Q (OA221X1)                                      0.0603    0.0889     5.2278 r
  uce_1__uce/cache_req_complete_o (net)         2       7.9039              0.0000     5.2278 r
  uce_1__uce/U72/INP (INVX0)                                      0.0603    0.0000 &   5.2278 r
  uce_1__uce/U72/ZN (INVX0)                                       0.0436    0.0334     5.2612 f
  uce_1__uce/n106 (net)                         2       4.2638              0.0000     5.2612 f
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0436    0.0000 &   5.2612 f
  uce_1__uce/U720/QN (NAND3X1)                                    0.3040    0.2074 @   5.4686 r
  uce_1__uce/mem_resp_yumi_o (net)              3      93.2884              0.0000     5.4686 r
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.4686 r
  mem_resp_yumi_lo[1] (net)                            93.2884              0.0000     5.4686 r
  U3128/IN2 (AO22X1)                                              0.3078    0.0353 @   5.5039 r
  U3128/Q (AO22X1)                                                0.0633    0.1287     5.6327 r
  io_resp_yumi_o (net)                          1       8.6290              0.0000     5.6327 r
  io_resp_yumi_o (out)                                            0.0633    0.0002 &   5.6329 r
  data arrival time                                                                    5.6329

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6329
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2671


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4140     0.4140
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/CLK (DFFX1)   0.1858   0.0000   0.4140 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/Q (DFFX1)   0.2033   0.3040 @   0.7180 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (net)    16  73.3113   0.0000   0.7180 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.7180 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (net)   73.3113              0.0000     0.7180 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (bp_be_pipe_mem_02_0)        0.0000     0.7180 f
  core/be/be_calculator/csr_cmd_o[73] (net)            73.3113              0.0000     0.7180 f
  core/be/be_calculator/csr_cmd_o[73] (bp_be_calculator_top_02_0)           0.0000     0.7180 f
  core/be/csr_cmd[73] (net)                            73.3113              0.0000     0.7180 f
  core/be/be_mem/csr_cmd_i[73] (bp_be_mem_top_02_0)                         0.0000     0.7180 f
  core/be/be_mem/csr_cmd_i[73] (net)                   73.3113              0.0000     0.7180 f
  core/be/be_mem/csr/csr_cmd_i[73] (bp_be_csr_02_0)                         0.0000     0.7180 f
  core/be/be_mem/csr/csr_cmd_i[73] (net)               73.3113              0.0000     0.7180 f
  core/be/be_mem/csr/icc_place116/INP (INVX1)                     0.2040    0.0061 @   0.7241 f
  core/be/be_mem/csr/icc_place116/ZN (INVX1)                      0.2001    0.1222     0.8463 r
  core/be/be_mem/csr/n1152 (net)               12      50.2757              0.0000     0.8463 r
  core/be/be_mem/csr/U50/IN1 (NOR2X0)                             0.2001    0.0003 &   0.8466 r
  core/be/be_mem/csr/U50/QN (NOR2X0)                              0.1466    0.1087     0.9554 f
  core/be/be_mem/csr/n195 (net)                 3      15.3007              0.0000     0.9554 f
  core/be/be_mem/csr/U90/IN1 (NAND2X1)                            0.1466    0.0058 &   0.9612 f
  core/be/be_mem/csr/U90/QN (NAND2X1)                             0.0746    0.0439     1.0051 r
  core/be/be_mem/csr/n38 (net)                  1       5.2472              0.0000     1.0051 r
  core/be/be_mem/csr/U91/IN2 (NOR2X2)                             0.0746    0.0000 &   1.0051 r
  core/be/be_mem/csr/U91/QN (NOR2X2)                              0.0569    0.0436     1.0487 f
  core/be/be_mem/csr/n53 (net)                  3      10.0376              0.0000     1.0487 f
  core/be/be_mem/csr/U106/IN1 (NAND2X1)                           0.0569    0.0001 &   1.0488 f
  core/be/be_mem/csr/U106/QN (NAND2X1)                            0.0652    0.0390     1.0878 r
  core/be/be_mem/csr/n51 (net)                  2       7.6248              0.0000     1.0878 r
  core/be/be_mem/csr/U107/IN1 (NOR2X0)                            0.0652    0.0000 &   1.0878 r
  core/be/be_mem/csr/U107/QN (NOR2X0)                             0.1027    0.0475     1.1353 f
  core/be/be_mem/csr/n1455 (net)                1       5.4520              0.0000     1.1353 f
  core/be/be_mem/csr/icc_place146/INP (NBUFFX4)                   0.1027    0.0068 &   1.1421 f
  core/be/be_mem/csr/icc_place146/Z (NBUFFX4)                     0.1573    0.1524 @   1.2945 f
  core/be/be_mem/csr/n1593 (net)               43     168.4027              0.0000     1.2945 f
  core/be/be_mem/csr/icc_place147/INP (INVX0)                     0.1582    0.0053 @   1.2998 f
  core/be/be_mem/csr/icc_place147/ZN (INVX0)                      0.1003    0.0609     1.3607 r
  core/be/be_mem/csr/n1594 (net)                3       8.5024              0.0000     1.3607 r
  core/be/be_mem/csr/U1196/IN1 (NAND2X0)                          0.1003    0.0000 &   1.3607 r
  core/be/be_mem/csr/U1196/QN (NAND2X0)                           0.0981    0.0544     1.4151 f
  core/be/be_mem/csr/n916 (net)                 1       4.2628              0.0000     1.4151 f
  core/be/be_mem/csr/U1197/IN1 (NOR2X0)                           0.0981    0.0000 &   1.4151 f
  core/be/be_mem/csr/U1197/QN (NOR2X0)                            0.0826    0.0434     1.4585 r
  core/be/be_mem/csr/n917 (net)                 1       3.7030              0.0000     1.4585 r
  core/be/be_mem/csr/U1198/IN2 (NAND2X1)                          0.0826    0.0000 &   1.4585 r
  core/be/be_mem/csr/U1198/QN (NAND2X1)                           0.0844    0.0476     1.5061 f
  core/be/be_mem/csr/n1116 (net)                2      10.2275              0.0000     1.5061 f
  core/be/be_mem/csr/U1201/IN1 (NOR2X1)                           0.0844    0.0002 &   1.5063 f
  core/be/be_mem/csr/U1201/QN (NOR2X1)                            0.0797    0.0449     1.5512 r
  core/be/be_mem/csr/n923 (net)                 1       6.9143              0.0000     1.5512 r
  core/be/be_mem/csr/U1206/IN1 (NAND2X2)                          0.0797    0.0000 &   1.5512 r
  core/be/be_mem/csr/U1206/QN (NAND2X2)                           0.0607    0.0418     1.5931 f
  core/be/be_mem/csr/n1332 (net)                4      15.6324              0.0000     1.5931 f
  core/be/be_mem/csr/U1690/INP (INVX1)                            0.0607    0.0001 &   1.5932 f
  core/be/be_mem/csr/U1690/ZN (INVX1)                             0.0331    0.0200     1.6132 r
  core/be/be_mem/csr/n1275 (net)                1       3.1321              0.0000     1.6132 r
  core/be/be_mem/csr/U1693/IN1 (NAND4X0)                          0.0331    0.0000 &   1.6132 r
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.0899    0.0356     1.6487 f
  core/be/be_mem/csr/n1278 (net)                1       4.0573              0.0000     1.6487 f
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.0899    0.0016 &   1.6504 f
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.0852    0.0487     1.6991 r
  core/be/be_mem/csr/n1280 (net)                1       5.5517              0.0000     1.6991 r
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.0852    0.0001 &   1.6991 r
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0577    0.0392     1.7384 f
  core/be/be_mem/csr/n1285 (net)                1       5.2579              0.0000     1.7384 f
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0577    0.0000 &   1.7384 f
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0605    0.0300     1.7684 r
  core/be/be_mem/csr/n1287 (net)                1       3.9392              0.0000     1.7684 r
  core/be/be_mem/csr/U1699/IN1 (NAND2X1)                          0.0605    0.0000 &   1.7685 r
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0571    0.0300     1.7985 f
  core/be/be_mem/csr/n1295 (net)                1       3.0304              0.0000     1.7985 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0571    0.0000 &   1.7985 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0306    0.1001     1.8986 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       3.8767              0.0000     1.8986 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.8986 r
  core/be/be_mem/csr_illegal_instr_lo (net)             3.8767              0.0000     1.8986 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0306    0.0000 &   1.8986 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.0634    0.0345     1.9331 f
  core/be/be_mem/n8 (net)                       1       7.2111              0.0000     1.9331 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.0634    0.0000 &   1.9331 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0898    0.0482     1.9813 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  25.7648   0.0000   1.9813 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     1.9813 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    25.7648              0.0000     1.9813 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   1.9813 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   25.7648              0.0000     1.9813 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   1.9813 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  25.7648             0.0000     1.9813 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   1.9813 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  25.7648   0.0000   1.9813 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0898   0.0031 &   1.9844 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0509   0.0733   2.0577 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.6171   0.0000   2.0577 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0509   0.0001 &   2.0578 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0499   0.0725   2.1303 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3   9.1852   0.0000   2.1303 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0499   0.0001 &   2.1303 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0459   0.0716   2.2020 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   8.7691   0.0000   2.2020 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0459   0.0000 &   2.2020 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0385   0.0662   2.2682 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.0594   0.0000   2.2682 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0385   0.0000 &   2.2682 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0489   0.0704   2.3386 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3   9.9581   0.0000   2.3386 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0489   0.0000 &   2.3386 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0457   0.0713   2.4099 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.7142   0.0000   2.4099 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0457   0.0000 &   2.4100 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0405   0.0663   2.4762 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   6.1328   0.0000   2.4762 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0405   0.0000 &   2.4763 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0532   0.0732   2.5495 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3  11.5454   0.0000   2.5495 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0532   0.0001 &   2.5496 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0462   0.0726   2.6222 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.8841   0.0000   2.6222 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/INP (NBUFFX2)   0.0462   0.0000 &   2.6222 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/Z (NBUFFX2)   0.0297   0.0561   2.6783 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (net)     2   6.7514   0.0000   2.6783 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6783 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[13] (net)   6.7514      0.0000     2.6783 r
  core/be/be_mem/csr/mcause_exception_enc/a/U16/IN1 (NOR2X0)      0.0297    0.0000 &   2.6784 r
  core/be/be_mem/csr/mcause_exception_enc/a/U16/QN (NOR2X0)       0.0523    0.0303     2.7086 f
  core/be/be_mem/csr/mcause_exception_enc/a/o[14] (net)     1   2.8620      0.0000     2.7086 f
  core/be/be_mem/csr/mcause_exception_enc/a/o[14] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7086 f
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[14] (net)   2.8620         0.0000     2.7086 f
  core/be/be_mem/csr/mcause_exception_enc/b/i[14] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7086 f
  core/be/be_mem/csr/mcause_exception_enc/b/i[14] (net)   2.8620            0.0000     2.7086 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[6] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7086 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[6] (net)   2.8620   0.0000   2.7086 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[2] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7086 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[2] (net)   2.8620   0.0000   2.7086 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p2_82)   0.0000   2.7086 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[0] (net)   2.8620   0.0000   2.7086 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/i[0] (bsg_encode_one_hot_width_p1_159)   0.0000   2.7086 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/i[0] (net)   2.8620   0.0000   2.7086 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/U3/INP (NBUFFX2)   0.0523   0.0000 &   2.7087 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/U3/Z (NBUFFX2)   0.0232   0.0521   2.7608 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/v_o (net)     1   3.9816   0.0000   2.7608 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p1_159)   0.0000   2.7608 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_vs_0_ (net)   3.9816   0.0000   2.7608 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN2 (OR2X1)   0.0232   0.0000 &   2.7608 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0367   0.0599   2.8207 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.0592   0.0000   2.8207 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.8207 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)   7.0592   0.0000   2.8207 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0367   0.0000 &   2.8208 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0388   0.0596   2.8803 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   7.7954   0.0000   2.8803 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.8803 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   7.7954   0.0000   2.8803 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0388   0.0000 &   2.8804 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0477   0.0737   2.9541 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  20.7999   0.0000   2.9541 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9541 f
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  20.7999        0.0000     2.9541 f
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0477    0.0004 &   2.9546 f
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0362    0.0593     3.0139 f
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   6.5671        0.0000     3.0139 f
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0139 f
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     6.5671              0.0000     3.0139 f
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0139 f
  core/be/be_mem/csr/exception_ecode_v_li (net)         6.5671              0.0000     3.0139 f
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0362    0.0008 &   3.0148 f
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.2193    0.0588     3.0735 r
  core/be/be_mem/csr/n1115 (net)                4      13.5583              0.0000     3.0735 r
  core/be/be_mem/csr/U1250/INP (INVX1)                            0.2193    0.0001 &   3.0736 r
  core/be/be_mem/csr/U1250/ZN (INVX1)                             0.0946    0.0605     3.1341 f
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      14.0169              0.0000     3.1341 f
  core/be/be_mem/csr/U1251/IN1 (NOR2X1)                           0.0946    0.0002 &   3.1343 f
  core/be/be_mem/csr/U1251/QN (NOR2X1)                            0.0962    0.0490     3.1833 r
  core/be/be_mem/csr/n1202 (net)                3       7.7712              0.0000     3.1833 r
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.0962    0.0000 &   3.1834 r
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.3816    0.2369 @   3.4202 r
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40     235.3404              0.0000     3.4202 r
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.4202 r
  core/be/be_mem/trap_pkt_o[2] (net)                  235.3404              0.0000     3.4202 r
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.4202 r
  core/be/n11 (net)                                   235.3404              0.0000     3.4202 r
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.4202 r
  core/be/be_checker/trap_pkt_i[2] (net)              235.3404              0.0000     3.4202 r
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.4202 r
  core/be/be_checker/director/trap_pkt_i[2] (net)     235.3404              0.0000     3.4202 r
  core/be/be_checker/director/U11/IN1 (OR3X2)                     0.3818    0.0008 @   3.4210 r
  core/be/be_checker/director/U11/Q (OR3X2)                       0.0967    0.1614     3.5824 r
  core/be/be_checker/director/n188 (net)        4      41.4245              0.0000     3.5824 r
  core/be/be_checker/director/U161/IN1 (NAND2X4)                  0.0967    0.0005 &   3.5829 r
  core/be/be_checker/director/U161/QN (NAND2X4)                   0.1527    0.0446 @   3.6275 f
  core/be/be_checker/director/n4 (net)          4      30.7046              0.0000     3.6275 f
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.1527    0.0116 @   3.6391 f
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.2212    0.1983 @   3.8374 r
  core/be/be_checker/director/flush_o (net)     7      69.3540              0.0000     3.8374 r
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.8374 r
  core/be/be_checker/flush_o (net)                     69.3540              0.0000     3.8374 r
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.8374 r
  core/be/flush (net)                                  69.3540              0.0000     3.8374 r
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.8374 r
  core/be/be_calculator/flush_i (net)                  69.3540              0.0000     3.8374 r
  core/be/be_calculator/U21/IN1 (OR2X1)                           0.2213    0.0034 @   3.8408 r
  core/be/be_calculator/U21/Q (OR2X1)                             0.1517    0.1409 @   3.9817 r
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  45.5225       0.0000     3.9817 r
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     3.9817 r
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      45.5225              0.0000     3.9817 r
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X4)                0.1517    0.0077 @   3.9895 r
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X4)                 0.1452    0.0871 @   4.0766 f
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  56.6769           0.0000     4.0766 f
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.0766 f
  core/be/be_calculator/mmu_cmd_v_o (net)              56.6769              0.0000     4.0766 f
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.0766 f
  core/be/mmu_cmd_v (net)                              56.6769              0.0000     4.0766 f
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.0766 f
  core/be/be_mem/mmu_cmd_v_i (net)                     56.6769              0.0000     4.0766 f
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1465    0.0159 @   4.0925 f
  core/be/be_mem/U270/Q (MUX21X1)                                 0.0848    0.1178     4.2104 f
  core/be/be_mem/dcache_pkt_v (net)             2      19.1265              0.0000     4.2104 f
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.2104 f
  core/be/be_mem/dcache/v_i (net)                      19.1265              0.0000     4.2104 f
  core/be/be_mem/dcache/U137/IN2 (NAND3X0)                        0.0848    0.0008 &   4.2112 f
  core/be/be_mem/dcache/U137/QN (NAND3X0)                         0.3198    0.1674     4.3786 r
  core/be/be_mem/dcache/n664 (net)              9      48.6261              0.0000     4.3786 r
  core/be/be_mem/dcache/U138/IN2 (NOR2X0)                         0.3198    0.0032 &   4.3818 r
  core/be/be_mem/dcache/U138/QN (NOR2X0)                          0.2689    0.1948     4.5766 f
  core/be/be_mem/dcache/n734 (net)             10      30.3699              0.0000     4.5766 f
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.2689    0.0007 &   4.5772 f
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.4269    0.2363     4.8135 r
  core/be/be_mem/dcache/n733 (net)             13      45.8571              0.0000     4.8135 r
  core/be/be_mem/dcache/icc_place152/INP (INVX0)                  0.4269    0.0001 &   4.8136 r
  core/be/be_mem/dcache/icc_place152/ZN (INVX0)                   0.1230    0.0597     4.8733 f
  core/be/be_mem/dcache/n851 (net)              1       3.7942              0.0000     4.8733 f
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.1230    0.0000 &   4.8733 f
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1849    0.0973     4.9706 r
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  13.5866           0.0000     4.9706 r
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.9706 r
  core/be/be_mem/data_mem_pkt_ready_o (net)            13.5866              0.0000     4.9706 r
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.9706 r
  core/be/data_mem_pkt_ready_o (net)                   13.5866              0.0000     4.9706 r
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.9706 r
  core/data_mem_pkt_ready_o[1] (net)                   13.5866              0.0000     4.9706 r
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.9706 r
  data_mem_pkt_ready_lo[1] (net)                       13.5866              0.0000     4.9706 r
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.9706 r
  uce_1__uce/data_mem_pkt_ready_i (net)                13.5866              0.0000     4.9706 r
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1849    0.0136 &   4.9842 r
  uce_1__uce/U51/QN (NAND2X0)                                     0.2007    0.0688     5.0530 f
  uce_1__uce/n19 (net)                          2       6.4528              0.0000     5.0530 f
  uce_1__uce/U52/INP (INVX0)                                      0.2007    0.0091 &   5.0621 f
  uce_1__uce/U52/ZN (INVX0)                                       0.1174    0.0703     5.1324 r
  uce_1__uce/n36 (net)                          4       9.7080              0.0000     5.1324 r
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1174    0.0000 &   5.1324 r
  uce_1__uce/U53/Q (OA221X1)                                      0.0603    0.0889     5.2213 r
  uce_1__uce/cache_req_complete_o (net)         2       7.9039              0.0000     5.2213 r
  uce_1__uce/U72/INP (INVX0)                                      0.0603    0.0000 &   5.2213 r
  uce_1__uce/U72/ZN (INVX0)                                       0.0436    0.0334     5.2548 f
  uce_1__uce/n106 (net)                         2       4.2638              0.0000     5.2548 f
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0436    0.0000 &   5.2548 f
  uce_1__uce/U720/QN (NAND3X1)                                    0.3040    0.2074 @   5.4622 r
  uce_1__uce/mem_resp_yumi_o (net)              3      93.2884              0.0000     5.4622 r
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.4622 r
  mem_resp_yumi_lo[1] (net)                            93.2884              0.0000     5.4622 r
  U3128/IN2 (AO22X1)                                              0.3078    0.0353 @   5.4975 r
  U3128/Q (AO22X1)                                                0.0633    0.1287     5.6262 r
  io_resp_yumi_o (net)                          1       8.6290              0.0000     5.6262 r
  io_resp_yumi_o (out)                                            0.0633    0.0002 &   5.6265 r
  data arrival time                                                                    5.6265

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6265
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2735


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4140     0.4140
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/CLK (DFFX1)   0.1858   0.0000   0.4140 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/Q (DFFX1)   0.2033   0.3040 @   0.7180 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (net)    16  73.3113   0.0000   0.7180 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.7180 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (net)   73.3113              0.0000     0.7180 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (bp_be_pipe_mem_02_0)        0.0000     0.7180 f
  core/be/be_calculator/csr_cmd_o[73] (net)            73.3113              0.0000     0.7180 f
  core/be/be_calculator/csr_cmd_o[73] (bp_be_calculator_top_02_0)           0.0000     0.7180 f
  core/be/csr_cmd[73] (net)                            73.3113              0.0000     0.7180 f
  core/be/be_mem/csr_cmd_i[73] (bp_be_mem_top_02_0)                         0.0000     0.7180 f
  core/be/be_mem/csr_cmd_i[73] (net)                   73.3113              0.0000     0.7180 f
  core/be/be_mem/csr/csr_cmd_i[73] (bp_be_csr_02_0)                         0.0000     0.7180 f
  core/be/be_mem/csr/csr_cmd_i[73] (net)               73.3113              0.0000     0.7180 f
  core/be/be_mem/csr/icc_place116/INP (INVX1)                     0.2040    0.0061 @   0.7241 f
  core/be/be_mem/csr/icc_place116/ZN (INVX1)                      0.2001    0.1222     0.8463 r
  core/be/be_mem/csr/n1152 (net)               12      50.2757              0.0000     0.8463 r
  core/be/be_mem/csr/U50/IN1 (NOR2X0)                             0.2001    0.0003 &   0.8466 r
  core/be/be_mem/csr/U50/QN (NOR2X0)                              0.1466    0.1087     0.9554 f
  core/be/be_mem/csr/n195 (net)                 3      15.3007              0.0000     0.9554 f
  core/be/be_mem/csr/U51/INP (INVX1)                              0.1466    0.0058 &   0.9612 f
  core/be/be_mem/csr/U51/ZN (INVX1)                               0.1067    0.0653     1.0265 r
  core/be/be_mem/csr/n928 (net)                 5      21.3667              0.0000     1.0265 r
  core/be/be_mem/csr/U53/IN1 (NOR2X1)                             0.1067    0.0001 &   1.0265 r
  core/be/be_mem/csr/U53/QN (NOR2X1)                              0.0587    0.0409     1.0674 f
  core/be/be_mem/csr/n19 (net)                  1       3.7265              0.0000     1.0674 f
  core/be/be_mem/csr/U54/IN1 (NAND2X1)                            0.0587    0.0000 &   1.0675 f
  core/be/be_mem/csr/U54/QN (NAND2X1)                             0.0672    0.0372     1.1046 r
  core/be/be_mem/csr/n83 (net)                  2       6.7083              0.0000     1.1046 r
  core/be/be_mem/csr/U156/IN1 (NOR2X0)                            0.0672    0.0000 &   1.1047 r
  core/be/be_mem/csr/U156/QN (NOR2X0)                             0.0611    0.0398     1.1444 f
  core/be/be_mem/csr/n84 (net)                  1       3.2855              0.0000     1.1444 f
  core/be/be_mem/csr/U157/IN1 (NOR2X0)                            0.0611    0.0000 &   1.1445 f
  core/be/be_mem/csr/U157/QN (NOR2X0)                             0.0741    0.0405     1.1850 r
  core/be/be_mem/csr/n86 (net)                  1       4.0458              0.0000     1.1850 r
  core/be/be_mem/csr/U159/IN1 (NOR2X0)                            0.0741    0.0000 &   1.1850 r
  core/be/be_mem/csr/U159/QN (NOR2X0)                             0.0531    0.0396     1.2246 f
  core/be/be_mem/csr/n1290 (net)                1       3.0238              0.0000     1.2246 f
  core/be/be_mem/csr/icc_place163/INP (NBUFFX4)                   0.0531    0.0000 &   1.2246 f
  core/be/be_mem/csr/icc_place163/Z (NBUFFX4)                     0.1736    0.1470 @   1.3716 f
  core/be/be_mem/csr/n1632 (net)               43     188.5895              0.0000     1.3716 f
  core/be/be_mem/csr/U1202/IN1 (NOR2X2)                           0.1758    0.0045 @   1.3760 f
  core/be/be_mem/csr/U1202/QN (NOR2X2)                            0.1044    0.0356     1.4116 r
  core/be/be_mem/csr/n922 (net)                 1       3.7536              0.0000     1.4116 r
  core/be/be_mem/csr/U1204/IN1 (NAND2X1)                          0.1044    0.0000 &   1.4116 r
  core/be/be_mem/csr/U1204/QN (NAND2X1)                           0.1078    0.0725     1.4841 f
  core/be/be_mem/csr/n1602 (net)                3      17.4461              0.0000     1.4841 f
  core/be/be_mem/csr/U1205/IN1 (NOR2X4)                           0.1078    0.0001 &   1.4842 f
  core/be/be_mem/csr/U1205/QN (NOR2X4)                            0.1118    0.0495     1.5337 r
  core/be/be_mem/csr/n1587 (net)                4      21.3311              0.0000     1.5337 r
  core/be/be_mem/csr/U1206/IN2 (NAND2X2)                          0.1118    0.0001 &   1.5337 r
  core/be/be_mem/csr/U1206/QN (NAND2X2)                           0.0607    0.0428     1.5765 f
  core/be/be_mem/csr/n1332 (net)                4      15.6324              0.0000     1.5765 f
  core/be/be_mem/csr/U1690/INP (INVX1)                            0.0607    0.0001 &   1.5766 f
  core/be/be_mem/csr/U1690/ZN (INVX1)                             0.0331    0.0200     1.5966 r
  core/be/be_mem/csr/n1275 (net)                1       3.1321              0.0000     1.5966 r
  core/be/be_mem/csr/U1693/IN1 (NAND4X0)                          0.0331    0.0000 &   1.5966 r
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.0899    0.0356     1.6322 f
  core/be/be_mem/csr/n1278 (net)                1       4.0573              0.0000     1.6322 f
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.0899    0.0016 &   1.6338 f
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.0852    0.0487     1.6825 r
  core/be/be_mem/csr/n1280 (net)                1       5.5517              0.0000     1.6825 r
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.0852    0.0001 &   1.6826 r
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0577    0.0392     1.7218 f
  core/be/be_mem/csr/n1285 (net)                1       5.2579              0.0000     1.7218 f
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0577    0.0000 &   1.7218 f
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0605    0.0300     1.7519 r
  core/be/be_mem/csr/n1287 (net)                1       3.9392              0.0000     1.7519 r
  core/be/be_mem/csr/U1699/IN1 (NAND2X1)                          0.0605    0.0000 &   1.7519 r
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0571    0.0300     1.7819 f
  core/be/be_mem/csr/n1295 (net)                1       3.0304              0.0000     1.7819 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0571    0.0000 &   1.7819 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0306    0.1001     1.8820 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       3.8767              0.0000     1.8820 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.8820 r
  core/be/be_mem/csr_illegal_instr_lo (net)             3.8767              0.0000     1.8820 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0306    0.0000 &   1.8820 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.0634    0.0345     1.9165 f
  core/be/be_mem/n8 (net)                       1       7.2111              0.0000     1.9165 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.0634    0.0000 &   1.9165 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0898    0.0482     1.9647 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  25.7648   0.0000   1.9647 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     1.9647 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    25.7648              0.0000     1.9647 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   1.9647 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   25.7648              0.0000     1.9647 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   1.9647 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  25.7648             0.0000     1.9647 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   1.9647 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  25.7648   0.0000   1.9647 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0898   0.0031 &   1.9678 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0509   0.0733   2.0411 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.6171   0.0000   2.0411 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0509   0.0001 &   2.0412 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0499   0.0725   2.1137 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3   9.1852   0.0000   2.1137 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0499   0.0001 &   2.1138 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0459   0.0716   2.1854 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   8.7691   0.0000   2.1854 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0459   0.0000 &   2.1854 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0385   0.0662   2.2516 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.0594   0.0000   2.2516 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0385   0.0000 &   2.2516 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0489   0.0704   2.3220 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3   9.9581   0.0000   2.3220 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0489   0.0000 &   2.3221 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0457   0.0713   2.3933 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.7142   0.0000   2.3933 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0457   0.0000 &   2.3934 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0405   0.0663   2.4597 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   6.1328   0.0000   2.4597 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0405   0.0000 &   2.4597 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0532   0.0732   2.5329 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3  11.5454   0.0000   2.5329 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0532   0.0001 &   2.5330 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0462   0.0726   2.6056 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.8841   0.0000   2.6056 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6056 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[14] (net)   8.8841      0.0000     2.6056 r
  core/be/be_mem/csr/mcause_exception_enc/a/U15/INP (INVX0)       0.0462    0.0000 &   2.6057 r
  core/be/be_mem/csr/mcause_exception_enc/a/U15/ZN (INVX0)        0.0496    0.0372     2.6429 f
  core/be/be_mem/csr/mcause_exception_enc/a/n2 (net)     2   6.4288         0.0000     2.6429 f
  core/be/be_mem/csr/mcause_exception_enc/a/U18/IN2 (AND2X1)      0.0496    0.0000 &   2.6429 f
  core/be/be_mem/csr/mcause_exception_enc/a/U18/Q (AND2X1)        0.0306    0.0611     2.7040 f
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (net)     1   3.4610      0.0000     2.7040 f
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7040 f
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[15] (net)   3.4610         0.0000     2.7040 f
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7040 f
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (net)   3.4610            0.0000     2.7040 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7040 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (net)   3.4610   0.0000   2.7040 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7040 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (net)   3.4610   0.0000   2.7040 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p2_82)   0.0000   2.7040 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (net)   3.4610   0.0000   2.7040 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p1_158)   0.0000   2.7040 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (net)   3.4610   0.0000   2.7040 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/INP (NBUFFX2)   0.0306   0.0007 &   2.7047 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/Z (NBUFFX2)   0.0256   0.0498   2.7545 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (net)     2   6.6000   0.0000   2.7545 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p1_158)   0.0000   2.7545 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/addr_o[0] (net)   6.6000   0.0000   2.7545 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0256   0.0000 &   2.7545 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0367   0.0561   2.8106 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.0592   0.0000   2.8106 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.8106 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)   7.0592   0.0000   2.8106 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0367   0.0000 &   2.8107 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0388   0.0596   2.8702 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   7.7954   0.0000   2.8702 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.8702 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   7.7954   0.0000   2.8702 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0388   0.0000 &   2.8703 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0477   0.0737   2.9440 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  20.7999   0.0000   2.9440 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9440 f
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  20.7999        0.0000     2.9440 f
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0477    0.0004 &   2.9445 f
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0362    0.0593     3.0038 f
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   6.5671        0.0000     3.0038 f
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0038 f
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     6.5671              0.0000     3.0038 f
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0038 f
  core/be/be_mem/csr/exception_ecode_v_li (net)         6.5671              0.0000     3.0038 f
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0362    0.0008 &   3.0046 f
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.2193    0.0588     3.0634 r
  core/be/be_mem/csr/n1115 (net)                4      13.5583              0.0000     3.0634 r
  core/be/be_mem/csr/U1250/INP (INVX1)                            0.2193    0.0001 &   3.0635 r
  core/be/be_mem/csr/U1250/ZN (INVX1)                             0.0946    0.0605     3.1240 f
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      14.0169              0.0000     3.1240 f
  core/be/be_mem/csr/U1251/IN1 (NOR2X1)                           0.0946    0.0002 &   3.1242 f
  core/be/be_mem/csr/U1251/QN (NOR2X1)                            0.0962    0.0490     3.1732 r
  core/be/be_mem/csr/n1202 (net)                3       7.7712              0.0000     3.1732 r
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.0962    0.0000 &   3.1733 r
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.3816    0.2369 @   3.4101 r
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40     235.3404              0.0000     3.4101 r
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.4101 r
  core/be/be_mem/trap_pkt_o[2] (net)                  235.3404              0.0000     3.4101 r
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.4101 r
  core/be/n11 (net)                                   235.3404              0.0000     3.4101 r
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.4101 r
  core/be/be_checker/trap_pkt_i[2] (net)              235.3404              0.0000     3.4101 r
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.4101 r
  core/be/be_checker/director/trap_pkt_i[2] (net)     235.3404              0.0000     3.4101 r
  core/be/be_checker/director/U11/IN1 (OR3X2)                     0.3818    0.0008 @   3.4109 r
  core/be/be_checker/director/U11/Q (OR3X2)                       0.0967    0.1614     3.5723 r
  core/be/be_checker/director/n188 (net)        4      41.4245              0.0000     3.5723 r
  core/be/be_checker/director/U161/IN1 (NAND2X4)                  0.0967    0.0005 &   3.5728 r
  core/be/be_checker/director/U161/QN (NAND2X4)                   0.1527    0.0446 @   3.6174 f
  core/be/be_checker/director/n4 (net)          4      30.7046              0.0000     3.6174 f
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.1527    0.0116 @   3.6290 f
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.2212    0.1983 @   3.8273 r
  core/be/be_checker/director/flush_o (net)     7      69.3540              0.0000     3.8273 r
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.8273 r
  core/be/be_checker/flush_o (net)                     69.3540              0.0000     3.8273 r
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.8273 r
  core/be/flush (net)                                  69.3540              0.0000     3.8273 r
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.8273 r
  core/be/be_calculator/flush_i (net)                  69.3540              0.0000     3.8273 r
  core/be/be_calculator/U21/IN1 (OR2X1)                           0.2213    0.0034 @   3.8307 r
  core/be/be_calculator/U21/Q (OR2X1)                             0.1517    0.1409 @   3.9716 r
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  45.5225       0.0000     3.9716 r
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     3.9716 r
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      45.5225              0.0000     3.9716 r
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X4)                0.1517    0.0077 @   3.9793 r
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X4)                 0.1452    0.0871 @   4.0665 f
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  56.6769           0.0000     4.0665 f
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.0665 f
  core/be/be_calculator/mmu_cmd_v_o (net)              56.6769              0.0000     4.0665 f
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.0665 f
  core/be/mmu_cmd_v (net)                              56.6769              0.0000     4.0665 f
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.0665 f
  core/be/be_mem/mmu_cmd_v_i (net)                     56.6769              0.0000     4.0665 f
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1465    0.0159 @   4.0824 f
  core/be/be_mem/U270/Q (MUX21X1)                                 0.0848    0.1178     4.2002 f
  core/be/be_mem/dcache_pkt_v (net)             2      19.1265              0.0000     4.2002 f
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.2002 f
  core/be/be_mem/dcache/v_i (net)                      19.1265              0.0000     4.2002 f
  core/be/be_mem/dcache/U137/IN2 (NAND3X0)                        0.0848    0.0008 &   4.2011 f
  core/be/be_mem/dcache/U137/QN (NAND3X0)                         0.3198    0.1674     4.3685 r
  core/be/be_mem/dcache/n664 (net)              9      48.6261              0.0000     4.3685 r
  core/be/be_mem/dcache/U138/IN2 (NOR2X0)                         0.3198    0.0032 &   4.3717 r
  core/be/be_mem/dcache/U138/QN (NOR2X0)                          0.2689    0.1948     4.5664 f
  core/be/be_mem/dcache/n734 (net)             10      30.3699              0.0000     4.5664 f
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.2689    0.0007 &   4.5671 f
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.4269    0.2363     4.8034 r
  core/be/be_mem/dcache/n733 (net)             13      45.8571              0.0000     4.8034 r
  core/be/be_mem/dcache/icc_place152/INP (INVX0)                  0.4269    0.0001 &   4.8035 r
  core/be/be_mem/dcache/icc_place152/ZN (INVX0)                   0.1230    0.0597     4.8632 f
  core/be/be_mem/dcache/n851 (net)              1       3.7942              0.0000     4.8632 f
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.1230    0.0000 &   4.8632 f
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1849    0.0973     4.9605 r
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  13.5866           0.0000     4.9605 r
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.9605 r
  core/be/be_mem/data_mem_pkt_ready_o (net)            13.5866              0.0000     4.9605 r
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.9605 r
  core/be/data_mem_pkt_ready_o (net)                   13.5866              0.0000     4.9605 r
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.9605 r
  core/data_mem_pkt_ready_o[1] (net)                   13.5866              0.0000     4.9605 r
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.9605 r
  data_mem_pkt_ready_lo[1] (net)                       13.5866              0.0000     4.9605 r
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.9605 r
  uce_1__uce/data_mem_pkt_ready_i (net)                13.5866              0.0000     4.9605 r
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1849    0.0136 &   4.9741 r
  uce_1__uce/U51/QN (NAND2X0)                                     0.2007    0.0688     5.0429 f
  uce_1__uce/n19 (net)                          2       6.4528              0.0000     5.0429 f
  uce_1__uce/U52/INP (INVX0)                                      0.2007    0.0091 &   5.0520 f
  uce_1__uce/U52/ZN (INVX0)                                       0.1174    0.0703     5.1223 r
  uce_1__uce/n36 (net)                          4       9.7080              0.0000     5.1223 r
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1174    0.0000 &   5.1223 r
  uce_1__uce/U53/Q (OA221X1)                                      0.0603    0.0889     5.2112 r
  uce_1__uce/cache_req_complete_o (net)         2       7.9039              0.0000     5.2112 r
  uce_1__uce/U72/INP (INVX0)                                      0.0603    0.0000 &   5.2112 r
  uce_1__uce/U72/ZN (INVX0)                                       0.0436    0.0334     5.2446 f
  uce_1__uce/n106 (net)                         2       4.2638              0.0000     5.2446 f
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0436    0.0000 &   5.2447 f
  uce_1__uce/U720/QN (NAND3X1)                                    0.3040    0.2074 @   5.4520 r
  uce_1__uce/mem_resp_yumi_o (net)              3      93.2884              0.0000     5.4520 r
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.4520 r
  mem_resp_yumi_lo[1] (net)                            93.2884              0.0000     5.4520 r
  U3127/IN4 (OA221X1)                                             0.3078    0.0353 @   5.4874 r
  U3127/Q (OA221X1)                                               0.0619    0.1285     5.6159 r
  mem_resp_yumi_o (net)                         1       7.4549              0.0000     5.6159 r
  mem_resp_yumi_o (out)                                           0.0619    0.0103 &   5.6262 r
  data arrival time                                                                    5.6262

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6262
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2738


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4140     0.4140
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/CLK (DFFX1)   0.1858   0.0000   0.4140 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/Q (DFFX1)   0.2033   0.3040 @   0.7180 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (net)    16  73.3113   0.0000   0.7180 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.7180 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (net)   73.3113              0.0000     0.7180 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (bp_be_pipe_mem_02_0)        0.0000     0.7180 f
  core/be/be_calculator/csr_cmd_o[73] (net)            73.3113              0.0000     0.7180 f
  core/be/be_calculator/csr_cmd_o[73] (bp_be_calculator_top_02_0)           0.0000     0.7180 f
  core/be/csr_cmd[73] (net)                            73.3113              0.0000     0.7180 f
  core/be/be_mem/csr_cmd_i[73] (bp_be_mem_top_02_0)                         0.0000     0.7180 f
  core/be/be_mem/csr_cmd_i[73] (net)                   73.3113              0.0000     0.7180 f
  core/be/be_mem/csr/csr_cmd_i[73] (bp_be_csr_02_0)                         0.0000     0.7180 f
  core/be/be_mem/csr/csr_cmd_i[73] (net)               73.3113              0.0000     0.7180 f
  core/be/be_mem/csr/icc_place116/INP (INVX1)                     0.2040    0.0061 @   0.7241 f
  core/be/be_mem/csr/icc_place116/ZN (INVX1)                      0.2001    0.1222     0.8463 r
  core/be/be_mem/csr/n1152 (net)               12      50.2757              0.0000     0.8463 r
  core/be/be_mem/csr/U50/IN1 (NOR2X0)                             0.2001    0.0003 &   0.8466 r
  core/be/be_mem/csr/U50/QN (NOR2X0)                              0.1466    0.1087     0.9554 f
  core/be/be_mem/csr/n195 (net)                 3      15.3007              0.0000     0.9554 f
  core/be/be_mem/csr/U90/IN1 (NAND2X1)                            0.1466    0.0058 &   0.9612 f
  core/be/be_mem/csr/U90/QN (NAND2X1)                             0.0746    0.0439     1.0051 r
  core/be/be_mem/csr/n38 (net)                  1       5.2472              0.0000     1.0051 r
  core/be/be_mem/csr/U91/IN2 (NOR2X2)                             0.0746    0.0000 &   1.0051 r
  core/be/be_mem/csr/U91/QN (NOR2X2)                              0.0569    0.0436     1.0487 f
  core/be/be_mem/csr/n53 (net)                  3      10.0376              0.0000     1.0487 f
  core/be/be_mem/csr/U106/IN1 (NAND2X1)                           0.0569    0.0001 &   1.0488 f
  core/be/be_mem/csr/U106/QN (NAND2X1)                            0.0652    0.0390     1.0878 r
  core/be/be_mem/csr/n51 (net)                  2       7.6248              0.0000     1.0878 r
  core/be/be_mem/csr/U107/IN1 (NOR2X0)                            0.0652    0.0000 &   1.0878 r
  core/be/be_mem/csr/U107/QN (NOR2X0)                             0.1027    0.0475     1.1353 f
  core/be/be_mem/csr/n1455 (net)                1       5.4520              0.0000     1.1353 f
  core/be/be_mem/csr/icc_place146/INP (NBUFFX4)                   0.1027    0.0068 &   1.1421 f
  core/be/be_mem/csr/icc_place146/Z (NBUFFX4)                     0.1573    0.1524 @   1.2945 f
  core/be/be_mem/csr/n1593 (net)               43     168.4027              0.0000     1.2945 f
  core/be/be_mem/csr/icc_place147/INP (INVX0)                     0.1582    0.0053 @   1.2998 f
  core/be/be_mem/csr/icc_place147/ZN (INVX0)                      0.1003    0.0609     1.3607 r
  core/be/be_mem/csr/n1594 (net)                3       8.5024              0.0000     1.3607 r
  core/be/be_mem/csr/U1196/IN1 (NAND2X0)                          0.1003    0.0000 &   1.3607 r
  core/be/be_mem/csr/U1196/QN (NAND2X0)                           0.0981    0.0544     1.4151 f
  core/be/be_mem/csr/n916 (net)                 1       4.2628              0.0000     1.4151 f
  core/be/be_mem/csr/U1197/IN1 (NOR2X0)                           0.0981    0.0000 &   1.4151 f
  core/be/be_mem/csr/U1197/QN (NOR2X0)                            0.0826    0.0434     1.4585 r
  core/be/be_mem/csr/n917 (net)                 1       3.7030              0.0000     1.4585 r
  core/be/be_mem/csr/U1198/IN2 (NAND2X1)                          0.0826    0.0000 &   1.4585 r
  core/be/be_mem/csr/U1198/QN (NAND2X1)                           0.0844    0.0476     1.5061 f
  core/be/be_mem/csr/n1116 (net)                2      10.2275              0.0000     1.5061 f
  core/be/be_mem/csr/U1201/IN1 (NOR2X1)                           0.0844    0.0002 &   1.5063 f
  core/be/be_mem/csr/U1201/QN (NOR2X1)                            0.0797    0.0449     1.5512 r
  core/be/be_mem/csr/n923 (net)                 1       6.9143              0.0000     1.5512 r
  core/be/be_mem/csr/U1206/IN1 (NAND2X2)                          0.0797    0.0000 &   1.5512 r
  core/be/be_mem/csr/U1206/QN (NAND2X2)                           0.0607    0.0418     1.5931 f
  core/be/be_mem/csr/n1332 (net)                4      15.6324              0.0000     1.5931 f
  core/be/be_mem/csr/U1690/INP (INVX1)                            0.0607    0.0001 &   1.5932 f
  core/be/be_mem/csr/U1690/ZN (INVX1)                             0.0331    0.0200     1.6132 r
  core/be/be_mem/csr/n1275 (net)                1       3.1321              0.0000     1.6132 r
  core/be/be_mem/csr/U1693/IN1 (NAND4X0)                          0.0331    0.0000 &   1.6132 r
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.0899    0.0356     1.6487 f
  core/be/be_mem/csr/n1278 (net)                1       4.0573              0.0000     1.6487 f
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.0899    0.0016 &   1.6504 f
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.0852    0.0487     1.6991 r
  core/be/be_mem/csr/n1280 (net)                1       5.5517              0.0000     1.6991 r
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.0852    0.0001 &   1.6991 r
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0577    0.0392     1.7384 f
  core/be/be_mem/csr/n1285 (net)                1       5.2579              0.0000     1.7384 f
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0577    0.0000 &   1.7384 f
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0605    0.0300     1.7684 r
  core/be/be_mem/csr/n1287 (net)                1       3.9392              0.0000     1.7684 r
  core/be/be_mem/csr/U1699/IN1 (NAND2X1)                          0.0605    0.0000 &   1.7685 r
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0571    0.0300     1.7985 f
  core/be/be_mem/csr/n1295 (net)                1       3.0304              0.0000     1.7985 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0571    0.0000 &   1.7985 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0306    0.1001     1.8986 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       3.8767              0.0000     1.8986 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.8986 r
  core/be/be_mem/csr_illegal_instr_lo (net)             3.8767              0.0000     1.8986 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0306    0.0000 &   1.8986 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.0634    0.0345     1.9331 f
  core/be/be_mem/n8 (net)                       1       7.2111              0.0000     1.9331 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.0634    0.0000 &   1.9331 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0898    0.0482     1.9813 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  25.7648   0.0000   1.9813 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     1.9813 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    25.7648              0.0000     1.9813 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   1.9813 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   25.7648              0.0000     1.9813 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   1.9813 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  25.7648             0.0000     1.9813 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   1.9813 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  25.7648   0.0000   1.9813 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0898   0.0031 &   1.9844 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0509   0.0733   2.0577 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.6171   0.0000   2.0577 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0509   0.0001 &   2.0578 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0499   0.0725   2.1303 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3   9.1852   0.0000   2.1303 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0499   0.0001 &   2.1303 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0459   0.0716   2.2020 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   8.7691   0.0000   2.2020 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0459   0.0000 &   2.2020 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0385   0.0662   2.2682 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.0594   0.0000   2.2682 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0385   0.0000 &   2.2682 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0489   0.0704   2.3386 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3   9.9581   0.0000   2.3386 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0489   0.0000 &   2.3386 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0457   0.0713   2.4099 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.7142   0.0000   2.4099 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0457   0.0000 &   2.4100 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0405   0.0663   2.4762 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   6.1328   0.0000   2.4762 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0405   0.0000 &   2.4763 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0532   0.0732   2.5495 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3  11.5454   0.0000   2.5495 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0532   0.0001 &   2.5496 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0462   0.0726   2.6222 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.8841   0.0000   2.6222 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6222 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[14] (net)   8.8841      0.0000     2.6222 r
  core/be/be_mem/csr/mcause_exception_enc/a/U15/INP (INVX0)       0.0462    0.0000 &   2.6222 r
  core/be/be_mem/csr/mcause_exception_enc/a/U15/ZN (INVX0)        0.0496    0.0372     2.6595 f
  core/be/be_mem/csr/mcause_exception_enc/a/n2 (net)     2   6.4288         0.0000     2.6595 f
  core/be/be_mem/csr/mcause_exception_enc/a/U16/IN2 (NOR2X0)      0.0496    0.0000 &   2.6595 f
  core/be/be_mem/csr/mcause_exception_enc/a/U16/QN (NOR2X0)       0.0552    0.0350     2.6945 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[14] (net)     1   2.9211      0.0000     2.6945 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[14] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.6945 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[14] (net)   2.9211         0.0000     2.6945 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[14] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.6945 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[14] (net)   2.9211            0.0000     2.6945 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[6] (bsg_encode_one_hot_width_p8_11)   0.0000   2.6945 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[6] (net)   2.9211   0.0000   2.6945 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[2] (bsg_encode_one_hot_width_p4_42)   0.0000   2.6945 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[2] (net)   2.9211   0.0000   2.6945 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p2_82)   0.0000   2.6945 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[0] (net)   2.9211   0.0000   2.6945 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/i[0] (bsg_encode_one_hot_width_p1_159)   0.0000   2.6945 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/i[0] (net)   2.9211   0.0000   2.6945 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/U3/INP (NBUFFX2)   0.0552   0.0000 &   2.6945 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/U3/Z (NBUFFX2)   0.0263   0.0558   2.7503 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/v_o (net)     1   4.0778   0.0000   2.7503 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p1_159)   0.0000   2.7503 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_vs_0_ (net)   4.0778   0.0000   2.7503 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN2 (OR2X1)   0.0263   0.0000 &   2.7504 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0417   0.0633   2.8137 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.2523   0.0000   2.8137 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.8137 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)   7.2523   0.0000   2.8137 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0417   0.0000 &   2.8138 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0436   0.0593   2.8731 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   7.9930   0.0000   2.8731 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.8731 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   7.9930   0.0000   2.8731 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0436   0.0000 &   2.8731 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0534   0.0741   2.9472 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  21.2092   0.0000   2.9472 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9472 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  21.2092        0.0000     2.9472 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0534    0.0004 &   2.9477 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0400    0.0600     3.0077 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   6.6311        0.0000     3.0077 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0077 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     6.6311              0.0000     3.0077 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0077 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         6.6311              0.0000     3.0077 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0400    0.0009 &   3.0086 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1760    0.0593     3.0679 f
  core/be/be_mem/csr/n1115 (net)                4      13.3308              0.0000     3.0679 f
  core/be/be_mem/csr/U1250/INP (INVX1)                            0.1760    0.0001 &   3.0680 f
  core/be/be_mem/csr/U1250/ZN (INVX1)                             0.0936    0.0550     3.1229 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      14.3348              0.0000     3.1229 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X1)                           0.0936    0.0002 &   3.1232 r
  core/be/be_mem/csr/U1251/QN (NOR2X1)                            0.1071    0.0526     3.1758 f
  core/be/be_mem/csr/n1202 (net)                3       7.7046              0.0000     3.1758 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1071    0.0000 &   3.1758 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.3914    0.2615 @   3.4373 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40     232.0343              0.0000     3.4373 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.4373 f
  core/be/be_mem/trap_pkt_o[2] (net)                  232.0343              0.0000     3.4373 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.4373 f
  core/be/n11 (net)                                   232.0343              0.0000     3.4373 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.4373 f
  core/be/be_checker/trap_pkt_i[2] (net)              232.0343              0.0000     3.4373 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.4373 f
  core/be/be_checker/director/trap_pkt_i[2] (net)     232.0343              0.0000     3.4373 f
  core/be/be_checker/director/U11/IN1 (OR3X2)                     0.3916    0.0008 @   3.4381 f
  core/be/be_checker/director/U11/Q (OR3X2)                       0.0874    0.1493     3.5875 f
  core/be/be_checker/director/n188 (net)        4      41.0708              0.0000     3.5875 f
  core/be/be_checker/director/U161/IN1 (NAND2X4)                  0.0874    0.0005 &   3.5880 f
  core/be/be_checker/director/U161/QN (NAND2X4)                   0.1513    0.0407 @   3.6287 r
  core/be/be_checker/director/n4 (net)          4      30.9204              0.0000     3.6287 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.1513    0.0120 @   3.6407 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.2265    0.2058 @   3.8465 f
  core/be/be_checker/director/flush_o (net)     7      68.6713              0.0000     3.8465 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.8465 f
  core/be/be_checker/flush_o (net)                     68.6713              0.0000     3.8465 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.8465 f
  core/be/flush (net)                                  68.6713              0.0000     3.8465 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.8465 f
  core/be/be_calculator/flush_i (net)                  68.6713              0.0000     3.8465 f
  core/be/be_calculator/U21/IN1 (OR2X1)                           0.2266    0.0033 @   3.8498 f
  core/be/be_calculator/U21/Q (OR2X1)                             0.1336    0.1342 @   3.9840 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  45.1722       0.0000     3.9840 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     3.9840 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      45.1722              0.0000     3.9840 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X4)                0.1337    0.0063 @   3.9903 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X4)                 0.1904    0.0875 @   4.0778 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  56.8881           0.0000     4.0778 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.0778 r
  core/be/be_calculator/mmu_cmd_v_o (net)              56.8881              0.0000     4.0778 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.0778 r
  core/be/mmu_cmd_v (net)                              56.8881              0.0000     4.0778 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.0778 r
  core/be/be_mem/mmu_cmd_v_i (net)                     56.8881              0.0000     4.0778 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1914    0.0193 @   4.0971 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.0871    0.1338     4.2310 r
  core/be/be_mem/dcache_pkt_v (net)             2      19.2091              0.0000     4.2310 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.2310 r
  core/be/be_mem/dcache/v_i (net)                      19.2091              0.0000     4.2310 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X0)                        0.0871    0.0008 &   4.2318 r
  core/be/be_mem/dcache/U137/QN (NAND3X0)                         0.3039    0.1648     4.3965 f
  core/be/be_mem/dcache/n664 (net)              9      48.1561              0.0000     4.3965 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X0)                         0.3039    0.0032 &   4.3997 f
  core/be/be_mem/dcache/U138/QN (NOR2X0)                          0.3055    0.1626     4.5623 r
  core/be/be_mem/dcache/n734 (net)             10      30.5245              0.0000     4.5623 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.3055    0.0007 &   4.5630 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.3335    0.2360     4.7990 f
  core/be/be_mem/dcache/n733 (net)             13      45.5984              0.0000     4.7990 f
  core/be/be_mem/dcache/icc_place152/INP (INVX0)                  0.3335    0.0001 &   4.7991 f
  core/be/be_mem/dcache/icc_place152/ZN (INVX0)                   0.1066    0.0523     4.8514 r
  core/be/be_mem/dcache/n851 (net)              1       3.8967              0.0000     4.8514 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.1066    0.0000 &   4.8514 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1767    0.1013     4.9527 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  13.3939           0.0000     4.9527 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.9527 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            13.3939              0.0000     4.9527 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.9527 f
  core/be/data_mem_pkt_ready_o (net)                   13.3939              0.0000     4.9527 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.9527 f
  core/data_mem_pkt_ready_o[1] (net)                   13.3939              0.0000     4.9527 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.9527 f
  data_mem_pkt_ready_lo[1] (net)                       13.3939              0.0000     4.9527 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.9527 f
  uce_1__uce/data_mem_pkt_ready_i (net)                13.3939              0.0000     4.9527 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1767    0.0117 &   4.9644 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1994    0.0793     5.0437 r
  uce_1__uce/n19 (net)                          2       6.5358              0.0000     5.0437 r
  uce_1__uce/U52/INP (INVX0)                                      0.1994    0.0098 &   5.0535 r
  uce_1__uce/U52/ZN (INVX0)                                       0.1053    0.0718     5.1253 f
  uce_1__uce/n36 (net)                          4       9.5977              0.0000     5.1253 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1053    0.0000 &   5.1253 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0573    0.1048     5.2301 f
  uce_1__uce/cache_req_complete_o (net)         2       7.7756              0.0000     5.2301 f
  uce_1__uce/U72/INP (INVX0)                                      0.0573    0.0000 &   5.2301 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0507    0.0322     5.2623 r
  uce_1__uce/n106 (net)                         2       4.3253              0.0000     5.2623 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0507    0.0000 &   5.2623 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2582    0.2022 @   5.4645 f
  uce_1__uce/mem_resp_yumi_o (net)              3      93.1822              0.0000     5.4645 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.4645 f
  mem_resp_yumi_lo[1] (net)                            93.1822              0.0000     5.4645 f
  U3128/IN2 (AO22X1)                                              0.2629    0.0329 @   5.4975 f
  U3128/Q (AO22X1)                                                0.0615    0.1247     5.6221 f
  io_resp_yumi_o (net)                          1       8.6290              0.0000     5.6221 f
  io_resp_yumi_o (out)                                            0.0615    0.0002 &   5.6224 f
  data arrival time                                                                    5.6224

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6224
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2776


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4140     0.4140
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/CLK (DFFX1)   0.1858   0.0000   0.4140 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/Q (DFFX1)   0.2033   0.3040 @   0.7180 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (net)    16  73.3113   0.0000   0.7180 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.7180 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (net)   73.3113              0.0000     0.7180 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (bp_be_pipe_mem_02_0)        0.0000     0.7180 f
  core/be/be_calculator/csr_cmd_o[73] (net)            73.3113              0.0000     0.7180 f
  core/be/be_calculator/csr_cmd_o[73] (bp_be_calculator_top_02_0)           0.0000     0.7180 f
  core/be/csr_cmd[73] (net)                            73.3113              0.0000     0.7180 f
  core/be/be_mem/csr_cmd_i[73] (bp_be_mem_top_02_0)                         0.0000     0.7180 f
  core/be/be_mem/csr_cmd_i[73] (net)                   73.3113              0.0000     0.7180 f
  core/be/be_mem/csr/csr_cmd_i[73] (bp_be_csr_02_0)                         0.0000     0.7180 f
  core/be/be_mem/csr/csr_cmd_i[73] (net)               73.3113              0.0000     0.7180 f
  core/be/be_mem/csr/icc_place116/INP (INVX1)                     0.2040    0.0061 @   0.7241 f
  core/be/be_mem/csr/icc_place116/ZN (INVX1)                      0.2001    0.1222     0.8463 r
  core/be/be_mem/csr/n1152 (net)               12      50.2757              0.0000     0.8463 r
  core/be/be_mem/csr/U50/IN1 (NOR2X0)                             0.2001    0.0003 &   0.8466 r
  core/be/be_mem/csr/U50/QN (NOR2X0)                              0.1466    0.1087     0.9554 f
  core/be/be_mem/csr/n195 (net)                 3      15.3007              0.0000     0.9554 f
  core/be/be_mem/csr/U51/INP (INVX1)                              0.1466    0.0058 &   0.9612 f
  core/be/be_mem/csr/U51/ZN (INVX1)                               0.1067    0.0653     1.0265 r
  core/be/be_mem/csr/n928 (net)                 5      21.3667              0.0000     1.0265 r
  core/be/be_mem/csr/U53/IN1 (NOR2X1)                             0.1067    0.0001 &   1.0265 r
  core/be/be_mem/csr/U53/QN (NOR2X1)                              0.0587    0.0409     1.0674 f
  core/be/be_mem/csr/n19 (net)                  1       3.7265              0.0000     1.0674 f
  core/be/be_mem/csr/U54/IN1 (NAND2X1)                            0.0587    0.0000 &   1.0675 f
  core/be/be_mem/csr/U54/QN (NAND2X1)                             0.0672    0.0372     1.1046 r
  core/be/be_mem/csr/n83 (net)                  2       6.7083              0.0000     1.1046 r
  core/be/be_mem/csr/U156/IN1 (NOR2X0)                            0.0672    0.0000 &   1.1047 r
  core/be/be_mem/csr/U156/QN (NOR2X0)                             0.0611    0.0398     1.1444 f
  core/be/be_mem/csr/n84 (net)                  1       3.2855              0.0000     1.1444 f
  core/be/be_mem/csr/U157/IN1 (NOR2X0)                            0.0611    0.0000 &   1.1445 f
  core/be/be_mem/csr/U157/QN (NOR2X0)                             0.0741    0.0405     1.1850 r
  core/be/be_mem/csr/n86 (net)                  1       4.0458              0.0000     1.1850 r
  core/be/be_mem/csr/U159/IN1 (NOR2X0)                            0.0741    0.0000 &   1.1850 r
  core/be/be_mem/csr/U159/QN (NOR2X0)                             0.0531    0.0396     1.2246 f
  core/be/be_mem/csr/n1290 (net)                1       3.0238              0.0000     1.2246 f
  core/be/be_mem/csr/icc_place163/INP (NBUFFX4)                   0.0531    0.0000 &   1.2246 f
  core/be/be_mem/csr/icc_place163/Z (NBUFFX4)                     0.1736    0.1470 @   1.3716 f
  core/be/be_mem/csr/n1632 (net)               43     188.5895              0.0000     1.3716 f
  core/be/be_mem/csr/U1202/IN1 (NOR2X2)                           0.1758    0.0045 @   1.3760 f
  core/be/be_mem/csr/U1202/QN (NOR2X2)                            0.1044    0.0356     1.4116 r
  core/be/be_mem/csr/n922 (net)                 1       3.7536              0.0000     1.4116 r
  core/be/be_mem/csr/U1204/IN1 (NAND2X1)                          0.1044    0.0000 &   1.4116 r
  core/be/be_mem/csr/U1204/QN (NAND2X1)                           0.1078    0.0725     1.4841 f
  core/be/be_mem/csr/n1602 (net)                3      17.4461              0.0000     1.4841 f
  core/be/be_mem/csr/U1205/IN1 (NOR2X4)                           0.1078    0.0001 &   1.4842 f
  core/be/be_mem/csr/U1205/QN (NOR2X4)                            0.1118    0.0495     1.5337 r
  core/be/be_mem/csr/n1587 (net)                4      21.3311              0.0000     1.5337 r
  core/be/be_mem/csr/U1206/IN2 (NAND2X2)                          0.1118    0.0001 &   1.5337 r
  core/be/be_mem/csr/U1206/QN (NAND2X2)                           0.0607    0.0428     1.5765 f
  core/be/be_mem/csr/n1332 (net)                4      15.6324              0.0000     1.5765 f
  core/be/be_mem/csr/U1690/INP (INVX1)                            0.0607    0.0001 &   1.5766 f
  core/be/be_mem/csr/U1690/ZN (INVX1)                             0.0331    0.0200     1.5966 r
  core/be/be_mem/csr/n1275 (net)                1       3.1321              0.0000     1.5966 r
  core/be/be_mem/csr/U1693/IN1 (NAND4X0)                          0.0331    0.0000 &   1.5966 r
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.0899    0.0356     1.6322 f
  core/be/be_mem/csr/n1278 (net)                1       4.0573              0.0000     1.6322 f
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.0899    0.0016 &   1.6338 f
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.0852    0.0487     1.6825 r
  core/be/be_mem/csr/n1280 (net)                1       5.5517              0.0000     1.6825 r
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.0852    0.0001 &   1.6826 r
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0577    0.0392     1.7218 f
  core/be/be_mem/csr/n1285 (net)                1       5.2579              0.0000     1.7218 f
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0577    0.0000 &   1.7218 f
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0605    0.0300     1.7519 r
  core/be/be_mem/csr/n1287 (net)                1       3.9392              0.0000     1.7519 r
  core/be/be_mem/csr/U1699/IN1 (NAND2X1)                          0.0605    0.0000 &   1.7519 r
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0571    0.0300     1.7819 f
  core/be/be_mem/csr/n1295 (net)                1       3.0304              0.0000     1.7819 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0571    0.0000 &   1.7819 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0306    0.1001     1.8820 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       3.8767              0.0000     1.8820 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.8820 r
  core/be/be_mem/csr_illegal_instr_lo (net)             3.8767              0.0000     1.8820 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0306    0.0000 &   1.8820 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.0634    0.0345     1.9165 f
  core/be/be_mem/n8 (net)                       1       7.2111              0.0000     1.9165 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.0634    0.0000 &   1.9165 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0898    0.0482     1.9647 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  25.7648   0.0000   1.9647 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     1.9647 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    25.7648              0.0000     1.9647 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   1.9647 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   25.7648              0.0000     1.9647 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   1.9647 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  25.7648             0.0000     1.9647 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   1.9647 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  25.7648   0.0000   1.9647 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0898   0.0031 &   1.9678 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0509   0.0733   2.0411 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.6171   0.0000   2.0411 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0509   0.0001 &   2.0412 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0499   0.0725   2.1137 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3   9.1852   0.0000   2.1137 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0499   0.0001 &   2.1138 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0459   0.0716   2.1854 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   8.7691   0.0000   2.1854 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0459   0.0000 &   2.1854 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0385   0.0662   2.2516 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.0594   0.0000   2.2516 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0385   0.0000 &   2.2516 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0489   0.0704   2.3220 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3   9.9581   0.0000   2.3220 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0489   0.0000 &   2.3221 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0457   0.0713   2.3933 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.7142   0.0000   2.3933 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0457   0.0000 &   2.3934 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0405   0.0663   2.4597 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   6.1328   0.0000   2.4597 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0405   0.0000 &   2.4597 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0532   0.0732   2.5329 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3  11.5454   0.0000   2.5329 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0532   0.0001 &   2.5330 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0462   0.0726   2.6056 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.8841   0.0000   2.6056 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6056 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[14] (net)   8.8841      0.0000     2.6056 r
  core/be/be_mem/csr/mcause_exception_enc/a/U15/INP (INVX0)       0.0462    0.0000 &   2.6057 r
  core/be/be_mem/csr/mcause_exception_enc/a/U15/ZN (INVX0)        0.0496    0.0372     2.6429 f
  core/be/be_mem/csr/mcause_exception_enc/a/n2 (net)     2   6.4288         0.0000     2.6429 f
  core/be/be_mem/csr/mcause_exception_enc/a/U18/IN2 (AND2X1)      0.0496    0.0000 &   2.6429 f
  core/be/be_mem/csr/mcause_exception_enc/a/U18/Q (AND2X1)        0.0306    0.0611     2.7040 f
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (net)     1   3.4610      0.0000     2.7040 f
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7040 f
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[15] (net)   3.4610         0.0000     2.7040 f
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7040 f
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (net)   3.4610            0.0000     2.7040 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7040 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (net)   3.4610   0.0000   2.7040 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7040 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (net)   3.4610   0.0000   2.7040 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p2_82)   0.0000   2.7040 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (net)   3.4610   0.0000   2.7040 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p1_158)   0.0000   2.7040 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (net)   3.4610   0.0000   2.7040 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/INP (NBUFFX2)   0.0306   0.0007 &   2.7047 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/Z (NBUFFX2)   0.0256   0.0498   2.7545 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (net)     2   6.6000   0.0000   2.7545 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p1_158)   0.0000   2.7545 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/addr_o[0] (net)   6.6000   0.0000   2.7545 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0256   0.0000 &   2.7545 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0367   0.0561   2.8106 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.0592   0.0000   2.8106 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.8106 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)   7.0592   0.0000   2.8106 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0367   0.0000 &   2.8107 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0388   0.0596   2.8702 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   7.7954   0.0000   2.8702 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.8702 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   7.7954   0.0000   2.8702 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0388   0.0000 &   2.8703 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0477   0.0737   2.9440 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  20.7999   0.0000   2.9440 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9440 f
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  20.7999        0.0000     2.9440 f
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0477    0.0004 &   2.9445 f
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0362    0.0593     3.0038 f
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   6.5671        0.0000     3.0038 f
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0038 f
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     6.5671              0.0000     3.0038 f
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0038 f
  core/be/be_mem/csr/exception_ecode_v_li (net)         6.5671              0.0000     3.0038 f
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0362    0.0008 &   3.0046 f
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.2193    0.0588     3.0634 r
  core/be/be_mem/csr/n1115 (net)                4      13.5583              0.0000     3.0634 r
  core/be/be_mem/csr/U1250/INP (INVX1)                            0.2193    0.0001 &   3.0635 r
  core/be/be_mem/csr/U1250/ZN (INVX1)                             0.0946    0.0605     3.1240 f
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      14.0169              0.0000     3.1240 f
  core/be/be_mem/csr/U1251/IN1 (NOR2X1)                           0.0946    0.0002 &   3.1242 f
  core/be/be_mem/csr/U1251/QN (NOR2X1)                            0.0962    0.0490     3.1732 r
  core/be/be_mem/csr/n1202 (net)                3       7.7712              0.0000     3.1732 r
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.0962    0.0000 &   3.1733 r
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.3816    0.2369 @   3.4101 r
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40     235.3404              0.0000     3.4101 r
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.4101 r
  core/be/be_mem/trap_pkt_o[2] (net)                  235.3404              0.0000     3.4101 r
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.4101 r
  core/be/n11 (net)                                   235.3404              0.0000     3.4101 r
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.4101 r
  core/be/be_checker/trap_pkt_i[2] (net)              235.3404              0.0000     3.4101 r
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.4101 r
  core/be/be_checker/director/trap_pkt_i[2] (net)     235.3404              0.0000     3.4101 r
  core/be/be_checker/director/U11/IN1 (OR3X2)                     0.3818    0.0008 @   3.4109 r
  core/be/be_checker/director/U11/Q (OR3X2)                       0.0967    0.1614     3.5723 r
  core/be/be_checker/director/n188 (net)        4      41.4245              0.0000     3.5723 r
  core/be/be_checker/director/U161/IN1 (NAND2X4)                  0.0967    0.0005 &   3.5728 r
  core/be/be_checker/director/U161/QN (NAND2X4)                   0.1527    0.0446 @   3.6174 f
  core/be/be_checker/director/n4 (net)          4      30.7046              0.0000     3.6174 f
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.1527    0.0116 @   3.6290 f
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.2212    0.1983 @   3.8273 r
  core/be/be_checker/director/flush_o (net)     7      69.3540              0.0000     3.8273 r
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.8273 r
  core/be/be_checker/flush_o (net)                     69.3540              0.0000     3.8273 r
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.8273 r
  core/be/flush (net)                                  69.3540              0.0000     3.8273 r
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.8273 r
  core/be/be_calculator/flush_i (net)                  69.3540              0.0000     3.8273 r
  core/be/be_calculator/U21/IN1 (OR2X1)                           0.2213    0.0034 @   3.8307 r
  core/be/be_calculator/U21/Q (OR2X1)                             0.1517    0.1409 @   3.9716 r
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  45.5225       0.0000     3.9716 r
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     3.9716 r
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      45.5225              0.0000     3.9716 r
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X4)                0.1517    0.0077 @   3.9793 r
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X4)                 0.1452    0.0871 @   4.0665 f
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  56.6769           0.0000     4.0665 f
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.0665 f
  core/be/be_calculator/mmu_cmd_v_o (net)              56.6769              0.0000     4.0665 f
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.0665 f
  core/be/mmu_cmd_v (net)                              56.6769              0.0000     4.0665 f
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.0665 f
  core/be/be_mem/mmu_cmd_v_i (net)                     56.6769              0.0000     4.0665 f
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1465    0.0159 @   4.0824 f
  core/be/be_mem/U270/Q (MUX21X1)                                 0.0848    0.1178     4.2002 f
  core/be/be_mem/dcache_pkt_v (net)             2      19.1265              0.0000     4.2002 f
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.2002 f
  core/be/be_mem/dcache/v_i (net)                      19.1265              0.0000     4.2002 f
  core/be/be_mem/dcache/U137/IN2 (NAND3X0)                        0.0848    0.0008 &   4.2011 f
  core/be/be_mem/dcache/U137/QN (NAND3X0)                         0.3198    0.1674     4.3685 r
  core/be/be_mem/dcache/n664 (net)              9      48.6261              0.0000     4.3685 r
  core/be/be_mem/dcache/U138/IN2 (NOR2X0)                         0.3198    0.0032 &   4.3717 r
  core/be/be_mem/dcache/U138/QN (NOR2X0)                          0.2689    0.1948     4.5664 f
  core/be/be_mem/dcache/n734 (net)             10      30.3699              0.0000     4.5664 f
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.2689    0.0007 &   4.5671 f
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.4269    0.2363     4.8034 r
  core/be/be_mem/dcache/n733 (net)             13      45.8571              0.0000     4.8034 r
  core/be/be_mem/dcache/icc_place152/INP (INVX0)                  0.4269    0.0001 &   4.8035 r
  core/be/be_mem/dcache/icc_place152/ZN (INVX0)                   0.1230    0.0597     4.8632 f
  core/be/be_mem/dcache/n851 (net)              1       3.7942              0.0000     4.8632 f
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.1230    0.0000 &   4.8632 f
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1849    0.0973     4.9605 r
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  13.5866           0.0000     4.9605 r
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.9605 r
  core/be/be_mem/data_mem_pkt_ready_o (net)            13.5866              0.0000     4.9605 r
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.9605 r
  core/be/data_mem_pkt_ready_o (net)                   13.5866              0.0000     4.9605 r
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.9605 r
  core/data_mem_pkt_ready_o[1] (net)                   13.5866              0.0000     4.9605 r
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.9605 r
  data_mem_pkt_ready_lo[1] (net)                       13.5866              0.0000     4.9605 r
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.9605 r
  uce_1__uce/data_mem_pkt_ready_i (net)                13.5866              0.0000     4.9605 r
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1849    0.0136 &   4.9741 r
  uce_1__uce/U51/QN (NAND2X0)                                     0.2007    0.0688     5.0429 f
  uce_1__uce/n19 (net)                          2       6.4528              0.0000     5.0429 f
  uce_1__uce/U52/INP (INVX0)                                      0.2007    0.0091 &   5.0520 f
  uce_1__uce/U52/ZN (INVX0)                                       0.1174    0.0703     5.1223 r
  uce_1__uce/n36 (net)                          4       9.7080              0.0000     5.1223 r
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1174    0.0000 &   5.1223 r
  uce_1__uce/U53/Q (OA221X1)                                      0.0603    0.0889     5.2112 r
  uce_1__uce/cache_req_complete_o (net)         2       7.9039              0.0000     5.2112 r
  uce_1__uce/U72/INP (INVX0)                                      0.0603    0.0000 &   5.2112 r
  uce_1__uce/U72/ZN (INVX0)                                       0.0436    0.0334     5.2446 f
  uce_1__uce/n106 (net)                         2       4.2638              0.0000     5.2446 f
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0436    0.0000 &   5.2447 f
  uce_1__uce/U720/QN (NAND3X1)                                    0.3040    0.2074 @   5.4520 r
  uce_1__uce/mem_resp_yumi_o (net)              3      93.2884              0.0000     5.4520 r
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.4520 r
  mem_resp_yumi_lo[1] (net)                            93.2884              0.0000     5.4520 r
  U3128/IN2 (AO22X1)                                              0.3078    0.0353 @   5.4874 r
  U3128/Q (AO22X1)                                                0.0633    0.1287     5.6161 r
  io_resp_yumi_o (net)                          1       8.6290              0.0000     5.6161 r
  io_resp_yumi_o (out)                                            0.0633    0.0002 &   5.6163 r
  data arrival time                                                                    5.6163

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6163
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2837


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1810/S (MUX21X1)                                               0.4194    0.0070 @   1.1115 f
  U1810/Q (MUX21X1)                                               0.4498    0.2937 @   1.4052 r
  io_cmd_o[27] (net)                            5     134.8988              0.0000     1.4052 r
  U1989/IN3 (NOR4X0)                                              0.4576    0.1273 @   1.5325 r
  U1989/QN (NOR4X0)                                               0.2430    0.1400     1.6724 f
  n37 (net)                                     1       5.8547              0.0000     1.6724 f
  U1991/IN2 (NAND4X0)                                             0.2430    0.0001 &   1.6725 f
  U1991/QN (NAND4X0)                                              0.1391    0.0734     1.7459 r
  n39 (net)                                     1       4.2413              0.0000     1.7459 r
  U1992/IN3 (NOR3X0)                                              0.1391    0.0000 &   1.7459 r
  U1992/QN (NOR3X0)                                               0.1671    0.0918     1.8377 f
  n238 (net)                                    2       6.0540              0.0000     1.8377 f
  U1995/IN1 (NAND2X0)                                             0.1671    0.0000 &   1.8377 f
  U1995/QN (NAND2X0)                                              0.1421    0.0885     1.9262 r
  n236 (net)                                    2       9.8526              0.0000     1.9262 r
  U3122/IN2 (NOR2X0)                                              0.1421    0.0045 &   1.9307 r
  U3122/QN (NOR2X0)                                               0.4171    0.2473     2.1780 f
  io_cmd_v_o (net)                              1      60.3938              0.0000     2.1780 f
  io_cmd_v_o (out)                                                0.4171    0.1269 &   2.3049 f
  data arrival time                                                                    2.3049

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.3049
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.5951


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1810/S (MUX21X1)                                               0.4463    0.0075 @   1.0987 r
  U1810/Q (MUX21X1)                                               0.4498    0.2971 @   1.3958 r
  io_cmd_o[27] (net)                            5     134.8988              0.0000     1.3958 r
  U1989/IN3 (NOR4X0)                                              0.4576    0.1273 @   1.5231 r
  U1989/QN (NOR4X0)                                               0.2430    0.1400     1.6631 f
  n37 (net)                                     1       5.8547              0.0000     1.6631 f
  U1991/IN2 (NAND4X0)                                             0.2430    0.0001 &   1.6631 f
  U1991/QN (NAND4X0)                                              0.1391    0.0734     1.7365 r
  n39 (net)                                     1       4.2413              0.0000     1.7365 r
  U1992/IN3 (NOR3X0)                                              0.1391    0.0000 &   1.7365 r
  U1992/QN (NOR3X0)                                               0.1671    0.0918     1.8284 f
  n238 (net)                                    2       6.0540              0.0000     1.8284 f
  U1995/IN1 (NAND2X0)                                             0.1671    0.0000 &   1.8284 f
  U1995/QN (NAND2X0)                                              0.1421    0.0885     1.9168 r
  n236 (net)                                    2       9.8526              0.0000     1.9168 r
  U3122/IN2 (NOR2X0)                                              0.1421    0.0045 &   1.9214 r
  U3122/QN (NOR2X0)                                               0.4171    0.2473     2.1686 f
  io_cmd_v_o (net)                              1      60.3938              0.0000     2.1686 f
  io_cmd_v_o (out)                                                0.4171    0.1269 &   2.2955 f
  data arrival time                                                                    2.2955

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.2955
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.6045


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1808/S (MUX21X1)                                               0.4197    0.0123 @   1.1168 f
  U1808/Q (MUX21X1)                                               0.5182    0.3085 @   1.4253 r
  io_cmd_o[26] (net)                            5     153.2537              0.0000     1.4253 r
  U1989/IN4 (NOR4X0)                                              0.5366    0.0708 @   1.4961 r
  U1989/QN (NOR4X0)                                               0.2430    0.1625     1.6586 f
  n37 (net)                                     1       5.8547              0.0000     1.6586 f
  U1991/IN2 (NAND4X0)                                             0.2430    0.0001 &   1.6587 f
  U1991/QN (NAND4X0)                                              0.1391    0.0734     1.7320 r
  n39 (net)                                     1       4.2413              0.0000     1.7320 r
  U1992/IN3 (NOR3X0)                                              0.1391    0.0000 &   1.7321 r
  U1992/QN (NOR3X0)                                               0.1671    0.0918     1.8239 f
  n238 (net)                                    2       6.0540              0.0000     1.8239 f
  U1995/IN1 (NAND2X0)                                             0.1671    0.0000 &   1.8239 f
  U1995/QN (NAND2X0)                                              0.1421    0.0885     1.9123 r
  n236 (net)                                    2       9.8526              0.0000     1.9123 r
  U3122/IN2 (NOR2X0)                                              0.1421    0.0045 &   1.9169 r
  U3122/QN (NOR2X0)                                               0.4171    0.2473     2.1641 f
  io_cmd_v_o (net)                              1      60.3938              0.0000     2.1641 f
  io_cmd_v_o (out)                                                0.4171    0.1269 &   2.2911 f
  data arrival time                                                                    2.2911

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.2911
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.6089


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1808/S (MUX21X1)                                               0.4466    0.0129 @   1.1042 r
  U1808/Q (MUX21X1)                                               0.5182    0.3120 @   1.4161 r
  io_cmd_o[26] (net)                            5     153.2537              0.0000     1.4161 r
  U1989/IN4 (NOR4X0)                                              0.5366    0.0708 @   1.4869 r
  U1989/QN (NOR4X0)                                               0.2430    0.1625     1.6494 f
  n37 (net)                                     1       5.8547              0.0000     1.6494 f
  U1991/IN2 (NAND4X0)                                             0.2430    0.0001 &   1.6495 f
  U1991/QN (NAND4X0)                                              0.1391    0.0734     1.7228 r
  n39 (net)                                     1       4.2413              0.0000     1.7228 r
  U1992/IN3 (NOR3X0)                                              0.1391    0.0000 &   1.7229 r
  U1992/QN (NOR3X0)                                               0.1671    0.0918     1.8147 f
  n238 (net)                                    2       6.0540              0.0000     1.8147 f
  U1995/IN1 (NAND2X0)                                             0.1671    0.0000 &   1.8147 f
  U1995/QN (NAND2X0)                                              0.1421    0.0885     1.9031 r
  n236 (net)                                    2       9.8526              0.0000     1.9031 r
  U3122/IN2 (NOR2X0)                                              0.1421    0.0045 &   1.9077 r
  U3122/QN (NOR2X0)                                               0.4171    0.2473     2.1549 f
  io_cmd_v_o (net)                              1      60.3938              0.0000     2.1549 f
  io_cmd_v_o (out)                                                0.4171    0.1269 &   2.2819 f
  data arrival time                                                                    2.2819

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.2819
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.6181


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1810/S (MUX21X1)                                               0.4194    0.0070 @   1.1115 f
  U1810/Q (MUX21X1)                                               0.4350    0.2859 @   1.3975 f
  io_cmd_o[27] (net)                            5     134.6208              0.0000     1.3975 f
  U1989/IN3 (NOR4X0)                                              0.4431    0.1172 @   1.5146 f
  U1989/QN (NOR4X0)                                               0.2098    0.0969     1.6115 r
  n37 (net)                                     1       5.8627              0.0000     1.6115 r
  U1991/IN2 (NAND4X0)                                             0.2098    0.0052 &   1.6168 r
  U1991/QN (NAND4X0)                                              0.1202    0.0573     1.6741 f
  n39 (net)                                     1       4.1566              0.0000     1.6741 f
  U1992/IN3 (NOR3X0)                                              0.1202    0.0000 &   1.6741 f
  U1992/QN (NOR3X0)                                               0.1693    0.0664     1.7405 r
  n238 (net)                                    2       6.1709              0.0000     1.7405 r
  U1995/IN1 (NAND2X0)                                             0.1693    0.0000 &   1.7405 r
  U1995/QN (NAND2X0)                                              0.1376    0.0926     1.8331 f
  n236 (net)                                    2       9.7120              0.0000     1.8331 f
  U3122/IN2 (NOR2X0)                                              0.1376    0.0043 &   1.8375 f
  U3122/QN (NOR2X0)                                               0.5440    0.2517     2.0891 r
  io_cmd_v_o (net)                              1      60.3938              0.0000     2.0891 r
  io_cmd_v_o (out)                                                0.5440    0.1812 &   2.2703 r
  data arrival time                                                                    2.2703

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.2703
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.6297


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1810/S (MUX21X1)                                               0.4463    0.0075 @   1.0987 r
  U1810/Q (MUX21X1)                                               0.4350    0.2875 @   1.3862 f
  io_cmd_o[27] (net)                            5     134.6208              0.0000     1.3862 f
  U1989/IN3 (NOR4X0)                                              0.4431    0.1172 @   1.5034 f
  U1989/QN (NOR4X0)                                               0.2098    0.0969     1.6003 r
  n37 (net)                                     1       5.8627              0.0000     1.6003 r
  U1991/IN2 (NAND4X0)                                             0.2098    0.0052 &   1.6055 r
  U1991/QN (NAND4X0)                                              0.1202    0.0573     1.6628 f
  n39 (net)                                     1       4.1566              0.0000     1.6628 f
  U1992/IN3 (NOR3X0)                                              0.1202    0.0000 &   1.6628 f
  U1992/QN (NOR3X0)                                               0.1693    0.0664     1.7293 r
  n238 (net)                                    2       6.1709              0.0000     1.7293 r
  U1995/IN1 (NAND2X0)                                             0.1693    0.0000 &   1.7293 r
  U1995/QN (NAND2X0)                                              0.1376    0.0926     1.8219 f
  n236 (net)                                    2       9.7120              0.0000     1.8219 f
  U3122/IN2 (NOR2X0)                                              0.1376    0.0043 &   1.8262 f
  U3122/QN (NOR2X0)                                               0.5440    0.2517     2.0779 r
  io_cmd_v_o (net)                              1      60.3938              0.0000     2.0779 r
  io_cmd_v_o (out)                                                0.5440    0.1812 &   2.2591 r
  data arrival time                                                                    2.2591

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.2591
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.6409


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1808/S (MUX21X1)                                               0.4197    0.0123 @   1.1168 f
  U1808/Q (MUX21X1)                                               0.5016    0.3027 @   1.4195 f
  io_cmd_o[26] (net)                            5     152.9841              0.0000     1.4195 f
  U1989/IN4 (NOR4X0)                                              0.5205    0.0701 @   1.4896 f
  U1989/QN (NOR4X0)                                               0.2098    0.0846     1.5742 r
  n37 (net)                                     1       5.8627              0.0000     1.5742 r
  U1991/IN2 (NAND4X0)                                             0.2098    0.0052 &   1.5794 r
  U1991/QN (NAND4X0)                                              0.1202    0.0573     1.6367 f
  n39 (net)                                     1       4.1566              0.0000     1.6367 f
  U1992/IN3 (NOR3X0)                                              0.1202    0.0000 &   1.6368 f
  U1992/QN (NOR3X0)                                               0.1693    0.0664     1.7032 r
  n238 (net)                                    2       6.1709              0.0000     1.7032 r
  U1995/IN1 (NAND2X0)                                             0.1693    0.0000 &   1.7032 r
  U1995/QN (NAND2X0)                                              0.1376    0.0926     1.7958 f
  n236 (net)                                    2       9.7120              0.0000     1.7958 f
  U3122/IN2 (NOR2X0)                                              0.1376    0.0043 &   1.8001 f
  U3122/QN (NOR2X0)                                               0.5440    0.2517     2.0518 r
  io_cmd_v_o (net)                              1      60.3938              0.0000     2.0518 r
  io_cmd_v_o (out)                                                0.5440    0.1812 &   2.2330 r
  data arrival time                                                                    2.2330

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.2330
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.6670


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1828/S (MUX21X1)                                               0.4197    0.0121 @   1.1166 f
  U1828/Q (MUX21X1)                                               0.3489    0.2493 @   1.3658 f
  io_cmd_o[36] (net)                            5     106.9281              0.0000     1.3658 f
  U1989/IN1 (NOR4X0)                                              0.3539    0.1093 @   1.4752 f
  U1989/QN (NOR4X0)                                               0.2098    0.0988     1.5739 r
  n37 (net)                                     1       5.8627              0.0000     1.5739 r
  U1991/IN2 (NAND4X0)                                             0.2098    0.0052 &   1.5792 r
  U1991/QN (NAND4X0)                                              0.1202    0.0573     1.6365 f
  n39 (net)                                     1       4.1566              0.0000     1.6365 f
  U1992/IN3 (NOR3X0)                                              0.1202    0.0000 &   1.6365 f
  U1992/QN (NOR3X0)                                               0.1693    0.0664     1.7029 r
  n238 (net)                                    2       6.1709              0.0000     1.7029 r
  U1995/IN1 (NAND2X0)                                             0.1693    0.0000 &   1.7029 r
  U1995/QN (NAND2X0)                                              0.1376    0.0926     1.7955 f
  n236 (net)                                    2       9.7120              0.0000     1.7955 f
  U3122/IN2 (NOR2X0)                                              0.1376    0.0043 &   1.7999 f
  U3122/QN (NOR2X0)                                               0.5440    0.2517     2.0515 r
  io_cmd_v_o (net)                              1      60.3938              0.0000     2.0515 r
  io_cmd_v_o (out)                                                0.5440    0.1812 &   2.2327 r
  data arrival time                                                                    2.2327

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.2327
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.6673


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  mem_arbiter/reqs_i[1] (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)             0.0000     1.0912 r
  mem_arbiter/reqs_i[1] (net)                         279.8461              0.0000     1.0912 r
  mem_arbiter/enc/i[1] (bsg_priority_encode_one_hot_out_width_p2_lo_to_hi_p0_0)   0.0000   1.0912 r
  mem_arbiter/enc/i[1] (net)                          279.8461              0.0000     1.0912 r
  mem_arbiter/enc/genblk1_scan/i[1] (bsg_scan_width_p2_or_p1_lo_to_hi_p0_0)   0.0000   1.0912 r
  mem_arbiter/enc/genblk1_scan/i[1] (net)             279.8461              0.0000     1.0912 r
  mem_arbiter/enc/genblk1_scan/U3/IN2 (OR2X1)                     0.4462    0.0061 @   1.0973 r
  mem_arbiter/enc/genblk1_scan/U3/Q (OR2X1)                       0.0483    0.1290     1.2263 r
  mem_arbiter/enc/genblk1_scan/o[0] (net)       1       3.3254              0.0000     1.2263 r
  mem_arbiter/enc/genblk1_scan/o[0] (bsg_scan_width_p2_or_p1_lo_to_hi_p0_0)   0.0000   1.2263 r
  mem_arbiter/enc/scan_lo_0_ (net)                      3.3254              0.0000     1.2263 r
  mem_arbiter/enc/U1/INP (INVX0)                                  0.0483    0.0000 &   1.2264 r
  mem_arbiter/enc/U1/ZN (INVX0)                                   0.0356    0.0277     1.2541 f
  mem_arbiter/enc/n1 (net)                      1       3.2692              0.0000     1.2541 f
  mem_arbiter/enc/U2/IN1 (NOR2X0)                                 0.0356    0.0000 &   1.2541 f
  mem_arbiter/enc/U2/QN (NOR2X0)                                  0.1321    0.0340     1.2881 r
  mem_arbiter/enc/o[0] (net)                    1       3.5997              0.0000     1.2881 r
  mem_arbiter/enc/o[0] (bsg_priority_encode_one_hot_out_width_p2_lo_to_hi_p0_0)   0.0000   1.2881 r
  mem_arbiter/grants_unmasked_lo[0] (net)               3.5997              0.0000     1.2881 r
  mem_arbiter/U2/IN2 (AND2X1)                                     0.1321    0.0000 &   1.2881 r
  mem_arbiter/U2/Q (AND2X1)                                       0.0667    0.0838     1.3719 r
  mem_arbiter/grants_o[0] (net)                 2      11.8134              0.0000     1.3719 r
  mem_arbiter/grants_o[0] (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)           0.0000     1.3719 r
  fifo_yumi_li[0] (net)                                11.8134              0.0000     1.3719 r
  U1993/IN2 (NOR2X1)                                              0.0667    0.0000 &   1.3719 r
  U1993/QN (NOR2X1)                                               0.3280    0.1877 @   1.5597 f
  n237 (net)                                    2      66.4369              0.0000     1.5597 f
  U1994/INP (INVX0)                                               0.3291    0.1139 @   1.6735 f
  U1994/ZN (INVX0)                                                0.0942    0.0423     1.7158 r
  n40 (net)                                     1       2.4833              0.0000     1.7158 r
  U1995/IN2 (NAND2X0)                                             0.0942    0.0000 &   1.7158 r
  U1995/QN (NAND2X0)                                              0.1376    0.0736     1.7894 f
  n236 (net)                                    2       9.7120              0.0000     1.7894 f
  U3122/IN2 (NOR2X0)                                              0.1376    0.0043 &   1.7937 f
  U3122/QN (NOR2X0)                                               0.5440    0.2517     2.0454 r
  io_cmd_v_o (net)                              1      60.3938              0.0000     2.0454 r
  io_cmd_v_o (out)                                                0.5440    0.1812 &   2.2266 r
  data arrival time                                                                    2.2266

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.2266
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.6734


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1808/S (MUX21X1)                                               0.4466    0.0129 @   1.1042 r
  U1808/Q (MUX21X1)                                               0.5016    0.3042 @   1.4084 f
  io_cmd_o[26] (net)                            5     152.9841              0.0000     1.4084 f
  U1989/IN4 (NOR4X0)                                              0.5205    0.0701 @   1.4785 f
  U1989/QN (NOR4X0)                                               0.2098    0.0846     1.5631 r
  n37 (net)                                     1       5.8627              0.0000     1.5631 r
  U1991/IN2 (NAND4X0)                                             0.2098    0.0052 &   1.5683 r
  U1991/QN (NAND4X0)                                              0.1202    0.0573     1.6256 f
  n39 (net)                                     1       4.1566              0.0000     1.6256 f
  U1992/IN3 (NOR3X0)                                              0.1202    0.0000 &   1.6256 f
  U1992/QN (NOR3X0)                                               0.1693    0.0664     1.6921 r
  n238 (net)                                    2       6.1709              0.0000     1.6921 r
  U1995/IN1 (NAND2X0)                                             0.1693    0.0000 &   1.6921 r
  U1995/QN (NAND2X0)                                              0.1376    0.0926     1.7847 f
  n236 (net)                                    2       9.7120              0.0000     1.7847 f
  U3122/IN2 (NOR2X0)                                              0.1376    0.0043 &   1.7890 f
  U3122/QN (NOR2X0)                                               0.5440    0.2517     2.0407 r
  io_cmd_v_o (net)                              1      60.3938              0.0000     2.0407 r
  io_cmd_v_o (out)                                                0.5440    0.1812 &   2.2219 r
  data arrival time                                                                    2.2219

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.2219
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.6781


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1810/S (MUX21X1)                                               0.4194    0.0070 @   1.1115 f
  U1810/Q (MUX21X1)                                               0.4498    0.2937 @   1.4052 r
  io_cmd_o[27] (net)                            5     134.8988              0.0000     1.4052 r
  U1989/IN3 (NOR4X0)                                              0.4576    0.1273 @   1.5325 r
  U1989/QN (NOR4X0)                                               0.2430    0.1400     1.6724 f
  n37 (net)                                     1       5.8547              0.0000     1.6724 f
  U1991/IN2 (NAND4X0)                                             0.2430    0.0001 &   1.6725 f
  U1991/QN (NAND4X0)                                              0.1391    0.0734     1.7459 r
  n39 (net)                                     1       4.2413              0.0000     1.7459 r
  U1992/IN3 (NOR3X0)                                              0.1391    0.0000 &   1.7459 r
  U1992/QN (NOR3X0)                                               0.1671    0.0918     1.8377 f
  n238 (net)                                    2       6.0540              0.0000     1.8377 f
  U3123/IN1 (NOR2X0)                                              0.1671    0.0000 &   1.8377 f
  U3123/QN (NOR2X0)                                               0.2531    0.1300     1.9678 r
  mem_cmd_v_o (net)                             1      22.6570              0.0000     1.9678 r
  mem_cmd_v_o (out)                                               0.2531    0.0163 &   1.9841 r
  data arrival time                                                                    1.9841

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.9841
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.9159


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1810/S (MUX21X1)                                               0.4463    0.0075 @   1.0987 r
  U1810/Q (MUX21X1)                                               0.4498    0.2971 @   1.3958 r
  io_cmd_o[27] (net)                            5     134.8988              0.0000     1.3958 r
  U1989/IN3 (NOR4X0)                                              0.4576    0.1273 @   1.5231 r
  U1989/QN (NOR4X0)                                               0.2430    0.1400     1.6631 f
  n37 (net)                                     1       5.8547              0.0000     1.6631 f
  U1991/IN2 (NAND4X0)                                             0.2430    0.0001 &   1.6631 f
  U1991/QN (NAND4X0)                                              0.1391    0.0734     1.7365 r
  n39 (net)                                     1       4.2413              0.0000     1.7365 r
  U1992/IN3 (NOR3X0)                                              0.1391    0.0000 &   1.7365 r
  U1992/QN (NOR3X0)                                               0.1671    0.0918     1.8284 f
  n238 (net)                                    2       6.0540              0.0000     1.8284 f
  U3123/IN1 (NOR2X0)                                              0.1671    0.0000 &   1.8284 f
  U3123/QN (NOR2X0)                                               0.2531    0.1300     1.9584 r
  mem_cmd_v_o (net)                             1      22.6570              0.0000     1.9584 r
  mem_cmd_v_o (out)                                               0.2531    0.0163 &   1.9747 r
  data arrival time                                                                    1.9747

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.9747
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.9253


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1808/S (MUX21X1)                                               0.4197    0.0123 @   1.1168 f
  U1808/Q (MUX21X1)                                               0.5182    0.3085 @   1.4253 r
  io_cmd_o[26] (net)                            5     153.2537              0.0000     1.4253 r
  U1989/IN4 (NOR4X0)                                              0.5366    0.0708 @   1.4961 r
  U1989/QN (NOR4X0)                                               0.2430    0.1625     1.6586 f
  n37 (net)                                     1       5.8547              0.0000     1.6586 f
  U1991/IN2 (NAND4X0)                                             0.2430    0.0001 &   1.6587 f
  U1991/QN (NAND4X0)                                              0.1391    0.0734     1.7320 r
  n39 (net)                                     1       4.2413              0.0000     1.7320 r
  U1992/IN3 (NOR3X0)                                              0.1391    0.0000 &   1.7321 r
  U1992/QN (NOR3X0)                                               0.1671    0.0918     1.8239 f
  n238 (net)                                    2       6.0540              0.0000     1.8239 f
  U3123/IN1 (NOR2X0)                                              0.1671    0.0000 &   1.8239 f
  U3123/QN (NOR2X0)                                               0.2531    0.1300     1.9539 r
  mem_cmd_v_o (net)                             1      22.6570              0.0000     1.9539 r
  mem_cmd_v_o (out)                                               0.2531    0.0163 &   1.9703 r
  data arrival time                                                                    1.9703

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.9703
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.9297


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1808/S (MUX21X1)                                               0.4466    0.0129 @   1.1042 r
  U1808/Q (MUX21X1)                                               0.5182    0.3120 @   1.4161 r
  io_cmd_o[26] (net)                            5     153.2537              0.0000     1.4161 r
  U1989/IN4 (NOR4X0)                                              0.5366    0.0708 @   1.4869 r
  U1989/QN (NOR4X0)                                               0.2430    0.1625     1.6494 f
  n37 (net)                                     1       5.8547              0.0000     1.6494 f
  U1991/IN2 (NAND4X0)                                             0.2430    0.0001 &   1.6495 f
  U1991/QN (NAND4X0)                                              0.1391    0.0734     1.7228 r
  n39 (net)                                     1       4.2413              0.0000     1.7228 r
  U1992/IN3 (NOR3X0)                                              0.1391    0.0000 &   1.7229 r
  U1992/QN (NOR3X0)                                               0.1671    0.0918     1.8147 f
  n238 (net)                                    2       6.0540              0.0000     1.8147 f
  U3123/IN1 (NOR2X0)                                              0.1671    0.0000 &   1.8147 f
  U3123/QN (NOR2X0)                                               0.2531    0.1300     1.9447 r
  mem_cmd_v_o (net)                             1      22.6570              0.0000     1.9447 r
  mem_cmd_v_o (out)                                               0.2531    0.0163 &   1.9610 r
  data arrival time                                                                    1.9610

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.9610
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.9390


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1828/S (MUX21X1)                                               0.4197    0.0121 @   1.1166 f
  U1828/Q (MUX21X1)                                               0.3614    0.2614 @   1.3780 r
  io_cmd_o[36] (net)                            5     107.2950              0.0000     1.3780 r
  U1989/IN1 (NOR4X0)                                              0.3663    0.1152 @   1.4932 r
  U1989/QN (NOR4X0)                                               0.2430    0.0950     1.5882 f
  n37 (net)                                     1       5.8547              0.0000     1.5882 f
  U1991/IN2 (NAND4X0)                                             0.2430    0.0001 &   1.5883 f
  U1991/QN (NAND4X0)                                              0.1391    0.0734     1.6616 r
  n39 (net)                                     1       4.2413              0.0000     1.6616 r
  U1992/IN3 (NOR3X0)                                              0.1391    0.0000 &   1.6617 r
  U1992/QN (NOR3X0)                                               0.1671    0.0918     1.7535 f
  n238 (net)                                    2       6.0540              0.0000     1.7535 f
  U3123/IN1 (NOR2X0)                                              0.1671    0.0000 &   1.7535 f
  U3123/QN (NOR2X0)                                               0.2531    0.1300     1.8835 r
  mem_cmd_v_o (net)                             1      22.6570              0.0000     1.8835 r
  mem_cmd_v_o (out)                                               0.2531    0.0163 &   1.8998 r
  data arrival time                                                                    1.8998

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8998
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0002


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1842/S (MUX21X1)                                               0.4198    0.0117 @   1.1162 f
  U1842/Q (MUX21X1)                                               0.3458    0.2563 @   1.3724 r
  io_cmd_o[43] (net)                            5     102.6114              0.0000     1.3724 r
  U1989/IN2 (NOR4X0)                                              0.3500    0.0987 @   1.4711 r
  U1989/QN (NOR4X0)                                               0.2430    0.1126     1.5837 f
  n37 (net)                                     1       5.8547              0.0000     1.5837 f
  U1991/IN2 (NAND4X0)                                             0.2430    0.0001 &   1.5838 f
  U1991/QN (NAND4X0)                                              0.1391    0.0734     1.6572 r
  n39 (net)                                     1       4.2413              0.0000     1.6572 r
  U1992/IN3 (NOR3X0)                                              0.1391    0.0000 &   1.6572 r
  U1992/QN (NOR3X0)                                               0.1671    0.0918     1.7490 f
  n238 (net)                                    2       6.0540              0.0000     1.7490 f
  U3123/IN1 (NOR2X0)                                              0.1671    0.0000 &   1.7490 f
  U3123/QN (NOR2X0)                                               0.2531    0.1300     1.8791 r
  mem_cmd_v_o (net)                             1      22.6570              0.0000     1.8791 r
  mem_cmd_v_o (out)                                               0.2531    0.0163 &   1.8954 r
  data arrival time                                                                    1.8954

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8954
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0046


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1828/S (MUX21X1)                                               0.4467    0.0127 @   1.1040 r
  U1828/Q (MUX21X1)                                               0.3614    0.2649 @   1.3688 r
  io_cmd_o[36] (net)                            5     107.2950              0.0000     1.3688 r
  U1989/IN1 (NOR4X0)                                              0.3663    0.1152 @   1.4840 r
  U1989/QN (NOR4X0)                                               0.2430    0.0950     1.5790 f
  n37 (net)                                     1       5.8547              0.0000     1.5790 f
  U1991/IN2 (NAND4X0)                                             0.2430    0.0001 &   1.5791 f
  U1991/QN (NAND4X0)                                              0.1391    0.0734     1.6525 r
  n39 (net)                                     1       4.2413              0.0000     1.6525 r
  U1992/IN3 (NOR3X0)                                              0.1391    0.0000 &   1.6525 r
  U1992/QN (NOR3X0)                                               0.1671    0.0918     1.7443 f
  n238 (net)                                    2       6.0540              0.0000     1.7443 f
  U3123/IN1 (NOR2X0)                                              0.1671    0.0000 &   1.7443 f
  U3123/QN (NOR2X0)                                               0.2531    0.1300     1.8744 r
  mem_cmd_v_o (net)                             1      22.6570              0.0000     1.8744 r
  mem_cmd_v_o (out)                                               0.2531    0.0163 &   1.8907 r
  data arrival time                                                                    1.8907

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8907
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0093


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1826/S (MUX21X1)                                               0.4198    0.0109 @   1.1154 f
  U1826/Q (MUX21X1)                                               0.3316    0.2510 @   1.3664 r
  io_cmd_o[35] (net)                            5      98.1137              0.0000     1.3664 r
  U1990/IN4 (NOR4X0)                                              0.3351    0.0980 @   1.4644 r
  U1990/QN (NOR4X0)                                               0.1723    0.1221     1.5865 f
  n36 (net)                                     1       3.6655              0.0000     1.5865 f
  U1991/IN3 (NAND4X0)                                             0.1723    0.0000 &   1.5865 f
  U1991/QN (NAND4X0)                                              0.1391    0.0631     1.6496 r
  n39 (net)                                     1       4.2413              0.0000     1.6496 r
  U1992/IN3 (NOR3X0)                                              0.1391    0.0000 &   1.6497 r
  U1992/QN (NOR3X0)                                               0.1671    0.0918     1.7415 f
  n238 (net)                                    2       6.0540              0.0000     1.7415 f
  U3123/IN1 (NOR2X0)                                              0.1671    0.0000 &   1.7415 f
  U3123/QN (NOR2X0)                                               0.2531    0.1300     1.8715 r
  mem_cmd_v_o (net)                             1      22.6570              0.0000     1.8715 r
  mem_cmd_v_o (out)                                               0.2531    0.0163 &   1.8879 r
  data arrival time                                                                    1.8879

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8879
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0121


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1842/S (MUX21X1)                                               0.4467    0.0124 @   1.1036 r
  U1842/Q (MUX21X1)                                               0.3458    0.2597 @   1.3633 r
  io_cmd_o[43] (net)                            5     102.6114              0.0000     1.3633 r
  U1989/IN2 (NOR4X0)                                              0.3500    0.0987 @   1.4620 r
  U1989/QN (NOR4X0)                                               0.2430    0.1126     1.5746 f
  n37 (net)                                     1       5.8547              0.0000     1.5746 f
  U1991/IN2 (NAND4X0)                                             0.2430    0.0001 &   1.5747 f
  U1991/QN (NAND4X0)                                              0.1391    0.0734     1.6480 r
  n39 (net)                                     1       4.2413              0.0000     1.6480 r
  U1992/IN3 (NOR3X0)                                              0.1391    0.0000 &   1.6481 r
  U1992/QN (NOR3X0)                                               0.1671    0.0918     1.7399 f
  n238 (net)                                    2       6.0540              0.0000     1.7399 f
  U3123/IN1 (NOR2X0)                                              0.1671    0.0000 &   1.7399 f
  U3123/QN (NOR2X0)                                               0.2531    0.1300     1.8699 r
  mem_cmd_v_o (net)                             1      22.6570              0.0000     1.8699 r
  mem_cmd_v_o (out)                                               0.2531    0.0163 &   1.8863 r
  data arrival time                                                                    1.8863

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8863
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0137


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1810/S (MUX21X1)                                               0.4194    0.0070 @   1.1115 f
  U1810/Q (MUX21X1)                                               0.4350    0.2859 @   1.3975 f
  io_cmd_o[27] (net)                            5     134.6208              0.0000     1.3975 f
  U1989/IN3 (NOR4X0)                                              0.4431    0.1172 @   1.5146 f
  U1989/QN (NOR4X0)                                               0.2098    0.0969     1.6115 r
  n37 (net)                                     1       5.8627              0.0000     1.6115 r
  U1991/IN2 (NAND4X0)                                             0.2098    0.0052 &   1.6168 r
  U1991/QN (NAND4X0)                                              0.1202    0.0573     1.6741 f
  n39 (net)                                     1       4.1566              0.0000     1.6741 f
  U1992/IN3 (NOR3X0)                                              0.1202    0.0000 &   1.6741 f
  U1992/QN (NOR3X0)                                               0.1693    0.0664     1.7405 r
  n238 (net)                                    2       6.1709              0.0000     1.7405 r
  U3123/IN1 (NOR2X0)                                              0.1693    0.0000 &   1.7406 r
  U3123/QN (NOR2X0)                                               0.2566    0.1284     1.8689 f
  mem_cmd_v_o (net)                             1      22.6570              0.0000     1.8689 f
  mem_cmd_v_o (out)                                               0.2566    0.0159 &   1.8849 f
  data arrival time                                                                    1.8849

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8849
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0151


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1822/S (MUX21X1)                                               0.4194    0.0074 @   1.1118 f
  U1822/Q (MUX21X1)                                               0.4388    0.2874 @   1.3992 r
  io_cmd_o[33] (net)                            4     130.7260              0.0000     1.3992 r
  U1823/INP (NBUFFX2)                                             0.4470    0.1390 @   1.5382 r
  U1823/Z (NBUFFX2)                                               0.1025    0.1454 @   1.6837 r
  mem_cmd_o[33] (net)                           1      41.7204              0.0000     1.6837 r
  mem_cmd_o[33] (out)                                             0.1031    0.0406 @   1.7243 r
  data arrival time                                                                    1.7243

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7243
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1757


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1796/S (MUX21X1)                                               0.4197    0.0123 @   1.1168 f
  U1796/Q (MUX21X1)                                               0.5221    0.3132 @   1.4300 r
  io_cmd_o[20] (net)                            4     155.3537              0.0000     1.4300 r
  U1797/INP (NBUFFX2)                                             0.5377    0.1278 @   1.5577 r
  U1797/Z (NBUFFX2)                                               0.1054    0.1548 @   1.7125 r
  mem_cmd_o[20] (net)                           1      40.4932              0.0000     1.7125 r
  mem_cmd_o[20] (out)                                             0.1061    0.0056 @   1.7181 r
  data arrival time                                                                    1.7181

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7181
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1819


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1822/S (MUX21X1)                                               0.4463    0.0078 @   1.0990 r
  U1822/Q (MUX21X1)                                               0.4388    0.2908 @   1.3899 r
  io_cmd_o[33] (net)                            4     130.7260              0.0000     1.3899 r
  U1823/INP (NBUFFX2)                                             0.4470    0.1390 @   1.5289 r
  U1823/Z (NBUFFX2)                                               0.1025    0.1454 @   1.6743 r
  mem_cmd_o[33] (net)                           1      41.7204              0.0000     1.6743 r
  mem_cmd_o[33] (out)                                             0.1031    0.0406 @   1.7149 r
  data arrival time                                                                    1.7149

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7149
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1851


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1796/S (MUX21X1)                                               0.4466    0.0129 @   1.1041 r
  U1796/Q (MUX21X1)                                               0.5221    0.3166 @   1.4208 r
  io_cmd_o[20] (net)                            4     155.3537              0.0000     1.4208 r
  U1797/INP (NBUFFX2)                                             0.5377    0.1278 @   1.5485 r
  U1797/Z (NBUFFX2)                                               0.1054    0.1548 @   1.7033 r
  mem_cmd_o[20] (net)                           1      40.4932              0.0000     1.7033 r
  mem_cmd_o[20] (out)                                             0.1061    0.0056 @   1.7089 r
  data arrival time                                                                    1.7089

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7089
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1911


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1810/S (MUX21X1)                                               0.4194    0.0070 @   1.1115 f
  U1810/Q (MUX21X1)                                               0.4498    0.2937 @   1.4052 r
  io_cmd_o[27] (net)                            5     134.8988              0.0000     1.4052 r
  U1811/INP (NBUFFX2)                                             0.4573    0.1319 @   1.5370 r
  U1811/Z (NBUFFX2)                                               0.1336    0.1592 @   1.6962 r
  mem_cmd_o[27] (net)                           1      61.4856              0.0000     1.6962 r
  mem_cmd_o[27] (out)                                             0.1355    0.0121 @   1.7083 r
  data arrival time                                                                    1.7083

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7083
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1917


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1810/S (MUX21X1)                                               0.4463    0.0075 @   1.0987 r
  U1810/Q (MUX21X1)                                               0.4498    0.2971 @   1.3958 r
  io_cmd_o[27] (net)                            5     134.8988              0.0000     1.3958 r
  U1811/INP (NBUFFX2)                                             0.4573    0.1319 @   1.5277 r
  U1811/Z (NBUFFX2)                                               0.1336    0.1592 @   1.6869 r
  mem_cmd_o[27] (net)                           1      61.4856              0.0000     1.6869 r
  mem_cmd_o[27] (out)                                             0.1355    0.0121 @   1.6990 r
  data arrival time                                                                    1.6990

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6990
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2010


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1792/S (MUX21X1)                                               0.4194    0.0078 @   1.1122 f
  U1792/Q (MUX21X1)                                               0.0946    0.1513     1.2636 r
  n2636 (net)                                   1      19.9461              0.0000     1.2636 r
  icc_place1890/INP (NBUFFX2)                                     0.0946    0.0123 &   1.2759 r
  icc_place1890/Z (NBUFFX2)                                       0.3536    0.1571 @   1.4330 r
  n2555 (net)                                   4     199.3212              0.0000     1.4330 r
  icc_place1972/INP (NBUFFX2)                                     0.4131    0.1231 @   1.5561 r
  icc_place1972/Z (NBUFFX2)                                       0.0437    0.1045     1.6606 r
  io_cmd_o[18] (net)                            1       1.3866              0.0000     1.6606 r
  io_cmd_o[18] (out)                                              0.0437    0.0318 &   1.6924 r
  data arrival time                                                                    1.6924

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6924
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2076


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1792/S (MUX21X1)                                               0.4463    0.0082 @   1.0994 r
  U1792/Q (MUX21X1)                                               0.0946    0.1545     1.2540 r
  n2636 (net)                                   1      19.9461              0.0000     1.2540 r
  icc_place1890/INP (NBUFFX2)                                     0.0946    0.0123 &   1.2663 r
  icc_place1890/Z (NBUFFX2)                                       0.3536    0.1571 @   1.4234 r
  n2555 (net)                                   4     199.3212              0.0000     1.4234 r
  icc_place1972/INP (NBUFFX2)                                     0.4131    0.1231 @   1.5464 r
  icc_place1972/Z (NBUFFX2)                                       0.0437    0.1045     1.6509 r
  io_cmd_o[18] (net)                            1       1.3866              0.0000     1.6509 r
  io_cmd_o[18] (out)                                              0.0437    0.0318 &   1.6827 r
  data arrival time                                                                    1.6827

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6827
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2173


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1852/S (MUX21X1)                                               0.4193    0.0079 @   1.1123 f
  U1852/Q (MUX21X1)                                               0.4386    0.2868 @   1.3991 r
  io_cmd_o[52] (net)                            4     130.4714              0.0000     1.3991 r
  U1853/INP (NBUFFX2)                                             0.4469    0.1046 @   1.5037 r
  U1853/Z (NBUFFX2)                                               0.1328    0.1580 @   1.6617 r
  mem_cmd_o[52] (net)                           1      61.6054              0.0000     1.6617 r
  mem_cmd_o[52] (out)                                             0.1346    0.0201 @   1.6819 r
  data arrival time                                                                    1.6819

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6819
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2181


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1822/S (MUX21X1)                                               0.4194    0.0074 @   1.1118 f
  U1822/Q (MUX21X1)                                               0.4246    0.2789 @   1.3907 f
  io_cmd_o[33] (net)                            4     130.5012              0.0000     1.3907 f
  U1823/INP (NBUFFX2)                                             0.4330    0.1343 @   1.5250 f
  U1823/Z (NBUFFX2)                                               0.0930    0.1216 @   1.6466 f
  mem_cmd_o[33] (net)                           1      41.7204              0.0000     1.6466 f
  mem_cmd_o[33] (out)                                             0.0936    0.0346 @   1.6812 f
  data arrival time                                                                    1.6812

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6812
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2188


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1796/S (MUX21X1)                                               0.4197    0.0123 @   1.1168 f
  U1796/Q (MUX21X1)                                               0.5055    0.3081 @   1.4248 f
  io_cmd_o[20] (net)                            4     155.1289              0.0000     1.4248 f
  U1797/INP (NBUFFX2)                                             0.5215    0.1249 @   1.5497 f
  U1797/Z (NBUFFX2)                                               0.0952    0.1260 @   1.6758 f
  mem_cmd_o[20] (net)                           1      40.4932              0.0000     1.6758 f
  mem_cmd_o[20] (out)                                             0.0959    0.0053 @   1.6811 f
  data arrival time                                                                    1.6811

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6811
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2189


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1782/S (MUX21X1)                                               0.4194    0.0075 @   1.1119 f
  U1782/Q (MUX21X1)                                               0.4329    0.2834 @   1.3954 r
  io_cmd_o[13] (net)                            4     128.3188              0.0000     1.3954 r
  U1783/INP (NBUFFX2)                                             0.4422    0.0624 @   1.4577 r
  U1783/Z (NBUFFX2)                                               0.1563    0.1659 @   1.6236 r
  mem_cmd_o[13] (net)                           1      76.5689              0.0000     1.6236 r
  mem_cmd_o[13] (out)                                             0.1596    0.0555 @   1.6791 r
  data arrival time                                                                    1.6791

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6791
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2209


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[53]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1854/S (MUX21X1)                                               0.4193    0.0079 @   1.1124 f
  U1854/Q (MUX21X1)                                               0.3895    0.2696 @   1.3820 r
  io_cmd_o[53] (net)                            4     115.3739              0.0000     1.3820 r
  U1855/INP (NBUFFX2)                                             0.3954    0.0841 @   1.4661 r
  U1855/Z (NBUFFX2)                                               0.1269    0.1514 @   1.6175 r
  mem_cmd_o[53] (net)                           1      60.5290              0.0000     1.6175 r
  mem_cmd_o[53] (out)                                             0.1280    0.0610 @   1.6785 r
  data arrival time                                                                    1.6785

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6785
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2215


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1808/S (MUX21X1)                                               0.4197    0.0123 @   1.1168 f
  U1808/Q (MUX21X1)                                               0.5182    0.3085 @   1.4253 r
  io_cmd_o[26] (net)                            5     153.2537              0.0000     1.4253 r
  U1809/INP (NBUFFX2)                                             0.5359    0.0726 @   1.4979 r
  U1809/Z (NBUFFX2)                                               0.1039    0.1549 @   1.6528 r
  mem_cmd_o[26] (net)                           1      40.3601              0.0000     1.6528 r
  mem_cmd_o[26] (out)                                             0.1043    0.0233 @   1.6761 r
  data arrival time                                                                    1.6761

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6761
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2239


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1784/S (MUX21X1)                                               0.4194    0.0077 @   1.1122 f
  U1784/Q (MUX21X1)                                               0.3703    0.2655 @   1.3777 r
  io_cmd_o[14] (net)                            4     110.3643              0.0000     1.3777 r
  U1785/INP (NBUFFX2)                                             0.3743    0.1478 @   1.5255 r
  U1785/Z (NBUFFX2)                                               0.0775    0.1266 @   1.6521 r
  mem_cmd_o[14] (net)                           1      27.7097              0.0000     1.6521 r
  mem_cmd_o[14] (out)                                             0.0776    0.0238 @   1.6758 r
  data arrival time                                                                    1.6758

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6758
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2242


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1852/S (MUX21X1)                                               0.4463    0.0083 @   1.0995 r
  U1852/Q (MUX21X1)                                               0.4386    0.2902 @   1.3897 r
  io_cmd_o[52] (net)                            4     130.4714              0.0000     1.3897 r
  U1853/INP (NBUFFX2)                                             0.4469    0.1046 @   1.4943 r
  U1853/Z (NBUFFX2)                                               0.1328    0.1580 @   1.6523 r
  mem_cmd_o[52] (net)                           1      61.6054              0.0000     1.6523 r
  mem_cmd_o[52] (out)                                             0.1346    0.0201 @   1.6724 r
  data arrival time                                                                    1.6724

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6724
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2276


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1790/S (MUX21X1)                                               0.4197    0.0094 @   1.1138 f
  U1790/Q (MUX21X1)                                               0.3499    0.2582 @   1.3720 r
  io_cmd_o[17] (net)                            4     104.0352              0.0000     1.3720 r
  U1791/INP (NBUFFX2)                                             0.3535    0.1714 @   1.5434 r
  U1791/Z (NBUFFX2)                                               0.0406    0.0977     1.6411 r
  mem_cmd_o[17] (net)                           1       1.2441              0.0000     1.6411 r
  mem_cmd_o[17] (out)                                             0.0406    0.0299 &   1.6710 r
  data arrival time                                                                    1.6710

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6710
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2290


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1796/S (MUX21X1)                                               0.4466    0.0129 @   1.1041 r
  U1796/Q (MUX21X1)                                               0.5055    0.3096 @   1.4137 f
  io_cmd_o[20] (net)                            4     155.1289              0.0000     1.4137 f
  U1797/INP (NBUFFX2)                                             0.5215    0.1249 @   1.5386 f
  U1797/Z (NBUFFX2)                                               0.0952    0.1260 @   1.6646 f
  mem_cmd_o[20] (net)                           1      40.4932              0.0000     1.6646 f
  mem_cmd_o[20] (out)                                             0.0959    0.0053 @   1.6700 f
  data arrival time                                                                    1.6700

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6700
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2300


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1822/S (MUX21X1)                                               0.4463    0.0078 @   1.0990 r
  U1822/Q (MUX21X1)                                               0.4246    0.2804 @   1.3795 f
  io_cmd_o[33] (net)                            4     130.5012              0.0000     1.3795 f
  U1823/INP (NBUFFX2)                                             0.4330    0.1343 @   1.5137 f
  U1823/Z (NBUFFX2)                                               0.0930    0.1216 @   1.6354 f
  mem_cmd_o[33] (net)                           1      41.7204              0.0000     1.6354 f
  mem_cmd_o[33] (out)                                             0.0936    0.0346 @   1.6699 f
  data arrival time                                                                    1.6699

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6699
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2301


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1782/S (MUX21X1)                                               0.4463    0.0079 @   1.0991 r
  U1782/Q (MUX21X1)                                               0.4329    0.2869 @   1.3860 r
  io_cmd_o[13] (net)                            4     128.3188              0.0000     1.3860 r
  U1783/INP (NBUFFX2)                                             0.4422    0.0624 @   1.4484 r
  U1783/Z (NBUFFX2)                                               0.1563    0.1659 @   1.6142 r
  mem_cmd_o[13] (net)                           1      76.5689              0.0000     1.6142 r
  mem_cmd_o[13] (out)                                             0.1596    0.0555 @   1.6697 r
  data arrival time                                                                    1.6697

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6697
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2303


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[53]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1854/S (MUX21X1)                                               0.4463    0.0083 @   1.0995 r
  U1854/Q (MUX21X1)                                               0.3895    0.2731 @   1.3726 r
  io_cmd_o[53] (net)                            4     115.3739              0.0000     1.3726 r
  U1855/INP (NBUFFX2)                                             0.3954    0.0841 @   1.4567 r
  U1855/Z (NBUFFX2)                                               0.1269    0.1514 @   1.6081 r
  mem_cmd_o[53] (net)                           1      60.5290              0.0000     1.6081 r
  mem_cmd_o[53] (out)                                             0.1280    0.0610 @   1.6691 r
  data arrival time                                                                    1.6691

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6691
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2309


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1808/S (MUX21X1)                                               0.4466    0.0129 @   1.1042 r
  U1808/Q (MUX21X1)                                               0.5182    0.3120 @   1.4161 r
  io_cmd_o[26] (net)                            5     153.2537              0.0000     1.4161 r
  U1809/INP (NBUFFX2)                                             0.5359    0.0726 @   1.4887 r
  U1809/Z (NBUFFX2)                                               0.1039    0.1549 @   1.6436 r
  mem_cmd_o[26] (net)                           1      40.3601              0.0000     1.6436 r
  mem_cmd_o[26] (out)                                             0.1043    0.0233 @   1.6668 r
  data arrival time                                                                    1.6668

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6668
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2332


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1784/S (MUX21X1)                                               0.4463    0.0081 @   1.0994 r
  U1784/Q (MUX21X1)                                               0.3703    0.2689 @   1.3683 r
  io_cmd_o[14] (net)                            4     110.3643              0.0000     1.3683 r
  U1785/INP (NBUFFX2)                                             0.3743    0.1478 @   1.5161 r
  U1785/Z (NBUFFX2)                                               0.0775    0.1266 @   1.6427 r
  mem_cmd_o[14] (net)                           1      27.7097              0.0000     1.6427 r
  mem_cmd_o[14] (out)                                             0.0776    0.0238 @   1.6664 r
  data arrival time                                                                    1.6664

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6664
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2336


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1810/S (MUX21X1)                                               0.4194    0.0070 @   1.1115 f
  U1810/Q (MUX21X1)                                               0.4350    0.2859 @   1.3975 f
  io_cmd_o[27] (net)                            5     134.6208              0.0000     1.3975 f
  U1811/INP (NBUFFX2)                                             0.4428    0.1217 @   1.5192 f
  U1811/Z (NBUFFX2)                                               0.1239    0.1350 @   1.6541 f
  mem_cmd_o[27] (net)                           1      61.4856              0.0000     1.6541 f
  mem_cmd_o[27] (out)                                             0.1260    0.0122 @   1.6663 f
  data arrival time                                                                    1.6663

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6663
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2337


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1816/S (MUX21X1)                                               0.4194    0.0075 @   1.1120 f
  U1816/Q (MUX21X1)                                               0.4037    0.2731 @   1.3851 r
  io_cmd_o[30] (net)                            4     119.3003              0.0000     1.3851 r
  U1817/INP (NBUFFX2)                                             0.4115    0.0840 @   1.4690 r
  U1817/Z (NBUFFX2)                                               0.1295    0.1538 @   1.6229 r
  mem_cmd_o[30] (net)                           1      61.4008              0.0000     1.6229 r
  mem_cmd_o[30] (out)                                             0.1308    0.0413 @   1.6642 r
  data arrival time                                                                    1.6642

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6642
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2358


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1790/S (MUX21X1)                                               0.4466    0.0099 @   1.1012 r
  U1790/Q (MUX21X1)                                               0.3499    0.2616 @   1.3628 r
  io_cmd_o[17] (net)                            4     104.0352              0.0000     1.3628 r
  U1791/INP (NBUFFX2)                                             0.3535    0.1714 @   1.5342 r
  U1791/Z (NBUFFX2)                                               0.0406    0.0977     1.6319 r
  mem_cmd_o[17] (net)                           1       1.2441              0.0000     1.6319 r
  mem_cmd_o[17] (out)                                             0.0406    0.0299 &   1.6618 r
  data arrival time                                                                    1.6618

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6618
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2382


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1810/S (MUX21X1)                                               0.4463    0.0075 @   1.0987 r
  U1810/Q (MUX21X1)                                               0.4350    0.2875 @   1.3862 f
  io_cmd_o[27] (net)                            5     134.6208              0.0000     1.3862 f
  U1811/INP (NBUFFX2)                                             0.4428    0.1217 @   1.5079 f
  U1811/Z (NBUFFX2)                                               0.1239    0.1350 @   1.6429 f
  mem_cmd_o[27] (net)                           1      61.4856              0.0000     1.6429 f
  mem_cmd_o[27] (out)                                             0.1260    0.0122 @   1.6551 f
  data arrival time                                                                    1.6551

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6551
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2449


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1816/S (MUX21X1)                                               0.4463    0.0079 @   1.0991 r
  U1816/Q (MUX21X1)                                               0.4037    0.2765 @   1.3757 r
  io_cmd_o[30] (net)                            4     119.3003              0.0000     1.3757 r
  U1817/INP (NBUFFX2)                                             0.4115    0.0840 @   1.4597 r
  U1817/Z (NBUFFX2)                                               0.1295    0.1538 @   1.6135 r
  mem_cmd_o[30] (net)                           1      61.4008              0.0000     1.6135 r
  mem_cmd_o[30] (out)                                             0.1308    0.0413 @   1.6548 r
  data arrival time                                                                    1.6548

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6548
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2452


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1800/S (MUX21X1)                                               0.4197    0.0086 @   1.1131 f
  U1800/Q (MUX21X1)                                               0.3537    0.2590 @   1.3721 r
  io_cmd_o[22] (net)                            4     105.0363              0.0000     1.3721 r
  U1801/INP (NBUFFX2)                                             0.3578    0.1518 @   1.5240 r
  U1801/Z (NBUFFX2)                                               0.0407    0.0981     1.6221 r
  mem_cmd_o[22] (net)                           1       1.1764              0.0000     1.6221 r
  mem_cmd_o[22] (out)                                             0.0407    0.0296 &   1.6517 r
  data arrival time                                                                    1.6517

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6517
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2483


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[58]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1858/IN1 (AND2X1)                                              0.4191    0.0016 @   1.1061 f
  U1858/Q (AND2X1)                                                0.4373    0.2841 @   1.3903 f
  io_cmd_o[58] (net)                            4     127.4813              0.0000     1.3903 f
  U1859/INP (NBUFFX2)                                             0.4435    0.0817 @   1.4720 f
  U1859/Z (NBUFFX2)                                               0.1720    0.1525 @   1.6245 f
  mem_cmd_o[58] (net)                           1      91.5023              0.0000     1.6245 f
  mem_cmd_o[58] (out)                                             0.1804    0.0253 @   1.6498 f
  data arrival time                                                                    1.6498

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6498
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2502


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[58]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1858/IN1 (AND2X1)                                              0.4460    0.0018 @   1.0930 r
  U1858/Q (AND2X1)                                                0.4274    0.2743 @   1.3673 r
  io_cmd_o[58] (net)                            4     127.7060              0.0000     1.3673 r
  U1859/INP (NBUFFX2)                                             0.4339    0.0810 @   1.4483 r
  U1859/Z (NBUFFX2)                                               0.1816    0.1719 @   1.6202 r
  mem_cmd_o[58] (net)                           1      91.5023              0.0000     1.6202 r
  mem_cmd_o[58] (out)                                             0.1895    0.0253 @   1.6456 r
  data arrival time                                                                    1.6456

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6456
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2544


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1852/S (MUX21X1)                                               0.4193    0.0079 @   1.1123 f
  U1852/Q (MUX21X1)                                               0.4244    0.2782 @   1.3905 f
  io_cmd_o[52] (net)                            4     130.2466              0.0000     1.3905 f
  U1853/INP (NBUFFX2)                                             0.4329    0.1017 @   1.4922 f
  U1853/Z (NBUFFX2)                                               0.1235    0.1345 @   1.6268 f
  mem_cmd_o[52] (net)                           1      61.6054              0.0000     1.6268 f
  mem_cmd_o[52] (out)                                             0.1254    0.0176 @   1.6443 f
  data arrival time                                                                    1.6443

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6443
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2557


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1800/S (MUX21X1)                                               0.4466    0.0092 @   1.1005 r
  U1800/Q (MUX21X1)                                               0.3537    0.2624 @   1.3629 r
  io_cmd_o[22] (net)                            4     105.0363              0.0000     1.3629 r
  U1801/INP (NBUFFX2)                                             0.3578    0.1518 @   1.5147 r
  U1801/Z (NBUFFX2)                                               0.0407    0.0981     1.6128 r
  mem_cmd_o[22] (net)                           1       1.1764              0.0000     1.6128 r
  mem_cmd_o[22] (out)                                             0.0407    0.0296 &   1.6425 r
  data arrival time                                                                    1.6425

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6425
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2575


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1782/S (MUX21X1)                                               0.4194    0.0075 @   1.1119 f
  U1782/Q (MUX21X1)                                               0.4189    0.2744 @   1.3863 f
  io_cmd_o[13] (net)                            4     128.0941              0.0000     1.3863 f
  U1783/INP (NBUFFX2)                                             0.4284    0.0611 @   1.4474 f
  U1783/Z (NBUFFX2)                                               0.1464    0.1436 @   1.5911 f
  mem_cmd_o[13] (net)                           1      76.5689              0.0000     1.5911 f
  mem_cmd_o[13] (out)                                             0.1505    0.0506 @   1.6417 f
  data arrival time                                                                    1.6417

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6417
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2583


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1792/S (MUX21X1)                                               0.4194    0.0078 @   1.1122 f
  U1792/Q (MUX21X1)                                               0.0898    0.1253     1.2375 f
  n2636 (net)                                   1      19.8870              0.0000     1.2375 f
  icc_place1890/INP (NBUFFX2)                                     0.0898    0.0109 &   1.2484 f
  icc_place1890/Z (NBUFFX2)                                       0.3416    0.1612 @   1.4096 f
  n2555 (net)                                   4     199.0965              0.0000     1.4096 f
  icc_place1972/INP (NBUFFX2)                                     0.4028    0.1197 @   1.5293 f
  icc_place1972/Z (NBUFFX2)                                       0.0374    0.0814     1.6107 f
  io_cmd_o[18] (net)                            1       1.3866              0.0000     1.6107 f
  io_cmd_o[18] (out)                                              0.0374    0.0272 &   1.6379 f
  data arrival time                                                                    1.6379

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6379
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2621


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1808/S (MUX21X1)                                               0.4197    0.0123 @   1.1168 f
  U1808/Q (MUX21X1)                                               0.5016    0.3027 @   1.4195 f
  io_cmd_o[26] (net)                            5     152.9841              0.0000     1.4195 f
  U1809/INP (NBUFFX2)                                             0.5198    0.0718 @   1.4913 f
  U1809/Z (NBUFFX2)                                               0.0952    0.1257 @   1.6170 f
  mem_cmd_o[26] (net)                           1      40.3601              0.0000     1.6170 f
  mem_cmd_o[26] (out)                                             0.0957    0.0203 @   1.6373 f
  data arrival time                                                                    1.6373

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6373
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2627


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[53]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1854/S (MUX21X1)                                               0.4193    0.0079 @   1.1124 f
  U1854/Q (MUX21X1)                                               0.3766    0.2588 @   1.3711 f
  io_cmd_o[53] (net)                            4     115.1491              0.0000     1.3711 f
  U1855/INP (NBUFFX2)                                             0.3828    0.0810 @   1.4521 f
  U1855/Z (NBUFFX2)                                               0.1183    0.1311 @   1.5832 f
  mem_cmd_o[53] (net)                           1      60.5290              0.0000     1.5832 f
  mem_cmd_o[53] (out)                                             0.1195    0.0526 @   1.6359 f
  data arrival time                                                                    1.6359

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6359
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2641


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1770/S (MUX21X1)                                               0.4194    0.0075 @   1.1120 f
  U1770/Q (MUX21X1)                                               0.3954    0.2715 @   1.3835 r
  io_cmd_o[7] (net)                             4     117.1422              0.0000     1.3835 r
  U1771/INP (NBUFFX2)                                             0.4018    0.0791 @   1.4625 r
  U1771/Z (NBUFFX2)                                               0.0965    0.1383 @   1.6008 r
  mem_cmd_o[7] (net)                            1      39.4086              0.0000     1.6008 r
  mem_cmd_o[7] (out)                                              0.0969    0.0326 @   1.6335 r
  data arrival time                                                                    1.6335

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6335
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2665


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1852/S (MUX21X1)                                               0.4463    0.0083 @   1.0995 r
  U1852/Q (MUX21X1)                                               0.4244    0.2797 @   1.3792 f
  io_cmd_o[52] (net)                            4     130.2466              0.0000     1.3792 f
  U1853/INP (NBUFFX2)                                             0.4329    0.1017 @   1.4809 f
  U1853/Z (NBUFFX2)                                               0.1235    0.1345 @   1.6155 f
  mem_cmd_o[52] (net)                           1      61.6054              0.0000     1.6155 f
  mem_cmd_o[52] (out)                                             0.1254    0.0176 @   1.6330 f
  data arrival time                                                                    1.6330

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6330
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2670


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1784/S (MUX21X1)                                               0.4194    0.0077 @   1.1122 f
  U1784/Q (MUX21X1)                                               0.3580    0.2541 @   1.3663 f
  io_cmd_o[14] (net)                            4     110.1395              0.0000     1.3663 f
  U1785/INP (NBUFFX2)                                             0.3621    0.1400 @   1.5063 f
  U1785/Z (NBUFFX2)                                               0.0708    0.1058 @   1.6121 f
  mem_cmd_o[14] (net)                           1      27.7097              0.0000     1.6121 f
  mem_cmd_o[14] (out)                                             0.0710    0.0199 @   1.6320 f
  data arrival time                                                                    1.6320

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6320
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2680


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1782/S (MUX21X1)                                               0.4463    0.0079 @   1.0991 r
  U1782/Q (MUX21X1)                                               0.4189    0.2759 @   1.3751 f
  io_cmd_o[13] (net)                            4     128.0941              0.0000     1.3751 f
  U1783/INP (NBUFFX2)                                             0.4284    0.0611 @   1.4362 f
  U1783/Z (NBUFFX2)                                               0.1464    0.1436 @   1.5798 f
  mem_cmd_o[13] (net)                           1      76.5689              0.0000     1.5798 f
  mem_cmd_o[13] (out)                                             0.1505    0.0506 @   1.6304 f
  data arrival time                                                                    1.6304

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6304
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2696


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1792/S (MUX21X1)                                               0.4194    0.0078 @   1.1122 f
  U1792/Q (MUX21X1)                                               0.0946    0.1513     1.2636 r
  n2636 (net)                                   1      19.9461              0.0000     1.2636 r
  icc_place1890/INP (NBUFFX2)                                     0.0946    0.0123 &   1.2759 r
  icc_place1890/Z (NBUFFX2)                                       0.3536    0.1571 @   1.4330 r
  n2555 (net)                                   4     199.3212              0.0000     1.4330 r
  mem_cmd_o[18] (out)                                             0.4255    0.1969 @   1.6299 r
  data arrival time                                                                    1.6299

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6299
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2701


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1790/S (MUX21X1)                                               0.4197    0.0094 @   1.1138 f
  U1790/Q (MUX21X1)                                               0.3381    0.2458 @   1.3596 f
  io_cmd_o[17] (net)                            4     103.8105              0.0000     1.3596 f
  U1791/INP (NBUFFX2)                                             0.3419    0.1648 @   1.5244 f
  U1791/Z (NBUFFX2)                                               0.0347    0.0779     1.6023 f
  mem_cmd_o[17] (net)                           1       1.2441              0.0000     1.6023 f
  mem_cmd_o[17] (out)                                             0.0347    0.0255 &   1.6278 f
  data arrival time                                                                    1.6278

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6278
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2722


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1792/S (MUX21X1)                                               0.4463    0.0082 @   1.0994 r
  U1792/Q (MUX21X1)                                               0.0898    0.1266     1.2260 f
  n2636 (net)                                   1      19.8870              0.0000     1.2260 f
  icc_place1890/INP (NBUFFX2)                                     0.0898    0.0109 &   1.2369 f
  icc_place1890/Z (NBUFFX2)                                       0.3416    0.1612 @   1.3981 f
  n2555 (net)                                   4     199.0965              0.0000     1.3981 f
  icc_place1972/INP (NBUFFX2)                                     0.4028    0.1197 @   1.5178 f
  icc_place1972/Z (NBUFFX2)                                       0.0374    0.0814     1.5992 f
  io_cmd_o[18] (net)                            1       1.3866              0.0000     1.5992 f
  io_cmd_o[18] (out)                                              0.0374    0.0272 &   1.6264 f
  data arrival time                                                                    1.6264

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6264
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2736


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1808/S (MUX21X1)                                               0.4466    0.0129 @   1.1042 r
  U1808/Q (MUX21X1)                                               0.5016    0.3042 @   1.4084 f
  io_cmd_o[26] (net)                            5     152.9841              0.0000     1.4084 f
  U1809/INP (NBUFFX2)                                             0.5198    0.0718 @   1.4802 f
  U1809/Z (NBUFFX2)                                               0.0952    0.1257 @   1.6059 f
  mem_cmd_o[26] (net)                           1      40.3601              0.0000     1.6059 f
  mem_cmd_o[26] (out)                                             0.0957    0.0203 @   1.6262 f
  data arrival time                                                                    1.6262

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6262
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2738


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1772/S (MUX21X1)                                               0.4194    0.0075 @   1.1120 f
  U1772/Q (MUX21X1)                                               0.3553    0.2585 @   1.3704 r
  io_cmd_o[8] (net)                             4     105.1435              0.0000     1.3704 r
  U1773/INP (NBUFFX2)                                             0.3597    0.1032 @   1.4736 r
  U1773/Z (NBUFFX2)                                               0.0803    0.1269 @   1.6006 r
  mem_cmd_o[8] (net)                            1      30.3698              0.0000     1.6006 r
  mem_cmd_o[8] (out)                                              0.0804    0.0255 @   1.6261 r
  data arrival time                                                                    1.6261

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6261
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2739


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1816/S (MUX21X1)                                               0.4194    0.0075 @   1.1120 f
  U1816/Q (MUX21X1)                                               0.3905    0.2627 @   1.3746 f
  io_cmd_o[30] (net)                            4     119.0756              0.0000     1.3746 f
  U1817/INP (NBUFFX2)                                             0.3985    0.0817 @   1.4563 f
  U1817/Z (NBUFFX2)                                               0.1206    0.1326 @   1.5889 f
  mem_cmd_o[30] (net)                           1      61.4008              0.0000     1.5889 f
  mem_cmd_o[30] (out)                                             0.1220    0.0365 @   1.6254 f
  data arrival time                                                                    1.6254

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6254
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2746


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1832/S (MUX21X1)                                               0.4198    0.0117 @   1.1162 f
  U1832/Q (MUX21X1)                                               0.3770    0.2680 @   1.3842 r
  io_cmd_o[38] (net)                            5     112.4745              0.0000     1.3842 r
  U1833/INP (NBUFFX2)                                             0.3815    0.1374 @   1.5215 r
  U1833/Z (NBUFFX2)                                               0.0449    0.1036     1.6251 r
  mem_cmd_o[38] (net)                           1       3.6098              0.0000     1.6251 r
  mem_cmd_o[38] (out)                                             0.0449    0.0000 &   1.6251 r
  data arrival time                                                                    1.6251

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6251
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2749


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[53]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1854/S (MUX21X1)                                               0.4463    0.0083 @   1.0995 r
  U1854/Q (MUX21X1)                                               0.3766    0.2603 @   1.3598 f
  io_cmd_o[53] (net)                            4     115.1491              0.0000     1.3598 f
  U1855/INP (NBUFFX2)                                             0.3828    0.0810 @   1.4408 f
  U1855/Z (NBUFFX2)                                               0.1183    0.1311 @   1.5719 f
  mem_cmd_o[53] (net)                           1      60.5290              0.0000     1.5719 f
  mem_cmd_o[53] (out)                                             0.1195    0.0526 @   1.6246 f
  data arrival time                                                                    1.6246

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6246
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2754


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1770/S (MUX21X1)                                               0.4463    0.0079 @   1.0992 r
  U1770/Q (MUX21X1)                                               0.3954    0.2749 @   1.3741 r
  io_cmd_o[7] (net)                             4     117.1422              0.0000     1.3741 r
  U1771/INP (NBUFFX2)                                             0.4018    0.0791 @   1.4531 r
  U1771/Z (NBUFFX2)                                               0.0965    0.1383 @   1.5915 r
  mem_cmd_o[7] (net)                            1      39.4086              0.0000     1.5915 r
  mem_cmd_o[7] (out)                                              0.0969    0.0326 @   1.6241 r
  data arrival time                                                                    1.6241

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6241
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2759


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1784/S (MUX21X1)                                               0.4463    0.0081 @   1.0994 r
  U1784/Q (MUX21X1)                                               0.3580    0.2557 @   1.3550 f
  io_cmd_o[14] (net)                            4     110.1395              0.0000     1.3550 f
  U1785/INP (NBUFFX2)                                             0.3621    0.1400 @   1.4951 f
  U1785/Z (NBUFFX2)                                               0.0708    0.1058 @   1.6008 f
  mem_cmd_o[14] (net)                           1      27.7097              0.0000     1.6008 f
  mem_cmd_o[14] (out)                                             0.0710    0.0199 @   1.6207 f
  data arrival time                                                                    1.6207

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6207
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2793


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1792/S (MUX21X1)                                               0.4463    0.0082 @   1.0994 r
  U1792/Q (MUX21X1)                                               0.0946    0.1545     1.2540 r
  n2636 (net)                                   1      19.9461              0.0000     1.2540 r
  icc_place1890/INP (NBUFFX2)                                     0.0946    0.0123 &   1.2663 r
  icc_place1890/Z (NBUFFX2)                                       0.3536    0.1571 @   1.4234 r
  n2555 (net)                                   4     199.3212              0.0000     1.4234 r
  mem_cmd_o[18] (out)                                             0.4255    0.1969 @   1.6203 r
  data arrival time                                                                    1.6203

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6203
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2797


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1828/S (MUX21X1)                                               0.4197    0.0121 @   1.1166 f
  U1828/Q (MUX21X1)                                               0.3614    0.2614 @   1.3780 r
  io_cmd_o[36] (net)                            5     107.2950              0.0000     1.3780 r
  U1829/INP (NBUFFX2)                                             0.3658    0.1177 @   1.4957 r
  U1829/Z (NBUFFX2)                                               0.0420    0.0998     1.5955 r
  mem_cmd_o[36] (net)                           1       1.8763              0.0000     1.5955 r
  mem_cmd_o[36] (out)                                             0.0420    0.0230 &   1.6186 r
  data arrival time                                                                    1.6186

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6186
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2814


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1790/S (MUX21X1)                                               0.4466    0.0099 @   1.1012 r
  U1790/Q (MUX21X1)                                               0.3381    0.2473 @   1.3485 f
  io_cmd_o[17] (net)                            4     103.8105              0.0000     1.3485 f
  U1791/INP (NBUFFX2)                                             0.3419    0.1648 @   1.5133 f
  U1791/Z (NBUFFX2)                                               0.0347    0.0779     1.5912 f
  mem_cmd_o[17] (net)                           1       1.2441              0.0000     1.5912 f
  mem_cmd_o[17] (out)                                             0.0347    0.0255 &   1.6167 f
  data arrival time                                                                    1.6167

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6167
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2833


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1772/S (MUX21X1)                                               0.4463    0.0079 @   1.0992 r
  U1772/Q (MUX21X1)                                               0.3553    0.2619 @   1.3611 r
  io_cmd_o[8] (net)                             4     105.1435              0.0000     1.3611 r
  U1773/INP (NBUFFX2)                                             0.3597    0.1032 @   1.4642 r
  U1773/Z (NBUFFX2)                                               0.0803    0.1269 @   1.5912 r
  mem_cmd_o[8] (net)                            1      30.3698              0.0000     1.5912 r
  mem_cmd_o[8] (out)                                              0.0804    0.0255 @   1.6167 r
  data arrival time                                                                    1.6167

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6167
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2833


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1832/S (MUX21X1)                                               0.4467    0.0124 @   1.1036 r
  U1832/Q (MUX21X1)                                               0.3770    0.2715 @   1.3751 r
  io_cmd_o[38] (net)                            5     112.4745              0.0000     1.3751 r
  U1833/INP (NBUFFX2)                                             0.3815    0.1374 @   1.5124 r
  U1833/Z (NBUFFX2)                                               0.0449    0.1036     1.6160 r
  mem_cmd_o[38] (net)                           1       3.6098              0.0000     1.6160 r
  mem_cmd_o[38] (out)                                             0.0449    0.0000 &   1.6160 r
  data arrival time                                                                    1.6160

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6160
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2840


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1816/S (MUX21X1)                                               0.4463    0.0079 @   1.0991 r
  U1816/Q (MUX21X1)                                               0.3905    0.2642 @   1.3634 f
  io_cmd_o[30] (net)                            4     119.0756              0.0000     1.3634 f
  U1817/INP (NBUFFX2)                                             0.3985    0.0817 @   1.4450 f
  U1817/Z (NBUFFX2)                                               0.1206    0.1326 @   1.5776 f
  mem_cmd_o[30] (net)                           1      61.4008              0.0000     1.5776 f
  mem_cmd_o[30] (out)                                             0.1220    0.0365 @   1.6142 f
  data arrival time                                                                    1.6142

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6142
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2858


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1840/S (MUX21X1)                                               0.4198    0.0113 @   1.1158 f
  U1840/Q (MUX21X1)                                               0.4140    0.2773 @   1.3931 r
  io_cmd_o[42] (net)                            5     122.6131              0.0000     1.3931 r
  U1841/INP (NBUFFX2)                                             0.4215    0.0841 @   1.4772 r
  U1841/Z (NBUFFX2)                                               0.0669    0.1262 @   1.6034 r
  mem_cmd_o[42] (net)                           1      20.4361              0.0000     1.6034 r
  mem_cmd_o[42] (out)                                             0.0669    0.0082 @   1.6115 r
  data arrival time                                                                    1.6115

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6115
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2885


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1800/S (MUX21X1)                                               0.4197    0.0086 @   1.1131 f
  U1800/Q (MUX21X1)                                               0.3418    0.2467 @   1.3599 f
  io_cmd_o[22] (net)                            4     104.8115              0.0000     1.3599 f
  U1801/INP (NBUFFX2)                                             0.3460    0.1467 @   1.5066 f
  U1801/Z (NBUFFX2)                                               0.0348    0.0780     1.5846 f
  mem_cmd_o[22] (net)                           1       1.1764              0.0000     1.5846 f
  mem_cmd_o[22] (out)                                             0.0348    0.0253 &   1.6099 f
  data arrival time                                                                    1.6099

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6099
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2901


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1828/S (MUX21X1)                                               0.4467    0.0127 @   1.1040 r
  U1828/Q (MUX21X1)                                               0.3614    0.2649 @   1.3688 r
  io_cmd_o[36] (net)                            5     107.2950              0.0000     1.3688 r
  U1829/INP (NBUFFX2)                                             0.3658    0.1177 @   1.4866 r
  U1829/Z (NBUFFX2)                                               0.0420    0.0998     1.5864 r
  mem_cmd_o[36] (net)                           1       1.8763              0.0000     1.5864 r
  mem_cmd_o[36] (out)                                             0.0420    0.0230 &   1.6094 r
  data arrival time                                                                    1.6094

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6094
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2906


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1774/S (MUX21X1)                                               0.4193    0.0048 @   1.1093 f
  U1774/Q (MUX21X1)                                               0.3474    0.2595 @   1.3688 r
  io_cmd_o[9] (net)                             4     104.0631              0.0000     1.3688 r
  U1775/INP (NBUFFX2)                                             0.3501    0.1393 @   1.5081 r
  U1775/Z (NBUFFX2)                                               0.0430    0.0998     1.6078 r
  mem_cmd_o[9] (net)                            1       3.3235              0.0000     1.6078 r
  mem_cmd_o[9] (out)                                              0.0430    0.0000 &   1.6079 r
  data arrival time                                                                    1.6079

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6079
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2921


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1814/S (MUX21X1)                                               0.4197    0.0096 @   1.1141 f
  U1814/Q (MUX21X1)                                               0.3358    0.2517 @   1.3658 r
  io_cmd_o[29] (net)                            4      99.1462              0.0000     1.3658 r
  U1815/INP (NBUFFX2)                                             0.3395    0.1256 @   1.4915 r
  U1815/Z (NBUFFX2)                                               0.0417    0.0978     1.5892 r
  mem_cmd_o[29] (net)                           1       2.6518              0.0000     1.5892 r
  mem_cmd_o[29] (out)                                             0.0417    0.0184 &   1.6077 r
  data arrival time                                                                    1.6077

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6077
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2923


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1764/S (MUX21X1)                                               0.4197    0.0072 @   1.1117 f
  U1764/Q (MUX21X1)                                               0.1697    0.1852 @   1.2969 r
  n4539 (net)                                   1      44.5475              0.0000     1.2969 r
  icc_place1893/INP (NBUFFX2)                                     0.1702    0.0394 @   1.3364 r
  icc_place1893/Z (NBUFFX2)                                       0.2230    0.1505 @   1.4868 r
  mem_cmd_o[4] (net)                            4     123.5429              0.0000     1.4868 r
  icc_place1974/INP (NBUFFX2)                                     0.2384    0.0366 @   1.5234 r
  icc_place1974/Z (NBUFFX2)                                       0.0343    0.0840     1.6074 r
  io_cmd_o[4] (net)                             1       0.9512              0.0000     1.6074 r
  io_cmd_o[4] (out)                                               0.0343    0.0000 &   1.6074 r
  data arrival time                                                                    1.6074

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6074
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2926


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1794/S (MUX21X1)                                               0.4197    0.0094 @   1.1138 f
  U1794/Q (MUX21X1)                                               0.3479    0.2565 @   1.3703 r
  io_cmd_o[19] (net)                            4     103.0432              0.0000     1.3703 r
  U1795/INP (NBUFFX2)                                             0.3516    0.1065 @   1.4768 r
  U1795/Z (NBUFFX2)                                               0.0410    0.0979     1.5747 r
  mem_cmd_o[19] (net)                           1       1.6231              0.0000     1.5747 r
  mem_cmd_o[19] (out)                                             0.0410    0.0302 &   1.6049 r
  data arrival time                                                                    1.6049

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6049
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2951


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1792/S (MUX21X1)                                               0.4194    0.0078 @   1.1122 f
  U1792/Q (MUX21X1)                                               0.0898    0.1253     1.2375 f
  n2636 (net)                                   1      19.8870              0.0000     1.2375 f
  icc_place1890/INP (NBUFFX2)                                     0.0898    0.0109 &   1.2484 f
  icc_place1890/Z (NBUFFX2)                                       0.3416    0.1612 @   1.4096 f
  n2555 (net)                                   4     199.0965              0.0000     1.4096 f
  mem_cmd_o[18] (out)                                             0.4156    0.1933 @   1.6029 f
  data arrival time                                                                    1.6029

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6029
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2971


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1840/S (MUX21X1)                                               0.4467    0.0120 @   1.1033 r
  U1840/Q (MUX21X1)                                               0.4140    0.2807 @   1.3840 r
  io_cmd_o[42] (net)                            5     122.6131              0.0000     1.3840 r
  U1841/INP (NBUFFX2)                                             0.4215    0.0841 @   1.4681 r
  U1841/Z (NBUFFX2)                                               0.0669    0.1262 @   1.5943 r
  mem_cmd_o[42] (net)                           1      20.4361              0.0000     1.5943 r
  mem_cmd_o[42] (out)                                             0.0669    0.0082 @   1.6024 r
  data arrival time                                                                    1.6024

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6024
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2976


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1798/S (MUX21X1)                                               0.4194    0.0070 @   1.1115 f
  U1798/Q (MUX21X1)                                               0.3416    0.2554 @   1.3670 r
  io_cmd_o[21] (net)                            4     101.5416              0.0000     1.3670 r
  U1799/INP (NBUFFX2)                                             0.3447    0.1379 @   1.5049 r
  U1799/Z (NBUFFX2)                                               0.0402    0.0968     1.6017 r
  mem_cmd_o[21] (net)                           1       1.2717              0.0000     1.6017 r
  mem_cmd_o[21] (out)                                             0.0402    0.0000 &   1.6017 r
  data arrival time                                                                    1.6017

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6017
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2983


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1800/S (MUX21X1)                                               0.4466    0.0092 @   1.1005 r
  U1800/Q (MUX21X1)                                               0.3418    0.2483 @   1.3487 f
  io_cmd_o[22] (net)                            4     104.8115              0.0000     1.3487 f
  U1801/INP (NBUFFX2)                                             0.3460    0.1467 @   1.4955 f
  U1801/Z (NBUFFX2)                                               0.0348    0.0780     1.5735 f
  mem_cmd_o[22] (net)                           1       1.1764              0.0000     1.5735 f
  mem_cmd_o[22] (out)                                             0.0348    0.0253 &   1.5988 f
  data arrival time                                                                    1.5988

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5988
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3012


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1814/S (MUX21X1)                                               0.4466    0.0102 @   1.1015 r
  U1814/Q (MUX21X1)                                               0.3358    0.2551 @   1.3566 r
  io_cmd_o[29] (net)                            4      99.1462              0.0000     1.3566 r
  U1815/INP (NBUFFX2)                                             0.3395    0.1256 @   1.4822 r
  U1815/Z (NBUFFX2)                                               0.0417    0.0978     1.5800 r
  mem_cmd_o[29] (net)                           1       2.6518              0.0000     1.5800 r
  mem_cmd_o[29] (out)                                             0.0417    0.0184 &   1.5985 r
  data arrival time                                                                    1.5985

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5985
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3015


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1774/S (MUX21X1)                                               0.4462    0.0052 @   1.0964 r
  U1774/Q (MUX21X1)                                               0.3474    0.2629 @   1.3593 r
  io_cmd_o[9] (net)                             4     104.0631              0.0000     1.3593 r
  U1775/INP (NBUFFX2)                                             0.3501    0.1393 @   1.4986 r
  U1775/Z (NBUFFX2)                                               0.0430    0.0998     1.5984 r
  mem_cmd_o[9] (net)                            1       3.3235              0.0000     1.5984 r
  mem_cmd_o[9] (out)                                              0.0430    0.0000 &   1.5984 r
  data arrival time                                                                    1.5984

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5984
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3016


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1764/S (MUX21X1)                                               0.4466    0.0078 @   1.0990 r
  U1764/Q (MUX21X1)                                               0.1697    0.1885 @   1.2875 r
  n4539 (net)                                   1      44.5475              0.0000     1.2875 r
  icc_place1893/INP (NBUFFX2)                                     0.1702    0.0394 @   1.3270 r
  icc_place1893/Z (NBUFFX2)                                       0.2230    0.1505 @   1.4774 r
  mem_cmd_o[4] (net)                            4     123.5429              0.0000     1.4774 r
  icc_place1974/INP (NBUFFX2)                                     0.2384    0.0366 @   1.5140 r
  icc_place1974/Z (NBUFFX2)                                       0.0343    0.0840     1.5980 r
  io_cmd_o[4] (net)                             1       0.9512              0.0000     1.5980 r
  io_cmd_o[4] (out)                                               0.0343    0.0000 &   1.5980 r
  data arrival time                                                                    1.5980

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5980
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3020


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1794/S (MUX21X1)                                               0.4466    0.0099 @   1.1012 r
  U1794/Q (MUX21X1)                                               0.3479    0.2599 @   1.3611 r
  io_cmd_o[19] (net)                            4     103.0432              0.0000     1.3611 r
  U1795/INP (NBUFFX2)                                             0.3516    0.1065 @   1.4675 r
  U1795/Z (NBUFFX2)                                               0.0410    0.0979     1.5655 r
  mem_cmd_o[19] (net)                           1       1.6231              0.0000     1.5655 r
  mem_cmd_o[19] (out)                                             0.0410    0.0302 &   1.5957 r
  data arrival time                                                                    1.5957

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5957
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3043


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1770/S (MUX21X1)                                               0.4194    0.0075 @   1.1120 f
  U1770/Q (MUX21X1)                                               0.3824    0.2608 @   1.3728 f
  io_cmd_o[7] (net)                             4     116.9174              0.0000     1.3728 f
  U1771/INP (NBUFFX2)                                             0.3890    0.0766 @   1.4494 f
  U1771/Z (NBUFFX2)                                               0.0891    0.1166 @   1.5660 f
  mem_cmd_o[7] (net)                            1      39.4086              0.0000     1.5660 f
  mem_cmd_o[7] (out)                                              0.0896    0.0282 @   1.5943 f
  data arrival time                                                                    1.5943

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5943
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3057


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1780/S (MUX21X1)                                               0.4192    0.0033 @   1.1078 f
  U1780/Q (MUX21X1)                                               0.1273    0.1664 @   1.2743 r
  n4538 (net)                                   1      30.5565              0.0000     1.2743 r
  icc_place1892/INP (NBUFFX2)                                     0.1274    0.0189 @   1.2931 r
  icc_place1892/Z (NBUFFX2)                                       0.2305    0.1475 @   1.4406 r
  mem_cmd_o[12] (net)                           4     129.6221              0.0000     1.4406 r
  icc_place1973/INP (NBUFFX2)                                     0.2450    0.0666 @   1.5073 r
  icc_place1973/Z (NBUFFX2)                                       0.0351    0.0852     1.5925 r
  io_cmd_o[12] (net)                            1       1.2146              0.0000     1.5925 r
  io_cmd_o[12] (out)                                              0.0351    0.0010 &   1.5936 r
  data arrival time                                                                    1.5936

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5936
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3064


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1798/S (MUX21X1)                                               0.4463    0.0075 @   1.0987 r
  U1798/Q (MUX21X1)                                               0.3416    0.2589 @   1.3576 r
  io_cmd_o[21] (net)                            4     101.5416              0.0000     1.3576 r
  U1799/INP (NBUFFX2)                                             0.3447    0.1379 @   1.4955 r
  U1799/Z (NBUFFX2)                                               0.0402    0.0968     1.5923 r
  mem_cmd_o[21] (net)                           1       1.2717              0.0000     1.5923 r
  mem_cmd_o[21] (out)                                             0.0402    0.0000 &   1.5923 r
  data arrival time                                                                    1.5923

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5923
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3077


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1792/S (MUX21X1)                                               0.4463    0.0082 @   1.0994 r
  U1792/Q (MUX21X1)                                               0.0898    0.1266     1.2260 f
  n2636 (net)                                   1      19.8870              0.0000     1.2260 f
  icc_place1890/INP (NBUFFX2)                                     0.0898    0.0109 &   1.2369 f
  icc_place1890/Z (NBUFFX2)                                       0.3416    0.1612 @   1.3981 f
  n2555 (net)                                   4     199.0965              0.0000     1.3981 f
  mem_cmd_o[18] (out)                                             0.4156    0.1933 @   1.5915 f
  data arrival time                                                                    1.5915

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5915
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3085


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1788/S (MUX21X1)                                               0.4197    0.0122 @   1.1167 f
  U1788/Q (MUX21X1)                                               0.3812    0.2671 @   1.3838 r
  io_cmd_o[16] (net)                            4     112.9479              0.0000     1.3838 r
  U1789/INP (NBUFFX2)                                             0.3875    0.0714 @   1.4552 r
  U1789/Z (NBUFFX2)                                               0.0669    0.1232 @   1.5784 r
  mem_cmd_o[16] (net)                           1      21.6436              0.0000     1.5784 r
  mem_cmd_o[16] (out)                                             0.0669    0.0079 @   1.5863 r
  data arrival time                                                                    1.5863

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5863
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3137


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1772/S (MUX21X1)                                               0.4194    0.0075 @   1.1120 f
  U1772/Q (MUX21X1)                                               0.3434    0.2461 @   1.3581 f
  io_cmd_o[8] (net)                             4     104.9188              0.0000     1.3581 f
  U1773/INP (NBUFFX2)                                             0.3479    0.0988 @   1.4568 f
  U1773/Z (NBUFFX2)                                               0.0738    0.1071 @   1.5640 f
  mem_cmd_o[8] (net)                            1      30.3698              0.0000     1.5640 f
  mem_cmd_o[8] (out)                                              0.0739    0.0215 @   1.5854 f
  data arrival time                                                                    1.5854

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5854
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3146


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1832/S (MUX21X1)                                               0.4198    0.0117 @   1.1162 f
  U1832/Q (MUX21X1)                                               0.3642    0.2568 @   1.3730 f
  io_cmd_o[38] (net)                            5     112.1471              0.0000     1.3730 f
  U1833/INP (NBUFFX2)                                             0.3688    0.1300 @   1.5030 f
  U1833/Z (NBUFFX2)                                               0.0387    0.0821     1.5851 f
  mem_cmd_o[38] (net)                           1       3.6098              0.0000     1.5851 f
  mem_cmd_o[38] (out)                                             0.0387    0.0000 &   1.5851 f
  data arrival time                                                                    1.5851

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5851
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3149


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1796/S (MUX21X1)                                               0.4197    0.0123 @   1.1168 f
  U1796/Q (MUX21X1)                                               0.5221    0.3132 @   1.4300 r
  io_cmd_o[20] (net)                            4     155.3537              0.0000     1.4300 r
  io_cmd_o[20] (out)                                              0.5370    0.1551 @   1.5851 r
  data arrival time                                                                    1.5851

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5851
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3149


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1780/S (MUX21X1)                                               0.4461    0.0036 @   1.0949 r
  U1780/Q (MUX21X1)                                               0.1273    0.1697 @   1.2645 r
  n4538 (net)                                   1      30.5565              0.0000     1.2645 r
  icc_place1892/INP (NBUFFX2)                                     0.1274    0.0189 @   1.2834 r
  icc_place1892/Z (NBUFFX2)                                       0.2305    0.1475 @   1.4309 r
  mem_cmd_o[12] (net)                           4     129.6221              0.0000     1.4309 r
  icc_place1973/INP (NBUFFX2)                                     0.2450    0.0666 @   1.4975 r
  icc_place1973/Z (NBUFFX2)                                       0.0351    0.0852     1.5828 r
  io_cmd_o[12] (net)                            1       1.2146              0.0000     1.5828 r
  io_cmd_o[12] (out)                                              0.0351    0.0010 &   1.5838 r
  data arrival time                                                                    1.5838

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5838
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3162


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1770/S (MUX21X1)                                               0.4463    0.0079 @   1.0992 r
  U1770/Q (MUX21X1)                                               0.3824    0.2624 @   1.3615 f
  io_cmd_o[7] (net)                             4     116.9174              0.0000     1.3615 f
  U1771/INP (NBUFFX2)                                             0.3890    0.0766 @   1.4382 f
  U1771/Z (NBUFFX2)                                               0.0891    0.1166 @   1.5548 f
  mem_cmd_o[7] (net)                            1      39.4086              0.0000     1.5548 f
  mem_cmd_o[7] (out)                                              0.0896    0.0282 @   1.5830 f
  data arrival time                                                                    1.5830

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5830
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3170


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1842/S (MUX21X1)                                               0.4198    0.0117 @   1.1162 f
  U1842/Q (MUX21X1)                                               0.3458    0.2563 @   1.3724 r
  io_cmd_o[43] (net)                            5     102.6114              0.0000     1.3724 r
  U1843/INP (NBUFFX2)                                             0.3499    0.0992 @   1.4717 r
  U1843/Z (NBUFFX2)                                               0.0437    0.1004     1.5721 r
  mem_cmd_o[43] (net)                           1       3.9093              0.0000     1.5721 r
  mem_cmd_o[43] (out)                                             0.0437    0.0109 &   1.5829 r
  data arrival time                                                                    1.5829

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5829
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3171


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1788/S (MUX21X1)                                               0.4466    0.0129 @   1.1041 r
  U1788/Q (MUX21X1)                                               0.3812    0.2705 @   1.3746 r
  io_cmd_o[16] (net)                            4     112.9479              0.0000     1.3746 r
  U1789/INP (NBUFFX2)                                             0.3875    0.0714 @   1.4461 r
  U1789/Z (NBUFFX2)                                               0.0669    0.1232 @   1.5692 r
  mem_cmd_o[16] (net)                           1      21.6436              0.0000     1.5692 r
  mem_cmd_o[16] (out)                                             0.0669    0.0079 @   1.5771 r
  data arrival time                                                                    1.5771

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5771
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3229


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1828/S (MUX21X1)                                               0.4197    0.0121 @   1.1166 f
  U1828/Q (MUX21X1)                                               0.3489    0.2493 @   1.3658 f
  io_cmd_o[36] (net)                            5     106.9281              0.0000     1.3658 f
  U1829/INP (NBUFFX2)                                             0.3534    0.1119 @   1.4777 f
  U1829/Z (NBUFFX2)                                               0.0359    0.0792     1.5570 f
  mem_cmd_o[36] (net)                           1       1.8763              0.0000     1.5570 f
  mem_cmd_o[36] (out)                                             0.0359    0.0197 &   1.5766 f
  data arrival time                                                                    1.5766

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5766
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3234


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1796/S (MUX21X1)                                               0.4466    0.0129 @   1.1041 r
  U1796/Q (MUX21X1)                                               0.5221    0.3166 @   1.4208 r
  io_cmd_o[20] (net)                            4     155.3537              0.0000     1.4208 r
  io_cmd_o[20] (out)                                              0.5370    0.1551 @   1.5759 r
  data arrival time                                                                    1.5759

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5759
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3241


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1796/S (MUX21X1)                                               0.4197    0.0123 @   1.1168 f
  U1796/Q (MUX21X1)                                               0.5055    0.3081 @   1.4248 f
  io_cmd_o[20] (net)                            4     155.1289              0.0000     1.4248 f
  io_cmd_o[20] (out)                                              0.5209    0.1510 @   1.5758 f
  data arrival time                                                                    1.5758

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5758
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3242


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1840/S (MUX21X1)                                               0.4198    0.0113 @   1.1158 f
  U1840/Q (MUX21X1)                                               0.4004    0.2673 @   1.3832 f
  io_cmd_o[42] (net)                            5     122.3569              0.0000     1.3832 f
  U1841/INP (NBUFFX2)                                             0.4081    0.0818 @   1.4650 f
  U1841/Z (NBUFFX2)                                               0.0601    0.1024 @   1.5673 f
  mem_cmd_o[42] (net)                           1      20.4361              0.0000     1.5673 f
  mem_cmd_o[42] (out)                                             0.0602    0.0071 @   1.5744 f
  data arrival time                                                                    1.5744

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5744
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3256


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1772/S (MUX21X1)                                               0.4463    0.0079 @   1.0992 r
  U1772/Q (MUX21X1)                                               0.3434    0.2476 @   1.3468 f
  io_cmd_o[8] (net)                             4     104.9188              0.0000     1.3468 f
  U1773/INP (NBUFFX2)                                             0.3479    0.0988 @   1.4456 f
  U1773/Z (NBUFFX2)                                               0.0738    0.1071 @   1.5527 f
  mem_cmd_o[8] (net)                            1      30.3698              0.0000     1.5527 f
  mem_cmd_o[8] (out)                                              0.0739    0.0215 @   1.5742 f
  data arrival time                                                                    1.5742

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5742
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3258


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1832/S (MUX21X1)                                               0.4467    0.0124 @   1.1036 r
  U1832/Q (MUX21X1)                                               0.3642    0.2583 @   1.3620 f
  io_cmd_o[38] (net)                            5     112.1471              0.0000     1.3620 f
  U1833/INP (NBUFFX2)                                             0.3688    0.1300 @   1.4920 f
  U1833/Z (NBUFFX2)                                               0.0387    0.0821     1.5741 f
  mem_cmd_o[38] (net)                           1       3.6098              0.0000     1.5741 f
  mem_cmd_o[38] (out)                                             0.0387    0.0000 &   1.5741 f
  data arrival time                                                                    1.5741

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5741
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3259


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1842/S (MUX21X1)                                               0.4467    0.0124 @   1.1036 r
  U1842/Q (MUX21X1)                                               0.3458    0.2597 @   1.3633 r
  io_cmd_o[43] (net)                            5     102.6114              0.0000     1.3633 r
  U1843/INP (NBUFFX2)                                             0.3499    0.0992 @   1.4625 r
  U1843/Z (NBUFFX2)                                               0.0437    0.1004     1.5629 r
  mem_cmd_o[43] (net)                           1       3.9093              0.0000     1.5629 r
  mem_cmd_o[43] (out)                                             0.0437    0.0109 &   1.5738 r
  data arrival time                                                                    1.5738

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5738
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3262


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1812/S (MUX21X1)                                               0.4194    0.0076 @   1.1120 f
  U1812/Q (MUX21X1)                                               0.3272    0.2496 @   1.3616 r
  io_cmd_o[28] (net)                            4      96.8202              0.0000     1.3616 r
  U1813/INP (NBUFFX2)                                             0.3303    0.1133 @   1.4749 r
  U1813/Z (NBUFFX2)                                               0.0420    0.0975     1.5724 r
  mem_cmd_o[28] (net)                           1       3.3034              0.0000     1.5724 r
  mem_cmd_o[28] (out)                                             0.0420    0.0000 &   1.5725 r
  data arrival time                                                                    1.5725

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5725
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3275


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1838/S (MUX21X1)                                               0.4197    0.0080 @   1.1125 f
  U1838/Q (MUX21X1)                                               0.3762    0.2646 @   1.3771 r
  io_cmd_o[41] (net)                            5     111.1662              0.0000     1.3771 r
  U1839/INP (NBUFFX2)                                             0.3821    0.0764 @   1.4535 r
  U1839/Z (NBUFFX2)                                               0.0575    0.1155     1.5690 r
  mem_cmd_o[41] (net)                           1      13.7267              0.0000     1.5690 r
  mem_cmd_o[41] (out)                                             0.0575    0.0017 &   1.5707 r
  data arrival time                                                                    1.5707

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5707
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3293


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1814/S (MUX21X1)                                               0.4197    0.0096 @   1.1141 f
  U1814/Q (MUX21X1)                                               0.3244    0.2385 @   1.3525 f
  io_cmd_o[29] (net)                            4      98.9214              0.0000     1.3525 f
  U1815/INP (NBUFFX2)                                             0.3281    0.1216 @   1.4742 f
  U1815/Z (NBUFFX2)                                               0.0359    0.0787     1.5529 f
  mem_cmd_o[29] (net)                           1       2.6518              0.0000     1.5529 f
  mem_cmd_o[29] (out)                                             0.0359    0.0157 &   1.5687 f
  data arrival time                                                                    1.5687

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5687
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3313


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1774/S (MUX21X1)                                               0.4193    0.0048 @   1.1093 f
  U1774/Q (MUX21X1)                                               0.3357    0.2474 @   1.3567 f
  io_cmd_o[9] (net)                             4     103.8383              0.0000     1.3567 f
  U1775/INP (NBUFFX2)                                             0.3385    0.1315 @   1.4882 f
  U1775/Z (NBUFFX2)                                               0.0371    0.0801     1.5683 f
  mem_cmd_o[9] (net)                            1       3.3235              0.0000     1.5683 f
  mem_cmd_o[9] (out)                                              0.0371    0.0000 &   1.5683 f
  data arrival time                                                                    1.5683

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5683
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3317


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1820/S (MUX21X1)                                               0.4194    0.0076 @   1.1121 f
  U1820/Q (MUX21X1)                                               0.3480    0.2574 @   1.3695 r
  io_cmd_o[32] (net)                            4     103.4380              0.0000     1.3695 r
  U1821/INP (NBUFFX2)                                             0.3517    0.0905 @   1.4600 r
  U1821/Z (NBUFFX2)                                               0.0467    0.1032     1.5632 r
  mem_cmd_o[32] (net)                           1       6.1888              0.0000     1.5632 r
  mem_cmd_o[32] (out)                                             0.0467    0.0046 &   1.5678 r
  data arrival time                                                                    1.5678

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5678
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3322


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1764/S (MUX21X1)                                               0.4197    0.0072 @   1.1117 f
  U1764/Q (MUX21X1)                                               0.1607    0.1643 @   1.2760 f
  n4539 (net)                                   1      44.4883              0.0000     1.2760 f
  icc_place1893/INP (NBUFFX2)                                     0.1612    0.0356 @   1.3117 f
  icc_place1893/Z (NBUFFX2)                                       0.2137    0.1483 @   1.4600 f
  mem_cmd_o[4] (net)                            4     123.3181              0.0000     1.4600 f
  icc_place1974/INP (NBUFFX2)                                     0.2298    0.0361 @   1.4961 f
  icc_place1974/Z (NBUFFX2)                                       0.0295    0.0705     1.5666 f
  io_cmd_o[4] (net)                             1       0.9512              0.0000     1.5666 f
  io_cmd_o[4] (out)                                               0.0295    0.0000 &   1.5666 f
  data arrival time                                                                    1.5666

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5666
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3334


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1848/S (MUX21X1)                                               0.4194    0.0078 @   1.1123 f
  U1848/Q (MUX21X1)                                               0.1209    0.1661     1.2784 r
  n4536 (net)                                   1      29.7674              0.0000     1.2784 r
  icc_place1889/INP (NBUFFX2)                                     0.1209    0.0046 &   1.2830 r
  icc_place1889/Z (NBUFFX2)                                       0.2584    0.1495 @   1.4325 r
  mem_cmd_o[46] (net)                           4     145.9150              0.0000     1.4325 r
  icc_place1971/INP (NBUFFX2)                                     0.2841    0.0427 @   1.4751 r
  icc_place1971/Z (NBUFFX2)                                       0.0384    0.0911     1.5662 r
  io_cmd_o[46] (net)                            1       2.2223              0.0000     1.5662 r
  io_cmd_o[46] (out)                                              0.0384    0.0000 &   1.5663 r
  data arrival time                                                                    1.5663

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5663
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3337


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1766/S (MUX21X1)                                               0.4193    0.0042 @   1.1087 f
  U1766/Q (MUX21X1)                                               0.3249    0.2497 @   1.3584 r
  io_cmd_o[5] (net)                             4      96.4543              0.0000     1.3584 r
  U1767/INP (NBUFFX2)                                             0.3273    0.0979 @   1.4563 r
  U1767/Z (NBUFFX2)                                               0.0414    0.0967     1.5530 r
  mem_cmd_o[5] (net)                            1       2.9193              0.0000     1.5530 r
  mem_cmd_o[5] (out)                                              0.0414    0.0127 &   1.5658 r
  data arrival time                                                                    1.5658

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5658
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3342


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1828/S (MUX21X1)                                               0.4467    0.0127 @   1.1040 r
  U1828/Q (MUX21X1)                                               0.3489    0.2508 @   1.3548 f
  io_cmd_o[36] (net)                            5     106.9281              0.0000     1.3548 f
  U1829/INP (NBUFFX2)                                             0.3534    0.1119 @   1.4667 f
  U1829/Z (NBUFFX2)                                               0.0359    0.0792     1.5459 f
  mem_cmd_o[36] (net)                           1       1.8763              0.0000     1.5459 f
  mem_cmd_o[36] (out)                                             0.0359    0.0197 &   1.5656 f
  data arrival time                                                                    1.5656

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5656
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3344


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1796/S (MUX21X1)                                               0.4466    0.0129 @   1.1041 r
  U1796/Q (MUX21X1)                                               0.5055    0.3096 @   1.4137 f
  io_cmd_o[20] (net)                            4     155.1289              0.0000     1.4137 f
  io_cmd_o[20] (out)                                              0.5209    0.1510 @   1.5647 f
  data arrival time                                                                    1.5647

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5647
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3353


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1794/S (MUX21X1)                                               0.4197    0.0094 @   1.1138 f
  U1794/Q (MUX21X1)                                               0.3362    0.2438 @   1.3577 f
  io_cmd_o[19] (net)                            4     102.8184              0.0000     1.3577 f
  U1795/INP (NBUFFX2)                                             0.3400    0.1028 @   1.4604 f
  U1795/Z (NBUFFX2)                                               0.0351    0.0782     1.5386 f
  mem_cmd_o[19] (net)                           1       1.6231              0.0000     1.5386 f
  mem_cmd_o[19] (out)                                             0.0351    0.0258 &   1.5645 f
  data arrival time                                                                    1.5645

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5645
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3355


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1798/S (MUX21X1)                                               0.4194    0.0070 @   1.1115 f
  U1798/Q (MUX21X1)                                               0.3300    0.2427 @   1.3543 f
  io_cmd_o[21] (net)                            4     101.3168              0.0000     1.3543 f
  U1799/INP (NBUFFX2)                                             0.3332    0.1328 @   1.4870 f
  U1799/Z (NBUFFX2)                                               0.0344    0.0774     1.5645 f
  mem_cmd_o[21] (net)                           1       1.2717              0.0000     1.5645 f
  mem_cmd_o[21] (out)                                             0.0344    0.0000 &   1.5645 f
  data arrival time                                                                    1.5645

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5645
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3355


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1840/S (MUX21X1)                                               0.4467    0.0120 @   1.1033 r
  U1840/Q (MUX21X1)                                               0.4004    0.2689 @   1.3722 f
  io_cmd_o[42] (net)                            5     122.3569              0.0000     1.3722 f
  U1841/INP (NBUFFX2)                                             0.4081    0.0818 @   1.4540 f
  U1841/Z (NBUFFX2)                                               0.0601    0.1024 @   1.5563 f
  mem_cmd_o[42] (net)                           1      20.4361              0.0000     1.5563 f
  mem_cmd_o[42] (out)                                             0.0602    0.0071 @   1.5634 f
  data arrival time                                                                    1.5634

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5634
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3366


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1812/S (MUX21X1)                                               0.4463    0.0080 @   1.0992 r
  U1812/Q (MUX21X1)                                               0.3272    0.2530 @   1.3522 r
  io_cmd_o[28] (net)                            4      96.8202              0.0000     1.3522 r
  U1813/INP (NBUFFX2)                                             0.3303    0.1133 @   1.4655 r
  U1813/Z (NBUFFX2)                                               0.0420    0.0975     1.5630 r
  mem_cmd_o[28] (net)                           1       3.3034              0.0000     1.5630 r
  mem_cmd_o[28] (out)                                             0.0420    0.0000 &   1.5631 r
  data arrival time                                                                    1.5631

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5631
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3369


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1804/S (MUX21X1)                                               0.4197    0.0094 @   1.1138 f
  U1804/Q (MUX21X1)                                               0.3581    0.2599 @   1.3738 r
  io_cmd_o[24] (net)                            5     106.1602              0.0000     1.3738 r
  U1805/INP (NBUFFX2)                                             0.3626    0.0853 @   1.4591 r
  U1805/Z (NBUFFX2)                                               0.0436    0.1011     1.5602 r
  mem_cmd_o[24] (net)                           1       3.3233              0.0000     1.5602 r
  mem_cmd_o[24] (out)                                             0.0436    0.0017 &   1.5620 r
  data arrival time                                                                    1.5620

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5620
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3380


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1838/S (MUX21X1)                                               0.4466    0.0086 @   1.0998 r
  U1838/Q (MUX21X1)                                               0.3762    0.2680 @   1.3678 r
  io_cmd_o[41] (net)                            5     111.1662              0.0000     1.3678 r
  U1839/INP (NBUFFX2)                                             0.3821    0.0764 @   1.4442 r
  U1839/Z (NBUFFX2)                                               0.0575    0.1155     1.5598 r
  mem_cmd_o[41] (net)                           1      13.7267              0.0000     1.5598 r
  mem_cmd_o[41] (out)                                             0.0575    0.0017 &   1.5614 r
  data arrival time                                                                    1.5614

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5614
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3386


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[54]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1856/IN1 (AND2X1)                                              0.4462    0.0061 @   1.0973 r
  U1856/Q (AND2X1)                                                0.3319    0.2387 @   1.3360 r
  io_cmd_o[54] (net)                            4      97.5672              0.0000     1.3360 r
  U1857/INP (NBUFFX2)                                             0.3359    0.0532 @   1.3892 r
  U1857/Z (NBUFFX2)                                               0.1115    0.1393 @   1.5285 r
  mem_cmd_o[54] (net)                           1      51.9616              0.0000     1.5285 r
  mem_cmd_o[54] (out)                                             0.1123    0.0320 @   1.5605 r
  data arrival time                                                                    1.5605

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5605
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3395


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1826/S (MUX21X1)                                               0.4198    0.0109 @   1.1154 f
  U1826/Q (MUX21X1)                                               0.3316    0.2510 @   1.3664 r
  io_cmd_o[35] (net)                            5      98.1137              0.0000     1.3664 r
  U1827/INP (NBUFFX2)                                             0.3350    0.0924 @   1.4589 r
  U1827/Z (NBUFFX2)                                               0.0454    0.1009     1.5598 r
  mem_cmd_o[35] (net)                           1       5.8033              0.0000     1.5598 r
  mem_cmd_o[35] (out)                                             0.0454    0.0001 &   1.5599 r
  data arrival time                                                                    1.5599

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5599
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3401


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1820/S (MUX21X1)                                               0.4463    0.0081 @   1.0993 r
  U1820/Q (MUX21X1)                                               0.3480    0.2608 @   1.3601 r
  io_cmd_o[32] (net)                            4     103.4380              0.0000     1.3601 r
  U1821/INP (NBUFFX2)                                             0.3517    0.0905 @   1.4506 r
  U1821/Z (NBUFFX2)                                               0.0467    0.1032     1.5538 r
  mem_cmd_o[32] (net)                           1       6.1888              0.0000     1.5538 r
  mem_cmd_o[32] (out)                                             0.0467    0.0046 &   1.5584 r
  data arrival time                                                                    1.5584

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5584
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3416


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1814/S (MUX21X1)                                               0.4466    0.0102 @   1.1015 r
  U1814/Q (MUX21X1)                                               0.3244    0.2400 @   1.3415 f
  io_cmd_o[29] (net)                            4      98.9214              0.0000     1.3415 f
  U1815/INP (NBUFFX2)                                             0.3281    0.1216 @   1.4631 f
  U1815/Z (NBUFFX2)                                               0.0359    0.0787     1.5418 f
  mem_cmd_o[29] (net)                           1       2.6518              0.0000     1.5418 f
  mem_cmd_o[29] (out)                                             0.0359    0.0157 &   1.5576 f
  data arrival time                                                                    1.5576

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5576
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3424


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1844/S (MUX21X1)                                               0.4194    0.0071 @   1.1115 f
  U1844/Q (MUX21X1)                                               0.3194    0.2460 @   1.3575 r
  io_cmd_o[44] (net)                            4      94.1172              0.0000     1.3575 r
  U1845/INP (NBUFFX2)                                             0.3228    0.0876 @   1.4451 r
  U1845/Z (NBUFFX2)                                               0.0453    0.1000     1.5451 r
  mem_cmd_o[44] (net)                           1       6.2101              0.0000     1.5451 r
  mem_cmd_o[44] (out)                                             0.0453    0.0121 &   1.5572 r
  data arrival time                                                                    1.5572

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5572
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3428


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1774/S (MUX21X1)                                               0.4462    0.0052 @   1.0964 r
  U1774/Q (MUX21X1)                                               0.3357    0.2489 @   1.3453 f
  io_cmd_o[9] (net)                             4     103.8383              0.0000     1.3453 f
  U1775/INP (NBUFFX2)                                             0.3385    0.1315 @   1.4768 f
  U1775/Z (NBUFFX2)                                               0.0371    0.0801     1.5569 f
  mem_cmd_o[9] (net)                            1       3.3235              0.0000     1.5569 f
  mem_cmd_o[9] (out)                                              0.0371    0.0000 &   1.5570 f
  data arrival time                                                                    1.5570

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5570
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3430


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[54]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1856/IN1 (AND2X1)                                              0.4193    0.0057 @   1.1102 f
  U1856/Q (AND2X1)                                                0.3378    0.2407 @   1.3508 f
  io_cmd_o[54] (net)                            4      97.3424              0.0000     1.3508 f
  U1857/INP (NBUFFX2)                                             0.3417    0.0535 @   1.4043 f
  U1857/Z (NBUFFX2)                                               0.1048    0.1235 @   1.5278 f
  mem_cmd_o[54] (net)                           1      51.9616              0.0000     1.5278 f
  mem_cmd_o[54] (out)                                             0.1056    0.0289 @   1.5567 f
  data arrival time                                                                    1.5567

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5567
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3433


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1848/S (MUX21X1)                                               0.4463    0.0082 @   1.0995 r
  U1848/Q (MUX21X1)                                               0.1209    0.1693     1.2688 r
  n4536 (net)                                   1      29.7674              0.0000     1.2688 r
  icc_place1889/INP (NBUFFX2)                                     0.1209    0.0046 &   1.2734 r
  icc_place1889/Z (NBUFFX2)                                       0.2584    0.1495 @   1.4229 r
  mem_cmd_o[46] (net)                           4     145.9150              0.0000     1.4229 r
  icc_place1971/INP (NBUFFX2)                                     0.2841    0.0427 @   1.4655 r
  icc_place1971/Z (NBUFFX2)                                       0.0384    0.0911     1.5567 r
  io_cmd_o[46] (net)                            1       2.2223              0.0000     1.5567 r
  io_cmd_o[46] (out)                                              0.0384    0.0000 &   1.5567 r
  data arrival time                                                                    1.5567

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5567
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3433


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1766/S (MUX21X1)                                               0.4462    0.0045 @   1.0957 r
  U1766/Q (MUX21X1)                                               0.3249    0.2532 @   1.3489 r
  io_cmd_o[5] (net)                             4      96.4543              0.0000     1.3489 r
  U1767/INP (NBUFFX2)                                             0.3273    0.0979 @   1.4468 r
  U1767/Z (NBUFFX2)                                               0.0414    0.0967     1.5435 r
  mem_cmd_o[5] (net)                            1       2.9193              0.0000     1.5435 r
  mem_cmd_o[5] (out)                                              0.0414    0.0127 &   1.5562 r
  data arrival time                                                                    1.5562

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5562
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3438


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1762/S (MUX21X1)                                               0.4194    0.0060 @   1.1105 f
  U1762/Q (MUX21X1)                                               0.3464    0.2572 @   1.3677 r
  io_cmd_o[2] (net)                             4     103.0677              0.0000     1.3677 r
  U1763/INP (NBUFFX2)                                             0.3497    0.0868 @   1.4545 r
  U1763/Z (NBUFFX2)                                               0.0447    0.1013     1.5558 r
  mem_cmd_o[2] (net)                            1       4.7157              0.0000     1.5558 r
  mem_cmd_o[2] (out)                                              0.0447    0.0001 &   1.5558 r
  data arrival time                                                                    1.5558

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5558
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3442


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1824/S (MUX21X1)                                               0.4197    0.0121 @   1.1166 f
  U1824/Q (MUX21X1)                                               0.3406    0.2520 @   1.3685 r
  io_cmd_o[34] (net)                            4     100.1353              0.0000     1.3685 r
  U1825/INP (NBUFFX2)                                             0.3450    0.0429 @   1.4114 r
  U1825/Z (NBUFFX2)                                               0.0779    0.1240 @   1.5355 r
  mem_cmd_o[34] (net)                           1      28.9605              0.0000     1.5355 r
  mem_cmd_o[34] (out)                                             0.0781    0.0200 @   1.5555 r
  data arrival time                                                                    1.5555

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5555
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3445


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1764/S (MUX21X1)                                               0.4466    0.0078 @   1.0990 r
  U1764/Q (MUX21X1)                                               0.1607    0.1658 @   1.2648 f
  n4539 (net)                                   1      44.4883              0.0000     1.2648 f
  icc_place1893/INP (NBUFFX2)                                     0.1612    0.0356 @   1.3004 f
  icc_place1893/Z (NBUFFX2)                                       0.2137    0.1483 @   1.4487 f
  mem_cmd_o[4] (net)                            4     123.3181              0.0000     1.4487 f
  icc_place1974/INP (NBUFFX2)                                     0.2298    0.0361 @   1.4849 f
  icc_place1974/Z (NBUFFX2)                                       0.0295    0.0705     1.5553 f
  io_cmd_o[4] (net)                             1       0.9512              0.0000     1.5553 f
  io_cmd_o[4] (out)                                               0.0295    0.0000 &   1.5553 f
  data arrival time                                                                    1.5553

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5553
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3447


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1794/S (MUX21X1)                                               0.4466    0.0099 @   1.1012 r
  U1794/Q (MUX21X1)                                               0.3362    0.2454 @   1.3466 f
  io_cmd_o[19] (net)                            4     102.8184              0.0000     1.3466 f
  U1795/INP (NBUFFX2)                                             0.3400    0.1028 @   1.4493 f
  U1795/Z (NBUFFX2)                                               0.0351    0.0782     1.5275 f
  mem_cmd_o[19] (net)                           1       1.6231              0.0000     1.5275 f
  mem_cmd_o[19] (out)                                             0.0351    0.0258 &   1.5534 f
  data arrival time                                                                    1.5534

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5534
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3467


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1798/S (MUX21X1)                                               0.4463    0.0075 @   1.0987 r
  U1798/Q (MUX21X1)                                               0.3300    0.2443 @   1.3430 f
  io_cmd_o[21] (net)                            4     101.3168              0.0000     1.3430 f
  U1799/INP (NBUFFX2)                                             0.3332    0.1328 @   1.4758 f
  U1799/Z (NBUFFX2)                                               0.0344    0.0774     1.5532 f
  mem_cmd_o[21] (net)                           1       1.2717              0.0000     1.5532 f
  mem_cmd_o[21] (out)                                             0.0344    0.0000 &   1.5532 f
  data arrival time                                                                    1.5532

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5532
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3468


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1780/S (MUX21X1)                                               0.4192    0.0033 @   1.1078 f
  U1780/Q (MUX21X1)                                               0.1219    0.1424 @   1.2502 f
  n4538 (net)                                   1      30.4973              0.0000     1.2502 f
  icc_place1892/INP (NBUFFX2)                                     0.1220    0.0172 @   1.2674 f
  icc_place1892/Z (NBUFFX2)                                       0.2212    0.1489 @   1.4163 f
  mem_cmd_o[12] (net)                           4     129.3974              0.0000     1.4163 f
  icc_place1973/INP (NBUFFX2)                                     0.2364    0.0645 @   1.4807 f
  icc_place1973/Z (NBUFFX2)                                       0.0302    0.0714     1.5521 f
  io_cmd_o[12] (net)                            1       1.2146              0.0000     1.5521 f
  io_cmd_o[12] (out)                                              0.0302    0.0008 &   1.5529 f
  data arrival time                                                                    1.5529

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5529
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3471


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1804/S (MUX21X1)                                               0.4466    0.0099 @   1.1012 r
  U1804/Q (MUX21X1)                                               0.3581    0.2634 @   1.3645 r
  io_cmd_o[24] (net)                            5     106.1602              0.0000     1.3645 r
  U1805/INP (NBUFFX2)                                             0.3626    0.0853 @   1.4499 r
  U1805/Z (NBUFFX2)                                               0.0436    0.1011     1.5510 r
  mem_cmd_o[24] (net)                           1       3.3233              0.0000     1.5510 r
  mem_cmd_o[24] (out)                                             0.0436    0.0017 &   1.5528 r
  data arrival time                                                                    1.5528

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5528
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3472


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1826/S (MUX21X1)                                               0.4467    0.0116 @   1.1029 r
  U1826/Q (MUX21X1)                                               0.3316    0.2544 @   1.3573 r
  io_cmd_o[35] (net)                            5      98.1137              0.0000     1.3573 r
  U1827/INP (NBUFFX2)                                             0.3350    0.0924 @   1.4498 r
  U1827/Z (NBUFFX2)                                               0.0454    0.1009     1.5507 r
  mem_cmd_o[35] (net)                           1       5.8033              0.0000     1.5507 r
  mem_cmd_o[35] (out)                                             0.0454    0.0001 &   1.5508 r
  data arrival time                                                                    1.5508

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5508
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3492


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1788/S (MUX21X1)                                               0.4197    0.0122 @   1.1167 f
  U1788/Q (MUX21X1)                                               0.3686    0.2558 @   1.3726 f
  io_cmd_o[16] (net)                            4     112.7232              0.0000     1.3726 f
  U1789/INP (NBUFFX2)                                             0.3751    0.0688 @   1.4414 f
  U1789/Z (NBUFFX2)                                               0.0603    0.1014 @   1.5428 f
  mem_cmd_o[16] (net)                           1      21.6436              0.0000     1.5428 f
  mem_cmd_o[16] (out)                                             0.0604    0.0068 @   1.5496 f
  data arrival time                                                                    1.5496

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5496
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3504


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1844/S (MUX21X1)                                               0.4463    0.0075 @   1.0987 r
  U1844/Q (MUX21X1)                                               0.3194    0.2494 @   1.3482 r
  io_cmd_o[44] (net)                            4      94.1172              0.0000     1.3482 r
  U1845/INP (NBUFFX2)                                             0.3228    0.0876 @   1.4357 r
  U1845/Z (NBUFFX2)                                               0.0453    0.1000     1.5357 r
  mem_cmd_o[44] (net)                           1       6.2101              0.0000     1.5357 r
  mem_cmd_o[44] (out)                                             0.0453    0.0121 &   1.5478 r
  data arrival time                                                                    1.5478

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5478
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3522


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1850/S (MUX21X1)                                               0.4194    0.0078 @   1.1123 f
  U1850/Q (MUX21X1)                                               0.3240    0.2470 @   1.3593 r
  io_cmd_o[51] (net)                            4      95.3242              0.0000     1.3593 r
  U1851/INP (NBUFFX2)                                             0.3275    0.0580 @   1.4173 r
  U1851/Z (NBUFFX2)                                               0.0634    0.1155 @   1.5328 r
  mem_cmd_o[51] (net)                           1      21.0266              0.0000     1.5328 r
  mem_cmd_o[51] (out)                                             0.0635    0.0143 @   1.5471 r
  data arrival time                                                                    1.5471

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5471
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3529


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1762/S (MUX21X1)                                               0.4463    0.0064 @   1.0976 r
  U1762/Q (MUX21X1)                                               0.3464    0.2606 @   1.3583 r
  io_cmd_o[2] (net)                             4     103.0677              0.0000     1.3583 r
  U1763/INP (NBUFFX2)                                             0.3497    0.0868 @   1.4450 r
  U1763/Z (NBUFFX2)                                               0.0447    0.1013     1.5463 r
  mem_cmd_o[2] (net)                            1       4.7157              0.0000     1.5463 r
  mem_cmd_o[2] (out)                                              0.0447    0.0001 &   1.5464 r
  data arrival time                                                                    1.5464

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5464
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3536


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1824/S (MUX21X1)                                               0.4467    0.0127 @   1.1040 r
  U1824/Q (MUX21X1)                                               0.3406    0.2554 @   1.3594 r
  io_cmd_o[34] (net)                            4     100.1353              0.0000     1.3594 r
  U1825/INP (NBUFFX2)                                             0.3450    0.0429 @   1.4023 r
  U1825/Z (NBUFFX2)                                               0.0779    0.1240 @   1.5263 r
  mem_cmd_o[34] (net)                           1      28.9605              0.0000     1.5263 r
  mem_cmd_o[34] (out)                                             0.0781    0.0200 @   1.5463 r
  data arrival time                                                                    1.5463

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5463
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3537


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  icc_place1968/S (MUX21X2)                                       0.4197    0.0081 @   1.1126 f
  icc_place1968/Q (MUX21X2)                                       0.2587    0.2249 @   1.3375 r
  io_cmd_o[23] (net)                            4     131.9680              0.0000     1.3375 r
  U1803/INP (NBUFFX2)                                             0.2766    0.0714 @   1.4089 r
  U1803/Z (NBUFFX2)                                               0.0728    0.1146 @   1.5235 r
  mem_cmd_o[23] (net)                           1      27.6101              0.0000     1.5235 r
  mem_cmd_o[23] (out)                                             0.0729    0.0209 @   1.5445 r
  data arrival time                                                                    1.5445

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5445
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3555


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1842/S (MUX21X1)                                               0.4198    0.0117 @   1.1162 f
  U1842/Q (MUX21X1)                                               0.3338    0.2435 @   1.3596 f
  io_cmd_o[43] (net)                            5     102.2906              0.0000     1.3596 f
  U1843/INP (NBUFFX2)                                             0.3380    0.0938 @   1.4534 f
  U1843/Z (NBUFFX2)                                               0.0378    0.0807     1.5341 f
  mem_cmd_o[43] (net)                           1       3.9093              0.0000     1.5341 f
  mem_cmd_o[43] (out)                                             0.0378    0.0094 &   1.5435 f
  data arrival time                                                                    1.5435

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5435
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3565


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1790/S (MUX21X1)                                               0.4197    0.0094 @   1.1138 f
  U1790/Q (MUX21X1)                                               0.3499    0.2582 @   1.3720 r
  io_cmd_o[17] (net)                            4     104.0352              0.0000     1.3720 r
  io_cmd_o[17] (out)                                              0.3535    0.1714 @   1.5434 r
  data arrival time                                                                    1.5434

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5434
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3566


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1852/S (MUX21X1)                                               0.4193    0.0079 @   1.1123 f
  U1852/Q (MUX21X1)                                               0.4386    0.2868 @   1.3991 r
  io_cmd_o[52] (net)                            4     130.4714              0.0000     1.3991 r
  io_cmd_o[52] (out)                                              0.4474    0.1441 @   1.5433 r
  data arrival time                                                                    1.5433

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5433
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3567


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1780/S (MUX21X1)                                               0.4461    0.0036 @   1.0949 r
  U1780/Q (MUX21X1)                                               0.1219    0.1438 @   1.2386 f
  n4538 (net)                                   1      30.4973              0.0000     1.2386 f
  icc_place1892/INP (NBUFFX2)                                     0.1220    0.0172 @   1.2558 f
  icc_place1892/Z (NBUFFX2)                                       0.2212    0.1489 @   1.4047 f
  mem_cmd_o[12] (net)                           4     129.3974              0.0000     1.4047 f
  icc_place1973/INP (NBUFFX2)                                     0.2364    0.0645 @   1.4692 f
  icc_place1973/Z (NBUFFX2)                                       0.0302    0.0714     1.5405 f
  io_cmd_o[12] (net)                            1       1.2146              0.0000     1.5405 f
  io_cmd_o[12] (out)                                              0.0302    0.0008 &   1.5413 f
  data arrival time                                                                    1.5413

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5413
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3587


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[0]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U5082/IN1 (AND2X1)                                              0.4459    0.0007 @   1.0920 r
  U5082/Q (AND2X1)                                                0.3119    0.2341 @   1.3261 r
  io_cmd_o[0] (net)                             4      92.2776              0.0000     1.3261 r
  U1758/INP (NBUFFX2)                                             0.3142    0.0918 @   1.4179 r
  U1758/Z (NBUFFX2)                                               0.0393    0.0940     1.5119 r
  mem_cmd_o[0] (net)                            1       1.7808              0.0000     1.5119 r
  mem_cmd_o[0] (out)                                              0.0393    0.0290 &   1.5408 r
  data arrival time                                                                    1.5408

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5408
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3592


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1836/S (MUX21X1)                                               0.4198    0.0109 @   1.1154 f
  U1836/Q (MUX21X1)                                               0.3474    0.2550 @   1.3704 r
  io_cmd_o[40] (net)                            5     102.4709              0.0000     1.3704 r
  U1837/INP (NBUFFX2)                                             0.3521    0.0665 @   1.4369 r
  U1837/Z (NBUFFX2)                                               0.0432    0.1000     1.5369 r
  mem_cmd_o[40] (net)                           1       3.3554              0.0000     1.5369 r
  mem_cmd_o[40] (out)                                             0.0432    0.0019 &   1.5388 r
  data arrival time                                                                    1.5388

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5388
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3612


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1788/S (MUX21X1)                                               0.4466    0.0129 @   1.1041 r
  U1788/Q (MUX21X1)                                               0.3686    0.2574 @   1.3615 f
  io_cmd_o[16] (net)                            4     112.7232              0.0000     1.3615 f
  U1789/INP (NBUFFX2)                                             0.3751    0.0688 @   1.4303 f
  U1789/Z (NBUFFX2)                                               0.0603    0.1014 @   1.5317 f
  mem_cmd_o[16] (net)                           1      21.6436              0.0000     1.5317 f
  mem_cmd_o[16] (out)                                             0.0604    0.0068 @   1.5386 f
  data arrival time                                                                    1.5386

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5386
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3614


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1822/S (MUX21X1)                                               0.4194    0.0074 @   1.1118 f
  U1822/Q (MUX21X1)                                               0.4388    0.2874 @   1.3992 r
  io_cmd_o[33] (net)                            4     130.7260              0.0000     1.3992 r
  io_cmd_o[33] (out)                                              0.4475    0.1393 @   1.5385 r
  data arrival time                                                                    1.5385

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5385
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3615


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1850/S (MUX21X1)                                               0.4463    0.0082 @   1.0995 r
  U1850/Q (MUX21X1)                                               0.3240    0.2504 @   1.3499 r
  io_cmd_o[51] (net)                            4      95.3242              0.0000     1.3499 r
  U1851/INP (NBUFFX2)                                             0.3275    0.0580 @   1.4079 r
  U1851/Z (NBUFFX2)                                               0.0634    0.1155 @   1.5234 r
  mem_cmd_o[51] (net)                           1      21.0266              0.0000     1.5234 r
  mem_cmd_o[51] (out)                                             0.0635    0.0143 @   1.5377 r
  data arrival time                                                                    1.5377

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5377
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3623


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1810/S (MUX21X1)                                               0.4194    0.0070 @   1.1115 f
  U1810/Q (MUX21X1)                                               0.4498    0.2937 @   1.4052 r
  io_cmd_o[27] (net)                            5     134.8988              0.0000     1.4052 r
  io_cmd_o[27] (out)                                              0.4575    0.1314 @   1.5365 r
  data arrival time                                                                    1.5365

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5365
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3635


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1834/S (MUX21X1)                                               0.4198    0.0116 @   1.1161 f
  U1834/Q (MUX21X1)                                               0.3428    0.2531 @   1.3692 r
  io_cmd_o[39] (net)                            5     100.9465              0.0000     1.3692 r
  U1835/INP (NBUFFX2)                                             0.3477    0.0649 @   1.4341 r
  U1835/Z (NBUFFX2)                                               0.0441    0.1005     1.5347 r
  mem_cmd_o[39] (net)                           1       4.2431              0.0000     1.5347 r
  mem_cmd_o[39] (out)                                             0.0441    0.0015 &   1.5362 r
  data arrival time                                                                    1.5362

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5362
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3638


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  icc_place1968/S (MUX21X2)                                       0.4466    0.0087 @   1.0999 r
  icc_place1968/Q (MUX21X2)                                       0.2587    0.2287 @   1.3286 r
  io_cmd_o[23] (net)                            4     131.9680              0.0000     1.3286 r
  U1803/INP (NBUFFX2)                                             0.2766    0.0714 @   1.3999 r
  U1803/Z (NBUFFX2)                                               0.0728    0.1146 @   1.5146 r
  mem_cmd_o[23] (net)                           1      27.6101              0.0000     1.5146 r
  mem_cmd_o[23] (out)                                             0.0729    0.0209 @   1.5355 r
  data arrival time                                                                    1.5355

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5355
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3645


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1838/S (MUX21X1)                                               0.4197    0.0080 @   1.1125 f
  U1838/Q (MUX21X1)                                               0.3635    0.2528 @   1.3653 f
  io_cmd_o[41] (net)                            5     110.8454              0.0000     1.3653 f
  U1839/INP (NBUFFX2)                                             0.3696    0.0743 @   1.4396 f
  U1839/Z (NBUFFX2)                                               0.0512    0.0939     1.5336 f
  mem_cmd_o[41] (net)                           1      13.7267              0.0000     1.5336 f
  mem_cmd_o[41] (out)                                             0.0512    0.0015 &   1.5350 f
  data arrival time                                                                    1.5350

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5350
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3650


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[0]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U5082/IN1 (AND2X1)                                              0.4190    0.0007 @   1.1051 f
  U5082/Q (AND2X1)                                                0.3167    0.2350 @   1.3402 f
  io_cmd_o[0] (net)                             4      92.0528              0.0000     1.3402 f
  U1758/INP (NBUFFX2)                                             0.3189    0.0921 @   1.4323 f
  U1758/Z (NBUFFX2)                                               0.0344    0.0772     1.5095 f
  mem_cmd_o[0] (net)                            1       1.7808              0.0000     1.5095 f
  mem_cmd_o[0] (out)                                              0.0344    0.0253 &   1.5348 f
  data arrival time                                                                    1.5348

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5348
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3652


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1830/S (MUX21X1)                                               0.4198    0.0106 @   1.1151 f
  U1830/Q (MUX21X1)                                               0.3276    0.2471 @   1.3621 r
  io_cmd_o[37] (net)                            5      95.9942              0.0000     1.3621 r
  U1831/INP (NBUFFX2)                                             0.3319    0.0658 @   1.4279 r
  U1831/Z (NBUFFX2)                                               0.0405    0.0962     1.5241 r
  mem_cmd_o[37] (net)                           1       1.9782              0.0000     1.5241 r
  mem_cmd_o[37] (out)                                             0.0405    0.0107 &   1.5348 r
  data arrival time                                                                    1.5348

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5348
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3652


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1790/S (MUX21X1)                                               0.4466    0.0099 @   1.1012 r
  U1790/Q (MUX21X1)                                               0.3499    0.2616 @   1.3628 r
  io_cmd_o[17] (net)                            4     104.0352              0.0000     1.3628 r
  io_cmd_o[17] (out)                                              0.3535    0.1714 @   1.5342 r
  data arrival time                                                                    1.5342

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5342
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3658


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1852/S (MUX21X1)                                               0.4463    0.0083 @   1.0995 r
  U1852/Q (MUX21X1)                                               0.4386    0.2902 @   1.3897 r
  io_cmd_o[52] (net)                            4     130.4714              0.0000     1.3897 r
  io_cmd_o[52] (out)                                              0.4474    0.1441 @   1.5339 r
  data arrival time                                                                    1.5339

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5339
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3661


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1842/S (MUX21X1)                                               0.4467    0.0124 @   1.1036 r
  U1842/Q (MUX21X1)                                               0.3338    0.2450 @   1.3486 f
  io_cmd_o[43] (net)                            5     102.2906              0.0000     1.3486 f
  U1843/INP (NBUFFX2)                                             0.3380    0.0938 @   1.4424 f
  U1843/Z (NBUFFX2)                                               0.0378    0.0807     1.5231 f
  mem_cmd_o[43] (net)                           1       3.9093              0.0000     1.5231 f
  mem_cmd_o[43] (out)                                             0.0378    0.0094 &   1.5325 f
  data arrival time                                                                    1.5325

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5325
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3675


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1812/S (MUX21X1)                                               0.4194    0.0076 @   1.1120 f
  U1812/Q (MUX21X1)                                               0.3160    0.2361 @   1.3481 f
  io_cmd_o[28] (net)                            4      96.5954              0.0000     1.3481 f
  U1813/INP (NBUFFX2)                                             0.3191    0.1052 @   1.4533 f
  U1813/Z (NBUFFX2)                                               0.0363    0.0790     1.5323 f
  mem_cmd_o[28] (net)                           1       3.3034              0.0000     1.5323 f
  mem_cmd_o[28] (out)                                             0.0363    0.0000 &   1.5323 f
  data arrival time                                                                    1.5323

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5323
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3677


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1818/S (MUX21X1)                                               0.4197    0.0096 @   1.1141 f
  U1818/Q (MUX21X1)                                               0.3307    0.2490 @   1.3631 r
  io_cmd_o[31] (net)                            4      97.2441              0.0000     1.3631 r
  U1819/INP (NBUFFX2)                                             0.3344    0.0480 @   1.4111 r
  U1819/Z (NBUFFX2)                                               0.0472    0.1026     1.5137 r
  mem_cmd_o[31] (net)                           1       7.2932              0.0000     1.5137 r
  mem_cmd_o[31] (out)                                             0.0472    0.0180 &   1.5317 r
  data arrival time                                                                    1.5317

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5317
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3683


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1764/S (MUX21X1)                                               0.4197    0.0072 @   1.1117 f
  U1764/Q (MUX21X1)                                               0.1697    0.1852 @   1.2969 r
  n4539 (net)                                   1      44.5475              0.0000     1.2969 r
  icc_place1893/INP (NBUFFX2)                                     0.1702    0.0394 @   1.3364 r
  icc_place1893/Z (NBUFFX2)                                       0.2230    0.1505 @   1.4868 r
  mem_cmd_o[4] (net)                            4     123.5429              0.0000     1.4868 r
  mem_cmd_o[4] (out)                                              0.2393    0.0443 @   1.5311 r
  data arrival time                                                                    1.5311

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5311
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3689


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1852/S (MUX21X1)                                               0.4193    0.0079 @   1.1123 f
  U1852/Q (MUX21X1)                                               0.4244    0.2782 @   1.3905 f
  io_cmd_o[52] (net)                            4     130.2466              0.0000     1.3905 f
  io_cmd_o[52] (out)                                              0.4335    0.1399 @   1.5305 f
  data arrival time                                                                    1.5305

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5305
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3695


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1836/S (MUX21X1)                                               0.4467    0.0116 @   1.1029 r
  U1836/Q (MUX21X1)                                               0.3474    0.2584 @   1.3613 r
  io_cmd_o[40] (net)                            5     102.4709              0.0000     1.3613 r
  U1837/INP (NBUFFX2)                                             0.3521    0.0665 @   1.4278 r
  U1837/Z (NBUFFX2)                                               0.0432    0.1000     1.5278 r
  mem_cmd_o[40] (net)                           1       3.3554              0.0000     1.5278 r
  mem_cmd_o[40] (out)                                             0.0432    0.0019 &   1.5297 r
  data arrival time                                                                    1.5297

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5297
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3703


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1820/S (MUX21X1)                                               0.4194    0.0076 @   1.1121 f
  U1820/Q (MUX21X1)                                               0.3363    0.2449 @   1.3570 f
  io_cmd_o[32] (net)                            4     103.2133              0.0000     1.3570 f
  U1821/INP (NBUFFX2)                                             0.3400    0.0869 @   1.4439 f
  U1821/Z (NBUFFX2)                                               0.0407    0.0835     1.5273 f
  mem_cmd_o[32] (net)                           1       6.1888              0.0000     1.5273 f
  mem_cmd_o[32] (out)                                             0.0407    0.0023 &   1.5297 f
  data arrival time                                                                    1.5297

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5297
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3703


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1822/S (MUX21X1)                                               0.4463    0.0078 @   1.0990 r
  U1822/Q (MUX21X1)                                               0.4388    0.2908 @   1.3899 r
  io_cmd_o[33] (net)                            4     130.7260              0.0000     1.3899 r
  io_cmd_o[33] (out)                                              0.4475    0.1393 @   1.5292 r
  data arrival time                                                                    1.5292

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5292
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3708


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1810/S (MUX21X1)                                               0.4463    0.0075 @   1.0987 r
  U1810/Q (MUX21X1)                                               0.4498    0.2971 @   1.3958 r
  io_cmd_o[27] (net)                            5     134.8988              0.0000     1.3958 r
  io_cmd_o[27] (out)                                              0.4575    0.1314 @   1.5272 r
  data arrival time                                                                    1.5272

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5272
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3728


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1848/S (MUX21X1)                                               0.4194    0.0078 @   1.1123 f
  U1848/Q (MUX21X1)                                               0.1154    0.1418     1.2541 f
  n4536 (net)                                   1      29.7082              0.0000     1.2541 f
  icc_place1889/INP (NBUFFX2)                                     0.1154    0.0043 &   1.2584 f
  icc_place1889/Z (NBUFFX2)                                       0.2482    0.1510 @   1.4094 f
  mem_cmd_o[46] (net)                           4     145.6902              0.0000     1.4094 f
  icc_place1971/INP (NBUFFX2)                                     0.2750    0.0425 @   1.4518 f
  icc_place1971/Z (NBUFFX2)                                       0.0331    0.0753     1.5271 f
  io_cmd_o[46] (net)                            1       2.2223              0.0000     1.5271 f
  io_cmd_o[46] (out)                                              0.0331    0.0000 &   1.5272 f
  data arrival time                                                                    1.5272

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5272
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3728


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1834/S (MUX21X1)                                               0.4467    0.0123 @   1.1036 r
  U1834/Q (MUX21X1)                                               0.3428    0.2565 @   1.3601 r
  io_cmd_o[39] (net)                            5     100.9465              0.0000     1.3601 r
  U1835/INP (NBUFFX2)                                             0.3477    0.0649 @   1.4250 r
  U1835/Z (NBUFFX2)                                               0.0441    0.1005     1.5255 r
  mem_cmd_o[39] (net)                           1       4.2431              0.0000     1.5255 r
  mem_cmd_o[39] (out)                                             0.0441    0.0015 &   1.5271 r
  data arrival time                                                                    1.5271

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5271
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3729


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1830/S (MUX21X1)                                               0.4467    0.0113 @   1.1025 r
  U1830/Q (MUX21X1)                                               0.3276    0.2505 @   1.3530 r
  io_cmd_o[37] (net)                            5      95.9942              0.0000     1.3530 r
  U1831/INP (NBUFFX2)                                             0.3319    0.0658 @   1.4188 r
  U1831/Z (NBUFFX2)                                               0.0405    0.0962     1.5149 r
  mem_cmd_o[37] (net)                           1       1.9782              0.0000     1.5149 r
  mem_cmd_o[37] (out)                                             0.0405    0.0107 &   1.5256 r
  data arrival time                                                                    1.5256

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5256
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3744


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1822/S (MUX21X1)                                               0.4194    0.0074 @   1.1118 f
  U1822/Q (MUX21X1)                                               0.4246    0.2789 @   1.3907 f
  io_cmd_o[33] (net)                            4     130.5012              0.0000     1.3907 f
  io_cmd_o[33] (out)                                              0.4335    0.1344 @   1.5251 f
  data arrival time                                                                    1.5251

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5251
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3749


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1766/S (MUX21X1)                                               0.4193    0.0042 @   1.1087 f
  U1766/Q (MUX21X1)                                               0.3137    0.2363 @   1.3450 f
  io_cmd_o[5] (net)                             4      96.2296              0.0000     1.3450 f
  U1767/INP (NBUFFX2)                                             0.3162    0.0906 @   1.4356 f
  U1767/Z (NBUFFX2)                                               0.0357    0.0784     1.5140 f
  mem_cmd_o[5] (net)                            1       2.9193              0.0000     1.5140 f
  mem_cmd_o[5] (out)                                              0.0357    0.0110 &   1.5249 f
  data arrival time                                                                    1.5249

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5249
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3751


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1790/S (MUX21X1)                                               0.4197    0.0094 @   1.1138 f
  U1790/Q (MUX21X1)                                               0.3381    0.2458 @   1.3596 f
  io_cmd_o[17] (net)                            4     103.8105              0.0000     1.3596 f
  io_cmd_o[17] (out)                                              0.3419    0.1648 @   1.5244 f
  data arrival time                                                                    1.5244

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5244
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3756


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1838/S (MUX21X1)                                               0.4466    0.0086 @   1.0998 r
  U1838/Q (MUX21X1)                                               0.3635    0.2544 @   1.3542 f
  io_cmd_o[41] (net)                            5     110.8454              0.0000     1.3542 f
  U1839/INP (NBUFFX2)                                             0.3696    0.0743 @   1.4285 f
  U1839/Z (NBUFFX2)                                               0.0512    0.0939     1.5224 f
  mem_cmd_o[41] (net)                           1      13.7267              0.0000     1.5224 f
  mem_cmd_o[41] (out)                                             0.0512    0.0015 &   1.5239 f
  data arrival time                                                                    1.5239

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5239
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3761


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1800/S (MUX21X1)                                               0.4197    0.0086 @   1.1131 f
  U1800/Q (MUX21X1)                                               0.3537    0.2590 @   1.3721 r
  io_cmd_o[22] (net)                            4     105.0363              0.0000     1.3721 r
  io_cmd_o[22] (out)                                              0.3577    0.1517 @   1.5238 r
  data arrival time                                                                    1.5238

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5238
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3762


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1804/S (MUX21X1)                                               0.4197    0.0094 @   1.1138 f
  U1804/Q (MUX21X1)                                               0.3459    0.2476 @   1.3615 f
  io_cmd_o[24] (net)                            5     105.8449              0.0000     1.3615 f
  U1805/INP (NBUFFX2)                                             0.3504    0.0815 @   1.4430 f
  U1805/Z (NBUFFX2)                                               0.0376    0.0808     1.5237 f
  mem_cmd_o[24] (net)                           1       3.3233              0.0000     1.5237 f
  mem_cmd_o[24] (out)                                             0.0376    0.0000 &   1.5238 f
  data arrival time                                                                    1.5238

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5238
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3762


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1826/S (MUX21X1)                                               0.4198    0.0109 @   1.1154 f
  U1826/Q (MUX21X1)                                               0.3201    0.2376 @   1.3530 f
  io_cmd_o[35] (net)                            5      97.8440              0.0000     1.3530 f
  U1827/INP (NBUFFX2)                                             0.3236    0.0883 @   1.4414 f
  U1827/Z (NBUFFX2)                                               0.0396    0.0821     1.5235 f
  mem_cmd_o[35] (net)                           1       5.8033              0.0000     1.5235 f
  mem_cmd_o[35] (out)                                             0.0396    0.0001 &   1.5236 f
  data arrival time                                                                    1.5236

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5236
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3764


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1784/S (MUX21X1)                                               0.4194    0.0077 @   1.1122 f
  U1784/Q (MUX21X1)                                               0.3703    0.2655 @   1.3777 r
  io_cmd_o[14] (net)                            4     110.3643              0.0000     1.3777 r
  io_cmd_o[14] (out)                                              0.3749    0.1454 @   1.5231 r
  data arrival time                                                                    1.5231

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5231
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3769


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1818/S (MUX21X1)                                               0.4466    0.0102 @   1.1015 r
  U1818/Q (MUX21X1)                                               0.3307    0.2524 @   1.3539 r
  io_cmd_o[31] (net)                            4      97.2441              0.0000     1.3539 r
  U1819/INP (NBUFFX2)                                             0.3344    0.0480 @   1.4019 r
  U1819/Z (NBUFFX2)                                               0.0472    0.1026     1.5044 r
  mem_cmd_o[31] (net)                           1       7.2932              0.0000     1.5044 r
  mem_cmd_o[31] (out)                                             0.0472    0.0180 &   1.5224 r
  data arrival time                                                                    1.5224

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5224
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3776


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1764/S (MUX21X1)                                               0.4466    0.0078 @   1.0990 r
  U1764/Q (MUX21X1)                                               0.1697    0.1885 @   1.2875 r
  n4539 (net)                                   1      44.5475              0.0000     1.2875 r
  icc_place1893/INP (NBUFFX2)                                     0.1702    0.0394 @   1.3270 r
  icc_place1893/Z (NBUFFX2)                                       0.2230    0.1505 @   1.4774 r
  mem_cmd_o[4] (net)                            4     123.5429              0.0000     1.4774 r
  mem_cmd_o[4] (out)                                              0.2393    0.0443 @   1.5217 r
  data arrival time                                                                    1.5217

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5217
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3783


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1832/S (MUX21X1)                                               0.4198    0.0117 @   1.1162 f
  U1832/Q (MUX21X1)                                               0.3770    0.2680 @   1.3842 r
  io_cmd_o[38] (net)                            5     112.4745              0.0000     1.3842 r
  io_cmd_o[38] (out)                                              0.3814    0.1374 @   1.5215 r
  data arrival time                                                                    1.5215

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5215
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3785


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1812/S (MUX21X1)                                               0.4463    0.0080 @   1.0992 r
  U1812/Q (MUX21X1)                                               0.3160    0.2376 @   1.3368 f
  io_cmd_o[28] (net)                            4      96.5954              0.0000     1.3368 f
  U1813/INP (NBUFFX2)                                             0.3191    0.1052 @   1.4420 f
  U1813/Z (NBUFFX2)                                               0.0363    0.0790     1.5210 f
  mem_cmd_o[28] (net)                           1       3.3034              0.0000     1.5210 f
  mem_cmd_o[28] (out)                                             0.0363    0.0000 &   1.5211 f
  data arrival time                                                                    1.5211

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5211
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3789


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1762/S (MUX21X1)                                               0.4194    0.0060 @   1.1105 f
  U1762/Q (MUX21X1)                                               0.3347    0.2448 @   1.3552 f
  io_cmd_o[2] (net)                             4     102.8430              0.0000     1.3552 f
  U1763/INP (NBUFFX2)                                             0.3381    0.0837 @   1.4389 f
  U1763/Z (NBUFFX2)                                               0.0388    0.0817     1.5206 f
  mem_cmd_o[2] (net)                            1       4.7157              0.0000     1.5206 f
  mem_cmd_o[2] (out)                                              0.0388    0.0001 &   1.5207 f
  data arrival time                                                                    1.5207

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5207
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3793


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1844/S (MUX21X1)                                               0.4194    0.0071 @   1.1115 f
  U1844/Q (MUX21X1)                                               0.3084    0.2320 @   1.3436 f
  io_cmd_o[44] (net)                            4      93.8924              0.0000     1.3436 f
  U1845/INP (NBUFFX2)                                             0.3119    0.0844 @   1.4280 f
  U1845/Z (NBUFFX2)                                               0.0396    0.0819     1.5099 f
  mem_cmd_o[44] (net)                           1       6.2101              0.0000     1.5099 f
  mem_cmd_o[44] (out)                                             0.0396    0.0106 &   1.5205 f
  data arrival time                                                                    1.5205

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5205
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3795


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1852/S (MUX21X1)                                               0.4463    0.0083 @   1.0995 r
  U1852/Q (MUX21X1)                                               0.4244    0.2797 @   1.3792 f
  io_cmd_o[52] (net)                            4     130.2466              0.0000     1.3792 f
  io_cmd_o[52] (out)                                              0.4335    0.1399 @   1.5192 f
  data arrival time                                                                    1.5192

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5192
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3808


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1810/S (MUX21X1)                                               0.4194    0.0070 @   1.1115 f
  U1810/Q (MUX21X1)                                               0.4350    0.2859 @   1.3975 f
  io_cmd_o[27] (net)                            5     134.6208              0.0000     1.3975 f
  io_cmd_o[27] (out)                                              0.4430    0.1212 @   1.5187 f
  data arrival time                                                                    1.5187

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5187
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3813


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1820/S (MUX21X1)                                               0.4463    0.0081 @   1.0993 r
  U1820/Q (MUX21X1)                                               0.3363    0.2465 @   1.3457 f
  io_cmd_o[32] (net)                            4     103.2133              0.0000     1.3457 f
  U1821/INP (NBUFFX2)                                             0.3400    0.0869 @   1.4326 f
  U1821/Z (NBUFFX2)                                               0.0407    0.0835     1.5161 f
  mem_cmd_o[32] (net)                           1       6.1888              0.0000     1.5161 f
  mem_cmd_o[32] (out)                                             0.0407    0.0023 &   1.5184 f
  data arrival time                                                                    1.5184

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5184
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3816


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1824/S (MUX21X1)                                               0.4197    0.0121 @   1.1166 f
  U1824/Q (MUX21X1)                                               0.3290    0.2387 @   1.3553 f
  io_cmd_o[34] (net)                            4      99.9105              0.0000     1.3553 f
  U1825/INP (NBUFFX2)                                             0.3336    0.0424 @   1.3977 f
  U1825/Z (NBUFFX2)                                               0.0715    0.1050 @   1.5027 f
  mem_cmd_o[34] (net)                           1      28.9605              0.0000     1.5027 f
  mem_cmd_o[34] (out)                                             0.0716    0.0155 @   1.5182 f
  data arrival time                                                                    1.5182

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5182
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3818


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1760/S (MUX21X1)                                               0.4192    0.0037 @   1.1082 f
  U1760/Q (MUX21X1)                                               0.2832    0.2310 @   1.3392 r
  io_cmd_o[1] (net)                             4      82.1404              0.0000     1.3392 r
  U1761/INP (NBUFFX2)                                             0.2858    0.0510 @   1.3903 r
  U1761/Z (NBUFFX2)                                               0.0581    0.1080     1.4983 r
  mem_cmd_o[1] (net)                            1      17.7489              0.0000     1.4983 r
  mem_cmd_o[1] (out)                                              0.0581    0.0189 &   1.5172 r
  data arrival time                                                                    1.5172

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5172
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3828


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1786/S (MUX21X1)                                               0.4194    0.0077 @   1.1121 f
  U1786/Q (MUX21X1)                                               0.3144    0.2447 @   1.3569 r
  io_cmd_o[15] (net)                            4      92.7368              0.0000     1.3569 r
  U1787/INP (NBUFFX2)                                             0.3173    0.0639 @   1.4207 r
  U1787/Z (NBUFFX2)                                               0.0403    0.0951     1.5158 r
  mem_cmd_o[15] (net)                           1       2.4477              0.0000     1.5158 r
  mem_cmd_o[15] (out)                                             0.0403    0.0000 &   1.5158 r
  data arrival time                                                                    1.5158

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5158
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3842


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1846/S (MUX21X1)                                               0.4194    0.0069 @   1.1114 f
  U1846/Q (MUX21X1)                                               0.3180    0.2462 @   1.3576 r
  io_cmd_o[45] (net)                            4      93.9296              0.0000     1.3576 r
  U1847/INP (NBUFFX2)                                             0.3207    0.0618 @   1.4194 r
  U1847/Z (NBUFFX2)                                               0.0415    0.0964     1.5158 r
  mem_cmd_o[45] (net)                           1       3.2811              0.0000     1.5158 r
  mem_cmd_o[45] (out)                                             0.0415    0.0000 &   1.5158 r
  data arrival time                                                                    1.5158

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5158
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3842


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1848/S (MUX21X1)                                               0.4463    0.0082 @   1.0995 r
  U1848/Q (MUX21X1)                                               0.1154    0.1432     1.2426 f
  n4536 (net)                                   1      29.7082              0.0000     1.2426 f
  icc_place1889/INP (NBUFFX2)                                     0.1154    0.0043 &   1.2470 f
  icc_place1889/Z (NBUFFX2)                                       0.2482    0.1510 @   1.3979 f
  mem_cmd_o[46] (net)                           4     145.6902              0.0000     1.3979 f
  icc_place1971/INP (NBUFFX2)                                     0.2750    0.0425 @   1.4404 f
  icc_place1971/Z (NBUFFX2)                                       0.0331    0.0753     1.5157 f
  io_cmd_o[46] (net)                            1       2.2223              0.0000     1.5157 f
  io_cmd_o[46] (out)                                              0.0331    0.0000 &   1.5157 f
  data arrival time                                                                    1.5157

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5157
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3843


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1800/S (MUX21X1)                                               0.4466    0.0092 @   1.1005 r
  U1800/Q (MUX21X1)                                               0.3537    0.2624 @   1.3629 r
  io_cmd_o[22] (net)                            4     105.0363              0.0000     1.3629 r
  io_cmd_o[22] (out)                                              0.3577    0.1517 @   1.5146 r
  data arrival time                                                                    1.5146

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5146
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3854


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1822/S (MUX21X1)                                               0.4463    0.0078 @   1.0990 r
  U1822/Q (MUX21X1)                                               0.4246    0.2804 @   1.3795 f
  io_cmd_o[33] (net)                            4     130.5012              0.0000     1.3795 f
  io_cmd_o[33] (out)                                              0.4335    0.1344 @   1.5139 f
  data arrival time                                                                    1.5139

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5139
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3861


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1784/S (MUX21X1)                                               0.4463    0.0081 @   1.0994 r
  U1784/Q (MUX21X1)                                               0.3703    0.2689 @   1.3683 r
  io_cmd_o[14] (net)                            4     110.3643              0.0000     1.3683 r
  io_cmd_o[14] (out)                                              0.3749    0.1454 @   1.5137 r
  data arrival time                                                                    1.5137

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5137
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3863


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1766/S (MUX21X1)                                               0.4462    0.0045 @   1.0957 r
  U1766/Q (MUX21X1)                                               0.3137    0.2378 @   1.3336 f
  io_cmd_o[5] (net)                             4      96.2296              0.0000     1.3336 f
  U1767/INP (NBUFFX2)                                             0.3162    0.0906 @   1.4242 f
  U1767/Z (NBUFFX2)                                               0.0357    0.0784     1.5026 f
  mem_cmd_o[5] (net)                            1       2.9193              0.0000     1.5026 f
  mem_cmd_o[5] (out)                                              0.0357    0.0110 &   1.5135 f
  data arrival time                                                                    1.5135

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5135
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3865


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1780/S (MUX21X1)                                               0.4192    0.0033 @   1.1078 f
  U1780/Q (MUX21X1)                                               0.1273    0.1664 @   1.2743 r
  n4538 (net)                                   1      30.5565              0.0000     1.2743 r
  icc_place1892/INP (NBUFFX2)                                     0.1274    0.0189 @   1.2931 r
  icc_place1892/Z (NBUFFX2)                                       0.2305    0.1475 @   1.4406 r
  mem_cmd_o[12] (net)                           4     129.6221              0.0000     1.4406 r
  mem_cmd_o[12] (out)                                             0.2460    0.0728 @   1.5135 r
  data arrival time                                                                    1.5135

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5135
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3865


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1790/S (MUX21X1)                                               0.4466    0.0099 @   1.1012 r
  U1790/Q (MUX21X1)                                               0.3381    0.2473 @   1.3485 f
  io_cmd_o[17] (net)                            4     103.8105              0.0000     1.3485 f
  io_cmd_o[17] (out)                                              0.3419    0.1648 @   1.5133 f
  data arrival time                                                                    1.5133

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5133
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3867


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1804/S (MUX21X1)                                               0.4466    0.0099 @   1.1012 r
  U1804/Q (MUX21X1)                                               0.3459    0.2492 @   1.3504 f
  io_cmd_o[24] (net)                            5     105.8449              0.0000     1.3504 f
  U1805/INP (NBUFFX2)                                             0.3504    0.0815 @   1.4319 f
  U1805/Z (NBUFFX2)                                               0.0376    0.0808     1.5126 f
  mem_cmd_o[24] (net)                           1       3.3233              0.0000     1.5126 f
  mem_cmd_o[24] (out)                                             0.0376    0.0000 &   1.5126 f
  data arrival time                                                                    1.5126

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5126
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3874


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1826/S (MUX21X1)                                               0.4467    0.0116 @   1.1029 r
  U1826/Q (MUX21X1)                                               0.3201    0.2392 @   1.3420 f
  io_cmd_o[35] (net)                            5      97.8440              0.0000     1.3420 f
  U1827/INP (NBUFFX2)                                             0.3236    0.0883 @   1.4304 f
  U1827/Z (NBUFFX2)                                               0.0396    0.0821     1.5124 f
  mem_cmd_o[35] (net)                           1       5.8033              0.0000     1.5124 f
  mem_cmd_o[35] (out)                                             0.0396    0.0001 &   1.5126 f
  data arrival time                                                                    1.5126

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5126
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3874


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1832/S (MUX21X1)                                               0.4467    0.0124 @   1.1036 r
  U1832/Q (MUX21X1)                                               0.3770    0.2715 @   1.3751 r
  io_cmd_o[38] (net)                            5     112.4745              0.0000     1.3751 r
  io_cmd_o[38] (out)                                              0.3814    0.1374 @   1.5124 r
  data arrival time                                                                    1.5124

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5124
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3876


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1806/S (MUX21X1)                                               0.4197    0.0122 @   1.1167 f
  U1806/Q (MUX21X1)                                               0.3142    0.2423 @   1.3591 r
  io_cmd_o[25] (net)                            6      91.8481              0.0000     1.3591 r
  U1807/INP (NBUFFX2)                                             0.3182    0.0566 @   1.4157 r
  U1807/Z (NBUFFX2)                                               0.0420    0.0966     1.5123 r
  mem_cmd_o[25] (net)                           1       3.7143              0.0000     1.5123 r
  mem_cmd_o[25] (out)                                             0.0420    0.0000 &   1.5123 r
  data arrival time                                                                    1.5123

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5123
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3877


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1762/S (MUX21X1)                                               0.4463    0.0064 @   1.0976 r
  U1762/Q (MUX21X1)                                               0.3347    0.2463 @   1.3439 f
  io_cmd_o[2] (net)                             4     102.8430              0.0000     1.3439 f
  U1763/INP (NBUFFX2)                                             0.3381    0.0837 @   1.4276 f
  U1763/Z (NBUFFX2)                                               0.0388    0.0817     1.5093 f
  mem_cmd_o[2] (net)                            1       4.7157              0.0000     1.5093 f
  mem_cmd_o[2] (out)                                              0.0388    0.0001 &   1.5094 f
  data arrival time                                                                    1.5094

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5094
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3906


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1844/S (MUX21X1)                                               0.4463    0.0075 @   1.0987 r
  U1844/Q (MUX21X1)                                               0.3084    0.2336 @   1.3323 f
  io_cmd_o[44] (net)                            4      93.8924              0.0000     1.3323 f
  U1845/INP (NBUFFX2)                                             0.3119    0.0844 @   1.4167 f
  U1845/Z (NBUFFX2)                                               0.0396    0.0819     1.4986 f
  mem_cmd_o[44] (net)                           1       6.2101              0.0000     1.4986 f
  mem_cmd_o[44] (out)                                             0.0396    0.0106 &   1.5092 f
  data arrival time                                                                    1.5092

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5092
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3908


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1774/S (MUX21X1)                                               0.4193    0.0048 @   1.1093 f
  U1774/Q (MUX21X1)                                               0.3474    0.2595 @   1.3688 r
  io_cmd_o[9] (net)                             4     104.0631              0.0000     1.3688 r
  io_cmd_o[9] (out)                                               0.3501    0.1395 @   1.5083 r
  data arrival time                                                                    1.5083

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5083
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3917


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1760/S (MUX21X1)                                               0.4461    0.0040 @   1.0952 r
  U1760/Q (MUX21X1)                                               0.2832    0.2344 @   1.3297 r
  io_cmd_o[1] (net)                             4      82.1404              0.0000     1.3297 r
  U1761/INP (NBUFFX2)                                             0.2858    0.0510 @   1.3807 r
  U1761/Z (NBUFFX2)                                               0.0581    0.1080     1.4887 r
  mem_cmd_o[1] (net)                            1      17.7489              0.0000     1.4887 r
  mem_cmd_o[1] (out)                                              0.0581    0.0189 &   1.5076 r
  data arrival time                                                                    1.5076

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5076
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3924


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1850/S (MUX21X1)                                               0.4194    0.0078 @   1.1123 f
  U1850/Q (MUX21X1)                                               0.3129    0.2332 @   1.3455 f
  io_cmd_o[51] (net)                            4      95.0995              0.0000     1.3455 f
  U1851/INP (NBUFFX2)                                             0.3164    0.0530 @   1.3985 f
  U1851/Z (NBUFFX2)                                               0.0573    0.0973 @   1.4958 f
  mem_cmd_o[51] (net)                           1      21.0266              0.0000     1.4958 f
  mem_cmd_o[51] (out)                                             0.0573    0.0118 @   1.5075 f
  data arrival time                                                                    1.5075

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5075
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3925


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1810/S (MUX21X1)                                               0.4463    0.0075 @   1.0987 r
  U1810/Q (MUX21X1)                                               0.4350    0.2875 @   1.3862 f
  io_cmd_o[27] (net)                            5     134.6208              0.0000     1.3862 f
  io_cmd_o[27] (out)                                              0.4430    0.1212 @   1.5074 f
  data arrival time                                                                    1.5074

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5074
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3926


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1824/S (MUX21X1)                                               0.4467    0.0127 @   1.1040 r
  U1824/Q (MUX21X1)                                               0.3290    0.2403 @   1.3442 f
  io_cmd_o[34] (net)                            4      99.9105              0.0000     1.3442 f
  U1825/INP (NBUFFX2)                                             0.3336    0.0424 @   1.3866 f
  U1825/Z (NBUFFX2)                                               0.0715    0.1050 @   1.4916 f
  mem_cmd_o[34] (net)                           1      28.9605              0.0000     1.4916 f
  mem_cmd_o[34] (out)                                             0.0716    0.0155 @   1.5072 f
  data arrival time                                                                    1.5072

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5072
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3928


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1776/S (MUX21X1)                                               0.4194    0.0077 @   1.1122 f
  U1776/Q (MUX21X1)                                               0.3043    0.2405 @   1.3527 r
  io_cmd_o[10] (net)                            4      89.3585              0.0000     1.3527 r
  U1777/INP (NBUFFX2)                                             0.3070    0.0487 @   1.4014 r
  U1777/Z (NBUFFX2)                                               0.0492    0.1024     1.5038 r
  mem_cmd_o[10] (net)                           1       9.9029              0.0000     1.5038 r
  mem_cmd_o[10] (out)                                             0.0492    0.0031 &   1.5069 r
  data arrival time                                                                    1.5069

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5069
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3931


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1800/S (MUX21X1)                                               0.4197    0.0086 @   1.1131 f
  U1800/Q (MUX21X1)                                               0.3418    0.2467 @   1.3599 f
  io_cmd_o[22] (net)                            4     104.8115              0.0000     1.3599 f
  io_cmd_o[22] (out)                                              0.3459    0.1466 @   1.5065 f
  data arrival time                                                                    1.5065

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5065
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3935


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1786/S (MUX21X1)                                               0.4463    0.0081 @   1.0993 r
  U1786/Q (MUX21X1)                                               0.3144    0.2481 @   1.3475 r
  io_cmd_o[15] (net)                            4      92.7368              0.0000     1.3475 r
  U1787/INP (NBUFFX2)                                             0.3173    0.0639 @   1.4113 r
  U1787/Z (NBUFFX2)                                               0.0403    0.0951     1.5064 r
  mem_cmd_o[15] (net)                           1       2.4477              0.0000     1.5064 r
  mem_cmd_o[15] (out)                                             0.0403    0.0000 &   1.5064 r
  data arrival time                                                                    1.5064

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5064
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3936


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1846/S (MUX21X1)                                               0.4463    0.0073 @   1.0986 r
  U1846/Q (MUX21X1)                                               0.3180    0.2496 @   1.3482 r
  io_cmd_o[45] (net)                            4      93.9296              0.0000     1.3482 r
  U1847/INP (NBUFFX2)                                             0.3207    0.0618 @   1.4100 r
  U1847/Z (NBUFFX2)                                               0.0415    0.0964     1.5064 r
  mem_cmd_o[45] (net)                           1       3.2811              0.0000     1.5064 r
  mem_cmd_o[45] (out)                                             0.0415    0.0000 &   1.5064 r
  data arrival time                                                                    1.5064

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5064
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3936


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1798/S (MUX21X1)                                               0.4194    0.0070 @   1.1115 f
  U1798/Q (MUX21X1)                                               0.3416    0.2554 @   1.3670 r
  io_cmd_o[21] (net)                            4     101.5416              0.0000     1.3670 r
  io_cmd_o[21] (out)                                              0.3447    0.1379 @   1.5049 r
  data arrival time                                                                    1.5049

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5049
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3951


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  icc_place1968/S (MUX21X2)                                       0.4197    0.0081 @   1.1126 f
  icc_place1968/Q (MUX21X2)                                       0.2491    0.2067 @   1.3193 f
  io_cmd_o[23] (net)                            4     131.7432              0.0000     1.3193 f
  U1803/INP (NBUFFX2)                                             0.2677    0.0699 @   1.3892 f
  U1803/Z (NBUFFX2)                                               0.0670    0.0997 @   1.4889 f
  mem_cmd_o[23] (net)                           1      27.6101              0.0000     1.4889 f
  mem_cmd_o[23] (out)                                             0.0671    0.0152 @   1.5041 f
  data arrival time                                                                    1.5041

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5041
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3959


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1784/S (MUX21X1)                                               0.4194    0.0077 @   1.1122 f
  U1784/Q (MUX21X1)                                               0.3580    0.2541 @   1.3663 f
  io_cmd_o[14] (net)                            4     110.1395              0.0000     1.3663 f
  io_cmd_o[14] (out)                                              0.3627    0.1376 @   1.5039 f
  data arrival time                                                                    1.5039

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5039
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3961


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1764/S (MUX21X1)                                               0.4197    0.0072 @   1.1117 f
  U1764/Q (MUX21X1)                                               0.1607    0.1643 @   1.2760 f
  n4539 (net)                                   1      44.4883              0.0000     1.2760 f
  icc_place1893/INP (NBUFFX2)                                     0.1612    0.0356 @   1.3117 f
  icc_place1893/Z (NBUFFX2)                                       0.2137    0.1483 @   1.4600 f
  mem_cmd_o[4] (net)                            4     123.3181              0.0000     1.4600 f
  mem_cmd_o[4] (out)                                              0.2307    0.0439 @   1.5038 f
  data arrival time                                                                    1.5038

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5038
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3962


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1836/S (MUX21X1)                                               0.4198    0.0109 @   1.1154 f
  U1836/Q (MUX21X1)                                               0.3353    0.2420 @   1.3574 f
  io_cmd_o[40] (net)                            5     102.1040              0.0000     1.3574 f
  U1837/INP (NBUFFX2)                                             0.3400    0.0645 @   1.4219 f
  U1837/Z (NBUFFX2)                                               0.0372    0.0802     1.5021 f
  mem_cmd_o[40] (net)                           1       3.3554              0.0000     1.5021 f
  mem_cmd_o[40] (out)                                             0.0372    0.0017 &   1.5038 f
  data arrival time                                                                    1.5038

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5038
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3962


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1780/S (MUX21X1)                                               0.4461    0.0036 @   1.0949 r
  U1780/Q (MUX21X1)                                               0.1273    0.1697 @   1.2645 r
  n4538 (net)                                   1      30.5565              0.0000     1.2645 r
  icc_place1892/INP (NBUFFX2)                                     0.1274    0.0189 @   1.2834 r
  icc_place1892/Z (NBUFFX2)                                       0.2305    0.1475 @   1.4309 r
  mem_cmd_o[12] (net)                           4     129.6221              0.0000     1.4309 r
  mem_cmd_o[12] (out)                                             0.2460    0.0728 @   1.5037 r
  data arrival time                                                                    1.5037

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5037
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3963


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1806/S (MUX21X1)                                               0.4466    0.0129 @   1.1041 r
  U1806/Q (MUX21X1)                                               0.3142    0.2458 @   1.3499 r
  io_cmd_o[25] (net)                            6      91.8481              0.0000     1.3499 r
  U1807/INP (NBUFFX2)                                             0.3182    0.0566 @   1.4064 r
  U1807/Z (NBUFFX2)                                               0.0420    0.0966     1.5031 r
  mem_cmd_o[25] (net)                           1       3.7143              0.0000     1.5031 r
  mem_cmd_o[25] (out)                                             0.0420    0.0000 &   1.5031 r
  data arrival time                                                                    1.5031

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5031
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3969


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1832/S (MUX21X1)                                               0.4198    0.0117 @   1.1162 f
  U1832/Q (MUX21X1)                                               0.3642    0.2568 @   1.3730 f
  io_cmd_o[38] (net)                            5     112.1471              0.0000     1.3730 f
  io_cmd_o[38] (out)                                              0.3687    0.1300 @   1.5030 f
  data arrival time                                                                    1.5030

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5030
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3970


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1834/S (MUX21X1)                                               0.4198    0.0116 @   1.1161 f
  U1834/Q (MUX21X1)                                               0.3306    0.2398 @   1.3559 f
  io_cmd_o[39] (net)                            5     100.5392              0.0000     1.3559 f
  U1835/INP (NBUFFX2)                                             0.3357    0.0629 @   1.4188 f
  U1835/Z (NBUFFX2)                                               0.0381    0.0810     1.4998 f
  mem_cmd_o[39] (net)                           1       4.2431              0.0000     1.4998 f
  mem_cmd_o[39] (out)                                             0.0381    0.0011 &   1.5009 f
  data arrival time                                                                    1.5009

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5009
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3991


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1774/S (MUX21X1)                                               0.4462    0.0052 @   1.0964 r
  U1774/Q (MUX21X1)                                               0.3474    0.2629 @   1.3593 r
  io_cmd_o[9] (net)                             4     104.0631              0.0000     1.3593 r
  io_cmd_o[9] (out)                                               0.3501    0.1395 @   1.4988 r
  data arrival time                                                                    1.4988

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4988
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4012


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1830/S (MUX21X1)                                               0.4198    0.0106 @   1.1151 f
  U1830/Q (MUX21X1)                                               0.3162    0.2331 @   1.3482 f
  io_cmd_o[37] (net)                            5      95.7163              0.0000     1.3482 f
  U1831/INP (NBUFFX2)                                             0.3206    0.0639 @   1.4120 f
  U1831/Z (NBUFFX2)                                               0.0347    0.0775     1.4896 f
  mem_cmd_o[37] (net)                           1       1.9782              0.0000     1.4896 f
  mem_cmd_o[37] (out)                                             0.0347    0.0092 &   1.4987 f
  data arrival time                                                                    1.4987

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4987
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4013


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1776/S (MUX21X1)                                               0.4463    0.0081 @   1.0994 r
  U1776/Q (MUX21X1)                                               0.3043    0.2439 @   1.3432 r
  io_cmd_o[10] (net)                            4      89.3585              0.0000     1.3432 r
  U1777/INP (NBUFFX2)                                             0.3070    0.0487 @   1.3920 r
  U1777/Z (NBUFFX2)                                               0.0492    0.1024     1.4944 r
  mem_cmd_o[10] (net)                           1       9.9029              0.0000     1.4944 r
  mem_cmd_o[10] (out)                                             0.0492    0.0031 &   1.4975 r
  data arrival time                                                                    1.4975

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4975
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4025


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[104]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1885/INP (NBUFFX2)                                     0.2733    0.0263 @   0.8309 f
  icc_place1885/Z (NBUFFX2)                                       0.1962    0.1711 @   1.0020 f
  n2549 (net)                                  42     120.6918              0.0000     1.0020 f
  U1951/IN1 (AND2X1)                                              0.1964    0.0009 @   1.0029 f
  U1951/Q (AND2X1)                                                0.4084    0.2632 @   1.2662 f
  io_cmd_o[104] (net)                           4     121.7508              0.0000     1.2662 f
  U1952/INP (NBUFFX2)                                             0.4114    0.0404 @   1.3066 f
  U1952/Z (NBUFFX2)                                               0.1615    0.1481 @   1.4547 f
  mem_cmd_o[104] (net)                          1      86.2753              0.0000     1.4547 f
  mem_cmd_o[104] (out)                                            0.1676    0.0422 @   1.4969 f
  data arrival time                                                                    1.4969

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4969
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4031


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1850/S (MUX21X1)                                               0.4463    0.0082 @   1.0995 r
  U1850/Q (MUX21X1)                                               0.3129    0.2347 @   1.3342 f
  io_cmd_o[51] (net)                            4      95.0995              0.0000     1.3342 f
  U1851/INP (NBUFFX2)                                             0.3164    0.0530 @   1.3872 f
  U1851/Z (NBUFFX2)                                               0.0573    0.0973 @   1.4845 f
  mem_cmd_o[51] (net)                           1      21.0266              0.0000     1.4845 f
  mem_cmd_o[51] (out)                                             0.0573    0.0118 @   1.4962 f
  data arrival time                                                                    1.4962

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4962
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4038


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1808/S (MUX21X1)                                               0.4197    0.0123 @   1.1168 f
  U1808/Q (MUX21X1)                                               0.5182    0.3085 @   1.4253 r
  io_cmd_o[26] (net)                            5     153.2537              0.0000     1.4253 r
  io_cmd_o[26] (out)                                              0.5366    0.0706 @   1.4959 r
  data arrival time                                                                    1.4959

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4959
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4041


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1828/S (MUX21X1)                                               0.4197    0.0121 @   1.1166 f
  U1828/Q (MUX21X1)                                               0.3614    0.2614 @   1.3780 r
  io_cmd_o[36] (net)                            5     107.2950              0.0000     1.3780 r
  io_cmd_o[36] (out)                                              0.3658    0.1178 @   1.4958 r
  data arrival time                                                                    1.4958

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4958
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4042


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1798/S (MUX21X1)                                               0.4463    0.0075 @   1.0987 r
  U1798/Q (MUX21X1)                                               0.3416    0.2589 @   1.3576 r
  io_cmd_o[21] (net)                            4     101.5416              0.0000     1.3576 r
  io_cmd_o[21] (out)                                              0.3447    0.1379 @   1.4955 r
  data arrival time                                                                    1.4955

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4955
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4045


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1800/S (MUX21X1)                                               0.4466    0.0092 @   1.1005 r
  U1800/Q (MUX21X1)                                               0.3418    0.2483 @   1.3487 f
  io_cmd_o[22] (net)                            4     104.8115              0.0000     1.3487 f
  io_cmd_o[22] (out)                                              0.3459    0.1466 @   1.4954 f
  data arrival time                                                                    1.4954

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4954
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4046


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  icc_place1968/S (MUX21X2)                                       0.4466    0.0087 @   1.0999 r
  icc_place1968/Q (MUX21X2)                                       0.2491    0.2087 @   1.3086 f
  io_cmd_o[23] (net)                            4     131.7432              0.0000     1.3086 f
  U1803/INP (NBUFFX2)                                             0.2677    0.0699 @   1.3785 f
  U1803/Z (NBUFFX2)                                               0.0670    0.0997 @   1.4782 f
  mem_cmd_o[23] (net)                           1      27.6101              0.0000     1.4782 f
  mem_cmd_o[23] (out)                                             0.0671    0.0152 @   1.4933 f
  data arrival time                                                                    1.4933

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4933
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4067


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1836/S (MUX21X1)                                               0.4467    0.0116 @   1.1029 r
  U1836/Q (MUX21X1)                                               0.3353    0.2435 @   1.3464 f
  io_cmd_o[40] (net)                            5     102.1040              0.0000     1.3464 f
  U1837/INP (NBUFFX2)                                             0.3400    0.0645 @   1.4109 f
  U1837/Z (NBUFFX2)                                               0.0372    0.0802     1.4911 f
  mem_cmd_o[40] (net)                           1       3.3554              0.0000     1.4911 f
  mem_cmd_o[40] (out)                                             0.0372    0.0017 &   1.4928 f
  data arrival time                                                                    1.4928

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4928
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4072


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1784/S (MUX21X1)                                               0.4463    0.0081 @   1.0994 r
  U1784/Q (MUX21X1)                                               0.3580    0.2557 @   1.3550 f
  io_cmd_o[14] (net)                            4     110.1395              0.0000     1.3550 f
  io_cmd_o[14] (out)                                              0.3627    0.1376 @   1.4926 f
  data arrival time                                                                    1.4926

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4926
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4074


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1764/S (MUX21X1)                                               0.4466    0.0078 @   1.0990 r
  U1764/Q (MUX21X1)                                               0.1607    0.1658 @   1.2648 f
  n4539 (net)                                   1      44.4883              0.0000     1.2648 f
  icc_place1893/INP (NBUFFX2)                                     0.1612    0.0356 @   1.3004 f
  icc_place1893/Z (NBUFFX2)                                       0.2137    0.1483 @   1.4487 f
  mem_cmd_o[4] (net)                            4     123.3181              0.0000     1.4487 f
  mem_cmd_o[4] (out)                                              0.2307    0.0439 @   1.4926 f
  data arrival time                                                                    1.4926

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4926
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4074


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[104]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1885/INP (NBUFFX2)                                     0.3218    0.0302 @   0.8179 r
  icc_place1885/Z (NBUFFX2)                                       0.2085    0.1817 @   0.9996 r
  n2549 (net)                                  42     121.5317              0.0000     0.9996 r
  U1951/IN1 (AND2X1)                                              0.2087    0.0011 @   1.0007 r
  U1951/Q (AND2X1)                                                0.3961    0.2414 @   1.2421 r
  io_cmd_o[104] (net)                           4     121.9755              0.0000     1.2421 r
  U1952/INP (NBUFFX2)                                             0.3992    0.0401 @   1.2821 r
  U1952/Z (NBUFFX2)                                               0.1702    0.1654 @   1.4475 r
  mem_cmd_o[104] (net)                          1      86.2753              0.0000     1.4475 r
  mem_cmd_o[104] (out)                                            0.1759    0.0446 @   1.4921 r
  data arrival time                                                                    1.4921

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4921
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4079


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1832/S (MUX21X1)                                               0.4467    0.0124 @   1.1036 r
  U1832/Q (MUX21X1)                                               0.3642    0.2583 @   1.3620 f
  io_cmd_o[38] (net)                            5     112.1471              0.0000     1.3620 f
  io_cmd_o[38] (out)                                              0.3687    0.1300 @   1.4920 f
  data arrival time                                                                    1.4920

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4920
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4080


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1818/S (MUX21X1)                                               0.4197    0.0096 @   1.1141 f
  U1818/Q (MUX21X1)                                               0.3193    0.2354 @   1.3495 f
  io_cmd_o[31] (net)                            4      97.0193              0.0000     1.3495 f
  U1819/INP (NBUFFX2)                                             0.3232    0.0425 @   1.3920 f
  U1819/Z (NBUFFX2)                                               0.0414    0.0838     1.4758 f
  mem_cmd_o[31] (net)                           1       7.2932              0.0000     1.4758 f
  mem_cmd_o[31] (out)                                             0.0414    0.0157 &   1.4915 f
  data arrival time                                                                    1.4915

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4915
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4085


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1814/S (MUX21X1)                                               0.4197    0.0096 @   1.1141 f
  U1814/Q (MUX21X1)                                               0.3358    0.2517 @   1.3658 r
  io_cmd_o[29] (net)                            4      99.1462              0.0000     1.3658 r
  io_cmd_o[29] (out)                                              0.3394    0.1256 @   1.4915 r
  data arrival time                                                                    1.4915

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4915
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4085


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1834/S (MUX21X1)                                               0.4467    0.0123 @   1.1036 r
  U1834/Q (MUX21X1)                                               0.3306    0.2413 @   1.3449 f
  io_cmd_o[39] (net)                            5     100.5392              0.0000     1.3449 f
  U1835/INP (NBUFFX2)                                             0.3357    0.0629 @   1.4078 f
  U1835/Z (NBUFFX2)                                               0.0381    0.0810     1.4888 f
  mem_cmd_o[39] (net)                           1       4.2431              0.0000     1.4888 f
  mem_cmd_o[39] (out)                                             0.0381    0.0011 &   1.4899 f
  data arrival time                                                                    1.4899

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4899
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4101


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1778/S (MUX21X1)                                               0.4193    0.0029 @   1.1074 f
  U1778/Q (MUX21X1)                                               0.2930    0.2373 @   1.3448 r
  io_cmd_o[11] (net)                            4      86.2029              0.0000     1.3448 r
  U1779/INP (NBUFFX2)                                             0.2951    0.0356 @   1.3803 r
  U1779/Z (NBUFFX2)                                               0.0387    0.0921     1.4724 r
  mem_cmd_o[11] (net)                           1       1.9899              0.0000     1.4724 r
  mem_cmd_o[11] (out)                                             0.0387    0.0174 &   1.4899 r
  data arrival time                                                                    1.4899

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4899
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4101


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1808/S (MUX21X1)                                               0.4197    0.0123 @   1.1168 f
  U1808/Q (MUX21X1)                                               0.5016    0.3027 @   1.4195 f
  io_cmd_o[26] (net)                            5     152.9841              0.0000     1.4195 f
  io_cmd_o[26] (out)                                              0.5205    0.0699 @   1.4894 f
  data arrival time                                                                    1.4894

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4894
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4106


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1774/S (MUX21X1)                                               0.4193    0.0048 @   1.1093 f
  U1774/Q (MUX21X1)                                               0.3357    0.2474 @   1.3567 f
  io_cmd_o[9] (net)                             4     103.8383              0.0000     1.3567 f
  io_cmd_o[9] (out)                                               0.3384    0.1317 @   1.4884 f
  data arrival time                                                                    1.4884

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4884
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4116


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1848/S (MUX21X1)                                               0.4194    0.0078 @   1.1123 f
  U1848/Q (MUX21X1)                                               0.1209    0.1661     1.2784 r
  n4536 (net)                                   1      29.7674              0.0000     1.2784 r
  icc_place1889/INP (NBUFFX2)                                     0.1209    0.0046 &   1.2830 r
  icc_place1889/Z (NBUFFX2)                                       0.2584    0.1495 @   1.4325 r
  mem_cmd_o[46] (net)                           4     145.9150              0.0000     1.4325 r
  mem_cmd_o[46] (out)                                             0.2856    0.0556 @   1.4880 r
  data arrival time                                                                    1.4880

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4880
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4120


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1830/S (MUX21X1)                                               0.4467    0.0113 @   1.1025 r
  U1830/Q (MUX21X1)                                               0.3162    0.2346 @   1.3371 f
  io_cmd_o[37] (net)                            5      95.7163              0.0000     1.3371 f
  U1831/INP (NBUFFX2)                                             0.3206    0.0639 @   1.4010 f
  U1831/Z (NBUFFX2)                                               0.0347    0.0775     1.4785 f
  mem_cmd_o[37] (net)                           1       1.9782              0.0000     1.4785 f
  mem_cmd_o[37] (out)                                             0.0347    0.0092 &   1.4877 f
  data arrival time                                                                    1.4877

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4877
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4123


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1798/S (MUX21X1)                                               0.4194    0.0070 @   1.1115 f
  U1798/Q (MUX21X1)                                               0.3300    0.2427 @   1.3543 f
  io_cmd_o[21] (net)                            4     101.3168              0.0000     1.3543 f
  io_cmd_o[21] (out)                                              0.3332    0.1328 @   1.4870 f
  data arrival time                                                                    1.4870

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4870
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4130


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1780/S (MUX21X1)                                               0.4192    0.0033 @   1.1078 f
  U1780/Q (MUX21X1)                                               0.1219    0.1424 @   1.2502 f
  n4538 (net)                                   1      30.4973              0.0000     1.2502 f
  icc_place1892/INP (NBUFFX2)                                     0.1220    0.0172 @   1.2674 f
  icc_place1892/Z (NBUFFX2)                                       0.2212    0.1489 @   1.4163 f
  mem_cmd_o[12] (net)                           4     129.3974              0.0000     1.4163 f
  mem_cmd_o[12] (out)                                             0.2374    0.0707 @   1.4869 f
  data arrival time                                                                    1.4869

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4869
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4131


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1808/S (MUX21X1)                                               0.4466    0.0129 @   1.1042 r
  U1808/Q (MUX21X1)                                               0.5182    0.3120 @   1.4161 r
  io_cmd_o[26] (net)                            5     153.2537              0.0000     1.4161 r
  io_cmd_o[26] (out)                                              0.5366    0.0706 @   1.4867 r
  data arrival time                                                                    1.4867

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4867
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4133


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1828/S (MUX21X1)                                               0.4467    0.0127 @   1.1040 r
  U1828/Q (MUX21X1)                                               0.3614    0.2649 @   1.3688 r
  io_cmd_o[36] (net)                            5     107.2950              0.0000     1.3688 r
  io_cmd_o[36] (out)                                              0.3658    0.1178 @   1.4866 r
  data arrival time                                                                    1.4866

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4866
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4134


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1814/S (MUX21X1)                                               0.4466    0.0102 @   1.1015 r
  U1814/Q (MUX21X1)                                               0.3358    0.2551 @   1.3566 r
  io_cmd_o[29] (net)                            4      99.1462              0.0000     1.3566 r
  io_cmd_o[29] (out)                                              0.3394    0.1256 @   1.4822 r
  data arrival time                                                                    1.4822

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4822
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4178


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1760/S (MUX21X1)                                               0.4192    0.0037 @   1.1082 f
  U1760/Q (MUX21X1)                                               0.2730    0.2151 @   1.3233 f
  io_cmd_o[1] (net)                             4      81.9157              0.0000     1.3233 f
  U1761/INP (NBUFFX2)                                             0.2757    0.0496 @   1.3728 f
  U1761/Z (NBUFFX2)                                               0.0523    0.0921     1.4650 f
  mem_cmd_o[1] (net)                            1      17.7489              0.0000     1.4650 f
  mem_cmd_o[1] (out)                                              0.0523    0.0166 &   1.4816 f
  data arrival time                                                                    1.4816

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4816
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4184


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1846/S (MUX21X1)                                               0.4194    0.0069 @   1.1114 f
  U1846/Q (MUX21X1)                                               0.3069    0.2323 @   1.3436 f
  io_cmd_o[45] (net)                            4      93.7049              0.0000     1.3436 f
  U1847/INP (NBUFFX2)                                             0.3097    0.0588 @   1.4025 f
  U1847/Z (NBUFFX2)                                               0.0359    0.0784     1.4809 f
  mem_cmd_o[45] (net)                           1       3.2811              0.0000     1.4809 f
  mem_cmd_o[45] (out)                                             0.0359    0.0000 &   1.4809 f
  data arrival time                                                                    1.4809

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4809
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4191


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1786/S (MUX21X1)                                               0.4194    0.0077 @   1.1121 f
  U1786/Q (MUX21X1)                                               0.3034    0.2306 @   1.3427 f
  io_cmd_o[15] (net)                            4      92.5120              0.0000     1.3427 f
  U1787/INP (NBUFFX2)                                             0.3064    0.0607 @   1.4035 f
  U1787/Z (NBUFFX2)                                               0.0347    0.0773     1.4808 f
  mem_cmd_o[15] (net)                           1       2.4477              0.0000     1.4808 f
  mem_cmd_o[15] (out)                                             0.0347    0.0000 &   1.4808 f
  data arrival time                                                                    1.4808

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4808
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4192


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1818/S (MUX21X1)                                               0.4466    0.0102 @   1.1015 r
  U1818/Q (MUX21X1)                                               0.3193    0.2369 @   1.3384 f
  io_cmd_o[31] (net)                            4      97.0193              0.0000     1.3384 f
  U1819/INP (NBUFFX2)                                             0.3232    0.0425 @   1.3809 f
  U1819/Z (NBUFFX2)                                               0.0414    0.0838     1.4647 f
  mem_cmd_o[31] (net)                           1       7.2932              0.0000     1.4647 f
  mem_cmd_o[31] (out)                                             0.0414    0.0157 &   1.4804 f
  data arrival time                                                                    1.4804

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4804
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4196


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1778/S (MUX21X1)                                               0.4462    0.0032 @   1.0945 r
  U1778/Q (MUX21X1)                                               0.2930    0.2407 @   1.3352 r
  io_cmd_o[11] (net)                            4      86.2029              0.0000     1.3352 r
  U1779/INP (NBUFFX2)                                             0.2951    0.0356 @   1.3708 r
  U1779/Z (NBUFFX2)                                               0.0387    0.0921     1.4628 r
  mem_cmd_o[11] (net)                           1       1.9899              0.0000     1.4628 r
  mem_cmd_o[11] (out)                                             0.0387    0.0174 &   1.4803 r
  data arrival time                                                                    1.4803

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4803
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4197


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1848/S (MUX21X1)                                               0.4463    0.0082 @   1.0995 r
  U1848/Q (MUX21X1)                                               0.1209    0.1693     1.2688 r
  n4536 (net)                                   1      29.7674              0.0000     1.2688 r
  icc_place1889/INP (NBUFFX2)                                     0.1209    0.0046 &   1.2734 r
  icc_place1889/Z (NBUFFX2)                                       0.2584    0.1495 @   1.4229 r
  mem_cmd_o[46] (net)                           4     145.9150              0.0000     1.4229 r
  mem_cmd_o[46] (out)                                             0.2856    0.0556 @   1.4785 r
  data arrival time                                                                    1.4785

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4785
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4215


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1808/S (MUX21X1)                                               0.4466    0.0129 @   1.1042 r
  U1808/Q (MUX21X1)                                               0.5016    0.3042 @   1.4084 f
  io_cmd_o[26] (net)                            5     152.9841              0.0000     1.4084 f
  io_cmd_o[26] (out)                                              0.5205    0.0699 @   1.4783 f
  data arrival time                                                                    1.4783

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4783
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4217


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1828/S (MUX21X1)                                               0.4197    0.0121 @   1.1166 f
  U1828/Q (MUX21X1)                                               0.3489    0.2493 @   1.3658 f
  io_cmd_o[36] (net)                            5     106.9281              0.0000     1.3658 f
  io_cmd_o[36] (out)                                              0.3534    0.1120 @   1.4778 f
  data arrival time                                                                    1.4778

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4778
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4222


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1774/S (MUX21X1)                                               0.4462    0.0052 @   1.0964 r
  U1774/Q (MUX21X1)                                               0.3357    0.2489 @   1.3453 f
  io_cmd_o[9] (net)                             4     103.8383              0.0000     1.3453 f
  io_cmd_o[9] (out)                                               0.3384    0.1317 @   1.4771 f
  data arrival time                                                                    1.4771

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4771
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4229


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1794/S (MUX21X1)                                               0.4197    0.0094 @   1.1138 f
  U1794/Q (MUX21X1)                                               0.3479    0.2565 @   1.3703 r
  io_cmd_o[19] (net)                            4     103.0432              0.0000     1.3703 r
  io_cmd_o[19] (out)                                              0.3516    0.1065 @   1.4768 r
  data arrival time                                                                    1.4768

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4768
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4232


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1798/S (MUX21X1)                                               0.4463    0.0075 @   1.0987 r
  U1798/Q (MUX21X1)                                               0.3300    0.2443 @   1.3430 f
  io_cmd_o[21] (net)                            4     101.3168              0.0000     1.3430 f
  io_cmd_o[21] (out)                                              0.3332    0.1328 @   1.4758 f
  data arrival time                                                                    1.4758

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4758
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4242


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1780/S (MUX21X1)                                               0.4461    0.0036 @   1.0949 r
  U1780/Q (MUX21X1)                                               0.1219    0.1438 @   1.2386 f
  n4538 (net)                                   1      30.4973              0.0000     1.2386 f
  icc_place1892/INP (NBUFFX2)                                     0.1220    0.0172 @   1.2558 f
  icc_place1892/Z (NBUFFX2)                                       0.2212    0.1489 @   1.4047 f
  mem_cmd_o[12] (net)                           4     129.3974              0.0000     1.4047 f
  mem_cmd_o[12] (out)                                             0.2374    0.0707 @   1.4754 f
  data arrival time                                                                    1.4754

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4754
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4246


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1806/S (MUX21X1)                                               0.4197    0.0122 @   1.1167 f
  U1806/Q (MUX21X1)                                               0.3029    0.2277 @   1.3444 f
  io_cmd_o[25] (net)                            6      91.5045              0.0000     1.3444 f
  U1807/INP (NBUFFX2)                                             0.3070    0.0517 @   1.3961 f
  U1807/Z (NBUFFX2)                                               0.0363    0.0788     1.4749 f
  mem_cmd_o[25] (net)                           1       3.7143              0.0000     1.4749 f
  mem_cmd_o[25] (out)                                             0.0363    0.0000 &   1.4749 f
  data arrival time                                                                    1.4749

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4749
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4251


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1812/S (MUX21X1)                                               0.4194    0.0076 @   1.1120 f
  U1812/Q (MUX21X1)                                               0.3272    0.2496 @   1.3616 r
  io_cmd_o[28] (net)                            4      96.8202              0.0000     1.3616 r
  io_cmd_o[28] (out)                                              0.3302    0.1127 @   1.4743 r
  data arrival time                                                                    1.4743

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4743
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4257


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1814/S (MUX21X1)                                               0.4197    0.0096 @   1.1141 f
  U1814/Q (MUX21X1)                                               0.3244    0.2385 @   1.3525 f
  io_cmd_o[29] (net)                            4      98.9214              0.0000     1.3525 f
  io_cmd_o[29] (out)                                              0.3281    0.1216 @   1.4742 f
  data arrival time                                                                    1.4742

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4742
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4258


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1840/S (MUX21X1)                                               0.4198    0.0113 @   1.1158 f
  U1840/Q (MUX21X1)                                               0.4140    0.2773 @   1.3931 r
  io_cmd_o[42] (net)                            5     122.6131              0.0000     1.3931 r
  io_cmd_o[42] (out)                                              0.4224    0.0802 @   1.4733 r
  data arrival time                                                                    1.4733

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4733
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4267


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1776/S (MUX21X1)                                               0.4194    0.0077 @   1.1122 f
  U1776/Q (MUX21X1)                                               0.2935    0.2258 @   1.3379 f
  io_cmd_o[10] (net)                            4      89.1337              0.0000     1.3379 f
  U1777/INP (NBUFFX2)                                             0.2964    0.0470 @   1.3849 f
  U1777/Z (NBUFFX2)                                               0.0435    0.0852     1.4701 f
  mem_cmd_o[10] (net)                           1       9.9029              0.0000     1.4701 f
  mem_cmd_o[10] (out)                                             0.0435    0.0028 &   1.4729 f
  data arrival time                                                                    1.4729

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4729
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4271


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1842/S (MUX21X1)                                               0.4198    0.0117 @   1.1162 f
  U1842/Q (MUX21X1)                                               0.3458    0.2563 @   1.3724 r
  io_cmd_o[43] (net)                            5     102.6114              0.0000     1.3724 r
  io_cmd_o[43] (out)                                              0.3496    0.0996 @   1.4721 r
  data arrival time                                                                    1.4721

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4721
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4279


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1772/S (MUX21X1)                                               0.4194    0.0075 @   1.1120 f
  U1772/Q (MUX21X1)                                               0.3553    0.2585 @   1.3704 r
  io_cmd_o[8] (net)                             4     105.1435              0.0000     1.3704 r
  io_cmd_o[8] (out)                                               0.3602    0.1014 @   1.4718 r
  data arrival time                                                                    1.4718

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4718
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4282


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1760/S (MUX21X1)                                               0.4461    0.0040 @   1.0952 r
  U1760/Q (MUX21X1)                                               0.2730    0.2166 @   1.3118 f
  io_cmd_o[1] (net)                             4      81.9157              0.0000     1.3118 f
  U1761/INP (NBUFFX2)                                             0.2757    0.0496 @   1.3614 f
  U1761/Z (NBUFFX2)                                               0.0523    0.0921     1.4535 f
  mem_cmd_o[1] (net)                            1      17.7489              0.0000     1.4535 f
  mem_cmd_o[1] (out)                                              0.0523    0.0166 &   1.4701 f
  data arrival time                                                                    1.4701

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4701
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4299


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[58]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1858/IN1 (AND2X1)                                              0.4191    0.0016 @   1.1061 f
  U1858/Q (AND2X1)                                                0.4373    0.2841 @   1.3903 f
  io_cmd_o[58] (net)                            4     127.4813              0.0000     1.3903 f
  io_cmd_o[58] (out)                                              0.4443    0.0796 @   1.4699 f
  data arrival time                                                                    1.4699

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4699
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4301


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1846/S (MUX21X1)                                               0.4463    0.0073 @   1.0986 r
  U1846/Q (MUX21X1)                                               0.3069    0.2338 @   1.3324 f
  io_cmd_o[45] (net)                            4      93.7049              0.0000     1.3324 f
  U1847/INP (NBUFFX2)                                             0.3097    0.0588 @   1.3912 f
  U1847/Z (NBUFFX2)                                               0.0359    0.0784     1.4696 f
  mem_cmd_o[45] (net)                           1       3.2811              0.0000     1.4696 f
  mem_cmd_o[45] (out)                                             0.0359    0.0000 &   1.4697 f
  data arrival time                                                                    1.4697

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4697
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4303


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1786/S (MUX21X1)                                               0.4463    0.0081 @   1.0993 r
  U1786/Q (MUX21X1)                                               0.3034    0.2321 @   1.3315 f
  io_cmd_o[15] (net)                            4      92.5120              0.0000     1.3315 f
  U1787/INP (NBUFFX2)                                             0.3064    0.0607 @   1.3922 f
  U1787/Z (NBUFFX2)                                               0.0347    0.0773     1.4695 f
  mem_cmd_o[15] (net)                           1       2.4477              0.0000     1.4695 f
  mem_cmd_o[15] (out)                                             0.0347    0.0000 &   1.4695 f
  data arrival time                                                                    1.4695

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4695
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4305


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1794/S (MUX21X1)                                               0.4466    0.0099 @   1.1012 r
  U1794/Q (MUX21X1)                                               0.3479    0.2599 @   1.3611 r
  io_cmd_o[19] (net)                            4     103.0432              0.0000     1.3611 r
  io_cmd_o[19] (out)                                              0.3516    0.1065 @   1.4676 r
  data arrival time                                                                    1.4676

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4676
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4324


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1816/S (MUX21X1)                                               0.4194    0.0075 @   1.1120 f
  U1816/Q (MUX21X1)                                               0.4037    0.2731 @   1.3851 r
  io_cmd_o[30] (net)                            4     119.3003              0.0000     1.3851 r
  io_cmd_o[30] (out)                                              0.4123    0.0818 @   1.4669 r
  data arrival time                                                                    1.4669

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4669
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4331


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1828/S (MUX21X1)                                               0.4467    0.0127 @   1.1040 r
  U1828/Q (MUX21X1)                                               0.3489    0.2508 @   1.3548 f
  io_cmd_o[36] (net)                            5     106.9281              0.0000     1.3548 f
  io_cmd_o[36] (out)                                              0.3534    0.1120 @   1.4667 f
  data arrival time                                                                    1.4667

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4667
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4333


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1812/S (MUX21X1)                                               0.4463    0.0080 @   1.0992 r
  U1812/Q (MUX21X1)                                               0.3272    0.2530 @   1.3522 r
  io_cmd_o[28] (net)                            4      96.8202              0.0000     1.3522 r
  io_cmd_o[28] (out)                                              0.3302    0.1127 @   1.4649 r
  data arrival time                                                                    1.4649

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4649
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4351


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1848/S (MUX21X1)                                               0.4194    0.0078 @   1.1123 f
  U1848/Q (MUX21X1)                                               0.1154    0.1418     1.2541 f
  n4536 (net)                                   1      29.7082              0.0000     1.2541 f
  icc_place1889/INP (NBUFFX2)                                     0.1154    0.0043 &   1.2584 f
  icc_place1889/Z (NBUFFX2)                                       0.2482    0.1510 @   1.4094 f
  mem_cmd_o[46] (net)                           4     145.6902              0.0000     1.4094 f
  mem_cmd_o[46] (out)                                             0.2766    0.0554 @   1.4648 f
  data arrival time                                                                    1.4648

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4648
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4352


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1840/S (MUX21X1)                                               0.4467    0.0120 @   1.1033 r
  U1840/Q (MUX21X1)                                               0.4140    0.2807 @   1.3840 r
  io_cmd_o[42] (net)                            5     122.6131              0.0000     1.3840 r
  io_cmd_o[42] (out)                                              0.4224    0.0802 @   1.4642 r
  data arrival time                                                                    1.4642

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4642
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4358


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1806/S (MUX21X1)                                               0.4466    0.0129 @   1.1041 r
  U1806/Q (MUX21X1)                                               0.3029    0.2292 @   1.3333 f
  io_cmd_o[25] (net)                            6      91.5045              0.0000     1.3333 f
  U1807/INP (NBUFFX2)                                             0.3070    0.0517 @   1.3850 f
  U1807/Z (NBUFFX2)                                               0.0363    0.0788     1.4638 f
  mem_cmd_o[25] (net)                           1       3.7143              0.0000     1.4638 f
  mem_cmd_o[25] (out)                                             0.0363    0.0000 &   1.4638 f
  data arrival time                                                                    1.4638

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4638
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4362


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1814/S (MUX21X1)                                               0.4466    0.0102 @   1.1015 r
  U1814/Q (MUX21X1)                                               0.3244    0.2400 @   1.3415 f
  io_cmd_o[29] (net)                            4      98.9214              0.0000     1.3415 f
  io_cmd_o[29] (out)                                              0.3281    0.1216 @   1.4631 f
  data arrival time                                                                    1.4631

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4631
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4369


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1842/S (MUX21X1)                                               0.4467    0.0124 @   1.1036 r
  U1842/Q (MUX21X1)                                               0.3458    0.2597 @   1.3633 r
  io_cmd_o[43] (net)                            5     102.6114              0.0000     1.3633 r
  io_cmd_o[43] (out)                                              0.3496    0.0996 @   1.4629 r
  data arrival time                                                                    1.4629

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4629
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4371


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1772/S (MUX21X1)                                               0.4463    0.0079 @   1.0992 r
  U1772/Q (MUX21X1)                                               0.3553    0.2619 @   1.3611 r
  io_cmd_o[8] (net)                             4     105.1435              0.0000     1.3611 r
  io_cmd_o[8] (out)                                               0.3602    0.1014 @   1.4624 r
  data arrival time                                                                    1.4624

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4624
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4376


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1776/S (MUX21X1)                                               0.4463    0.0081 @   1.0994 r
  U1776/Q (MUX21X1)                                               0.2935    0.2273 @   1.3267 f
  io_cmd_o[10] (net)                            4      89.1337              0.0000     1.3267 f
  U1777/INP (NBUFFX2)                                             0.2964    0.0470 @   1.3736 f
  U1777/Z (NBUFFX2)                                               0.0435    0.0852     1.4588 f
  mem_cmd_o[10] (net)                           1       9.9029              0.0000     1.4588 f
  mem_cmd_o[10] (out)                                             0.0435    0.0028 &   1.4616 f
  data arrival time                                                                    1.4616

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4616
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4384


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[53]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1854/S (MUX21X1)                                               0.4193    0.0079 @   1.1124 f
  U1854/Q (MUX21X1)                                               0.3895    0.2696 @   1.3820 r
  io_cmd_o[53] (net)                            4     115.3739              0.0000     1.3820 r
  io_cmd_o[53] (out)                                              0.3960    0.0796 @   1.4616 r
  data arrival time                                                                    1.4616

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4616
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4384


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1840/S (MUX21X1)                                               0.4198    0.0113 @   1.1158 f
  U1840/Q (MUX21X1)                                               0.4004    0.2673 @   1.3832 f
  io_cmd_o[42] (net)                            5     122.3569              0.0000     1.3832 f
  io_cmd_o[42] (out)                                              0.4091    0.0779 @   1.4611 f
  data arrival time                                                                    1.4611

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4611
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4389


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1794/S (MUX21X1)                                               0.4197    0.0094 @   1.1138 f
  U1794/Q (MUX21X1)                                               0.3362    0.2438 @   1.3577 f
  io_cmd_o[19] (net)                            4     102.8184              0.0000     1.3577 f
  io_cmd_o[19] (out)                                              0.3400    0.1028 @   1.4604 f
  data arrival time                                                                    1.4604

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4604
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4396


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1820/S (MUX21X1)                                               0.4194    0.0076 @   1.1121 f
  U1820/Q (MUX21X1)                                               0.3480    0.2574 @   1.3695 r
  io_cmd_o[32] (net)                            4     103.4380              0.0000     1.3695 r
  io_cmd_o[32] (out)                                              0.3517    0.0906 @   1.4601 r
  data arrival time                                                                    1.4601

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4601
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4399


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1804/S (MUX21X1)                                               0.4197    0.0094 @   1.1138 f
  U1804/Q (MUX21X1)                                               0.3581    0.2599 @   1.3738 r
  io_cmd_o[24] (net)                            5     106.1602              0.0000     1.3738 r
  io_cmd_o[24] (out)                                              0.3623    0.0857 @   1.4594 r
  data arrival time                                                                    1.4594

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4594
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4406


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1826/S (MUX21X1)                                               0.4198    0.0109 @   1.1154 f
  U1826/Q (MUX21X1)                                               0.3316    0.2510 @   1.3664 r
  io_cmd_o[35] (net)                            5      98.1137              0.0000     1.3664 r
  io_cmd_o[35] (out)                                              0.3348    0.0926 @   1.4590 r
  data arrival time                                                                    1.4590

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4590
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4410


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1770/S (MUX21X1)                                               0.4194    0.0075 @   1.1120 f
  U1770/Q (MUX21X1)                                               0.3954    0.2715 @   1.3835 r
  io_cmd_o[7] (net)                             4     117.1422              0.0000     1.3835 r
  io_cmd_o[7] (out)                                               0.4026    0.0745 @   1.4580 r
  data arrival time                                                                    1.4580

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4580
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4420


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1816/S (MUX21X1)                                               0.4463    0.0079 @   1.0991 r
  U1816/Q (MUX21X1)                                               0.4037    0.2765 @   1.3757 r
  io_cmd_o[30] (net)                            4     119.3003              0.0000     1.3757 r
  io_cmd_o[30] (out)                                              0.4123    0.0818 @   1.4575 r
  data arrival time                                                                    1.4575

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4575
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4425


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1788/S (MUX21X1)                                               0.4197    0.0122 @   1.1167 f
  U1788/Q (MUX21X1)                                               0.3812    0.2671 @   1.3838 r
  io_cmd_o[16] (net)                            4     112.9479              0.0000     1.3838 r
  io_cmd_o[16] (out)                                              0.3870    0.0732 @   1.4571 r
  data arrival time                                                                    1.4571

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4571
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4429


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1782/S (MUX21X1)                                               0.4194    0.0075 @   1.1119 f
  U1782/Q (MUX21X1)                                               0.4329    0.2834 @   1.3954 r
  io_cmd_o[13] (net)                            4     128.3188              0.0000     1.3954 r
  io_cmd_o[13] (out)                                              0.4426    0.0612 @   1.4566 r
  data arrival time                                                                    1.4566

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4566
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4434


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1766/S (MUX21X1)                                               0.4193    0.0042 @   1.1087 f
  U1766/Q (MUX21X1)                                               0.3249    0.2497 @   1.3584 r
  io_cmd_o[5] (net)                             4      96.4543              0.0000     1.3584 r
  io_cmd_o[5] (out)                                               0.3273    0.0979 @   1.4563 r
  data arrival time                                                                    1.4563

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4563
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4437


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1762/S (MUX21X1)                                               0.4194    0.0060 @   1.1105 f
  U1762/Q (MUX21X1)                                               0.3464    0.2572 @   1.3677 r
  io_cmd_o[2] (net)                             4     103.0677              0.0000     1.3677 r
  io_cmd_o[2] (out)                                               0.3497    0.0886 @   1.4563 r
  data arrival time                                                                    1.4563

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4563
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4437


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1772/S (MUX21X1)                                               0.4194    0.0075 @   1.1120 f
  U1772/Q (MUX21X1)                                               0.3434    0.2461 @   1.3581 f
  io_cmd_o[8] (net)                             4     104.9188              0.0000     1.3581 f
  io_cmd_o[8] (out)                                               0.3485    0.0970 @   1.4551 f
  data arrival time                                                                    1.4551

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4551
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4449


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1778/S (MUX21X1)                                               0.4193    0.0029 @   1.1074 f
  U1778/Q (MUX21X1)                                               0.2825    0.2222 @   1.3297 f
  io_cmd_o[11] (net)                            4      85.9781              0.0000     1.3297 f
  U1779/INP (NBUFFX2)                                             0.2847    0.0343 @   1.3640 f
  U1779/Z (NBUFFX2)                                               0.0332    0.0756     1.4396 f
  mem_cmd_o[11] (net)                           1       1.9899              0.0000     1.4396 f
  mem_cmd_o[11] (out)                                             0.0332    0.0148 &   1.4544 f
  data arrival time                                                                    1.4544

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4544
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4456


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1816/S (MUX21X1)                                               0.4194    0.0075 @   1.1120 f
  U1816/Q (MUX21X1)                                               0.3905    0.2627 @   1.3746 f
  io_cmd_o[30] (net)                            4     119.0756              0.0000     1.3746 f
  io_cmd_o[30] (out)                                              0.3994    0.0795 @   1.4541 f
  data arrival time                                                                    1.4541

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4541
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4459


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1842/S (MUX21X1)                                               0.4198    0.0117 @   1.1162 f
  U1842/Q (MUX21X1)                                               0.3338    0.2435 @   1.3596 f
  io_cmd_o[43] (net)                            5     102.2906              0.0000     1.3596 f
  io_cmd_o[43] (out)                                              0.3377    0.0942 @   1.4538 f
  data arrival time                                                                    1.4538

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4538
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4462


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1848/S (MUX21X1)                                               0.4463    0.0082 @   1.0995 r
  U1848/Q (MUX21X1)                                               0.1154    0.1432     1.2426 f
  n4536 (net)                                   1      29.7082              0.0000     1.2426 f
  icc_place1889/INP (NBUFFX2)                                     0.1154    0.0043 &   1.2470 f
  icc_place1889/Z (NBUFFX2)                                       0.2482    0.1510 @   1.3979 f
  mem_cmd_o[46] (net)                           4     145.6902              0.0000     1.3979 f
  mem_cmd_o[46] (out)                                             0.2766    0.0554 @   1.4534 f
  data arrival time                                                                    1.4534

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4534
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4466


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1812/S (MUX21X1)                                               0.4194    0.0076 @   1.1120 f
  U1812/Q (MUX21X1)                                               0.3160    0.2361 @   1.3481 f
  io_cmd_o[28] (net)                            4      96.5954              0.0000     1.3481 f
  io_cmd_o[28] (out)                                              0.3191    0.1046 @   1.4527 f
  data arrival time                                                                    1.4527

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4527
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4473


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[53]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1854/S (MUX21X1)                                               0.4463    0.0083 @   1.0995 r
  U1854/Q (MUX21X1)                                               0.3895    0.2731 @   1.3726 r
  io_cmd_o[53] (net)                            4     115.3739              0.0000     1.3726 r
  io_cmd_o[53] (out)                                              0.3960    0.0796 @   1.4522 r
  data arrival time                                                                    1.4522

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4522
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4478


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1820/S (MUX21X1)                                               0.4463    0.0081 @   1.0993 r
  U1820/Q (MUX21X1)                                               0.3480    0.2608 @   1.3601 r
  io_cmd_o[32] (net)                            4     103.4380              0.0000     1.3601 r
  io_cmd_o[32] (out)                                              0.3517    0.0906 @   1.4507 r
  data arrival time                                                                    1.4507

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4507
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4493


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1804/S (MUX21X1)                                               0.4466    0.0099 @   1.1012 r
  U1804/Q (MUX21X1)                                               0.3581    0.2634 @   1.3645 r
  io_cmd_o[24] (net)                            5     106.1602              0.0000     1.3645 r
  io_cmd_o[24] (out)                                              0.3623    0.0857 @   1.4502 r
  data arrival time                                                                    1.4502

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4502
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4498


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1840/S (MUX21X1)                                               0.4467    0.0120 @   1.1033 r
  U1840/Q (MUX21X1)                                               0.4004    0.2689 @   1.3722 f
  io_cmd_o[42] (net)                            5     122.3569              0.0000     1.3722 f
  io_cmd_o[42] (out)                                              0.4091    0.0779 @   1.4501 f
  data arrival time                                                                    1.4501

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4501
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4499


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1838/S (MUX21X1)                                               0.4197    0.0080 @   1.1125 f
  U1838/Q (MUX21X1)                                               0.3762    0.2646 @   1.3771 r
  io_cmd_o[41] (net)                            5     111.1662              0.0000     1.3771 r
  io_cmd_o[41] (out)                                              0.3828    0.0728 @   1.4499 r
  data arrival time                                                                    1.4499

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4499
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4501


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1826/S (MUX21X1)                                               0.4467    0.0116 @   1.1029 r
  U1826/Q (MUX21X1)                                               0.3316    0.2544 @   1.3573 r
  io_cmd_o[35] (net)                            5      98.1137              0.0000     1.3573 r
  io_cmd_o[35] (out)                                              0.3348    0.0926 @   1.4499 r
  data arrival time                                                                    1.4499

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4499
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4501


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1794/S (MUX21X1)                                               0.4466    0.0099 @   1.1012 r
  U1794/Q (MUX21X1)                                               0.3362    0.2454 @   1.3466 f
  io_cmd_o[19] (net)                            4     102.8184              0.0000     1.3466 f
  io_cmd_o[19] (out)                                              0.3400    0.1028 @   1.4493 f
  data arrival time                                                                    1.4493

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4493
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4507


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1770/S (MUX21X1)                                               0.4463    0.0079 @   1.0992 r
  U1770/Q (MUX21X1)                                               0.3954    0.2749 @   1.3741 r
  io_cmd_o[7] (net)                             4     117.1422              0.0000     1.3741 r
  io_cmd_o[7] (out)                                               0.4026    0.0745 @   1.4486 r
  data arrival time                                                                    1.4486

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4486
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4514


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1788/S (MUX21X1)                                               0.4466    0.0129 @   1.1041 r
  U1788/Q (MUX21X1)                                               0.3812    0.2705 @   1.3746 r
  io_cmd_o[16] (net)                            4     112.9479              0.0000     1.3746 r
  io_cmd_o[16] (out)                                              0.3870    0.0732 @   1.4479 r
  data arrival time                                                                    1.4479

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4479
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4521


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[53]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1854/S (MUX21X1)                                               0.4193    0.0079 @   1.1124 f
  U1854/Q (MUX21X1)                                               0.3766    0.2588 @   1.3711 f
  io_cmd_o[53] (net)                            4     115.1491              0.0000     1.3711 f
  io_cmd_o[53] (out)                                              0.3834    0.0765 @   1.4477 f
  data arrival time                                                                    1.4477

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4477
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4523


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1782/S (MUX21X1)                                               0.4463    0.0079 @   1.0991 r
  U1782/Q (MUX21X1)                                               0.4329    0.2869 @   1.3860 r
  io_cmd_o[13] (net)                            4     128.3188              0.0000     1.3860 r
  io_cmd_o[13] (out)                                              0.4426    0.0612 @   1.4472 r
  data arrival time                                                                    1.4472

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4472
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4528


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1762/S (MUX21X1)                                               0.4463    0.0064 @   1.0976 r
  U1762/Q (MUX21X1)                                               0.3464    0.2606 @   1.3583 r
  io_cmd_o[2] (net)                             4     103.0677              0.0000     1.3583 r
  io_cmd_o[2] (out)                                               0.3497    0.0886 @   1.4468 r
  data arrival time                                                                    1.4468

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4468
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4532


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1766/S (MUX21X1)                                               0.4462    0.0045 @   1.0957 r
  U1766/Q (MUX21X1)                                               0.3249    0.2532 @   1.3489 r
  io_cmd_o[5] (net)                             4      96.4543              0.0000     1.3489 r
  io_cmd_o[5] (out)                                               0.3273    0.0979 @   1.4468 r
  data arrival time                                                                    1.4468

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4468
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4532


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1782/S (MUX21X1)                                               0.4194    0.0075 @   1.1119 f
  U1782/Q (MUX21X1)                                               0.4189    0.2744 @   1.3863 f
  io_cmd_o[13] (net)                            4     128.0941              0.0000     1.3863 f
  io_cmd_o[13] (out)                                              0.4289    0.0600 @   1.4463 f
  data arrival time                                                                    1.4463

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4463
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4537


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[58]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1858/IN1 (AND2X1)                                              0.4460    0.0018 @   1.0930 r
  U1858/Q (AND2X1)                                                0.4274    0.2743 @   1.3673 r
  io_cmd_o[58] (net)                            4     127.7060              0.0000     1.3673 r
  io_cmd_o[58] (out)                                              0.4347    0.0789 @   1.4462 r
  data arrival time                                                                    1.4462

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4462
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4538


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1770/S (MUX21X1)                                               0.4194    0.0075 @   1.1120 f
  U1770/Q (MUX21X1)                                               0.3824    0.2608 @   1.3728 f
  io_cmd_o[7] (net)                             4     116.9174              0.0000     1.3728 f
  io_cmd_o[7] (out)                                               0.3898    0.0721 @   1.4450 f
  data arrival time                                                                    1.4450

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4450
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4550


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1820/S (MUX21X1)                                               0.4194    0.0076 @   1.1121 f
  U1820/Q (MUX21X1)                                               0.3363    0.2449 @   1.3570 f
  io_cmd_o[32] (net)                            4     103.2133              0.0000     1.3570 f
  io_cmd_o[32] (out)                                              0.3401    0.0870 @   1.4440 f
  data arrival time                                                                    1.4440

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4440
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4560


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1772/S (MUX21X1)                                               0.4463    0.0079 @   1.0992 r
  U1772/Q (MUX21X1)                                               0.3434    0.2476 @   1.3468 f
  io_cmd_o[8] (net)                             4     104.9188              0.0000     1.3468 f
  io_cmd_o[8] (out)                                               0.3485    0.0970 @   1.4438 f
  data arrival time                                                                    1.4438

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4438
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4562


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1804/S (MUX21X1)                                               0.4197    0.0094 @   1.1138 f
  U1804/Q (MUX21X1)                                               0.3459    0.2476 @   1.3615 f
  io_cmd_o[24] (net)                            5     105.8449              0.0000     1.3615 f
  io_cmd_o[24] (out)                                              0.3502    0.0819 @   1.4433 f
  data arrival time                                                                    1.4433

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4433
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4567


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1778/S (MUX21X1)                                               0.4462    0.0032 @   1.0945 r
  U1778/Q (MUX21X1)                                               0.2825    0.2238 @   1.3182 f
  io_cmd_o[11] (net)                            4      85.9781              0.0000     1.3182 f
  U1779/INP (NBUFFX2)                                             0.2847    0.0343 @   1.3525 f
  U1779/Z (NBUFFX2)                                               0.0332    0.0756     1.4281 f
  mem_cmd_o[11] (net)                           1       1.9899              0.0000     1.4281 f
  mem_cmd_o[11] (out)                                             0.0332    0.0148 &   1.4429 f
  data arrival time                                                                    1.4429

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4429
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4571


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1816/S (MUX21X1)                                               0.4463    0.0079 @   1.0991 r
  U1816/Q (MUX21X1)                                               0.3905    0.2642 @   1.3634 f
  io_cmd_o[30] (net)                            4     119.0756              0.0000     1.3634 f
  io_cmd_o[30] (out)                                              0.3994    0.0795 @   1.4429 f
  data arrival time                                                                    1.4429

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4429
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4571


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1842/S (MUX21X1)                                               0.4467    0.0124 @   1.1036 r
  U1842/Q (MUX21X1)                                               0.3338    0.2450 @   1.3486 f
  io_cmd_o[43] (net)                            5     102.2906              0.0000     1.3486 f
  io_cmd_o[43] (out)                                              0.3377    0.0942 @   1.4428 f
  data arrival time                                                                    1.4428

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4428
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4572


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1788/S (MUX21X1)                                               0.4197    0.0122 @   1.1167 f
  U1788/Q (MUX21X1)                                               0.3686    0.2558 @   1.3726 f
  io_cmd_o[16] (net)                            4     112.7232              0.0000     1.3726 f
  io_cmd_o[16] (out)                                              0.3746    0.0702 @   1.4428 f
  data arrival time                                                                    1.4428

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4428
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4572


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1826/S (MUX21X1)                                               0.4198    0.0109 @   1.1154 f
  U1826/Q (MUX21X1)                                               0.3201    0.2376 @   1.3530 f
  io_cmd_o[35] (net)                            5      97.8440              0.0000     1.3530 f
  io_cmd_o[35] (out)                                              0.3234    0.0884 @   1.4415 f
  data arrival time                                                                    1.4415

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4415
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4585


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1812/S (MUX21X1)                                               0.4463    0.0080 @   1.0992 r
  U1812/Q (MUX21X1)                                               0.3160    0.2376 @   1.3368 f
  io_cmd_o[28] (net)                            4      96.5954              0.0000     1.3368 f
  io_cmd_o[28] (out)                                              0.3191    0.1046 @   1.4415 f
  data arrival time                                                                    1.4415

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4415
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4585


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1762/S (MUX21X1)                                               0.4194    0.0060 @   1.1105 f
  U1762/Q (MUX21X1)                                               0.3347    0.2448 @   1.3552 f
  io_cmd_o[2] (net)                             4     102.8430              0.0000     1.3552 f
  io_cmd_o[2] (out)                                               0.3381    0.0855 @   1.4407 f
  data arrival time                                                                    1.4407

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4407
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4593


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1838/S (MUX21X1)                                               0.4466    0.0086 @   1.0998 r
  U1838/Q (MUX21X1)                                               0.3762    0.2680 @   1.3678 r
  io_cmd_o[41] (net)                            5     111.1662              0.0000     1.3678 r
  io_cmd_o[41] (out)                                              0.3828    0.0728 @   1.4406 r
  data arrival time                                                                    1.4406

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4406
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4594


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1836/S (MUX21X1)                                               0.4198    0.0109 @   1.1154 f
  U1836/Q (MUX21X1)                                               0.3474    0.2550 @   1.3704 r
  io_cmd_o[40] (net)                            5     102.4709              0.0000     1.3704 r
  io_cmd_o[40] (out)                                              0.3520    0.0665 @   1.4370 r
  data arrival time                                                                    1.4370

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4370
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4630


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[53]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1854/S (MUX21X1)                                               0.4463    0.0083 @   1.0995 r
  U1854/Q (MUX21X1)                                               0.3766    0.2603 @   1.3598 f
  io_cmd_o[53] (net)                            4     115.1491              0.0000     1.3598 f
  io_cmd_o[53] (out)                                              0.3834    0.0765 @   1.4364 f
  data arrival time                                                                    1.4364

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4364
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4636


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1838/S (MUX21X1)                                               0.4197    0.0080 @   1.1125 f
  U1838/Q (MUX21X1)                                               0.3635    0.2528 @   1.3653 f
  io_cmd_o[41] (net)                            5     110.8454              0.0000     1.3653 f
  io_cmd_o[41] (out)                                              0.3702    0.0707 @   1.4361 f
  data arrival time                                                                    1.4361

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4361
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4639


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1766/S (MUX21X1)                                               0.4193    0.0042 @   1.1087 f
  U1766/Q (MUX21X1)                                               0.3137    0.2363 @   1.3450 f
  io_cmd_o[5] (net)                             4      96.2296              0.0000     1.3450 f
  io_cmd_o[5] (out)                                               0.3162    0.0907 @   1.4356 f
  data arrival time                                                                    1.4356

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4356
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4644


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1782/S (MUX21X1)                                               0.4463    0.0079 @   1.0991 r
  U1782/Q (MUX21X1)                                               0.4189    0.2759 @   1.3751 f
  io_cmd_o[13] (net)                            4     128.0941              0.0000     1.3751 f
  io_cmd_o[13] (out)                                              0.4289    0.0600 @   1.4350 f
  data arrival time                                                                    1.4350

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4350
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4650


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1834/S (MUX21X1)                                               0.4198    0.0116 @   1.1161 f
  U1834/Q (MUX21X1)                                               0.3428    0.2531 @   1.3692 r
  io_cmd_o[39] (net)                            5     100.9465              0.0000     1.3692 r
  io_cmd_o[39] (out)                                              0.3475    0.0653 @   1.4345 r
  data arrival time                                                                    1.4345

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4345
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4655


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1844/S (MUX21X1)                                               0.4194    0.0071 @   1.1115 f
  U1844/Q (MUX21X1)                                               0.3194    0.2460 @   1.3575 r
  io_cmd_o[44] (net)                            4      94.1172              0.0000     1.3575 r
  io_cmd_o[44] (out)                                              0.3225    0.0766 @   1.4342 r
  data arrival time                                                                    1.4342

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4342
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4658


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1770/S (MUX21X1)                                               0.4463    0.0079 @   1.0992 r
  U1770/Q (MUX21X1)                                               0.3824    0.2624 @   1.3615 f
  io_cmd_o[7] (net)                             4     116.9174              0.0000     1.3615 f
  io_cmd_o[7] (out)                                               0.3898    0.0721 @   1.4337 f
  data arrival time                                                                    1.4337

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4337
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4663


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1820/S (MUX21X1)                                               0.4463    0.0081 @   1.0993 r
  U1820/Q (MUX21X1)                                               0.3363    0.2465 @   1.3457 f
  io_cmd_o[32] (net)                            4     103.2133              0.0000     1.3457 f
  io_cmd_o[32] (out)                                              0.3401    0.0870 @   1.4327 f
  data arrival time                                                                    1.4327

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4327
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4673


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[0]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U5082/IN1 (AND2X1)                                              0.4190    0.0007 @   1.1051 f
  U5082/Q (AND2X1)                                                0.3167    0.2350 @   1.3402 f
  io_cmd_o[0] (net)                             4      92.0528              0.0000     1.3402 f
  io_cmd_o[0] (out)                                               0.3189    0.0921 @   1.4323 f
  data arrival time                                                                    1.4323

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4323
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4677


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1804/S (MUX21X1)                                               0.4466    0.0099 @   1.1012 r
  U1804/Q (MUX21X1)                                               0.3459    0.2492 @   1.3504 f
  io_cmd_o[24] (net)                            5     105.8449              0.0000     1.3504 f
  io_cmd_o[24] (out)                                              0.3502    0.0819 @   1.4322 f
  data arrival time                                                                    1.4322

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4322
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4678


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1788/S (MUX21X1)                                               0.4466    0.0129 @   1.1041 r
  U1788/Q (MUX21X1)                                               0.3686    0.2574 @   1.3615 f
  io_cmd_o[16] (net)                            4     112.7232              0.0000     1.3615 f
  io_cmd_o[16] (out)                                              0.3746    0.0702 @   1.4317 f
  data arrival time                                                                    1.4317

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4317
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4683


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1826/S (MUX21X1)                                               0.4467    0.0116 @   1.1029 r
  U1826/Q (MUX21X1)                                               0.3201    0.2392 @   1.3420 f
  io_cmd_o[35] (net)                            5      97.8440              0.0000     1.3420 f
  io_cmd_o[35] (out)                                              0.3234    0.0884 @   1.4305 f
  data arrival time                                                                    1.4305

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4305
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4695


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1762/S (MUX21X1)                                               0.4463    0.0064 @   1.0976 r
  U1762/Q (MUX21X1)                                               0.3347    0.2463 @   1.3439 f
  io_cmd_o[2] (net)                             4     102.8430              0.0000     1.3439 f
  io_cmd_o[2] (out)                                               0.3381    0.0855 @   1.4294 f
  data arrival time                                                                    1.4294

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4294
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4706


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1830/S (MUX21X1)                                               0.4198    0.0106 @   1.1151 f
  U1830/Q (MUX21X1)                                               0.3276    0.2471 @   1.3621 r
  io_cmd_o[37] (net)                            5      95.9942              0.0000     1.3621 r
  io_cmd_o[37] (out)                                              0.3318    0.0659 @   1.4280 r
  data arrival time                                                                    1.4280

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4280
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4720


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1836/S (MUX21X1)                                               0.4467    0.0116 @   1.1029 r
  U1836/Q (MUX21X1)                                               0.3474    0.2584 @   1.3613 r
  io_cmd_o[40] (net)                            5     102.4709              0.0000     1.3613 r
  io_cmd_o[40] (out)                                              0.3520    0.0665 @   1.4279 r
  data arrival time                                                                    1.4279

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4279
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4721


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1834/S (MUX21X1)                                               0.4467    0.0123 @   1.1036 r
  U1834/Q (MUX21X1)                                               0.3428    0.2565 @   1.3601 r
  io_cmd_o[39] (net)                            5     100.9465              0.0000     1.3601 r
  io_cmd_o[39] (out)                                              0.3475    0.0653 @   1.4254 r
  data arrival time                                                                    1.4254

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4254
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4746


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1838/S (MUX21X1)                                               0.4466    0.0086 @   1.0998 r
  U1838/Q (MUX21X1)                                               0.3635    0.2544 @   1.3542 f
  io_cmd_o[41] (net)                            5     110.8454              0.0000     1.3542 f
  io_cmd_o[41] (out)                                              0.3702    0.0707 @   1.4249 f
  data arrival time                                                                    1.4249

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4249
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4751


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1844/S (MUX21X1)                                               0.4463    0.0075 @   1.0987 r
  U1844/Q (MUX21X1)                                               0.3194    0.2494 @   1.3482 r
  io_cmd_o[44] (net)                            4      94.1172              0.0000     1.3482 r
  io_cmd_o[44] (out)                                              0.3225    0.0766 @   1.4248 r
  data arrival time                                                                    1.4248

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4248
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4752


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1766/S (MUX21X1)                                               0.4462    0.0045 @   1.0957 r
  U1766/Q (MUX21X1)                                               0.3137    0.2378 @   1.3336 f
  io_cmd_o[5] (net)                             4      96.2296              0.0000     1.3336 f
  io_cmd_o[5] (out)                                               0.3162    0.0907 @   1.4242 f
  data arrival time                                                                    1.4242

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4242
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4758


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1836/S (MUX21X1)                                               0.4198    0.0109 @   1.1154 f
  U1836/Q (MUX21X1)                                               0.3353    0.2420 @   1.3574 f
  io_cmd_o[40] (net)                            5     102.1040              0.0000     1.3574 f
  io_cmd_o[40] (out)                                              0.3400    0.0646 @   1.4220 f
  data arrival time                                                                    1.4220

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4220
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4780


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1786/S (MUX21X1)                                               0.4194    0.0077 @   1.1121 f
  U1786/Q (MUX21X1)                                               0.3144    0.2447 @   1.3569 r
  io_cmd_o[15] (net)                            4      92.7368              0.0000     1.3569 r
  io_cmd_o[15] (out)                                              0.3170    0.0643 @   1.4212 r
  data arrival time                                                                    1.4212

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4212
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4788


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1846/S (MUX21X1)                                               0.4194    0.0069 @   1.1114 f
  U1846/Q (MUX21X1)                                               0.3180    0.2462 @   1.3576 r
  io_cmd_o[45] (net)                            4      93.9296              0.0000     1.3576 r
  io_cmd_o[45] (out)                                              0.3206    0.0619 @   1.4194 r
  data arrival time                                                                    1.4194

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4194
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4806


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1834/S (MUX21X1)                                               0.4198    0.0116 @   1.1161 f
  U1834/Q (MUX21X1)                                               0.3306    0.2398 @   1.3559 f
  io_cmd_o[39] (net)                            5     100.5392              0.0000     1.3559 f
  io_cmd_o[39] (out)                                              0.3354    0.0633 @   1.4192 f
  data arrival time                                                                    1.4192

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4192
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4808


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1830/S (MUX21X1)                                               0.4467    0.0113 @   1.1025 r
  U1830/Q (MUX21X1)                                               0.3276    0.2505 @   1.3530 r
  io_cmd_o[37] (net)                            5      95.9942              0.0000     1.3530 r
  io_cmd_o[37] (out)                                              0.3318    0.0659 @   1.4189 r
  data arrival time                                                                    1.4189

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4189
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4811


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[0]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U5082/IN1 (AND2X1)                                              0.4459    0.0007 @   1.0920 r
  U5082/Q (AND2X1)                                                0.3119    0.2341 @   1.3261 r
  io_cmd_o[0] (net)                             4      92.2776              0.0000     1.3261 r
  io_cmd_o[0] (out)                                               0.3142    0.0919 @   1.4179 r
  data arrival time                                                                    1.4179

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4179
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4821


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1844/S (MUX21X1)                                               0.4194    0.0071 @   1.1115 f
  U1844/Q (MUX21X1)                                               0.3084    0.2320 @   1.3436 f
  io_cmd_o[44] (net)                            4      93.8924              0.0000     1.3436 f
  io_cmd_o[44] (out)                                              0.3115    0.0738 @   1.4174 f
  data arrival time                                                                    1.4174

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4174
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4826


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1850/S (MUX21X1)                                               0.4194    0.0078 @   1.1123 f
  U1850/Q (MUX21X1)                                               0.3240    0.2470 @   1.3593 r
  io_cmd_o[51] (net)                            4      95.3242              0.0000     1.3593 r
  io_cmd_o[51] (out)                                              0.3278    0.0568 @   1.4162 r
  data arrival time                                                                    1.4162

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4162
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4838


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1806/S (MUX21X1)                                               0.4197    0.0122 @   1.1167 f
  U1806/Q (MUX21X1)                                               0.3142    0.2423 @   1.3591 r
  io_cmd_o[25] (net)                            6      91.8481              0.0000     1.3591 r
  io_cmd_o[25] (out)                                              0.3182    0.0566 @   1.4157 r
  data arrival time                                                                    1.4157

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4157
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4843


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1830/S (MUX21X1)                                               0.4198    0.0106 @   1.1151 f
  U1830/Q (MUX21X1)                                               0.3162    0.2331 @   1.3482 f
  io_cmd_o[37] (net)                            5      95.7163              0.0000     1.3482 f
  io_cmd_o[37] (out)                                              0.3205    0.0643 @   1.4124 f
  data arrival time                                                                    1.4124

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4124
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4876


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1786/S (MUX21X1)                                               0.4463    0.0081 @   1.0993 r
  U1786/Q (MUX21X1)                                               0.3144    0.2481 @   1.3475 r
  io_cmd_o[15] (net)                            4      92.7368              0.0000     1.3475 r
  io_cmd_o[15] (out)                                              0.3170    0.0643 @   1.4118 r
  data arrival time                                                                    1.4118

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4118
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4882


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1818/S (MUX21X1)                                               0.4197    0.0096 @   1.1141 f
  U1818/Q (MUX21X1)                                               0.3307    0.2490 @   1.3631 r
  io_cmd_o[31] (net)                            4      97.2441              0.0000     1.3631 r
  io_cmd_o[31] (out)                                              0.3344    0.0480 @   1.4111 r
  data arrival time                                                                    1.4111

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4111
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4889


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1836/S (MUX21X1)                                               0.4467    0.0116 @   1.1029 r
  U1836/Q (MUX21X1)                                               0.3353    0.2435 @   1.3464 f
  io_cmd_o[40] (net)                            5     102.1040              0.0000     1.3464 f
  io_cmd_o[40] (out)                                              0.3400    0.0646 @   1.4110 f
  data arrival time                                                                    1.4110

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4110
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4890


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1824/S (MUX21X1)                                               0.4197    0.0121 @   1.1166 f
  U1824/Q (MUX21X1)                                               0.3406    0.2520 @   1.3685 r
  io_cmd_o[34] (net)                            4     100.1353              0.0000     1.3685 r
  io_cmd_o[34] (out)                                              0.3456    0.0415 @   1.4100 r
  data arrival time                                                                    1.4100

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4100
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4900


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1846/S (MUX21X1)                                               0.4463    0.0073 @   1.0986 r
  U1846/Q (MUX21X1)                                               0.3180    0.2496 @   1.3482 r
  io_cmd_o[45] (net)                            4      93.9296              0.0000     1.3482 r
  io_cmd_o[45] (out)                                              0.3206    0.0619 @   1.4100 r
  data arrival time                                                                    1.4100

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4100
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4900


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1834/S (MUX21X1)                                               0.4467    0.0123 @   1.1036 r
  U1834/Q (MUX21X1)                                               0.3306    0.2413 @   1.3449 f
  io_cmd_o[39] (net)                            5     100.5392              0.0000     1.3449 f
  io_cmd_o[39] (out)                                              0.3354    0.0633 @   1.4082 f
  data arrival time                                                                    1.4082

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4082
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4918


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  icc_place1968/S (MUX21X2)                                       0.4197    0.0081 @   1.1126 f
  icc_place1968/Q (MUX21X2)                                       0.2587    0.2249 @   1.3375 r
  io_cmd_o[23] (net)                            4     131.9680              0.0000     1.3375 r
  io_cmd_o[23] (out)                                              0.2766    0.0705 @   1.4081 r
  data arrival time                                                                    1.4081

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4081
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4919


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1850/S (MUX21X1)                                               0.4463    0.0082 @   1.0995 r
  U1850/Q (MUX21X1)                                               0.3240    0.2504 @   1.3499 r
  io_cmd_o[51] (net)                            4      95.3242              0.0000     1.3499 r
  io_cmd_o[51] (out)                                              0.3278    0.0568 @   1.4067 r
  data arrival time                                                                    1.4067

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4067
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4933


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1806/S (MUX21X1)                                               0.4466    0.0129 @   1.1041 r
  U1806/Q (MUX21X1)                                               0.3142    0.2458 @   1.3499 r
  io_cmd_o[25] (net)                            6      91.8481              0.0000     1.3499 r
  io_cmd_o[25] (out)                                              0.3182    0.0566 @   1.4065 r
  data arrival time                                                                    1.4065

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4065
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4935


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1844/S (MUX21X1)                                               0.4463    0.0075 @   1.0987 r
  U1844/Q (MUX21X1)                                               0.3084    0.2336 @   1.3323 f
  io_cmd_o[44] (net)                            4      93.8924              0.0000     1.3323 f
  io_cmd_o[44] (out)                                              0.3115    0.0738 @   1.4061 f
  data arrival time                                                                    1.4061

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4061
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4939


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1786/S (MUX21X1)                                               0.4194    0.0077 @   1.1121 f
  U1786/Q (MUX21X1)                                               0.3034    0.2306 @   1.3427 f
  io_cmd_o[15] (net)                            4      92.5120              0.0000     1.3427 f
  io_cmd_o[15] (out)                                              0.3062    0.0612 @   1.4039 f
  data arrival time                                                                    1.4039

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4039
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4961


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[54]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1856/IN1 (AND2X1)                                              0.4193    0.0057 @   1.1102 f
  U1856/Q (AND2X1)                                                0.3378    0.2407 @   1.3508 f
  io_cmd_o[54] (net)                            4      97.3424              0.0000     1.3508 f
  io_cmd_o[54] (out)                                              0.3420    0.0522 @   1.4031 f
  data arrival time                                                                    1.4031

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4031
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4969


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1846/S (MUX21X1)                                               0.4194    0.0069 @   1.1114 f
  U1846/Q (MUX21X1)                                               0.3069    0.2323 @   1.3436 f
  io_cmd_o[45] (net)                            4      93.7049              0.0000     1.3436 f
  io_cmd_o[45] (out)                                              0.3097    0.0589 @   1.4025 f
  data arrival time                                                                    1.4025

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4025
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4975


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1818/S (MUX21X1)                                               0.4466    0.0102 @   1.1015 r
  U1818/Q (MUX21X1)                                               0.3307    0.2524 @   1.3539 r
  io_cmd_o[31] (net)                            4      97.2441              0.0000     1.3539 r
  io_cmd_o[31] (out)                                              0.3344    0.0480 @   1.4019 r
  data arrival time                                                                    1.4019

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4019
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4981


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1776/S (MUX21X1)                                               0.4194    0.0077 @   1.1122 f
  U1776/Q (MUX21X1)                                               0.3043    0.2405 @   1.3527 r
  io_cmd_o[10] (net)                            4      89.3585              0.0000     1.3527 r
  io_cmd_o[10] (out)                                              0.3069    0.0492 @   1.4018 r
  data arrival time                                                                    1.4018

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4018
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4982


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1830/S (MUX21X1)                                               0.4467    0.0113 @   1.1025 r
  U1830/Q (MUX21X1)                                               0.3162    0.2346 @   1.3371 f
  io_cmd_o[37] (net)                            5      95.7163              0.0000     1.3371 f
  io_cmd_o[37] (out)                                              0.3205    0.0643 @   1.4014 f
  data arrival time                                                                    1.4014

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4014
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4986


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1824/S (MUX21X1)                                               0.4467    0.0127 @   1.1040 r
  U1824/Q (MUX21X1)                                               0.3406    0.2554 @   1.3594 r
  io_cmd_o[34] (net)                            4     100.1353              0.0000     1.3594 r
  io_cmd_o[34] (out)                                              0.3456    0.0415 @   1.4009 r
  data arrival time                                                                    1.4009

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4009
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4991


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  icc_place1968/S (MUX21X2)                                       0.4466    0.0087 @   1.0999 r
  icc_place1968/Q (MUX21X2)                                       0.2587    0.2287 @   1.3286 r
  io_cmd_o[23] (net)                            4     131.9680              0.0000     1.3286 r
  io_cmd_o[23] (out)                                              0.2766    0.0705 @   1.3991 r
  data arrival time                                                                    1.3991

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3991
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5009


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1850/S (MUX21X1)                                               0.4194    0.0078 @   1.1123 f
  U1850/Q (MUX21X1)                                               0.3129    0.2332 @   1.3455 f
  io_cmd_o[51] (net)                            4      95.0995              0.0000     1.3455 f
  io_cmd_o[51] (out)                                              0.3167    0.0519 @   1.3974 f
  data arrival time                                                                    1.3974

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3974
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5026


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1806/S (MUX21X1)                                               0.4197    0.0122 @   1.1167 f
  U1806/Q (MUX21X1)                                               0.3029    0.2277 @   1.3444 f
  io_cmd_o[25] (net)                            6      91.5045              0.0000     1.3444 f
  io_cmd_o[25] (out)                                              0.3070    0.0517 @   1.3961 f
  data arrival time                                                                    1.3961

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3961
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5039


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1824/S (MUX21X1)                                               0.4197    0.0121 @   1.1166 f
  U1824/Q (MUX21X1)                                               0.3290    0.2387 @   1.3553 f
  io_cmd_o[34] (net)                            4      99.9105              0.0000     1.3553 f
  io_cmd_o[34] (out)                                              0.3342    0.0407 @   1.3960 f
  data arrival time                                                                    1.3960

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3960
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5040


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[119]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1885/INP (NBUFFX2)                                     0.3218    0.0302 @   0.8179 r
  icc_place1885/Z (NBUFFX2)                                       0.2085    0.1817 @   0.9996 r
  n2549 (net)                                  42     121.5317              0.0000     0.9996 r
  U1981/IN1 (AND2X1)                                              0.2093    0.0068 @   1.0064 r
  U1981/Q (AND2X1)                                                0.2714    0.1939 @   1.2003 r
  io_cmd_o[119] (net)                           4      82.6164              0.0000     1.2003 r
  U1982/INP (NBUFFX2)                                             0.2728    0.0330 @   1.2333 r
  U1982/Z (NBUFFX2)                                               0.1115    0.1325 @   1.3658 r
  mem_cmd_o[119] (net)                          1      53.8394              0.0000     1.3658 r
  mem_cmd_o[119] (out)                                            0.1124    0.0291 @   1.3949 r
  data arrival time                                                                    1.3949

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3949
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5051


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[119]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1885/INP (NBUFFX2)                                     0.2733    0.0263 @   0.8309 f
  icc_place1885/Z (NBUFFX2)                                       0.1962    0.1711 @   1.0020 f
  n2549 (net)                                  42     120.6918              0.0000     1.0020 f
  U1981/IN1 (AND2X1)                                              0.1970    0.0063 @   1.0083 f
  U1981/Q (AND2X1)                                                0.2774    0.2050 @   1.2133 f
  io_cmd_o[119] (net)                           4      82.3916              0.0000     1.2133 f
  U1982/INP (NBUFFX2)                                             0.2788    0.0337 @   1.2470 f
  U1982/Z (NBUFFX2)                                               0.1045    0.1195 @   1.3665 f
  mem_cmd_o[119] (net)                          1      53.8394              0.0000     1.3665 f
  mem_cmd_o[119] (out)                                            0.1054    0.0266 @   1.3931 f
  data arrival time                                                                    1.3931

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3931
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5069


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1786/S (MUX21X1)                                               0.4463    0.0081 @   1.0993 r
  U1786/Q (MUX21X1)                                               0.3034    0.2321 @   1.3315 f
  io_cmd_o[15] (net)                            4      92.5120              0.0000     1.3315 f
  io_cmd_o[15] (out)                                              0.3062    0.0612 @   1.3927 f
  data arrival time                                                                    1.3927

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3927
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5073


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1776/S (MUX21X1)                                               0.4463    0.0081 @   1.0994 r
  U1776/Q (MUX21X1)                                               0.3043    0.2439 @   1.3432 r
  io_cmd_o[10] (net)                            4      89.3585              0.0000     1.3432 r
  io_cmd_o[10] (out)                                              0.3069    0.0492 @   1.3924 r
  data arrival time                                                                    1.3924

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3924
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5076


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1818/S (MUX21X1)                                               0.4197    0.0096 @   1.1141 f
  U1818/Q (MUX21X1)                                               0.3193    0.2354 @   1.3495 f
  io_cmd_o[31] (net)                            4      97.0193              0.0000     1.3495 f
  io_cmd_o[31] (out)                                              0.3232    0.0425 @   1.3920 f
  data arrival time                                                                    1.3920

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3920
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5080


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1846/S (MUX21X1)                                               0.4463    0.0073 @   1.0986 r
  U1846/Q (MUX21X1)                                               0.3069    0.2338 @   1.3324 f
  io_cmd_o[45] (net)                            4      93.7049              0.0000     1.3324 f
  io_cmd_o[45] (out)                                              0.3097    0.0589 @   1.3913 f
  data arrival time                                                                    1.3913

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3913
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5087


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[103]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1885/INP (NBUFFX2)                                     0.2733    0.0263 @   0.8309 f
  icc_place1885/Z (NBUFFX2)                                       0.1962    0.1711 @   1.0020 f
  n2549 (net)                                  42     120.6918              0.0000     1.0020 f
  U1949/IN1 (AND2X1)                                              0.1966    0.0019 @   1.0039 f
  U1949/Q (AND2X1)                                                0.2854    0.2086 @   1.2125 f
  io_cmd_o[103] (net)                           4      84.8250              0.0000     1.2125 f
  U1950/INP (NBUFFX2)                                             0.2869    0.0432 @   1.2557 f
  U1950/Z (NBUFFX2)                                               0.0977    0.1174 @   1.3730 f
  mem_cmd_o[103] (net)                          1      48.6764              0.0000     1.3730 f
  mem_cmd_o[103] (out)                                            0.0984    0.0182 @   1.3913 f
  data arrival time                                                                    1.3913

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3913
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5087


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[103]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1885/INP (NBUFFX2)                                     0.3218    0.0302 @   0.8179 r
  icc_place1885/Z (NBUFFX2)                                       0.2085    0.1817 @   0.9996 r
  n2549 (net)                                  42     121.5317              0.0000     0.9996 r
  U1949/IN1 (AND2X1)                                              0.2089    0.0021 @   1.0017 r
  U1949/Q (AND2X1)                                                0.2790    0.1968 @   1.1985 r
  io_cmd_o[103] (net)                           4      85.0497              0.0000     1.1985 r
  U1950/INP (NBUFFX2)                                             0.2806    0.0425 @   1.2411 r
  U1950/Z (NBUFFX2)                                               0.1034    0.1301 @   1.3712 r
  mem_cmd_o[103] (net)                          1      48.6764              0.0000     1.3712 r
  mem_cmd_o[103] (out)                                            0.1043    0.0194 @   1.3906 r
  data arrival time                                                                    1.3906

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3906
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5094


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1760/S (MUX21X1)                                               0.4192    0.0037 @   1.1082 f
  U1760/Q (MUX21X1)                                               0.2832    0.2310 @   1.3392 r
  io_cmd_o[1] (net)                             4      82.1404              0.0000     1.3392 r
  io_cmd_o[1] (out)                                               0.2860    0.0506 @   1.3898 r
  data arrival time                                                                    1.3898

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3898
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5102


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  icc_place1968/S (MUX21X2)                                       0.4197    0.0081 @   1.1126 f
  icc_place1968/Q (MUX21X2)                                       0.2491    0.2067 @   1.3193 f
  io_cmd_o[23] (net)                            4     131.7432              0.0000     1.3193 f
  io_cmd_o[23] (out)                                              0.2677    0.0691 @   1.3884 f
  data arrival time                                                                    1.3884

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3884
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5116


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[54]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1856/IN1 (AND2X1)                                              0.4462    0.0061 @   1.0973 r
  U1856/Q (AND2X1)                                                0.3319    0.2387 @   1.3360 r
  io_cmd_o[54] (net)                            4      97.5672              0.0000     1.3360 r
  io_cmd_o[54] (out)                                              0.3362    0.0519 @   1.3879 r
  data arrival time                                                                    1.3879

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3879
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5121


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1850/S (MUX21X1)                                               0.4463    0.0082 @   1.0995 r
  U1850/Q (MUX21X1)                                               0.3129    0.2347 @   1.3342 f
  io_cmd_o[51] (net)                            4      95.0995              0.0000     1.3342 f
  io_cmd_o[51] (out)                                              0.3167    0.0519 @   1.3861 f
  data arrival time                                                                    1.3861

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3861
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5139


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1776/S (MUX21X1)                                               0.4194    0.0077 @   1.1122 f
  U1776/Q (MUX21X1)                                               0.2935    0.2258 @   1.3379 f
  io_cmd_o[10] (net)                            4      89.1337              0.0000     1.3379 f
  io_cmd_o[10] (out)                                              0.2962    0.0474 @   1.3853 f
  data arrival time                                                                    1.3853

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3853
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5147


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1806/S (MUX21X1)                                               0.4466    0.0129 @   1.1041 r
  U1806/Q (MUX21X1)                                               0.3029    0.2292 @   1.3333 f
  io_cmd_o[25] (net)                            6      91.5045              0.0000     1.3333 f
  io_cmd_o[25] (out)                                              0.3070    0.0517 @   1.3850 f
  data arrival time                                                                    1.3850

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3850
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5150


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1824/S (MUX21X1)                                               0.4467    0.0127 @   1.1040 r
  U1824/Q (MUX21X1)                                               0.3290    0.2403 @   1.3442 f
  io_cmd_o[34] (net)                            4      99.9105              0.0000     1.3442 f
  io_cmd_o[34] (out)                                              0.3342    0.0407 @   1.3849 f
  data arrival time                                                                    1.3849

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3849
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5151


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1818/S (MUX21X1)                                               0.4466    0.0102 @   1.1015 r
  U1818/Q (MUX21X1)                                               0.3193    0.2369 @   1.3384 f
  io_cmd_o[31] (net)                            4      97.0193              0.0000     1.3384 f
  io_cmd_o[31] (out)                                              0.3232    0.0425 @   1.3809 f
  data arrival time                                                                    1.3809

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3809
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5191


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1778/S (MUX21X1)                                               0.4193    0.0029 @   1.1074 f
  U1778/Q (MUX21X1)                                               0.2930    0.2373 @   1.3448 r
  io_cmd_o[11] (net)                            4      86.2029              0.0000     1.3448 r
  io_cmd_o[11] (out)                                              0.2949    0.0359 @   1.3807 r
  data arrival time                                                                    1.3807

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3807
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5193


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1760/S (MUX21X1)                                               0.4461    0.0040 @   1.0952 r
  U1760/Q (MUX21X1)                                               0.2832    0.2344 @   1.3297 r
  io_cmd_o[1] (net)                             4      82.1404              0.0000     1.3297 r
  io_cmd_o[1] (out)                                               0.2860    0.0506 @   1.3802 r
  data arrival time                                                                    1.3802

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3802
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5198


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  icc_place1968/S (MUX21X2)                                       0.4466    0.0087 @   1.0999 r
  icc_place1968/Q (MUX21X2)                                       0.2491    0.2087 @   1.3086 f
  io_cmd_o[23] (net)                            4     131.7432              0.0000     1.3086 f
  io_cmd_o[23] (out)                                              0.2677    0.0691 @   1.3777 f
  data arrival time                                                                    1.3777

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3777
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5223


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1776/S (MUX21X1)                                               0.4463    0.0081 @   1.0994 r
  U1776/Q (MUX21X1)                                               0.2935    0.2273 @   1.3267 f
  io_cmd_o[10] (net)                            4      89.1337              0.0000     1.3267 f
  io_cmd_o[10] (out)                                              0.2962    0.0474 @   1.3740 f
  data arrival time                                                                    1.3740

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3740
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5260


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1760/S (MUX21X1)                                               0.4192    0.0037 @   1.1082 f
  U1760/Q (MUX21X1)                                               0.2730    0.2151 @   1.3233 f
  io_cmd_o[1] (net)                             4      81.9157              0.0000     1.3233 f
  io_cmd_o[1] (out)                                               0.2759    0.0491 @   1.3724 f
  data arrival time                                                                    1.3724

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3724
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5276


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1778/S (MUX21X1)                                               0.4462    0.0032 @   1.0945 r
  U1778/Q (MUX21X1)                                               0.2930    0.2407 @   1.3352 r
  io_cmd_o[11] (net)                            4      86.2029              0.0000     1.3352 r
  io_cmd_o[11] (out)                                              0.2949    0.0359 @   1.3711 r
  data arrival time                                                                    1.3711

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3711
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5289


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1883/INP (NBUFFX2)                                     0.2715    0.0123 @   0.8169 f
  icc_place1883/Z (NBUFFX2)                                       0.4189    0.2875 @   1.1045 f
  n2547 (net)                                  54     275.5532              0.0000     1.1045 f
  U1778/S (MUX21X1)                                               0.4193    0.0029 @   1.1074 f
  U1778/Q (MUX21X1)                                               0.2825    0.2222 @   1.3297 f
  io_cmd_o[11] (net)                            4      85.9781              0.0000     1.3297 f
  io_cmd_o[11] (out)                                              0.2845    0.0346 @   1.3643 f
  data arrival time                                                                    1.3643

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3643
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5357


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[60]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1885/INP (NBUFFX2)                                     0.2733    0.0263 @   0.8309 f
  icc_place1885/Z (NBUFFX2)                                       0.1962    0.1711 @   1.0020 f
  n2549 (net)                                  42     120.6918              0.0000     1.0020 f
  U1863/IN1 (AND2X1)                                              0.1963    0.0005 @   1.0025 f
  U1863/Q (AND2X1)                                                0.3025    0.2134 @   1.2159 f
  io_cmd_o[60] (net)                            4      89.1338              0.0000     1.2159 f
  U1864/INP (NBUFFX2)                                             0.3049    0.0397 @   1.2556 f
  U1864/Z (NBUFFX2)                                               0.0749    0.1049 @   1.3605 f
  mem_cmd_o[60] (net)                           1      31.4459              0.0000     1.3605 f
  mem_cmd_o[60] (out)                                             0.0752    0.0035 @   1.3640 f
  data arrival time                                                                    1.3640

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3640
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5360


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[60]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1885/INP (NBUFFX2)                                     0.3218    0.0302 @   0.8179 r
  icc_place1885/Z (NBUFFX2)                                       0.2085    0.1817 @   0.9996 r
  n2549 (net)                                  42     121.5317              0.0000     0.9996 r
  U1863/IN1 (AND2X1)                                              0.2086    0.0005 @   1.0001 r
  U1863/Q (AND2X1)                                                0.2957    0.2007 @   1.2008 r
  io_cmd_o[60] (net)                            4      89.3586              0.0000     1.2008 r
  U1864/INP (NBUFFX2)                                             0.2982    0.0395 @   1.2403 r
  U1864/Z (NBUFFX2)                                               0.0803    0.1199 @   1.3602 r
  mem_cmd_o[60] (net)                           1      31.4459              0.0000     1.3602 r
  mem_cmd_o[60] (out)                                             0.0806    0.0035 @   1.3637 r
  data arrival time                                                                    1.3637

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3637
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5363


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1760/S (MUX21X1)                                               0.4461    0.0040 @   1.0952 r
  U1760/Q (MUX21X1)                                               0.2730    0.2166 @   1.3118 f
  io_cmd_o[1] (net)                             4      81.9157              0.0000     1.3118 f
  io_cmd_o[1] (out)                                               0.2759    0.0491 @   1.3609 f
  data arrival time                                                                    1.3609

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3609
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5391


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[110]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1885/INP (NBUFFX2)                                     0.3218    0.0302 @   0.8179 r
  icc_place1885/Z (NBUFFX2)                                       0.2085    0.1817 @   0.9996 r
  n2549 (net)                                  42     121.5317              0.0000     0.9996 r
  U1963/IN1 (AND2X1)                                              0.2093    0.0076 @   1.0072 r
  U1963/Q (AND2X1)                                                0.2222    0.1712 @   1.1784 r
  io_cmd_o[110] (net)                           4      65.5245              0.0000     1.1784 r
  U1964/INP (NBUFFX2)                                             0.2239    0.0289 @   1.2073 r
  U1964/Z (NBUFFX2)                                               0.0864    0.1146 @   1.3219 r
  mem_cmd_o[110] (net)                          1      38.5239              0.0000     1.3219 r
  mem_cmd_o[110] (out)                                            0.0868    0.0353 @   1.3572 r
  data arrival time                                                                    1.3572

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3572
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5428


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1883/INP (NBUFFX2)                                     0.3195    0.0161 @   0.8038 r
  icc_place1883/Z (NBUFFX2)                                       0.4458    0.2875 @   1.0912 r
  n2547 (net)                                  54     279.8461              0.0000     1.0912 r
  U1778/S (MUX21X1)                                               0.4462    0.0032 @   1.0945 r
  U1778/Q (MUX21X1)                                               0.2825    0.2238 @   1.3182 f
  io_cmd_o[11] (net)                            4      85.9781              0.0000     1.3182 f
  io_cmd_o[11] (out)                                              0.2845    0.0346 @   1.3529 f
  data arrival time                                                                    1.3529

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3529
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5471


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[110]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1885/INP (NBUFFX2)                                     0.2733    0.0263 @   0.8309 f
  icc_place1885/Z (NBUFFX2)                                       0.1962    0.1711 @   1.0020 f
  n2549 (net)                                  42     120.6918              0.0000     1.0020 f
  U1963/IN1 (AND2X1)                                              0.1970    0.0071 @   1.0091 f
  U1963/Q (AND2X1)                                                0.2251    0.1773 @   1.1864 f
  io_cmd_o[110] (net)                           4      65.2997              0.0000     1.1864 f
  U1964/INP (NBUFFX2)                                             0.2267    0.0294 @   1.2157 f
  U1964/Z (NBUFFX2)                                               0.0812    0.1046 @   1.3203 f
  mem_cmd_o[110] (net)                          1      38.5239              0.0000     1.3203 f
  mem_cmd_o[110] (out)                                            0.0816    0.0305 @   1.3508 f
  data arrival time                                                                    1.3508

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3508
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5492


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[109]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1885/INP (NBUFFX2)                                     0.3218    0.0302 @   0.8179 r
  icc_place1885/Z (NBUFFX2)                                       0.2085    0.1817 @   0.9996 r
  n2549 (net)                                  42     121.5317              0.0000     0.9996 r
  U1961/IN1 (AND2X1)                                              0.2100    0.0063 @   1.0059 r
  U1961/Q (AND2X1)                                                0.2251    0.1731 @   1.1789 r
  io_cmd_o[109] (net)                           4      66.6516              0.0000     1.1789 r
  U1962/INP (NBUFFX2)                                             0.2266    0.0191 @   1.1980 r
  U1962/Z (NBUFFX2)                                               0.0915    0.1179 @   1.3159 r
  mem_cmd_o[109] (net)                          1      42.3659              0.0000     1.3159 r
  mem_cmd_o[109] (out)                                            0.0921    0.0278 @   1.3437 r
  data arrival time                                                                    1.3437

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3437
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5563


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[109]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1885/INP (NBUFFX2)                                     0.2733    0.0263 @   0.8309 f
  icc_place1885/Z (NBUFFX2)                                       0.1962    0.1711 @   1.0020 f
  n2549 (net)                                  42     120.6918              0.0000     1.0020 f
  U1961/IN1 (AND2X1)                                              0.1970    0.0058 @   1.0078 f
  U1961/Q (AND2X1)                                                0.2281    0.1794 @   1.1871 f
  io_cmd_o[109] (net)                           4      66.4269              0.0000     1.1871 f
  U1962/INP (NBUFFX2)                                             0.2296    0.0193 @   1.2064 f
  U1962/Z (NBUFFX2)                                               0.0860    0.1080 @   1.3144 f
  mem_cmd_o[109] (net)                          1      42.3659              0.0000     1.3144 f
  mem_cmd_o[109] (out)                                            0.0866    0.0247 @   1.3391 f
  data arrival time                                                                    1.3391

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3391
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5609


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[98]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1885/INP (NBUFFX2)                                     0.3218    0.0302 @   0.8179 r
  icc_place1885/Z (NBUFFX2)                                       0.2085    0.1817 @   0.9996 r
  n2549 (net)                                  42     121.5317              0.0000     0.9996 r
  U1939/IN1 (AND2X1)                                              0.2093    0.0077 @   1.0073 r
  U1939/Q (AND2X1)                                                0.2726    0.1924 @   1.1997 r
  io_cmd_o[98] (net)                            4      82.2643              0.0000     1.1997 r
  U1940/INP (NBUFFX2)                                             0.2750    0.0172 @   1.2168 r
  U1940/Z (NBUFFX2)                                               0.0769    0.1158 @   1.3327 r
  mem_cmd_o[98] (net)                           1      29.6554              0.0000     1.3327 r
  mem_cmd_o[98] (out)                                             0.0772    0.0033 @   1.3360 r
  data arrival time                                                                    1.3360

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3360
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5640


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[98]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1885/INP (NBUFFX2)                                     0.2733    0.0263 @   0.8309 f
  icc_place1885/Z (NBUFFX2)                                       0.1962    0.1711 @   1.0020 f
  n2549 (net)                                  42     120.6918              0.0000     1.0020 f
  U1939/IN1 (AND2X1)                                              0.1970    0.0072 @   1.0092 f
  U1939/Q (AND2X1)                                                0.2782    0.2032 @   1.2124 f
  io_cmd_o[98] (net)                            4      82.0396              0.0000     1.2124 f
  U1940/INP (NBUFFX2)                                             0.2806    0.0171 @   1.2295 f
  U1940/Z (NBUFFX2)                                               0.0715    0.1020 @   1.3315 f
  mem_cmd_o[98] (net)                           1      29.6554              0.0000     1.3315 f
  mem_cmd_o[98] (out)                                             0.0718    0.0033 @   1.3348 f
  data arrival time                                                                    1.3348

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3348
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5652


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[100]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1885/INP (NBUFFX2)                                     0.3218    0.0302 @   0.8179 r
  icc_place1885/Z (NBUFFX2)                                       0.2085    0.1817 @   0.9996 r
  n2549 (net)                                  42     121.5317              0.0000     0.9996 r
  U1943/IN1 (AND2X1)                                              0.2100    0.0062 @   1.0058 r
  U1943/Q (AND2X1)                                                0.2085    0.1653 @   1.1711 r
  io_cmd_o[100] (net)                           4      60.5522              0.0000     1.1711 r
  U1944/INP (NBUFFX2)                                             0.2091    0.0183 @   1.1894 r
  U1944/Z (NBUFFX2)                                               0.1063    0.1219 @   1.3113 r
  mem_cmd_o[100] (net)                          1      52.5232              0.0000     1.3113 r
  mem_cmd_o[100] (out)                                            0.1070    0.0202 @   1.3316 r
  data arrival time                                                                    1.3316

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3316
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5684


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[121]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1885/INP (NBUFFX2)                                     0.3218    0.0302 @   0.8179 r
  icc_place1885/Z (NBUFFX2)                                       0.2085    0.1817 @   0.9996 r
  n2549 (net)                                  42     121.5317              0.0000     0.9996 r
  U1985/IN1 (AND2X1)                                              0.2100    0.0063 @   1.0059 r
  U1985/Q (AND2X1)                                                0.2163    0.1693 @   1.1751 r
  io_cmd_o[121] (net)                           4      63.6912              0.0000     1.1751 r
  U1986/INP (NBUFFX2)                                             0.2177    0.0175 @   1.1927 r
  U1986/Z (NBUFFX2)                                               0.0883    0.1144 @   1.3071 r
  mem_cmd_o[121] (net)                          1      39.8472              0.0000     1.3071 r
  mem_cmd_o[121] (out)                                            0.0887    0.0240 @   1.3311 r
  data arrival time                                                                    1.3311

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3311
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5689


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[100]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1885/INP (NBUFFX2)                                     0.2733    0.0263 @   0.8309 f
  icc_place1885/Z (NBUFFX2)                                       0.1962    0.1711 @   1.0020 f
  n2549 (net)                                  42     120.6918              0.0000     1.0020 f
  U1943/IN1 (AND2X1)                                              0.1970    0.0057 @   1.0077 f
  U1943/Q (AND2X1)                                                0.2092    0.1725 @   1.1802 f
  io_cmd_o[100] (net)                           4      60.3275              0.0000     1.1802 f
  U1944/INP (NBUFFX2)                                             0.2099    0.0181 @   1.1984 f
  U1944/Z (NBUFFX2)                                               0.0995    0.1127 @   1.3111 f
  mem_cmd_o[100] (net)                          1      52.5232              0.0000     1.3111 f
  mem_cmd_o[100] (out)                                            0.1003    0.0189 @   1.3300 f
  data arrival time                                                                    1.3300

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3300
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5700


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[121]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1885/INP (NBUFFX2)                                     0.2733    0.0263 @   0.8309 f
  icc_place1885/Z (NBUFFX2)                                       0.1962    0.1711 @   1.0020 f
  n2549 (net)                                  42     120.6918              0.0000     1.0020 f
  U1985/IN1 (AND2X1)                                              0.1970    0.0058 @   1.0078 f
  U1985/Q (AND2X1)                                                0.2188    0.1747 @   1.1825 f
  io_cmd_o[121] (net)                           4      63.4664              0.0000     1.1825 f
  U1986/INP (NBUFFX2)                                             0.2202    0.0177 @   1.2002 f
  U1986/Z (NBUFFX2)                                               0.0830    0.1049 @   1.3051 f
  mem_cmd_o[121] (net)                          1      39.8472              0.0000     1.3051 f
  mem_cmd_o[121] (out)                                            0.0835    0.0211 @   1.3262 f
  data arrival time                                                                    1.3262

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3262
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5738


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[73]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1885/INP (NBUFFX2)                                     0.3218    0.0302 @   0.8179 r
  icc_place1885/Z (NBUFFX2)                                       0.2085    0.1817 @   0.9996 r
  n2549 (net)                                  42     121.5317              0.0000     0.9996 r
  U1889/IN1 (AND2X1)                                              0.2093    0.0076 @   1.0072 r
  U1889/Q (AND2X1)                                                0.2332    0.1765 @   1.1837 r
  io_cmd_o[73] (net)                            4      69.4048              0.0000     1.1837 r
  U1890/INP (NBUFFX2)                                             0.2349    0.0201 @   1.2038 r
  U1890/Z (NBUFFX2)                                               0.0570    0.1022 @   1.3060 r
  mem_cmd_o[73] (net)                           1      19.3287              0.0000     1.3060 r
  mem_cmd_o[73] (out)                                             0.0570    0.0165 @   1.3225 r
  data arrival time                                                                    1.3225

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3225
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5775


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4700     0.4700
  fifo_0__mem_fifo/dff/data_r_reg_33_/CLK (DFFX1)                 0.2240    0.0000     0.4700 r
  fifo_0__mem_fifo/dff/data_r_reg_33_/Q (DFFX1)                   0.1513    0.2507 @   0.7206 r
  fifo_0__mem_fifo/dff/data_o[33] (net)         2      44.1972              0.0000     0.7206 r
  fifo_0__mem_fifo/dff/data_o[33] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.7206 r
  fifo_0__mem_fifo/data_o[33] (net)                    44.1972              0.0000     0.7206 r
  fifo_0__mem_fifo/data_o[33] (bsg_one_fifo_width_p570_2)                   0.0000     0.7206 r
  fifo_lo[31] (net)                                    44.1972              0.0000     0.7206 r
  U1822/IN1 (MUX21X1)                                             0.1515    0.0092 @   0.7298 r
  U1822/Q (MUX21X1)                                               0.4388    0.2619 @   0.9917 r
  io_cmd_o[33] (net)                            4     130.7260              0.0000     0.9917 r
  U1823/INP (NBUFFX2)                                             0.4470    0.1390 @   1.1307 r
  U1823/Z (NBUFFX2)                                               0.1025    0.1454 @   1.2761 r
  mem_cmd_o[33] (net)                           1      41.7204              0.0000     1.2761 r
  mem_cmd_o[33] (out)                                             0.1031    0.0406 @   1.3167 r
  data arrival time                                                                    1.3167

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3167
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5833


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[73]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1885/INP (NBUFFX2)                                     0.2733    0.0263 @   0.8309 f
  icc_place1885/Z (NBUFFX2)                                       0.1962    0.1711 @   1.0020 f
  n2549 (net)                                  42     120.6918              0.0000     1.0020 f
  U1889/IN1 (AND2X1)                                              0.1970    0.0071 @   1.0091 f
  U1889/Q (AND2X1)                                                0.2367    0.1837 @   1.1928 f
  io_cmd_o[73] (net)                            4      69.1801              0.0000     1.1928 f
  U1890/INP (NBUFFX2)                                             0.2384    0.0202 @   1.2130 f
  U1890/Z (NBUFFX2)                                               0.0521    0.0904 @   1.3034 f
  mem_cmd_o[73] (net)                           1      19.3287              0.0000     1.3034 f
  mem_cmd_o[73] (out)                                             0.0521    0.0130 @   1.3164 f
  data arrival time                                                                    1.3164

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3164
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5836


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[117]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1885/INP (NBUFFX2)                                     0.3218    0.0302 @   0.8179 r
  icc_place1885/Z (NBUFFX2)                                       0.2085    0.1817 @   0.9996 r
  n2549 (net)                                  42     121.5317              0.0000     0.9996 r
  U1977/IN1 (AND2X1)                                              0.2093    0.0076 @   1.0072 r
  U1977/Q (AND2X1)                                                0.2265    0.1728 @   1.1800 r
  io_cmd_o[117] (net)                           4      66.8021              0.0000     1.1800 r
  U1978/INP (NBUFFX2)                                             0.2283    0.0188 @   1.1988 r
  U1978/Z (NBUFFX2)                                               0.0654    0.1070 @   1.3059 r
  mem_cmd_o[117] (net)                          1      26.7109              0.0000     1.3059 r
  mem_cmd_o[117] (out)                                            0.0655    0.0060 @   1.3119 r
  data arrival time                                                                    1.3119

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3119
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5881


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[61]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1885/INP (NBUFFX2)                                     0.3218    0.0302 @   0.8179 r
  icc_place1885/Z (NBUFFX2)                                       0.2085    0.1817 @   0.9996 r
  n2549 (net)                                  42     121.5317              0.0000     0.9996 r
  U1865/IN1 (AND2X1)                                              0.2093    0.0076 @   1.0072 r
  U1865/Q (AND2X1)                                                0.2435    0.1801 @   1.1874 r
  io_cmd_o[61] (net)                            4      72.6105              0.0000     1.1874 r
  U1866/INP (NBUFFX2)                                             0.2457    0.0147 @   1.2021 r
  U1866/Z (NBUFFX2)                                               0.0547    0.1021 @   1.3042 r
  mem_cmd_o[61] (net)                           1      17.1102              0.0000     1.3042 r
  mem_cmd_o[61] (out)                                             0.0548    0.0054 @   1.3095 r
  data arrival time                                                                    1.3095

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3095
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5905


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4700     0.4700
  fifo_0__mem_fifo/dff/data_r_reg_33_/CLK (DFFX1)                 0.2240    0.0000     0.4700 r
  fifo_0__mem_fifo/dff/data_r_reg_33_/Q (DFFX1)                   0.1288    0.2696 @   0.7395 f
  fifo_0__mem_fifo/dff/data_o[33] (net)         2      44.0316              0.0000     0.7395 f
  fifo_0__mem_fifo/dff/data_o[33] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.7395 f
  fifo_0__mem_fifo/data_o[33] (net)                    44.0316              0.0000     0.7395 f
  fifo_0__mem_fifo/data_o[33] (bsg_one_fifo_width_p570_2)                   0.0000     0.7395 f
  fifo_lo[31] (net)                                    44.0316              0.0000     0.7395 f
  U1822/IN1 (MUX21X1)                                             0.1290    0.0081 @   0.7476 f
  U1822/Q (MUX21X1)                                               0.4246    0.2706 @   1.0182 f
  io_cmd_o[33] (net)                            4     130.5012              0.0000     1.0182 f
  U1823/INP (NBUFFX2)                                             0.4330    0.1343 @   1.1525 f
  U1823/Z (NBUFFX2)                                               0.0930    0.1216 @   1.2741 f
  mem_cmd_o[33] (net)                           1      41.7204              0.0000     1.2741 f
  mem_cmd_o[33] (out)                                             0.0936    0.0346 @   1.3087 f
  data arrival time                                                                    1.3087

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3087
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5913


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[117]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1885/INP (NBUFFX2)                                     0.2733    0.0263 @   0.8309 f
  icc_place1885/Z (NBUFFX2)                                       0.1962    0.1711 @   1.0020 f
  n2549 (net)                                  42     120.6918              0.0000     1.0020 f
  U1977/IN1 (AND2X1)                                              0.1970    0.0071 @   1.0091 f
  U1977/Q (AND2X1)                                                0.2292    0.1792 @   1.1883 f
  io_cmd_o[117] (net)                           4      66.5773              0.0000     1.1883 f
  U1978/INP (NBUFFX2)                                             0.2310    0.0190 @   1.2073 f
  U1978/Z (NBUFFX2)                                               0.0603    0.0959 @   1.3032 f
  mem_cmd_o[117] (net)                          1      26.7109              0.0000     1.3032 f
  mem_cmd_o[117] (out)                                            0.0604    0.0053 @   1.3084 f
  data arrival time                                                                    1.3084

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3084
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5916


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[108]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1885/INP (NBUFFX2)                                     0.3218    0.0302 @   0.8179 r
  icc_place1885/Z (NBUFFX2)                                       0.2085    0.1817 @   0.9996 r
  n2549 (net)                                  42     121.5317              0.0000     0.9996 r
  U1959/IN1 (AND2X1)                                              0.2087    0.0011 @   1.0007 r
  U1959/Q (AND2X1)                                                0.2228    0.1718 @   1.1725 r
  io_cmd_o[108] (net)                           4      65.8745              0.0000     1.1725 r
  U1960/INP (NBUFFX2)                                             0.2242    0.0308 @   1.2033 r
  U1960/Z (NBUFFX2)                                               0.0366    0.0845     1.2879 r
  mem_cmd_o[108] (net)                          1       3.3951              0.0000     1.2879 r
  mem_cmd_o[108] (out)                                            0.0366    0.0199 &   1.3077 r
  data arrival time                                                                    1.3077

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3077
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5923


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[61]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1885/INP (NBUFFX2)                                     0.2733    0.0263 @   0.8309 f
  icc_place1885/Z (NBUFFX2)                                       0.1962    0.1711 @   1.0020 f
  n2549 (net)                                  42     120.6918              0.0000     1.0020 f
  U1865/IN1 (AND2X1)                                              0.1970    0.0071 @   1.0091 f
  U1865/Q (AND2X1)                                                0.2476    0.1882 @   1.1973 f
  io_cmd_o[61] (net)                            4      72.3857              0.0000     1.1973 f
  U1866/INP (NBUFFX2)                                             0.2497    0.0147 @   1.2120 f
  U1866/Z (NBUFFX2)                                               0.0498    0.0896 @   1.3016 f
  mem_cmd_o[61] (net)                           1      17.1102              0.0000     1.3016 f
  mem_cmd_o[61] (out)                                             0.0499    0.0045 @   1.3061 f
  data arrival time                                                                    1.3061

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3061
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5939


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[92]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1885/INP (NBUFFX2)                                     0.3218    0.0302 @   0.8179 r
  icc_place1885/Z (NBUFFX2)                                       0.2085    0.1817 @   0.9996 r
  n2549 (net)                                  42     121.5317              0.0000     0.9996 r
  U1927/IN1 (AND2X1)                                              0.2093    0.0077 @   1.0073 r
  U1927/Q (AND2X1)                                                0.2130    0.1680 @   1.1753 r
  io_cmd_o[92] (net)                            4      62.6747              0.0000     1.1753 r
  U1928/INP (NBUFFX2)                                             0.2144    0.0264 @   1.2017 r
  U1928/Z (NBUFFX2)                                               0.0484    0.0935     1.2952 r
  mem_cmd_o[92] (net)                           1      12.9885              0.0000     1.2952 r
  mem_cmd_o[92] (out)                                             0.0484    0.0090 &   1.3043 r
  data arrival time                                                                    1.3043

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3043
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5957


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[108]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1885/INP (NBUFFX2)                                     0.2733    0.0263 @   0.8309 f
  icc_place1885/Z (NBUFFX2)                                       0.1962    0.1711 @   1.0020 f
  n2549 (net)                                  42     120.6918              0.0000     1.0020 f
  U1959/IN1 (AND2X1)                                              0.1964    0.0009 @   1.0029 f
  U1959/Q (AND2X1)                                                0.2257    0.1781 @   1.1810 f
  io_cmd_o[108] (net)                           4      65.6497              0.0000     1.1810 f
  U1960/INP (NBUFFX2)                                             0.2271    0.0310 @   1.2121 f
  U1960/Z (NBUFFX2)                                               0.0324    0.0729     1.2850 f
  mem_cmd_o[108] (net)                          1       3.3951              0.0000     1.2850 f
  mem_cmd_o[108] (out)                                            0.0324    0.0176 &   1.3026 f
  data arrival time                                                                    1.3026

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3026
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5974


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[92]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1885/INP (NBUFFX2)                                     0.2733    0.0263 @   0.8309 f
  icc_place1885/Z (NBUFFX2)                                       0.1962    0.1711 @   1.0020 f
  n2549 (net)                                  42     120.6918              0.0000     1.0020 f
  U1927/IN1 (AND2X1)                                              0.1970    0.0073 @   1.0093 f
  U1927/Q (AND2X1)                                                0.2154    0.1733 @   1.1825 f
  io_cmd_o[92] (net)                            4      62.4500              0.0000     1.1825 f
  U1928/INP (NBUFFX2)                                             0.2167    0.0293 @   1.2118 f
  U1928/Z (NBUFFX2)                                               0.0439    0.0826     1.2944 f
  mem_cmd_o[92] (net)                           1      12.9885              0.0000     1.2944 f
  mem_cmd_o[92] (out)                                             0.0439    0.0073 &   1.3017 f
  data arrival time                                                                    1.3017

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3017
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5983


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[104]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1885/INP (NBUFFX2)                                     0.2733    0.0263 @   0.8309 f
  icc_place1885/Z (NBUFFX2)                                       0.1962    0.1711 @   1.0020 f
  n2549 (net)                                  42     120.6918              0.0000     1.0020 f
  U1951/IN1 (AND2X1)                                              0.1964    0.0009 @   1.0029 f
  U1951/Q (AND2X1)                                                0.4084    0.2632 @   1.2662 f
  io_cmd_o[104] (net)                           4     121.7508              0.0000     1.2662 f
  io_cmd_o[104] (out)                                             0.4119    0.0323 @   1.2985 f
  data arrival time                                                                    1.2985

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2985
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6015


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[97]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1885/INP (NBUFFX2)                                     0.3218    0.0302 @   0.8179 r
  icc_place1885/Z (NBUFFX2)                                       0.2085    0.1817 @   0.9996 r
  n2549 (net)                                  42     121.5317              0.0000     0.9996 r
  U1937/IN1 (AND2X1)                                              0.2093    0.0076 @   1.0072 r
  U1937/Q (AND2X1)                                                0.2137    0.1678 @   1.1750 r
  io_cmd_o[97] (net)                            4      62.7642              0.0000     1.1750 r
  U1938/INP (NBUFFX2)                                             0.2153    0.0227 @   1.1978 r
  U1938/Z (NBUFFX2)                                               0.0491    0.0941     1.2919 r
  mem_cmd_o[97] (net)                           1      13.4450              0.0000     1.2919 r
  mem_cmd_o[97] (out)                                             0.0491    0.0032 &   1.2950 r
  data arrival time                                                                    1.2950

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2950
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6050


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[97]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1885/INP (NBUFFX2)                                     0.2733    0.0263 @   0.8309 f
  icc_place1885/Z (NBUFFX2)                                       0.1962    0.1711 @   1.0020 f
  n2549 (net)                                  42     120.6918              0.0000     1.0020 f
  U1937/IN1 (AND2X1)                                              0.1970    0.0071 @   1.0091 f
  U1937/Q (AND2X1)                                                0.2161    0.1731 @   1.1822 f
  io_cmd_o[97] (net)                            4      62.5394              0.0000     1.1822 f
  U1938/INP (NBUFFX2)                                             0.2176    0.0229 @   1.2052 f
  U1938/Z (NBUFFX2)                                               0.0445    0.0832     1.2884 f
  mem_cmd_o[97] (net)                           1      13.4450              0.0000     1.2884 f
  mem_cmd_o[97] (out)                                             0.0445    0.0028 &   1.2912 f
  data arrival time                                                                    1.2912

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2912
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6088


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[102]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  U1947/IN1 (AND2X1)                                              0.3217    0.0314 @   0.8191 r
  U1947/Q (AND2X1)                                                0.0929    0.1285     0.9476 r
  n2634 (net)                                   1      20.5739              0.0000     0.9476 r
  icc_place1896/INP (NBUFFX2)                                     0.0929    0.0095 &   0.9570 r
  icc_place1896/Z (NBUFFX2)                                       0.2964    0.1521 @   1.1092 r
  mem_cmd_o[102] (net)                          4     168.9951              0.0000     1.1092 r
  icc_place1969/INP (NBUFFX2)                                     0.3196    0.0567 @   1.1659 r
  icc_place1969/Z (NBUFFX2)                                       0.0401    0.0950     1.2609 r
  io_cmd_o[102] (net)                           1       2.1766              0.0000     1.2609 r
  io_cmd_o[102] (out)                                             0.0401    0.0295 &   1.2904 r
  data arrival time                                                                    1.2904

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2904
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6096


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[88]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1885/INP (NBUFFX2)                                     0.3218    0.0302 @   0.8179 r
  icc_place1885/Z (NBUFFX2)                                       0.2085    0.1817 @   0.9996 r
  n2549 (net)                                  42     121.5317              0.0000     0.9996 r
  U1919/IN1 (AND2X1)                                              0.2086    0.0004 @   1.0000 r
  U1919/Q (AND2X1)                                                0.2050    0.1635 @   1.1635 r
  io_cmd_o[88] (net)                            4      59.5311              0.0000     1.1635 r
  U1920/INP (NBUFFX2)                                             0.2058    0.0221 @   1.1856 r
  U1920/Z (NBUFFX2)                                               0.0483    0.0924     1.2780 r
  mem_cmd_o[88] (net)                           1      13.2492              0.0000     1.2780 r
  mem_cmd_o[88] (out)                                             0.0483    0.0043 &   1.2824 r
  data arrival time                                                                    1.2824

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2824
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6176


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[107]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1885/INP (NBUFFX2)                                     0.3218    0.0302 @   0.8179 r
  icc_place1885/Z (NBUFFX2)                                       0.2085    0.1817 @   0.9996 r
  n2549 (net)                                  42     121.5317              0.0000     0.9996 r
  U1957/IN1 (AND2X1)                                              0.2093    0.0076 @   1.0072 r
  U1957/Q (AND2X1)                                                0.2025    0.1637 @   1.1709 r
  io_cmd_o[107] (net)                           4      59.2463              0.0000     1.1709 r
  U1958/INP (NBUFFX2)                                             0.2037    0.0292 @   1.2001 r
  U1958/Z (NBUFFX2)                                               0.0359    0.0819     1.2820 r
  mem_cmd_o[107] (net)                          1       3.8283              0.0000     1.2820 r
  mem_cmd_o[107] (out)                                            0.0359    0.0000 &   1.2821 r
  data arrival time                                                                    1.2821

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2821
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6179


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[107]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1885/INP (NBUFFX2)                                     0.2733    0.0263 @   0.8309 f
  icc_place1885/Z (NBUFFX2)                                       0.1962    0.1711 @   1.0020 f
  n2549 (net)                                  42     120.6918              0.0000     1.0020 f
  U1957/IN1 (AND2X1)                                              0.1970    0.0071 @   1.0091 f
  U1957/Q (AND2X1)                                                0.2072    0.1700 @   1.1791 f
  io_cmd_o[107] (net)                           4      59.0215              0.0000     1.1791 f
  U1958/INP (NBUFFX2)                                             0.2083    0.0298 @   1.2089 f
  U1958/Z (NBUFFX2)                                               0.0321    0.0717     1.2806 f
  mem_cmd_o[107] (net)                          1       3.8283              0.0000     1.2806 f
  mem_cmd_o[107] (out)                                            0.0321    0.0000 &   1.2806 f
  data arrival time                                                                    1.2806

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2806
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6194


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[88]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1885/INP (NBUFFX2)                                     0.2733    0.0263 @   0.8309 f
  icc_place1885/Z (NBUFFX2)                                       0.1962    0.1711 @   1.0020 f
  n2549 (net)                                  42     120.6918              0.0000     1.0020 f
  U1919/IN1 (AND2X1)                                              0.1963    0.0004 @   1.0024 f
  U1919/Q (AND2X1)                                                0.2059    0.1708 @   1.1732 f
  io_cmd_o[88] (net)                            4      59.3063              0.0000     1.1732 f
  U1920/INP (NBUFFX2)                                             0.2066    0.0215 @   1.1947 f
  U1920/Z (NBUFFX2)                                               0.0437    0.0819     1.2766 f
  mem_cmd_o[88] (net)                           1      13.2492              0.0000     1.2766 f
  mem_cmd_o[88] (out)                                             0.0437    0.0040 &   1.2806 f
  data arrival time                                                                    1.2806

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2806
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6194


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[94]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1885/INP (NBUFFX2)                                     0.3218    0.0302 @   0.8179 r
  icc_place1885/Z (NBUFFX2)                                       0.2085    0.1817 @   0.9996 r
  n2549 (net)                                  42     121.5317              0.0000     0.9996 r
  U1931/IN1 (AND2X1)                                              0.2086    0.0004 @   1.0000 r
  U1931/Q (AND2X1)                                                0.2038    0.1648 @   1.1648 r
  io_cmd_o[94] (net)                            4      59.0575              0.0000     1.1648 r
  U1932/INP (NBUFFX2)                                             0.2050    0.0280 @   1.1928 r
  U1932/Z (NBUFFX2)                                               0.0360    0.0822     1.2751 r
  mem_cmd_o[94] (net)                           1       3.9126              0.0000     1.2751 r
  mem_cmd_o[94] (out)                                             0.0360    0.0047 &   1.2798 r
  data arrival time                                                                    1.2798

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2798
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6202


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[96]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1885/INP (NBUFFX2)                                     0.3218    0.0302 @   0.8179 r
  icc_place1885/Z (NBUFFX2)                                       0.2085    0.1817 @   0.9996 r
  n2549 (net)                                  42     121.5317              0.0000     0.9996 r
  U1935/IN1 (AND2X1)                                              0.2093    0.0076 @   1.0072 r
  U1935/Q (AND2X1)                                                0.1981    0.1623 @   1.1695 r
  io_cmd_o[96] (net)                            4      57.1054              0.0000     1.1695 r
  U1936/INP (NBUFFX2)                                             0.1992    0.0311 @   1.2006 r
  U1936/Z (NBUFFX2)                                               0.0318    0.0782     1.2788 r
  mem_cmd_o[96] (net)                           1       0.9596              0.0000     1.2788 r
  mem_cmd_o[96] (out)                                             0.0318    0.0000 &   1.2788 r
  data arrival time                                                                    1.2788

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2788
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6212


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_52_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4657     0.4657
  fifo_0__mem_fifo/dff/data_r_reg_52_/CLK (DFFX1)                 0.2236    0.0000     0.4657 r
  fifo_0__mem_fifo/dff/data_r_reg_52_/Q (DFFX1)                   0.1481    0.2501 @   0.7158 r
  fifo_0__mem_fifo/dff/data_o[52] (net)         2      43.5530              0.0000     0.7158 r
  fifo_0__mem_fifo/dff/data_o[52] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.7158 r
  fifo_0__mem_fifo/data_o[52] (net)                    43.5530              0.0000     0.7158 r
  fifo_0__mem_fifo/data_o[52] (bsg_one_fifo_width_p570_2)                   0.0000     0.7158 r
  fifo_lo[46] (net)                                    43.5530              0.0000     0.7158 r
  U1852/IN1 (MUX21X1)                                             0.1482    0.0183 @   0.7341 r
  U1852/Q (MUX21X1)                                               0.4386    0.2607 @   0.9948 r
  io_cmd_o[52] (net)                            4     130.4714              0.0000     0.9948 r
  U1853/INP (NBUFFX2)                                             0.4469    0.1046 @   1.0994 r
  U1853/Z (NBUFFX2)                                               0.1328    0.1580 @   1.2574 r
  mem_cmd_o[52] (net)                           1      61.6054              0.0000     1.2574 r
  mem_cmd_o[52] (out)                                             0.1346    0.0201 @   1.2775 r
  data arrival time                                                                    1.2775

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2775
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6225


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[94]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1885/INP (NBUFFX2)                                     0.2733    0.0263 @   0.8309 f
  icc_place1885/Z (NBUFFX2)                                       0.1962    0.1711 @   1.0020 f
  n2549 (net)                                  42     120.6918              0.0000     1.0020 f
  U1931/IN1 (AND2X1)                                              0.1963    0.0004 @   1.0024 f
  U1931/Q (AND2X1)                                                0.2060    0.1697 @   1.1721 f
  io_cmd_o[94] (net)                            4      58.8328              0.0000     1.1721 f
  U1932/INP (NBUFFX2)                                             0.2071    0.0281 @   1.2002 f
  U1932/Z (NBUFFX2)                                               0.0321    0.0717     1.2719 f
  mem_cmd_o[94] (net)                           1       3.9126              0.0000     1.2719 f
  mem_cmd_o[94] (out)                                             0.0321    0.0042 &   1.2761 f
  data arrival time                                                                    1.2761

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2761
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6239


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[96]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1885/INP (NBUFFX2)                                     0.2733    0.0263 @   0.8309 f
  icc_place1885/Z (NBUFFX2)                                       0.1962    0.1711 @   1.0020 f
  n2549 (net)                                  42     120.6918              0.0000     1.0020 f
  U1935/IN1 (AND2X1)                                              0.1970    0.0071 @   1.0091 f
  U1935/Q (AND2X1)                                                0.1999    0.1666 @   1.1757 f
  io_cmd_o[96] (net)                            4      56.8807              0.0000     1.1757 f
  U1936/INP (NBUFFX2)                                             0.2010    0.0315 @   1.2073 f
  U1936/Z (NBUFFX2)                                               0.0282    0.0679     1.2752 f
  mem_cmd_o[96] (net)                           1       0.9596              0.0000     1.2752 f
  mem_cmd_o[96] (out)                                             0.0282    0.0000 &   1.2752 f
  data arrival time                                                                    1.2752

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2752
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6248


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[104]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1885/INP (NBUFFX2)                                     0.3218    0.0302 @   0.8179 r
  icc_place1885/Z (NBUFFX2)                                       0.2085    0.1817 @   0.9996 r
  n2549 (net)                                  42     121.5317              0.0000     0.9996 r
  U1951/IN1 (AND2X1)                                              0.2087    0.0011 @   1.0007 r
  U1951/Q (AND2X1)                                                0.3961    0.2414 @   1.2421 r
  io_cmd_o[104] (net)                           4     121.9755              0.0000     1.2421 r
  io_cmd_o[104] (out)                                             0.3998    0.0320 @   1.2741 r
  data arrival time                                                                    1.2741

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2741
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6259


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_52_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4657     0.4657
  fifo_0__mem_fifo/dff/data_r_reg_52_/CLK (DFFX1)                 0.2236    0.0000     0.4657 r
  fifo_0__mem_fifo/dff/data_r_reg_52_/Q (DFFX1)                   0.1261    0.2689 @   0.7346 f
  fifo_0__mem_fifo/dff/data_o[52] (net)         2      43.3874              0.0000     0.7346 f
  fifo_0__mem_fifo/dff/data_o[52] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.7346 f
  fifo_0__mem_fifo/data_o[52] (net)                    43.3874              0.0000     0.7346 f
  fifo_0__mem_fifo/data_o[52] (bsg_one_fifo_width_p570_2)                   0.0000     0.7346 f
  fifo_lo[46] (net)                                    43.3874              0.0000     0.7346 f
  U1852/IN1 (MUX21X1)                                             0.1262    0.0149 @   0.7495 f
  U1852/Q (MUX21X1)                                               0.4244    0.2695 @   1.0190 f
  io_cmd_o[52] (net)                            4     130.2466              0.0000     1.0190 f
  U1853/INP (NBUFFX2)                                             0.4329    0.1017 @   1.1207 f
  U1853/Z (NBUFFX2)                                               0.1235    0.1345 @   1.2552 f
  mem_cmd_o[52] (net)                           1      61.6054              0.0000     1.2552 f
  mem_cmd_o[52] (out)                                             0.1254    0.0176 @   1.2728 f
  data arrival time                                                                    1.2728

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2728
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6272


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4554     0.4554
  fifo_0__mem_fifo/dff/data_r_reg_27_/CLK (DFFX1)                 0.2004    0.0000     0.4554 r
  fifo_0__mem_fifo/dff/data_r_reg_27_/Q (DFFX1)                   0.1340    0.2406 @   0.6960 r
  fifo_0__mem_fifo/dff/data_o[27] (net)         2      38.1106              0.0000     0.6960 r
  fifo_0__mem_fifo/dff/data_o[27] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6960 r
  fifo_0__mem_fifo/data_o[27] (net)                    38.1106              0.0000     0.6960 r
  fifo_0__mem_fifo/data_o[27] (bsg_one_fifo_width_p570_2)                   0.0000     0.6960 r
  fifo_lo[25] (net)                                    38.1106              0.0000     0.6960 r
  U1810/IN1 (MUX21X1)                                             0.1342    0.0082 @   0.7043 r
  U1810/Q (MUX21X1)                                               0.4498    0.2650 @   0.9693 r
  io_cmd_o[27] (net)                            5     134.8988              0.0000     0.9693 r
  U1811/INP (NBUFFX2)                                             0.4573    0.1319 @   1.1011 r
  U1811/Z (NBUFFX2)                                               0.1336    0.1592 @   1.2603 r
  mem_cmd_o[27] (net)                           1      61.4856              0.0000     1.2603 r
  mem_cmd_o[27] (out)                                             0.1355    0.0121 @   1.2724 r
  data arrival time                                                                    1.2724

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2724
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6276


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[68]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1885/INP (NBUFFX2)                                     0.3218    0.0302 @   0.8179 r
  icc_place1885/Z (NBUFFX2)                                       0.2085    0.1817 @   0.9996 r
  n2549 (net)                                  42     121.5317              0.0000     0.9996 r
  U1879/IN1 (AND2X1)                                              0.2093    0.0075 @   1.0071 r
  U1879/Q (AND2X1)                                                0.1926    0.1580 @   1.1651 r
  io_cmd_o[68] (net)                            4      55.1698              0.0000     1.1651 r
  U1880/INP (NBUFFX2)                                             0.1933    0.0223 @   1.1874 r
  U1880/Z (NBUFFX2)                                               0.0399    0.0842     1.2716 r
  mem_cmd_o[68] (net)                           1       7.3894              0.0000     1.2716 r
  mem_cmd_o[68] (out)                                             0.0399    0.0002 &   1.2718 r
  data arrival time                                                                    1.2718

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2718
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6282


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[63]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  U1869/IN1 (AND2X1)                                              0.2732    0.0273 @   0.8319 f
  U1869/Q (AND2X1)                                                0.2963    0.2187 @   1.0506 f
  io_cmd_o[63] (net)                            4      87.4522              0.0000     1.0506 f
  U1870/INP (NBUFFX2)                                             0.2986    0.0675 @   1.1181 f
  U1870/Z (NBUFFX2)                                               0.1357    0.1319 @   1.2500 f
  mem_cmd_o[63] (net)                           1      72.3317              0.0000     1.2500 f
  mem_cmd_o[63] (out)                                             0.1396    0.0207 @   1.2708 f
  data arrival time                                                                    1.2708

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2708
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6292


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[86]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  U1915/IN1 (AND2X1)                                              0.3217    0.0314 @   0.8191 r
  U1915/Q (AND2X1)                                                0.0647    0.1116     0.9307 r
  n2635 (net)                                   1       9.9177              0.0000     0.9307 r
  icc_place1894/INP (NBUFFX2)                                     0.0647    0.0067 &   0.9374 r
  icc_place1894/Z (NBUFFX2)                                       0.3266    0.1533 @   1.0907 r
  n2559 (net)                                   4     187.0564              0.0000     1.0907 r
  icc_place1970/INP (NBUFFX2)                                     0.3608    0.0770 @   1.1677 r
  icc_place1970/Z (NBUFFX2)                                       0.0416    0.0992     1.2668 r
  io_cmd_o[86] (net)                            1       1.7884              0.0000     1.2668 r
  io_cmd_o[86] (out)                                              0.0416    0.0039 &   1.2707 r
  data arrival time                                                                    1.2707

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2707
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6293


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[84]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1885/INP (NBUFFX2)                                     0.3218    0.0302 @   0.8179 r
  icc_place1885/Z (NBUFFX2)                                       0.2085    0.1817 @   0.9996 r
  n2549 (net)                                  42     121.5317              0.0000     0.9996 r
  U1911/IN1 (AND2X1)                                              0.2086    0.0005 @   1.0001 r
  U1911/Q (AND2X1)                                                0.2142    0.1678 @   1.1679 r
  io_cmd_o[84] (net)                            4      62.7112              0.0000     1.1679 r
  U1912/INP (NBUFFX2)                                             0.2149    0.0171 @   1.1850 r
  U1912/Z (NBUFFX2)                                               0.0358    0.0830     1.2680 r
  mem_cmd_o[84] (net)                           1       3.2507              0.0000     1.2680 r
  mem_cmd_o[84] (out)                                             0.0358    0.0017 &   1.2697 r
  data arrival time                                                                    1.2697

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2697
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6303


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[68]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1885/INP (NBUFFX2)                                     0.2733    0.0263 @   0.8309 f
  icc_place1885/Z (NBUFFX2)                                       0.1962    0.1711 @   1.0020 f
  n2549 (net)                                  42     120.6918              0.0000     1.0020 f
  U1879/IN1 (AND2X1)                                              0.1970    0.0070 @   1.0090 f
  U1879/Q (AND2X1)                                                0.1927    0.1637 @   1.1728 f
  io_cmd_o[68] (net)                            4      54.9451              0.0000     1.1728 f
  U1880/INP (NBUFFX2)                                             0.1934    0.0221 @   1.1949 f
  U1880/Z (NBUFFX2)                                               0.0358    0.0743     1.2692 f
  mem_cmd_o[68] (net)                           1       7.3894              0.0000     1.2692 f
  mem_cmd_o[68] (out)                                             0.0358    0.0002 &   1.2694 f
  data arrival time                                                                    1.2694

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2694
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6306


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[102]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  U1947/IN1 (AND2X1)                                              0.2732    0.0274 @   0.8321 f
  U1947/Q (AND2X1)                                                0.0870    0.1156     0.9476 f
  n2634 (net)                                   1      20.5147              0.0000     0.9476 f
  icc_place1896/INP (NBUFFX2)                                     0.0870    0.0087 &   0.9563 f
  icc_place1896/Z (NBUFFX2)                                       0.2861    0.1559 @   1.1122 f
  mem_cmd_o[102] (net)                          4     168.7703              0.0000     1.1122 f
  icc_place1969/INP (NBUFFX2)                                     0.3101    0.0545 @   1.1667 f
  icc_place1969/Z (NBUFFX2)                                       0.0345    0.0772     1.2439 f
  io_cmd_o[102] (net)                           1       2.1766              0.0000     1.2439 f
  io_cmd_o[102] (out)                                             0.0345    0.0254 &   1.2693 f
  data arrival time                                                                    1.2693

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2693
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6307


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[84]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1885/INP (NBUFFX2)                                     0.2733    0.0263 @   0.8309 f
  icc_place1885/Z (NBUFFX2)                                       0.1962    0.1711 @   1.0020 f
  n2549 (net)                                  42     120.6918              0.0000     1.0020 f
  U1911/IN1 (AND2X1)                                              0.1963    0.0004 @   1.0024 f
  U1911/Q (AND2X1)                                                0.2155    0.1760 @   1.1784 f
  io_cmd_o[84] (net)                            4      62.4864              0.0000     1.1784 f
  U1912/INP (NBUFFX2)                                             0.2161    0.0168 @   1.1953 f
  U1912/Z (NBUFFX2)                                               0.0317    0.0718     1.2671 f
  mem_cmd_o[84] (net)                           1       3.2507              0.0000     1.2671 f
  mem_cmd_o[84] (out)                                             0.0317    0.0013 &   1.2683 f
  data arrival time                                                                    1.2683

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2683
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6317


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[116]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1885/INP (NBUFFX2)                                     0.3218    0.0302 @   0.8179 r
  icc_place1885/Z (NBUFFX2)                                       0.2085    0.1817 @   0.9996 r
  n2549 (net)                                  42     121.5317              0.0000     0.9996 r
  U1975/IN1 (AND2X1)                                              0.2094    0.0055 @   1.0051 r
  U1975/Q (AND2X1)                                                0.1905    0.1567 @   1.1619 r
  io_cmd_o[116] (net)                           4      54.3325              0.0000     1.1619 r
  U1976/INP (NBUFFX2)                                             0.1916    0.0211 @   1.1829 r
  U1976/Z (NBUFFX2)                                               0.0411    0.0850     1.2680 r
  mem_cmd_o[116] (net)                          1       8.4104              0.0000     1.2680 r
  mem_cmd_o[116] (out)                                            0.0411    0.0002 &   1.2682 r
  data arrival time                                                                    1.2682

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2682
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6318


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[80]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1885/INP (NBUFFX2)                                     0.3218    0.0302 @   0.8179 r
  icc_place1885/Z (NBUFFX2)                                       0.2085    0.1817 @   0.9996 r
  n2549 (net)                                  42     121.5317              0.0000     0.9996 r
  U1903/IN1 (AND2X1)                                              0.2093    0.0075 @   1.0071 r
  U1903/Q (AND2X1)                                                0.1865    0.1552 @   1.1623 r
  io_cmd_o[80] (net)                            4      53.0723              0.0000     1.1623 r
  U1904/INP (NBUFFX2)                                             0.1872    0.0215 @   1.1838 r
  U1904/Z (NBUFFX2)                                               0.0400    0.0837     1.2675 r
  mem_cmd_o[80] (net)                           1       7.7710              0.0000     1.2675 r
  mem_cmd_o[80] (out)                                             0.0400    0.0002 &   1.2677 r
  data arrival time                                                                    1.2677

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2677
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6323


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[89]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1885/INP (NBUFFX2)                                     0.3218    0.0302 @   0.8179 r
  icc_place1885/Z (NBUFFX2)                                       0.2085    0.1817 @   0.9996 r
  n2549 (net)                                  42     121.5317              0.0000     0.9996 r
  U1921/IN1 (AND2X1)                                              0.2087    0.0011 @   1.0007 r
  U1921/Q (AND2X1)                                                0.2081    0.1668 @   1.1675 r
  io_cmd_o[89] (net)                            4      60.5507              0.0000     1.1675 r
  U1922/INP (NBUFFX2)                                             0.2092    0.0082 @   1.1757 r
  U1922/Z (NBUFFX2)                                               0.0350    0.0818     1.2574 r
  mem_cmd_o[89] (net)                           1       2.9007              0.0000     1.2574 r
  mem_cmd_o[89] (out)                                             0.0350    0.0095 &   1.2669 r
  data arrival time                                                                    1.2669

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2669
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6331


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[120]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1885/INP (NBUFFX2)                                     0.3218    0.0302 @   0.8179 r
  icc_place1885/Z (NBUFFX2)                                       0.2085    0.1817 @   0.9996 r
  n2549 (net)                                  42     121.5317              0.0000     0.9996 r
  U1983/IN1 (AND2X1)                                              0.2093    0.0071 @   1.0067 r
  U1983/Q (AND2X1)                                                0.1912    0.1567 @   1.1634 r
  io_cmd_o[120] (net)                           4      54.4453              0.0000     1.1634 r
  U1984/INP (NBUFFX2)                                             0.1921    0.0212 @   1.1846 r
  U1984/Z (NBUFFX2)                                               0.0350    0.0801     1.2647 r
  mem_cmd_o[120] (net)                          1       3.7469              0.0000     1.2647 r
  mem_cmd_o[120] (out)                                            0.0350    0.0015 &   1.2662 r
  data arrival time                                                                    1.2662

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2662
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6338


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4554     0.4554
  fifo_0__mem_fifo/dff/data_r_reg_27_/CLK (DFFX1)                 0.2004    0.0000     0.4554 r
  fifo_0__mem_fifo/dff/data_r_reg_27_/Q (DFFX1)                   0.1145    0.2595 @   0.7149 f
  fifo_0__mem_fifo/dff/data_o[27] (net)         2      37.9450              0.0000     0.7149 f
  fifo_0__mem_fifo/dff/data_o[27] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.7149 f
  fifo_0__mem_fifo/data_o[27] (net)                    37.9450              0.0000     0.7149 f
  fifo_0__mem_fifo/data_o[27] (bsg_one_fifo_width_p570_2)                   0.0000     0.7149 f
  fifo_lo[25] (net)                                    37.9450              0.0000     0.7149 f
  U1810/IN1 (MUX21X1)                                             0.1147    0.0070 @   0.7219 f
  U1810/Q (MUX21X1)                                               0.4350    0.2754 @   0.9973 f
  io_cmd_o[27] (net)                            5     134.6208              0.0000     0.9973 f
  U1811/INP (NBUFFX2)                                             0.4428    0.1217 @   1.1190 f
  U1811/Z (NBUFFX2)                                               0.1239    0.1350 @   1.2539 f
  mem_cmd_o[27] (net)                           1      61.4856              0.0000     1.2539 f
  mem_cmd_o[27] (out)                                             0.1260    0.0122 @   1.2661 f
  data arrival time                                                                    1.2661

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2661
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6339


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[113]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1885/INP (NBUFFX2)                                     0.3218    0.0302 @   0.8179 r
  icc_place1885/Z (NBUFFX2)                                       0.2085    0.1817 @   0.9996 r
  n2549 (net)                                  42     121.5317              0.0000     0.9996 r
  U1969/IN1 (AND2X1)                                              0.2093    0.0076 @   1.0072 r
  U1969/Q (AND2X1)                                                0.1829    0.1556 @   1.1629 r
  io_cmd_o[113] (net)                           4      52.0454              0.0000     1.1629 r
  U1970/INP (NBUFFX2)                                             0.1839    0.0150 @   1.1779 r
  U1970/Z (NBUFFX2)                                               0.0363    0.0803     1.2582 r
  mem_cmd_o[113] (net)                          1       5.0606              0.0000     1.2582 r
  mem_cmd_o[113] (out)                                            0.0363    0.0076 &   1.2657 r
  data arrival time                                                                    1.2657

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2657
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6343


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[106]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1885/INP (NBUFFX2)                                     0.3218    0.0302 @   0.8179 r
  icc_place1885/Z (NBUFFX2)                                       0.2085    0.1817 @   0.9996 r
  n2549 (net)                                  42     121.5317              0.0000     0.9996 r
  U1955/IN1 (AND2X1)                                              0.2093    0.0077 @   1.0073 r
  U1955/Q (AND2X1)                                                0.1930    0.1601 @   1.1673 r
  io_cmd_o[106] (net)                           4      55.3984              0.0000     1.1673 r
  U1956/INP (NBUFFX2)                                             0.1940    0.0133 @   1.1807 r
  U1956/Z (NBUFFX2)                                               0.0365    0.0815     1.2622 r
  mem_cmd_o[106] (net)                          1       4.8053              0.0000     1.2622 r
  mem_cmd_o[106] (out)                                            0.0365    0.0035 &   1.2657 r
  data arrival time                                                                    1.2657

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2657
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6343


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[116]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1885/INP (NBUFFX2)                                     0.2733    0.0263 @   0.8309 f
  icc_place1885/Z (NBUFFX2)                                       0.1962    0.1711 @   1.0020 f
  n2549 (net)                                  42     120.6918              0.0000     1.0020 f
  U1975/IN1 (AND2X1)                                              0.1972    0.0049 @   1.0069 f
  U1975/Q (AND2X1)                                                0.1904    0.1623 @   1.1692 f
  io_cmd_o[116] (net)                           4      54.1077              0.0000     1.1692 f
  U1976/INP (NBUFFX2)                                             0.1915    0.0207 @   1.1899 f
  U1976/Z (NBUFFX2)                                               0.0370    0.0752     1.2651 f
  mem_cmd_o[116] (net)                          1       8.4104              0.0000     1.2651 f
  mem_cmd_o[116] (out)                                            0.0370    0.0002 &   1.2653 f
  data arrival time                                                                    1.2653

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2653
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6347


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[63]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  U1869/IN1 (AND2X1)                                              0.3217    0.0312 @   0.8189 r
  U1869/Q (AND2X1)                                                0.2914    0.2141 @   1.0330 r
  io_cmd_o[63] (net)                            4      87.6769              0.0000     1.0330 r
  U1870/INP (NBUFFX2)                                             0.2937    0.0667 @   1.0997 r
  U1870/Z (NBUFFX2)                                               0.1427    0.1443 @   1.2441 r
  mem_cmd_o[63] (net)                           1      72.3317              0.0000     1.2441 r
  mem_cmd_o[63] (out)                                             0.1465    0.0212 @   1.2652 r
  data arrival time                                                                    1.2652

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2652
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6348


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[80]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1885/INP (NBUFFX2)                                     0.2733    0.0263 @   0.8309 f
  icc_place1885/Z (NBUFFX2)                                       0.1962    0.1711 @   1.0020 f
  n2549 (net)                                  42     120.6918              0.0000     1.0020 f
  U1903/IN1 (AND2X1)                                              0.1970    0.0070 @   1.0090 f
  U1903/Q (AND2X1)                                                0.1862    0.1603 @   1.1694 f
  io_cmd_o[80] (net)                            4      52.8475              0.0000     1.1694 f
  U1904/INP (NBUFFX2)                                             0.1869    0.0213 @   1.1907 f
  U1904/Z (NBUFFX2)                                               0.0360    0.0741     1.2648 f
  mem_cmd_o[80] (net)                           1       7.7710              0.0000     1.2648 f
  mem_cmd_o[80] (out)                                             0.0360    0.0002 &   1.2650 f
  data arrival time                                                                    1.2650

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2650
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6350


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[120]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1885/INP (NBUFFX2)                                     0.2733    0.0263 @   0.8309 f
  icc_place1885/Z (NBUFFX2)                                       0.1962    0.1711 @   1.0020 f
  n2549 (net)                                  42     120.6918              0.0000     1.0020 f
  U1983/IN1 (AND2X1)                                              0.1970    0.0066 @   1.0086 f
  U1983/Q (AND2X1)                                                0.1910    0.1624 @   1.1710 f
  io_cmd_o[120] (net)                           4      54.2205              0.0000     1.1710 f
  U1984/INP (NBUFFX2)                                             0.1920    0.0210 @   1.1920 f
  U1984/Z (NBUFFX2)                                               0.0312    0.0701     1.2622 f
  mem_cmd_o[120] (net)                          1       3.7469              0.0000     1.2622 f
  mem_cmd_o[120] (out)                                            0.0312    0.0011 &   1.2632 f
  data arrival time                                                                    1.2632

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2632
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6368


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[93]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1885/INP (NBUFFX2)                                     0.3218    0.0302 @   0.8179 r
  icc_place1885/Z (NBUFFX2)                                       0.2085    0.1817 @   0.9996 r
  n2549 (net)                                  42     121.5317              0.0000     0.9996 r
  U1929/IN1 (AND2X1)                                              0.2093    0.0076 @   1.0072 r
  U1929/Q (AND2X1)                                                0.1908    0.1565 @   1.1637 r
  io_cmd_o[93] (net)                            4      54.3165              0.0000     1.1637 r
  U1930/INP (NBUFFX2)                                             0.1916    0.0198 @   1.1835 r
  U1930/Z (NBUFFX2)                                               0.0344    0.0796     1.2631 r
  mem_cmd_o[93] (net)                           1       3.2924              0.0000     1.2631 r
  mem_cmd_o[93] (out)                                             0.0344    0.0000 &   1.2631 r
  data arrival time                                                                    1.2631

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2631
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6369


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[89]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1885/INP (NBUFFX2)                                     0.2733    0.0263 @   0.8309 f
  icc_place1885/Z (NBUFFX2)                                       0.1962    0.1711 @   1.0020 f
  n2549 (net)                                  42     120.6918              0.0000     1.0020 f
  U1921/IN1 (AND2X1)                                              0.1964    0.0009 @   1.0030 f
  U1921/Q (AND2X1)                                                0.2105    0.1722 @   1.1751 f
  io_cmd_o[89] (net)                            4      60.3259              0.0000     1.1751 f
  U1922/INP (NBUFFX2)                                             0.2116    0.0082 @   1.1833 f
  U1922/Z (NBUFFX2)                                               0.0311    0.0710     1.2543 f
  mem_cmd_o[89] (net)                           1       2.9007              0.0000     1.2543 f
  mem_cmd_o[89] (out)                                             0.0311    0.0084 &   1.2627 f
  data arrival time                                                                    1.2627

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2627
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6373


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[85]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1885/INP (NBUFFX2)                                     0.3218    0.0302 @   0.8179 r
  icc_place1885/Z (NBUFFX2)                                       0.2085    0.1817 @   0.9996 r
  n2549 (net)                                  42     121.5317              0.0000     0.9996 r
  U1913/IN1 (AND2X1)                                              0.2086    0.0004 @   1.0000 r
  U1913/Q (AND2X1)                                                0.2062    0.1635 @   1.1636 r
  io_cmd_o[85] (net)                            4      59.6553              0.0000     1.1636 r
  U1914/INP (NBUFFX2)                                             0.2071    0.0093 @   1.1729 r
  U1914/Z (NBUFFX2)                                               0.0394    0.0853     1.2582 r
  mem_cmd_o[85] (net)                           1       6.4196              0.0000     1.2582 r
  mem_cmd_o[85] (out)                                             0.0394    0.0045 &   1.2626 r
  data arrival time                                                                    1.2626

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2626
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6374


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[81]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1885/INP (NBUFFX2)                                     0.3218    0.0302 @   0.8179 r
  icc_place1885/Z (NBUFFX2)                                       0.2085    0.1817 @   0.9996 r
  n2549 (net)                                  42     121.5317              0.0000     0.9996 r
  U1905/IN1 (AND2X1)                                              0.2093    0.0077 @   1.0073 r
  U1905/Q (AND2X1)                                                0.1799    0.1542 @   1.1614 r
  io_cmd_o[81] (net)                            4      50.9819              0.0000     1.1614 r
  U1906/INP (NBUFFX2)                                             0.1803    0.0241 @   1.1855 r
  U1906/Z (NBUFFX2)                                               0.0307    0.0755     1.2610 r
  mem_cmd_o[81] (net)                           1       1.0363              0.0000     1.2610 r
  mem_cmd_o[81] (out)                                             0.0307    0.0000 &   1.2610 r
  data arrival time                                                                    1.2610

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2610
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6390


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[106]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1885/INP (NBUFFX2)                                     0.2733    0.0263 @   0.8309 f
  icc_place1885/Z (NBUFFX2)                                       0.1962    0.1711 @   1.0020 f
  n2549 (net)                                  42     120.6918              0.0000     1.0020 f
  U1955/IN1 (AND2X1)                                              0.1970    0.0072 @   1.0092 f
  U1955/Q (AND2X1)                                                0.1945    0.1639 @   1.1731 f
  io_cmd_o[106] (net)                           4      55.1736              0.0000     1.1731 f
  U1956/INP (NBUFFX2)                                             0.1955    0.0134 @   1.1865 f
  U1956/Z (NBUFFX2)                                               0.0327    0.0716     1.2581 f
  mem_cmd_o[106] (net)                          1       4.8053              0.0000     1.2581 f
  mem_cmd_o[106] (out)                                            0.0327    0.0027 &   1.2608 f
  data arrival time                                                                    1.2608

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2608
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6392


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[93]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1885/INP (NBUFFX2)                                     0.2733    0.0263 @   0.8309 f
  icc_place1885/Z (NBUFFX2)                                       0.1962    0.1711 @   1.0020 f
  n2549 (net)                                  42     120.6918              0.0000     1.0020 f
  U1929/IN1 (AND2X1)                                              0.1970    0.0071 @   1.0091 f
  U1929/Q (AND2X1)                                                0.1906    0.1622 @   1.1713 f
  io_cmd_o[93] (net)                            4      54.0917              0.0000     1.1713 f
  U1930/INP (NBUFFX2)                                             0.1915    0.0196 @   1.1909 f
  U1930/Z (NBUFFX2)                                               0.0306    0.0696     1.2605 f
  mem_cmd_o[93] (net)                           1       3.2924              0.0000     1.2605 f
  mem_cmd_o[93] (out)                                             0.0306    0.0000 &   1.2606 f
  data arrival time                                                                    1.2606

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2606
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6394


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[85]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2714    0.3369 @   0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (net)                           97.2843              0.0000     0.8047 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8047 f
  n2386 (net)                                          97.2843              0.0000     0.8047 f
  icc_place1885/INP (NBUFFX2)                                     0.2733    0.0263 @   0.8309 f
  icc_place1885/Z (NBUFFX2)                                       0.1962    0.1711 @   1.0020 f
  n2549 (net)                                  42     120.6918              0.0000     1.0020 f
  U1913/IN1 (AND2X1)                                              0.1963    0.0004 @   1.0024 f
  U1913/Q (AND2X1)                                                0.2069    0.1709 @   1.1732 f
  io_cmd_o[85] (net)                            4      59.4306              0.0000     1.1732 f
  U1914/INP (NBUFFX2)                                             0.2078    0.0091 @   1.1823 f
  U1914/Z (NBUFFX2)                                               0.0353    0.0745     1.2568 f
  mem_cmd_o[85] (net)                           1       6.4196              0.0000     1.2568 f
  mem_cmd_o[85] (out)                                             0.0353    0.0035 &   1.2603 f
  data arrival time                                                                    1.2603

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2603
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6397


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[77]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2257    0.0000     0.4678 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3193    0.3199 @   0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (net)                           97.9075              0.0000     0.7877 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7877 r
  n2386 (net)                                          97.9075              0.0000     0.7877 r
  icc_place1885/INP (NBUFFX2)                                     0.3218    0.0302 @   0.8179 r
  icc_place1885/Z (NBUFFX2)                                       0.2085    0.1817 @   0.9996 r
  n2549 (net)                                  42     121.5317              0.0000     0.9996 r
  U1897/IN1 (AND2X1)                                              0.2093    0.0077 @   1.0073 r
  U1897/Q (AND2X1)                                                0.1754    0.1510 @   1.1583 r
  io_cmd_o[77] (net)                            4      49.6485              0.0000     1.1583 r
  U1898/INP (NBUFFX2)                                             0.1759    0.0269 @   1.1852 r
  U1898/Z (NBUFFX2)                                               0.0305    0.0749     1.2601 r
  mem_cmd_o[77] (net)                           1       1.1222              0.0000     1.2601 r
  mem_cmd_o[77] (out)                                             0.0305    0.0000 &   1.2601 r
  data arrival time                                                                    1.2601

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2601
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6399


1
