[Inputs]
clk
active
[Outputs]
done
[BiDir]
[ATTRIBUTES]
VeriModel Delay

