#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue Sep 23 10:34:48 2025
# Process ID         : 918565
# Current directory  : /home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware
# Command line       : vivado -mode batch -source litex_m2sdr_m2_pcie_x1.tcl
# Log file           : /home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/vivado.log
# Journal file       : /home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/vivado.jou
# Running On         : sensnuc6
# Platform           : Ubuntu
# Operating System   : Ubuntu 22.04.5 LTS
# Processor Detail   : 12th Gen Intel(R) Core(TM) i7-1260P
# CPU Frequency      : 830.154 MHz
# CPU Physical cores : 12
# CPU Logical cores  : 16
# Host memory        : 33205 MB
# Swap memory        : 2147 MB
# Total Virtual      : 35352 MB
# Available Virtual  : 22911 MB
#-----------------------------------------------------------
source litex_m2sdr_m2_pcie_x1.tcl
# set_part xc7a200tsbg484-3
INFO: [Coretcl 2-1500] The part has been set to 'xc7a200tsbg484-3' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# set_msg_config -id {Common 17-55} -new_severity {Warning}
# read_verilog {/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v}
# read_xdc litex_m2sdr_m2_pcie_x1.xdc
# set_property PROCESSING_ORDER EARLY [get_files litex_m2sdr_m2_pcie_x1.xdc]
# create_ip -vendor xilinx.com -name pcie_7x -module_name pcie_s7
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
# set obj [get_ips pcie_s7]
# set_property -dict [list \
# CONFIG.Bar0_Scale {Megabytes} \
# CONFIG.Bar0_Size {1} \
# CONFIG.Buf_Opt_BMA {True} \
# CONFIG.Component_Name {pcie} \
# CONFIG.Device_ID {7021} \
# CONFIG.Interface_Width {64_bit} \
# CONFIG.Link_Speed {5.0_GT/s} \
# CONFIG.Max_Payload_Size {512_bytes} \
# CONFIG.Maximum_Link_Width {X1} \
# CONFIG.PCIe_Blk_Locn {X0Y0} \
# CONFIG.Ref_Clk_Freq {100_MHz} \
# CONFIG.Trans_Buf_Pipeline {None} \
# CONFIG.Trgt_Link_Speed {4'h2} \
# CONFIG.User_Clk_Freq {125} \
# CONFIG.Legacy_Interrupt {None} \
# CONFIG.IntX_Generation {False} \
# CONFIG.MSI_64b {False} \
# CONFIG.Multiple_Message_Capable {1_vector} \
# CONFIG.Base_Class_Menu {Wireless_controller} \
# CONFIG.Sub_Class_Interface_Menu {RF_controller} \
# CONFIG.Class_Code_Base {0D} \
# CONFIG.Class_Code_Sub {10} \
# CONFIG.mode_selection {Advanced} \
# CONFIG.en_ext_gt_common {True} \
# ] $obj
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'pcie_s7' to 'pcie' is not allowed and is ignored.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Legacy_Interrupt' from 'NONE' to 'None' has been ignored for IP 'pcie_s7'
# synth_ip $obj
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pcie_s7'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pcie_s7'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pcie_s7'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pcie_s7'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
Command: synth_design -top pcie_s7 -part xc7a200tsbg484-3 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tsbg484-3
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 918674
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2011.867 ; gain = 415.797 ; free physical = 259 ; free virtual = 20824
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pcie_s7' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/synth/pcie_s7.v:53]
INFO: [Synth 8-6157] synthesizing module 'pcie_s7_pcie2_top' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/pcie_s7_pcie2_top.v:59]
INFO: [Synth 8-6157] synthesizing module 'pcie_s7_core_top' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/pcie_s7_core_top.v:63]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single' [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single' (0#1) [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6157] synthesizing module 'pcie_s7_pcie_top' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/pcie_s7_pcie_top.v:62]
INFO: [Synth 8-6157] synthesizing module 'pcie_s7_axi_basic_top' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/pcie_s7_axi_basic_top.v:68]
INFO: [Synth 8-6157] synthesizing module 'pcie_s7_axi_basic_rx' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/pcie_s7_axi_basic_rx.v:70]
INFO: [Synth 8-6157] synthesizing module 'pcie_s7_axi_basic_rx_pipeline' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/pcie_s7_axi_basic_rx_pipeline.v:70]
INFO: [Synth 8-6155] done synthesizing module 'pcie_s7_axi_basic_rx_pipeline' (0#1) [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/pcie_s7_axi_basic_rx_pipeline.v:70]
INFO: [Synth 8-6157] synthesizing module 'pcie_s7_axi_basic_rx_null_gen' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/pcie_s7_axi_basic_rx_null_gen.v:71]
INFO: [Synth 8-226] default block is never used [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/pcie_s7_axi_basic_rx_null_gen.v:253]
INFO: [Synth 8-6155] done synthesizing module 'pcie_s7_axi_basic_rx_null_gen' (0#1) [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/pcie_s7_axi_basic_rx_null_gen.v:71]
INFO: [Synth 8-6155] done synthesizing module 'pcie_s7_axi_basic_rx' (0#1) [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/pcie_s7_axi_basic_rx.v:70]
INFO: [Synth 8-6157] synthesizing module 'pcie_s7_axi_basic_tx' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/pcie_s7_axi_basic_tx.v:70]
INFO: [Synth 8-6157] synthesizing module 'pcie_s7_axi_basic_tx_thrtl_ctl' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/pcie_s7_axi_basic_tx_thrtl_ctl.v:71]
INFO: [Synth 8-226] default block is never used [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/pcie_s7_axi_basic_tx_thrtl_ctl.v:573]
INFO: [Synth 8-6155] done synthesizing module 'pcie_s7_axi_basic_tx_thrtl_ctl' (0#1) [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/pcie_s7_axi_basic_tx_thrtl_ctl.v:71]
INFO: [Synth 8-6157] synthesizing module 'pcie_s7_axi_basic_tx_pipeline' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/pcie_s7_axi_basic_tx_pipeline.v:71]
INFO: [Synth 8-6155] done synthesizing module 'pcie_s7_axi_basic_tx_pipeline' (0#1) [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/pcie_s7_axi_basic_tx_pipeline.v:71]
INFO: [Synth 8-6155] done synthesizing module 'pcie_s7_axi_basic_tx' (0#1) [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/pcie_s7_axi_basic_tx.v:70]
INFO: [Synth 8-6155] done synthesizing module 'pcie_s7_axi_basic_top' (0#1) [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/pcie_s7_axi_basic_top.v:68]
INFO: [Synth 8-6157] synthesizing module 'pcie_s7_pcie_7x' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/pcie_s7_pcie_7x.v:63]
INFO: [Synth 8-6157] synthesizing module 'pcie_s7_pcie_bram_top_7x' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/pcie_s7_pcie_bram_top_7x.v:72]
WARNING: [Synth 8-11581] system function call 'time' not supported [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/pcie_s7_pcie_bram_top_7x.v:139]
INFO: [Synth 8-251] [1'b0]  ROWS_TX 1 COLS_TX 4 [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/pcie_s7_pcie_bram_top_7x.v:139]
WARNING: [Synth 8-11581] system function call 'time' not supported [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/pcie_s7_pcie_bram_top_7x.v:140]
INFO: [Synth 8-251] [1'b0]  ROWS_RX 1 COLS_RX 4 [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/pcie_s7_pcie_bram_top_7x.v:140]
INFO: [Synth 8-6157] synthesizing module 'pcie_s7_pcie_brams_7x' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/pcie_s7_pcie_brams_7x.v:65]
INFO: [Synth 8-6157] synthesizing module 'pcie_s7_pcie_bram_7x' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/pcie_s7_pcie_bram_7x.v:63]
INFO: [Synth 8-6157] synthesizing module 'xil_internal_svlib_BRAM_TDP_MACRO' [/tools/Xilinx/Vivado/2024.2/data/verilog/src/unimacro/BRAM_TDP_MACRO.v:30]
INFO: [Synth 8-6157] synthesizing module 'RAMB36E1' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:143634]
INFO: [Synth 8-6155] done synthesizing module 'RAMB36E1' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:143634]
INFO: [Synth 8-6155] done synthesizing module 'xil_internal_svlib_BRAM_TDP_MACRO' (0#1) [/tools/Xilinx/Vivado/2024.2/data/verilog/src/unimacro/BRAM_TDP_MACRO.v:30]
INFO: [Synth 8-6155] done synthesizing module 'pcie_s7_pcie_bram_7x' (0#1) [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/pcie_s7_pcie_bram_7x.v:63]
INFO: [Synth 8-6155] done synthesizing module 'pcie_s7_pcie_brams_7x' (0#1) [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/pcie_s7_pcie_brams_7x.v:65]
INFO: [Synth 8-6155] done synthesizing module 'pcie_s7_pcie_bram_top_7x' (0#1) [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/pcie_s7_pcie_bram_top_7x.v:72]
INFO: [Synth 8-6157] synthesizing module 'PCIE_2_1' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:113046]
INFO: [Synth 8-6155] done synthesizing module 'PCIE_2_1' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:113046]
INFO: [Synth 8-6155] done synthesizing module 'pcie_s7_pcie_7x' (0#1) [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/pcie_s7_pcie_7x.v:63]
INFO: [Synth 8-6157] synthesizing module 'pcie_s7_pcie_pipe_pipeline' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/pcie_s7_pcie_pipe_pipeline.v:63]
INFO: [Synth 8-6157] synthesizing module 'pcie_s7_pcie_pipe_misc' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/pcie_s7_pcie_pipe_misc.v:63]
INFO: [Synth 8-6155] done synthesizing module 'pcie_s7_pcie_pipe_misc' (0#1) [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/pcie_s7_pcie_pipe_misc.v:63]
INFO: [Synth 8-6157] synthesizing module 'pcie_s7_pcie_pipe_lane' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/pcie_s7_pcie_pipe_lane.v:63]
INFO: [Synth 8-6155] done synthesizing module 'pcie_s7_pcie_pipe_lane' (0#1) [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/pcie_s7_pcie_pipe_lane.v:63]
INFO: [Synth 8-6155] done synthesizing module 'pcie_s7_pcie_pipe_pipeline' (0#1) [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/pcie_s7_pcie_pipe_pipeline.v:63]
INFO: [Synth 8-6155] done synthesizing module 'pcie_s7_pcie_top' (0#1) [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/pcie_s7_pcie_top.v:62]
INFO: [Synth 8-6157] synthesizing module 'pcie_s7_gt_top' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/pcie_s7_gt_top.v:62]
INFO: [Synth 8-6157] synthesizing module 'pcie_s7_gt_rx_valid_filter_7x' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/pcie_s7_gt_rx_valid_filter_7x.v:62]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/pcie_s7_gt_rx_valid_filter_7x.v:191]
INFO: [Synth 8-6155] done synthesizing module 'pcie_s7_gt_rx_valid_filter_7x' (0#1) [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/pcie_s7_gt_rx_valid_filter_7x.v:62]
INFO: [Synth 8-6157] synthesizing module 'pcie_s7_pipe_wrapper' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/pcie_s7_pipe_wrapper.v:156]
INFO: [Synth 8-6157] synthesizing module 'pcie_s7_gtp_pipe_reset' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/pcie_s7_gtp_pipe_reset.v:67]
INFO: [Synth 8-6155] done synthesizing module 'pcie_s7_gtp_pipe_reset' (0#1) [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/pcie_s7_gtp_pipe_reset.v:67]
INFO: [Synth 8-6157] synthesizing module 'pcie_s7_qpll_reset' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/pcie_s7_qpll_reset.v:66]
INFO: [Synth 8-6155] done synthesizing module 'pcie_s7_qpll_reset' (0#1) [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/pcie_s7_qpll_reset.v:66]
INFO: [Synth 8-6157] synthesizing module 'pcie_s7_gtp_pipe_rate' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/pcie_s7_gtp_pipe_rate.v:67]
INFO: [Synth 8-6155] done synthesizing module 'pcie_s7_gtp_pipe_rate' (0#1) [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/pcie_s7_gtp_pipe_rate.v:67]
INFO: [Synth 8-6157] synthesizing module 'pcie_s7_gtp_pipe_drp' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/pcie_s7_gtp_pipe_drp.v:67]
INFO: [Synth 8-6155] done synthesizing module 'pcie_s7_gtp_pipe_drp' (0#1) [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/pcie_s7_gtp_pipe_drp.v:67]
INFO: [Synth 8-6157] synthesizing module 'pcie_s7_pipe_eq' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/pcie_s7_pipe_eq.v:67]
INFO: [Synth 8-226] default block is never used [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/pcie_s7_pipe_eq.v:402]
INFO: [Synth 8-6157] synthesizing module 'pcie_s7_rxeq_scan' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/pcie_s7_rxeq_scan.v:66]
INFO: [Synth 8-6155] done synthesizing module 'pcie_s7_rxeq_scan' (0#1) [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/pcie_s7_rxeq_scan.v:66]
INFO: [Synth 8-6155] done synthesizing module 'pcie_s7_pipe_eq' (0#1) [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/pcie_s7_pipe_eq.v:67]
INFO: [Synth 8-6157] synthesizing module 'pcie_s7_pipe_user' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/pcie_s7_pipe_user.v:67]
INFO: [Synth 8-226] default block is never used [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/pcie_s7_pipe_user.v:354]
INFO: [Synth 8-6155] done synthesizing module 'pcie_s7_pipe_user' (0#1) [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/pcie_s7_pipe_user.v:67]
INFO: [Synth 8-6157] synthesizing module 'pcie_s7_pipe_sync' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/pcie_s7_pipe_sync.v:72]
INFO: [Synth 8-6155] done synthesizing module 'pcie_s7_pipe_sync' (0#1) [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/pcie_s7_pipe_sync.v:72]
INFO: [Synth 8-6157] synthesizing module 'pcie_s7_gt_wrapper' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/pcie_s7_gt_wrapper.v:67]
INFO: [Synth 8-6157] synthesizing module 'GTPE2_CHANNEL' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:52375]
INFO: [Synth 8-6155] done synthesizing module 'GTPE2_CHANNEL' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:52375]
INFO: [Synth 8-6157] synthesizing module 'pcie_s7_gtx_cpllpd_ovrd' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/pcie_s7_gtx_cpllpd_ovrd.v:55]
INFO: [Synth 8-6155] done synthesizing module 'pcie_s7_gtx_cpllpd_ovrd' (0#1) [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/pcie_s7_gtx_cpllpd_ovrd.v:55]
INFO: [Synth 8-6155] done synthesizing module 'pcie_s7_gt_wrapper' (0#1) [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/pcie_s7_gt_wrapper.v:67]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2676]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2676]
INFO: [Synth 8-6155] done synthesizing module 'pcie_s7_pipe_wrapper' (0#1) [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/pcie_s7_pipe_wrapper.v:156]
INFO: [Synth 8-6155] done synthesizing module 'pcie_s7_gt_top' (0#1) [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/pcie_s7_gt_top.v:62]
INFO: [Synth 8-6155] done synthesizing module 'pcie_s7_core_top' (0#1) [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/pcie_s7_core_top.v:63]
INFO: [Synth 8-6155] done synthesizing module 'pcie_s7_pcie2_top' (0#1) [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/pcie_s7_pcie2_top.v:59]
INFO: [Synth 8-6155] done synthesizing module 'pcie_s7' (0#1) [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/synth/pcie_s7.v:53]
WARNING: [Synth 8-6014] Unused sequential element trn_rdllp_src_rdy_d_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/pcie_s7_axi_basic_tx_thrtl_ctl.v:421]
WARNING: [Synth 8-6014] Unused sequential element reg_tlast_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/pcie_s7_axi_basic_tx_thrtl_ctl.v:655]
WARNING: [Synth 8-6014] Unused sequential element flush_axi_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/pcie_s7_axi_basic_tx_pipeline.v:528]
WARNING: [Synth 8-6014] Unused sequential element reg_eios_detected_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/pcie_s7_gt_rx_valid_filter_7x.v:135]
WARNING: [Synth 8-6014] Unused sequential element gt_rx_is_skp0_q_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/pcie_s7_gt_rx_valid_filter_7x.v:144]
WARNING: [Synth 8-6014] Unused sequential element gt_rx_is_skp1_q_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/pcie_s7_gt_rx_valid_filter_7x.v:145]
WARNING: [Synth 8-6014] Unused sequential element gen3_rdy_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/pcie_s7_pipe_user.v:562]
WARNING: [Synth 8-6014] Unused sequential element rxsync_fsm_disable.rxsync_done_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/pcie_s7_pipe_sync.v:613]
WARNING: [Synth 8-6014] Unused sequential element pipe_lane[0].gt_rxrcvrdet_c_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/pcie_s7_pipe_wrapper.v:1627]
WARNING: [Synth 8-7129] Port GT_RXDISPERR[7] in module pcie_s7_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_RXDISPERR[6] in module pcie_s7_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_RXDISPERR[5] in module pcie_s7_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_RXDISPERR[4] in module pcie_s7_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_RXNOTINTABLE[7] in module pcie_s7_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_RXNOTINTABLE[6] in module pcie_s7_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_RXNOTINTABLE[5] in module pcie_s7_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_RXNOTINTABLE[4] in module pcie_s7_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_RXCHBONDO[4] in module pcie_s7_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_GEN3 in module pcie_s7_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_RX_CONVERGE in module pcie_s7_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_GTREFCLK0 in module pcie_s7_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_CPLLPD in module pcie_s7_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_CPLLRESET in module pcie_s7_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_RXDFELPMRESET in module pcie_s7_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_RXCHBONDI[4] in module pcie_s7_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port INT_QPLLLOCK_OUT[1] in module pcie_s7_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port INT_QPLLOUTCLK_OUT[1] in module pcie_s7_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port INT_QPLLOUTREFCLK_OUT[1] in module pcie_s7_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_QPLLRESET[1] in module pcie_s7_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_MMCM_RST_N in module pcie_s7_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port INT_PCLK_SEL_SLAVE[0] in module pcie_s7_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_RXOUTCLK_IN[0] in module pcie_s7_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[11] in module pcie_s7_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[10] in module pcie_s7_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[9] in module pcie_s7_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[8] in module pcie_s7_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[7] in module pcie_s7_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[6] in module pcie_s7_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[5] in module pcie_s7_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[4] in module pcie_s7_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[3] in module pcie_s7_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[2] in module pcie_s7_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[1] in module pcie_s7_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[0] in module pcie_s7_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[17] in module pcie_s7_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[16] in module pcie_s7_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[15] in module pcie_s7_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[14] in module pcie_s7_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[13] in module pcie_s7_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[12] in module pcie_s7_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[11] in module pcie_s7_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[10] in module pcie_s7_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[9] in module pcie_s7_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[8] in module pcie_s7_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[7] in module pcie_s7_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[6] in module pcie_s7_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[5] in module pcie_s7_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[4] in module pcie_s7_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[3] in module pcie_s7_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[2] in module pcie_s7_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[1] in module pcie_s7_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[0] in module pcie_s7_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_DONE[1] in module pcie_s7_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_RESET[1] in module pcie_s7_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_RESET[0] in module pcie_s7_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_QPLLLOCK[1] in module pcie_s7_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_QPLLOUTCLK[1] in module pcie_s7_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_QPLLOUTREFCLK[1] in module pcie_s7_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_JTAG_EN in module pcie_s7_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PLM_IN_RS in module pcie_s7_gt_rx_valid_filter_7x is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx_reset in module pcie_s7_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_rx1_polarity in module pcie_s7_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_compliance in module pcie_s7_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_char_is_k[1] in module pcie_s7_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_char_is_k[0] in module pcie_s7_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data[15] in module pcie_s7_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data[14] in module pcie_s7_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data[13] in module pcie_s7_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data[12] in module pcie_s7_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data[11] in module pcie_s7_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data[10] in module pcie_s7_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data[9] in module pcie_s7_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data[8] in module pcie_s7_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data[7] in module pcie_s7_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data[6] in module pcie_s7_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data[5] in module pcie_s7_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data[4] in module pcie_s7_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data[3] in module pcie_s7_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data[2] in module pcie_s7_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data[1] in module pcie_s7_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data[0] in module pcie_s7_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_elec_idle in module pcie_s7_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_powerdown[1] in module pcie_s7_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_powerdown[0] in module pcie_s7_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_rx2_polarity in module pcie_s7_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx2_compliance in module pcie_s7_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx2_char_is_k[1] in module pcie_s7_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx2_char_is_k[0] in module pcie_s7_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx2_data[15] in module pcie_s7_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx2_data[14] in module pcie_s7_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx2_data[13] in module pcie_s7_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx2_data[12] in module pcie_s7_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx2_data[11] in module pcie_s7_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx2_data[10] in module pcie_s7_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx2_data[9] in module pcie_s7_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx2_data[8] in module pcie_s7_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx2_data[7] in module pcie_s7_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx2_data[6] in module pcie_s7_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx2_data[5] in module pcie_s7_gt_top is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2122.836 ; gain = 526.766 ; free physical = 811 ; free virtual = 21011
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2134.711 ; gain = 538.641 ; free physical = 756 ; free virtual = 20985
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2134.711 ; gain = 538.641 ; free physical = 756 ; free virtual = 20986
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2140.648 ; gain = 0.000 ; free physical = 479 ; free virtual = 20908
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/synth/pcie_s7_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/synth/pcie_s7_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/pcie_s7-PCIE_X0Y0.xdc] for cell 'inst'
Finished Parsing XDC File [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/pcie_s7-PCIE_X0Y0.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/pcie_s7-PCIE_X0Y0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pcie_s7_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pcie_s7_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/ip_xilinx_pcie_2_1_7x_late.xdc] for cell 'inst'
Finished Parsing XDC File [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/ip_xilinx_pcie_2_1_7x_late.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/ip_xilinx_pcie_2_1_7x_late.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pcie_s7_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pcie_s7_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pcie_s7_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pcie_s7_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 2 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2278.461 ; gain = 0.000 ; free physical = 464 ; free virtual = 20893
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2278.461 ; gain = 0.000 ; free physical = 463 ; free virtual = 20893
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2278.461 ; gain = 682.391 ; free physical = 479 ; free virtual = 20909
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2286.465 ; gain = 690.395 ; free physical = 479 ; free virtual = 20909
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property keep_hierarchy = soft for inst. (constraint file  /home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/synth/pcie_s7_ooc.xdc, line 76).
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/inst/phy_lnk_up_cdc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/inst/pl_received_hot_rst_cdc. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2286.465 ; gain = 690.395 ; free physical = 479 ; free virtual = 20909
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'reg_state_eios_det_reg' in module 'pcie_s7_gt_rx_valid_filter_7x'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'pcie_s7_gtp_pipe_reset'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'pcie_s7_qpll_reset'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'pcie_s7_gtp_pipe_rate'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'pcie_s7_rxeq_scan'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_tx_reg' in module 'pcie_s7_pipe_eq'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_rx_reg' in module 'pcie_s7_pipe_eq'
INFO: [Synth 8-802] inferred FSM for state register 'resetovrd.fsm_reg' in module 'pcie_s7_pipe_user'
INFO: [Synth 8-802] inferred FSM for state register 'txsync_fsm.fsm_tx_reg' in module 'pcie_s7_pipe_sync'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
            EIOS_DET_IDL |                            00001 |                            00001
        EIOS_DET_NO_STR0 |                            00010 |                            00010
           EIOS_DET_STR0 |                            00100 |                            00100
           EIOS_DET_STR1 |                            01000 |                            01000
           EIOS_DET_DONE |                            10000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'reg_state_eios_det_reg' in module 'pcie_s7_gt_rx_valid_filter_7x'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            FSM_CFG_WAIT |                  000000000000001 |                            00001
            FSM_PLLRESET |                  001000000000000 |                            00010
       FSM_DRP_X16_START |                  000001000000000 |                            00011
        FSM_DRP_X16_DONE |                  000010000000000 |                            00100
             FSM_PLLLOCK |                  000000100000000 |                            00101
             FSM_GTRESET |                  000000001000000 |                            00110
    FSM_RXPMARESETDONE_1 |                  000000000000100 |                            00111
    FSM_RXPMARESETDONE_2 |                  000000000001000 |                            01000
       FSM_DRP_X20_START |                  000000000010000 |                            01001
        FSM_DRP_X20_DONE |                  000000000100000 |                            01010
           FSM_MMCM_LOCK |                  100000000000000 |                            01011
           FSM_RESETDONE |                  010000000000000 |                            01100
        FSM_TXSYNC_START |                  000100000000000 |                            01101
         FSM_TXSYNC_DONE |                  000000010000000 |                            01110
                FSM_IDLE |                  000000000000010 |                            00000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'one-hot' in module 'pcie_s7_gtp_pipe_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           FSM_WAIT_LOCK |                         00000001 |                             0010
           FSM_MMCM_LOCK |                         00000010 |                             0011
       FSM_DRP_START_NOM |                         00000100 |                             0100
        FSM_DRP_DONE_NOM |                         00001000 |                             0101
            FSM_QPLLLOCK |                         00010000 |                             0110
        FSM_QPLL_PDRESET |                         00100000 |                             1011
             FSM_QPLL_PD |                         01000000 |                             1100
                FSM_IDLE |                         10000000 |                             0001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'one-hot' in module 'pcie_s7_qpll_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                FSM_IDLE |                    0000000010000 |                             0000
         FSM_TXDATA_WAIT |                    0000100000000 |                             0001
            FSM_PCLK_SEL |                    0000000001000 |                             0010
       FSM_DRP_X16_START |                    0000000000001 |                             0011
        FSM_DRP_X16_DONE |                    0000000000010 |                             0100
            FSM_RATE_SEL |                    0000000000100 |                             0101
      FSM_RXPMARESETDONE |                    1000000000000 |                             0110
       FSM_DRP_X20_START |                    0001000000000 |                             0111
        FSM_DRP_X20_DONE |                    0010000000000 |                             1000
           FSM_RATE_DONE |                    0100000000000 |                             1001
        FSM_TXSYNC_START |                    0000010000000 |                             1010
         FSM_TXSYNC_DONE |                    0000001000000 |                             1011
                FSM_DONE |                    0000000100000 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'one-hot' in module 'pcie_s7_gtp_pipe_rate'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                            00001 |                             0000
*
                FSM_IDLE |                            00010 |                             0001
              FSM_PRESET |                            00100 |                             0010
            FSM_CONVERGE |                            01000 |                             0100
     FSM_NEW_TXCOEFF_REQ |                            10000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'one-hot' in module 'pcie_s7_rxeq_scan'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                           000000
*
           FSM_TXEQ_IDLE |                              001 |                           000001
         FSM_TXEQ_PRESET |                              010 |                           000010
        FSM_TXEQ_TXCOEFF |                              011 |                           000100
          FSM_TXEQ_REMAP |                              100 |                           001000
          FSM_TXEQ_QUERY |                              101 |                           010000
           FSM_TXEQ_DONE |                              110 |                           100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_tx_reg' using encoding 'sequential' in module 'pcie_s7_pipe_eq'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                          0000001 |                           000000
*
           FSM_RXEQ_IDLE |                          0000010 |                           000001
         FSM_RXEQ_PRESET |                          0000100 |                           000010
        FSM_RXEQ_TXCOEFF |                          0001000 |                           000100
             FSM_RXEQ_LF |                          0010000 |                           001000
FSM_RXEQ_NEW_TXCOEFF_REQ |                          0100000 |                           010000
           FSM_RXEQ_DONE |                          1000000 |                           100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_rx_reg' using encoding 'one-hot' in module 'pcie_s7_pipe_eq'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                FSM_IDLE |                             0010 |                               00
           FSM_RESETOVRD |                             1000 |                               01
          FSM_RESET_INIT |                             0100 |                               10
               FSM_RESET |                             0001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'resetovrd.fsm_reg' using encoding 'one-hot' in module 'pcie_s7_pipe_user'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                          0000001 |                           000000
*
         FSM_TXSYNC_IDLE |                          0000010 |                           000001
           FSM_MMCM_LOCK |                          0000100 |                           000010
        FSM_TXSYNC_START |                          0001000 |                           000100
        FSM_TXPHINITDONE |                          0010000 |                           001000
        FSM_TXSYNC_DONE1 |                          0100000 |                           010000
        FSM_TXSYNC_DONE2 |                          1000000 |                           100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'txsync_fsm.fsm_tx_reg' using encoding 'one-hot' in module 'pcie_s7_pipe_sync'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2286.465 ; gain = 690.395 ; free physical = 494 ; free virtual = 20925
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   22 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 3     
	   2 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 3     
	   2 Input    1 Bit       Adders := 3     
+---Registers : 
	              128 Bit    Registers := 1     
	               96 Bit    Registers := 1     
	               64 Bit    Registers := 3     
	               22 Bit    Registers := 2     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 8     
	               16 Bit    Registers := 6     
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 16    
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 12    
	                3 Bit    Registers := 14    
	                2 Bit    Registers := 17    
	                1 Bit    Registers := 228   
+---Muxes : 
	   2 Input   64 Bit        Muxes := 1     
	   2 Input   22 Bit        Muxes := 4     
	   5 Input   22 Bit        Muxes := 1     
	   2 Input   19 Bit        Muxes := 1     
	   7 Input   19 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 3     
	   7 Input   18 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 1     
	  15 Input   15 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 13    
	  13 Input   13 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 10    
	   2 Input   12 Bit        Muxes := 3     
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 2     
	   5 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 8     
	   8 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 12    
	   7 Input    7 Bit        Muxes := 2     
	   4 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 2     
	   7 Input    6 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 16    
	   3 Input    5 Bit        Muxes := 1     
	   6 Input    5 Bit        Muxes := 1     
	  15 Input    5 Bit        Muxes := 1     
	   8 Input    5 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 12    
	   8 Input    4 Bit        Muxes := 1     
	   7 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 13    
	   3 Input    3 Bit        Muxes := 1     
	  13 Input    3 Bit        Muxes := 1     
	   7 Input    3 Bit        Muxes := 3     
	   4 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 3     
	   7 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 54    
	   6 Input    1 Bit        Muxes := 3     
	  15 Input    1 Bit        Muxes := 3     
	   8 Input    1 Bit        Muxes := 6     
	  13 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 8     
	   4 Input    1 Bit        Muxes := 2     
	   7 Input    1 Bit        Muxes := 17    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3332] Sequential element (inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_onehot_fsm_reg[7]) is unused and will be removed from module pcie_s7_pcie2_top.
INFO: [Synth 8-3332] Sequential element (inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_onehot_fsm_reg[6]) is unused and will be removed from module pcie_s7_pcie2_top.
INFO: [Synth 8-3332] Sequential element (inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_onehot_fsm_reg[5]) is unused and will be removed from module pcie_s7_pcie2_top.
INFO: [Synth 8-3332] Sequential element (inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_onehot_fsm_reg[4]) is unused and will be removed from module pcie_s7_pcie2_top.
INFO: [Synth 8-3332] Sequential element (inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_onehot_fsm_reg[3]) is unused and will be removed from module pcie_s7_pcie2_top.
INFO: [Synth 8-3332] Sequential element (inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[0]) is unused and will be removed from module pcie_s7_pcie2_top.
INFO: [Synth 8-3332] Sequential element (inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/FSM_onehot_fsm_rx_reg[0]) is unused and will be removed from module pcie_s7_pcie2_top.
INFO: [Synth 8-3332] Sequential element (inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/FSM_onehot_txsync_fsm.fsm_tx_reg[0]) is unused and will be removed from module pcie_s7_pcie2_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2286.465 ; gain = 690.395 ; free physical = 473 ; free virtual = 20904
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2396.465 ; gain = 800.395 ; free physical = 868 ; free virtual = 20986
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2438.496 ; gain = 842.426 ; free physical = 824 ; free virtual = 20942
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2446.504 ; gain = 850.434 ; free physical = 819 ; free virtual = 20937
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2587.316 ; gain = 991.246 ; free physical = 707 ; free virtual = 20824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2587.316 ; gain = 991.246 ; free physical = 706 ; free virtual = 20824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2587.316 ; gain = 991.246 ; free physical = 708 ; free virtual = 20825
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2587.316 ; gain = 991.246 ; free physical = 704 ; free virtual = 20822
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2587.316 ; gain = 991.246 ; free physical = 704 ; free virtual = 20822
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2587.316 ; gain = 991.246 ; free physical = 704 ; free virtual = 20822
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------------+------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name       | RTL Name               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------------+------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|pcie_s7_pcie2_top | inst/ltssm_reg2_reg[5] | 3      | 6     | NO           | NO                 | YES               | 6      | 0       | 
+------------------+------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |BUFG          |     1|
|2     |CARRY4        |    12|
|3     |GTPE2_CHANNEL |     1|
|4     |LUT1          |    51|
|5     |LUT2          |    96|
|6     |LUT3          |   147|
|7     |LUT4          |    70|
|8     |LUT5          |   114|
|9     |LUT6          |   112|
|10    |PCIE_2        |     1|
|11    |RAMB36E1      |     8|
|12    |SRL16E        |     6|
|13    |FDCE          |     9|
|14    |FDPE          |     2|
|15    |FDRE          |   932|
|16    |FDSE          |    30|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2587.316 ; gain = 991.246 ; free physical = 704 ; free virtual = 20822
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 384 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2587.316 ; gain = 847.496 ; free physical = 698 ; free virtual = 20816
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2587.324 ; gain = 991.246 ; free physical = 698 ; free virtual = 20816
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2587.324 ; gain = 0.000 ; free physical = 860 ; free virtual = 20978
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/synth/pcie_s7_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/synth/pcie_s7_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/pcie_s7-PCIE_X0Y0.xdc] for cell 'inst'
Finished Parsing XDC File [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/pcie_s7-PCIE_X0Y0.xdc] for cell 'inst'
Parsing XDC File [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/ip_xilinx_pcie_2_1_7x_late.xdc] for cell 'inst'
WARNING: [Vivado 12-508] No pins matched '*'. [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/ip_xilinx_pcie_2_1_7x_late.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/ip_xilinx_pcie_2_1_7x_late.xdc:82]
WARNING: [Vivado 12-508] No pins matched '*'. [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/ip_xilinx_pcie_2_1_7x_late.xdc:87]
WARNING: [Vivado 12-508] No pins matched '*'. [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/ip_xilinx_pcie_2_1_7x_late.xdc:87]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/ip_xilinx_pcie_2_1_7x_late.xdc:87]
WARNING: [Vivado 12-508] No pins matched '*'. [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/ip_xilinx_pcie_2_1_7x_late.xdc:88]
WARNING: [Vivado 12-508] No pins matched '*'. [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/ip_xilinx_pcie_2_1_7x_late.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/ip_xilinx_pcie_2_1_7x_late.xdc:88]
WARNING: [Vivado 12-508] No pins matched '*'. [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/ip_xilinx_pcie_2_1_7x_late.xdc:89]
WARNING: [Vivado 12-508] No pins matched '*'. [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/ip_xilinx_pcie_2_1_7x_late.xdc:89]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/ip_xilinx_pcie_2_1_7x_late.xdc:89]
WARNING: [Vivado 12-508] No pins matched '*'. [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/ip_xilinx_pcie_2_1_7x_late.xdc:90]
WARNING: [Vivado 12-508] No pins matched '*'. [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/ip_xilinx_pcie_2_1_7x_late.xdc:90]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/ip_xilinx_pcie_2_1_7x_late.xdc:90]
Finished Parsing XDC File [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/ip_xilinx_pcie_2_1_7x_late.xdc] for cell 'inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2643.344 ; gain = 0.000 ; free physical = 859 ; free virtual = 20977
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: b7024563
INFO: [Common 17-83] Releasing license: Synthesis
131 Infos, 126 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 2643.344 ; gain = 1129.715 ; free physical = 859 ; free virtual = 20977
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2039.542; main = 2039.542; forked = 330.026
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3204.180; main = 2643.348; forked = 917.711
INFO: [Coretcl 2-1174] Renamed 10 cell refs.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2819.305 ; gain = 5.938 ; free physical = 658 ; free virtual = 20768
Wrote PlaceDB: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2826.289 ; gain = 12.922 ; free physical = 654 ; free virtual = 20764
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2826.289 ; gain = 0.000 ; free physical = 654 ; free virtual = 20764
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2829.609 ; gain = 3.320 ; free physical = 644 ; free virtual = 20754
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2829.609 ; gain = 0.000 ; free physical = 644 ; free virtual = 20754
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2829.609 ; gain = 0.000 ; free physical = 643 ; free virtual = 20754
Write Physdb Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2829.609 ; gain = 16.242 ; free physical = 642 ; free virtual = 20753
INFO: [Common 17-1381] The checkpoint '/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/pcie_s7.dcp' has been generated.
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
synth_ip: Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 2829.609 ; gain = 1315.980 ; free physical = 781 ; free virtual = 20893
INFO: [Common 17-2834] synth_ip peak Physical Memory [PSS] (MB): overall = 2124.733; main = 2124.733; forked = 330.026
INFO: [Common 17-2834] synth_ip peak Virtual Memory [VSS] (MB): overall = 3204.180; main = 2829.613; forked = 917.711
# synth_design -directive default -top litex_m2sdr_m2_pcie_x1 -part xc7a200tsbg484-3
Command: synth_design -directive default -top litex_m2sdr_m2_pcie_x1 -part xc7a200tsbg484-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2829.617 ; gain = 0.000 ; free physical = 594 ; free virtual = 20710
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'litex_m2sdr_m2_pcie_x1' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:21]
INFO: [Synth 8-3876] $readmem data file 'litex_m2sdr_m2_pcie_x1_mem.init' is read successfully [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15864]
INFO: [Synth 8-3876] $readmem data file 'litex_m2sdr_m2_pcie_x1_mem_1.init' is read successfully [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15988]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:5584]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:6020]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:6037]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:6060]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:6702]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:6731]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:6756]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:6810]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:6963]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:6986]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:10709]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:10748]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:13247]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:13461]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:14459]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:14573]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:14598]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:14656]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:14675]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:14698]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:14710]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:14760]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:14772]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:14833]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:14874]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:14886]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15032]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15061]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15084]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15107]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15179]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15224]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2676]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2676]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15909]
INFO: [Synth 8-6157] synthesizing module 'IDELAYCTRL' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77921]
INFO: [Synth 8-6155] done synthesizing module 'IDELAYCTRL' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77921]
WARNING: [Synth 8-7071] port 'RDY' of module 'IDELAYCTRL' is unconnected for instance 'IDELAYCTRL' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15909]
WARNING: [Synth 8-7023] instance 'IDELAYCTRL' of module 'IDELAYCTRL' has 3 connections declared, but only 2 given [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15909]
INFO: [Synth 8-6157] synthesizing module 'GTPE2_COMMON' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:53077]
	Parameter PLL0_FBDIV bound to: 5 - type: integer 
	Parameter PLL0_FBDIV_45 bound to: 5 - type: integer 
	Parameter PLL0_REFCLK_DIV bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'GTPE2_COMMON' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:53077]
WARNING: [Synth 8-7071] port 'DMONITOROUT' of module 'GTPE2_COMMON' is unconnected for instance 'GTPE2_COMMON' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15923]
WARNING: [Synth 8-7071] port 'DRPDO' of module 'GTPE2_COMMON' is unconnected for instance 'GTPE2_COMMON' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15923]
WARNING: [Synth 8-7071] port 'DRPRDY' of module 'GTPE2_COMMON' is unconnected for instance 'GTPE2_COMMON' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15923]
WARNING: [Synth 8-7071] port 'PLL0FBCLKLOST' of module 'GTPE2_COMMON' is unconnected for instance 'GTPE2_COMMON' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15923]
WARNING: [Synth 8-7071] port 'PLL0REFCLKLOST' of module 'GTPE2_COMMON' is unconnected for instance 'GTPE2_COMMON' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15923]
WARNING: [Synth 8-7071] port 'PLL1FBCLKLOST' of module 'GTPE2_COMMON' is unconnected for instance 'GTPE2_COMMON' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15923]
WARNING: [Synth 8-7071] port 'PLL1LOCK' of module 'GTPE2_COMMON' is unconnected for instance 'GTPE2_COMMON' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15923]
WARNING: [Synth 8-7071] port 'PLL1OUTCLK' of module 'GTPE2_COMMON' is unconnected for instance 'GTPE2_COMMON' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15923]
WARNING: [Synth 8-7071] port 'PLL1OUTREFCLK' of module 'GTPE2_COMMON' is unconnected for instance 'GTPE2_COMMON' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15923]
WARNING: [Synth 8-7071] port 'PLL1REFCLKLOST' of module 'GTPE2_COMMON' is unconnected for instance 'GTPE2_COMMON' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15923]
WARNING: [Synth 8-7071] port 'PMARSVDOUT' of module 'GTPE2_COMMON' is unconnected for instance 'GTPE2_COMMON' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15923]
WARNING: [Synth 8-7071] port 'REFCLKOUTMONITOR0' of module 'GTPE2_COMMON' is unconnected for instance 'GTPE2_COMMON' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15923]
WARNING: [Synth 8-7071] port 'REFCLKOUTMONITOR1' of module 'GTPE2_COMMON' is unconnected for instance 'GTPE2_COMMON' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15923]
WARNING: [Synth 8-7071] port 'BGRCALOVRDENB' of module 'GTPE2_COMMON' is unconnected for instance 'GTPE2_COMMON' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15923]
WARNING: [Synth 8-7071] port 'DRPADDR' of module 'GTPE2_COMMON' is unconnected for instance 'GTPE2_COMMON' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15923]
WARNING: [Synth 8-7071] port 'DRPCLK' of module 'GTPE2_COMMON' is unconnected for instance 'GTPE2_COMMON' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15923]
WARNING: [Synth 8-7071] port 'DRPDI' of module 'GTPE2_COMMON' is unconnected for instance 'GTPE2_COMMON' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15923]
WARNING: [Synth 8-7071] port 'DRPEN' of module 'GTPE2_COMMON' is unconnected for instance 'GTPE2_COMMON' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15923]
WARNING: [Synth 8-7071] port 'DRPWE' of module 'GTPE2_COMMON' is unconnected for instance 'GTPE2_COMMON' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15923]
WARNING: [Synth 8-7071] port 'GTEASTREFCLK0' of module 'GTPE2_COMMON' is unconnected for instance 'GTPE2_COMMON' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15923]
WARNING: [Synth 8-7071] port 'GTEASTREFCLK1' of module 'GTPE2_COMMON' is unconnected for instance 'GTPE2_COMMON' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15923]
WARNING: [Synth 8-7071] port 'GTWESTREFCLK0' of module 'GTPE2_COMMON' is unconnected for instance 'GTPE2_COMMON' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15923]
WARNING: [Synth 8-7071] port 'GTWESTREFCLK1' of module 'GTPE2_COMMON' is unconnected for instance 'GTPE2_COMMON' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15923]
WARNING: [Synth 8-7071] port 'PLL0LOCKDETCLK' of module 'GTPE2_COMMON' is unconnected for instance 'GTPE2_COMMON' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15923]
WARNING: [Synth 8-7071] port 'PLL1LOCKDETCLK' of module 'GTPE2_COMMON' is unconnected for instance 'GTPE2_COMMON' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15923]
WARNING: [Synth 8-7071] port 'PLL1LOCKEN' of module 'GTPE2_COMMON' is unconnected for instance 'GTPE2_COMMON' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15923]
WARNING: [Synth 8-7071] port 'PLL1REFCLKSEL' of module 'GTPE2_COMMON' is unconnected for instance 'GTPE2_COMMON' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15923]
WARNING: [Synth 8-7071] port 'PLL1RESET' of module 'GTPE2_COMMON' is unconnected for instance 'GTPE2_COMMON' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15923]
WARNING: [Synth 8-7071] port 'PLLRSVD1' of module 'GTPE2_COMMON' is unconnected for instance 'GTPE2_COMMON' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15923]
WARNING: [Synth 8-7071] port 'PLLRSVD2' of module 'GTPE2_COMMON' is unconnected for instance 'GTPE2_COMMON' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15923]
WARNING: [Synth 8-7071] port 'PMARSVD' of module 'GTPE2_COMMON' is unconnected for instance 'GTPE2_COMMON' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15923]
WARNING: [Synth 8-7023] instance 'GTPE2_COMMON' of module 'GTPE2_COMMON' has 48 connections declared, but only 17 given [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15923]
INFO: [Synth 8-6157] synthesizing module 'BUFGMUX' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2777]
INFO: [Synth 8-6155] done synthesizing module 'BUFGMUX' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2777]
INFO: [Synth 8-6157] synthesizing module 'BSCANE2' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2477]
	Parameter JTAG_CHAIN bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BSCANE2' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2477]
WARNING: [Synth 8-7071] port 'DRCK' of module 'BSCANE2' is unconnected for instance 'BSCANE2' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:16014]
WARNING: [Synth 8-7071] port 'RUNTEST' of module 'BSCANE2' is unconnected for instance 'BSCANE2' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:16014]
WARNING: [Synth 8-7071] port 'SEL' of module 'BSCANE2' is unconnected for instance 'BSCANE2' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:16014]
WARNING: [Synth 8-7023] instance 'BSCANE2' of module 'BSCANE2' has 11 connections declared, but only 8 given [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:16014]
INFO: [Synth 8-6157] synthesizing module 'ICAPE2' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77662]
	Parameter ICAP_WIDTH bound to: X32 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ICAPE2' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77662]
INFO: [Synth 8-6157] synthesizing module 'XADC' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:154822]
	Parameter INIT_40 bound to: 16'b1001000000000000 
	Parameter INIT_41 bound to: 16'b0010111011110000 
	Parameter INIT_42 bound to: 16'b0000010000000000 
	Parameter INIT_48 bound to: 16'b0100011100000001 
	Parameter INIT_49 bound to: 16'b0000000000001111 
	Parameter INIT_4A bound to: 16'b0100011100000000 
	Parameter INIT_4B bound to: 16'b0000000000000000 
	Parameter INIT_4C bound to: 16'b0000000000000000 
	Parameter INIT_4D bound to: 16'b0000000000000000 
	Parameter INIT_4E bound to: 16'b0000000000000000 
	Parameter INIT_4F bound to: 16'b0000000000000000 
	Parameter INIT_50 bound to: 16'b1011010111101101 
	Parameter INIT_51 bound to: 16'b0101100110011001 
	Parameter INIT_52 bound to: 16'b1010000101000111 
	Parameter INIT_53 bound to: 16'b1101110111011101 
	Parameter INIT_54 bound to: 16'b1010100100111010 
	Parameter INIT_55 bound to: 16'b0101000100010001 
	Parameter INIT_56 bound to: 16'b1001000111101011 
	Parameter INIT_57 bound to: 16'b1010111001001110 
	Parameter INIT_58 bound to: 16'b0101100110011001 
	Parameter INIT_5C bound to: 16'b0101000100010001 
INFO: [Synth 8-6155] done synthesizing module 'XADC' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:154822]
WARNING: [Synth 8-689] width (7) of port connection 'CHANNEL' does not match port width (5) of module 'XADC' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:16129]
WARNING: [Synth 8-7071] port 'JTAGBUSY' of module 'XADC' is unconnected for instance 'XADC' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:16111]
WARNING: [Synth 8-7071] port 'JTAGLOCKED' of module 'XADC' is unconnected for instance 'XADC' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:16111]
WARNING: [Synth 8-7071] port 'JTAGMODIFIED' of module 'XADC' is unconnected for instance 'XADC' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:16111]
WARNING: [Synth 8-7071] port 'MUXADDR' of module 'XADC' is unconnected for instance 'XADC' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:16111]
WARNING: [Synth 8-7023] instance 'XADC' of module 'XADC' has 24 connections declared, but only 20 given [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:16111]
INFO: [Synth 8-6157] synthesizing module 'DNA_PORT' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:41447]
INFO: [Synth 8-6155] done synthesizing module 'DNA_PORT' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:41447]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:16154]
INFO: [Synth 8-6157] synthesizing module 'STARTUPE2' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:149215]
INFO: [Synth 8-6155] done synthesizing module 'STARTUPE2' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:149215]
WARNING: [Synth 8-7071] port 'CFGCLK' of module 'STARTUPE2' is unconnected for instance 'STARTUPE2' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:16154]
WARNING: [Synth 8-7071] port 'CFGMCLK' of module 'STARTUPE2' is unconnected for instance 'STARTUPE2' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:16154]
WARNING: [Synth 8-7071] port 'EOS' of module 'STARTUPE2' is unconnected for instance 'STARTUPE2' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:16154]
WARNING: [Synth 8-7071] port 'PREQ' of module 'STARTUPE2' is unconnected for instance 'STARTUPE2' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:16154]
WARNING: [Synth 8-7023] instance 'STARTUPE2' of module 'STARTUPE2' has 13 connections declared, but only 9 given [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:16154]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTE2' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:75979]
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTE2' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:75979]
WARNING: [Synth 8-7071] port 'ODIV2' of module 'IBUFDS_GTE2' is unconnected for instance 'IBUFDS_GTE2' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:16170]
WARNING: [Synth 8-7023] instance 'IBUFDS_GTE2' of module 'IBUFDS_GTE2' has 5 connections declared, but only 4 given [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:16170]
INFO: [Synth 8-6157] synthesizing module 'BUFGCTRL' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2738]
INFO: [Synth 8-6155] done synthesizing module 'BUFGCTRL' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2738]
WARNING: [Synth 8-7071] port 'IGNORE0' of module 'BUFGCTRL' is unconnected for instance 'BUFGCTRL' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:16298]
WARNING: [Synth 8-7071] port 'IGNORE1' of module 'BUFGCTRL' is unconnected for instance 'BUFGCTRL' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:16298]
WARNING: [Synth 8-7023] instance 'BUFGCTRL' of module 'BUFGCTRL' has 9 connections declared, but only 7 given [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:16298]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:75840]
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:75840]
INFO: [Synth 8-6157] synthesizing module 'IDDR' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77799]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDDR' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77799]
INFO: [Synth 8-6157] synthesizing module 'ODDR' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:103072]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:103072]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:99442]
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:99442]
INFO: [Synth 8-6157] synthesizing module 'FDCE' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:42972]
INFO: [Synth 8-6155] done synthesizing module 'FDCE' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:42972]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:117720]
	Parameter CLKFBOUT_MULT bound to: 10 - type: integer 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 100 - type: integer 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:117720]
WARNING: [Synth 8-7071] port 'CLKOUT3' of module 'PLLE2_ADV' is unconnected for instance 'PLLE2_ADV' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:17087]
WARNING: [Synth 8-7071] port 'CLKOUT4' of module 'PLLE2_ADV' is unconnected for instance 'PLLE2_ADV' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:17087]
WARNING: [Synth 8-7071] port 'CLKOUT5' of module 'PLLE2_ADV' is unconnected for instance 'PLLE2_ADV' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:17087]
WARNING: [Synth 8-7071] port 'DO' of module 'PLLE2_ADV' is unconnected for instance 'PLLE2_ADV' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:17087]
WARNING: [Synth 8-7071] port 'DRDY' of module 'PLLE2_ADV' is unconnected for instance 'PLLE2_ADV' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:17087]
WARNING: [Synth 8-7071] port 'CLKIN2' of module 'PLLE2_ADV' is unconnected for instance 'PLLE2_ADV' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:17087]
WARNING: [Synth 8-7071] port 'CLKINSEL' of module 'PLLE2_ADV' is unconnected for instance 'PLLE2_ADV' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:17087]
WARNING: [Synth 8-7071] port 'DADDR' of module 'PLLE2_ADV' is unconnected for instance 'PLLE2_ADV' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:17087]
WARNING: [Synth 8-7071] port 'DCLK' of module 'PLLE2_ADV' is unconnected for instance 'PLLE2_ADV' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:17087]
WARNING: [Synth 8-7071] port 'DEN' of module 'PLLE2_ADV' is unconnected for instance 'PLLE2_ADV' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:17087]
WARNING: [Synth 8-7071] port 'DI' of module 'PLLE2_ADV' is unconnected for instance 'PLLE2_ADV' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:17087]
WARNING: [Synth 8-7071] port 'DWE' of module 'PLLE2_ADV' is unconnected for instance 'PLLE2_ADV' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:17087]
WARNING: [Synth 8-7023] instance 'PLLE2_ADV' of module 'PLLE2_ADV' has 21 connections declared, but only 9 given [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:17087]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:84588]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 8.000000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:84588]
WARNING: [Synth 8-7071] port 'CLKFBOUTB' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:17232]
WARNING: [Synth 8-7071] port 'CLKFBSTOPPED' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:17232]
WARNING: [Synth 8-7071] port 'CLKINSTOPPED' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:17232]
WARNING: [Synth 8-7071] port 'CLKOUT0B' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:17232]
WARNING: [Synth 8-7071] port 'CLKOUT1B' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:17232]
WARNING: [Synth 8-7071] port 'CLKOUT2B' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:17232]
WARNING: [Synth 8-7071] port 'CLKOUT3B' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:17232]
WARNING: [Synth 8-7071] port 'CLKOUT4' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:17232]
WARNING: [Synth 8-7071] port 'CLKOUT5' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:17232]
WARNING: [Synth 8-7071] port 'CLKOUT6' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:17232]
WARNING: [Synth 8-7071] port 'DO' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:17232]
WARNING: [Synth 8-7071] port 'DRDY' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:17232]
WARNING: [Synth 8-7071] port 'PSDONE' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:17232]
WARNING: [Synth 8-7071] port 'CLKIN2' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:17232]
WARNING: [Synth 8-7071] port 'CLKINSEL' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:17232]
WARNING: [Synth 8-7071] port 'DADDR' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:17232]
WARNING: [Synth 8-7071] port 'DCLK' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:17232]
WARNING: [Synth 8-7071] port 'DEN' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:17232]
WARNING: [Synth 8-7071] port 'DI' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:17232]
WARNING: [Synth 8-7071] port 'DWE' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:17232]
WARNING: [Synth 8-7071] port 'PSCLK' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:17232]
WARNING: [Synth 8-7071] port 'PSEN' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:17232]
WARNING: [Synth 8-7071] port 'PSINCDEC' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:17232]
WARNING: [Synth 8-7023] instance 'MMCME2_ADV' of module 'MMCME2_ADV' has 33 connections declared, but only 10 given [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:17232]
INFO: [Synth 8-6157] synthesizing module 'pcie_s7' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.Xil/Vivado-918565-sensnuc6/realtime/pcie_s7_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pcie_s7' (0#1) [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.Xil/Vivado-918565-sensnuc6/realtime/pcie_s7_stub.v:6]
WARNING: [Synth 8-689] width (1) of port connection 'qpll_qplllock' does not match port width (2) of module 'pcie_s7' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:17325]
WARNING: [Synth 8-689] width (1) of port connection 'qpll_qplloutclk' does not match port width (2) of module 'pcie_s7' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:17326]
WARNING: [Synth 8-689] width (1) of port connection 'qpll_qplloutrefclk' does not match port width (2) of module 'pcie_s7' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:17327]
WARNING: [Synth 8-689] width (1) of port connection 'cfg_dcommand2' does not match port width (16) of module 'pcie_s7' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:17352]
WARNING: [Synth 8-689] width (1) of port connection 'cfg_dstatus' does not match port width (16) of module 'pcie_s7' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:17354]
WARNING: [Synth 8-689] width (1) of port connection 'cfg_interrupt_do' does not match port width (8) of module 'pcie_s7' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:17358]
WARNING: [Synth 8-689] width (1) of port connection 'cfg_interrupt_mmenable' does not match port width (3) of module 'pcie_s7' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:17359]
WARNING: [Synth 8-689] width (1) of port connection 'cfg_lcommand' does not match port width (16) of module 'pcie_s7' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:17364]
WARNING: [Synth 8-689] width (1) of port connection 'cfg_lstatus' does not match port width (16) of module 'pcie_s7' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:17365]
WARNING: [Synth 8-689] width (1) of port connection 'cfg_mgmt_do' does not match port width (32) of module 'pcie_s7' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:17366]
WARNING: [Synth 8-689] width (1) of port connection 'cfg_msg_data' does not match port width (16) of module 'pcie_s7' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:17368]
WARNING: [Synth 8-689] width (1) of port connection 'cfg_pcie_link_state' does not match port width (3) of module 'pcie_s7' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:17385]
WARNING: [Synth 8-689] width (1) of port connection 'cfg_pmcsr_powerstate' does not match port width (2) of module 'pcie_s7' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:17388]
WARNING: [Synth 8-689] width (1) of port connection 'cfg_status' does not match port width (16) of module 'pcie_s7' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:17395]
WARNING: [Synth 8-689] width (1) of port connection 'cfg_vc_tcvc_map' does not match port width (7) of module 'pcie_s7' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:17397]
WARNING: [Synth 8-689] width (1) of port connection 'fc_cpld' does not match port width (12) of module 'pcie_s7' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:17398]
WARNING: [Synth 8-689] width (1) of port connection 'fc_cplh' does not match port width (8) of module 'pcie_s7' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:17399]
WARNING: [Synth 8-689] width (1) of port connection 'fc_npd' does not match port width (12) of module 'pcie_s7' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:17400]
WARNING: [Synth 8-689] width (1) of port connection 'fc_nph' does not match port width (8) of module 'pcie_s7' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:17401]
WARNING: [Synth 8-689] width (1) of port connection 'fc_pd' does not match port width (12) of module 'pcie_s7' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:17402]
WARNING: [Synth 8-689] width (1) of port connection 'fc_ph' does not match port width (8) of module 'pcie_s7' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:17403]
WARNING: [Synth 8-689] width (32) of port connection 'm_axis_rx_tuser' does not match port width (22) of module 'pcie_s7' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:17407]
WARNING: [Synth 8-689] width (1) of port connection 'pcie_drp_do' does not match port width (16) of module 'pcie_s7' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:17411]
WARNING: [Synth 8-689] width (1) of port connection 'pl_initial_link_width' does not match port width (3) of module 'pcie_s7' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:17418]
WARNING: [Synth 8-689] width (1) of port connection 'pl_lane_reversal_mode' does not match port width (2) of module 'pcie_s7' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:17419]
WARNING: [Synth 8-689] width (1) of port connection 'pl_rx_pm_state' does not match port width (2) of module 'pcie_s7' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:17426]
WARNING: [Synth 8-689] width (1) of port connection 'pl_tx_pm_state' does not match port width (3) of module 'pcie_s7' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:17429]
WARNING: [Synth 8-689] width (1) of port connection 'qpll_qpllreset' does not match port width (2) of module 'pcie_s7' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:17436]
WARNING: [Synth 8-689] width (1) of port connection 'tx_buf_av' does not match port width (6) of module 'pcie_s7' [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:17438]
INFO: [Synth 8-6157] synthesizing module 'FDPE' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:43128]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FDPE' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:43128]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:80391]
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:80391]
INFO: [Synth 8-6157] synthesizing module 'IDDR__parameterized0' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77799]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDDR__parameterized0' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77799]
INFO: [Synth 8-6155] done synthesizing module 'litex_m2sdr_m2_pcie_x1' (0#1) [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:21]
WARNING: [Synth 8-6014] Unused sequential element basesoc_s7pciephy_tx_datapath_pipe_ready_sink_d_ready_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:13064]
WARNING: [Synth 8-6014] Unused sequential element basesoc_s7pciephy_tx_datapath_pipe_ready_sink_d_first_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:13065]
WARNING: [Synth 8-6014] Unused sequential element basesoc_s7pciephy_rx_datapath_pipe_ready_sink_d_ready_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:13079]
WARNING: [Synth 8-6014] Unused sequential element basesoc_flash_pads_cs_n_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:13489]
WARNING: [Synth 8-6014] Unused sequential element basesoc_s7pciephy_rx_datapath_pipe_valid_source_first_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:7168]
WARNING: [Synth 8-6014] Unused sequential element basesoc_s7pciephy_rx_datapath_pipe_valid_source_payload_be_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:7171]
WARNING: [Synth 8-6014] Unused sequential element basesoc_basesoc_depacketizer_header_extracter_be_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:13531]
WARNING: [Synth 8-6014] Unused sequential element basesoc_basesoc_depacketizer_dispatcher_ongoing1_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:7649]
WARNING: [Synth 8-6014] Unused sequential element basesoc_basesoc_packetizer_status0_first_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:13584]
WARNING: [Synth 8-6014] Unused sequential element basesoc_basesoc_packetizer_status1_first_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:13592]
WARNING: [Synth 8-6014] Unused sequential element litepcieendpoint_ongoing1_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:8156]
WARNING: [Synth 8-6014] Unused sequential element litepcieendpoint_dispatcher0_ongoing1_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:9181]
WARNING: [Synth 8-6014] Unused sequential element litepcieendpoint_dispatcher1_sel_ongoing_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:13868]
WARNING: [Synth 8-6014] Unused sequential element litepcieendpoint_dispatcher1_ongoing1_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:9240]
WARNING: [Synth 8-6014] Unused sequential element litepcieendpoint_dispatcher1_first_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:13867]
WARNING: [Synth 8-6014] Unused sequential element litepcieendpoint_status0_first_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:13896]
WARNING: [Synth 8-6014] Unused sequential element litepcieendpoint_status1_first_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:13904]
WARNING: [Synth 8-6014] Unused sequential element basesoc_basesoc_writer_splitter_source_first_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:13996]
WARNING: [Synth 8-6014] Unused sequential element basesoc_basesoc_writer_splitter_source_payload_user_id_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:14011]
WARNING: [Synth 8-6014] Unused sequential element basesoc_basesoc_reader_splitter_source_first_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:14117]
WARNING: [Synth 8-6014] Unused sequential element basesoc_ad9361_rx_buffer_pipe_valid_source_first_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:10324]
WARNING: [Synth 8-6014] Unused sequential element basesoc_ad9361_rx_bitmode_converter_source_first_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:10420]
WARNING: [Synth 8-6014] Unused sequential element basesoc_ad9361_rx_bitmode_converter_source_payload_valid_token_count_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:14343]
WARNING: [Synth 8-6014] Unused sequential element basesoc_ad9361_config_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:14522]
WARNING: [Synth 8-6014] Unused sequential element basesoc_ad9361_ctrl_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:14526]
WARNING: [Synth 8-6014] Unused sequential element basesoc_ad9361_stat_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:14527]
WARNING: [Synth 8-6014] Unused sequential element basesoc_ad9361_bitmode_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:14531]
WARNING: [Synth 8-6014] Unused sequential element basesoc_ad9361_ad9361spimaster_status_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:14536]
WARNING: [Synth 8-6014] Unused sequential element basesoc_ad9361_ad9361spimaster_mosi_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:14540]
WARNING: [Synth 8-6014] Unused sequential element basesoc_ad9361_ad9361spimaster_miso_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:14541]
WARNING: [Synth 8-6014] Unused sequential element basesoc_ad9361_ad9361phy_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:14545]
WARNING: [Synth 8-6014] Unused sequential element basesoc_ad9361rfic_prbs_tx_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:14549]
WARNING: [Synth 8-6014] Unused sequential element basesoc_ad9361rfic_prbs_rx_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:14550]
WARNING: [Synth 8-6014] Unused sequential element basesoc_ad9361rfic_agc_count_rx1_low_status_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:14555]
WARNING: [Synth 8-6014] Unused sequential element basesoc_ad9361rfic_agc_count_rx1_high_status_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:14560]
WARNING: [Synth 8-6014] Unused sequential element basesoc_ad9361rfic_agc_count_rx2_low_status_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:14565]
WARNING: [Synth 8-6014] Unused sequential element basesoc_ad9361rfic_agc_count_rx2_high_status_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:14570]
WARNING: [Synth 8-6014] Unused sequential element basesoc_api_version_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:14591]
WARNING: [Synth 8-6014] Unused sequential element basesoc_features_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:14592]
WARNING: [Synth 8-6014] Unused sequential element basesoc_pcie_config_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:14593]
WARNING: [Synth 8-6014] Unused sequential element basesoc_eth_config_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:14594]
WARNING: [Synth 8-6014] Unused sequential element basesoc_sata_config_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:14595]
WARNING: [Synth 8-6014] Unused sequential element basesoc_clkmeasurement0_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:14649]
WARNING: [Synth 8-6014] Unused sequential element basesoc_clkmeasurement1_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:14650]
WARNING: [Synth 8-6014] Unused sequential element basesoc_clkmeasurement2_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:14651]
WARNING: [Synth 8-6014] Unused sequential element basesoc_clkmeasurement3_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:14652]
WARNING: [Synth 8-6014] Unused sequential element basesoc_clkmeasurement4_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:14653]
WARNING: [Synth 8-6014] Unused sequential element basesoc_mux_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:14668]
WARNING: [Synth 8-6014] Unused sequential element basesoc_demux_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:14672]
WARNING: [Synth 8-6014] Unused sequential element basesoc_basesoc_scratch_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:14694]
WARNING: [Synth 8-6014] Unused sequential element basesoc_basesoc_bus_errors_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:14695]
WARNING: [Synth 8-6014] Unused sequential element basesoc_dna_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:14707]
WARNING: [Synth 8-6014] Unused sequential element basesoc_flash_status_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:14741]
WARNING: [Synth 8-6014] Unused sequential element basesoc_flash_mosi_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:14748]
WARNING: [Synth 8-6014] Unused sequential element basesoc_flash_miso_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:14749]
WARNING: [Synth 8-6014] Unused sequential element basesoc_flash_cs_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:14753]
WARNING: [Synth 8-6014] Unused sequential element basesoc_flash_loopback_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:14757]
WARNING: [Synth 8-6014] Unused sequential element basesoc_flash_cs_n_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:14769]
WARNING: [Synth 8-6014] Unused sequential element basesoc_tx_control_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:14814]
WARNING: [Synth 8-6014] Unused sequential element basesoc_tx_frame_cycles_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:14818]
WARNING: [Synth 8-6014] Unused sequential element basesoc_rx_control_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:14822]
WARNING: [Synth 8-6014] Unused sequential element basesoc_rx_frame_cycles_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:14826]
WARNING: [Synth 8-6014] Unused sequential element basesoc_last_tx_header_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:14827]
WARNING: [Synth 8-6014] Unused sequential element basesoc_last_tx_timestamp_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:14828]
WARNING: [Synth 8-6014] Unused sequential element basesoc_last_rx_header_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:14829]
WARNING: [Synth 8-6014] Unused sequential element basesoc_last_rx_timestamp_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:14830]
WARNING: [Synth 8-6014] Unused sequential element basesoc_icap_addr_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:14854]
WARNING: [Synth 8-6014] Unused sequential element basesoc_icap_data_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:14861]
WARNING: [Synth 8-6014] Unused sequential element basesoc_icap_write_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:14865]
WARNING: [Synth 8-6014] Unused sequential element basesoc_icap_done_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:14866]
WARNING: [Synth 8-6014] Unused sequential element basesoc_icap_read_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:14870]
WARNING: [Synth 8-6014] Unused sequential element basesoc_basesoc_writer_enable_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:14961]
WARNING: [Synth 8-6014] Unused sequential element basesoc_basesoc_writer_table_value_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:14968]
WARNING: [Synth 8-6014] Unused sequential element basesoc_basesoc_writer_table_loop_prog_n_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:14976]
WARNING: [Synth 8-6014] Unused sequential element basesoc_basesoc_writer_table_loop_status_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:14977]
WARNING: [Synth 8-6014] Unused sequential element basesoc_basesoc_writer_table_level_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:14978]
WARNING: [Synth 8-6014] Unused sequential element basesoc_basesoc_reader_enable_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:14986]
WARNING: [Synth 8-6014] Unused sequential element basesoc_basesoc_reader_table_value_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:14993]
WARNING: [Synth 8-6014] Unused sequential element basesoc_basesoc_reader_table_loop_prog_n_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15001]
WARNING: [Synth 8-6014] Unused sequential element basesoc_basesoc_reader_table_loop_status_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15002]
WARNING: [Synth 8-6014] Unused sequential element basesoc_basesoc_reader_table_level_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15003]
WARNING: [Synth 8-6014] Unused sequential element basesoc_basesoc_loopback_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15011]
WARNING: [Synth 8-6014] Unused sequential element basesoc_basesoc_synchronizer_bypass_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15015]
WARNING: [Synth 8-6014] Unused sequential element basesoc_basesoc_synchronizer_enable_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15019]
WARNING: [Synth 8-6014] Unused sequential element basesoc_basesoc_buffering_reader_fifo_control_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15023]
WARNING: [Synth 8-6014] Unused sequential element basesoc_basesoc_buffering_writer_fifo_control_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15028]
WARNING: [Synth 8-6014] Unused sequential element basesoc_s7pciephy_link_status_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15053]
WARNING: [Synth 8-6014] Unused sequential element basesoc_s7pciephy_msi_enable_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15054]
WARNING: [Synth 8-6014] Unused sequential element basesoc_s7pciephy_msix_enable_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15055]
WARNING: [Synth 8-6014] Unused sequential element basesoc_s7pciephy_bus_master_enable_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15056]
WARNING: [Synth 8-6014] Unused sequential element basesoc_s7pciephy_max_request_size_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15057]
WARNING: [Synth 8-6014] Unused sequential element basesoc_s7pciephy_max_payload_size_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15058]
WARNING: [Synth 8-6014] Unused sequential element basesoc_basesoc_msi_enable_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15076]
WARNING: [Synth 8-6014] Unused sequential element basesoc_basesoc_msi_vector_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15081]
WARNING: [Synth 8-6014] Unused sequential element basesoc_si5351_litei2cphycore_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15146]
WARNING: [Synth 8-6014] Unused sequential element basesoc_si5351_master_active_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15150]
WARNING: [Synth 8-6014] Unused sequential element basesoc_si5351_master_settings_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15154]
WARNING: [Synth 8-6014] Unused sequential element basesoc_si5351_master_addr_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15158]
WARNING: [Synth 8-6014] Unused sequential element basesoc_si5351_master_status_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15159]
WARNING: [Synth 8-6014] Unused sequential element basesoc_si5351_pwm_enable_re_reg was removed.  [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:15163]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'storage_13_dat1_reg' and it is trimmed from '66' to '64' bits. [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:16933]
WARNING: [Synth 8-3936] Found unconnected internal register 'storage_3_dat1_reg' and it is trimmed from '10' to '8' bits. [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:16062]
WARNING: [Synth 8-3936] Found unconnected internal register 'storage_2_dat1_reg' and it is trimmed from '10' to '8' bits. [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:16042]
WARNING: [Synth 8-3936] Found unconnected internal register 'storage_6_dat1_reg' and it is trimmed from '10' to '8' bits. [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:16234]
WARNING: [Synth 8-7129] Port flash_hold in module litex_m2sdr_m2_pcie_x1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port flash_wp in module litex_m2sdr_m2_pcie_x1 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2829.617 ; gain = 0.000 ; free physical = 569 ; free virtual = 20686
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2829.617 ; gain = 0.000 ; free physical = 564 ; free virtual = 20681
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2829.617 ; gain = 0.000 ; free physical = 564 ; free virtual = 20681
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2829.617 ; gain = 0.000 ; free physical = 570 ; free virtual = 20688
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'BUFGCTRL' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-17] Analyzing 44 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/pcie_s7/pcie_s7_in_context.xdc] for cell 'pcie_s7'
Finished Parsing XDC File [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/pcie_s7/pcie_s7_in_context.xdc] for cell 'pcie_s7'
Parsing XDC File [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.xdc]
CRITICAL WARNING: [Vivado 12-4430] You are lowering the severity from an ERROR. This can potentially lead to board damage or other functionality issues on hardware. If this is not desired, please run 'reset_property SEVERITY [get_drc_checks REQP-49]' to undo this change. [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.xdc:309]
INFO: [Timing 38-2] Deriving generated clocks [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.xdc:345]
WARNING: [Vivado 12-3521] Clock specified in more than one group: basesoc_crg_clkout1 [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.xdc:353]
WARNING: [Vivado 12-3521] Clock specified in more than one group: basesoc_crg_clkout0 [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.xdc:359]
Finished Parsing XDC File [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/litex_m2sdr_m2_pcie_x1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/litex_m2sdr_m2_pcie_x1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2841.484 ; gain = 0.000 ; free physical = 317 ; free virtual = 20434
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 11 instances were transformed.
  BUFGMUX => BUFGCTRL (inverted pins: CE0): 1 instance 
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  OBUFDS => OBUFDS: 8 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2841.484 ; gain = 0.000 ; free physical = 310 ; free virtual = 20427
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2841.484 ; gain = 11.867 ; free physical = 544 ; free virtual = 20650
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2841.484 ; gain = 11.867 ; free physical = 544 ; free virtual = 20650
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for pcie_s7. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2841.484 ; gain = 11.867 ; free physical = 545 ; free virtual = 20651
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'storage_16_dat1_reg' and it is trimmed from '21' to '19' bits. [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:17483]
WARNING: [Synth 8-3936] Found unconnected internal register 'storage_15_dat1_reg' and it is trimmed from '5' to '3' bits. [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:17462]
WARNING: [Synth 8-6040] Register basesoc_si5351_adr_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register basesoc_si5351_adr_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
INFO: [Synth 8-802] inferred FSM for state register 'icap_resetinserter_state_reg' in module 'litex_m2sdr_m2_pcie_x1'
INFO: [Synth 8-802] inferred FSM for state register 'jtagphy_state_reg' in module 'litex_m2sdr_m2_pcie_x1'
INFO: [Synth 8-802] inferred FSM for state register 'grant_reg' in module 'litex_m2sdr_m2_pcie_x1'
INFO: [Synth 8-802] inferred FSM for state register 'si5351_resetinserter_state_reg' in module 'litex_m2sdr_m2_pcie_x1'
INFO: [Synth 8-802] inferred FSM for state register 's7spiflash_state_reg' in module 'litex_m2sdr_m2_pcie_x1'
INFO: [Synth 8-802] inferred FSM for state register 'litepcieendpoint_state_reg' in module 'litex_m2sdr_m2_pcie_x1'
INFO: [Synth 8-802] inferred FSM for state register 'litepcieendpoint_fsm0_state_reg' in module 'litex_m2sdr_m2_pcie_x1'
INFO: [Synth 8-802] inferred FSM for state register 'litepcieendpoint_fsm1_state_reg' in module 'litex_m2sdr_m2_pcie_x1'
INFO: [Synth 8-802] inferred FSM for state register 'litepciewishbonemaster_state_reg' in module 'litex_m2sdr_m2_pcie_x1'
INFO: [Synth 8-802] inferred FSM for state register 'ad9361rfic_state_reg' in module 'litex_m2sdr_m2_pcie_x1'
INFO: [Synth 8-802] inferred FSM for state register 'txheaderextracter_state_reg' in module 'litex_m2sdr_m2_pcie_x1'
INFO: [Synth 8-802] inferred FSM for state register 'rxheaderinserter_state_reg' in module 'litex_m2sdr_m2_pcie_x1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE3 |                              000 |                              000
*
                  iSTATE |                              001 |                              001
                 iSTATE1 |                              010 |                              100
                 iSTATE2 |                              011 |                              010
                 iSTATE0 |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'txheaderextracter_state_reg' using encoding 'sequential' in module 'litex_m2sdr_m2_pcie_x1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE3 |                              000 |                              000
*
                  iSTATE |                              001 |                              001
                 iSTATE1 |                              010 |                              100
                 iSTATE2 |                              011 |                              010
                 iSTATE0 |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rxheaderinserter_state_reg' using encoding 'sequential' in module 'litex_m2sdr_m2_pcie_x1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
*
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'litepcieendpoint_fsm1_state_reg' using encoding 'sequential' in module 'litex_m2sdr_m2_pcie_x1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                 iSTATE0 |                               01 |                               01
                 iSTATE1 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'litepcieendpoint_state_reg' using encoding 'sequential' in module 'litex_m2sdr_m2_pcie_x1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                                0 |                               00
*
                 iSTATE1 |                                1 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'litepcieendpoint_fsm0_state_reg' using encoding 'sequential' in module 'litex_m2sdr_m2_pcie_x1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                 iSTATE2 |                               01 |                               01
                 iSTATE1 |                               10 |                               10
                 iSTATE0 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'litepciewishbonemaster_state_reg' using encoding 'sequential' in module 'litex_m2sdr_m2_pcie_x1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
*
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 's7spiflash_state_reg' using encoding 'sequential' in module 'litex_m2sdr_m2_pcie_x1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE4 |                              000 |                              000
*
                  iSTATE |                              001 |                              001
                 iSTATE3 |                              010 |                              010
                 iSTATE2 |                              011 |                              011
                 iSTATE0 |                              100 |                              100
                 iSTATE1 |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'icap_resetinserter_state_reg' using encoding 'sequential' in module 'litex_m2sdr_m2_pcie_x1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
*
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ad9361rfic_state_reg' using encoding 'sequential' in module 'litex_m2sdr_m2_pcie_x1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
*
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'jtagphy_state_reg' using encoding 'one-hot' in module 'litex_m2sdr_m2_pcie_x1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                              001 |                               00
                  iSTATE |                              010 |                               10
                 iSTATE0 |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'grant_reg' using encoding 'one-hot' in module 'litex_m2sdr_m2_pcie_x1'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2841.484 ; gain = 11.867 ; free physical = 532 ; free virtual = 20640
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 4     
	   2 Input   32 Bit       Adders := 6     
	   3 Input   24 Bit       Adders := 2     
	   2 Input   24 Bit       Adders := 1     
	   2 Input   15 Bit       Adders := 4     
	   4 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 9     
	   2 Input   10 Bit       Adders := 6     
	   2 Input    9 Bit       Adders := 13    
	   2 Input    8 Bit       Adders := 40    
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 4     
	   2 Input    4 Bit       Adders := 7     
	   2 Input    3 Bit       Adders := 23    
	   2 Input    2 Bit       Adders := 4     
	   2 Input    1 Bit       Adders := 6     
+---XORs : 
	   2 Input      5 Bit         XORs := 4     
	   2 Input      3 Bit         XORs := 10    
	   2 Input      1 Bit         XORs := 10    
	  14 Input      1 Bit         XORs := 3     
+---Registers : 
	              166 Bit    Registers := 8     
	              128 Bit    Registers := 2     
	               74 Bit    Registers := 2     
	               66 Bit    Registers := 5     
	               64 Bit    Registers := 52    
	               58 Bit    Registers := 2     
	               57 Bit    Registers := 1     
	               40 Bit    Registers := 4     
	               32 Bit    Registers := 45    
	               30 Bit    Registers := 1     
	               24 Bit    Registers := 9     
	               19 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 11    
	               12 Bit    Registers := 17    
	               11 Bit    Registers := 8     
	               10 Bit    Registers := 5     
	                9 Bit    Registers := 13    
	                8 Bit    Registers := 43    
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 7     
	                5 Bit    Registers := 18    
	                4 Bit    Registers := 11    
	                3 Bit    Registers := 45    
	                2 Bit    Registers := 19    
	                1 Bit    Registers := 212   
+---RAMs : 
	             132K Bit	(2048 X 66 bit)          RAMs := 1     
	              66K Bit	(1024 X 66 bit)          RAMs := 2     
	              41K Bit	(256 X 166 bit)          RAMs := 8     
	              23K Bit	(256 X 92 bit)          RAMs := 2     
	              16K Bit	(256 X 66 bit)          RAMs := 1     
	               1K Bit	(16 X 74 bit)          RAMs := 2     
	              368 Bit	(8 X 46 bit)          RAMs := 1     
	              280 Bit	(8 X 35 bit)          RAMs := 1     
	              264 Bit	(4 X 66 bit)          RAMs := 1     
	              256 Bit	(4 X 64 bit)          RAMs := 1     
	              168 Bit	(8 X 21 bit)          RAMs := 1     
	               40 Bit	(8 X 5 bit)          RAMs := 1     
	               32 Bit	(4 X 8 bit)          RAMs := 3     
+---Muxes : 
	   4 Input  128 Bit        Muxes := 1     
	   2 Input  128 Bit        Muxes := 2     
	   2 Input   64 Bit        Muxes := 40    
	   4 Input   64 Bit        Muxes := 4     
	   8 Input   64 Bit        Muxes := 8     
	   5 Input   64 Bit        Muxes := 4     
	   3 Input   64 Bit        Muxes := 5     
	   2 Input   40 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 55    
	   5 Input   32 Bit        Muxes := 2     
	   3 Input   32 Bit        Muxes := 4     
	   4 Input   32 Bit        Muxes := 5     
	   6 Input   32 Bit        Muxes := 1     
	  29 Input   32 Bit        Muxes := 1     
	   7 Input   32 Bit        Muxes := 2     
	  10 Input   32 Bit        Muxes := 1     
	   3 Input   31 Bit        Muxes := 1     
	   2 Input   30 Bit        Muxes := 3     
	   4 Input   30 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 14    
	   7 Input   24 Bit        Muxes := 1     
	   5 Input   24 Bit        Muxes := 1     
	   3 Input   24 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 1     
	   6 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 16    
	   8 Input   16 Bit        Muxes := 16    
	   9 Input   16 Bit        Muxes := 2     
	   2 Input   15 Bit        Muxes := 4     
	   2 Input   14 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 10    
	   2 Input   11 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 10    
	   8 Input   10 Bit        Muxes := 8     
	   7 Input   10 Bit        Muxes := 2     
	   4 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 25    
	   4 Input    8 Bit        Muxes := 2     
	   3 Input    8 Bit        Muxes := 3     
	   7 Input    8 Bit        Muxes := 3     
	   2 Input    7 Bit        Muxes := 10    
	   8 Input    7 Bit        Muxes := 8     
	   9 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 4     
	   4 Input    6 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 8     
	   4 Input    5 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 6     
	   6 Input    4 Bit        Muxes := 1     
	   9 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 22    
	   8 Input    3 Bit        Muxes := 4     
	   5 Input    3 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 6     
	   6 Input    3 Bit        Muxes := 2     
	  29 Input    3 Bit        Muxes := 2     
	   7 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 41    
	   8 Input    2 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 5     
	   4 Input    2 Bit        Muxes := 3     
	   7 Input    2 Bit        Muxes := 2     
	   7 Input    1 Bit        Muxes := 14    
	   2 Input    1 Bit        Muxes := 298   
	   4 Input    1 Bit        Muxes := 32    
	   8 Input    1 Bit        Muxes := 49    
	   3 Input    1 Bit        Muxes := 30    
	   5 Input    1 Bit        Muxes := 20    
	  10 Input    1 Bit        Muxes := 2     
	   6 Input    1 Bit        Muxes := 6     
	  29 Input    1 Bit        Muxes := 21    
	   9 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'storage_13_dat1_reg' and it is trimmed from '64' to '60' bits. [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:16933]
WARNING: [Synth 8-6040] Register basesoc_si5351_adr_reg_rep_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-7129] Port flash_hold in module litex_m2sdr_m2_pcie_x1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port flash_wp in module litex_m2sdr_m2_pcie_x1 is either unconnected or has no load
INFO: [Synth 8-5784] Optimized 49 bits of RAM "storage_17_reg" due to constant propagation. Old ram width 166 bits, new ram width 117 bits.
INFO: [Synth 8-5784] Optimized 48 bits of RAM "storage_19_reg" due to constant propagation. Old ram width 166 bits, new ram width 118 bits.
INFO: [Synth 8-5784] Optimized 47 bits of RAM "storage_20_reg" due to constant propagation. Old ram width 166 bits, new ram width 119 bits.
INFO: [Synth 8-5784] Optimized 48 bits of RAM "storage_21_reg" due to constant propagation. Old ram width 166 bits, new ram width 118 bits.
INFO: [Synth 8-5784] Optimized 47 bits of RAM "storage_22_reg" due to constant propagation. Old ram width 166 bits, new ram width 119 bits.
INFO: [Synth 8-5784] Optimized 47 bits of RAM "storage_23_reg" due to constant propagation. Old ram width 166 bits, new ram width 119 bits.
INFO: [Synth 8-5784] Optimized 46 bits of RAM "storage_24_reg" due to constant propagation. Old ram width 166 bits, new ram width 120 bits.
INFO: [Synth 8-5784] Optimized 1 bits of RAM "storage_10_reg" due to constant propagation. Old ram width 66 bits, new ram width 65 bits.
INFO: [Synth 8-5784] Optimized 48 bits of RAM "storage_18_reg" due to constant propagation. Old ram width 166 bits, new ram width 118 bits.
WARNING: [Synth 8-3332] Sequential element (FDPE_2) is unused and will be removed from module litex_m2sdr_m2_pcie_x1.
WARNING: [Synth 8-3332] Sequential element (FDPE_3) is unused and will be removed from module litex_m2sdr_m2_pcie_x1.
WARNING: [Synth 8-3332] Sequential element (FDPE_28) is unused and will be removed from module litex_m2sdr_m2_pcie_x1.
WARNING: [Synth 8-3332] Sequential element (FDPE_29) is unused and will be removed from module litex_m2sdr_m2_pcie_x1.
WARNING: [Synth 8-3332] Sequential element (FDPE_30) is unused and will be removed from module litex_m2sdr_m2_pcie_x1.
WARNING: [Synth 8-3332] Sequential element (FDPE_31) is unused and will be removed from module litex_m2sdr_m2_pcie_x1.
WARNING: [Synth 8-3332] Sequential element (FDPE_32) is unused and will be removed from module litex_m2sdr_m2_pcie_x1.
WARNING: [Synth 8-3332] Sequential element (FDPE_33) is unused and will be removed from module litex_m2sdr_m2_pcie_x1.
WARNING: [Synth 8-3332] Sequential element (FDPE_34) is unused and will be removed from module litex_m2sdr_m2_pcie_x1.
WARNING: [Synth 8-3332] Sequential element (FDPE_35) is unused and will be removed from module litex_m2sdr_m2_pcie_x1.
WARNING: [Synth 8-3332] Sequential element (FDPE_36) is unused and will be removed from module litex_m2sdr_m2_pcie_x1.
WARNING: [Synth 8-3332] Sequential element (FDPE_37) is unused and will be removed from module litex_m2sdr_m2_pcie_x1.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_jtagphy_state_reg[0]) is unused and will be removed from module litex_m2sdr_m2_pcie_x1.
WARNING: [Synth 8-3332] Sequential element (FDCE_8) is unused and will be removed from module litex_m2sdr_m2_pcie_x1.
WARNING: [Synth 8-3332] Sequential element (FDCE_9) is unused and will be removed from module litex_m2sdr_m2_pcie_x1.
WARNING: [Synth 8-3332] Sequential element (FDCE_10) is unused and will be removed from module litex_m2sdr_m2_pcie_x1.
WARNING: [Synth 8-3332] Sequential element (FDCE_11) is unused and will be removed from module litex_m2sdr_m2_pcie_x1.
WARNING: [Synth 8-3332] Sequential element (FDCE_12) is unused and will be removed from module litex_m2sdr_m2_pcie_x1.
WARNING: [Synth 8-3332] Sequential element (FDCE_13) is unused and will be removed from module litex_m2sdr_m2_pcie_x1.
WARNING: [Synth 8-3332] Sequential element (FDCE_14) is unused and will be removed from module litex_m2sdr_m2_pcie_x1.
WARNING: [Synth 8-3332] Sequential element (FDCE_15) is unused and will be removed from module litex_m2sdr_m2_pcie_x1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2841.484 ; gain = 11.867 ; free physical = 510 ; free virtual = 20635
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-----------------------+------------+---------------+----------------+
|Module Name            | RTL Object | Depth x Width | Implemented As | 
+-----------------------+------------+---------------+----------------+
|litex_m2sdr_m2_pcie_x1 | mem        | 64x8          | LUT            | 
|litex_m2sdr_m2_pcie_x1 | mem_1      | 128x16        | LUT            | 
|litex_m2sdr_m2_pcie_x1 | p_0_out    | 128x16        | LUT            | 
|litex_m2sdr_m2_pcie_x1 | p_0_out    | 64x8          | LUT            | 
+-----------------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+-----------------------+----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name            | RTL Object     | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------+----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|litex_m2sdr_m2_pcie_x1 | storage_5_reg  | 16 x 74(NO_CHANGE)     | W |   | 16 x 74(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|litex_m2sdr_m2_pcie_x1 | storage_17_reg | 256 x 166(READ_FIRST)  | W |   | 256 x 166(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|litex_m2sdr_m2_pcie_x1 | storage_19_reg | 256 x 166(READ_FIRST)  | W |   | 256 x 166(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|litex_m2sdr_m2_pcie_x1 | storage_20_reg | 256 x 166(READ_FIRST)  | W |   | 256 x 166(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|litex_m2sdr_m2_pcie_x1 | storage_21_reg | 256 x 166(READ_FIRST)  | W |   | 256 x 166(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|litex_m2sdr_m2_pcie_x1 | storage_22_reg | 256 x 166(READ_FIRST)  | W |   | 256 x 166(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|litex_m2sdr_m2_pcie_x1 | storage_23_reg | 256 x 166(READ_FIRST)  | W |   | 256 x 166(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|litex_m2sdr_m2_pcie_x1 | storage_24_reg | 256 x 166(READ_FIRST)  | W |   | 256 x 166(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|litex_m2sdr_m2_pcie_x1 | storage_10_reg | 2 K x 66(READ_FIRST)   | W |   | 2 K x 66(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|litex_m2sdr_m2_pcie_x1 | storage_11_reg | 1 K x 66(READ_FIRST)   | W |   | 1 K x 66(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|litex_m2sdr_m2_pcie_x1 | storage_12_reg | 1 K x 66(READ_FIRST)   | W |   | 1 K x 66(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|litex_m2sdr_m2_pcie_x1 | storage_8_reg  | 256 x 66(READ_FIRST)   | W |   | 256 x 66(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|litex_m2sdr_m2_pcie_x1 | storage_18_reg | 256 x 166(READ_FIRST)  | W |   | 256 x 166(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|litex_m2sdr_m2_pcie_x1 | storage_4_reg  | 16 x 74(NO_CHANGE)     | W |   | 16 x 74(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
+-----------------------+----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+-----------------------+----------------+-----------+----------------------+---------------+
|Module Name            | RTL Object     | Inference | Size (Depth x Width) | Primitives    | 
+-----------------------+----------------+-----------+----------------------+---------------+
|litex_m2sdr_m2_pcie_x1 | storage_3_reg  | Implied   | 4 x 8                | RAM32M x 2    | 
|litex_m2sdr_m2_pcie_x1 | storage_2_reg  | Implied   | 4 x 8                | RAM32M x 2    | 
|litex_m2sdr_m2_pcie_x1 | storage_15_reg | Implied   | 8 x 3                | RAM32M x 1    | 
|litex_m2sdr_m2_pcie_x1 | storage_16_reg | Implied   | 8 x 21               | RAM32M x 4    | 
|litex_m2sdr_m2_pcie_x1 | storage_9_reg  | Implied   | 256 x 92             | RAM64M x 124  | 
|litex_m2sdr_m2_pcie_x1 | storage_13_reg | Implied   | 4 x 64               | RAM32M x 11   | 
|litex_m2sdr_m2_pcie_x1 | storage_14_reg | Implied   | 4 x 64               | RAM32M x 11   | 
|litex_m2sdr_m2_pcie_x1 | storage_7_reg  | Implied   | 256 x 92             | RAM64M x 124  | 
|litex_m2sdr_m2_pcie_x1 | storage_reg    | Implied   | 8 x 46               | RAM32M x 8    | 
|litex_m2sdr_m2_pcie_x1 | storage_1_reg  | Implied   | 8 x 35               | RAM32M x 6    | 
+-----------------------+----------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
basesoc_crg_clkout1 in more then one group at line 353 of file /home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.xdc
basesoc_crg_clkout0 in more then one group at line 359 of file /home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.xdc
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 2841.484 ; gain = 11.867 ; free physical = 561 ; free virtual = 20634
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 2841.484 ; gain = 11.867 ; free physical = 542 ; free virtual = 20615
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+-----------------------+----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name            | RTL Object     | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------+----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|litex_m2sdr_m2_pcie_x1 | storage_5_reg  | 16 x 74(NO_CHANGE)     | W |   | 16 x 74(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|litex_m2sdr_m2_pcie_x1 | storage_17_reg | 256 x 166(READ_FIRST)  | W |   | 256 x 166(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|litex_m2sdr_m2_pcie_x1 | storage_19_reg | 256 x 166(READ_FIRST)  | W |   | 256 x 166(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|litex_m2sdr_m2_pcie_x1 | storage_20_reg | 256 x 166(READ_FIRST)  | W |   | 256 x 166(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|litex_m2sdr_m2_pcie_x1 | storage_21_reg | 256 x 166(READ_FIRST)  | W |   | 256 x 166(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|litex_m2sdr_m2_pcie_x1 | storage_22_reg | 256 x 166(READ_FIRST)  | W |   | 256 x 166(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|litex_m2sdr_m2_pcie_x1 | storage_23_reg | 256 x 166(READ_FIRST)  | W |   | 256 x 166(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|litex_m2sdr_m2_pcie_x1 | storage_24_reg | 256 x 166(READ_FIRST)  | W |   | 256 x 166(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|litex_m2sdr_m2_pcie_x1 | storage_10_reg | 2 K x 66(READ_FIRST)   | W |   | 2 K x 66(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|litex_m2sdr_m2_pcie_x1 | storage_11_reg | 1 K x 66(READ_FIRST)   | W |   | 1 K x 66(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|litex_m2sdr_m2_pcie_x1 | storage_12_reg | 1 K x 66(READ_FIRST)   | W |   | 1 K x 66(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|litex_m2sdr_m2_pcie_x1 | storage_8_reg  | 256 x 66(READ_FIRST)   | W |   | 256 x 66(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|litex_m2sdr_m2_pcie_x1 | storage_18_reg | 256 x 166(READ_FIRST)  | W |   | 256 x 166(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|litex_m2sdr_m2_pcie_x1 | storage_4_reg  | 16 x 74(NO_CHANGE)     | W |   | 16 x 74(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
+-----------------------+----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+-----------------------+----------------+-----------+----------------------+---------------+
|Module Name            | RTL Object     | Inference | Size (Depth x Width) | Primitives    | 
+-----------------------+----------------+-----------+----------------------+---------------+
|litex_m2sdr_m2_pcie_x1 | storage_3_reg  | Implied   | 4 x 8                | RAM32M x 2    | 
|litex_m2sdr_m2_pcie_x1 | storage_2_reg  | Implied   | 4 x 8                | RAM32M x 2    | 
|litex_m2sdr_m2_pcie_x1 | storage_15_reg | Implied   | 8 x 3                | RAM32M x 1    | 
|litex_m2sdr_m2_pcie_x1 | storage_16_reg | Implied   | 8 x 21               | RAM32M x 4    | 
|litex_m2sdr_m2_pcie_x1 | storage_9_reg  | Implied   | 256 x 92             | RAM64M x 124  | 
|litex_m2sdr_m2_pcie_x1 | storage_13_reg | Implied   | 4 x 64               | RAM32M x 11   | 
|litex_m2sdr_m2_pcie_x1 | storage_14_reg | Implied   | 4 x 64               | RAM32M x 11   | 
|litex_m2sdr_m2_pcie_x1 | storage_7_reg  | Implied   | 256 x 92             | RAM64M x 124  | 
|litex_m2sdr_m2_pcie_x1 | storage_reg    | Implied   | 8 x 46               | RAM32M x 8    | 
|litex_m2sdr_m2_pcie_x1 | storage_1_reg  | Implied   | 8 x 35               | RAM32M x 6    | 
+-----------------------+----------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance storage_17_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance storage_17_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance storage_19_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance storage_19_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance storage_20_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance storage_20_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance storage_21_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance storage_21_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance storage_22_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance storage_22_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance storage_23_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance storage_23_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance storage_24_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance storage_24_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance storage_10_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance storage_10_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance storage_10_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance storage_10_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance storage_11_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance storage_11_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance storage_12_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance storage_12_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance storage_8_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance storage_18_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance storage_18_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance storage_4_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance storage_4_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:43 ; elapsed = 00:00:43 . Memory (MB): peak = 2841.484 ; gain = 11.867 ; free physical = 536 ; free virtual = 20609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:21]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:21]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:21]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:21]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:21]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:21]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:21]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:21]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:21]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:21]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:21]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:21]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:21]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:21]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:21]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:21]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:21]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:21]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:21]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:21]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:21]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:21]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:21]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:21]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:21]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:21]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:21]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:21]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:21]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:21]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:21]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:21]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:21]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:21]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:21]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:21]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:21]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:21]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:21]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:21]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:21]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:21]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:21]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:21]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:21]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:21]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:21]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:10316]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:13419]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:13419]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:13419]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:13419]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:13419]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:13419]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:13419]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:13419]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:13416]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:13416]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:13416]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:13416]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:13416]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:13416]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:13416]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:13416]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:13422]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:13422]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:13422]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:13422]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:13422]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:13422]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:13422]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:13422]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:13608]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:13608]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:13608]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:13608]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:13608]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:13608]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:13608]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:13608]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:13608]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:13608]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:13608]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:13608]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:13608]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:13608]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:13608]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:13608]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:13608]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:13608]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:13608]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:13608]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:13608]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:13608]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:13608]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:13608]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:13608]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:13608]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:13608]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.v:13608]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:45 ; elapsed = 00:00:45 . Memory (MB): peak = 2841.484 ; gain = 11.867 ; free physical = 539 ; free virtual = 20612
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:45 ; elapsed = 00:00:45 . Memory (MB): peak = 2841.484 ; gain = 11.867 ; free physical = 539 ; free virtual = 20612
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 2841.484 ; gain = 11.867 ; free physical = 539 ; free virtual = 20612
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 2841.484 ; gain = 11.867 ; free physical = 539 ; free virtual = 20612
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 2841.484 ; gain = 11.867 ; free physical = 539 ; free virtual = 20612
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 2841.484 ; gain = 11.867 ; free physical = 539 ; free virtual = 20612
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------------+-----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name            | RTL Name                                      | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------------+-----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|litex_m2sdr_m2_pcie_x1 | basesoc_ad9361_ad9361phy_rx_data_valid_reg[3] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+-----------------------+-----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |pcie_s7       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |pcie_s7      |     1|
|2     |BSCANE2      |     1|
|3     |BUFG         |    10|
|4     |BUFGCTRL     |     1|
|5     |BUFGMUX      |     1|
|6     |CARRY4       |   451|
|7     |DNA_PORT     |     1|
|8     |GTPE2_COMMON |     1|
|9     |IBUFDS_GTE2  |     1|
|10    |ICAPE2       |     1|
|11    |IDDR         |     9|
|13    |IDELAYCTRL   |     1|
|14    |LUT1         |   408|
|15    |LUT2         |  1115|
|16    |LUT3         |  1829|
|17    |LUT4         |  1018|
|18    |LUT5         |  1040|
|19    |LUT6         |  1967|
|20    |MMCME2_ADV   |     1|
|21    |MUXF7        |    15|
|22    |ODDR         |    12|
|23    |PLLE2_ADV    |     1|
|24    |RAM32M       |    41|
|25    |RAM32X1D     |     4|
|26    |RAM64M       |   248|
|27    |RAMB18E1     |     2|
|29    |RAMB36E1     |    27|
|34    |SRL16E       |     1|
|35    |STARTUPE2    |     1|
|36    |XADC         |     1|
|37    |FDCE         |     8|
|38    |FDPE         |    44|
|39    |FDRE         |  7442|
|40    |FDSE         |   110|
|41    |IBUF         |    18|
|42    |IBUFDS       |     8|
|43    |IOBUF        |     2|
|44    |OBUF         |    18|
|45    |OBUFDS       |     8|
+------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 2841.484 ; gain = 11.867 ; free physical = 539 ; free virtual = 20612
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6601 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 2841.484 ; gain = 0.000 ; free physical = 539 ; free virtual = 20612
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:00:46 . Memory (MB): peak = 2841.492 ; gain = 11.867 ; free physical = 539 ; free virtual = 20612
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-454] Reading design checkpoint '/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/pcie_s7.dcp' for cell 'pcie_s7'
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2841.492 ; gain = 0.000 ; free physical = 616 ; free virtual = 20689
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'BUFGCTRL' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-17] Analyzing 852 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'litex_m2sdr_m2_pcie_x1' is not ideal for floorplanning, since the cellview 'litex_m2sdr_m2_pcie_x1' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.xdc:345]
INFO: [Timing 38-2] Deriving generated clocks [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.xdc:345]
WARNING: [Vivado 12-3521] Clock specified in more than one group: basesoc_crg_clkout1 [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.xdc:353]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -include_generated_clocks -of [get_nets pcie_clk]'. [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.xdc:355]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.xdc:355]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks -include_generated_clocks -of [get_nets pcie_clk]]'. [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.xdc:355]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group '. [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.xdc:355]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-5201] set_clock_groups: cannot set the clock group when only one non-empty group remains. [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.xdc:355]
WARNING: [Vivado 12-3521] Clock specified in more than one group: basesoc_crg_clkout0 [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.xdc:359]
Finished Parsing XDC File [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1.xdc]
Parsing XDC File [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/pcie_s7-PCIE_X0Y0.xdc] for cell 'pcie_s7/inst'
Finished Parsing XDC File [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/pcie_s7-PCIE_X0Y0.xdc] for cell 'pcie_s7/inst'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/pcie_s7.dcp'
Parsing XDC File [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/ip_xilinx_pcie_2_1_7x_late.xdc] for cell 'pcie_s7/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/ip_xilinx_pcie_2_1_7x_late.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/ip_xilinx_pcie_2_1_7x_late.xdc:87]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/ip_xilinx_pcie_2_1_7x_late.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/ip_xilinx_pcie_2_1_7x_late.xdc:89]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/ip_xilinx_pcie_2_1_7x_late.xdc:90]
Finished Parsing XDC File [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/ip_xilinx_pcie_2_1_7x_late.xdc] for cell 'pcie_s7/inst'
INFO: [Project 1-1714] 2 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 9 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3242.406 ; gain = 0.000 ; free physical = 384 ; free virtual = 20457
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 304 instances were transformed.
  BUFGMUX => BUFGCTRL (inverted pins: CE0): 1 instance 
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  OBUFDS => OBUFDS: 8 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 41 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances
  RAM64M => RAM64M (RAMD64E(x4)): 248 instances

Synth Design complete | Checksum: b8a4b555
INFO: [Common 17-83] Releasing license: Synthesis
164 Infos, 371 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:58 ; elapsed = 00:00:56 . Memory (MB): peak = 3242.406 ; gain = 412.797 ; free physical = 382 ; free virtual = 20455
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2550.659; main = 2550.659; forked = 328.379
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3759.199; main = 3242.410; forked = 917.711
# report_timing_summary -file litex_m2sdr_m2_pcie_x1_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_utilization -hierarchical -file litex_m2sdr_m2_pcie_x1_utilization_hierarchical_synth.rpt
# report_utilization -file litex_m2sdr_m2_pcie_x1_utilization_synth.rpt
# write_checkpoint -force litex_m2sdr_m2_pcie_x1_synth.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3250.410 ; gain = 0.000 ; free physical = 354 ; free virtual = 20427
Wrote PlaceDB: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3250.410 ; gain = 0.000 ; free physical = 350 ; free virtual = 20424
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3250.410 ; gain = 0.000 ; free physical = 350 ; free virtual = 20423
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3250.410 ; gain = 0.000 ; free physical = 344 ; free virtual = 20419
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3250.410 ; gain = 0.000 ; free physical = 344 ; free virtual = 20419
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3250.410 ; gain = 0.000 ; free physical = 342 ; free virtual = 20417
Write Physdb Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3250.410 ; gain = 0.000 ; free physical = 342 ; free virtual = 20417
INFO: [Common 17-1381] The checkpoint '/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1_synth.dcp' has been generated.
# opt_design -directive default
Command: opt_design -directive default
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: default
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.77 . Memory (MB): peak = 3295.004 ; gain = 44.594 ; free physical = 273 ; free virtual = 20276

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1fc5b0f86

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3295.004 ; gain = 0.000 ; free physical = 273 ; free virtual = 20276

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1fc5b0f86

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3295.004 ; gain = 0.000 ; free physical = 388 ; free virtual = 20382

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1fc5b0f86

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3295.004 ; gain = 0.000 ; free physical = 388 ; free virtual = 20382
Phase 1 Initialization | Checksum: 1fc5b0f86

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3295.004 ; gain = 0.000 ; free physical = 388 ; free virtual = 20382

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1fc5b0f86

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3295.004 ; gain = 0.000 ; free physical = 388 ; free virtual = 20382

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1fc5b0f86

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3295.004 ; gain = 0.000 ; free physical = 387 ; free virtual = 20381
Phase 2 Timer Update And Timing Data Collection | Checksum: 1fc5b0f86

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3295.004 ; gain = 0.000 ; free physical = 387 ; free virtual = 20381

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 36 inverters resulting in an inversion of 98 pins
INFO: [Opt 31-138] Pushed 3 inverter(s) to 17 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 17b8693ca

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3295.004 ; gain = 0.000 ; free physical = 387 ; free virtual = 20380
Retarget | Checksum: 17b8693ca
INFO: [Opt 31-389] Phase Retarget created 12 cells and removed 84 cells
INFO: [Opt 31-1021] In phase Retarget, 10 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 17c3c45e3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3295.004 ; gain = 0.000 ; free physical = 387 ; free virtual = 20380
Constant propagation | Checksum: 17c3c45e3
INFO: [Opt 31-389] Phase Constant propagation created 5 cells and removed 16 cells
INFO: [Opt 31-1021] In phase Constant propagation, 3 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3295.004 ; gain = 0.000 ; free physical = 387 ; free virtual = 20380
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3295.004 ; gain = 0.000 ; free physical = 385 ; free virtual = 20379
Phase 5 Sweep | Checksum: 25f44a3fa

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.71 . Memory (MB): peak = 3295.004 ; gain = 0.000 ; free physical = 385 ; free virtual = 20378
Sweep | Checksum: 25f44a3fa
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 474 cells
INFO: [Opt 31-1021] In phase Sweep, 3059 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 25f44a3fa

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.81 . Memory (MB): peak = 3295.004 ; gain = 0.000 ; free physical = 381 ; free virtual = 20373
BUFG optimization | Checksum: 25f44a3fa
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 25f44a3fa

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.83 . Memory (MB): peak = 3295.004 ; gain = 0.000 ; free physical = 378 ; free virtual = 20372
Shift Register Optimization | Checksum: 25f44a3fa
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 25f44a3fa

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.87 . Memory (MB): peak = 3295.004 ; gain = 0.000 ; free physical = 378 ; free virtual = 20372
Post Processing Netlist | Checksum: 25f44a3fa
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 30 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1b9cf09aa

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3295.004 ; gain = 0.000 ; free physical = 378 ; free virtual = 20371

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3295.004 ; gain = 0.000 ; free physical = 378 ; free virtual = 20371
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1b9cf09aa

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3295.004 ; gain = 0.000 ; free physical = 378 ; free virtual = 20371
Phase 9 Finalization | Checksum: 1b9cf09aa

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3295.004 ; gain = 0.000 ; free physical = 378 ; free virtual = 20371
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              12  |              84  |                                             10  |
|  Constant propagation         |               5  |              16  |                                              3  |
|  Sweep                        |               0  |             474  |                                           3059  |
|  BUFG optimization            |               0  |               0  |                                              1  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             30  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1b9cf09aa

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3295.004 ; gain = 0.000 ; free physical = 378 ; free virtual = 20371

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Power 33-23] Power model is not available for DNA_PORT
INFO: [Power 33-23] Power model is not available for STARTUPE2
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 37 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 6 newly gated: 0 Total Ports: 74
Ending PowerOpt Patch Enables Task | Checksum: 1ac126e1c

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3557.918 ; gain = 0.000 ; free physical = 281 ; free virtual = 20275
Ending Power Optimization Task | Checksum: 1ac126e1c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3557.918 ; gain = 262.914 ; free physical = 281 ; free virtual = 20275

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1ac126e1c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3557.918 ; gain = 0.000 ; free physical = 281 ; free virtual = 20275

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3557.918 ; gain = 0.000 ; free physical = 281 ; free virtual = 20274
Ending Netlist Obfuscation Task | Checksum: 1d676f042

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3557.918 ; gain = 0.000 ; free physical = 281 ; free virtual = 20274
INFO: [Common 17-83] Releasing license: Implementation
34 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 3557.918 ; gain = 307.508 ; free physical = 281 ; free virtual = 20274
INFO: [Timing 38-35] Done setting XDC timing constraints.
# set_false_path -from [get_clocks {*s7pciephy_clkout0}] -to [get_clocks {*crg_*clkout0}]
# set_false_path -from [get_clocks {*crg_*clkout0}] -to [get_clocks {*s7pciephy_clkout0}]
# set_false_path -from [get_clocks {*s7pciephy_clkout1}] -to [get_clocks {*crg_*clkout0}]
# set_false_path -from [get_clocks {*crg_*clkout0}] -to [get_clocks {*s7pciephy_clkout1}]
# set_false_path -from [get_clocks {*s7pciephy_clkout3}] -to [get_clocks {*crg_*clkout0}]
# set_false_path -from [get_clocks {*crg_*clkout0}] -to [get_clocks {*s7pciephy_clkout3}]
# set_false_path -from [get_clocks {*s7pciephy_clkout0}] -to [get_clocks {*s7pciephy_clkout1}]
# set_false_path -from [get_clocks {*s7pciephy_clkout1}] -to [get_clocks {*s7pciephy_clkout0}]
# reset_property LOC [get_cells -hierarchical -filter {NAME=~pcie_s7/*genblk*.bram36_tdp_bl.bram36_tdp_bl}]
CRITICAL WARNING: [Constraints 18-4427] You are overriding a physical property set by a constraint that originated in a read only source. Your changes will not be saved with a project save. If you wish to make this change permanent, it is recommended you use an unmanaged Tcl file. [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/pcie_s7-PCIE_X0Y0.xdc:112]
CRITICAL WARNING: [Constraints 18-4427] You are overriding a physical property set by a constraint that originated in a read only source. Your changes will not be saved with a project save. If you wish to make this change permanent, it is recommended you use an unmanaged Tcl file. [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/pcie_s7-PCIE_X0Y0.xdc:111]
CRITICAL WARNING: [Constraints 18-4427] You are overriding a physical property set by a constraint that originated in a read only source. Your changes will not be saved with a project save. If you wish to make this change permanent, it is recommended you use an unmanaged Tcl file. [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/pcie_s7-PCIE_X0Y0.xdc:110]
CRITICAL WARNING: [Constraints 18-4427] You are overriding a physical property set by a constraint that originated in a read only source. Your changes will not be saved with a project save. If you wish to make this change permanent, it is recommended you use an unmanaged Tcl file. [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/pcie_s7-PCIE_X0Y0.xdc:109]
CRITICAL WARNING: [Constraints 18-4427] You are overriding a physical property set by a constraint that originated in a read only source. Your changes will not be saved with a project save. If you wish to make this change permanent, it is recommended you use an unmanaged Tcl file. [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/pcie_s7-PCIE_X0Y0.xdc:113]
CRITICAL WARNING: [Constraints 18-4427] You are overriding a physical property set by a constraint that originated in a read only source. Your changes will not be saved with a project save. If you wish to make this change permanent, it is recommended you use an unmanaged Tcl file. [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/pcie_s7-PCIE_X0Y0.xdc:114]
CRITICAL WARNING: [Constraints 18-4427] You are overriding a physical property set by a constraint that originated in a read only source. Your changes will not be saved with a project save. If you wish to make this change permanent, it is recommended you use an unmanaged Tcl file. [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/pcie_s7-PCIE_X0Y0.xdc:115]
CRITICAL WARNING: [Constraints 18-4427] You are overriding a physical property set by a constraint that originated in a read only source. Your changes will not be saved with a project save. If you wish to make this change permanent, it is recommended you use an unmanaged Tcl file. [/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/.gen/sources_1/ip/pcie_s7_2/source/pcie_s7-PCIE_X0Y0.xdc:116]
# place_design -directive default
Command: place_design -directive default
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Vivado_Tcl 4-2302] The placer was invoked with the 'default' directive.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3557.918 ; gain = 0.000 ; free physical = 279 ; free virtual = 20273
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 173989308

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3557.918 ; gain = 0.000 ; free physical = 279 ; free virtual = 20273
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3557.918 ; gain = 0.000 ; free physical = 279 ; free virtual = 20273

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-568] A LUT 'clk100_inst' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	FDCE_2 {FDCE}
	FDCE_7 {FDCE}
	FDCE_3 {FDCE}
	FDCE_6 {FDCE}
	FDCE_1 {FDCE}
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1d70901ec

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3557.918 ; gain = 0.000 ; free physical = 279 ; free virtual = 20271

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2c563fde1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3557.918 ; gain = 0.000 ; free physical = 304 ; free virtual = 20048

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2c563fde1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3557.918 ; gain = 0.000 ; free physical = 295 ; free virtual = 20039
Phase 1 Placer Initialization | Checksum: 2c563fde1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3557.918 ; gain = 0.000 ; free physical = 289 ; free virtual = 20033

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2c0c2f866

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3557.918 ; gain = 0.000 ; free physical = 288 ; free virtual = 19959

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 218a317e5

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3557.918 ; gain = 0.000 ; free physical = 429 ; free virtual = 20100

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 21a6e3501

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3557.918 ; gain = 0.000 ; free physical = 429 ; free virtual = 20100

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1e0b3c2f0

Time (s): cpu = 00:00:27 ; elapsed = 00:00:09 . Memory (MB): peak = 3557.918 ; gain = 0.000 ; free physical = 566 ; free virtual = 20237

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 230c85857

Time (s): cpu = 00:00:29 ; elapsed = 00:00:09 . Memory (MB): peak = 3557.918 ; gain = 0.000 ; free physical = 565 ; free virtual = 20236

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 1440 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 701 nets or LUTs. Breaked 0 LUT, combined 701 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3557.918 ; gain = 0.000 ; free physical = 564 ; free virtual = 20235

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            701  |                   701  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            701  |                   701  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1e78bb9a4

Time (s): cpu = 00:00:31 ; elapsed = 00:00:11 . Memory (MB): peak = 3557.918 ; gain = 0.000 ; free physical = 563 ; free virtual = 20234
Phase 2.5 Global Place Phase2 | Checksum: 2230e7076

Time (s): cpu = 00:00:34 ; elapsed = 00:00:11 . Memory (MB): peak = 3557.918 ; gain = 0.000 ; free physical = 566 ; free virtual = 20237
Phase 2 Global Placement | Checksum: 2230e7076

Time (s): cpu = 00:00:34 ; elapsed = 00:00:11 . Memory (MB): peak = 3557.918 ; gain = 0.000 ; free physical = 566 ; free virtual = 20237

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 22848c385

Time (s): cpu = 00:00:36 ; elapsed = 00:00:12 . Memory (MB): peak = 3557.918 ; gain = 0.000 ; free physical = 565 ; free virtual = 20237

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1d31ac257

Time (s): cpu = 00:00:38 ; elapsed = 00:00:13 . Memory (MB): peak = 3557.918 ; gain = 0.000 ; free physical = 565 ; free virtual = 20237

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1977961f9

Time (s): cpu = 00:00:38 ; elapsed = 00:00:13 . Memory (MB): peak = 3557.918 ; gain = 0.000 ; free physical = 565 ; free virtual = 20237

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 12a97586a

Time (s): cpu = 00:00:38 ; elapsed = 00:00:13 . Memory (MB): peak = 3557.918 ; gain = 0.000 ; free physical = 565 ; free virtual = 20237

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 14813e476

Time (s): cpu = 00:00:43 ; elapsed = 00:00:14 . Memory (MB): peak = 3557.918 ; gain = 0.000 ; free physical = 431 ; free virtual = 20102

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 20bc733db

Time (s): cpu = 00:00:45 ; elapsed = 00:00:16 . Memory (MB): peak = 3557.918 ; gain = 0.000 ; free physical = 563 ; free virtual = 20235

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1cac96fe2

Time (s): cpu = 00:00:45 ; elapsed = 00:00:16 . Memory (MB): peak = 3557.918 ; gain = 0.000 ; free physical = 563 ; free virtual = 20234

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1c475d8fe

Time (s): cpu = 00:00:45 ; elapsed = 00:00:16 . Memory (MB): peak = 3557.918 ; gain = 0.000 ; free physical = 563 ; free virtual = 20234

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 234c47efd

Time (s): cpu = 00:00:50 ; elapsed = 00:00:17 . Memory (MB): peak = 3557.918 ; gain = 0.000 ; free physical = 558 ; free virtual = 20230
Phase 3 Detail Placement | Checksum: 234c47efd

Time (s): cpu = 00:00:50 ; elapsed = 00:00:17 . Memory (MB): peak = 3557.918 ; gain = 0.000 ; free physical = 558 ; free virtual = 20230

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 21805fbde

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.376 | TNS=-5.289 |
Phase 1 Physical Synthesis Initialization | Checksum: 1778455b4

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3557.918 ; gain = 0.000 ; free physical = 560 ; free virtual = 20231
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 2a0d021ff

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3557.918 ; gain = 0.000 ; free physical = 560 ; free virtual = 20231
Phase 4.1.1.1 BUFG Insertion | Checksum: 21805fbde

Time (s): cpu = 00:00:56 ; elapsed = 00:00:19 . Memory (MB): peak = 3557.918 ; gain = 0.000 ; free physical = 560 ; free virtual = 20231

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.258. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 15a0f028a

Time (s): cpu = 00:00:58 ; elapsed = 00:00:20 . Memory (MB): peak = 3557.918 ; gain = 0.000 ; free physical = 558 ; free virtual = 20230

Time (s): cpu = 00:00:58 ; elapsed = 00:00:20 . Memory (MB): peak = 3557.918 ; gain = 0.000 ; free physical = 558 ; free virtual = 20230
Phase 4.1 Post Commit Optimization | Checksum: 15a0f028a

Time (s): cpu = 00:00:58 ; elapsed = 00:00:20 . Memory (MB): peak = 3557.918 ; gain = 0.000 ; free physical = 558 ; free virtual = 20230

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 15a0f028a

Time (s): cpu = 00:00:58 ; elapsed = 00:00:20 . Memory (MB): peak = 3557.918 ; gain = 0.000 ; free physical = 557 ; free virtual = 20229

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 15a0f028a

Time (s): cpu = 00:00:58 ; elapsed = 00:00:20 . Memory (MB): peak = 3557.918 ; gain = 0.000 ; free physical = 557 ; free virtual = 20229
Phase 4.3 Placer Reporting | Checksum: 15a0f028a

Time (s): cpu = 00:00:58 ; elapsed = 00:00:20 . Memory (MB): peak = 3557.918 ; gain = 0.000 ; free physical = 557 ; free virtual = 20229

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3557.918 ; gain = 0.000 ; free physical = 557 ; free virtual = 20229

Time (s): cpu = 00:00:58 ; elapsed = 00:00:20 . Memory (MB): peak = 3557.918 ; gain = 0.000 ; free physical = 557 ; free virtual = 20229
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 14e56d1d4

Time (s): cpu = 00:00:58 ; elapsed = 00:00:20 . Memory (MB): peak = 3557.918 ; gain = 0.000 ; free physical = 557 ; free virtual = 20229
Ending Placer Task | Checksum: 146a25a63

Time (s): cpu = 00:00:59 ; elapsed = 00:00:20 . Memory (MB): peak = 3557.918 ; gain = 0.000 ; free physical = 557 ; free virtual = 20229
37 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:03 ; elapsed = 00:00:21 . Memory (MB): peak = 3557.918 ; gain = 0.000 ; free physical = 557 ; free virtual = 20229
# report_utilization -hierarchical -file litex_m2sdr_m2_pcie_x1_utilization_hierarchical_place.rpt
# report_utilization -file litex_m2sdr_m2_pcie_x1_utilization_place.rpt
# report_io -file litex_m2sdr_m2_pcie_x1_io.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3557.918 ; gain = 0.000 ; free physical = 553 ; free virtual = 20225
# report_control_sets -verbose -file litex_m2sdr_m2_pcie_x1_control_sets.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3557.918 ; gain = 0.000 ; free physical = 553 ; free virtual = 20224
# report_clock_utilization -file litex_m2sdr_m2_pcie_x1_clock_utilization.rpt
# write_checkpoint -force litex_m2sdr_m2_pcie_x1_place.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3557.918 ; gain = 0.000 ; free physical = 551 ; free virtual = 20224
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3557.918 ; gain = 0.000 ; free physical = 433 ; free virtual = 20123
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3557.918 ; gain = 0.000 ; free physical = 433 ; free virtual = 20123
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3557.918 ; gain = 0.000 ; free physical = 429 ; free virtual = 20120
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3557.918 ; gain = 0.000 ; free physical = 426 ; free virtual = 20119
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3557.918 ; gain = 0.000 ; free physical = 425 ; free virtual = 20118
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.55 . Memory (MB): peak = 3557.918 ; gain = 0.000 ; free physical = 423 ; free virtual = 20116
INFO: [Common 17-1381] The checkpoint '/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1_place.dcp' has been generated.
# route_design -directive default
Command: route_design -directive default
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'default'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 4c910792 ConstDB: 0 ShapeSum: 61f6676d RouteDB: 981aeb64
Post Restoration Checksum: NetGraph: 7b30b565 | NumContArr: baf4140d | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2bb76beac

Time (s): cpu = 00:00:36 ; elapsed = 00:00:28 . Memory (MB): peak = 3557.918 ; gain = 0.000 ; free physical = 607 ; free virtual = 20240

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2bb76beac

Time (s): cpu = 00:00:36 ; elapsed = 00:00:28 . Memory (MB): peak = 3557.918 ; gain = 0.000 ; free physical = 607 ; free virtual = 20240

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2bb76beac

Time (s): cpu = 00:00:36 ; elapsed = 00:00:28 . Memory (MB): peak = 3557.918 ; gain = 0.000 ; free physical = 607 ; free virtual = 20240
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2127bcab1

Time (s): cpu = 00:00:45 ; elapsed = 00:00:31 . Memory (MB): peak = 3557.918 ; gain = 0.000 ; free physical = 436 ; free virtual = 20069
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.138 | TNS=-0.138 | WHS=-1.225 | THS=-2115.538|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0285859 %
  Global Horizontal Routing Utilization  = 0.035195 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 15778
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 15778
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 1

Phase 2 Router Initialization | Checksum: 29531edfd

Time (s): cpu = 00:00:48 ; elapsed = 00:00:32 . Memory (MB): peak = 3557.918 ; gain = 0.000 ; free physical = 590 ; free virtual = 20223

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 29531edfd

Time (s): cpu = 00:00:48 ; elapsed = 00:00:32 . Memory (MB): peak = 3557.918 ; gain = 0.000 ; free physical = 590 ; free virtual = 20223

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 1f35b3b60

Time (s): cpu = 00:01:02 ; elapsed = 00:00:35 . Memory (MB): peak = 3557.918 ; gain = 0.000 ; free physical = 496 ; free virtual = 20129
Phase 4 Initial Routing | Checksum: 1f35b3b60

Time (s): cpu = 00:01:02 ; elapsed = 00:00:35 . Memory (MB): peak = 3557.918 ; gain = 0.000 ; free physical = 496 ; free virtual = 20129
INFO: [Route 35-580] Design has 2 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+===========+
| Launch Setup Clock | Launch Hold Clock | Pin       |
+====================+===================+===========+
| si5351_clk1        | si5351_clk1       | FDPE_55/D |
| si5351_clk0        | si5351_clk0       | FDPE_51/D |
+--------------------+-------------------+-----------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 1200
 Number of Nodes with overlaps = 109
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.721 | TNS=-1.206 | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 2c637bae6

Time (s): cpu = 00:01:22 ; elapsed = 00:00:42 . Memory (MB): peak = 3557.918 ; gain = 0.000 ; free physical = 580 ; free virtual = 20145
Phase 5 Rip-up And Reroute | Checksum: 2c637bae6

Time (s): cpu = 00:01:22 ; elapsed = 00:00:42 . Memory (MB): peak = 3557.918 ; gain = 0.000 ; free physical = 580 ; free virtual = 20145

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 253cbb518

Time (s): cpu = 00:01:23 ; elapsed = 00:00:43 . Memory (MB): peak = 3557.918 ; gain = 0.000 ; free physical = 579 ; free virtual = 20144
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.721 | TNS=-1.206 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 2a3255789

Time (s): cpu = 00:01:24 ; elapsed = 00:00:43 . Memory (MB): peak = 3557.918 ; gain = 0.000 ; free physical = 578 ; free virtual = 20142

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2a3255789

Time (s): cpu = 00:01:24 ; elapsed = 00:00:43 . Memory (MB): peak = 3557.918 ; gain = 0.000 ; free physical = 578 ; free virtual = 20142
Phase 6 Delay and Skew Optimization | Checksum: 2a3255789

Time (s): cpu = 00:01:24 ; elapsed = 00:00:43 . Memory (MB): peak = 3557.918 ; gain = 0.000 ; free physical = 578 ; free virtual = 20142

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.721 | TNS=-1.202 | WHS=0.003  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 297d9c781

Time (s): cpu = 00:01:26 ; elapsed = 00:00:43 . Memory (MB): peak = 3557.918 ; gain = 0.000 ; free physical = 577 ; free virtual = 20142
Phase 7 Post Hold Fix | Checksum: 297d9c781

Time (s): cpu = 00:01:26 ; elapsed = 00:00:43 . Memory (MB): peak = 3557.918 ; gain = 0.000 ; free physical = 577 ; free virtual = 20142

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.25875 %
  Global Horizontal Routing Utilization  = 2.73711 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 75.6757%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 70.2703%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 79.4118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 83.8235%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 297d9c781

Time (s): cpu = 00:01:26 ; elapsed = 00:00:43 . Memory (MB): peak = 3557.918 ; gain = 0.000 ; free physical = 577 ; free virtual = 20142

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 297d9c781

Time (s): cpu = 00:01:26 ; elapsed = 00:00:43 . Memory (MB): peak = 3557.918 ; gain = 0.000 ; free physical = 577 ; free virtual = 20142

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 24167d4fc

Time (s): cpu = 00:01:27 ; elapsed = 00:00:44 . Memory (MB): peak = 3557.918 ; gain = 0.000 ; free physical = 575 ; free virtual = 20140

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 24167d4fc

Time (s): cpu = 00:01:27 ; elapsed = 00:00:44 . Memory (MB): peak = 3557.918 ; gain = 0.000 ; free physical = 575 ; free virtual = 20140

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.721 | TNS=-1.202 | WHS=0.003  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 24167d4fc

Time (s): cpu = 00:01:27 ; elapsed = 00:00:44 . Memory (MB): peak = 3557.918 ; gain = 0.000 ; free physical = 575 ; free virtual = 20140
Total Elapsed time in route_design: 43.75 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1db90b38e

Time (s): cpu = 00:01:27 ; elapsed = 00:00:44 . Memory (MB): peak = 3557.918 ; gain = 0.000 ; free physical = 575 ; free virtual = 20140
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1db90b38e

Time (s): cpu = 00:01:27 ; elapsed = 00:00:44 . Memory (MB): peak = 3557.918 ; gain = 0.000 ; free physical = 575 ; free virtual = 20140

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:27 ; elapsed = 00:00:44 . Memory (MB): peak = 3557.918 ; gain = 0.000 ; free physical = 575 ; free virtual = 20140
# phys_opt_design -directive default
Command: phys_opt_design -directive default
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode 
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: default

Starting Initial Update Timing Task

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.9 . Memory (MB): peak = 3557.918 ; gain = 0.000 ; free physical = 573 ; free virtual = 20138
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 5.52s |  WALL: 1.31s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3557.918 ; gain = 0.000 ; free physical = 573 ; free virtual = 20138

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.147 | TNS=-0.291 | WHS=0.005 | THS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 26f142e34

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.93 . Memory (MB): peak = 3557.918 ; gain = 0.000 ; free physical = 573 ; free virtual = 20138

Phase 2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.147 | TNS=-0.291 | WHS=0.005 | THS=0.000 |
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: si5351_clk1. Processed net: clk4_counter_rst.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: si5351_clk1. Processed net: impl_xilinxasyncresetsynchronizerimpl27_rst_meta.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: si5351_clk1. Processed net: si5351_clk1.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: basesoc_s7pciephy_clkout1. Processed net: basesoc_s7pciephy_pclk_sel.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: basesoc_s7pciephy_clkout1. Processed net: basesoc_s7pciephy_clkout1.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: si5351_clk1. Processed net: clk4_counter_rst.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: si5351_clk1. Processed net: impl_xilinxasyncresetsynchronizerimpl27_rst_meta.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: si5351_clk1. Processed net: si5351_clk1.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: basesoc_s7pciephy_clkout1. Processed net: basesoc_s7pciephy_pclk_sel.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: basesoc_s7pciephy_clkout1. Processed net: basesoc_s7pciephy_clkout1.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.147 | TNS=-0.291 | WHS=0.005 | THS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3557.918 ; gain = 0.000 ; free physical = 571 ; free virtual = 20136
Phase 2 Critical Path Optimization | Checksum: 26f142e34

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3557.918 ; gain = 0.000 ; free physical = 571 ; free virtual = 20136
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3557.918 ; gain = 0.000 ; free physical = 571 ; free virtual = 20136
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-0.147 | TNS=-0.291 | WHS=0.005 | THS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Critical Path  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3557.918 ; gain = 0.000 ; free physical = 570 ; free virtual = 20135
Ending Physical Synthesis Task | Checksum: 26f142e34

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3557.918 ; gain = 0.000 ; free physical = 570 ; free virtual = 20135
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force litex_m2sdr_m2_pcie_x1_route.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3557.918 ; gain = 0.000 ; free physical = 569 ; free virtual = 20134
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.49 . Memory (MB): peak = 3557.918 ; gain = 0.000 ; free physical = 548 ; free virtual = 20132
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3557.918 ; gain = 0.000 ; free physical = 548 ; free virtual = 20132
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3557.918 ; gain = 0.000 ; free physical = 547 ; free virtual = 20134
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3557.918 ; gain = 0.000 ; free physical = 545 ; free virtual = 20134
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3557.918 ; gain = 0.000 ; free physical = 545 ; free virtual = 20134
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.61 . Memory (MB): peak = 3557.918 ; gain = 0.000 ; free physical = 545 ; free virtual = 20134
INFO: [Common 17-1381] The checkpoint '/home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1_route.dcp' has been generated.
# report_timing_summary -no_header -no_detailed_paths
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (2)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (20)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (2)
---------------------------------
 There are 2 register/latch pins which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There is 1 pin that is not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (20)
-------------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.147       -0.291                      2                28847        0.005        0.000                      0                28847       -0.031       -0.031                       1                  9720  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)         Period(ns)      Frequency(MHz)
-----                        ------------         ----------      --------------
clk100                       {0.000 5.000}        10.000          100.000         
  basesoc_crg_clkout0        {0.000 4.000}        8.000           125.000         
  basesoc_crg_clkout1        {0.000 50.000}       100.000         10.000          
  crg_pll_fb                 {0.000 5.000}        10.000          100.000         
dna_clk                      {0.000 8.000}        16.000          62.500          
icap_clk                     {0.000 64.000}       128.000         7.812           
jtag_clk                     {0.000 25.000}       50.000          20.000          
pcie_x1_m2_clk_p             {0.000 5.000}        10.000          100.000         
rfic_clk                     {0.000 2.034}        4.069           245.761         
si5351_clk0                  {0.000 13.021}       26.041          38.401          
si5351_clk1                  {0.000 5.000}        10.000          100.000         
txoutclk_x0y0                {0.000 5.000}        10.000          100.000         
  basesoc_s7pciephy_clkout0  {0.000 4.000}        8.000           125.000         
  basesoc_s7pciephy_clkout1  {0.000 2.000}        4.000           250.000         
  basesoc_s7pciephy_clkout2  {0.000 4.000}        8.000           125.000         
  basesoc_s7pciephy_clkout3  {0.000 4.000}        8.000           125.000         
  s7pciephy_mmcm_fb          {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                             7.863        0.000                      0                    7        0.819        0.000                      0                    7        3.000        0.000                       0                    10  
  basesoc_crg_clkout0              0.333        0.000                      0                22942        0.058        0.000                      0                22942        2.950        0.000                       0                  7065  
  basesoc_crg_clkout1                                                                                                                                                         60.000        0.000                       0                     3  
  crg_pll_fb                                                                                                                                                                   8.751        0.000                       0                     2  
dna_clk                            9.872        0.000                      0                  127        0.343        0.000                      0                  127        6.000        0.000                       0                    64  
icap_clk                         120.372        0.000                      0                  109        0.215        0.000                      0                  109       63.500        0.000                       0                    40  
jtag_clk                           0.826        0.000                      0                  118        0.308        0.000                      0                  118       23.950        0.000                       0                    65  
pcie_x1_m2_clk_p                                                                                                                                                               8.485        0.000                       0                     2  
rfic_clk                           0.316        0.000                      0                 1277        0.093        0.000                      0                 1277        0.984        0.000                       0                   539  
si5351_clk0                        0.080        0.000                      0                  322        0.708        0.000                      0                  322       12.520        0.000                       0                   133  
si5351_clk1                       -0.147       -0.147                      1                  976        0.935        0.000                      0                  976        4.500        0.000                       0                   748  
txoutclk_x0y0                                                                                                                                                                  3.000        0.000                       0                     3  
  basesoc_s7pciephy_clkout0        1.730        0.000                      0                  821        0.060        0.000                      0                  821       -0.031       -0.031                       1                   397  
  basesoc_s7pciephy_clkout1       -0.144       -0.144                      1                  682        0.060        0.000                      0                  682       -0.031       -0.031                       1                   336  
  basesoc_s7pciephy_clkout2        4.964        0.000                      0                  466        0.005        0.000                      0                  466        0.033        0.000                       0                    19  
  basesoc_s7pciephy_clkout3        1.413        0.000                      0                 1679        0.075        0.000                      0                 1679        3.500        0.000                       0                   625  
  s7pciephy_mmcm_fb                                                                                                                                                            8.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                 From Clock                 To Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                 ----------                 --------                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**          basesoc_s7pciephy_clkout3  basesoc_s7pciephy_clkout3        6.467        0.000                      0                    2        0.593        0.000                      0                    2  


# report_route_status -file litex_m2sdr_m2_pcie_x1_route_status.rpt
# report_drc -file litex_m2sdr_m2_pcie_x1_drc.rpt
Command: report_drc -file litex_m2sdr_m2_pcie_x1_drc.rpt
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/sens/litex_m2sdr/build/litex_m2sdr_m2_pcie_x1/gateware/litex_m2sdr_m2_pcie_x1_drc.rpt.
report_drc completed successfully
# report_timing_summary -datasheet -max_paths 10 -file litex_m2sdr_m2_pcie_x1_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power -file litex_m2sdr_m2_pcie_x1_power.rpt
Command: report_power -file litex_m2sdr_m2_pcie_x1_power.rpt
INFO: [Power 33-23] Power model is not available for DNA_PORT
INFO: [Power 33-23] Power model is not available for STARTUPE2
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
2 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# set_property BITSTREAM.CONFIG.UNUSEDPIN Pulldown [current_design]
# set_property BITSTREAM.CONFIG.SPI_BUSWIDTH 4 [current_design]
# set_property BITSTREAM.CONFIG.CONFIGRATE 33 [current_design]
# set_property BITSTREAM.CONFIG.OVERTEMPPOWERDOWN ENABLE [current_design]
# set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
# set_property CFGBVS VCCO [current_design]
# set_property CONFIG_VOLTAGE 3.3 [current_design]
# write_bitstream -force litex_m2sdr_m2_pcie_x1.bit 
Command: write_bitstream -force litex_m2sdr_m2_pcie_x1.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 54651872 bits.
Writing bitstream ./litex_m2sdr_m2_pcie_x1.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:43 ; elapsed = 00:00:17 . Memory (MB): peak = 3614.227 ; gain = 54.277 ; free physical = 351 ; free virtual = 19909
# write_cfgmem -force -format bin -interface spix4 -size 16 -loadbit "up 0x0             litex_m2sdr_m2_pcie_x1.bit" -file litex_m2sdr_m2_pcie_x1.bin
Command: write_cfgmem -force -format bin -interface spix4 -size 16 -loadbit {up 0x0             litex_m2sdr_m2_pcie_x1.bit} -file litex_m2sdr_m2_pcie_x1.bin
Creating config memory files...
Creating bitstream load up from address 0x00000000
Loading bitfile litex_m2sdr_m2_pcie_x1.bit
Writing file ./litex_m2sdr_m2_pcie_x1.bin
Writing log file ./litex_m2sdr_m2_pcie_x1.prm
===================================
Configuration Memory information
===================================
File Format        BIN
Interface          SPIX4
Size               16M
Start Address      0x00000000
End Address        0x00FFFFFF

Addr1         Addr2         Date                    File(s)
0x00000000    0x002C3CDB    Sep 23 10:37:56 2025    litex_m2sdr_m2_pcie_x1.bit
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_cfgmem completed successfully
# set_property BITSTREAM.CONFIG.TIMER_CFG 0x01000000 [current_design]
# set_property BITSTREAM.CONFIG.CONFIGFALLBACK Enable [current_design]
# write_bitstream -force litex_m2sdr_m2_pcie_x1_operational.bit 
Command: write_bitstream -force litex_m2sdr_m2_pcie_x1_operational.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 54651872 bits.
Writing bitstream ./litex_m2sdr_m2_pcie_x1_operational.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:44 ; elapsed = 00:00:14 . Memory (MB): peak = 3635.719 ; gain = 21.492 ; free physical = 565 ; free virtual = 19996
# write_cfgmem -force -format bin -interface spix4 -size 16 -loadbit "up 0x0                 litex_m2sdr_m2_pcie_x1_operational.bit" -file litex_m2sdr_m2_pcie_x1_operational.bin
Command: write_cfgmem -force -format bin -interface spix4 -size 16 -loadbit {up 0x0                 litex_m2sdr_m2_pcie_x1_operational.bit} -file litex_m2sdr_m2_pcie_x1_operational.bin
Creating config memory files...
Creating bitstream load up from address 0x00000000
Loading bitfile litex_m2sdr_m2_pcie_x1_operational.bit
Writing file ./litex_m2sdr_m2_pcie_x1_operational.bin
Writing log file ./litex_m2sdr_m2_pcie_x1_operational.prm
===================================
Configuration Memory information
===================================
File Format        BIN
Interface          SPIX4
Size               16M
Start Address      0x00000000
End Address        0x00FFFFFF

Addr1         Addr2         Date                    File(s)
0x00000000    0x002C3CDB    Sep 23 10:38:11 2025    litex_m2sdr_m2_pcie_x1_operational.bit
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_cfgmem completed successfully
# set_property BITSTREAM.CONFIG.NEXT_CONFIG_ADDR 0x00800000 [current_design]
# set_property BITSTREAM.CONFIG.SPI_BUSWIDTH 1 [current_design]
# write_bitstream -force litex_m2sdr_m2_pcie_x1_fallback.bit 
Command: write_bitstream -force litex_m2sdr_m2_pcie_x1_fallback.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 54651872 bits.
Writing bitstream ./litex_m2sdr_m2_pcie_x1_fallback.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:44 ; elapsed = 00:00:15 . Memory (MB): peak = 3673.211 ; gain = 37.492 ; free physical = 449 ; free virtual = 19821
# write_cfgmem -force -format bin -interface spix1 -size 16 -loadbit "up 0x0                 litex_m2sdr_m2_pcie_x1_fallback.bit" -file litex_m2sdr_m2_pcie_x1_fallback.bin
Command: write_cfgmem -force -format bin -interface spix1 -size 16 -loadbit {up 0x0                 litex_m2sdr_m2_pcie_x1_fallback.bit} -file litex_m2sdr_m2_pcie_x1_fallback.bin
Creating config memory files...
Creating bitstream load up from address 0x00000000
Loading bitfile litex_m2sdr_m2_pcie_x1_fallback.bit
Writing file ./litex_m2sdr_m2_pcie_x1_fallback.bin
Writing log file ./litex_m2sdr_m2_pcie_x1_fallback.prm
===================================
Configuration Memory information
===================================
File Format        BIN
Interface          SPIX1
Size               16M
Start Address      0x00000000
End Address        0x00FFFFFF

Addr1         Addr2         Date                    File(s)
0x00000000    0x002C3CDB    Sep 23 10:38:26 2025    litex_m2sdr_m2_pcie_x1_fallback.bit
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_cfgmem completed successfully
# quit
INFO: [Common 17-206] Exiting Vivado at Tue Sep 23 10:38:27 2025...
