m255
K3
13
cModel Technology
Z0 dC:\Users\pwhite8\vlsi\fpga\software\full_fpga\obj\default\runtime\sim\mentor
Eadv7181b
Z1 w1383517706
Z2 DPx4 ieee 18 std_logic_unsigned 0 22 RYmj;=TK`k=k>D@Cz`zoB3
Z3 DPx4 ieee 15 std_logic_arith 0 22 4`Y?g_lkdn;7UL9IiJck01
Z4 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z5 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z6 dC:\Users\pwhite8\vlsi\fpga\software\full_fpga\obj\default\runtime\sim\mentor
Z7 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/vga/adv7181b.vhd
Z8 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/vga/adv7181b.vhd
l0
L23
Vl^QKmHM?J`ZA;_38_m<L63
Z9 OV;C;10.1d;51
32
Z10 !s108 1384988755.385000
Z11 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/vga/adv7181b.vhd|
Z12 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/vga/adv7181b.vhd|
o-O0
Z13 tExplicit 1
!s100 RQfPlUkU4Tj1KD:hNoaeY2
!i10b 1
Afunctional
R2
R3
R4
R5
DEx4 work 8 adv7181b 0 22 l^QKmHM?J`ZA;_38_m<L63
l68
L31
VNO3M^d2H:k3R4>j8ij[2a3
R9
32
R10
R11
R12
o-O0
R13
!s100 @;I5`KViANE?a@QKF`5P52
!i10b 1
Ealtera_avalon_clock_source
Z14 w1384977334
R4
R5
R6
Z15 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/altera_avalon_clock_source.vhd
Z16 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/altera_avalon_clock_source.vhd
l0
L22
V`Z6BK7`LZVGb@<fbk92Kl2
R9
32
Z17 !s108 1384988763.573000
Z18 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/altera_avalon_clock_source.vhd|
Z19 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/altera_avalon_clock_source.vhd|
o-O0
R13
!s100 5Z6e40833Ra=11;kbYVT42
!i10b 1
Abehavioral
R4
R5
DEx4 work 26 altera_avalon_clock_source 0 22 `Z6BK7`LZVGb@<fbk92Kl2
l36
L29
Vc8Z8^mfc:ZT<]EaPI9P_H1
R9
32
R17
R18
R19
o-O0
R13
!s100 DPh^^JEeFzYAQ6IiG=7F]3
!i10b 1
Ealtera_avalon_reset_source
R14
R4
R5
R6
Z20 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/altera_avalon_reset_source.vhd
Z21 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/altera_avalon_reset_source.vhd
l0
L17
V`f4c4OJ;Fn04E^9h4iU7K0
R9
32
Z22 !s108 1384988763.527000
Z23 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/altera_avalon_reset_source.vhd|
Z24 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/altera_avalon_reset_source.vhd|
o-O0
R13
!s100 mPKC?Kj8`oI4zPf2UJgcL3
!i10b 1
Abehavioral
R4
R5
DEx4 work 26 altera_avalon_reset_source 0 22 `f4c4OJ;Fn04E^9h4iU7K0
l31
L26
VjV4E?G3gV9kEfKIKKoO;82
R9
32
R22
R23
R24
o-O0
R13
!s100 fFdVA2Q]1`le7fZLbR[NP0
!i10b 1
v43YCGFYu6fvBj90RnweEcE+vztXaFD1bU86osim85B8=
Z25 DXx6 sv_std 3 std 0 22 F[19LRNL:5;XmIFh[XOPn1
IAZ4zW6@Y_J0j<f8MTj5_K3
VzC;0]nBLKo0Q[zO07mJ[H0
xsip
S1
d.
Z26 Fnofile
L0 38
Z27 OV;L;10.1d;51
r1
31
Z28 o-sv -O0
n6e0ca5
!s100 [1VW_UWfH>UATiIM`0a;52
!s105 altera_avalon_st_pipeline_base_v_unit
!s90 -reportprogress|300|-sv|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/mentor/altera_avalon_st_pipeline_base.v|
!s108 1384988759.178000
!s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/mentor/altera_avalon_st_pipeline_base.v|
!i10b 0
!i8a 1155768784
!s85 0
!s101 -O0
vXhvka0yDIDy+0NhNGx+cAllsj6uVK5wCSbgGBTaIjRo=
R25
Ia]WH4zD0`3X=Jkn?E0hzE2
VH>XD0TEF@Z8U[ck`kGUJO2
xsip
S1
d.
R26
L0 38
R27
r1
31
R28
nd3f9d04
!s100 kXdz^6WLZFHUVo=CjoNK51
!s105 altera_merlin_address_alignment_sv_unit
!s90 -reportprogress|300|-sv|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/mentor/altera_merlin_address_alignment.sv|
!s108 1384988758.465000
!s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/mentor/altera_merlin_address_alignment.sv|
!i10b 0
!i8a 724452016
!s85 0
!s101 -O0
vGLWoP9xVNLy02x4jx4YU9bLY4msUrqlGeHT6GUjd9X4=
R25
IQJ0NLk6FgF>8?KDE64:_T1
V@=j7QA[ZdKcGN4KhV_^2K1
xsip
Z29 !s105 altera_merlin_burst_adapter_sv_unit
S1
d.
R26
L0 38
R27
r1
31
Z30 !s108 1384988758.046000
Z31 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/mentor/altera_merlin_burst_adapter.sv|
Z32 !s90 -reportprogress|300|-sv|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/mentor/altera_merlin_burst_adapter.sv|
R28
n83b22c2
!s100 jI^9fe?M6:7Z^XHimB`H31
!i10b 0
!i8a 2025923280
!s85 0
!s101 -O0
vGLWoP9xVNLy02x4jx4YU9f2Wlcf/MtFLmctXL8AANsrxNZJsq7og5NDVl/cyiaPn
R25
I:@cMj>RPo^UP6H`5]G^LL2
VT^DWNd^gjBXG7CAj0hlQD0
xsip
R29
S1
d.
R26
L0 38
R27
r1
31
R30
R31
R32
R28
n6c8812
!s100 @FF_Hm`8E5FV5PEH7SYJo0
!i10b 0
!i8a 2025923280
!s85 0
!s101 -O0
vGLWoP9xVNLy02x4jx4YU9Rfha7bstUQ041HkbkcLEX6E0CKtw6iTFDB3gDDeZ+z5
R25
IhGhPUMQeFKg`h^;<z:Okz1
VHjbSmoaK][OE;MmVBLg=O2
xsip
R29
S1
d.
R26
L0 38
R27
r1
31
R30
R31
R32
R28
ne51f94
!s100 DUD7J]ZG<KjKlo2LTQHUl1
!i10b 0
!i8a 2025923280
!s85 0
!s101 -O0
vGLWoP9xVNLy02x4jx4YU9QdYO4HiJ2ze/uY+fExfFkA6p3CcvwuOYvpAdMeVBoRB
R25
I9o`f?]0Z<S0Ye8>RbPO[c3
VDC]8A4@BJ2]0K3`RS4Oe60
xsip
R29
S1
d.
R26
L0 38
R27
r1
31
R30
R31
R32
R28
nd066a0c
!s100 2WbX:N2B1H7Hz?HMo8iFF3
!i10b 0
!i8a 2025923280
!s85 0
!s101 -O0
vGLWoP9xVNLy02x4jx4YU9fVgrtSzbsQ5JknC+S4eSGw=
R25
IBQ6WKFnG5^_526V1AGl8Q0
VHB7>Umo4_PQhA:aini:bA0
xsip
R29
S1
d.
R26
L0 38
R27
r1
31
R30
R31
R32
R28
n2d078de
!s100 0ffToK9e0QJ`@laO_0@c10
!i10b 0
!i8a 2025923280
!s85 0
!s101 -O0
vGLWoP9xVNLy02x4jx4YU9exLBkQByLknG/iPMGCksmFS7yx//QUdljVYT1xCoOFi
R25
IJak>`emkj8fUMLJ1JhUdU1
Ve3BCL<XCz>dk7;O1IYNCU2
xsip
R29
S1
d.
R26
L0 38
R27
r1
31
R30
R31
R32
R28
n682b4d2
!s100 OC?]_ZZ_n[NVVd7l2f`Pn1
!i10b 0
!i8a 2025923280
!s85 0
!s101 -O0
vGLWoP9xVNLy02x4jx4YU9XkojJDeIdtCwhhH041fHKDAkCJh6PJGoSKQk0dQ5ooc
R25
I;]o6]:oM5_NYdH7amG7ez0
VT[Ib6Vh0E__m];USj<OE<1
xsip
R29
S1
d.
R26
L0 38
R27
r1
31
R30
R31
R32
R28
nfce0339
!s100 02]8g^C>8=JjeL:nf^92H1
!i10b 0
!i8a 2025923280
!s85 0
!s101 -O0
vpyu8ndiPyWSausJZujGFb9h/pT2Ql9Pzoq0cRvelQFGbFL7/1fcCJDN+ELS57pfX
R25
I?0_S@Ke]4h3BVFCf66=k62
Vk1gIA`RY2OQ1N9QbTULJo2
xsip
S1
d.
R26
L0 38
R27
r1
31
R28
n4d119a2
!s100 ;jckAYe8E@O7Z5khe`_EK0
!s105 altera_merlin_burst_uncompressor_sv_unit
!s90 -reportprogress|300|-sv|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/mentor/altera_merlin_burst_uncompressor.sv|
!s108 1384988760.514000
!s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/mentor/altera_merlin_burst_uncompressor.sv|
!i10b 0
!i8a 420579024
!s85 0
!s101 -O0
vQvFq+0i5oq3vRklkM2ioU63tGCTH6xUTLwrpgpbeRxA=
R25
I1nKiQJlV6:S9_9NGXDh:83
VG[gHYg_J=R2@KnI_[bEjA0
xsip
S1
d.
R26
L0 38
R27
r1
31
R28
n20adf74
!s100 HLZ:oa[BYZePg?AXeGFUh0
!s105 altera_merlin_master_agent_sv_unit
!s90 -reportprogress|300|-sv|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/mentor/altera_merlin_master_agent.sv|
!s108 1384988760.864000
!s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/mentor/altera_merlin_master_agent.sv|
!i10b 0
!i8a 1748899200
!s85 0
!s101 -O0
vqV/UzP3pa82vuWzRz8cdVJLdHW1/MtAUpplXQw2+WMQ=
R25
IImbid2Ql3o5kj^JBY6Yi82
V0KIH7<bW[IFhHJBzB4US?0
xsip
S1
d.
R26
L0 38
R27
r1
31
R28
n7c1e352
!s100 NW]L17`4Q43;?[V6UMdTa3
!s105 altera_merlin_master_translator_sv_unit
!s90 -reportprogress|300|-sv|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/mentor/altera_merlin_master_translator.sv|
!i10b 0
!i8a 379244704
!s85 0
!s108 1384988761.598000
!s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/mentor/altera_merlin_master_translator.sv|
!s101 -O0
vzenoK+hjhkIwKEYSqzpLdYYpoT+pXUGyaKkdck1G+qo=
R25
I^aToP<fg2l=EP:HING_M=3
VekU5U46jGhemBCkL?m_og2
xsip
S1
d.
R26
L0 38
R27
r1
31
R28
n527aa64
!s100 A@JKiBgz8:ifLNg3m><`I0
!s105 altera_merlin_slave_agent_sv_unit
!s90 -reportprogress|300|-sv|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/mentor/altera_merlin_slave_agent.sv|
!s108 1384988760.157000
!s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/mentor/altera_merlin_slave_agent.sv|
!i10b 0
!i8a 680210992
!s85 0
!s101 -O0
v8+3gSqfXCRAspTy6A8B3PFObO6t/fzXd/rfEZYHK9Lg=
R25
ISN`JUeFmZ7BgVLG^D>Jn[3
VA6G6lglY;QOHbkKlTEAXC0
xsip
S1
d.
R26
L0 38
R27
r1
31
R28
n6d33602
!s100 middfRZPbS6Eoh0diRFTg1
!s105 altera_merlin_slave_translator_sv_unit
!s90 -reportprogress|300|-sv|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/mentor/altera_merlin_slave_translator.sv|
!s108 1384988761.236000
!s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/mentor/altera_merlin_slave_translator.sv|
!i10b 0
!i8a 1520903008
!s85 0
!s101 -O0
v3shGS9DOgFf5hJz313tP0THQsgJXlEM/zJ3/bRM9wVo=
R25
IVbX8EBR4L33c;4d;@>FIj0
VFToJ:O^P1mK>hGEjaBQXC3
xsip
S1
d.
R26
L0 38
R27
r1
31
R28
nfd29c52
!s100 z02@3l4hPWMFagZ9Vk1i^1
!s105 altera_merlin_traffic_limiter_sv_unit
!s90 -reportprogress|300|-sv|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/mentor/altera_merlin_traffic_limiter.sv|
!s108 1384988758.815000
!s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/mentor/altera_merlin_traffic_limiter.sv|
!i10b 0
!i8a 1907562432
!s85 0
!s101 -O0
v38p4C9IFeveVquokJhcUOZCrJ2XIh6eYCrCBiLhpbIk=
R25
Il@_2lbHmQeSZUCITM>Yik2
V2j8B8W7hj9i^DJ]hQaO3J2
xsip
S1
d.
R26
L0 38
R27
r1
31
R28
nc092ef2
!s100 cneMQN]joPU:oS5fKbQ422
!s105 altera_merlin_width_adapter_sv_unit
!s90 -reportprogress|300|-sv|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/mentor/altera_merlin_width_adapter.sv|
!s108 1384988755.701000
!s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/mentor/altera_merlin_width_adapter.sv|
!i10b 0
!i8a 450678208
!s85 0
!s101 -O0
v9lggJ3PtQdEPfMa8Eb90RhZF2SiVCMGQJpiQF0srtvg=
IP]09c?LF2b@]]V<_T:fmV2
V:mR1fj3Rf>NGziDN_:U030
xsip
d.
R26
L0 38
R27
r1
31
o-O0
nf2f26c2
!s100 QhDeAb20lG55:fd]l429d1
!s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/mentor/altera_reset_controller.v|
!s108 1384988757.366000
!s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/mentor/altera_reset_controller.v|
!i10b 0
!i8a 1340854736
!s85 0
!s101 -O0
vgw8lmHkFnlw/D5jb/9Z7ZgoEFe8Zm/1Wzbj/fl1NaKw=
IdR:M>]h8>EP6@PEgBkFk[0
V3CjoOZCIEdzCJgPn8]D7`2
xsip
d.
R26
L0 38
R27
r1
31
o-O0
n15f2da2
!s100 Q1OX9zS^4ZdS2glZ?dgDZ2
!s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/mentor/altera_reset_synchronizer.v|
!s108 1384988757.704000
!s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/mentor/altera_reset_synchronizer.v|
!i10b 0
!i8a 1056214896
!s85 0
!s101 -O0
Edma_engine
Z33 w1384988751
R2
R3
R4
R5
R6
Z34 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/dma_engine.vhd
Z35 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/dma_engine.vhd
l0
L14
VE5VPo5mWXNGdX5K2dJJmg2
R9
32
Z36 !s108 1384988761.955000
Z37 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/dma_engine.vhd|
Z38 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/dma_engine.vhd|
o-O0
R13
!s100 FWP[CPcgK`Z]`Djb`@]>L1
!i10b 1
Afunctional
R2
R3
R4
R5
DEx4 work 10 dma_engine 0 22 E5VPo5mWXNGdX5K2dJJmg2
l59
L46
Vz2^BY6NfMAO4nkY?`d>=o2
R9
32
R36
R37
R38
o-O0
R13
!s100 ]kKEKiOLNS@z[0_c<V<YX2
!i10b 1
Efirst_nios2_system
R14
Z39 DPx4 ieee 11 numeric_std 0 22 O3PF8EB`?j9=z7KT`fn941
R4
R5
R6
Z40 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system.vhd
Z41 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system.vhd
l0
L9
V5CImLBX2R^j<n:i_7H`V81
R9
32
Z42 !s108 1384988763.625000
Z43 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system.vhd|
Z44 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system.vhd|
o-O0
R13
!s100 fe9moFT;VS=G1PU2c:lQm2
!i10b 1
Artl
R39
R4
R5
DEx4 work 18 first_nios2_system 0 22 5CImLBX2R^j<n:i_7H`V81
l2761
L81
VP^e4L]NH]hTK1VlmQilf?3
R9
32
R42
R43
R44
o-O0
R13
!s100 ?hYGzNcV@FXjIXbCnOE5l3
!i10b 1
Efirst_nios2_system_addr_router
Z45 w1384977378
R4
R5
R6
Z46 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_addr_router.vho
Z47 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_addr_router.vho
l0
L30
VTB<1VX:WP@m8GB;X6d?U?2
R9
32
Z48 !s108 1384988759.698000
Z49 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_addr_router.vho|
Z50 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_addr_router.vho|
o-O0
R13
!s100 <Vi<Pz^SnW`Y`=MWb;Ymh3
!i10b 1
Artl
R4
R5
DEx4 work 30 first_nios2_system_addr_router 0 22 TB<1VX:WP@m8GB;X6d?U?2
l107
L49
VMo6=0Q7hbYhK>79mcMf_90
R9
32
R48
R49
R50
o-O0
R13
!s100 oQAIC>VejS^TM@HGaFM;H0
!i10b 1
Efirst_nios2_system_addr_router_002
Z51 w1384977382
R4
R5
R6
Z52 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_addr_router_002.vho
Z53 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_addr_router_002.vho
l0
L30
VJ`k]07OkRkW52Se_T?``l0
R9
32
Z54 !s108 1384988759.639000
Z55 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_addr_router_002.vho|
Z56 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_addr_router_002.vho|
o-O0
R13
!s100 7[KPj<`<iDd8bhB1P:E_F1
!i10b 1
Artl
R4
R5
DEx4 work 34 first_nios2_system_addr_router_002 0 22 J`k]07OkRkW52Se_T?``l0
l53
L49
VV5;Y_HZbQYB9hQc;i=Q021
R9
32
R54
R55
R56
o-O0
R13
!s100 RH:FWlD:2i@c;Imh^BHl<1
!i10b 1
Efirst_nios2_system_cmd_xbar_demux
Z57 w1384977393
R4
R5
R6
Z58 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cmd_xbar_demux.vho
Z59 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cmd_xbar_demux.vho
l0
L30
VVjb0<Em?Y8IMcWFOQTn^z3
R9
32
Z60 !s108 1384988757.316000
Z61 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cmd_xbar_demux.vho|
Z62 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cmd_xbar_demux.vho|
o-O0
R13
!s100 ?5@YVTQ[VgRgId]P95J?l1
!i10b 1
Artl
R4
R5
DEx4 work 33 first_nios2_system_cmd_xbar_demux 0 22 Vjb0<Em?Y8IMcWFOQTn^z3
l105
L86
Vgff;@bbiIS1nE^SIoX^L70
R9
32
R60
R61
R62
o-O0
R13
!s100 f;T[WA@=R0c`a]WF3zTc;0
!i10b 1
Efirst_nios2_system_cmd_xbar_demux_001
Z63 w1384977397
R4
R5
R6
Z64 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cmd_xbar_demux_001.vho
Z65 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cmd_xbar_demux_001.vho
l0
L30
V3iE8DGCOk`=dCc=>1j@PY3
R9
32
Z66 !s108 1384988757.267000
Z67 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cmd_xbar_demux_001.vho|
Z68 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cmd_xbar_demux_001.vho|
o-O0
R13
!s100 :96[7A3b<BJ9I>f;5ZY9=1
!i10b 1
Artl
R4
R5
DEx4 work 37 first_nios2_system_cmd_xbar_demux_001 0 22 3iE8DGCOk`=dCc=>1j@PY3
l105
L86
VY1<=QdjzU;054Oe<[E5SE1
R9
32
R66
R67
R68
o-O0
R13
!s100 Nffbik4b2WRfS_HHUecJH0
!i10b 1
Efirst_nios2_system_cmd_xbar_demux_002
Z69 w1384977401
R4
R5
R6
Z70 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cmd_xbar_demux_002.vho
Z71 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cmd_xbar_demux_002.vho
l0
L30
VAHRPh`^fM9KO_Yfk8]6Jh3
R9
32
Z72 !s108 1384988757.218000
Z73 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cmd_xbar_demux_002.vho|
Z74 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cmd_xbar_demux_002.vho|
o-O0
R13
!s100 RFZ8IN5SA2n9B_VBOa5b02
!i10b 1
Artl
R4
R5
DEx4 work 37 first_nios2_system_cmd_xbar_demux_002 0 22 AHRPh`^fM9KO_Yfk8]6Jh3
l54
L50
VXEH1AODW<0AR]nV8kVc043
R9
32
R72
R73
R74
o-O0
R13
!s100 TOi=jOd6?oLAM@Jd]dnB:2
!i10b 1
Efirst_nios2_system_cmd_xbar_mux
Z75 w1384977404
R4
R5
Z76 DPx5 sgate 10 sgate_pack 0 22 Z_04b9OB1h;cQWFMnW4871
R6
Z77 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cmd_xbar_mux.vho
Z78 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cmd_xbar_mux.vho
l0
L33
VjnZ36<gmn`bc2CPY;a11o0
R9
32
Z79 !s108 1384988757.137000
Z80 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cmd_xbar_mux.vho|
Z81 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cmd_xbar_mux.vho|
o-O0
R13
!s100 F[96kkh=ZNmDOF:EBHP202
!i10b 1
Artl
R4
R5
R76
DEx4 work 31 first_nios2_system_cmd_xbar_mux 0 22 jnZ36<gmn`bc2CPY;a11o0
l676
L59
VjTQP]YGdPoTDb@7>@UNCH2
R9
32
R79
R80
R81
o-O0
R13
!s100 B`BlcNhS:T?ZK3@6MCcmn2
!i10b 1
Efirst_nios2_system_cmd_xbar_mux_005
Z82 w1384977408
R4
R5
R76
R6
Z83 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cmd_xbar_mux_005.vho
Z84 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cmd_xbar_mux_005.vho
l0
L33
VKV5VdP5AnZOmc9hlN2Ko_0
R9
32
Z85 !s108 1384988757.039000
Z86 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cmd_xbar_mux_005.vho|
Z87 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cmd_xbar_mux_005.vho|
o-O0
R13
!s100 4k_Fc5jZE_2i4AzLW:RS82
!i10b 1
Artl
R4
R5
R76
DEx4 work 35 first_nios2_system_cmd_xbar_mux_005 0 22 KV5VdP5AnZOmc9hlN2Ko_0
l1192
L71
V1z>hSNXFnNUj4W82[32UP0
R9
32
R85
R86
R87
o-O0
R13
!s100 FkaC:gRY^f@H^GF:O1H7C1
!i10b 1
Efirst_nios2_system_cpu
Z88 w1384977357
R76
R4
R5
Z89 DPx9 altera_mf 20 altera_mf_components 0 22 No]@D`cShSLI4UOb8Ijo62
R6
Z90 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu.vho
Z91 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu.vho
l0
L36
V5dE[a9l5zm5H^CRK`>GNn2
R9
32
Z92 !s108 1384988762.739000
Z93 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu.vho|
Z94 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu.vho|
o-O0
R13
!s100 hcA[fZkec<Kl_MRRozOCB0
!i10b 1
Artl
R76
R4
R5
R89
DEx4 work 22 first_nios2_system_cpu 0 22 5dE[a9l5zm5H^CRK`>GNn2
l4321
L68
VNCYXWGUgG_7ci`SV@UI<U3
R9
32
R92
R93
R94
o-O0
R13
!s100 gQoJH[]WIZMP;CbDhQULD1
!i10b 1
Efirst_nios2_system_cpu_data_master_translator
R14
R39
R4
R5
R6
Z95 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_data_master_translator.vhd
Z96 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_data_master_translator.vhd
l0
L9
VQW[0SYgH_>8^EX[X3hZ0L2
R9
32
Z97 !s108 1384988763.961000
Z98 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_data_master_translator.vhd|
Z99 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_data_master_translator.vhd|
o-O0
R13
!s100 n1W[fNefzC7[XADEj9?5?2
!i10b 1
Artl
R39
R4
R5
DEx4 work 45 first_nios2_system_cpu_data_master_translator 0 22 QW[0SYgH_>8^EX[X3hZ0L2
l140
L74
VZK>ohSHO[m3fF]@EOb2bz1
R9
32
R97
R98
R99
o-O0
R13
!s100 :``61?mz^b^H^6M]5`dEa0
!i10b 1
Efirst_nios2_system_cpu_data_master_translator_avalon_universal_master_0_agent
R14
R39
R4
R5
R6
Z100 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_data_master_translator_avalon_universal_master_0_agent.vhd
Z101 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_data_master_translator_avalon_universal_master_0_agent.vhd
l0
L9
Vi7]0BP;?S`oE0]NEKHe[Y0
R9
32
Z102 !s108 1384988764.628000
Z103 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_data_master_translator_avalon_universal_master_0_agent.vhd|
Z104 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_data_master_translator_avalon_universal_master_0_agent.vhd|
o-O0
R13
!s100 BGhg0FddDFQT]jRgNX>R00
!i10b 1
Artl
R39
R4
R5
DEx4 work 77 first_nios2_system_cpu_data_master_translator_avalon_universal_master_0_agent 0 22 i7]0BP;?S`oE0]NEKHe[Y0
l176
L92
VB9]lKiJaaf^c_4DUkUT@P0
R9
32
R102
R103
R104
o-O0
R13
!s100 1:YF7I;@<<b47Vf6cR[8g3
!i10b 1
Efirst_nios2_system_cpu_instruction_master_translator
R14
R39
R4
R5
R6
Z105 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_instruction_master_translator.vhd
Z106 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_instruction_master_translator.vhd
l0
L9
V]1OUd:fAgMW:n>EdJo[RL3
R9
32
Z107 !s108 1384988764.014000
Z108 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_instruction_master_translator.vhd|
Z109 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_instruction_master_translator.vhd|
o-O0
R13
!s100 c4<:iU[foh:cW5o@U70QE2
!i10b 1
Artl
R39
R4
R5
DEx4 work 52 first_nios2_system_cpu_instruction_master_translator 0 22 ]1OUd:fAgMW:n>EdJo[RL3
l140
L74
V6;Xk>N:Zj_2_8?3I2UMEV1
R9
32
R107
R108
R109
o-O0
R13
!s100 l?40D0=DWD`ce9eM`k`o;3
!i10b 1
Efirst_nios2_system_cpu_jtag_debug_module_sysclk
R88
R89
R3
R2
R39
R4
R5
Z110 DPx6 altera 25 altera_europa_support_lib 0 22 l<USL:m_<eTTJ0m??:EdF1
R6
Z111 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_jtag_debug_module_sysclk.vhd
Z112 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_jtag_debug_module_sysclk.vhd
l0
L29
VFnhdYn>;eM5bWK:W_mg@H2
R9
32
Z113 !s108 1384988763.003000
Z114 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_jtag_debug_module_sysclk.vhd|
Z115 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_jtag_debug_module_sysclk.vhd|
o-O0
R13
!s100 QF4<O0RlJARkT8Y^m97NU2
!i10b 1
Aeuropa
R89
R3
R2
R39
R4
R5
R110
DEx4 work 47 first_nios2_system_cpu_jtag_debug_module_sysclk 0 22 FnhdYn>;eM5bWK:W_mg@H2
l85
L57
VV[@1DI6zK4WP1DDXV:BmI0
R9
32
R113
R114
R115
o-O0
R13
!s100 VDHc4D>AP[BfjBznXZ>aO0
!i10b 1
Efirst_nios2_system_cpu_jtag_debug_module_tck
R88
R89
R3
R2
R39
R4
R5
R110
R6
Z116 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_jtag_debug_module_tck.vhd
Z117 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_jtag_debug_module_tck.vhd
l0
L29
V0h;H13T_:lel=U_HfSkZi3
R9
32
Z118 !s108 1384988763.069000
Z119 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_jtag_debug_module_tck.vhd|
Z120 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_jtag_debug_module_tck.vhd|
o-O0
R13
!s100 fm4W:JFR3C7OT:c[Z`25T3
!i10b 1
Aeuropa
R89
R3
R2
R39
R4
R5
R110
DEx4 work 44 first_nios2_system_cpu_jtag_debug_module_tck 0 22 0h;H13T_:lel=U_HfSkZi3
l92
L69
V@k=:S@e@VQhanP?K=I_Nk3
R9
32
R118
R119
R120
o-O0
R13
!s100 R==022;lOdaaLHLFTRd6:0
!i10b 1
Efirst_nios2_system_cpu_jtag_debug_module_translator
R14
R39
R4
R5
R6
Z121 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_jtag_debug_module_translator.vhd
Z122 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_jtag_debug_module_translator.vhd
l0
L9
V`zm;Q>aUSmhDRNEzPoMz=2
R9
32
Z123 !s108 1384988764.174000
Z124 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_jtag_debug_module_translator.vhd|
Z125 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_jtag_debug_module_translator.vhd|
o-O0
R13
!s100 QjYFK_VZ8d@je9n=VmJRX3
!i10b 1
Artl
R39
R4
R5
DEx4 work 51 first_nios2_system_cpu_jtag_debug_module_translator 0 22 `zm;Q>aUSmhDRNEzPoMz=2
l148
L78
V17NIii]P[]kZ2Af@eg3m13
R9
32
R123
R124
R125
o-O0
R13
!s100 T]oZ_jdL8lE]_PXNEQoi11
!i10b 1
Efirst_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent
R14
R39
R4
R5
R6
Z126 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd
Z127 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd
l0
L9
V5c7RG2j@bU8onM>BmDahk1
R9
32
Z128 !s108 1384988763.738000
Z129 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd|
Z130 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd|
o-O0
R13
!s100 iWF^ikPJ7:QGGNQN@A=GG0
!i10b 1
Artl
R39
R4
R5
DEx4 work 82 first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent 0 22 5c7RG2j@bU8onM>BmDahk1
l178
L93
VmlM`Lio61GGbZgG@U7XfD2
R9
32
R128
R129
R130
o-O0
R13
!s100 Vm>iPLI`9NcTdUUBezbnO2
!i10b 1
Efirst_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
Z131 w1384977365
R4
R5
R6
Z132 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vho
Z133 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vho
l0
L30
V2ZBS=B]DIRMFmiI28Ac2a1
R9
32
Z134 !s108 1384988760.076000
Z135 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vho|
Z136 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vho|
o-O0
R13
!s100 FFN3^6e7bX19mZ]LDdN^I2
!i10b 1
Artl
R4
R5
DEx4 work 91 first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo 0 22 2ZBS=B]DIRMFmiI28Ac2a1
l391
L48
VKCb;VfB1i==77g:DHNfbU2
R9
32
R134
R135
R136
o-O0
R13
!s100 :0P1kMELVFC3ez0Lm>lKA2
!i10b 1
Efirst_nios2_system_cpu_jtag_debug_module_wrapper
R88
R89
R3
R2
R39
R4
R5
R110
R6
Z137 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.vhd
Z138 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.vhd
l0
L29
VmbDV]cfFE>aWPiSWY9e9n0
R9
32
Z139 !s108 1384988763.141000
Z140 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.vhd|
Z141 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.vhd|
o-O0
R13
!s100 M2KW0Q@aHciz[85d<MDcN2
!i10b 1
Aeuropa
R89
R3
R2
R39
R4
R5
R110
DEx4 work 48 first_nios2_system_cpu_jtag_debug_module_wrapper 0 22 mbDV]cfFE>aWPiSWY9e9n0
l196
L74
VDCfWR:OMBBaV@f995?o5U1
R9
32
R139
R140
R141
o-O0
R13
!s100 5hPUPcV=9C2VgO4;M8Jcb3
!i10b 1
Efirst_nios2_system_cpu_mult_cell
R88
Z142 DPx12 altera_lnsim 23 altera_lnsim_components 0 22 TbMm4cCE15VLE>>M8DQnB3
R3
R2
R39
R4
R5
R110
R6
Z143 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.vhd
Z144 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.vhd
l0
L35
Vki7?N3cK3nAk?AkQU6h7e1
R9
32
Z145 !s108 1384988763.213000
Z146 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.vhd|
Z147 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.vhd|
o-O0
R13
!s100 Jl?zi41b05_8TTTh@YaO@0
!i10b 1
Aeuropa
R142
R3
R2
R39
R4
R5
R110
DEx4 work 32 first_nios2_system_cpu_mult_cell 0 22 ki7?N3cK3nAk?AkQU6h7e1
l54
L49
VLINK<2UT;>:Nn95I3:ENC2
R9
32
R145
R146
R147
o-O0
R13
!s100 bJj`;8W[ZbF7ezG=Sa7i31
!i10b 1
Efirst_nios2_system_cpu_oci_test_bench
R88
R89
R3
R2
R39
R4
R5
R110
R6
Z148 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_oci_test_bench.vhd
Z149 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_oci_test_bench.vhd
l0
L29
VRTm?]X0z8:=IM4S]W5dFS0
R9
32
Z150 !s108 1384988763.296000
Z151 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_oci_test_bench.vhd|
Z152 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_oci_test_bench.vhd|
o-O0
R13
!s100 ?R>DHM>TDXKG1`zFSo6ji1
!i10b 1
Aeuropa
R89
R3
R2
R39
R4
R5
R110
DEx4 work 37 first_nios2_system_cpu_oci_test_bench 0 22 RTm?]X0z8:=IM4S]W5dFS0
l42
L40
VW2EzaDj[ZOWUmmUiVoPWW0
R9
32
R150
R151
R152
o-O0
R13
!s100 Ql_KCZn;P=1?_]oM?1W>J1
!i10b 1
Efirst_nios2_system_cpu_test_bench
R88
R89
R3
R2
R39
R4
R5
R110
R6
Z153 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_test_bench.vhd
Z154 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_test_bench.vhd
l0
L32
Vh27i_bgcOX:_boY[6[XW@2
R9
32
Z155 !s108 1384988763.365000
Z156 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_test_bench.vhd|
Z157 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_test_bench.vhd|
o-O0
R13
!s100 c8ik[24:[;e=YbM:ZW@;c3
!i10b 1
Aeuropa
R89
R3
R2
R39
R4
R5
R110
DEx4 work 33 first_nios2_system_cpu_test_bench 0 22 h27i_bgcOX:_boY[6[XW@2
l234
L70
VD`DL;EE<D?JlAkKFT8CFA0
R9
32
R155
R156
R157
o-O0
R13
!s100 ]ADegk8^4JJ7K^7KP`1J73
!i10b 1
Efirst_nios2_system_dma_engine_0_avalon_master_translator
R14
R39
R4
R5
R6
Z158 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_dma_engine_0_avalon_master_translator.vhd
Z159 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_dma_engine_0_avalon_master_translator.vhd
l0
L9
VVcYF1gXXBe@iLzn6hYM3a0
R9
32
Z160 !s108 1384988764.120000
Z161 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_dma_engine_0_avalon_master_translator.vhd|
Z162 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_dma_engine_0_avalon_master_translator.vhd|
o-O0
R13
!s100 ZjghE2T=bPW;c4]>GFD8T0
!i10b 1
Artl
R39
R4
R5
DEx4 work 56 first_nios2_system_dma_engine_0_avalon_master_translator 0 22 VcYF1gXXBe@iLzn6hYM3a0
l140
L74
VPA=>_baEjg3Hn@LWzO??32
R9
32
R160
R161
R162
o-O0
R13
!s100 :O4aIDYLHa;]4e7[CQQc03
!i10b 1
Efirst_nios2_system_grab_if_0_avalon_master_translator
R14
R39
R4
R5
R6
Z163 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_grab_if_0_avalon_master_translator.vhd
Z164 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_grab_if_0_avalon_master_translator.vhd
l0
L9
V1z6NgZm`k7AO9;JRmlOgn3
R9
32
Z165 !s108 1384988764.067000
Z166 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_grab_if_0_avalon_master_translator.vhd|
Z167 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_grab_if_0_avalon_master_translator.vhd|
o-O0
R13
!s100 bH_]zCQbd5FCD4WWhj[T`3
!i10b 1
Artl
R39
R4
R5
DEx4 work 53 first_nios2_system_grab_if_0_avalon_master_translator 0 22 1z6NgZm`k7AO9;JRmlOgn3
l140
L74
V@;Fh0EkHnL`CSPAg@W7=e1
R9
32
R165
R166
R167
o-O0
R13
!s100 >mD@5[_;RKk@bDSWDg;3c0
!i10b 1
Efirst_nios2_system_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent
R14
R39
R4
R5
R6
Z168 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent.vhd
Z169 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent.vhd
l0
L9
VPBBKHgL8]M>TAHO71S8>Q1
R9
32
Z170 !s108 1384988764.684000
Z171 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent.vhd|
Z172 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent.vhd|
o-O0
R13
!s100 3]jQ0FShL7le6Ui8B9LBk2
!i10b 1
Artl
R39
R4
R5
DEx4 work 85 first_nios2_system_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent 0 22 PBBKHgL8]M>TAHO71S8>Q1
l176
L92
VDLHkEOMlaSFAni4AAo1_02
!s100 0J1j=V@Q@mXFVV9AU;01n1
R9
32
R170
R171
R172
o-O0
R13
!i10b 1
Efirst_nios2_system_id_router
Z173 w1384977385
R4
R5
R6
Z174 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_id_router.vho
Z175 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_id_router.vho
l0
L30
VAaiK@N>N`P<Ua6<DZP[HZ0
R9
32
Z176 !s108 1384988759.591000
Z177 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_id_router.vho|
Z178 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_id_router.vho|
o-O0
R13
!s100 OjJJ[Pba4580<k1?V<?z_1
!i10b 1
Artl
R4
R5
DEx4 work 28 first_nios2_system_id_router 0 22 AaiK@N>N`P<Ua6<DZP[HZ0
l59
L49
VccQzYMlAO8J;zQ5`zaNl22
R9
32
R176
R177
R178
o-O0
R13
!s100 U3jURQ[0cSE3Znm]CXS^Q0
!i10b 1
Efirst_nios2_system_id_router_005
Z179 w1384977389
R4
R5
R6
Z180 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_id_router_005.vho
Z181 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_id_router_005.vho
l0
L30
VLIzcP]_BJPQ;Gcjoe]JfZ2
R9
32
Z182 !s108 1384988759.530000
Z183 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_id_router_005.vho|
Z184 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_id_router_005.vho|
o-O0
R13
!s100 0Cb@_ol>385giAM3UQJ`j2
!i10b 1
Artl
R4
R5
DEx4 work 32 first_nios2_system_id_router_005 0 22 LIzcP]_BJPQ;Gcjoe]JfZ2
l66
L49
V58i=bG@cMl_GnMm?MEnPh0
R9
32
R182
R183
R184
o-O0
R13
!s100 oCc9=bESR[=YfY2c]AKH33
!i10b 1
Efirst_nios2_system_irq_mapper
Z185 w1384977421
R4
R5
R6
Z186 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_irq_mapper.vho
Z187 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_irq_mapper.vho
l0
L30
V]<n04OS5Xk1=A54AIGX7:2
R9
32
Z188 !s108 1384988755.651000
Z189 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_irq_mapper.vho|
Z190 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_irq_mapper.vho|
o-O0
R13
!s100 NAIf@=AM>]>hSNFUY4Lal1
!i10b 1
Artl
R4
R5
DEx4 work 29 first_nios2_system_irq_mapper 0 22 ]<n04OS5Xk1=A54AIGX7:2
l46
L42
VcS32]M6>NoX2^HEU5T<hX0
R9
32
R188
R189
R190
o-O0
R13
!s100 J>7S_f9YI8S69M=CYdOk^2
!i10b 1
Efirst_nios2_system_jtag_uart
R88
R3
R2
R39
R4
R5
R110
R6
Z191 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_jtag_uart.vhd
Z192 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_jtag_uart.vhd
l0
L455
V0[fHC[boU7>l^X777mVZP0
R9
32
Z193 !s108 1384988762.619000
Z194 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_jtag_uart.vhd|
Z195 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_jtag_uart.vhd|
o-O0
R13
!s100 <V0:Ne2gQ:R7<zDG:51i73
!i10b 1
Aeuropa
R3
R2
R39
R4
R5
R110
DEx4 work 28 first_nios2_system_jtag_uart 0 22 0[fHC[boU7>l^X777mVZP0
l573
L478
VZe[`Y6BEQVoH1NMW2gm>h0
R9
32
R193
R194
R195
o-O0
R13
!s100 f7dNGBX;SjSbe<]>3ClWf0
!i10b 1
Efirst_nios2_system_jtag_uart_avalon_jtag_slave_translator
R14
R39
R4
R5
R6
Z196 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd
Z197 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd
l0
L9
VL4cJR8=O9F>4ZHHOHK[0D1
R9
32
Z198 !s108 1384988764.287000
Z199 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd|
Z200 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd|
o-O0
R13
!s100 W8J@:6FcQh8DcJ;CzIN1U3
!i10b 1
Artl
R39
R4
R5
DEx4 work 57 first_nios2_system_jtag_uart_avalon_jtag_slave_translator 0 22 L4cJR8=O9F>4ZHHOHK[0D1
l148
L78
VT8VL27`?L^eLd<^@B_ROA1
R9
32
R198
R199
R200
o-O0
R13
!s100 ?a>oNmPm?W_G0WlJO2FKY3
!i10b 1
Efirst_nios2_system_jtag_uart_scfifo_r
R88
R3
R2
R39
R4
R5
R110
R6
R191
R192
l0
L313
Ve7_@A<LhlkfRL[M;CL>mG2
R9
32
R193
R194
R195
o-O0
R13
!s100 KEGGMbC[6lER=_COWz;Rh0
!i10b 1
Aeuropa
R3
R2
R39
R4
R5
R110
DEx4 work 37 first_nios2_system_jtag_uart_scfifo_r 0 22 e7_@A<LhlkfRL[M;CL>mG2
l381
L332
V_[n4@HiB^LKTziN?B@YaK0
R9
32
R193
R194
R195
o-O0
R13
!s100 IjUIk>b@Fj79I5[RMX?JU0
!i10b 1
Efirst_nios2_system_jtag_uart_scfifo_w
R88
R3
R2
R39
R4
R5
R110
R6
R191
R192
l0
L95
ViS4oTMWBA6VMDf?EVYEfQ2
R9
32
R193
R194
R195
o-O0
R13
!s100 ?`5l=^aZa0AjDET4B<@UC3
!i10b 1
Aeuropa
R3
R2
R39
R4
R5
R110
DEx4 work 37 first_nios2_system_jtag_uart_scfifo_w 0 22 iS4oTMWBA6VMDf?EVYEfQ2
l162
L113
VfM3zJ:<A=;@O@fnJI:hD=1
R9
32
R193
R194
R195
o-O0
R13
!s100 f0fda5[Sfib0WV0GLUoY61
!i10b 1
Efirst_nios2_system_jtag_uart_sim_scfifo_r
R88
R89
R3
R2
R39
R4
R5
R110
R6
R191
R192
l0
L233
V@4]:RaSFT=]AD<lZ7SM:52
R9
32
R193
R194
R195
o-O0
R13
!s100 l?FkNR2Nglm^B4@ZF`oZ]3
!i10b 1
Aeuropa
R89
R3
R2
R39
R4
R5
R110
DEx4 work 41 first_nios2_system_jtag_uart_sim_scfifo_r 0 22 @4]:RaSFT=]AD<lZ7SM:52
l257
L249
VTgaPHbibROPAM>nB?o0;R2
R9
32
R193
R194
R195
o-O0
R13
!s100 UkIAe6eVgjjJRSK3IfACA2
!i10b 1
Efirst_nios2_system_jtag_uart_sim_scfifo_w
R88
R89
R3
R2
R39
R4
R5
R110
R6
R191
R192
l0
L32
V0UO?OgoEA]6BjdQS8ndSF2
R9
32
R193
R194
R195
o-O0
R13
!s100 UhF7PMR8C][L3g8dZOB^W3
!i10b 1
Aeuropa
R89
R3
R2
R39
R4
R5
R110
DEx4 work 41 first_nios2_system_jtag_uart_sim_scfifo_w 0 22 0UO?OgoEA]6BjdQS8ndSF2
l50
L48
VFOTZMjkFhK69HL06IVhb21
R9
32
R193
R194
R195
o-O0
R13
!s100 b=5>oo0f?MGD;U4On2DNZ3
!i10b 1
Efirst_nios2_system_new_sdram_controller_0
Z201 w1384977361
R89
R3
R2
R39
R4
R5
R110
R6
Z202 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_new_sdram_controller_0.vhd
Z203 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_new_sdram_controller_0.vhd
l0
L170
VnoOz4F=P>gK1SgIb50iSA2
R9
32
Z204 !s108 1384988762.387000
Z205 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_new_sdram_controller_0.vhd|
Z206 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_new_sdram_controller_0.vhd|
o-O0
R13
!s100 ]7WdQd?@2RKnM:e?7P85E3
!i10b 1
Aeuropa
R89
R3
R2
R39
R4
R5
R110
DEx4 work 41 first_nios2_system_new_sdram_controller_0 0 22 noOz4F=P>gK1SgIb50iSA2
l282
L199
VIk5W6gB^aPzlPhG67kJLn0
R9
32
R204
R205
R206
o-O0
R13
!s100 M:FA[gcQMaB]n;Q9aD4dc3
!i10b 1
Efirst_nios2_system_new_sdram_controller_0_input_efifo_module
R201
R89
R3
R2
R39
R4
R5
R110
R6
R202
R203
l0
L29
VbDS22bE^_Can[n8FZ@YHY2
R9
32
R204
R205
R206
o-O0
R13
!s100 SiUOV0GJnXgzoM_>ZQ?8H2
!i10b 1
Aeuropa
R89
R3
R2
R39
R4
R5
R110
DEx4 work 60 first_nios2_system_new_sdram_controller_0_input_efifo_module 0 22 bDS22bE^_Can[n8FZ@YHY2
l58
L48
VLTLBg1ID=m>5<ZBF[Tbb=3
R9
32
R204
R205
R206
o-O0
R13
!s100 >=afnKRH9jic^hfBSeE_N3
!i10b 1
Efirst_nios2_system_new_sdram_controller_0_s1_translator
R14
R39
R4
R5
R6
Z207 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_new_sdram_controller_0_s1_translator.vhd
Z208 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_new_sdram_controller_0_s1_translator.vhd
l0
L9
V@gKDhIWYRN;MAl2=l@i<V0
R9
32
Z209 !s108 1384988764.475000
Z210 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_new_sdram_controller_0_s1_translator.vhd|
Z211 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_new_sdram_controller_0_s1_translator.vhd|
o-O0
R13
!s100 DLY4TnmI;b_;`U3L>mYE31
!i10b 1
Artl
R39
R4
R5
DEx4 work 55 first_nios2_system_new_sdram_controller_0_s1_translator 0 22 @gKDhIWYRN;MAl2=l@i<V0
l148
L78
V3zn@QcI6TVg_6]Z>3]NgS3
R9
32
R209
R210
R211
o-O0
R13
!s100 KXLG>`hcR?k```MnlhfCR3
!i10b 1
Efirst_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent
R14
R39
R4
R5
R6
Z212 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent.vhd
Z213 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent.vhd
l0
L9
VDaP0C^aX@fKKHo=SLkAco2
R9
32
Z214 !s108 1384988763.797000
Z215 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent.vhd|
Z216 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent.vhd|
o-O0
R13
!s100 GTnl791okmhfOeU4BZ2:j1
!i10b 1
Artl
R39
R4
R5
DEx4 work 86 first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent 0 22 DaP0C^aX@fKKHo=SLkAco2
l178
L93
V`>S^8G@OkJza>0^bZ^0]30
R9
32
R214
R215
R216
o-O0
R13
!s100 6IIeii^U:2OgLI^j;1K240
!i10b 1
Efirst_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo
Z217 w1384977374
R4
R5
R76
R6
Z218 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vho
Z219 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vho
l0
L33
V9SAjoh[giUGULTZb9fSl10
R9
32
Z220 !s108 1384988759.751000
Z221 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vho|
Z222 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vho|
o-O0
R13
!s100 jhci;@M5Mng6nF<7Z`DSV3
!i10b 1
Artl
R4
R5
R76
DEx4 work 97 first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo 0 22 9SAjoh[giUGULTZb9fSl10
l480
L47
V_:ai<ZiMQL4L7h=P7h2;X3
R9
32
R220
R221
R222
o-O0
R13
!s100 hOAGCebMGck1:_z:G;dF=0
!i10b 1
Efirst_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
Z223 w1384977369
R4
R5
R6
Z224 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vho
Z225 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vho
l0
L30
VmAQ^UgP89[8^JPjISC9Wa2
R9
32
Z226 !s108 1384988759.846000
Z227 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vho|
Z228 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vho|
o-O0
R13
!s100 MhlChboR:M7A17AQ^VQ?G1
!i10b 1
Artl
R4
R5
DEx4 work 95 first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo 0 22 mAQ^UgP89[8^JPjISC9Wa2
l1447
L48
VOdlV2DUHOTPY861X[5I0<0
R9
32
R226
R227
R228
o-O0
R13
!s100 F_9C0cYzKZEzVG@D6Dmfl1
!i10b 1
Efirst_nios2_system_onchip_mem
Z229 w1384977335
R89
R3
R2
R39
R4
R5
R110
R6
Z230 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_onchip_mem.vhd
Z231 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_onchip_mem.vhd
l0
L29
VYCUAZiWj[^]9?c1QB]c]A3
R9
32
Z232 !s108 1384988763.455000
Z233 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_onchip_mem.vhd|
Z234 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_onchip_mem.vhd|
o-O0
R13
!s100 fI>[jP7T>UiFBMeiC_SU90
!i10b 1
Aeuropa
R89
R3
R2
R39
R4
R5
R110
DEx4 work 29 first_nios2_system_onchip_mem 0 22 YCUAZiWj[^]9?c1QB]c]A3
l79
L50
V7O2kIWFOb=o]b<nfMoTLV0
R9
32
R232
R233
R234
o-O0
R13
!s100 ^oU_z44N7YgzaSlPH:^a?3
!i10b 1
Efirst_nios2_system_onchip_mem_s1_translator
R14
R39
R4
R5
R6
Z235 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_onchip_mem_s1_translator.vhd
Z236 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_onchip_mem_s1_translator.vhd
l0
L9
Va85]h3b9X?=PLdB1S1UlB3
R9
32
Z237 !s108 1384988764.228000
Z238 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_onchip_mem_s1_translator.vhd|
Z239 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_onchip_mem_s1_translator.vhd|
o-O0
R13
!s100 1]zQAR^Y[Ekg>m72iF]Gl3
!i10b 1
Artl
R39
R4
R5
DEx4 work 43 first_nios2_system_onchip_mem_s1_translator 0 22 a85]h3b9X?=PLdB1S1UlB3
l148
L78
V`Wbg7Q2Q5WIEXB7nQRTB91
R9
32
R237
R238
R239
o-O0
R13
!s100 fTm0kzO=WB:Q8;i5oX;CH1
!i10b 1
Efirst_nios2_system_regfile_final_0_avalon_slave_0_translator
R14
R39
R4
R5
R6
Z240 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_regfile_final_0_avalon_slave_0_translator.vhd
Z241 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_regfile_final_0_avalon_slave_0_translator.vhd
l0
L9
VaLdODaH<0W=7aICc0YDWW0
R9
32
Z242 !s108 1384988764.573000
Z243 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_regfile_final_0_avalon_slave_0_translator.vhd|
Z244 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_regfile_final_0_avalon_slave_0_translator.vhd|
o-O0
R13
!s100 aaXj@[52WAXSEiabA:ERL1
!i10b 1
Artl
R39
R4
R5
DEx4 work 60 first_nios2_system_regfile_final_0_avalon_slave_0_translator 0 22 aLdODaH<0W=7aICc0YDWW0
l148
L78
V:`=TZPjDFcWmOU]F@A6=<2
R9
32
R242
R243
R244
o-O0
R13
!s100 Z2zR^7GV`127gVd6j<G_d2
!i10b 1
Efirst_nios2_system_rsp_xbar_demux
Z245 w1384977411
R4
R5
R6
Z246 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_rsp_xbar_demux.vho
Z247 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_rsp_xbar_demux.vho
l0
L30
V:]CQbzL`clVC0JeP5;JWV1
R9
32
Z248 !s108 1384988756.990000
Z249 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_rsp_xbar_demux.vho|
Z250 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_rsp_xbar_demux.vho|
o-O0
R13
!s100 JNO[L]ad6>9VWVhoZ2SAY1
!i10b 1
Artl
R4
R5
DEx4 work 33 first_nios2_system_rsp_xbar_demux 0 22 :]CQbzL`clVC0JeP5;JWV1
l64
L56
VE_C2h;LiDQV7Yf:2H<?@i0
R9
32
R248
R249
R250
o-O0
R13
!s100 zk^V_CWGZgBgH5?TX;^1W3
!i10b 1
Efirst_nios2_system_rsp_xbar_demux_005
Z251 w1384977414
R4
R5
R6
Z252 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_rsp_xbar_demux_005.vho
Z253 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_rsp_xbar_demux_005.vho
l0
L30
VQPAYKE@[K=^V[bjh[638z2
R9
32
Z254 !s108 1384988756.938000
Z255 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_rsp_xbar_demux_005.vho|
Z256 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_rsp_xbar_demux_005.vho|
o-O0
R13
!s100 4Wng62O1e5C_Zb^`HL9l:2
!i10b 1
Artl
R4
R5
DEx4 work 37 first_nios2_system_rsp_xbar_demux_005 0 22 QPAYKE@[K=^V[bjh[638z2
l80
L68
Vn3XJ[9GGFKTX?28_RH=n12
R9
32
R254
R255
R256
o-O0
R13
!s100 a=ff3UOo0XZE=na5UO@1:1
!i10b 1
Efirst_nios2_system_rsp_xbar_mux
Z257 w1384977418
R4
R5
R6
Z258 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_rsp_xbar_mux.vho
Z259 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_rsp_xbar_mux.vho
l0
L30
VcKgUzh42nGKgPPi_8W57_1
R9
32
Z260 !s108 1384988756.797000
Z261 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_rsp_xbar_mux.vho|
Z262 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_rsp_xbar_mux.vho|
o-O0
R13
!s100 <VKH4CG8B^7d6PcCaXzLf2
!i10b 1
Artl
R4
R5
DEx4 work 31 first_nios2_system_rsp_xbar_mux 0 22 cKgUzh42nGKgPPi_8W57_1
l2331
L86
V?6PDjnZ66UHG?oTX01c_H0
R9
32
R260
R261
R262
o-O0
R13
!s100 Xjo[Pc=B=k1m[Xg0@Fa`g0
!i10b 1
Efirst_nios2_system_sys_clk_timer
R88
R89
R3
R2
R39
R4
R5
R110
R6
Z263 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_sys_clk_timer.vhd
Z264 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_sys_clk_timer.vhd
l0
L29
VB^5[XZ>B_Dc9dVkLHYa?_2
R9
32
Z265 !s108 1384988762.540000
Z266 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_sys_clk_timer.vhd|
Z267 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_sys_clk_timer.vhd|
o-O0
R13
!s100 _fM>`eb1eG?5IJTTK9zmb1
!i10b 1
Aeuropa
R89
R3
R2
R39
R4
R5
R110
DEx4 work 32 first_nios2_system_sys_clk_timer 0 22 B^5[XZ>B_Dc9dVkLHYa?_2
l76
L46
V3nQUaZdoOGI51O5UU7[]Z2
R9
32
R265
R266
R267
o-O0
R13
!s100 W5l1@MlQ1DhCLdI>hohOi3
!i10b 1
Efirst_nios2_system_sys_clk_timer_s1_translator
R14
R39
R4
R5
R6
Z268 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_sys_clk_timer_s1_translator.vhd
Z269 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_sys_clk_timer_s1_translator.vhd
l0
L9
VmC21>c384QmS?AE1A?[zE3
R9
32
Z270 !s108 1384988764.339000
Z271 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_sys_clk_timer_s1_translator.vhd|
Z272 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_sys_clk_timer_s1_translator.vhd|
o-O0
R13
!s100 iBjLXT??6B2jU6:N3eS[;3
!i10b 1
Artl
R39
R4
R5
DEx4 work 46 first_nios2_system_sys_clk_timer_s1_translator 0 22 mC21>c384QmS?AE1A?[zE3
l148
L78
VfPcQ2DZDU[?29E``2XZ[C3
R9
32
R270
R271
R272
o-O0
R13
!s100 G@e[[_?]`;=]3=aBPZRJ;0
!i10b 1
Efirst_nios2_system_sysid
R201
R4
R5
R6
Z273 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_sysid.vho
Z274 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_sysid.vho
l0
L30
Vo_4jjZRfWP2k7g7XaDdNh2
R9
32
Z275 !s108 1384988762.483000
Z276 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_sysid.vho|
Z277 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_sysid.vho|
o-O0
R13
!s100 ZM4mb_F@0LIISJWS`[Mf42
!i10b 1
Artl
R4
R5
DEx4 work 24 first_nios2_system_sysid 0 22 o_4jjZRfWP2k7g7XaDdNh2
l45
L40
VPPVnQSf<A6oQj9z8`O54]0
R9
32
R275
R276
R277
o-O0
R13
!s100 a2KV<WWRXFaZ=?i3nMPKk3
!i10b 1
Efirst_nios2_system_sysid_control_slave_translator
R14
R39
R4
R5
R6
Z278 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_sysid_control_slave_translator.vhd
Z279 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_sysid_control_slave_translator.vhd
l0
L9
V9RL3BWO?5=ai<4CUBKTMM3
R9
32
Z280 !s108 1384988764.411000
Z281 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_sysid_control_slave_translator.vhd|
Z282 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_sysid_control_slave_translator.vhd|
o-O0
R13
!s100 >@16kJW@aFB6FaJjIU[K43
!i10b 1
Artl
R39
R4
R5
DEx4 work 49 first_nios2_system_sysid_control_slave_translator 0 22 9RL3BWO?5=ai<4CUBKTMM3
l148
L78
VHVW6RFQ7OGa9l6bg4zEd_2
R9
32
R280
R281
R282
o-O0
R13
!s100 LKBQSn@MT8]iiBkBozWF_1
!i10b 1
Efirst_nios2_system_tb
Z283 w1384982684
R39
R4
R5
R6
Z284 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/first_nios2_system_tb.vhd
Z285 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/first_nios2_system_tb.vhd
l0
L9
ViKSD?Y<Z8l1?5Q;482cQ21
!s100 IU2eZU:3>[IQP<UFIMZL<2
R9
32
!i10b 1
Z286 !s108 1384988764.744000
Z287 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/first_nios2_system_tb.vhd|
Z288 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/first_nios2_system_tb.vhd|
o-O0
R13
Artl
R39
R4
R5
Z289 DEx4 work 21 first_nios2_system_tb 0 22 iKSD?Y<Z8l1?5Q;482cQ21
l381
L12
Z290 VG:e2T9YZRe[8CT@_:1Kg02
Z291 !s100 SX]KFZH4zk:K]=?kfQLi`1
R9
32
!i10b 1
R286
R287
R288
o-O0
R13
Efirst_nios2_system_width_adapter
R14
R39
R4
R5
R6
Z292 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_width_adapter.vhd
Z293 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_width_adapter.vhd
l0
L9
VO[fBPTUaS6FW0gHYg>Bk[0
R9
32
Z294 !s108 1384988763.853000
Z295 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_width_adapter.vhd|
Z296 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_width_adapter.vhd|
o-O0
R13
!s100 KgBE;9<G[SVZXQ4?:5elM2
!i10b 1
Artl
R39
R4
R5
DEx4 work 32 first_nios2_system_width_adapter 0 22 O[fBPTUaS6FW0gHYg>Bk[0
l132
L70
VPP^8<oNQhJAAz=ebVH1@<3
R9
32
R294
R295
R296
o-O0
R13
!s100 zMhk:LR[9[OUS^@QSNW2E1
!i10b 1
Efirst_nios2_system_width_adapter_002
R14
R39
R4
R5
R6
Z297 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_width_adapter_002.vhd
Z298 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_width_adapter_002.vhd
l0
L9
VfIW;A_84:b4;AhYVOT=QB3
R9
32
Z299 !s108 1384988763.907000
Z300 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_width_adapter_002.vhd|
Z301 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_width_adapter_002.vhd|
o-O0
R13
!s100 JcYOMXGnYV_n?KU8RTePW0
!i10b 1
Artl
R39
R4
R5
DEx4 work 36 first_nios2_system_width_adapter_002 0 22 fIW;A_84:b4;AhYVOT=QB3
l132
L70
VgZlA@Xhiz12I2lcCJ1nge2
R9
32
R299
R300
R301
o-O0
R13
!s100 bQYli4TOYD8YIVMfDjBD11
!i10b 1
Efpga_vga
Z302 w1380468264
R2
R3
R4
R5
R6
Z303 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/vga/fpga_vga.vhd
Z304 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/vga/fpga_vga.vhd
l0
L6
VPS?IIJ4c?;D1WA_J^d3Tm1
R9
32
Z305 !s108 1384988755.598000
Z306 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/vga/fpga_vga.vhd|
Z307 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/vga/fpga_vga.vhd|
o-O0
R13
!s100 18hWhzz7J1NhK^LjhZz>d3
!i10b 1
Afunctional
R2
R3
R4
R5
DEx4 work 8 fpga_vga 0 22 PS?IIJ4c?;D1WA_J^d3Tm1
l107
L29
VjAXi;ihoa@66Dk7<QjHm10
R9
32
R305
R306
R307
o-O0
R13
!s100 ?5oze[WPQmUSNaYz@[DTa0
!i10b 1
Egrab_addressing
R201
R2
R3
R4
R5
R6
Z308 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/grab_addressing.vhd
Z309 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/grab_addressing.vhd
l0
L28
VkQLW5UO52`icR1LhU2ClA3
R9
32
Z310 !s108 1384988762.122000
Z311 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/grab_addressing.vhd|
Z312 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/grab_addressing.vhd|
o-O0
R13
!s100 _dT@AF2mCPFFc`NbjO_T`0
!i10b 1
Afunctional
R2
R3
R4
R5
DEx4 work 15 grab_addressing 0 22 kQLW5UO52`icR1LhU2ClA3
l59
L50
Va_2^NKVoY:G9OS:lOLnXA3
R9
32
R310
R311
R312
o-O0
R13
!s100 fM0WF@`OP<[M020hk7gWQ3
!i10b 1
Egrab_avdetect
R201
R2
R3
R4
R5
R6
Z313 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/grab_avdetect.vhd
Z314 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/grab_avdetect.vhd
l0
L21
V:25Tb8e7NZX2<>oMA[8KZ1
R9
32
Z315 !s108 1384988762.174000
Z316 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/grab_avdetect.vhd|
Z317 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/grab_avdetect.vhd|
o-O0
R13
!s100 9DP?GcZFBQ@i8EWZojnIM1
!i10b 1
Aa0
R2
R3
R4
R5
DEx4 work 13 grab_avdetect 0 22 :25Tb8e7NZX2<>oMA[8KZ1
l46
L34
VoWR?ZakYmFjODWPDmBANa1
R9
32
R315
R316
R317
o-O0
R13
!s100 Zmo;Rf0h>6d>ZAY]9VK0M3
!i10b 1
Egrab_buffer
R201
R4
R5
R6
Z318 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/grab_buffer.vhd
Z319 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/grab_buffer.vhd
l0
L42
Vc3C[ZPeWZl]:k:<`VmV:<3
R9
32
Z320 !s108 1384988762.228000
Z321 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/grab_buffer.vhd|
Z322 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/grab_buffer.vhd|
o-O0
R13
!s100 SM;UDY>>GI71NZGcieBgF0
!i10b 1
Asyn
R4
R5
DEx4 work 11 grab_buffer 0 22 c3C[ZPeWZl]:k:<`VmV:<3
l95
L56
V:I`T7:fQB?YNW]2i8CQ1M2
R9
32
R320
R321
R322
o-O0
R13
!s100 ^8hT^Hg8jeBlGzMFEP7Eo2
!i10b 1
Egrab_if
R201
R2
R3
R4
R5
R6
Z323 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/grab_if.vhd
Z324 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/grab_if.vhd
l0
L57
VXC2eDbAnzD30O01K__mC?1
R9
32
Z325 !s108 1384988762.066000
Z326 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/grab_if.vhd|
Z327 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/grab_if.vhd|
o-O0
R13
!s100 kZXb<l3dUVQT]K7QikMj:2
!i10b 1
Afunctional
R2
R3
R4
R5
DEx4 work 7 grab_if 0 22 XC2eDbAnzD30O01K__mC?1
l231
L94
VzgLignf6HQOQ@VIMhX]Yf3
R9
32
R325
R326
R327
o-O0
R13
!s100 IX;Cj5@hfQT<[E0o1j][R2
!i10b 1
Egrab_rcontrol
R201
R2
R3
R4
R5
R6
Z328 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/grab_rcontrol.vhd
Z329 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/grab_rcontrol.vhd
l0
L38
V72<;2Gz<6CY1c@Ag6XZ7[2
R9
32
Z330 !s108 1384988762.277000
Z331 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/grab_rcontrol.vhd|
Z332 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/grab_rcontrol.vhd|
o-O0
R13
!s100 Vai3kWGNDIG_DRcK2d>Gz0
!i10b 1
Aimplem
R2
R3
R4
R5
DEx4 work 13 grab_rcontrol 0 22 72<;2Gz<6CY1c@Ag6XZ7[2
l81
L63
Vb0A2GeMNIc5cVaOAX1e`i2
R9
32
R330
R331
R332
o-O0
R13
!s100 6:161JZL35O_jggHHceCh0
!i10b 1
Egrab_wcontrol
R201
R2
R3
R4
R5
R6
Z333 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/grab_wcontrol.vhd
Z334 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/grab_wcontrol.vhd
l0
L27
V^DF^lHCk7:V8:nV]:jIBj0
R9
32
Z335 !s108 1384988762.336000
Z336 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/grab_wcontrol.vhd|
Z337 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/grab_wcontrol.vhd|
o-O0
R13
!s100 SCm?6WczZimEJ3FMzZ^XJ2
!i10b 1
Aa0
R2
R3
R4
R5
DEx4 work 13 grab_wcontrol 0 22 ^DF^lHCk7:V8:nV]:jIBj0
l84
L56
V9S0UjV7lBj9PQkhlkMTEZ1
R9
32
R335
R336
R337
o-O0
R13
!s100 Y`Q1hN9c>ObICI3E1K`>m1
!i10b 1
Eitu656_behavioral
Z338 w1380478362
R2
R3
R4
R5
R6
Z339 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/vga/itu656_behavioral.vhd
Z340 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/vga/itu656_behavioral.vhd
l0
L23
VL4G7@IdXiz2zS<mDLFEH42
R9
32
Z341 !s108 1384988755.545000
Z342 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/vga/itu656_behavioral.vhd|
Z343 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/vga/itu656_behavioral.vhd|
o-O0
R13
!s100 mAE<EQ223CCmdmBEJU6>Q1
!i10b 1
Afunctional
R2
R3
R4
R5
DEx4 work 17 itu656_behavioral 0 22 L4G7@IdXiz2zS<mDLFEH42
l64
L42
Vk=`64@zM3JR3H:jm30?0N0
R9
32
R341
R342
R343
o-O0
R13
!s100 4;E:e:`aaP[?KilGP0`:M0
!i10b 1
Elinebuffer
Z344 w1380473412
R4
R5
R6
Z345 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/vga/linebuffer.vhd
Z346 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/vga/linebuffer.vhd
l0
L42
VfFET5SJ8n0][zRaJG;4:m2
R9
32
Z347 !s108 1384988755.441000
Z348 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/vga/linebuffer.vhd|
Z349 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/vga/linebuffer.vhd|
o-O0
R13
!s100 0?R9AYKZWm05OB8[:^0Pi1
!i10b 1
Asyn
R4
R5
DEx4 work 10 linebuffer 0 22 fFET5SJ8n0][zRaJG;4:m2
l94
L55
VCJ4SL7[MJElSBZfLE?ba`3
R9
32
R347
R348
R349
o-O0
R13
!s100 CK19jnGdJ82TGIP>Qa3^G2
!i10b 1
Eregfile_final
R201
R3
R2
R4
R5
R6
Z350 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/regfile_final.vhd
Z351 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/regfile_final.vhd
l0
L11
VL?2]RaBA4mWebQ72eIJ>C1
R9
32
Z352 !s108 1384988762.007000
Z353 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/regfile_final.vhd|
Z354 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/regfile_final.vhd|
o-O0
R13
!s100 <dYS4RaFAd>NP2IjkI:oI1
!i10b 1
Aarch
R3
R2
R4
R5
DEx4 work 13 regfile_final 0 22 L?2]RaBA4mWebQ72eIJ>C1
l119
L77
V[n_cXTKNjJzQ`=RF:C?6Z2
R9
32
R352
R353
R354
o-O0
R13
!s100 _e^[6ZE0KVoB?GD7Q`]K_1
!i10b 1
Psdrampack
R3
R4
R5
Z355 w1382555259
R6
Z356 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/sdrampack.vhd
Z357 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/sdrampack.vhd
l0
L6
VV^AX2d4:cmnCJXSkfU<e=1
R9
30
b1
Z358 !s108 1384988755.270000
Z359 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/sdrampack.vhd|-87|
Z360 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/sdrampack.vhd|
Z361 o-87 -O0
R13
!s100 Z>V@bX79d`]aTXodKz^:Z1
!i10b 1
Bbody
Z362 DPx4 work 9 sdrampack 0 22 V^AX2d4:cmnCJXSkfU<e=1
R3
R4
R5
l0
L14
V:kMzZd6_hPk4QeCZReN]02
R9
30
R358
R359
R360
R361
R13
nbody
!s100 AN[d_;hi90F<>II1cGQcB1
!i10b 1
Esdramsdr
Z363 w1383227229
R362
R3
R5
Z364 DPx4 ieee 16 std_logic_textio 0 22 ?Il0a149GV276[?[UMDWh2
R4
R6
Z365 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/sdramsdr.vhd
Z366 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/sdramsdr.vhd
l0
L21
VhD4Di<kl`[;kQ66P]=SQW1
R9
30
Z367 !s108 1384988755.320000
Z368 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/sdramsdr.vhd|-87|
Z369 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/sdramsdr.vhd|
R361
R13
!s100 n]0F7h31]YzT66deGKN_e1
!i10b 1
Afunctional
R362
R3
R5
R364
R4
DEx4 work 8 sdramsdr 0 22 hD4Di<kl`[;kQ66P]=SQW1
l323
L46
VXW=^kf2m390=3]R3Em4Ne2
R9
30
R367
R368
R369
R361
R13
!s100 T3<^o;K^IS_T7[zLkoT=h2
!i10b 1
Evga
Z370 w1384984424
R2
R3
R4
R5
R6
Z371 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/vga/vga.vhd
Z372 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/vga/vga.vhd
l0
L24
V_Co0d56oOeUOFc7cHUC_N3
R9
32
Z373 !s108 1384988755.495000
Z374 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/vga/vga.vhd|
Z375 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/vga/vga.vhd|
o-O0
R13
!s100 0kc7<WJ7<gIRD98z>2VVM0
!i10b 1
Afunctional
R2
R3
R4
R5
DEx4 work 3 vga 0 22 _Co0d56oOeUOFc7cHUC_N3
l75
L51
VlbK6B_YMijZ2V>Pk4bflU2
R9
32
R373
R374
R375
o-O0
R13
!s100 K`WienF<jZFQ1F;k<oV0e3
!i10b 1
