


ARM Macro Assembler    Page 1 


    1 00000000         ;/*
    2 00000000         ; * File      : context_rvds.S
    3 00000000         ; * This file is part of RT-Thread RTOS
    4 00000000         ; * COPYRIGHT (C) 2009, RT-Thread Development Team
    5 00000000         ; *
    6 00000000         ; * The license and distribution terms for this file may
                        be
    7 00000000         ; * found in the file LICENSE in this distribution or at
                       
    8 00000000         ; * http://www.rt-thread.org/license/LICENSE
    9 00000000         ; *
   10 00000000         ; * Change Logs:
   11 00000000         ; * Date           Author       Notes
   12 00000000         ; * 2009-01-17     Bernard      first version.
   13 00000000         ; * 2012-01-01     aozima       support context switch l
                       oad/store FPU register.
   14 00000000         ; * 2013-06-18     aozima       add restore MSP feature.
                       
   15 00000000         ; * 2013-06-23     aozima       support lazy stack optim
                       ized.
   16 00000000         ; */
   17 00000000         
   18 00000000         ;/**
   19 00000000         ; * @addtogroup cortex-m4
   20 00000000         ; */
   21 00000000         ;/*@{*/
   22 00000000         
   23 00000000 E000ED08 
                       SCB_VTOR
                               EQU              0xE000ED08  ; Vector Table Offs
                                                            et Register
   24 00000000 E000ED04 
                       NVIC_INT_CTRL
                               EQU              0xE000ED04  ; interrupt control
                                                             state register
   25 00000000 E000ED20 
                       NVIC_SYSPRI2
                               EQU              0xE000ED20  ; system priority r
                                                            egister (2)
   26 00000000 00FF0000 
                       NVIC_PENDSV_PRI
                               EQU              0x00FF0000  ; PendSV priority v
                                                            alue (lowest)
   27 00000000 10000000 
                       NVIC_PENDSVSET
                               EQU              0x10000000  ; value to trigger 
                                                            PendSV exception
   28 00000000         
   29 00000000                 AREA             |.text|, CODE, READONLY, ALIGN=
2
   30 00000000                 THUMB
   31 00000000                 REQUIRE8
   32 00000000                 PRESERVE8
   33 00000000         
   34 00000000                 IMPORT           rt_thread_switch_interrupt_flag
   35 00000000                 IMPORT           rt_interrupt_from_thread
   36 00000000                 IMPORT           rt_interrupt_to_thread
   37 00000000         
   38 00000000         ;/*



ARM Macro Assembler    Page 2 


   39 00000000         ; * rt_base_t rt_hw_interrupt_disable();
   40 00000000         ; */
   41 00000000         rt_hw_interrupt_disable
                               PROC
   42 00000000                 EXPORT           rt_hw_interrupt_disable
   43 00000000 F3EF 8010       MRS              r0, PRIMASK
   44 00000004 B672            CPSID            I
   45 00000006 4770            BX               LR
   46 00000008                 ENDP
   47 00000008         
   48 00000008         ;/*
   49 00000008         ; * void rt_hw_interrupt_enable(rt_base_t level);
   50 00000008         ; */
   51 00000008         rt_hw_interrupt_enable
                               PROC
   52 00000008                 EXPORT           rt_hw_interrupt_enable
   53 00000008 F380 8810       MSR              PRIMASK, r0
   54 0000000C 4770            BX               LR
   55 0000000E                 ENDP
   56 0000000E         
   57 0000000E         ;/*
   58 0000000E         ; * void rt_hw_context_switch(rt_uint32 from, rt_uint32 
                       to);
   59 0000000E         ; * r0 --> from
   60 0000000E         ; * r1 --> to
   61 0000000E         ; */
   62 0000000E         rt_hw_context_switch_interrupt
   63 0000000E                 EXPORT           rt_hw_context_switch_interrupt
   64 0000000E         rt_hw_context_switch
                               PROC
   65 0000000E                 EXPORT           rt_hw_context_switch
   66 0000000E         
   67 0000000E         ; set rt_thread_switch_interrupt_flag to 1
   68 0000000E 4A37            LDR              r2, =rt_thread_switch_interrupt
_flag
   69 00000010 6813            LDR              r3, [r2]
   70 00000012 2B01            CMP              r3, #1
   71 00000014 D004            BEQ              _reswitch
   72 00000016 F04F 0301       MOV              r3, #1
   73 0000001A 6013            STR              r3, [r2]
   74 0000001C         
   75 0000001C 4A34            LDR              r2, =rt_interrupt_from_thread ;
                                                             set rt_interrupt_f
                                                            rom_thread
   76 0000001E 6010            STR              r0, [r2]
   77 00000020         
   78 00000020         _reswitch
   79 00000020 4A34            LDR              r2, =rt_interrupt_to_thread ; s
                                                            et rt_interrupt_to_
                                                            thread
   80 00000022 6011            STR              r1, [r2]
   81 00000024         
   82 00000024 4834            LDR              r0, =NVIC_INT_CTRL ; trigger th
                                                            e PendSV exception 
                                                            (causes context swi
                                                            tch)
   83 00000026 F04F 5180       LDR              r1, =NVIC_PENDSVSET
   84 0000002A 6001            STR              r1, [r0]
   85 0000002C 4770            BX               LR



ARM Macro Assembler    Page 3 


   86 0000002E                 ENDP
   87 0000002E         
   88 0000002E         ; r0 --> switch from thread stack
   89 0000002E         ; r1 --> switch to thread stack
   90 0000002E         ; psr, pc, lr, r12, r3, r2, r1, r0 are pushed into [from
                       ] stack
   91 0000002E         PendSV_Handler
                               PROC
   92 0000002E                 EXPORT           PendSV_Handler
   93 0000002E         
   94 0000002E         ; disable interrupt to protect context switch
   95 0000002E B672            CPSID            I
   96 00000030         
   97 00000030         ; get rt_thread_switch_interrupt_flag
   98 00000030 482E            LDR              r0, =rt_thread_switch_interrupt
_flag
   99 00000032 6801            LDR              r1, [r0]
  100 00000034 B349            CBZ              r1, pendsv_exit ; pendsv alread
                                                            y handled
  101 00000036         
  102 00000036         ; clear rt_thread_switch_interrupt_flag to 0
  103 00000036 F04F 0100       MOV              r1, #0x00
  104 0000003A 6001            STR              r1, [r0]
  105 0000003C         
  106 0000003C 482C            LDR              r0, =rt_interrupt_from_thread
  107 0000003E 6801            LDR              r1, [r0]
  108 00000040 B191            CBZ              r1, switch_to_thread ; skip reg
                                                            ister save at the f
                                                            irst time
  109 00000042         
  110 00000042 F3EF 8109       MRS              r1, psp     ; get from thread s
                                                            tack pointer
  111 00000046         
  112 00000046                 IF               {FPU} != "SoftVFP"
  113 00000046 F01E 0F10       TST              lr, #0x10   ; if(!EXC_RETURN[4]
                                                            )
  114 0000004A BF08 ED21 
              8B10             VSTMFDEQ         r1!, {d8 - d15} ; push FPU regi
                                                            ster s16~s31
  115 00000050                 ENDIF
  116 00000050         
  117 00000050 E921 0FF0       STMFD            r1!, {r4 - r11} ; push r4 - r11
                                                             register
  118 00000054         
  119 00000054 F3EF 8414       MRS              r4, CONTROL
  120 00000058 F004 0401       AND              r4, r4, #1
  121 0000005C F841 4D04       STMFD            r1!, {r4}
  122 00000060         
  123 00000060 F841 ED04       STMFD            r1!, {lr}   ; push exc_return
  124 00000064         
  125 00000064 6800            LDR              r0, [r0]
  126 00000066 6001            STR              r1, [r0]    ; update from threa
                                                            d stack pointer
  127 00000068         
  128 00000068         switch_to_thread
  129 00000068 4922            LDR              r1, =rt_interrupt_to_thread
  130 0000006A 6809            LDR              r1, [r1]
  131 0000006C 6809            LDR              r1, [r1]    ; load thread stack
                                                             pointer



ARM Macro Assembler    Page 4 


  132 0000006E         
  133 0000006E F851 EB04       LDMFD            r1!, {lr}   ; pop exc_return
  134 00000072         
  135 00000072 C910            LDMFD            r1!, {r4}
  136 00000074 F384 8814       MSR              CONTROL, r4
  137 00000078         
  138 00000078 E8B1 0FF0       LDMFD            r1!, {r4 - r11} ; pop r4 - r11 
                                                            register
  139 0000007C         
  140 0000007C                 IF               {FPU} != "SoftVFP"
  141 0000007C F01E 0F10       TST              lr,  #0x10  ;
  142 00000080 BF08 ECB1 
              8B10             VLDMFDEQ         r1!, {d8 - d15} ; pop FPU regis
                                                            ter s16~s31
  143 00000086                 ENDIF
  144 00000086         
  145 00000086 F381 8809       MSR              psp, r1     ; update stack poin
                                                            ter
  146 0000008A         
  147 0000008A         pendsv_exit
  148 0000008A         ; restore interrupt
  149 0000008A B662            CPSIE            I
  150 0000008C 4770            BX               lr
  151 0000008E                 ENDP
  152 0000008E         
  153 0000008E         ;/*
  154 0000008E         ; * void rt_hw_context_switch_to(rt_uint32 to);
  155 0000008E         ; * r0 --> to
  156 0000008E         ; * this fucntion is used to perform the first thread sw
                       itch
  157 0000008E         ; */
  158 0000008E         rt_hw_context_switch_to
                               PROC
  159 0000008E                 EXPORT           rt_hw_context_switch_to
  160 0000008E         ; set to thread
  161 0000008E 4919            LDR              r1, =rt_interrupt_to_thread
  162 00000090 6008            STR              r0, [r1]
  163 00000092         
  164 00000092                 IF               {FPU} != "SoftVFP"
  165 00000092         ; CLEAR CONTROL.FPCA
  166 00000092 F3EF 8214       MRS              r2, CONTROL ; read
  167 00000096 F022 0204       BIC              r2, #0x04   ; modify
  168 0000009A F382 8814       MSR              CONTROL, r2 ; write-back
  169 0000009E                 ENDIF
  170 0000009E         
  171 0000009E         ; set from thread to 0
  172 0000009E 4914            LDR              r1, =rt_interrupt_from_thread
  173 000000A0 F04F 0000       MOV              r0, #0x0
  174 000000A4 6008            STR              r0, [r1]
  175 000000A6         
  176 000000A6         ; set interrupt flag to 1
  177 000000A6 4911            LDR              r1, =rt_thread_switch_interrupt
_flag
  178 000000A8 F04F 0001       MOV              r0, #1
  179 000000AC 6008            STR              r0, [r1]
  180 000000AE         
  181 000000AE         ; set the PendSV exception priority
  182 000000AE 4813            LDR              r0, =NVIC_SYSPRI2
  183 000000B0 F44F 017F       LDR              r1, =NVIC_PENDSV_PRI



ARM Macro Assembler    Page 5 


  184 000000B4 F8D0 2000       LDR.W            r2, [r0,#0x00] ; read
  185 000000B8 EA41 0102       ORR              r1,r1,r2    ; modify
  186 000000BC 6001            STR              r1, [r0]    ; write-back
  187 000000BE         
  188 000000BE         ; trigger the PendSV exception (causes context switch)
  189 000000BE 480E            LDR              r0, =NVIC_INT_CTRL
  190 000000C0 F04F 5180       LDR              r1, =NVIC_PENDSVSET
  191 000000C4 6001            STR              r1, [r0]
  192 000000C6         
  193 000000C6         ; restore MSP
  194 000000C6 480E            LDR              r0, =SCB_VTOR
  195 000000C8 6800            LDR              r0, [r0]
  196 000000CA 6800            LDR              r0, [r0]
  197 000000CC F380 8808       MSR              msp, r0
  198 000000D0         
  199 000000D0         ; enable interrupts at processor level
  200 000000D0 B661            CPSIE            F
  201 000000D2 B662            CPSIE            I
  202 000000D4         
  203 000000D4         ; never reach here!
  204 000000D4                 ENDP
  205 000000D4         
  206 000000D4         ; compatible with old version
  207 000000D4         rt_hw_interrupt_thread_switch
                               PROC
  208 000000D4                 EXPORT           rt_hw_interrupt_thread_switch
  209 000000D4 4770            BX               lr
  210 000000D6                 ENDP
  211 000000D6         
  212 000000D6                 IMPORT           rt_hw_hard_fault_exception
  213 000000D6                 EXPORT           HardFault_Handler
  214 000000D6         HardFault_Handler
                               PROC
  215 000000D6         
  216 000000D6         ; get current context
  217 000000D6 F3EF 8009       MRS              r0, psp     ; get fault thread 
                                                            stack pointer
  218 000000DA B500            PUSH             {lr}
  219 000000DC F7FF FFFE       BL               rt_hw_hard_fault_exception
  220 000000E0 F85D EB04       POP              {lr}
  221 000000E4         
  222 000000E4 F04E 0E04       ORR              lr, lr, #0x04
  223 000000E8 4770            BX               lr
  224 000000EA                 ENDP
  225 000000EA         
  226 000000EA 00 00           ALIGN            4
  227 000000EC         
  228 000000EC                 END
              00000000 
              00000000 
              00000000 
              E000ED04 
              E000ED20 
              E000ED08 
Command Line: --debug --xref --diag_suppress=9931 --cpu=Cortex-M4.fp --apcs=int
erwork --depend=.\build\context_rvds.d -o.\build\context_rvds.o -I.\RTE\_rt-thr
ead_stm32f4xx -I"D:\Program Files\keil\Keil\STM32F4xx_DFP\2.13.0\Drivers\CMSIS\
Device\ST\STM32F4xx\Include" -I"D:\Program Files\keil\ARM\CMSIS\Include" --pred
efine="__UVISION_VERSION SETA 524" --predefine="STM32F407xx SETA 1" --list=.\bu



ARM Macro Assembler    Page 6 


ild\context_rvds.lst ..\..\rt-thread_stdio\libcpu\arm\cortex-m4\context_rvds.S



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

.text 00000000

Symbol: .text
   Definitions
      At line 29 in file ..\..\rt-thread_stdio\libcpu\arm\cortex-m4\context_rvd
s.S
   Uses
      None
Comment: .text unused
HardFault_Handler 000000D6

Symbol: HardFault_Handler
   Definitions
      At line 214 in file ..\..\rt-thread_stdio\libcpu\arm\cortex-m4\context_rv
ds.S
   Uses
      At line 213 in file ..\..\rt-thread_stdio\libcpu\arm\cortex-m4\context_rv
ds.S
Comment: HardFault_Handler used once
PendSV_Handler 0000002E

Symbol: PendSV_Handler
   Definitions
      At line 91 in file ..\..\rt-thread_stdio\libcpu\arm\cortex-m4\context_rvd
s.S
   Uses
      At line 92 in file ..\..\rt-thread_stdio\libcpu\arm\cortex-m4\context_rvd
s.S
Comment: PendSV_Handler used once
_reswitch 00000020

Symbol: _reswitch
   Definitions
      At line 78 in file ..\..\rt-thread_stdio\libcpu\arm\cortex-m4\context_rvd
s.S
   Uses
      At line 71 in file ..\..\rt-thread_stdio\libcpu\arm\cortex-m4\context_rvd
s.S
Comment: _reswitch used once
pendsv_exit 0000008A

Symbol: pendsv_exit
   Definitions
      At line 147 in file ..\..\rt-thread_stdio\libcpu\arm\cortex-m4\context_rv
ds.S
   Uses
      At line 100 in file ..\..\rt-thread_stdio\libcpu\arm\cortex-m4\context_rv
ds.S
Comment: pendsv_exit used once
rt_hw_context_switch 0000000E

Symbol: rt_hw_context_switch
   Definitions
      At line 64 in file ..\..\rt-thread_stdio\libcpu\arm\cortex-m4\context_rvd
s.S
   Uses
      At line 65 in file ..\..\rt-thread_stdio\libcpu\arm\cortex-m4\context_rvd
s.S
Comment: rt_hw_context_switch used once



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Relocatable symbols

rt_hw_context_switch_interrupt 0000000E

Symbol: rt_hw_context_switch_interrupt
   Definitions
      At line 62 in file ..\..\rt-thread_stdio\libcpu\arm\cortex-m4\context_rvd
s.S
   Uses
      At line 63 in file ..\..\rt-thread_stdio\libcpu\arm\cortex-m4\context_rvd
s.S
Comment: rt_hw_context_switch_interrupt used once
rt_hw_context_switch_to 0000008E

Symbol: rt_hw_context_switch_to
   Definitions
      At line 158 in file ..\..\rt-thread_stdio\libcpu\arm\cortex-m4\context_rv
ds.S
   Uses
      At line 159 in file ..\..\rt-thread_stdio\libcpu\arm\cortex-m4\context_rv
ds.S
Comment: rt_hw_context_switch_to used once
rt_hw_interrupt_disable 00000000

Symbol: rt_hw_interrupt_disable
   Definitions
      At line 41 in file ..\..\rt-thread_stdio\libcpu\arm\cortex-m4\context_rvd
s.S
   Uses
      At line 42 in file ..\..\rt-thread_stdio\libcpu\arm\cortex-m4\context_rvd
s.S
Comment: rt_hw_interrupt_disable used once
rt_hw_interrupt_enable 00000008

Symbol: rt_hw_interrupt_enable
   Definitions
      At line 51 in file ..\..\rt-thread_stdio\libcpu\arm\cortex-m4\context_rvd
s.S
   Uses
      At line 52 in file ..\..\rt-thread_stdio\libcpu\arm\cortex-m4\context_rvd
s.S
Comment: rt_hw_interrupt_enable used once
rt_hw_interrupt_thread_switch 000000D4

Symbol: rt_hw_interrupt_thread_switch
   Definitions
      At line 207 in file ..\..\rt-thread_stdio\libcpu\arm\cortex-m4\context_rv
ds.S
   Uses
      At line 208 in file ..\..\rt-thread_stdio\libcpu\arm\cortex-m4\context_rv
ds.S
Comment: rt_hw_interrupt_thread_switch used once
switch_to_thread 00000068

Symbol: switch_to_thread
   Definitions
      At line 128 in file ..\..\rt-thread_stdio\libcpu\arm\cortex-m4\context_rv
ds.S
   Uses
      At line 108 in file ..\..\rt-thread_stdio\libcpu\arm\cortex-m4\context_rv
ds.S



ARM Macro Assembler    Page 3 Alphabetic symbol ordering
Relocatable symbols

Comment: switch_to_thread used once
12 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

NVIC_INT_CTRL E000ED04

Symbol: NVIC_INT_CTRL
   Definitions
      At line 24 in file ..\..\rt-thread_stdio\libcpu\arm\cortex-m4\context_rvd
s.S
   Uses
      At line 82 in file ..\..\rt-thread_stdio\libcpu\arm\cortex-m4\context_rvd
s.S
      At line 189 in file ..\..\rt-thread_stdio\libcpu\arm\cortex-m4\context_rv
ds.S

NVIC_PENDSVSET 10000000

Symbol: NVIC_PENDSVSET
   Definitions
      At line 27 in file ..\..\rt-thread_stdio\libcpu\arm\cortex-m4\context_rvd
s.S
   Uses
      At line 83 in file ..\..\rt-thread_stdio\libcpu\arm\cortex-m4\context_rvd
s.S
      At line 190 in file ..\..\rt-thread_stdio\libcpu\arm\cortex-m4\context_rv
ds.S

NVIC_PENDSV_PRI 00FF0000

Symbol: NVIC_PENDSV_PRI
   Definitions
      At line 26 in file ..\..\rt-thread_stdio\libcpu\arm\cortex-m4\context_rvd
s.S
   Uses
      At line 183 in file ..\..\rt-thread_stdio\libcpu\arm\cortex-m4\context_rv
ds.S
Comment: NVIC_PENDSV_PRI used once
NVIC_SYSPRI2 E000ED20

Symbol: NVIC_SYSPRI2
   Definitions
      At line 25 in file ..\..\rt-thread_stdio\libcpu\arm\cortex-m4\context_rvd
s.S
   Uses
      At line 182 in file ..\..\rt-thread_stdio\libcpu\arm\cortex-m4\context_rv
ds.S
Comment: NVIC_SYSPRI2 used once
SCB_VTOR E000ED08

Symbol: SCB_VTOR
   Definitions
      At line 23 in file ..\..\rt-thread_stdio\libcpu\arm\cortex-m4\context_rvd
s.S
   Uses
      At line 194 in file ..\..\rt-thread_stdio\libcpu\arm\cortex-m4\context_rv
ds.S
Comment: SCB_VTOR used once
5 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
External symbols

rt_hw_hard_fault_exception 00000000

Symbol: rt_hw_hard_fault_exception
   Definitions
      At line 212 in file ..\..\rt-thread_stdio\libcpu\arm\cortex-m4\context_rv
ds.S
   Uses
      At line 219 in file ..\..\rt-thread_stdio\libcpu\arm\cortex-m4\context_rv
ds.S
Comment: rt_hw_hard_fault_exception used once
rt_interrupt_from_thread 00000000

Symbol: rt_interrupt_from_thread
   Definitions
      At line 35 in file ..\..\rt-thread_stdio\libcpu\arm\cortex-m4\context_rvd
s.S
   Uses
      At line 75 in file ..\..\rt-thread_stdio\libcpu\arm\cortex-m4\context_rvd
s.S
      At line 106 in file ..\..\rt-thread_stdio\libcpu\arm\cortex-m4\context_rv
ds.S
      At line 172 in file ..\..\rt-thread_stdio\libcpu\arm\cortex-m4\context_rv
ds.S

rt_interrupt_to_thread 00000000

Symbol: rt_interrupt_to_thread
   Definitions
      At line 36 in file ..\..\rt-thread_stdio\libcpu\arm\cortex-m4\context_rvd
s.S
   Uses
      At line 79 in file ..\..\rt-thread_stdio\libcpu\arm\cortex-m4\context_rvd
s.S
      At line 129 in file ..\..\rt-thread_stdio\libcpu\arm\cortex-m4\context_rv
ds.S
      At line 161 in file ..\..\rt-thread_stdio\libcpu\arm\cortex-m4\context_rv
ds.S

rt_thread_switch_interrupt_flag 00000000

Symbol: rt_thread_switch_interrupt_flag
   Definitions
      At line 34 in file ..\..\rt-thread_stdio\libcpu\arm\cortex-m4\context_rvd
s.S
   Uses
      At line 68 in file ..\..\rt-thread_stdio\libcpu\arm\cortex-m4\context_rvd
s.S
      At line 98 in file ..\..\rt-thread_stdio\libcpu\arm\cortex-m4\context_rvd
s.S
      At line 177 in file ..\..\rt-thread_stdio\libcpu\arm\cortex-m4\context_rv
ds.S

4 symbols
356 symbols in table
