<stg><name>hls_linear_combination</name>


<trans_list>

<trans id="141" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="2" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="5" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="45" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.lr.ph:0 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.lr.ph:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %vecs

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %vecs, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.lr.ph:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %coeffs

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %coeffs, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.lr.ph:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %len

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %len, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.lr.ph:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %out_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:9 %len_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %len

]]></Node>
<StgValue><ssdm name="len_read"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="38" op_0_bw="38" op_1_bw="32" op_2_bw="6">
<![CDATA[
.lr.ph:10 %p_shl = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i32.i6, i32 %len_read, i6 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
.lr.ph:11 %tmp = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %len_read, i2 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="38" op_0_bw="34">
<![CDATA[
.lr.ph:12 %p_shl2 = zext i34 %tmp

]]></Node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
.lr.ph:13 %bound = sub i38 %p_shl, i38 %p_shl2

]]></Node>
<StgValue><ssdm name="bound"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph:14 %br_ln12 = br void

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="38" op_0_bw="38" op_1_bw="0" op_2_bw="38" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten = phi i38 0, void %.lr.ph, i38 %add_ln12, void %.split4

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:1 %j = phi i6 0, void %.lr.ph, i6 %add_ln14, void %.split4

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
:2 %add_ln12 = add i38 %indvar_flatten, i38 1

]]></Node>
<StgValue><ssdm name="add_ln12"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="38" op_1_bw="38">
<![CDATA[
:4 %icmp_ln12 = icmp_eq  i38 %indvar_flatten, i38 %bound

]]></Node>
<StgValue><ssdm name="icmp_ln12"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln12 = br i1 %icmp_ln12, void %.split4, void %._crit_edge.loopexit.preheader

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split4:6 %vecs_read = read i8 @_ssdm_op_Read.ap_auto.volatile.i8P0A, i8 %vecs

]]></Node>
<StgValue><ssdm name="vecs_read"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="8">
<![CDATA[
.split4:7 %zext_ln15 = zext i8 %vecs_read

]]></Node>
<StgValue><ssdm name="zext_ln15"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split4:8 %coeffs_read = read i8 @_ssdm_op_Read.ap_auto.volatile.i8P0A, i8 %coeffs

]]></Node>
<StgValue><ssdm name="coeffs_read"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="8">
<![CDATA[
.split4:9 %zext_ln15_1 = zext i8 %coeffs_read

]]></Node>
<StgValue><ssdm name="zext_ln15_1"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split4:10 %mul_ln15 = mul i16 %zext_ln15_1, i16 %zext_ln15

]]></Node>
<StgValue><ssdm name="mul_ln15"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="72" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split4:1 %icmp_ln14 = icmp_eq  i6 %j, i6 60

]]></Node>
<StgValue><ssdm name="icmp_ln14"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:2 %select_ln12 = select i1 %icmp_ln14, i6 0, i6 %j

]]></Node>
<StgValue><ssdm name="select_ln12"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="6">
<![CDATA[
.split4:4 %j_cast = zext i6 %select_ln12

]]></Node>
<StgValue><ssdm name="j_cast"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split4:10 %mul_ln15 = mul i16 %zext_ln15_1, i16 %zext_ln15

]]></Node>
<StgValue><ssdm name="mul_ln15"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:12 %accumulators_addr_1 = getelementptr i32 %accumulators, i64 0, i64 %j_cast

]]></Node>
<StgValue><ssdm name="accumulators_addr_1"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="6">
<![CDATA[
.split4:13 %accumulators_load_1 = load i6 %accumulators_addr_1

]]></Node>
<StgValue><ssdm name="accumulators_load_1"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split4:16 %add_ln14 = add i6 %select_ln12, i6 1

]]></Node>
<StgValue><ssdm name="add_ln14"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="79" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split4:10 %mul_ln15 = mul i16 %zext_ln15_1, i16 %zext_ln15

]]></Node>
<StgValue><ssdm name="mul_ln15"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="16">
<![CDATA[
.split4:11 %zext_ln15_2 = zext i16 %mul_ln15

]]></Node>
<StgValue><ssdm name="zext_ln15_2"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="6">
<![CDATA[
.split4:13 %accumulators_load_1 = load i6 %accumulators_addr_1

]]></Node>
<StgValue><ssdm name="accumulators_load_1"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:14 %add_ln15 = add i32 %accumulators_load_1, i32 %zext_ln15_2

]]></Node>
<StgValue><ssdm name="add_ln15"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split4:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @LOOP_LC1_LOOP_LC12_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split4:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split4:5 %specloopname_ln14 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln14"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:14 %add_ln15 = add i32 %accumulators_load_1, i32 %zext_ln15_2

]]></Node>
<StgValue><ssdm name="add_ln15"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
.split4:15 %store_ln15 = store i32 %add_ln15, i6 %accumulators_addr_1

]]></Node>
<StgValue><ssdm name="store_ln15"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
.split4:17 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="89" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.loopexit.preheader:0 %br_ln19 = br void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="90" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
._crit_edge.loopexit:0 %i = phi i6 %add_ln19, void %.split, i6 0, void %._crit_edge.loopexit.preheader

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.loopexit:1 %add_ln19 = add i6 %i, i6 1

]]></Node>
<StgValue><ssdm name="add_ln19"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="6">
<![CDATA[
._crit_edge.loopexit:2 %zext_ln19 = zext i6 %i

]]></Node>
<StgValue><ssdm name="zext_ln19"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.loopexit:3 %icmp_ln19 = icmp_eq  i6 %i, i6 60

]]></Node>
<StgValue><ssdm name="icmp_ln19"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge.loopexit:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 60, i64 60, i64 60

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.loopexit:5 %br_ln19 = br i1 %icmp_ln19, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:1 %accumulators_addr = getelementptr i32 %accumulators, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="accumulators_addr"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="6">
<![CDATA[
.split:2 %accumulators_load = load i6 %accumulators_addr

]]></Node>
<StgValue><ssdm name="accumulators_load"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0">
<![CDATA[
:0 %ret_ln36 = ret

]]></Node>
<StgValue><ssdm name="ret_ln36"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="99" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="6">
<![CDATA[
.split:2 %accumulators_load = load i6 %accumulators_addr

]]></Node>
<StgValue><ssdm name="accumulators_load"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="100" st_id="9" stage="36" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:3 %urem_ln28 = urem i32 %accumulators_load, i32 31

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="101" st_id="10" stage="35" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:3 %urem_ln28 = urem i32 %accumulators_load, i32 31

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="102" st_id="11" stage="34" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:3 %urem_ln28 = urem i32 %accumulators_load, i32 31

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="103" st_id="12" stage="33" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:3 %urem_ln28 = urem i32 %accumulators_load, i32 31

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="104" st_id="13" stage="32" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:3 %urem_ln28 = urem i32 %accumulators_load, i32 31

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="105" st_id="14" stage="31" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:3 %urem_ln28 = urem i32 %accumulators_load, i32 31

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="106" st_id="15" stage="30" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:3 %urem_ln28 = urem i32 %accumulators_load, i32 31

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="107" st_id="16" stage="29" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:3 %urem_ln28 = urem i32 %accumulators_load, i32 31

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="108" st_id="17" stage="28" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:3 %urem_ln28 = urem i32 %accumulators_load, i32 31

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="109" st_id="18" stage="27" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:3 %urem_ln28 = urem i32 %accumulators_load, i32 31

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="110" st_id="19" stage="26" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:3 %urem_ln28 = urem i32 %accumulators_load, i32 31

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="111" st_id="20" stage="25" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:3 %urem_ln28 = urem i32 %accumulators_load, i32 31

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="112" st_id="21" stage="24" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:3 %urem_ln28 = urem i32 %accumulators_load, i32 31

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="113" st_id="22" stage="23" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:3 %urem_ln28 = urem i32 %accumulators_load, i32 31

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="114" st_id="23" stage="22" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:3 %urem_ln28 = urem i32 %accumulators_load, i32 31

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="115" st_id="24" stage="21" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:3 %urem_ln28 = urem i32 %accumulators_load, i32 31

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="116" st_id="25" stage="20" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:3 %urem_ln28 = urem i32 %accumulators_load, i32 31

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="117" st_id="26" stage="19" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:3 %urem_ln28 = urem i32 %accumulators_load, i32 31

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="118" st_id="27" stage="18" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:3 %urem_ln28 = urem i32 %accumulators_load, i32 31

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="119" st_id="28" stage="17" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:3 %urem_ln28 = urem i32 %accumulators_load, i32 31

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="120" st_id="29" stage="16" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:3 %urem_ln28 = urem i32 %accumulators_load, i32 31

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="121" st_id="30" stage="15" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:3 %urem_ln28 = urem i32 %accumulators_load, i32 31

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="122" st_id="31" stage="14" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:3 %urem_ln28 = urem i32 %accumulators_load, i32 31

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="123" st_id="32" stage="13" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:3 %urem_ln28 = urem i32 %accumulators_load, i32 31

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="124" st_id="33" stage="12" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:3 %urem_ln28 = urem i32 %accumulators_load, i32 31

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="125" st_id="34" stage="11" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:3 %urem_ln28 = urem i32 %accumulators_load, i32 31

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="126" st_id="35" stage="10" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:3 %urem_ln28 = urem i32 %accumulators_load, i32 31

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="127" st_id="36" stage="9" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:3 %urem_ln28 = urem i32 %accumulators_load, i32 31

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="128" st_id="37" stage="8" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:3 %urem_ln28 = urem i32 %accumulators_load, i32 31

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="129" st_id="38" stage="7" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:3 %urem_ln28 = urem i32 %accumulators_load, i32 31

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="130" st_id="39" stage="6" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:3 %urem_ln28 = urem i32 %accumulators_load, i32 31

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="131" st_id="40" stage="5" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:3 %urem_ln28 = urem i32 %accumulators_load, i32 31

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="132" st_id="41" stage="4" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:3 %urem_ln28 = urem i32 %accumulators_load, i32 31

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="133" st_id="42" stage="3" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:3 %urem_ln28 = urem i32 %accumulators_load, i32 31

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="134" st_id="43" stage="2" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:3 %urem_ln28 = urem i32 %accumulators_load, i32 31

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="135" st_id="44" stage="1" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:3 %urem_ln28 = urem i32 %accumulators_load, i32 31

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>

<operation id="136" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8">
<![CDATA[
.split:4 %trunc_ln28 = trunc i8 %urem_ln28

]]></Node>
<StgValue><ssdm name="trunc_ln28"/></StgValue>
</operation>

<operation id="137" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split:5 %write_ln28 = write void @_ssdm_op_Write.ap_auto.volatile.i8P0A, i8 %out_r, i8 %trunc_ln28

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="138" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:0 %specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln19"/></StgValue>
</operation>

<operation id="139" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
.split:6 %empty_6 = read i8 @_ssdm_op_Read.ap_auto.volatile.i8P0A, i8 %out_r

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="140" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
.split:7 %br_ln0 = br void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="195" name="vecs" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="vecs"/></StgValue>
</port>
<port id="196" name="coeffs" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="coeffs"/></StgValue>
</port>
<port id="197" name="len" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="len"/></StgValue>
</port>
<port id="198" name="out_r" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_r"/></StgValue>
</port>
<port id="199" name="accumulators" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="accumulators"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="201" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="200" toId="46">
</dataflow>
<dataflow id="203" from="empty_1" to="spectopmodule_ln0" fromId="202" toId="46">
</dataflow>
<dataflow id="205" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="204" toId="47">
</dataflow>
<dataflow id="206" from="vecs" to="specbitsmap_ln0" fromId="195" toId="47">
</dataflow>
<dataflow id="208" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="207" toId="48">
</dataflow>
<dataflow id="209" from="vecs" to="specinterface_ln0" fromId="195" toId="48">
</dataflow>
<dataflow id="211" from="empty" to="specinterface_ln0" fromId="210" toId="48">
</dataflow>
<dataflow id="213" from="StgValue_212" to="specinterface_ln0" fromId="212" toId="48">
</dataflow>
<dataflow id="214" from="StgValue_212" to="specinterface_ln0" fromId="212" toId="48">
</dataflow>
<dataflow id="216" from="empty_0" to="specinterface_ln0" fromId="215" toId="48">
</dataflow>
<dataflow id="217" from="StgValue_212" to="specinterface_ln0" fromId="212" toId="48">
</dataflow>
<dataflow id="218" from="StgValue_212" to="specinterface_ln0" fromId="212" toId="48">
</dataflow>
<dataflow id="219" from="empty_0" to="specinterface_ln0" fromId="215" toId="48">
</dataflow>
<dataflow id="220" from="empty_0" to="specinterface_ln0" fromId="215" toId="48">
</dataflow>
<dataflow id="221" from="empty_0" to="specinterface_ln0" fromId="215" toId="48">
</dataflow>
<dataflow id="222" from="StgValue_212" to="specinterface_ln0" fromId="212" toId="48">
</dataflow>
<dataflow id="223" from="StgValue_212" to="specinterface_ln0" fromId="212" toId="48">
</dataflow>
<dataflow id="224" from="StgValue_212" to="specinterface_ln0" fromId="212" toId="48">
</dataflow>
<dataflow id="225" from="StgValue_212" to="specinterface_ln0" fromId="212" toId="48">
</dataflow>
<dataflow id="226" from="empty_0" to="specinterface_ln0" fromId="215" toId="48">
</dataflow>
<dataflow id="227" from="empty_0" to="specinterface_ln0" fromId="215" toId="48">
</dataflow>
<dataflow id="228" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="204" toId="49">
</dataflow>
<dataflow id="229" from="coeffs" to="specbitsmap_ln0" fromId="196" toId="49">
</dataflow>
<dataflow id="230" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="207" toId="50">
</dataflow>
<dataflow id="231" from="coeffs" to="specinterface_ln0" fromId="196" toId="50">
</dataflow>
<dataflow id="232" from="empty" to="specinterface_ln0" fromId="210" toId="50">
</dataflow>
<dataflow id="233" from="StgValue_212" to="specinterface_ln0" fromId="212" toId="50">
</dataflow>
<dataflow id="234" from="StgValue_212" to="specinterface_ln0" fromId="212" toId="50">
</dataflow>
<dataflow id="235" from="empty_0" to="specinterface_ln0" fromId="215" toId="50">
</dataflow>
<dataflow id="236" from="StgValue_212" to="specinterface_ln0" fromId="212" toId="50">
</dataflow>
<dataflow id="237" from="StgValue_212" to="specinterface_ln0" fromId="212" toId="50">
</dataflow>
<dataflow id="238" from="empty_0" to="specinterface_ln0" fromId="215" toId="50">
</dataflow>
<dataflow id="239" from="empty_0" to="specinterface_ln0" fromId="215" toId="50">
</dataflow>
<dataflow id="240" from="empty_0" to="specinterface_ln0" fromId="215" toId="50">
</dataflow>
<dataflow id="241" from="StgValue_212" to="specinterface_ln0" fromId="212" toId="50">
</dataflow>
<dataflow id="242" from="StgValue_212" to="specinterface_ln0" fromId="212" toId="50">
</dataflow>
<dataflow id="243" from="StgValue_212" to="specinterface_ln0" fromId="212" toId="50">
</dataflow>
<dataflow id="244" from="StgValue_212" to="specinterface_ln0" fromId="212" toId="50">
</dataflow>
<dataflow id="245" from="empty_0" to="specinterface_ln0" fromId="215" toId="50">
</dataflow>
<dataflow id="246" from="empty_0" to="specinterface_ln0" fromId="215" toId="50">
</dataflow>
<dataflow id="247" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="204" toId="51">
</dataflow>
<dataflow id="248" from="len" to="specbitsmap_ln0" fromId="197" toId="51">
</dataflow>
<dataflow id="249" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="207" toId="52">
</dataflow>
<dataflow id="250" from="len" to="specinterface_ln0" fromId="197" toId="52">
</dataflow>
<dataflow id="251" from="empty" to="specinterface_ln0" fromId="210" toId="52">
</dataflow>
<dataflow id="252" from="StgValue_212" to="specinterface_ln0" fromId="212" toId="52">
</dataflow>
<dataflow id="253" from="StgValue_212" to="specinterface_ln0" fromId="212" toId="52">
</dataflow>
<dataflow id="254" from="empty_0" to="specinterface_ln0" fromId="215" toId="52">
</dataflow>
<dataflow id="255" from="StgValue_212" to="specinterface_ln0" fromId="212" toId="52">
</dataflow>
<dataflow id="256" from="StgValue_212" to="specinterface_ln0" fromId="212" toId="52">
</dataflow>
<dataflow id="257" from="empty_0" to="specinterface_ln0" fromId="215" toId="52">
</dataflow>
<dataflow id="258" from="empty_0" to="specinterface_ln0" fromId="215" toId="52">
</dataflow>
<dataflow id="259" from="empty_0" to="specinterface_ln0" fromId="215" toId="52">
</dataflow>
<dataflow id="260" from="StgValue_212" to="specinterface_ln0" fromId="212" toId="52">
</dataflow>
<dataflow id="261" from="StgValue_212" to="specinterface_ln0" fromId="212" toId="52">
</dataflow>
<dataflow id="262" from="StgValue_212" to="specinterface_ln0" fromId="212" toId="52">
</dataflow>
<dataflow id="263" from="StgValue_212" to="specinterface_ln0" fromId="212" toId="52">
</dataflow>
<dataflow id="264" from="empty_0" to="specinterface_ln0" fromId="215" toId="52">
</dataflow>
<dataflow id="265" from="empty_0" to="specinterface_ln0" fromId="215" toId="52">
</dataflow>
<dataflow id="266" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="204" toId="53">
</dataflow>
<dataflow id="267" from="out_r" to="specbitsmap_ln0" fromId="198" toId="53">
</dataflow>
<dataflow id="268" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="207" toId="54">
</dataflow>
<dataflow id="269" from="out_r" to="specinterface_ln0" fromId="198" toId="54">
</dataflow>
<dataflow id="270" from="empty" to="specinterface_ln0" fromId="210" toId="54">
</dataflow>
<dataflow id="271" from="StgValue_212" to="specinterface_ln0" fromId="212" toId="54">
</dataflow>
<dataflow id="272" from="StgValue_212" to="specinterface_ln0" fromId="212" toId="54">
</dataflow>
<dataflow id="273" from="empty_0" to="specinterface_ln0" fromId="215" toId="54">
</dataflow>
<dataflow id="274" from="StgValue_212" to="specinterface_ln0" fromId="212" toId="54">
</dataflow>
<dataflow id="275" from="StgValue_212" to="specinterface_ln0" fromId="212" toId="54">
</dataflow>
<dataflow id="276" from="empty_0" to="specinterface_ln0" fromId="215" toId="54">
</dataflow>
<dataflow id="277" from="empty_0" to="specinterface_ln0" fromId="215" toId="54">
</dataflow>
<dataflow id="278" from="empty_0" to="specinterface_ln0" fromId="215" toId="54">
</dataflow>
<dataflow id="279" from="StgValue_212" to="specinterface_ln0" fromId="212" toId="54">
</dataflow>
<dataflow id="280" from="StgValue_212" to="specinterface_ln0" fromId="212" toId="54">
</dataflow>
<dataflow id="281" from="StgValue_212" to="specinterface_ln0" fromId="212" toId="54">
</dataflow>
<dataflow id="282" from="StgValue_212" to="specinterface_ln0" fromId="212" toId="54">
</dataflow>
<dataflow id="283" from="empty_0" to="specinterface_ln0" fromId="215" toId="54">
</dataflow>
<dataflow id="284" from="empty_0" to="specinterface_ln0" fromId="215" toId="54">
</dataflow>
<dataflow id="286" from="_ssdm_op_Read.ap_auto.i32" to="len_read" fromId="285" toId="55">
</dataflow>
<dataflow id="287" from="len" to="len_read" fromId="197" toId="55">
</dataflow>
<dataflow id="289" from="_ssdm_op_BitConcatenate.i38.i32.i6" to="p_shl" fromId="288" toId="56">
</dataflow>
<dataflow id="290" from="len_read" to="p_shl" fromId="55" toId="56">
</dataflow>
<dataflow id="292" from="StgValue_291" to="p_shl" fromId="291" toId="56">
</dataflow>
<dataflow id="294" from="_ssdm_op_BitConcatenate.i34.i32.i2" to="tmp" fromId="293" toId="57">
</dataflow>
<dataflow id="295" from="len_read" to="tmp" fromId="55" toId="57">
</dataflow>
<dataflow id="297" from="StgValue_296" to="tmp" fromId="296" toId="57">
</dataflow>
<dataflow id="298" from="tmp" to="p_shl2" fromId="57" toId="58">
</dataflow>
<dataflow id="299" from="p_shl" to="bound" fromId="56" toId="59">
</dataflow>
<dataflow id="300" from="p_shl2" to="bound" fromId="58" toId="59">
</dataflow>
<dataflow id="302" from="StgValue_301" to="indvar_flatten" fromId="301" toId="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="303" from="br_ln12" to="indvar_flatten" fromId="60" toId="61">
</dataflow>
<dataflow id="304" from="add_ln12" to="indvar_flatten" fromId="63" toId="61">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="305" from="br_ln0" to="indvar_flatten" fromId="88" toId="61">
<BackEdge/>
</dataflow>
<dataflow id="306" from="StgValue_291" to="j" fromId="291" toId="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="307" from="br_ln12" to="j" fromId="60" toId="62">
</dataflow>
<dataflow id="308" from="add_ln14" to="j" fromId="78" toId="62">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="309" from="br_ln0" to="j" fromId="88" toId="62">
<BackEdge/>
</dataflow>
<dataflow id="310" from="indvar_flatten" to="add_ln12" fromId="61" toId="63">
</dataflow>
<dataflow id="312" from="StgValue_311" to="add_ln12" fromId="311" toId="63">
</dataflow>
<dataflow id="314" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="313" toId="64">
</dataflow>
<dataflow id="316" from="StgValue_315" to="specpipeline_ln0" fromId="315" toId="64">
</dataflow>
<dataflow id="317" from="StgValue_212" to="specpipeline_ln0" fromId="212" toId="64">
</dataflow>
<dataflow id="319" from="StgValue_318" to="specpipeline_ln0" fromId="318" toId="64">
</dataflow>
<dataflow id="320" from="StgValue_212" to="specpipeline_ln0" fromId="212" toId="64">
</dataflow>
<dataflow id="322" from="p_str" to="specpipeline_ln0" fromId="321" toId="64">
</dataflow>
<dataflow id="323" from="indvar_flatten" to="icmp_ln12" fromId="61" toId="65">
</dataflow>
<dataflow id="324" from="bound" to="icmp_ln12" fromId="59" toId="65">
</dataflow>
<dataflow id="325" from="icmp_ln12" to="br_ln12" fromId="65" toId="66">
</dataflow>
<dataflow id="327" from="_ssdm_op_Read.ap_auto.volatile.i8P0A" to="vecs_read" fromId="326" toId="67">
</dataflow>
<dataflow id="328" from="vecs" to="vecs_read" fromId="195" toId="67">
</dataflow>
<dataflow id="329" from="vecs_read" to="zext_ln15" fromId="67" toId="68">
</dataflow>
<dataflow id="330" from="_ssdm_op_Read.ap_auto.volatile.i8P0A" to="coeffs_read" fromId="326" toId="69">
</dataflow>
<dataflow id="331" from="coeffs" to="coeffs_read" fromId="196" toId="69">
</dataflow>
<dataflow id="332" from="coeffs_read" to="zext_ln15_1" fromId="69" toId="70">
</dataflow>
<dataflow id="333" from="zext_ln15_1" to="mul_ln15" fromId="70" toId="71">
</dataflow>
<dataflow id="334" from="zext_ln15" to="mul_ln15" fromId="68" toId="71">
</dataflow>
<dataflow id="335" from="j" to="icmp_ln14" fromId="62" toId="72">
</dataflow>
<dataflow id="337" from="StgValue_336" to="icmp_ln14" fromId="336" toId="72">
</dataflow>
<dataflow id="338" from="icmp_ln14" to="select_ln12" fromId="72" toId="73">
</dataflow>
<dataflow id="339" from="StgValue_291" to="select_ln12" fromId="291" toId="73">
</dataflow>
<dataflow id="340" from="j" to="select_ln12" fromId="62" toId="73">
</dataflow>
<dataflow id="341" from="select_ln12" to="j_cast" fromId="73" toId="74">
</dataflow>
<dataflow id="342" from="zext_ln15_1" to="mul_ln15" fromId="70" toId="75">
</dataflow>
<dataflow id="343" from="zext_ln15" to="mul_ln15" fromId="68" toId="75">
</dataflow>
<dataflow id="344" from="accumulators" to="accumulators_addr_1" fromId="199" toId="76">
</dataflow>
<dataflow id="346" from="StgValue_345" to="accumulators_addr_1" fromId="345" toId="76">
</dataflow>
<dataflow id="347" from="j_cast" to="accumulators_addr_1" fromId="74" toId="76">
</dataflow>
<dataflow id="348" from="accumulators_addr_1" to="accumulators_load_1" fromId="76" toId="77">
</dataflow>
<dataflow id="349" from="select_ln12" to="add_ln14" fromId="73" toId="78">
</dataflow>
<dataflow id="351" from="StgValue_350" to="add_ln14" fromId="350" toId="78">
</dataflow>
<dataflow id="352" from="zext_ln15_1" to="mul_ln15" fromId="70" toId="79">
</dataflow>
<dataflow id="353" from="zext_ln15" to="mul_ln15" fromId="68" toId="79">
</dataflow>
<dataflow id="354" from="mul_ln15" to="zext_ln15_2" fromId="79" toId="80">
</dataflow>
<dataflow id="355" from="accumulators_addr_1" to="accumulators_load_1" fromId="76" toId="81">
</dataflow>
<dataflow id="356" from="accumulators_load_1" to="add_ln15" fromId="81" toId="82">
</dataflow>
<dataflow id="357" from="zext_ln15_2" to="add_ln15" fromId="80" toId="82">
</dataflow>
<dataflow id="359" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="358" toId="83">
</dataflow>
<dataflow id="361" from="LOOP_LC1_LOOP_LC12_str" to="specloopname_ln0" fromId="360" toId="83">
</dataflow>
<dataflow id="362" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="313" toId="84">
</dataflow>
<dataflow id="363" from="StgValue_315" to="specpipeline_ln0" fromId="315" toId="84">
</dataflow>
<dataflow id="364" from="StgValue_212" to="specpipeline_ln0" fromId="212" toId="84">
</dataflow>
<dataflow id="365" from="StgValue_318" to="specpipeline_ln0" fromId="318" toId="84">
</dataflow>
<dataflow id="366" from="StgValue_212" to="specpipeline_ln0" fromId="212" toId="84">
</dataflow>
<dataflow id="367" from="p_str" to="specpipeline_ln0" fromId="321" toId="84">
</dataflow>
<dataflow id="368" from="_ssdm_op_SpecLoopName" to="specloopname_ln14" fromId="358" toId="85">
</dataflow>
<dataflow id="370" from="empty_3" to="specloopname_ln14" fromId="369" toId="85">
</dataflow>
<dataflow id="371" from="accumulators_load_1" to="add_ln15" fromId="81" toId="86">
</dataflow>
<dataflow id="372" from="zext_ln15_2" to="add_ln15" fromId="80" toId="86">
</dataflow>
<dataflow id="373" from="add_ln15" to="store_ln15" fromId="86" toId="87">
</dataflow>
<dataflow id="374" from="accumulators_addr_1" to="store_ln15" fromId="76" toId="87">
</dataflow>
<dataflow id="375" from="add_ln19" to="i" fromId="91" toId="90">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="376" from="br_ln0" to="i" fromId="140" toId="90">
<BackEdge/>
</dataflow>
<dataflow id="377" from="StgValue_291" to="i" fromId="291" toId="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="378" from="br_ln19" to="i" fromId="89" toId="90">
</dataflow>
<dataflow id="379" from="i" to="add_ln19" fromId="90" toId="91">
</dataflow>
<dataflow id="380" from="StgValue_350" to="add_ln19" fromId="350" toId="91">
</dataflow>
<dataflow id="381" from="i" to="zext_ln19" fromId="90" toId="92">
</dataflow>
<dataflow id="382" from="i" to="icmp_ln19" fromId="90" toId="93">
</dataflow>
<dataflow id="383" from="StgValue_336" to="icmp_ln19" fromId="336" toId="93">
</dataflow>
<dataflow id="385" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="384" toId="94">
</dataflow>
<dataflow id="387" from="StgValue_386" to="empty" fromId="386" toId="94">
</dataflow>
<dataflow id="388" from="StgValue_386" to="empty" fromId="386" toId="94">
</dataflow>
<dataflow id="389" from="StgValue_386" to="empty" fromId="386" toId="94">
</dataflow>
<dataflow id="390" from="icmp_ln19" to="br_ln19" fromId="93" toId="95">
</dataflow>
<dataflow id="391" from="accumulators" to="accumulators_addr" fromId="199" toId="96">
</dataflow>
<dataflow id="392" from="StgValue_345" to="accumulators_addr" fromId="345" toId="96">
</dataflow>
<dataflow id="393" from="zext_ln19" to="accumulators_addr" fromId="92" toId="96">
</dataflow>
<dataflow id="394" from="accumulators_addr" to="accumulators_load" fromId="96" toId="97">
</dataflow>
<dataflow id="395" from="accumulators_addr" to="accumulators_load" fromId="96" toId="99">
</dataflow>
<dataflow id="396" from="accumulators_load" to="urem_ln28" fromId="99" toId="100">
</dataflow>
<dataflow id="398" from="StgValue_397" to="urem_ln28" fromId="397" toId="100">
</dataflow>
<dataflow id="399" from="accumulators_load" to="urem_ln28" fromId="99" toId="101">
</dataflow>
<dataflow id="400" from="StgValue_397" to="urem_ln28" fromId="397" toId="101">
</dataflow>
<dataflow id="401" from="accumulators_load" to="urem_ln28" fromId="99" toId="102">
</dataflow>
<dataflow id="402" from="StgValue_397" to="urem_ln28" fromId="397" toId="102">
</dataflow>
<dataflow id="403" from="accumulators_load" to="urem_ln28" fromId="99" toId="103">
</dataflow>
<dataflow id="404" from="StgValue_397" to="urem_ln28" fromId="397" toId="103">
</dataflow>
<dataflow id="405" from="accumulators_load" to="urem_ln28" fromId="99" toId="104">
</dataflow>
<dataflow id="406" from="StgValue_397" to="urem_ln28" fromId="397" toId="104">
</dataflow>
<dataflow id="407" from="accumulators_load" to="urem_ln28" fromId="99" toId="105">
</dataflow>
<dataflow id="408" from="StgValue_397" to="urem_ln28" fromId="397" toId="105">
</dataflow>
<dataflow id="409" from="accumulators_load" to="urem_ln28" fromId="99" toId="106">
</dataflow>
<dataflow id="410" from="StgValue_397" to="urem_ln28" fromId="397" toId="106">
</dataflow>
<dataflow id="411" from="accumulators_load" to="urem_ln28" fromId="99" toId="107">
</dataflow>
<dataflow id="412" from="StgValue_397" to="urem_ln28" fromId="397" toId="107">
</dataflow>
<dataflow id="413" from="accumulators_load" to="urem_ln28" fromId="99" toId="108">
</dataflow>
<dataflow id="414" from="StgValue_397" to="urem_ln28" fromId="397" toId="108">
</dataflow>
<dataflow id="415" from="accumulators_load" to="urem_ln28" fromId="99" toId="109">
</dataflow>
<dataflow id="416" from="StgValue_397" to="urem_ln28" fromId="397" toId="109">
</dataflow>
<dataflow id="417" from="accumulators_load" to="urem_ln28" fromId="99" toId="110">
</dataflow>
<dataflow id="418" from="StgValue_397" to="urem_ln28" fromId="397" toId="110">
</dataflow>
<dataflow id="419" from="accumulators_load" to="urem_ln28" fromId="99" toId="111">
</dataflow>
<dataflow id="420" from="StgValue_397" to="urem_ln28" fromId="397" toId="111">
</dataflow>
<dataflow id="421" from="accumulators_load" to="urem_ln28" fromId="99" toId="112">
</dataflow>
<dataflow id="422" from="StgValue_397" to="urem_ln28" fromId="397" toId="112">
</dataflow>
<dataflow id="423" from="accumulators_load" to="urem_ln28" fromId="99" toId="113">
</dataflow>
<dataflow id="424" from="StgValue_397" to="urem_ln28" fromId="397" toId="113">
</dataflow>
<dataflow id="425" from="accumulators_load" to="urem_ln28" fromId="99" toId="114">
</dataflow>
<dataflow id="426" from="StgValue_397" to="urem_ln28" fromId="397" toId="114">
</dataflow>
<dataflow id="427" from="accumulators_load" to="urem_ln28" fromId="99" toId="115">
</dataflow>
<dataflow id="428" from="StgValue_397" to="urem_ln28" fromId="397" toId="115">
</dataflow>
<dataflow id="429" from="accumulators_load" to="urem_ln28" fromId="99" toId="116">
</dataflow>
<dataflow id="430" from="StgValue_397" to="urem_ln28" fromId="397" toId="116">
</dataflow>
<dataflow id="431" from="accumulators_load" to="urem_ln28" fromId="99" toId="117">
</dataflow>
<dataflow id="432" from="StgValue_397" to="urem_ln28" fromId="397" toId="117">
</dataflow>
<dataflow id="433" from="accumulators_load" to="urem_ln28" fromId="99" toId="118">
</dataflow>
<dataflow id="434" from="StgValue_397" to="urem_ln28" fromId="397" toId="118">
</dataflow>
<dataflow id="435" from="accumulators_load" to="urem_ln28" fromId="99" toId="119">
</dataflow>
<dataflow id="436" from="StgValue_397" to="urem_ln28" fromId="397" toId="119">
</dataflow>
<dataflow id="437" from="accumulators_load" to="urem_ln28" fromId="99" toId="120">
</dataflow>
<dataflow id="438" from="StgValue_397" to="urem_ln28" fromId="397" toId="120">
</dataflow>
<dataflow id="439" from="accumulators_load" to="urem_ln28" fromId="99" toId="121">
</dataflow>
<dataflow id="440" from="StgValue_397" to="urem_ln28" fromId="397" toId="121">
</dataflow>
<dataflow id="441" from="accumulators_load" to="urem_ln28" fromId="99" toId="122">
</dataflow>
<dataflow id="442" from="StgValue_397" to="urem_ln28" fromId="397" toId="122">
</dataflow>
<dataflow id="443" from="accumulators_load" to="urem_ln28" fromId="99" toId="123">
</dataflow>
<dataflow id="444" from="StgValue_397" to="urem_ln28" fromId="397" toId="123">
</dataflow>
<dataflow id="445" from="accumulators_load" to="urem_ln28" fromId="99" toId="124">
</dataflow>
<dataflow id="446" from="StgValue_397" to="urem_ln28" fromId="397" toId="124">
</dataflow>
<dataflow id="447" from="accumulators_load" to="urem_ln28" fromId="99" toId="125">
</dataflow>
<dataflow id="448" from="StgValue_397" to="urem_ln28" fromId="397" toId="125">
</dataflow>
<dataflow id="449" from="accumulators_load" to="urem_ln28" fromId="99" toId="126">
</dataflow>
<dataflow id="450" from="StgValue_397" to="urem_ln28" fromId="397" toId="126">
</dataflow>
<dataflow id="451" from="accumulators_load" to="urem_ln28" fromId="99" toId="127">
</dataflow>
<dataflow id="452" from="StgValue_397" to="urem_ln28" fromId="397" toId="127">
</dataflow>
<dataflow id="453" from="accumulators_load" to="urem_ln28" fromId="99" toId="128">
</dataflow>
<dataflow id="454" from="StgValue_397" to="urem_ln28" fromId="397" toId="128">
</dataflow>
<dataflow id="455" from="accumulators_load" to="urem_ln28" fromId="99" toId="129">
</dataflow>
<dataflow id="456" from="StgValue_397" to="urem_ln28" fromId="397" toId="129">
</dataflow>
<dataflow id="457" from="accumulators_load" to="urem_ln28" fromId="99" toId="130">
</dataflow>
<dataflow id="458" from="StgValue_397" to="urem_ln28" fromId="397" toId="130">
</dataflow>
<dataflow id="459" from="accumulators_load" to="urem_ln28" fromId="99" toId="131">
</dataflow>
<dataflow id="460" from="StgValue_397" to="urem_ln28" fromId="397" toId="131">
</dataflow>
<dataflow id="461" from="accumulators_load" to="urem_ln28" fromId="99" toId="132">
</dataflow>
<dataflow id="462" from="StgValue_397" to="urem_ln28" fromId="397" toId="132">
</dataflow>
<dataflow id="463" from="accumulators_load" to="urem_ln28" fromId="99" toId="133">
</dataflow>
<dataflow id="464" from="StgValue_397" to="urem_ln28" fromId="397" toId="133">
</dataflow>
<dataflow id="465" from="accumulators_load" to="urem_ln28" fromId="99" toId="134">
</dataflow>
<dataflow id="466" from="StgValue_397" to="urem_ln28" fromId="397" toId="134">
</dataflow>
<dataflow id="467" from="accumulators_load" to="urem_ln28" fromId="99" toId="135">
</dataflow>
<dataflow id="468" from="StgValue_397" to="urem_ln28" fromId="397" toId="135">
</dataflow>
<dataflow id="469" from="urem_ln28" to="trunc_ln28" fromId="135" toId="136">
</dataflow>
<dataflow id="471" from="_ssdm_op_Write.ap_auto.volatile.i8P0A" to="write_ln28" fromId="470" toId="137">
</dataflow>
<dataflow id="472" from="out_r" to="write_ln28" fromId="198" toId="137">
</dataflow>
<dataflow id="473" from="trunc_ln28" to="write_ln28" fromId="136" toId="137">
</dataflow>
<dataflow id="474" from="_ssdm_op_SpecLoopName" to="specloopname_ln19" fromId="358" toId="138">
</dataflow>
<dataflow id="476" from="empty_2" to="specloopname_ln19" fromId="475" toId="138">
</dataflow>
<dataflow id="477" from="_ssdm_op_Read.ap_auto.volatile.i8P0A" to="empty_6" fromId="326" toId="139">
</dataflow>
<dataflow id="478" from="out_r" to="empty_6" fromId="198" toId="139">
</dataflow>
<dataflow id="479" from="icmp_ln12" to="StgValue_2" fromId="65" toId="2">
</dataflow>
<dataflow id="480" from="icmp_ln12" to="StgValue_3" fromId="65" toId="3">
</dataflow>
<dataflow id="481" from="icmp_ln12" to="StgValue_4" fromId="65" toId="4">
</dataflow>
<dataflow id="482" from="icmp_ln12" to="StgValue_5" fromId="65" toId="5">
</dataflow>
<dataflow id="483" from="icmp_ln19" to="StgValue_7" fromId="93" toId="7">
</dataflow>
</dataflows>


</stg>
