#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 15;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001f1c4d36800 .scope module, "testbench" "testbench" 2 72;
 .timescale -15 -15;
v000001f1c4da0530_0 .var "A", 15 0;
v000001f1c4da0490_0 .var "B", 15 0;
v000001f1c4da03f0_0 .var "Cin", 0 0;
v000001f1c4d9f310_0 .net "Sum", 31 0, L_000001f1c4da61f0;  1 drivers
v000001f1c4da08f0_0 .var "end_time", 63 0;
v000001f1c4da05d0_0 .var "start_time", 63 0;
S_000001f1c4d35ff0 .scope module, "dut" "RippleCarryAdder16" 2 88, 2 15 0, S_000001f1c4d36800;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 32 "Sum";
v000001f1c4d9a500_0 .net "A", 15 0, v000001f1c4da0530_0;  1 drivers
v000001f1c4d9f3b0_0 .net "B", 15 0, v000001f1c4da0490_0;  1 drivers
v000001f1c4d9f810_0 .net "Cin", 0 0, v000001f1c4da03f0_0;  1 drivers
v000001f1c4da0170_0 .net "Sum", 31 0, L_000001f1c4da61f0;  alias, 1 drivers
L_000001f1c4db0088 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f1c4da0210_0 .net/2u *"_ivl_115", 14 0, L_000001f1c4db0088;  1 drivers
v000001f1c4da02b0_0 .net *"_ivl_118", 0 0, L_000001f1c4da5b10;  1 drivers
v000001f1c4da0350_0 .net "carry", 15 0, L_000001f1c4da5070;  1 drivers
v000001f1c4d9ecd0_0 .net "sum_internal", 15 0, L_000001f1c4da6c90;  1 drivers
L_000001f1c4d9f8b0 .part v000001f1c4da0530_0, 1, 1;
L_000001f1c4da0990 .part v000001f1c4da0490_0, 1, 1;
L_000001f1c4da07b0 .part L_000001f1c4da5070, 0, 1;
L_000001f1c4da0ad0 .part v000001f1c4da0530_0, 2, 1;
L_000001f1c4da0670 .part v000001f1c4da0490_0, 2, 1;
L_000001f1c4d9f950 .part L_000001f1c4da5070, 1, 1;
L_000001f1c4d9fef0 .part v000001f1c4da0530_0, 3, 1;
L_000001f1c4da0a30 .part v000001f1c4da0490_0, 3, 1;
L_000001f1c4da0850 .part L_000001f1c4da5070, 2, 1;
L_000001f1c4d9fb30 .part v000001f1c4da0530_0, 4, 1;
L_000001f1c4d9fbd0 .part v000001f1c4da0490_0, 4, 1;
L_000001f1c4d9f9f0 .part L_000001f1c4da5070, 3, 1;
L_000001f1c4d9fd10 .part v000001f1c4da0530_0, 5, 1;
L_000001f1c4d9eeb0 .part v000001f1c4da0490_0, 5, 1;
L_000001f1c4d9fc70 .part L_000001f1c4da5070, 4, 1;
L_000001f1c4d9f590 .part v000001f1c4da0530_0, 6, 1;
L_000001f1c4d9f4f0 .part v000001f1c4da0490_0, 6, 1;
L_000001f1c4da0710 .part L_000001f1c4da5070, 5, 1;
L_000001f1c4d9ec30 .part v000001f1c4da0530_0, 7, 1;
L_000001f1c4d9fe50 .part v000001f1c4da0490_0, 7, 1;
L_000001f1c4d9f630 .part L_000001f1c4da5070, 6, 1;
L_000001f1c4d9ed70 .part v000001f1c4da0530_0, 8, 1;
L_000001f1c4d9fdb0 .part v000001f1c4da0490_0, 8, 1;
L_000001f1c4d9fa90 .part L_000001f1c4da5070, 7, 1;
L_000001f1c4d9ff90 .part v000001f1c4da0530_0, 9, 1;
L_000001f1c4d9ee10 .part v000001f1c4da0490_0, 9, 1;
L_000001f1c4d9f270 .part L_000001f1c4da5070, 8, 1;
L_000001f1c4d9ef50 .part v000001f1c4da0530_0, 10, 1;
L_000001f1c4da00d0 .part v000001f1c4da0490_0, 10, 1;
L_000001f1c4da0030 .part L_000001f1c4da5070, 9, 1;
L_000001f1c4d9f770 .part v000001f1c4da0530_0, 11, 1;
L_000001f1c4d9eff0 .part v000001f1c4da0490_0, 11, 1;
L_000001f1c4d9f090 .part L_000001f1c4da5070, 10, 1;
L_000001f1c4d9f6d0 .part v000001f1c4da0530_0, 12, 1;
L_000001f1c4d9f130 .part v000001f1c4da0490_0, 12, 1;
L_000001f1c4d9f1d0 .part L_000001f1c4da5070, 11, 1;
L_000001f1c4d9f450 .part v000001f1c4da0530_0, 13, 1;
L_000001f1c4da6650 .part v000001f1c4da0490_0, 13, 1;
L_000001f1c4da5bb0 .part L_000001f1c4da5070, 12, 1;
L_000001f1c4da63d0 .part v000001f1c4da0530_0, 14, 1;
L_000001f1c4da6830 .part v000001f1c4da0490_0, 14, 1;
L_000001f1c4da5610 .part L_000001f1c4da5070, 13, 1;
L_000001f1c4da5570 .part v000001f1c4da0530_0, 15, 1;
L_000001f1c4da59d0 .part v000001f1c4da0490_0, 15, 1;
L_000001f1c4da6a10 .part L_000001f1c4da5070, 14, 1;
L_000001f1c4da6ab0 .part v000001f1c4da0530_0, 0, 1;
L_000001f1c4da54d0 .part v000001f1c4da0490_0, 0, 1;
LS_000001f1c4da6c90_0_0 .concat8 [ 1 1 1 1], L_000001f1c4da7f20, L_000001f1c4d33c60, L_000001f1c4d33020, L_000001f1c4da1810;
LS_000001f1c4da6c90_0_4 .concat8 [ 1 1 1 1], L_000001f1c4da1110, L_000001f1c4da1960, L_000001f1c4da0d90, L_000001f1c4da1500;
LS_000001f1c4da6c90_0_8 .concat8 [ 1 1 1 1], L_000001f1c4da0e00, L_000001f1c4da4470, L_000001f1c4da47f0, L_000001f1c4da41d0;
LS_000001f1c4da6c90_0_12 .concat8 [ 1 1 1 1], L_000001f1c4da4320, L_000001f1c4da4390, L_000001f1c4da4940, L_000001f1c4da7d60;
L_000001f1c4da6c90 .concat8 [ 4 4 4 4], LS_000001f1c4da6c90_0_0, LS_000001f1c4da6c90_0_4, LS_000001f1c4da6c90_0_8, LS_000001f1c4da6c90_0_12;
LS_000001f1c4da5070_0_0 .concat8 [ 1 1 1 1], L_000001f1c4da7b30, L_000001f1c4d33e20, L_000001f1c4da13b0, L_000001f1c4da1030;
LS_000001f1c4da5070_0_4 .concat8 [ 1 1 1 1], L_000001f1c4da1730, L_000001f1c4da1260, L_000001f1c4da18f0, L_000001f1c4da1650;
LS_000001f1c4da5070_0_8 .concat8 [ 1 1 1 1], L_000001f1c4da3e50, L_000001f1c4da3ec0, L_000001f1c4da4a90, L_000001f1c4da4010;
LS_000001f1c4da5070_0_12 .concat8 [ 1 1 1 1], L_000001f1c4da3de0, L_000001f1c4da4860, L_000001f1c4da7660, L_000001f1c4da7270;
L_000001f1c4da5070 .concat8 [ 4 4 4 4], LS_000001f1c4da5070_0_0, LS_000001f1c4da5070_0_4, LS_000001f1c4da5070_0_8, LS_000001f1c4da5070_0_12;
L_000001f1c4da5b10 .part L_000001f1c4da5070, 15, 1;
L_000001f1c4da61f0 .concat [ 16 1 15 0], L_000001f1c4da6c90, L_000001f1c4da5b10, L_000001f1c4db0088;
S_000001f1c4d36180 .scope module, "FA0" "FullAdder" 2 25, 2 6 0, S_000001f1c4d35ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1c4da79e0 .functor XOR 1, L_000001f1c4da6ab0, L_000001f1c4da54d0, C4<0>, C4<0>;
L_000001f1c4da7f20 .functor XOR 1, L_000001f1c4da79e0, v000001f1c4da03f0_0, C4<0>, C4<0>;
L_000001f1c4da7eb0 .functor AND 1, L_000001f1c4da6ab0, L_000001f1c4da54d0, C4<1>, C4<1>;
L_000001f1c4da7580 .functor XOR 1, L_000001f1c4da6ab0, L_000001f1c4da54d0, C4<0>, C4<0>;
L_000001f1c4da7120 .functor AND 1, v000001f1c4da03f0_0, L_000001f1c4da7580, C4<1>, C4<1>;
L_000001f1c4da7b30 .functor OR 1, L_000001f1c4da7eb0, L_000001f1c4da7120, C4<0>, C4<0>;
v000001f1c4d2d710_0 .net "A", 0 0, L_000001f1c4da6ab0;  1 drivers
v000001f1c4d2d7b0_0 .net "B", 0 0, L_000001f1c4da54d0;  1 drivers
v000001f1c4d2ebb0_0 .net "Cin", 0 0, v000001f1c4da03f0_0;  alias, 1 drivers
v000001f1c4d2d350_0 .net "Cout", 0 0, L_000001f1c4da7b30;  1 drivers
v000001f1c4d2e1b0_0 .net "Sum", 0 0, L_000001f1c4da7f20;  1 drivers
v000001f1c4d2db70_0 .net *"_ivl_0", 0 0, L_000001f1c4da79e0;  1 drivers
v000001f1c4d2d530_0 .net *"_ivl_4", 0 0, L_000001f1c4da7eb0;  1 drivers
v000001f1c4d2d2b0_0 .net *"_ivl_6", 0 0, L_000001f1c4da7580;  1 drivers
v000001f1c4d2e390_0 .net *"_ivl_8", 0 0, L_000001f1c4da7120;  1 drivers
S_000001f1c4cf5570 .scope generate, "ripple[1]" "ripple[1]" 2 33, 2 33 0, S_000001f1c4d35ff0;
 .timescale 0 0;
P_000001f1c4d39530 .param/l "i" 0 2 33, +C4<01>;
S_000001f1c4cf5700 .scope module, "FA" "FullAdder" 2 34, 2 6 0, S_000001f1c4cf5570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1c4d33bf0 .functor XOR 1, L_000001f1c4d9f8b0, L_000001f1c4da0990, C4<0>, C4<0>;
L_000001f1c4d33c60 .functor XOR 1, L_000001f1c4d33bf0, L_000001f1c4da07b0, C4<0>, C4<0>;
L_000001f1c4d33cd0 .functor AND 1, L_000001f1c4d9f8b0, L_000001f1c4da0990, C4<1>, C4<1>;
L_000001f1c4d33d40 .functor XOR 1, L_000001f1c4d9f8b0, L_000001f1c4da0990, C4<0>, C4<0>;
L_000001f1c4d33db0 .functor AND 1, L_000001f1c4da07b0, L_000001f1c4d33d40, C4<1>, C4<1>;
L_000001f1c4d33e20 .functor OR 1, L_000001f1c4d33cd0, L_000001f1c4d33db0, C4<0>, C4<0>;
v000001f1c4d2e4d0_0 .net "A", 0 0, L_000001f1c4d9f8b0;  1 drivers
v000001f1c4d2d670_0 .net "B", 0 0, L_000001f1c4da0990;  1 drivers
v000001f1c4d2e610_0 .net "Cin", 0 0, L_000001f1c4da07b0;  1 drivers
v000001f1c4d2d850_0 .net "Cout", 0 0, L_000001f1c4d33e20;  1 drivers
v000001f1c4d2dc10_0 .net "Sum", 0 0, L_000001f1c4d33c60;  1 drivers
v000001f1c4d2d030_0 .net *"_ivl_0", 0 0, L_000001f1c4d33bf0;  1 drivers
v000001f1c4d2dcb0_0 .net *"_ivl_4", 0 0, L_000001f1c4d33cd0;  1 drivers
v000001f1c4d2e7f0_0 .net *"_ivl_6", 0 0, L_000001f1c4d33d40;  1 drivers
v000001f1c4d2eb10_0 .net *"_ivl_8", 0 0, L_000001f1c4d33db0;  1 drivers
S_000001f1c4ca6740 .scope generate, "ripple[2]" "ripple[2]" 2 33, 2 33 0, S_000001f1c4d35ff0;
 .timescale 0 0;
P_000001f1c4d395f0 .param/l "i" 0 2 33, +C4<010>;
S_000001f1c4ca68d0 .scope module, "FA" "FullAdder" 2 34, 2 6 0, S_000001f1c4ca6740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1c4d32fb0 .functor XOR 1, L_000001f1c4da0ad0, L_000001f1c4da0670, C4<0>, C4<0>;
L_000001f1c4d33020 .functor XOR 1, L_000001f1c4d32fb0, L_000001f1c4d9f950, C4<0>, C4<0>;
L_000001f1c4d33090 .functor AND 1, L_000001f1c4da0ad0, L_000001f1c4da0670, C4<1>, C4<1>;
L_000001f1c4d33100 .functor XOR 1, L_000001f1c4da0ad0, L_000001f1c4da0670, C4<0>, C4<0>;
L_000001f1c4da1490 .functor AND 1, L_000001f1c4d9f950, L_000001f1c4d33100, C4<1>, C4<1>;
L_000001f1c4da13b0 .functor OR 1, L_000001f1c4d33090, L_000001f1c4da1490, C4<0>, C4<0>;
v000001f1c4d2cf90_0 .net "A", 0 0, L_000001f1c4da0ad0;  1 drivers
v000001f1c4d2d0d0_0 .net "B", 0 0, L_000001f1c4da0670;  1 drivers
v000001f1c4d2dd50_0 .net "Cin", 0 0, L_000001f1c4d9f950;  1 drivers
v000001f1c4d2d170_0 .net "Cout", 0 0, L_000001f1c4da13b0;  1 drivers
v000001f1c4d13b40_0 .net "Sum", 0 0, L_000001f1c4d33020;  1 drivers
v000001f1c4d13e60_0 .net *"_ivl_0", 0 0, L_000001f1c4d32fb0;  1 drivers
v000001f1c4d12420_0 .net *"_ivl_4", 0 0, L_000001f1c4d33090;  1 drivers
v000001f1c4d12560_0 .net *"_ivl_6", 0 0, L_000001f1c4d33100;  1 drivers
v000001f1c4d12600_0 .net *"_ivl_8", 0 0, L_000001f1c4da1490;  1 drivers
S_000001f1c4ca6a60 .scope generate, "ripple[3]" "ripple[3]" 2 33, 2 33 0, S_000001f1c4d35ff0;
 .timescale 0 0;
P_000001f1c4d39e30 .param/l "i" 0 2 33, +C4<011>;
S_000001f1c4d94d80 .scope module, "FA" "FullAdder" 2 34, 2 6 0, S_000001f1c4ca6a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1c4da10a0 .functor XOR 1, L_000001f1c4d9fef0, L_000001f1c4da0a30, C4<0>, C4<0>;
L_000001f1c4da1810 .functor XOR 1, L_000001f1c4da10a0, L_000001f1c4da0850, C4<0>, C4<0>;
L_000001f1c4da19d0 .functor AND 1, L_000001f1c4d9fef0, L_000001f1c4da0a30, C4<1>, C4<1>;
L_000001f1c4da0ee0 .functor XOR 1, L_000001f1c4d9fef0, L_000001f1c4da0a30, C4<0>, C4<0>;
L_000001f1c4da0cb0 .functor AND 1, L_000001f1c4da0850, L_000001f1c4da0ee0, C4<1>, C4<1>;
L_000001f1c4da1030 .functor OR 1, L_000001f1c4da19d0, L_000001f1c4da0cb0, C4<0>, C4<0>;
v000001f1c4d12740_0 .net "A", 0 0, L_000001f1c4d9fef0;  1 drivers
v000001f1c4d13140_0 .net "B", 0 0, L_000001f1c4da0a30;  1 drivers
v000001f1c4d12920_0 .net "Cin", 0 0, L_000001f1c4da0850;  1 drivers
v000001f1c4d12ba0_0 .net "Cout", 0 0, L_000001f1c4da1030;  1 drivers
v000001f1c4d12d80_0 .net "Sum", 0 0, L_000001f1c4da1810;  1 drivers
v000001f1c4d1f7d0_0 .net *"_ivl_0", 0 0, L_000001f1c4da10a0;  1 drivers
v000001f1c4d1e6f0_0 .net *"_ivl_4", 0 0, L_000001f1c4da19d0;  1 drivers
v000001f1c4d1f370_0 .net *"_ivl_6", 0 0, L_000001f1c4da0ee0;  1 drivers
v000001f1c4d1fe10_0 .net *"_ivl_8", 0 0, L_000001f1c4da0cb0;  1 drivers
S_000001f1c4d94f10 .scope generate, "ripple[4]" "ripple[4]" 2 33, 2 33 0, S_000001f1c4d35ff0;
 .timescale 0 0;
P_000001f1c4d399b0 .param/l "i" 0 2 33, +C4<0100>;
S_000001f1c4d950a0 .scope module, "FA" "FullAdder" 2 34, 2 6 0, S_000001f1c4d94f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1c4da1420 .functor XOR 1, L_000001f1c4d9fb30, L_000001f1c4d9fbd0, C4<0>, C4<0>;
L_000001f1c4da1110 .functor XOR 1, L_000001f1c4da1420, L_000001f1c4d9f9f0, C4<0>, C4<0>;
L_000001f1c4da1180 .functor AND 1, L_000001f1c4d9fb30, L_000001f1c4d9fbd0, C4<1>, C4<1>;
L_000001f1c4da1880 .functor XOR 1, L_000001f1c4d9fb30, L_000001f1c4d9fbd0, C4<0>, C4<0>;
L_000001f1c4da16c0 .functor AND 1, L_000001f1c4d9f9f0, L_000001f1c4da1880, C4<1>, C4<1>;
L_000001f1c4da1730 .functor OR 1, L_000001f1c4da1180, L_000001f1c4da16c0, C4<0>, C4<0>;
v000001f1c4d1e790_0 .net "A", 0 0, L_000001f1c4d9fb30;  1 drivers
v000001f1c4d1e8d0_0 .net "B", 0 0, L_000001f1c4d9fbd0;  1 drivers
v000001f1c4d1fc30_0 .net "Cin", 0 0, L_000001f1c4d9f9f0;  1 drivers
v000001f1c4d1edd0_0 .net "Cout", 0 0, L_000001f1c4da1730;  1 drivers
v000001f1c4d1fb90_0 .net "Sum", 0 0, L_000001f1c4da1110;  1 drivers
v000001f1c4d0c480_0 .net *"_ivl_0", 0 0, L_000001f1c4da1420;  1 drivers
v000001f1c4d0c840_0 .net *"_ivl_4", 0 0, L_000001f1c4da1180;  1 drivers
v000001f1c4d0bb20_0 .net *"_ivl_6", 0 0, L_000001f1c4da1880;  1 drivers
v000001f1c4d0c020_0 .net *"_ivl_8", 0 0, L_000001f1c4da16c0;  1 drivers
S_000001f1c4d95230 .scope generate, "ripple[5]" "ripple[5]" 2 33, 2 33 0, S_000001f1c4d35ff0;
 .timescale 0 0;
P_000001f1c4d39830 .param/l "i" 0 2 33, +C4<0101>;
S_000001f1c4d953c0 .scope module, "FA" "FullAdder" 2 34, 2 6 0, S_000001f1c4d95230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1c4da11f0 .functor XOR 1, L_000001f1c4d9fd10, L_000001f1c4d9eeb0, C4<0>, C4<0>;
L_000001f1c4da1960 .functor XOR 1, L_000001f1c4da11f0, L_000001f1c4d9fc70, C4<0>, C4<0>;
L_000001f1c4da1b20 .functor AND 1, L_000001f1c4d9fd10, L_000001f1c4d9eeb0, C4<1>, C4<1>;
L_000001f1c4da0d20 .functor XOR 1, L_000001f1c4d9fd10, L_000001f1c4d9eeb0, C4<0>, C4<0>;
L_000001f1c4da15e0 .functor AND 1, L_000001f1c4d9fc70, L_000001f1c4da0d20, C4<1>, C4<1>;
L_000001f1c4da1260 .functor OR 1, L_000001f1c4da1b20, L_000001f1c4da15e0, C4<0>, C4<0>;
v000001f1c4d962c0_0 .net "A", 0 0, L_000001f1c4d9fd10;  1 drivers
v000001f1c4d95f00_0 .net "B", 0 0, L_000001f1c4d9eeb0;  1 drivers
v000001f1c4d96900_0 .net "Cin", 0 0, L_000001f1c4d9fc70;  1 drivers
v000001f1c4d95be0_0 .net "Cout", 0 0, L_000001f1c4da1260;  1 drivers
v000001f1c4d96180_0 .net "Sum", 0 0, L_000001f1c4da1960;  1 drivers
v000001f1c4d973a0_0 .net *"_ivl_0", 0 0, L_000001f1c4da11f0;  1 drivers
v000001f1c4d97120_0 .net *"_ivl_4", 0 0, L_000001f1c4da1b20;  1 drivers
v000001f1c4d96680_0 .net *"_ivl_6", 0 0, L_000001f1c4da0d20;  1 drivers
v000001f1c4d96400_0 .net *"_ivl_8", 0 0, L_000001f1c4da15e0;  1 drivers
S_000001f1c4d97560 .scope generate, "ripple[6]" "ripple[6]" 2 33, 2 33 0, S_000001f1c4d35ff0;
 .timescale 0 0;
P_000001f1c4d39e70 .param/l "i" 0 2 33, +C4<0110>;
S_000001f1c4d976f0 .scope module, "FA" "FullAdder" 2 34, 2 6 0, S_000001f1c4d97560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1c4da17a0 .functor XOR 1, L_000001f1c4d9f590, L_000001f1c4d9f4f0, C4<0>, C4<0>;
L_000001f1c4da0d90 .functor XOR 1, L_000001f1c4da17a0, L_000001f1c4da0710, C4<0>, C4<0>;
L_000001f1c4da0f50 .functor AND 1, L_000001f1c4d9f590, L_000001f1c4d9f4f0, C4<1>, C4<1>;
L_000001f1c4da12d0 .functor XOR 1, L_000001f1c4d9f590, L_000001f1c4d9f4f0, C4<0>, C4<0>;
L_000001f1c4da0fc0 .functor AND 1, L_000001f1c4da0710, L_000001f1c4da12d0, C4<1>, C4<1>;
L_000001f1c4da18f0 .functor OR 1, L_000001f1c4da0f50, L_000001f1c4da0fc0, C4<0>, C4<0>;
v000001f1c4d95780_0 .net "A", 0 0, L_000001f1c4d9f590;  1 drivers
v000001f1c4d96f40_0 .net "B", 0 0, L_000001f1c4d9f4f0;  1 drivers
v000001f1c4d96cc0_0 .net "Cin", 0 0, L_000001f1c4da0710;  1 drivers
v000001f1c4d958c0_0 .net "Cout", 0 0, L_000001f1c4da18f0;  1 drivers
v000001f1c4d95aa0_0 .net "Sum", 0 0, L_000001f1c4da0d90;  1 drivers
v000001f1c4d97440_0 .net *"_ivl_0", 0 0, L_000001f1c4da17a0;  1 drivers
v000001f1c4d96fe0_0 .net *"_ivl_4", 0 0, L_000001f1c4da0f50;  1 drivers
v000001f1c4d96220_0 .net *"_ivl_6", 0 0, L_000001f1c4da12d0;  1 drivers
v000001f1c4d95fa0_0 .net *"_ivl_8", 0 0, L_000001f1c4da0fc0;  1 drivers
S_000001f1c4d97880 .scope generate, "ripple[7]" "ripple[7]" 2 33, 2 33 0, S_000001f1c4d35ff0;
 .timescale 0 0;
P_000001f1c4d39a70 .param/l "i" 0 2 33, +C4<0111>;
S_000001f1c4d97a10 .scope module, "FA" "FullAdder" 2 34, 2 6 0, S_000001f1c4d97880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1c4da1340 .functor XOR 1, L_000001f1c4d9ec30, L_000001f1c4d9fe50, C4<0>, C4<0>;
L_000001f1c4da1500 .functor XOR 1, L_000001f1c4da1340, L_000001f1c4d9f630, C4<0>, C4<0>;
L_000001f1c4da1a40 .functor AND 1, L_000001f1c4d9ec30, L_000001f1c4d9fe50, C4<1>, C4<1>;
L_000001f1c4da0c40 .functor XOR 1, L_000001f1c4d9ec30, L_000001f1c4d9fe50, C4<0>, C4<0>;
L_000001f1c4da1570 .functor AND 1, L_000001f1c4d9f630, L_000001f1c4da0c40, C4<1>, C4<1>;
L_000001f1c4da1650 .functor OR 1, L_000001f1c4da1a40, L_000001f1c4da1570, C4<0>, C4<0>;
v000001f1c4d97260_0 .net "A", 0 0, L_000001f1c4d9ec30;  1 drivers
v000001f1c4d96860_0 .net "B", 0 0, L_000001f1c4d9fe50;  1 drivers
v000001f1c4d955a0_0 .net "Cin", 0 0, L_000001f1c4d9f630;  1 drivers
v000001f1c4d969a0_0 .net "Cout", 0 0, L_000001f1c4da1650;  1 drivers
v000001f1c4d97080_0 .net "Sum", 0 0, L_000001f1c4da1500;  1 drivers
v000001f1c4d96a40_0 .net *"_ivl_0", 0 0, L_000001f1c4da1340;  1 drivers
v000001f1c4d971c0_0 .net *"_ivl_4", 0 0, L_000001f1c4da1a40;  1 drivers
v000001f1c4d95e60_0 .net *"_ivl_6", 0 0, L_000001f1c4da0c40;  1 drivers
v000001f1c4d95a00_0 .net *"_ivl_8", 0 0, L_000001f1c4da1570;  1 drivers
S_000001f1c4d98870 .scope generate, "ripple[8]" "ripple[8]" 2 33, 2 33 0, S_000001f1c4d35ff0;
 .timescale 0 0;
P_000001f1c4d3a0f0 .param/l "i" 0 2 33, +C4<01000>;
S_000001f1c4d97bf0 .scope module, "FA" "FullAdder" 2 34, 2 6 0, S_000001f1c4d98870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1c4da1ab0 .functor XOR 1, L_000001f1c4d9ed70, L_000001f1c4d9fdb0, C4<0>, C4<0>;
L_000001f1c4da0e00 .functor XOR 1, L_000001f1c4da1ab0, L_000001f1c4d9fa90, C4<0>, C4<0>;
L_000001f1c4da0e70 .functor AND 1, L_000001f1c4d9ed70, L_000001f1c4d9fdb0, C4<1>, C4<1>;
L_000001f1c4da45c0 .functor XOR 1, L_000001f1c4d9ed70, L_000001f1c4d9fdb0, C4<0>, C4<0>;
L_000001f1c4da4a20 .functor AND 1, L_000001f1c4d9fa90, L_000001f1c4da45c0, C4<1>, C4<1>;
L_000001f1c4da3e50 .functor OR 1, L_000001f1c4da0e70, L_000001f1c4da4a20, C4<0>, C4<0>;
v000001f1c4d965e0_0 .net "A", 0 0, L_000001f1c4d9ed70;  1 drivers
v000001f1c4d97300_0 .net "B", 0 0, L_000001f1c4d9fdb0;  1 drivers
v000001f1c4d96d60_0 .net "Cin", 0 0, L_000001f1c4d9fa90;  1 drivers
v000001f1c4d95dc0_0 .net "Cout", 0 0, L_000001f1c4da3e50;  1 drivers
v000001f1c4d96ae0_0 .net "Sum", 0 0, L_000001f1c4da0e00;  1 drivers
v000001f1c4d95640_0 .net *"_ivl_0", 0 0, L_000001f1c4da1ab0;  1 drivers
v000001f1c4d96360_0 .net *"_ivl_4", 0 0, L_000001f1c4da0e70;  1 drivers
v000001f1c4d964a0_0 .net *"_ivl_6", 0 0, L_000001f1c4da45c0;  1 drivers
v000001f1c4d956e0_0 .net *"_ivl_8", 0 0, L_000001f1c4da4a20;  1 drivers
S_000001f1c4d98550 .scope generate, "ripple[9]" "ripple[9]" 2 33, 2 33 0, S_000001f1c4d35ff0;
 .timescale 0 0;
P_000001f1c4d3a2b0 .param/l "i" 0 2 33, +C4<01001>;
S_000001f1c4d98230 .scope module, "FA" "FullAdder" 2 34, 2 6 0, S_000001f1c4d98550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1c4da4710 .functor XOR 1, L_000001f1c4d9ff90, L_000001f1c4d9ee10, C4<0>, C4<0>;
L_000001f1c4da4470 .functor XOR 1, L_000001f1c4da4710, L_000001f1c4d9f270, C4<0>, C4<0>;
L_000001f1c4da4550 .functor AND 1, L_000001f1c4d9ff90, L_000001f1c4d9ee10, C4<1>, C4<1>;
L_000001f1c4da4630 .functor XOR 1, L_000001f1c4d9ff90, L_000001f1c4d9ee10, C4<0>, C4<0>;
L_000001f1c4da4c50 .functor AND 1, L_000001f1c4d9f270, L_000001f1c4da4630, C4<1>, C4<1>;
L_000001f1c4da3ec0 .functor OR 1, L_000001f1c4da4550, L_000001f1c4da4c50, C4<0>, C4<0>;
v000001f1c4d95c80_0 .net "A", 0 0, L_000001f1c4d9ff90;  1 drivers
v000001f1c4d96b80_0 .net "B", 0 0, L_000001f1c4d9ee10;  1 drivers
v000001f1c4d96c20_0 .net "Cin", 0 0, L_000001f1c4d9f270;  1 drivers
v000001f1c4d96e00_0 .net "Cout", 0 0, L_000001f1c4da3ec0;  1 drivers
v000001f1c4d96ea0_0 .net "Sum", 0 0, L_000001f1c4da4470;  1 drivers
v000001f1c4d95820_0 .net *"_ivl_0", 0 0, L_000001f1c4da4710;  1 drivers
v000001f1c4d95960_0 .net *"_ivl_4", 0 0, L_000001f1c4da4550;  1 drivers
v000001f1c4d95b40_0 .net *"_ivl_6", 0 0, L_000001f1c4da4630;  1 drivers
v000001f1c4d96540_0 .net *"_ivl_8", 0 0, L_000001f1c4da4c50;  1 drivers
S_000001f1c4d986e0 .scope generate, "ripple[10]" "ripple[10]" 2 33, 2 33 0, S_000001f1c4d35ff0;
 .timescale 0 0;
P_000001f1c4d39ab0 .param/l "i" 0 2 33, +C4<01010>;
S_000001f1c4d97f10 .scope module, "FA" "FullAdder" 2 34, 2 6 0, S_000001f1c4d986e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1c4da4080 .functor XOR 1, L_000001f1c4d9ef50, L_000001f1c4da00d0, C4<0>, C4<0>;
L_000001f1c4da47f0 .functor XOR 1, L_000001f1c4da4080, L_000001f1c4da0030, C4<0>, C4<0>;
L_000001f1c4da46a0 .functor AND 1, L_000001f1c4d9ef50, L_000001f1c4da00d0, C4<1>, C4<1>;
L_000001f1c4da49b0 .functor XOR 1, L_000001f1c4d9ef50, L_000001f1c4da00d0, C4<0>, C4<0>;
L_000001f1c4da44e0 .functor AND 1, L_000001f1c4da0030, L_000001f1c4da49b0, C4<1>, C4<1>;
L_000001f1c4da4a90 .functor OR 1, L_000001f1c4da46a0, L_000001f1c4da44e0, C4<0>, C4<0>;
v000001f1c4d95d20_0 .net "A", 0 0, L_000001f1c4d9ef50;  1 drivers
v000001f1c4d96040_0 .net "B", 0 0, L_000001f1c4da00d0;  1 drivers
v000001f1c4d960e0_0 .net "Cin", 0 0, L_000001f1c4da0030;  1 drivers
v000001f1c4d96720_0 .net "Cout", 0 0, L_000001f1c4da4a90;  1 drivers
v000001f1c4d967c0_0 .net "Sum", 0 0, L_000001f1c4da47f0;  1 drivers
v000001f1c4d992e0_0 .net *"_ivl_0", 0 0, L_000001f1c4da4080;  1 drivers
v000001f1c4d9a8c0_0 .net *"_ivl_4", 0 0, L_000001f1c4da46a0;  1 drivers
v000001f1c4d99920_0 .net *"_ivl_6", 0 0, L_000001f1c4da49b0;  1 drivers
v000001f1c4d9a0a0_0 .net *"_ivl_8", 0 0, L_000001f1c4da44e0;  1 drivers
S_000001f1c4d98a00 .scope generate, "ripple[11]" "ripple[11]" 2 33, 2 33 0, S_000001f1c4d35ff0;
 .timescale 0 0;
P_000001f1c4d39af0 .param/l "i" 0 2 33, +C4<01011>;
S_000001f1c4d97d80 .scope module, "FA" "FullAdder" 2 34, 2 6 0, S_000001f1c4d98a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1c4da4b00 .functor XOR 1, L_000001f1c4d9f770, L_000001f1c4d9eff0, C4<0>, C4<0>;
L_000001f1c4da41d0 .functor XOR 1, L_000001f1c4da4b00, L_000001f1c4d9f090, C4<0>, C4<0>;
L_000001f1c4da4b70 .functor AND 1, L_000001f1c4d9f770, L_000001f1c4d9eff0, C4<1>, C4<1>;
L_000001f1c4da3f30 .functor XOR 1, L_000001f1c4d9f770, L_000001f1c4d9eff0, C4<0>, C4<0>;
L_000001f1c4da3fa0 .functor AND 1, L_000001f1c4d9f090, L_000001f1c4da3f30, C4<1>, C4<1>;
L_000001f1c4da4010 .functor OR 1, L_000001f1c4da4b70, L_000001f1c4da3fa0, C4<0>, C4<0>;
v000001f1c4d996a0_0 .net "A", 0 0, L_000001f1c4d9f770;  1 drivers
v000001f1c4d99100_0 .net "B", 0 0, L_000001f1c4d9eff0;  1 drivers
v000001f1c4d98e80_0 .net "Cin", 0 0, L_000001f1c4d9f090;  1 drivers
v000001f1c4d9a460_0 .net "Cout", 0 0, L_000001f1c4da4010;  1 drivers
v000001f1c4d99240_0 .net "Sum", 0 0, L_000001f1c4da41d0;  1 drivers
v000001f1c4d9a000_0 .net *"_ivl_0", 0 0, L_000001f1c4da4b00;  1 drivers
v000001f1c4d9a960_0 .net *"_ivl_4", 0 0, L_000001f1c4da4b70;  1 drivers
v000001f1c4d99740_0 .net *"_ivl_6", 0 0, L_000001f1c4da3f30;  1 drivers
v000001f1c4d9a6e0_0 .net *"_ivl_8", 0 0, L_000001f1c4da3fa0;  1 drivers
S_000001f1c4d980a0 .scope generate, "ripple[12]" "ripple[12]" 2 33, 2 33 0, S_000001f1c4d35ff0;
 .timescale 0 0;
P_000001f1c4d3a1b0 .param/l "i" 0 2 33, +C4<01100>;
S_000001f1c4d983c0 .scope module, "FA" "FullAdder" 2 34, 2 6 0, S_000001f1c4d980a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1c4da4be0 .functor XOR 1, L_000001f1c4d9f6d0, L_000001f1c4d9f130, C4<0>, C4<0>;
L_000001f1c4da4320 .functor XOR 1, L_000001f1c4da4be0, L_000001f1c4d9f1d0, C4<0>, C4<0>;
L_000001f1c4da3d70 .functor AND 1, L_000001f1c4d9f6d0, L_000001f1c4d9f130, C4<1>, C4<1>;
L_000001f1c4da4240 .functor XOR 1, L_000001f1c4d9f6d0, L_000001f1c4d9f130, C4<0>, C4<0>;
L_000001f1c4da4780 .functor AND 1, L_000001f1c4d9f1d0, L_000001f1c4da4240, C4<1>, C4<1>;
L_000001f1c4da3de0 .functor OR 1, L_000001f1c4da3d70, L_000001f1c4da4780, C4<0>, C4<0>;
v000001f1c4d99ba0_0 .net "A", 0 0, L_000001f1c4d9f6d0;  1 drivers
v000001f1c4d9a140_0 .net "B", 0 0, L_000001f1c4d9f130;  1 drivers
v000001f1c4d9a5a0_0 .net "Cin", 0 0, L_000001f1c4d9f1d0;  1 drivers
v000001f1c4d99b00_0 .net "Cout", 0 0, L_000001f1c4da3de0;  1 drivers
v000001f1c4d9aa00_0 .net "Sum", 0 0, L_000001f1c4da4320;  1 drivers
v000001f1c4d99ce0_0 .net *"_ivl_0", 0 0, L_000001f1c4da4be0;  1 drivers
v000001f1c4d98de0_0 .net *"_ivl_4", 0 0, L_000001f1c4da3d70;  1 drivers
v000001f1c4d99060_0 .net *"_ivl_6", 0 0, L_000001f1c4da4240;  1 drivers
v000001f1c4d98f20_0 .net *"_ivl_8", 0 0, L_000001f1c4da4780;  1 drivers
S_000001f1c4d9e840 .scope generate, "ripple[13]" "ripple[13]" 2 33, 2 33 0, S_000001f1c4d35ff0;
 .timescale 0 0;
P_000001f1c4d39b30 .param/l "i" 0 2 33, +C4<01101>;
S_000001f1c4d9d260 .scope module, "FA" "FullAdder" 2 34, 2 6 0, S_000001f1c4d9e840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1c4da40f0 .functor XOR 1, L_000001f1c4d9f450, L_000001f1c4da6650, C4<0>, C4<0>;
L_000001f1c4da4390 .functor XOR 1, L_000001f1c4da40f0, L_000001f1c4da5bb0, C4<0>, C4<0>;
L_000001f1c4da4160 .functor AND 1, L_000001f1c4d9f450, L_000001f1c4da6650, C4<1>, C4<1>;
L_000001f1c4da4400 .functor XOR 1, L_000001f1c4d9f450, L_000001f1c4da6650, C4<0>, C4<0>;
L_000001f1c4da42b0 .functor AND 1, L_000001f1c4da5bb0, L_000001f1c4da4400, C4<1>, C4<1>;
L_000001f1c4da4860 .functor OR 1, L_000001f1c4da4160, L_000001f1c4da42b0, C4<0>, C4<0>;
v000001f1c4d9a780_0 .net "A", 0 0, L_000001f1c4d9f450;  1 drivers
v000001f1c4d9a640_0 .net "B", 0 0, L_000001f1c4da6650;  1 drivers
v000001f1c4d98fc0_0 .net "Cin", 0 0, L_000001f1c4da5bb0;  1 drivers
v000001f1c4d991a0_0 .net "Cout", 0 0, L_000001f1c4da4860;  1 drivers
v000001f1c4d99420_0 .net "Sum", 0 0, L_000001f1c4da4390;  1 drivers
v000001f1c4d9aaa0_0 .net *"_ivl_0", 0 0, L_000001f1c4da40f0;  1 drivers
v000001f1c4d999c0_0 .net *"_ivl_4", 0 0, L_000001f1c4da4160;  1 drivers
v000001f1c4d99c40_0 .net *"_ivl_6", 0 0, L_000001f1c4da4400;  1 drivers
v000001f1c4d99380_0 .net *"_ivl_8", 0 0, L_000001f1c4da42b0;  1 drivers
S_000001f1c4d9d580 .scope generate, "ripple[14]" "ripple[14]" 2 33, 2 33 0, S_000001f1c4d35ff0;
 .timescale 0 0;
P_000001f1c4d39eb0 .param/l "i" 0 2 33, +C4<01110>;
S_000001f1c4d9cf40 .scope module, "FA" "FullAdder" 2 34, 2 6 0, S_000001f1c4d9d580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1c4da48d0 .functor XOR 1, L_000001f1c4da63d0, L_000001f1c4da6830, C4<0>, C4<0>;
L_000001f1c4da4940 .functor XOR 1, L_000001f1c4da48d0, L_000001f1c4da5610, C4<0>, C4<0>;
L_000001f1c4da7c80 .functor AND 1, L_000001f1c4da63d0, L_000001f1c4da6830, C4<1>, C4<1>;
L_000001f1c4da7dd0 .functor XOR 1, L_000001f1c4da63d0, L_000001f1c4da6830, C4<0>, C4<0>;
L_000001f1c4da7970 .functor AND 1, L_000001f1c4da5610, L_000001f1c4da7dd0, C4<1>, C4<1>;
L_000001f1c4da7660 .functor OR 1, L_000001f1c4da7c80, L_000001f1c4da7970, C4<0>, C4<0>;
v000001f1c4d99a60_0 .net "A", 0 0, L_000001f1c4da63d0;  1 drivers
v000001f1c4d994c0_0 .net "B", 0 0, L_000001f1c4da6830;  1 drivers
v000001f1c4d99560_0 .net "Cin", 0 0, L_000001f1c4da5610;  1 drivers
v000001f1c4d9a1e0_0 .net "Cout", 0 0, L_000001f1c4da7660;  1 drivers
v000001f1c4d98c00_0 .net "Sum", 0 0, L_000001f1c4da4940;  1 drivers
v000001f1c4d9a820_0 .net *"_ivl_0", 0 0, L_000001f1c4da48d0;  1 drivers
v000001f1c4d98ca0_0 .net *"_ivl_4", 0 0, L_000001f1c4da7c80;  1 drivers
v000001f1c4d99f60_0 .net *"_ivl_6", 0 0, L_000001f1c4da7dd0;  1 drivers
v000001f1c4d99d80_0 .net *"_ivl_8", 0 0, L_000001f1c4da7970;  1 drivers
S_000001f1c4d9dd50 .scope generate, "ripple[15]" "ripple[15]" 2 33, 2 33 0, S_000001f1c4d35ff0;
 .timescale 0 0;
P_000001f1c4d3a370 .param/l "i" 0 2 33, +C4<01111>;
S_000001f1c4d9d3f0 .scope module, "FA" "FullAdder" 2 34, 2 6 0, S_000001f1c4d9dd50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1c4da7e40 .functor XOR 1, L_000001f1c4da5570, L_000001f1c4da59d0, C4<0>, C4<0>;
L_000001f1c4da7d60 .functor XOR 1, L_000001f1c4da7e40, L_000001f1c4da6a10, C4<0>, C4<0>;
L_000001f1c4da7f90 .functor AND 1, L_000001f1c4da5570, L_000001f1c4da59d0, C4<1>, C4<1>;
L_000001f1c4da8000 .functor XOR 1, L_000001f1c4da5570, L_000001f1c4da59d0, C4<0>, C4<0>;
L_000001f1c4da7c10 .functor AND 1, L_000001f1c4da6a10, L_000001f1c4da8000, C4<1>, C4<1>;
L_000001f1c4da7270 .functor OR 1, L_000001f1c4da7f90, L_000001f1c4da7c10, C4<0>, C4<0>;
v000001f1c4d98d40_0 .net "A", 0 0, L_000001f1c4da5570;  1 drivers
v000001f1c4d99600_0 .net "B", 0 0, L_000001f1c4da59d0;  1 drivers
v000001f1c4d997e0_0 .net "Cin", 0 0, L_000001f1c4da6a10;  1 drivers
v000001f1c4d99880_0 .net "Cout", 0 0, L_000001f1c4da7270;  1 drivers
v000001f1c4d9a280_0 .net "Sum", 0 0, L_000001f1c4da7d60;  1 drivers
v000001f1c4d99e20_0 .net *"_ivl_0", 0 0, L_000001f1c4da7e40;  1 drivers
v000001f1c4d9a320_0 .net *"_ivl_4", 0 0, L_000001f1c4da7f90;  1 drivers
v000001f1c4d99ec0_0 .net *"_ivl_6", 0 0, L_000001f1c4da8000;  1 drivers
v000001f1c4d9a3c0_0 .net *"_ivl_8", 0 0, L_000001f1c4da7c10;  1 drivers
    .scope S_000001f1c4d36800;
T_0 ;
    %vpi_call 2 106 "$monitor", "Tiempo=%0t | A=%b (%0d) | B=%b (%0d) | Cin=%b (%0d) |  SUMA=%b (%0d) | Cout=%b", $time, v000001f1c4da0530_0, v000001f1c4da0530_0, v000001f1c4da0490_0, v000001f1c4da0490_0, v000001f1c4da03f0_0, v000001f1c4da03f0_0, v000001f1c4d9f310_0, v000001f1c4d9f310_0, &PV<v000001f1c4d9f310_0, 16, 1> {0 0 0};
    %vpi_call 2 110 "$display", "===== RCA16 Test Cases =====" {0 0 0};
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001f1c4da0530_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001f1c4da0490_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1c4da03f0_0, 0, 1;
    %vpi_func 2 114 "$time" 64 {0 0 0};
    %store/vec4 v000001f1c4da05d0_0, 0, 64;
    %delay 1, 0;
    %vpi_func 2 114 "$time" 64 {0 0 0};
    %store/vec4 v000001f1c4da08f0_0, 0, 64;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v000001f1c4da0530_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v000001f1c4da0490_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1c4da03f0_0, 0, 1;
    %vpi_func 2 119 "$time" 64 {0 0 0};
    %store/vec4 v000001f1c4da05d0_0, 0, 64;
    %delay 1, 0;
    %vpi_func 2 119 "$time" 64 {0 0 0};
    %store/vec4 v000001f1c4da08f0_0, 0, 64;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v000001f1c4da0530_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v000001f1c4da0490_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1c4da03f0_0, 0, 1;
    %vpi_func 2 124 "$time" 64 {0 0 0};
    %store/vec4 v000001f1c4da05d0_0, 0, 64;
    %delay 1, 0;
    %vpi_func 2 124 "$time" 64 {0 0 0};
    %store/vec4 v000001f1c4da08f0_0, 0, 64;
    %pushi/vec4 10, 0, 16;
    %store/vec4 v000001f1c4da0530_0, 0, 16;
    %pushi/vec4 5, 0, 16;
    %store/vec4 v000001f1c4da0490_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1c4da03f0_0, 0, 1;
    %vpi_func 2 129 "$time" 64 {0 0 0};
    %store/vec4 v000001f1c4da05d0_0, 0, 64;
    %delay 1, 0;
    %vpi_func 2 129 "$time" 64 {0 0 0};
    %store/vec4 v000001f1c4da08f0_0, 0, 64;
    %pushi/vec4 32767, 0, 16;
    %store/vec4 v000001f1c4da0530_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v000001f1c4da0490_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1c4da03f0_0, 0, 1;
    %vpi_func 2 134 "$time" 64 {0 0 0};
    %store/vec4 v000001f1c4da05d0_0, 0, 64;
    %delay 1, 0;
    %vpi_func 2 134 "$time" 64 {0 0 0};
    %store/vec4 v000001f1c4da08f0_0, 0, 64;
    %pushi/vec4 61440, 0, 16;
    %store/vec4 v000001f1c4da0530_0, 0, 16;
    %pushi/vec4 3855, 0, 16;
    %store/vec4 v000001f1c4da0490_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1c4da03f0_0, 0, 1;
    %vpi_func 2 139 "$time" 64 {0 0 0};
    %store/vec4 v000001f1c4da05d0_0, 0, 64;
    %delay 1, 0;
    %vpi_func 2 139 "$time" 64 {0 0 0};
    %store/vec4 v000001f1c4da08f0_0, 0, 64;
    %pushi/vec4 5, 0, 16;
    %store/vec4 v000001f1c4da0530_0, 0, 16;
    %pushi/vec4 3, 0, 16;
    %store/vec4 v000001f1c4da0490_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1c4da03f0_0, 0, 1;
    %vpi_func 2 144 "$time" 64 {0 0 0};
    %store/vec4 v000001f1c4da05d0_0, 0, 64;
    %delay 1, 0;
    %vpi_func 2 144 "$time" 64 {0 0 0};
    %store/vec4 v000001f1c4da08f0_0, 0, 64;
    %pushi/vec4 43690, 0, 16;
    %store/vec4 v000001f1c4da0530_0, 0, 16;
    %pushi/vec4 21845, 0, 16;
    %store/vec4 v000001f1c4da0490_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1c4da03f0_0, 0, 1;
    %vpi_func 2 149 "$time" 64 {0 0 0};
    %store/vec4 v000001f1c4da05d0_0, 0, 64;
    %delay 1, 0;
    %vpi_func 2 149 "$time" 64 {0 0 0};
    %store/vec4 v000001f1c4da08f0_0, 0, 64;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001f1c4da0530_0, 0, 16;
    %pushi/vec4 21845, 0, 16;
    %store/vec4 v000001f1c4da0490_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1c4da03f0_0, 0, 1;
    %vpi_func 2 154 "$time" 64 {0 0 0};
    %store/vec4 v000001f1c4da05d0_0, 0, 64;
    %delay 1, 0;
    %vpi_func 2 154 "$time" 64 {0 0 0};
    %store/vec4 v000001f1c4da08f0_0, 0, 64;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v000001f1c4da0530_0, 0, 16;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v000001f1c4da0490_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1c4da03f0_0, 0, 1;
    %vpi_func 2 159 "$time" 64 {0 0 0};
    %store/vec4 v000001f1c4da05d0_0, 0, 64;
    %delay 1, 0;
    %vpi_func 2 159 "$time" 64 {0 0 0};
    %store/vec4 v000001f1c4da08f0_0, 0, 64;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001f1c4da0530_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001f1c4da0490_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f1c4da03f0_0, 0, 1;
    %vpi_func 2 164 "$time" 64 {0 0 0};
    %store/vec4 v000001f1c4da05d0_0, 0, 64;
    %delay 1, 0;
    %vpi_func 2 164 "$time" 64 {0 0 0};
    %store/vec4 v000001f1c4da08f0_0, 0, 64;
    %vpi_call 2 167 "$finish" {0 0 0};
    %end;
    .thread T_0;
    .scope S_000001f1c4d36800;
T_1 ;
    %vpi_call 2 171 "$dumpfile", "RCA.vcd" {0 0 0};
    %vpi_call 2 172 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001f1c4d36800 {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "RCA.v";
