INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_lec5Ex1_top glbl -prj lec5Ex1.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /opt/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s lec5Ex1 
Multi-threading is on. Using 38 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/hep.wisc.edu/user/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week3/lec5Ex2_vhighsamples/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/hep.wisc.edu/user/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week3/lec5Ex2_vhighsamples/solution1/sim/verilog/lec5Ex1.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_lec5Ex1_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/hep.wisc.edu/user/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week3/lec5Ex2_vhighsamples/solution1/sim/verilog/AESL_automem_c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_c
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/hep.wisc.edu/user/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week3/lec5Ex2_vhighsamples/solution1/sim/verilog/lec5Ex1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lec5Ex1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/hep.wisc.edu/user/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week3/lec5Ex2_vhighsamples/solution1/sim/verilog/lec5Ex1_arr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lec5Ex1_arr_ram
INFO: [VRFC 10-311] analyzing module lec5Ex1_arr
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lec5Ex1_arr_ram
Compiling module xil_defaultlib.lec5Ex1_arr(DataWidth=32,Address...
Compiling module xil_defaultlib.lec5Ex1
Compiling module xil_defaultlib.AESL_automem_c
Compiling module xil_defaultlib.apatb_lec5Ex1_top
Compiling module work.glbl
Built simulation snapshot lec5Ex1
