Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Oct  7 14:24:43 2024
| Host         : DESKTOP-4G64301 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file counting_buttons_timing_summary_routed.rpt -pb counting_buttons_timing_summary_routed.pb -rpx counting_buttons_timing_summary_routed.rpx -warn_on_violation
| Design       : counting_buttons
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                               Violations  
---------  --------  ----------------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay             34          
XDCH-2     Warning   Same min and max delay values on IO port  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.273        0.000                      0                  206        0.140        0.000                      0                  206        9.500        0.000                       0                   131  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                15.273        0.000                      0                  206        0.140        0.000                      0                  206        9.500        0.000                       0                   131  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       15.273ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.273ns  (required time - arrival time)
  Source:                 encoded_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoded_reg[7][2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.742ns  (logic 2.452ns (51.705%)  route 2.290ns (48.295%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 25.017 - 20.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.713     5.316    clk_IBUF_BUFG
    SLICE_X1Y80          FDRE                                         r  encoded_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  encoded_reg[0][1]/Q
                         net (fo=8, routed)           1.155     6.927    encoded_reg[0][1]
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.564 r  encoded_reg[1][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.564    encoded_reg[1][0]_i_2_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.681 r  encoded_reg[2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.681    encoded_reg[2][0]_i_2_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.798 r  encoded_reg[3][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.798    encoded_reg[3][0]_i_2_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.915 r  encoded_reg[4][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.915    encoded_reg[4][0]_i_2_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.032 r  encoded_reg[5][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.032    encoded_reg[5][0]_i_2_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.149 r  encoded_reg[6][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.149    encoded_reg[6][0]_i_2_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.266 r  encoded_reg[7][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.266    encoded_reg[7][0]_i_2_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.589 r  encoded_reg[7][3]_i_3/O[1]
                         net (fo=1, routed)           1.135     9.724    encoded_reg[7][3]_i_3_n_6
    SLICE_X1Y79          LUT3 (Prop_lut3_I1_O)        0.334    10.058 r  encoded[7][2]_i_1/O
                         net (fo=1, routed)           0.000    10.058    encoded[7][2]_i_1_n_0
    SLICE_X1Y79          FDRE                                         r  encoded_reg[7][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.594    25.017    clk_IBUF_BUFG
    SLICE_X1Y79          FDRE                                         r  encoded_reg[7][2]/C
                         clock pessimism              0.275    25.292    
                         clock uncertainty           -0.035    25.256    
    SLICE_X1Y79          FDRE (Setup_fdre_C_D)        0.075    25.331    encoded_reg[7][2]
  -------------------------------------------------------------------
                         required time                         25.331    
                         arrival time                         -10.058    
  -------------------------------------------------------------------
                         slack                                 15.273    

Slack (MET) :             15.361ns  (required time - arrival time)
  Source:                 encoded_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoded_reg[7][3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.654ns  (logic 2.361ns (50.729%)  route 2.293ns (49.271%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 25.016 - 20.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.713     5.316    clk_IBUF_BUFG
    SLICE_X1Y80          FDRE                                         r  encoded_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  encoded_reg[0][1]/Q
                         net (fo=8, routed)           1.155     6.927    encoded_reg[0][1]
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.564 r  encoded_reg[1][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.564    encoded_reg[1][0]_i_2_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.681 r  encoded_reg[2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.681    encoded_reg[2][0]_i_2_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.798 r  encoded_reg[3][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.798    encoded_reg[3][0]_i_2_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.915 r  encoded_reg[4][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.915    encoded_reg[4][0]_i_2_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.032 r  encoded_reg[5][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.032    encoded_reg[5][0]_i_2_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.149 r  encoded_reg[6][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.149    encoded_reg[6][0]_i_2_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.266 r  encoded_reg[7][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.266    encoded_reg[7][0]_i_2_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.505 r  encoded_reg[7][3]_i_3/O[2]
                         net (fo=1, routed)           1.138     9.643    encoded_reg[7][3]_i_3_n_5
    SLICE_X3Y78          LUT3 (Prop_lut3_I1_O)        0.327     9.970 r  encoded[7][3]_i_2/O
                         net (fo=1, routed)           0.000     9.970    encoded[7][3]_i_2_n_0
    SLICE_X3Y78          FDRE                                         r  encoded_reg[7][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.593    25.016    clk_IBUF_BUFG
    SLICE_X3Y78          FDRE                                         r  encoded_reg[7][3]/C
                         clock pessimism              0.275    25.291    
                         clock uncertainty           -0.035    25.255    
    SLICE_X3Y78          FDRE (Setup_fdre_C_D)        0.075    25.330    encoded_reg[7][3]
  -------------------------------------------------------------------
                         required time                         25.330    
                         arrival time                          -9.970    
  -------------------------------------------------------------------
                         slack                                 15.361    

Slack (MET) :             15.651ns  (required time - arrival time)
  Source:                 encoded_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoded_reg[7][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.364ns  (logic 2.303ns (52.769%)  route 2.061ns (47.231%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 25.017 - 20.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.713     5.316    clk_IBUF_BUFG
    SLICE_X1Y80          FDRE                                         r  encoded_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  encoded_reg[0][1]/Q
                         net (fo=8, routed)           1.155     6.927    encoded_reg[0][1]
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.564 r  encoded_reg[1][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.564    encoded_reg[1][0]_i_2_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.681 r  encoded_reg[2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.681    encoded_reg[2][0]_i_2_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.798 r  encoded_reg[3][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.798    encoded_reg[3][0]_i_2_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.915 r  encoded_reg[4][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.915    encoded_reg[4][0]_i_2_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.032 r  encoded_reg[5][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.032    encoded_reg[5][0]_i_2_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.149 r  encoded_reg[6][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.149    encoded_reg[6][0]_i_2_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.266 r  encoded_reg[7][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.266    encoded_reg[7][0]_i_2_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.485 r  encoded_reg[7][3]_i_3/O[0]
                         net (fo=1, routed)           0.906     9.391    encoded_reg[7][3]_i_3_n_7
    SLICE_X1Y79          LUT3 (Prop_lut3_I1_O)        0.289     9.680 r  encoded[7][1]_i_1/O
                         net (fo=1, routed)           0.000     9.680    encoded[7][1]_i_1_n_0
    SLICE_X1Y79          FDRE                                         r  encoded_reg[7][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.594    25.017    clk_IBUF_BUFG
    SLICE_X1Y79          FDRE                                         r  encoded_reg[7][1]/C
                         clock pessimism              0.275    25.292    
                         clock uncertainty           -0.035    25.256    
    SLICE_X1Y79          FDRE (Setup_fdre_C_D)        0.075    25.331    encoded_reg[7][1]
  -------------------------------------------------------------------
                         required time                         25.331    
                         arrival time                          -9.680    
  -------------------------------------------------------------------
                         slack                                 15.651    

Slack (MET) :             15.654ns  (required time - arrival time)
  Source:                 encoded_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoded_reg[6][3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.361ns  (logic 2.248ns (51.549%)  route 2.113ns (48.451%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 25.016 - 20.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.713     5.316    clk_IBUF_BUFG
    SLICE_X1Y80          FDRE                                         r  encoded_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  encoded_reg[0][1]/Q
                         net (fo=8, routed)           1.155     6.927    encoded_reg[0][1]
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.564 r  encoded_reg[1][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.564    encoded_reg[1][0]_i_2_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.681 r  encoded_reg[2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.681    encoded_reg[2][0]_i_2_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.798 r  encoded_reg[3][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.798    encoded_reg[3][0]_i_2_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.915 r  encoded_reg[4][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.915    encoded_reg[4][0]_i_2_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.032 r  encoded_reg[5][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.032    encoded_reg[5][0]_i_2_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.149 r  encoded_reg[6][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.149    encoded_reg[6][0]_i_2_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.388 r  encoded_reg[7][0]_i_2/O[2]
                         net (fo=1, routed)           0.958     9.346    encoded_reg[7][0]_i_2_n_5
    SLICE_X3Y78          LUT3 (Prop_lut3_I1_O)        0.331     9.677 r  encoded[6][3]_i_1/O
                         net (fo=1, routed)           0.000     9.677    encoded[6][3]_i_1_n_0
    SLICE_X3Y78          FDRE                                         r  encoded_reg[6][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.593    25.016    clk_IBUF_BUFG
    SLICE_X3Y78          FDRE                                         r  encoded_reg[6][3]/C
                         clock pessimism              0.275    25.291    
                         clock uncertainty           -0.035    25.255    
    SLICE_X3Y78          FDRE (Setup_fdre_C_D)        0.075    25.330    encoded_reg[6][3]
  -------------------------------------------------------------------
                         required time                         25.330    
                         arrival time                          -9.677    
  -------------------------------------------------------------------
                         slack                                 15.654    

Slack (MET) :             15.656ns  (required time - arrival time)
  Source:                 encoded_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoded_reg[6][2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.358ns  (logic 2.302ns (52.817%)  route 2.056ns (47.183%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 25.016 - 20.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.713     5.316    clk_IBUF_BUFG
    SLICE_X1Y80          FDRE                                         r  encoded_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  encoded_reg[0][1]/Q
                         net (fo=8, routed)           1.155     6.927    encoded_reg[0][1]
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.564 r  encoded_reg[1][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.564    encoded_reg[1][0]_i_2_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.681 r  encoded_reg[2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.681    encoded_reg[2][0]_i_2_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.798 r  encoded_reg[3][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.798    encoded_reg[3][0]_i_2_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.915 r  encoded_reg[4][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.915    encoded_reg[4][0]_i_2_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.032 r  encoded_reg[5][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.032    encoded_reg[5][0]_i_2_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.149 r  encoded_reg[6][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.149    encoded_reg[6][0]_i_2_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.472 r  encoded_reg[7][0]_i_2/O[1]
                         net (fo=1, routed)           0.902     9.373    encoded_reg[7][0]_i_2_n_6
    SLICE_X3Y78          LUT3 (Prop_lut3_I1_O)        0.301     9.674 r  encoded[6][2]_i_1/O
                         net (fo=1, routed)           0.000     9.674    encoded[6][2]_i_1_n_0
    SLICE_X3Y78          FDRE                                         r  encoded_reg[6][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.593    25.016    clk_IBUF_BUFG
    SLICE_X3Y78          FDRE                                         r  encoded_reg[6][2]/C
                         clock pessimism              0.275    25.291    
                         clock uncertainty           -0.035    25.255    
    SLICE_X3Y78          FDRE (Setup_fdre_C_D)        0.075    25.330    encoded_reg[6][2]
  -------------------------------------------------------------------
                         required time                         25.330    
                         arrival time                          -9.674    
  -------------------------------------------------------------------
                         slack                                 15.656    

Slack (MET) :             15.875ns  (required time - arrival time)
  Source:                 encoded_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoded_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 1.832ns (44.700%)  route 2.266ns (55.300%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 25.018 - 20.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.713     5.316    clk_IBUF_BUFG
    SLICE_X1Y80          FDRE                                         r  encoded_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  encoded_reg[0][1]/Q
                         net (fo=8, routed)           1.155     6.927    encoded_reg[0][1]
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.564 r  encoded_reg[1][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.564    encoded_reg[1][0]_i_2_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.681 r  encoded_reg[2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.681    encoded_reg[2][0]_i_2_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.996 r  encoded_reg[3][0]_i_2/O[3]
                         net (fo=1, routed)           1.112     9.107    encoded_reg[3][0]_i_2_n_4
    SLICE_X3Y81          LUT3 (Prop_lut3_I1_O)        0.307     9.414 r  encoded[3][0]_i_1/O
                         net (fo=1, routed)           0.000     9.414    encoded[3][0]_i_1_n_0
    SLICE_X3Y81          FDRE                                         r  encoded_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.595    25.018    clk_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  encoded_reg[3][0]/C
                         clock pessimism              0.275    25.293    
                         clock uncertainty           -0.035    25.257    
    SLICE_X3Y81          FDRE (Setup_fdre_C_D)        0.032    25.289    encoded_reg[3][0]
  -------------------------------------------------------------------
                         required time                         25.289    
                         arrival time                          -9.414    
  -------------------------------------------------------------------
                         slack                                 15.875    

Slack (MET) :             15.882ns  (required time - arrival time)
  Source:                 encoded_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoded_reg[5][3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.134ns  (logic 2.131ns (51.544%)  route 2.003ns (48.456%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 25.018 - 20.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.713     5.316    clk_IBUF_BUFG
    SLICE_X1Y80          FDRE                                         r  encoded_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  encoded_reg[0][1]/Q
                         net (fo=8, routed)           1.155     6.927    encoded_reg[0][1]
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.564 r  encoded_reg[1][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.564    encoded_reg[1][0]_i_2_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.681 r  encoded_reg[2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.681    encoded_reg[2][0]_i_2_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.798 r  encoded_reg[3][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.798    encoded_reg[3][0]_i_2_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.915 r  encoded_reg[4][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.915    encoded_reg[4][0]_i_2_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.032 r  encoded_reg[5][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.032    encoded_reg[5][0]_i_2_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.271 r  encoded_reg[6][0]_i_2/O[2]
                         net (fo=1, routed)           0.848     9.119    encoded_reg[6][0]_i_2_n_5
    SLICE_X3Y81          LUT3 (Prop_lut3_I1_O)        0.331     9.450 r  encoded[5][3]_i_1/O
                         net (fo=1, routed)           0.000     9.450    encoded[5][3]_i_1_n_0
    SLICE_X3Y81          FDRE                                         r  encoded_reg[5][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.595    25.018    clk_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  encoded_reg[5][3]/C
                         clock pessimism              0.275    25.293    
                         clock uncertainty           -0.035    25.257    
    SLICE_X3Y81          FDRE (Setup_fdre_C_D)        0.075    25.332    encoded_reg[5][3]
  -------------------------------------------------------------------
                         required time                         25.332    
                         arrival time                          -9.450    
  -------------------------------------------------------------------
                         slack                                 15.882    

Slack (MET) :             15.899ns  (required time - arrival time)
  Source:                 encoded_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoded_reg[5][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.117ns  (logic 2.103ns (51.077%)  route 2.014ns (48.923%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 25.018 - 20.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.713     5.316    clk_IBUF_BUFG
    SLICE_X1Y80          FDRE                                         r  encoded_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  encoded_reg[0][1]/Q
                         net (fo=8, routed)           1.155     6.927    encoded_reg[0][1]
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.564 r  encoded_reg[1][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.564    encoded_reg[1][0]_i_2_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.681 r  encoded_reg[2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.681    encoded_reg[2][0]_i_2_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.798 r  encoded_reg[3][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.798    encoded_reg[3][0]_i_2_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.915 r  encoded_reg[4][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.915    encoded_reg[4][0]_i_2_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.032 r  encoded_reg[5][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.032    encoded_reg[5][0]_i_2_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.251 r  encoded_reg[6][0]_i_2/O[0]
                         net (fo=1, routed)           0.859     9.110    encoded_reg[6][0]_i_2_n_7
    SLICE_X3Y81          LUT3 (Prop_lut3_I1_O)        0.323     9.433 r  encoded[5][1]_i_1/O
                         net (fo=1, routed)           0.000     9.433    encoded[5][1]_i_1_n_0
    SLICE_X3Y81          FDRE                                         r  encoded_reg[5][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.595    25.018    clk_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  encoded_reg[5][1]/C
                         clock pessimism              0.275    25.293    
                         clock uncertainty           -0.035    25.257    
    SLICE_X3Y81          FDRE (Setup_fdre_C_D)        0.075    25.332    encoded_reg[5][1]
  -------------------------------------------------------------------
                         required time                         25.332    
                         arrival time                          -9.433    
  -------------------------------------------------------------------
                         slack                                 15.899    

Slack (MET) :             15.933ns  (required time - arrival time)
  Source:                 encoded_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoded_reg[6][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.082ns  (logic 2.186ns (53.550%)  route 1.896ns (46.450%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 25.016 - 20.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.713     5.316    clk_IBUF_BUFG
    SLICE_X1Y80          FDRE                                         r  encoded_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  encoded_reg[0][1]/Q
                         net (fo=8, routed)           1.155     6.927    encoded_reg[0][1]
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.564 r  encoded_reg[1][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.564    encoded_reg[1][0]_i_2_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.681 r  encoded_reg[2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.681    encoded_reg[2][0]_i_2_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.798 r  encoded_reg[3][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.798    encoded_reg[3][0]_i_2_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.915 r  encoded_reg[4][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.915    encoded_reg[4][0]_i_2_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.032 r  encoded_reg[5][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.032    encoded_reg[5][0]_i_2_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.149 r  encoded_reg[6][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.149    encoded_reg[6][0]_i_2_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.368 r  encoded_reg[7][0]_i_2/O[0]
                         net (fo=1, routed)           0.741     9.109    encoded_reg[7][0]_i_2_n_7
    SLICE_X3Y78          LUT3 (Prop_lut3_I1_O)        0.289     9.398 r  encoded[6][1]_i_1/O
                         net (fo=1, routed)           0.000     9.398    encoded[6][1]_i_1_n_0
    SLICE_X3Y78          FDRE                                         r  encoded_reg[6][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.593    25.016    clk_IBUF_BUFG
    SLICE_X3Y78          FDRE                                         r  encoded_reg[6][1]/C
                         clock pessimism              0.275    25.291    
                         clock uncertainty           -0.035    25.255    
    SLICE_X3Y78          FDRE (Setup_fdre_C_D)        0.075    25.330    encoded_reg[6][1]
  -------------------------------------------------------------------
                         required time                         25.330    
                         arrival time                          -9.398    
  -------------------------------------------------------------------
                         slack                                 15.933    

Slack (MET) :             15.959ns  (required time - arrival time)
  Source:                 u_7seg/refresh_count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_7seg/refresh_count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.577ns  (logic 0.828ns (23.149%)  route 2.749ns (76.851%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 25.023 - 20.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.720     5.323    u_7seg/CLK
    SLICE_X3Y85          FDRE                                         r  u_7seg/refresh_count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  u_7seg/refresh_count_reg[13]/Q
                         net (fo=2, routed)           0.961     6.740    u_7seg/refresh_count_reg[13]
    SLICE_X4Y83          LUT6 (Prop_lut6_I1_O)        0.124     6.864 r  u_7seg/anode_count[2]_i_3/O
                         net (fo=1, routed)           0.444     7.308    u_7seg/anode_count[2]_i_3_n_0
    SLICE_X4Y83          LUT6 (Prop_lut6_I0_O)        0.124     7.432 r  u_7seg/anode_count[2]_i_2/O
                         net (fo=4, routed)           0.680     8.112    u_7seg/anode_count_0
    SLICE_X4Y83          LUT2 (Prop_lut2_I1_O)        0.124     8.236 r  u_7seg/refresh_count[0]_i_1/O
                         net (fo=14, routed)          0.663     8.899    u_7seg/refresh_count[0]_i_1_n_0
    SLICE_X3Y85          FDRE                                         r  u_7seg/refresh_count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.600    25.023    u_7seg/CLK
    SLICE_X3Y85          FDRE                                         r  u_7seg/refresh_count_reg[12]/C
                         clock pessimism              0.300    25.323    
                         clock uncertainty           -0.035    25.287    
    SLICE_X3Y85          FDRE (Setup_fdre_C_R)       -0.429    24.858    u_7seg/refresh_count_reg[12]
  -------------------------------------------------------------------
                         required time                         24.858    
                         arrival time                          -8.899    
  -------------------------------------------------------------------
                         slack                                 15.959    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 g_CLOCK.button_sync_SW_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            g_CLOCK.button_down_SW_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.595     1.514    clk_IBUF_BUFG
    SLICE_X7Y80          FDRE                                         r  g_CLOCK.button_sync_SW_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDRE (Prop_fdre_C_Q)         0.141     1.655 f  g_CLOCK.button_sync_SW_reg[2]/Q
                         net (fo=1, routed)           0.087     1.742    g_CLOCK.button_sync_SW[2]
    SLICE_X6Y80          LUT2 (Prop_lut2_I1_O)        0.045     1.787 r  g_CLOCK.button_down_SW_i_1/O
                         net (fo=1, routed)           0.000     1.787    g_CLOCK.button_down_SW_i_1_n_0
    SLICE_X6Y80          FDRE                                         r  g_CLOCK.button_down_SW_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.864     2.029    clk_IBUF_BUFG
    SLICE_X6Y80          FDRE                                         r  g_CLOCK.button_down_SW_reg/C
                         clock pessimism             -0.501     1.527    
    SLICE_X6Y80          FDRE (Hold_fdre_C_D)         0.120     1.647    g_CLOCK.button_down_SW_reg
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 reset_sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reset_sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.598     1.517    clk_IBUF_BUFG
    SLICE_X6Y83          FDRE                                         r  reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.164     1.681 r  reset_sync_reg[0]/Q
                         net (fo=1, routed)           0.056     1.737    reset_sync[0]
    SLICE_X6Y83          FDRE                                         r  reset_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.867     2.032    clk_IBUF_BUFG
    SLICE_X6Y83          FDRE                                         r  reset_sync_reg[1]/C
                         clock pessimism             -0.514     1.517    
    SLICE_X6Y83          FDRE (Hold_fdre_C_D)         0.060     1.577    reset_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 u_7seg/ct[6]/cathode_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_7seg/cathode_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.248ns (81.182%)  route 0.057ns (18.818%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.596     1.515    u_7seg/ct[6]/CLK
    SLICE_X5Y81          FDRE                                         r  u_7seg/ct[6]/cathode_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  u_7seg/ct[6]/cathode_reg[6]/Q
                         net (fo=1, routed)           0.057     1.714    u_7seg/ct[4]/cathode_reg[6]_0[6]
    SLICE_X4Y81          LUT6 (Prop_lut6_I3_O)        0.045     1.759 r  u_7seg/ct[4]/cathode[6]_i_2/O
                         net (fo=1, routed)           0.000     1.759    u_7seg/ct[4]/cathode[6]_i_2_n_0
    SLICE_X4Y81          MUXF7 (Prop_muxf7_I0_O)      0.062     1.821 r  u_7seg/ct[4]/cathode_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.821    u_7seg/segments[6]
    SLICE_X4Y81          FDRE                                         r  u_7seg/cathode_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.865     2.030    u_7seg/CLK
    SLICE_X4Y81          FDRE                                         r  u_7seg/cathode_reg[6]/C
                         clock pessimism             -0.501     1.528    
    SLICE_X4Y81          FDRE (Hold_fdre_C_D)         0.105     1.633    u_7seg/cathode_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 u_7seg/ct[7]/cathode_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_7seg/cathode_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.248ns (81.182%)  route 0.057ns (18.818%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.595     1.514    u_7seg/ct[7]/CLK
    SLICE_X5Y80          FDRE                                         r  u_7seg/ct[7]/cathode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  u_7seg/ct[7]/cathode_reg[2]/Q
                         net (fo=1, routed)           0.057     1.713    u_7seg/ct[4]/cathode_reg[6]_1[2]
    SLICE_X4Y80          LUT6 (Prop_lut6_I5_O)        0.045     1.758 r  u_7seg/ct[4]/cathode[2]_i_2/O
                         net (fo=1, routed)           0.000     1.758    u_7seg/ct[4]/cathode[2]_i_2_n_0
    SLICE_X4Y80          MUXF7 (Prop_muxf7_I0_O)      0.062     1.820 r  u_7seg/ct[4]/cathode_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.820    u_7seg/segments[2]
    SLICE_X4Y80          FDRE                                         r  u_7seg/cathode_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.864     2.029    u_7seg/CLK
    SLICE_X4Y80          FDRE                                         r  u_7seg/cathode_reg[2]/C
                         clock pessimism             -0.501     1.527    
    SLICE_X4Y80          FDRE (Hold_fdre_C_D)         0.105     1.632    u_7seg/cathode_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 u_7seg/ct[3]/cathode_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_7seg/cathode_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.251ns (81.103%)  route 0.058ns (18.897%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.594     1.513    u_7seg/ct[3]/CLK
    SLICE_X5Y79          FDRE                                         r  u_7seg/ct[3]/cathode_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  u_7seg/ct[3]/cathode_reg[4]/Q
                         net (fo=1, routed)           0.058     1.713    u_7seg/ct[0]/cathode_reg[6]_2[4]
    SLICE_X4Y79          LUT6 (Prop_lut6_I5_O)        0.045     1.758 r  u_7seg/ct[0]/cathode[4]_i_3/O
                         net (fo=1, routed)           0.000     1.758    u_7seg/ct[4]/cathode_reg[4]_0
    SLICE_X4Y79          MUXF7 (Prop_muxf7_I1_O)      0.065     1.823 r  u_7seg/ct[4]/cathode_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.823    u_7seg/segments[4]
    SLICE_X4Y79          FDRE                                         r  u_7seg/cathode_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.863     2.028    u_7seg/CLK
    SLICE_X4Y79          FDRE                                         r  u_7seg/cathode_reg[4]/C
                         clock pessimism             -0.501     1.526    
    SLICE_X4Y79          FDRE (Hold_fdre_C_D)         0.105     1.631    u_7seg/cathode_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 g_CLOCK.button_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            g_CLOCK.button_down_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.227ns (74.934%)  route 0.076ns (25.066%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.598     1.517    clk_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  g_CLOCK.button_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.128     1.645 r  g_CLOCK.button_sync_reg[1]/Q
                         net (fo=2, routed)           0.076     1.721    g_CLOCK.button_sync[1]
    SLICE_X0Y82          LUT2 (Prop_lut2_I0_O)        0.099     1.820 r  g_CLOCK.button_down_i_1/O
                         net (fo=1, routed)           0.000     1.820    g_CLOCK.button_down_i_1_n_0
    SLICE_X0Y82          FDRE                                         r  g_CLOCK.button_down_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.869     2.034    clk_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  g_CLOCK.button_down_reg/C
                         clock pessimism             -0.516     1.517    
    SLICE_X0Y82          FDRE (Hold_fdre_C_D)         0.091     1.608    g_CLOCK.button_down_reg
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 encoded_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_7seg/ct[5]/cathode_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.190ns (53.218%)  route 0.167ns (46.782%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.594     1.513    clk_IBUF_BUFG
    SLICE_X3Y77          FDRE                                         r  encoded_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  encoded_reg[2][0]/Q
                         net (fo=8, routed)           0.167     1.821    u_7seg/ct[5]/cathode_reg[6]_0[0]
    SLICE_X5Y78          LUT4 (Prop_lut4_I3_O)        0.049     1.870 r  u_7seg/ct[5]/cathode[1]_i_1/O
                         net (fo=1, routed)           0.000     1.870    u_7seg/ct[5]/cathode[1]
    SLICE_X5Y78          FDRE                                         r  u_7seg/ct[5]/cathode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.862     2.027    u_7seg/ct[5]/CLK
    SLICE_X5Y78          FDRE                                         r  u_7seg/ct[5]/cathode_reg[1]/C
                         clock pessimism             -0.479     1.547    
    SLICE_X5Y78          FDRE (Hold_fdre_C_D)         0.107     1.654    u_7seg/ct[5]/cathode_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 encoded_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_7seg/ct[5]/cathode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.688%)  route 0.167ns (47.312%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.594     1.513    clk_IBUF_BUFG
    SLICE_X3Y77          FDRE                                         r  encoded_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  encoded_reg[2][0]/Q
                         net (fo=8, routed)           0.167     1.821    u_7seg/ct[5]/cathode_reg[6]_0[0]
    SLICE_X5Y78          LUT4 (Prop_lut4_I2_O)        0.045     1.866 r  u_7seg/ct[5]/cathode[0]_i_1/O
                         net (fo=1, routed)           0.000     1.866    u_7seg/ct[5]/cathode[0]
    SLICE_X5Y78          FDRE                                         r  u_7seg/ct[5]/cathode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.862     2.027    u_7seg/ct[5]/CLK
    SLICE_X5Y78          FDRE                                         r  u_7seg/ct[5]/cathode_reg[0]/C
                         clock pessimism             -0.479     1.547    
    SLICE_X5Y78          FDRE (Hold_fdre_C_D)         0.092     1.639    u_7seg/ct[5]/cathode_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 u_7seg/ct[3]/cathode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_7seg/cathode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.273ns (70.877%)  route 0.112ns (29.123%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.594     1.513    u_7seg/ct[3]/CLK
    SLICE_X6Y79          FDRE                                         r  u_7seg/ct[3]/cathode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y79          FDRE (Prop_fdre_C_Q)         0.164     1.677 r  u_7seg/ct[3]/cathode_reg[0]/Q
                         net (fo=1, routed)           0.112     1.790    u_7seg/ct[0]/cathode_reg[6]_2[0]
    SLICE_X6Y78          LUT6 (Prop_lut6_I5_O)        0.045     1.835 r  u_7seg/ct[0]/cathode[0]_i_3/O
                         net (fo=1, routed)           0.000     1.835    u_7seg/ct[4]/cathode_reg[0]_0
    SLICE_X6Y78          MUXF7 (Prop_muxf7_I1_O)      0.064     1.899 r  u_7seg/ct[4]/cathode_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.899    u_7seg/segments[0]
    SLICE_X6Y78          FDRE                                         r  u_7seg/cathode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.862     2.027    u_7seg/CLK
    SLICE_X6Y78          FDRE                                         r  u_7seg/cathode_reg[0]/C
                         clock pessimism             -0.500     1.526    
    SLICE_X6Y78          FDRE (Hold_fdre_C_D)         0.134     1.660    u_7seg/cathode_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 u_7seg/anode_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_7seg/anode_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.189ns (52.263%)  route 0.173ns (47.737%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.595     1.514    u_7seg/CLK
    SLICE_X3Y79          FDRE                                         r  u_7seg/anode_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.141     1.655 f  u_7seg/anode_count_reg[0]/Q
                         net (fo=25, routed)          0.173     1.828    u_7seg/anode_count[0]
    SLICE_X0Y80          LUT3 (Prop_lut3_I0_O)        0.048     1.876 r  u_7seg/anode[5]_i_1/O
                         net (fo=1, routed)           0.000     1.876    u_7seg/anode[5]_i_1_n_0
    SLICE_X0Y80          FDRE                                         r  u_7seg/anode_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.867     2.032    u_7seg/CLK
    SLICE_X0Y80          FDRE                                         r  u_7seg/anode_reg[5]/C
                         clock pessimism             -0.502     1.529    
    SLICE_X0Y80          FDRE (Hold_fdre_C_D)         0.107     1.636    u_7seg/anode_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.240    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X3Y81     encoded_reg[0][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y80     encoded_reg[0][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y80     encoded_reg[0][2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X3Y77     encoded_reg[0][3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X3Y77     encoded_reg[1][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X3Y81     encoded_reg[1][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X3Y77     encoded_reg[1][2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X3Y81     encoded_reg[1][3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X3Y77     encoded_reg[2][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y81     encoded_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y81     encoded_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y80     encoded_reg[0][1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y80     encoded_reg[0][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y80     encoded_reg[0][2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y80     encoded_reg[0][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y77     encoded_reg[0][3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y77     encoded_reg[0][3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y77     encoded_reg[1][0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y77     encoded_reg[1][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y81     encoded_reg[0][0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y81     encoded_reg[0][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y80     encoded_reg[0][1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y80     encoded_reg[0][1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y80     encoded_reg[0][2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y80     encoded_reg[0][2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y77     encoded_reg[0][3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y77     encoded_reg[0][3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y77     encoded_reg[1][0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y77     encoded_reg[1][0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_7seg/anode_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            anode[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.865ns  (logic 4.112ns (46.378%)  route 4.754ns (53.622%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.715     5.318    u_7seg/CLK
    SLICE_X4Y82          FDRE                                         r  u_7seg/anode_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.419     5.737 r  u_7seg/anode_reg[6]/Q
                         net (fo=1, routed)           4.754    10.490    anode_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.693    14.183 r  anode_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.183    anode[6]
    K2                                                                r  anode[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_7seg/cathode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cathode[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.029ns  (logic 4.006ns (56.993%)  route 3.023ns (43.007%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.712     5.315    u_7seg/CLK
    SLICE_X4Y80          FDRE                                         r  u_7seg/cathode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  u_7seg/cathode_reg[3]/Q
                         net (fo=1, routed)           3.023     8.794    cathode_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    12.344 r  cathode_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.344    cathode[3]
    K13                                                               r  cathode[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_7seg/cathode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cathode[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.782ns  (logic 4.073ns (60.063%)  route 2.709ns (39.937%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.710     5.313    u_7seg/CLK
    SLICE_X6Y78          FDRE                                         r  u_7seg/cathode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDRE (Prop_fdre_C_Q)         0.518     5.831 r  u_7seg/cathode_reg[1]/Q
                         net (fo=1, routed)           2.709     8.539    cathode_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    12.095 r  cathode_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.095    cathode[1]
    R10                                                               r  cathode[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_7seg/anode_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            anode[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.743ns  (logic 4.030ns (59.769%)  route 2.713ns (40.231%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.713     5.316    u_7seg/CLK
    SLICE_X0Y80          FDRE                                         r  u_7seg/anode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  u_7seg/anode_reg[2]/Q
                         net (fo=1, routed)           2.713     8.485    anode_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    12.059 r  anode_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.059    anode[2]
    T9                                                                r  anode[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_7seg/anode_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            anode[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.713ns  (logic 4.147ns (61.777%)  route 2.566ns (38.223%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.712     5.315    u_7seg/CLK
    SLICE_X3Y79          FDRE                                         r  u_7seg/anode_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.419     5.734 r  u_7seg/anode_reg[7]/Q
                         net (fo=1, routed)           2.566     8.300    anode_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.728    12.028 r  anode_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.028    anode[7]
    U13                                                               r  anode[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_7seg/cathode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cathode[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.515ns  (logic 4.095ns (62.853%)  route 2.420ns (37.147%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.710     5.313    u_7seg/CLK
    SLICE_X6Y78          FDRE                                         r  u_7seg/cathode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDRE (Prop_fdre_C_Q)         0.518     5.831 r  u_7seg/cathode_reg[0]/Q
                         net (fo=1, routed)           2.420     8.251    cathode_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    11.828 r  cathode_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.828    cathode[0]
    T10                                                               r  cathode[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_7seg/anode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            anode[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.465ns  (logic 4.008ns (61.995%)  route 2.457ns (38.005%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.715     5.318    u_7seg/CLK
    SLICE_X4Y82          FDRE                                         r  u_7seg/anode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.456     5.774 r  u_7seg/anode_reg[3]/Q
                         net (fo=1, routed)           2.457     8.231    anode_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.552    11.783 r  anode_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.783    anode[3]
    J14                                                               r  anode[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_7seg/anode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            anode[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.437ns  (logic 3.992ns (62.006%)  route 2.446ns (37.994%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.713     5.316    u_7seg/CLK
    SLICE_X0Y80          FDRE                                         r  u_7seg/anode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  u_7seg/anode_reg[0]/Q
                         net (fo=1, routed)           2.446     8.218    anode_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.536    11.753 r  anode_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.753    anode[0]
    J17                                                               r  anode[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_7seg/anode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            anode[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.295ns  (logic 3.992ns (63.406%)  route 2.304ns (36.594%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.716     5.319    u_7seg/CLK
    SLICE_X1Y82          FDRE                                         r  u_7seg/anode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  u_7seg/anode_reg[1]/Q
                         net (fo=1, routed)           2.304     8.078    anode_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536    11.614 r  anode_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.614    anode[1]
    J18                                                               r  anode[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_7seg/cathode_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cathode[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.250ns  (logic 3.949ns (63.187%)  route 2.301ns (36.813%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.712     5.315    u_7seg/CLK
    SLICE_X4Y80          FDRE                                         r  u_7seg/cathode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  u_7seg/cathode_reg[2]/Q
                         net (fo=1, routed)           2.301     8.071    cathode_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    11.564 r  cathode_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.564    cathode[2]
    K16                                                               r  cathode[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_7seg/cathode_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cathode[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.823ns  (logic 1.375ns (75.465%)  route 0.447ns (24.535%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.594     1.513    u_7seg/CLK
    SLICE_X4Y79          FDRE                                         r  u_7seg/cathode_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  u_7seg/cathode_reg[4]/Q
                         net (fo=1, routed)           0.447     2.101    cathode_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.336 r  cathode_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.336    cathode[4]
    P15                                                               r  cathode[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_7seg/anode_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            anode[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.857ns  (logic 1.432ns (77.089%)  route 0.425ns (22.911%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.596     1.515    u_7seg/CLK
    SLICE_X0Y80          FDRE                                         r  u_7seg/anode_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.128     1.643 r  u_7seg/anode_reg[4]/Q
                         net (fo=1, routed)           0.425     2.069    anode_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.304     3.372 r  anode_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.372    anode[4]
    P14                                                               r  anode[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_7seg/cathode_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cathode[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.863ns  (logic 1.379ns (74.037%)  route 0.484ns (25.963%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.596     1.515    u_7seg/CLK
    SLICE_X4Y81          FDRE                                         r  u_7seg/cathode_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  u_7seg/cathode_reg[6]/Q
                         net (fo=1, routed)           0.484     2.140    cathode_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     3.378 r  cathode_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.378    cathode[6]
    L18                                                               r  cathode[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_7seg/anode_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            anode[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.906ns  (logic 1.434ns (75.255%)  route 0.472ns (24.745%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.596     1.515    u_7seg/CLK
    SLICE_X0Y80          FDRE                                         r  u_7seg/anode_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.128     1.643 r  u_7seg/anode_reg[5]/Q
                         net (fo=1, routed)           0.472     2.115    anode_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.306     3.421 r  anode_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.421    anode[5]
    T14                                                               r  anode[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_7seg/cathode_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cathode[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.939ns  (logic 1.335ns (68.865%)  route 0.604ns (31.135%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.595     1.514    u_7seg/CLK
    SLICE_X4Y80          FDRE                                         r  u_7seg/cathode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  u_7seg/cathode_reg[2]/Q
                         net (fo=1, routed)           0.604     2.259    cathode_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.453 r  cathode_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.453    cathode[2]
    K16                                                               r  cathode[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_7seg/cathode_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cathode[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.969ns  (logic 1.402ns (71.227%)  route 0.566ns (28.773%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.593     1.512    u_7seg/CLK
    SLICE_X4Y78          FDRE                                         r  u_7seg/cathode_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  u_7seg/cathode_reg[5]/Q
                         net (fo=1, routed)           0.566     2.220    cathode_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.261     3.481 r  cathode_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.481    cathode[5]
    T11                                                               r  cathode[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_7seg/anode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            anode[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.987ns  (logic 1.377ns (69.318%)  route 0.610ns (30.682%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.598     1.517    u_7seg/CLK
    SLICE_X1Y82          FDRE                                         r  u_7seg/anode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  u_7seg/anode_reg[1]/Q
                         net (fo=1, routed)           0.610     2.268    anode_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.504 r  anode_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.504    anode[1]
    J18                                                               r  anode[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_7seg/anode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            anode[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.035ns  (logic 1.394ns (68.493%)  route 0.641ns (31.507%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.597     1.516    u_7seg/CLK
    SLICE_X4Y82          FDRE                                         r  u_7seg/anode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  u_7seg/anode_reg[3]/Q
                         net (fo=1, routed)           0.641     2.298    anode_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.253     3.551 r  anode_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.551    anode[3]
    J14                                                               r  anode[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_7seg/anode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            anode[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.044ns  (logic 1.377ns (67.379%)  route 0.667ns (32.621%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.596     1.515    u_7seg/CLK
    SLICE_X0Y80          FDRE                                         r  u_7seg/anode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  u_7seg/anode_reg[0]/Q
                         net (fo=1, routed)           0.667     2.323    anode_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     3.560 r  anode_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.560    anode[0]
    J17                                                               r  anode[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_7seg/cathode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cathode[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.085ns  (logic 1.441ns (69.147%)  route 0.643ns (30.853%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.593     1.512    u_7seg/CLK
    SLICE_X6Y78          FDRE                                         r  u_7seg/cathode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDRE (Prop_fdre_C_Q)         0.164     1.676 r  u_7seg/cathode_reg[0]/Q
                         net (fo=1, routed)           0.643     2.320    cathode_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.277     3.597 r  cathode_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.597    cathode[0]
    T10                                                               r  cathode[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay            34 Endpoints
Min Delay            34 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            encoded_reg[7][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.845ns  (logic 1.616ns (27.638%)  route 4.230ns (72.362%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 f  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  SW_IBUF[12]_inst/O
                         net (fo=2, routed)           4.230     5.696    SW_IBUF[12]
    SLICE_X3Y81          LUT3 (Prop_lut3_I0_O)        0.149     5.845 r  encoded[7][0]_i_1/O
                         net (fo=1, routed)           0.000     5.845    encoded[7][0]_i_1_n_0
    SLICE_X3Y81          FDRE                                         r  encoded_reg[7][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.595     5.018    clk_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  encoded_reg[7][0]/C

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            encoded_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.820ns  (logic 1.591ns (27.327%)  route 4.230ns (72.673%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  SW_IBUF[12]_inst/O
                         net (fo=2, routed)           4.230     5.696    SW_IBUF[12]
    SLICE_X3Y81          LUT3 (Prop_lut3_I0_O)        0.124     5.820 r  encoded[3][0]_i_1/O
                         net (fo=1, routed)           0.000     5.820    encoded[3][0]_i_1_n_0
    SLICE_X3Y81          FDRE                                         r  encoded_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.595     5.018    clk_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  encoded_reg[3][0]/C

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            encoded_reg[6][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.800ns  (logic 1.132ns (19.518%)  route 4.668ns (80.482%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 f  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 f  SW_IBUF[8]_inst/O
                         net (fo=2, routed)           4.668     5.650    SW_IBUF[8]
    SLICE_X3Y77          LUT3 (Prop_lut3_I0_O)        0.150     5.800 r  encoded[6][0]_i_1/O
                         net (fo=1, routed)           0.000     5.800    encoded[6][0]_i_1_n_0
    SLICE_X3Y77          FDRE                                         r  encoded_reg[6][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.591     5.014    clk_IBUF_BUFG
    SLICE_X3Y77          FDRE                                         r  encoded_reg[6][0]/C

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            encoded_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.774ns  (logic 1.106ns (19.155%)  route 4.668ns (80.845%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  SW_IBUF[8]_inst/O
                         net (fo=2, routed)           4.668     5.650    SW_IBUF[8]
    SLICE_X3Y77          LUT3 (Prop_lut3_I0_O)        0.124     5.774 r  encoded[2][0]_i_1/O
                         net (fo=1, routed)           0.000     5.774    encoded[2][0]_i_1_n_0
    SLICE_X3Y77          FDRE                                         r  encoded_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.591     5.014    clk_IBUF_BUFG
    SLICE_X3Y77          FDRE                                         r  encoded_reg[2][0]/C

Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            encoded_reg[6][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.652ns  (logic 1.117ns (19.763%)  route 4.535ns (80.237%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 f  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 f  SW_IBUF[9]_inst/O
                         net (fo=2, routed)           4.535     5.502    SW_IBUF[9]
    SLICE_X3Y78          LUT3 (Prop_lut3_I0_O)        0.150     5.652 r  encoded[6][1]_i_1/O
                         net (fo=1, routed)           0.000     5.652    encoded[6][1]_i_1_n_0
    SLICE_X3Y78          FDRE                                         r  encoded_reg[6][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.593     5.016    clk_IBUF_BUFG
    SLICE_X3Y78          FDRE                                         r  encoded_reg[6][1]/C

Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            encoded_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.626ns  (logic 1.091ns (19.392%)  route 4.535ns (80.608%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  SW_IBUF[9]_inst/O
                         net (fo=2, routed)           4.535     5.502    SW_IBUF[9]
    SLICE_X3Y78          LUT3 (Prop_lut3_I0_O)        0.124     5.626 r  encoded[2][1]_i_1/O
                         net (fo=1, routed)           0.000     5.626    encoded[2][1]_i_1_n_0
    SLICE_X3Y78          FDRE                                         r  encoded_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.593     5.016    clk_IBUF_BUFG
    SLICE_X3Y78          FDRE                                         r  encoded_reg[2][1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            reset_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.186ns  (logic 1.631ns (31.447%)  route 3.555ns (68.553%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           3.248     4.755    CPU_RESETN_IBUF
    SLICE_X6Y84          LUT1 (Prop_lut1_I0_O)        0.124     4.879 r  reset_sync[0]_i_1/O
                         net (fo=1, routed)           0.307     5.186    p_1_out[0]
    SLICE_X6Y83          FDRE                                         r  reset_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.596     5.019    clk_IBUF_BUFG
    SLICE_X6Y83          FDRE                                         r  reset_sync_reg[0]/C

Slack:                    inf
  Source:                 SW[11]
                            (input port)
  Destination:            encoded_reg[6][3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.959ns  (logic 1.656ns (41.825%)  route 2.303ns (58.175%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  SW[11] (IN)
                         net (fo=0)                   0.000     0.000    SW[11]
    T13                  IBUF (Prop_ibuf_I_O)         1.502     1.502 f  SW_IBUF[11]_inst/O
                         net (fo=2, routed)           2.303     3.805    SW_IBUF[11]
    SLICE_X3Y78          LUT3 (Prop_lut3_I0_O)        0.154     3.959 r  encoded[6][3]_i_1/O
                         net (fo=1, routed)           0.000     3.959    encoded[6][3]_i_1_n_0
    SLICE_X3Y78          FDRE                                         r  encoded_reg[6][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.593     5.016    clk_IBUF_BUFG
    SLICE_X3Y78          FDRE                                         r  encoded_reg[6][3]/C

Slack:                    inf
  Source:                 SW[11]
                            (input port)
  Destination:            encoded_reg[2][3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.929ns  (logic 1.626ns (41.381%)  route 2.303ns (58.619%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  SW[11] (IN)
                         net (fo=0)                   0.000     0.000    SW[11]
    T13                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  SW_IBUF[11]_inst/O
                         net (fo=2, routed)           2.303     3.805    SW_IBUF[11]
    SLICE_X3Y78          LUT3 (Prop_lut3_I0_O)        0.124     3.929 r  encoded[2][3]_i_1/O
                         net (fo=1, routed)           0.000     3.929    encoded[2][3]_i_1_n_0
    SLICE_X3Y78          FDRE                                         r  encoded_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.593     5.016    clk_IBUF_BUFG
    SLICE_X3Y78          FDRE                                         r  encoded_reg[2][3]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            encoded_reg[7][3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.554ns  (logic 1.673ns (47.074%)  route 1.881ns (52.926%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           1.881     3.405    SW_IBUF[15]
    SLICE_X3Y78          LUT3 (Prop_lut3_I0_O)        0.149     3.554 r  encoded[7][3]_i_2/O
                         net (fo=1, routed)           0.000     3.554    encoded[7][3]_i_2_n_0
    SLICE_X3Y78          FDRE                                         r  encoded_reg[7][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.593     5.016    clk_IBUF_BUFG
    SLICE_X3Y78          FDRE                                         r  encoded_reg[7][3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            encoded_reg[5][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.769ns  (logic 0.303ns (39.437%)  route 0.466ns (60.563%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 f  SW_IBUF[4]_inst/O
                         net (fo=2, routed)           0.466     0.726    SW_IBUF[4]
    SLICE_X3Y77          LUT3 (Prop_lut3_I0_O)        0.043     0.769 r  encoded[5][0]_i_1/O
                         net (fo=1, routed)           0.000     0.769    encoded[5][0]_i_1_n_0
    SLICE_X3Y77          FDRE                                         r  encoded_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.864     2.029    clk_IBUF_BUFG
    SLICE_X3Y77          FDRE                                         r  encoded_reg[5][0]/C

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            encoded_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.771ns  (logic 0.305ns (39.594%)  route 0.466ns (60.406%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SW_IBUF[4]_inst/O
                         net (fo=2, routed)           0.466     0.726    SW_IBUF[4]
    SLICE_X3Y77          LUT3 (Prop_lut3_I0_O)        0.045     0.771 r  encoded[1][0]_i_1/O
                         net (fo=1, routed)           0.000     0.771    encoded[1][0]_i_1_n_0
    SLICE_X3Y77          FDRE                                         r  encoded_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.864     2.029    clk_IBUF_BUFG
    SLICE_X3Y77          FDRE                                         r  encoded_reg[1][0]/C

Slack:                    inf
  Source:                 SW[5]
                            (input port)
  Destination:            encoded_reg[5][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.791ns  (logic 0.308ns (38.947%)  route 0.483ns (61.053%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  SW[5] (IN)
                         net (fo=0)                   0.000     0.000    SW[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 f  SW_IBUF[5]_inst/O
                         net (fo=2, routed)           0.483     0.748    SW_IBUF[5]
    SLICE_X3Y81          LUT3 (Prop_lut3_I0_O)        0.043     0.791 r  encoded[5][1]_i_1/O
                         net (fo=1, routed)           0.000     0.791    encoded[5][1]_i_1_n_0
    SLICE_X3Y81          FDRE                                         r  encoded_reg[5][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.868     2.033    clk_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  encoded_reg[5][1]/C

Slack:                    inf
  Source:                 SW[5]
                            (input port)
  Destination:            encoded_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.793ns  (logic 0.310ns (39.101%)  route 0.483ns (60.899%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SW[5] (IN)
                         net (fo=0)                   0.000     0.000    SW[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SW_IBUF[5]_inst/O
                         net (fo=2, routed)           0.483     0.748    SW_IBUF[5]
    SLICE_X3Y81          LUT3 (Prop_lut3_I0_O)        0.045     0.793 r  encoded[1][1]_i_1/O
                         net (fo=1, routed)           0.000     0.793    encoded[1][1]_i_1_n_0
    SLICE_X3Y81          FDRE                                         r  encoded_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.868     2.033    clk_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  encoded_reg[1][1]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            encoded_reg[4][3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.796ns  (logic 0.287ns (36.076%)  route 0.509ns (63.924%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 f  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  SW_IBUF[3]_inst/O
                         net (fo=2, routed)           0.509     0.754    SW_IBUF[3]
    SLICE_X3Y77          LUT3 (Prop_lut3_I0_O)        0.042     0.796 r  encoded[4][3]_i_1/O
                         net (fo=1, routed)           0.000     0.796    encoded[4][3]_i_1_n_0
    SLICE_X3Y77          FDRE                                         r  encoded_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.864     2.029    clk_IBUF_BUFG
    SLICE_X3Y77          FDRE                                         r  encoded_reg[4][3]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            encoded_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.799ns  (logic 0.290ns (36.316%)  route 0.509ns (63.684%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[3]_inst/O
                         net (fo=2, routed)           0.509     0.754    SW_IBUF[3]
    SLICE_X3Y77          LUT3 (Prop_lut3_I0_O)        0.045     0.799 r  encoded[0][3]_i_1/O
                         net (fo=1, routed)           0.000     0.799    encoded[0][3]_i_1_n_0
    SLICE_X3Y77          FDRE                                         r  encoded_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.864     2.029    clk_IBUF_BUFG
    SLICE_X3Y77          FDRE                                         r  encoded_reg[0][3]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            g_CLOCK.button_sync_SW_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.806ns  (logic 0.254ns (31.446%)  route 0.553ns (68.554%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  BTNU_IBUF_inst/O
                         net (fo=1, routed)           0.553     0.806    BTNU_IBUF
    SLICE_X2Y80          FDRE                                         r  g_CLOCK.button_sync_SW_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.867     2.032    clk_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  g_CLOCK.button_sync_SW_reg[0]/C

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            encoded_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.820ns  (logic 0.320ns (39.065%)  route 0.500ns (60.935%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  SW_IBUF[7]_inst/O
                         net (fo=2, routed)           0.500     0.775    SW_IBUF[7]
    SLICE_X3Y81          LUT3 (Prop_lut3_I0_O)        0.045     0.820 r  encoded[1][3]_i_1/O
                         net (fo=1, routed)           0.000     0.820    encoded[1][3]_i_1_n_0
    SLICE_X3Y81          FDRE                                         r  encoded_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.868     2.033    clk_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  encoded_reg[1][3]/C

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            encoded_reg[5][3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.826ns  (logic 0.326ns (39.507%)  route 0.500ns (60.493%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  SW_IBUF[7]_inst/O
                         net (fo=2, routed)           0.500     0.775    SW_IBUF[7]
    SLICE_X3Y81          LUT3 (Prop_lut3_I0_O)        0.051     0.826 r  encoded[5][3]_i_1/O
                         net (fo=1, routed)           0.000     0.826    encoded[5][3]_i_1_n_0
    SLICE_X3Y81          FDRE                                         r  encoded_reg[5][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.868     2.033    clk_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  encoded_reg[5][3]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            encoded_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.834ns  (logic 0.292ns (35.046%)  route 0.542ns (64.954%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  SW_IBUF[1]_inst/O
                         net (fo=2, routed)           0.542     0.789    SW_IBUF[1]
    SLICE_X1Y80          LUT3 (Prop_lut3_I0_O)        0.045     0.834 r  encoded[0][1]_i_1/O
                         net (fo=1, routed)           0.000     0.834    encoded[0][1]_i_1_n_0
    SLICE_X1Y80          FDRE                                         r  encoded_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.867     2.032    clk_IBUF_BUFG
    SLICE_X1Y80          FDRE                                         r  encoded_reg[0][1]/C





