
---------- Begin Simulation Statistics ----------
final_tick                               92829683443000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  22195                       # Simulator instruction rate (inst/s)
host_mem_usage                                 827600                       # Number of bytes of host memory used
host_op_rate                                    35965                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   450.56                       # Real time elapsed on the host
host_tick_rate                              107839437                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000010                       # Number of instructions simulated
sim_ops                                      16204568                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.048588                       # Number of seconds simulated
sim_ticks                                 48588016750                       # Number of ticks simulated
system.cpu.Branches                                 3                       # Number of branches fetched
system.cpu.committedInsts                          10                       # Number of instructions committed
system.cpu.committedOps                            18                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           4                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          13                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_cc_register_reads                   16                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   8                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    18                       # Number of integer alu accesses
system.cpu.num_int_insts                           18                       # number of integer instructions
system.cpu.num_int_register_reads                  33                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 15                       # number of times the integer registers were written
system.cpu.num_load_insts                           4                       # Number of load instructions
system.cpu.num_mem_refs                             4                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        14     77.78%     77.78% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::MemRead                        4     22.22%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         18                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1148396                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2300937                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      2106176                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       185453                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      4404694                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1622959                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      2106176                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       483217                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         4414021                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS             287                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        31789                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          13078892                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          9545528                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       185465                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            1904056                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events        679421                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     15484159                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16204550                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     95015223                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.170547                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     0.873538                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     89220117     93.90%     93.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2298559      2.42%     96.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1238263      1.30%     97.62% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       808707      0.85%     98.47% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       502936      0.53%     99.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5        99581      0.10%     99.11% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       115146      0.12%     99.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        52493      0.06%     99.28% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       679421      0.72%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     95015223                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          16204186                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3567032                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     11575705     71.43%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3567032     22.01%     93.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1061813      6.55%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16204550                       # Class of committed instruction
system.switch_cpus.commit.refs                4628845                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16204550                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       9.717601                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 9.717601                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      90878735                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       33380341                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1638388                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2768336                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         185662                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1703928                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             4840466                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 44439                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1605616                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1615                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             4414021                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           3010145                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              93857971                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         21000                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               24272189                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           12                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1840                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          371324                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.045423                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      3129573                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1623246                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.249776                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     97175058                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.399954                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.615525                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         90846295     93.49%     93.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           128528      0.13%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           605143      0.62%     94.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           328819      0.34%     94.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           480695      0.49%     95.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           396042      0.41%     95.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1159085      1.19%     96.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           160867      0.17%     96.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          3069584      3.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     97175058                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_writes               56                       # number of floating regfile writes
system.switch_cpus.idleCycles                     954                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       199417                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2376360                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.258621                       # Inst execution rate
system.switch_cpus.iew.exec_refs              7142737                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1605616                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        67081658                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       6841587                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         5976                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2341121                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     31674646                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       5537121                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       214215                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      25131746                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         495024                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       1383897                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         185662                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       2583364                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       304043                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        43918                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           48                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          290                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      3274530                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      1279308                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          290                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       101274                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        98143                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          28464307                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              24114678                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.630324                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          17941747                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.248155                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               24127946                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         34341773                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        20128277                       # number of integer regfile writes
system.switch_cpus.ipc                       0.102906                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.102906                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        17808      0.07%      0.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      18080084     71.33%     71.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         2710      0.01%     71.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     71.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     71.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     71.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     71.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     71.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     71.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     71.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     71.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     71.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     71.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     71.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     71.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     71.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     71.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     71.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     71.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     71.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     71.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     71.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     71.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     71.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     71.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     71.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     71.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     71.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     71.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     71.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     71.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     71.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     71.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     71.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     71.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     71.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     71.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     71.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     71.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     71.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      5569312     21.97%     93.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1676048      6.61%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       25345962                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              310077                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.012234                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           69913     22.55%     22.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          95842     30.91%     53.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        144322     46.54%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       25638231                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    148214202                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     24114678                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     47144937                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           31674646                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          25345962                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     15470009                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        37144                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     26643335                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     97175058                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.260828                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     0.893032                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     85710766     88.20%     88.20% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      5348501      5.50%     93.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2475350      2.55%     96.25% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1627901      1.68%     97.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       909944      0.94%     98.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       478443      0.49%     99.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       336970      0.35%     99.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       188217      0.19%     99.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        98966      0.10%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     97175058                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.260825                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             3010444                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   301                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       402073                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       616757                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      6841587                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2341121                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        13104753                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 97176012                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        82145543                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20622243                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        5795959                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          2124308                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1073792                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        226608                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      86352363                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       32479316                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     40972039                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           3587431                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        2358995                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         185662                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       9132105                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         20349677                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     49194770                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          10816654                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            126024511                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            65541207                       # The number of ROB writes
system.switch_cpus.timesIdled                      17                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2092196                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       508506                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4185435                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         508506                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 92829683443000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1073383                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       137534                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1010862                       # Transaction distribution
system.membus.trans_dist::ReadExReq             79158                       # Transaction distribution
system.membus.trans_dist::ReadExResp            79158                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1073383                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      3453478                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      3453478                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3453478                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     82564800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     82564800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                82564800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1152541                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1152541    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1152541                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3132192500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               6.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         6050489000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             12.5                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  48588016750                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 92829683443000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 92829683443000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 92829683443000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2013463                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       280990                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3005733                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            79775                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           79775                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            18                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2013446                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           36                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      6278637                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6278673                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         1152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    143147264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              143148416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1194527                       # Total snoops (count)
system.tol2bus.snoopTraffic                   8802176                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3287766                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.154666                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.361586                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2779260     84.53%     84.53% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 508506     15.47%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3287766                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2236171500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3139825500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             6.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             25500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 92829683443000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       940698                       # number of demand (read+write) hits
system.l2.demand_hits::total                   940698                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       940698                       # number of overall hits
system.l2.overall_hits::total                  940698                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           17                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      1152520                       # number of demand (read+write) misses
system.l2.demand_misses::total                1152541                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 1                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           17                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      1152520                       # number of overall misses
system.l2.overall_misses::total               1152541                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      1515000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  93753037000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      93754552000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      1515000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  93753037000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     93754552000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           17                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      2093218                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2093239                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           17                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      2093218                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2093239                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.550597                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.550602                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.550597                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.550602                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 89117.647059                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 81346.125881                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81345.958192                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 89117.647059                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 81346.125881                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81345.958192                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              137534                       # number of writebacks
system.l2.writebacks::total                    137534                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      1152520                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1152537                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      1152520                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1152537                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      1345000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  82227837000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  82229182000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      1345000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  82227837000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  82229182000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.550597                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.550600                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.550597                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.550600                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 79117.647059                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 71346.125881                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71346.240511                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 79117.647059                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 71346.125881                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71346.240511                       # average overall mshr miss latency
system.l2.replacements                        1194527                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       143456                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           143456                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       143456                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       143456                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       462375                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        462375                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data          617                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   617                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        79158                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               79158                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   6741247000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    6741247000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        79775                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             79775                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.992266                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.992266                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 85161.916673                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85161.916673                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        79158                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          79158                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   5949667000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   5949667000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.992266                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.992266                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 75161.916673                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75161.916673                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           17                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               18                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      1515000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      1515000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           17                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             18                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 89117.647059                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84166.666667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           17                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           17                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      1345000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      1345000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.944444                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 79117.647059                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79117.647059                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       940081                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            940081                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data      1073362                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1073365                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  87011790000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  87011790000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data      2013443                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2013446                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.533098                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.533098                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 81064.720011                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81064.493439                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      1073362                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1073362                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  76278170000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  76278170000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.533098                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.533097                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 71064.720011                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71064.720011                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 92829683443000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4087.945161                       # Cycle average of tags in use
system.l2.tags.total_refs                     3344474                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1194527                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.799831                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              92781095427000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      69.364423                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.002181                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.448008                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.042605                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  4018.087945                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.016935                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000109                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.980979                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998033                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          241                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1199                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1112                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          590                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          954                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   9569493                       # Number of tag accesses
system.l2.tags.data_accesses                  9569493                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 92829683443000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     73761280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           73762624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         1088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          1152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      8802176                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8802176                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data      1152520                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1152541                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       137534                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             137534                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst              1317                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data              3952                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst        22392                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1518096126                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1518123787                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst         1317                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst        22392                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            23710                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      181159401                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            181159401                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      181159401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             1317                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data             3952                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst        22392                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1518096126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1699283188                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    137524.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        17.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   1152327.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000241020250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8534                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8534                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2393566                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             129162                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1152537                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     137534                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1152537                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   137534                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    193                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    10                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             96171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             85341                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             72102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             57136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             47516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             46670                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             46023                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             45905                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             70455                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             90196                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            82996                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            77456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            70809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            63288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            89468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           110812                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8652                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8673                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8790                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8288                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8345                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8448                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8643                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8954                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8627                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8975                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8775                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.91                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.58                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  13074817750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 5761720000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             34681267750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11346.28                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30096.28                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   975791                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  117056                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.68                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.12                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1152537                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               137534                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  573364                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  423611                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  134545                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   20822                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       196993                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    419.044007                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   239.782066                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   390.398996                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        60370     30.65%     30.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        40376     20.50%     51.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        14827      7.53%     58.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        10475      5.32%     63.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8277      4.20%     68.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         6930      3.52%     71.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         6039      3.07%     74.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5546      2.82%     77.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        44153     22.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       196993                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         8534                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     135.004687                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     70.325639                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    203.467846                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          7212     84.51%     84.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          835      9.78%     94.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          285      3.34%     97.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023          134      1.57%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           49      0.57%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           13      0.15%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            3      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            2      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8534                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8534                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.111788                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.104506                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.508149                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             8088     94.77%     94.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               79      0.93%     95.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              252      2.95%     98.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               92      1.08%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               20      0.23%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8534                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               73750016                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   12352                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8799872                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                73762368                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8802176                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1517.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       181.11                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1518.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    181.16                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.27                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.86                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.41                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   48587889500                       # Total gap between requests
system.mem_ctrls.avgGap                      37662.96                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         1088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     73748928                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      8799872                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 22392.352534125610                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1517841906.975962400436                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 181111981.690423697233                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           17                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      1152520                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       137534                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst       644250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  34680623500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1188385173750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     37897.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     30091.13                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8640664.66                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    84.73                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            631404480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            335591850                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          4680127200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          362523780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3835353600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      21423098310                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        617234400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        31885333620                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        656.238632                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1362847000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1622400000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  45602759000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            775139820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            411996585                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3547608960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          355215780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3835353600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      19914347070                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1887796800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        30727458615                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.408167                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4666649500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1622400000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  42298956500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 92781095426250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    48588006000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 92829683443000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           12                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      3010118                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3010130                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           12                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      3010118                       # number of overall hits
system.cpu.icache.overall_hits::total         3010130                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           27                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             28                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           27                       # number of overall misses
system.cpu.icache.overall_misses::total            28                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      2064500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2064500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      2064500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2064500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           13                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      3010145                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3010158                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           13                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      3010145                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3010158                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.076923                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000009                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.076923                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000009                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 76462.962963                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73732.142857                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 76462.962963                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73732.142857                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           10                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           17                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           17                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      1541000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1541000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      1541000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1541000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 90647.058824                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 90647.058824                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 90647.058824                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 90647.058824                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           12                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      3010118                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3010130                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           27                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            28                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      2064500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2064500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           13                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      3010145                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3010158                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.076923                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 76462.962963                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73732.142857                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           17                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      1541000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1541000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 90647.058824                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 90647.058824                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 92829683443000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.009416                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      92781095427000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000523                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.008893                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000017                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000018                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           18                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.035156                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6020334                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6020334                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 92829683443000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 92829683443000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 92829683443000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 92829683443000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 92829683443000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 92829683443000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 92829683443000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      3345195                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3345196                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3345195                       # number of overall hits
system.cpu.dcache.overall_hits::total         3345196                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2483054                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2483057                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2483054                       # number of overall misses
system.cpu.dcache.overall_misses::total       2483057                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 128945021893                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 128945021893                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 128945021893                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 128945021893                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            4                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      5828249                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5828253                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            4                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      5828249                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5828253                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.426038                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.426038                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.426038                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.426038                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 51930.011145                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 51929.948404                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 51930.011145                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 51929.948404                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     13142240                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            440530                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    29.832792                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       143456                       # number of writebacks
system.cpu.dcache.writebacks::total            143456                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       389836                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       389836                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       389836                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       389836                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      2093218                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2093218                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      2093218                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2093218                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 107361753393                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 107361753393                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 107361753393                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 107361753393                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.359150                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.359150                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.359150                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.359150                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 51290.287678                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 51290.287678                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 51290.287678                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 51290.287678                       # average overall mshr miss latency
system.cpu.dcache.replacements                2092196                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2363158                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2363159                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2403278                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2403281                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 121989067000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 121989067000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      4766436                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4766440                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.750000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.504209                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.504209                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 50759.448969                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 50759.385607                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       389834                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       389834                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      2013444                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2013444                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 100485652000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 100485652000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.422421                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.422421                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 49907.348801                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 49907.348801                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       982037                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         982037                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        79776                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        79776                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   6955954893                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6955954893                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1061813                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1061813                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.075132                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.075132                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 87193.578181                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 87193.578181                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        79774                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        79774                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   6876101393                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6876101393                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.075130                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.075130                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 86194.767631                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 86194.767631                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 92829683443000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.535715                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             5437137                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2092196                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.598770                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      92781095431500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.535713                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000523                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000523                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          438                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          586                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          13749726                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         13749726                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               93006703696000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  28523                       # Simulator instruction rate (inst/s)
host_mem_usage                                 828080                       # Number of bytes of host memory used
host_op_rate                                    45913                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1402.38                       # Real time elapsed on the host
host_tick_rate                              126228224                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000010                       # Number of instructions simulated
sim_ops                                      64387774                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.177020                       # Number of seconds simulated
sim_ticks                                177020253000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4676785                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       9353844                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      5394065                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            4                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       421647                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     11207376                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      4128703                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      5394065                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      1265362                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        11227554                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS             765                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        68860                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          36443124                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         26944983                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       421716                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            5534160                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1674559                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     36924815                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       48183206                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    349002175                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.138060                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     0.760678                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    330396529     94.67%     94.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      8028737      2.30%     96.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      3928579      1.13%     98.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      2593978      0.74%     98.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1554954      0.45%     99.28% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       205340      0.06%     99.34% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       464104      0.13%     99.48% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       155395      0.04%     99.52% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1674559      0.48%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    349002175                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          48182480                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              10410174                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     34222063     71.02%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     10410174     21.61%     92.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      3550969      7.37%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     48183206                       # Class of committed instruction
system.switch_cpus.commit.refs               13961143                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              48183206                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                      11.801350                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                11.801350                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     337320350                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       89028167                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          4382651                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           6867764                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         422203                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       5046478                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            13230824                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                119909                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             4999503                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  4256                       # TLB misses on write requests
system.switch_cpus.fetch.Branches            11227554                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           8244044                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             345083269                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         49524                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               64413172                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           66                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         5798                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          844406                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.031713                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      8528110                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      4129468                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.181937                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    354039446                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.287179                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.374395                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        337236113     95.25%     95.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           334480      0.09%     95.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          1785594      0.50%     95.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           800514      0.23%     96.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1413246      0.40%     96.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1227643      0.35%     96.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          2954489      0.83%     97.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           451488      0.13%     97.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          7835879      2.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    354039446                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                    1060                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       446438                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          6653994                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.194052                       # Inst execution rate
system.switch_cpus.iew.exec_refs             19335636                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            4999503                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       254472233                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      17924781                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        13226                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      7143816                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     85085025                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      14336133                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       467034                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      68702229                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents        1287134                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       3111607                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         422203                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       6455523                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       559678                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       144845                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           84                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          684                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      7514622                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      3592838                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          684                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       230896                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       215542                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          78433034                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              66879729                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.614035                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          48160639                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.188904                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               66907626                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         96178791                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        55215276                       # number of integer regfile writes
system.switch_cpus.ipc                       0.084736                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.084736                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        39046      0.06%      0.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      49551813     71.64%     71.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         6259      0.01%     71.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     71.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     71.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     71.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     71.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     71.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     71.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     71.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     71.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     71.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     71.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     71.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     71.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     71.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     71.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     71.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     71.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     71.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     71.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     71.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     71.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     71.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     71.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     71.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     71.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     71.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     71.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     71.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     71.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     71.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     71.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     71.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     71.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     71.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     71.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     71.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     71.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     71.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     14384895     20.80%     92.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      5187252      7.50%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       69169265                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              771085                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011148                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          173284     22.47%     22.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     22.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     22.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     22.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     22.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     22.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     22.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     22.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     22.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     22.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     22.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     22.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     22.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     22.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     22.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     22.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     22.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     22.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     22.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     22.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     22.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     22.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     22.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     22.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     22.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     22.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     22.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     22.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     22.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     22.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     22.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     22.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     22.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     22.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     22.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     22.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     22.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     22.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     22.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     22.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     22.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     22.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     22.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         191933     24.89%     47.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        405868     52.64%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       69901304                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    493200190                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     66879729                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    121987534                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           85085025                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          69169265                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     36901843                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        51131                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     64072863                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    354039446                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.195372                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     0.758654                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    320639220     90.57%     90.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     17033925      4.81%     95.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      7130674      2.01%     97.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      4240019      1.20%     98.59% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2255995      0.64%     99.23% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1193790      0.34%     99.56% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       888305      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       428969      0.12%     99.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       228549      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    354039446                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.195371                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             8244873                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   830                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      1491897                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      2166061                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     17924781                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      7143816                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        35384083                       # number of misc regfile reads
system.switch_cpus.numCycles                354040506                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       309393636                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      60917994                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       18484435                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          5696041                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1288713                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        283436                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     231792122                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       86954620                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    108910037                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           9428349                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       10193020                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         422203                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      29099217                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         47992078                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups    133902221                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          32317352                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            432435637                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           175261266                       # The number of ROB writes
system.switch_cpus.timesIdled                      33                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5707309                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1775498                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     11414621                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1775498                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 177020253000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4458628                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       399833                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4276952                       # Transaction distribution
system.membus.trans_dist::ReadExReq            218429                       # Transaction distribution
system.membus.trans_dist::ReadExResp           218429                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4458630                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     14030901                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     14030901                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               14030901                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    324920960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    324920960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               324920960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4677059                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4677059    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4677059                       # Request fanout histogram
system.membus.reqLayer2.occupancy         12091514000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               6.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy        24446230250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             13.8                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF 177020253000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 177020253000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 177020253000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 177020253000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           5487315                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       813437                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         9738979                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           219996                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          219995                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             1                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      5487315                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side            2                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     17121929                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              17121931                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side           64                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    391738432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              391738496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4845107                       # Total snoops (count)
system.tol2bus.snoopTraffic                  25589312                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         10552419                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.168255                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.374093                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                8776921     83.17%     83.17% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1775498     16.83%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           10552419                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6120914500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        8560963500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              1500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 177020253000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      1030252                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1030252                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      1030252                       # number of overall hits
system.l2.overall_hits::total                 1030252                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst            1                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      4677059                       # number of demand (read+write) misses
system.l2.demand_misses::total                4677060                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst            1                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      4677059                       # number of overall misses
system.l2.overall_misses::total               4677060                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst       115000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 383353256500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     383353371500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst       115000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 383353256500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    383353371500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      5707311                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5707312                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      5707311                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5707312                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.819486                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.819486                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.819486                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.819486                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst       115000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 81964.597090                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81964.604153                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst       115000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 81964.597090                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81964.604153                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              399833                       # number of writebacks
system.l2.writebacks::total                    399833                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      4677059                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4677060                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      4677059                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4677060                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst       105000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 336582696500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 336582801500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst       105000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 336582696500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 336582801500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.819486                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.819486                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.819486                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.819486                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst       105000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 71964.603504                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71964.610567                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst       105000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 71964.603504                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71964.610567                       # average overall mshr miss latency
system.l2.replacements                        4845107                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       413604                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           413604                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       413604                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       413604                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      1607176                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       1607176                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         1566                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1566                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       218430                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              218430                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  18751183000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   18751183000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       219996                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            219996                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.992882                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.992882                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 85845.273085                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85845.273085                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       218430                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         218430                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  16566893000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  16566893000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.992882                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.992882                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 75845.318866                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75845.318866                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst       115000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       115000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst       115000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total       115000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst            1                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            1                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst       105000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       105000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst       105000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total       105000                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      1028686                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1028686                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      4458629                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         4458629                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 364602073500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 364602073500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      5487315                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       5487315                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.812534                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.812534                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 81774.481236                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81774.481236                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      4458629                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      4458629                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 320015803500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 320015803500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.812534                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.812534                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 71774.485722                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71774.485722                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 177020253000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                    10186028                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4849203                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.100557                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      76.074368                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.000618                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  4019.925014                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.018573                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.981427                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          318                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1879                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1344                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          392                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          163                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  27674349                       # Number of tag accesses
system.l2.tags.data_accesses                 27674349                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 177020253000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data    299331712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          299331776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total            64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     25589312                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        25589312                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data      4677058                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4677059                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       399833                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             399833                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst          362                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1690946131                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1690946493                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst          362                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total              362                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      144555844                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            144555844                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      144555844                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst          362                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1690946131                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1835502337                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    399717.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples         1.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   4676007.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000425076500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        24861                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        24861                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             9493467                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             375541                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4677059                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     399833                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4677059                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   399833                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1051                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   116                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            338252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            328848                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            320712                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            315817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            308812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            290127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            267597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            246261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            271432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            299322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           283628                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           269861                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           254491                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           235724                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           295518                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           349606                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             24904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             24502                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             24769                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             24777                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             24940                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             24938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             24971                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             25002                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             25219                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             25334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            25280                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            24959                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            25086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            24737                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            24967                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            25341                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.15                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.65                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  54915000250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                23380040000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            142590150250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11743.99                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30493.99                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4004308                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  338896                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.64                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.78                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4677059                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               399833                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2116209                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1791652                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  646388                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  121759                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  18114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  24098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  24963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  25081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  25141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  25153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  25241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  25286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  25322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  25685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  25357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  25388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  26538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  25485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  26444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  24930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       732526                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    443.459176                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   255.318173                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   404.353896                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       187877     25.65%     25.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       187706     25.62%     51.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        44690      6.10%     57.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        30852      4.21%     61.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        26074      3.56%     65.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        22114      3.02%     68.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        19964      2.73%     70.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        19170      2.62%     73.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       194079     26.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       732526                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        24861                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     188.094566                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     82.674767                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    328.086022                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         18059     72.64%     72.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255         2104      8.46%     81.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383         1069      4.30%     85.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511          936      3.76%     89.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639          705      2.84%     92.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767          486      1.95%     93.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895          331      1.33%     95.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023          219      0.88%     96.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          179      0.72%     96.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279          153      0.62%     97.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407          155      0.62%     98.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535          115      0.46%     98.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663           72      0.29%     98.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791           99      0.40%     99.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919           58      0.23%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047           28      0.11%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           33      0.13%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303           29      0.12%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431           16      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            6      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            5      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         24861                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        24861                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.078436                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.073311                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.426262                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            23927     96.24%     96.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              209      0.84%     97.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              481      1.93%     99.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              203      0.82%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               35      0.14%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                6      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         24861                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              299264512                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   67264                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                25582464                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               299331776                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             25589312                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1690.57                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       144.52                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1690.95                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    144.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.34                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.13                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  177020142000                       # Total gap between requests
system.mem_ctrls.avgGap                      34867.82                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst           64                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data    299264448                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     25582464                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 361.540552085868                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1690566152.337382555008                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 144517158.723075598478                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst            1                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      4677058                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       399833                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst        64000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data 142590086250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4347556600000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     64000.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     30487.13                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10873431.16                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    85.57                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2303635320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1224411210                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         16133415480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1048818060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     13973840400.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      70044167280                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       8991215040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       113719502790                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        642.409560                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  22272713750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5911100000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 148836439250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2926628880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1555524960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         17253281640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1037751660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     13973840400.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      71207214090                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       8011807200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       115966048830                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        655.100458                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  19615484500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5911100000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 151493668500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 92781095426250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   225608259000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 93006703696000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           12                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     11254161                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         11254173                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           12                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     11254161                       # number of overall hits
system.cpu.icache.overall_hits::total        11254173                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           28                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             29                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           28                       # number of overall misses
system.cpu.icache.overall_misses::total            29                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      2182000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2182000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      2182000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2182000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           13                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     11254189                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     11254202                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           13                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     11254189                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     11254202                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.076923                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.076923                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 77928.571429                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75241.379310                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 77928.571429                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75241.379310                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           10                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           18                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           18                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           18                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           18                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      1657500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1657500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      1657500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1657500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 92083.333333                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 92083.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 92083.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 92083.333333                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           12                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     11254161                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        11254173                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           28                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            29                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      2182000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2182000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           13                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     11254189                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     11254202                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.076923                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 77928.571429                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75241.379310                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           18                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           18                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      1657500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1657500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 92083.333333                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 92083.333333                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 93006703696000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.045226                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            11254192                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                19                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          592325.894737                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      92781095427000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.002426                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.042800                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000005                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000084                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000088                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           19                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.037109                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          22508423                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         22508423                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 93006703696000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 93006703696000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 93006703696000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 93006703696000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 93006703696000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 93006703696000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 93006703696000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     13370489                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         13370490                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     13370489                       # number of overall hits
system.cpu.dcache.overall_hits::total        13370490                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      9059626                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        9059629                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      9059626                       # number of overall misses
system.cpu.dcache.overall_misses::total       9059629                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 588050256210                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 588050256210                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 588050256210                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 588050256210                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            4                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     22430115                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     22430119                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            4                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     22430115                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     22430119                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.403905                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.403905                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.403905                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.403905                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 64908.888757                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64908.867263                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 64908.888757                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64908.867263                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     51585908                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1499614                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    34.399457                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       557060                       # number of writebacks
system.cpu.dcache.writebacks::total            557060                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      1259097                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1259097                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      1259097                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1259097                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      7800529                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      7800529                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      7800529                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      7800529                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 511313461711                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 511313461711                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 511313461711                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 511313461711                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.347770                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.347770                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.347770                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.347770                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 65548.562375                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65548.562375                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 65548.562375                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65548.562375                       # average overall mshr miss latency
system.cpu.dcache.replacements                7799505                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      9057489                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         9057490                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      8759848                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       8759851                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 561760001500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 561760001500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     17817337                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     17817341                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.750000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.491647                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.491647                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 64128.966793                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64128.944830                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      1259087                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1259087                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      7500761                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      7500761                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 485323275000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 485323275000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.420981                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.420981                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 64703.204781                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64703.204781                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      4313000                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4313000                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       299778                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       299778                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  26290254710                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  26290254710                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      4612778                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4612778                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.064989                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.064989                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 87699.079686                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 87699.079686                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           10                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           10                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       299768                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       299768                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  25990186711                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  25990186711                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.064986                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.064986                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 86701.004480                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 86701.004480                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 93006703696000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             2.483681                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            21171019                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           7800529                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.714049                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      92781095431500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     2.483679                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.002425                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.002425                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          328                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          693                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          52660767                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         52660767                       # Number of data accesses

---------- End Simulation Statistics   ----------
