#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Jul  2 20:40:42 2022
# Process ID: 11420
# Current directory: C:/Users/Aggelos/Desktop/vivado/CHI-DMA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11432 C:\Users\Aggelos\Desktop\vivado\CHI-DMA\CHI-DMA.xpr
# Log file: C:/Users/Aggelos/Desktop/vivado/CHI-DMA/vivado.log
# Journal file: C:/Users/Aggelos/Desktop/vivado/CHI-DMA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.xpr
update_compile_order -fileset sources_1
launch_simulation
source TestDescriptor.tcl
close_sim
close [ open C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.srcs/sources_1/new/RegSpace.sv w ]
add_files C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.srcs/sources_1/new/RegSpace.sv
update_compile_order -fileset sources_1
close [ open C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.srcs/sources_1/new/RSParameters.vh w ]
add_files C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.srcs/sources_1/new/RSParameters.vh
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.srcs/sim_1/new/TestRegSpace.sv w ]
add_files -fileset sim_1 C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.srcs/sim_1/new/TestRegSpace.sv
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source TestDescriptor.tcl
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top TestRegSpace [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
