{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1726945384137 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726945384149 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 21 14:03:03 2024 " "Processing started: Sat Sep 21 14:03:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726945384149 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726945384149 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SPI_TO_UART -c SPI_TO_UART " "Command: quartus_map --read_settings_files=on --write_settings_files=off SPI_TO_UART -c SPI_TO_UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726945384149 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1726945385380 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1726945385380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_freq.v 1 1 " "Found 1 design units, including 1 entities, in source file div_freq.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_freq " "Found entity 1: div_freq" {  } { { "div_freq.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/div_freq.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726945398604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726945398604 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "START start uart_tx.v(17) " "Verilog HDL Declaration information at uart_tx.v(17): object \"START\" differs only in case from object \"start\" in the same scope" {  } { { "uart_tx.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/uart_tx.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1726945398613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726945398616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726945398616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_controller " "Found entity 1: spi_controller" {  } { { "spi_controller.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/spi_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726945398625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726945398625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "config_circuit.v 1 1 " "Found 1 design units, including 1 entities, in source file config_circuit.v" { { "Info" "ISGN_ENTITY_NAME" "1 config_circuit " "Found entity 1: config_circuit" {  } { { "config_circuit.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/config_circuit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726945398637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726945398637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "fsm.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726945398648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726945398648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_to_uart.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_to_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_TO_UART " "Found entity 1: SPI_TO_UART" {  } { { "SPI_TO_UART.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/SPI_TO_UART.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726945398659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726945398659 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SPI_TO_UART " "Elaborating entity \"SPI_TO_UART\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1726945399117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_controller spi_controller:spi_controller_inst " "Elaborating entity \"spi_controller\" for hierarchy \"spi_controller:spi_controller_inst\"" {  } { { "SPI_TO_UART.v" "spi_controller_inst" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/SPI_TO_UART.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726945399135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_freq spi_controller:spi_controller_inst\|div_freq:div_freq_inst " "Elaborating entity \"div_freq\" for hierarchy \"spi_controller:spi_controller_inst\|div_freq:div_freq_inst\"" {  } { { "spi_controller.v" "div_freq_inst" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/spi_controller.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726945399150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:uart_tx_inst " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:uart_tx_inst\"" {  } { { "SPI_TO_UART.v" "uart_tx_inst" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/SPI_TO_UART.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726945399157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:fsm_inst " "Elaborating entity \"fsm\" for hierarchy \"fsm:fsm_inst\"" {  } { { "SPI_TO_UART.v" "fsm_inst" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/SPI_TO_UART.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726945399162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "config_circuit fsm:fsm_inst\|config_circuit:config_circuit_inst " "Elaborating entity \"config_circuit\" for hierarchy \"fsm:fsm_inst\|config_circuit:config_circuit_inst\"" {  } { { "fsm.v" "config_circuit_inst" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/fsm.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726945399171 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 config_circuit.v(140) " "Verilog HDL assignment warning at config_circuit.v(140): truncated value with size 32 to match size of target (20)" {  } { { "config_circuit.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/config_circuit.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726945399173 "|SPI_TO_UART|fsm:fsm_inst|config_circuit:config_circuit_inst"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|tx_byte_spi\[0\] " "Converted tri-state buffer \"fsm:fsm_inst\|tx_byte_spi\[0\]\" feeding internal logic into a wire" {  } { { "fsm.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/fsm.v" 317 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726945399481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|tx_byte_spi\[1\] " "Converted tri-state buffer \"fsm:fsm_inst\|tx_byte_spi\[1\]\" feeding internal logic into a wire" {  } { { "fsm.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/fsm.v" 317 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726945399481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|tx_byte_spi\[2\] " "Converted tri-state buffer \"fsm:fsm_inst\|tx_byte_spi\[2\]\" feeding internal logic into a wire" {  } { { "fsm.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/fsm.v" 317 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726945399481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|tx_byte_spi\[3\] " "Converted tri-state buffer \"fsm:fsm_inst\|tx_byte_spi\[3\]\" feeding internal logic into a wire" {  } { { "fsm.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/fsm.v" 317 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726945399481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|tx_byte_spi\[4\] " "Converted tri-state buffer \"fsm:fsm_inst\|tx_byte_spi\[4\]\" feeding internal logic into a wire" {  } { { "fsm.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/fsm.v" 317 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726945399481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|tx_byte_spi\[5\] " "Converted tri-state buffer \"fsm:fsm_inst\|tx_byte_spi\[5\]\" feeding internal logic into a wire" {  } { { "fsm.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/fsm.v" 317 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726945399481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|tx_byte_spi\[6\] " "Converted tri-state buffer \"fsm:fsm_inst\|tx_byte_spi\[6\]\" feeding internal logic into a wire" {  } { { "fsm.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/fsm.v" 317 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726945399481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|tx_byte_spi\[7\] " "Converted tri-state buffer \"fsm:fsm_inst\|tx_byte_spi\[7\]\" feeding internal logic into a wire" {  } { { "fsm.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/fsm.v" 317 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726945399481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|tx_byte_spi\[8\] " "Converted tri-state buffer \"fsm:fsm_inst\|tx_byte_spi\[8\]\" feeding internal logic into a wire" {  } { { "fsm.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/fsm.v" 317 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726945399481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|tx_byte_spi\[9\] " "Converted tri-state buffer \"fsm:fsm_inst\|tx_byte_spi\[9\]\" feeding internal logic into a wire" {  } { { "fsm.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/fsm.v" 317 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726945399481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|tx_byte_spi\[10\] " "Converted tri-state buffer \"fsm:fsm_inst\|tx_byte_spi\[10\]\" feeding internal logic into a wire" {  } { { "fsm.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/fsm.v" 317 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726945399481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|tx_byte_spi\[11\] " "Converted tri-state buffer \"fsm:fsm_inst\|tx_byte_spi\[11\]\" feeding internal logic into a wire" {  } { { "fsm.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/fsm.v" 317 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726945399481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|tx_byte_spi\[12\] " "Converted tri-state buffer \"fsm:fsm_inst\|tx_byte_spi\[12\]\" feeding internal logic into a wire" {  } { { "fsm.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/fsm.v" 317 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726945399481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|tx_byte_spi\[13\] " "Converted tri-state buffer \"fsm:fsm_inst\|tx_byte_spi\[13\]\" feeding internal logic into a wire" {  } { { "fsm.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/fsm.v" 317 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726945399481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|tx_byte_spi\[14\] " "Converted tri-state buffer \"fsm:fsm_inst\|tx_byte_spi\[14\]\" feeding internal logic into a wire" {  } { { "fsm.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/fsm.v" 317 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726945399481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|tx_byte_spi\[15\] " "Converted tri-state buffer \"fsm:fsm_inst\|tx_byte_spi\[15\]\" feeding internal logic into a wire" {  } { { "fsm.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/fsm.v" 317 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726945399481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_rx_packed\[39\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_rx_packed\[39\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/config_circuit.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726945399481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_rx_packed\[38\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_rx_packed\[38\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/config_circuit.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726945399481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_rx_packed\[37\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_rx_packed\[37\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/config_circuit.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726945399481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_rx_packed\[36\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_rx_packed\[36\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/config_circuit.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726945399481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_rx_packed\[35\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_rx_packed\[35\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/config_circuit.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726945399481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_rx_packed\[34\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_rx_packed\[34\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/config_circuit.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726945399481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_rx_packed\[33\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_rx_packed\[33\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/config_circuit.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726945399481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_rx_packed\[32\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_rx_packed\[32\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/config_circuit.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726945399481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_rx_packed\[23\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_rx_packed\[23\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/config_circuit.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726945399481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_rx_packed\[22\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_rx_packed\[22\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/config_circuit.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726945399481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_rx_packed\[21\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_rx_packed\[21\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/config_circuit.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726945399481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_rx_packed\[20\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_rx_packed\[20\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/config_circuit.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726945399481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_rx_packed\[19\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_rx_packed\[19\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/config_circuit.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726945399481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_rx_packed\[18\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_rx_packed\[18\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/config_circuit.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726945399481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_rx_packed\[17\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_rx_packed\[17\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/config_circuit.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726945399481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_rx_packed\[16\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_rx_packed\[16\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/config_circuit.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726945399481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_rx_packed\[7\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_rx_packed\[7\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/config_circuit.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726945399481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_rx_packed\[6\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_rx_packed\[6\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/config_circuit.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726945399481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_rx_packed\[5\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_rx_packed\[5\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/config_circuit.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726945399481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_rx_packed\[4\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_rx_packed\[4\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/config_circuit.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726945399481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_rx_packed\[3\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_rx_packed\[3\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/config_circuit.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726945399481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_rx_packed\[2\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_rx_packed\[2\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/config_circuit.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726945399481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_rx_packed\[1\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_rx_packed\[1\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/config_circuit.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726945399481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_rx_packed\[0\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_rx_packed\[0\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/config_circuit.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726945399481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[87\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[87\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/config_circuit.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726945399481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[86\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[86\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/config_circuit.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726945399481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[85\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[85\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/config_circuit.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726945399481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[84\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[84\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/config_circuit.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726945399481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[83\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[83\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/config_circuit.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726945399481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[82\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[82\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/config_circuit.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726945399481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[81\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[81\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/config_circuit.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726945399481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[80\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[80\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/config_circuit.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726945399481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[71\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[71\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/config_circuit.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726945399481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[70\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[70\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/config_circuit.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726945399481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[69\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[69\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/config_circuit.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726945399481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[68\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[68\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/config_circuit.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726945399481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[67\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[67\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/config_circuit.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726945399481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[66\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[66\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/config_circuit.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726945399481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[65\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[65\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/config_circuit.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726945399481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[64\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[64\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/config_circuit.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726945399481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[55\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[55\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/config_circuit.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726945399481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[54\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[54\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/config_circuit.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726945399481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[53\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[53\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/config_circuit.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726945399481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[52\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[52\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/config_circuit.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726945399481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[51\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[51\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/config_circuit.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726945399481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[50\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[50\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/config_circuit.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726945399481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[49\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[49\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/config_circuit.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726945399481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[48\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[48\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/config_circuit.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726945399481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[39\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[39\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/config_circuit.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726945399481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[38\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[38\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/config_circuit.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726945399481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[37\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[37\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/config_circuit.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726945399481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[36\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[36\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/config_circuit.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726945399481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[35\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[35\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/config_circuit.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726945399481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[34\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[34\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/config_circuit.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726945399481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[33\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[33\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/config_circuit.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726945399481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[32\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[32\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/config_circuit.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726945399481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[23\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[23\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/config_circuit.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726945399481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[22\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[22\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/config_circuit.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726945399481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[21\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[21\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/config_circuit.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726945399481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[20\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[20\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/config_circuit.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726945399481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[19\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[19\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/config_circuit.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726945399481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[18\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[18\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/config_circuit.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726945399481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[17\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[17\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/config_circuit.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726945399481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[16\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[16\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/config_circuit.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726945399481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[7\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[7\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/config_circuit.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726945399481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[6\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[6\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/config_circuit.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726945399481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[5\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[5\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/config_circuit.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726945399481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[4\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[4\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/config_circuit.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726945399481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[3\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[3\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/config_circuit.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726945399481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[2\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[2\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/config_circuit.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726945399481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[1\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[1\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/config_circuit.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726945399481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[0\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[0\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/config_circuit.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726945399481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "spi_controller:spi_controller_inst\|rx_byte\[1\] " "Converted tri-state buffer \"spi_controller:spi_controller_inst\|rx_byte\[1\]\" feeding internal logic into a wire" {  } { { "spi_controller.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/spi_controller.v" 201 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726945399481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "spi_controller:spi_controller_inst\|rx_byte\[0\] " "Converted tri-state buffer \"spi_controller:spi_controller_inst\|rx_byte\[0\]\" feeding internal logic into a wire" {  } { { "spi_controller.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/spi_controller.v" 201 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726945399481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "spi_controller:spi_controller_inst\|rx_byte\[2\] " "Converted tri-state buffer \"spi_controller:spi_controller_inst\|rx_byte\[2\]\" feeding internal logic into a wire" {  } { { "spi_controller.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/spi_controller.v" 201 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726945399481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "spi_controller:spi_controller_inst\|rx_byte\[3\] " "Converted tri-state buffer \"spi_controller:spi_controller_inst\|rx_byte\[3\]\" feeding internal logic into a wire" {  } { { "spi_controller.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/spi_controller.v" 201 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726945399481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "spi_controller:spi_controller_inst\|rx_byte\[4\] " "Converted tri-state buffer \"spi_controller:spi_controller_inst\|rx_byte\[4\]\" feeding internal logic into a wire" {  } { { "spi_controller.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/spi_controller.v" 201 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726945399481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "spi_controller:spi_controller_inst\|rx_byte\[5\] " "Converted tri-state buffer \"spi_controller:spi_controller_inst\|rx_byte\[5\]\" feeding internal logic into a wire" {  } { { "spi_controller.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/spi_controller.v" 201 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726945399481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "spi_controller:spi_controller_inst\|rx_byte\[6\] " "Converted tri-state buffer \"spi_controller:spi_controller_inst\|rx_byte\[6\]\" feeding internal logic into a wire" {  } { { "spi_controller.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/spi_controller.v" 201 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726945399481 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "spi_controller:spi_controller_inst\|rx_byte\[7\] " "Converted tri-state buffer \"spi_controller:spi_controller_inst\|rx_byte\[7\]\" feeding internal logic into a wire" {  } { { "spi_controller.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/spi_controller.v" 201 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726945399481 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1726945399481 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|Mult1\"" {  } { { "config_circuit.v" "Mult1" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/config_circuit.v" 125 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1726945400074 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|Mult2\"" {  } { { "config_circuit.v" "Mult2" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/config_circuit.v" 125 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1726945400074 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|Mult0\"" {  } { { "config_circuit.v" "Mult0" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/config_circuit.v" 122 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1726945400074 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1726945400074 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|lpm_mult:Mult1\"" {  } { { "config_circuit.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/config_circuit.v" 125 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726945400207 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|lpm_mult:Mult1 " "Instantiated megafunction \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726945400207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726945400207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726945400207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726945400207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726945400207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726945400207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726945400207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726945400207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726945400207 ""}  } { { "config_circuit.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/config_circuit.v" 125 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726945400207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_tgs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_tgs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_tgs " "Found entity 1: mult_tgs" {  } { { "db/mult_tgs.tdf" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/db/mult_tgs.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726945400308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726945400308 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|lpm_mult:Mult2\"" {  } { { "config_circuit.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/config_circuit.v" 125 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726945400324 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|lpm_mult:Mult2 " "Instantiated megafunction \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 20 " "Parameter \"LPM_WIDTHA\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726945400324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726945400324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 36 " "Parameter \"LPM_WIDTHP\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726945400324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 36 " "Parameter \"LPM_WIDTHR\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726945400324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726945400324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726945400324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726945400324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726945400324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726945400324 ""}  } { { "config_circuit.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/config_circuit.v" 125 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726945400324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_rns.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_rns.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_rns " "Found entity 1: mult_rns" {  } { { "db/mult_rns.tdf" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/db/mult_rns.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726945400415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726945400415 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|lpm_mult:Mult0\"" {  } { { "config_circuit.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/config_circuit.v" 122 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726945400435 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726945400436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726945400436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726945400436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 48 " "Parameter \"LPM_WIDTHR\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726945400436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726945400436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726945400436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726945400436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726945400436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726945400436 ""}  } { { "config_circuit.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/config_circuit.v" 122 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726945400436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_1os.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_1os.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_1os " "Found entity 1: mult_1os" {  } { { "db/mult_1os.tdf" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/db/mult_1os.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726945400524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726945400524 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1726945400921 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1726945400921 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "uart_tx.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/uart_tx.v" 192 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1726945400924 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1726945400924 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1726945401264 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "31 " "31 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1726945402065 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Temp/Veriog_kelvin/SPI_TO_UART/output_files/SPI_TO_UART.map.smsg " "Generated suppressed messages file C:/Temp/Veriog_kelvin/SPI_TO_UART/output_files/SPI_TO_UART.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726945402165 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1726945402371 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726945402371 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "710 " "Implemented 710 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1726945402506 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1726945402506 ""} { "Info" "ICUT_CUT_TM_LCELLS" "693 " "Implemented 693 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1726945402506 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "10 " "Implemented 10 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1726945402506 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1726945402506 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 99 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 99 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4820 " "Peak virtual memory: 4820 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726945402554 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 21 14:03:22 2024 " "Processing ended: Sat Sep 21 14:03:22 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726945402554 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726945402554 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726945402554 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1726945402554 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1726945404351 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726945404361 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 21 14:03:23 2024 " "Processing started: Sat Sep 21 14:03:23 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726945404361 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1726945404361 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SPI_TO_UART -c SPI_TO_UART " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SPI_TO_UART -c SPI_TO_UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1726945404361 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1726945404663 ""}
{ "Info" "0" "" "Project  = SPI_TO_UART" {  } {  } 0 0 "Project  = SPI_TO_UART" 0 0 "Fitter" 0 0 1726945404664 ""}
{ "Info" "0" "" "Revision = SPI_TO_UART" {  } {  } 0 0 "Revision = SPI_TO_UART" 0 0 "Fitter" 0 0 1726945404664 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1726945404824 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1726945404825 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SPI_TO_UART 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"SPI_TO_UART\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1726945404844 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1726945404912 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1726945404912 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1726945405272 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1726945405292 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1726945406039 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1726945406039 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1726945406039 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1726945406039 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1726945406039 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1726945406039 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1726945406039 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1726945406039 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1726945406039 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1726945406039 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1726945406039 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1726945406039 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Temp/Veriog_kelvin/SPI_TO_UART/" { { 0 { 0 ""} 0 1760 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1726945406046 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Temp/Veriog_kelvin/SPI_TO_UART/" { { 0 { 0 ""} 0 1762 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1726945406046 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Temp/Veriog_kelvin/SPI_TO_UART/" { { 0 { 0 ""} 0 1764 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1726945406046 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Temp/Veriog_kelvin/SPI_TO_UART/" { { 0 { 0 ""} 0 1766 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1726945406046 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Temp/Veriog_kelvin/SPI_TO_UART/" { { 0 { 0 ""} 0 1768 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1726945406046 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Temp/Veriog_kelvin/SPI_TO_UART/" { { 0 { 0 ""} 0 1770 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1726945406046 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Temp/Veriog_kelvin/SPI_TO_UART/" { { 0 { 0 ""} 0 1772 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1726945406046 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Temp/Veriog_kelvin/SPI_TO_UART/" { { 0 { 0 ""} 0 1774 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1726945406046 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1726945406046 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1726945406052 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1726945406052 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1726945406052 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1726945406052 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1726945406053 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SPI_TO_UART.sdc " "Synopsys Design Constraints File file not found: 'SPI_TO_UART.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1726945407012 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1726945407012 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1726945407027 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1726945407027 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1726945407027 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1726945407132 ""}  } { { "SPI_TO_UART.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/SPI_TO_UART.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/Temp/Veriog_kelvin/SPI_TO_UART/" { { 0 { 0 ""} 0 1754 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1726945407132 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "spi_controller:spi_controller_inst\|div_freq:div_freq_inst\|s_clk  " "Automatically promoted node spi_controller:spi_controller_inst\|div_freq:div_freq_inst\|s_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1726945407132 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_controller:spi_controller_inst\|div_freq:div_freq_inst\|s_clk~0 " "Destination node spi_controller:spi_controller_inst\|div_freq:div_freq_inst\|s_clk~0" {  } { { "div_freq.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/div_freq.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Temp/Veriog_kelvin/SPI_TO_UART/" { { 0 { 0 ""} 0 900 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1726945407132 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sclk~output " "Destination node sclk~output" {  } { { "SPI_TO_UART.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/SPI_TO_UART.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Temp/Veriog_kelvin/SPI_TO_UART/" { { 0 { 0 ""} 0 1753 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1726945407132 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1726945407132 ""}  } { { "div_freq.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/div_freq.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Temp/Veriog_kelvin/SPI_TO_UART/" { { 0 { 0 ""} 0 417 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1726945407132 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1726945407710 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1726945407710 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1726945407710 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1726945407710 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1726945407710 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1726945407710 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1726945407803 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier block " "Packed 64 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1726945407805 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "32 " "Created 32 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1726945407805 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1726945407805 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1726945407928 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1726945407936 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1726945409900 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1726945410129 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1726945410176 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1726945414116 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1726945414116 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1726945414736 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X22_Y33 X32_Y43 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X22_Y33 to location X32_Y43" {  } { { "loc" "" { Generic "C:/Temp/Veriog_kelvin/SPI_TO_UART/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X22_Y33 to location X32_Y43"} { { 12 { 0 ""} 22 33 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1726945416763 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1726945416763 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1726945417984 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1726945417984 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1726945417989 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.88 " "Total time spent on timing analysis during the Fitter is 0.88 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1726945418204 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1726945418208 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1726945418670 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1726945418671 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1726945419458 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1726945420520 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "5 MAX 10 " "5 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "tx_uart 3.3-V LVTTL AB6 " "Pin tx_uart uses I/O standard 3.3-V LVTTL at AB6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { tx_uart } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tx_uart" } } } } { "SPI_TO_UART.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/SPI_TO_UART.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Temp/Veriog_kelvin/SPI_TO_UART/" { { 0 { 0 ""} 0 14 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1726945420915 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "mosi 3.3-V LVTTL AA19 " "Pin mosi uses I/O standard 3.3-V LVTTL at AA19" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { mosi } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mosi" } } } } { "SPI_TO_UART.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/SPI_TO_UART.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Temp/Veriog_kelvin/SPI_TO_UART/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1726945420915 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL P11 " "Pin clk uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "SPI_TO_UART.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/SPI_TO_UART.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/Temp/Veriog_kelvin/SPI_TO_UART/" { { 0 { 0 ""} 0 11 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1726945420915 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rst_n 3.3-V LVTTL C10 " "Pin rst_n uses I/O standard 3.3-V LVTTL at C10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { rst_n } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst_n" } } } } { "SPI_TO_UART.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/SPI_TO_UART.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Temp/Veriog_kelvin/SPI_TO_UART/" { { 0 { 0 ""} 0 12 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1726945420915 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "miso 3.3-V LVTTL Y19 " "Pin miso uses I/O standard 3.3-V LVTTL at Y19" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { miso } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "miso" } } } } { "SPI_TO_UART.v" "" { Text "C:/Temp/Veriog_kelvin/SPI_TO_UART/SPI_TO_UART.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Temp/Veriog_kelvin/SPI_TO_UART/" { { 0 { 0 ""} 0 13 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1726945420915 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1726945420915 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Temp/Veriog_kelvin/SPI_TO_UART/output_files/SPI_TO_UART.fit.smsg " "Generated suppressed messages file C:/Temp/Veriog_kelvin/SPI_TO_UART/output_files/SPI_TO_UART.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1726945421027 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5936 " "Peak virtual memory: 5936 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726945421645 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 21 14:03:41 2024 " "Processing ended: Sat Sep 21 14:03:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726945421645 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726945421645 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726945421645 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1726945421645 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1726945422941 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726945422952 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 21 14:03:42 2024 " "Processing started: Sat Sep 21 14:03:42 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726945422952 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1726945422952 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SPI_TO_UART -c SPI_TO_UART " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SPI_TO_UART -c SPI_TO_UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1726945422952 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1726945423525 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1726945425677 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1726945425853 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4681 " "Peak virtual memory: 4681 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726945426915 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 21 14:03:46 2024 " "Processing ended: Sat Sep 21 14:03:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726945426915 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726945426915 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726945426915 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1726945426915 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1726945427619 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1726945428630 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726945428645 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 21 14:03:47 2024 " "Processing started: Sat Sep 21 14:03:47 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726945428645 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1726945428645 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SPI_TO_UART -c SPI_TO_UART " "Command: quartus_sta SPI_TO_UART -c SPI_TO_UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1726945428645 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1726945428964 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1726945429767 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1726945429767 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726945429841 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726945429841 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SPI_TO_UART.sdc " "Synopsys Design Constraints File file not found: 'SPI_TO_UART.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1726945430201 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1726945430201 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1726945430205 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name spi_controller:spi_controller_inst\|div_freq:div_freq_inst\|s_clk spi_controller:spi_controller_inst\|div_freq:div_freq_inst\|s_clk " "create_clock -period 1.000 -name spi_controller:spi_controller_inst\|div_freq:div_freq_inst\|s_clk spi_controller:spi_controller_inst\|div_freq:div_freq_inst\|s_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1726945430205 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1726945430205 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1726945430212 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1726945430212 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1726945430213 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1726945430225 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1726945430236 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1726945430243 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -19.537 " "Worst-case setup slack is -19.537" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726945430243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726945430243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.537           -1466.434 clk  " "  -19.537           -1466.434 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726945430243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.406            -298.595 spi_controller:spi_controller_inst\|div_freq:div_freq_inst\|s_clk  " "   -5.406            -298.595 spi_controller:spi_controller_inst\|div_freq:div_freq_inst\|s_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726945430243 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726945430243 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.340 " "Worst-case hold slack is 0.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726945430259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726945430259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 clk  " "    0.340               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726945430259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.639               0.000 spi_controller:spi_controller_inst\|div_freq:div_freq_inst\|s_clk  " "    0.639               0.000 spi_controller:spi_controller_inst\|div_freq:div_freq_inst\|s_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726945430259 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726945430259 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.246 " "Worst-case recovery slack is -2.246" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726945430259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726945430259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.246            -125.492 spi_controller:spi_controller_inst\|div_freq:div_freq_inst\|s_clk  " "   -2.246            -125.492 spi_controller:spi_controller_inst\|div_freq:div_freq_inst\|s_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726945430259 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726945430259 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.812 " "Worst-case removal slack is 1.812" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726945430259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726945430259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.812               0.000 spi_controller:spi_controller_inst\|div_freq:div_freq_inst\|s_clk  " "    1.812               0.000 spi_controller:spi_controller_inst\|div_freq:div_freq_inst\|s_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726945430259 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726945430259 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.166 " "Worst-case minimum pulse width slack is -3.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726945430275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726945430275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.166            -616.835 clk  " "   -3.166            -616.835 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726945430275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403            -103.822 spi_controller:spi_controller_inst\|div_freq:div_freq_inst\|s_clk  " "   -1.403            -103.822 spi_controller:spi_controller_inst\|div_freq:div_freq_inst\|s_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726945430275 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726945430275 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1726945430301 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1726945430328 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1726945431221 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1726945431345 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1726945431353 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -17.774 " "Worst-case setup slack is -17.774" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726945431369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726945431369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.774           -1329.660 clk  " "  -17.774           -1329.660 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726945431369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.826            -269.381 spi_controller:spi_controller_inst\|div_freq:div_freq_inst\|s_clk  " "   -4.826            -269.381 spi_controller:spi_controller_inst\|div_freq:div_freq_inst\|s_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726945431369 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726945431369 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.306 " "Worst-case hold slack is 0.306" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726945431369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726945431369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 clk  " "    0.306               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726945431369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.590               0.000 spi_controller:spi_controller_inst\|div_freq:div_freq_inst\|s_clk  " "    0.590               0.000 spi_controller:spi_controller_inst\|div_freq:div_freq_inst\|s_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726945431369 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726945431369 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.077 " "Worst-case recovery slack is -2.077" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726945431385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726945431385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.077            -113.526 spi_controller:spi_controller_inst\|div_freq:div_freq_inst\|s_clk  " "   -2.077            -113.526 spi_controller:spi_controller_inst\|div_freq:div_freq_inst\|s_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726945431385 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726945431385 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.656 " "Worst-case removal slack is 1.656" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726945431385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726945431385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.656               0.000 spi_controller:spi_controller_inst\|div_freq:div_freq_inst\|s_clk  " "    1.656               0.000 spi_controller:spi_controller_inst\|div_freq:div_freq_inst\|s_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726945431385 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726945431385 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.166 " "Worst-case minimum pulse width slack is -3.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726945431385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726945431385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.166            -616.195 clk  " "   -3.166            -616.195 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726945431385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403            -103.822 spi_controller:spi_controller_inst\|div_freq:div_freq_inst\|s_clk  " "   -1.403            -103.822 spi_controller:spi_controller_inst\|div_freq:div_freq_inst\|s_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726945431385 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726945431385 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1726945431417 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1726945431628 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1726945431633 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.759 " "Worst-case setup slack is -7.759" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726945431636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726945431636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.759            -457.053 clk  " "   -7.759            -457.053 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726945431636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.564             -81.420 spi_controller:spi_controller_inst\|div_freq:div_freq_inst\|s_clk  " "   -1.564             -81.420 spi_controller:spi_controller_inst\|div_freq:div_freq_inst\|s_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726945431636 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726945431636 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.148 " "Worst-case hold slack is 0.148" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726945431644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726945431644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 clk  " "    0.148               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726945431644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.245               0.000 spi_controller:spi_controller_inst\|div_freq:div_freq_inst\|s_clk  " "    0.245               0.000 spi_controller:spi_controller_inst\|div_freq:div_freq_inst\|s_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726945431644 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726945431644 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.631 " "Worst-case recovery slack is -0.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726945431648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726945431648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.631             -24.257 spi_controller:spi_controller_inst\|div_freq:div_freq_inst\|s_clk  " "   -0.631             -24.257 spi_controller:spi_controller_inst\|div_freq:div_freq_inst\|s_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726945431648 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726945431648 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.743 " "Worst-case removal slack is 0.743" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726945431658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726945431658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.743               0.000 spi_controller:spi_controller_inst\|div_freq:div_freq_inst\|s_clk  " "    0.743               0.000 spi_controller:spi_controller_inst\|div_freq:div_freq_inst\|s_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726945431658 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726945431658 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726945431661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726945431661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -416.867 clk  " "   -3.000            -416.867 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726945431661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -74.000 spi_controller:spi_controller_inst\|div_freq:div_freq_inst\|s_clk  " "   -1.000             -74.000 spi_controller:spi_controller_inst\|div_freq:div_freq_inst\|s_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726945431661 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726945431661 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1726945432538 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1726945432540 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4868 " "Peak virtual memory: 4868 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726945432617 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 21 14:03:52 2024 " "Processing ended: Sat Sep 21 14:03:52 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726945432617 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726945432617 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726945432617 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1726945432617 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1726945433875 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726945433896 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 21 14:03:53 2024 " "Processing started: Sat Sep 21 14:03:53 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726945433896 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1726945433896 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off SPI_TO_UART -c SPI_TO_UART " "Command: quartus_eda --read_settings_files=off --write_settings_files=off SPI_TO_UART -c SPI_TO_UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1726945433896 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1726945435189 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1726945435221 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SPI_TO_UART.vo C:/Temp/Veriog_kelvin/SPI_TO_UART/simulation/modelsim/ simulation " "Generated file SPI_TO_UART.vo in folder \"C:/Temp/Veriog_kelvin/SPI_TO_UART/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1726945435502 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4647 " "Peak virtual memory: 4647 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726945435573 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 21 14:03:55 2024 " "Processing ended: Sat Sep 21 14:03:55 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726945435573 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726945435573 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726945435573 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1726945435573 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 112 s " "Quartus Prime Full Compilation was successful. 0 errors, 112 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1726945436250 ""}
