Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Mon May 22 23:54:46 2023
| Host         : jordi-5600G running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pong_top_timing_summary_routed.rpt -pb pong_top_timing_summary_routed.pb -rpx pong_top_timing_summary_routed.rpx -warn_on_violation
| Design       : pong_top
| Device       : 7a100t-fgg676
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       20          
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (40)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (50)
5. checking no_input_delay (3)
6. checking no_output_delay (14)
7. checking multiple_clock (88)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (40)
-------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: vga_unit/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga_unit/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (50)
-------------------------------------------------
 There are 50 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (88)
-------------------------------
 There are 88 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.312        0.000                      0                  135        0.072        0.000                      0                  135        4.500        0.000                       0                    93  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_i                   {0.000 10.000}     20.000          50.000          
  clk_out1_clk_wiz_0    {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0    {0.000 10.000}     20.000          50.000          
sys_clk_pin             {0.000 10.000}     20.000          50.000          
  clk_out1_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i                                                                                                                                                                     7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          2.312        0.000                      0                  135        0.166        0.000                      0                  135        4.500        0.000                       0                    90  
  clkfbout_clk_wiz_0                                                                                                                                                     18.751        0.000                       0                     2  
sys_clk_pin                                                                                                                                                               7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        2.317        0.000                      0                  135        0.166        0.000                      0                  135        4.500        0.000                       0                    90  
  clkfbout_clk_wiz_0_1                                                                                                                                                   18.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          2.312        0.000                      0                  135        0.072        0.000                      0                  135  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        2.312        0.000                      0                  135        0.072        0.000                      0                  135  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                                            
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  instance_name/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        20.000      32.633     PLLE2_ADV_X0Y0  instance_name/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y0  instance_name/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y0  instance_name/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y0  instance_name/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y0  instance_name/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.312ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.312ns  (required time - arrival time)
  Source:                 graph_unit/x_ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.530ns  (logic 2.058ns (27.332%)  route 5.472ns (72.668%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.294ns = ( 16.294 - 10.000 ) 
    Source Clock Delay      (SCD):    6.657ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.710     6.657    graph_unit/CLK
    SLICE_X77Y64         FDCE                                         r  graph_unit/x_ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y64         FDCE (Prop_fdce_C_Q)         0.456     7.113 r  graph_unit/x_ball_reg_reg[1]/Q
                         net (fo=14, routed)          1.162     8.275    graph_unit/x_ball_reg_reg[9]_0[1]
    SLICE_X79Y66         LUT2 (Prop_lut2_I1_O)        0.152     8.427 r  graph_unit/r_dig0[3]_i_12/O
                         net (fo=2, routed)           0.477     8.904    graph_unit/r_dig0[3]_i_12_n_0
    SLICE_X74Y66         LUT6 (Prop_lut6_I4_O)        0.326     9.230 r  graph_unit/i__carry__0_i_3/O
                         net (fo=2, routed)           0.463     9.693    graph_unit/i__carry__0_i_3_n_0
    SLICE_X74Y66         LUT6 (Prop_lut6_I1_O)        0.124     9.817 r  graph_unit/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.190    10.007    graph_unit/i__carry__0_i_1__0_n_0
    SLICE_X75Y66         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    10.386 f  graph_unit/sq_ball_on2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.612    10.998    graph_unit/sq_ball_on2
    SLICE_X81Y65         LUT5 (Prop_lut5_I3_O)        0.373    11.371 f  graph_unit/rgb_reg[11]_i_8/O
                         net (fo=3, routed)           0.792    12.163    vga_unit/rgb_reg_reg[11]
    SLICE_X81Y62         LUT3 (Prop_lut3_I0_O)        0.124    12.287 f  vga_unit/rgb_reg[11]_i_2/O
                         net (fo=2, routed)           0.580    12.867    vga_unit/rgb_reg[11]_i_2_n_0
    SLICE_X81Y61         LUT6 (Prop_lut6_I0_O)        0.124    12.991 r  vga_unit/rgb_reg[3]_i_1/O
                         net (fo=4, routed)           1.195    14.186    rgb_next[3]
    SLICE_X88Y73         FDCE                                         r  rgb_reg_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    14.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.594    16.294    clk
    SLICE_X88Y73         FDCE                                         r  rgb_reg_reg[3]_lopt_replica_2/C
                         clock pessimism              0.327    16.621    
                         clock uncertainty           -0.094    16.526    
    SLICE_X88Y73         FDCE (Setup_fdce_C_D)       -0.028    16.498    rgb_reg_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         16.498    
                         arrival time                         -14.186    
  -------------------------------------------------------------------
                         slack                                  2.312    

Slack (MET) :             2.484ns  (required time - arrival time)
  Source:                 graph_unit/x_ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.340ns  (logic 2.058ns (28.037%)  route 5.282ns (71.963%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.294ns = ( 16.294 - 10.000 ) 
    Source Clock Delay      (SCD):    6.657ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.710     6.657    graph_unit/CLK
    SLICE_X77Y64         FDCE                                         r  graph_unit/x_ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y64         FDCE (Prop_fdce_C_Q)         0.456     7.113 r  graph_unit/x_ball_reg_reg[1]/Q
                         net (fo=14, routed)          1.162     8.275    graph_unit/x_ball_reg_reg[9]_0[1]
    SLICE_X79Y66         LUT2 (Prop_lut2_I1_O)        0.152     8.427 r  graph_unit/r_dig0[3]_i_12/O
                         net (fo=2, routed)           0.477     8.904    graph_unit/r_dig0[3]_i_12_n_0
    SLICE_X74Y66         LUT6 (Prop_lut6_I4_O)        0.326     9.230 r  graph_unit/i__carry__0_i_3/O
                         net (fo=2, routed)           0.463     9.693    graph_unit/i__carry__0_i_3_n_0
    SLICE_X74Y66         LUT6 (Prop_lut6_I1_O)        0.124     9.817 r  graph_unit/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.190    10.007    graph_unit/i__carry__0_i_1__0_n_0
    SLICE_X75Y66         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    10.386 f  graph_unit/sq_ball_on2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.612    10.998    graph_unit/sq_ball_on2
    SLICE_X81Y65         LUT5 (Prop_lut5_I3_O)        0.373    11.371 f  graph_unit/rgb_reg[11]_i_8/O
                         net (fo=3, routed)           0.792    12.163    vga_unit/rgb_reg_reg[11]
    SLICE_X81Y62         LUT3 (Prop_lut3_I0_O)        0.124    12.287 f  vga_unit/rgb_reg[11]_i_2/O
                         net (fo=2, routed)           0.580    12.867    vga_unit/rgb_reg[11]_i_2_n_0
    SLICE_X81Y61         LUT6 (Prop_lut6_I0_O)        0.124    12.991 r  vga_unit/rgb_reg[3]_i_1/O
                         net (fo=4, routed)           1.006    13.997    rgb_next[3]
    SLICE_X88Y73         FDCE                                         r  rgb_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    14.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.594    16.294    clk
    SLICE_X88Y73         FDCE                                         r  rgb_reg_reg[3]_lopt_replica/C
                         clock pessimism              0.327    16.621    
                         clock uncertainty           -0.094    16.526    
    SLICE_X88Y73         FDCE (Setup_fdce_C_D)       -0.045    16.481    rgb_reg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         16.481    
                         arrival time                         -13.997    
  -------------------------------------------------------------------
                         slack                                  2.484    

Slack (MET) :             2.498ns  (required time - arrival time)
  Source:                 graph_unit/x_ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.340ns  (logic 2.058ns (28.037%)  route 5.282ns (71.963%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.294ns = ( 16.294 - 10.000 ) 
    Source Clock Delay      (SCD):    6.657ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.710     6.657    graph_unit/CLK
    SLICE_X77Y64         FDCE                                         r  graph_unit/x_ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y64         FDCE (Prop_fdce_C_Q)         0.456     7.113 r  graph_unit/x_ball_reg_reg[1]/Q
                         net (fo=14, routed)          1.162     8.275    graph_unit/x_ball_reg_reg[9]_0[1]
    SLICE_X79Y66         LUT2 (Prop_lut2_I1_O)        0.152     8.427 r  graph_unit/r_dig0[3]_i_12/O
                         net (fo=2, routed)           0.477     8.904    graph_unit/r_dig0[3]_i_12_n_0
    SLICE_X74Y66         LUT6 (Prop_lut6_I4_O)        0.326     9.230 r  graph_unit/i__carry__0_i_3/O
                         net (fo=2, routed)           0.463     9.693    graph_unit/i__carry__0_i_3_n_0
    SLICE_X74Y66         LUT6 (Prop_lut6_I1_O)        0.124     9.817 r  graph_unit/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.190    10.007    graph_unit/i__carry__0_i_1__0_n_0
    SLICE_X75Y66         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    10.386 f  graph_unit/sq_ball_on2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.612    10.998    graph_unit/sq_ball_on2
    SLICE_X81Y65         LUT5 (Prop_lut5_I3_O)        0.373    11.371 f  graph_unit/rgb_reg[11]_i_8/O
                         net (fo=3, routed)           0.792    12.163    vga_unit/rgb_reg_reg[11]
    SLICE_X81Y62         LUT3 (Prop_lut3_I0_O)        0.124    12.287 f  vga_unit/rgb_reg[11]_i_2/O
                         net (fo=2, routed)           0.580    12.867    vga_unit/rgb_reg[11]_i_2_n_0
    SLICE_X81Y61         LUT6 (Prop_lut6_I0_O)        0.124    12.991 r  vga_unit/rgb_reg[3]_i_1/O
                         net (fo=4, routed)           1.006    13.997    rgb_next[3]
    SLICE_X88Y73         FDCE                                         r  rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    14.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.594    16.294    clk
    SLICE_X88Y73         FDCE                                         r  rgb_reg_reg[3]/C
                         clock pessimism              0.327    16.621    
                         clock uncertainty           -0.094    16.526    
    SLICE_X88Y73         FDCE (Setup_fdce_C_D)       -0.031    16.495    rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         16.495    
                         arrival time                         -13.997    
  -------------------------------------------------------------------
                         slack                                  2.498    

Slack (MET) :             2.512ns  (required time - arrival time)
  Source:                 graph_unit/x_ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.329ns  (logic 2.058ns (28.078%)  route 5.271ns (71.922%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.294ns = ( 16.294 - 10.000 ) 
    Source Clock Delay      (SCD):    6.657ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.710     6.657    graph_unit/CLK
    SLICE_X77Y64         FDCE                                         r  graph_unit/x_ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y64         FDCE (Prop_fdce_C_Q)         0.456     7.113 r  graph_unit/x_ball_reg_reg[1]/Q
                         net (fo=14, routed)          1.162     8.275    graph_unit/x_ball_reg_reg[9]_0[1]
    SLICE_X79Y66         LUT2 (Prop_lut2_I1_O)        0.152     8.427 r  graph_unit/r_dig0[3]_i_12/O
                         net (fo=2, routed)           0.477     8.904    graph_unit/r_dig0[3]_i_12_n_0
    SLICE_X74Y66         LUT6 (Prop_lut6_I4_O)        0.326     9.230 r  graph_unit/i__carry__0_i_3/O
                         net (fo=2, routed)           0.463     9.693    graph_unit/i__carry__0_i_3_n_0
    SLICE_X74Y66         LUT6 (Prop_lut6_I1_O)        0.124     9.817 r  graph_unit/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.190    10.007    graph_unit/i__carry__0_i_1__0_n_0
    SLICE_X75Y66         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    10.386 f  graph_unit/sq_ball_on2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.612    10.998    graph_unit/sq_ball_on2
    SLICE_X81Y65         LUT5 (Prop_lut5_I3_O)        0.373    11.371 f  graph_unit/rgb_reg[11]_i_8/O
                         net (fo=3, routed)           0.792    12.163    vga_unit/rgb_reg_reg[11]
    SLICE_X81Y62         LUT3 (Prop_lut3_I0_O)        0.124    12.287 f  vga_unit/rgb_reg[11]_i_2/O
                         net (fo=2, routed)           0.580    12.867    vga_unit/rgb_reg[11]_i_2_n_0
    SLICE_X81Y61         LUT6 (Prop_lut6_I0_O)        0.124    12.991 r  vga_unit/rgb_reg[3]_i_1/O
                         net (fo=4, routed)           0.995    13.986    rgb_next[3]
    SLICE_X88Y73         FDCE                                         r  rgb_reg_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    14.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.594    16.294    clk
    SLICE_X88Y73         FDCE                                         r  rgb_reg_reg[3]_lopt_replica_3/C
                         clock pessimism              0.327    16.621    
                         clock uncertainty           -0.094    16.526    
    SLICE_X88Y73         FDCE (Setup_fdce_C_D)       -0.028    16.498    rgb_reg_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         16.498    
                         arrival time                         -13.986    
  -------------------------------------------------------------------
                         slack                                  2.512    

Slack (MET) :             2.597ns  (required time - arrival time)
  Source:                 graph_unit/x_ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]_lopt_replica_3/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.253ns  (logic 2.254ns (31.076%)  route 4.999ns (68.924%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.303ns = ( 16.303 - 10.000 ) 
    Source Clock Delay      (SCD):    6.657ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.710     6.657    graph_unit/CLK
    SLICE_X77Y64         FDCE                                         r  graph_unit/x_ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y64         FDCE (Prop_fdce_C_Q)         0.456     7.113 r  graph_unit/x_ball_reg_reg[1]/Q
                         net (fo=14, routed)          1.162     8.275    graph_unit/x_ball_reg_reg[9]_0[1]
    SLICE_X79Y66         LUT2 (Prop_lut2_I1_O)        0.152     8.427 r  graph_unit/r_dig0[3]_i_12/O
                         net (fo=2, routed)           0.477     8.904    graph_unit/r_dig0[3]_i_12_n_0
    SLICE_X74Y66         LUT6 (Prop_lut6_I4_O)        0.326     9.230 r  graph_unit/i__carry__0_i_3/O
                         net (fo=2, routed)           0.463     9.693    graph_unit/i__carry__0_i_3_n_0
    SLICE_X74Y66         LUT6 (Prop_lut6_I1_O)        0.124     9.817 r  graph_unit/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.190    10.007    graph_unit/i__carry__0_i_1__0_n_0
    SLICE_X75Y66         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    10.386 f  graph_unit/sq_ball_on2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.612    10.998    graph_unit/sq_ball_on2
    SLICE_X81Y65         LUT5 (Prop_lut5_I3_O)        0.373    11.371 f  graph_unit/rgb_reg[11]_i_8/O
                         net (fo=3, routed)           0.694    12.065    vga_unit/rgb_reg_reg[11]
    SLICE_X81Y62         LUT3 (Prop_lut3_I1_O)        0.118    12.183 f  vga_unit/rgb_reg[7]_i_3/O
                         net (fo=1, routed)           0.439    12.622    vga_unit/rgb_reg[7]_i_3_n_0
    SLICE_X81Y61         LUT6 (Prop_lut6_I5_O)        0.326    12.948 r  vga_unit/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           0.962    13.910    rgb_next[7]
    SLICE_X88Y65         FDCE                                         r  rgb_reg_reg[7]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    14.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.603    16.303    clk
    SLICE_X88Y65         FDCE                                         r  rgb_reg_reg[7]_lopt_replica_3/C
                         clock pessimism              0.327    16.630    
                         clock uncertainty           -0.094    16.535    
    SLICE_X88Y65         FDCE (Setup_fdce_C_D)       -0.028    16.507    rgb_reg_reg[7]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         16.507    
                         arrival time                         -13.910    
  -------------------------------------------------------------------
                         slack                                  2.597    

Slack (MET) :             2.619ns  (required time - arrival time)
  Source:                 graph_unit/x_ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.218ns  (logic 2.254ns (31.228%)  route 4.964ns (68.772%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.306ns = ( 16.306 - 10.000 ) 
    Source Clock Delay      (SCD):    6.657ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.710     6.657    graph_unit/CLK
    SLICE_X77Y64         FDCE                                         r  graph_unit/x_ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y64         FDCE (Prop_fdce_C_Q)         0.456     7.113 r  graph_unit/x_ball_reg_reg[1]/Q
                         net (fo=14, routed)          1.162     8.275    graph_unit/x_ball_reg_reg[9]_0[1]
    SLICE_X79Y66         LUT2 (Prop_lut2_I1_O)        0.152     8.427 r  graph_unit/r_dig0[3]_i_12/O
                         net (fo=2, routed)           0.477     8.904    graph_unit/r_dig0[3]_i_12_n_0
    SLICE_X74Y66         LUT6 (Prop_lut6_I4_O)        0.326     9.230 r  graph_unit/i__carry__0_i_3/O
                         net (fo=2, routed)           0.463     9.693    graph_unit/i__carry__0_i_3_n_0
    SLICE_X74Y66         LUT6 (Prop_lut6_I1_O)        0.124     9.817 r  graph_unit/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.190    10.007    graph_unit/i__carry__0_i_1__0_n_0
    SLICE_X75Y66         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    10.386 f  graph_unit/sq_ball_on2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.612    10.998    graph_unit/sq_ball_on2
    SLICE_X81Y65         LUT5 (Prop_lut5_I3_O)        0.373    11.371 f  graph_unit/rgb_reg[11]_i_8/O
                         net (fo=3, routed)           0.694    12.065    vga_unit/rgb_reg_reg[11]
    SLICE_X81Y62         LUT3 (Prop_lut3_I1_O)        0.118    12.183 f  vga_unit/rgb_reg[7]_i_3/O
                         net (fo=1, routed)           0.439    12.622    vga_unit/rgb_reg[7]_i_3_n_0
    SLICE_X81Y61         LUT6 (Prop_lut6_I5_O)        0.326    12.948 r  vga_unit/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           0.927    13.875    rgb_next[7]
    SLICE_X88Y61         FDCE                                         r  rgb_reg_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    14.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.606    16.306    clk
    SLICE_X88Y61         FDCE                                         r  rgb_reg_reg[7]_lopt_replica/C
                         clock pessimism              0.327    16.633    
                         clock uncertainty           -0.094    16.538    
    SLICE_X88Y61         FDCE (Setup_fdce_C_D)       -0.045    16.493    rgb_reg_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         16.493    
                         arrival time                         -13.875    
  -------------------------------------------------------------------
                         slack                                  2.619    

Slack (MET) :             2.787ns  (required time - arrival time)
  Source:                 graph_unit/x_ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.064ns  (logic 2.254ns (31.909%)  route 4.810ns (68.091%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.303ns = ( 16.303 - 10.000 ) 
    Source Clock Delay      (SCD):    6.657ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.710     6.657    graph_unit/CLK
    SLICE_X77Y64         FDCE                                         r  graph_unit/x_ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y64         FDCE (Prop_fdce_C_Q)         0.456     7.113 r  graph_unit/x_ball_reg_reg[1]/Q
                         net (fo=14, routed)          1.162     8.275    graph_unit/x_ball_reg_reg[9]_0[1]
    SLICE_X79Y66         LUT2 (Prop_lut2_I1_O)        0.152     8.427 r  graph_unit/r_dig0[3]_i_12/O
                         net (fo=2, routed)           0.477     8.904    graph_unit/r_dig0[3]_i_12_n_0
    SLICE_X74Y66         LUT6 (Prop_lut6_I4_O)        0.326     9.230 r  graph_unit/i__carry__0_i_3/O
                         net (fo=2, routed)           0.463     9.693    graph_unit/i__carry__0_i_3_n_0
    SLICE_X74Y66         LUT6 (Prop_lut6_I1_O)        0.124     9.817 r  graph_unit/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.190    10.007    graph_unit/i__carry__0_i_1__0_n_0
    SLICE_X75Y66         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    10.386 f  graph_unit/sq_ball_on2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.612    10.998    graph_unit/sq_ball_on2
    SLICE_X81Y65         LUT5 (Prop_lut5_I3_O)        0.373    11.371 f  graph_unit/rgb_reg[11]_i_8/O
                         net (fo=3, routed)           0.694    12.065    vga_unit/rgb_reg_reg[11]
    SLICE_X81Y62         LUT3 (Prop_lut3_I1_O)        0.118    12.183 f  vga_unit/rgb_reg[7]_i_3/O
                         net (fo=1, routed)           0.439    12.622    vga_unit/rgb_reg[7]_i_3_n_0
    SLICE_X81Y61         LUT6 (Prop_lut6_I5_O)        0.326    12.948 r  vga_unit/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           0.773    13.721    rgb_next[7]
    SLICE_X88Y65         FDCE                                         r  rgb_reg_reg[7]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    14.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.603    16.303    clk
    SLICE_X88Y65         FDCE                                         r  rgb_reg_reg[7]_lopt_replica_2/C
                         clock pessimism              0.327    16.630    
                         clock uncertainty           -0.094    16.535    
    SLICE_X88Y65         FDCE (Setup_fdce_C_D)       -0.028    16.507    rgb_reg_reg[7]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         16.507    
                         arrival time                         -13.721    
  -------------------------------------------------------------------
                         slack                                  2.787    

Slack (MET) :             2.822ns  (required time - arrival time)
  Source:                 graph_unit/x_ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.029ns  (logic 2.254ns (32.069%)  route 4.775ns (67.931%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.306ns = ( 16.306 - 10.000 ) 
    Source Clock Delay      (SCD):    6.657ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.710     6.657    graph_unit/CLK
    SLICE_X77Y64         FDCE                                         r  graph_unit/x_ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y64         FDCE (Prop_fdce_C_Q)         0.456     7.113 r  graph_unit/x_ball_reg_reg[1]/Q
                         net (fo=14, routed)          1.162     8.275    graph_unit/x_ball_reg_reg[9]_0[1]
    SLICE_X79Y66         LUT2 (Prop_lut2_I1_O)        0.152     8.427 r  graph_unit/r_dig0[3]_i_12/O
                         net (fo=2, routed)           0.477     8.904    graph_unit/r_dig0[3]_i_12_n_0
    SLICE_X74Y66         LUT6 (Prop_lut6_I4_O)        0.326     9.230 r  graph_unit/i__carry__0_i_3/O
                         net (fo=2, routed)           0.463     9.693    graph_unit/i__carry__0_i_3_n_0
    SLICE_X74Y66         LUT6 (Prop_lut6_I1_O)        0.124     9.817 r  graph_unit/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.190    10.007    graph_unit/i__carry__0_i_1__0_n_0
    SLICE_X75Y66         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    10.386 f  graph_unit/sq_ball_on2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.612    10.998    graph_unit/sq_ball_on2
    SLICE_X81Y65         LUT5 (Prop_lut5_I3_O)        0.373    11.371 f  graph_unit/rgb_reg[11]_i_8/O
                         net (fo=3, routed)           0.694    12.065    vga_unit/rgb_reg_reg[11]
    SLICE_X81Y62         LUT3 (Prop_lut3_I1_O)        0.118    12.183 f  vga_unit/rgb_reg[7]_i_3/O
                         net (fo=1, routed)           0.439    12.622    vga_unit/rgb_reg[7]_i_3_n_0
    SLICE_X81Y61         LUT6 (Prop_lut6_I5_O)        0.326    12.948 r  vga_unit/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           0.738    13.686    rgb_next[7]
    SLICE_X88Y61         FDCE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    14.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.606    16.306    clk
    SLICE_X88Y61         FDCE                                         r  rgb_reg_reg[7]/C
                         clock pessimism              0.327    16.633    
                         clock uncertainty           -0.094    16.538    
    SLICE_X88Y61         FDCE (Setup_fdce_C_D)       -0.031    16.507    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         16.507    
                         arrival time                         -13.686    
  -------------------------------------------------------------------
                         slack                                  2.822    

Slack (MET) :             2.824ns  (required time - arrival time)
  Source:                 graph_unit/x_ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica_3/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.010ns  (logic 2.058ns (29.358%)  route 4.952ns (70.642%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.303ns = ( 16.303 - 10.000 ) 
    Source Clock Delay      (SCD):    6.657ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.710     6.657    graph_unit/CLK
    SLICE_X77Y64         FDCE                                         r  graph_unit/x_ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y64         FDCE (Prop_fdce_C_Q)         0.456     7.113 r  graph_unit/x_ball_reg_reg[1]/Q
                         net (fo=14, routed)          1.162     8.275    graph_unit/x_ball_reg_reg[9]_0[1]
    SLICE_X79Y66         LUT2 (Prop_lut2_I1_O)        0.152     8.427 r  graph_unit/r_dig0[3]_i_12/O
                         net (fo=2, routed)           0.477     8.904    graph_unit/r_dig0[3]_i_12_n_0
    SLICE_X74Y66         LUT6 (Prop_lut6_I4_O)        0.326     9.230 r  graph_unit/i__carry__0_i_3/O
                         net (fo=2, routed)           0.463     9.693    graph_unit/i__carry__0_i_3_n_0
    SLICE_X74Y66         LUT6 (Prop_lut6_I1_O)        0.124     9.817 r  graph_unit/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.190    10.007    graph_unit/i__carry__0_i_1__0_n_0
    SLICE_X75Y66         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    10.386 f  graph_unit/sq_ball_on2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.612    10.998    graph_unit/sq_ball_on2
    SLICE_X81Y65         LUT5 (Prop_lut5_I3_O)        0.373    11.371 f  graph_unit/rgb_reg[11]_i_8/O
                         net (fo=3, routed)           0.694    12.065    vga_unit/rgb_reg_reg[11]
    SLICE_X81Y62         LUT4 (Prop_lut4_I1_O)        0.124    12.189 f  vga_unit/rgb_reg[11]_i_6/O
                         net (fo=2, routed)           0.414    12.603    vga_unit/rgb_reg[11]_i_6_n_0
    SLICE_X81Y61         LUT6 (Prop_lut6_I4_O)        0.124    12.727 r  vga_unit/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.940    13.667    rgb_next[11]
    SLICE_X88Y65         FDCE                                         r  rgb_reg_reg[11]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    14.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.603    16.303    clk
    SLICE_X88Y65         FDCE                                         r  rgb_reg_reg[11]_lopt_replica_3/C
                         clock pessimism              0.327    16.630    
                         clock uncertainty           -0.094    16.535    
    SLICE_X88Y65         FDCE (Setup_fdce_C_D)       -0.045    16.490    rgb_reg_reg[11]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         16.490    
                         arrival time                         -13.667    
  -------------------------------------------------------------------
                         slack                                  2.824    

Slack (MET) :             2.953ns  (required time - arrival time)
  Source:                 graph_unit/x_ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.859ns  (logic 2.058ns (30.005%)  route 4.801ns (69.995%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.303ns = ( 16.303 - 10.000 ) 
    Source Clock Delay      (SCD):    6.657ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.710     6.657    graph_unit/CLK
    SLICE_X77Y64         FDCE                                         r  graph_unit/x_ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y64         FDCE (Prop_fdce_C_Q)         0.456     7.113 r  graph_unit/x_ball_reg_reg[1]/Q
                         net (fo=14, routed)          1.162     8.275    graph_unit/x_ball_reg_reg[9]_0[1]
    SLICE_X79Y66         LUT2 (Prop_lut2_I1_O)        0.152     8.427 r  graph_unit/r_dig0[3]_i_12/O
                         net (fo=2, routed)           0.477     8.904    graph_unit/r_dig0[3]_i_12_n_0
    SLICE_X74Y66         LUT6 (Prop_lut6_I4_O)        0.326     9.230 r  graph_unit/i__carry__0_i_3/O
                         net (fo=2, routed)           0.463     9.693    graph_unit/i__carry__0_i_3_n_0
    SLICE_X74Y66         LUT6 (Prop_lut6_I1_O)        0.124     9.817 r  graph_unit/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.190    10.007    graph_unit/i__carry__0_i_1__0_n_0
    SLICE_X75Y66         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    10.386 f  graph_unit/sq_ball_on2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.612    10.998    graph_unit/sq_ball_on2
    SLICE_X81Y65         LUT5 (Prop_lut5_I3_O)        0.373    11.371 f  graph_unit/rgb_reg[11]_i_8/O
                         net (fo=3, routed)           0.694    12.065    vga_unit/rgb_reg_reg[11]
    SLICE_X81Y62         LUT4 (Prop_lut4_I1_O)        0.124    12.189 f  vga_unit/rgb_reg[11]_i_6/O
                         net (fo=2, routed)           0.414    12.603    vga_unit/rgb_reg[11]_i_6_n_0
    SLICE_X81Y61         LUT6 (Prop_lut6_I4_O)        0.124    12.727 r  vga_unit/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.789    13.516    rgb_next[11]
    SLICE_X89Y65         FDCE                                         r  rgb_reg_reg[11]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    14.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.603    16.303    clk
    SLICE_X89Y65         FDCE                                         r  rgb_reg_reg[11]_lopt_replica/C
                         clock pessimism              0.327    16.630    
                         clock uncertainty           -0.094    16.535    
    SLICE_X89Y65         FDCE (Setup_fdce_C_D)       -0.067    16.468    rgb_reg_reg[11]_lopt_replica
  -------------------------------------------------------------------
                         required time                         16.468    
                         arrival time                         -13.516    
  -------------------------------------------------------------------
                         slack                                  2.953    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 timer_unit/timer_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_unit/timer_reg_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.189ns (60.880%)  route 0.121ns (39.120%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.596ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.592     2.035    timer_unit/clk_out1
    SLICE_X75Y62         FDPE                                         r  timer_unit/timer_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y62         FDPE (Prop_fdpe_C_Q)         0.141     2.176 r  timer_unit/timer_reg_reg[1]/Q
                         net (fo=6, routed)           0.121     2.298    timer_unit/timer_reg[1]
    SLICE_X74Y62         LUT5 (Prop_lut5_I2_O)        0.048     2.346 r  timer_unit/timer_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.346    timer_unit/timer_next[3]
    SLICE_X74Y62         FDPE                                         r  timer_unit/timer_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.864     2.596    timer_unit/clk_out1
    SLICE_X74Y62         FDPE                                         r  timer_unit/timer_reg_reg[3]/C
                         clock pessimism             -0.547     2.048    
    SLICE_X74Y62         FDPE (Hold_fdpe_C_D)         0.131     2.179    timer_unit/timer_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.179    
                         arrival time                           2.346    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 timer_unit/timer_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_unit/timer_reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.596ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.592     2.035    timer_unit/clk_out1
    SLICE_X75Y62         FDPE                                         r  timer_unit/timer_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y62         FDPE (Prop_fdpe_C_Q)         0.141     2.176 r  timer_unit/timer_reg_reg[1]/Q
                         net (fo=6, routed)           0.121     2.298    timer_unit/timer_reg[1]
    SLICE_X74Y62         LUT4 (Prop_lut4_I1_O)        0.045     2.343 r  timer_unit/timer_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.343    timer_unit/timer_next[2]
    SLICE_X74Y62         FDPE                                         r  timer_unit/timer_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.864     2.596    timer_unit/clk_out1
    SLICE_X74Y62         FDPE                                         r  timer_unit/timer_reg_reg[2]/C
                         clock pessimism             -0.547     2.048    
    SLICE_X74Y62         FDPE (Hold_fdpe_C_D)         0.120     2.168    timer_unit/timer_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.168    
                         arrival time                           2.343    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/r_dig0_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.189ns (56.479%)  route 0.146ns (43.521%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.598ns
    Source Clock Delay      (SCD):    2.036ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.593     2.036    clk
    SLICE_X77Y61         FDCE                                         r  FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y61         FDCE (Prop_fdce_C_Q)         0.141     2.177 r  FSM_sequential_state_reg_reg[0]/Q
                         net (fo=56, routed)          0.146     2.323    counter_unit/state_reg[0]
    SLICE_X76Y61         LUT5 (Prop_lut5_I3_O)        0.048     2.371 r  counter_unit/r_dig0[2]_i_1/O
                         net (fo=1, routed)           0.000     2.371    counter_unit/dig0_next[2]
    SLICE_X76Y61         FDCE                                         r  counter_unit/r_dig0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.866     2.598    counter_unit/CLK
    SLICE_X76Y61         FDCE                                         r  counter_unit/r_dig0_reg[2]/C
                         clock pessimism             -0.548     2.049    
    SLICE_X76Y61         FDCE (Hold_fdce_C_D)         0.131     2.180    counter_unit/r_dig0_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.180    
                         arrival time                           2.371    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/r_dig0_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.085%)  route 0.146ns (43.915%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.598ns
    Source Clock Delay      (SCD):    2.036ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.593     2.036    clk
    SLICE_X77Y61         FDCE                                         r  FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y61         FDCE (Prop_fdce_C_Q)         0.141     2.177 r  FSM_sequential_state_reg_reg[0]/Q
                         net (fo=56, routed)          0.146     2.323    counter_unit/state_reg[0]
    SLICE_X76Y61         LUT3 (Prop_lut3_I1_O)        0.045     2.368 r  counter_unit/r_dig0[0]_i_1/O
                         net (fo=1, routed)           0.000     2.368    counter_unit/r_dig0[0]_i_1_n_0
    SLICE_X76Y61         FDCE                                         r  counter_unit/r_dig0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.866     2.598    counter_unit/CLK
    SLICE_X76Y61         FDCE                                         r  counter_unit/r_dig0_reg[0]/C
                         clock pessimism             -0.548     2.049    
    SLICE_X76Y61         FDCE (Hold_fdce_C_D)         0.120     2.169    counter_unit/r_dig0_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.169    
                         arrival time                           2.368    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 counter_unit/r_dig1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/r_dig1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.853%)  route 0.087ns (26.147%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.598ns
    Source Clock Delay      (SCD):    2.036ns
    Clock Pessimism Removal (CPR):    0.561ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.593     2.036    counter_unit/CLK
    SLICE_X76Y60         FDCE                                         r  counter_unit/r_dig1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y60         FDCE (Prop_fdce_C_Q)         0.148     2.184 r  counter_unit/r_dig1_reg[2]/Q
                         net (fo=4, routed)           0.087     2.271    counter_unit/r_dig1_reg[3]_0[2]
    SLICE_X76Y60         LUT6 (Prop_lut6_I2_O)        0.098     2.369 r  counter_unit/r_dig1[3]_i_2/O
                         net (fo=1, routed)           0.000     2.369    counter_unit/dig1_next[3]
    SLICE_X76Y60         FDCE                                         r  counter_unit/r_dig1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.866     2.598    counter_unit/CLK
    SLICE_X76Y60         FDCE                                         r  counter_unit/r_dig1_reg[3]/C
                         clock pessimism             -0.561     2.036    
    SLICE_X76Y60         FDCE (Hold_fdce_C_D)         0.121     2.157    counter_unit/r_dig1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.157    
                         arrival time                           2.369    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 timer_unit/timer_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_unit/timer_reg_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.226%)  route 0.116ns (35.774%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.596ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.592     2.035    timer_unit/clk_out1
    SLICE_X74Y62         FDPE                                         r  timer_unit/timer_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y62         FDPE (Prop_fdpe_C_Q)         0.164     2.199 r  timer_unit/timer_reg_reg[2]/Q
                         net (fo=5, routed)           0.116     2.316    timer_unit/timer_reg[2]
    SLICE_X75Y62         LUT6 (Prop_lut6_I1_O)        0.045     2.361 r  timer_unit/timer_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.361    timer_unit/timer_next[4]
    SLICE_X75Y62         FDPE                                         r  timer_unit/timer_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.864     2.596    timer_unit/clk_out1
    SLICE_X75Y62         FDPE                                         r  timer_unit/timer_reg_reg[4]/C
                         clock pessimism             -0.547     2.048    
    SLICE_X75Y62         FDPE (Hold_fdpe_C_D)         0.092     2.140    timer_unit/timer_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.140    
                         arrival time                           2.361    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.938%)  route 0.165ns (47.062%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.598ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.592     2.035    clk
    SLICE_X77Y62         FDCE                                         r  ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y62         FDCE (Prop_fdce_C_Q)         0.141     2.176 r  ball_reg_reg[0]/Q
                         net (fo=4, routed)           0.165     2.342    graph_unit/data2[0]
    SLICE_X77Y61         LUT6 (Prop_lut6_I0_O)        0.045     2.387 r  graph_unit/FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.387    graph_unit_n_14
    SLICE_X77Y61         FDCE                                         r  FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.866     2.598    clk
    SLICE_X77Y61         FDCE                                         r  FSM_sequential_state_reg_reg[0]/C
                         clock pessimism             -0.545     2.052    
    SLICE_X77Y61         FDCE (Hold_fdce_C_D)         0.091     2.143    FSM_sequential_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.143    
                         arrival time                           2.387    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/r_dig0_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.681%)  route 0.196ns (51.319%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.598ns
    Source Clock Delay      (SCD):    2.036ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.593     2.036    clk
    SLICE_X77Y61         FDCE                                         r  FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y61         FDCE (Prop_fdce_C_Q)         0.141     2.177 r  FSM_sequential_state_reg_reg[0]/Q
                         net (fo=56, routed)          0.196     2.373    counter_unit/state_reg[0]
    SLICE_X76Y61         LUT6 (Prop_lut6_I1_O)        0.045     2.418 r  counter_unit/r_dig0[3]_i_2/O
                         net (fo=1, routed)           0.000     2.418    counter_unit/dig0_next[3]
    SLICE_X76Y61         FDCE                                         r  counter_unit/r_dig0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.866     2.598    counter_unit/CLK
    SLICE_X76Y61         FDCE                                         r  counter_unit/r_dig0_reg[3]/C
                         clock pessimism             -0.548     2.049    
    SLICE_X76Y61         FDCE (Hold_fdce_C_D)         0.121     2.170    counter_unit/r_dig0_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.170    
                         arrival time                           2.418    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 vga_unit/r_25MHz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/r_25MHz_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.183ns (49.904%)  route 0.184ns (50.096%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.598ns
    Source Clock Delay      (SCD):    2.039ns
    Clock Pessimism Removal (CPR):    0.558ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.596     2.039    vga_unit/clk_out1
    SLICE_X82Y69         FDCE                                         r  vga_unit/r_25MHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y69         FDCE (Prop_fdce_C_Q)         0.141     2.180 r  vga_unit/r_25MHz_reg[0]/Q
                         net (fo=3, routed)           0.184     2.364    vga_unit/r_25MHz[0]
    SLICE_X82Y69         LUT2 (Prop_lut2_I0_O)        0.042     2.406 r  vga_unit/r_25MHz[1]_i_1/O
                         net (fo=1, routed)           0.000     2.406    vga_unit/r_25MHz[1]_i_1_n_0
    SLICE_X82Y69         FDCE                                         r  vga_unit/r_25MHz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.866     2.598    vga_unit/clk_out1
    SLICE_X82Y69         FDCE                                         r  vga_unit/r_25MHz_reg[1]/C
                         clock pessimism             -0.558     2.039    
    SLICE_X82Y69         FDCE (Hold_fdce_C_D)         0.107     2.146    vga_unit/r_25MHz_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.146    
                         arrival time                           2.406    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 graph_unit/y_delta_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graph_unit/y_ball_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.250ns (58.045%)  route 0.181ns (41.955%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.597ns
    Source Clock Delay      (SCD):    2.039ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.596     2.039    graph_unit/CLK
    SLICE_X81Y65         FDCE                                         r  graph_unit/y_delta_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y65         FDCE (Prop_fdce_C_Q)         0.141     2.180 r  graph_unit/y_delta_reg_reg[8]/Q
                         net (fo=16, routed)          0.181     2.361    graph_unit/y_delta_reg[8]
    SLICE_X78Y64         LUT4 (Prop_lut4_I0_O)        0.045     2.406 r  graph_unit/y_ball_next_carry_i_5/O
                         net (fo=1, routed)           0.000     2.406    graph_unit/y_ball_next_carry_i_5_n_0
    SLICE_X78Y64         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.470 r  graph_unit/y_ball_next_carry/O[3]
                         net (fo=1, routed)           0.000     2.470    graph_unit/y_ball_next_carry_n_4
    SLICE_X78Y64         FDCE                                         r  graph_unit/y_ball_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.865     2.597    graph_unit/CLK
    SLICE_X78Y64         FDCE                                         r  graph_unit/y_ball_reg_reg[4]/C
                         clock pessimism             -0.522     2.074    
    SLICE_X78Y64         FDCE (Hold_fdce_C_D)         0.134     2.208    graph_unit/y_ball_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.208    
                         arrival time                           2.470    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { instance_name/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y24    text_unit/ascii_unit/addr_reg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   instance_name/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  instance_name/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X77Y61    FSM_sequential_state_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X76Y63    FSM_sequential_state_reg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X77Y62    ball_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X77Y61    ball_reg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X88Y63    rgb_reg_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X89Y65    rgb_reg_reg[11]_lopt_replica/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X88Y65    rgb_reg_reg[11]_lopt_replica_2/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  instance_name/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X77Y61    FSM_sequential_state_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X77Y61    FSM_sequential_state_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X76Y63    FSM_sequential_state_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X76Y63    FSM_sequential_state_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X77Y62    ball_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X77Y62    ball_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X77Y61    ball_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X77Y61    ball_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X88Y63    rgb_reg_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X88Y63    rgb_reg_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X77Y61    FSM_sequential_state_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X77Y61    FSM_sequential_state_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X76Y63    FSM_sequential_state_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X76Y63    FSM_sequential_state_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X77Y62    ball_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X77Y62    ball_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X77Y61    ball_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X77Y61    ball_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X88Y63    rgb_reg_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X88Y63    rgb_reg_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { instance_name/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  instance_name/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  instance_name/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X0Y0  instance_name/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y0  instance_name/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  instance_name/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        20.000      32.633     PLLE2_ADV_X0Y0  instance_name/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y0  instance_name/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y0  instance_name/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y0  instance_name/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y0  instance_name/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.317ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.317ns  (required time - arrival time)
  Source:                 graph_unit/x_ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.530ns  (logic 2.058ns (27.332%)  route 5.472ns (72.668%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.294ns = ( 16.294 - 10.000 ) 
    Source Clock Delay      (SCD):    6.657ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.710     6.657    graph_unit/CLK
    SLICE_X77Y64         FDCE                                         r  graph_unit/x_ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y64         FDCE (Prop_fdce_C_Q)         0.456     7.113 r  graph_unit/x_ball_reg_reg[1]/Q
                         net (fo=14, routed)          1.162     8.275    graph_unit/x_ball_reg_reg[9]_0[1]
    SLICE_X79Y66         LUT2 (Prop_lut2_I1_O)        0.152     8.427 r  graph_unit/r_dig0[3]_i_12/O
                         net (fo=2, routed)           0.477     8.904    graph_unit/r_dig0[3]_i_12_n_0
    SLICE_X74Y66         LUT6 (Prop_lut6_I4_O)        0.326     9.230 r  graph_unit/i__carry__0_i_3/O
                         net (fo=2, routed)           0.463     9.693    graph_unit/i__carry__0_i_3_n_0
    SLICE_X74Y66         LUT6 (Prop_lut6_I1_O)        0.124     9.817 r  graph_unit/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.190    10.007    graph_unit/i__carry__0_i_1__0_n_0
    SLICE_X75Y66         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    10.386 f  graph_unit/sq_ball_on2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.612    10.998    graph_unit/sq_ball_on2
    SLICE_X81Y65         LUT5 (Prop_lut5_I3_O)        0.373    11.371 f  graph_unit/rgb_reg[11]_i_8/O
                         net (fo=3, routed)           0.792    12.163    vga_unit/rgb_reg_reg[11]
    SLICE_X81Y62         LUT3 (Prop_lut3_I0_O)        0.124    12.287 f  vga_unit/rgb_reg[11]_i_2/O
                         net (fo=2, routed)           0.580    12.867    vga_unit/rgb_reg[11]_i_2_n_0
    SLICE_X81Y61         LUT6 (Prop_lut6_I0_O)        0.124    12.991 r  vga_unit/rgb_reg[3]_i_1/O
                         net (fo=4, routed)           1.195    14.186    rgb_next[3]
    SLICE_X88Y73         FDCE                                         r  rgb_reg_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    14.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.594    16.294    clk
    SLICE_X88Y73         FDCE                                         r  rgb_reg_reg[3]_lopt_replica_2/C
                         clock pessimism              0.327    16.621    
                         clock uncertainty           -0.090    16.531    
    SLICE_X88Y73         FDCE (Setup_fdce_C_D)       -0.028    16.503    rgb_reg_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         16.503    
                         arrival time                         -14.186    
  -------------------------------------------------------------------
                         slack                                  2.317    

Slack (MET) :             2.489ns  (required time - arrival time)
  Source:                 graph_unit/x_ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.340ns  (logic 2.058ns (28.037%)  route 5.282ns (71.963%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.294ns = ( 16.294 - 10.000 ) 
    Source Clock Delay      (SCD):    6.657ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.710     6.657    graph_unit/CLK
    SLICE_X77Y64         FDCE                                         r  graph_unit/x_ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y64         FDCE (Prop_fdce_C_Q)         0.456     7.113 r  graph_unit/x_ball_reg_reg[1]/Q
                         net (fo=14, routed)          1.162     8.275    graph_unit/x_ball_reg_reg[9]_0[1]
    SLICE_X79Y66         LUT2 (Prop_lut2_I1_O)        0.152     8.427 r  graph_unit/r_dig0[3]_i_12/O
                         net (fo=2, routed)           0.477     8.904    graph_unit/r_dig0[3]_i_12_n_0
    SLICE_X74Y66         LUT6 (Prop_lut6_I4_O)        0.326     9.230 r  graph_unit/i__carry__0_i_3/O
                         net (fo=2, routed)           0.463     9.693    graph_unit/i__carry__0_i_3_n_0
    SLICE_X74Y66         LUT6 (Prop_lut6_I1_O)        0.124     9.817 r  graph_unit/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.190    10.007    graph_unit/i__carry__0_i_1__0_n_0
    SLICE_X75Y66         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    10.386 f  graph_unit/sq_ball_on2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.612    10.998    graph_unit/sq_ball_on2
    SLICE_X81Y65         LUT5 (Prop_lut5_I3_O)        0.373    11.371 f  graph_unit/rgb_reg[11]_i_8/O
                         net (fo=3, routed)           0.792    12.163    vga_unit/rgb_reg_reg[11]
    SLICE_X81Y62         LUT3 (Prop_lut3_I0_O)        0.124    12.287 f  vga_unit/rgb_reg[11]_i_2/O
                         net (fo=2, routed)           0.580    12.867    vga_unit/rgb_reg[11]_i_2_n_0
    SLICE_X81Y61         LUT6 (Prop_lut6_I0_O)        0.124    12.991 r  vga_unit/rgb_reg[3]_i_1/O
                         net (fo=4, routed)           1.006    13.997    rgb_next[3]
    SLICE_X88Y73         FDCE                                         r  rgb_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    14.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.594    16.294    clk
    SLICE_X88Y73         FDCE                                         r  rgb_reg_reg[3]_lopt_replica/C
                         clock pessimism              0.327    16.621    
                         clock uncertainty           -0.090    16.531    
    SLICE_X88Y73         FDCE (Setup_fdce_C_D)       -0.045    16.486    rgb_reg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         16.486    
                         arrival time                         -13.997    
  -------------------------------------------------------------------
                         slack                                  2.489    

Slack (MET) :             2.503ns  (required time - arrival time)
  Source:                 graph_unit/x_ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.340ns  (logic 2.058ns (28.037%)  route 5.282ns (71.963%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.294ns = ( 16.294 - 10.000 ) 
    Source Clock Delay      (SCD):    6.657ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.710     6.657    graph_unit/CLK
    SLICE_X77Y64         FDCE                                         r  graph_unit/x_ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y64         FDCE (Prop_fdce_C_Q)         0.456     7.113 r  graph_unit/x_ball_reg_reg[1]/Q
                         net (fo=14, routed)          1.162     8.275    graph_unit/x_ball_reg_reg[9]_0[1]
    SLICE_X79Y66         LUT2 (Prop_lut2_I1_O)        0.152     8.427 r  graph_unit/r_dig0[3]_i_12/O
                         net (fo=2, routed)           0.477     8.904    graph_unit/r_dig0[3]_i_12_n_0
    SLICE_X74Y66         LUT6 (Prop_lut6_I4_O)        0.326     9.230 r  graph_unit/i__carry__0_i_3/O
                         net (fo=2, routed)           0.463     9.693    graph_unit/i__carry__0_i_3_n_0
    SLICE_X74Y66         LUT6 (Prop_lut6_I1_O)        0.124     9.817 r  graph_unit/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.190    10.007    graph_unit/i__carry__0_i_1__0_n_0
    SLICE_X75Y66         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    10.386 f  graph_unit/sq_ball_on2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.612    10.998    graph_unit/sq_ball_on2
    SLICE_X81Y65         LUT5 (Prop_lut5_I3_O)        0.373    11.371 f  graph_unit/rgb_reg[11]_i_8/O
                         net (fo=3, routed)           0.792    12.163    vga_unit/rgb_reg_reg[11]
    SLICE_X81Y62         LUT3 (Prop_lut3_I0_O)        0.124    12.287 f  vga_unit/rgb_reg[11]_i_2/O
                         net (fo=2, routed)           0.580    12.867    vga_unit/rgb_reg[11]_i_2_n_0
    SLICE_X81Y61         LUT6 (Prop_lut6_I0_O)        0.124    12.991 r  vga_unit/rgb_reg[3]_i_1/O
                         net (fo=4, routed)           1.006    13.997    rgb_next[3]
    SLICE_X88Y73         FDCE                                         r  rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    14.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.594    16.294    clk
    SLICE_X88Y73         FDCE                                         r  rgb_reg_reg[3]/C
                         clock pessimism              0.327    16.621    
                         clock uncertainty           -0.090    16.531    
    SLICE_X88Y73         FDCE (Setup_fdce_C_D)       -0.031    16.500    rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         16.500    
                         arrival time                         -13.997    
  -------------------------------------------------------------------
                         slack                                  2.503    

Slack (MET) :             2.517ns  (required time - arrival time)
  Source:                 graph_unit/x_ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.329ns  (logic 2.058ns (28.078%)  route 5.271ns (71.922%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.294ns = ( 16.294 - 10.000 ) 
    Source Clock Delay      (SCD):    6.657ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.710     6.657    graph_unit/CLK
    SLICE_X77Y64         FDCE                                         r  graph_unit/x_ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y64         FDCE (Prop_fdce_C_Q)         0.456     7.113 r  graph_unit/x_ball_reg_reg[1]/Q
                         net (fo=14, routed)          1.162     8.275    graph_unit/x_ball_reg_reg[9]_0[1]
    SLICE_X79Y66         LUT2 (Prop_lut2_I1_O)        0.152     8.427 r  graph_unit/r_dig0[3]_i_12/O
                         net (fo=2, routed)           0.477     8.904    graph_unit/r_dig0[3]_i_12_n_0
    SLICE_X74Y66         LUT6 (Prop_lut6_I4_O)        0.326     9.230 r  graph_unit/i__carry__0_i_3/O
                         net (fo=2, routed)           0.463     9.693    graph_unit/i__carry__0_i_3_n_0
    SLICE_X74Y66         LUT6 (Prop_lut6_I1_O)        0.124     9.817 r  graph_unit/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.190    10.007    graph_unit/i__carry__0_i_1__0_n_0
    SLICE_X75Y66         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    10.386 f  graph_unit/sq_ball_on2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.612    10.998    graph_unit/sq_ball_on2
    SLICE_X81Y65         LUT5 (Prop_lut5_I3_O)        0.373    11.371 f  graph_unit/rgb_reg[11]_i_8/O
                         net (fo=3, routed)           0.792    12.163    vga_unit/rgb_reg_reg[11]
    SLICE_X81Y62         LUT3 (Prop_lut3_I0_O)        0.124    12.287 f  vga_unit/rgb_reg[11]_i_2/O
                         net (fo=2, routed)           0.580    12.867    vga_unit/rgb_reg[11]_i_2_n_0
    SLICE_X81Y61         LUT6 (Prop_lut6_I0_O)        0.124    12.991 r  vga_unit/rgb_reg[3]_i_1/O
                         net (fo=4, routed)           0.995    13.986    rgb_next[3]
    SLICE_X88Y73         FDCE                                         r  rgb_reg_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    14.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.594    16.294    clk
    SLICE_X88Y73         FDCE                                         r  rgb_reg_reg[3]_lopt_replica_3/C
                         clock pessimism              0.327    16.621    
                         clock uncertainty           -0.090    16.531    
    SLICE_X88Y73         FDCE (Setup_fdce_C_D)       -0.028    16.503    rgb_reg_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         16.503    
                         arrival time                         -13.986    
  -------------------------------------------------------------------
                         slack                                  2.517    

Slack (MET) :             2.602ns  (required time - arrival time)
  Source:                 graph_unit/x_ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]_lopt_replica_3/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.253ns  (logic 2.254ns (31.076%)  route 4.999ns (68.924%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.303ns = ( 16.303 - 10.000 ) 
    Source Clock Delay      (SCD):    6.657ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.710     6.657    graph_unit/CLK
    SLICE_X77Y64         FDCE                                         r  graph_unit/x_ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y64         FDCE (Prop_fdce_C_Q)         0.456     7.113 r  graph_unit/x_ball_reg_reg[1]/Q
                         net (fo=14, routed)          1.162     8.275    graph_unit/x_ball_reg_reg[9]_0[1]
    SLICE_X79Y66         LUT2 (Prop_lut2_I1_O)        0.152     8.427 r  graph_unit/r_dig0[3]_i_12/O
                         net (fo=2, routed)           0.477     8.904    graph_unit/r_dig0[3]_i_12_n_0
    SLICE_X74Y66         LUT6 (Prop_lut6_I4_O)        0.326     9.230 r  graph_unit/i__carry__0_i_3/O
                         net (fo=2, routed)           0.463     9.693    graph_unit/i__carry__0_i_3_n_0
    SLICE_X74Y66         LUT6 (Prop_lut6_I1_O)        0.124     9.817 r  graph_unit/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.190    10.007    graph_unit/i__carry__0_i_1__0_n_0
    SLICE_X75Y66         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    10.386 f  graph_unit/sq_ball_on2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.612    10.998    graph_unit/sq_ball_on2
    SLICE_X81Y65         LUT5 (Prop_lut5_I3_O)        0.373    11.371 f  graph_unit/rgb_reg[11]_i_8/O
                         net (fo=3, routed)           0.694    12.065    vga_unit/rgb_reg_reg[11]
    SLICE_X81Y62         LUT3 (Prop_lut3_I1_O)        0.118    12.183 f  vga_unit/rgb_reg[7]_i_3/O
                         net (fo=1, routed)           0.439    12.622    vga_unit/rgb_reg[7]_i_3_n_0
    SLICE_X81Y61         LUT6 (Prop_lut6_I5_O)        0.326    12.948 r  vga_unit/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           0.962    13.910    rgb_next[7]
    SLICE_X88Y65         FDCE                                         r  rgb_reg_reg[7]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    14.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.603    16.303    clk
    SLICE_X88Y65         FDCE                                         r  rgb_reg_reg[7]_lopt_replica_3/C
                         clock pessimism              0.327    16.630    
                         clock uncertainty           -0.090    16.540    
    SLICE_X88Y65         FDCE (Setup_fdce_C_D)       -0.028    16.512    rgb_reg_reg[7]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         16.512    
                         arrival time                         -13.910    
  -------------------------------------------------------------------
                         slack                                  2.602    

Slack (MET) :             2.623ns  (required time - arrival time)
  Source:                 graph_unit/x_ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.218ns  (logic 2.254ns (31.228%)  route 4.964ns (68.772%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.306ns = ( 16.306 - 10.000 ) 
    Source Clock Delay      (SCD):    6.657ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.710     6.657    graph_unit/CLK
    SLICE_X77Y64         FDCE                                         r  graph_unit/x_ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y64         FDCE (Prop_fdce_C_Q)         0.456     7.113 r  graph_unit/x_ball_reg_reg[1]/Q
                         net (fo=14, routed)          1.162     8.275    graph_unit/x_ball_reg_reg[9]_0[1]
    SLICE_X79Y66         LUT2 (Prop_lut2_I1_O)        0.152     8.427 r  graph_unit/r_dig0[3]_i_12/O
                         net (fo=2, routed)           0.477     8.904    graph_unit/r_dig0[3]_i_12_n_0
    SLICE_X74Y66         LUT6 (Prop_lut6_I4_O)        0.326     9.230 r  graph_unit/i__carry__0_i_3/O
                         net (fo=2, routed)           0.463     9.693    graph_unit/i__carry__0_i_3_n_0
    SLICE_X74Y66         LUT6 (Prop_lut6_I1_O)        0.124     9.817 r  graph_unit/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.190    10.007    graph_unit/i__carry__0_i_1__0_n_0
    SLICE_X75Y66         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    10.386 f  graph_unit/sq_ball_on2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.612    10.998    graph_unit/sq_ball_on2
    SLICE_X81Y65         LUT5 (Prop_lut5_I3_O)        0.373    11.371 f  graph_unit/rgb_reg[11]_i_8/O
                         net (fo=3, routed)           0.694    12.065    vga_unit/rgb_reg_reg[11]
    SLICE_X81Y62         LUT3 (Prop_lut3_I1_O)        0.118    12.183 f  vga_unit/rgb_reg[7]_i_3/O
                         net (fo=1, routed)           0.439    12.622    vga_unit/rgb_reg[7]_i_3_n_0
    SLICE_X81Y61         LUT6 (Prop_lut6_I5_O)        0.326    12.948 r  vga_unit/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           0.927    13.875    rgb_next[7]
    SLICE_X88Y61         FDCE                                         r  rgb_reg_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    14.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.606    16.306    clk
    SLICE_X88Y61         FDCE                                         r  rgb_reg_reg[7]_lopt_replica/C
                         clock pessimism              0.327    16.633    
                         clock uncertainty           -0.090    16.543    
    SLICE_X88Y61         FDCE (Setup_fdce_C_D)       -0.045    16.498    rgb_reg_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         16.498    
                         arrival time                         -13.875    
  -------------------------------------------------------------------
                         slack                                  2.623    

Slack (MET) :             2.791ns  (required time - arrival time)
  Source:                 graph_unit/x_ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.064ns  (logic 2.254ns (31.909%)  route 4.810ns (68.091%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.303ns = ( 16.303 - 10.000 ) 
    Source Clock Delay      (SCD):    6.657ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.710     6.657    graph_unit/CLK
    SLICE_X77Y64         FDCE                                         r  graph_unit/x_ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y64         FDCE (Prop_fdce_C_Q)         0.456     7.113 r  graph_unit/x_ball_reg_reg[1]/Q
                         net (fo=14, routed)          1.162     8.275    graph_unit/x_ball_reg_reg[9]_0[1]
    SLICE_X79Y66         LUT2 (Prop_lut2_I1_O)        0.152     8.427 r  graph_unit/r_dig0[3]_i_12/O
                         net (fo=2, routed)           0.477     8.904    graph_unit/r_dig0[3]_i_12_n_0
    SLICE_X74Y66         LUT6 (Prop_lut6_I4_O)        0.326     9.230 r  graph_unit/i__carry__0_i_3/O
                         net (fo=2, routed)           0.463     9.693    graph_unit/i__carry__0_i_3_n_0
    SLICE_X74Y66         LUT6 (Prop_lut6_I1_O)        0.124     9.817 r  graph_unit/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.190    10.007    graph_unit/i__carry__0_i_1__0_n_0
    SLICE_X75Y66         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    10.386 f  graph_unit/sq_ball_on2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.612    10.998    graph_unit/sq_ball_on2
    SLICE_X81Y65         LUT5 (Prop_lut5_I3_O)        0.373    11.371 f  graph_unit/rgb_reg[11]_i_8/O
                         net (fo=3, routed)           0.694    12.065    vga_unit/rgb_reg_reg[11]
    SLICE_X81Y62         LUT3 (Prop_lut3_I1_O)        0.118    12.183 f  vga_unit/rgb_reg[7]_i_3/O
                         net (fo=1, routed)           0.439    12.622    vga_unit/rgb_reg[7]_i_3_n_0
    SLICE_X81Y61         LUT6 (Prop_lut6_I5_O)        0.326    12.948 r  vga_unit/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           0.773    13.721    rgb_next[7]
    SLICE_X88Y65         FDCE                                         r  rgb_reg_reg[7]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    14.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.603    16.303    clk
    SLICE_X88Y65         FDCE                                         r  rgb_reg_reg[7]_lopt_replica_2/C
                         clock pessimism              0.327    16.630    
                         clock uncertainty           -0.090    16.540    
    SLICE_X88Y65         FDCE (Setup_fdce_C_D)       -0.028    16.512    rgb_reg_reg[7]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         16.512    
                         arrival time                         -13.721    
  -------------------------------------------------------------------
                         slack                                  2.791    

Slack (MET) :             2.827ns  (required time - arrival time)
  Source:                 graph_unit/x_ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.029ns  (logic 2.254ns (32.069%)  route 4.775ns (67.931%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.306ns = ( 16.306 - 10.000 ) 
    Source Clock Delay      (SCD):    6.657ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.710     6.657    graph_unit/CLK
    SLICE_X77Y64         FDCE                                         r  graph_unit/x_ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y64         FDCE (Prop_fdce_C_Q)         0.456     7.113 r  graph_unit/x_ball_reg_reg[1]/Q
                         net (fo=14, routed)          1.162     8.275    graph_unit/x_ball_reg_reg[9]_0[1]
    SLICE_X79Y66         LUT2 (Prop_lut2_I1_O)        0.152     8.427 r  graph_unit/r_dig0[3]_i_12/O
                         net (fo=2, routed)           0.477     8.904    graph_unit/r_dig0[3]_i_12_n_0
    SLICE_X74Y66         LUT6 (Prop_lut6_I4_O)        0.326     9.230 r  graph_unit/i__carry__0_i_3/O
                         net (fo=2, routed)           0.463     9.693    graph_unit/i__carry__0_i_3_n_0
    SLICE_X74Y66         LUT6 (Prop_lut6_I1_O)        0.124     9.817 r  graph_unit/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.190    10.007    graph_unit/i__carry__0_i_1__0_n_0
    SLICE_X75Y66         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    10.386 f  graph_unit/sq_ball_on2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.612    10.998    graph_unit/sq_ball_on2
    SLICE_X81Y65         LUT5 (Prop_lut5_I3_O)        0.373    11.371 f  graph_unit/rgb_reg[11]_i_8/O
                         net (fo=3, routed)           0.694    12.065    vga_unit/rgb_reg_reg[11]
    SLICE_X81Y62         LUT3 (Prop_lut3_I1_O)        0.118    12.183 f  vga_unit/rgb_reg[7]_i_3/O
                         net (fo=1, routed)           0.439    12.622    vga_unit/rgb_reg[7]_i_3_n_0
    SLICE_X81Y61         LUT6 (Prop_lut6_I5_O)        0.326    12.948 r  vga_unit/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           0.738    13.686    rgb_next[7]
    SLICE_X88Y61         FDCE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    14.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.606    16.306    clk
    SLICE_X88Y61         FDCE                                         r  rgb_reg_reg[7]/C
                         clock pessimism              0.327    16.633    
                         clock uncertainty           -0.090    16.543    
    SLICE_X88Y61         FDCE (Setup_fdce_C_D)       -0.031    16.512    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         16.512    
                         arrival time                         -13.686    
  -------------------------------------------------------------------
                         slack                                  2.827    

Slack (MET) :             2.828ns  (required time - arrival time)
  Source:                 graph_unit/x_ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica_3/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.010ns  (logic 2.058ns (29.358%)  route 4.952ns (70.642%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.303ns = ( 16.303 - 10.000 ) 
    Source Clock Delay      (SCD):    6.657ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.710     6.657    graph_unit/CLK
    SLICE_X77Y64         FDCE                                         r  graph_unit/x_ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y64         FDCE (Prop_fdce_C_Q)         0.456     7.113 r  graph_unit/x_ball_reg_reg[1]/Q
                         net (fo=14, routed)          1.162     8.275    graph_unit/x_ball_reg_reg[9]_0[1]
    SLICE_X79Y66         LUT2 (Prop_lut2_I1_O)        0.152     8.427 r  graph_unit/r_dig0[3]_i_12/O
                         net (fo=2, routed)           0.477     8.904    graph_unit/r_dig0[3]_i_12_n_0
    SLICE_X74Y66         LUT6 (Prop_lut6_I4_O)        0.326     9.230 r  graph_unit/i__carry__0_i_3/O
                         net (fo=2, routed)           0.463     9.693    graph_unit/i__carry__0_i_3_n_0
    SLICE_X74Y66         LUT6 (Prop_lut6_I1_O)        0.124     9.817 r  graph_unit/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.190    10.007    graph_unit/i__carry__0_i_1__0_n_0
    SLICE_X75Y66         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    10.386 f  graph_unit/sq_ball_on2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.612    10.998    graph_unit/sq_ball_on2
    SLICE_X81Y65         LUT5 (Prop_lut5_I3_O)        0.373    11.371 f  graph_unit/rgb_reg[11]_i_8/O
                         net (fo=3, routed)           0.694    12.065    vga_unit/rgb_reg_reg[11]
    SLICE_X81Y62         LUT4 (Prop_lut4_I1_O)        0.124    12.189 f  vga_unit/rgb_reg[11]_i_6/O
                         net (fo=2, routed)           0.414    12.603    vga_unit/rgb_reg[11]_i_6_n_0
    SLICE_X81Y61         LUT6 (Prop_lut6_I4_O)        0.124    12.727 r  vga_unit/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.940    13.667    rgb_next[11]
    SLICE_X88Y65         FDCE                                         r  rgb_reg_reg[11]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    14.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.603    16.303    clk
    SLICE_X88Y65         FDCE                                         r  rgb_reg_reg[11]_lopt_replica_3/C
                         clock pessimism              0.327    16.630    
                         clock uncertainty           -0.090    16.540    
    SLICE_X88Y65         FDCE (Setup_fdce_C_D)       -0.045    16.495    rgb_reg_reg[11]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         16.495    
                         arrival time                         -13.667    
  -------------------------------------------------------------------
                         slack                                  2.828    

Slack (MET) :             2.957ns  (required time - arrival time)
  Source:                 graph_unit/x_ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.859ns  (logic 2.058ns (30.005%)  route 4.801ns (69.995%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.303ns = ( 16.303 - 10.000 ) 
    Source Clock Delay      (SCD):    6.657ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.710     6.657    graph_unit/CLK
    SLICE_X77Y64         FDCE                                         r  graph_unit/x_ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y64         FDCE (Prop_fdce_C_Q)         0.456     7.113 r  graph_unit/x_ball_reg_reg[1]/Q
                         net (fo=14, routed)          1.162     8.275    graph_unit/x_ball_reg_reg[9]_0[1]
    SLICE_X79Y66         LUT2 (Prop_lut2_I1_O)        0.152     8.427 r  graph_unit/r_dig0[3]_i_12/O
                         net (fo=2, routed)           0.477     8.904    graph_unit/r_dig0[3]_i_12_n_0
    SLICE_X74Y66         LUT6 (Prop_lut6_I4_O)        0.326     9.230 r  graph_unit/i__carry__0_i_3/O
                         net (fo=2, routed)           0.463     9.693    graph_unit/i__carry__0_i_3_n_0
    SLICE_X74Y66         LUT6 (Prop_lut6_I1_O)        0.124     9.817 r  graph_unit/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.190    10.007    graph_unit/i__carry__0_i_1__0_n_0
    SLICE_X75Y66         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    10.386 f  graph_unit/sq_ball_on2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.612    10.998    graph_unit/sq_ball_on2
    SLICE_X81Y65         LUT5 (Prop_lut5_I3_O)        0.373    11.371 f  graph_unit/rgb_reg[11]_i_8/O
                         net (fo=3, routed)           0.694    12.065    vga_unit/rgb_reg_reg[11]
    SLICE_X81Y62         LUT4 (Prop_lut4_I1_O)        0.124    12.189 f  vga_unit/rgb_reg[11]_i_6/O
                         net (fo=2, routed)           0.414    12.603    vga_unit/rgb_reg[11]_i_6_n_0
    SLICE_X81Y61         LUT6 (Prop_lut6_I4_O)        0.124    12.727 r  vga_unit/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.789    13.516    rgb_next[11]
    SLICE_X89Y65         FDCE                                         r  rgb_reg_reg[11]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    14.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.603    16.303    clk
    SLICE_X89Y65         FDCE                                         r  rgb_reg_reg[11]_lopt_replica/C
                         clock pessimism              0.327    16.630    
                         clock uncertainty           -0.090    16.540    
    SLICE_X89Y65         FDCE (Setup_fdce_C_D)       -0.067    16.473    rgb_reg_reg[11]_lopt_replica
  -------------------------------------------------------------------
                         required time                         16.473    
                         arrival time                         -13.516    
  -------------------------------------------------------------------
                         slack                                  2.957    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 timer_unit/timer_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_unit/timer_reg_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.189ns (60.880%)  route 0.121ns (39.120%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.596ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.592     2.035    timer_unit/clk_out1
    SLICE_X75Y62         FDPE                                         r  timer_unit/timer_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y62         FDPE (Prop_fdpe_C_Q)         0.141     2.176 r  timer_unit/timer_reg_reg[1]/Q
                         net (fo=6, routed)           0.121     2.298    timer_unit/timer_reg[1]
    SLICE_X74Y62         LUT5 (Prop_lut5_I2_O)        0.048     2.346 r  timer_unit/timer_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.346    timer_unit/timer_next[3]
    SLICE_X74Y62         FDPE                                         r  timer_unit/timer_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.864     2.596    timer_unit/clk_out1
    SLICE_X74Y62         FDPE                                         r  timer_unit/timer_reg_reg[3]/C
                         clock pessimism             -0.547     2.048    
    SLICE_X74Y62         FDPE (Hold_fdpe_C_D)         0.131     2.179    timer_unit/timer_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.179    
                         arrival time                           2.346    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 timer_unit/timer_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_unit/timer_reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.596ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.592     2.035    timer_unit/clk_out1
    SLICE_X75Y62         FDPE                                         r  timer_unit/timer_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y62         FDPE (Prop_fdpe_C_Q)         0.141     2.176 r  timer_unit/timer_reg_reg[1]/Q
                         net (fo=6, routed)           0.121     2.298    timer_unit/timer_reg[1]
    SLICE_X74Y62         LUT4 (Prop_lut4_I1_O)        0.045     2.343 r  timer_unit/timer_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.343    timer_unit/timer_next[2]
    SLICE_X74Y62         FDPE                                         r  timer_unit/timer_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.864     2.596    timer_unit/clk_out1
    SLICE_X74Y62         FDPE                                         r  timer_unit/timer_reg_reg[2]/C
                         clock pessimism             -0.547     2.048    
    SLICE_X74Y62         FDPE (Hold_fdpe_C_D)         0.120     2.168    timer_unit/timer_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.168    
                         arrival time                           2.343    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/r_dig0_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.189ns (56.479%)  route 0.146ns (43.521%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.598ns
    Source Clock Delay      (SCD):    2.036ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.593     2.036    clk
    SLICE_X77Y61         FDCE                                         r  FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y61         FDCE (Prop_fdce_C_Q)         0.141     2.177 r  FSM_sequential_state_reg_reg[0]/Q
                         net (fo=56, routed)          0.146     2.323    counter_unit/state_reg[0]
    SLICE_X76Y61         LUT5 (Prop_lut5_I3_O)        0.048     2.371 r  counter_unit/r_dig0[2]_i_1/O
                         net (fo=1, routed)           0.000     2.371    counter_unit/dig0_next[2]
    SLICE_X76Y61         FDCE                                         r  counter_unit/r_dig0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.866     2.598    counter_unit/CLK
    SLICE_X76Y61         FDCE                                         r  counter_unit/r_dig0_reg[2]/C
                         clock pessimism             -0.548     2.049    
    SLICE_X76Y61         FDCE (Hold_fdce_C_D)         0.131     2.180    counter_unit/r_dig0_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.180    
                         arrival time                           2.371    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/r_dig0_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.085%)  route 0.146ns (43.915%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.598ns
    Source Clock Delay      (SCD):    2.036ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.593     2.036    clk
    SLICE_X77Y61         FDCE                                         r  FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y61         FDCE (Prop_fdce_C_Q)         0.141     2.177 r  FSM_sequential_state_reg_reg[0]/Q
                         net (fo=56, routed)          0.146     2.323    counter_unit/state_reg[0]
    SLICE_X76Y61         LUT3 (Prop_lut3_I1_O)        0.045     2.368 r  counter_unit/r_dig0[0]_i_1/O
                         net (fo=1, routed)           0.000     2.368    counter_unit/r_dig0[0]_i_1_n_0
    SLICE_X76Y61         FDCE                                         r  counter_unit/r_dig0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.866     2.598    counter_unit/CLK
    SLICE_X76Y61         FDCE                                         r  counter_unit/r_dig0_reg[0]/C
                         clock pessimism             -0.548     2.049    
    SLICE_X76Y61         FDCE (Hold_fdce_C_D)         0.120     2.169    counter_unit/r_dig0_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.169    
                         arrival time                           2.368    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 counter_unit/r_dig1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/r_dig1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.853%)  route 0.087ns (26.147%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.598ns
    Source Clock Delay      (SCD):    2.036ns
    Clock Pessimism Removal (CPR):    0.561ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.593     2.036    counter_unit/CLK
    SLICE_X76Y60         FDCE                                         r  counter_unit/r_dig1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y60         FDCE (Prop_fdce_C_Q)         0.148     2.184 r  counter_unit/r_dig1_reg[2]/Q
                         net (fo=4, routed)           0.087     2.271    counter_unit/r_dig1_reg[3]_0[2]
    SLICE_X76Y60         LUT6 (Prop_lut6_I2_O)        0.098     2.369 r  counter_unit/r_dig1[3]_i_2/O
                         net (fo=1, routed)           0.000     2.369    counter_unit/dig1_next[3]
    SLICE_X76Y60         FDCE                                         r  counter_unit/r_dig1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.866     2.598    counter_unit/CLK
    SLICE_X76Y60         FDCE                                         r  counter_unit/r_dig1_reg[3]/C
                         clock pessimism             -0.561     2.036    
    SLICE_X76Y60         FDCE (Hold_fdce_C_D)         0.121     2.157    counter_unit/r_dig1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.157    
                         arrival time                           2.369    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 timer_unit/timer_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_unit/timer_reg_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.226%)  route 0.116ns (35.774%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.596ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.592     2.035    timer_unit/clk_out1
    SLICE_X74Y62         FDPE                                         r  timer_unit/timer_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y62         FDPE (Prop_fdpe_C_Q)         0.164     2.199 r  timer_unit/timer_reg_reg[2]/Q
                         net (fo=5, routed)           0.116     2.316    timer_unit/timer_reg[2]
    SLICE_X75Y62         LUT6 (Prop_lut6_I1_O)        0.045     2.361 r  timer_unit/timer_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.361    timer_unit/timer_next[4]
    SLICE_X75Y62         FDPE                                         r  timer_unit/timer_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.864     2.596    timer_unit/clk_out1
    SLICE_X75Y62         FDPE                                         r  timer_unit/timer_reg_reg[4]/C
                         clock pessimism             -0.547     2.048    
    SLICE_X75Y62         FDPE (Hold_fdpe_C_D)         0.092     2.140    timer_unit/timer_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.140    
                         arrival time                           2.361    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.938%)  route 0.165ns (47.062%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.598ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.592     2.035    clk
    SLICE_X77Y62         FDCE                                         r  ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y62         FDCE (Prop_fdce_C_Q)         0.141     2.176 r  ball_reg_reg[0]/Q
                         net (fo=4, routed)           0.165     2.342    graph_unit/data2[0]
    SLICE_X77Y61         LUT6 (Prop_lut6_I0_O)        0.045     2.387 r  graph_unit/FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.387    graph_unit_n_14
    SLICE_X77Y61         FDCE                                         r  FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.866     2.598    clk
    SLICE_X77Y61         FDCE                                         r  FSM_sequential_state_reg_reg[0]/C
                         clock pessimism             -0.545     2.052    
    SLICE_X77Y61         FDCE (Hold_fdce_C_D)         0.091     2.143    FSM_sequential_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.143    
                         arrival time                           2.387    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/r_dig0_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.681%)  route 0.196ns (51.319%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.598ns
    Source Clock Delay      (SCD):    2.036ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.593     2.036    clk
    SLICE_X77Y61         FDCE                                         r  FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y61         FDCE (Prop_fdce_C_Q)         0.141     2.177 r  FSM_sequential_state_reg_reg[0]/Q
                         net (fo=56, routed)          0.196     2.373    counter_unit/state_reg[0]
    SLICE_X76Y61         LUT6 (Prop_lut6_I1_O)        0.045     2.418 r  counter_unit/r_dig0[3]_i_2/O
                         net (fo=1, routed)           0.000     2.418    counter_unit/dig0_next[3]
    SLICE_X76Y61         FDCE                                         r  counter_unit/r_dig0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.866     2.598    counter_unit/CLK
    SLICE_X76Y61         FDCE                                         r  counter_unit/r_dig0_reg[3]/C
                         clock pessimism             -0.548     2.049    
    SLICE_X76Y61         FDCE (Hold_fdce_C_D)         0.121     2.170    counter_unit/r_dig0_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.170    
                         arrival time                           2.418    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 vga_unit/r_25MHz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/r_25MHz_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.183ns (49.904%)  route 0.184ns (50.096%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.598ns
    Source Clock Delay      (SCD):    2.039ns
    Clock Pessimism Removal (CPR):    0.558ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.596     2.039    vga_unit/clk_out1
    SLICE_X82Y69         FDCE                                         r  vga_unit/r_25MHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y69         FDCE (Prop_fdce_C_Q)         0.141     2.180 r  vga_unit/r_25MHz_reg[0]/Q
                         net (fo=3, routed)           0.184     2.364    vga_unit/r_25MHz[0]
    SLICE_X82Y69         LUT2 (Prop_lut2_I0_O)        0.042     2.406 r  vga_unit/r_25MHz[1]_i_1/O
                         net (fo=1, routed)           0.000     2.406    vga_unit/r_25MHz[1]_i_1_n_0
    SLICE_X82Y69         FDCE                                         r  vga_unit/r_25MHz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.866     2.598    vga_unit/clk_out1
    SLICE_X82Y69         FDCE                                         r  vga_unit/r_25MHz_reg[1]/C
                         clock pessimism             -0.558     2.039    
    SLICE_X82Y69         FDCE (Hold_fdce_C_D)         0.107     2.146    vga_unit/r_25MHz_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.146    
                         arrival time                           2.406    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 graph_unit/y_delta_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graph_unit/y_ball_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.250ns (58.045%)  route 0.181ns (41.955%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.597ns
    Source Clock Delay      (SCD):    2.039ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.596     2.039    graph_unit/CLK
    SLICE_X81Y65         FDCE                                         r  graph_unit/y_delta_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y65         FDCE (Prop_fdce_C_Q)         0.141     2.180 r  graph_unit/y_delta_reg_reg[8]/Q
                         net (fo=16, routed)          0.181     2.361    graph_unit/y_delta_reg[8]
    SLICE_X78Y64         LUT4 (Prop_lut4_I0_O)        0.045     2.406 r  graph_unit/y_ball_next_carry_i_5/O
                         net (fo=1, routed)           0.000     2.406    graph_unit/y_ball_next_carry_i_5_n_0
    SLICE_X78Y64         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.470 r  graph_unit/y_ball_next_carry/O[3]
                         net (fo=1, routed)           0.000     2.470    graph_unit/y_ball_next_carry_n_4
    SLICE_X78Y64         FDCE                                         r  graph_unit/y_ball_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.865     2.597    graph_unit/CLK
    SLICE_X78Y64         FDCE                                         r  graph_unit/y_ball_reg_reg[4]/C
                         clock pessimism             -0.522     2.074    
    SLICE_X78Y64         FDCE (Hold_fdce_C_D)         0.134     2.208    graph_unit/y_ball_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.208    
                         arrival time                           2.470    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { instance_name/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y24    text_unit/ascii_unit/addr_reg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   instance_name/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  instance_name/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X77Y61    FSM_sequential_state_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X76Y63    FSM_sequential_state_reg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X77Y62    ball_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X77Y61    ball_reg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X88Y63    rgb_reg_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X89Y65    rgb_reg_reg[11]_lopt_replica/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X88Y65    rgb_reg_reg[11]_lopt_replica_2/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  instance_name/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X77Y61    FSM_sequential_state_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X77Y61    FSM_sequential_state_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X76Y63    FSM_sequential_state_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X76Y63    FSM_sequential_state_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X77Y62    ball_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X77Y62    ball_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X77Y61    ball_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X77Y61    ball_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X88Y63    rgb_reg_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X88Y63    rgb_reg_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X77Y61    FSM_sequential_state_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X77Y61    FSM_sequential_state_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X76Y63    FSM_sequential_state_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X76Y63    FSM_sequential_state_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X77Y62    ball_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X77Y62    ball_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X77Y61    ball_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X77Y61    ball_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X88Y63    rgb_reg_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X88Y63    rgb_reg_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { instance_name/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  instance_name/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  instance_name/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X0Y0  instance_name/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y0  instance_name/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.312ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.312ns  (required time - arrival time)
  Source:                 graph_unit/x_ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.530ns  (logic 2.058ns (27.332%)  route 5.472ns (72.668%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.294ns = ( 16.294 - 10.000 ) 
    Source Clock Delay      (SCD):    6.657ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.710     6.657    graph_unit/CLK
    SLICE_X77Y64         FDCE                                         r  graph_unit/x_ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y64         FDCE (Prop_fdce_C_Q)         0.456     7.113 r  graph_unit/x_ball_reg_reg[1]/Q
                         net (fo=14, routed)          1.162     8.275    graph_unit/x_ball_reg_reg[9]_0[1]
    SLICE_X79Y66         LUT2 (Prop_lut2_I1_O)        0.152     8.427 r  graph_unit/r_dig0[3]_i_12/O
                         net (fo=2, routed)           0.477     8.904    graph_unit/r_dig0[3]_i_12_n_0
    SLICE_X74Y66         LUT6 (Prop_lut6_I4_O)        0.326     9.230 r  graph_unit/i__carry__0_i_3/O
                         net (fo=2, routed)           0.463     9.693    graph_unit/i__carry__0_i_3_n_0
    SLICE_X74Y66         LUT6 (Prop_lut6_I1_O)        0.124     9.817 r  graph_unit/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.190    10.007    graph_unit/i__carry__0_i_1__0_n_0
    SLICE_X75Y66         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    10.386 f  graph_unit/sq_ball_on2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.612    10.998    graph_unit/sq_ball_on2
    SLICE_X81Y65         LUT5 (Prop_lut5_I3_O)        0.373    11.371 f  graph_unit/rgb_reg[11]_i_8/O
                         net (fo=3, routed)           0.792    12.163    vga_unit/rgb_reg_reg[11]
    SLICE_X81Y62         LUT3 (Prop_lut3_I0_O)        0.124    12.287 f  vga_unit/rgb_reg[11]_i_2/O
                         net (fo=2, routed)           0.580    12.867    vga_unit/rgb_reg[11]_i_2_n_0
    SLICE_X81Y61         LUT6 (Prop_lut6_I0_O)        0.124    12.991 r  vga_unit/rgb_reg[3]_i_1/O
                         net (fo=4, routed)           1.195    14.186    rgb_next[3]
    SLICE_X88Y73         FDCE                                         r  rgb_reg_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    14.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.594    16.294    clk
    SLICE_X88Y73         FDCE                                         r  rgb_reg_reg[3]_lopt_replica_2/C
                         clock pessimism              0.327    16.621    
                         clock uncertainty           -0.094    16.526    
    SLICE_X88Y73         FDCE (Setup_fdce_C_D)       -0.028    16.498    rgb_reg_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         16.498    
                         arrival time                         -14.186    
  -------------------------------------------------------------------
                         slack                                  2.312    

Slack (MET) :             2.484ns  (required time - arrival time)
  Source:                 graph_unit/x_ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.340ns  (logic 2.058ns (28.037%)  route 5.282ns (71.963%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.294ns = ( 16.294 - 10.000 ) 
    Source Clock Delay      (SCD):    6.657ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.710     6.657    graph_unit/CLK
    SLICE_X77Y64         FDCE                                         r  graph_unit/x_ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y64         FDCE (Prop_fdce_C_Q)         0.456     7.113 r  graph_unit/x_ball_reg_reg[1]/Q
                         net (fo=14, routed)          1.162     8.275    graph_unit/x_ball_reg_reg[9]_0[1]
    SLICE_X79Y66         LUT2 (Prop_lut2_I1_O)        0.152     8.427 r  graph_unit/r_dig0[3]_i_12/O
                         net (fo=2, routed)           0.477     8.904    graph_unit/r_dig0[3]_i_12_n_0
    SLICE_X74Y66         LUT6 (Prop_lut6_I4_O)        0.326     9.230 r  graph_unit/i__carry__0_i_3/O
                         net (fo=2, routed)           0.463     9.693    graph_unit/i__carry__0_i_3_n_0
    SLICE_X74Y66         LUT6 (Prop_lut6_I1_O)        0.124     9.817 r  graph_unit/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.190    10.007    graph_unit/i__carry__0_i_1__0_n_0
    SLICE_X75Y66         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    10.386 f  graph_unit/sq_ball_on2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.612    10.998    graph_unit/sq_ball_on2
    SLICE_X81Y65         LUT5 (Prop_lut5_I3_O)        0.373    11.371 f  graph_unit/rgb_reg[11]_i_8/O
                         net (fo=3, routed)           0.792    12.163    vga_unit/rgb_reg_reg[11]
    SLICE_X81Y62         LUT3 (Prop_lut3_I0_O)        0.124    12.287 f  vga_unit/rgb_reg[11]_i_2/O
                         net (fo=2, routed)           0.580    12.867    vga_unit/rgb_reg[11]_i_2_n_0
    SLICE_X81Y61         LUT6 (Prop_lut6_I0_O)        0.124    12.991 r  vga_unit/rgb_reg[3]_i_1/O
                         net (fo=4, routed)           1.006    13.997    rgb_next[3]
    SLICE_X88Y73         FDCE                                         r  rgb_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    14.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.594    16.294    clk
    SLICE_X88Y73         FDCE                                         r  rgb_reg_reg[3]_lopt_replica/C
                         clock pessimism              0.327    16.621    
                         clock uncertainty           -0.094    16.526    
    SLICE_X88Y73         FDCE (Setup_fdce_C_D)       -0.045    16.481    rgb_reg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         16.481    
                         arrival time                         -13.997    
  -------------------------------------------------------------------
                         slack                                  2.484    

Slack (MET) :             2.498ns  (required time - arrival time)
  Source:                 graph_unit/x_ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.340ns  (logic 2.058ns (28.037%)  route 5.282ns (71.963%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.294ns = ( 16.294 - 10.000 ) 
    Source Clock Delay      (SCD):    6.657ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.710     6.657    graph_unit/CLK
    SLICE_X77Y64         FDCE                                         r  graph_unit/x_ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y64         FDCE (Prop_fdce_C_Q)         0.456     7.113 r  graph_unit/x_ball_reg_reg[1]/Q
                         net (fo=14, routed)          1.162     8.275    graph_unit/x_ball_reg_reg[9]_0[1]
    SLICE_X79Y66         LUT2 (Prop_lut2_I1_O)        0.152     8.427 r  graph_unit/r_dig0[3]_i_12/O
                         net (fo=2, routed)           0.477     8.904    graph_unit/r_dig0[3]_i_12_n_0
    SLICE_X74Y66         LUT6 (Prop_lut6_I4_O)        0.326     9.230 r  graph_unit/i__carry__0_i_3/O
                         net (fo=2, routed)           0.463     9.693    graph_unit/i__carry__0_i_3_n_0
    SLICE_X74Y66         LUT6 (Prop_lut6_I1_O)        0.124     9.817 r  graph_unit/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.190    10.007    graph_unit/i__carry__0_i_1__0_n_0
    SLICE_X75Y66         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    10.386 f  graph_unit/sq_ball_on2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.612    10.998    graph_unit/sq_ball_on2
    SLICE_X81Y65         LUT5 (Prop_lut5_I3_O)        0.373    11.371 f  graph_unit/rgb_reg[11]_i_8/O
                         net (fo=3, routed)           0.792    12.163    vga_unit/rgb_reg_reg[11]
    SLICE_X81Y62         LUT3 (Prop_lut3_I0_O)        0.124    12.287 f  vga_unit/rgb_reg[11]_i_2/O
                         net (fo=2, routed)           0.580    12.867    vga_unit/rgb_reg[11]_i_2_n_0
    SLICE_X81Y61         LUT6 (Prop_lut6_I0_O)        0.124    12.991 r  vga_unit/rgb_reg[3]_i_1/O
                         net (fo=4, routed)           1.006    13.997    rgb_next[3]
    SLICE_X88Y73         FDCE                                         r  rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    14.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.594    16.294    clk
    SLICE_X88Y73         FDCE                                         r  rgb_reg_reg[3]/C
                         clock pessimism              0.327    16.621    
                         clock uncertainty           -0.094    16.526    
    SLICE_X88Y73         FDCE (Setup_fdce_C_D)       -0.031    16.495    rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         16.495    
                         arrival time                         -13.997    
  -------------------------------------------------------------------
                         slack                                  2.498    

Slack (MET) :             2.512ns  (required time - arrival time)
  Source:                 graph_unit/x_ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.329ns  (logic 2.058ns (28.078%)  route 5.271ns (71.922%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.294ns = ( 16.294 - 10.000 ) 
    Source Clock Delay      (SCD):    6.657ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.710     6.657    graph_unit/CLK
    SLICE_X77Y64         FDCE                                         r  graph_unit/x_ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y64         FDCE (Prop_fdce_C_Q)         0.456     7.113 r  graph_unit/x_ball_reg_reg[1]/Q
                         net (fo=14, routed)          1.162     8.275    graph_unit/x_ball_reg_reg[9]_0[1]
    SLICE_X79Y66         LUT2 (Prop_lut2_I1_O)        0.152     8.427 r  graph_unit/r_dig0[3]_i_12/O
                         net (fo=2, routed)           0.477     8.904    graph_unit/r_dig0[3]_i_12_n_0
    SLICE_X74Y66         LUT6 (Prop_lut6_I4_O)        0.326     9.230 r  graph_unit/i__carry__0_i_3/O
                         net (fo=2, routed)           0.463     9.693    graph_unit/i__carry__0_i_3_n_0
    SLICE_X74Y66         LUT6 (Prop_lut6_I1_O)        0.124     9.817 r  graph_unit/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.190    10.007    graph_unit/i__carry__0_i_1__0_n_0
    SLICE_X75Y66         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    10.386 f  graph_unit/sq_ball_on2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.612    10.998    graph_unit/sq_ball_on2
    SLICE_X81Y65         LUT5 (Prop_lut5_I3_O)        0.373    11.371 f  graph_unit/rgb_reg[11]_i_8/O
                         net (fo=3, routed)           0.792    12.163    vga_unit/rgb_reg_reg[11]
    SLICE_X81Y62         LUT3 (Prop_lut3_I0_O)        0.124    12.287 f  vga_unit/rgb_reg[11]_i_2/O
                         net (fo=2, routed)           0.580    12.867    vga_unit/rgb_reg[11]_i_2_n_0
    SLICE_X81Y61         LUT6 (Prop_lut6_I0_O)        0.124    12.991 r  vga_unit/rgb_reg[3]_i_1/O
                         net (fo=4, routed)           0.995    13.986    rgb_next[3]
    SLICE_X88Y73         FDCE                                         r  rgb_reg_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    14.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.594    16.294    clk
    SLICE_X88Y73         FDCE                                         r  rgb_reg_reg[3]_lopt_replica_3/C
                         clock pessimism              0.327    16.621    
                         clock uncertainty           -0.094    16.526    
    SLICE_X88Y73         FDCE (Setup_fdce_C_D)       -0.028    16.498    rgb_reg_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         16.498    
                         arrival time                         -13.986    
  -------------------------------------------------------------------
                         slack                                  2.512    

Slack (MET) :             2.597ns  (required time - arrival time)
  Source:                 graph_unit/x_ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]_lopt_replica_3/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.253ns  (logic 2.254ns (31.076%)  route 4.999ns (68.924%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.303ns = ( 16.303 - 10.000 ) 
    Source Clock Delay      (SCD):    6.657ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.710     6.657    graph_unit/CLK
    SLICE_X77Y64         FDCE                                         r  graph_unit/x_ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y64         FDCE (Prop_fdce_C_Q)         0.456     7.113 r  graph_unit/x_ball_reg_reg[1]/Q
                         net (fo=14, routed)          1.162     8.275    graph_unit/x_ball_reg_reg[9]_0[1]
    SLICE_X79Y66         LUT2 (Prop_lut2_I1_O)        0.152     8.427 r  graph_unit/r_dig0[3]_i_12/O
                         net (fo=2, routed)           0.477     8.904    graph_unit/r_dig0[3]_i_12_n_0
    SLICE_X74Y66         LUT6 (Prop_lut6_I4_O)        0.326     9.230 r  graph_unit/i__carry__0_i_3/O
                         net (fo=2, routed)           0.463     9.693    graph_unit/i__carry__0_i_3_n_0
    SLICE_X74Y66         LUT6 (Prop_lut6_I1_O)        0.124     9.817 r  graph_unit/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.190    10.007    graph_unit/i__carry__0_i_1__0_n_0
    SLICE_X75Y66         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    10.386 f  graph_unit/sq_ball_on2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.612    10.998    graph_unit/sq_ball_on2
    SLICE_X81Y65         LUT5 (Prop_lut5_I3_O)        0.373    11.371 f  graph_unit/rgb_reg[11]_i_8/O
                         net (fo=3, routed)           0.694    12.065    vga_unit/rgb_reg_reg[11]
    SLICE_X81Y62         LUT3 (Prop_lut3_I1_O)        0.118    12.183 f  vga_unit/rgb_reg[7]_i_3/O
                         net (fo=1, routed)           0.439    12.622    vga_unit/rgb_reg[7]_i_3_n_0
    SLICE_X81Y61         LUT6 (Prop_lut6_I5_O)        0.326    12.948 r  vga_unit/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           0.962    13.910    rgb_next[7]
    SLICE_X88Y65         FDCE                                         r  rgb_reg_reg[7]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    14.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.603    16.303    clk
    SLICE_X88Y65         FDCE                                         r  rgb_reg_reg[7]_lopt_replica_3/C
                         clock pessimism              0.327    16.630    
                         clock uncertainty           -0.094    16.535    
    SLICE_X88Y65         FDCE (Setup_fdce_C_D)       -0.028    16.507    rgb_reg_reg[7]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         16.507    
                         arrival time                         -13.910    
  -------------------------------------------------------------------
                         slack                                  2.597    

Slack (MET) :             2.619ns  (required time - arrival time)
  Source:                 graph_unit/x_ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.218ns  (logic 2.254ns (31.228%)  route 4.964ns (68.772%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.306ns = ( 16.306 - 10.000 ) 
    Source Clock Delay      (SCD):    6.657ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.710     6.657    graph_unit/CLK
    SLICE_X77Y64         FDCE                                         r  graph_unit/x_ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y64         FDCE (Prop_fdce_C_Q)         0.456     7.113 r  graph_unit/x_ball_reg_reg[1]/Q
                         net (fo=14, routed)          1.162     8.275    graph_unit/x_ball_reg_reg[9]_0[1]
    SLICE_X79Y66         LUT2 (Prop_lut2_I1_O)        0.152     8.427 r  graph_unit/r_dig0[3]_i_12/O
                         net (fo=2, routed)           0.477     8.904    graph_unit/r_dig0[3]_i_12_n_0
    SLICE_X74Y66         LUT6 (Prop_lut6_I4_O)        0.326     9.230 r  graph_unit/i__carry__0_i_3/O
                         net (fo=2, routed)           0.463     9.693    graph_unit/i__carry__0_i_3_n_0
    SLICE_X74Y66         LUT6 (Prop_lut6_I1_O)        0.124     9.817 r  graph_unit/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.190    10.007    graph_unit/i__carry__0_i_1__0_n_0
    SLICE_X75Y66         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    10.386 f  graph_unit/sq_ball_on2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.612    10.998    graph_unit/sq_ball_on2
    SLICE_X81Y65         LUT5 (Prop_lut5_I3_O)        0.373    11.371 f  graph_unit/rgb_reg[11]_i_8/O
                         net (fo=3, routed)           0.694    12.065    vga_unit/rgb_reg_reg[11]
    SLICE_X81Y62         LUT3 (Prop_lut3_I1_O)        0.118    12.183 f  vga_unit/rgb_reg[7]_i_3/O
                         net (fo=1, routed)           0.439    12.622    vga_unit/rgb_reg[7]_i_3_n_0
    SLICE_X81Y61         LUT6 (Prop_lut6_I5_O)        0.326    12.948 r  vga_unit/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           0.927    13.875    rgb_next[7]
    SLICE_X88Y61         FDCE                                         r  rgb_reg_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    14.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.606    16.306    clk
    SLICE_X88Y61         FDCE                                         r  rgb_reg_reg[7]_lopt_replica/C
                         clock pessimism              0.327    16.633    
                         clock uncertainty           -0.094    16.538    
    SLICE_X88Y61         FDCE (Setup_fdce_C_D)       -0.045    16.493    rgb_reg_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         16.493    
                         arrival time                         -13.875    
  -------------------------------------------------------------------
                         slack                                  2.619    

Slack (MET) :             2.787ns  (required time - arrival time)
  Source:                 graph_unit/x_ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.064ns  (logic 2.254ns (31.909%)  route 4.810ns (68.091%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.303ns = ( 16.303 - 10.000 ) 
    Source Clock Delay      (SCD):    6.657ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.710     6.657    graph_unit/CLK
    SLICE_X77Y64         FDCE                                         r  graph_unit/x_ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y64         FDCE (Prop_fdce_C_Q)         0.456     7.113 r  graph_unit/x_ball_reg_reg[1]/Q
                         net (fo=14, routed)          1.162     8.275    graph_unit/x_ball_reg_reg[9]_0[1]
    SLICE_X79Y66         LUT2 (Prop_lut2_I1_O)        0.152     8.427 r  graph_unit/r_dig0[3]_i_12/O
                         net (fo=2, routed)           0.477     8.904    graph_unit/r_dig0[3]_i_12_n_0
    SLICE_X74Y66         LUT6 (Prop_lut6_I4_O)        0.326     9.230 r  graph_unit/i__carry__0_i_3/O
                         net (fo=2, routed)           0.463     9.693    graph_unit/i__carry__0_i_3_n_0
    SLICE_X74Y66         LUT6 (Prop_lut6_I1_O)        0.124     9.817 r  graph_unit/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.190    10.007    graph_unit/i__carry__0_i_1__0_n_0
    SLICE_X75Y66         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    10.386 f  graph_unit/sq_ball_on2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.612    10.998    graph_unit/sq_ball_on2
    SLICE_X81Y65         LUT5 (Prop_lut5_I3_O)        0.373    11.371 f  graph_unit/rgb_reg[11]_i_8/O
                         net (fo=3, routed)           0.694    12.065    vga_unit/rgb_reg_reg[11]
    SLICE_X81Y62         LUT3 (Prop_lut3_I1_O)        0.118    12.183 f  vga_unit/rgb_reg[7]_i_3/O
                         net (fo=1, routed)           0.439    12.622    vga_unit/rgb_reg[7]_i_3_n_0
    SLICE_X81Y61         LUT6 (Prop_lut6_I5_O)        0.326    12.948 r  vga_unit/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           0.773    13.721    rgb_next[7]
    SLICE_X88Y65         FDCE                                         r  rgb_reg_reg[7]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    14.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.603    16.303    clk
    SLICE_X88Y65         FDCE                                         r  rgb_reg_reg[7]_lopt_replica_2/C
                         clock pessimism              0.327    16.630    
                         clock uncertainty           -0.094    16.535    
    SLICE_X88Y65         FDCE (Setup_fdce_C_D)       -0.028    16.507    rgb_reg_reg[7]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         16.507    
                         arrival time                         -13.721    
  -------------------------------------------------------------------
                         slack                                  2.787    

Slack (MET) :             2.822ns  (required time - arrival time)
  Source:                 graph_unit/x_ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.029ns  (logic 2.254ns (32.069%)  route 4.775ns (67.931%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.306ns = ( 16.306 - 10.000 ) 
    Source Clock Delay      (SCD):    6.657ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.710     6.657    graph_unit/CLK
    SLICE_X77Y64         FDCE                                         r  graph_unit/x_ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y64         FDCE (Prop_fdce_C_Q)         0.456     7.113 r  graph_unit/x_ball_reg_reg[1]/Q
                         net (fo=14, routed)          1.162     8.275    graph_unit/x_ball_reg_reg[9]_0[1]
    SLICE_X79Y66         LUT2 (Prop_lut2_I1_O)        0.152     8.427 r  graph_unit/r_dig0[3]_i_12/O
                         net (fo=2, routed)           0.477     8.904    graph_unit/r_dig0[3]_i_12_n_0
    SLICE_X74Y66         LUT6 (Prop_lut6_I4_O)        0.326     9.230 r  graph_unit/i__carry__0_i_3/O
                         net (fo=2, routed)           0.463     9.693    graph_unit/i__carry__0_i_3_n_0
    SLICE_X74Y66         LUT6 (Prop_lut6_I1_O)        0.124     9.817 r  graph_unit/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.190    10.007    graph_unit/i__carry__0_i_1__0_n_0
    SLICE_X75Y66         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    10.386 f  graph_unit/sq_ball_on2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.612    10.998    graph_unit/sq_ball_on2
    SLICE_X81Y65         LUT5 (Prop_lut5_I3_O)        0.373    11.371 f  graph_unit/rgb_reg[11]_i_8/O
                         net (fo=3, routed)           0.694    12.065    vga_unit/rgb_reg_reg[11]
    SLICE_X81Y62         LUT3 (Prop_lut3_I1_O)        0.118    12.183 f  vga_unit/rgb_reg[7]_i_3/O
                         net (fo=1, routed)           0.439    12.622    vga_unit/rgb_reg[7]_i_3_n_0
    SLICE_X81Y61         LUT6 (Prop_lut6_I5_O)        0.326    12.948 r  vga_unit/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           0.738    13.686    rgb_next[7]
    SLICE_X88Y61         FDCE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    14.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.606    16.306    clk
    SLICE_X88Y61         FDCE                                         r  rgb_reg_reg[7]/C
                         clock pessimism              0.327    16.633    
                         clock uncertainty           -0.094    16.538    
    SLICE_X88Y61         FDCE (Setup_fdce_C_D)       -0.031    16.507    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         16.507    
                         arrival time                         -13.686    
  -------------------------------------------------------------------
                         slack                                  2.822    

Slack (MET) :             2.824ns  (required time - arrival time)
  Source:                 graph_unit/x_ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica_3/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.010ns  (logic 2.058ns (29.358%)  route 4.952ns (70.642%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.303ns = ( 16.303 - 10.000 ) 
    Source Clock Delay      (SCD):    6.657ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.710     6.657    graph_unit/CLK
    SLICE_X77Y64         FDCE                                         r  graph_unit/x_ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y64         FDCE (Prop_fdce_C_Q)         0.456     7.113 r  graph_unit/x_ball_reg_reg[1]/Q
                         net (fo=14, routed)          1.162     8.275    graph_unit/x_ball_reg_reg[9]_0[1]
    SLICE_X79Y66         LUT2 (Prop_lut2_I1_O)        0.152     8.427 r  graph_unit/r_dig0[3]_i_12/O
                         net (fo=2, routed)           0.477     8.904    graph_unit/r_dig0[3]_i_12_n_0
    SLICE_X74Y66         LUT6 (Prop_lut6_I4_O)        0.326     9.230 r  graph_unit/i__carry__0_i_3/O
                         net (fo=2, routed)           0.463     9.693    graph_unit/i__carry__0_i_3_n_0
    SLICE_X74Y66         LUT6 (Prop_lut6_I1_O)        0.124     9.817 r  graph_unit/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.190    10.007    graph_unit/i__carry__0_i_1__0_n_0
    SLICE_X75Y66         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    10.386 f  graph_unit/sq_ball_on2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.612    10.998    graph_unit/sq_ball_on2
    SLICE_X81Y65         LUT5 (Prop_lut5_I3_O)        0.373    11.371 f  graph_unit/rgb_reg[11]_i_8/O
                         net (fo=3, routed)           0.694    12.065    vga_unit/rgb_reg_reg[11]
    SLICE_X81Y62         LUT4 (Prop_lut4_I1_O)        0.124    12.189 f  vga_unit/rgb_reg[11]_i_6/O
                         net (fo=2, routed)           0.414    12.603    vga_unit/rgb_reg[11]_i_6_n_0
    SLICE_X81Y61         LUT6 (Prop_lut6_I4_O)        0.124    12.727 r  vga_unit/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.940    13.667    rgb_next[11]
    SLICE_X88Y65         FDCE                                         r  rgb_reg_reg[11]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    14.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.603    16.303    clk
    SLICE_X88Y65         FDCE                                         r  rgb_reg_reg[11]_lopt_replica_3/C
                         clock pessimism              0.327    16.630    
                         clock uncertainty           -0.094    16.535    
    SLICE_X88Y65         FDCE (Setup_fdce_C_D)       -0.045    16.490    rgb_reg_reg[11]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         16.490    
                         arrival time                         -13.667    
  -------------------------------------------------------------------
                         slack                                  2.824    

Slack (MET) :             2.953ns  (required time - arrival time)
  Source:                 graph_unit/x_ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.859ns  (logic 2.058ns (30.005%)  route 4.801ns (69.995%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.303ns = ( 16.303 - 10.000 ) 
    Source Clock Delay      (SCD):    6.657ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.710     6.657    graph_unit/CLK
    SLICE_X77Y64         FDCE                                         r  graph_unit/x_ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y64         FDCE (Prop_fdce_C_Q)         0.456     7.113 r  graph_unit/x_ball_reg_reg[1]/Q
                         net (fo=14, routed)          1.162     8.275    graph_unit/x_ball_reg_reg[9]_0[1]
    SLICE_X79Y66         LUT2 (Prop_lut2_I1_O)        0.152     8.427 r  graph_unit/r_dig0[3]_i_12/O
                         net (fo=2, routed)           0.477     8.904    graph_unit/r_dig0[3]_i_12_n_0
    SLICE_X74Y66         LUT6 (Prop_lut6_I4_O)        0.326     9.230 r  graph_unit/i__carry__0_i_3/O
                         net (fo=2, routed)           0.463     9.693    graph_unit/i__carry__0_i_3_n_0
    SLICE_X74Y66         LUT6 (Prop_lut6_I1_O)        0.124     9.817 r  graph_unit/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.190    10.007    graph_unit/i__carry__0_i_1__0_n_0
    SLICE_X75Y66         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    10.386 f  graph_unit/sq_ball_on2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.612    10.998    graph_unit/sq_ball_on2
    SLICE_X81Y65         LUT5 (Prop_lut5_I3_O)        0.373    11.371 f  graph_unit/rgb_reg[11]_i_8/O
                         net (fo=3, routed)           0.694    12.065    vga_unit/rgb_reg_reg[11]
    SLICE_X81Y62         LUT4 (Prop_lut4_I1_O)        0.124    12.189 f  vga_unit/rgb_reg[11]_i_6/O
                         net (fo=2, routed)           0.414    12.603    vga_unit/rgb_reg[11]_i_6_n_0
    SLICE_X81Y61         LUT6 (Prop_lut6_I4_O)        0.124    12.727 r  vga_unit/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.789    13.516    rgb_next[11]
    SLICE_X89Y65         FDCE                                         r  rgb_reg_reg[11]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    14.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.603    16.303    clk
    SLICE_X89Y65         FDCE                                         r  rgb_reg_reg[11]_lopt_replica/C
                         clock pessimism              0.327    16.630    
                         clock uncertainty           -0.094    16.535    
    SLICE_X89Y65         FDCE (Setup_fdce_C_D)       -0.067    16.468    rgb_reg_reg[11]_lopt_replica
  -------------------------------------------------------------------
                         required time                         16.468    
                         arrival time                         -13.516    
  -------------------------------------------------------------------
                         slack                                  2.953    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 timer_unit/timer_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_unit/timer_reg_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.189ns (60.880%)  route 0.121ns (39.120%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.596ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.592     2.035    timer_unit/clk_out1
    SLICE_X75Y62         FDPE                                         r  timer_unit/timer_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y62         FDPE (Prop_fdpe_C_Q)         0.141     2.176 r  timer_unit/timer_reg_reg[1]/Q
                         net (fo=6, routed)           0.121     2.298    timer_unit/timer_reg[1]
    SLICE_X74Y62         LUT5 (Prop_lut5_I2_O)        0.048     2.346 r  timer_unit/timer_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.346    timer_unit/timer_next[3]
    SLICE_X74Y62         FDPE                                         r  timer_unit/timer_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.864     2.596    timer_unit/clk_out1
    SLICE_X74Y62         FDPE                                         r  timer_unit/timer_reg_reg[3]/C
                         clock pessimism             -0.547     2.048    
                         clock uncertainty            0.094     2.143    
    SLICE_X74Y62         FDPE (Hold_fdpe_C_D)         0.131     2.274    timer_unit/timer_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.274    
                         arrival time                           2.346    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 timer_unit/timer_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_unit/timer_reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.596ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.592     2.035    timer_unit/clk_out1
    SLICE_X75Y62         FDPE                                         r  timer_unit/timer_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y62         FDPE (Prop_fdpe_C_Q)         0.141     2.176 r  timer_unit/timer_reg_reg[1]/Q
                         net (fo=6, routed)           0.121     2.298    timer_unit/timer_reg[1]
    SLICE_X74Y62         LUT4 (Prop_lut4_I1_O)        0.045     2.343 r  timer_unit/timer_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.343    timer_unit/timer_next[2]
    SLICE_X74Y62         FDPE                                         r  timer_unit/timer_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.864     2.596    timer_unit/clk_out1
    SLICE_X74Y62         FDPE                                         r  timer_unit/timer_reg_reg[2]/C
                         clock pessimism             -0.547     2.048    
                         clock uncertainty            0.094     2.143    
    SLICE_X74Y62         FDPE (Hold_fdpe_C_D)         0.120     2.263    timer_unit/timer_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.263    
                         arrival time                           2.343    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/r_dig0_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.189ns (56.479%)  route 0.146ns (43.521%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.598ns
    Source Clock Delay      (SCD):    2.036ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.593     2.036    clk
    SLICE_X77Y61         FDCE                                         r  FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y61         FDCE (Prop_fdce_C_Q)         0.141     2.177 r  FSM_sequential_state_reg_reg[0]/Q
                         net (fo=56, routed)          0.146     2.323    counter_unit/state_reg[0]
    SLICE_X76Y61         LUT5 (Prop_lut5_I3_O)        0.048     2.371 r  counter_unit/r_dig0[2]_i_1/O
                         net (fo=1, routed)           0.000     2.371    counter_unit/dig0_next[2]
    SLICE_X76Y61         FDCE                                         r  counter_unit/r_dig0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.866     2.598    counter_unit/CLK
    SLICE_X76Y61         FDCE                                         r  counter_unit/r_dig0_reg[2]/C
                         clock pessimism             -0.548     2.049    
                         clock uncertainty            0.094     2.144    
    SLICE_X76Y61         FDCE (Hold_fdce_C_D)         0.131     2.275    counter_unit/r_dig0_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.275    
                         arrival time                           2.371    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/r_dig0_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.085%)  route 0.146ns (43.915%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.598ns
    Source Clock Delay      (SCD):    2.036ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.593     2.036    clk
    SLICE_X77Y61         FDCE                                         r  FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y61         FDCE (Prop_fdce_C_Q)         0.141     2.177 r  FSM_sequential_state_reg_reg[0]/Q
                         net (fo=56, routed)          0.146     2.323    counter_unit/state_reg[0]
    SLICE_X76Y61         LUT3 (Prop_lut3_I1_O)        0.045     2.368 r  counter_unit/r_dig0[0]_i_1/O
                         net (fo=1, routed)           0.000     2.368    counter_unit/r_dig0[0]_i_1_n_0
    SLICE_X76Y61         FDCE                                         r  counter_unit/r_dig0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.866     2.598    counter_unit/CLK
    SLICE_X76Y61         FDCE                                         r  counter_unit/r_dig0_reg[0]/C
                         clock pessimism             -0.548     2.049    
                         clock uncertainty            0.094     2.144    
    SLICE_X76Y61         FDCE (Hold_fdce_C_D)         0.120     2.264    counter_unit/r_dig0_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.264    
                         arrival time                           2.368    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 counter_unit/r_dig1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/r_dig1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.853%)  route 0.087ns (26.147%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.598ns
    Source Clock Delay      (SCD):    2.036ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.593     2.036    counter_unit/CLK
    SLICE_X76Y60         FDCE                                         r  counter_unit/r_dig1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y60         FDCE (Prop_fdce_C_Q)         0.148     2.184 r  counter_unit/r_dig1_reg[2]/Q
                         net (fo=4, routed)           0.087     2.271    counter_unit/r_dig1_reg[3]_0[2]
    SLICE_X76Y60         LUT6 (Prop_lut6_I2_O)        0.098     2.369 r  counter_unit/r_dig1[3]_i_2/O
                         net (fo=1, routed)           0.000     2.369    counter_unit/dig1_next[3]
    SLICE_X76Y60         FDCE                                         r  counter_unit/r_dig1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.866     2.598    counter_unit/CLK
    SLICE_X76Y60         FDCE                                         r  counter_unit/r_dig1_reg[3]/C
                         clock pessimism             -0.561     2.036    
                         clock uncertainty            0.094     2.131    
    SLICE_X76Y60         FDCE (Hold_fdce_C_D)         0.121     2.252    counter_unit/r_dig1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.252    
                         arrival time                           2.369    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 timer_unit/timer_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_unit/timer_reg_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.226%)  route 0.116ns (35.774%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.596ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.592     2.035    timer_unit/clk_out1
    SLICE_X74Y62         FDPE                                         r  timer_unit/timer_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y62         FDPE (Prop_fdpe_C_Q)         0.164     2.199 r  timer_unit/timer_reg_reg[2]/Q
                         net (fo=5, routed)           0.116     2.316    timer_unit/timer_reg[2]
    SLICE_X75Y62         LUT6 (Prop_lut6_I1_O)        0.045     2.361 r  timer_unit/timer_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.361    timer_unit/timer_next[4]
    SLICE_X75Y62         FDPE                                         r  timer_unit/timer_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.864     2.596    timer_unit/clk_out1
    SLICE_X75Y62         FDPE                                         r  timer_unit/timer_reg_reg[4]/C
                         clock pessimism             -0.547     2.048    
                         clock uncertainty            0.094     2.143    
    SLICE_X75Y62         FDPE (Hold_fdpe_C_D)         0.092     2.235    timer_unit/timer_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.235    
                         arrival time                           2.361    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.938%)  route 0.165ns (47.062%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.598ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.592     2.035    clk
    SLICE_X77Y62         FDCE                                         r  ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y62         FDCE (Prop_fdce_C_Q)         0.141     2.176 r  ball_reg_reg[0]/Q
                         net (fo=4, routed)           0.165     2.342    graph_unit/data2[0]
    SLICE_X77Y61         LUT6 (Prop_lut6_I0_O)        0.045     2.387 r  graph_unit/FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.387    graph_unit_n_14
    SLICE_X77Y61         FDCE                                         r  FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.866     2.598    clk
    SLICE_X77Y61         FDCE                                         r  FSM_sequential_state_reg_reg[0]/C
                         clock pessimism             -0.545     2.052    
                         clock uncertainty            0.094     2.147    
    SLICE_X77Y61         FDCE (Hold_fdce_C_D)         0.091     2.238    FSM_sequential_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.238    
                         arrival time                           2.387    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/r_dig0_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.681%)  route 0.196ns (51.319%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.598ns
    Source Clock Delay      (SCD):    2.036ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.593     2.036    clk
    SLICE_X77Y61         FDCE                                         r  FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y61         FDCE (Prop_fdce_C_Q)         0.141     2.177 r  FSM_sequential_state_reg_reg[0]/Q
                         net (fo=56, routed)          0.196     2.373    counter_unit/state_reg[0]
    SLICE_X76Y61         LUT6 (Prop_lut6_I1_O)        0.045     2.418 r  counter_unit/r_dig0[3]_i_2/O
                         net (fo=1, routed)           0.000     2.418    counter_unit/dig0_next[3]
    SLICE_X76Y61         FDCE                                         r  counter_unit/r_dig0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.866     2.598    counter_unit/CLK
    SLICE_X76Y61         FDCE                                         r  counter_unit/r_dig0_reg[3]/C
                         clock pessimism             -0.548     2.049    
                         clock uncertainty            0.094     2.144    
    SLICE_X76Y61         FDCE (Hold_fdce_C_D)         0.121     2.265    counter_unit/r_dig0_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.265    
                         arrival time                           2.418    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 vga_unit/r_25MHz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/r_25MHz_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.183ns (49.904%)  route 0.184ns (50.096%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.598ns
    Source Clock Delay      (SCD):    2.039ns
    Clock Pessimism Removal (CPR):    0.558ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.596     2.039    vga_unit/clk_out1
    SLICE_X82Y69         FDCE                                         r  vga_unit/r_25MHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y69         FDCE (Prop_fdce_C_Q)         0.141     2.180 r  vga_unit/r_25MHz_reg[0]/Q
                         net (fo=3, routed)           0.184     2.364    vga_unit/r_25MHz[0]
    SLICE_X82Y69         LUT2 (Prop_lut2_I0_O)        0.042     2.406 r  vga_unit/r_25MHz[1]_i_1/O
                         net (fo=1, routed)           0.000     2.406    vga_unit/r_25MHz[1]_i_1_n_0
    SLICE_X82Y69         FDCE                                         r  vga_unit/r_25MHz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.866     2.598    vga_unit/clk_out1
    SLICE_X82Y69         FDCE                                         r  vga_unit/r_25MHz_reg[1]/C
                         clock pessimism             -0.558     2.039    
                         clock uncertainty            0.094     2.134    
    SLICE_X82Y69         FDCE (Hold_fdce_C_D)         0.107     2.241    vga_unit/r_25MHz_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.241    
                         arrival time                           2.406    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 graph_unit/y_delta_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graph_unit/y_ball_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.250ns (58.045%)  route 0.181ns (41.955%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.597ns
    Source Clock Delay      (SCD):    2.039ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.596     2.039    graph_unit/CLK
    SLICE_X81Y65         FDCE                                         r  graph_unit/y_delta_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y65         FDCE (Prop_fdce_C_Q)         0.141     2.180 r  graph_unit/y_delta_reg_reg[8]/Q
                         net (fo=16, routed)          0.181     2.361    graph_unit/y_delta_reg[8]
    SLICE_X78Y64         LUT4 (Prop_lut4_I0_O)        0.045     2.406 r  graph_unit/y_ball_next_carry_i_5/O
                         net (fo=1, routed)           0.000     2.406    graph_unit/y_ball_next_carry_i_5_n_0
    SLICE_X78Y64         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.470 r  graph_unit/y_ball_next_carry/O[3]
                         net (fo=1, routed)           0.000     2.470    graph_unit/y_ball_next_carry_n_4
    SLICE_X78Y64         FDCE                                         r  graph_unit/y_ball_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.865     2.597    graph_unit/CLK
    SLICE_X78Y64         FDCE                                         r  graph_unit/y_ball_reg_reg[4]/C
                         clock pessimism             -0.522     2.074    
                         clock uncertainty            0.094     2.169    
    SLICE_X78Y64         FDCE (Hold_fdce_C_D)         0.134     2.303    graph_unit/y_ball_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.303    
                         arrival time                           2.470    
  -------------------------------------------------------------------
                         slack                                  0.167    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.312ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.312ns  (required time - arrival time)
  Source:                 graph_unit/x_ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.530ns  (logic 2.058ns (27.332%)  route 5.472ns (72.668%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.294ns = ( 16.294 - 10.000 ) 
    Source Clock Delay      (SCD):    6.657ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.710     6.657    graph_unit/CLK
    SLICE_X77Y64         FDCE                                         r  graph_unit/x_ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y64         FDCE (Prop_fdce_C_Q)         0.456     7.113 r  graph_unit/x_ball_reg_reg[1]/Q
                         net (fo=14, routed)          1.162     8.275    graph_unit/x_ball_reg_reg[9]_0[1]
    SLICE_X79Y66         LUT2 (Prop_lut2_I1_O)        0.152     8.427 r  graph_unit/r_dig0[3]_i_12/O
                         net (fo=2, routed)           0.477     8.904    graph_unit/r_dig0[3]_i_12_n_0
    SLICE_X74Y66         LUT6 (Prop_lut6_I4_O)        0.326     9.230 r  graph_unit/i__carry__0_i_3/O
                         net (fo=2, routed)           0.463     9.693    graph_unit/i__carry__0_i_3_n_0
    SLICE_X74Y66         LUT6 (Prop_lut6_I1_O)        0.124     9.817 r  graph_unit/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.190    10.007    graph_unit/i__carry__0_i_1__0_n_0
    SLICE_X75Y66         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    10.386 f  graph_unit/sq_ball_on2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.612    10.998    graph_unit/sq_ball_on2
    SLICE_X81Y65         LUT5 (Prop_lut5_I3_O)        0.373    11.371 f  graph_unit/rgb_reg[11]_i_8/O
                         net (fo=3, routed)           0.792    12.163    vga_unit/rgb_reg_reg[11]
    SLICE_X81Y62         LUT3 (Prop_lut3_I0_O)        0.124    12.287 f  vga_unit/rgb_reg[11]_i_2/O
                         net (fo=2, routed)           0.580    12.867    vga_unit/rgb_reg[11]_i_2_n_0
    SLICE_X81Y61         LUT6 (Prop_lut6_I0_O)        0.124    12.991 r  vga_unit/rgb_reg[3]_i_1/O
                         net (fo=4, routed)           1.195    14.186    rgb_next[3]
    SLICE_X88Y73         FDCE                                         r  rgb_reg_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    14.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.594    16.294    clk
    SLICE_X88Y73         FDCE                                         r  rgb_reg_reg[3]_lopt_replica_2/C
                         clock pessimism              0.327    16.621    
                         clock uncertainty           -0.094    16.526    
    SLICE_X88Y73         FDCE (Setup_fdce_C_D)       -0.028    16.498    rgb_reg_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         16.498    
                         arrival time                         -14.186    
  -------------------------------------------------------------------
                         slack                                  2.312    

Slack (MET) :             2.484ns  (required time - arrival time)
  Source:                 graph_unit/x_ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.340ns  (logic 2.058ns (28.037%)  route 5.282ns (71.963%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.294ns = ( 16.294 - 10.000 ) 
    Source Clock Delay      (SCD):    6.657ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.710     6.657    graph_unit/CLK
    SLICE_X77Y64         FDCE                                         r  graph_unit/x_ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y64         FDCE (Prop_fdce_C_Q)         0.456     7.113 r  graph_unit/x_ball_reg_reg[1]/Q
                         net (fo=14, routed)          1.162     8.275    graph_unit/x_ball_reg_reg[9]_0[1]
    SLICE_X79Y66         LUT2 (Prop_lut2_I1_O)        0.152     8.427 r  graph_unit/r_dig0[3]_i_12/O
                         net (fo=2, routed)           0.477     8.904    graph_unit/r_dig0[3]_i_12_n_0
    SLICE_X74Y66         LUT6 (Prop_lut6_I4_O)        0.326     9.230 r  graph_unit/i__carry__0_i_3/O
                         net (fo=2, routed)           0.463     9.693    graph_unit/i__carry__0_i_3_n_0
    SLICE_X74Y66         LUT6 (Prop_lut6_I1_O)        0.124     9.817 r  graph_unit/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.190    10.007    graph_unit/i__carry__0_i_1__0_n_0
    SLICE_X75Y66         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    10.386 f  graph_unit/sq_ball_on2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.612    10.998    graph_unit/sq_ball_on2
    SLICE_X81Y65         LUT5 (Prop_lut5_I3_O)        0.373    11.371 f  graph_unit/rgb_reg[11]_i_8/O
                         net (fo=3, routed)           0.792    12.163    vga_unit/rgb_reg_reg[11]
    SLICE_X81Y62         LUT3 (Prop_lut3_I0_O)        0.124    12.287 f  vga_unit/rgb_reg[11]_i_2/O
                         net (fo=2, routed)           0.580    12.867    vga_unit/rgb_reg[11]_i_2_n_0
    SLICE_X81Y61         LUT6 (Prop_lut6_I0_O)        0.124    12.991 r  vga_unit/rgb_reg[3]_i_1/O
                         net (fo=4, routed)           1.006    13.997    rgb_next[3]
    SLICE_X88Y73         FDCE                                         r  rgb_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    14.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.594    16.294    clk
    SLICE_X88Y73         FDCE                                         r  rgb_reg_reg[3]_lopt_replica/C
                         clock pessimism              0.327    16.621    
                         clock uncertainty           -0.094    16.526    
    SLICE_X88Y73         FDCE (Setup_fdce_C_D)       -0.045    16.481    rgb_reg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         16.481    
                         arrival time                         -13.997    
  -------------------------------------------------------------------
                         slack                                  2.484    

Slack (MET) :             2.498ns  (required time - arrival time)
  Source:                 graph_unit/x_ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.340ns  (logic 2.058ns (28.037%)  route 5.282ns (71.963%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.294ns = ( 16.294 - 10.000 ) 
    Source Clock Delay      (SCD):    6.657ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.710     6.657    graph_unit/CLK
    SLICE_X77Y64         FDCE                                         r  graph_unit/x_ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y64         FDCE (Prop_fdce_C_Q)         0.456     7.113 r  graph_unit/x_ball_reg_reg[1]/Q
                         net (fo=14, routed)          1.162     8.275    graph_unit/x_ball_reg_reg[9]_0[1]
    SLICE_X79Y66         LUT2 (Prop_lut2_I1_O)        0.152     8.427 r  graph_unit/r_dig0[3]_i_12/O
                         net (fo=2, routed)           0.477     8.904    graph_unit/r_dig0[3]_i_12_n_0
    SLICE_X74Y66         LUT6 (Prop_lut6_I4_O)        0.326     9.230 r  graph_unit/i__carry__0_i_3/O
                         net (fo=2, routed)           0.463     9.693    graph_unit/i__carry__0_i_3_n_0
    SLICE_X74Y66         LUT6 (Prop_lut6_I1_O)        0.124     9.817 r  graph_unit/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.190    10.007    graph_unit/i__carry__0_i_1__0_n_0
    SLICE_X75Y66         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    10.386 f  graph_unit/sq_ball_on2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.612    10.998    graph_unit/sq_ball_on2
    SLICE_X81Y65         LUT5 (Prop_lut5_I3_O)        0.373    11.371 f  graph_unit/rgb_reg[11]_i_8/O
                         net (fo=3, routed)           0.792    12.163    vga_unit/rgb_reg_reg[11]
    SLICE_X81Y62         LUT3 (Prop_lut3_I0_O)        0.124    12.287 f  vga_unit/rgb_reg[11]_i_2/O
                         net (fo=2, routed)           0.580    12.867    vga_unit/rgb_reg[11]_i_2_n_0
    SLICE_X81Y61         LUT6 (Prop_lut6_I0_O)        0.124    12.991 r  vga_unit/rgb_reg[3]_i_1/O
                         net (fo=4, routed)           1.006    13.997    rgb_next[3]
    SLICE_X88Y73         FDCE                                         r  rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    14.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.594    16.294    clk
    SLICE_X88Y73         FDCE                                         r  rgb_reg_reg[3]/C
                         clock pessimism              0.327    16.621    
                         clock uncertainty           -0.094    16.526    
    SLICE_X88Y73         FDCE (Setup_fdce_C_D)       -0.031    16.495    rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         16.495    
                         arrival time                         -13.997    
  -------------------------------------------------------------------
                         slack                                  2.498    

Slack (MET) :             2.512ns  (required time - arrival time)
  Source:                 graph_unit/x_ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.329ns  (logic 2.058ns (28.078%)  route 5.271ns (71.922%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.294ns = ( 16.294 - 10.000 ) 
    Source Clock Delay      (SCD):    6.657ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.710     6.657    graph_unit/CLK
    SLICE_X77Y64         FDCE                                         r  graph_unit/x_ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y64         FDCE (Prop_fdce_C_Q)         0.456     7.113 r  graph_unit/x_ball_reg_reg[1]/Q
                         net (fo=14, routed)          1.162     8.275    graph_unit/x_ball_reg_reg[9]_0[1]
    SLICE_X79Y66         LUT2 (Prop_lut2_I1_O)        0.152     8.427 r  graph_unit/r_dig0[3]_i_12/O
                         net (fo=2, routed)           0.477     8.904    graph_unit/r_dig0[3]_i_12_n_0
    SLICE_X74Y66         LUT6 (Prop_lut6_I4_O)        0.326     9.230 r  graph_unit/i__carry__0_i_3/O
                         net (fo=2, routed)           0.463     9.693    graph_unit/i__carry__0_i_3_n_0
    SLICE_X74Y66         LUT6 (Prop_lut6_I1_O)        0.124     9.817 r  graph_unit/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.190    10.007    graph_unit/i__carry__0_i_1__0_n_0
    SLICE_X75Y66         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    10.386 f  graph_unit/sq_ball_on2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.612    10.998    graph_unit/sq_ball_on2
    SLICE_X81Y65         LUT5 (Prop_lut5_I3_O)        0.373    11.371 f  graph_unit/rgb_reg[11]_i_8/O
                         net (fo=3, routed)           0.792    12.163    vga_unit/rgb_reg_reg[11]
    SLICE_X81Y62         LUT3 (Prop_lut3_I0_O)        0.124    12.287 f  vga_unit/rgb_reg[11]_i_2/O
                         net (fo=2, routed)           0.580    12.867    vga_unit/rgb_reg[11]_i_2_n_0
    SLICE_X81Y61         LUT6 (Prop_lut6_I0_O)        0.124    12.991 r  vga_unit/rgb_reg[3]_i_1/O
                         net (fo=4, routed)           0.995    13.986    rgb_next[3]
    SLICE_X88Y73         FDCE                                         r  rgb_reg_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    14.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.594    16.294    clk
    SLICE_X88Y73         FDCE                                         r  rgb_reg_reg[3]_lopt_replica_3/C
                         clock pessimism              0.327    16.621    
                         clock uncertainty           -0.094    16.526    
    SLICE_X88Y73         FDCE (Setup_fdce_C_D)       -0.028    16.498    rgb_reg_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         16.498    
                         arrival time                         -13.986    
  -------------------------------------------------------------------
                         slack                                  2.512    

Slack (MET) :             2.597ns  (required time - arrival time)
  Source:                 graph_unit/x_ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]_lopt_replica_3/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.253ns  (logic 2.254ns (31.076%)  route 4.999ns (68.924%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.303ns = ( 16.303 - 10.000 ) 
    Source Clock Delay      (SCD):    6.657ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.710     6.657    graph_unit/CLK
    SLICE_X77Y64         FDCE                                         r  graph_unit/x_ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y64         FDCE (Prop_fdce_C_Q)         0.456     7.113 r  graph_unit/x_ball_reg_reg[1]/Q
                         net (fo=14, routed)          1.162     8.275    graph_unit/x_ball_reg_reg[9]_0[1]
    SLICE_X79Y66         LUT2 (Prop_lut2_I1_O)        0.152     8.427 r  graph_unit/r_dig0[3]_i_12/O
                         net (fo=2, routed)           0.477     8.904    graph_unit/r_dig0[3]_i_12_n_0
    SLICE_X74Y66         LUT6 (Prop_lut6_I4_O)        0.326     9.230 r  graph_unit/i__carry__0_i_3/O
                         net (fo=2, routed)           0.463     9.693    graph_unit/i__carry__0_i_3_n_0
    SLICE_X74Y66         LUT6 (Prop_lut6_I1_O)        0.124     9.817 r  graph_unit/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.190    10.007    graph_unit/i__carry__0_i_1__0_n_0
    SLICE_X75Y66         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    10.386 f  graph_unit/sq_ball_on2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.612    10.998    graph_unit/sq_ball_on2
    SLICE_X81Y65         LUT5 (Prop_lut5_I3_O)        0.373    11.371 f  graph_unit/rgb_reg[11]_i_8/O
                         net (fo=3, routed)           0.694    12.065    vga_unit/rgb_reg_reg[11]
    SLICE_X81Y62         LUT3 (Prop_lut3_I1_O)        0.118    12.183 f  vga_unit/rgb_reg[7]_i_3/O
                         net (fo=1, routed)           0.439    12.622    vga_unit/rgb_reg[7]_i_3_n_0
    SLICE_X81Y61         LUT6 (Prop_lut6_I5_O)        0.326    12.948 r  vga_unit/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           0.962    13.910    rgb_next[7]
    SLICE_X88Y65         FDCE                                         r  rgb_reg_reg[7]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    14.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.603    16.303    clk
    SLICE_X88Y65         FDCE                                         r  rgb_reg_reg[7]_lopt_replica_3/C
                         clock pessimism              0.327    16.630    
                         clock uncertainty           -0.094    16.535    
    SLICE_X88Y65         FDCE (Setup_fdce_C_D)       -0.028    16.507    rgb_reg_reg[7]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         16.507    
                         arrival time                         -13.910    
  -------------------------------------------------------------------
                         slack                                  2.597    

Slack (MET) :             2.619ns  (required time - arrival time)
  Source:                 graph_unit/x_ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.218ns  (logic 2.254ns (31.228%)  route 4.964ns (68.772%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.306ns = ( 16.306 - 10.000 ) 
    Source Clock Delay      (SCD):    6.657ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.710     6.657    graph_unit/CLK
    SLICE_X77Y64         FDCE                                         r  graph_unit/x_ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y64         FDCE (Prop_fdce_C_Q)         0.456     7.113 r  graph_unit/x_ball_reg_reg[1]/Q
                         net (fo=14, routed)          1.162     8.275    graph_unit/x_ball_reg_reg[9]_0[1]
    SLICE_X79Y66         LUT2 (Prop_lut2_I1_O)        0.152     8.427 r  graph_unit/r_dig0[3]_i_12/O
                         net (fo=2, routed)           0.477     8.904    graph_unit/r_dig0[3]_i_12_n_0
    SLICE_X74Y66         LUT6 (Prop_lut6_I4_O)        0.326     9.230 r  graph_unit/i__carry__0_i_3/O
                         net (fo=2, routed)           0.463     9.693    graph_unit/i__carry__0_i_3_n_0
    SLICE_X74Y66         LUT6 (Prop_lut6_I1_O)        0.124     9.817 r  graph_unit/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.190    10.007    graph_unit/i__carry__0_i_1__0_n_0
    SLICE_X75Y66         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    10.386 f  graph_unit/sq_ball_on2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.612    10.998    graph_unit/sq_ball_on2
    SLICE_X81Y65         LUT5 (Prop_lut5_I3_O)        0.373    11.371 f  graph_unit/rgb_reg[11]_i_8/O
                         net (fo=3, routed)           0.694    12.065    vga_unit/rgb_reg_reg[11]
    SLICE_X81Y62         LUT3 (Prop_lut3_I1_O)        0.118    12.183 f  vga_unit/rgb_reg[7]_i_3/O
                         net (fo=1, routed)           0.439    12.622    vga_unit/rgb_reg[7]_i_3_n_0
    SLICE_X81Y61         LUT6 (Prop_lut6_I5_O)        0.326    12.948 r  vga_unit/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           0.927    13.875    rgb_next[7]
    SLICE_X88Y61         FDCE                                         r  rgb_reg_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    14.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.606    16.306    clk
    SLICE_X88Y61         FDCE                                         r  rgb_reg_reg[7]_lopt_replica/C
                         clock pessimism              0.327    16.633    
                         clock uncertainty           -0.094    16.538    
    SLICE_X88Y61         FDCE (Setup_fdce_C_D)       -0.045    16.493    rgb_reg_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         16.493    
                         arrival time                         -13.875    
  -------------------------------------------------------------------
                         slack                                  2.619    

Slack (MET) :             2.787ns  (required time - arrival time)
  Source:                 graph_unit/x_ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.064ns  (logic 2.254ns (31.909%)  route 4.810ns (68.091%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.303ns = ( 16.303 - 10.000 ) 
    Source Clock Delay      (SCD):    6.657ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.710     6.657    graph_unit/CLK
    SLICE_X77Y64         FDCE                                         r  graph_unit/x_ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y64         FDCE (Prop_fdce_C_Q)         0.456     7.113 r  graph_unit/x_ball_reg_reg[1]/Q
                         net (fo=14, routed)          1.162     8.275    graph_unit/x_ball_reg_reg[9]_0[1]
    SLICE_X79Y66         LUT2 (Prop_lut2_I1_O)        0.152     8.427 r  graph_unit/r_dig0[3]_i_12/O
                         net (fo=2, routed)           0.477     8.904    graph_unit/r_dig0[3]_i_12_n_0
    SLICE_X74Y66         LUT6 (Prop_lut6_I4_O)        0.326     9.230 r  graph_unit/i__carry__0_i_3/O
                         net (fo=2, routed)           0.463     9.693    graph_unit/i__carry__0_i_3_n_0
    SLICE_X74Y66         LUT6 (Prop_lut6_I1_O)        0.124     9.817 r  graph_unit/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.190    10.007    graph_unit/i__carry__0_i_1__0_n_0
    SLICE_X75Y66         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    10.386 f  graph_unit/sq_ball_on2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.612    10.998    graph_unit/sq_ball_on2
    SLICE_X81Y65         LUT5 (Prop_lut5_I3_O)        0.373    11.371 f  graph_unit/rgb_reg[11]_i_8/O
                         net (fo=3, routed)           0.694    12.065    vga_unit/rgb_reg_reg[11]
    SLICE_X81Y62         LUT3 (Prop_lut3_I1_O)        0.118    12.183 f  vga_unit/rgb_reg[7]_i_3/O
                         net (fo=1, routed)           0.439    12.622    vga_unit/rgb_reg[7]_i_3_n_0
    SLICE_X81Y61         LUT6 (Prop_lut6_I5_O)        0.326    12.948 r  vga_unit/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           0.773    13.721    rgb_next[7]
    SLICE_X88Y65         FDCE                                         r  rgb_reg_reg[7]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    14.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.603    16.303    clk
    SLICE_X88Y65         FDCE                                         r  rgb_reg_reg[7]_lopt_replica_2/C
                         clock pessimism              0.327    16.630    
                         clock uncertainty           -0.094    16.535    
    SLICE_X88Y65         FDCE (Setup_fdce_C_D)       -0.028    16.507    rgb_reg_reg[7]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         16.507    
                         arrival time                         -13.721    
  -------------------------------------------------------------------
                         slack                                  2.787    

Slack (MET) :             2.822ns  (required time - arrival time)
  Source:                 graph_unit/x_ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.029ns  (logic 2.254ns (32.069%)  route 4.775ns (67.931%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.306ns = ( 16.306 - 10.000 ) 
    Source Clock Delay      (SCD):    6.657ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.710     6.657    graph_unit/CLK
    SLICE_X77Y64         FDCE                                         r  graph_unit/x_ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y64         FDCE (Prop_fdce_C_Q)         0.456     7.113 r  graph_unit/x_ball_reg_reg[1]/Q
                         net (fo=14, routed)          1.162     8.275    graph_unit/x_ball_reg_reg[9]_0[1]
    SLICE_X79Y66         LUT2 (Prop_lut2_I1_O)        0.152     8.427 r  graph_unit/r_dig0[3]_i_12/O
                         net (fo=2, routed)           0.477     8.904    graph_unit/r_dig0[3]_i_12_n_0
    SLICE_X74Y66         LUT6 (Prop_lut6_I4_O)        0.326     9.230 r  graph_unit/i__carry__0_i_3/O
                         net (fo=2, routed)           0.463     9.693    graph_unit/i__carry__0_i_3_n_0
    SLICE_X74Y66         LUT6 (Prop_lut6_I1_O)        0.124     9.817 r  graph_unit/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.190    10.007    graph_unit/i__carry__0_i_1__0_n_0
    SLICE_X75Y66         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    10.386 f  graph_unit/sq_ball_on2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.612    10.998    graph_unit/sq_ball_on2
    SLICE_X81Y65         LUT5 (Prop_lut5_I3_O)        0.373    11.371 f  graph_unit/rgb_reg[11]_i_8/O
                         net (fo=3, routed)           0.694    12.065    vga_unit/rgb_reg_reg[11]
    SLICE_X81Y62         LUT3 (Prop_lut3_I1_O)        0.118    12.183 f  vga_unit/rgb_reg[7]_i_3/O
                         net (fo=1, routed)           0.439    12.622    vga_unit/rgb_reg[7]_i_3_n_0
    SLICE_X81Y61         LUT6 (Prop_lut6_I5_O)        0.326    12.948 r  vga_unit/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           0.738    13.686    rgb_next[7]
    SLICE_X88Y61         FDCE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    14.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.606    16.306    clk
    SLICE_X88Y61         FDCE                                         r  rgb_reg_reg[7]/C
                         clock pessimism              0.327    16.633    
                         clock uncertainty           -0.094    16.538    
    SLICE_X88Y61         FDCE (Setup_fdce_C_D)       -0.031    16.507    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         16.507    
                         arrival time                         -13.686    
  -------------------------------------------------------------------
                         slack                                  2.822    

Slack (MET) :             2.824ns  (required time - arrival time)
  Source:                 graph_unit/x_ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica_3/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.010ns  (logic 2.058ns (29.358%)  route 4.952ns (70.642%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.303ns = ( 16.303 - 10.000 ) 
    Source Clock Delay      (SCD):    6.657ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.710     6.657    graph_unit/CLK
    SLICE_X77Y64         FDCE                                         r  graph_unit/x_ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y64         FDCE (Prop_fdce_C_Q)         0.456     7.113 r  graph_unit/x_ball_reg_reg[1]/Q
                         net (fo=14, routed)          1.162     8.275    graph_unit/x_ball_reg_reg[9]_0[1]
    SLICE_X79Y66         LUT2 (Prop_lut2_I1_O)        0.152     8.427 r  graph_unit/r_dig0[3]_i_12/O
                         net (fo=2, routed)           0.477     8.904    graph_unit/r_dig0[3]_i_12_n_0
    SLICE_X74Y66         LUT6 (Prop_lut6_I4_O)        0.326     9.230 r  graph_unit/i__carry__0_i_3/O
                         net (fo=2, routed)           0.463     9.693    graph_unit/i__carry__0_i_3_n_0
    SLICE_X74Y66         LUT6 (Prop_lut6_I1_O)        0.124     9.817 r  graph_unit/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.190    10.007    graph_unit/i__carry__0_i_1__0_n_0
    SLICE_X75Y66         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    10.386 f  graph_unit/sq_ball_on2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.612    10.998    graph_unit/sq_ball_on2
    SLICE_X81Y65         LUT5 (Prop_lut5_I3_O)        0.373    11.371 f  graph_unit/rgb_reg[11]_i_8/O
                         net (fo=3, routed)           0.694    12.065    vga_unit/rgb_reg_reg[11]
    SLICE_X81Y62         LUT4 (Prop_lut4_I1_O)        0.124    12.189 f  vga_unit/rgb_reg[11]_i_6/O
                         net (fo=2, routed)           0.414    12.603    vga_unit/rgb_reg[11]_i_6_n_0
    SLICE_X81Y61         LUT6 (Prop_lut6_I4_O)        0.124    12.727 r  vga_unit/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.940    13.667    rgb_next[11]
    SLICE_X88Y65         FDCE                                         r  rgb_reg_reg[11]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    14.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.603    16.303    clk
    SLICE_X88Y65         FDCE                                         r  rgb_reg_reg[11]_lopt_replica_3/C
                         clock pessimism              0.327    16.630    
                         clock uncertainty           -0.094    16.535    
    SLICE_X88Y65         FDCE (Setup_fdce_C_D)       -0.045    16.490    rgb_reg_reg[11]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         16.490    
                         arrival time                         -13.667    
  -------------------------------------------------------------------
                         slack                                  2.824    

Slack (MET) :             2.953ns  (required time - arrival time)
  Source:                 graph_unit/x_ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.859ns  (logic 2.058ns (30.005%)  route 4.801ns (69.995%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.303ns = ( 16.303 - 10.000 ) 
    Source Clock Delay      (SCD):    6.657ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.710     6.657    graph_unit/CLK
    SLICE_X77Y64         FDCE                                         r  graph_unit/x_ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y64         FDCE (Prop_fdce_C_Q)         0.456     7.113 r  graph_unit/x_ball_reg_reg[1]/Q
                         net (fo=14, routed)          1.162     8.275    graph_unit/x_ball_reg_reg[9]_0[1]
    SLICE_X79Y66         LUT2 (Prop_lut2_I1_O)        0.152     8.427 r  graph_unit/r_dig0[3]_i_12/O
                         net (fo=2, routed)           0.477     8.904    graph_unit/r_dig0[3]_i_12_n_0
    SLICE_X74Y66         LUT6 (Prop_lut6_I4_O)        0.326     9.230 r  graph_unit/i__carry__0_i_3/O
                         net (fo=2, routed)           0.463     9.693    graph_unit/i__carry__0_i_3_n_0
    SLICE_X74Y66         LUT6 (Prop_lut6_I1_O)        0.124     9.817 r  graph_unit/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.190    10.007    graph_unit/i__carry__0_i_1__0_n_0
    SLICE_X75Y66         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    10.386 f  graph_unit/sq_ball_on2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.612    10.998    graph_unit/sq_ball_on2
    SLICE_X81Y65         LUT5 (Prop_lut5_I3_O)        0.373    11.371 f  graph_unit/rgb_reg[11]_i_8/O
                         net (fo=3, routed)           0.694    12.065    vga_unit/rgb_reg_reg[11]
    SLICE_X81Y62         LUT4 (Prop_lut4_I1_O)        0.124    12.189 f  vga_unit/rgb_reg[11]_i_6/O
                         net (fo=2, routed)           0.414    12.603    vga_unit/rgb_reg[11]_i_6_n_0
    SLICE_X81Y61         LUT6 (Prop_lut6_I4_O)        0.124    12.727 r  vga_unit/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.789    13.516    rgb_next[11]
    SLICE_X89Y65         FDCE                                         r  rgb_reg_reg[11]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    14.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.603    16.303    clk
    SLICE_X89Y65         FDCE                                         r  rgb_reg_reg[11]_lopt_replica/C
                         clock pessimism              0.327    16.630    
                         clock uncertainty           -0.094    16.535    
    SLICE_X89Y65         FDCE (Setup_fdce_C_D)       -0.067    16.468    rgb_reg_reg[11]_lopt_replica
  -------------------------------------------------------------------
                         required time                         16.468    
                         arrival time                         -13.516    
  -------------------------------------------------------------------
                         slack                                  2.953    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 timer_unit/timer_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_unit/timer_reg_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.189ns (60.880%)  route 0.121ns (39.120%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.596ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.592     2.035    timer_unit/clk_out1
    SLICE_X75Y62         FDPE                                         r  timer_unit/timer_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y62         FDPE (Prop_fdpe_C_Q)         0.141     2.176 r  timer_unit/timer_reg_reg[1]/Q
                         net (fo=6, routed)           0.121     2.298    timer_unit/timer_reg[1]
    SLICE_X74Y62         LUT5 (Prop_lut5_I2_O)        0.048     2.346 r  timer_unit/timer_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.346    timer_unit/timer_next[3]
    SLICE_X74Y62         FDPE                                         r  timer_unit/timer_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.864     2.596    timer_unit/clk_out1
    SLICE_X74Y62         FDPE                                         r  timer_unit/timer_reg_reg[3]/C
                         clock pessimism             -0.547     2.048    
                         clock uncertainty            0.094     2.143    
    SLICE_X74Y62         FDPE (Hold_fdpe_C_D)         0.131     2.274    timer_unit/timer_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.274    
                         arrival time                           2.346    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 timer_unit/timer_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_unit/timer_reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.596ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.592     2.035    timer_unit/clk_out1
    SLICE_X75Y62         FDPE                                         r  timer_unit/timer_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y62         FDPE (Prop_fdpe_C_Q)         0.141     2.176 r  timer_unit/timer_reg_reg[1]/Q
                         net (fo=6, routed)           0.121     2.298    timer_unit/timer_reg[1]
    SLICE_X74Y62         LUT4 (Prop_lut4_I1_O)        0.045     2.343 r  timer_unit/timer_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.343    timer_unit/timer_next[2]
    SLICE_X74Y62         FDPE                                         r  timer_unit/timer_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.864     2.596    timer_unit/clk_out1
    SLICE_X74Y62         FDPE                                         r  timer_unit/timer_reg_reg[2]/C
                         clock pessimism             -0.547     2.048    
                         clock uncertainty            0.094     2.143    
    SLICE_X74Y62         FDPE (Hold_fdpe_C_D)         0.120     2.263    timer_unit/timer_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.263    
                         arrival time                           2.343    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/r_dig0_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.189ns (56.479%)  route 0.146ns (43.521%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.598ns
    Source Clock Delay      (SCD):    2.036ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.593     2.036    clk
    SLICE_X77Y61         FDCE                                         r  FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y61         FDCE (Prop_fdce_C_Q)         0.141     2.177 r  FSM_sequential_state_reg_reg[0]/Q
                         net (fo=56, routed)          0.146     2.323    counter_unit/state_reg[0]
    SLICE_X76Y61         LUT5 (Prop_lut5_I3_O)        0.048     2.371 r  counter_unit/r_dig0[2]_i_1/O
                         net (fo=1, routed)           0.000     2.371    counter_unit/dig0_next[2]
    SLICE_X76Y61         FDCE                                         r  counter_unit/r_dig0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.866     2.598    counter_unit/CLK
    SLICE_X76Y61         FDCE                                         r  counter_unit/r_dig0_reg[2]/C
                         clock pessimism             -0.548     2.049    
                         clock uncertainty            0.094     2.144    
    SLICE_X76Y61         FDCE (Hold_fdce_C_D)         0.131     2.275    counter_unit/r_dig0_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.275    
                         arrival time                           2.371    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/r_dig0_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.085%)  route 0.146ns (43.915%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.598ns
    Source Clock Delay      (SCD):    2.036ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.593     2.036    clk
    SLICE_X77Y61         FDCE                                         r  FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y61         FDCE (Prop_fdce_C_Q)         0.141     2.177 r  FSM_sequential_state_reg_reg[0]/Q
                         net (fo=56, routed)          0.146     2.323    counter_unit/state_reg[0]
    SLICE_X76Y61         LUT3 (Prop_lut3_I1_O)        0.045     2.368 r  counter_unit/r_dig0[0]_i_1/O
                         net (fo=1, routed)           0.000     2.368    counter_unit/r_dig0[0]_i_1_n_0
    SLICE_X76Y61         FDCE                                         r  counter_unit/r_dig0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.866     2.598    counter_unit/CLK
    SLICE_X76Y61         FDCE                                         r  counter_unit/r_dig0_reg[0]/C
                         clock pessimism             -0.548     2.049    
                         clock uncertainty            0.094     2.144    
    SLICE_X76Y61         FDCE (Hold_fdce_C_D)         0.120     2.264    counter_unit/r_dig0_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.264    
                         arrival time                           2.368    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 counter_unit/r_dig1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/r_dig1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.853%)  route 0.087ns (26.147%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.598ns
    Source Clock Delay      (SCD):    2.036ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.593     2.036    counter_unit/CLK
    SLICE_X76Y60         FDCE                                         r  counter_unit/r_dig1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y60         FDCE (Prop_fdce_C_Q)         0.148     2.184 r  counter_unit/r_dig1_reg[2]/Q
                         net (fo=4, routed)           0.087     2.271    counter_unit/r_dig1_reg[3]_0[2]
    SLICE_X76Y60         LUT6 (Prop_lut6_I2_O)        0.098     2.369 r  counter_unit/r_dig1[3]_i_2/O
                         net (fo=1, routed)           0.000     2.369    counter_unit/dig1_next[3]
    SLICE_X76Y60         FDCE                                         r  counter_unit/r_dig1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.866     2.598    counter_unit/CLK
    SLICE_X76Y60         FDCE                                         r  counter_unit/r_dig1_reg[3]/C
                         clock pessimism             -0.561     2.036    
                         clock uncertainty            0.094     2.131    
    SLICE_X76Y60         FDCE (Hold_fdce_C_D)         0.121     2.252    counter_unit/r_dig1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.252    
                         arrival time                           2.369    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 timer_unit/timer_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_unit/timer_reg_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.226%)  route 0.116ns (35.774%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.596ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.592     2.035    timer_unit/clk_out1
    SLICE_X74Y62         FDPE                                         r  timer_unit/timer_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y62         FDPE (Prop_fdpe_C_Q)         0.164     2.199 r  timer_unit/timer_reg_reg[2]/Q
                         net (fo=5, routed)           0.116     2.316    timer_unit/timer_reg[2]
    SLICE_X75Y62         LUT6 (Prop_lut6_I1_O)        0.045     2.361 r  timer_unit/timer_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.361    timer_unit/timer_next[4]
    SLICE_X75Y62         FDPE                                         r  timer_unit/timer_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.864     2.596    timer_unit/clk_out1
    SLICE_X75Y62         FDPE                                         r  timer_unit/timer_reg_reg[4]/C
                         clock pessimism             -0.547     2.048    
                         clock uncertainty            0.094     2.143    
    SLICE_X75Y62         FDPE (Hold_fdpe_C_D)         0.092     2.235    timer_unit/timer_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.235    
                         arrival time                           2.361    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.938%)  route 0.165ns (47.062%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.598ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.592     2.035    clk
    SLICE_X77Y62         FDCE                                         r  ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y62         FDCE (Prop_fdce_C_Q)         0.141     2.176 r  ball_reg_reg[0]/Q
                         net (fo=4, routed)           0.165     2.342    graph_unit/data2[0]
    SLICE_X77Y61         LUT6 (Prop_lut6_I0_O)        0.045     2.387 r  graph_unit/FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.387    graph_unit_n_14
    SLICE_X77Y61         FDCE                                         r  FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.866     2.598    clk
    SLICE_X77Y61         FDCE                                         r  FSM_sequential_state_reg_reg[0]/C
                         clock pessimism             -0.545     2.052    
                         clock uncertainty            0.094     2.147    
    SLICE_X77Y61         FDCE (Hold_fdce_C_D)         0.091     2.238    FSM_sequential_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.238    
                         arrival time                           2.387    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/r_dig0_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.681%)  route 0.196ns (51.319%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.598ns
    Source Clock Delay      (SCD):    2.036ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.593     2.036    clk
    SLICE_X77Y61         FDCE                                         r  FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y61         FDCE (Prop_fdce_C_Q)         0.141     2.177 r  FSM_sequential_state_reg_reg[0]/Q
                         net (fo=56, routed)          0.196     2.373    counter_unit/state_reg[0]
    SLICE_X76Y61         LUT6 (Prop_lut6_I1_O)        0.045     2.418 r  counter_unit/r_dig0[3]_i_2/O
                         net (fo=1, routed)           0.000     2.418    counter_unit/dig0_next[3]
    SLICE_X76Y61         FDCE                                         r  counter_unit/r_dig0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.866     2.598    counter_unit/CLK
    SLICE_X76Y61         FDCE                                         r  counter_unit/r_dig0_reg[3]/C
                         clock pessimism             -0.548     2.049    
                         clock uncertainty            0.094     2.144    
    SLICE_X76Y61         FDCE (Hold_fdce_C_D)         0.121     2.265    counter_unit/r_dig0_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.265    
                         arrival time                           2.418    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 vga_unit/r_25MHz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/r_25MHz_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.183ns (49.904%)  route 0.184ns (50.096%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.598ns
    Source Clock Delay      (SCD):    2.039ns
    Clock Pessimism Removal (CPR):    0.558ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.596     2.039    vga_unit/clk_out1
    SLICE_X82Y69         FDCE                                         r  vga_unit/r_25MHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y69         FDCE (Prop_fdce_C_Q)         0.141     2.180 r  vga_unit/r_25MHz_reg[0]/Q
                         net (fo=3, routed)           0.184     2.364    vga_unit/r_25MHz[0]
    SLICE_X82Y69         LUT2 (Prop_lut2_I0_O)        0.042     2.406 r  vga_unit/r_25MHz[1]_i_1/O
                         net (fo=1, routed)           0.000     2.406    vga_unit/r_25MHz[1]_i_1_n_0
    SLICE_X82Y69         FDCE                                         r  vga_unit/r_25MHz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.866     2.598    vga_unit/clk_out1
    SLICE_X82Y69         FDCE                                         r  vga_unit/r_25MHz_reg[1]/C
                         clock pessimism             -0.558     2.039    
                         clock uncertainty            0.094     2.134    
    SLICE_X82Y69         FDCE (Hold_fdce_C_D)         0.107     2.241    vga_unit/r_25MHz_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.241    
                         arrival time                           2.406    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 graph_unit/y_delta_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graph_unit/y_ball_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.250ns (58.045%)  route 0.181ns (41.955%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.597ns
    Source Clock Delay      (SCD):    2.039ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.596     2.039    graph_unit/CLK
    SLICE_X81Y65         FDCE                                         r  graph_unit/y_delta_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y65         FDCE (Prop_fdce_C_Q)         0.141     2.180 r  graph_unit/y_delta_reg_reg[8]/Q
                         net (fo=16, routed)          0.181     2.361    graph_unit/y_delta_reg[8]
    SLICE_X78Y64         LUT4 (Prop_lut4_I0_O)        0.045     2.406 r  graph_unit/y_ball_next_carry_i_5/O
                         net (fo=1, routed)           0.000     2.406    graph_unit/y_ball_next_carry_i_5_n_0
    SLICE_X78Y64         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.470 r  graph_unit/y_ball_next_carry/O[3]
                         net (fo=1, routed)           0.000     2.470    graph_unit/y_ball_next_carry_n_4
    SLICE_X78Y64         FDCE                                         r  graph_unit/y_ball_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.865     2.597    graph_unit/CLK
    SLICE_X78Y64         FDCE                                         r  graph_unit/y_ball_reg_reg[4]/C
                         clock pessimism             -0.522     2.074    
                         clock uncertainty            0.094     2.169    
    SLICE_X78Y64         FDCE (Hold_fdce_C_D)         0.134     2.303    graph_unit/y_ball_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.303    
                         arrival time                           2.470    
  -------------------------------------------------------------------
                         slack                                  0.167    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vga_unit/h_count_next_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.142ns  (logic 1.632ns (22.852%)  route 5.510ns (77.148%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T25                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    T25                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.279     4.787    vga_unit/reset_n_IBUF
    SLICE_X70Y60         LUT1 (Prop_lut1_I0_O)        0.124     4.911 f  vga_unit/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=107, routed)         2.230     7.142    vga_unit/AR[0]
    SLICE_X77Y68         FDCE                                         f  vga_unit/h_count_next_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vga_unit/h_count_next_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.142ns  (logic 1.632ns (22.852%)  route 5.510ns (77.148%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T25                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    T25                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.279     4.787    vga_unit/reset_n_IBUF
    SLICE_X70Y60         LUT1 (Prop_lut1_I0_O)        0.124     4.911 f  vga_unit/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=107, routed)         2.230     7.142    vga_unit/AR[0]
    SLICE_X77Y68         FDCE                                         f  vga_unit/h_count_next_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vga_unit/v_count_next_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.077ns  (logic 1.632ns (23.061%)  route 5.445ns (76.939%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T25                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    T25                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.279     4.787    vga_unit/reset_n_IBUF
    SLICE_X70Y60         LUT1 (Prop_lut1_I0_O)        0.124     4.911 f  vga_unit/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=107, routed)         2.166     7.077    vga_unit/AR[0]
    SLICE_X79Y63         FDCE                                         f  vga_unit/v_count_next_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vga_unit/v_count_next_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.077ns  (logic 1.632ns (23.061%)  route 5.445ns (76.939%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T25                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    T25                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.279     4.787    vga_unit/reset_n_IBUF
    SLICE_X70Y60         LUT1 (Prop_lut1_I0_O)        0.124     4.911 f  vga_unit/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=107, routed)         2.166     7.077    vga_unit/AR[0]
    SLICE_X79Y63         FDCE                                         f  vga_unit/v_count_next_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vga_unit/h_count_next_reg[9]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.998ns  (logic 1.632ns (23.322%)  route 5.366ns (76.678%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T25                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    T25                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.279     4.787    vga_unit/reset_n_IBUF
    SLICE_X70Y60         LUT1 (Prop_lut1_I0_O)        0.124     4.911 f  vga_unit/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=107, routed)         2.087     6.998    vga_unit/AR[0]
    SLICE_X76Y67         FDCE                                         f  vga_unit/h_count_next_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vga_unit/h_count_next_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.971ns  (logic 1.632ns (23.414%)  route 5.339ns (76.586%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T25                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    T25                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.279     4.787    vga_unit/reset_n_IBUF
    SLICE_X70Y60         LUT1 (Prop_lut1_I0_O)        0.124     4.911 f  vga_unit/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=107, routed)         2.059     6.971    vga_unit/AR[0]
    SLICE_X78Y67         FDCE                                         f  vga_unit/h_count_next_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vga_unit/v_count_next_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.756ns  (logic 1.632ns (24.156%)  route 5.124ns (75.844%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T25                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    T25                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.279     4.787    vga_unit/reset_n_IBUF
    SLICE_X70Y60         LUT1 (Prop_lut1_I0_O)        0.124     4.911 f  vga_unit/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=107, routed)         1.845     6.756    vga_unit/AR[0]
    SLICE_X81Y63         FDCE                                         f  vga_unit/v_count_next_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vga_unit/v_count_next_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.756ns  (logic 1.632ns (24.156%)  route 5.124ns (75.844%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T25                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    T25                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.279     4.787    vga_unit/reset_n_IBUF
    SLICE_X70Y60         LUT1 (Prop_lut1_I0_O)        0.124     4.911 f  vga_unit/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=107, routed)         1.845     6.756    vga_unit/AR[0]
    SLICE_X81Y63         FDCE                                         f  vga_unit/v_count_next_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vga_unit/v_count_next_reg[9]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.756ns  (logic 1.632ns (24.156%)  route 5.124ns (75.844%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T25                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    T25                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.279     4.787    vga_unit/reset_n_IBUF
    SLICE_X70Y60         LUT1 (Prop_lut1_I0_O)        0.124     4.911 f  vga_unit/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=107, routed)         1.845     6.756    vga_unit/AR[0]
    SLICE_X81Y63         FDCE                                         f  vga_unit/v_count_next_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vga_unit/h_count_next_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.731ns  (logic 1.632ns (24.249%)  route 5.099ns (75.751%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T25                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    T25                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.279     4.787    vga_unit/reset_n_IBUF
    SLICE_X70Y60         LUT1 (Prop_lut1_I0_O)        0.124     4.911 f  vga_unit/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=107, routed)         1.819     6.731    vga_unit/AR[0]
    SLICE_X79Y62         FDCE                                         f  vga_unit/h_count_next_reg[1]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vga_unit/h_count_next_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.295ns  (logic 0.321ns (13.970%)  route 1.975ns (86.030%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T25                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    T25                  IBUF (Prop_ibuf_I_O)         0.276     0.276 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.436     1.712    vga_unit/reset_n_IBUF
    SLICE_X70Y60         LUT1 (Prop_lut1_I0_O)        0.045     1.757 f  vga_unit/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=107, routed)         0.538     2.295    vga_unit/AR[0]
    SLICE_X79Y61         FDCE                                         f  vga_unit/h_count_next_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vga_unit/h_count_next_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.301ns  (logic 0.321ns (13.937%)  route 1.980ns (86.063%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T25                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    T25                  IBUF (Prop_ibuf_I_O)         0.276     0.276 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.436     1.712    vga_unit/reset_n_IBUF
    SLICE_X70Y60         LUT1 (Prop_lut1_I0_O)        0.045     1.757 f  vga_unit/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=107, routed)         0.544     2.301    vga_unit/AR[0]
    SLICE_X77Y63         FDCE                                         f  vga_unit/h_count_next_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vga_unit/h_count_next_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.301ns  (logic 0.321ns (13.937%)  route 1.980ns (86.063%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T25                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    T25                  IBUF (Prop_ibuf_I_O)         0.276     0.276 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.436     1.712    vga_unit/reset_n_IBUF
    SLICE_X70Y60         LUT1 (Prop_lut1_I0_O)        0.045     1.757 f  vga_unit/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=107, routed)         0.544     2.301    vga_unit/AR[0]
    SLICE_X77Y63         FDCE                                         f  vga_unit/h_count_next_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vga_unit/h_count_next_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.301ns  (logic 0.321ns (13.937%)  route 1.980ns (86.063%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T25                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    T25                  IBUF (Prop_ibuf_I_O)         0.276     0.276 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.436     1.712    vga_unit/reset_n_IBUF
    SLICE_X70Y60         LUT1 (Prop_lut1_I0_O)        0.045     1.757 f  vga_unit/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=107, routed)         0.544     2.301    vga_unit/AR[0]
    SLICE_X77Y63         FDCE                                         f  vga_unit/h_count_next_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vga_unit/h_count_next_reg[8]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.301ns  (logic 0.321ns (13.937%)  route 1.980ns (86.063%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T25                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    T25                  IBUF (Prop_ibuf_I_O)         0.276     0.276 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.436     1.712    vga_unit/reset_n_IBUF
    SLICE_X70Y60         LUT1 (Prop_lut1_I0_O)        0.045     1.757 f  vga_unit/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=107, routed)         0.544     2.301    vga_unit/AR[0]
    SLICE_X77Y63         FDCE                                         f  vga_unit/h_count_next_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vga_unit/v_count_next_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.510ns  (logic 0.321ns (12.773%)  route 2.190ns (87.227%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T25                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    T25                  IBUF (Prop_ibuf_I_O)         0.276     0.276 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.436     1.712    vga_unit/reset_n_IBUF
    SLICE_X70Y60         LUT1 (Prop_lut1_I0_O)        0.045     1.757 f  vga_unit/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=107, routed)         0.753     2.510    vga_unit/AR[0]
    SLICE_X80Y62         FDCE                                         f  vga_unit/v_count_next_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vga_unit/v_count_next_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.510ns  (logic 0.321ns (12.773%)  route 2.190ns (87.227%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T25                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    T25                  IBUF (Prop_ibuf_I_O)         0.276     0.276 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.436     1.712    vga_unit/reset_n_IBUF
    SLICE_X70Y60         LUT1 (Prop_lut1_I0_O)        0.045     1.757 f  vga_unit/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=107, routed)         0.753     2.510    vga_unit/AR[0]
    SLICE_X80Y62         FDCE                                         f  vga_unit/v_count_next_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vga_unit/v_count_next_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.510ns  (logic 0.321ns (12.773%)  route 2.190ns (87.227%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T25                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    T25                  IBUF (Prop_ibuf_I_O)         0.276     0.276 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.436     1.712    vga_unit/reset_n_IBUF
    SLICE_X70Y60         LUT1 (Prop_lut1_I0_O)        0.045     1.757 f  vga_unit/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=107, routed)         0.753     2.510    vga_unit/AR[0]
    SLICE_X80Y62         FDCE                                         f  vga_unit/v_count_next_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vga_unit/v_count_next_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.510ns  (logic 0.321ns (12.773%)  route 2.190ns (87.227%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T25                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    T25                  IBUF (Prop_ibuf_I_O)         0.276     0.276 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.436     1.712    vga_unit/reset_n_IBUF
    SLICE_X70Y60         LUT1 (Prop_lut1_I0_O)        0.045     1.757 f  vga_unit/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=107, routed)         0.753     2.510    vga_unit/AR[0]
    SLICE_X80Y62         FDCE                                         f  vga_unit/v_count_next_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vga_unit/v_count_next_reg[8]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.510ns  (logic 0.321ns (12.773%)  route 2.190ns (87.227%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T25                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    T25                  IBUF (Prop_ibuf_I_O)         0.276     0.276 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.436     1.712    vga_unit/reset_n_IBUF
    SLICE_X70Y60         LUT1 (Prop_lut1_I0_O)        0.045     1.757 f  vga_unit/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=107, routed)         0.753     2.510    vga_unit/AR[0]
    SLICE_X80Y62         FDCE                                         f  vga_unit/v_count_next_reg[8]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_unit/v_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.640ns  (logic 4.002ns (60.279%)  route 2.637ns (39.721%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.721     6.668    vga_unit/clk_out1
    SLICE_X82Y65         FDCE                                         r  vga_unit/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y65         FDCE (Prop_fdce_C_Q)         0.456     7.124 r  vga_unit/v_sync_reg_reg/Q
                         net (fo=1, routed)           2.637     9.761    vsync_OBUF
    M6                   OBUF (Prop_obuf_I_O)         3.546    13.307 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000    13.307    vsync
    M6                                                                r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/h_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.632ns  (logic 4.055ns (61.142%)  route 2.577ns (38.858%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.713     6.660    vga_unit/clk_out1
    SLICE_X80Y67         FDCE                                         r  vga_unit/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y67         FDCE (Prop_fdce_C_Q)         0.518     7.178 r  vga_unit/h_sync_reg_reg/Q
                         net (fo=1, routed)           2.577     9.755    hsync_OBUF
    M5                   OBUF (Prop_obuf_I_O)         3.537    13.292 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000    13.292    hsync
    M5                                                                r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[3]_lopt_replica_3/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.335ns  (logic 4.103ns (64.768%)  route 2.232ns (35.232%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.712     6.659    clk
    SLICE_X88Y73         FDCE                                         r  rgb_reg_reg[3]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y73         FDCE (Prop_fdce_C_Q)         0.518     7.177 r  rgb_reg_reg[3]_lopt_replica_3/Q
                         net (fo=1, routed)           2.232     9.409    rgb_reg_reg[3]_lopt_replica_3_1
    K1                   OBUF (Prop_obuf_I_O)         3.585    12.994 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.994    rgb[2]
    K1                                                                r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]_lopt_replica_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.239ns  (logic 4.095ns (65.637%)  route 2.144ns (34.363%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.723     6.670    clk
    SLICE_X88Y65         FDCE                                         r  rgb_reg_reg[7]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y65         FDCE (Prop_fdce_C_Q)         0.518     7.188 r  rgb_reg_reg[7]_lopt_replica_2/Q
                         net (fo=1, routed)           2.144     9.332    rgb_reg_reg[7]_lopt_replica_2_1
    N1                   OBUF (Prop_obuf_I_O)         3.577    12.909 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.909    rgb[5]
    N1                                                                r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.195ns  (logic 4.109ns (66.330%)  route 2.086ns (33.670%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.712     6.659    clk
    SLICE_X88Y73         FDCE                                         r  rgb_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y73         FDCE (Prop_fdce_C_Q)         0.518     7.177 r  rgb_reg_reg[3]/Q
                         net (fo=1, routed)           2.086     9.263    rgb_OBUF[0]
    J1                   OBUF (Prop_obuf_I_O)         3.591    12.853 r  rgb_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.853    rgb[3]
    J1                                                                r  rgb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.897ns  (logic 4.037ns (68.452%)  route 1.860ns (31.548%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.723     6.670    clk
    SLICE_X89Y65         FDCE                                         r  rgb_reg_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y65         FDCE (Prop_fdce_C_Q)         0.456     7.126 r  rgb_reg_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           1.860     8.986    rgb_reg_reg[11]_lopt_replica_1
    P1                   OBUF (Prop_obuf_I_O)         3.581    12.567 r  rgb_OBUF[10]_inst/O
                         net (fo=0)                   0.000    12.567    rgb[10]
    P1                                                                r  rgb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]_lopt_replica_3/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.880ns  (logic 4.076ns (69.309%)  route 1.805ns (30.691%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.723     6.670    clk
    SLICE_X88Y65         FDCE                                         r  rgb_reg_reg[7]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y65         FDCE (Prop_fdce_C_Q)         0.518     7.188 r  rgb_reg_reg[7]_lopt_replica_3/Q
                         net (fo=1, routed)           1.805     8.993    rgb_reg_reg[7]_lopt_replica_3_1
    T3                   OBUF (Prop_obuf_I_O)         3.558    12.550 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.550    rgb[6]
    T3                                                                r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.759ns  (logic 4.086ns (70.948%)  route 1.673ns (29.052%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.723     6.670    clk
    SLICE_X88Y65         FDCE                                         r  rgb_reg_reg[11]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y65         FDCE (Prop_fdce_C_Q)         0.518     7.188 r  rgb_reg_reg[11]_lopt_replica_2/Q
                         net (fo=1, routed)           1.673     8.861    rgb_reg_reg[11]_lopt_replica_2_1
    T2                   OBUF (Prop_obuf_I_O)         3.568    12.429 r  rgb_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.429    rgb[11]
    T2                                                                r  rgb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.755ns  (logic 4.082ns (70.928%)  route 1.673ns (29.072%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.725     6.672    clk
    SLICE_X88Y63         FDCE                                         r  rgb_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y63         FDCE (Prop_fdce_C_Q)         0.518     7.190 r  rgb_reg_reg[11]/Q
                         net (fo=1, routed)           1.673     8.863    rgb_OBUF[8]
    U2                   OBUF (Prop_obuf_I_O)         3.564    12.427 r  rgb_OBUF[9]_inst/O
                         net (fo=0)                   0.000    12.427    rgb[9]
    U2                                                                r  rgb[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.747ns  (logic 4.074ns (70.889%)  route 1.673ns (29.111%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.727     6.674    clk
    SLICE_X88Y61         FDCE                                         r  rgb_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y61         FDCE (Prop_fdce_C_Q)         0.518     7.192 r  rgb_reg_reg[7]/Q
                         net (fo=1, routed)           1.673     8.865    rgb_OBUF[4]
    P6                   OBUF (Prop_obuf_I_O)         3.556    12.421 r  rgb_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.421    rgb[7]
    P6                                                                r  rgb[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_unit/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/h_count_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.186ns (67.237%)  route 0.091ns (32.763%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.589     2.032    vga_unit/clk_out1
    SLICE_X77Y67         FDCE                                         r  vga_unit/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y67         FDCE (Prop_fdce_C_Q)         0.141     2.173 r  vga_unit/h_count_reg_reg[9]/Q
                         net (fo=17, routed)          0.091     2.264    vga_unit/h_count_reg_reg[9]_0[9]
    SLICE_X76Y67         LUT6 (Prop_lut6_I2_O)        0.045     2.309 r  vga_unit/h_count_next[9]_i_1/O
                         net (fo=1, routed)           0.000     2.309    vga_unit/h_count_next_0[9]
    SLICE_X76Y67         FDCE                                         r  vga_unit/h_count_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/h_count_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.186ns (60.083%)  route 0.124ns (39.917%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.592     2.035    vga_unit/clk_out1
    SLICE_X79Y67         FDCE                                         r  vga_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y67         FDCE (Prop_fdce_C_Q)         0.141     2.176 r  vga_unit/h_count_reg_reg[2]/Q
                         net (fo=16, routed)          0.124     2.300    vga_unit/h_count_reg_reg[9]_0[2]
    SLICE_X78Y67         LUT3 (Prop_lut3_I0_O)        0.045     2.345 r  vga_unit/h_count_next[2]_i_1/O
                         net (fo=1, routed)           0.000     2.345    vga_unit/h_count_next_0[2]
    SLICE_X78Y67         FDCE                                         r  vga_unit/h_count_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.209ns (66.019%)  route 0.108ns (33.981%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.596     2.039    vga_unit/clk_out1
    SLICE_X80Y63         FDCE                                         r  vga_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y63         FDCE (Prop_fdce_C_Q)         0.164     2.203 r  vga_unit/v_count_reg_reg[1]/Q
                         net (fo=24, routed)          0.108     2.311    vga_unit/Q[1]
    SLICE_X81Y63         LUT2 (Prop_lut2_I1_O)        0.045     2.356 r  vga_unit/v_count_next[1]_i_1/O
                         net (fo=1, routed)           0.000     2.356    vga_unit/v_count_next[1]_i_1_n_0
    SLICE_X81Y63         FDCE                                         r  vga_unit/v_count_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/h_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.209ns (63.129%)  route 0.122ns (36.871%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.591     2.034    vga_unit/clk_out1
    SLICE_X76Y63         FDCE                                         r  vga_unit/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y63         FDCE (Prop_fdce_C_Q)         0.164     2.198 r  vga_unit/h_count_reg_reg[4]/Q
                         net (fo=33, routed)          0.122     2.320    vga_unit/h_count_reg_reg[9]_0[4]
    SLICE_X77Y63         LUT6 (Prop_lut6_I4_O)        0.045     2.365 r  vga_unit/h_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     2.365    vga_unit/h_count_next_0[5]
    SLICE_X77Y63         FDCE                                         r  vga_unit/h_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.209ns (62.755%)  route 0.124ns (37.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.596     2.039    vga_unit/clk_out1
    SLICE_X80Y63         FDCE                                         r  vga_unit/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y63         FDCE (Prop_fdce_C_Q)         0.164     2.203 r  vga_unit/v_count_reg_reg[5]/Q
                         net (fo=29, routed)          0.124     2.327    vga_unit/Q[5]
    SLICE_X81Y63         LUT6 (Prop_lut6_I0_O)        0.045     2.372 r  vga_unit/v_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     2.372    vga_unit/v_count_next[5]_i_1_n_0
    SLICE_X81Y63         FDCE                                         r  vga_unit/v_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.186ns (55.203%)  route 0.151ns (44.797%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.597     2.040    vga_unit/clk_out1
    SLICE_X81Y62         FDCE                                         r  vga_unit/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y62         FDCE (Prop_fdce_C_Q)         0.141     2.181 r  vga_unit/v_count_reg_reg[2]/Q
                         net (fo=23, routed)          0.151     2.332    vga_unit/Q[2]
    SLICE_X80Y62         LUT4 (Prop_lut4_I2_O)        0.045     2.377 r  vga_unit/v_count_next[2]_i_1/O
                         net (fo=1, routed)           0.000     2.377    vga_unit/v_count_next[2]_i_1_n_0
    SLICE_X80Y62         FDCE                                         r  vga_unit/v_count_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.189ns (55.599%)  route 0.151ns (44.401%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.597     2.040    vga_unit/clk_out1
    SLICE_X81Y62         FDCE                                         r  vga_unit/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y62         FDCE (Prop_fdce_C_Q)         0.141     2.181 r  vga_unit/v_count_reg_reg[2]/Q
                         net (fo=23, routed)          0.151     2.332    vga_unit/Q[2]
    SLICE_X80Y62         LUT5 (Prop_lut5_I2_O)        0.048     2.380 r  vga_unit/v_count_next[3]_i_1/O
                         net (fo=1, routed)           0.000     2.380    vga_unit/v_count_next[3]_i_1_n_0
    SLICE_X80Y62         FDCE                                         r  vga_unit/v_count_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.209ns (59.442%)  route 0.143ns (40.558%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.594     2.037    vga_unit/clk_out1
    SLICE_X78Y63         FDCE                                         r  vga_unit/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y63         FDCE (Prop_fdce_C_Q)         0.164     2.201 r  vga_unit/v_count_reg_reg[6]/Q
                         net (fo=22, routed)          0.143     2.344    vga_unit/Q[6]
    SLICE_X79Y63         LUT6 (Prop_lut6_I0_O)        0.045     2.389 r  vga_unit/v_count_next[6]_i_1/O
                         net (fo=1, routed)           0.000     2.389    vga_unit/v_count_next[6]_i_1_n_0
    SLICE_X79Y63         FDCE                                         r  vga_unit/v_count_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.186ns (47.456%)  route 0.206ns (52.544%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.597     2.040    vga_unit/clk_out1
    SLICE_X81Y62         FDCE                                         r  vga_unit/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y62         FDCE (Prop_fdce_C_Q)         0.141     2.181 f  vga_unit/v_count_reg_reg[3]/Q
                         net (fo=24, routed)          0.206     2.387    vga_unit/Q[3]
    SLICE_X79Y63         LUT6 (Prop_lut6_I2_O)        0.045     2.432 r  vga_unit/v_count_next[0]_i_1/O
                         net (fo=1, routed)           0.000     2.432    vga_unit/v_count_next[0]_i_1_n_0
    SLICE_X79Y63         FDCE                                         r  vga_unit/v_count_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/h_count_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.404ns  (logic 0.209ns (51.775%)  route 0.195ns (48.225%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.591     2.034    vga_unit/clk_out1
    SLICE_X76Y63         FDCE                                         r  vga_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y63         FDCE (Prop_fdce_C_Q)         0.164     2.198 r  vga_unit/h_count_reg_reg[8]/Q
                         net (fo=24, routed)          0.195     2.393    vga_unit/h_count_reg_reg[9]_0[8]
    SLICE_X77Y63         LUT6 (Prop_lut6_I4_O)        0.045     2.438 r  vga_unit/h_count_next[8]_i_1/O
                         net (fo=1, routed)           0.000     2.438    vga_unit/h_count_next_0[8]
    SLICE_X77Y63         FDCE                                         r  vga_unit/h_count_next_reg[8]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_unit/v_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.640ns  (logic 4.002ns (60.279%)  route 2.637ns (39.721%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.721     6.668    vga_unit/clk_out1
    SLICE_X82Y65         FDCE                                         r  vga_unit/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y65         FDCE (Prop_fdce_C_Q)         0.456     7.124 r  vga_unit/v_sync_reg_reg/Q
                         net (fo=1, routed)           2.637     9.761    vsync_OBUF
    M6                   OBUF (Prop_obuf_I_O)         3.546    13.307 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000    13.307    vsync
    M6                                                                r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/h_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.632ns  (logic 4.055ns (61.142%)  route 2.577ns (38.858%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.713     6.660    vga_unit/clk_out1
    SLICE_X80Y67         FDCE                                         r  vga_unit/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y67         FDCE (Prop_fdce_C_Q)         0.518     7.178 r  vga_unit/h_sync_reg_reg/Q
                         net (fo=1, routed)           2.577     9.755    hsync_OBUF
    M5                   OBUF (Prop_obuf_I_O)         3.537    13.292 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000    13.292    hsync
    M5                                                                r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[3]_lopt_replica_3/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.335ns  (logic 4.103ns (64.768%)  route 2.232ns (35.232%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.712     6.659    clk
    SLICE_X88Y73         FDCE                                         r  rgb_reg_reg[3]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y73         FDCE (Prop_fdce_C_Q)         0.518     7.177 r  rgb_reg_reg[3]_lopt_replica_3/Q
                         net (fo=1, routed)           2.232     9.409    rgb_reg_reg[3]_lopt_replica_3_1
    K1                   OBUF (Prop_obuf_I_O)         3.585    12.994 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.994    rgb[2]
    K1                                                                r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]_lopt_replica_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.239ns  (logic 4.095ns (65.637%)  route 2.144ns (34.363%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.723     6.670    clk
    SLICE_X88Y65         FDCE                                         r  rgb_reg_reg[7]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y65         FDCE (Prop_fdce_C_Q)         0.518     7.188 r  rgb_reg_reg[7]_lopt_replica_2/Q
                         net (fo=1, routed)           2.144     9.332    rgb_reg_reg[7]_lopt_replica_2_1
    N1                   OBUF (Prop_obuf_I_O)         3.577    12.909 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.909    rgb[5]
    N1                                                                r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.195ns  (logic 4.109ns (66.330%)  route 2.086ns (33.670%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.712     6.659    clk
    SLICE_X88Y73         FDCE                                         r  rgb_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y73         FDCE (Prop_fdce_C_Q)         0.518     7.177 r  rgb_reg_reg[3]/Q
                         net (fo=1, routed)           2.086     9.263    rgb_OBUF[0]
    J1                   OBUF (Prop_obuf_I_O)         3.591    12.853 r  rgb_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.853    rgb[3]
    J1                                                                r  rgb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.897ns  (logic 4.037ns (68.452%)  route 1.860ns (31.548%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.723     6.670    clk
    SLICE_X89Y65         FDCE                                         r  rgb_reg_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y65         FDCE (Prop_fdce_C_Q)         0.456     7.126 r  rgb_reg_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           1.860     8.986    rgb_reg_reg[11]_lopt_replica_1
    P1                   OBUF (Prop_obuf_I_O)         3.581    12.567 r  rgb_OBUF[10]_inst/O
                         net (fo=0)                   0.000    12.567    rgb[10]
    P1                                                                r  rgb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]_lopt_replica_3/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.880ns  (logic 4.076ns (69.309%)  route 1.805ns (30.691%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.723     6.670    clk
    SLICE_X88Y65         FDCE                                         r  rgb_reg_reg[7]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y65         FDCE (Prop_fdce_C_Q)         0.518     7.188 r  rgb_reg_reg[7]_lopt_replica_3/Q
                         net (fo=1, routed)           1.805     8.993    rgb_reg_reg[7]_lopt_replica_3_1
    T3                   OBUF (Prop_obuf_I_O)         3.558    12.550 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.550    rgb[6]
    T3                                                                r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.759ns  (logic 4.086ns (70.948%)  route 1.673ns (29.052%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.723     6.670    clk
    SLICE_X88Y65         FDCE                                         r  rgb_reg_reg[11]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y65         FDCE (Prop_fdce_C_Q)         0.518     7.188 r  rgb_reg_reg[11]_lopt_replica_2/Q
                         net (fo=1, routed)           1.673     8.861    rgb_reg_reg[11]_lopt_replica_2_1
    T2                   OBUF (Prop_obuf_I_O)         3.568    12.429 r  rgb_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.429    rgb[11]
    T2                                                                r  rgb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.755ns  (logic 4.082ns (70.928%)  route 1.673ns (29.072%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.725     6.672    clk
    SLICE_X88Y63         FDCE                                         r  rgb_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y63         FDCE (Prop_fdce_C_Q)         0.518     7.190 r  rgb_reg_reg[11]/Q
                         net (fo=1, routed)           1.673     8.863    rgb_OBUF[8]
    U2                   OBUF (Prop_obuf_I_O)         3.564    12.427 r  rgb_OBUF[9]_inst/O
                         net (fo=0)                   0.000    12.427    rgb[9]
    U2                                                                r  rgb[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.747ns  (logic 4.074ns (70.889%)  route 1.673ns (29.111%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.727     6.674    clk
    SLICE_X88Y61         FDCE                                         r  rgb_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y61         FDCE (Prop_fdce_C_Q)         0.518     7.192 r  rgb_reg_reg[7]/Q
                         net (fo=1, routed)           1.673     8.865    rgb_OBUF[4]
    P6                   OBUF (Prop_obuf_I_O)         3.556    12.421 r  rgb_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.421    rgb[7]
    P6                                                                r  rgb[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_unit/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/h_count_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.186ns (67.237%)  route 0.091ns (32.763%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.589     2.032    vga_unit/clk_out1
    SLICE_X77Y67         FDCE                                         r  vga_unit/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y67         FDCE (Prop_fdce_C_Q)         0.141     2.173 r  vga_unit/h_count_reg_reg[9]/Q
                         net (fo=17, routed)          0.091     2.264    vga_unit/h_count_reg_reg[9]_0[9]
    SLICE_X76Y67         LUT6 (Prop_lut6_I2_O)        0.045     2.309 r  vga_unit/h_count_next[9]_i_1/O
                         net (fo=1, routed)           0.000     2.309    vga_unit/h_count_next_0[9]
    SLICE_X76Y67         FDCE                                         r  vga_unit/h_count_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/h_count_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.186ns (60.083%)  route 0.124ns (39.917%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.592     2.035    vga_unit/clk_out1
    SLICE_X79Y67         FDCE                                         r  vga_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y67         FDCE (Prop_fdce_C_Q)         0.141     2.176 r  vga_unit/h_count_reg_reg[2]/Q
                         net (fo=16, routed)          0.124     2.300    vga_unit/h_count_reg_reg[9]_0[2]
    SLICE_X78Y67         LUT3 (Prop_lut3_I0_O)        0.045     2.345 r  vga_unit/h_count_next[2]_i_1/O
                         net (fo=1, routed)           0.000     2.345    vga_unit/h_count_next_0[2]
    SLICE_X78Y67         FDCE                                         r  vga_unit/h_count_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.209ns (66.019%)  route 0.108ns (33.981%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.596     2.039    vga_unit/clk_out1
    SLICE_X80Y63         FDCE                                         r  vga_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y63         FDCE (Prop_fdce_C_Q)         0.164     2.203 r  vga_unit/v_count_reg_reg[1]/Q
                         net (fo=24, routed)          0.108     2.311    vga_unit/Q[1]
    SLICE_X81Y63         LUT2 (Prop_lut2_I1_O)        0.045     2.356 r  vga_unit/v_count_next[1]_i_1/O
                         net (fo=1, routed)           0.000     2.356    vga_unit/v_count_next[1]_i_1_n_0
    SLICE_X81Y63         FDCE                                         r  vga_unit/v_count_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/h_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.209ns (63.129%)  route 0.122ns (36.871%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.591     2.034    vga_unit/clk_out1
    SLICE_X76Y63         FDCE                                         r  vga_unit/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y63         FDCE (Prop_fdce_C_Q)         0.164     2.198 r  vga_unit/h_count_reg_reg[4]/Q
                         net (fo=33, routed)          0.122     2.320    vga_unit/h_count_reg_reg[9]_0[4]
    SLICE_X77Y63         LUT6 (Prop_lut6_I4_O)        0.045     2.365 r  vga_unit/h_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     2.365    vga_unit/h_count_next_0[5]
    SLICE_X77Y63         FDCE                                         r  vga_unit/h_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.209ns (62.755%)  route 0.124ns (37.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.596     2.039    vga_unit/clk_out1
    SLICE_X80Y63         FDCE                                         r  vga_unit/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y63         FDCE (Prop_fdce_C_Q)         0.164     2.203 r  vga_unit/v_count_reg_reg[5]/Q
                         net (fo=29, routed)          0.124     2.327    vga_unit/Q[5]
    SLICE_X81Y63         LUT6 (Prop_lut6_I0_O)        0.045     2.372 r  vga_unit/v_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     2.372    vga_unit/v_count_next[5]_i_1_n_0
    SLICE_X81Y63         FDCE                                         r  vga_unit/v_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.186ns (55.203%)  route 0.151ns (44.797%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.597     2.040    vga_unit/clk_out1
    SLICE_X81Y62         FDCE                                         r  vga_unit/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y62         FDCE (Prop_fdce_C_Q)         0.141     2.181 r  vga_unit/v_count_reg_reg[2]/Q
                         net (fo=23, routed)          0.151     2.332    vga_unit/Q[2]
    SLICE_X80Y62         LUT4 (Prop_lut4_I2_O)        0.045     2.377 r  vga_unit/v_count_next[2]_i_1/O
                         net (fo=1, routed)           0.000     2.377    vga_unit/v_count_next[2]_i_1_n_0
    SLICE_X80Y62         FDCE                                         r  vga_unit/v_count_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.189ns (55.599%)  route 0.151ns (44.401%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.597     2.040    vga_unit/clk_out1
    SLICE_X81Y62         FDCE                                         r  vga_unit/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y62         FDCE (Prop_fdce_C_Q)         0.141     2.181 r  vga_unit/v_count_reg_reg[2]/Q
                         net (fo=23, routed)          0.151     2.332    vga_unit/Q[2]
    SLICE_X80Y62         LUT5 (Prop_lut5_I2_O)        0.048     2.380 r  vga_unit/v_count_next[3]_i_1/O
                         net (fo=1, routed)           0.000     2.380    vga_unit/v_count_next[3]_i_1_n_0
    SLICE_X80Y62         FDCE                                         r  vga_unit/v_count_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.209ns (59.442%)  route 0.143ns (40.558%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.594     2.037    vga_unit/clk_out1
    SLICE_X78Y63         FDCE                                         r  vga_unit/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y63         FDCE (Prop_fdce_C_Q)         0.164     2.201 r  vga_unit/v_count_reg_reg[6]/Q
                         net (fo=22, routed)          0.143     2.344    vga_unit/Q[6]
    SLICE_X79Y63         LUT6 (Prop_lut6_I0_O)        0.045     2.389 r  vga_unit/v_count_next[6]_i_1/O
                         net (fo=1, routed)           0.000     2.389    vga_unit/v_count_next[6]_i_1_n_0
    SLICE_X79Y63         FDCE                                         r  vga_unit/v_count_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.186ns (47.456%)  route 0.206ns (52.544%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.597     2.040    vga_unit/clk_out1
    SLICE_X81Y62         FDCE                                         r  vga_unit/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y62         FDCE (Prop_fdce_C_Q)         0.141     2.181 f  vga_unit/v_count_reg_reg[3]/Q
                         net (fo=24, routed)          0.206     2.387    vga_unit/Q[3]
    SLICE_X79Y63         LUT6 (Prop_lut6_I2_O)        0.045     2.432 r  vga_unit/v_count_next[0]_i_1/O
                         net (fo=1, routed)           0.000     2.432    vga_unit/v_count_next[0]_i_1_n_0
    SLICE_X79Y63         FDCE                                         r  vga_unit/v_count_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/h_count_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.404ns  (logic 0.209ns (51.775%)  route 0.195ns (48.225%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.591     2.034    vga_unit/clk_out1
    SLICE_X76Y63         FDCE                                         r  vga_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y63         FDCE (Prop_fdce_C_Q)         0.164     2.198 r  vga_unit/h_count_reg_reg[8]/Q
                         net (fo=24, routed)          0.195     2.393    vga_unit/h_count_reg_reg[9]_0[8]
    SLICE_X77Y63         LUT6 (Prop_lut6_I4_O)        0.045     2.438 r  vga_unit/h_count_next[8]_i_1/O
                         net (fo=1, routed)           0.000     2.438    vga_unit/h_count_next_0[8]
    SLICE_X77Y63         FDCE                                         r  vga_unit/h_count_next_reg[8]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instance_name/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            instance_name/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.997%))
  Logic Levels:           0  
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    U22                                               0.000    10.000 f  clk_i (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497    11.497 f  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.750    instance_name/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.088    12.838 f  instance_name/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.014    12.852    instance_name/inst/clkfbout_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV                                    f  instance_name/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instance_name/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            instance_name/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     0.760    instance_name/inst/clkfbout_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV                                    r  instance_name/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instance_name/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            instance_name/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.997%))
  Logic Levels:           0  
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    U22                                               0.000    10.000 f  clk_i (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497    11.497 f  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.750    instance_name/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.088    12.838 f  instance_name/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.014    12.852    instance_name/inst/clkfbout_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV                                    f  instance_name/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instance_name/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            instance_name/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     0.760    instance_name/inst/clkfbout_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV                                    r  instance_name/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           130 Endpoints
Min Delay           130 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            rgb_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.515ns  (logic 1.632ns (19.167%)  route 6.883ns (80.833%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.294ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T25                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    T25                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.279     4.787    vga_unit/reset_n_IBUF
    SLICE_X70Y60         LUT1 (Prop_lut1_I0_O)        0.124     4.911 f  vga_unit/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=107, routed)         3.604     8.515    reset
    SLICE_X88Y73         FDCE                                         f  rgb_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     4.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.594     6.294    clk
    SLICE_X88Y73         FDCE                                         r  rgb_reg_reg[3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            rgb_reg_reg[3]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.515ns  (logic 1.632ns (19.167%)  route 6.883ns (80.833%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.294ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T25                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    T25                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.279     4.787    vga_unit/reset_n_IBUF
    SLICE_X70Y60         LUT1 (Prop_lut1_I0_O)        0.124     4.911 f  vga_unit/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=107, routed)         3.604     8.515    reset
    SLICE_X88Y73         FDCE                                         f  rgb_reg_reg[3]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     4.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.594     6.294    clk
    SLICE_X88Y73         FDCE                                         r  rgb_reg_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            rgb_reg_reg[3]_lopt_replica_2/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.515ns  (logic 1.632ns (19.167%)  route 6.883ns (80.833%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.294ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T25                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    T25                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.279     4.787    vga_unit/reset_n_IBUF
    SLICE_X70Y60         LUT1 (Prop_lut1_I0_O)        0.124     4.911 f  vga_unit/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=107, routed)         3.604     8.515    reset
    SLICE_X88Y73         FDCE                                         f  rgb_reg_reg[3]_lopt_replica_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     4.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.594     6.294    clk
    SLICE_X88Y73         FDCE                                         r  rgb_reg_reg[3]_lopt_replica_2/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            rgb_reg_reg[3]_lopt_replica_3/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.515ns  (logic 1.632ns (19.167%)  route 6.883ns (80.833%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.294ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T25                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    T25                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.279     4.787    vga_unit/reset_n_IBUF
    SLICE_X70Y60         LUT1 (Prop_lut1_I0_O)        0.124     4.911 f  vga_unit/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=107, routed)         3.604     8.515    reset
    SLICE_X88Y73         FDCE                                         f  rgb_reg_reg[3]_lopt_replica_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     4.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.594     6.294    clk
    SLICE_X88Y73         FDCE                                         r  rgb_reg_reg[3]_lopt_replica_3/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            rgb_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.188ns  (logic 1.632ns (19.932%)  route 6.556ns (80.068%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.306ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T25                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    T25                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.279     4.787    vga_unit/reset_n_IBUF
    SLICE_X70Y60         LUT1 (Prop_lut1_I0_O)        0.124     4.911 f  vga_unit/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=107, routed)         3.277     8.188    reset
    SLICE_X88Y61         FDCE                                         f  rgb_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     4.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.606     6.306    clk
    SLICE_X88Y61         FDCE                                         r  rgb_reg_reg[7]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            rgb_reg_reg[7]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.188ns  (logic 1.632ns (19.932%)  route 6.556ns (80.068%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.306ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T25                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    T25                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.279     4.787    vga_unit/reset_n_IBUF
    SLICE_X70Y60         LUT1 (Prop_lut1_I0_O)        0.124     4.911 f  vga_unit/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=107, routed)         3.277     8.188    reset
    SLICE_X88Y61         FDCE                                         f  rgb_reg_reg[7]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     4.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.606     6.306    clk
    SLICE_X88Y61         FDCE                                         r  rgb_reg_reg[7]_lopt_replica/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            rgb_reg_reg[11]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.167ns  (logic 1.632ns (19.985%)  route 6.535ns (80.015%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.303ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T25                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    T25                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.279     4.787    vga_unit/reset_n_IBUF
    SLICE_X70Y60         LUT1 (Prop_lut1_I0_O)        0.124     4.911 f  vga_unit/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=107, routed)         3.255     8.167    reset
    SLICE_X89Y65         FDCE                                         f  rgb_reg_reg[11]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     4.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.603     6.303    clk
    SLICE_X89Y65         FDCE                                         r  rgb_reg_reg[11]_lopt_replica/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            rgb_reg_reg[11]_lopt_replica_2/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.167ns  (logic 1.632ns (19.985%)  route 6.535ns (80.015%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.303ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T25                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    T25                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.279     4.787    vga_unit/reset_n_IBUF
    SLICE_X70Y60         LUT1 (Prop_lut1_I0_O)        0.124     4.911 f  vga_unit/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=107, routed)         3.255     8.167    reset
    SLICE_X88Y65         FDCE                                         f  rgb_reg_reg[11]_lopt_replica_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     4.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.603     6.303    clk
    SLICE_X88Y65         FDCE                                         r  rgb_reg_reg[11]_lopt_replica_2/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            rgb_reg_reg[11]_lopt_replica_3/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.167ns  (logic 1.632ns (19.985%)  route 6.535ns (80.015%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.303ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T25                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    T25                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.279     4.787    vga_unit/reset_n_IBUF
    SLICE_X70Y60         LUT1 (Prop_lut1_I0_O)        0.124     4.911 f  vga_unit/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=107, routed)         3.255     8.167    reset
    SLICE_X88Y65         FDCE                                         f  rgb_reg_reg[11]_lopt_replica_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     4.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.603     6.303    clk
    SLICE_X88Y65         FDCE                                         r  rgb_reg_reg[11]_lopt_replica_3/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            rgb_reg_reg[7]_lopt_replica_2/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.167ns  (logic 1.632ns (19.985%)  route 6.535ns (80.015%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.303ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T25                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    T25                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.279     4.787    vga_unit/reset_n_IBUF
    SLICE_X70Y60         LUT1 (Prop_lut1_I0_O)        0.124     4.911 f  vga_unit/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=107, routed)         3.255     8.167    reset
    SLICE_X88Y65         FDCE                                         f  rgb_reg_reg[7]_lopt_replica_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     4.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.603     6.303    clk
    SLICE_X88Y65         FDCE                                         r  rgb_reg_reg[7]_lopt_replica_2/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_unit/h_count_next_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/h_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y68         FDCE                         0.000     0.000 r  vga_unit/h_count_next_reg[0]/C
    SLICE_X77Y68         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_unit/h_count_next_reg[0]/Q
                         net (fo=1, routed)           0.110     0.251    vga_unit/h_count_next[0]
    SLICE_X77Y67         FDCE                                         r  vga_unit/h_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.860     2.592    vga_unit/clk_out1
    SLICE_X77Y67         FDCE                                         r  vga_unit/h_count_reg_reg[0]/C

Slack:                    inf
  Source:                 vga_unit/h_count_next_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/h_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y68         FDCE                         0.000     0.000 r  vga_unit/h_count_next_reg[7]/C
    SLICE_X77Y68         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_unit/h_count_next_reg[7]/Q
                         net (fo=1, routed)           0.110     0.251    vga_unit/h_count_next[7]
    SLICE_X77Y67         FDCE                                         r  vga_unit/h_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.860     2.592    vga_unit/clk_out1
    SLICE_X77Y67         FDCE                                         r  vga_unit/h_count_reg_reg[7]/C

Slack:                    inf
  Source:                 vga_unit/v_count_next_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/v_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y63         FDCE                         0.000     0.000 r  vga_unit/v_count_next_reg[5]/C
    SLICE_X81Y63         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_unit/v_count_next_reg[5]/Q
                         net (fo=1, routed)           0.110     0.251    vga_unit/v_count_next[5]
    SLICE_X80Y63         FDCE                                         r  vga_unit/v_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.867     2.599    vga_unit/clk_out1
    SLICE_X80Y63         FDCE                                         r  vga_unit/v_count_reg_reg[5]/C

Slack:                    inf
  Source:                 vga_unit/h_count_next_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/h_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y63         FDCE                         0.000     0.000 r  vga_unit/h_count_next_reg[3]/C
    SLICE_X77Y63         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_unit/h_count_next_reg[3]/Q
                         net (fo=1, routed)           0.116     0.257    vga_unit/h_count_next[3]
    SLICE_X76Y63         FDCE                                         r  vga_unit/h_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.863     2.595    vga_unit/clk_out1
    SLICE_X76Y63         FDCE                                         r  vga_unit/h_count_reg_reg[3]/C

Slack:                    inf
  Source:                 vga_unit/h_count_next_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/h_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y63         FDCE                         0.000     0.000 r  vga_unit/h_count_next_reg[5]/C
    SLICE_X77Y63         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_unit/h_count_next_reg[5]/Q
                         net (fo=1, routed)           0.116     0.257    vga_unit/h_count_next[5]
    SLICE_X76Y63         FDCE                                         r  vga_unit/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.863     2.595    vga_unit/clk_out1
    SLICE_X76Y63         FDCE                                         r  vga_unit/h_count_reg_reg[5]/C

Slack:                    inf
  Source:                 vga_unit/h_count_next_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y63         FDCE                         0.000     0.000 r  vga_unit/h_count_next_reg[8]/C
    SLICE_X77Y63         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_unit/h_count_next_reg[8]/Q
                         net (fo=1, routed)           0.116     0.257    vga_unit/h_count_next[8]
    SLICE_X76Y63         FDCE                                         r  vga_unit/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.863     2.595    vga_unit/clk_out1
    SLICE_X76Y63         FDCE                                         r  vga_unit/h_count_reg_reg[8]/C

Slack:                    inf
  Source:                 vga_unit/v_count_next_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/v_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y63         FDCE                         0.000     0.000 r  vga_unit/v_count_next_reg[1]/C
    SLICE_X81Y63         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_unit/v_count_next_reg[1]/Q
                         net (fo=1, routed)           0.116     0.257    vga_unit/v_count_next[1]
    SLICE_X80Y63         FDCE                                         r  vga_unit/v_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.867     2.599    vga_unit/clk_out1
    SLICE_X80Y63         FDCE                                         r  vga_unit/v_count_reg_reg[1]/C

Slack:                    inf
  Source:                 vga_unit/v_count_next_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/v_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y62         FDCE                         0.000     0.000 r  vga_unit/v_count_next_reg[2]/C
    SLICE_X80Y62         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga_unit/v_count_next_reg[2]/Q
                         net (fo=1, routed)           0.116     0.280    vga_unit/v_count_next[2]
    SLICE_X81Y62         FDCE                                         r  vga_unit/v_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.868     2.600    vga_unit/clk_out1
    SLICE_X81Y62         FDCE                                         r  vga_unit/v_count_reg_reg[2]/C

Slack:                    inf
  Source:                 vga_unit/h_count_next_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/h_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.759%)  route 0.142ns (50.241%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y62         FDCE                         0.000     0.000 r  vga_unit/h_count_next_reg[1]/C
    SLICE_X79Y62         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_unit/h_count_next_reg[1]/Q
                         net (fo=1, routed)           0.142     0.283    vga_unit/h_count_next[1]
    SLICE_X79Y64         FDCE                                         r  vga_unit/h_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.865     2.597    vga_unit/clk_out1
    SLICE_X79Y64         FDCE                                         r  vga_unit/h_count_reg_reg[1]/C

Slack:                    inf
  Source:                 vga_unit/h_count_next_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/h_count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y61         FDCE                         0.000     0.000 r  vga_unit/h_count_next_reg[6]/C
    SLICE_X79Y61         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_unit/h_count_next_reg[6]/Q
                         net (fo=1, routed)           0.170     0.311    vga_unit/h_count_next[6]
    SLICE_X78Y61         FDCE                                         r  vga_unit/h_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.868     2.600    vga_unit/clk_out1
    SLICE_X78Y61         FDCE                                         r  vga_unit/h_count_reg_reg[6]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay           130 Endpoints
Min Delay           130 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            rgb_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.515ns  (logic 1.632ns (19.167%)  route 6.883ns (80.833%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.294ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T25                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    T25                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.279     4.787    vga_unit/reset_n_IBUF
    SLICE_X70Y60         LUT1 (Prop_lut1_I0_O)        0.124     4.911 f  vga_unit/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=107, routed)         3.604     8.515    reset
    SLICE_X88Y73         FDCE                                         f  rgb_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     4.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.594     6.294    clk
    SLICE_X88Y73         FDCE                                         r  rgb_reg_reg[3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            rgb_reg_reg[3]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.515ns  (logic 1.632ns (19.167%)  route 6.883ns (80.833%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.294ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T25                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    T25                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.279     4.787    vga_unit/reset_n_IBUF
    SLICE_X70Y60         LUT1 (Prop_lut1_I0_O)        0.124     4.911 f  vga_unit/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=107, routed)         3.604     8.515    reset
    SLICE_X88Y73         FDCE                                         f  rgb_reg_reg[3]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     4.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.594     6.294    clk
    SLICE_X88Y73         FDCE                                         r  rgb_reg_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            rgb_reg_reg[3]_lopt_replica_2/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.515ns  (logic 1.632ns (19.167%)  route 6.883ns (80.833%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.294ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T25                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    T25                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.279     4.787    vga_unit/reset_n_IBUF
    SLICE_X70Y60         LUT1 (Prop_lut1_I0_O)        0.124     4.911 f  vga_unit/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=107, routed)         3.604     8.515    reset
    SLICE_X88Y73         FDCE                                         f  rgb_reg_reg[3]_lopt_replica_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     4.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.594     6.294    clk
    SLICE_X88Y73         FDCE                                         r  rgb_reg_reg[3]_lopt_replica_2/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            rgb_reg_reg[3]_lopt_replica_3/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.515ns  (logic 1.632ns (19.167%)  route 6.883ns (80.833%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.294ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T25                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    T25                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.279     4.787    vga_unit/reset_n_IBUF
    SLICE_X70Y60         LUT1 (Prop_lut1_I0_O)        0.124     4.911 f  vga_unit/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=107, routed)         3.604     8.515    reset
    SLICE_X88Y73         FDCE                                         f  rgb_reg_reg[3]_lopt_replica_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     4.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.594     6.294    clk
    SLICE_X88Y73         FDCE                                         r  rgb_reg_reg[3]_lopt_replica_3/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            rgb_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.188ns  (logic 1.632ns (19.932%)  route 6.556ns (80.068%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.306ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T25                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    T25                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.279     4.787    vga_unit/reset_n_IBUF
    SLICE_X70Y60         LUT1 (Prop_lut1_I0_O)        0.124     4.911 f  vga_unit/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=107, routed)         3.277     8.188    reset
    SLICE_X88Y61         FDCE                                         f  rgb_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     4.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.606     6.306    clk
    SLICE_X88Y61         FDCE                                         r  rgb_reg_reg[7]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            rgb_reg_reg[7]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.188ns  (logic 1.632ns (19.932%)  route 6.556ns (80.068%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.306ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T25                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    T25                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.279     4.787    vga_unit/reset_n_IBUF
    SLICE_X70Y60         LUT1 (Prop_lut1_I0_O)        0.124     4.911 f  vga_unit/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=107, routed)         3.277     8.188    reset
    SLICE_X88Y61         FDCE                                         f  rgb_reg_reg[7]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     4.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.606     6.306    clk
    SLICE_X88Y61         FDCE                                         r  rgb_reg_reg[7]_lopt_replica/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            rgb_reg_reg[11]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.167ns  (logic 1.632ns (19.985%)  route 6.535ns (80.015%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.303ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T25                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    T25                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.279     4.787    vga_unit/reset_n_IBUF
    SLICE_X70Y60         LUT1 (Prop_lut1_I0_O)        0.124     4.911 f  vga_unit/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=107, routed)         3.255     8.167    reset
    SLICE_X89Y65         FDCE                                         f  rgb_reg_reg[11]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     4.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.603     6.303    clk
    SLICE_X89Y65         FDCE                                         r  rgb_reg_reg[11]_lopt_replica/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            rgb_reg_reg[11]_lopt_replica_2/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.167ns  (logic 1.632ns (19.985%)  route 6.535ns (80.015%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.303ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T25                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    T25                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.279     4.787    vga_unit/reset_n_IBUF
    SLICE_X70Y60         LUT1 (Prop_lut1_I0_O)        0.124     4.911 f  vga_unit/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=107, routed)         3.255     8.167    reset
    SLICE_X88Y65         FDCE                                         f  rgb_reg_reg[11]_lopt_replica_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     4.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.603     6.303    clk
    SLICE_X88Y65         FDCE                                         r  rgb_reg_reg[11]_lopt_replica_2/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            rgb_reg_reg[11]_lopt_replica_3/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.167ns  (logic 1.632ns (19.985%)  route 6.535ns (80.015%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.303ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T25                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    T25                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.279     4.787    vga_unit/reset_n_IBUF
    SLICE_X70Y60         LUT1 (Prop_lut1_I0_O)        0.124     4.911 f  vga_unit/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=107, routed)         3.255     8.167    reset
    SLICE_X88Y65         FDCE                                         f  rgb_reg_reg[11]_lopt_replica_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     4.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.603     6.303    clk
    SLICE_X88Y65         FDCE                                         r  rgb_reg_reg[11]_lopt_replica_3/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            rgb_reg_reg[7]_lopt_replica_2/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.167ns  (logic 1.632ns (19.985%)  route 6.535ns (80.015%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.303ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T25                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    T25                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.279     4.787    vga_unit/reset_n_IBUF
    SLICE_X70Y60         LUT1 (Prop_lut1_I0_O)        0.124     4.911 f  vga_unit/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=107, routed)         3.255     8.167    reset
    SLICE_X88Y65         FDCE                                         f  rgb_reg_reg[7]_lopt_replica_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     4.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.603     6.303    clk
    SLICE_X88Y65         FDCE                                         r  rgb_reg_reg[7]_lopt_replica_2/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_unit/h_count_next_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/h_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y68         FDCE                         0.000     0.000 r  vga_unit/h_count_next_reg[0]/C
    SLICE_X77Y68         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_unit/h_count_next_reg[0]/Q
                         net (fo=1, routed)           0.110     0.251    vga_unit/h_count_next[0]
    SLICE_X77Y67         FDCE                                         r  vga_unit/h_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.860     2.592    vga_unit/clk_out1
    SLICE_X77Y67         FDCE                                         r  vga_unit/h_count_reg_reg[0]/C

Slack:                    inf
  Source:                 vga_unit/h_count_next_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/h_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y68         FDCE                         0.000     0.000 r  vga_unit/h_count_next_reg[7]/C
    SLICE_X77Y68         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_unit/h_count_next_reg[7]/Q
                         net (fo=1, routed)           0.110     0.251    vga_unit/h_count_next[7]
    SLICE_X77Y67         FDCE                                         r  vga_unit/h_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.860     2.592    vga_unit/clk_out1
    SLICE_X77Y67         FDCE                                         r  vga_unit/h_count_reg_reg[7]/C

Slack:                    inf
  Source:                 vga_unit/v_count_next_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/v_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y63         FDCE                         0.000     0.000 r  vga_unit/v_count_next_reg[5]/C
    SLICE_X81Y63         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_unit/v_count_next_reg[5]/Q
                         net (fo=1, routed)           0.110     0.251    vga_unit/v_count_next[5]
    SLICE_X80Y63         FDCE                                         r  vga_unit/v_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.867     2.599    vga_unit/clk_out1
    SLICE_X80Y63         FDCE                                         r  vga_unit/v_count_reg_reg[5]/C

Slack:                    inf
  Source:                 vga_unit/h_count_next_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/h_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y63         FDCE                         0.000     0.000 r  vga_unit/h_count_next_reg[3]/C
    SLICE_X77Y63         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_unit/h_count_next_reg[3]/Q
                         net (fo=1, routed)           0.116     0.257    vga_unit/h_count_next[3]
    SLICE_X76Y63         FDCE                                         r  vga_unit/h_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.863     2.595    vga_unit/clk_out1
    SLICE_X76Y63         FDCE                                         r  vga_unit/h_count_reg_reg[3]/C

Slack:                    inf
  Source:                 vga_unit/h_count_next_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/h_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y63         FDCE                         0.000     0.000 r  vga_unit/h_count_next_reg[5]/C
    SLICE_X77Y63         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_unit/h_count_next_reg[5]/Q
                         net (fo=1, routed)           0.116     0.257    vga_unit/h_count_next[5]
    SLICE_X76Y63         FDCE                                         r  vga_unit/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.863     2.595    vga_unit/clk_out1
    SLICE_X76Y63         FDCE                                         r  vga_unit/h_count_reg_reg[5]/C

Slack:                    inf
  Source:                 vga_unit/h_count_next_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y63         FDCE                         0.000     0.000 r  vga_unit/h_count_next_reg[8]/C
    SLICE_X77Y63         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_unit/h_count_next_reg[8]/Q
                         net (fo=1, routed)           0.116     0.257    vga_unit/h_count_next[8]
    SLICE_X76Y63         FDCE                                         r  vga_unit/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.863     2.595    vga_unit/clk_out1
    SLICE_X76Y63         FDCE                                         r  vga_unit/h_count_reg_reg[8]/C

Slack:                    inf
  Source:                 vga_unit/v_count_next_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/v_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y63         FDCE                         0.000     0.000 r  vga_unit/v_count_next_reg[1]/C
    SLICE_X81Y63         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_unit/v_count_next_reg[1]/Q
                         net (fo=1, routed)           0.116     0.257    vga_unit/v_count_next[1]
    SLICE_X80Y63         FDCE                                         r  vga_unit/v_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.867     2.599    vga_unit/clk_out1
    SLICE_X80Y63         FDCE                                         r  vga_unit/v_count_reg_reg[1]/C

Slack:                    inf
  Source:                 vga_unit/v_count_next_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/v_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y62         FDCE                         0.000     0.000 r  vga_unit/v_count_next_reg[2]/C
    SLICE_X80Y62         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga_unit/v_count_next_reg[2]/Q
                         net (fo=1, routed)           0.116     0.280    vga_unit/v_count_next[2]
    SLICE_X81Y62         FDCE                                         r  vga_unit/v_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.868     2.600    vga_unit/clk_out1
    SLICE_X81Y62         FDCE                                         r  vga_unit/v_count_reg_reg[2]/C

Slack:                    inf
  Source:                 vga_unit/h_count_next_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/h_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.759%)  route 0.142ns (50.241%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y62         FDCE                         0.000     0.000 r  vga_unit/h_count_next_reg[1]/C
    SLICE_X79Y62         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_unit/h_count_next_reg[1]/Q
                         net (fo=1, routed)           0.142     0.283    vga_unit/h_count_next[1]
    SLICE_X79Y64         FDCE                                         r  vga_unit/h_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.865     2.597    vga_unit/clk_out1
    SLICE_X79Y64         FDCE                                         r  vga_unit/h_count_reg_reg[1]/C

Slack:                    inf
  Source:                 vga_unit/h_count_next_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/h_count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y61         FDCE                         0.000     0.000 r  vga_unit/h_count_next_reg[6]/C
    SLICE_X79Y61         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_unit/h_count_next_reg[6]/Q
                         net (fo=1, routed)           0.170     0.311    vga_unit/h_count_next[6]
    SLICE_X78Y61         FDCE                                         r  vga_unit/h_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.868     2.600    vga_unit/clk_out1
    SLICE_X78Y61         FDCE                                         r  vga_unit/h_count_reg_reg[6]/C





