Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Oct  2 16:45:22 2020
| Host         : DESKTOP-OTGA496 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file fpga_basicIO_control_sets_placed.rpt
| Design       : fpga_basicIO
| Device       : xc7a35t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     5 |
|    Minimum number of control sets                        |     5 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     5 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               7 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              24 |            6 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               3 |            1 |
| Yes          | Yes                   | No                     |               8 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+----------------------------------------------------------------+-------------------+------------------+----------------+--------------+
|     Clock Signal     |                          Enable Signal                         |  Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+----------------------------------------------------------------+-------------------+------------------+----------------+--------------+
|  inst_clkdiv/CLK     |                                                                |                   |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG       | inst_circuito/inst_control/FSM_sequential_currstate[2]_i_1_n_0 | btnCreg           |                1 |              3 |         3.00 |
|  inst_clkdiv/clk10hz |                                                                |                   |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG       | inst_circuito/inst_control/D[0]                                | btnCreg           |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG       |                                                                | inst_clkdiv/clear |                6 |             24 |         4.00 |
+----------------------+----------------------------------------------------------------+-------------------+------------------+----------------+--------------+


