// Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
// Date        : Tue May 26 14:53:51 2020
// Host        : DESKTOP-U9MK50B running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_LL_prefetch_0_0_sim_netlist.v
// Design      : design_1_LL_prefetch_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* C_M_AXI_A_BUS_ADDR_WIDTH = "32" *) (* C_M_AXI_A_BUS_ARUSER_WIDTH = "1" *) (* C_M_AXI_A_BUS_AWUSER_WIDTH = "1" *) 
(* C_M_AXI_A_BUS_BUSER_WIDTH = "1" *) (* C_M_AXI_A_BUS_CACHE_VALUE = "3" *) (* C_M_AXI_A_BUS_DATA_WIDTH = "64" *) 
(* C_M_AXI_A_BUS_ID_WIDTH = "1" *) (* C_M_AXI_A_BUS_PROT_VALUE = "0" *) (* C_M_AXI_A_BUS_RUSER_WIDTH = "1" *) 
(* C_M_AXI_A_BUS_USER_VALUE = "0" *) (* C_M_AXI_A_BUS_WSTRB_WIDTH = "8" *) (* C_M_AXI_A_BUS_WUSER_WIDTH = "1" *) 
(* C_M_AXI_DATA_WIDTH = "32" *) (* C_M_AXI_WSTRB_WIDTH = "4" *) (* C_S_AXI_CFG_ADDR_WIDTH = "5" *) 
(* C_S_AXI_CFG_DATA_WIDTH = "32" *) (* C_S_AXI_CFG_WSTRB_WIDTH = "4" *) (* C_S_AXI_DATA_WIDTH = "32" *) 
(* C_S_AXI_WSTRB_WIDTH = "4" *) (* ap_ST_fsm_pp0_stage0 = "82'b0000000000000001000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage1 = "82'b0000000000000010000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_pp0_stage10 = "82'b0000010000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage11 = "82'b0000100000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage12 = "82'b0001000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_pp0_stage13 = "82'b0010000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage14 = "82'b0100000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage2 = "82'b0000000000000100000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_pp0_stage3 = "82'b0000000000001000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage4 = "82'b0000000000010000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage5 = "82'b0000000000100000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_pp0_stage6 = "82'b0000000001000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage7 = "82'b0000000010000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage8 = "82'b0000000100000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_pp0_stage9 = "82'b0000001000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state1 = "82'b0000000000000000000000000000000000000000000000000000000000000000000000000000000001" *) (* ap_ST_fsm_state10 = "82'b0000000000000000000000000000000000000000000000000000000000000000000000001000000000" *) 
(* ap_ST_fsm_state11 = "82'b0000000000000000000000000000000000000000000000000000000000000000000000010000000000" *) (* ap_ST_fsm_state12 = "82'b0000000000000000000000000000000000000000000000000000000000000000000000100000000000" *) (* ap_ST_fsm_state13 = "82'b0000000000000000000000000000000000000000000000000000000000000000000001000000000000" *) 
(* ap_ST_fsm_state14 = "82'b0000000000000000000000000000000000000000000000000000000000000000000010000000000000" *) (* ap_ST_fsm_state15 = "82'b0000000000000000000000000000000000000000000000000000000000000000000100000000000000" *) (* ap_ST_fsm_state16 = "82'b0000000000000000000000000000000000000000000000000000000000000000001000000000000000" *) 
(* ap_ST_fsm_state17 = "82'b0000000000000000000000000000000000000000000000000000000000000000010000000000000000" *) (* ap_ST_fsm_state18 = "82'b0000000000000000000000000000000000000000000000000000000000000000100000000000000000" *) (* ap_ST_fsm_state19 = "82'b0000000000000000000000000000000000000000000000000000000000000001000000000000000000" *) 
(* ap_ST_fsm_state2 = "82'b0000000000000000000000000000000000000000000000000000000000000000000000000000000010" *) (* ap_ST_fsm_state20 = "82'b0000000000000000000000000000000000000000000000000000000000000010000000000000000000" *) (* ap_ST_fsm_state21 = "82'b0000000000000000000000000000000000000000000000000000000000000100000000000000000000" *) 
(* ap_ST_fsm_state22 = "82'b0000000000000000000000000000000000000000000000000000000000001000000000000000000000" *) (* ap_ST_fsm_state23 = "82'b0000000000000000000000000000000000000000000000000000000000010000000000000000000000" *) (* ap_ST_fsm_state24 = "82'b0000000000000000000000000000000000000000000000000000000000100000000000000000000000" *) 
(* ap_ST_fsm_state25 = "82'b0000000000000000000000000000000000000000000000000000000001000000000000000000000000" *) (* ap_ST_fsm_state26 = "82'b0000000000000000000000000000000000000000000000000000000010000000000000000000000000" *) (* ap_ST_fsm_state27 = "82'b0000000000000000000000000000000000000000000000000000000100000000000000000000000000" *) 
(* ap_ST_fsm_state28 = "82'b0000000000000000000000000000000000000000000000000000001000000000000000000000000000" *) (* ap_ST_fsm_state29 = "82'b0000000000000000000000000000000000000000000000000000010000000000000000000000000000" *) (* ap_ST_fsm_state3 = "82'b0000000000000000000000000000000000000000000000000000000000000000000000000000000100" *) 
(* ap_ST_fsm_state30 = "82'b0000000000000000000000000000000000000000000000000000100000000000000000000000000000" *) (* ap_ST_fsm_state31 = "82'b0000000000000000000000000000000000000000000000000001000000000000000000000000000000" *) (* ap_ST_fsm_state32 = "82'b0000000000000000000000000000000000000000000000000010000000000000000000000000000000" *) 
(* ap_ST_fsm_state33 = "82'b0000000000000000000000000000000000000000000000000100000000000000000000000000000000" *) (* ap_ST_fsm_state34 = "82'b0000000000000000000000000000000000000000000000001000000000000000000000000000000000" *) (* ap_ST_fsm_state35 = "82'b0000000000000000000000000000000000000000000000010000000000000000000000000000000000" *) 
(* ap_ST_fsm_state36 = "82'b0000000000000000000000000000000000000000000000100000000000000000000000000000000000" *) (* ap_ST_fsm_state37 = "82'b0000000000000000000000000000000000000000000001000000000000000000000000000000000000" *) (* ap_ST_fsm_state38 = "82'b0000000000000000000000000000000000000000000010000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state39 = "82'b0000000000000000000000000000000000000000000100000000000000000000000000000000000000" *) (* ap_ST_fsm_state4 = "82'b0000000000000000000000000000000000000000000000000000000000000000000000000000001000" *) (* ap_ST_fsm_state40 = "82'b0000000000000000000000000000000000000000001000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state41 = "82'b0000000000000000000000000000000000000000010000000000000000000000000000000000000000" *) (* ap_ST_fsm_state42 = "82'b0000000000000000000000000000000000000000100000000000000000000000000000000000000000" *) (* ap_ST_fsm_state43 = "82'b0000000000000000000000000000000000000001000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state44 = "82'b0000000000000000000000000000000000000010000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state45 = "82'b0000000000000000000000000000000000000100000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state46 = "82'b0000000000000000000000000000000000001000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state47 = "82'b0000000000000000000000000000000000010000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state48 = "82'b0000000000000000000000000000000000100000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state49 = "82'b0000000000000000000000000000000001000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state5 = "82'b0000000000000000000000000000000000000000000000000000000000000000000000000000010000" *) (* ap_ST_fsm_state50 = "82'b0000000000000000000000000000000010000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state51 = "82'b0000000000000000000000000000000100000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state52 = "82'b0000000000000000000000000000001000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state53 = "82'b0000000000000000000000000000010000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state54 = "82'b0000000000000000000000000000100000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state55 = "82'b0000000000000000000000000001000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state56 = "82'b0000000000000000000000000010000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state57 = "82'b0000000000000000000000000100000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state58 = "82'b0000000000000000000000001000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state59 = "82'b0000000000000000000000010000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state6 = "82'b0000000000000000000000000000000000000000000000000000000000000000000000000000100000" *) 
(* ap_ST_fsm_state60 = "82'b0000000000000000000000100000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state61 = "82'b0000000000000000000001000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state62 = "82'b0000000000000000000010000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state63 = "82'b0000000000000000000100000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state64 = "82'b0000000000000000001000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state65 = "82'b0000000000000000010000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state66 = "82'b0000000000000000100000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state7 = "82'b0000000000000000000000000000000000000000000000000000000000000000000000000001000000" *) (* ap_ST_fsm_state8 = "82'b0000000000000000000000000000000000000000000000000000000000000000000000000010000000" *) 
(* ap_ST_fsm_state9 = "82'b0000000000000000000000000000000000000000000000000000000000000000000000000100000000" *) (* ap_ST_fsm_state93 = "82'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_const_int64_8 = "8" *) 
(* ap_const_lv14_0 = "14'b00000000000000" *) (* ap_const_lv14_1 = "14'b00000000000001" *) (* ap_const_lv14_2341 = "14'b10001101000001" *) 
(* ap_const_lv25_0 = "25'b0000000000000000000000000" *) (* ap_const_lv2_0 = "2'b00" *) (* ap_const_lv32_0 = "0" *) 
(* ap_const_lv32_1 = "1" *) (* ap_const_lv32_10 = "16" *) (* ap_const_lv32_12 = "18" *) 
(* ap_const_lv32_13 = "19" *) (* ap_const_lv32_14 = "20" *) (* ap_const_lv32_19 = "25" *) 
(* ap_const_lv32_1A = "26" *) (* ap_const_lv32_1B = "27" *) (* ap_const_lv32_1F = "31" *) 
(* ap_const_lv32_20 = "32" *) (* ap_const_lv32_21 = "33" *) (* ap_const_lv32_22 = "34" *) 
(* ap_const_lv32_23 = "35" *) (* ap_const_lv32_24 = "36" *) (* ap_const_lv32_29 = "41" *) 
(* ap_const_lv32_2A = "42" *) (* ap_const_lv32_2F = "47" *) (* ap_const_lv32_3 = "3" *) 
(* ap_const_lv32_31 = "49" *) (* ap_const_lv32_32 = "50" *) (* ap_const_lv32_33 = "51" *) 
(* ap_const_lv32_3A = "58" *) (* ap_const_lv32_3B = "59" *) (* ap_const_lv32_3C = "60" *) 
(* ap_const_lv32_41 = "65" *) (* ap_const_lv32_42 = "66" *) (* ap_const_lv32_43 = "67" *) 
(* ap_const_lv32_44 = "68" *) (* ap_const_lv32_45 = "69" *) (* ap_const_lv32_46 = "70" *) 
(* ap_const_lv32_47 = "71" *) (* ap_const_lv32_4B = "75" *) (* ap_const_lv32_4C = "76" *) 
(* ap_const_lv32_4D = "77" *) (* ap_const_lv32_50 = "80" *) (* ap_const_lv32_51 = "81" *) 
(* ap_const_lv32_8 = "8" *) (* ap_const_lv32_9 = "9" *) (* ap_const_lv32_A = "10" *) 
(* ap_const_lv32_B = "11" *) (* ap_const_lv3_0 = "3'b000" *) (* ap_const_lv4_0 = "4'b0000" *) 
(* ap_const_lv8_3 = "8'b00000011" *) (* ap_const_lv9_1 = "9'b000000001" *) (* ap_const_lv9_19 = "9'b000011001" *) 
(* ap_const_lv9_1F4 = "9'b111110100" *) (* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_LL_prefetch
   (ap_clk,
    ap_rst_n,
    m_axi_A_BUS_AWVALID,
    m_axi_A_BUS_AWREADY,
    m_axi_A_BUS_AWADDR,
    m_axi_A_BUS_AWID,
    m_axi_A_BUS_AWLEN,
    m_axi_A_BUS_AWSIZE,
    m_axi_A_BUS_AWBURST,
    m_axi_A_BUS_AWLOCK,
    m_axi_A_BUS_AWCACHE,
    m_axi_A_BUS_AWPROT,
    m_axi_A_BUS_AWQOS,
    m_axi_A_BUS_AWREGION,
    m_axi_A_BUS_AWUSER,
    m_axi_A_BUS_WVALID,
    m_axi_A_BUS_WREADY,
    m_axi_A_BUS_WDATA,
    m_axi_A_BUS_WSTRB,
    m_axi_A_BUS_WLAST,
    m_axi_A_BUS_WID,
    m_axi_A_BUS_WUSER,
    m_axi_A_BUS_ARVALID,
    m_axi_A_BUS_ARREADY,
    m_axi_A_BUS_ARADDR,
    m_axi_A_BUS_ARID,
    m_axi_A_BUS_ARLEN,
    m_axi_A_BUS_ARSIZE,
    m_axi_A_BUS_ARBURST,
    m_axi_A_BUS_ARLOCK,
    m_axi_A_BUS_ARCACHE,
    m_axi_A_BUS_ARPROT,
    m_axi_A_BUS_ARQOS,
    m_axi_A_BUS_ARREGION,
    m_axi_A_BUS_ARUSER,
    m_axi_A_BUS_RVALID,
    m_axi_A_BUS_RREADY,
    m_axi_A_BUS_RDATA,
    m_axi_A_BUS_RLAST,
    m_axi_A_BUS_RID,
    m_axi_A_BUS_RUSER,
    m_axi_A_BUS_RRESP,
    m_axi_A_BUS_BVALID,
    m_axi_A_BUS_BREADY,
    m_axi_A_BUS_BRESP,
    m_axi_A_BUS_BID,
    m_axi_A_BUS_BUSER,
    s_axi_CFG_AWVALID,
    s_axi_CFG_AWREADY,
    s_axi_CFG_AWADDR,
    s_axi_CFG_WVALID,
    s_axi_CFG_WREADY,
    s_axi_CFG_WDATA,
    s_axi_CFG_WSTRB,
    s_axi_CFG_ARVALID,
    s_axi_CFG_ARREADY,
    s_axi_CFG_ARADDR,
    s_axi_CFG_RVALID,
    s_axi_CFG_RREADY,
    s_axi_CFG_RDATA,
    s_axi_CFG_RRESP,
    s_axi_CFG_BVALID,
    s_axi_CFG_BREADY,
    s_axi_CFG_BRESP,
    interrupt);
  input ap_clk;
  input ap_rst_n;
  output m_axi_A_BUS_AWVALID;
  input m_axi_A_BUS_AWREADY;
  output [31:0]m_axi_A_BUS_AWADDR;
  output [0:0]m_axi_A_BUS_AWID;
  output [7:0]m_axi_A_BUS_AWLEN;
  output [2:0]m_axi_A_BUS_AWSIZE;
  output [1:0]m_axi_A_BUS_AWBURST;
  output [1:0]m_axi_A_BUS_AWLOCK;
  output [3:0]m_axi_A_BUS_AWCACHE;
  output [2:0]m_axi_A_BUS_AWPROT;
  output [3:0]m_axi_A_BUS_AWQOS;
  output [3:0]m_axi_A_BUS_AWREGION;
  output [0:0]m_axi_A_BUS_AWUSER;
  output m_axi_A_BUS_WVALID;
  input m_axi_A_BUS_WREADY;
  output [63:0]m_axi_A_BUS_WDATA;
  output [7:0]m_axi_A_BUS_WSTRB;
  output m_axi_A_BUS_WLAST;
  output [0:0]m_axi_A_BUS_WID;
  output [0:0]m_axi_A_BUS_WUSER;
  output m_axi_A_BUS_ARVALID;
  input m_axi_A_BUS_ARREADY;
  output [31:0]m_axi_A_BUS_ARADDR;
  output [0:0]m_axi_A_BUS_ARID;
  output [7:0]m_axi_A_BUS_ARLEN;
  output [2:0]m_axi_A_BUS_ARSIZE;
  output [1:0]m_axi_A_BUS_ARBURST;
  output [1:0]m_axi_A_BUS_ARLOCK;
  output [3:0]m_axi_A_BUS_ARCACHE;
  output [2:0]m_axi_A_BUS_ARPROT;
  output [3:0]m_axi_A_BUS_ARQOS;
  output [3:0]m_axi_A_BUS_ARREGION;
  output [0:0]m_axi_A_BUS_ARUSER;
  input m_axi_A_BUS_RVALID;
  output m_axi_A_BUS_RREADY;
  input [63:0]m_axi_A_BUS_RDATA;
  input m_axi_A_BUS_RLAST;
  input [0:0]m_axi_A_BUS_RID;
  input [0:0]m_axi_A_BUS_RUSER;
  input [1:0]m_axi_A_BUS_RRESP;
  input m_axi_A_BUS_BVALID;
  output m_axi_A_BUS_BREADY;
  input [1:0]m_axi_A_BUS_BRESP;
  input [0:0]m_axi_A_BUS_BID;
  input [0:0]m_axi_A_BUS_BUSER;
  input s_axi_CFG_AWVALID;
  output s_axi_CFG_AWREADY;
  input [4:0]s_axi_CFG_AWADDR;
  input s_axi_CFG_WVALID;
  output s_axi_CFG_WREADY;
  input [31:0]s_axi_CFG_WDATA;
  input [3:0]s_axi_CFG_WSTRB;
  input s_axi_CFG_ARVALID;
  output s_axi_CFG_ARREADY;
  input [4:0]s_axi_CFG_ARADDR;
  output s_axi_CFG_RVALID;
  input s_axi_CFG_RREADY;
  output [31:0]s_axi_CFG_RDATA;
  output [1:0]s_axi_CFG_RRESP;
  output s_axi_CFG_BVALID;
  input s_axi_CFG_BREADY;
  output [1:0]s_axi_CFG_BRESP;
  output interrupt;

  wire \<const0> ;
  wire \<const1> ;
  wire [47:0]A_BUS_RDATA;
  wire [28:0]A_BUS_addr_1_reg_579;
  wire [28:0]A_BUS_addr_2_reg_547;
  wire [28:0]A_BUS_addr_3_reg_558;
  wire [28:0]A_BUS_addr_5_reg_630;
  wire A_BUS_addr_5_reg_6300;
  wire I_RREADY243_out;
  wire I_RREADY344_out;
  wire I_RREADY4;
  wire LL_prefetch_A_BUS_m_axi_U_n_140;
  wire LL_prefetch_A_BUS_m_axi_U_n_141;
  wire LL_prefetch_A_BUS_m_axi_U_n_142;
  wire LL_prefetch_A_BUS_m_axi_U_n_143;
  wire LL_prefetch_A_BUS_m_axi_U_n_144;
  wire LL_prefetch_A_BUS_m_axi_U_n_145;
  wire LL_prefetch_A_BUS_m_axi_U_n_146;
  wire LL_prefetch_A_BUS_m_axi_U_n_15;
  wire LL_prefetch_A_BUS_m_axi_U_n_19;
  wire LL_prefetch_A_BUS_m_axi_U_n_26;
  wire LL_prefetch_A_BUS_m_axi_U_n_30;
  wire LL_prefetch_A_BUS_m_axi_U_n_34;
  wire LL_prefetch_A_BUS_m_axi_U_n_37;
  wire LL_prefetch_A_BUS_m_axi_U_n_42;
  wire LL_prefetch_A_BUS_m_axi_U_n_46;
  wire LL_prefetch_A_BUS_m_axi_U_n_50;
  wire LL_prefetch_A_BUS_m_axi_U_n_54;
  wire LL_prefetch_A_BUS_m_axi_U_n_59;
  wire [31:3]a;
  wire [28:0]a1_reg_480;
  wire a1_reg_4800;
  wire [28:0]a2_sum3_fu_288_p2;
  wire [28:0]a2_sum3_reg_532;
  wire \a2_sum3_reg_532[11]_i_2_n_3 ;
  wire \a2_sum3_reg_532[11]_i_3_n_3 ;
  wire \a2_sum3_reg_532[11]_i_4_n_3 ;
  wire \a2_sum3_reg_532[11]_i_5_n_3 ;
  wire \a2_sum3_reg_532[15]_i_2_n_3 ;
  wire \a2_sum3_reg_532[15]_i_3_n_3 ;
  wire \a2_sum3_reg_532[15]_i_4_n_3 ;
  wire \a2_sum3_reg_532[15]_i_5_n_3 ;
  wire \a2_sum3_reg_532[19]_i_2_n_3 ;
  wire \a2_sum3_reg_532[19]_i_3_n_3 ;
  wire \a2_sum3_reg_532[19]_i_4_n_3 ;
  wire \a2_sum3_reg_532[19]_i_5_n_3 ;
  wire \a2_sum3_reg_532[23]_i_2_n_3 ;
  wire \a2_sum3_reg_532[23]_i_3_n_3 ;
  wire \a2_sum3_reg_532[23]_i_4_n_3 ;
  wire \a2_sum3_reg_532[23]_i_5_n_3 ;
  wire \a2_sum3_reg_532[27]_i_2_n_3 ;
  wire \a2_sum3_reg_532[27]_i_3_n_3 ;
  wire \a2_sum3_reg_532[27]_i_4_n_3 ;
  wire \a2_sum3_reg_532[27]_i_5_n_3 ;
  wire \a2_sum3_reg_532[27]_i_6_n_3 ;
  wire \a2_sum3_reg_532[28]_i_2_n_3 ;
  wire \a2_sum3_reg_532[3]_i_2_n_3 ;
  wire \a2_sum3_reg_532[3]_i_3_n_3 ;
  wire \a2_sum3_reg_532[3]_i_4_n_3 ;
  wire \a2_sum3_reg_532[3]_i_5_n_3 ;
  wire \a2_sum3_reg_532[7]_i_2_n_3 ;
  wire \a2_sum3_reg_532[7]_i_3_n_3 ;
  wire \a2_sum3_reg_532[7]_i_4_n_3 ;
  wire \a2_sum3_reg_532[7]_i_5_n_3 ;
  wire \a2_sum3_reg_532_reg[11]_i_1_n_3 ;
  wire \a2_sum3_reg_532_reg[11]_i_1_n_4 ;
  wire \a2_sum3_reg_532_reg[11]_i_1_n_5 ;
  wire \a2_sum3_reg_532_reg[11]_i_1_n_6 ;
  wire \a2_sum3_reg_532_reg[15]_i_1_n_3 ;
  wire \a2_sum3_reg_532_reg[15]_i_1_n_4 ;
  wire \a2_sum3_reg_532_reg[15]_i_1_n_5 ;
  wire \a2_sum3_reg_532_reg[15]_i_1_n_6 ;
  wire \a2_sum3_reg_532_reg[19]_i_1_n_3 ;
  wire \a2_sum3_reg_532_reg[19]_i_1_n_4 ;
  wire \a2_sum3_reg_532_reg[19]_i_1_n_5 ;
  wire \a2_sum3_reg_532_reg[19]_i_1_n_6 ;
  wire \a2_sum3_reg_532_reg[23]_i_1_n_3 ;
  wire \a2_sum3_reg_532_reg[23]_i_1_n_4 ;
  wire \a2_sum3_reg_532_reg[23]_i_1_n_5 ;
  wire \a2_sum3_reg_532_reg[23]_i_1_n_6 ;
  wire \a2_sum3_reg_532_reg[27]_i_1_n_3 ;
  wire \a2_sum3_reg_532_reg[27]_i_1_n_4 ;
  wire \a2_sum3_reg_532_reg[27]_i_1_n_5 ;
  wire \a2_sum3_reg_532_reg[27]_i_1_n_6 ;
  wire \a2_sum3_reg_532_reg[3]_i_1_n_3 ;
  wire \a2_sum3_reg_532_reg[3]_i_1_n_4 ;
  wire \a2_sum3_reg_532_reg[3]_i_1_n_5 ;
  wire \a2_sum3_reg_532_reg[3]_i_1_n_6 ;
  wire \a2_sum3_reg_532_reg[7]_i_1_n_3 ;
  wire \a2_sum3_reg_532_reg[7]_i_1_n_4 ;
  wire \a2_sum3_reg_532_reg[7]_i_1_n_5 ;
  wire \a2_sum3_reg_532_reg[7]_i_1_n_6 ;
  wire [28:0]a2_sum4_reg_542;
  wire \a2_sum4_reg_542[28]_i_1_n_3 ;
  wire [28:0]a2_sum5_fu_435_p2;
  wire [28:0]a2_sum5_reg_614;
  wire \a2_sum5_reg_614[28]_i_1_n_3 ;
  wire [28:0]a2_sum6_fu_456_p2;
  wire [28:0]a2_sum6_reg_625;
  wire \a2_sum6_reg_625[11]_i_2_n_3 ;
  wire \a2_sum6_reg_625[11]_i_3_n_3 ;
  wire \a2_sum6_reg_625[11]_i_4_n_3 ;
  wire \a2_sum6_reg_625[11]_i_5_n_3 ;
  wire \a2_sum6_reg_625[15]_i_2_n_3 ;
  wire \a2_sum6_reg_625[15]_i_3_n_3 ;
  wire \a2_sum6_reg_625[15]_i_4_n_3 ;
  wire \a2_sum6_reg_625[15]_i_5_n_3 ;
  wire \a2_sum6_reg_625[19]_i_2_n_3 ;
  wire \a2_sum6_reg_625[19]_i_3_n_3 ;
  wire \a2_sum6_reg_625[19]_i_4_n_3 ;
  wire \a2_sum6_reg_625[19]_i_5_n_3 ;
  wire \a2_sum6_reg_625[23]_i_2_n_3 ;
  wire \a2_sum6_reg_625[23]_i_3_n_3 ;
  wire \a2_sum6_reg_625[23]_i_4_n_3 ;
  wire \a2_sum6_reg_625[23]_i_5_n_3 ;
  wire \a2_sum6_reg_625[27]_i_2_n_3 ;
  wire \a2_sum6_reg_625[27]_i_3_n_3 ;
  wire \a2_sum6_reg_625[27]_i_4_n_3 ;
  wire \a2_sum6_reg_625[27]_i_5_n_3 ;
  wire \a2_sum6_reg_625[28]_i_3_n_3 ;
  wire \a2_sum6_reg_625[3]_i_2_n_3 ;
  wire \a2_sum6_reg_625[3]_i_3_n_3 ;
  wire \a2_sum6_reg_625[3]_i_4_n_3 ;
  wire \a2_sum6_reg_625[3]_i_5_n_3 ;
  wire \a2_sum6_reg_625[7]_i_2_n_3 ;
  wire \a2_sum6_reg_625[7]_i_3_n_3 ;
  wire \a2_sum6_reg_625[7]_i_4_n_3 ;
  wire \a2_sum6_reg_625[7]_i_5_n_3 ;
  wire \a2_sum6_reg_625_reg[11]_i_1_n_3 ;
  wire \a2_sum6_reg_625_reg[11]_i_1_n_4 ;
  wire \a2_sum6_reg_625_reg[11]_i_1_n_5 ;
  wire \a2_sum6_reg_625_reg[11]_i_1_n_6 ;
  wire \a2_sum6_reg_625_reg[15]_i_1_n_3 ;
  wire \a2_sum6_reg_625_reg[15]_i_1_n_4 ;
  wire \a2_sum6_reg_625_reg[15]_i_1_n_5 ;
  wire \a2_sum6_reg_625_reg[15]_i_1_n_6 ;
  wire \a2_sum6_reg_625_reg[19]_i_1_n_3 ;
  wire \a2_sum6_reg_625_reg[19]_i_1_n_4 ;
  wire \a2_sum6_reg_625_reg[19]_i_1_n_5 ;
  wire \a2_sum6_reg_625_reg[19]_i_1_n_6 ;
  wire \a2_sum6_reg_625_reg[23]_i_1_n_3 ;
  wire \a2_sum6_reg_625_reg[23]_i_1_n_4 ;
  wire \a2_sum6_reg_625_reg[23]_i_1_n_5 ;
  wire \a2_sum6_reg_625_reg[23]_i_1_n_6 ;
  wire \a2_sum6_reg_625_reg[27]_i_1_n_3 ;
  wire \a2_sum6_reg_625_reg[27]_i_1_n_4 ;
  wire \a2_sum6_reg_625_reg[27]_i_1_n_5 ;
  wire \a2_sum6_reg_625_reg[27]_i_1_n_6 ;
  wire \a2_sum6_reg_625_reg[3]_i_1_n_3 ;
  wire \a2_sum6_reg_625_reg[3]_i_1_n_4 ;
  wire \a2_sum6_reg_625_reg[3]_i_1_n_5 ;
  wire \a2_sum6_reg_625_reg[3]_i_1_n_6 ;
  wire \a2_sum6_reg_625_reg[7]_i_1_n_3 ;
  wire \a2_sum6_reg_625_reg[7]_i_1_n_4 ;
  wire \a2_sum6_reg_625_reg[7]_i_1_n_5 ;
  wire \a2_sum6_reg_625_reg[7]_i_1_n_6 ;
  wire [28:0]a2_sum_fu_283_p2;
  wire [28:0]a2_sum_reg_527;
  wire \a2_sum_reg_527[11]_i_2_n_3 ;
  wire \a2_sum_reg_527[11]_i_3_n_3 ;
  wire \a2_sum_reg_527[11]_i_4_n_3 ;
  wire \a2_sum_reg_527[11]_i_5_n_3 ;
  wire \a2_sum_reg_527[15]_i_2_n_3 ;
  wire \a2_sum_reg_527[15]_i_3_n_3 ;
  wire \a2_sum_reg_527[15]_i_4_n_3 ;
  wire \a2_sum_reg_527[15]_i_5_n_3 ;
  wire \a2_sum_reg_527[19]_i_2_n_3 ;
  wire \a2_sum_reg_527[19]_i_3_n_3 ;
  wire \a2_sum_reg_527[19]_i_4_n_3 ;
  wire \a2_sum_reg_527[19]_i_5_n_3 ;
  wire \a2_sum_reg_527[23]_i_2_n_3 ;
  wire \a2_sum_reg_527[23]_i_3_n_3 ;
  wire \a2_sum_reg_527[23]_i_4_n_3 ;
  wire \a2_sum_reg_527[23]_i_5_n_3 ;
  wire \a2_sum_reg_527[27]_i_2_n_3 ;
  wire \a2_sum_reg_527[27]_i_3_n_3 ;
  wire \a2_sum_reg_527[27]_i_4_n_3 ;
  wire \a2_sum_reg_527[27]_i_5_n_3 ;
  wire \a2_sum_reg_527[27]_i_6_n_3 ;
  wire \a2_sum_reg_527[28]_i_2_n_3 ;
  wire \a2_sum_reg_527[3]_i_2_n_3 ;
  wire \a2_sum_reg_527[3]_i_3_n_3 ;
  wire \a2_sum_reg_527[3]_i_4_n_3 ;
  wire \a2_sum_reg_527[3]_i_5_n_3 ;
  wire \a2_sum_reg_527[7]_i_2_n_3 ;
  wire \a2_sum_reg_527[7]_i_3_n_3 ;
  wire \a2_sum_reg_527[7]_i_4_n_3 ;
  wire \a2_sum_reg_527[7]_i_5_n_3 ;
  wire \a2_sum_reg_527_reg[11]_i_1_n_3 ;
  wire \a2_sum_reg_527_reg[11]_i_1_n_4 ;
  wire \a2_sum_reg_527_reg[11]_i_1_n_5 ;
  wire \a2_sum_reg_527_reg[11]_i_1_n_6 ;
  wire \a2_sum_reg_527_reg[15]_i_1_n_3 ;
  wire \a2_sum_reg_527_reg[15]_i_1_n_4 ;
  wire \a2_sum_reg_527_reg[15]_i_1_n_5 ;
  wire \a2_sum_reg_527_reg[15]_i_1_n_6 ;
  wire \a2_sum_reg_527_reg[19]_i_1_n_3 ;
  wire \a2_sum_reg_527_reg[19]_i_1_n_4 ;
  wire \a2_sum_reg_527_reg[19]_i_1_n_5 ;
  wire \a2_sum_reg_527_reg[19]_i_1_n_6 ;
  wire \a2_sum_reg_527_reg[23]_i_1_n_3 ;
  wire \a2_sum_reg_527_reg[23]_i_1_n_4 ;
  wire \a2_sum_reg_527_reg[23]_i_1_n_5 ;
  wire \a2_sum_reg_527_reg[23]_i_1_n_6 ;
  wire \a2_sum_reg_527_reg[27]_i_1_n_3 ;
  wire \a2_sum_reg_527_reg[27]_i_1_n_4 ;
  wire \a2_sum_reg_527_reg[27]_i_1_n_5 ;
  wire \a2_sum_reg_527_reg[27]_i_1_n_6 ;
  wire \a2_sum_reg_527_reg[3]_i_1_n_3 ;
  wire \a2_sum_reg_527_reg[3]_i_1_n_4 ;
  wire \a2_sum_reg_527_reg[3]_i_1_n_5 ;
  wire \a2_sum_reg_527_reg[3]_i_1_n_6 ;
  wire \a2_sum_reg_527_reg[7]_i_1_n_3 ;
  wire \a2_sum_reg_527_reg[7]_i_1_n_4 ;
  wire \a2_sum_reg_527_reg[7]_i_1_n_5 ;
  wire \a2_sum_reg_527_reg[7]_i_1_n_6 ;
  wire \ap_CS_fsm[0]_i_10_n_3 ;
  wire \ap_CS_fsm[0]_i_11_n_3 ;
  wire \ap_CS_fsm[0]_i_12_n_3 ;
  wire \ap_CS_fsm[0]_i_13_n_3 ;
  wire \ap_CS_fsm[0]_i_14_n_3 ;
  wire \ap_CS_fsm[0]_i_15_n_3 ;
  wire \ap_CS_fsm[0]_i_16_n_3 ;
  wire \ap_CS_fsm[0]_i_17_n_3 ;
  wire \ap_CS_fsm[0]_i_18_n_3 ;
  wire \ap_CS_fsm[0]_i_19_n_3 ;
  wire \ap_CS_fsm[0]_i_20_n_3 ;
  wire \ap_CS_fsm[0]_i_2_n_3 ;
  wire \ap_CS_fsm[0]_i_3_n_3 ;
  wire \ap_CS_fsm[0]_i_4_n_3 ;
  wire \ap_CS_fsm[0]_i_5_n_3 ;
  wire \ap_CS_fsm[0]_i_6_n_3 ;
  wire \ap_CS_fsm[0]_i_7_n_3 ;
  wire \ap_CS_fsm[0]_i_8_n_3 ;
  wire \ap_CS_fsm[0]_i_9_n_3 ;
  wire \ap_CS_fsm[51]_i_10_n_3 ;
  wire \ap_CS_fsm[51]_i_11_n_3 ;
  wire \ap_CS_fsm[51]_i_12_n_3 ;
  wire \ap_CS_fsm[51]_i_13_n_3 ;
  wire \ap_CS_fsm[51]_i_14_n_3 ;
  wire \ap_CS_fsm[51]_i_15_n_3 ;
  wire \ap_CS_fsm[51]_i_16_n_3 ;
  wire \ap_CS_fsm[51]_i_17_n_3 ;
  wire \ap_CS_fsm[51]_i_18_n_3 ;
  wire \ap_CS_fsm[51]_i_19_n_3 ;
  wire \ap_CS_fsm[51]_i_20_n_3 ;
  wire \ap_CS_fsm[51]_i_21_n_3 ;
  wire \ap_CS_fsm[51]_i_22_n_3 ;
  wire \ap_CS_fsm[51]_i_2_n_3 ;
  wire \ap_CS_fsm[51]_i_3_n_3 ;
  wire \ap_CS_fsm[51]_i_5_n_3 ;
  wire \ap_CS_fsm[51]_i_6_n_3 ;
  wire \ap_CS_fsm[51]_i_7_n_3 ;
  wire \ap_CS_fsm[51]_i_8_n_3 ;
  wire \ap_CS_fsm[51]_i_9_n_3 ;
  wire \ap_CS_fsm[67]_i_1_n_3 ;
  wire \ap_CS_fsm[81]_i_10_n_3 ;
  wire \ap_CS_fsm[81]_i_4_n_3 ;
  wire \ap_CS_fsm[81]_i_5_n_3 ;
  wire \ap_CS_fsm[81]_i_6_n_3 ;
  wire \ap_CS_fsm[81]_i_7_n_3 ;
  wire \ap_CS_fsm[81]_i_8_n_3 ;
  wire \ap_CS_fsm[81]_i_9_n_3 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp0_stage1;
  wire ap_CS_fsm_pp0_stage10;
  wire ap_CS_fsm_pp0_stage11;
  wire ap_CS_fsm_pp0_stage14;
  wire ap_CS_fsm_pp0_stage2;
  wire ap_CS_fsm_pp0_stage3;
  wire ap_CS_fsm_pp0_stage4;
  wire ap_CS_fsm_pp0_stage5;
  wire ap_CS_fsm_pp0_stage9;
  wire \ap_CS_fsm_reg_n_3_[0] ;
  wire \ap_CS_fsm_reg_n_3_[12] ;
  wire \ap_CS_fsm_reg_n_3_[13] ;
  wire \ap_CS_fsm_reg_n_3_[14] ;
  wire \ap_CS_fsm_reg_n_3_[15] ;
  wire \ap_CS_fsm_reg_n_3_[16] ;
  wire \ap_CS_fsm_reg_n_3_[17] ;
  wire \ap_CS_fsm_reg_n_3_[21] ;
  wire \ap_CS_fsm_reg_n_3_[22] ;
  wire \ap_CS_fsm_reg_n_3_[23] ;
  wire \ap_CS_fsm_reg_n_3_[24] ;
  wire \ap_CS_fsm_reg_n_3_[25] ;
  wire \ap_CS_fsm_reg_n_3_[28] ;
  wire \ap_CS_fsm_reg_n_3_[29] ;
  wire \ap_CS_fsm_reg_n_3_[2] ;
  wire \ap_CS_fsm_reg_n_3_[30] ;
  wire \ap_CS_fsm_reg_n_3_[31] ;
  wire \ap_CS_fsm_reg_n_3_[32] ;
  wire \ap_CS_fsm_reg_n_3_[33] ;
  wire \ap_CS_fsm_reg_n_3_[37] ;
  wire \ap_CS_fsm_reg_n_3_[38] ;
  wire \ap_CS_fsm_reg_n_3_[39] ;
  wire \ap_CS_fsm_reg_n_3_[3] ;
  wire \ap_CS_fsm_reg_n_3_[40] ;
  wire \ap_CS_fsm_reg_n_3_[43] ;
  wire \ap_CS_fsm_reg_n_3_[44] ;
  wire \ap_CS_fsm_reg_n_3_[45] ;
  wire \ap_CS_fsm_reg_n_3_[46] ;
  wire \ap_CS_fsm_reg_n_3_[47] ;
  wire \ap_CS_fsm_reg_n_3_[48] ;
  wire \ap_CS_fsm_reg_n_3_[49] ;
  wire \ap_CS_fsm_reg_n_3_[4] ;
  wire \ap_CS_fsm_reg_n_3_[52] ;
  wire \ap_CS_fsm_reg_n_3_[53] ;
  wire \ap_CS_fsm_reg_n_3_[54] ;
  wire \ap_CS_fsm_reg_n_3_[55] ;
  wire \ap_CS_fsm_reg_n_3_[56] ;
  wire \ap_CS_fsm_reg_n_3_[57] ;
  wire \ap_CS_fsm_reg_n_3_[5] ;
  wire \ap_CS_fsm_reg_n_3_[61] ;
  wire \ap_CS_fsm_reg_n_3_[62] ;
  wire \ap_CS_fsm_reg_n_3_[63] ;
  wire \ap_CS_fsm_reg_n_3_[64] ;
  wire \ap_CS_fsm_reg_n_3_[6] ;
  wire \ap_CS_fsm_reg_n_3_[72] ;
  wire \ap_CS_fsm_reg_n_3_[73] ;
  wire \ap_CS_fsm_reg_n_3_[74] ;
  wire \ap_CS_fsm_reg_n_3_[78] ;
  wire \ap_CS_fsm_reg_n_3_[79] ;
  wire \ap_CS_fsm_reg_n_3_[7] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state19;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state20;
  wire ap_CS_fsm_state21;
  wire ap_CS_fsm_state27;
  wire ap_CS_fsm_state28;
  wire ap_CS_fsm_state35;
  wire ap_CS_fsm_state36;
  wire ap_CS_fsm_state37;
  wire ap_CS_fsm_state42;
  wire ap_CS_fsm_state43;
  wire ap_CS_fsm_state51;
  wire ap_CS_fsm_state52;
  wire ap_CS_fsm_state59;
  wire ap_CS_fsm_state60;
  wire ap_CS_fsm_state61;
  wire ap_CS_fsm_state66;
  wire ap_CS_fsm_state9;
  wire ap_CS_fsm_state93;
  wire [81:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1;
  wire \ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_590[0]_i_1_n_3 ;
  wire \ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_590_reg_n_3_[0] ;
  wire ap_reg_ioackin_A_BUS_ARREADY_i_2_n_3;
  wire ap_reg_ioackin_A_BUS_ARREADY_i_4_n_3;
  wire ap_reg_ioackin_A_BUS_ARREADY_i_5_n_3;
  wire ap_reg_ioackin_A_BUS_ARREADY_i_7_n_3;
  wire ap_reg_ioackin_A_BUS_ARREADY_reg_n_3;
  wire ap_reg_ioackin_A_BUS_AWREADY_reg_n_3;
  wire ap_reg_ioackin_A_BUS_WREADY_i_2_n_3;
  wire ap_reg_ioackin_A_BUS_WREADY_reg_n_3;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire buff_U_n_131;
  wire [8:0]buff_addr_2_reg_599;
  wire \buff_addr_2_reg_599[8]_i_1_n_3 ;
  wire buff_address01;
  wire buff_address014_out;
  wire buff_ce0;
  wire [31:0]buff_load_reg_609;
  wire buff_load_reg_6090;
  wire [31:0]buff_q0;
  wire buff_we0;
  wire [24:0]cum_offs_1_cast_fu_347_p1;
  wire [24:0]cum_offs_1_reg_564;
  wire \cum_offs_reg_167_reg_n_3_[0] ;
  wire \cum_offs_reg_167_reg_n_3_[10] ;
  wire \cum_offs_reg_167_reg_n_3_[11] ;
  wire \cum_offs_reg_167_reg_n_3_[12] ;
  wire \cum_offs_reg_167_reg_n_3_[13] ;
  wire \cum_offs_reg_167_reg_n_3_[14] ;
  wire \cum_offs_reg_167_reg_n_3_[15] ;
  wire \cum_offs_reg_167_reg_n_3_[16] ;
  wire \cum_offs_reg_167_reg_n_3_[17] ;
  wire \cum_offs_reg_167_reg_n_3_[18] ;
  wire \cum_offs_reg_167_reg_n_3_[19] ;
  wire \cum_offs_reg_167_reg_n_3_[1] ;
  wire \cum_offs_reg_167_reg_n_3_[20] ;
  wire \cum_offs_reg_167_reg_n_3_[21] ;
  wire \cum_offs_reg_167_reg_n_3_[22] ;
  wire \cum_offs_reg_167_reg_n_3_[23] ;
  wire \cum_offs_reg_167_reg_n_3_[24] ;
  wire \cum_offs_reg_167_reg_n_3_[2] ;
  wire \cum_offs_reg_167_reg_n_3_[3] ;
  wire \cum_offs_reg_167_reg_n_3_[4] ;
  wire \cum_offs_reg_167_reg_n_3_[5] ;
  wire \cum_offs_reg_167_reg_n_3_[6] ;
  wire \cum_offs_reg_167_reg_n_3_[7] ;
  wire \cum_offs_reg_167_reg_n_3_[8] ;
  wire \cum_offs_reg_167_reg_n_3_[9] ;
  wire exitcond2_fu_273_p2;
  wire exitcond_flatten_fu_398_p2;
  wire \exitcond_flatten_reg_590[0]_i_1_n_3 ;
  wire \exitcond_flatten_reg_590_reg_n_3_[0] ;
  wire [8:0]i1_mid2_fu_416_p3;
  wire \i1_reg_190_reg_n_3_[0] ;
  wire \i1_reg_190_reg_n_3_[1] ;
  wire \i1_reg_190_reg_n_3_[2] ;
  wire \i1_reg_190_reg_n_3_[3] ;
  wire \i1_reg_190_reg_n_3_[4] ;
  wire \i1_reg_190_reg_n_3_[5] ;
  wire \i1_reg_190_reg_n_3_[6] ;
  wire \i1_reg_190_reg_n_3_[7] ;
  wire \i1_reg_190_reg_n_3_[8] ;
  wire [8:0]i_1_fu_293_p2;
  wire [8:0]i_1_reg_537;
  wire \i_1_reg_537[8]_i_3_n_3 ;
  wire [8:0]i_2_fu_429_p2;
  wire [8:0]i_2_reg_604;
  wire \i_2_reg_604[8]_i_1_n_3 ;
  wire \i_2_reg_604[8]_i_3_n_3 ;
  wire [8:0]i_reg_146;
  wire \i_reg_146[8]_i_1_n_3 ;
  wire \indvar_flatten_next_reg_594[0]_i_3_n_3 ;
  wire \indvar_flatten_next_reg_594[0]_i_4_n_3 ;
  wire \indvar_flatten_next_reg_594[0]_i_5_n_3 ;
  wire \indvar_flatten_next_reg_594[0]_i_6_n_3 ;
  wire \indvar_flatten_next_reg_594[12]_i_2_n_3 ;
  wire \indvar_flatten_next_reg_594[12]_i_3_n_3 ;
  wire \indvar_flatten_next_reg_594[4]_i_2_n_3 ;
  wire \indvar_flatten_next_reg_594[4]_i_3_n_3 ;
  wire \indvar_flatten_next_reg_594[4]_i_4_n_3 ;
  wire \indvar_flatten_next_reg_594[4]_i_5_n_3 ;
  wire \indvar_flatten_next_reg_594[8]_i_2_n_3 ;
  wire \indvar_flatten_next_reg_594[8]_i_3_n_3 ;
  wire \indvar_flatten_next_reg_594[8]_i_4_n_3 ;
  wire \indvar_flatten_next_reg_594[8]_i_5_n_3 ;
  wire [13:0]indvar_flatten_next_reg_594_reg;
  wire \indvar_flatten_next_reg_594_reg[0]_i_2_n_10 ;
  wire \indvar_flatten_next_reg_594_reg[0]_i_2_n_3 ;
  wire \indvar_flatten_next_reg_594_reg[0]_i_2_n_4 ;
  wire \indvar_flatten_next_reg_594_reg[0]_i_2_n_5 ;
  wire \indvar_flatten_next_reg_594_reg[0]_i_2_n_6 ;
  wire \indvar_flatten_next_reg_594_reg[0]_i_2_n_7 ;
  wire \indvar_flatten_next_reg_594_reg[0]_i_2_n_8 ;
  wire \indvar_flatten_next_reg_594_reg[0]_i_2_n_9 ;
  wire \indvar_flatten_next_reg_594_reg[12]_i_1_n_10 ;
  wire \indvar_flatten_next_reg_594_reg[12]_i_1_n_6 ;
  wire \indvar_flatten_next_reg_594_reg[12]_i_1_n_9 ;
  wire \indvar_flatten_next_reg_594_reg[4]_i_1_n_10 ;
  wire \indvar_flatten_next_reg_594_reg[4]_i_1_n_3 ;
  wire \indvar_flatten_next_reg_594_reg[4]_i_1_n_4 ;
  wire \indvar_flatten_next_reg_594_reg[4]_i_1_n_5 ;
  wire \indvar_flatten_next_reg_594_reg[4]_i_1_n_6 ;
  wire \indvar_flatten_next_reg_594_reg[4]_i_1_n_7 ;
  wire \indvar_flatten_next_reg_594_reg[4]_i_1_n_8 ;
  wire \indvar_flatten_next_reg_594_reg[4]_i_1_n_9 ;
  wire \indvar_flatten_next_reg_594_reg[8]_i_1_n_10 ;
  wire \indvar_flatten_next_reg_594_reg[8]_i_1_n_3 ;
  wire \indvar_flatten_next_reg_594_reg[8]_i_1_n_4 ;
  wire \indvar_flatten_next_reg_594_reg[8]_i_1_n_5 ;
  wire \indvar_flatten_next_reg_594_reg[8]_i_1_n_6 ;
  wire \indvar_flatten_next_reg_594_reg[8]_i_1_n_7 ;
  wire \indvar_flatten_next_reg_594_reg[8]_i_1_n_8 ;
  wire \indvar_flatten_next_reg_594_reg[8]_i_1_n_9 ;
  wire indvar_flatten_phi_fu_183_p41;
  wire [13:0]indvar_flatten_reg_179;
  wire interrupt;
  wire [31:3]\^m_axi_A_BUS_ARADDR ;
  wire [3:0]\^m_axi_A_BUS_ARLEN ;
  wire m_axi_A_BUS_ARREADY;
  wire m_axi_A_BUS_ARVALID;
  wire [31:3]\^m_axi_A_BUS_AWADDR ;
  wire [3:0]\^m_axi_A_BUS_AWLEN ;
  wire m_axi_A_BUS_AWREADY;
  wire m_axi_A_BUS_AWVALID;
  wire m_axi_A_BUS_BREADY;
  wire m_axi_A_BUS_BVALID;
  wire [63:0]m_axi_A_BUS_RDATA;
  wire m_axi_A_BUS_RLAST;
  wire m_axi_A_BUS_RREADY;
  wire [1:0]m_axi_A_BUS_RRESP;
  wire m_axi_A_BUS_RVALID;
  wire [63:0]m_axi_A_BUS_WDATA;
  wire m_axi_A_BUS_WLAST;
  wire m_axi_A_BUS_WREADY;
  wire [7:0]m_axi_A_BUS_WSTRB;
  wire m_axi_A_BUS_WVALID;
  wire [15:0]p_1_in;
  wire p_3_in;
  wire [15:0]reg_224;
  wire [15:0]reg_228;
  wire reg_2280;
  wire [4:0]s_axi_CFG_ARADDR;
  wire s_axi_CFG_ARREADY;
  wire s_axi_CFG_ARVALID;
  wire [4:0]s_axi_CFG_AWADDR;
  wire s_axi_CFG_AWREADY;
  wire s_axi_CFG_AWVALID;
  wire s_axi_CFG_BREADY;
  wire s_axi_CFG_BVALID;
  wire [31:0]s_axi_CFG_RDATA;
  wire s_axi_CFG_RREADY;
  wire s_axi_CFG_RVALID;
  wire [31:0]s_axi_CFG_WDATA;
  wire s_axi_CFG_WREADY;
  wire [3:0]s_axi_CFG_WSTRB;
  wire s_axi_CFG_WVALID;
  wire [28:0]seq_skip_offs_fu_450_p2;
  wire \skip_cum_offs1_reg_157[0]_i_10_n_3 ;
  wire \skip_cum_offs1_reg_157[0]_i_1_n_3 ;
  wire \skip_cum_offs1_reg_157[0]_i_3_n_3 ;
  wire \skip_cum_offs1_reg_157[0]_i_4_n_3 ;
  wire \skip_cum_offs1_reg_157[0]_i_5_n_3 ;
  wire \skip_cum_offs1_reg_157[0]_i_6_n_3 ;
  wire \skip_cum_offs1_reg_157[0]_i_7_n_3 ;
  wire \skip_cum_offs1_reg_157[0]_i_8_n_3 ;
  wire \skip_cum_offs1_reg_157[0]_i_9_n_3 ;
  wire \skip_cum_offs1_reg_157[12]_i_2_n_3 ;
  wire \skip_cum_offs1_reg_157[12]_i_3_n_3 ;
  wire \skip_cum_offs1_reg_157[12]_i_4_n_3 ;
  wire \skip_cum_offs1_reg_157[12]_i_5_n_3 ;
  wire \skip_cum_offs1_reg_157[12]_i_6_n_3 ;
  wire \skip_cum_offs1_reg_157[12]_i_7_n_3 ;
  wire \skip_cum_offs1_reg_157[12]_i_8_n_3 ;
  wire \skip_cum_offs1_reg_157[12]_i_9_n_3 ;
  wire \skip_cum_offs1_reg_157[16]_i_2_n_3 ;
  wire \skip_cum_offs1_reg_157[16]_i_3_n_3 ;
  wire \skip_cum_offs1_reg_157[16]_i_4_n_3 ;
  wire \skip_cum_offs1_reg_157[16]_i_5_n_3 ;
  wire \skip_cum_offs1_reg_157[16]_i_6_n_3 ;
  wire \skip_cum_offs1_reg_157[16]_i_7_n_3 ;
  wire \skip_cum_offs1_reg_157[16]_i_8_n_3 ;
  wire \skip_cum_offs1_reg_157[16]_i_9_n_3 ;
  wire \skip_cum_offs1_reg_157[20]_i_2_n_3 ;
  wire \skip_cum_offs1_reg_157[20]_i_3_n_3 ;
  wire \skip_cum_offs1_reg_157[20]_i_4_n_3 ;
  wire \skip_cum_offs1_reg_157[20]_i_5_n_3 ;
  wire \skip_cum_offs1_reg_157[20]_i_6_n_3 ;
  wire \skip_cum_offs1_reg_157[20]_i_7_n_3 ;
  wire \skip_cum_offs1_reg_157[20]_i_8_n_3 ;
  wire \skip_cum_offs1_reg_157[20]_i_9_n_3 ;
  wire \skip_cum_offs1_reg_157[24]_i_2_n_3 ;
  wire \skip_cum_offs1_reg_157[4]_i_2_n_3 ;
  wire \skip_cum_offs1_reg_157[4]_i_3_n_3 ;
  wire \skip_cum_offs1_reg_157[4]_i_4_n_3 ;
  wire \skip_cum_offs1_reg_157[4]_i_5_n_3 ;
  wire \skip_cum_offs1_reg_157[4]_i_6_n_3 ;
  wire \skip_cum_offs1_reg_157[4]_i_7_n_3 ;
  wire \skip_cum_offs1_reg_157[4]_i_8_n_3 ;
  wire \skip_cum_offs1_reg_157[4]_i_9_n_3 ;
  wire \skip_cum_offs1_reg_157[8]_i_2_n_3 ;
  wire \skip_cum_offs1_reg_157[8]_i_3_n_3 ;
  wire \skip_cum_offs1_reg_157[8]_i_4_n_3 ;
  wire \skip_cum_offs1_reg_157[8]_i_5_n_3 ;
  wire \skip_cum_offs1_reg_157[8]_i_6_n_3 ;
  wire \skip_cum_offs1_reg_157[8]_i_7_n_3 ;
  wire \skip_cum_offs1_reg_157[8]_i_8_n_3 ;
  wire \skip_cum_offs1_reg_157[8]_i_9_n_3 ;
  wire [24:0]skip_cum_offs1_reg_157_reg;
  wire \skip_cum_offs1_reg_157_reg[0]_i_2_n_10 ;
  wire \skip_cum_offs1_reg_157_reg[0]_i_2_n_3 ;
  wire \skip_cum_offs1_reg_157_reg[0]_i_2_n_4 ;
  wire \skip_cum_offs1_reg_157_reg[0]_i_2_n_5 ;
  wire \skip_cum_offs1_reg_157_reg[0]_i_2_n_6 ;
  wire \skip_cum_offs1_reg_157_reg[0]_i_2_n_7 ;
  wire \skip_cum_offs1_reg_157_reg[0]_i_2_n_8 ;
  wire \skip_cum_offs1_reg_157_reg[0]_i_2_n_9 ;
  wire \skip_cum_offs1_reg_157_reg[12]_i_1_n_10 ;
  wire \skip_cum_offs1_reg_157_reg[12]_i_1_n_3 ;
  wire \skip_cum_offs1_reg_157_reg[12]_i_1_n_4 ;
  wire \skip_cum_offs1_reg_157_reg[12]_i_1_n_5 ;
  wire \skip_cum_offs1_reg_157_reg[12]_i_1_n_6 ;
  wire \skip_cum_offs1_reg_157_reg[12]_i_1_n_7 ;
  wire \skip_cum_offs1_reg_157_reg[12]_i_1_n_8 ;
  wire \skip_cum_offs1_reg_157_reg[12]_i_1_n_9 ;
  wire \skip_cum_offs1_reg_157_reg[16]_i_1_n_10 ;
  wire \skip_cum_offs1_reg_157_reg[16]_i_1_n_3 ;
  wire \skip_cum_offs1_reg_157_reg[16]_i_1_n_4 ;
  wire \skip_cum_offs1_reg_157_reg[16]_i_1_n_5 ;
  wire \skip_cum_offs1_reg_157_reg[16]_i_1_n_6 ;
  wire \skip_cum_offs1_reg_157_reg[16]_i_1_n_7 ;
  wire \skip_cum_offs1_reg_157_reg[16]_i_1_n_8 ;
  wire \skip_cum_offs1_reg_157_reg[16]_i_1_n_9 ;
  wire \skip_cum_offs1_reg_157_reg[20]_i_1_n_10 ;
  wire \skip_cum_offs1_reg_157_reg[20]_i_1_n_3 ;
  wire \skip_cum_offs1_reg_157_reg[20]_i_1_n_4 ;
  wire \skip_cum_offs1_reg_157_reg[20]_i_1_n_5 ;
  wire \skip_cum_offs1_reg_157_reg[20]_i_1_n_6 ;
  wire \skip_cum_offs1_reg_157_reg[20]_i_1_n_7 ;
  wire \skip_cum_offs1_reg_157_reg[20]_i_1_n_8 ;
  wire \skip_cum_offs1_reg_157_reg[20]_i_1_n_9 ;
  wire \skip_cum_offs1_reg_157_reg[24]_i_1_n_10 ;
  wire \skip_cum_offs1_reg_157_reg[4]_i_1_n_10 ;
  wire \skip_cum_offs1_reg_157_reg[4]_i_1_n_3 ;
  wire \skip_cum_offs1_reg_157_reg[4]_i_1_n_4 ;
  wire \skip_cum_offs1_reg_157_reg[4]_i_1_n_5 ;
  wire \skip_cum_offs1_reg_157_reg[4]_i_1_n_6 ;
  wire \skip_cum_offs1_reg_157_reg[4]_i_1_n_7 ;
  wire \skip_cum_offs1_reg_157_reg[4]_i_1_n_8 ;
  wire \skip_cum_offs1_reg_157_reg[4]_i_1_n_9 ;
  wire \skip_cum_offs1_reg_157_reg[8]_i_1_n_10 ;
  wire \skip_cum_offs1_reg_157_reg[8]_i_1_n_3 ;
  wire \skip_cum_offs1_reg_157_reg[8]_i_1_n_4 ;
  wire \skip_cum_offs1_reg_157_reg[8]_i_1_n_5 ;
  wire \skip_cum_offs1_reg_157_reg[8]_i_1_n_6 ;
  wire \skip_cum_offs1_reg_157_reg[8]_i_1_n_7 ;
  wire \skip_cum_offs1_reg_157_reg[8]_i_1_n_8 ;
  wire \skip_cum_offs1_reg_157_reg[8]_i_1_n_9 ;
  wire [15:0]temp_fu_90;
  wire [15:0]tmp_1_reg_585;
  wire [15:0]tmp_2_reg_553;
  wire [15:0]tmp_3_reg_569;
  wire [15:0]tmp_5_reg_636;
  wire tmp_5_reg_6360;
  wire [28:0]tmp_cast_reg_507;
  wire [28:0]tmp_reg_495;
  wire [3:0]\NLW_a2_sum3_reg_532_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_a2_sum3_reg_532_reg[28]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_a2_sum6_reg_625_reg[28]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_a2_sum6_reg_625_reg[28]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_a2_sum_reg_527_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_a2_sum_reg_527_reg[28]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_indvar_flatten_next_reg_594_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_indvar_flatten_next_reg_594_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_skip_cum_offs1_reg_157_reg[24]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_skip_cum_offs1_reg_157_reg[24]_i_1_O_UNCONNECTED ;

  assign m_axi_A_BUS_ARADDR[31:3] = \^m_axi_A_BUS_ARADDR [31:3];
  assign m_axi_A_BUS_ARADDR[2] = \<const0> ;
  assign m_axi_A_BUS_ARADDR[1] = \<const0> ;
  assign m_axi_A_BUS_ARADDR[0] = \<const0> ;
  assign m_axi_A_BUS_ARBURST[1] = \<const0> ;
  assign m_axi_A_BUS_ARBURST[0] = \<const1> ;
  assign m_axi_A_BUS_ARCACHE[3] = \<const0> ;
  assign m_axi_A_BUS_ARCACHE[2] = \<const0> ;
  assign m_axi_A_BUS_ARCACHE[1] = \<const1> ;
  assign m_axi_A_BUS_ARCACHE[0] = \<const1> ;
  assign m_axi_A_BUS_ARID[0] = \<const0> ;
  assign m_axi_A_BUS_ARLEN[7] = \<const0> ;
  assign m_axi_A_BUS_ARLEN[6] = \<const0> ;
  assign m_axi_A_BUS_ARLEN[5] = \<const0> ;
  assign m_axi_A_BUS_ARLEN[4] = \<const0> ;
  assign m_axi_A_BUS_ARLEN[3:0] = \^m_axi_A_BUS_ARLEN [3:0];
  assign m_axi_A_BUS_ARLOCK[1] = \<const0> ;
  assign m_axi_A_BUS_ARLOCK[0] = \<const0> ;
  assign m_axi_A_BUS_ARPROT[2] = \<const0> ;
  assign m_axi_A_BUS_ARPROT[1] = \<const0> ;
  assign m_axi_A_BUS_ARPROT[0] = \<const0> ;
  assign m_axi_A_BUS_ARQOS[3] = \<const0> ;
  assign m_axi_A_BUS_ARQOS[2] = \<const0> ;
  assign m_axi_A_BUS_ARQOS[1] = \<const0> ;
  assign m_axi_A_BUS_ARQOS[0] = \<const0> ;
  assign m_axi_A_BUS_ARREGION[3] = \<const0> ;
  assign m_axi_A_BUS_ARREGION[2] = \<const0> ;
  assign m_axi_A_BUS_ARREGION[1] = \<const0> ;
  assign m_axi_A_BUS_ARREGION[0] = \<const0> ;
  assign m_axi_A_BUS_ARSIZE[2] = \<const0> ;
  assign m_axi_A_BUS_ARSIZE[1] = \<const1> ;
  assign m_axi_A_BUS_ARSIZE[0] = \<const1> ;
  assign m_axi_A_BUS_ARUSER[0] = \<const0> ;
  assign m_axi_A_BUS_AWADDR[31:3] = \^m_axi_A_BUS_AWADDR [31:3];
  assign m_axi_A_BUS_AWADDR[2] = \<const0> ;
  assign m_axi_A_BUS_AWADDR[1] = \<const0> ;
  assign m_axi_A_BUS_AWADDR[0] = \<const0> ;
  assign m_axi_A_BUS_AWBURST[1] = \<const0> ;
  assign m_axi_A_BUS_AWBURST[0] = \<const1> ;
  assign m_axi_A_BUS_AWCACHE[3] = \<const0> ;
  assign m_axi_A_BUS_AWCACHE[2] = \<const0> ;
  assign m_axi_A_BUS_AWCACHE[1] = \<const1> ;
  assign m_axi_A_BUS_AWCACHE[0] = \<const1> ;
  assign m_axi_A_BUS_AWID[0] = \<const0> ;
  assign m_axi_A_BUS_AWLEN[7] = \<const0> ;
  assign m_axi_A_BUS_AWLEN[6] = \<const0> ;
  assign m_axi_A_BUS_AWLEN[5] = \<const0> ;
  assign m_axi_A_BUS_AWLEN[4] = \<const0> ;
  assign m_axi_A_BUS_AWLEN[3:0] = \^m_axi_A_BUS_AWLEN [3:0];
  assign m_axi_A_BUS_AWLOCK[1] = \<const0> ;
  assign m_axi_A_BUS_AWLOCK[0] = \<const0> ;
  assign m_axi_A_BUS_AWPROT[2] = \<const0> ;
  assign m_axi_A_BUS_AWPROT[1] = \<const0> ;
  assign m_axi_A_BUS_AWPROT[0] = \<const0> ;
  assign m_axi_A_BUS_AWQOS[3] = \<const0> ;
  assign m_axi_A_BUS_AWQOS[2] = \<const0> ;
  assign m_axi_A_BUS_AWQOS[1] = \<const0> ;
  assign m_axi_A_BUS_AWQOS[0] = \<const0> ;
  assign m_axi_A_BUS_AWREGION[3] = \<const0> ;
  assign m_axi_A_BUS_AWREGION[2] = \<const0> ;
  assign m_axi_A_BUS_AWREGION[1] = \<const0> ;
  assign m_axi_A_BUS_AWREGION[0] = \<const0> ;
  assign m_axi_A_BUS_AWSIZE[2] = \<const0> ;
  assign m_axi_A_BUS_AWSIZE[1] = \<const1> ;
  assign m_axi_A_BUS_AWSIZE[0] = \<const1> ;
  assign m_axi_A_BUS_AWUSER[0] = \<const0> ;
  assign m_axi_A_BUS_WID[0] = \<const0> ;
  assign m_axi_A_BUS_WUSER[0] = \<const0> ;
  assign s_axi_CFG_BRESP[1] = \<const0> ;
  assign s_axi_CFG_BRESP[0] = \<const0> ;
  assign s_axi_CFG_RRESP[1] = \<const0> ;
  assign s_axi_CFG_RRESP[0] = \<const0> ;
  FDRE \A_BUS_addr_1_reg_579_reg[0] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_30),
        .D(a2_sum4_reg_542[0]),
        .Q(A_BUS_addr_1_reg_579[0]),
        .R(1'b0));
  FDRE \A_BUS_addr_1_reg_579_reg[10] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_30),
        .D(a2_sum4_reg_542[10]),
        .Q(A_BUS_addr_1_reg_579[10]),
        .R(1'b0));
  FDRE \A_BUS_addr_1_reg_579_reg[11] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_30),
        .D(a2_sum4_reg_542[11]),
        .Q(A_BUS_addr_1_reg_579[11]),
        .R(1'b0));
  FDRE \A_BUS_addr_1_reg_579_reg[12] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_30),
        .D(a2_sum4_reg_542[12]),
        .Q(A_BUS_addr_1_reg_579[12]),
        .R(1'b0));
  FDRE \A_BUS_addr_1_reg_579_reg[13] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_30),
        .D(a2_sum4_reg_542[13]),
        .Q(A_BUS_addr_1_reg_579[13]),
        .R(1'b0));
  FDRE \A_BUS_addr_1_reg_579_reg[14] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_30),
        .D(a2_sum4_reg_542[14]),
        .Q(A_BUS_addr_1_reg_579[14]),
        .R(1'b0));
  FDRE \A_BUS_addr_1_reg_579_reg[15] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_30),
        .D(a2_sum4_reg_542[15]),
        .Q(A_BUS_addr_1_reg_579[15]),
        .R(1'b0));
  FDRE \A_BUS_addr_1_reg_579_reg[16] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_30),
        .D(a2_sum4_reg_542[16]),
        .Q(A_BUS_addr_1_reg_579[16]),
        .R(1'b0));
  FDRE \A_BUS_addr_1_reg_579_reg[17] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_30),
        .D(a2_sum4_reg_542[17]),
        .Q(A_BUS_addr_1_reg_579[17]),
        .R(1'b0));
  FDRE \A_BUS_addr_1_reg_579_reg[18] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_30),
        .D(a2_sum4_reg_542[18]),
        .Q(A_BUS_addr_1_reg_579[18]),
        .R(1'b0));
  FDRE \A_BUS_addr_1_reg_579_reg[19] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_30),
        .D(a2_sum4_reg_542[19]),
        .Q(A_BUS_addr_1_reg_579[19]),
        .R(1'b0));
  FDRE \A_BUS_addr_1_reg_579_reg[1] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_30),
        .D(a2_sum4_reg_542[1]),
        .Q(A_BUS_addr_1_reg_579[1]),
        .R(1'b0));
  FDRE \A_BUS_addr_1_reg_579_reg[20] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_30),
        .D(a2_sum4_reg_542[20]),
        .Q(A_BUS_addr_1_reg_579[20]),
        .R(1'b0));
  FDRE \A_BUS_addr_1_reg_579_reg[21] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_30),
        .D(a2_sum4_reg_542[21]),
        .Q(A_BUS_addr_1_reg_579[21]),
        .R(1'b0));
  FDRE \A_BUS_addr_1_reg_579_reg[22] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_30),
        .D(a2_sum4_reg_542[22]),
        .Q(A_BUS_addr_1_reg_579[22]),
        .R(1'b0));
  FDRE \A_BUS_addr_1_reg_579_reg[23] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_30),
        .D(a2_sum4_reg_542[23]),
        .Q(A_BUS_addr_1_reg_579[23]),
        .R(1'b0));
  FDRE \A_BUS_addr_1_reg_579_reg[24] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_30),
        .D(a2_sum4_reg_542[24]),
        .Q(A_BUS_addr_1_reg_579[24]),
        .R(1'b0));
  FDRE \A_BUS_addr_1_reg_579_reg[25] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_30),
        .D(a2_sum4_reg_542[25]),
        .Q(A_BUS_addr_1_reg_579[25]),
        .R(1'b0));
  FDRE \A_BUS_addr_1_reg_579_reg[26] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_30),
        .D(a2_sum4_reg_542[26]),
        .Q(A_BUS_addr_1_reg_579[26]),
        .R(1'b0));
  FDRE \A_BUS_addr_1_reg_579_reg[27] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_30),
        .D(a2_sum4_reg_542[27]),
        .Q(A_BUS_addr_1_reg_579[27]),
        .R(1'b0));
  FDRE \A_BUS_addr_1_reg_579_reg[28] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_30),
        .D(a2_sum4_reg_542[28]),
        .Q(A_BUS_addr_1_reg_579[28]),
        .R(1'b0));
  FDRE \A_BUS_addr_1_reg_579_reg[2] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_30),
        .D(a2_sum4_reg_542[2]),
        .Q(A_BUS_addr_1_reg_579[2]),
        .R(1'b0));
  FDRE \A_BUS_addr_1_reg_579_reg[3] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_30),
        .D(a2_sum4_reg_542[3]),
        .Q(A_BUS_addr_1_reg_579[3]),
        .R(1'b0));
  FDRE \A_BUS_addr_1_reg_579_reg[4] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_30),
        .D(a2_sum4_reg_542[4]),
        .Q(A_BUS_addr_1_reg_579[4]),
        .R(1'b0));
  FDRE \A_BUS_addr_1_reg_579_reg[5] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_30),
        .D(a2_sum4_reg_542[5]),
        .Q(A_BUS_addr_1_reg_579[5]),
        .R(1'b0));
  FDRE \A_BUS_addr_1_reg_579_reg[6] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_30),
        .D(a2_sum4_reg_542[6]),
        .Q(A_BUS_addr_1_reg_579[6]),
        .R(1'b0));
  FDRE \A_BUS_addr_1_reg_579_reg[7] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_30),
        .D(a2_sum4_reg_542[7]),
        .Q(A_BUS_addr_1_reg_579[7]),
        .R(1'b0));
  FDRE \A_BUS_addr_1_reg_579_reg[8] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_30),
        .D(a2_sum4_reg_542[8]),
        .Q(A_BUS_addr_1_reg_579[8]),
        .R(1'b0));
  FDRE \A_BUS_addr_1_reg_579_reg[9] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_30),
        .D(a2_sum4_reg_542[9]),
        .Q(A_BUS_addr_1_reg_579[9]),
        .R(1'b0));
  FDRE \A_BUS_addr_2_reg_547_reg[0] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_50),
        .D(a2_sum_reg_527[0]),
        .Q(A_BUS_addr_2_reg_547[0]),
        .R(1'b0));
  FDRE \A_BUS_addr_2_reg_547_reg[10] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_50),
        .D(a2_sum_reg_527[10]),
        .Q(A_BUS_addr_2_reg_547[10]),
        .R(1'b0));
  FDRE \A_BUS_addr_2_reg_547_reg[11] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_50),
        .D(a2_sum_reg_527[11]),
        .Q(A_BUS_addr_2_reg_547[11]),
        .R(1'b0));
  FDRE \A_BUS_addr_2_reg_547_reg[12] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_50),
        .D(a2_sum_reg_527[12]),
        .Q(A_BUS_addr_2_reg_547[12]),
        .R(1'b0));
  FDRE \A_BUS_addr_2_reg_547_reg[13] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_50),
        .D(a2_sum_reg_527[13]),
        .Q(A_BUS_addr_2_reg_547[13]),
        .R(1'b0));
  FDRE \A_BUS_addr_2_reg_547_reg[14] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_50),
        .D(a2_sum_reg_527[14]),
        .Q(A_BUS_addr_2_reg_547[14]),
        .R(1'b0));
  FDRE \A_BUS_addr_2_reg_547_reg[15] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_50),
        .D(a2_sum_reg_527[15]),
        .Q(A_BUS_addr_2_reg_547[15]),
        .R(1'b0));
  FDRE \A_BUS_addr_2_reg_547_reg[16] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_50),
        .D(a2_sum_reg_527[16]),
        .Q(A_BUS_addr_2_reg_547[16]),
        .R(1'b0));
  FDRE \A_BUS_addr_2_reg_547_reg[17] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_50),
        .D(a2_sum_reg_527[17]),
        .Q(A_BUS_addr_2_reg_547[17]),
        .R(1'b0));
  FDRE \A_BUS_addr_2_reg_547_reg[18] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_50),
        .D(a2_sum_reg_527[18]),
        .Q(A_BUS_addr_2_reg_547[18]),
        .R(1'b0));
  FDRE \A_BUS_addr_2_reg_547_reg[19] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_50),
        .D(a2_sum_reg_527[19]),
        .Q(A_BUS_addr_2_reg_547[19]),
        .R(1'b0));
  FDRE \A_BUS_addr_2_reg_547_reg[1] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_50),
        .D(a2_sum_reg_527[1]),
        .Q(A_BUS_addr_2_reg_547[1]),
        .R(1'b0));
  FDRE \A_BUS_addr_2_reg_547_reg[20] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_50),
        .D(a2_sum_reg_527[20]),
        .Q(A_BUS_addr_2_reg_547[20]),
        .R(1'b0));
  FDRE \A_BUS_addr_2_reg_547_reg[21] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_50),
        .D(a2_sum_reg_527[21]),
        .Q(A_BUS_addr_2_reg_547[21]),
        .R(1'b0));
  FDRE \A_BUS_addr_2_reg_547_reg[22] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_50),
        .D(a2_sum_reg_527[22]),
        .Q(A_BUS_addr_2_reg_547[22]),
        .R(1'b0));
  FDRE \A_BUS_addr_2_reg_547_reg[23] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_50),
        .D(a2_sum_reg_527[23]),
        .Q(A_BUS_addr_2_reg_547[23]),
        .R(1'b0));
  FDRE \A_BUS_addr_2_reg_547_reg[24] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_50),
        .D(a2_sum_reg_527[24]),
        .Q(A_BUS_addr_2_reg_547[24]),
        .R(1'b0));
  FDRE \A_BUS_addr_2_reg_547_reg[25] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_50),
        .D(a2_sum_reg_527[25]),
        .Q(A_BUS_addr_2_reg_547[25]),
        .R(1'b0));
  FDRE \A_BUS_addr_2_reg_547_reg[26] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_50),
        .D(a2_sum_reg_527[26]),
        .Q(A_BUS_addr_2_reg_547[26]),
        .R(1'b0));
  FDRE \A_BUS_addr_2_reg_547_reg[27] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_50),
        .D(a2_sum_reg_527[27]),
        .Q(A_BUS_addr_2_reg_547[27]),
        .R(1'b0));
  FDRE \A_BUS_addr_2_reg_547_reg[28] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_50),
        .D(a2_sum_reg_527[28]),
        .Q(A_BUS_addr_2_reg_547[28]),
        .R(1'b0));
  FDRE \A_BUS_addr_2_reg_547_reg[2] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_50),
        .D(a2_sum_reg_527[2]),
        .Q(A_BUS_addr_2_reg_547[2]),
        .R(1'b0));
  FDRE \A_BUS_addr_2_reg_547_reg[3] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_50),
        .D(a2_sum_reg_527[3]),
        .Q(A_BUS_addr_2_reg_547[3]),
        .R(1'b0));
  FDRE \A_BUS_addr_2_reg_547_reg[4] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_50),
        .D(a2_sum_reg_527[4]),
        .Q(A_BUS_addr_2_reg_547[4]),
        .R(1'b0));
  FDRE \A_BUS_addr_2_reg_547_reg[5] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_50),
        .D(a2_sum_reg_527[5]),
        .Q(A_BUS_addr_2_reg_547[5]),
        .R(1'b0));
  FDRE \A_BUS_addr_2_reg_547_reg[6] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_50),
        .D(a2_sum_reg_527[6]),
        .Q(A_BUS_addr_2_reg_547[6]),
        .R(1'b0));
  FDRE \A_BUS_addr_2_reg_547_reg[7] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_50),
        .D(a2_sum_reg_527[7]),
        .Q(A_BUS_addr_2_reg_547[7]),
        .R(1'b0));
  FDRE \A_BUS_addr_2_reg_547_reg[8] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_50),
        .D(a2_sum_reg_527[8]),
        .Q(A_BUS_addr_2_reg_547[8]),
        .R(1'b0));
  FDRE \A_BUS_addr_2_reg_547_reg[9] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_50),
        .D(a2_sum_reg_527[9]),
        .Q(A_BUS_addr_2_reg_547[9]),
        .R(1'b0));
  FDRE \A_BUS_addr_3_reg_558_reg[0] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_42),
        .D(a2_sum3_reg_532[0]),
        .Q(A_BUS_addr_3_reg_558[0]),
        .R(1'b0));
  FDRE \A_BUS_addr_3_reg_558_reg[10] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_42),
        .D(a2_sum3_reg_532[10]),
        .Q(A_BUS_addr_3_reg_558[10]),
        .R(1'b0));
  FDRE \A_BUS_addr_3_reg_558_reg[11] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_42),
        .D(a2_sum3_reg_532[11]),
        .Q(A_BUS_addr_3_reg_558[11]),
        .R(1'b0));
  FDRE \A_BUS_addr_3_reg_558_reg[12] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_42),
        .D(a2_sum3_reg_532[12]),
        .Q(A_BUS_addr_3_reg_558[12]),
        .R(1'b0));
  FDRE \A_BUS_addr_3_reg_558_reg[13] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_42),
        .D(a2_sum3_reg_532[13]),
        .Q(A_BUS_addr_3_reg_558[13]),
        .R(1'b0));
  FDRE \A_BUS_addr_3_reg_558_reg[14] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_42),
        .D(a2_sum3_reg_532[14]),
        .Q(A_BUS_addr_3_reg_558[14]),
        .R(1'b0));
  FDRE \A_BUS_addr_3_reg_558_reg[15] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_42),
        .D(a2_sum3_reg_532[15]),
        .Q(A_BUS_addr_3_reg_558[15]),
        .R(1'b0));
  FDRE \A_BUS_addr_3_reg_558_reg[16] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_42),
        .D(a2_sum3_reg_532[16]),
        .Q(A_BUS_addr_3_reg_558[16]),
        .R(1'b0));
  FDRE \A_BUS_addr_3_reg_558_reg[17] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_42),
        .D(a2_sum3_reg_532[17]),
        .Q(A_BUS_addr_3_reg_558[17]),
        .R(1'b0));
  FDRE \A_BUS_addr_3_reg_558_reg[18] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_42),
        .D(a2_sum3_reg_532[18]),
        .Q(A_BUS_addr_3_reg_558[18]),
        .R(1'b0));
  FDRE \A_BUS_addr_3_reg_558_reg[19] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_42),
        .D(a2_sum3_reg_532[19]),
        .Q(A_BUS_addr_3_reg_558[19]),
        .R(1'b0));
  FDRE \A_BUS_addr_3_reg_558_reg[1] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_42),
        .D(a2_sum3_reg_532[1]),
        .Q(A_BUS_addr_3_reg_558[1]),
        .R(1'b0));
  FDRE \A_BUS_addr_3_reg_558_reg[20] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_42),
        .D(a2_sum3_reg_532[20]),
        .Q(A_BUS_addr_3_reg_558[20]),
        .R(1'b0));
  FDRE \A_BUS_addr_3_reg_558_reg[21] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_42),
        .D(a2_sum3_reg_532[21]),
        .Q(A_BUS_addr_3_reg_558[21]),
        .R(1'b0));
  FDRE \A_BUS_addr_3_reg_558_reg[22] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_42),
        .D(a2_sum3_reg_532[22]),
        .Q(A_BUS_addr_3_reg_558[22]),
        .R(1'b0));
  FDRE \A_BUS_addr_3_reg_558_reg[23] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_42),
        .D(a2_sum3_reg_532[23]),
        .Q(A_BUS_addr_3_reg_558[23]),
        .R(1'b0));
  FDRE \A_BUS_addr_3_reg_558_reg[24] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_42),
        .D(a2_sum3_reg_532[24]),
        .Q(A_BUS_addr_3_reg_558[24]),
        .R(1'b0));
  FDRE \A_BUS_addr_3_reg_558_reg[25] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_42),
        .D(a2_sum3_reg_532[25]),
        .Q(A_BUS_addr_3_reg_558[25]),
        .R(1'b0));
  FDRE \A_BUS_addr_3_reg_558_reg[26] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_42),
        .D(a2_sum3_reg_532[26]),
        .Q(A_BUS_addr_3_reg_558[26]),
        .R(1'b0));
  FDRE \A_BUS_addr_3_reg_558_reg[27] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_42),
        .D(a2_sum3_reg_532[27]),
        .Q(A_BUS_addr_3_reg_558[27]),
        .R(1'b0));
  FDRE \A_BUS_addr_3_reg_558_reg[28] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_42),
        .D(a2_sum3_reg_532[28]),
        .Q(A_BUS_addr_3_reg_558[28]),
        .R(1'b0));
  FDRE \A_BUS_addr_3_reg_558_reg[2] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_42),
        .D(a2_sum3_reg_532[2]),
        .Q(A_BUS_addr_3_reg_558[2]),
        .R(1'b0));
  FDRE \A_BUS_addr_3_reg_558_reg[3] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_42),
        .D(a2_sum3_reg_532[3]),
        .Q(A_BUS_addr_3_reg_558[3]),
        .R(1'b0));
  FDRE \A_BUS_addr_3_reg_558_reg[4] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_42),
        .D(a2_sum3_reg_532[4]),
        .Q(A_BUS_addr_3_reg_558[4]),
        .R(1'b0));
  FDRE \A_BUS_addr_3_reg_558_reg[5] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_42),
        .D(a2_sum3_reg_532[5]),
        .Q(A_BUS_addr_3_reg_558[5]),
        .R(1'b0));
  FDRE \A_BUS_addr_3_reg_558_reg[6] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_42),
        .D(a2_sum3_reg_532[6]),
        .Q(A_BUS_addr_3_reg_558[6]),
        .R(1'b0));
  FDRE \A_BUS_addr_3_reg_558_reg[7] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_42),
        .D(a2_sum3_reg_532[7]),
        .Q(A_BUS_addr_3_reg_558[7]),
        .R(1'b0));
  FDRE \A_BUS_addr_3_reg_558_reg[8] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_42),
        .D(a2_sum3_reg_532[8]),
        .Q(A_BUS_addr_3_reg_558[8]),
        .R(1'b0));
  FDRE \A_BUS_addr_3_reg_558_reg[9] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_42),
        .D(a2_sum3_reg_532[9]),
        .Q(A_BUS_addr_3_reg_558[9]),
        .R(1'b0));
  FDRE \A_BUS_addr_5_reg_630_reg[0] 
       (.C(ap_clk),
        .CE(A_BUS_addr_5_reg_6300),
        .D(a2_sum6_reg_625[0]),
        .Q(A_BUS_addr_5_reg_630[0]),
        .R(1'b0));
  FDRE \A_BUS_addr_5_reg_630_reg[10] 
       (.C(ap_clk),
        .CE(A_BUS_addr_5_reg_6300),
        .D(a2_sum6_reg_625[10]),
        .Q(A_BUS_addr_5_reg_630[10]),
        .R(1'b0));
  FDRE \A_BUS_addr_5_reg_630_reg[11] 
       (.C(ap_clk),
        .CE(A_BUS_addr_5_reg_6300),
        .D(a2_sum6_reg_625[11]),
        .Q(A_BUS_addr_5_reg_630[11]),
        .R(1'b0));
  FDRE \A_BUS_addr_5_reg_630_reg[12] 
       (.C(ap_clk),
        .CE(A_BUS_addr_5_reg_6300),
        .D(a2_sum6_reg_625[12]),
        .Q(A_BUS_addr_5_reg_630[12]),
        .R(1'b0));
  FDRE \A_BUS_addr_5_reg_630_reg[13] 
       (.C(ap_clk),
        .CE(A_BUS_addr_5_reg_6300),
        .D(a2_sum6_reg_625[13]),
        .Q(A_BUS_addr_5_reg_630[13]),
        .R(1'b0));
  FDRE \A_BUS_addr_5_reg_630_reg[14] 
       (.C(ap_clk),
        .CE(A_BUS_addr_5_reg_6300),
        .D(a2_sum6_reg_625[14]),
        .Q(A_BUS_addr_5_reg_630[14]),
        .R(1'b0));
  FDRE \A_BUS_addr_5_reg_630_reg[15] 
       (.C(ap_clk),
        .CE(A_BUS_addr_5_reg_6300),
        .D(a2_sum6_reg_625[15]),
        .Q(A_BUS_addr_5_reg_630[15]),
        .R(1'b0));
  FDRE \A_BUS_addr_5_reg_630_reg[16] 
       (.C(ap_clk),
        .CE(A_BUS_addr_5_reg_6300),
        .D(a2_sum6_reg_625[16]),
        .Q(A_BUS_addr_5_reg_630[16]),
        .R(1'b0));
  FDRE \A_BUS_addr_5_reg_630_reg[17] 
       (.C(ap_clk),
        .CE(A_BUS_addr_5_reg_6300),
        .D(a2_sum6_reg_625[17]),
        .Q(A_BUS_addr_5_reg_630[17]),
        .R(1'b0));
  FDRE \A_BUS_addr_5_reg_630_reg[18] 
       (.C(ap_clk),
        .CE(A_BUS_addr_5_reg_6300),
        .D(a2_sum6_reg_625[18]),
        .Q(A_BUS_addr_5_reg_630[18]),
        .R(1'b0));
  FDRE \A_BUS_addr_5_reg_630_reg[19] 
       (.C(ap_clk),
        .CE(A_BUS_addr_5_reg_6300),
        .D(a2_sum6_reg_625[19]),
        .Q(A_BUS_addr_5_reg_630[19]),
        .R(1'b0));
  FDRE \A_BUS_addr_5_reg_630_reg[1] 
       (.C(ap_clk),
        .CE(A_BUS_addr_5_reg_6300),
        .D(a2_sum6_reg_625[1]),
        .Q(A_BUS_addr_5_reg_630[1]),
        .R(1'b0));
  FDRE \A_BUS_addr_5_reg_630_reg[20] 
       (.C(ap_clk),
        .CE(A_BUS_addr_5_reg_6300),
        .D(a2_sum6_reg_625[20]),
        .Q(A_BUS_addr_5_reg_630[20]),
        .R(1'b0));
  FDRE \A_BUS_addr_5_reg_630_reg[21] 
       (.C(ap_clk),
        .CE(A_BUS_addr_5_reg_6300),
        .D(a2_sum6_reg_625[21]),
        .Q(A_BUS_addr_5_reg_630[21]),
        .R(1'b0));
  FDRE \A_BUS_addr_5_reg_630_reg[22] 
       (.C(ap_clk),
        .CE(A_BUS_addr_5_reg_6300),
        .D(a2_sum6_reg_625[22]),
        .Q(A_BUS_addr_5_reg_630[22]),
        .R(1'b0));
  FDRE \A_BUS_addr_5_reg_630_reg[23] 
       (.C(ap_clk),
        .CE(A_BUS_addr_5_reg_6300),
        .D(a2_sum6_reg_625[23]),
        .Q(A_BUS_addr_5_reg_630[23]),
        .R(1'b0));
  FDRE \A_BUS_addr_5_reg_630_reg[24] 
       (.C(ap_clk),
        .CE(A_BUS_addr_5_reg_6300),
        .D(a2_sum6_reg_625[24]),
        .Q(A_BUS_addr_5_reg_630[24]),
        .R(1'b0));
  FDRE \A_BUS_addr_5_reg_630_reg[25] 
       (.C(ap_clk),
        .CE(A_BUS_addr_5_reg_6300),
        .D(a2_sum6_reg_625[25]),
        .Q(A_BUS_addr_5_reg_630[25]),
        .R(1'b0));
  FDRE \A_BUS_addr_5_reg_630_reg[26] 
       (.C(ap_clk),
        .CE(A_BUS_addr_5_reg_6300),
        .D(a2_sum6_reg_625[26]),
        .Q(A_BUS_addr_5_reg_630[26]),
        .R(1'b0));
  FDRE \A_BUS_addr_5_reg_630_reg[27] 
       (.C(ap_clk),
        .CE(A_BUS_addr_5_reg_6300),
        .D(a2_sum6_reg_625[27]),
        .Q(A_BUS_addr_5_reg_630[27]),
        .R(1'b0));
  FDRE \A_BUS_addr_5_reg_630_reg[28] 
       (.C(ap_clk),
        .CE(A_BUS_addr_5_reg_6300),
        .D(a2_sum6_reg_625[28]),
        .Q(A_BUS_addr_5_reg_630[28]),
        .R(1'b0));
  FDRE \A_BUS_addr_5_reg_630_reg[2] 
       (.C(ap_clk),
        .CE(A_BUS_addr_5_reg_6300),
        .D(a2_sum6_reg_625[2]),
        .Q(A_BUS_addr_5_reg_630[2]),
        .R(1'b0));
  FDRE \A_BUS_addr_5_reg_630_reg[3] 
       (.C(ap_clk),
        .CE(A_BUS_addr_5_reg_6300),
        .D(a2_sum6_reg_625[3]),
        .Q(A_BUS_addr_5_reg_630[3]),
        .R(1'b0));
  FDRE \A_BUS_addr_5_reg_630_reg[4] 
       (.C(ap_clk),
        .CE(A_BUS_addr_5_reg_6300),
        .D(a2_sum6_reg_625[4]),
        .Q(A_BUS_addr_5_reg_630[4]),
        .R(1'b0));
  FDRE \A_BUS_addr_5_reg_630_reg[5] 
       (.C(ap_clk),
        .CE(A_BUS_addr_5_reg_6300),
        .D(a2_sum6_reg_625[5]),
        .Q(A_BUS_addr_5_reg_630[5]),
        .R(1'b0));
  FDRE \A_BUS_addr_5_reg_630_reg[6] 
       (.C(ap_clk),
        .CE(A_BUS_addr_5_reg_6300),
        .D(a2_sum6_reg_625[6]),
        .Q(A_BUS_addr_5_reg_630[6]),
        .R(1'b0));
  FDRE \A_BUS_addr_5_reg_630_reg[7] 
       (.C(ap_clk),
        .CE(A_BUS_addr_5_reg_6300),
        .D(a2_sum6_reg_625[7]),
        .Q(A_BUS_addr_5_reg_630[7]),
        .R(1'b0));
  FDRE \A_BUS_addr_5_reg_630_reg[8] 
       (.C(ap_clk),
        .CE(A_BUS_addr_5_reg_6300),
        .D(a2_sum6_reg_625[8]),
        .Q(A_BUS_addr_5_reg_630[8]),
        .R(1'b0));
  FDRE \A_BUS_addr_5_reg_630_reg[9] 
       (.C(ap_clk),
        .CE(A_BUS_addr_5_reg_6300),
        .D(a2_sum6_reg_625[9]),
        .Q(A_BUS_addr_5_reg_630[9]),
        .R(1'b0));
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_LL_prefetch_A_BUS_m_axi LL_prefetch_A_BUS_m_axi_U
       (.\A_BUS_addr_1_reg_579_reg[28] (A_BUS_addr_1_reg_579),
        .\A_BUS_addr_2_reg_547_reg[28] (A_BUS_addr_2_reg_547),
        .\A_BUS_addr_3_reg_558_reg[28] (A_BUS_addr_3_reg_558),
        .\A_BUS_addr_5_reg_630_reg[0] (A_BUS_addr_5_reg_6300),
        .\A_BUS_addr_5_reg_630_reg[28] (A_BUS_addr_5_reg_630),
        .D({ap_NS_fsm[81],LL_prefetch_A_BUS_m_axi_U_n_15,ap_NS_fsm[77:75],LL_prefetch_A_BUS_m_axi_U_n_19,ap_NS_fsm[71:68],ap_NS_fsm[66:65],LL_prefetch_A_BUS_m_axi_U_n_26,ap_NS_fsm[60:58],LL_prefetch_A_BUS_m_axi_U_n_30,ap_NS_fsm[51:49],LL_prefetch_A_BUS_m_axi_U_n_34,ap_NS_fsm[42:41],LL_prefetch_A_BUS_m_axi_U_n_37,ap_NS_fsm[36:33],LL_prefetch_A_BUS_m_axi_U_n_42,ap_NS_fsm[27:25],LL_prefetch_A_BUS_m_axi_U_n_46,ap_NS_fsm[20:18],LL_prefetch_A_BUS_m_axi_U_n_50,ap_NS_fsm[11],ap_NS_fsm[9:8],LL_prefetch_A_BUS_m_axi_U_n_54,ap_NS_fsm[1]}),
        .DIPADIP({m_axi_A_BUS_RLAST,m_axi_A_BUS_RRESP}),
        .E(I_RREADY344_out),
        .Q(temp_fu_90),
        .SR(LL_prefetch_A_BUS_m_axi_U_n_145),
        .WEA(buff_we0),
        .\a1_reg_480_reg[28] (a1_reg_480),
        .\a2_sum3_reg_532_reg[28] (a2_sum3_reg_532),
        .\a2_sum4_reg_542_reg[28] (a2_sum4_reg_542),
        .\a2_sum5_reg_614_reg[28] (a2_sum5_reg_614),
        .\a2_sum6_reg_625_reg[28] (LL_prefetch_A_BUS_m_axi_U_n_146),
        .\a2_sum6_reg_625_reg[28]_0 (a2_sum6_reg_625),
        .\a2_sum_reg_527_reg[28] (a2_sum_reg_527),
        .\ap_CS_fsm_reg[10] (buff_U_n_131),
        .\ap_CS_fsm_reg[11] (\ap_CS_fsm[51]_i_5_n_3 ),
        .\ap_CS_fsm_reg[28] (\ap_CS_fsm[51]_i_3_n_3 ),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm[51]_i_14_n_3 ),
        .\ap_CS_fsm_reg[42] (ap_reg_ioackin_A_BUS_ARREADY_i_2_n_3),
        .\ap_CS_fsm_reg[44] (\ap_CS_fsm[51]_i_7_n_3 ),
        .\ap_CS_fsm_reg[52] (\ap_CS_fsm[51]_i_2_n_3 ),
        .\ap_CS_fsm_reg[60] (ap_reg_ioackin_A_BUS_WREADY_i_2_n_3),
        .\ap_CS_fsm_reg[71] (\ap_CS_fsm[51]_i_6_n_3 ),
        .\ap_CS_fsm_reg[81] ({ap_CS_fsm_state93,ap_CS_fsm_pp0_stage14,ap_CS_fsm_pp0_stage11,ap_CS_fsm_pp0_stage10,ap_CS_fsm_pp0_stage9,\ap_CS_fsm_reg_n_3_[74] ,ap_CS_fsm_pp0_stage5,ap_CS_fsm_pp0_stage4,ap_CS_fsm_pp0_stage3,ap_CS_fsm_pp0_stage2,ap_CS_fsm_pp0_stage1,ap_CS_fsm_pp0_stage0,ap_CS_fsm_state66,\ap_CS_fsm_reg_n_3_[64] ,ap_CS_fsm_state61,ap_CS_fsm_state60,ap_CS_fsm_state59,\ap_CS_fsm_reg_n_3_[57] ,ap_CS_fsm_state52,\ap_CS_fsm_reg_n_3_[49] ,\ap_CS_fsm_reg_n_3_[48] ,ap_CS_fsm_state43,ap_CS_fsm_state42,\ap_CS_fsm_reg_n_3_[40] ,ap_CS_fsm_state37,ap_CS_fsm_state36,ap_CS_fsm_state35,\ap_CS_fsm_reg_n_3_[33] ,\ap_CS_fsm_reg_n_3_[32] ,ap_CS_fsm_state28,ap_CS_fsm_state27,\ap_CS_fsm_reg_n_3_[25] ,\ap_CS_fsm_reg_n_3_[24] ,ap_CS_fsm_state21,ap_CS_fsm_state20,ap_CS_fsm_state19,\ap_CS_fsm_reg_n_3_[17] ,ap_CS_fsm_state12,ap_CS_fsm_state11,ap_CS_fsm_state9,\ap_CS_fsm_reg_n_3_[7] ,ap_CS_fsm_state2,\ap_CS_fsm_reg_n_3_[0] }),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(LL_prefetch_A_BUS_m_axi_U_n_141),
        .ap_enable_reg_pp0_iter0_reg_0(ap_reg_ioackin_A_BUS_ARREADY_i_7_n_3),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg(LL_prefetch_A_BUS_m_axi_U_n_140),
        .\ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_590_reg[0] (\ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_590_reg_n_3_[0] ),
        .ap_reg_ioackin_A_BUS_ARREADY_reg(LL_prefetch_A_BUS_m_axi_U_n_142),
        .ap_reg_ioackin_A_BUS_ARREADY_reg_0(ap_reg_ioackin_A_BUS_ARREADY_reg_n_3),
        .ap_reg_ioackin_A_BUS_AWREADY_reg(LL_prefetch_A_BUS_m_axi_U_n_143),
        .ap_reg_ioackin_A_BUS_AWREADY_reg_0(ap_reg_ioackin_A_BUS_AWREADY_reg_n_3),
        .ap_reg_ioackin_A_BUS_WREADY_reg(LL_prefetch_A_BUS_m_axi_U_n_144),
        .ap_reg_ioackin_A_BUS_WREADY_reg_0(ap_reg_ioackin_A_BUS_WREADY_reg_n_3),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .buff_address01(buff_address01),
        .buff_address014_out(buff_address014_out),
        .buff_ce0(buff_ce0),
        .exitcond2_fu_273_p2(exitcond2_fu_273_p2),
        .exitcond_flatten_fu_398_p2(exitcond_flatten_fu_398_p2),
        .\exitcond_flatten_reg_590_reg[0] (\exitcond_flatten_reg_590_reg_n_3_[0] ),
        .m_axi_A_BUS_ARADDR(\^m_axi_A_BUS_ARADDR ),
        .\m_axi_A_BUS_ARLEN[3] (\^m_axi_A_BUS_ARLEN ),
        .m_axi_A_BUS_ARREADY(m_axi_A_BUS_ARREADY),
        .m_axi_A_BUS_ARVALID(m_axi_A_BUS_ARVALID),
        .m_axi_A_BUS_AWADDR(\^m_axi_A_BUS_AWADDR ),
        .\m_axi_A_BUS_AWLEN[3] (\^m_axi_A_BUS_AWLEN ),
        .m_axi_A_BUS_AWREADY(m_axi_A_BUS_AWREADY),
        .m_axi_A_BUS_AWVALID(m_axi_A_BUS_AWVALID),
        .m_axi_A_BUS_BREADY(m_axi_A_BUS_BREADY),
        .m_axi_A_BUS_BVALID(m_axi_A_BUS_BVALID),
        .m_axi_A_BUS_RDATA(m_axi_A_BUS_RDATA),
        .m_axi_A_BUS_RREADY(m_axi_A_BUS_RREADY),
        .m_axi_A_BUS_RVALID(m_axi_A_BUS_RVALID),
        .m_axi_A_BUS_WDATA(m_axi_A_BUS_WDATA),
        .m_axi_A_BUS_WLAST(m_axi_A_BUS_WLAST),
        .m_axi_A_BUS_WREADY(m_axi_A_BUS_WREADY),
        .m_axi_A_BUS_WSTRB(m_axi_A_BUS_WSTRB),
        .m_axi_A_BUS_WVALID(m_axi_A_BUS_WVALID),
        .\reg_224_reg[0] (p_3_in),
        .\reg_224_reg[15] (A_BUS_RDATA),
        .\reg_228_reg[0] (reg_2280),
        .\temp_fu_90_reg[0] (LL_prefetch_A_BUS_m_axi_U_n_59),
        .\temp_fu_90_reg[15] (p_1_in),
        .\tmp_1_reg_585_reg[0] (I_RREADY243_out),
        .\tmp_1_reg_585_reg[15] (tmp_1_reg_585),
        .\tmp_2_reg_553_reg[0] (I_RREADY4),
        .\tmp_2_reg_553_reg[15] (tmp_2_reg_553),
        .\tmp_3_reg_569_reg[15] (tmp_3_reg_569),
        .\tmp_5_reg_636_reg[0] (tmp_5_reg_6360),
        .\tmp_5_reg_636_reg[15] (tmp_5_reg_636));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_LL_prefetch_CFG_s_axi LL_prefetch_CFG_s_axi_U
       (.D(ap_NS_fsm[0]),
        .E(a1_reg_4800),
        .Q({ap_CS_fsm_state93,\ap_CS_fsm_reg_n_3_[0] }),
        .SR(ap_rst_n_inv),
        .\a1_reg_480_reg[28] (a),
        .\ap_CS_fsm_reg[22] (\ap_CS_fsm[0]_i_3_n_3 ),
        .\ap_CS_fsm_reg[47] (\ap_CS_fsm[0]_i_5_n_3 ),
        .\ap_CS_fsm_reg[51] (\ap_CS_fsm[0]_i_2_n_3 ),
        .\ap_CS_fsm_reg[68] (\ap_CS_fsm[0]_i_4_n_3 ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .interrupt(interrupt),
        .s_axi_CFG_ARADDR(s_axi_CFG_ARADDR),
        .s_axi_CFG_ARREADY(s_axi_CFG_ARREADY),
        .s_axi_CFG_ARVALID(s_axi_CFG_ARVALID),
        .s_axi_CFG_AWADDR(s_axi_CFG_AWADDR),
        .s_axi_CFG_AWREADY(s_axi_CFG_AWREADY),
        .s_axi_CFG_AWVALID(s_axi_CFG_AWVALID),
        .s_axi_CFG_BREADY(s_axi_CFG_BREADY),
        .s_axi_CFG_BVALID(s_axi_CFG_BVALID),
        .s_axi_CFG_RDATA(s_axi_CFG_RDATA),
        .s_axi_CFG_RREADY(s_axi_CFG_RREADY),
        .s_axi_CFG_RVALID(s_axi_CFG_RVALID),
        .s_axi_CFG_WDATA(s_axi_CFG_WDATA),
        .s_axi_CFG_WREADY(s_axi_CFG_WREADY),
        .s_axi_CFG_WSTRB(s_axi_CFG_WSTRB),
        .s_axi_CFG_WVALID(s_axi_CFG_WVALID));
  VCC VCC
       (.P(\<const1> ));
  FDRE \a1_reg_480_reg[0] 
       (.C(ap_clk),
        .CE(a1_reg_4800),
        .D(a[3]),
        .Q(a1_reg_480[0]),
        .R(1'b0));
  FDRE \a1_reg_480_reg[10] 
       (.C(ap_clk),
        .CE(a1_reg_4800),
        .D(a[13]),
        .Q(a1_reg_480[10]),
        .R(1'b0));
  FDRE \a1_reg_480_reg[11] 
       (.C(ap_clk),
        .CE(a1_reg_4800),
        .D(a[14]),
        .Q(a1_reg_480[11]),
        .R(1'b0));
  FDRE \a1_reg_480_reg[12] 
       (.C(ap_clk),
        .CE(a1_reg_4800),
        .D(a[15]),
        .Q(a1_reg_480[12]),
        .R(1'b0));
  FDRE \a1_reg_480_reg[13] 
       (.C(ap_clk),
        .CE(a1_reg_4800),
        .D(a[16]),
        .Q(a1_reg_480[13]),
        .R(1'b0));
  FDRE \a1_reg_480_reg[14] 
       (.C(ap_clk),
        .CE(a1_reg_4800),
        .D(a[17]),
        .Q(a1_reg_480[14]),
        .R(1'b0));
  FDRE \a1_reg_480_reg[15] 
       (.C(ap_clk),
        .CE(a1_reg_4800),
        .D(a[18]),
        .Q(a1_reg_480[15]),
        .R(1'b0));
  FDRE \a1_reg_480_reg[16] 
       (.C(ap_clk),
        .CE(a1_reg_4800),
        .D(a[19]),
        .Q(a1_reg_480[16]),
        .R(1'b0));
  FDRE \a1_reg_480_reg[17] 
       (.C(ap_clk),
        .CE(a1_reg_4800),
        .D(a[20]),
        .Q(a1_reg_480[17]),
        .R(1'b0));
  FDRE \a1_reg_480_reg[18] 
       (.C(ap_clk),
        .CE(a1_reg_4800),
        .D(a[21]),
        .Q(a1_reg_480[18]),
        .R(1'b0));
  FDRE \a1_reg_480_reg[19] 
       (.C(ap_clk),
        .CE(a1_reg_4800),
        .D(a[22]),
        .Q(a1_reg_480[19]),
        .R(1'b0));
  FDRE \a1_reg_480_reg[1] 
       (.C(ap_clk),
        .CE(a1_reg_4800),
        .D(a[4]),
        .Q(a1_reg_480[1]),
        .R(1'b0));
  FDRE \a1_reg_480_reg[20] 
       (.C(ap_clk),
        .CE(a1_reg_4800),
        .D(a[23]),
        .Q(a1_reg_480[20]),
        .R(1'b0));
  FDRE \a1_reg_480_reg[21] 
       (.C(ap_clk),
        .CE(a1_reg_4800),
        .D(a[24]),
        .Q(a1_reg_480[21]),
        .R(1'b0));
  FDRE \a1_reg_480_reg[22] 
       (.C(ap_clk),
        .CE(a1_reg_4800),
        .D(a[25]),
        .Q(a1_reg_480[22]),
        .R(1'b0));
  FDRE \a1_reg_480_reg[23] 
       (.C(ap_clk),
        .CE(a1_reg_4800),
        .D(a[26]),
        .Q(a1_reg_480[23]),
        .R(1'b0));
  FDRE \a1_reg_480_reg[24] 
       (.C(ap_clk),
        .CE(a1_reg_4800),
        .D(a[27]),
        .Q(a1_reg_480[24]),
        .R(1'b0));
  FDRE \a1_reg_480_reg[25] 
       (.C(ap_clk),
        .CE(a1_reg_4800),
        .D(a[28]),
        .Q(a1_reg_480[25]),
        .R(1'b0));
  FDRE \a1_reg_480_reg[26] 
       (.C(ap_clk),
        .CE(a1_reg_4800),
        .D(a[29]),
        .Q(a1_reg_480[26]),
        .R(1'b0));
  FDRE \a1_reg_480_reg[27] 
       (.C(ap_clk),
        .CE(a1_reg_4800),
        .D(a[30]),
        .Q(a1_reg_480[27]),
        .R(1'b0));
  FDRE \a1_reg_480_reg[28] 
       (.C(ap_clk),
        .CE(a1_reg_4800),
        .D(a[31]),
        .Q(a1_reg_480[28]),
        .R(1'b0));
  FDRE \a1_reg_480_reg[2] 
       (.C(ap_clk),
        .CE(a1_reg_4800),
        .D(a[5]),
        .Q(a1_reg_480[2]),
        .R(1'b0));
  FDRE \a1_reg_480_reg[3] 
       (.C(ap_clk),
        .CE(a1_reg_4800),
        .D(a[6]),
        .Q(a1_reg_480[3]),
        .R(1'b0));
  FDRE \a1_reg_480_reg[4] 
       (.C(ap_clk),
        .CE(a1_reg_4800),
        .D(a[7]),
        .Q(a1_reg_480[4]),
        .R(1'b0));
  FDRE \a1_reg_480_reg[5] 
       (.C(ap_clk),
        .CE(a1_reg_4800),
        .D(a[8]),
        .Q(a1_reg_480[5]),
        .R(1'b0));
  FDRE \a1_reg_480_reg[6] 
       (.C(ap_clk),
        .CE(a1_reg_4800),
        .D(a[9]),
        .Q(a1_reg_480[6]),
        .R(1'b0));
  FDRE \a1_reg_480_reg[7] 
       (.C(ap_clk),
        .CE(a1_reg_4800),
        .D(a[10]),
        .Q(a1_reg_480[7]),
        .R(1'b0));
  FDRE \a1_reg_480_reg[8] 
       (.C(ap_clk),
        .CE(a1_reg_4800),
        .D(a[11]),
        .Q(a1_reg_480[8]),
        .R(1'b0));
  FDRE \a1_reg_480_reg[9] 
       (.C(ap_clk),
        .CE(a1_reg_4800),
        .D(a[12]),
        .Q(a1_reg_480[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum3_reg_532[11]_i_2 
       (.I0(tmp_cast_reg_507[11]),
        .I1(skip_cum_offs1_reg_157_reg[11]),
        .O(\a2_sum3_reg_532[11]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum3_reg_532[11]_i_3 
       (.I0(tmp_cast_reg_507[10]),
        .I1(skip_cum_offs1_reg_157_reg[10]),
        .O(\a2_sum3_reg_532[11]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum3_reg_532[11]_i_4 
       (.I0(tmp_cast_reg_507[9]),
        .I1(skip_cum_offs1_reg_157_reg[9]),
        .O(\a2_sum3_reg_532[11]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum3_reg_532[11]_i_5 
       (.I0(tmp_cast_reg_507[8]),
        .I1(skip_cum_offs1_reg_157_reg[8]),
        .O(\a2_sum3_reg_532[11]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum3_reg_532[15]_i_2 
       (.I0(tmp_cast_reg_507[15]),
        .I1(skip_cum_offs1_reg_157_reg[15]),
        .O(\a2_sum3_reg_532[15]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum3_reg_532[15]_i_3 
       (.I0(tmp_cast_reg_507[14]),
        .I1(skip_cum_offs1_reg_157_reg[14]),
        .O(\a2_sum3_reg_532[15]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum3_reg_532[15]_i_4 
       (.I0(tmp_cast_reg_507[13]),
        .I1(skip_cum_offs1_reg_157_reg[13]),
        .O(\a2_sum3_reg_532[15]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum3_reg_532[15]_i_5 
       (.I0(tmp_cast_reg_507[12]),
        .I1(skip_cum_offs1_reg_157_reg[12]),
        .O(\a2_sum3_reg_532[15]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum3_reg_532[19]_i_2 
       (.I0(tmp_cast_reg_507[19]),
        .I1(skip_cum_offs1_reg_157_reg[19]),
        .O(\a2_sum3_reg_532[19]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum3_reg_532[19]_i_3 
       (.I0(tmp_cast_reg_507[18]),
        .I1(skip_cum_offs1_reg_157_reg[18]),
        .O(\a2_sum3_reg_532[19]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum3_reg_532[19]_i_4 
       (.I0(tmp_cast_reg_507[17]),
        .I1(skip_cum_offs1_reg_157_reg[17]),
        .O(\a2_sum3_reg_532[19]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum3_reg_532[19]_i_5 
       (.I0(tmp_cast_reg_507[16]),
        .I1(skip_cum_offs1_reg_157_reg[16]),
        .O(\a2_sum3_reg_532[19]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum3_reg_532[23]_i_2 
       (.I0(tmp_cast_reg_507[23]),
        .I1(skip_cum_offs1_reg_157_reg[23]),
        .O(\a2_sum3_reg_532[23]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum3_reg_532[23]_i_3 
       (.I0(tmp_cast_reg_507[22]),
        .I1(skip_cum_offs1_reg_157_reg[22]),
        .O(\a2_sum3_reg_532[23]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum3_reg_532[23]_i_4 
       (.I0(tmp_cast_reg_507[21]),
        .I1(skip_cum_offs1_reg_157_reg[21]),
        .O(\a2_sum3_reg_532[23]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum3_reg_532[23]_i_5 
       (.I0(tmp_cast_reg_507[20]),
        .I1(skip_cum_offs1_reg_157_reg[20]),
        .O(\a2_sum3_reg_532[23]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum3_reg_532[27]_i_2 
       (.I0(skip_cum_offs1_reg_157_reg[24]),
        .O(\a2_sum3_reg_532[27]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a2_sum3_reg_532[27]_i_3 
       (.I0(tmp_cast_reg_507[26]),
        .I1(tmp_cast_reg_507[27]),
        .O(\a2_sum3_reg_532[27]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a2_sum3_reg_532[27]_i_4 
       (.I0(tmp_cast_reg_507[25]),
        .I1(tmp_cast_reg_507[26]),
        .O(\a2_sum3_reg_532[27]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum3_reg_532[27]_i_5 
       (.I0(skip_cum_offs1_reg_157_reg[24]),
        .I1(tmp_cast_reg_507[25]),
        .O(\a2_sum3_reg_532[27]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum3_reg_532[27]_i_6 
       (.I0(skip_cum_offs1_reg_157_reg[24]),
        .I1(tmp_cast_reg_507[24]),
        .O(\a2_sum3_reg_532[27]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a2_sum3_reg_532[28]_i_2 
       (.I0(tmp_cast_reg_507[27]),
        .I1(tmp_cast_reg_507[28]),
        .O(\a2_sum3_reg_532[28]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum3_reg_532[3]_i_2 
       (.I0(tmp_cast_reg_507[3]),
        .I1(skip_cum_offs1_reg_157_reg[3]),
        .O(\a2_sum3_reg_532[3]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum3_reg_532[3]_i_3 
       (.I0(tmp_cast_reg_507[2]),
        .I1(skip_cum_offs1_reg_157_reg[2]),
        .O(\a2_sum3_reg_532[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum3_reg_532[3]_i_4 
       (.I0(tmp_cast_reg_507[1]),
        .I1(skip_cum_offs1_reg_157_reg[1]),
        .O(\a2_sum3_reg_532[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum3_reg_532[3]_i_5 
       (.I0(tmp_cast_reg_507[0]),
        .I1(skip_cum_offs1_reg_157_reg[0]),
        .O(\a2_sum3_reg_532[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum3_reg_532[7]_i_2 
       (.I0(tmp_cast_reg_507[7]),
        .I1(skip_cum_offs1_reg_157_reg[7]),
        .O(\a2_sum3_reg_532[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum3_reg_532[7]_i_3 
       (.I0(tmp_cast_reg_507[6]),
        .I1(skip_cum_offs1_reg_157_reg[6]),
        .O(\a2_sum3_reg_532[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum3_reg_532[7]_i_4 
       (.I0(tmp_cast_reg_507[5]),
        .I1(skip_cum_offs1_reg_157_reg[5]),
        .O(\a2_sum3_reg_532[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum3_reg_532[7]_i_5 
       (.I0(tmp_cast_reg_507[4]),
        .I1(skip_cum_offs1_reg_157_reg[4]),
        .O(\a2_sum3_reg_532[7]_i_5_n_3 ));
  FDRE \a2_sum3_reg_532_reg[0] 
       (.C(ap_clk),
        .CE(buff_U_n_131),
        .D(a2_sum3_fu_288_p2[0]),
        .Q(a2_sum3_reg_532[0]),
        .R(1'b0));
  FDRE \a2_sum3_reg_532_reg[10] 
       (.C(ap_clk),
        .CE(buff_U_n_131),
        .D(a2_sum3_fu_288_p2[10]),
        .Q(a2_sum3_reg_532[10]),
        .R(1'b0));
  FDRE \a2_sum3_reg_532_reg[11] 
       (.C(ap_clk),
        .CE(buff_U_n_131),
        .D(a2_sum3_fu_288_p2[11]),
        .Q(a2_sum3_reg_532[11]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \a2_sum3_reg_532_reg[11]_i_1 
       (.CI(\a2_sum3_reg_532_reg[7]_i_1_n_3 ),
        .CO({\a2_sum3_reg_532_reg[11]_i_1_n_3 ,\a2_sum3_reg_532_reg[11]_i_1_n_4 ,\a2_sum3_reg_532_reg[11]_i_1_n_5 ,\a2_sum3_reg_532_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(tmp_cast_reg_507[11:8]),
        .O(a2_sum3_fu_288_p2[11:8]),
        .S({\a2_sum3_reg_532[11]_i_2_n_3 ,\a2_sum3_reg_532[11]_i_3_n_3 ,\a2_sum3_reg_532[11]_i_4_n_3 ,\a2_sum3_reg_532[11]_i_5_n_3 }));
  FDRE \a2_sum3_reg_532_reg[12] 
       (.C(ap_clk),
        .CE(buff_U_n_131),
        .D(a2_sum3_fu_288_p2[12]),
        .Q(a2_sum3_reg_532[12]),
        .R(1'b0));
  FDRE \a2_sum3_reg_532_reg[13] 
       (.C(ap_clk),
        .CE(buff_U_n_131),
        .D(a2_sum3_fu_288_p2[13]),
        .Q(a2_sum3_reg_532[13]),
        .R(1'b0));
  FDRE \a2_sum3_reg_532_reg[14] 
       (.C(ap_clk),
        .CE(buff_U_n_131),
        .D(a2_sum3_fu_288_p2[14]),
        .Q(a2_sum3_reg_532[14]),
        .R(1'b0));
  FDRE \a2_sum3_reg_532_reg[15] 
       (.C(ap_clk),
        .CE(buff_U_n_131),
        .D(a2_sum3_fu_288_p2[15]),
        .Q(a2_sum3_reg_532[15]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \a2_sum3_reg_532_reg[15]_i_1 
       (.CI(\a2_sum3_reg_532_reg[11]_i_1_n_3 ),
        .CO({\a2_sum3_reg_532_reg[15]_i_1_n_3 ,\a2_sum3_reg_532_reg[15]_i_1_n_4 ,\a2_sum3_reg_532_reg[15]_i_1_n_5 ,\a2_sum3_reg_532_reg[15]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(tmp_cast_reg_507[15:12]),
        .O(a2_sum3_fu_288_p2[15:12]),
        .S({\a2_sum3_reg_532[15]_i_2_n_3 ,\a2_sum3_reg_532[15]_i_3_n_3 ,\a2_sum3_reg_532[15]_i_4_n_3 ,\a2_sum3_reg_532[15]_i_5_n_3 }));
  FDRE \a2_sum3_reg_532_reg[16] 
       (.C(ap_clk),
        .CE(buff_U_n_131),
        .D(a2_sum3_fu_288_p2[16]),
        .Q(a2_sum3_reg_532[16]),
        .R(1'b0));
  FDRE \a2_sum3_reg_532_reg[17] 
       (.C(ap_clk),
        .CE(buff_U_n_131),
        .D(a2_sum3_fu_288_p2[17]),
        .Q(a2_sum3_reg_532[17]),
        .R(1'b0));
  FDRE \a2_sum3_reg_532_reg[18] 
       (.C(ap_clk),
        .CE(buff_U_n_131),
        .D(a2_sum3_fu_288_p2[18]),
        .Q(a2_sum3_reg_532[18]),
        .R(1'b0));
  FDRE \a2_sum3_reg_532_reg[19] 
       (.C(ap_clk),
        .CE(buff_U_n_131),
        .D(a2_sum3_fu_288_p2[19]),
        .Q(a2_sum3_reg_532[19]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \a2_sum3_reg_532_reg[19]_i_1 
       (.CI(\a2_sum3_reg_532_reg[15]_i_1_n_3 ),
        .CO({\a2_sum3_reg_532_reg[19]_i_1_n_3 ,\a2_sum3_reg_532_reg[19]_i_1_n_4 ,\a2_sum3_reg_532_reg[19]_i_1_n_5 ,\a2_sum3_reg_532_reg[19]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(tmp_cast_reg_507[19:16]),
        .O(a2_sum3_fu_288_p2[19:16]),
        .S({\a2_sum3_reg_532[19]_i_2_n_3 ,\a2_sum3_reg_532[19]_i_3_n_3 ,\a2_sum3_reg_532[19]_i_4_n_3 ,\a2_sum3_reg_532[19]_i_5_n_3 }));
  FDRE \a2_sum3_reg_532_reg[1] 
       (.C(ap_clk),
        .CE(buff_U_n_131),
        .D(a2_sum3_fu_288_p2[1]),
        .Q(a2_sum3_reg_532[1]),
        .R(1'b0));
  FDRE \a2_sum3_reg_532_reg[20] 
       (.C(ap_clk),
        .CE(buff_U_n_131),
        .D(a2_sum3_fu_288_p2[20]),
        .Q(a2_sum3_reg_532[20]),
        .R(1'b0));
  FDRE \a2_sum3_reg_532_reg[21] 
       (.C(ap_clk),
        .CE(buff_U_n_131),
        .D(a2_sum3_fu_288_p2[21]),
        .Q(a2_sum3_reg_532[21]),
        .R(1'b0));
  FDRE \a2_sum3_reg_532_reg[22] 
       (.C(ap_clk),
        .CE(buff_U_n_131),
        .D(a2_sum3_fu_288_p2[22]),
        .Q(a2_sum3_reg_532[22]),
        .R(1'b0));
  FDRE \a2_sum3_reg_532_reg[23] 
       (.C(ap_clk),
        .CE(buff_U_n_131),
        .D(a2_sum3_fu_288_p2[23]),
        .Q(a2_sum3_reg_532[23]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \a2_sum3_reg_532_reg[23]_i_1 
       (.CI(\a2_sum3_reg_532_reg[19]_i_1_n_3 ),
        .CO({\a2_sum3_reg_532_reg[23]_i_1_n_3 ,\a2_sum3_reg_532_reg[23]_i_1_n_4 ,\a2_sum3_reg_532_reg[23]_i_1_n_5 ,\a2_sum3_reg_532_reg[23]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(tmp_cast_reg_507[23:20]),
        .O(a2_sum3_fu_288_p2[23:20]),
        .S({\a2_sum3_reg_532[23]_i_2_n_3 ,\a2_sum3_reg_532[23]_i_3_n_3 ,\a2_sum3_reg_532[23]_i_4_n_3 ,\a2_sum3_reg_532[23]_i_5_n_3 }));
  FDRE \a2_sum3_reg_532_reg[24] 
       (.C(ap_clk),
        .CE(buff_U_n_131),
        .D(a2_sum3_fu_288_p2[24]),
        .Q(a2_sum3_reg_532[24]),
        .R(1'b0));
  FDRE \a2_sum3_reg_532_reg[25] 
       (.C(ap_clk),
        .CE(buff_U_n_131),
        .D(a2_sum3_fu_288_p2[25]),
        .Q(a2_sum3_reg_532[25]),
        .R(1'b0));
  FDRE \a2_sum3_reg_532_reg[26] 
       (.C(ap_clk),
        .CE(buff_U_n_131),
        .D(a2_sum3_fu_288_p2[26]),
        .Q(a2_sum3_reg_532[26]),
        .R(1'b0));
  FDRE \a2_sum3_reg_532_reg[27] 
       (.C(ap_clk),
        .CE(buff_U_n_131),
        .D(a2_sum3_fu_288_p2[27]),
        .Q(a2_sum3_reg_532[27]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \a2_sum3_reg_532_reg[27]_i_1 
       (.CI(\a2_sum3_reg_532_reg[23]_i_1_n_3 ),
        .CO({\a2_sum3_reg_532_reg[27]_i_1_n_3 ,\a2_sum3_reg_532_reg[27]_i_1_n_4 ,\a2_sum3_reg_532_reg[27]_i_1_n_5 ,\a2_sum3_reg_532_reg[27]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({tmp_cast_reg_507[26:25],\a2_sum3_reg_532[27]_i_2_n_3 ,skip_cum_offs1_reg_157_reg[24]}),
        .O(a2_sum3_fu_288_p2[27:24]),
        .S({\a2_sum3_reg_532[27]_i_3_n_3 ,\a2_sum3_reg_532[27]_i_4_n_3 ,\a2_sum3_reg_532[27]_i_5_n_3 ,\a2_sum3_reg_532[27]_i_6_n_3 }));
  FDRE \a2_sum3_reg_532_reg[28] 
       (.C(ap_clk),
        .CE(buff_U_n_131),
        .D(a2_sum3_fu_288_p2[28]),
        .Q(a2_sum3_reg_532[28]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \a2_sum3_reg_532_reg[28]_i_1 
       (.CI(\a2_sum3_reg_532_reg[27]_i_1_n_3 ),
        .CO(\NLW_a2_sum3_reg_532_reg[28]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a2_sum3_reg_532_reg[28]_i_1_O_UNCONNECTED [3:1],a2_sum3_fu_288_p2[28]}),
        .S({1'b0,1'b0,1'b0,\a2_sum3_reg_532[28]_i_2_n_3 }));
  FDRE \a2_sum3_reg_532_reg[2] 
       (.C(ap_clk),
        .CE(buff_U_n_131),
        .D(a2_sum3_fu_288_p2[2]),
        .Q(a2_sum3_reg_532[2]),
        .R(1'b0));
  FDRE \a2_sum3_reg_532_reg[3] 
       (.C(ap_clk),
        .CE(buff_U_n_131),
        .D(a2_sum3_fu_288_p2[3]),
        .Q(a2_sum3_reg_532[3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \a2_sum3_reg_532_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\a2_sum3_reg_532_reg[3]_i_1_n_3 ,\a2_sum3_reg_532_reg[3]_i_1_n_4 ,\a2_sum3_reg_532_reg[3]_i_1_n_5 ,\a2_sum3_reg_532_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(tmp_cast_reg_507[3:0]),
        .O(a2_sum3_fu_288_p2[3:0]),
        .S({\a2_sum3_reg_532[3]_i_2_n_3 ,\a2_sum3_reg_532[3]_i_3_n_3 ,\a2_sum3_reg_532[3]_i_4_n_3 ,\a2_sum3_reg_532[3]_i_5_n_3 }));
  FDRE \a2_sum3_reg_532_reg[4] 
       (.C(ap_clk),
        .CE(buff_U_n_131),
        .D(a2_sum3_fu_288_p2[4]),
        .Q(a2_sum3_reg_532[4]),
        .R(1'b0));
  FDRE \a2_sum3_reg_532_reg[5] 
       (.C(ap_clk),
        .CE(buff_U_n_131),
        .D(a2_sum3_fu_288_p2[5]),
        .Q(a2_sum3_reg_532[5]),
        .R(1'b0));
  FDRE \a2_sum3_reg_532_reg[6] 
       (.C(ap_clk),
        .CE(buff_U_n_131),
        .D(a2_sum3_fu_288_p2[6]),
        .Q(a2_sum3_reg_532[6]),
        .R(1'b0));
  FDRE \a2_sum3_reg_532_reg[7] 
       (.C(ap_clk),
        .CE(buff_U_n_131),
        .D(a2_sum3_fu_288_p2[7]),
        .Q(a2_sum3_reg_532[7]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \a2_sum3_reg_532_reg[7]_i_1 
       (.CI(\a2_sum3_reg_532_reg[3]_i_1_n_3 ),
        .CO({\a2_sum3_reg_532_reg[7]_i_1_n_3 ,\a2_sum3_reg_532_reg[7]_i_1_n_4 ,\a2_sum3_reg_532_reg[7]_i_1_n_5 ,\a2_sum3_reg_532_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(tmp_cast_reg_507[7:4]),
        .O(a2_sum3_fu_288_p2[7:4]),
        .S({\a2_sum3_reg_532[7]_i_2_n_3 ,\a2_sum3_reg_532[7]_i_3_n_3 ,\a2_sum3_reg_532[7]_i_4_n_3 ,\a2_sum3_reg_532[7]_i_5_n_3 }));
  FDRE \a2_sum3_reg_532_reg[8] 
       (.C(ap_clk),
        .CE(buff_U_n_131),
        .D(a2_sum3_fu_288_p2[8]),
        .Q(a2_sum3_reg_532[8]),
        .R(1'b0));
  FDRE \a2_sum3_reg_532_reg[9] 
       (.C(ap_clk),
        .CE(buff_U_n_131),
        .D(a2_sum3_fu_288_p2[9]),
        .Q(a2_sum3_reg_532[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \a2_sum4_reg_542[28]_i_1 
       (.I0(ap_CS_fsm_state11),
        .I1(exitcond2_fu_273_p2),
        .O(\a2_sum4_reg_542[28]_i_1_n_3 ));
  FDRE \a2_sum4_reg_542_reg[0] 
       (.C(ap_clk),
        .CE(\a2_sum4_reg_542[28]_i_1_n_3 ),
        .D(a2_sum3_fu_288_p2[0]),
        .Q(a2_sum4_reg_542[0]),
        .R(1'b0));
  FDRE \a2_sum4_reg_542_reg[10] 
       (.C(ap_clk),
        .CE(\a2_sum4_reg_542[28]_i_1_n_3 ),
        .D(a2_sum3_fu_288_p2[10]),
        .Q(a2_sum4_reg_542[10]),
        .R(1'b0));
  FDRE \a2_sum4_reg_542_reg[11] 
       (.C(ap_clk),
        .CE(\a2_sum4_reg_542[28]_i_1_n_3 ),
        .D(a2_sum3_fu_288_p2[11]),
        .Q(a2_sum4_reg_542[11]),
        .R(1'b0));
  FDRE \a2_sum4_reg_542_reg[12] 
       (.C(ap_clk),
        .CE(\a2_sum4_reg_542[28]_i_1_n_3 ),
        .D(a2_sum3_fu_288_p2[12]),
        .Q(a2_sum4_reg_542[12]),
        .R(1'b0));
  FDRE \a2_sum4_reg_542_reg[13] 
       (.C(ap_clk),
        .CE(\a2_sum4_reg_542[28]_i_1_n_3 ),
        .D(a2_sum3_fu_288_p2[13]),
        .Q(a2_sum4_reg_542[13]),
        .R(1'b0));
  FDRE \a2_sum4_reg_542_reg[14] 
       (.C(ap_clk),
        .CE(\a2_sum4_reg_542[28]_i_1_n_3 ),
        .D(a2_sum3_fu_288_p2[14]),
        .Q(a2_sum4_reg_542[14]),
        .R(1'b0));
  FDRE \a2_sum4_reg_542_reg[15] 
       (.C(ap_clk),
        .CE(\a2_sum4_reg_542[28]_i_1_n_3 ),
        .D(a2_sum3_fu_288_p2[15]),
        .Q(a2_sum4_reg_542[15]),
        .R(1'b0));
  FDRE \a2_sum4_reg_542_reg[16] 
       (.C(ap_clk),
        .CE(\a2_sum4_reg_542[28]_i_1_n_3 ),
        .D(a2_sum3_fu_288_p2[16]),
        .Q(a2_sum4_reg_542[16]),
        .R(1'b0));
  FDRE \a2_sum4_reg_542_reg[17] 
       (.C(ap_clk),
        .CE(\a2_sum4_reg_542[28]_i_1_n_3 ),
        .D(a2_sum3_fu_288_p2[17]),
        .Q(a2_sum4_reg_542[17]),
        .R(1'b0));
  FDRE \a2_sum4_reg_542_reg[18] 
       (.C(ap_clk),
        .CE(\a2_sum4_reg_542[28]_i_1_n_3 ),
        .D(a2_sum3_fu_288_p2[18]),
        .Q(a2_sum4_reg_542[18]),
        .R(1'b0));
  FDRE \a2_sum4_reg_542_reg[19] 
       (.C(ap_clk),
        .CE(\a2_sum4_reg_542[28]_i_1_n_3 ),
        .D(a2_sum3_fu_288_p2[19]),
        .Q(a2_sum4_reg_542[19]),
        .R(1'b0));
  FDRE \a2_sum4_reg_542_reg[1] 
       (.C(ap_clk),
        .CE(\a2_sum4_reg_542[28]_i_1_n_3 ),
        .D(a2_sum3_fu_288_p2[1]),
        .Q(a2_sum4_reg_542[1]),
        .R(1'b0));
  FDRE \a2_sum4_reg_542_reg[20] 
       (.C(ap_clk),
        .CE(\a2_sum4_reg_542[28]_i_1_n_3 ),
        .D(a2_sum3_fu_288_p2[20]),
        .Q(a2_sum4_reg_542[20]),
        .R(1'b0));
  FDRE \a2_sum4_reg_542_reg[21] 
       (.C(ap_clk),
        .CE(\a2_sum4_reg_542[28]_i_1_n_3 ),
        .D(a2_sum3_fu_288_p2[21]),
        .Q(a2_sum4_reg_542[21]),
        .R(1'b0));
  FDRE \a2_sum4_reg_542_reg[22] 
       (.C(ap_clk),
        .CE(\a2_sum4_reg_542[28]_i_1_n_3 ),
        .D(a2_sum3_fu_288_p2[22]),
        .Q(a2_sum4_reg_542[22]),
        .R(1'b0));
  FDRE \a2_sum4_reg_542_reg[23] 
       (.C(ap_clk),
        .CE(\a2_sum4_reg_542[28]_i_1_n_3 ),
        .D(a2_sum3_fu_288_p2[23]),
        .Q(a2_sum4_reg_542[23]),
        .R(1'b0));
  FDRE \a2_sum4_reg_542_reg[24] 
       (.C(ap_clk),
        .CE(\a2_sum4_reg_542[28]_i_1_n_3 ),
        .D(a2_sum3_fu_288_p2[24]),
        .Q(a2_sum4_reg_542[24]),
        .R(1'b0));
  FDRE \a2_sum4_reg_542_reg[25] 
       (.C(ap_clk),
        .CE(\a2_sum4_reg_542[28]_i_1_n_3 ),
        .D(a2_sum3_fu_288_p2[25]),
        .Q(a2_sum4_reg_542[25]),
        .R(1'b0));
  FDRE \a2_sum4_reg_542_reg[26] 
       (.C(ap_clk),
        .CE(\a2_sum4_reg_542[28]_i_1_n_3 ),
        .D(a2_sum3_fu_288_p2[26]),
        .Q(a2_sum4_reg_542[26]),
        .R(1'b0));
  FDRE \a2_sum4_reg_542_reg[27] 
       (.C(ap_clk),
        .CE(\a2_sum4_reg_542[28]_i_1_n_3 ),
        .D(a2_sum3_fu_288_p2[27]),
        .Q(a2_sum4_reg_542[27]),
        .R(1'b0));
  FDRE \a2_sum4_reg_542_reg[28] 
       (.C(ap_clk),
        .CE(\a2_sum4_reg_542[28]_i_1_n_3 ),
        .D(a2_sum3_fu_288_p2[28]),
        .Q(a2_sum4_reg_542[28]),
        .R(1'b0));
  FDRE \a2_sum4_reg_542_reg[2] 
       (.C(ap_clk),
        .CE(\a2_sum4_reg_542[28]_i_1_n_3 ),
        .D(a2_sum3_fu_288_p2[2]),
        .Q(a2_sum4_reg_542[2]),
        .R(1'b0));
  FDRE \a2_sum4_reg_542_reg[3] 
       (.C(ap_clk),
        .CE(\a2_sum4_reg_542[28]_i_1_n_3 ),
        .D(a2_sum3_fu_288_p2[3]),
        .Q(a2_sum4_reg_542[3]),
        .R(1'b0));
  FDRE \a2_sum4_reg_542_reg[4] 
       (.C(ap_clk),
        .CE(\a2_sum4_reg_542[28]_i_1_n_3 ),
        .D(a2_sum3_fu_288_p2[4]),
        .Q(a2_sum4_reg_542[4]),
        .R(1'b0));
  FDRE \a2_sum4_reg_542_reg[5] 
       (.C(ap_clk),
        .CE(\a2_sum4_reg_542[28]_i_1_n_3 ),
        .D(a2_sum3_fu_288_p2[5]),
        .Q(a2_sum4_reg_542[5]),
        .R(1'b0));
  FDRE \a2_sum4_reg_542_reg[6] 
       (.C(ap_clk),
        .CE(\a2_sum4_reg_542[28]_i_1_n_3 ),
        .D(a2_sum3_fu_288_p2[6]),
        .Q(a2_sum4_reg_542[6]),
        .R(1'b0));
  FDRE \a2_sum4_reg_542_reg[7] 
       (.C(ap_clk),
        .CE(\a2_sum4_reg_542[28]_i_1_n_3 ),
        .D(a2_sum3_fu_288_p2[7]),
        .Q(a2_sum4_reg_542[7]),
        .R(1'b0));
  FDRE \a2_sum4_reg_542_reg[8] 
       (.C(ap_clk),
        .CE(\a2_sum4_reg_542[28]_i_1_n_3 ),
        .D(a2_sum3_fu_288_p2[8]),
        .Q(a2_sum4_reg_542[8]),
        .R(1'b0));
  FDRE \a2_sum4_reg_542_reg[9] 
       (.C(ap_clk),
        .CE(\a2_sum4_reg_542[28]_i_1_n_3 ),
        .D(a2_sum3_fu_288_p2[9]),
        .Q(a2_sum4_reg_542[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \a2_sum5_reg_614[28]_i_1 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\exitcond_flatten_reg_590_reg_n_3_[0] ),
        .O(\a2_sum5_reg_614[28]_i_1_n_3 ));
  FDRE \a2_sum5_reg_614_reg[0] 
       (.C(ap_clk),
        .CE(\a2_sum5_reg_614[28]_i_1_n_3 ),
        .D(a2_sum5_fu_435_p2[0]),
        .Q(a2_sum5_reg_614[0]),
        .R(1'b0));
  FDRE \a2_sum5_reg_614_reg[10] 
       (.C(ap_clk),
        .CE(\a2_sum5_reg_614[28]_i_1_n_3 ),
        .D(a2_sum5_fu_435_p2[10]),
        .Q(a2_sum5_reg_614[10]),
        .R(1'b0));
  FDRE \a2_sum5_reg_614_reg[11] 
       (.C(ap_clk),
        .CE(\a2_sum5_reg_614[28]_i_1_n_3 ),
        .D(a2_sum5_fu_435_p2[11]),
        .Q(a2_sum5_reg_614[11]),
        .R(1'b0));
  FDRE \a2_sum5_reg_614_reg[12] 
       (.C(ap_clk),
        .CE(\a2_sum5_reg_614[28]_i_1_n_3 ),
        .D(a2_sum5_fu_435_p2[12]),
        .Q(a2_sum5_reg_614[12]),
        .R(1'b0));
  FDRE \a2_sum5_reg_614_reg[13] 
       (.C(ap_clk),
        .CE(\a2_sum5_reg_614[28]_i_1_n_3 ),
        .D(a2_sum5_fu_435_p2[13]),
        .Q(a2_sum5_reg_614[13]),
        .R(1'b0));
  FDRE \a2_sum5_reg_614_reg[14] 
       (.C(ap_clk),
        .CE(\a2_sum5_reg_614[28]_i_1_n_3 ),
        .D(a2_sum5_fu_435_p2[14]),
        .Q(a2_sum5_reg_614[14]),
        .R(1'b0));
  FDRE \a2_sum5_reg_614_reg[15] 
       (.C(ap_clk),
        .CE(\a2_sum5_reg_614[28]_i_1_n_3 ),
        .D(a2_sum5_fu_435_p2[15]),
        .Q(a2_sum5_reg_614[15]),
        .R(1'b0));
  FDRE \a2_sum5_reg_614_reg[16] 
       (.C(ap_clk),
        .CE(\a2_sum5_reg_614[28]_i_1_n_3 ),
        .D(a2_sum5_fu_435_p2[16]),
        .Q(a2_sum5_reg_614[16]),
        .R(1'b0));
  FDRE \a2_sum5_reg_614_reg[17] 
       (.C(ap_clk),
        .CE(\a2_sum5_reg_614[28]_i_1_n_3 ),
        .D(a2_sum5_fu_435_p2[17]),
        .Q(a2_sum5_reg_614[17]),
        .R(1'b0));
  FDRE \a2_sum5_reg_614_reg[18] 
       (.C(ap_clk),
        .CE(\a2_sum5_reg_614[28]_i_1_n_3 ),
        .D(a2_sum5_fu_435_p2[18]),
        .Q(a2_sum5_reg_614[18]),
        .R(1'b0));
  FDRE \a2_sum5_reg_614_reg[19] 
       (.C(ap_clk),
        .CE(\a2_sum5_reg_614[28]_i_1_n_3 ),
        .D(a2_sum5_fu_435_p2[19]),
        .Q(a2_sum5_reg_614[19]),
        .R(1'b0));
  FDRE \a2_sum5_reg_614_reg[1] 
       (.C(ap_clk),
        .CE(\a2_sum5_reg_614[28]_i_1_n_3 ),
        .D(a2_sum5_fu_435_p2[1]),
        .Q(a2_sum5_reg_614[1]),
        .R(1'b0));
  FDRE \a2_sum5_reg_614_reg[20] 
       (.C(ap_clk),
        .CE(\a2_sum5_reg_614[28]_i_1_n_3 ),
        .D(a2_sum5_fu_435_p2[20]),
        .Q(a2_sum5_reg_614[20]),
        .R(1'b0));
  FDRE \a2_sum5_reg_614_reg[21] 
       (.C(ap_clk),
        .CE(\a2_sum5_reg_614[28]_i_1_n_3 ),
        .D(a2_sum5_fu_435_p2[21]),
        .Q(a2_sum5_reg_614[21]),
        .R(1'b0));
  FDRE \a2_sum5_reg_614_reg[22] 
       (.C(ap_clk),
        .CE(\a2_sum5_reg_614[28]_i_1_n_3 ),
        .D(a2_sum5_fu_435_p2[22]),
        .Q(a2_sum5_reg_614[22]),
        .R(1'b0));
  FDRE \a2_sum5_reg_614_reg[23] 
       (.C(ap_clk),
        .CE(\a2_sum5_reg_614[28]_i_1_n_3 ),
        .D(a2_sum5_fu_435_p2[23]),
        .Q(a2_sum5_reg_614[23]),
        .R(1'b0));
  FDRE \a2_sum5_reg_614_reg[24] 
       (.C(ap_clk),
        .CE(\a2_sum5_reg_614[28]_i_1_n_3 ),
        .D(a2_sum5_fu_435_p2[24]),
        .Q(a2_sum5_reg_614[24]),
        .R(1'b0));
  FDRE \a2_sum5_reg_614_reg[25] 
       (.C(ap_clk),
        .CE(\a2_sum5_reg_614[28]_i_1_n_3 ),
        .D(a2_sum5_fu_435_p2[25]),
        .Q(a2_sum5_reg_614[25]),
        .R(1'b0));
  FDRE \a2_sum5_reg_614_reg[26] 
       (.C(ap_clk),
        .CE(\a2_sum5_reg_614[28]_i_1_n_3 ),
        .D(a2_sum5_fu_435_p2[26]),
        .Q(a2_sum5_reg_614[26]),
        .R(1'b0));
  FDRE \a2_sum5_reg_614_reg[27] 
       (.C(ap_clk),
        .CE(\a2_sum5_reg_614[28]_i_1_n_3 ),
        .D(a2_sum5_fu_435_p2[27]),
        .Q(a2_sum5_reg_614[27]),
        .R(1'b0));
  FDRE \a2_sum5_reg_614_reg[28] 
       (.C(ap_clk),
        .CE(\a2_sum5_reg_614[28]_i_1_n_3 ),
        .D(a2_sum5_fu_435_p2[28]),
        .Q(a2_sum5_reg_614[28]),
        .R(1'b0));
  FDRE \a2_sum5_reg_614_reg[2] 
       (.C(ap_clk),
        .CE(\a2_sum5_reg_614[28]_i_1_n_3 ),
        .D(a2_sum5_fu_435_p2[2]),
        .Q(a2_sum5_reg_614[2]),
        .R(1'b0));
  FDRE \a2_sum5_reg_614_reg[3] 
       (.C(ap_clk),
        .CE(\a2_sum5_reg_614[28]_i_1_n_3 ),
        .D(a2_sum5_fu_435_p2[3]),
        .Q(a2_sum5_reg_614[3]),
        .R(1'b0));
  FDRE \a2_sum5_reg_614_reg[4] 
       (.C(ap_clk),
        .CE(\a2_sum5_reg_614[28]_i_1_n_3 ),
        .D(a2_sum5_fu_435_p2[4]),
        .Q(a2_sum5_reg_614[4]),
        .R(1'b0));
  FDRE \a2_sum5_reg_614_reg[5] 
       (.C(ap_clk),
        .CE(\a2_sum5_reg_614[28]_i_1_n_3 ),
        .D(a2_sum5_fu_435_p2[5]),
        .Q(a2_sum5_reg_614[5]),
        .R(1'b0));
  FDRE \a2_sum5_reg_614_reg[6] 
       (.C(ap_clk),
        .CE(\a2_sum5_reg_614[28]_i_1_n_3 ),
        .D(a2_sum5_fu_435_p2[6]),
        .Q(a2_sum5_reg_614[6]),
        .R(1'b0));
  FDRE \a2_sum5_reg_614_reg[7] 
       (.C(ap_clk),
        .CE(\a2_sum5_reg_614[28]_i_1_n_3 ),
        .D(a2_sum5_fu_435_p2[7]),
        .Q(a2_sum5_reg_614[7]),
        .R(1'b0));
  FDRE \a2_sum5_reg_614_reg[8] 
       (.C(ap_clk),
        .CE(\a2_sum5_reg_614[28]_i_1_n_3 ),
        .D(a2_sum5_fu_435_p2[8]),
        .Q(a2_sum5_reg_614[8]),
        .R(1'b0));
  FDRE \a2_sum5_reg_614_reg[9] 
       (.C(ap_clk),
        .CE(\a2_sum5_reg_614[28]_i_1_n_3 ),
        .D(a2_sum5_fu_435_p2[9]),
        .Q(a2_sum5_reg_614[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum6_reg_625[11]_i_2 
       (.I0(seq_skip_offs_fu_450_p2[11]),
        .I1(tmp_reg_495[11]),
        .O(\a2_sum6_reg_625[11]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum6_reg_625[11]_i_3 
       (.I0(seq_skip_offs_fu_450_p2[10]),
        .I1(tmp_reg_495[10]),
        .O(\a2_sum6_reg_625[11]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum6_reg_625[11]_i_4 
       (.I0(seq_skip_offs_fu_450_p2[9]),
        .I1(tmp_reg_495[9]),
        .O(\a2_sum6_reg_625[11]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum6_reg_625[11]_i_5 
       (.I0(seq_skip_offs_fu_450_p2[8]),
        .I1(tmp_reg_495[8]),
        .O(\a2_sum6_reg_625[11]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum6_reg_625[15]_i_2 
       (.I0(seq_skip_offs_fu_450_p2[15]),
        .I1(tmp_reg_495[15]),
        .O(\a2_sum6_reg_625[15]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum6_reg_625[15]_i_3 
       (.I0(seq_skip_offs_fu_450_p2[14]),
        .I1(tmp_reg_495[14]),
        .O(\a2_sum6_reg_625[15]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum6_reg_625[15]_i_4 
       (.I0(seq_skip_offs_fu_450_p2[13]),
        .I1(tmp_reg_495[13]),
        .O(\a2_sum6_reg_625[15]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum6_reg_625[15]_i_5 
       (.I0(seq_skip_offs_fu_450_p2[12]),
        .I1(tmp_reg_495[12]),
        .O(\a2_sum6_reg_625[15]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum6_reg_625[19]_i_2 
       (.I0(seq_skip_offs_fu_450_p2[19]),
        .I1(tmp_reg_495[19]),
        .O(\a2_sum6_reg_625[19]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum6_reg_625[19]_i_3 
       (.I0(seq_skip_offs_fu_450_p2[18]),
        .I1(tmp_reg_495[18]),
        .O(\a2_sum6_reg_625[19]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum6_reg_625[19]_i_4 
       (.I0(seq_skip_offs_fu_450_p2[17]),
        .I1(tmp_reg_495[17]),
        .O(\a2_sum6_reg_625[19]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum6_reg_625[19]_i_5 
       (.I0(seq_skip_offs_fu_450_p2[16]),
        .I1(tmp_reg_495[16]),
        .O(\a2_sum6_reg_625[19]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum6_reg_625[23]_i_2 
       (.I0(seq_skip_offs_fu_450_p2[23]),
        .I1(tmp_reg_495[23]),
        .O(\a2_sum6_reg_625[23]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum6_reg_625[23]_i_3 
       (.I0(seq_skip_offs_fu_450_p2[22]),
        .I1(tmp_reg_495[22]),
        .O(\a2_sum6_reg_625[23]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum6_reg_625[23]_i_4 
       (.I0(seq_skip_offs_fu_450_p2[21]),
        .I1(tmp_reg_495[21]),
        .O(\a2_sum6_reg_625[23]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum6_reg_625[23]_i_5 
       (.I0(seq_skip_offs_fu_450_p2[20]),
        .I1(tmp_reg_495[20]),
        .O(\a2_sum6_reg_625[23]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum6_reg_625[27]_i_2 
       (.I0(seq_skip_offs_fu_450_p2[27]),
        .I1(tmp_reg_495[27]),
        .O(\a2_sum6_reg_625[27]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum6_reg_625[27]_i_3 
       (.I0(seq_skip_offs_fu_450_p2[26]),
        .I1(tmp_reg_495[26]),
        .O(\a2_sum6_reg_625[27]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum6_reg_625[27]_i_4 
       (.I0(seq_skip_offs_fu_450_p2[25]),
        .I1(tmp_reg_495[25]),
        .O(\a2_sum6_reg_625[27]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum6_reg_625[27]_i_5 
       (.I0(seq_skip_offs_fu_450_p2[24]),
        .I1(tmp_reg_495[24]),
        .O(\a2_sum6_reg_625[27]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum6_reg_625[28]_i_3 
       (.I0(seq_skip_offs_fu_450_p2[28]),
        .I1(tmp_reg_495[28]),
        .O(\a2_sum6_reg_625[28]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum6_reg_625[3]_i_2 
       (.I0(seq_skip_offs_fu_450_p2[3]),
        .I1(tmp_reg_495[3]),
        .O(\a2_sum6_reg_625[3]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum6_reg_625[3]_i_3 
       (.I0(seq_skip_offs_fu_450_p2[2]),
        .I1(tmp_reg_495[2]),
        .O(\a2_sum6_reg_625[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum6_reg_625[3]_i_4 
       (.I0(seq_skip_offs_fu_450_p2[1]),
        .I1(tmp_reg_495[1]),
        .O(\a2_sum6_reg_625[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum6_reg_625[3]_i_5 
       (.I0(seq_skip_offs_fu_450_p2[0]),
        .I1(tmp_reg_495[0]),
        .O(\a2_sum6_reg_625[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum6_reg_625[7]_i_2 
       (.I0(seq_skip_offs_fu_450_p2[7]),
        .I1(tmp_reg_495[7]),
        .O(\a2_sum6_reg_625[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum6_reg_625[7]_i_3 
       (.I0(seq_skip_offs_fu_450_p2[6]),
        .I1(tmp_reg_495[6]),
        .O(\a2_sum6_reg_625[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum6_reg_625[7]_i_4 
       (.I0(seq_skip_offs_fu_450_p2[5]),
        .I1(tmp_reg_495[5]),
        .O(\a2_sum6_reg_625[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum6_reg_625[7]_i_5 
       (.I0(seq_skip_offs_fu_450_p2[4]),
        .I1(tmp_reg_495[4]),
        .O(\a2_sum6_reg_625[7]_i_5_n_3 ));
  FDRE \a2_sum6_reg_625_reg[0] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_146),
        .D(a2_sum6_fu_456_p2[0]),
        .Q(a2_sum6_reg_625[0]),
        .R(1'b0));
  FDRE \a2_sum6_reg_625_reg[10] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_146),
        .D(a2_sum6_fu_456_p2[10]),
        .Q(a2_sum6_reg_625[10]),
        .R(1'b0));
  FDRE \a2_sum6_reg_625_reg[11] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_146),
        .D(a2_sum6_fu_456_p2[11]),
        .Q(a2_sum6_reg_625[11]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \a2_sum6_reg_625_reg[11]_i_1 
       (.CI(\a2_sum6_reg_625_reg[7]_i_1_n_3 ),
        .CO({\a2_sum6_reg_625_reg[11]_i_1_n_3 ,\a2_sum6_reg_625_reg[11]_i_1_n_4 ,\a2_sum6_reg_625_reg[11]_i_1_n_5 ,\a2_sum6_reg_625_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(seq_skip_offs_fu_450_p2[11:8]),
        .O(a2_sum6_fu_456_p2[11:8]),
        .S({\a2_sum6_reg_625[11]_i_2_n_3 ,\a2_sum6_reg_625[11]_i_3_n_3 ,\a2_sum6_reg_625[11]_i_4_n_3 ,\a2_sum6_reg_625[11]_i_5_n_3 }));
  FDRE \a2_sum6_reg_625_reg[12] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_146),
        .D(a2_sum6_fu_456_p2[12]),
        .Q(a2_sum6_reg_625[12]),
        .R(1'b0));
  FDRE \a2_sum6_reg_625_reg[13] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_146),
        .D(a2_sum6_fu_456_p2[13]),
        .Q(a2_sum6_reg_625[13]),
        .R(1'b0));
  FDRE \a2_sum6_reg_625_reg[14] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_146),
        .D(a2_sum6_fu_456_p2[14]),
        .Q(a2_sum6_reg_625[14]),
        .R(1'b0));
  FDRE \a2_sum6_reg_625_reg[15] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_146),
        .D(a2_sum6_fu_456_p2[15]),
        .Q(a2_sum6_reg_625[15]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \a2_sum6_reg_625_reg[15]_i_1 
       (.CI(\a2_sum6_reg_625_reg[11]_i_1_n_3 ),
        .CO({\a2_sum6_reg_625_reg[15]_i_1_n_3 ,\a2_sum6_reg_625_reg[15]_i_1_n_4 ,\a2_sum6_reg_625_reg[15]_i_1_n_5 ,\a2_sum6_reg_625_reg[15]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(seq_skip_offs_fu_450_p2[15:12]),
        .O(a2_sum6_fu_456_p2[15:12]),
        .S({\a2_sum6_reg_625[15]_i_2_n_3 ,\a2_sum6_reg_625[15]_i_3_n_3 ,\a2_sum6_reg_625[15]_i_4_n_3 ,\a2_sum6_reg_625[15]_i_5_n_3 }));
  FDRE \a2_sum6_reg_625_reg[16] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_146),
        .D(a2_sum6_fu_456_p2[16]),
        .Q(a2_sum6_reg_625[16]),
        .R(1'b0));
  FDRE \a2_sum6_reg_625_reg[17] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_146),
        .D(a2_sum6_fu_456_p2[17]),
        .Q(a2_sum6_reg_625[17]),
        .R(1'b0));
  FDRE \a2_sum6_reg_625_reg[18] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_146),
        .D(a2_sum6_fu_456_p2[18]),
        .Q(a2_sum6_reg_625[18]),
        .R(1'b0));
  FDRE \a2_sum6_reg_625_reg[19] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_146),
        .D(a2_sum6_fu_456_p2[19]),
        .Q(a2_sum6_reg_625[19]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \a2_sum6_reg_625_reg[19]_i_1 
       (.CI(\a2_sum6_reg_625_reg[15]_i_1_n_3 ),
        .CO({\a2_sum6_reg_625_reg[19]_i_1_n_3 ,\a2_sum6_reg_625_reg[19]_i_1_n_4 ,\a2_sum6_reg_625_reg[19]_i_1_n_5 ,\a2_sum6_reg_625_reg[19]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(seq_skip_offs_fu_450_p2[19:16]),
        .O(a2_sum6_fu_456_p2[19:16]),
        .S({\a2_sum6_reg_625[19]_i_2_n_3 ,\a2_sum6_reg_625[19]_i_3_n_3 ,\a2_sum6_reg_625[19]_i_4_n_3 ,\a2_sum6_reg_625[19]_i_5_n_3 }));
  FDRE \a2_sum6_reg_625_reg[1] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_146),
        .D(a2_sum6_fu_456_p2[1]),
        .Q(a2_sum6_reg_625[1]),
        .R(1'b0));
  FDRE \a2_sum6_reg_625_reg[20] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_146),
        .D(a2_sum6_fu_456_p2[20]),
        .Q(a2_sum6_reg_625[20]),
        .R(1'b0));
  FDRE \a2_sum6_reg_625_reg[21] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_146),
        .D(a2_sum6_fu_456_p2[21]),
        .Q(a2_sum6_reg_625[21]),
        .R(1'b0));
  FDRE \a2_sum6_reg_625_reg[22] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_146),
        .D(a2_sum6_fu_456_p2[22]),
        .Q(a2_sum6_reg_625[22]),
        .R(1'b0));
  FDRE \a2_sum6_reg_625_reg[23] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_146),
        .D(a2_sum6_fu_456_p2[23]),
        .Q(a2_sum6_reg_625[23]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \a2_sum6_reg_625_reg[23]_i_1 
       (.CI(\a2_sum6_reg_625_reg[19]_i_1_n_3 ),
        .CO({\a2_sum6_reg_625_reg[23]_i_1_n_3 ,\a2_sum6_reg_625_reg[23]_i_1_n_4 ,\a2_sum6_reg_625_reg[23]_i_1_n_5 ,\a2_sum6_reg_625_reg[23]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(seq_skip_offs_fu_450_p2[23:20]),
        .O(a2_sum6_fu_456_p2[23:20]),
        .S({\a2_sum6_reg_625[23]_i_2_n_3 ,\a2_sum6_reg_625[23]_i_3_n_3 ,\a2_sum6_reg_625[23]_i_4_n_3 ,\a2_sum6_reg_625[23]_i_5_n_3 }));
  FDRE \a2_sum6_reg_625_reg[24] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_146),
        .D(a2_sum6_fu_456_p2[24]),
        .Q(a2_sum6_reg_625[24]),
        .R(1'b0));
  FDRE \a2_sum6_reg_625_reg[25] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_146),
        .D(a2_sum6_fu_456_p2[25]),
        .Q(a2_sum6_reg_625[25]),
        .R(1'b0));
  FDRE \a2_sum6_reg_625_reg[26] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_146),
        .D(a2_sum6_fu_456_p2[26]),
        .Q(a2_sum6_reg_625[26]),
        .R(1'b0));
  FDRE \a2_sum6_reg_625_reg[27] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_146),
        .D(a2_sum6_fu_456_p2[27]),
        .Q(a2_sum6_reg_625[27]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \a2_sum6_reg_625_reg[27]_i_1 
       (.CI(\a2_sum6_reg_625_reg[23]_i_1_n_3 ),
        .CO({\a2_sum6_reg_625_reg[27]_i_1_n_3 ,\a2_sum6_reg_625_reg[27]_i_1_n_4 ,\a2_sum6_reg_625_reg[27]_i_1_n_5 ,\a2_sum6_reg_625_reg[27]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(seq_skip_offs_fu_450_p2[27:24]),
        .O(a2_sum6_fu_456_p2[27:24]),
        .S({\a2_sum6_reg_625[27]_i_2_n_3 ,\a2_sum6_reg_625[27]_i_3_n_3 ,\a2_sum6_reg_625[27]_i_4_n_3 ,\a2_sum6_reg_625[27]_i_5_n_3 }));
  FDRE \a2_sum6_reg_625_reg[28] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_146),
        .D(a2_sum6_fu_456_p2[28]),
        .Q(a2_sum6_reg_625[28]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \a2_sum6_reg_625_reg[28]_i_2 
       (.CI(\a2_sum6_reg_625_reg[27]_i_1_n_3 ),
        .CO(\NLW_a2_sum6_reg_625_reg[28]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a2_sum6_reg_625_reg[28]_i_2_O_UNCONNECTED [3:1],a2_sum6_fu_456_p2[28]}),
        .S({1'b0,1'b0,1'b0,\a2_sum6_reg_625[28]_i_3_n_3 }));
  FDRE \a2_sum6_reg_625_reg[2] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_146),
        .D(a2_sum6_fu_456_p2[2]),
        .Q(a2_sum6_reg_625[2]),
        .R(1'b0));
  FDRE \a2_sum6_reg_625_reg[3] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_146),
        .D(a2_sum6_fu_456_p2[3]),
        .Q(a2_sum6_reg_625[3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \a2_sum6_reg_625_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\a2_sum6_reg_625_reg[3]_i_1_n_3 ,\a2_sum6_reg_625_reg[3]_i_1_n_4 ,\a2_sum6_reg_625_reg[3]_i_1_n_5 ,\a2_sum6_reg_625_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(seq_skip_offs_fu_450_p2[3:0]),
        .O(a2_sum6_fu_456_p2[3:0]),
        .S({\a2_sum6_reg_625[3]_i_2_n_3 ,\a2_sum6_reg_625[3]_i_3_n_3 ,\a2_sum6_reg_625[3]_i_4_n_3 ,\a2_sum6_reg_625[3]_i_5_n_3 }));
  FDRE \a2_sum6_reg_625_reg[4] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_146),
        .D(a2_sum6_fu_456_p2[4]),
        .Q(a2_sum6_reg_625[4]),
        .R(1'b0));
  FDRE \a2_sum6_reg_625_reg[5] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_146),
        .D(a2_sum6_fu_456_p2[5]),
        .Q(a2_sum6_reg_625[5]),
        .R(1'b0));
  FDRE \a2_sum6_reg_625_reg[6] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_146),
        .D(a2_sum6_fu_456_p2[6]),
        .Q(a2_sum6_reg_625[6]),
        .R(1'b0));
  FDRE \a2_sum6_reg_625_reg[7] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_146),
        .D(a2_sum6_fu_456_p2[7]),
        .Q(a2_sum6_reg_625[7]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \a2_sum6_reg_625_reg[7]_i_1 
       (.CI(\a2_sum6_reg_625_reg[3]_i_1_n_3 ),
        .CO({\a2_sum6_reg_625_reg[7]_i_1_n_3 ,\a2_sum6_reg_625_reg[7]_i_1_n_4 ,\a2_sum6_reg_625_reg[7]_i_1_n_5 ,\a2_sum6_reg_625_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(seq_skip_offs_fu_450_p2[7:4]),
        .O(a2_sum6_fu_456_p2[7:4]),
        .S({\a2_sum6_reg_625[7]_i_2_n_3 ,\a2_sum6_reg_625[7]_i_3_n_3 ,\a2_sum6_reg_625[7]_i_4_n_3 ,\a2_sum6_reg_625[7]_i_5_n_3 }));
  FDRE \a2_sum6_reg_625_reg[8] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_146),
        .D(a2_sum6_fu_456_p2[8]),
        .Q(a2_sum6_reg_625[8]),
        .R(1'b0));
  FDRE \a2_sum6_reg_625_reg[9] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_146),
        .D(a2_sum6_fu_456_p2[9]),
        .Q(a2_sum6_reg_625[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum_reg_527[11]_i_2 
       (.I0(tmp_cast_reg_507[11]),
        .I1(\cum_offs_reg_167_reg_n_3_[11] ),
        .O(\a2_sum_reg_527[11]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum_reg_527[11]_i_3 
       (.I0(tmp_cast_reg_507[10]),
        .I1(\cum_offs_reg_167_reg_n_3_[10] ),
        .O(\a2_sum_reg_527[11]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum_reg_527[11]_i_4 
       (.I0(tmp_cast_reg_507[9]),
        .I1(\cum_offs_reg_167_reg_n_3_[9] ),
        .O(\a2_sum_reg_527[11]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum_reg_527[11]_i_5 
       (.I0(tmp_cast_reg_507[8]),
        .I1(\cum_offs_reg_167_reg_n_3_[8] ),
        .O(\a2_sum_reg_527[11]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum_reg_527[15]_i_2 
       (.I0(tmp_cast_reg_507[15]),
        .I1(\cum_offs_reg_167_reg_n_3_[15] ),
        .O(\a2_sum_reg_527[15]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum_reg_527[15]_i_3 
       (.I0(tmp_cast_reg_507[14]),
        .I1(\cum_offs_reg_167_reg_n_3_[14] ),
        .O(\a2_sum_reg_527[15]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum_reg_527[15]_i_4 
       (.I0(tmp_cast_reg_507[13]),
        .I1(\cum_offs_reg_167_reg_n_3_[13] ),
        .O(\a2_sum_reg_527[15]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum_reg_527[15]_i_5 
       (.I0(tmp_cast_reg_507[12]),
        .I1(\cum_offs_reg_167_reg_n_3_[12] ),
        .O(\a2_sum_reg_527[15]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum_reg_527[19]_i_2 
       (.I0(tmp_cast_reg_507[19]),
        .I1(\cum_offs_reg_167_reg_n_3_[19] ),
        .O(\a2_sum_reg_527[19]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum_reg_527[19]_i_3 
       (.I0(tmp_cast_reg_507[18]),
        .I1(\cum_offs_reg_167_reg_n_3_[18] ),
        .O(\a2_sum_reg_527[19]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum_reg_527[19]_i_4 
       (.I0(tmp_cast_reg_507[17]),
        .I1(\cum_offs_reg_167_reg_n_3_[17] ),
        .O(\a2_sum_reg_527[19]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum_reg_527[19]_i_5 
       (.I0(tmp_cast_reg_507[16]),
        .I1(\cum_offs_reg_167_reg_n_3_[16] ),
        .O(\a2_sum_reg_527[19]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum_reg_527[23]_i_2 
       (.I0(tmp_cast_reg_507[23]),
        .I1(\cum_offs_reg_167_reg_n_3_[23] ),
        .O(\a2_sum_reg_527[23]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum_reg_527[23]_i_3 
       (.I0(tmp_cast_reg_507[22]),
        .I1(\cum_offs_reg_167_reg_n_3_[22] ),
        .O(\a2_sum_reg_527[23]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum_reg_527[23]_i_4 
       (.I0(tmp_cast_reg_507[21]),
        .I1(\cum_offs_reg_167_reg_n_3_[21] ),
        .O(\a2_sum_reg_527[23]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum_reg_527[23]_i_5 
       (.I0(tmp_cast_reg_507[20]),
        .I1(\cum_offs_reg_167_reg_n_3_[20] ),
        .O(\a2_sum_reg_527[23]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum_reg_527[27]_i_2 
       (.I0(\cum_offs_reg_167_reg_n_3_[24] ),
        .O(\a2_sum_reg_527[27]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a2_sum_reg_527[27]_i_3 
       (.I0(tmp_cast_reg_507[26]),
        .I1(tmp_cast_reg_507[27]),
        .O(\a2_sum_reg_527[27]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a2_sum_reg_527[27]_i_4 
       (.I0(tmp_cast_reg_507[25]),
        .I1(tmp_cast_reg_507[26]),
        .O(\a2_sum_reg_527[27]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum_reg_527[27]_i_5 
       (.I0(\cum_offs_reg_167_reg_n_3_[24] ),
        .I1(tmp_cast_reg_507[25]),
        .O(\a2_sum_reg_527[27]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum_reg_527[27]_i_6 
       (.I0(\cum_offs_reg_167_reg_n_3_[24] ),
        .I1(tmp_cast_reg_507[24]),
        .O(\a2_sum_reg_527[27]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a2_sum_reg_527[28]_i_2 
       (.I0(tmp_cast_reg_507[27]),
        .I1(tmp_cast_reg_507[28]),
        .O(\a2_sum_reg_527[28]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum_reg_527[3]_i_2 
       (.I0(tmp_cast_reg_507[3]),
        .I1(\cum_offs_reg_167_reg_n_3_[3] ),
        .O(\a2_sum_reg_527[3]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum_reg_527[3]_i_3 
       (.I0(tmp_cast_reg_507[2]),
        .I1(\cum_offs_reg_167_reg_n_3_[2] ),
        .O(\a2_sum_reg_527[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum_reg_527[3]_i_4 
       (.I0(tmp_cast_reg_507[1]),
        .I1(\cum_offs_reg_167_reg_n_3_[1] ),
        .O(\a2_sum_reg_527[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum_reg_527[3]_i_5 
       (.I0(tmp_cast_reg_507[0]),
        .I1(\cum_offs_reg_167_reg_n_3_[0] ),
        .O(\a2_sum_reg_527[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum_reg_527[7]_i_2 
       (.I0(tmp_cast_reg_507[7]),
        .I1(\cum_offs_reg_167_reg_n_3_[7] ),
        .O(\a2_sum_reg_527[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum_reg_527[7]_i_3 
       (.I0(tmp_cast_reg_507[6]),
        .I1(\cum_offs_reg_167_reg_n_3_[6] ),
        .O(\a2_sum_reg_527[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum_reg_527[7]_i_4 
       (.I0(tmp_cast_reg_507[5]),
        .I1(\cum_offs_reg_167_reg_n_3_[5] ),
        .O(\a2_sum_reg_527[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum_reg_527[7]_i_5 
       (.I0(tmp_cast_reg_507[4]),
        .I1(\cum_offs_reg_167_reg_n_3_[4] ),
        .O(\a2_sum_reg_527[7]_i_5_n_3 ));
  FDRE \a2_sum_reg_527_reg[0] 
       (.C(ap_clk),
        .CE(buff_U_n_131),
        .D(a2_sum_fu_283_p2[0]),
        .Q(a2_sum_reg_527[0]),
        .R(1'b0));
  FDRE \a2_sum_reg_527_reg[10] 
       (.C(ap_clk),
        .CE(buff_U_n_131),
        .D(a2_sum_fu_283_p2[10]),
        .Q(a2_sum_reg_527[10]),
        .R(1'b0));
  FDRE \a2_sum_reg_527_reg[11] 
       (.C(ap_clk),
        .CE(buff_U_n_131),
        .D(a2_sum_fu_283_p2[11]),
        .Q(a2_sum_reg_527[11]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \a2_sum_reg_527_reg[11]_i_1 
       (.CI(\a2_sum_reg_527_reg[7]_i_1_n_3 ),
        .CO({\a2_sum_reg_527_reg[11]_i_1_n_3 ,\a2_sum_reg_527_reg[11]_i_1_n_4 ,\a2_sum_reg_527_reg[11]_i_1_n_5 ,\a2_sum_reg_527_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(tmp_cast_reg_507[11:8]),
        .O(a2_sum_fu_283_p2[11:8]),
        .S({\a2_sum_reg_527[11]_i_2_n_3 ,\a2_sum_reg_527[11]_i_3_n_3 ,\a2_sum_reg_527[11]_i_4_n_3 ,\a2_sum_reg_527[11]_i_5_n_3 }));
  FDRE \a2_sum_reg_527_reg[12] 
       (.C(ap_clk),
        .CE(buff_U_n_131),
        .D(a2_sum_fu_283_p2[12]),
        .Q(a2_sum_reg_527[12]),
        .R(1'b0));
  FDRE \a2_sum_reg_527_reg[13] 
       (.C(ap_clk),
        .CE(buff_U_n_131),
        .D(a2_sum_fu_283_p2[13]),
        .Q(a2_sum_reg_527[13]),
        .R(1'b0));
  FDRE \a2_sum_reg_527_reg[14] 
       (.C(ap_clk),
        .CE(buff_U_n_131),
        .D(a2_sum_fu_283_p2[14]),
        .Q(a2_sum_reg_527[14]),
        .R(1'b0));
  FDRE \a2_sum_reg_527_reg[15] 
       (.C(ap_clk),
        .CE(buff_U_n_131),
        .D(a2_sum_fu_283_p2[15]),
        .Q(a2_sum_reg_527[15]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \a2_sum_reg_527_reg[15]_i_1 
       (.CI(\a2_sum_reg_527_reg[11]_i_1_n_3 ),
        .CO({\a2_sum_reg_527_reg[15]_i_1_n_3 ,\a2_sum_reg_527_reg[15]_i_1_n_4 ,\a2_sum_reg_527_reg[15]_i_1_n_5 ,\a2_sum_reg_527_reg[15]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(tmp_cast_reg_507[15:12]),
        .O(a2_sum_fu_283_p2[15:12]),
        .S({\a2_sum_reg_527[15]_i_2_n_3 ,\a2_sum_reg_527[15]_i_3_n_3 ,\a2_sum_reg_527[15]_i_4_n_3 ,\a2_sum_reg_527[15]_i_5_n_3 }));
  FDRE \a2_sum_reg_527_reg[16] 
       (.C(ap_clk),
        .CE(buff_U_n_131),
        .D(a2_sum_fu_283_p2[16]),
        .Q(a2_sum_reg_527[16]),
        .R(1'b0));
  FDRE \a2_sum_reg_527_reg[17] 
       (.C(ap_clk),
        .CE(buff_U_n_131),
        .D(a2_sum_fu_283_p2[17]),
        .Q(a2_sum_reg_527[17]),
        .R(1'b0));
  FDRE \a2_sum_reg_527_reg[18] 
       (.C(ap_clk),
        .CE(buff_U_n_131),
        .D(a2_sum_fu_283_p2[18]),
        .Q(a2_sum_reg_527[18]),
        .R(1'b0));
  FDRE \a2_sum_reg_527_reg[19] 
       (.C(ap_clk),
        .CE(buff_U_n_131),
        .D(a2_sum_fu_283_p2[19]),
        .Q(a2_sum_reg_527[19]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \a2_sum_reg_527_reg[19]_i_1 
       (.CI(\a2_sum_reg_527_reg[15]_i_1_n_3 ),
        .CO({\a2_sum_reg_527_reg[19]_i_1_n_3 ,\a2_sum_reg_527_reg[19]_i_1_n_4 ,\a2_sum_reg_527_reg[19]_i_1_n_5 ,\a2_sum_reg_527_reg[19]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(tmp_cast_reg_507[19:16]),
        .O(a2_sum_fu_283_p2[19:16]),
        .S({\a2_sum_reg_527[19]_i_2_n_3 ,\a2_sum_reg_527[19]_i_3_n_3 ,\a2_sum_reg_527[19]_i_4_n_3 ,\a2_sum_reg_527[19]_i_5_n_3 }));
  FDRE \a2_sum_reg_527_reg[1] 
       (.C(ap_clk),
        .CE(buff_U_n_131),
        .D(a2_sum_fu_283_p2[1]),
        .Q(a2_sum_reg_527[1]),
        .R(1'b0));
  FDRE \a2_sum_reg_527_reg[20] 
       (.C(ap_clk),
        .CE(buff_U_n_131),
        .D(a2_sum_fu_283_p2[20]),
        .Q(a2_sum_reg_527[20]),
        .R(1'b0));
  FDRE \a2_sum_reg_527_reg[21] 
       (.C(ap_clk),
        .CE(buff_U_n_131),
        .D(a2_sum_fu_283_p2[21]),
        .Q(a2_sum_reg_527[21]),
        .R(1'b0));
  FDRE \a2_sum_reg_527_reg[22] 
       (.C(ap_clk),
        .CE(buff_U_n_131),
        .D(a2_sum_fu_283_p2[22]),
        .Q(a2_sum_reg_527[22]),
        .R(1'b0));
  FDRE \a2_sum_reg_527_reg[23] 
       (.C(ap_clk),
        .CE(buff_U_n_131),
        .D(a2_sum_fu_283_p2[23]),
        .Q(a2_sum_reg_527[23]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \a2_sum_reg_527_reg[23]_i_1 
       (.CI(\a2_sum_reg_527_reg[19]_i_1_n_3 ),
        .CO({\a2_sum_reg_527_reg[23]_i_1_n_3 ,\a2_sum_reg_527_reg[23]_i_1_n_4 ,\a2_sum_reg_527_reg[23]_i_1_n_5 ,\a2_sum_reg_527_reg[23]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(tmp_cast_reg_507[23:20]),
        .O(a2_sum_fu_283_p2[23:20]),
        .S({\a2_sum_reg_527[23]_i_2_n_3 ,\a2_sum_reg_527[23]_i_3_n_3 ,\a2_sum_reg_527[23]_i_4_n_3 ,\a2_sum_reg_527[23]_i_5_n_3 }));
  FDRE \a2_sum_reg_527_reg[24] 
       (.C(ap_clk),
        .CE(buff_U_n_131),
        .D(a2_sum_fu_283_p2[24]),
        .Q(a2_sum_reg_527[24]),
        .R(1'b0));
  FDRE \a2_sum_reg_527_reg[25] 
       (.C(ap_clk),
        .CE(buff_U_n_131),
        .D(a2_sum_fu_283_p2[25]),
        .Q(a2_sum_reg_527[25]),
        .R(1'b0));
  FDRE \a2_sum_reg_527_reg[26] 
       (.C(ap_clk),
        .CE(buff_U_n_131),
        .D(a2_sum_fu_283_p2[26]),
        .Q(a2_sum_reg_527[26]),
        .R(1'b0));
  FDRE \a2_sum_reg_527_reg[27] 
       (.C(ap_clk),
        .CE(buff_U_n_131),
        .D(a2_sum_fu_283_p2[27]),
        .Q(a2_sum_reg_527[27]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \a2_sum_reg_527_reg[27]_i_1 
       (.CI(\a2_sum_reg_527_reg[23]_i_1_n_3 ),
        .CO({\a2_sum_reg_527_reg[27]_i_1_n_3 ,\a2_sum_reg_527_reg[27]_i_1_n_4 ,\a2_sum_reg_527_reg[27]_i_1_n_5 ,\a2_sum_reg_527_reg[27]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({tmp_cast_reg_507[26:25],\a2_sum_reg_527[27]_i_2_n_3 ,\cum_offs_reg_167_reg_n_3_[24] }),
        .O(a2_sum_fu_283_p2[27:24]),
        .S({\a2_sum_reg_527[27]_i_3_n_3 ,\a2_sum_reg_527[27]_i_4_n_3 ,\a2_sum_reg_527[27]_i_5_n_3 ,\a2_sum_reg_527[27]_i_6_n_3 }));
  FDRE \a2_sum_reg_527_reg[28] 
       (.C(ap_clk),
        .CE(buff_U_n_131),
        .D(a2_sum_fu_283_p2[28]),
        .Q(a2_sum_reg_527[28]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \a2_sum_reg_527_reg[28]_i_1 
       (.CI(\a2_sum_reg_527_reg[27]_i_1_n_3 ),
        .CO(\NLW_a2_sum_reg_527_reg[28]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a2_sum_reg_527_reg[28]_i_1_O_UNCONNECTED [3:1],a2_sum_fu_283_p2[28]}),
        .S({1'b0,1'b0,1'b0,\a2_sum_reg_527[28]_i_2_n_3 }));
  FDRE \a2_sum_reg_527_reg[2] 
       (.C(ap_clk),
        .CE(buff_U_n_131),
        .D(a2_sum_fu_283_p2[2]),
        .Q(a2_sum_reg_527[2]),
        .R(1'b0));
  FDRE \a2_sum_reg_527_reg[3] 
       (.C(ap_clk),
        .CE(buff_U_n_131),
        .D(a2_sum_fu_283_p2[3]),
        .Q(a2_sum_reg_527[3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \a2_sum_reg_527_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\a2_sum_reg_527_reg[3]_i_1_n_3 ,\a2_sum_reg_527_reg[3]_i_1_n_4 ,\a2_sum_reg_527_reg[3]_i_1_n_5 ,\a2_sum_reg_527_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(tmp_cast_reg_507[3:0]),
        .O(a2_sum_fu_283_p2[3:0]),
        .S({\a2_sum_reg_527[3]_i_2_n_3 ,\a2_sum_reg_527[3]_i_3_n_3 ,\a2_sum_reg_527[3]_i_4_n_3 ,\a2_sum_reg_527[3]_i_5_n_3 }));
  FDRE \a2_sum_reg_527_reg[4] 
       (.C(ap_clk),
        .CE(buff_U_n_131),
        .D(a2_sum_fu_283_p2[4]),
        .Q(a2_sum_reg_527[4]),
        .R(1'b0));
  FDRE \a2_sum_reg_527_reg[5] 
       (.C(ap_clk),
        .CE(buff_U_n_131),
        .D(a2_sum_fu_283_p2[5]),
        .Q(a2_sum_reg_527[5]),
        .R(1'b0));
  FDRE \a2_sum_reg_527_reg[6] 
       (.C(ap_clk),
        .CE(buff_U_n_131),
        .D(a2_sum_fu_283_p2[6]),
        .Q(a2_sum_reg_527[6]),
        .R(1'b0));
  FDRE \a2_sum_reg_527_reg[7] 
       (.C(ap_clk),
        .CE(buff_U_n_131),
        .D(a2_sum_fu_283_p2[7]),
        .Q(a2_sum_reg_527[7]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \a2_sum_reg_527_reg[7]_i_1 
       (.CI(\a2_sum_reg_527_reg[3]_i_1_n_3 ),
        .CO({\a2_sum_reg_527_reg[7]_i_1_n_3 ,\a2_sum_reg_527_reg[7]_i_1_n_4 ,\a2_sum_reg_527_reg[7]_i_1_n_5 ,\a2_sum_reg_527_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(tmp_cast_reg_507[7:4]),
        .O(a2_sum_fu_283_p2[7:4]),
        .S({\a2_sum_reg_527[7]_i_2_n_3 ,\a2_sum_reg_527[7]_i_3_n_3 ,\a2_sum_reg_527[7]_i_4_n_3 ,\a2_sum_reg_527[7]_i_5_n_3 }));
  FDRE \a2_sum_reg_527_reg[8] 
       (.C(ap_clk),
        .CE(buff_U_n_131),
        .D(a2_sum_fu_283_p2[8]),
        .Q(a2_sum_reg_527[8]),
        .R(1'b0));
  FDRE \a2_sum_reg_527_reg[9] 
       (.C(ap_clk),
        .CE(buff_U_n_131),
        .D(a2_sum_fu_283_p2[9]),
        .Q(a2_sum_reg_527[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[0]_i_10 
       (.I0(\ap_CS_fsm_reg_n_3_[14] ),
        .I1(\ap_CS_fsm_reg_n_3_[13] ),
        .I2(\ap_CS_fsm_reg_n_3_[16] ),
        .I3(\ap_CS_fsm_reg_n_3_[15] ),
        .I4(\ap_CS_fsm[0]_i_18_n_3 ),
        .O(\ap_CS_fsm[0]_i_10_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[0]_i_11 
       (.I0(\ap_CS_fsm_reg_n_3_[72] ),
        .I1(ap_CS_fsm_pp0_stage5),
        .I2(\ap_CS_fsm_reg_n_3_[74] ),
        .I3(\ap_CS_fsm_reg_n_3_[73] ),
        .O(\ap_CS_fsm[0]_i_11_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[0]_i_12 
       (.I0(ap_CS_fsm_pp0_stage11),
        .I1(\ap_CS_fsm_reg_n_3_[78] ),
        .I2(ap_CS_fsm_pp0_stage9),
        .I3(ap_CS_fsm_pp0_stage10),
        .I4(\ap_CS_fsm[0]_i_19_n_3 ),
        .O(\ap_CS_fsm[0]_i_12_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[0]_i_13 
       (.I0(\ap_CS_fsm_reg_n_3_[43] ),
        .I1(\ap_CS_fsm_reg_n_3_[44] ),
        .I2(ap_CS_fsm_state42),
        .I3(ap_CS_fsm_state43),
        .O(\ap_CS_fsm[0]_i_13_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[0]_i_14 
       (.I0(\ap_CS_fsm_reg_n_3_[38] ),
        .I1(\ap_CS_fsm_reg_n_3_[37] ),
        .I2(\ap_CS_fsm_reg_n_3_[40] ),
        .I3(\ap_CS_fsm_reg_n_3_[39] ),
        .I4(\ap_CS_fsm[0]_i_20_n_3 ),
        .O(\ap_CS_fsm[0]_i_14_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[0]_i_15 
       (.I0(\ap_CS_fsm_reg_n_3_[64] ),
        .I1(\ap_CS_fsm_reg_n_3_[63] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_CS_fsm_state66),
        .O(\ap_CS_fsm[0]_i_15_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[0]_i_16 
       (.I0(ap_CS_fsm_state20),
        .I1(ap_CS_fsm_state21),
        .I2(\ap_CS_fsm_reg_n_3_[17] ),
        .I3(ap_CS_fsm_state19),
        .O(\ap_CS_fsm[0]_i_16_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[0]_i_17 
       (.I0(ap_CS_fsm_state28),
        .I1(\ap_CS_fsm_reg_n_3_[28] ),
        .I2(\ap_CS_fsm_reg_n_3_[25] ),
        .I3(ap_CS_fsm_state27),
        .O(\ap_CS_fsm[0]_i_17_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[0]_i_18 
       (.I0(ap_CS_fsm_state12),
        .I1(\ap_CS_fsm_reg_n_3_[12] ),
        .I2(ap_CS_fsm_state10),
        .I3(ap_CS_fsm_state11),
        .O(\ap_CS_fsm[0]_i_18_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[0]_i_19 
       (.I0(ap_CS_fsm_pp0_stage14),
        .I1(\ap_CS_fsm_reg_n_3_[79] ),
        .I2(\ap_CS_fsm_reg_n_3_[49] ),
        .I3(ap_CS_fsm_state51),
        .O(\ap_CS_fsm[0]_i_19_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(\ap_CS_fsm[0]_i_6_n_3 ),
        .I1(ap_CS_fsm_state52),
        .I2(\ap_CS_fsm_reg_n_3_[52] ),
        .I3(\ap_CS_fsm_reg_n_3_[54] ),
        .I4(\ap_CS_fsm_reg_n_3_[53] ),
        .I5(\ap_CS_fsm[0]_i_7_n_3 ),
        .O(\ap_CS_fsm[0]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[0]_i_20 
       (.I0(ap_CS_fsm_state36),
        .I1(ap_CS_fsm_state37),
        .I2(\ap_CS_fsm_reg_n_3_[33] ),
        .I3(ap_CS_fsm_state35),
        .O(\ap_CS_fsm[0]_i_20_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[0]_i_3 
       (.I0(\ap_CS_fsm[0]_i_8_n_3 ),
        .I1(\ap_CS_fsm[0]_i_9_n_3 ),
        .I2(\ap_CS_fsm[51]_i_15_n_3 ),
        .I3(\ap_CS_fsm[51]_i_14_n_3 ),
        .I4(\ap_CS_fsm[0]_i_10_n_3 ),
        .O(\ap_CS_fsm[0]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[0]_i_4 
       (.I0(\ap_CS_fsm[0]_i_11_n_3 ),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_CS_fsm_pp0_stage4),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(\ap_CS_fsm[0]_i_12_n_3 ),
        .O(\ap_CS_fsm[0]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[0]_i_5 
       (.I0(\ap_CS_fsm[0]_i_13_n_3 ),
        .I1(\ap_CS_fsm_reg_n_3_[47] ),
        .I2(\ap_CS_fsm_reg_n_3_[48] ),
        .I3(\ap_CS_fsm_reg_n_3_[45] ),
        .I4(\ap_CS_fsm_reg_n_3_[46] ),
        .I5(\ap_CS_fsm[0]_i_14_n_3 ),
        .O(\ap_CS_fsm[0]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[0]_i_6 
       (.I0(\ap_CS_fsm_reg_n_3_[56] ),
        .I1(\ap_CS_fsm_reg_n_3_[55] ),
        .I2(ap_CS_fsm_state59),
        .I3(\ap_CS_fsm_reg_n_3_[57] ),
        .O(\ap_CS_fsm[0]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[0]_i_7 
       (.I0(\ap_CS_fsm_reg_n_3_[61] ),
        .I1(\ap_CS_fsm_reg_n_3_[62] ),
        .I2(ap_CS_fsm_state60),
        .I3(ap_CS_fsm_state61),
        .I4(\ap_CS_fsm[0]_i_15_n_3 ),
        .O(\ap_CS_fsm[0]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[0]_i_8 
       (.I0(\ap_CS_fsm_reg_n_3_[22] ),
        .I1(\ap_CS_fsm_reg_n_3_[21] ),
        .I2(\ap_CS_fsm_reg_n_3_[24] ),
        .I3(\ap_CS_fsm_reg_n_3_[23] ),
        .I4(\ap_CS_fsm[0]_i_16_n_3 ),
        .O(\ap_CS_fsm[0]_i_8_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[0]_i_9 
       (.I0(\ap_CS_fsm_reg_n_3_[30] ),
        .I1(\ap_CS_fsm_reg_n_3_[29] ),
        .I2(\ap_CS_fsm_reg_n_3_[32] ),
        .I3(\ap_CS_fsm_reg_n_3_[31] ),
        .I4(\ap_CS_fsm[0]_i_17_n_3 ),
        .O(\ap_CS_fsm[0]_i_9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[10]_i_1 
       (.I0(ap_CS_fsm_state10),
        .I1(ap_CS_fsm_state51),
        .O(ap_NS_fsm[10]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[51]_i_10 
       (.I0(\ap_CS_fsm_reg_n_3_[55] ),
        .I1(\ap_CS_fsm_reg_n_3_[54] ),
        .I2(\ap_CS_fsm_reg_n_3_[57] ),
        .I3(\ap_CS_fsm_reg_n_3_[56] ),
        .O(\ap_CS_fsm[51]_i_10_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[51]_i_11 
       (.I0(ap_CS_fsm_state60),
        .I1(ap_CS_fsm_state59),
        .I2(\ap_CS_fsm_reg_n_3_[61] ),
        .I3(ap_CS_fsm_state61),
        .O(\ap_CS_fsm[51]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[51]_i_12 
       (.I0(\ap_CS_fsm_reg_n_3_[24] ),
        .I1(\ap_CS_fsm_reg_n_3_[25] ),
        .I2(\ap_CS_fsm_reg_n_3_[22] ),
        .I3(\ap_CS_fsm_reg_n_3_[23] ),
        .O(\ap_CS_fsm[51]_i_12_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[51]_i_13 
       (.I0(ap_CS_fsm_state20),
        .I1(ap_CS_fsm_state19),
        .I2(\ap_CS_fsm_reg_n_3_[21] ),
        .I3(ap_CS_fsm_state21),
        .I4(\ap_CS_fsm[51]_i_20_n_3 ),
        .O(\ap_CS_fsm[51]_i_13_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[51]_i_14 
       (.I0(\ap_CS_fsm_reg_n_3_[3] ),
        .I1(\ap_CS_fsm_reg_n_3_[4] ),
        .I2(ap_CS_fsm_state2),
        .I3(\ap_CS_fsm_reg_n_3_[2] ),
        .O(\ap_CS_fsm[51]_i_14_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[51]_i_15 
       (.I0(\ap_CS_fsm_reg_n_3_[7] ),
        .I1(ap_CS_fsm_state9),
        .I2(\ap_CS_fsm_reg_n_3_[5] ),
        .I3(\ap_CS_fsm_reg_n_3_[6] ),
        .O(\ap_CS_fsm[51]_i_15_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[51]_i_16 
       (.I0(ap_CS_fsm_pp0_stage9),
        .I1(\ap_CS_fsm_reg_n_3_[74] ),
        .I2(ap_CS_fsm_pp0_stage11),
        .I3(ap_CS_fsm_pp0_stage10),
        .O(\ap_CS_fsm[51]_i_16_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[51]_i_17 
       (.I0(ap_CS_fsm_pp0_stage14),
        .I1(ap_CS_fsm_state51),
        .I2(\ap_CS_fsm_reg_n_3_[78] ),
        .I3(\ap_CS_fsm_reg_n_3_[79] ),
        .I4(\ap_CS_fsm[51]_i_21_n_3 ),
        .O(\ap_CS_fsm[51]_i_17_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[51]_i_18 
       (.I0(\ap_CS_fsm_reg_n_3_[40] ),
        .I1(ap_CS_fsm_state42),
        .I2(\ap_CS_fsm_reg_n_3_[38] ),
        .I3(\ap_CS_fsm_reg_n_3_[39] ),
        .O(\ap_CS_fsm[51]_i_18_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[51]_i_19 
       (.I0(ap_CS_fsm_state36),
        .I1(ap_CS_fsm_state35),
        .I2(\ap_CS_fsm_reg_n_3_[37] ),
        .I3(ap_CS_fsm_state37),
        .I4(\ap_CS_fsm[51]_i_22_n_3 ),
        .O(\ap_CS_fsm[51]_i_19_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[51]_i_2 
       (.I0(\ap_CS_fsm_reg_n_3_[52] ),
        .I1(\ap_CS_fsm_reg_n_3_[53] ),
        .I2(\ap_CS_fsm[51]_i_8_n_3 ),
        .I3(\ap_CS_fsm[51]_i_9_n_3 ),
        .I4(\ap_CS_fsm[51]_i_10_n_3 ),
        .I5(\ap_CS_fsm[51]_i_11_n_3 ),
        .O(\ap_CS_fsm[51]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[51]_i_20 
       (.I0(\ap_CS_fsm_reg_n_3_[16] ),
        .I1(\ap_CS_fsm_reg_n_3_[17] ),
        .I2(\ap_CS_fsm_reg_n_3_[14] ),
        .I3(\ap_CS_fsm_reg_n_3_[15] ),
        .O(\ap_CS_fsm[51]_i_20_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[51]_i_21 
       (.I0(\ap_CS_fsm_reg_n_3_[48] ),
        .I1(\ap_CS_fsm_reg_n_3_[49] ),
        .I2(\ap_CS_fsm_reg_n_3_[46] ),
        .I3(\ap_CS_fsm_reg_n_3_[47] ),
        .O(\ap_CS_fsm[51]_i_21_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[51]_i_22 
       (.I0(\ap_CS_fsm_reg_n_3_[32] ),
        .I1(\ap_CS_fsm_reg_n_3_[33] ),
        .I2(\ap_CS_fsm_reg_n_3_[30] ),
        .I3(\ap_CS_fsm_reg_n_3_[31] ),
        .O(\ap_CS_fsm[51]_i_22_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[51]_i_3 
       (.I0(\ap_CS_fsm[51]_i_12_n_3 ),
        .I1(\ap_CS_fsm_reg_n_3_[28] ),
        .I2(\ap_CS_fsm_reg_n_3_[29] ),
        .I3(ap_CS_fsm_state27),
        .I4(ap_CS_fsm_state28),
        .I5(\ap_CS_fsm[51]_i_13_n_3 ),
        .O(\ap_CS_fsm[51]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[51]_i_5 
       (.I0(ap_CS_fsm_state12),
        .I1(ap_CS_fsm_state10),
        .I2(\ap_CS_fsm_reg_n_3_[13] ),
        .I3(\ap_CS_fsm_reg_n_3_[12] ),
        .I4(\ap_CS_fsm[51]_i_15_n_3 ),
        .O(\ap_CS_fsm[51]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[51]_i_6 
       (.I0(\ap_CS_fsm[51]_i_16_n_3 ),
        .I1(ap_CS_fsm_pp0_stage5),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(\ap_CS_fsm_reg_n_3_[73] ),
        .I4(\ap_CS_fsm_reg_n_3_[72] ),
        .I5(\ap_CS_fsm[51]_i_17_n_3 ),
        .O(\ap_CS_fsm[51]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[51]_i_7 
       (.I0(\ap_CS_fsm[51]_i_18_n_3 ),
        .I1(\ap_CS_fsm_reg_n_3_[44] ),
        .I2(\ap_CS_fsm_reg_n_3_[45] ),
        .I3(ap_CS_fsm_state43),
        .I4(\ap_CS_fsm_reg_n_3_[43] ),
        .I5(\ap_CS_fsm[51]_i_19_n_3 ),
        .O(\ap_CS_fsm[51]_i_7_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[51]_i_8 
       (.I0(\ap_CS_fsm_reg_n_3_[63] ),
        .I1(\ap_CS_fsm_reg_n_3_[62] ),
        .I2(ap_CS_fsm_state66),
        .I3(\ap_CS_fsm_reg_n_3_[64] ),
        .O(\ap_CS_fsm[51]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[51]_i_9 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(ap_CS_fsm_pp0_stage2),
        .O(\ap_CS_fsm[51]_i_9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'hAA2A)) 
    \ap_CS_fsm[67]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(exitcond_flatten_fu_398_p2),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_enable_reg_pp0_iter1),
        .O(\ap_CS_fsm[67]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hACFCAFFF)) 
    \ap_CS_fsm[81]_i_10 
       (.I0(indvar_flatten_next_reg_594_reg[5]),
        .I1(indvar_flatten_reg_179[5]),
        .I2(indvar_flatten_phi_fu_183_p41),
        .I3(indvar_flatten_next_reg_594_reg[13]),
        .I4(indvar_flatten_reg_179[13]),
        .O(\ap_CS_fsm[81]_i_10_n_3 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_CS_fsm[81]_i_3 
       (.I0(\ap_CS_fsm[81]_i_4_n_3 ),
        .I1(\ap_CS_fsm[81]_i_5_n_3 ),
        .I2(\ap_CS_fsm[81]_i_6_n_3 ),
        .I3(\ap_CS_fsm[81]_i_7_n_3 ),
        .O(exitcond_flatten_fu_398_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFACFCA)) 
    \ap_CS_fsm[81]_i_4 
       (.I0(indvar_flatten_reg_179[10]),
        .I1(indvar_flatten_next_reg_594_reg[10]),
        .I2(indvar_flatten_phi_fu_183_p41),
        .I3(indvar_flatten_reg_179[11]),
        .I4(indvar_flatten_next_reg_594_reg[11]),
        .I5(\ap_CS_fsm[81]_i_8_n_3 ),
        .O(\ap_CS_fsm[81]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hFFAFFCAC)) 
    \ap_CS_fsm[81]_i_5 
       (.I0(indvar_flatten_next_reg_594_reg[12]),
        .I1(indvar_flatten_reg_179[12]),
        .I2(indvar_flatten_phi_fu_183_p41),
        .I3(indvar_flatten_next_reg_594_reg[4]),
        .I4(indvar_flatten_reg_179[4]),
        .O(\ap_CS_fsm[81]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF353FF5FF)) 
    \ap_CS_fsm[81]_i_6 
       (.I0(indvar_flatten_reg_179[8]),
        .I1(indvar_flatten_next_reg_594_reg[8]),
        .I2(indvar_flatten_phi_fu_183_p41),
        .I3(indvar_flatten_reg_179[6]),
        .I4(indvar_flatten_next_reg_594_reg[6]),
        .I5(\ap_CS_fsm[81]_i_9_n_3 ),
        .O(\ap_CS_fsm[81]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFACFCA)) 
    \ap_CS_fsm[81]_i_7 
       (.I0(indvar_flatten_reg_179[3]),
        .I1(indvar_flatten_next_reg_594_reg[3]),
        .I2(indvar_flatten_phi_fu_183_p41),
        .I3(indvar_flatten_reg_179[7]),
        .I4(indvar_flatten_next_reg_594_reg[7]),
        .I5(\ap_CS_fsm[81]_i_10_n_3 ),
        .O(\ap_CS_fsm[81]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'hFFAFFCAC)) 
    \ap_CS_fsm[81]_i_8 
       (.I0(indvar_flatten_next_reg_594_reg[1]),
        .I1(indvar_flatten_reg_179[1]),
        .I2(indvar_flatten_phi_fu_183_p41),
        .I3(indvar_flatten_next_reg_594_reg[2]),
        .I4(indvar_flatten_reg_179[2]),
        .O(\ap_CS_fsm[81]_i_8_n_3 ));
  LUT5 #(
    .INIT(32'h53F35FFF)) 
    \ap_CS_fsm[81]_i_9 
       (.I0(indvar_flatten_next_reg_594_reg[9]),
        .I1(indvar_flatten_reg_179[9]),
        .I2(indvar_flatten_phi_fu_183_p41),
        .I3(indvar_flatten_next_reg_594_reg[0]),
        .I4(indvar_flatten_reg_179[0]),
        .O(\ap_CS_fsm[81]_i_9_n_3 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(ap_CS_fsm_state11),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[11]),
        .Q(ap_CS_fsm_state12),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(LL_prefetch_A_BUS_m_axi_U_n_50),
        .Q(\ap_CS_fsm_reg_n_3_[12] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[12] ),
        .Q(\ap_CS_fsm_reg_n_3_[13] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[13] ),
        .Q(\ap_CS_fsm_reg_n_3_[14] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[14] ),
        .Q(\ap_CS_fsm_reg_n_3_[15] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[15] ),
        .Q(\ap_CS_fsm_reg_n_3_[16] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[16] ),
        .Q(\ap_CS_fsm_reg_n_3_[17] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[18]),
        .Q(ap_CS_fsm_state19),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[19]),
        .Q(ap_CS_fsm_state20),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[20]),
        .Q(ap_CS_fsm_state21),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(LL_prefetch_A_BUS_m_axi_U_n_46),
        .Q(\ap_CS_fsm_reg_n_3_[21] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[21] ),
        .Q(\ap_CS_fsm_reg_n_3_[22] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[22] ),
        .Q(\ap_CS_fsm_reg_n_3_[23] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[23] ),
        .Q(\ap_CS_fsm_reg_n_3_[24] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[25]),
        .Q(\ap_CS_fsm_reg_n_3_[25] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[26]),
        .Q(ap_CS_fsm_state27),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[27]),
        .Q(ap_CS_fsm_state28),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(LL_prefetch_A_BUS_m_axi_U_n_42),
        .Q(\ap_CS_fsm_reg_n_3_[28] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[28] ),
        .Q(\ap_CS_fsm_reg_n_3_[29] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(LL_prefetch_A_BUS_m_axi_U_n_54),
        .Q(\ap_CS_fsm_reg_n_3_[2] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[29] ),
        .Q(\ap_CS_fsm_reg_n_3_[30] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[30] ),
        .Q(\ap_CS_fsm_reg_n_3_[31] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[31] ),
        .Q(\ap_CS_fsm_reg_n_3_[32] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[33]),
        .Q(\ap_CS_fsm_reg_n_3_[33] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[34]),
        .Q(ap_CS_fsm_state35),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[35]),
        .Q(ap_CS_fsm_state36),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[36]),
        .Q(ap_CS_fsm_state37),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(LL_prefetch_A_BUS_m_axi_U_n_37),
        .Q(\ap_CS_fsm_reg_n_3_[37] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[37] ),
        .Q(\ap_CS_fsm_reg_n_3_[38] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[38] ),
        .Q(\ap_CS_fsm_reg_n_3_[39] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[2] ),
        .Q(\ap_CS_fsm_reg_n_3_[3] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[39] ),
        .Q(\ap_CS_fsm_reg_n_3_[40] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[41]),
        .Q(ap_CS_fsm_state42),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[42]),
        .Q(ap_CS_fsm_state43),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(LL_prefetch_A_BUS_m_axi_U_n_34),
        .Q(\ap_CS_fsm_reg_n_3_[43] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[43] ),
        .Q(\ap_CS_fsm_reg_n_3_[44] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[45] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[44] ),
        .Q(\ap_CS_fsm_reg_n_3_[45] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[46] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[45] ),
        .Q(\ap_CS_fsm_reg_n_3_[46] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[47] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[46] ),
        .Q(\ap_CS_fsm_reg_n_3_[47] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[48] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[47] ),
        .Q(\ap_CS_fsm_reg_n_3_[48] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[49] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[49]),
        .Q(\ap_CS_fsm_reg_n_3_[49] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[3] ),
        .Q(\ap_CS_fsm_reg_n_3_[4] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[50] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[50]),
        .Q(ap_CS_fsm_state51),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[51] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[51]),
        .Q(ap_CS_fsm_state52),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[52] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(LL_prefetch_A_BUS_m_axi_U_n_30),
        .Q(\ap_CS_fsm_reg_n_3_[52] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[53] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[52] ),
        .Q(\ap_CS_fsm_reg_n_3_[53] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[54] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[53] ),
        .Q(\ap_CS_fsm_reg_n_3_[54] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[55] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[54] ),
        .Q(\ap_CS_fsm_reg_n_3_[55] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[56] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[55] ),
        .Q(\ap_CS_fsm_reg_n_3_[56] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[57] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[56] ),
        .Q(\ap_CS_fsm_reg_n_3_[57] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[58] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[58]),
        .Q(ap_CS_fsm_state59),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[59] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[59]),
        .Q(ap_CS_fsm_state60),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[4] ),
        .Q(\ap_CS_fsm_reg_n_3_[5] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[60] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[60]),
        .Q(ap_CS_fsm_state61),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[61] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(LL_prefetch_A_BUS_m_axi_U_n_26),
        .Q(\ap_CS_fsm_reg_n_3_[61] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[62] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[61] ),
        .Q(\ap_CS_fsm_reg_n_3_[62] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[63] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[62] ),
        .Q(\ap_CS_fsm_reg_n_3_[63] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[64] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[63] ),
        .Q(\ap_CS_fsm_reg_n_3_[64] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[65] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[65]),
        .Q(ap_CS_fsm_state66),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[66] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[66]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[67] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[67]_i_1_n_3 ),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[68] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[68]),
        .Q(ap_CS_fsm_pp0_stage2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[69] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[69]),
        .Q(ap_CS_fsm_pp0_stage3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[5] ),
        .Q(\ap_CS_fsm_reg_n_3_[6] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[70] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[70]),
        .Q(ap_CS_fsm_pp0_stage4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[71] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[71]),
        .Q(ap_CS_fsm_pp0_stage5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[72] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(LL_prefetch_A_BUS_m_axi_U_n_19),
        .Q(\ap_CS_fsm_reg_n_3_[72] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[73] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[72] ),
        .Q(\ap_CS_fsm_reg_n_3_[73] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[74] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[73] ),
        .Q(\ap_CS_fsm_reg_n_3_[74] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[75] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[75]),
        .Q(ap_CS_fsm_pp0_stage9),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[76] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[76]),
        .Q(ap_CS_fsm_pp0_stage10),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[77] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[77]),
        .Q(ap_CS_fsm_pp0_stage11),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[78] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(LL_prefetch_A_BUS_m_axi_U_n_15),
        .Q(\ap_CS_fsm_reg_n_3_[78] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[79] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[78] ),
        .Q(\ap_CS_fsm_reg_n_3_[79] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[6] ),
        .Q(\ap_CS_fsm_reg_n_3_[7] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[80] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[79] ),
        .Q(ap_CS_fsm_pp0_stage14),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[81] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[81]),
        .Q(ap_CS_fsm_state93),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(LL_prefetch_A_BUS_m_axi_U_n_141),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(LL_prefetch_A_BUS_m_axi_U_n_140),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_590[0]_i_1 
       (.I0(\exitcond_flatten_reg_590_reg_n_3_[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_590_reg_n_3_[0] ),
        .O(\ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_590[0]_i_1_n_3 ));
  FDRE \ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_590_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_590[0]_i_1_n_3 ),
        .Q(\ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_590_reg_n_3_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ap_reg_ioackin_A_BUS_ARREADY_i_2
       (.I0(ap_CS_fsm_state43),
        .I1(ap_CS_fsm_state52),
        .I2(ap_reg_ioackin_A_BUS_ARREADY_i_4_n_3),
        .I3(ap_CS_fsm_state2),
        .I4(ap_CS_fsm_state12),
        .I5(ap_reg_ioackin_A_BUS_ARREADY_i_5_n_3),
        .O(ap_reg_ioackin_A_BUS_ARREADY_i_2_n_3));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ap_reg_ioackin_A_BUS_ARREADY_i_4
       (.I0(ap_CS_fsm_state28),
        .I1(ap_CS_fsm_state27),
        .O(ap_reg_ioackin_A_BUS_ARREADY_i_4_n_3));
  LUT4 #(
    .INIT(16'h00E0)) 
    ap_reg_ioackin_A_BUS_ARREADY_i_5
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ap_CS_fsm_pp0_stage11),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\exitcond_flatten_reg_590_reg_n_3_[0] ),
        .O(ap_reg_ioackin_A_BUS_ARREADY_i_5_n_3));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ap_reg_ioackin_A_BUS_ARREADY_i_7
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\exitcond_flatten_reg_590_reg_n_3_[0] ),
        .O(ap_reg_ioackin_A_BUS_ARREADY_i_7_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_reg_ioackin_A_BUS_ARREADY_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(LL_prefetch_A_BUS_m_axi_U_n_142),
        .Q(ap_reg_ioackin_A_BUS_ARREADY_reg_n_3),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_reg_ioackin_A_BUS_AWREADY_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(LL_prefetch_A_BUS_m_axi_U_n_143),
        .Q(ap_reg_ioackin_A_BUS_AWREADY_reg_n_3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFEFEFFFEFEFEFEFE)) 
    ap_reg_ioackin_A_BUS_WREADY_i_2
       (.I0(ap_CS_fsm_state61),
        .I1(ap_CS_fsm_state37),
        .I2(ap_CS_fsm_state21),
        .I3(ap_CS_fsm_pp0_stage5),
        .I4(\ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_590_reg_n_3_[0] ),
        .I5(ap_enable_reg_pp0_iter1),
        .O(ap_reg_ioackin_A_BUS_WREADY_i_2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_reg_ioackin_A_BUS_WREADY_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(LL_prefetch_A_BUS_m_axi_U_n_144),
        .Q(ap_reg_ioackin_A_BUS_WREADY_reg_n_3),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_LL_prefetch_buff buff_U
       (.D(buff_q0),
        .E(buff_U_n_131),
        .Q(buff_addr_2_reg_599),
        .WEA(buff_we0),
        .\a2_sum5_reg_614_reg[28] (a2_sum5_fu_435_p2),
        .\ap_CS_fsm_reg[76] ({ap_CS_fsm_pp0_stage10,ap_CS_fsm_pp0_stage0,ap_CS_fsm_state35,ap_CS_fsm_state11}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .buff_address01(buff_address01),
        .buff_address014_out(buff_address014_out),
        .buff_ce0(buff_ce0),
        .\buff_load_reg_609_reg[31] (buff_load_reg_609),
        .\cum_offs_1_reg_564_reg[24] (cum_offs_1_cast_fu_347_p1),
        .\cum_offs_reg_167_reg[24] ({\cum_offs_reg_167_reg_n_3_[24] ,\cum_offs_reg_167_reg_n_3_[23] ,\cum_offs_reg_167_reg_n_3_[22] ,\cum_offs_reg_167_reg_n_3_[21] ,\cum_offs_reg_167_reg_n_3_[20] ,\cum_offs_reg_167_reg_n_3_[19] ,\cum_offs_reg_167_reg_n_3_[18] ,\cum_offs_reg_167_reg_n_3_[17] ,\cum_offs_reg_167_reg_n_3_[16] ,\cum_offs_reg_167_reg_n_3_[15] ,\cum_offs_reg_167_reg_n_3_[14] ,\cum_offs_reg_167_reg_n_3_[13] ,\cum_offs_reg_167_reg_n_3_[12] ,\cum_offs_reg_167_reg_n_3_[11] ,\cum_offs_reg_167_reg_n_3_[10] ,\cum_offs_reg_167_reg_n_3_[9] ,\cum_offs_reg_167_reg_n_3_[8] ,\cum_offs_reg_167_reg_n_3_[7] ,\cum_offs_reg_167_reg_n_3_[6] ,\cum_offs_reg_167_reg_n_3_[5] ,\cum_offs_reg_167_reg_n_3_[4] ,\cum_offs_reg_167_reg_n_3_[3] ,\cum_offs_reg_167_reg_n_3_[2] ,\cum_offs_reg_167_reg_n_3_[1] ,\cum_offs_reg_167_reg_n_3_[0] }),
        .exitcond2_fu_273_p2(exitcond2_fu_273_p2),
        .\exitcond_flatten_reg_590_reg[0] (\exitcond_flatten_reg_590_reg_n_3_[0] ),
        .i1_mid2_fu_416_p3(i1_mid2_fu_416_p3),
        .\i1_reg_190_reg[8] ({\i1_reg_190_reg_n_3_[8] ,\i1_reg_190_reg_n_3_[7] ,\i1_reg_190_reg_n_3_[6] ,\i1_reg_190_reg_n_3_[5] ,\i1_reg_190_reg_n_3_[4] ,\i1_reg_190_reg_n_3_[3] ,\i1_reg_190_reg_n_3_[2] ,\i1_reg_190_reg_n_3_[1] ,\i1_reg_190_reg_n_3_[0] }),
        .\i_2_reg_604_reg[8] (i_2_reg_604),
        .\i_reg_146_reg[8] (i_reg_146),
        .indvar_flatten_phi_fu_183_p41(indvar_flatten_phi_fu_183_p41),
        .ram_reg(seq_skip_offs_fu_450_p2),
        .\reg_228_reg[15] (reg_228),
        .skip_cum_offs1_reg_157_reg(skip_cum_offs1_reg_157_reg),
        .\tmp_reg_495_reg[28] (tmp_reg_495));
  LUT2 #(
    .INIT(4'h2)) 
    \buff_addr_2_reg_599[8]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(exitcond_flatten_fu_398_p2),
        .O(\buff_addr_2_reg_599[8]_i_1_n_3 ));
  FDRE \buff_addr_2_reg_599_reg[0] 
       (.C(ap_clk),
        .CE(\buff_addr_2_reg_599[8]_i_1_n_3 ),
        .D(i1_mid2_fu_416_p3[0]),
        .Q(buff_addr_2_reg_599[0]),
        .R(1'b0));
  FDRE \buff_addr_2_reg_599_reg[1] 
       (.C(ap_clk),
        .CE(\buff_addr_2_reg_599[8]_i_1_n_3 ),
        .D(i1_mid2_fu_416_p3[1]),
        .Q(buff_addr_2_reg_599[1]),
        .R(1'b0));
  FDRE \buff_addr_2_reg_599_reg[2] 
       (.C(ap_clk),
        .CE(\buff_addr_2_reg_599[8]_i_1_n_3 ),
        .D(i1_mid2_fu_416_p3[2]),
        .Q(buff_addr_2_reg_599[2]),
        .R(1'b0));
  FDRE \buff_addr_2_reg_599_reg[3] 
       (.C(ap_clk),
        .CE(\buff_addr_2_reg_599[8]_i_1_n_3 ),
        .D(i1_mid2_fu_416_p3[3]),
        .Q(buff_addr_2_reg_599[3]),
        .R(1'b0));
  FDRE \buff_addr_2_reg_599_reg[4] 
       (.C(ap_clk),
        .CE(\buff_addr_2_reg_599[8]_i_1_n_3 ),
        .D(i1_mid2_fu_416_p3[4]),
        .Q(buff_addr_2_reg_599[4]),
        .R(1'b0));
  FDRE \buff_addr_2_reg_599_reg[5] 
       (.C(ap_clk),
        .CE(\buff_addr_2_reg_599[8]_i_1_n_3 ),
        .D(i1_mid2_fu_416_p3[5]),
        .Q(buff_addr_2_reg_599[5]),
        .R(1'b0));
  FDRE \buff_addr_2_reg_599_reg[6] 
       (.C(ap_clk),
        .CE(\buff_addr_2_reg_599[8]_i_1_n_3 ),
        .D(i1_mid2_fu_416_p3[6]),
        .Q(buff_addr_2_reg_599[6]),
        .R(1'b0));
  FDRE \buff_addr_2_reg_599_reg[7] 
       (.C(ap_clk),
        .CE(\buff_addr_2_reg_599[8]_i_1_n_3 ),
        .D(i1_mid2_fu_416_p3[7]),
        .Q(buff_addr_2_reg_599[7]),
        .R(1'b0));
  FDRE \buff_addr_2_reg_599_reg[8] 
       (.C(ap_clk),
        .CE(\buff_addr_2_reg_599[8]_i_1_n_3 ),
        .D(i1_mid2_fu_416_p3[8]),
        .Q(buff_addr_2_reg_599[8]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h20)) 
    \buff_load_reg_609[31]_i_1 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\exitcond_flatten_reg_590_reg_n_3_[0] ),
        .I2(ap_enable_reg_pp0_iter0),
        .O(buff_load_reg_6090));
  FDRE \buff_load_reg_609_reg[0] 
       (.C(ap_clk),
        .CE(buff_load_reg_6090),
        .D(buff_q0[0]),
        .Q(buff_load_reg_609[0]),
        .R(1'b0));
  FDRE \buff_load_reg_609_reg[10] 
       (.C(ap_clk),
        .CE(buff_load_reg_6090),
        .D(buff_q0[10]),
        .Q(buff_load_reg_609[10]),
        .R(1'b0));
  FDRE \buff_load_reg_609_reg[11] 
       (.C(ap_clk),
        .CE(buff_load_reg_6090),
        .D(buff_q0[11]),
        .Q(buff_load_reg_609[11]),
        .R(1'b0));
  FDRE \buff_load_reg_609_reg[12] 
       (.C(ap_clk),
        .CE(buff_load_reg_6090),
        .D(buff_q0[12]),
        .Q(buff_load_reg_609[12]),
        .R(1'b0));
  FDRE \buff_load_reg_609_reg[13] 
       (.C(ap_clk),
        .CE(buff_load_reg_6090),
        .D(buff_q0[13]),
        .Q(buff_load_reg_609[13]),
        .R(1'b0));
  FDRE \buff_load_reg_609_reg[14] 
       (.C(ap_clk),
        .CE(buff_load_reg_6090),
        .D(buff_q0[14]),
        .Q(buff_load_reg_609[14]),
        .R(1'b0));
  FDRE \buff_load_reg_609_reg[15] 
       (.C(ap_clk),
        .CE(buff_load_reg_6090),
        .D(buff_q0[15]),
        .Q(buff_load_reg_609[15]),
        .R(1'b0));
  FDRE \buff_load_reg_609_reg[16] 
       (.C(ap_clk),
        .CE(buff_load_reg_6090),
        .D(buff_q0[16]),
        .Q(buff_load_reg_609[16]),
        .R(1'b0));
  FDRE \buff_load_reg_609_reg[17] 
       (.C(ap_clk),
        .CE(buff_load_reg_6090),
        .D(buff_q0[17]),
        .Q(buff_load_reg_609[17]),
        .R(1'b0));
  FDRE \buff_load_reg_609_reg[18] 
       (.C(ap_clk),
        .CE(buff_load_reg_6090),
        .D(buff_q0[18]),
        .Q(buff_load_reg_609[18]),
        .R(1'b0));
  FDRE \buff_load_reg_609_reg[19] 
       (.C(ap_clk),
        .CE(buff_load_reg_6090),
        .D(buff_q0[19]),
        .Q(buff_load_reg_609[19]),
        .R(1'b0));
  FDRE \buff_load_reg_609_reg[1] 
       (.C(ap_clk),
        .CE(buff_load_reg_6090),
        .D(buff_q0[1]),
        .Q(buff_load_reg_609[1]),
        .R(1'b0));
  FDRE \buff_load_reg_609_reg[20] 
       (.C(ap_clk),
        .CE(buff_load_reg_6090),
        .D(buff_q0[20]),
        .Q(buff_load_reg_609[20]),
        .R(1'b0));
  FDRE \buff_load_reg_609_reg[21] 
       (.C(ap_clk),
        .CE(buff_load_reg_6090),
        .D(buff_q0[21]),
        .Q(buff_load_reg_609[21]),
        .R(1'b0));
  FDRE \buff_load_reg_609_reg[22] 
       (.C(ap_clk),
        .CE(buff_load_reg_6090),
        .D(buff_q0[22]),
        .Q(buff_load_reg_609[22]),
        .R(1'b0));
  FDRE \buff_load_reg_609_reg[23] 
       (.C(ap_clk),
        .CE(buff_load_reg_6090),
        .D(buff_q0[23]),
        .Q(buff_load_reg_609[23]),
        .R(1'b0));
  FDRE \buff_load_reg_609_reg[24] 
       (.C(ap_clk),
        .CE(buff_load_reg_6090),
        .D(buff_q0[24]),
        .Q(buff_load_reg_609[24]),
        .R(1'b0));
  FDRE \buff_load_reg_609_reg[25] 
       (.C(ap_clk),
        .CE(buff_load_reg_6090),
        .D(buff_q0[25]),
        .Q(buff_load_reg_609[25]),
        .R(1'b0));
  FDRE \buff_load_reg_609_reg[26] 
       (.C(ap_clk),
        .CE(buff_load_reg_6090),
        .D(buff_q0[26]),
        .Q(buff_load_reg_609[26]),
        .R(1'b0));
  FDRE \buff_load_reg_609_reg[27] 
       (.C(ap_clk),
        .CE(buff_load_reg_6090),
        .D(buff_q0[27]),
        .Q(buff_load_reg_609[27]),
        .R(1'b0));
  FDRE \buff_load_reg_609_reg[28] 
       (.C(ap_clk),
        .CE(buff_load_reg_6090),
        .D(buff_q0[28]),
        .Q(buff_load_reg_609[28]),
        .R(1'b0));
  FDRE \buff_load_reg_609_reg[29] 
       (.C(ap_clk),
        .CE(buff_load_reg_6090),
        .D(buff_q0[29]),
        .Q(buff_load_reg_609[29]),
        .R(1'b0));
  FDRE \buff_load_reg_609_reg[2] 
       (.C(ap_clk),
        .CE(buff_load_reg_6090),
        .D(buff_q0[2]),
        .Q(buff_load_reg_609[2]),
        .R(1'b0));
  FDRE \buff_load_reg_609_reg[30] 
       (.C(ap_clk),
        .CE(buff_load_reg_6090),
        .D(buff_q0[30]),
        .Q(buff_load_reg_609[30]),
        .R(1'b0));
  FDRE \buff_load_reg_609_reg[31] 
       (.C(ap_clk),
        .CE(buff_load_reg_6090),
        .D(buff_q0[31]),
        .Q(buff_load_reg_609[31]),
        .R(1'b0));
  FDRE \buff_load_reg_609_reg[3] 
       (.C(ap_clk),
        .CE(buff_load_reg_6090),
        .D(buff_q0[3]),
        .Q(buff_load_reg_609[3]),
        .R(1'b0));
  FDRE \buff_load_reg_609_reg[4] 
       (.C(ap_clk),
        .CE(buff_load_reg_6090),
        .D(buff_q0[4]),
        .Q(buff_load_reg_609[4]),
        .R(1'b0));
  FDRE \buff_load_reg_609_reg[5] 
       (.C(ap_clk),
        .CE(buff_load_reg_6090),
        .D(buff_q0[5]),
        .Q(buff_load_reg_609[5]),
        .R(1'b0));
  FDRE \buff_load_reg_609_reg[6] 
       (.C(ap_clk),
        .CE(buff_load_reg_6090),
        .D(buff_q0[6]),
        .Q(buff_load_reg_609[6]),
        .R(1'b0));
  FDRE \buff_load_reg_609_reg[7] 
       (.C(ap_clk),
        .CE(buff_load_reg_6090),
        .D(buff_q0[7]),
        .Q(buff_load_reg_609[7]),
        .R(1'b0));
  FDRE \buff_load_reg_609_reg[8] 
       (.C(ap_clk),
        .CE(buff_load_reg_6090),
        .D(buff_q0[8]),
        .Q(buff_load_reg_609[8]),
        .R(1'b0));
  FDRE \buff_load_reg_609_reg[9] 
       (.C(ap_clk),
        .CE(buff_load_reg_6090),
        .D(buff_q0[9]),
        .Q(buff_load_reg_609[9]),
        .R(1'b0));
  FDRE \cum_offs_1_reg_564_reg[0] 
       (.C(ap_clk),
        .CE(I_RREADY344_out),
        .D(cum_offs_1_cast_fu_347_p1[0]),
        .Q(cum_offs_1_reg_564[0]),
        .R(1'b0));
  FDRE \cum_offs_1_reg_564_reg[10] 
       (.C(ap_clk),
        .CE(I_RREADY344_out),
        .D(cum_offs_1_cast_fu_347_p1[10]),
        .Q(cum_offs_1_reg_564[10]),
        .R(1'b0));
  FDRE \cum_offs_1_reg_564_reg[11] 
       (.C(ap_clk),
        .CE(I_RREADY344_out),
        .D(cum_offs_1_cast_fu_347_p1[11]),
        .Q(cum_offs_1_reg_564[11]),
        .R(1'b0));
  FDRE \cum_offs_1_reg_564_reg[12] 
       (.C(ap_clk),
        .CE(I_RREADY344_out),
        .D(cum_offs_1_cast_fu_347_p1[12]),
        .Q(cum_offs_1_reg_564[12]),
        .R(1'b0));
  FDRE \cum_offs_1_reg_564_reg[13] 
       (.C(ap_clk),
        .CE(I_RREADY344_out),
        .D(cum_offs_1_cast_fu_347_p1[13]),
        .Q(cum_offs_1_reg_564[13]),
        .R(1'b0));
  FDRE \cum_offs_1_reg_564_reg[14] 
       (.C(ap_clk),
        .CE(I_RREADY344_out),
        .D(cum_offs_1_cast_fu_347_p1[14]),
        .Q(cum_offs_1_reg_564[14]),
        .R(1'b0));
  FDRE \cum_offs_1_reg_564_reg[15] 
       (.C(ap_clk),
        .CE(I_RREADY344_out),
        .D(cum_offs_1_cast_fu_347_p1[15]),
        .Q(cum_offs_1_reg_564[15]),
        .R(1'b0));
  FDRE \cum_offs_1_reg_564_reg[16] 
       (.C(ap_clk),
        .CE(I_RREADY344_out),
        .D(cum_offs_1_cast_fu_347_p1[16]),
        .Q(cum_offs_1_reg_564[16]),
        .R(1'b0));
  FDRE \cum_offs_1_reg_564_reg[17] 
       (.C(ap_clk),
        .CE(I_RREADY344_out),
        .D(cum_offs_1_cast_fu_347_p1[17]),
        .Q(cum_offs_1_reg_564[17]),
        .R(1'b0));
  FDRE \cum_offs_1_reg_564_reg[18] 
       (.C(ap_clk),
        .CE(I_RREADY344_out),
        .D(cum_offs_1_cast_fu_347_p1[18]),
        .Q(cum_offs_1_reg_564[18]),
        .R(1'b0));
  FDRE \cum_offs_1_reg_564_reg[19] 
       (.C(ap_clk),
        .CE(I_RREADY344_out),
        .D(cum_offs_1_cast_fu_347_p1[19]),
        .Q(cum_offs_1_reg_564[19]),
        .R(1'b0));
  FDRE \cum_offs_1_reg_564_reg[1] 
       (.C(ap_clk),
        .CE(I_RREADY344_out),
        .D(cum_offs_1_cast_fu_347_p1[1]),
        .Q(cum_offs_1_reg_564[1]),
        .R(1'b0));
  FDRE \cum_offs_1_reg_564_reg[20] 
       (.C(ap_clk),
        .CE(I_RREADY344_out),
        .D(cum_offs_1_cast_fu_347_p1[20]),
        .Q(cum_offs_1_reg_564[20]),
        .R(1'b0));
  FDRE \cum_offs_1_reg_564_reg[21] 
       (.C(ap_clk),
        .CE(I_RREADY344_out),
        .D(cum_offs_1_cast_fu_347_p1[21]),
        .Q(cum_offs_1_reg_564[21]),
        .R(1'b0));
  FDRE \cum_offs_1_reg_564_reg[22] 
       (.C(ap_clk),
        .CE(I_RREADY344_out),
        .D(cum_offs_1_cast_fu_347_p1[22]),
        .Q(cum_offs_1_reg_564[22]),
        .R(1'b0));
  FDRE \cum_offs_1_reg_564_reg[23] 
       (.C(ap_clk),
        .CE(I_RREADY344_out),
        .D(cum_offs_1_cast_fu_347_p1[23]),
        .Q(cum_offs_1_reg_564[23]),
        .R(1'b0));
  FDRE \cum_offs_1_reg_564_reg[24] 
       (.C(ap_clk),
        .CE(I_RREADY344_out),
        .D(cum_offs_1_cast_fu_347_p1[24]),
        .Q(cum_offs_1_reg_564[24]),
        .R(1'b0));
  FDRE \cum_offs_1_reg_564_reg[2] 
       (.C(ap_clk),
        .CE(I_RREADY344_out),
        .D(cum_offs_1_cast_fu_347_p1[2]),
        .Q(cum_offs_1_reg_564[2]),
        .R(1'b0));
  FDRE \cum_offs_1_reg_564_reg[3] 
       (.C(ap_clk),
        .CE(I_RREADY344_out),
        .D(cum_offs_1_cast_fu_347_p1[3]),
        .Q(cum_offs_1_reg_564[3]),
        .R(1'b0));
  FDRE \cum_offs_1_reg_564_reg[4] 
       (.C(ap_clk),
        .CE(I_RREADY344_out),
        .D(cum_offs_1_cast_fu_347_p1[4]),
        .Q(cum_offs_1_reg_564[4]),
        .R(1'b0));
  FDRE \cum_offs_1_reg_564_reg[5] 
       (.C(ap_clk),
        .CE(I_RREADY344_out),
        .D(cum_offs_1_cast_fu_347_p1[5]),
        .Q(cum_offs_1_reg_564[5]),
        .R(1'b0));
  FDRE \cum_offs_1_reg_564_reg[6] 
       (.C(ap_clk),
        .CE(I_RREADY344_out),
        .D(cum_offs_1_cast_fu_347_p1[6]),
        .Q(cum_offs_1_reg_564[6]),
        .R(1'b0));
  FDRE \cum_offs_1_reg_564_reg[7] 
       (.C(ap_clk),
        .CE(I_RREADY344_out),
        .D(cum_offs_1_cast_fu_347_p1[7]),
        .Q(cum_offs_1_reg_564[7]),
        .R(1'b0));
  FDRE \cum_offs_1_reg_564_reg[8] 
       (.C(ap_clk),
        .CE(I_RREADY344_out),
        .D(cum_offs_1_cast_fu_347_p1[8]),
        .Q(cum_offs_1_reg_564[8]),
        .R(1'b0));
  FDRE \cum_offs_1_reg_564_reg[9] 
       (.C(ap_clk),
        .CE(I_RREADY344_out),
        .D(cum_offs_1_cast_fu_347_p1[9]),
        .Q(cum_offs_1_reg_564[9]),
        .R(1'b0));
  FDRE \cum_offs_reg_167_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(cum_offs_1_reg_564[0]),
        .Q(\cum_offs_reg_167_reg_n_3_[0] ),
        .R(\i_reg_146[8]_i_1_n_3 ));
  FDRE \cum_offs_reg_167_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(cum_offs_1_reg_564[10]),
        .Q(\cum_offs_reg_167_reg_n_3_[10] ),
        .R(\i_reg_146[8]_i_1_n_3 ));
  FDRE \cum_offs_reg_167_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(cum_offs_1_reg_564[11]),
        .Q(\cum_offs_reg_167_reg_n_3_[11] ),
        .R(\i_reg_146[8]_i_1_n_3 ));
  FDRE \cum_offs_reg_167_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(cum_offs_1_reg_564[12]),
        .Q(\cum_offs_reg_167_reg_n_3_[12] ),
        .R(\i_reg_146[8]_i_1_n_3 ));
  FDRE \cum_offs_reg_167_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(cum_offs_1_reg_564[13]),
        .Q(\cum_offs_reg_167_reg_n_3_[13] ),
        .R(\i_reg_146[8]_i_1_n_3 ));
  FDRE \cum_offs_reg_167_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(cum_offs_1_reg_564[14]),
        .Q(\cum_offs_reg_167_reg_n_3_[14] ),
        .R(\i_reg_146[8]_i_1_n_3 ));
  FDRE \cum_offs_reg_167_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(cum_offs_1_reg_564[15]),
        .Q(\cum_offs_reg_167_reg_n_3_[15] ),
        .R(\i_reg_146[8]_i_1_n_3 ));
  FDRE \cum_offs_reg_167_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(cum_offs_1_reg_564[16]),
        .Q(\cum_offs_reg_167_reg_n_3_[16] ),
        .R(\i_reg_146[8]_i_1_n_3 ));
  FDRE \cum_offs_reg_167_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(cum_offs_1_reg_564[17]),
        .Q(\cum_offs_reg_167_reg_n_3_[17] ),
        .R(\i_reg_146[8]_i_1_n_3 ));
  FDRE \cum_offs_reg_167_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(cum_offs_1_reg_564[18]),
        .Q(\cum_offs_reg_167_reg_n_3_[18] ),
        .R(\i_reg_146[8]_i_1_n_3 ));
  FDRE \cum_offs_reg_167_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(cum_offs_1_reg_564[19]),
        .Q(\cum_offs_reg_167_reg_n_3_[19] ),
        .R(\i_reg_146[8]_i_1_n_3 ));
  FDRE \cum_offs_reg_167_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(cum_offs_1_reg_564[1]),
        .Q(\cum_offs_reg_167_reg_n_3_[1] ),
        .R(\i_reg_146[8]_i_1_n_3 ));
  FDRE \cum_offs_reg_167_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(cum_offs_1_reg_564[20]),
        .Q(\cum_offs_reg_167_reg_n_3_[20] ),
        .R(\i_reg_146[8]_i_1_n_3 ));
  FDRE \cum_offs_reg_167_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(cum_offs_1_reg_564[21]),
        .Q(\cum_offs_reg_167_reg_n_3_[21] ),
        .R(\i_reg_146[8]_i_1_n_3 ));
  FDRE \cum_offs_reg_167_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(cum_offs_1_reg_564[22]),
        .Q(\cum_offs_reg_167_reg_n_3_[22] ),
        .R(\i_reg_146[8]_i_1_n_3 ));
  FDRE \cum_offs_reg_167_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(cum_offs_1_reg_564[23]),
        .Q(\cum_offs_reg_167_reg_n_3_[23] ),
        .R(\i_reg_146[8]_i_1_n_3 ));
  FDRE \cum_offs_reg_167_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(cum_offs_1_reg_564[24]),
        .Q(\cum_offs_reg_167_reg_n_3_[24] ),
        .R(\i_reg_146[8]_i_1_n_3 ));
  FDRE \cum_offs_reg_167_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(cum_offs_1_reg_564[2]),
        .Q(\cum_offs_reg_167_reg_n_3_[2] ),
        .R(\i_reg_146[8]_i_1_n_3 ));
  FDRE \cum_offs_reg_167_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(cum_offs_1_reg_564[3]),
        .Q(\cum_offs_reg_167_reg_n_3_[3] ),
        .R(\i_reg_146[8]_i_1_n_3 ));
  FDRE \cum_offs_reg_167_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(cum_offs_1_reg_564[4]),
        .Q(\cum_offs_reg_167_reg_n_3_[4] ),
        .R(\i_reg_146[8]_i_1_n_3 ));
  FDRE \cum_offs_reg_167_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(cum_offs_1_reg_564[5]),
        .Q(\cum_offs_reg_167_reg_n_3_[5] ),
        .R(\i_reg_146[8]_i_1_n_3 ));
  FDRE \cum_offs_reg_167_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(cum_offs_1_reg_564[6]),
        .Q(\cum_offs_reg_167_reg_n_3_[6] ),
        .R(\i_reg_146[8]_i_1_n_3 ));
  FDRE \cum_offs_reg_167_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(cum_offs_1_reg_564[7]),
        .Q(\cum_offs_reg_167_reg_n_3_[7] ),
        .R(\i_reg_146[8]_i_1_n_3 ));
  FDRE \cum_offs_reg_167_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(cum_offs_1_reg_564[8]),
        .Q(\cum_offs_reg_167_reg_n_3_[8] ),
        .R(\i_reg_146[8]_i_1_n_3 ));
  FDRE \cum_offs_reg_167_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(cum_offs_1_reg_564[9]),
        .Q(\cum_offs_reg_167_reg_n_3_[9] ),
        .R(\i_reg_146[8]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \exitcond_flatten_reg_590[0]_i_1 
       (.I0(exitcond_flatten_fu_398_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\exitcond_flatten_reg_590_reg_n_3_[0] ),
        .O(\exitcond_flatten_reg_590[0]_i_1_n_3 ));
  FDRE \exitcond_flatten_reg_590_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_flatten_reg_590[0]_i_1_n_3 ),
        .Q(\exitcond_flatten_reg_590_reg_n_3_[0] ),
        .R(1'b0));
  FDSE \i1_reg_190_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten_phi_fu_183_p41),
        .D(i_2_reg_604[0]),
        .Q(\i1_reg_190_reg_n_3_[0] ),
        .S(LL_prefetch_A_BUS_m_axi_U_n_145));
  FDRE \i1_reg_190_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten_phi_fu_183_p41),
        .D(i_2_reg_604[1]),
        .Q(\i1_reg_190_reg_n_3_[1] ),
        .R(LL_prefetch_A_BUS_m_axi_U_n_145));
  FDRE \i1_reg_190_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten_phi_fu_183_p41),
        .D(i_2_reg_604[2]),
        .Q(\i1_reg_190_reg_n_3_[2] ),
        .R(LL_prefetch_A_BUS_m_axi_U_n_145));
  FDSE \i1_reg_190_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten_phi_fu_183_p41),
        .D(i_2_reg_604[3]),
        .Q(\i1_reg_190_reg_n_3_[3] ),
        .S(LL_prefetch_A_BUS_m_axi_U_n_145));
  FDSE \i1_reg_190_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten_phi_fu_183_p41),
        .D(i_2_reg_604[4]),
        .Q(\i1_reg_190_reg_n_3_[4] ),
        .S(LL_prefetch_A_BUS_m_axi_U_n_145));
  FDRE \i1_reg_190_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten_phi_fu_183_p41),
        .D(i_2_reg_604[5]),
        .Q(\i1_reg_190_reg_n_3_[5] ),
        .R(LL_prefetch_A_BUS_m_axi_U_n_145));
  FDRE \i1_reg_190_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten_phi_fu_183_p41),
        .D(i_2_reg_604[6]),
        .Q(\i1_reg_190_reg_n_3_[6] ),
        .R(LL_prefetch_A_BUS_m_axi_U_n_145));
  FDRE \i1_reg_190_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten_phi_fu_183_p41),
        .D(i_2_reg_604[7]),
        .Q(\i1_reg_190_reg_n_3_[7] ),
        .R(LL_prefetch_A_BUS_m_axi_U_n_145));
  FDRE \i1_reg_190_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten_phi_fu_183_p41),
        .D(i_2_reg_604[8]),
        .Q(\i1_reg_190_reg_n_3_[8] ),
        .R(LL_prefetch_A_BUS_m_axi_U_n_145));
  LUT1 #(
    .INIT(2'h1)) 
    \i_1_reg_537[0]_i_1 
       (.I0(i_reg_146[0]),
        .O(i_1_fu_293_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_1_reg_537[1]_i_1 
       (.I0(i_reg_146[0]),
        .I1(i_reg_146[1]),
        .O(i_1_fu_293_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_1_reg_537[2]_i_1 
       (.I0(i_reg_146[0]),
        .I1(i_reg_146[1]),
        .I2(i_reg_146[2]),
        .O(i_1_fu_293_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_1_reg_537[3]_i_1 
       (.I0(i_reg_146[1]),
        .I1(i_reg_146[0]),
        .I2(i_reg_146[2]),
        .I3(i_reg_146[3]),
        .O(i_1_fu_293_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_1_reg_537[4]_i_1 
       (.I0(i_reg_146[2]),
        .I1(i_reg_146[0]),
        .I2(i_reg_146[1]),
        .I3(i_reg_146[3]),
        .I4(i_reg_146[4]),
        .O(i_1_fu_293_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_1_reg_537[5]_i_1 
       (.I0(i_reg_146[3]),
        .I1(i_reg_146[1]),
        .I2(i_reg_146[0]),
        .I3(i_reg_146[2]),
        .I4(i_reg_146[4]),
        .I5(i_reg_146[5]),
        .O(i_1_fu_293_p2[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \i_1_reg_537[6]_i_1 
       (.I0(\i_1_reg_537[8]_i_3_n_3 ),
        .I1(i_reg_146[6]),
        .O(i_1_fu_293_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_1_reg_537[7]_i_1 
       (.I0(\i_1_reg_537[8]_i_3_n_3 ),
        .I1(i_reg_146[6]),
        .I2(i_reg_146[7]),
        .O(i_1_fu_293_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_1_reg_537[8]_i_2 
       (.I0(i_reg_146[6]),
        .I1(\i_1_reg_537[8]_i_3_n_3 ),
        .I2(i_reg_146[7]),
        .I3(i_reg_146[8]),
        .O(i_1_fu_293_p2[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \i_1_reg_537[8]_i_3 
       (.I0(i_reg_146[5]),
        .I1(i_reg_146[3]),
        .I2(i_reg_146[1]),
        .I3(i_reg_146[0]),
        .I4(i_reg_146[2]),
        .I5(i_reg_146[4]),
        .O(\i_1_reg_537[8]_i_3_n_3 ));
  FDRE \i_1_reg_537_reg[0] 
       (.C(ap_clk),
        .CE(buff_U_n_131),
        .D(i_1_fu_293_p2[0]),
        .Q(i_1_reg_537[0]),
        .R(1'b0));
  FDRE \i_1_reg_537_reg[1] 
       (.C(ap_clk),
        .CE(buff_U_n_131),
        .D(i_1_fu_293_p2[1]),
        .Q(i_1_reg_537[1]),
        .R(1'b0));
  FDRE \i_1_reg_537_reg[2] 
       (.C(ap_clk),
        .CE(buff_U_n_131),
        .D(i_1_fu_293_p2[2]),
        .Q(i_1_reg_537[2]),
        .R(1'b0));
  FDRE \i_1_reg_537_reg[3] 
       (.C(ap_clk),
        .CE(buff_U_n_131),
        .D(i_1_fu_293_p2[3]),
        .Q(i_1_reg_537[3]),
        .R(1'b0));
  FDRE \i_1_reg_537_reg[4] 
       (.C(ap_clk),
        .CE(buff_U_n_131),
        .D(i_1_fu_293_p2[4]),
        .Q(i_1_reg_537[4]),
        .R(1'b0));
  FDRE \i_1_reg_537_reg[5] 
       (.C(ap_clk),
        .CE(buff_U_n_131),
        .D(i_1_fu_293_p2[5]),
        .Q(i_1_reg_537[5]),
        .R(1'b0));
  FDRE \i_1_reg_537_reg[6] 
       (.C(ap_clk),
        .CE(buff_U_n_131),
        .D(i_1_fu_293_p2[6]),
        .Q(i_1_reg_537[6]),
        .R(1'b0));
  FDRE \i_1_reg_537_reg[7] 
       (.C(ap_clk),
        .CE(buff_U_n_131),
        .D(i_1_fu_293_p2[7]),
        .Q(i_1_reg_537[7]),
        .R(1'b0));
  FDRE \i_1_reg_537_reg[8] 
       (.C(ap_clk),
        .CE(buff_U_n_131),
        .D(i_1_fu_293_p2[8]),
        .Q(i_1_reg_537[8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_2_reg_604[0]_i_1 
       (.I0(i1_mid2_fu_416_p3[0]),
        .O(i_2_fu_429_p2[0]));
  LUT6 #(
    .INIT(64'h5555A6AA5955AAAA)) 
    \i_2_reg_604[1]_i_1 
       (.I0(i1_mid2_fu_416_p3[0]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\exitcond_flatten_reg_590_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\i1_reg_190_reg_n_3_[1] ),
        .I5(i_2_reg_604[1]),
        .O(i_2_fu_429_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT5 #(
    .INIT(32'h775F88A0)) 
    \i_2_reg_604[2]_i_1 
       (.I0(i1_mid2_fu_416_p3[0]),
        .I1(i_2_reg_604[1]),
        .I2(\i1_reg_190_reg_n_3_[1] ),
        .I3(indvar_flatten_phi_fu_183_p41),
        .I4(i1_mid2_fu_416_p3[2]),
        .O(i_2_fu_429_p2[2]));
  LUT6 #(
    .INIT(64'h7F7F77FF80808800)) 
    \i_2_reg_604[3]_i_1 
       (.I0(i1_mid2_fu_416_p3[2]),
        .I1(i1_mid2_fu_416_p3[0]),
        .I2(i_2_reg_604[1]),
        .I3(\i1_reg_190_reg_n_3_[1] ),
        .I4(indvar_flatten_phi_fu_183_p41),
        .I5(i1_mid2_fu_416_p3[3]),
        .O(i_2_fu_429_p2[3]));
  LUT6 #(
    .INIT(64'h5555A6AA5955AAAA)) 
    \i_2_reg_604[4]_i_1 
       (.I0(\i_2_reg_604[8]_i_3_n_3 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\exitcond_flatten_reg_590_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\i1_reg_190_reg_n_3_[4] ),
        .I5(i_2_reg_604[4]),
        .O(i_2_fu_429_p2[4]));
  LUT5 #(
    .INIT(32'h775F88A0)) 
    \i_2_reg_604[5]_i_1 
       (.I0(\i_2_reg_604[8]_i_3_n_3 ),
        .I1(i_2_reg_604[4]),
        .I2(\i1_reg_190_reg_n_3_[4] ),
        .I3(indvar_flatten_phi_fu_183_p41),
        .I4(i1_mid2_fu_416_p3[5]),
        .O(i_2_fu_429_p2[5]));
  LUT6 #(
    .INIT(64'h1BFFFFFFE4000000)) 
    \i_2_reg_604[6]_i_1 
       (.I0(indvar_flatten_phi_fu_183_p41),
        .I1(\i1_reg_190_reg_n_3_[4] ),
        .I2(i_2_reg_604[4]),
        .I3(\i_2_reg_604[8]_i_3_n_3 ),
        .I4(i1_mid2_fu_416_p3[5]),
        .I5(i1_mid2_fu_416_p3[6]),
        .O(i_2_fu_429_p2[6]));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_2_reg_604[7]_i_1 
       (.I0(i1_mid2_fu_416_p3[5]),
        .I1(\i_2_reg_604[8]_i_3_n_3 ),
        .I2(i1_mid2_fu_416_p3[4]),
        .I3(i1_mid2_fu_416_p3[6]),
        .I4(i1_mid2_fu_416_p3[7]),
        .O(i_2_fu_429_p2[7]));
  LUT3 #(
    .INIT(8'h08)) 
    \i_2_reg_604[8]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(exitcond_flatten_fu_398_p2),
        .O(\i_2_reg_604[8]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_2_reg_604[8]_i_2 
       (.I0(i1_mid2_fu_416_p3[6]),
        .I1(i1_mid2_fu_416_p3[4]),
        .I2(\i_2_reg_604[8]_i_3_n_3 ),
        .I3(i1_mid2_fu_416_p3[5]),
        .I4(i1_mid2_fu_416_p3[7]),
        .I5(i1_mid2_fu_416_p3[8]),
        .O(i_2_fu_429_p2[8]));
  LUT6 #(
    .INIT(64'hA820000000000000)) 
    \i_2_reg_604[8]_i_3 
       (.I0(i1_mid2_fu_416_p3[3]),
        .I1(indvar_flatten_phi_fu_183_p41),
        .I2(\i1_reg_190_reg_n_3_[1] ),
        .I3(i_2_reg_604[1]),
        .I4(i1_mid2_fu_416_p3[0]),
        .I5(i1_mid2_fu_416_p3[2]),
        .O(\i_2_reg_604[8]_i_3_n_3 ));
  FDRE \i_2_reg_604_reg[0] 
       (.C(ap_clk),
        .CE(\i_2_reg_604[8]_i_1_n_3 ),
        .D(i_2_fu_429_p2[0]),
        .Q(i_2_reg_604[0]),
        .R(1'b0));
  FDRE \i_2_reg_604_reg[1] 
       (.C(ap_clk),
        .CE(\i_2_reg_604[8]_i_1_n_3 ),
        .D(i_2_fu_429_p2[1]),
        .Q(i_2_reg_604[1]),
        .R(1'b0));
  FDRE \i_2_reg_604_reg[2] 
       (.C(ap_clk),
        .CE(\i_2_reg_604[8]_i_1_n_3 ),
        .D(i_2_fu_429_p2[2]),
        .Q(i_2_reg_604[2]),
        .R(1'b0));
  FDRE \i_2_reg_604_reg[3] 
       (.C(ap_clk),
        .CE(\i_2_reg_604[8]_i_1_n_3 ),
        .D(i_2_fu_429_p2[3]),
        .Q(i_2_reg_604[3]),
        .R(1'b0));
  FDRE \i_2_reg_604_reg[4] 
       (.C(ap_clk),
        .CE(\i_2_reg_604[8]_i_1_n_3 ),
        .D(i_2_fu_429_p2[4]),
        .Q(i_2_reg_604[4]),
        .R(1'b0));
  FDRE \i_2_reg_604_reg[5] 
       (.C(ap_clk),
        .CE(\i_2_reg_604[8]_i_1_n_3 ),
        .D(i_2_fu_429_p2[5]),
        .Q(i_2_reg_604[5]),
        .R(1'b0));
  FDRE \i_2_reg_604_reg[6] 
       (.C(ap_clk),
        .CE(\i_2_reg_604[8]_i_1_n_3 ),
        .D(i_2_fu_429_p2[6]),
        .Q(i_2_reg_604[6]),
        .R(1'b0));
  FDRE \i_2_reg_604_reg[7] 
       (.C(ap_clk),
        .CE(\i_2_reg_604[8]_i_1_n_3 ),
        .D(i_2_fu_429_p2[7]),
        .Q(i_2_reg_604[7]),
        .R(1'b0));
  FDRE \i_2_reg_604_reg[8] 
       (.C(ap_clk),
        .CE(\i_2_reg_604[8]_i_1_n_3 ),
        .D(i_2_fu_429_p2[8]),
        .Q(i_2_reg_604[8]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \i_reg_146[8]_i_1 
       (.I0(ap_CS_fsm_state10),
        .I1(ap_CS_fsm_state51),
        .O(\i_reg_146[8]_i_1_n_3 ));
  FDSE \i_reg_146_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(i_1_reg_537[0]),
        .Q(i_reg_146[0]),
        .S(\i_reg_146[8]_i_1_n_3 ));
  FDRE \i_reg_146_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(i_1_reg_537[1]),
        .Q(i_reg_146[1]),
        .R(\i_reg_146[8]_i_1_n_3 ));
  FDRE \i_reg_146_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(i_1_reg_537[2]),
        .Q(i_reg_146[2]),
        .R(\i_reg_146[8]_i_1_n_3 ));
  FDRE \i_reg_146_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(i_1_reg_537[3]),
        .Q(i_reg_146[3]),
        .R(\i_reg_146[8]_i_1_n_3 ));
  FDRE \i_reg_146_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(i_1_reg_537[4]),
        .Q(i_reg_146[4]),
        .R(\i_reg_146[8]_i_1_n_3 ));
  FDRE \i_reg_146_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(i_1_reg_537[5]),
        .Q(i_reg_146[5]),
        .R(\i_reg_146[8]_i_1_n_3 ));
  FDRE \i_reg_146_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(i_1_reg_537[6]),
        .Q(i_reg_146[6]),
        .R(\i_reg_146[8]_i_1_n_3 ));
  FDRE \i_reg_146_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(i_1_reg_537[7]),
        .Q(i_reg_146[7]),
        .R(\i_reg_146[8]_i_1_n_3 ));
  FDRE \i_reg_146_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(i_1_reg_537[8]),
        .Q(i_reg_146[8]),
        .R(\i_reg_146[8]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \indvar_flatten_next_reg_594[0]_i_3 
       (.I0(indvar_flatten_next_reg_594_reg[3]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\exitcond_flatten_reg_590_reg_n_3_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(indvar_flatten_reg_179[3]),
        .O(\indvar_flatten_next_reg_594[0]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \indvar_flatten_next_reg_594[0]_i_4 
       (.I0(indvar_flatten_next_reg_594_reg[2]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\exitcond_flatten_reg_590_reg_n_3_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(indvar_flatten_reg_179[2]),
        .O(\indvar_flatten_next_reg_594[0]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \indvar_flatten_next_reg_594[0]_i_5 
       (.I0(indvar_flatten_next_reg_594_reg[1]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\exitcond_flatten_reg_590_reg_n_3_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(indvar_flatten_reg_179[1]),
        .O(\indvar_flatten_next_reg_594[0]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h51555D55)) 
    \indvar_flatten_next_reg_594[0]_i_6 
       (.I0(indvar_flatten_reg_179[0]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\exitcond_flatten_reg_590_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(indvar_flatten_next_reg_594_reg[0]),
        .O(\indvar_flatten_next_reg_594[0]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \indvar_flatten_next_reg_594[12]_i_2 
       (.I0(indvar_flatten_next_reg_594_reg[13]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\exitcond_flatten_reg_590_reg_n_3_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(indvar_flatten_reg_179[13]),
        .O(\indvar_flatten_next_reg_594[12]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \indvar_flatten_next_reg_594[12]_i_3 
       (.I0(indvar_flatten_next_reg_594_reg[12]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\exitcond_flatten_reg_590_reg_n_3_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(indvar_flatten_reg_179[12]),
        .O(\indvar_flatten_next_reg_594[12]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \indvar_flatten_next_reg_594[4]_i_2 
       (.I0(indvar_flatten_next_reg_594_reg[7]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\exitcond_flatten_reg_590_reg_n_3_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(indvar_flatten_reg_179[7]),
        .O(\indvar_flatten_next_reg_594[4]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \indvar_flatten_next_reg_594[4]_i_3 
       (.I0(indvar_flatten_next_reg_594_reg[6]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\exitcond_flatten_reg_590_reg_n_3_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(indvar_flatten_reg_179[6]),
        .O(\indvar_flatten_next_reg_594[4]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \indvar_flatten_next_reg_594[4]_i_4 
       (.I0(indvar_flatten_next_reg_594_reg[5]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\exitcond_flatten_reg_590_reg_n_3_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(indvar_flatten_reg_179[5]),
        .O(\indvar_flatten_next_reg_594[4]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \indvar_flatten_next_reg_594[4]_i_5 
       (.I0(indvar_flatten_next_reg_594_reg[4]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\exitcond_flatten_reg_590_reg_n_3_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(indvar_flatten_reg_179[4]),
        .O(\indvar_flatten_next_reg_594[4]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \indvar_flatten_next_reg_594[8]_i_2 
       (.I0(indvar_flatten_next_reg_594_reg[11]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\exitcond_flatten_reg_590_reg_n_3_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(indvar_flatten_reg_179[11]),
        .O(\indvar_flatten_next_reg_594[8]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \indvar_flatten_next_reg_594[8]_i_3 
       (.I0(indvar_flatten_next_reg_594_reg[10]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\exitcond_flatten_reg_590_reg_n_3_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(indvar_flatten_reg_179[10]),
        .O(\indvar_flatten_next_reg_594[8]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \indvar_flatten_next_reg_594[8]_i_4 
       (.I0(indvar_flatten_next_reg_594_reg[9]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\exitcond_flatten_reg_590_reg_n_3_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(indvar_flatten_reg_179[9]),
        .O(\indvar_flatten_next_reg_594[8]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \indvar_flatten_next_reg_594[8]_i_5 
       (.I0(indvar_flatten_next_reg_594_reg[8]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\exitcond_flatten_reg_590_reg_n_3_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(indvar_flatten_reg_179[8]),
        .O(\indvar_flatten_next_reg_594[8]_i_5_n_3 ));
  FDRE \indvar_flatten_next_reg_594_reg[0] 
       (.C(ap_clk),
        .CE(buff_address01),
        .D(\indvar_flatten_next_reg_594_reg[0]_i_2_n_10 ),
        .Q(indvar_flatten_next_reg_594_reg[0]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \indvar_flatten_next_reg_594_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\indvar_flatten_next_reg_594_reg[0]_i_2_n_3 ,\indvar_flatten_next_reg_594_reg[0]_i_2_n_4 ,\indvar_flatten_next_reg_594_reg[0]_i_2_n_5 ,\indvar_flatten_next_reg_594_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\indvar_flatten_next_reg_594_reg[0]_i_2_n_7 ,\indvar_flatten_next_reg_594_reg[0]_i_2_n_8 ,\indvar_flatten_next_reg_594_reg[0]_i_2_n_9 ,\indvar_flatten_next_reg_594_reg[0]_i_2_n_10 }),
        .S({\indvar_flatten_next_reg_594[0]_i_3_n_3 ,\indvar_flatten_next_reg_594[0]_i_4_n_3 ,\indvar_flatten_next_reg_594[0]_i_5_n_3 ,\indvar_flatten_next_reg_594[0]_i_6_n_3 }));
  FDRE \indvar_flatten_next_reg_594_reg[10] 
       (.C(ap_clk),
        .CE(buff_address01),
        .D(\indvar_flatten_next_reg_594_reg[8]_i_1_n_8 ),
        .Q(indvar_flatten_next_reg_594_reg[10]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_594_reg[11] 
       (.C(ap_clk),
        .CE(buff_address01),
        .D(\indvar_flatten_next_reg_594_reg[8]_i_1_n_7 ),
        .Q(indvar_flatten_next_reg_594_reg[11]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_594_reg[12] 
       (.C(ap_clk),
        .CE(buff_address01),
        .D(\indvar_flatten_next_reg_594_reg[12]_i_1_n_10 ),
        .Q(indvar_flatten_next_reg_594_reg[12]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \indvar_flatten_next_reg_594_reg[12]_i_1 
       (.CI(\indvar_flatten_next_reg_594_reg[8]_i_1_n_3 ),
        .CO({\NLW_indvar_flatten_next_reg_594_reg[12]_i_1_CO_UNCONNECTED [3:1],\indvar_flatten_next_reg_594_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_indvar_flatten_next_reg_594_reg[12]_i_1_O_UNCONNECTED [3:2],\indvar_flatten_next_reg_594_reg[12]_i_1_n_9 ,\indvar_flatten_next_reg_594_reg[12]_i_1_n_10 }),
        .S({1'b0,1'b0,\indvar_flatten_next_reg_594[12]_i_2_n_3 ,\indvar_flatten_next_reg_594[12]_i_3_n_3 }));
  FDRE \indvar_flatten_next_reg_594_reg[13] 
       (.C(ap_clk),
        .CE(buff_address01),
        .D(\indvar_flatten_next_reg_594_reg[12]_i_1_n_9 ),
        .Q(indvar_flatten_next_reg_594_reg[13]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_594_reg[1] 
       (.C(ap_clk),
        .CE(buff_address01),
        .D(\indvar_flatten_next_reg_594_reg[0]_i_2_n_9 ),
        .Q(indvar_flatten_next_reg_594_reg[1]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_594_reg[2] 
       (.C(ap_clk),
        .CE(buff_address01),
        .D(\indvar_flatten_next_reg_594_reg[0]_i_2_n_8 ),
        .Q(indvar_flatten_next_reg_594_reg[2]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_594_reg[3] 
       (.C(ap_clk),
        .CE(buff_address01),
        .D(\indvar_flatten_next_reg_594_reg[0]_i_2_n_7 ),
        .Q(indvar_flatten_next_reg_594_reg[3]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_594_reg[4] 
       (.C(ap_clk),
        .CE(buff_address01),
        .D(\indvar_flatten_next_reg_594_reg[4]_i_1_n_10 ),
        .Q(indvar_flatten_next_reg_594_reg[4]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \indvar_flatten_next_reg_594_reg[4]_i_1 
       (.CI(\indvar_flatten_next_reg_594_reg[0]_i_2_n_3 ),
        .CO({\indvar_flatten_next_reg_594_reg[4]_i_1_n_3 ,\indvar_flatten_next_reg_594_reg[4]_i_1_n_4 ,\indvar_flatten_next_reg_594_reg[4]_i_1_n_5 ,\indvar_flatten_next_reg_594_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_next_reg_594_reg[4]_i_1_n_7 ,\indvar_flatten_next_reg_594_reg[4]_i_1_n_8 ,\indvar_flatten_next_reg_594_reg[4]_i_1_n_9 ,\indvar_flatten_next_reg_594_reg[4]_i_1_n_10 }),
        .S({\indvar_flatten_next_reg_594[4]_i_2_n_3 ,\indvar_flatten_next_reg_594[4]_i_3_n_3 ,\indvar_flatten_next_reg_594[4]_i_4_n_3 ,\indvar_flatten_next_reg_594[4]_i_5_n_3 }));
  FDRE \indvar_flatten_next_reg_594_reg[5] 
       (.C(ap_clk),
        .CE(buff_address01),
        .D(\indvar_flatten_next_reg_594_reg[4]_i_1_n_9 ),
        .Q(indvar_flatten_next_reg_594_reg[5]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_594_reg[6] 
       (.C(ap_clk),
        .CE(buff_address01),
        .D(\indvar_flatten_next_reg_594_reg[4]_i_1_n_8 ),
        .Q(indvar_flatten_next_reg_594_reg[6]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_594_reg[7] 
       (.C(ap_clk),
        .CE(buff_address01),
        .D(\indvar_flatten_next_reg_594_reg[4]_i_1_n_7 ),
        .Q(indvar_flatten_next_reg_594_reg[7]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_594_reg[8] 
       (.C(ap_clk),
        .CE(buff_address01),
        .D(\indvar_flatten_next_reg_594_reg[8]_i_1_n_10 ),
        .Q(indvar_flatten_next_reg_594_reg[8]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \indvar_flatten_next_reg_594_reg[8]_i_1 
       (.CI(\indvar_flatten_next_reg_594_reg[4]_i_1_n_3 ),
        .CO({\indvar_flatten_next_reg_594_reg[8]_i_1_n_3 ,\indvar_flatten_next_reg_594_reg[8]_i_1_n_4 ,\indvar_flatten_next_reg_594_reg[8]_i_1_n_5 ,\indvar_flatten_next_reg_594_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_next_reg_594_reg[8]_i_1_n_7 ,\indvar_flatten_next_reg_594_reg[8]_i_1_n_8 ,\indvar_flatten_next_reg_594_reg[8]_i_1_n_9 ,\indvar_flatten_next_reg_594_reg[8]_i_1_n_10 }),
        .S({\indvar_flatten_next_reg_594[8]_i_2_n_3 ,\indvar_flatten_next_reg_594[8]_i_3_n_3 ,\indvar_flatten_next_reg_594[8]_i_4_n_3 ,\indvar_flatten_next_reg_594[8]_i_5_n_3 }));
  FDRE \indvar_flatten_next_reg_594_reg[9] 
       (.C(ap_clk),
        .CE(buff_address01),
        .D(\indvar_flatten_next_reg_594_reg[8]_i_1_n_9 ),
        .Q(indvar_flatten_next_reg_594_reg[9]),
        .R(1'b0));
  FDRE \indvar_flatten_reg_179_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten_phi_fu_183_p41),
        .D(indvar_flatten_next_reg_594_reg[0]),
        .Q(indvar_flatten_reg_179[0]),
        .R(LL_prefetch_A_BUS_m_axi_U_n_145));
  FDRE \indvar_flatten_reg_179_reg[10] 
       (.C(ap_clk),
        .CE(indvar_flatten_phi_fu_183_p41),
        .D(indvar_flatten_next_reg_594_reg[10]),
        .Q(indvar_flatten_reg_179[10]),
        .R(LL_prefetch_A_BUS_m_axi_U_n_145));
  FDRE \indvar_flatten_reg_179_reg[11] 
       (.C(ap_clk),
        .CE(indvar_flatten_phi_fu_183_p41),
        .D(indvar_flatten_next_reg_594_reg[11]),
        .Q(indvar_flatten_reg_179[11]),
        .R(LL_prefetch_A_BUS_m_axi_U_n_145));
  FDRE \indvar_flatten_reg_179_reg[12] 
       (.C(ap_clk),
        .CE(indvar_flatten_phi_fu_183_p41),
        .D(indvar_flatten_next_reg_594_reg[12]),
        .Q(indvar_flatten_reg_179[12]),
        .R(LL_prefetch_A_BUS_m_axi_U_n_145));
  FDRE \indvar_flatten_reg_179_reg[13] 
       (.C(ap_clk),
        .CE(indvar_flatten_phi_fu_183_p41),
        .D(indvar_flatten_next_reg_594_reg[13]),
        .Q(indvar_flatten_reg_179[13]),
        .R(LL_prefetch_A_BUS_m_axi_U_n_145));
  FDRE \indvar_flatten_reg_179_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten_phi_fu_183_p41),
        .D(indvar_flatten_next_reg_594_reg[1]),
        .Q(indvar_flatten_reg_179[1]),
        .R(LL_prefetch_A_BUS_m_axi_U_n_145));
  FDRE \indvar_flatten_reg_179_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten_phi_fu_183_p41),
        .D(indvar_flatten_next_reg_594_reg[2]),
        .Q(indvar_flatten_reg_179[2]),
        .R(LL_prefetch_A_BUS_m_axi_U_n_145));
  FDRE \indvar_flatten_reg_179_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten_phi_fu_183_p41),
        .D(indvar_flatten_next_reg_594_reg[3]),
        .Q(indvar_flatten_reg_179[3]),
        .R(LL_prefetch_A_BUS_m_axi_U_n_145));
  FDRE \indvar_flatten_reg_179_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten_phi_fu_183_p41),
        .D(indvar_flatten_next_reg_594_reg[4]),
        .Q(indvar_flatten_reg_179[4]),
        .R(LL_prefetch_A_BUS_m_axi_U_n_145));
  FDRE \indvar_flatten_reg_179_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten_phi_fu_183_p41),
        .D(indvar_flatten_next_reg_594_reg[5]),
        .Q(indvar_flatten_reg_179[5]),
        .R(LL_prefetch_A_BUS_m_axi_U_n_145));
  FDRE \indvar_flatten_reg_179_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten_phi_fu_183_p41),
        .D(indvar_flatten_next_reg_594_reg[6]),
        .Q(indvar_flatten_reg_179[6]),
        .R(LL_prefetch_A_BUS_m_axi_U_n_145));
  FDRE \indvar_flatten_reg_179_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten_phi_fu_183_p41),
        .D(indvar_flatten_next_reg_594_reg[7]),
        .Q(indvar_flatten_reg_179[7]),
        .R(LL_prefetch_A_BUS_m_axi_U_n_145));
  FDRE \indvar_flatten_reg_179_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten_phi_fu_183_p41),
        .D(indvar_flatten_next_reg_594_reg[8]),
        .Q(indvar_flatten_reg_179[8]),
        .R(LL_prefetch_A_BUS_m_axi_U_n_145));
  FDRE \indvar_flatten_reg_179_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten_phi_fu_183_p41),
        .D(indvar_flatten_next_reg_594_reg[9]),
        .Q(indvar_flatten_reg_179[9]),
        .R(LL_prefetch_A_BUS_m_axi_U_n_145));
  FDRE \reg_224_reg[0] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(A_BUS_RDATA[32]),
        .Q(reg_224[0]),
        .R(1'b0));
  FDRE \reg_224_reg[10] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(A_BUS_RDATA[42]),
        .Q(reg_224[10]),
        .R(1'b0));
  FDRE \reg_224_reg[11] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(A_BUS_RDATA[43]),
        .Q(reg_224[11]),
        .R(1'b0));
  FDRE \reg_224_reg[12] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(A_BUS_RDATA[44]),
        .Q(reg_224[12]),
        .R(1'b0));
  FDRE \reg_224_reg[13] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(A_BUS_RDATA[45]),
        .Q(reg_224[13]),
        .R(1'b0));
  FDRE \reg_224_reg[14] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(A_BUS_RDATA[46]),
        .Q(reg_224[14]),
        .R(1'b0));
  FDRE \reg_224_reg[15] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(A_BUS_RDATA[47]),
        .Q(reg_224[15]),
        .R(1'b0));
  FDRE \reg_224_reg[1] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(A_BUS_RDATA[33]),
        .Q(reg_224[1]),
        .R(1'b0));
  FDRE \reg_224_reg[2] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(A_BUS_RDATA[34]),
        .Q(reg_224[2]),
        .R(1'b0));
  FDRE \reg_224_reg[3] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(A_BUS_RDATA[35]),
        .Q(reg_224[3]),
        .R(1'b0));
  FDRE \reg_224_reg[4] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(A_BUS_RDATA[36]),
        .Q(reg_224[4]),
        .R(1'b0));
  FDRE \reg_224_reg[5] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(A_BUS_RDATA[37]),
        .Q(reg_224[5]),
        .R(1'b0));
  FDRE \reg_224_reg[6] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(A_BUS_RDATA[38]),
        .Q(reg_224[6]),
        .R(1'b0));
  FDRE \reg_224_reg[7] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(A_BUS_RDATA[39]),
        .Q(reg_224[7]),
        .R(1'b0));
  FDRE \reg_224_reg[8] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(A_BUS_RDATA[40]),
        .Q(reg_224[8]),
        .R(1'b0));
  FDRE \reg_224_reg[9] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(A_BUS_RDATA[41]),
        .Q(reg_224[9]),
        .R(1'b0));
  FDRE \reg_228_reg[0] 
       (.C(ap_clk),
        .CE(reg_2280),
        .D(A_BUS_RDATA[16]),
        .Q(reg_228[0]),
        .R(1'b0));
  FDRE \reg_228_reg[10] 
       (.C(ap_clk),
        .CE(reg_2280),
        .D(A_BUS_RDATA[26]),
        .Q(reg_228[10]),
        .R(1'b0));
  FDRE \reg_228_reg[11] 
       (.C(ap_clk),
        .CE(reg_2280),
        .D(A_BUS_RDATA[27]),
        .Q(reg_228[11]),
        .R(1'b0));
  FDRE \reg_228_reg[12] 
       (.C(ap_clk),
        .CE(reg_2280),
        .D(A_BUS_RDATA[28]),
        .Q(reg_228[12]),
        .R(1'b0));
  FDRE \reg_228_reg[13] 
       (.C(ap_clk),
        .CE(reg_2280),
        .D(A_BUS_RDATA[29]),
        .Q(reg_228[13]),
        .R(1'b0));
  FDRE \reg_228_reg[14] 
       (.C(ap_clk),
        .CE(reg_2280),
        .D(A_BUS_RDATA[30]),
        .Q(reg_228[14]),
        .R(1'b0));
  FDRE \reg_228_reg[15] 
       (.C(ap_clk),
        .CE(reg_2280),
        .D(A_BUS_RDATA[31]),
        .Q(reg_228[15]),
        .R(1'b0));
  FDRE \reg_228_reg[1] 
       (.C(ap_clk),
        .CE(reg_2280),
        .D(A_BUS_RDATA[17]),
        .Q(reg_228[1]),
        .R(1'b0));
  FDRE \reg_228_reg[2] 
       (.C(ap_clk),
        .CE(reg_2280),
        .D(A_BUS_RDATA[18]),
        .Q(reg_228[2]),
        .R(1'b0));
  FDRE \reg_228_reg[3] 
       (.C(ap_clk),
        .CE(reg_2280),
        .D(A_BUS_RDATA[19]),
        .Q(reg_228[3]),
        .R(1'b0));
  FDRE \reg_228_reg[4] 
       (.C(ap_clk),
        .CE(reg_2280),
        .D(A_BUS_RDATA[20]),
        .Q(reg_228[4]),
        .R(1'b0));
  FDRE \reg_228_reg[5] 
       (.C(ap_clk),
        .CE(reg_2280),
        .D(A_BUS_RDATA[21]),
        .Q(reg_228[5]),
        .R(1'b0));
  FDRE \reg_228_reg[6] 
       (.C(ap_clk),
        .CE(reg_2280),
        .D(A_BUS_RDATA[22]),
        .Q(reg_228[6]),
        .R(1'b0));
  FDRE \reg_228_reg[7] 
       (.C(ap_clk),
        .CE(reg_2280),
        .D(A_BUS_RDATA[23]),
        .Q(reg_228[7]),
        .R(1'b0));
  FDRE \reg_228_reg[8] 
       (.C(ap_clk),
        .CE(reg_2280),
        .D(A_BUS_RDATA[24]),
        .Q(reg_228[8]),
        .R(1'b0));
  FDRE \reg_228_reg[9] 
       (.C(ap_clk),
        .CE(reg_2280),
        .D(A_BUS_RDATA[25]),
        .Q(reg_228[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \skip_cum_offs1_reg_157[0]_i_1 
       (.I0(ap_CS_fsm_state51),
        .I1(ap_CS_fsm_state10),
        .O(\skip_cum_offs1_reg_157[0]_i_1_n_3 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \skip_cum_offs1_reg_157[0]_i_10 
       (.I0(reg_224[0]),
        .I1(ap_CS_fsm_state51),
        .I2(skip_cum_offs1_reg_157_reg[0]),
        .O(\skip_cum_offs1_reg_157[0]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \skip_cum_offs1_reg_157[0]_i_3 
       (.I0(reg_224[3]),
        .I1(ap_CS_fsm_state51),
        .O(\skip_cum_offs1_reg_157[0]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \skip_cum_offs1_reg_157[0]_i_4 
       (.I0(reg_224[2]),
        .I1(ap_CS_fsm_state51),
        .O(\skip_cum_offs1_reg_157[0]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \skip_cum_offs1_reg_157[0]_i_5 
       (.I0(reg_224[1]),
        .I1(ap_CS_fsm_state51),
        .O(\skip_cum_offs1_reg_157[0]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \skip_cum_offs1_reg_157[0]_i_6 
       (.I0(reg_224[0]),
        .I1(ap_CS_fsm_state51),
        .O(\skip_cum_offs1_reg_157[0]_i_6_n_3 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \skip_cum_offs1_reg_157[0]_i_7 
       (.I0(reg_224[3]),
        .I1(ap_CS_fsm_state51),
        .I2(skip_cum_offs1_reg_157_reg[3]),
        .O(\skip_cum_offs1_reg_157[0]_i_7_n_3 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \skip_cum_offs1_reg_157[0]_i_8 
       (.I0(reg_224[2]),
        .I1(ap_CS_fsm_state51),
        .I2(skip_cum_offs1_reg_157_reg[2]),
        .O(\skip_cum_offs1_reg_157[0]_i_8_n_3 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \skip_cum_offs1_reg_157[0]_i_9 
       (.I0(reg_224[1]),
        .I1(ap_CS_fsm_state51),
        .I2(skip_cum_offs1_reg_157_reg[1]),
        .O(\skip_cum_offs1_reg_157[0]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \skip_cum_offs1_reg_157[12]_i_2 
       (.I0(reg_224[15]),
        .I1(ap_CS_fsm_state51),
        .O(\skip_cum_offs1_reg_157[12]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \skip_cum_offs1_reg_157[12]_i_3 
       (.I0(reg_224[14]),
        .I1(ap_CS_fsm_state51),
        .O(\skip_cum_offs1_reg_157[12]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \skip_cum_offs1_reg_157[12]_i_4 
       (.I0(reg_224[13]),
        .I1(ap_CS_fsm_state51),
        .O(\skip_cum_offs1_reg_157[12]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \skip_cum_offs1_reg_157[12]_i_5 
       (.I0(reg_224[12]),
        .I1(ap_CS_fsm_state51),
        .O(\skip_cum_offs1_reg_157[12]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \skip_cum_offs1_reg_157[12]_i_6 
       (.I0(reg_224[15]),
        .I1(ap_CS_fsm_state51),
        .I2(skip_cum_offs1_reg_157_reg[15]),
        .O(\skip_cum_offs1_reg_157[12]_i_6_n_3 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \skip_cum_offs1_reg_157[12]_i_7 
       (.I0(reg_224[14]),
        .I1(ap_CS_fsm_state51),
        .I2(skip_cum_offs1_reg_157_reg[14]),
        .O(\skip_cum_offs1_reg_157[12]_i_7_n_3 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \skip_cum_offs1_reg_157[12]_i_8 
       (.I0(reg_224[13]),
        .I1(ap_CS_fsm_state51),
        .I2(skip_cum_offs1_reg_157_reg[13]),
        .O(\skip_cum_offs1_reg_157[12]_i_8_n_3 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \skip_cum_offs1_reg_157[12]_i_9 
       (.I0(reg_224[12]),
        .I1(ap_CS_fsm_state51),
        .I2(skip_cum_offs1_reg_157_reg[12]),
        .O(\skip_cum_offs1_reg_157[12]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \skip_cum_offs1_reg_157[16]_i_2 
       (.I0(reg_224[15]),
        .I1(ap_CS_fsm_state51),
        .O(\skip_cum_offs1_reg_157[16]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \skip_cum_offs1_reg_157[16]_i_3 
       (.I0(reg_224[15]),
        .I1(ap_CS_fsm_state51),
        .O(\skip_cum_offs1_reg_157[16]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \skip_cum_offs1_reg_157[16]_i_4 
       (.I0(reg_224[15]),
        .I1(ap_CS_fsm_state51),
        .O(\skip_cum_offs1_reg_157[16]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \skip_cum_offs1_reg_157[16]_i_5 
       (.I0(reg_224[15]),
        .I1(ap_CS_fsm_state51),
        .O(\skip_cum_offs1_reg_157[16]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \skip_cum_offs1_reg_157[16]_i_6 
       (.I0(reg_224[15]),
        .I1(ap_CS_fsm_state51),
        .I2(skip_cum_offs1_reg_157_reg[19]),
        .O(\skip_cum_offs1_reg_157[16]_i_6_n_3 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \skip_cum_offs1_reg_157[16]_i_7 
       (.I0(reg_224[15]),
        .I1(ap_CS_fsm_state51),
        .I2(skip_cum_offs1_reg_157_reg[18]),
        .O(\skip_cum_offs1_reg_157[16]_i_7_n_3 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \skip_cum_offs1_reg_157[16]_i_8 
       (.I0(reg_224[15]),
        .I1(ap_CS_fsm_state51),
        .I2(skip_cum_offs1_reg_157_reg[17]),
        .O(\skip_cum_offs1_reg_157[16]_i_8_n_3 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \skip_cum_offs1_reg_157[16]_i_9 
       (.I0(reg_224[15]),
        .I1(ap_CS_fsm_state51),
        .I2(skip_cum_offs1_reg_157_reg[16]),
        .O(\skip_cum_offs1_reg_157[16]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \skip_cum_offs1_reg_157[20]_i_2 
       (.I0(reg_224[15]),
        .I1(ap_CS_fsm_state51),
        .O(\skip_cum_offs1_reg_157[20]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \skip_cum_offs1_reg_157[20]_i_3 
       (.I0(reg_224[15]),
        .I1(ap_CS_fsm_state51),
        .O(\skip_cum_offs1_reg_157[20]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \skip_cum_offs1_reg_157[20]_i_4 
       (.I0(reg_224[15]),
        .I1(ap_CS_fsm_state51),
        .O(\skip_cum_offs1_reg_157[20]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \skip_cum_offs1_reg_157[20]_i_5 
       (.I0(reg_224[15]),
        .I1(ap_CS_fsm_state51),
        .O(\skip_cum_offs1_reg_157[20]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \skip_cum_offs1_reg_157[20]_i_6 
       (.I0(reg_224[15]),
        .I1(ap_CS_fsm_state51),
        .I2(skip_cum_offs1_reg_157_reg[23]),
        .O(\skip_cum_offs1_reg_157[20]_i_6_n_3 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \skip_cum_offs1_reg_157[20]_i_7 
       (.I0(reg_224[15]),
        .I1(ap_CS_fsm_state51),
        .I2(skip_cum_offs1_reg_157_reg[22]),
        .O(\skip_cum_offs1_reg_157[20]_i_7_n_3 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \skip_cum_offs1_reg_157[20]_i_8 
       (.I0(reg_224[15]),
        .I1(ap_CS_fsm_state51),
        .I2(skip_cum_offs1_reg_157_reg[21]),
        .O(\skip_cum_offs1_reg_157[20]_i_8_n_3 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \skip_cum_offs1_reg_157[20]_i_9 
       (.I0(reg_224[15]),
        .I1(ap_CS_fsm_state51),
        .I2(skip_cum_offs1_reg_157_reg[20]),
        .O(\skip_cum_offs1_reg_157[20]_i_9_n_3 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \skip_cum_offs1_reg_157[24]_i_2 
       (.I0(reg_224[15]),
        .I1(ap_CS_fsm_state51),
        .I2(skip_cum_offs1_reg_157_reg[24]),
        .O(\skip_cum_offs1_reg_157[24]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \skip_cum_offs1_reg_157[4]_i_2 
       (.I0(reg_224[7]),
        .I1(ap_CS_fsm_state51),
        .O(\skip_cum_offs1_reg_157[4]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \skip_cum_offs1_reg_157[4]_i_3 
       (.I0(reg_224[6]),
        .I1(ap_CS_fsm_state51),
        .O(\skip_cum_offs1_reg_157[4]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \skip_cum_offs1_reg_157[4]_i_4 
       (.I0(reg_224[5]),
        .I1(ap_CS_fsm_state51),
        .O(\skip_cum_offs1_reg_157[4]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \skip_cum_offs1_reg_157[4]_i_5 
       (.I0(reg_224[4]),
        .I1(ap_CS_fsm_state51),
        .O(\skip_cum_offs1_reg_157[4]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \skip_cum_offs1_reg_157[4]_i_6 
       (.I0(reg_224[7]),
        .I1(ap_CS_fsm_state51),
        .I2(skip_cum_offs1_reg_157_reg[7]),
        .O(\skip_cum_offs1_reg_157[4]_i_6_n_3 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \skip_cum_offs1_reg_157[4]_i_7 
       (.I0(reg_224[6]),
        .I1(ap_CS_fsm_state51),
        .I2(skip_cum_offs1_reg_157_reg[6]),
        .O(\skip_cum_offs1_reg_157[4]_i_7_n_3 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \skip_cum_offs1_reg_157[4]_i_8 
       (.I0(reg_224[5]),
        .I1(ap_CS_fsm_state51),
        .I2(skip_cum_offs1_reg_157_reg[5]),
        .O(\skip_cum_offs1_reg_157[4]_i_8_n_3 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \skip_cum_offs1_reg_157[4]_i_9 
       (.I0(reg_224[4]),
        .I1(ap_CS_fsm_state51),
        .I2(skip_cum_offs1_reg_157_reg[4]),
        .O(\skip_cum_offs1_reg_157[4]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \skip_cum_offs1_reg_157[8]_i_2 
       (.I0(reg_224[11]),
        .I1(ap_CS_fsm_state51),
        .O(\skip_cum_offs1_reg_157[8]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \skip_cum_offs1_reg_157[8]_i_3 
       (.I0(reg_224[10]),
        .I1(ap_CS_fsm_state51),
        .O(\skip_cum_offs1_reg_157[8]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \skip_cum_offs1_reg_157[8]_i_4 
       (.I0(reg_224[9]),
        .I1(ap_CS_fsm_state51),
        .O(\skip_cum_offs1_reg_157[8]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \skip_cum_offs1_reg_157[8]_i_5 
       (.I0(reg_224[8]),
        .I1(ap_CS_fsm_state51),
        .O(\skip_cum_offs1_reg_157[8]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \skip_cum_offs1_reg_157[8]_i_6 
       (.I0(reg_224[11]),
        .I1(ap_CS_fsm_state51),
        .I2(skip_cum_offs1_reg_157_reg[11]),
        .O(\skip_cum_offs1_reg_157[8]_i_6_n_3 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \skip_cum_offs1_reg_157[8]_i_7 
       (.I0(reg_224[10]),
        .I1(ap_CS_fsm_state51),
        .I2(skip_cum_offs1_reg_157_reg[10]),
        .O(\skip_cum_offs1_reg_157[8]_i_7_n_3 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \skip_cum_offs1_reg_157[8]_i_8 
       (.I0(reg_224[9]),
        .I1(ap_CS_fsm_state51),
        .I2(skip_cum_offs1_reg_157_reg[9]),
        .O(\skip_cum_offs1_reg_157[8]_i_8_n_3 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \skip_cum_offs1_reg_157[8]_i_9 
       (.I0(reg_224[8]),
        .I1(ap_CS_fsm_state51),
        .I2(skip_cum_offs1_reg_157_reg[8]),
        .O(\skip_cum_offs1_reg_157[8]_i_9_n_3 ));
  FDRE \skip_cum_offs1_reg_157_reg[0] 
       (.C(ap_clk),
        .CE(\skip_cum_offs1_reg_157[0]_i_1_n_3 ),
        .D(\skip_cum_offs1_reg_157_reg[0]_i_2_n_10 ),
        .Q(skip_cum_offs1_reg_157_reg[0]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \skip_cum_offs1_reg_157_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\skip_cum_offs1_reg_157_reg[0]_i_2_n_3 ,\skip_cum_offs1_reg_157_reg[0]_i_2_n_4 ,\skip_cum_offs1_reg_157_reg[0]_i_2_n_5 ,\skip_cum_offs1_reg_157_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({\skip_cum_offs1_reg_157[0]_i_3_n_3 ,\skip_cum_offs1_reg_157[0]_i_4_n_3 ,\skip_cum_offs1_reg_157[0]_i_5_n_3 ,\skip_cum_offs1_reg_157[0]_i_6_n_3 }),
        .O({\skip_cum_offs1_reg_157_reg[0]_i_2_n_7 ,\skip_cum_offs1_reg_157_reg[0]_i_2_n_8 ,\skip_cum_offs1_reg_157_reg[0]_i_2_n_9 ,\skip_cum_offs1_reg_157_reg[0]_i_2_n_10 }),
        .S({\skip_cum_offs1_reg_157[0]_i_7_n_3 ,\skip_cum_offs1_reg_157[0]_i_8_n_3 ,\skip_cum_offs1_reg_157[0]_i_9_n_3 ,\skip_cum_offs1_reg_157[0]_i_10_n_3 }));
  FDRE \skip_cum_offs1_reg_157_reg[10] 
       (.C(ap_clk),
        .CE(\skip_cum_offs1_reg_157[0]_i_1_n_3 ),
        .D(\skip_cum_offs1_reg_157_reg[8]_i_1_n_8 ),
        .Q(skip_cum_offs1_reg_157_reg[10]),
        .R(1'b0));
  FDRE \skip_cum_offs1_reg_157_reg[11] 
       (.C(ap_clk),
        .CE(\skip_cum_offs1_reg_157[0]_i_1_n_3 ),
        .D(\skip_cum_offs1_reg_157_reg[8]_i_1_n_7 ),
        .Q(skip_cum_offs1_reg_157_reg[11]),
        .R(1'b0));
  FDRE \skip_cum_offs1_reg_157_reg[12] 
       (.C(ap_clk),
        .CE(\skip_cum_offs1_reg_157[0]_i_1_n_3 ),
        .D(\skip_cum_offs1_reg_157_reg[12]_i_1_n_10 ),
        .Q(skip_cum_offs1_reg_157_reg[12]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \skip_cum_offs1_reg_157_reg[12]_i_1 
       (.CI(\skip_cum_offs1_reg_157_reg[8]_i_1_n_3 ),
        .CO({\skip_cum_offs1_reg_157_reg[12]_i_1_n_3 ,\skip_cum_offs1_reg_157_reg[12]_i_1_n_4 ,\skip_cum_offs1_reg_157_reg[12]_i_1_n_5 ,\skip_cum_offs1_reg_157_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\skip_cum_offs1_reg_157[12]_i_2_n_3 ,\skip_cum_offs1_reg_157[12]_i_3_n_3 ,\skip_cum_offs1_reg_157[12]_i_4_n_3 ,\skip_cum_offs1_reg_157[12]_i_5_n_3 }),
        .O({\skip_cum_offs1_reg_157_reg[12]_i_1_n_7 ,\skip_cum_offs1_reg_157_reg[12]_i_1_n_8 ,\skip_cum_offs1_reg_157_reg[12]_i_1_n_9 ,\skip_cum_offs1_reg_157_reg[12]_i_1_n_10 }),
        .S({\skip_cum_offs1_reg_157[12]_i_6_n_3 ,\skip_cum_offs1_reg_157[12]_i_7_n_3 ,\skip_cum_offs1_reg_157[12]_i_8_n_3 ,\skip_cum_offs1_reg_157[12]_i_9_n_3 }));
  FDRE \skip_cum_offs1_reg_157_reg[13] 
       (.C(ap_clk),
        .CE(\skip_cum_offs1_reg_157[0]_i_1_n_3 ),
        .D(\skip_cum_offs1_reg_157_reg[12]_i_1_n_9 ),
        .Q(skip_cum_offs1_reg_157_reg[13]),
        .R(1'b0));
  FDRE \skip_cum_offs1_reg_157_reg[14] 
       (.C(ap_clk),
        .CE(\skip_cum_offs1_reg_157[0]_i_1_n_3 ),
        .D(\skip_cum_offs1_reg_157_reg[12]_i_1_n_8 ),
        .Q(skip_cum_offs1_reg_157_reg[14]),
        .R(1'b0));
  FDRE \skip_cum_offs1_reg_157_reg[15] 
       (.C(ap_clk),
        .CE(\skip_cum_offs1_reg_157[0]_i_1_n_3 ),
        .D(\skip_cum_offs1_reg_157_reg[12]_i_1_n_7 ),
        .Q(skip_cum_offs1_reg_157_reg[15]),
        .R(1'b0));
  FDRE \skip_cum_offs1_reg_157_reg[16] 
       (.C(ap_clk),
        .CE(\skip_cum_offs1_reg_157[0]_i_1_n_3 ),
        .D(\skip_cum_offs1_reg_157_reg[16]_i_1_n_10 ),
        .Q(skip_cum_offs1_reg_157_reg[16]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \skip_cum_offs1_reg_157_reg[16]_i_1 
       (.CI(\skip_cum_offs1_reg_157_reg[12]_i_1_n_3 ),
        .CO({\skip_cum_offs1_reg_157_reg[16]_i_1_n_3 ,\skip_cum_offs1_reg_157_reg[16]_i_1_n_4 ,\skip_cum_offs1_reg_157_reg[16]_i_1_n_5 ,\skip_cum_offs1_reg_157_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\skip_cum_offs1_reg_157[16]_i_2_n_3 ,\skip_cum_offs1_reg_157[16]_i_3_n_3 ,\skip_cum_offs1_reg_157[16]_i_4_n_3 ,\skip_cum_offs1_reg_157[16]_i_5_n_3 }),
        .O({\skip_cum_offs1_reg_157_reg[16]_i_1_n_7 ,\skip_cum_offs1_reg_157_reg[16]_i_1_n_8 ,\skip_cum_offs1_reg_157_reg[16]_i_1_n_9 ,\skip_cum_offs1_reg_157_reg[16]_i_1_n_10 }),
        .S({\skip_cum_offs1_reg_157[16]_i_6_n_3 ,\skip_cum_offs1_reg_157[16]_i_7_n_3 ,\skip_cum_offs1_reg_157[16]_i_8_n_3 ,\skip_cum_offs1_reg_157[16]_i_9_n_3 }));
  FDRE \skip_cum_offs1_reg_157_reg[17] 
       (.C(ap_clk),
        .CE(\skip_cum_offs1_reg_157[0]_i_1_n_3 ),
        .D(\skip_cum_offs1_reg_157_reg[16]_i_1_n_9 ),
        .Q(skip_cum_offs1_reg_157_reg[17]),
        .R(1'b0));
  FDRE \skip_cum_offs1_reg_157_reg[18] 
       (.C(ap_clk),
        .CE(\skip_cum_offs1_reg_157[0]_i_1_n_3 ),
        .D(\skip_cum_offs1_reg_157_reg[16]_i_1_n_8 ),
        .Q(skip_cum_offs1_reg_157_reg[18]),
        .R(1'b0));
  FDRE \skip_cum_offs1_reg_157_reg[19] 
       (.C(ap_clk),
        .CE(\skip_cum_offs1_reg_157[0]_i_1_n_3 ),
        .D(\skip_cum_offs1_reg_157_reg[16]_i_1_n_7 ),
        .Q(skip_cum_offs1_reg_157_reg[19]),
        .R(1'b0));
  FDRE \skip_cum_offs1_reg_157_reg[1] 
       (.C(ap_clk),
        .CE(\skip_cum_offs1_reg_157[0]_i_1_n_3 ),
        .D(\skip_cum_offs1_reg_157_reg[0]_i_2_n_9 ),
        .Q(skip_cum_offs1_reg_157_reg[1]),
        .R(1'b0));
  FDRE \skip_cum_offs1_reg_157_reg[20] 
       (.C(ap_clk),
        .CE(\skip_cum_offs1_reg_157[0]_i_1_n_3 ),
        .D(\skip_cum_offs1_reg_157_reg[20]_i_1_n_10 ),
        .Q(skip_cum_offs1_reg_157_reg[20]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \skip_cum_offs1_reg_157_reg[20]_i_1 
       (.CI(\skip_cum_offs1_reg_157_reg[16]_i_1_n_3 ),
        .CO({\skip_cum_offs1_reg_157_reg[20]_i_1_n_3 ,\skip_cum_offs1_reg_157_reg[20]_i_1_n_4 ,\skip_cum_offs1_reg_157_reg[20]_i_1_n_5 ,\skip_cum_offs1_reg_157_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\skip_cum_offs1_reg_157[20]_i_2_n_3 ,\skip_cum_offs1_reg_157[20]_i_3_n_3 ,\skip_cum_offs1_reg_157[20]_i_4_n_3 ,\skip_cum_offs1_reg_157[20]_i_5_n_3 }),
        .O({\skip_cum_offs1_reg_157_reg[20]_i_1_n_7 ,\skip_cum_offs1_reg_157_reg[20]_i_1_n_8 ,\skip_cum_offs1_reg_157_reg[20]_i_1_n_9 ,\skip_cum_offs1_reg_157_reg[20]_i_1_n_10 }),
        .S({\skip_cum_offs1_reg_157[20]_i_6_n_3 ,\skip_cum_offs1_reg_157[20]_i_7_n_3 ,\skip_cum_offs1_reg_157[20]_i_8_n_3 ,\skip_cum_offs1_reg_157[20]_i_9_n_3 }));
  FDRE \skip_cum_offs1_reg_157_reg[21] 
       (.C(ap_clk),
        .CE(\skip_cum_offs1_reg_157[0]_i_1_n_3 ),
        .D(\skip_cum_offs1_reg_157_reg[20]_i_1_n_9 ),
        .Q(skip_cum_offs1_reg_157_reg[21]),
        .R(1'b0));
  FDRE \skip_cum_offs1_reg_157_reg[22] 
       (.C(ap_clk),
        .CE(\skip_cum_offs1_reg_157[0]_i_1_n_3 ),
        .D(\skip_cum_offs1_reg_157_reg[20]_i_1_n_8 ),
        .Q(skip_cum_offs1_reg_157_reg[22]),
        .R(1'b0));
  FDRE \skip_cum_offs1_reg_157_reg[23] 
       (.C(ap_clk),
        .CE(\skip_cum_offs1_reg_157[0]_i_1_n_3 ),
        .D(\skip_cum_offs1_reg_157_reg[20]_i_1_n_7 ),
        .Q(skip_cum_offs1_reg_157_reg[23]),
        .R(1'b0));
  FDRE \skip_cum_offs1_reg_157_reg[24] 
       (.C(ap_clk),
        .CE(\skip_cum_offs1_reg_157[0]_i_1_n_3 ),
        .D(\skip_cum_offs1_reg_157_reg[24]_i_1_n_10 ),
        .Q(skip_cum_offs1_reg_157_reg[24]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \skip_cum_offs1_reg_157_reg[24]_i_1 
       (.CI(\skip_cum_offs1_reg_157_reg[20]_i_1_n_3 ),
        .CO(\NLW_skip_cum_offs1_reg_157_reg[24]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_skip_cum_offs1_reg_157_reg[24]_i_1_O_UNCONNECTED [3:1],\skip_cum_offs1_reg_157_reg[24]_i_1_n_10 }),
        .S({1'b0,1'b0,1'b0,\skip_cum_offs1_reg_157[24]_i_2_n_3 }));
  FDRE \skip_cum_offs1_reg_157_reg[2] 
       (.C(ap_clk),
        .CE(\skip_cum_offs1_reg_157[0]_i_1_n_3 ),
        .D(\skip_cum_offs1_reg_157_reg[0]_i_2_n_8 ),
        .Q(skip_cum_offs1_reg_157_reg[2]),
        .R(1'b0));
  FDRE \skip_cum_offs1_reg_157_reg[3] 
       (.C(ap_clk),
        .CE(\skip_cum_offs1_reg_157[0]_i_1_n_3 ),
        .D(\skip_cum_offs1_reg_157_reg[0]_i_2_n_7 ),
        .Q(skip_cum_offs1_reg_157_reg[3]),
        .R(1'b0));
  FDRE \skip_cum_offs1_reg_157_reg[4] 
       (.C(ap_clk),
        .CE(\skip_cum_offs1_reg_157[0]_i_1_n_3 ),
        .D(\skip_cum_offs1_reg_157_reg[4]_i_1_n_10 ),
        .Q(skip_cum_offs1_reg_157_reg[4]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \skip_cum_offs1_reg_157_reg[4]_i_1 
       (.CI(\skip_cum_offs1_reg_157_reg[0]_i_2_n_3 ),
        .CO({\skip_cum_offs1_reg_157_reg[4]_i_1_n_3 ,\skip_cum_offs1_reg_157_reg[4]_i_1_n_4 ,\skip_cum_offs1_reg_157_reg[4]_i_1_n_5 ,\skip_cum_offs1_reg_157_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\skip_cum_offs1_reg_157[4]_i_2_n_3 ,\skip_cum_offs1_reg_157[4]_i_3_n_3 ,\skip_cum_offs1_reg_157[4]_i_4_n_3 ,\skip_cum_offs1_reg_157[4]_i_5_n_3 }),
        .O({\skip_cum_offs1_reg_157_reg[4]_i_1_n_7 ,\skip_cum_offs1_reg_157_reg[4]_i_1_n_8 ,\skip_cum_offs1_reg_157_reg[4]_i_1_n_9 ,\skip_cum_offs1_reg_157_reg[4]_i_1_n_10 }),
        .S({\skip_cum_offs1_reg_157[4]_i_6_n_3 ,\skip_cum_offs1_reg_157[4]_i_7_n_3 ,\skip_cum_offs1_reg_157[4]_i_8_n_3 ,\skip_cum_offs1_reg_157[4]_i_9_n_3 }));
  FDRE \skip_cum_offs1_reg_157_reg[5] 
       (.C(ap_clk),
        .CE(\skip_cum_offs1_reg_157[0]_i_1_n_3 ),
        .D(\skip_cum_offs1_reg_157_reg[4]_i_1_n_9 ),
        .Q(skip_cum_offs1_reg_157_reg[5]),
        .R(1'b0));
  FDRE \skip_cum_offs1_reg_157_reg[6] 
       (.C(ap_clk),
        .CE(\skip_cum_offs1_reg_157[0]_i_1_n_3 ),
        .D(\skip_cum_offs1_reg_157_reg[4]_i_1_n_8 ),
        .Q(skip_cum_offs1_reg_157_reg[6]),
        .R(1'b0));
  FDRE \skip_cum_offs1_reg_157_reg[7] 
       (.C(ap_clk),
        .CE(\skip_cum_offs1_reg_157[0]_i_1_n_3 ),
        .D(\skip_cum_offs1_reg_157_reg[4]_i_1_n_7 ),
        .Q(skip_cum_offs1_reg_157_reg[7]),
        .R(1'b0));
  FDRE \skip_cum_offs1_reg_157_reg[8] 
       (.C(ap_clk),
        .CE(\skip_cum_offs1_reg_157[0]_i_1_n_3 ),
        .D(\skip_cum_offs1_reg_157_reg[8]_i_1_n_10 ),
        .Q(skip_cum_offs1_reg_157_reg[8]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \skip_cum_offs1_reg_157_reg[8]_i_1 
       (.CI(\skip_cum_offs1_reg_157_reg[4]_i_1_n_3 ),
        .CO({\skip_cum_offs1_reg_157_reg[8]_i_1_n_3 ,\skip_cum_offs1_reg_157_reg[8]_i_1_n_4 ,\skip_cum_offs1_reg_157_reg[8]_i_1_n_5 ,\skip_cum_offs1_reg_157_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\skip_cum_offs1_reg_157[8]_i_2_n_3 ,\skip_cum_offs1_reg_157[8]_i_3_n_3 ,\skip_cum_offs1_reg_157[8]_i_4_n_3 ,\skip_cum_offs1_reg_157[8]_i_5_n_3 }),
        .O({\skip_cum_offs1_reg_157_reg[8]_i_1_n_7 ,\skip_cum_offs1_reg_157_reg[8]_i_1_n_8 ,\skip_cum_offs1_reg_157_reg[8]_i_1_n_9 ,\skip_cum_offs1_reg_157_reg[8]_i_1_n_10 }),
        .S({\skip_cum_offs1_reg_157[8]_i_6_n_3 ,\skip_cum_offs1_reg_157[8]_i_7_n_3 ,\skip_cum_offs1_reg_157[8]_i_8_n_3 ,\skip_cum_offs1_reg_157[8]_i_9_n_3 }));
  FDRE \skip_cum_offs1_reg_157_reg[9] 
       (.C(ap_clk),
        .CE(\skip_cum_offs1_reg_157[0]_i_1_n_3 ),
        .D(\skip_cum_offs1_reg_157_reg[8]_i_1_n_9 ),
        .Q(skip_cum_offs1_reg_157_reg[9]),
        .R(1'b0));
  FDRE \temp_fu_90_reg[0] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_59),
        .D(p_1_in[0]),
        .Q(temp_fu_90[0]),
        .R(1'b0));
  FDRE \temp_fu_90_reg[10] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_59),
        .D(p_1_in[10]),
        .Q(temp_fu_90[10]),
        .R(1'b0));
  FDRE \temp_fu_90_reg[11] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_59),
        .D(p_1_in[11]),
        .Q(temp_fu_90[11]),
        .R(1'b0));
  FDRE \temp_fu_90_reg[12] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_59),
        .D(p_1_in[12]),
        .Q(temp_fu_90[12]),
        .R(1'b0));
  FDRE \temp_fu_90_reg[13] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_59),
        .D(p_1_in[13]),
        .Q(temp_fu_90[13]),
        .R(1'b0));
  FDRE \temp_fu_90_reg[14] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_59),
        .D(p_1_in[14]),
        .Q(temp_fu_90[14]),
        .R(1'b0));
  FDRE \temp_fu_90_reg[15] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_59),
        .D(p_1_in[15]),
        .Q(temp_fu_90[15]),
        .R(1'b0));
  FDRE \temp_fu_90_reg[1] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_59),
        .D(p_1_in[1]),
        .Q(temp_fu_90[1]),
        .R(1'b0));
  FDRE \temp_fu_90_reg[2] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_59),
        .D(p_1_in[2]),
        .Q(temp_fu_90[2]),
        .R(1'b0));
  FDRE \temp_fu_90_reg[3] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_59),
        .D(p_1_in[3]),
        .Q(temp_fu_90[3]),
        .R(1'b0));
  FDRE \temp_fu_90_reg[4] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_59),
        .D(p_1_in[4]),
        .Q(temp_fu_90[4]),
        .R(1'b0));
  FDRE \temp_fu_90_reg[5] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_59),
        .D(p_1_in[5]),
        .Q(temp_fu_90[5]),
        .R(1'b0));
  FDRE \temp_fu_90_reg[6] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_59),
        .D(p_1_in[6]),
        .Q(temp_fu_90[6]),
        .R(1'b0));
  FDRE \temp_fu_90_reg[7] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_59),
        .D(p_1_in[7]),
        .Q(temp_fu_90[7]),
        .R(1'b0));
  FDRE \temp_fu_90_reg[8] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_59),
        .D(p_1_in[8]),
        .Q(temp_fu_90[8]),
        .R(1'b0));
  FDRE \temp_fu_90_reg[9] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_59),
        .D(p_1_in[9]),
        .Q(temp_fu_90[9]),
        .R(1'b0));
  FDRE \tmp_1_reg_585_reg[0] 
       (.C(ap_clk),
        .CE(I_RREADY243_out),
        .D(A_BUS_RDATA[0]),
        .Q(tmp_1_reg_585[0]),
        .R(1'b0));
  FDRE \tmp_1_reg_585_reg[10] 
       (.C(ap_clk),
        .CE(I_RREADY243_out),
        .D(A_BUS_RDATA[10]),
        .Q(tmp_1_reg_585[10]),
        .R(1'b0));
  FDRE \tmp_1_reg_585_reg[11] 
       (.C(ap_clk),
        .CE(I_RREADY243_out),
        .D(A_BUS_RDATA[11]),
        .Q(tmp_1_reg_585[11]),
        .R(1'b0));
  FDRE \tmp_1_reg_585_reg[12] 
       (.C(ap_clk),
        .CE(I_RREADY243_out),
        .D(A_BUS_RDATA[12]),
        .Q(tmp_1_reg_585[12]),
        .R(1'b0));
  FDRE \tmp_1_reg_585_reg[13] 
       (.C(ap_clk),
        .CE(I_RREADY243_out),
        .D(A_BUS_RDATA[13]),
        .Q(tmp_1_reg_585[13]),
        .R(1'b0));
  FDRE \tmp_1_reg_585_reg[14] 
       (.C(ap_clk),
        .CE(I_RREADY243_out),
        .D(A_BUS_RDATA[14]),
        .Q(tmp_1_reg_585[14]),
        .R(1'b0));
  FDRE \tmp_1_reg_585_reg[15] 
       (.C(ap_clk),
        .CE(I_RREADY243_out),
        .D(A_BUS_RDATA[15]),
        .Q(tmp_1_reg_585[15]),
        .R(1'b0));
  FDRE \tmp_1_reg_585_reg[1] 
       (.C(ap_clk),
        .CE(I_RREADY243_out),
        .D(A_BUS_RDATA[1]),
        .Q(tmp_1_reg_585[1]),
        .R(1'b0));
  FDRE \tmp_1_reg_585_reg[2] 
       (.C(ap_clk),
        .CE(I_RREADY243_out),
        .D(A_BUS_RDATA[2]),
        .Q(tmp_1_reg_585[2]),
        .R(1'b0));
  FDRE \tmp_1_reg_585_reg[3] 
       (.C(ap_clk),
        .CE(I_RREADY243_out),
        .D(A_BUS_RDATA[3]),
        .Q(tmp_1_reg_585[3]),
        .R(1'b0));
  FDRE \tmp_1_reg_585_reg[4] 
       (.C(ap_clk),
        .CE(I_RREADY243_out),
        .D(A_BUS_RDATA[4]),
        .Q(tmp_1_reg_585[4]),
        .R(1'b0));
  FDRE \tmp_1_reg_585_reg[5] 
       (.C(ap_clk),
        .CE(I_RREADY243_out),
        .D(A_BUS_RDATA[5]),
        .Q(tmp_1_reg_585[5]),
        .R(1'b0));
  FDRE \tmp_1_reg_585_reg[6] 
       (.C(ap_clk),
        .CE(I_RREADY243_out),
        .D(A_BUS_RDATA[6]),
        .Q(tmp_1_reg_585[6]),
        .R(1'b0));
  FDRE \tmp_1_reg_585_reg[7] 
       (.C(ap_clk),
        .CE(I_RREADY243_out),
        .D(A_BUS_RDATA[7]),
        .Q(tmp_1_reg_585[7]),
        .R(1'b0));
  FDRE \tmp_1_reg_585_reg[8] 
       (.C(ap_clk),
        .CE(I_RREADY243_out),
        .D(A_BUS_RDATA[8]),
        .Q(tmp_1_reg_585[8]),
        .R(1'b0));
  FDRE \tmp_1_reg_585_reg[9] 
       (.C(ap_clk),
        .CE(I_RREADY243_out),
        .D(A_BUS_RDATA[9]),
        .Q(tmp_1_reg_585[9]),
        .R(1'b0));
  FDRE \tmp_2_reg_553_reg[0] 
       (.C(ap_clk),
        .CE(I_RREADY4),
        .D(A_BUS_RDATA[0]),
        .Q(tmp_2_reg_553[0]),
        .R(1'b0));
  FDRE \tmp_2_reg_553_reg[10] 
       (.C(ap_clk),
        .CE(I_RREADY4),
        .D(A_BUS_RDATA[10]),
        .Q(tmp_2_reg_553[10]),
        .R(1'b0));
  FDRE \tmp_2_reg_553_reg[11] 
       (.C(ap_clk),
        .CE(I_RREADY4),
        .D(A_BUS_RDATA[11]),
        .Q(tmp_2_reg_553[11]),
        .R(1'b0));
  FDRE \tmp_2_reg_553_reg[12] 
       (.C(ap_clk),
        .CE(I_RREADY4),
        .D(A_BUS_RDATA[12]),
        .Q(tmp_2_reg_553[12]),
        .R(1'b0));
  FDRE \tmp_2_reg_553_reg[13] 
       (.C(ap_clk),
        .CE(I_RREADY4),
        .D(A_BUS_RDATA[13]),
        .Q(tmp_2_reg_553[13]),
        .R(1'b0));
  FDRE \tmp_2_reg_553_reg[14] 
       (.C(ap_clk),
        .CE(I_RREADY4),
        .D(A_BUS_RDATA[14]),
        .Q(tmp_2_reg_553[14]),
        .R(1'b0));
  FDRE \tmp_2_reg_553_reg[15] 
       (.C(ap_clk),
        .CE(I_RREADY4),
        .D(A_BUS_RDATA[15]),
        .Q(tmp_2_reg_553[15]),
        .R(1'b0));
  FDRE \tmp_2_reg_553_reg[1] 
       (.C(ap_clk),
        .CE(I_RREADY4),
        .D(A_BUS_RDATA[1]),
        .Q(tmp_2_reg_553[1]),
        .R(1'b0));
  FDRE \tmp_2_reg_553_reg[2] 
       (.C(ap_clk),
        .CE(I_RREADY4),
        .D(A_BUS_RDATA[2]),
        .Q(tmp_2_reg_553[2]),
        .R(1'b0));
  FDRE \tmp_2_reg_553_reg[3] 
       (.C(ap_clk),
        .CE(I_RREADY4),
        .D(A_BUS_RDATA[3]),
        .Q(tmp_2_reg_553[3]),
        .R(1'b0));
  FDRE \tmp_2_reg_553_reg[4] 
       (.C(ap_clk),
        .CE(I_RREADY4),
        .D(A_BUS_RDATA[4]),
        .Q(tmp_2_reg_553[4]),
        .R(1'b0));
  FDRE \tmp_2_reg_553_reg[5] 
       (.C(ap_clk),
        .CE(I_RREADY4),
        .D(A_BUS_RDATA[5]),
        .Q(tmp_2_reg_553[5]),
        .R(1'b0));
  FDRE \tmp_2_reg_553_reg[6] 
       (.C(ap_clk),
        .CE(I_RREADY4),
        .D(A_BUS_RDATA[6]),
        .Q(tmp_2_reg_553[6]),
        .R(1'b0));
  FDRE \tmp_2_reg_553_reg[7] 
       (.C(ap_clk),
        .CE(I_RREADY4),
        .D(A_BUS_RDATA[7]),
        .Q(tmp_2_reg_553[7]),
        .R(1'b0));
  FDRE \tmp_2_reg_553_reg[8] 
       (.C(ap_clk),
        .CE(I_RREADY4),
        .D(A_BUS_RDATA[8]),
        .Q(tmp_2_reg_553[8]),
        .R(1'b0));
  FDRE \tmp_2_reg_553_reg[9] 
       (.C(ap_clk),
        .CE(I_RREADY4),
        .D(A_BUS_RDATA[9]),
        .Q(tmp_2_reg_553[9]),
        .R(1'b0));
  FDRE \tmp_3_reg_569_reg[0] 
       (.C(ap_clk),
        .CE(I_RREADY344_out),
        .D(A_BUS_RDATA[0]),
        .Q(tmp_3_reg_569[0]),
        .R(1'b0));
  FDRE \tmp_3_reg_569_reg[10] 
       (.C(ap_clk),
        .CE(I_RREADY344_out),
        .D(A_BUS_RDATA[10]),
        .Q(tmp_3_reg_569[10]),
        .R(1'b0));
  FDRE \tmp_3_reg_569_reg[11] 
       (.C(ap_clk),
        .CE(I_RREADY344_out),
        .D(A_BUS_RDATA[11]),
        .Q(tmp_3_reg_569[11]),
        .R(1'b0));
  FDRE \tmp_3_reg_569_reg[12] 
       (.C(ap_clk),
        .CE(I_RREADY344_out),
        .D(A_BUS_RDATA[12]),
        .Q(tmp_3_reg_569[12]),
        .R(1'b0));
  FDRE \tmp_3_reg_569_reg[13] 
       (.C(ap_clk),
        .CE(I_RREADY344_out),
        .D(A_BUS_RDATA[13]),
        .Q(tmp_3_reg_569[13]),
        .R(1'b0));
  FDRE \tmp_3_reg_569_reg[14] 
       (.C(ap_clk),
        .CE(I_RREADY344_out),
        .D(A_BUS_RDATA[14]),
        .Q(tmp_3_reg_569[14]),
        .R(1'b0));
  FDRE \tmp_3_reg_569_reg[15] 
       (.C(ap_clk),
        .CE(I_RREADY344_out),
        .D(A_BUS_RDATA[15]),
        .Q(tmp_3_reg_569[15]),
        .R(1'b0));
  FDRE \tmp_3_reg_569_reg[1] 
       (.C(ap_clk),
        .CE(I_RREADY344_out),
        .D(A_BUS_RDATA[1]),
        .Q(tmp_3_reg_569[1]),
        .R(1'b0));
  FDRE \tmp_3_reg_569_reg[2] 
       (.C(ap_clk),
        .CE(I_RREADY344_out),
        .D(A_BUS_RDATA[2]),
        .Q(tmp_3_reg_569[2]),
        .R(1'b0));
  FDRE \tmp_3_reg_569_reg[3] 
       (.C(ap_clk),
        .CE(I_RREADY344_out),
        .D(A_BUS_RDATA[3]),
        .Q(tmp_3_reg_569[3]),
        .R(1'b0));
  FDRE \tmp_3_reg_569_reg[4] 
       (.C(ap_clk),
        .CE(I_RREADY344_out),
        .D(A_BUS_RDATA[4]),
        .Q(tmp_3_reg_569[4]),
        .R(1'b0));
  FDRE \tmp_3_reg_569_reg[5] 
       (.C(ap_clk),
        .CE(I_RREADY344_out),
        .D(A_BUS_RDATA[5]),
        .Q(tmp_3_reg_569[5]),
        .R(1'b0));
  FDRE \tmp_3_reg_569_reg[6] 
       (.C(ap_clk),
        .CE(I_RREADY344_out),
        .D(A_BUS_RDATA[6]),
        .Q(tmp_3_reg_569[6]),
        .R(1'b0));
  FDRE \tmp_3_reg_569_reg[7] 
       (.C(ap_clk),
        .CE(I_RREADY344_out),
        .D(A_BUS_RDATA[7]),
        .Q(tmp_3_reg_569[7]),
        .R(1'b0));
  FDRE \tmp_3_reg_569_reg[8] 
       (.C(ap_clk),
        .CE(I_RREADY344_out),
        .D(A_BUS_RDATA[8]),
        .Q(tmp_3_reg_569[8]),
        .R(1'b0));
  FDRE \tmp_3_reg_569_reg[9] 
       (.C(ap_clk),
        .CE(I_RREADY344_out),
        .D(A_BUS_RDATA[9]),
        .Q(tmp_3_reg_569[9]),
        .R(1'b0));
  FDRE \tmp_5_reg_636_reg[0] 
       (.C(ap_clk),
        .CE(tmp_5_reg_6360),
        .D(A_BUS_RDATA[0]),
        .Q(tmp_5_reg_636[0]),
        .R(1'b0));
  FDRE \tmp_5_reg_636_reg[10] 
       (.C(ap_clk),
        .CE(tmp_5_reg_6360),
        .D(A_BUS_RDATA[10]),
        .Q(tmp_5_reg_636[10]),
        .R(1'b0));
  FDRE \tmp_5_reg_636_reg[11] 
       (.C(ap_clk),
        .CE(tmp_5_reg_6360),
        .D(A_BUS_RDATA[11]),
        .Q(tmp_5_reg_636[11]),
        .R(1'b0));
  FDRE \tmp_5_reg_636_reg[12] 
       (.C(ap_clk),
        .CE(tmp_5_reg_6360),
        .D(A_BUS_RDATA[12]),
        .Q(tmp_5_reg_636[12]),
        .R(1'b0));
  FDRE \tmp_5_reg_636_reg[13] 
       (.C(ap_clk),
        .CE(tmp_5_reg_6360),
        .D(A_BUS_RDATA[13]),
        .Q(tmp_5_reg_636[13]),
        .R(1'b0));
  FDRE \tmp_5_reg_636_reg[14] 
       (.C(ap_clk),
        .CE(tmp_5_reg_6360),
        .D(A_BUS_RDATA[14]),
        .Q(tmp_5_reg_636[14]),
        .R(1'b0));
  FDRE \tmp_5_reg_636_reg[15] 
       (.C(ap_clk),
        .CE(tmp_5_reg_6360),
        .D(A_BUS_RDATA[15]),
        .Q(tmp_5_reg_636[15]),
        .R(1'b0));
  FDRE \tmp_5_reg_636_reg[1] 
       (.C(ap_clk),
        .CE(tmp_5_reg_6360),
        .D(A_BUS_RDATA[1]),
        .Q(tmp_5_reg_636[1]),
        .R(1'b0));
  FDRE \tmp_5_reg_636_reg[2] 
       (.C(ap_clk),
        .CE(tmp_5_reg_6360),
        .D(A_BUS_RDATA[2]),
        .Q(tmp_5_reg_636[2]),
        .R(1'b0));
  FDRE \tmp_5_reg_636_reg[3] 
       (.C(ap_clk),
        .CE(tmp_5_reg_6360),
        .D(A_BUS_RDATA[3]),
        .Q(tmp_5_reg_636[3]),
        .R(1'b0));
  FDRE \tmp_5_reg_636_reg[4] 
       (.C(ap_clk),
        .CE(tmp_5_reg_6360),
        .D(A_BUS_RDATA[4]),
        .Q(tmp_5_reg_636[4]),
        .R(1'b0));
  FDRE \tmp_5_reg_636_reg[5] 
       (.C(ap_clk),
        .CE(tmp_5_reg_6360),
        .D(A_BUS_RDATA[5]),
        .Q(tmp_5_reg_636[5]),
        .R(1'b0));
  FDRE \tmp_5_reg_636_reg[6] 
       (.C(ap_clk),
        .CE(tmp_5_reg_6360),
        .D(A_BUS_RDATA[6]),
        .Q(tmp_5_reg_636[6]),
        .R(1'b0));
  FDRE \tmp_5_reg_636_reg[7] 
       (.C(ap_clk),
        .CE(tmp_5_reg_6360),
        .D(A_BUS_RDATA[7]),
        .Q(tmp_5_reg_636[7]),
        .R(1'b0));
  FDRE \tmp_5_reg_636_reg[8] 
       (.C(ap_clk),
        .CE(tmp_5_reg_6360),
        .D(A_BUS_RDATA[8]),
        .Q(tmp_5_reg_636[8]),
        .R(1'b0));
  FDRE \tmp_5_reg_636_reg[9] 
       (.C(ap_clk),
        .CE(tmp_5_reg_6360),
        .D(A_BUS_RDATA[9]),
        .Q(tmp_5_reg_636[9]),
        .R(1'b0));
  FDRE \tmp_cast_reg_507_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(a1_reg_480[0]),
        .Q(tmp_cast_reg_507[0]),
        .R(1'b0));
  FDRE \tmp_cast_reg_507_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(a1_reg_480[10]),
        .Q(tmp_cast_reg_507[10]),
        .R(1'b0));
  FDRE \tmp_cast_reg_507_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(a1_reg_480[11]),
        .Q(tmp_cast_reg_507[11]),
        .R(1'b0));
  FDRE \tmp_cast_reg_507_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(a1_reg_480[12]),
        .Q(tmp_cast_reg_507[12]),
        .R(1'b0));
  FDRE \tmp_cast_reg_507_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(a1_reg_480[13]),
        .Q(tmp_cast_reg_507[13]),
        .R(1'b0));
  FDRE \tmp_cast_reg_507_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(a1_reg_480[14]),
        .Q(tmp_cast_reg_507[14]),
        .R(1'b0));
  FDRE \tmp_cast_reg_507_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(a1_reg_480[15]),
        .Q(tmp_cast_reg_507[15]),
        .R(1'b0));
  FDRE \tmp_cast_reg_507_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(a1_reg_480[16]),
        .Q(tmp_cast_reg_507[16]),
        .R(1'b0));
  FDRE \tmp_cast_reg_507_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(a1_reg_480[17]),
        .Q(tmp_cast_reg_507[17]),
        .R(1'b0));
  FDRE \tmp_cast_reg_507_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(a1_reg_480[18]),
        .Q(tmp_cast_reg_507[18]),
        .R(1'b0));
  FDRE \tmp_cast_reg_507_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(a1_reg_480[19]),
        .Q(tmp_cast_reg_507[19]),
        .R(1'b0));
  FDRE \tmp_cast_reg_507_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(a1_reg_480[1]),
        .Q(tmp_cast_reg_507[1]),
        .R(1'b0));
  FDRE \tmp_cast_reg_507_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(a1_reg_480[20]),
        .Q(tmp_cast_reg_507[20]),
        .R(1'b0));
  FDRE \tmp_cast_reg_507_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(a1_reg_480[21]),
        .Q(tmp_cast_reg_507[21]),
        .R(1'b0));
  FDRE \tmp_cast_reg_507_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(a1_reg_480[22]),
        .Q(tmp_cast_reg_507[22]),
        .R(1'b0));
  FDRE \tmp_cast_reg_507_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(a1_reg_480[23]),
        .Q(tmp_cast_reg_507[23]),
        .R(1'b0));
  FDRE \tmp_cast_reg_507_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(a1_reg_480[24]),
        .Q(tmp_cast_reg_507[24]),
        .R(1'b0));
  FDRE \tmp_cast_reg_507_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(a1_reg_480[25]),
        .Q(tmp_cast_reg_507[25]),
        .R(1'b0));
  FDRE \tmp_cast_reg_507_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(a1_reg_480[26]),
        .Q(tmp_cast_reg_507[26]),
        .R(1'b0));
  FDRE \tmp_cast_reg_507_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(a1_reg_480[27]),
        .Q(tmp_cast_reg_507[27]),
        .R(1'b0));
  FDRE \tmp_cast_reg_507_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(a1_reg_480[28]),
        .Q(tmp_cast_reg_507[28]),
        .R(1'b0));
  FDRE \tmp_cast_reg_507_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(a1_reg_480[2]),
        .Q(tmp_cast_reg_507[2]),
        .R(1'b0));
  FDRE \tmp_cast_reg_507_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(a1_reg_480[3]),
        .Q(tmp_cast_reg_507[3]),
        .R(1'b0));
  FDRE \tmp_cast_reg_507_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(a1_reg_480[4]),
        .Q(tmp_cast_reg_507[4]),
        .R(1'b0));
  FDRE \tmp_cast_reg_507_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(a1_reg_480[5]),
        .Q(tmp_cast_reg_507[5]),
        .R(1'b0));
  FDRE \tmp_cast_reg_507_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(a1_reg_480[6]),
        .Q(tmp_cast_reg_507[6]),
        .R(1'b0));
  FDRE \tmp_cast_reg_507_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(a1_reg_480[7]),
        .Q(tmp_cast_reg_507[7]),
        .R(1'b0));
  FDRE \tmp_cast_reg_507_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(a1_reg_480[8]),
        .Q(tmp_cast_reg_507[8]),
        .R(1'b0));
  FDRE \tmp_cast_reg_507_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(a1_reg_480[9]),
        .Q(tmp_cast_reg_507[9]),
        .R(1'b0));
  FDRE \tmp_reg_495_reg[0] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_54),
        .D(a1_reg_480[0]),
        .Q(tmp_reg_495[0]),
        .R(1'b0));
  FDRE \tmp_reg_495_reg[10] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_54),
        .D(a1_reg_480[10]),
        .Q(tmp_reg_495[10]),
        .R(1'b0));
  FDRE \tmp_reg_495_reg[11] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_54),
        .D(a1_reg_480[11]),
        .Q(tmp_reg_495[11]),
        .R(1'b0));
  FDRE \tmp_reg_495_reg[12] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_54),
        .D(a1_reg_480[12]),
        .Q(tmp_reg_495[12]),
        .R(1'b0));
  FDRE \tmp_reg_495_reg[13] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_54),
        .D(a1_reg_480[13]),
        .Q(tmp_reg_495[13]),
        .R(1'b0));
  FDRE \tmp_reg_495_reg[14] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_54),
        .D(a1_reg_480[14]),
        .Q(tmp_reg_495[14]),
        .R(1'b0));
  FDRE \tmp_reg_495_reg[15] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_54),
        .D(a1_reg_480[15]),
        .Q(tmp_reg_495[15]),
        .R(1'b0));
  FDRE \tmp_reg_495_reg[16] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_54),
        .D(a1_reg_480[16]),
        .Q(tmp_reg_495[16]),
        .R(1'b0));
  FDRE \tmp_reg_495_reg[17] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_54),
        .D(a1_reg_480[17]),
        .Q(tmp_reg_495[17]),
        .R(1'b0));
  FDRE \tmp_reg_495_reg[18] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_54),
        .D(a1_reg_480[18]),
        .Q(tmp_reg_495[18]),
        .R(1'b0));
  FDRE \tmp_reg_495_reg[19] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_54),
        .D(a1_reg_480[19]),
        .Q(tmp_reg_495[19]),
        .R(1'b0));
  FDRE \tmp_reg_495_reg[1] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_54),
        .D(a1_reg_480[1]),
        .Q(tmp_reg_495[1]),
        .R(1'b0));
  FDRE \tmp_reg_495_reg[20] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_54),
        .D(a1_reg_480[20]),
        .Q(tmp_reg_495[20]),
        .R(1'b0));
  FDRE \tmp_reg_495_reg[21] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_54),
        .D(a1_reg_480[21]),
        .Q(tmp_reg_495[21]),
        .R(1'b0));
  FDRE \tmp_reg_495_reg[22] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_54),
        .D(a1_reg_480[22]),
        .Q(tmp_reg_495[22]),
        .R(1'b0));
  FDRE \tmp_reg_495_reg[23] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_54),
        .D(a1_reg_480[23]),
        .Q(tmp_reg_495[23]),
        .R(1'b0));
  FDRE \tmp_reg_495_reg[24] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_54),
        .D(a1_reg_480[24]),
        .Q(tmp_reg_495[24]),
        .R(1'b0));
  FDRE \tmp_reg_495_reg[25] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_54),
        .D(a1_reg_480[25]),
        .Q(tmp_reg_495[25]),
        .R(1'b0));
  FDRE \tmp_reg_495_reg[26] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_54),
        .D(a1_reg_480[26]),
        .Q(tmp_reg_495[26]),
        .R(1'b0));
  FDRE \tmp_reg_495_reg[27] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_54),
        .D(a1_reg_480[27]),
        .Q(tmp_reg_495[27]),
        .R(1'b0));
  FDRE \tmp_reg_495_reg[28] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_54),
        .D(a1_reg_480[28]),
        .Q(tmp_reg_495[28]),
        .R(1'b0));
  FDRE \tmp_reg_495_reg[2] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_54),
        .D(a1_reg_480[2]),
        .Q(tmp_reg_495[2]),
        .R(1'b0));
  FDRE \tmp_reg_495_reg[3] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_54),
        .D(a1_reg_480[3]),
        .Q(tmp_reg_495[3]),
        .R(1'b0));
  FDRE \tmp_reg_495_reg[4] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_54),
        .D(a1_reg_480[4]),
        .Q(tmp_reg_495[4]),
        .R(1'b0));
  FDRE \tmp_reg_495_reg[5] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_54),
        .D(a1_reg_480[5]),
        .Q(tmp_reg_495[5]),
        .R(1'b0));
  FDRE \tmp_reg_495_reg[6] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_54),
        .D(a1_reg_480[6]),
        .Q(tmp_reg_495[6]),
        .R(1'b0));
  FDRE \tmp_reg_495_reg[7] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_54),
        .D(a1_reg_480[7]),
        .Q(tmp_reg_495[7]),
        .R(1'b0));
  FDRE \tmp_reg_495_reg[8] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_54),
        .D(a1_reg_480[8]),
        .Q(tmp_reg_495[8]),
        .R(1'b0));
  FDRE \tmp_reg_495_reg[9] 
       (.C(ap_clk),
        .CE(LL_prefetch_A_BUS_m_axi_U_n_54),
        .D(a1_reg_480[9]),
        .Q(tmp_reg_495[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_LL_prefetch_A_BUS_m_axi
   (m_axi_A_BUS_RREADY,
    ap_rst_n_inv,
    m_axi_A_BUS_BREADY,
    m_axi_A_BUS_WVALID,
    m_axi_A_BUS_WLAST,
    m_axi_A_BUS_ARVALID,
    \m_axi_A_BUS_AWLEN[3] ,
    m_axi_A_BUS_AWVALID,
    D,
    buff_ce0,
    E,
    \A_BUS_addr_5_reg_630_reg[0] ,
    \temp_fu_90_reg[0] ,
    \temp_fu_90_reg[15] ,
    WEA,
    \reg_228_reg[0] ,
    \reg_224_reg[0] ,
    \tmp_2_reg_553_reg[0] ,
    \tmp_1_reg_585_reg[0] ,
    \tmp_5_reg_636_reg[0] ,
    m_axi_A_BUS_AWADDR,
    m_axi_A_BUS_ARADDR,
    ap_enable_reg_pp0_iter1_reg,
    ap_enable_reg_pp0_iter0_reg,
    ap_reg_ioackin_A_BUS_ARREADY_reg,
    ap_reg_ioackin_A_BUS_AWREADY_reg,
    ap_reg_ioackin_A_BUS_WREADY_reg,
    SR,
    \a2_sum6_reg_625_reg[28] ,
    \m_axi_A_BUS_ARLEN[3] ,
    m_axi_A_BUS_WDATA,
    m_axi_A_BUS_WSTRB,
    \reg_224_reg[15] ,
    ap_clk,
    Q,
    m_axi_A_BUS_RDATA,
    DIPADIP,
    m_axi_A_BUS_RVALID,
    m_axi_A_BUS_AWREADY,
    m_axi_A_BUS_WREADY,
    ap_reg_ioackin_A_BUS_AWREADY_reg_0,
    \ap_CS_fsm_reg[81] ,
    m_axi_A_BUS_BVALID,
    ap_reg_ioackin_A_BUS_ARREADY_reg_0,
    m_axi_A_BUS_ARREADY,
    buff_address01,
    buff_address014_out,
    \a2_sum5_reg_614_reg[28] ,
    \a2_sum6_reg_625_reg[28]_0 ,
    \exitcond_flatten_reg_590_reg[0] ,
    ap_enable_reg_pp0_iter0,
    ap_enable_reg_pp0_iter0_reg_0,
    \ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_590_reg[0] ,
    ap_enable_reg_pp0_iter1,
    ap_start,
    \ap_CS_fsm_reg[52] ,
    \ap_CS_fsm_reg[28] ,
    \ap_CS_fsm_reg[11] ,
    \ap_CS_fsm_reg[71] ,
    \ap_CS_fsm_reg[44] ,
    \ap_CS_fsm_reg[3] ,
    \ap_CS_fsm_reg[10] ,
    exitcond2_fu_273_p2,
    \tmp_5_reg_636_reg[15] ,
    \tmp_1_reg_585_reg[15] ,
    \A_BUS_addr_5_reg_630_reg[28] ,
    ap_reg_ioackin_A_BUS_WREADY_reg_0,
    \tmp_3_reg_569_reg[15] ,
    \tmp_2_reg_553_reg[15] ,
    exitcond_flatten_fu_398_p2,
    ap_rst_n,
    \a2_sum4_reg_542_reg[28] ,
    \a2_sum3_reg_532_reg[28] ,
    \A_BUS_addr_3_reg_558_reg[28] ,
    \A_BUS_addr_1_reg_579_reg[28] ,
    \A_BUS_addr_2_reg_547_reg[28] ,
    \ap_CS_fsm_reg[42] ,
    \ap_CS_fsm_reg[60] ,
    \a1_reg_480_reg[28] ,
    \a2_sum_reg_527_reg[28] );
  output m_axi_A_BUS_RREADY;
  output ap_rst_n_inv;
  output m_axi_A_BUS_BREADY;
  output m_axi_A_BUS_WVALID;
  output m_axi_A_BUS_WLAST;
  output m_axi_A_BUS_ARVALID;
  output [3:0]\m_axi_A_BUS_AWLEN[3] ;
  output m_axi_A_BUS_AWVALID;
  output [41:0]D;
  output buff_ce0;
  output [0:0]E;
  output [0:0]\A_BUS_addr_5_reg_630_reg[0] ;
  output [0:0]\temp_fu_90_reg[0] ;
  output [15:0]\temp_fu_90_reg[15] ;
  output [0:0]WEA;
  output [0:0]\reg_228_reg[0] ;
  output [0:0]\reg_224_reg[0] ;
  output [0:0]\tmp_2_reg_553_reg[0] ;
  output [0:0]\tmp_1_reg_585_reg[0] ;
  output [0:0]\tmp_5_reg_636_reg[0] ;
  output [28:0]m_axi_A_BUS_AWADDR;
  output [28:0]m_axi_A_BUS_ARADDR;
  output ap_enable_reg_pp0_iter1_reg;
  output ap_enable_reg_pp0_iter0_reg;
  output ap_reg_ioackin_A_BUS_ARREADY_reg;
  output ap_reg_ioackin_A_BUS_AWREADY_reg;
  output ap_reg_ioackin_A_BUS_WREADY_reg;
  output [0:0]SR;
  output [0:0]\a2_sum6_reg_625_reg[28] ;
  output [3:0]\m_axi_A_BUS_ARLEN[3] ;
  output [63:0]m_axi_A_BUS_WDATA;
  output [7:0]m_axi_A_BUS_WSTRB;
  output [47:0]\reg_224_reg[15] ;
  input ap_clk;
  input [15:0]Q;
  input [63:0]m_axi_A_BUS_RDATA;
  input [2:0]DIPADIP;
  input m_axi_A_BUS_RVALID;
  input m_axi_A_BUS_AWREADY;
  input m_axi_A_BUS_WREADY;
  input ap_reg_ioackin_A_BUS_AWREADY_reg_0;
  input [42:0]\ap_CS_fsm_reg[81] ;
  input m_axi_A_BUS_BVALID;
  input ap_reg_ioackin_A_BUS_ARREADY_reg_0;
  input m_axi_A_BUS_ARREADY;
  input buff_address01;
  input buff_address014_out;
  input [28:0]\a2_sum5_reg_614_reg[28] ;
  input [28:0]\a2_sum6_reg_625_reg[28]_0 ;
  input \exitcond_flatten_reg_590_reg[0] ;
  input ap_enable_reg_pp0_iter0;
  input ap_enable_reg_pp0_iter0_reg_0;
  input \ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_590_reg[0] ;
  input ap_enable_reg_pp0_iter1;
  input ap_start;
  input \ap_CS_fsm_reg[52] ;
  input \ap_CS_fsm_reg[28] ;
  input \ap_CS_fsm_reg[11] ;
  input \ap_CS_fsm_reg[71] ;
  input \ap_CS_fsm_reg[44] ;
  input \ap_CS_fsm_reg[3] ;
  input [0:0]\ap_CS_fsm_reg[10] ;
  input exitcond2_fu_273_p2;
  input [15:0]\tmp_5_reg_636_reg[15] ;
  input [15:0]\tmp_1_reg_585_reg[15] ;
  input [28:0]\A_BUS_addr_5_reg_630_reg[28] ;
  input ap_reg_ioackin_A_BUS_WREADY_reg_0;
  input [15:0]\tmp_3_reg_569_reg[15] ;
  input [15:0]\tmp_2_reg_553_reg[15] ;
  input exitcond_flatten_fu_398_p2;
  input ap_rst_n;
  input [28:0]\a2_sum4_reg_542_reg[28] ;
  input [28:0]\a2_sum3_reg_532_reg[28] ;
  input [28:0]\A_BUS_addr_3_reg_558_reg[28] ;
  input [28:0]\A_BUS_addr_1_reg_579_reg[28] ;
  input [28:0]\A_BUS_addr_2_reg_547_reg[28] ;
  input \ap_CS_fsm_reg[42] ;
  input \ap_CS_fsm_reg[60] ;
  input [28:0]\a1_reg_480_reg[28] ;
  input [28:0]\a2_sum_reg_527_reg[28] ;

  wire AWREADY_Dummy;
  wire [28:0]\A_BUS_addr_1_reg_579_reg[28] ;
  wire [28:0]\A_BUS_addr_2_reg_547_reg[28] ;
  wire [28:0]\A_BUS_addr_3_reg_558_reg[28] ;
  wire [0:0]\A_BUS_addr_5_reg_630_reg[0] ;
  wire [28:0]\A_BUS_addr_5_reg_630_reg[28] ;
  wire [41:0]D;
  wire [2:0]DIPADIP;
  wire [0:0]E;
  wire [15:0]Q;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire [28:0]\a1_reg_480_reg[28] ;
  wire [28:0]\a2_sum3_reg_532_reg[28] ;
  wire [28:0]\a2_sum4_reg_542_reg[28] ;
  wire [28:0]\a2_sum5_reg_614_reg[28] ;
  wire [0:0]\a2_sum6_reg_625_reg[28] ;
  wire [28:0]\a2_sum6_reg_625_reg[28]_0 ;
  wire [28:0]\a2_sum_reg_527_reg[28] ;
  wire [0:0]\ap_CS_fsm_reg[10] ;
  wire \ap_CS_fsm_reg[11] ;
  wire \ap_CS_fsm_reg[28] ;
  wire \ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[42] ;
  wire \ap_CS_fsm_reg[44] ;
  wire \ap_CS_fsm_reg[52] ;
  wire \ap_CS_fsm_reg[60] ;
  wire \ap_CS_fsm_reg[71] ;
  wire [42:0]\ap_CS_fsm_reg[81] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter0_reg_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg;
  wire \ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_590_reg[0] ;
  wire ap_reg_ioackin_A_BUS_ARREADY_reg;
  wire ap_reg_ioackin_A_BUS_ARREADY_reg_0;
  wire ap_reg_ioackin_A_BUS_AWREADY_reg;
  wire ap_reg_ioackin_A_BUS_AWREADY_reg_0;
  wire ap_reg_ioackin_A_BUS_WREADY_reg;
  wire ap_reg_ioackin_A_BUS_WREADY_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire buff_address01;
  wire buff_address014_out;
  wire buff_ce0;
  wire [5:0]\buff_rdata/usedw_reg ;
  wire [5:0]\buff_wdata/usedw_reg ;
  wire bus_read_n_11;
  wire bus_read_n_44;
  wire bus_read_n_76;
  wire bus_read_n_77;
  wire bus_read_n_78;
  wire bus_read_n_79;
  wire bus_read_n_80;
  wire bus_read_n_81;
  wire bus_read_n_82;
  wire bus_read_n_83;
  wire bus_write_n_100;
  wire bus_write_n_101;
  wire bus_write_n_102;
  wire bus_write_n_103;
  wire bus_write_n_15;
  wire bus_write_n_5;
  wire bus_write_n_58;
  wire bus_write_n_59;
  wire bus_write_n_60;
  wire bus_write_n_94;
  wire bus_write_n_95;
  wire bus_write_n_96;
  wire bus_write_n_97;
  wire exitcond2_fu_273_p2;
  wire exitcond_flatten_fu_398_p2;
  wire \exitcond_flatten_reg_590_reg[0] ;
  wire [28:0]m_axi_A_BUS_ARADDR;
  wire [3:0]\m_axi_A_BUS_ARLEN[3] ;
  wire m_axi_A_BUS_ARREADY;
  wire m_axi_A_BUS_ARVALID;
  wire [28:0]m_axi_A_BUS_AWADDR;
  wire [3:0]\m_axi_A_BUS_AWLEN[3] ;
  wire m_axi_A_BUS_AWREADY;
  wire m_axi_A_BUS_AWVALID;
  wire m_axi_A_BUS_BREADY;
  wire m_axi_A_BUS_BVALID;
  wire [63:0]m_axi_A_BUS_RDATA;
  wire m_axi_A_BUS_RREADY;
  wire m_axi_A_BUS_RVALID;
  wire [63:0]m_axi_A_BUS_WDATA;
  wire m_axi_A_BUS_WLAST;
  wire m_axi_A_BUS_WREADY;
  wire [7:0]m_axi_A_BUS_WSTRB;
  wire m_axi_A_BUS_WVALID;
  wire [1:0]p_0_in;
  wire p_0_out__18_carry__0_n_10;
  wire p_0_out__18_carry__0_n_5;
  wire p_0_out__18_carry__0_n_6;
  wire p_0_out__18_carry__0_n_8;
  wire p_0_out__18_carry__0_n_9;
  wire p_0_out__18_carry_n_10;
  wire p_0_out__18_carry_n_3;
  wire p_0_out__18_carry_n_4;
  wire p_0_out__18_carry_n_5;
  wire p_0_out__18_carry_n_6;
  wire p_0_out__18_carry_n_7;
  wire p_0_out__18_carry_n_8;
  wire p_0_out__18_carry_n_9;
  wire p_0_out_carry__0_n_10;
  wire p_0_out_carry__0_n_5;
  wire p_0_out_carry__0_n_6;
  wire p_0_out_carry__0_n_8;
  wire p_0_out_carry__0_n_9;
  wire p_0_out_carry_n_10;
  wire p_0_out_carry_n_3;
  wire p_0_out_carry_n_4;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire p_0_out_carry_n_8;
  wire p_0_out_carry_n_9;
  wire [0:0]\reg_224_reg[0] ;
  wire [47:0]\reg_224_reg[15] ;
  wire [0:0]\reg_228_reg[0] ;
  wire req_en__6;
  wire [0:0]\temp_fu_90_reg[0] ;
  wire [15:0]\temp_fu_90_reg[15] ;
  wire throttl_cnt10_out__4;
  wire [1:0]throttl_cnt_reg;
  wire [0:0]\tmp_1_reg_585_reg[0] ;
  wire [15:0]\tmp_1_reg_585_reg[15] ;
  wire [0:0]\tmp_2_reg_553_reg[0] ;
  wire [15:0]\tmp_2_reg_553_reg[15] ;
  wire [15:0]\tmp_3_reg_569_reg[15] ;
  wire [0:0]\tmp_5_reg_636_reg[0] ;
  wire [15:0]\tmp_5_reg_636_reg[15] ;
  wire wreq_throttl_n_6;
  wire wreq_throttl_n_7;
  wire wreq_throttl_n_9;
  wire [3:2]NLW_p_0_out__18_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_p_0_out__18_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_p_0_out_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_p_0_out_carry__0_O_UNCONNECTED;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_LL_prefetch_A_BUS_m_axi_read bus_read
       (.\A_BUS_addr_2_reg_547_reg[28] (\A_BUS_addr_2_reg_547_reg[28] ),
        .\A_BUS_addr_3_reg_558_reg[28] (\A_BUS_addr_3_reg_558_reg[28] ),
        .\A_BUS_addr_5_reg_630_reg[0] (\A_BUS_addr_5_reg_630_reg[0] ),
        .D({D[40:39],D[37],D[33:32],D[26:20],D[15:11],D[6:0]}),
        .DI(bus_read_n_44),
        .DIPADIP(DIPADIP),
        .E(E),
        .Q(\buff_rdata/usedw_reg ),
        .S({bus_read_n_76,bus_read_n_77,bus_read_n_78,bus_read_n_79}),
        .SR(ap_rst_n_inv),
        .WEA(WEA),
        .\a1_reg_480_reg[28] (\a1_reg_480_reg[28] ),
        .\a2_sum3_reg_532_reg[28] (\a2_sum3_reg_532_reg[28] ),
        .\a2_sum4_reg_542_reg[28] (\a2_sum4_reg_542_reg[28] ),
        .\a2_sum5_reg_614_reg[28] (\a2_sum5_reg_614_reg[28] ),
        .\a2_sum6_reg_625_reg[28] (\a2_sum6_reg_625_reg[28]_0 ),
        .\a2_sum_reg_527_reg[28] (\a2_sum_reg_527_reg[28] ),
        .\ap_CS_fsm_reg[10] (\ap_CS_fsm_reg[10] ),
        .\ap_CS_fsm_reg[11] (\ap_CS_fsm_reg[11] ),
        .\ap_CS_fsm_reg[28] (\ap_CS_fsm_reg[28] ),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3] ),
        .\ap_CS_fsm_reg[42] (\ap_CS_fsm_reg[42] ),
        .\ap_CS_fsm_reg[44] (\ap_CS_fsm_reg[44] ),
        .\ap_CS_fsm_reg[52] (\ap_CS_fsm_reg[52] ),
        .\ap_CS_fsm_reg[71] (\ap_CS_fsm_reg[71] ),
        .\ap_CS_fsm_reg[75] (bus_read_n_11),
        .\ap_CS_fsm_reg[76] (bus_read_n_80),
        .\ap_CS_fsm_reg[76]_0 (bus_write_n_100),
        .\ap_CS_fsm_reg[81] ({\ap_CS_fsm_reg[81] [42],\ap_CS_fsm_reg[81] [40:37],\ap_CS_fsm_reg[81] [34:32],\ap_CS_fsm_reg[81] [26:20],\ap_CS_fsm_reg[81] [16:11],\ap_CS_fsm_reg[81] [7:0]}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg_0),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg(bus_write_n_58),
        .ap_enable_reg_pp0_iter1_reg_0(bus_write_n_59),
        .\ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_590_reg[0] (\ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_590_reg[0] ),
        .ap_reg_ioackin_A_BUS_ARREADY_reg(ap_reg_ioackin_A_BUS_ARREADY_reg),
        .ap_reg_ioackin_A_BUS_ARREADY_reg_0(ap_reg_ioackin_A_BUS_ARREADY_reg_0),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .buff_address01(buff_address01),
        .buff_address014_out(buff_address014_out),
        .buff_ce0(buff_ce0),
        .empty_n_reg(bus_write_n_5),
        .exitcond2_fu_273_p2(exitcond2_fu_273_p2),
        .\exitcond_flatten_reg_590_reg[0] (\exitcond_flatten_reg_590_reg[0] ),
        .m_axi_A_BUS_ARADDR(m_axi_A_BUS_ARADDR),
        .\m_axi_A_BUS_ARLEN[3] (\m_axi_A_BUS_ARLEN[3] ),
        .m_axi_A_BUS_ARREADY(m_axi_A_BUS_ARREADY),
        .m_axi_A_BUS_ARVALID(m_axi_A_BUS_ARVALID),
        .m_axi_A_BUS_RDATA(m_axi_A_BUS_RDATA),
        .m_axi_A_BUS_RREADY(m_axi_A_BUS_RREADY),
        .m_axi_A_BUS_RVALID(m_axi_A_BUS_RVALID),
        .\reg_224_reg[0] (\reg_224_reg[0] ),
        .\reg_224_reg[15] (\reg_224_reg[15] ),
        .\reg_228_reg[0] (\reg_228_reg[0] ),
        .\tmp_1_reg_585_reg[0] (\tmp_1_reg_585_reg[0] ),
        .\tmp_2_reg_553_reg[0] (\tmp_2_reg_553_reg[0] ),
        .\tmp_5_reg_636_reg[0] (\tmp_5_reg_636_reg[0] ),
        .\usedw_reg[5] ({p_0_out__18_carry__0_n_8,p_0_out__18_carry__0_n_9,p_0_out__18_carry__0_n_10,p_0_out__18_carry_n_7,p_0_out__18_carry_n_8,p_0_out__18_carry_n_9,p_0_out__18_carry_n_10}),
        .\usedw_reg[7] ({bus_read_n_81,bus_read_n_82,bus_read_n_83}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_LL_prefetch_A_BUS_m_axi_write bus_write
       (.AWREADY_Dummy(AWREADY_Dummy),
        .\A_BUS_addr_1_reg_579_reg[28] (\A_BUS_addr_1_reg_579_reg[28] ),
        .\A_BUS_addr_2_reg_547_reg[28] (\A_BUS_addr_2_reg_547_reg[28] ),
        .\A_BUS_addr_3_reg_558_reg[28] (\A_BUS_addr_3_reg_558_reg[28] ),
        .\A_BUS_addr_5_reg_630_reg[28] (\A_BUS_addr_5_reg_630_reg[28] ),
        .D(p_0_in),
        .DI(bus_write_n_60),
        .E(bus_write_n_15),
        .Q(Q),
        .S({bus_write_n_94,bus_write_n_95,bus_write_n_96,bus_write_n_97}),
        .SR(ap_rst_n_inv),
        .\a2_sum6_reg_625_reg[28] (\a2_sum6_reg_625_reg[28] ),
        .\ap_CS_fsm_reg[60] (\ap_CS_fsm_reg[60] ),
        .\ap_CS_fsm_reg[75] (bus_read_n_80),
        .\ap_CS_fsm_reg[76] (bus_write_n_5),
        .\ap_CS_fsm_reg[77] (bus_write_n_100),
        .\ap_CS_fsm_reg[80] ({\ap_CS_fsm_reg[81] [41],\ap_CS_fsm_reg[81] [39],\ap_CS_fsm_reg[81] [36:34],\ap_CS_fsm_reg[81] [31:26],\ap_CS_fsm_reg[81] [20:16],\ap_CS_fsm_reg[81] [11:7]}),
        .\ap_CS_fsm_reg[81] ({D[41],D[38],D[36:34],D[31:27],D[19:16],D[10:7]}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg),
        .\ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_590_reg[0] (\ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_590_reg[0] ),
        .ap_reg_ioackin_A_BUS_AWREADY_reg(ap_reg_ioackin_A_BUS_AWREADY_reg),
        .ap_reg_ioackin_A_BUS_AWREADY_reg_0(ap_reg_ioackin_A_BUS_AWREADY_reg_0),
        .ap_reg_ioackin_A_BUS_WREADY_reg(ap_reg_ioackin_A_BUS_WREADY_reg),
        .ap_reg_ioackin_A_BUS_WREADY_reg_0(ap_reg_ioackin_A_BUS_WREADY_reg_0),
        .ap_rst_n(ap_rst_n),
        .exitcond_flatten_fu_398_p2(exitcond_flatten_fu_398_p2),
        .\exitcond_flatten_reg_590_reg[0] (\exitcond_flatten_reg_590_reg[0] ),
        .\indvar_flatten_reg_179_reg[13] (SR),
        .m_axi_A_BUS_AWADDR(m_axi_A_BUS_AWADDR),
        .\m_axi_A_BUS_AWLEN[3] (\m_axi_A_BUS_AWLEN[3] ),
        .m_axi_A_BUS_AWREADY(m_axi_A_BUS_AWREADY),
        .m_axi_A_BUS_AWVALID(m_axi_A_BUS_AWVALID),
        .m_axi_A_BUS_BREADY(m_axi_A_BUS_BREADY),
        .m_axi_A_BUS_BVALID(m_axi_A_BUS_BVALID),
        .m_axi_A_BUS_WDATA(m_axi_A_BUS_WDATA),
        .m_axi_A_BUS_WLAST(m_axi_A_BUS_WLAST),
        .m_axi_A_BUS_WREADY(m_axi_A_BUS_WREADY),
        .m_axi_A_BUS_WSTRB(m_axi_A_BUS_WSTRB),
        .m_axi_A_BUS_WVALID(m_axi_A_BUS_WVALID),
        .mem_reg(bus_write_n_58),
        .ram_reg(bus_write_n_59),
        .req_en__6(req_en__6),
        .\state_reg[0] (bus_read_n_11),
        .\temp_fu_90_reg[0] (\temp_fu_90_reg[0] ),
        .\temp_fu_90_reg[15] (\temp_fu_90_reg[15] ),
        .throttl_cnt10_out__4(throttl_cnt10_out__4),
        .\throttl_cnt_reg[1] (wreq_throttl_n_6),
        .\throttl_cnt_reg[1]_0 (throttl_cnt_reg),
        .\throttl_cnt_reg[6] (wreq_throttl_n_9),
        .\throttl_cnt_reg[7] (wreq_throttl_n_7),
        .\tmp_1_reg_585_reg[15] (\tmp_1_reg_585_reg[15] ),
        .\tmp_2_reg_553_reg[15] (\tmp_2_reg_553_reg[15] ),
        .\tmp_3_reg_569_reg[15] (\tmp_3_reg_569_reg[15] ),
        .\tmp_5_reg_636_reg[15] (\tmp_5_reg_636_reg[15] ),
        .\usedw_reg[5] ({p_0_out_carry__0_n_8,p_0_out_carry__0_n_9,p_0_out_carry__0_n_10,p_0_out_carry_n_7,p_0_out_carry_n_8,p_0_out_carry_n_9,p_0_out_carry_n_10}),
        .\usedw_reg[7] (\buff_wdata/usedw_reg ),
        .\usedw_reg[7]_0 ({bus_write_n_101,bus_write_n_102,bus_write_n_103}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out__18_carry
       (.CI(1'b0),
        .CO({p_0_out__18_carry_n_3,p_0_out__18_carry_n_4,p_0_out__18_carry_n_5,p_0_out__18_carry_n_6}),
        .CYINIT(\buff_rdata/usedw_reg [0]),
        .DI({\buff_rdata/usedw_reg [3:1],bus_read_n_44}),
        .O({p_0_out__18_carry_n_7,p_0_out__18_carry_n_8,p_0_out__18_carry_n_9,p_0_out__18_carry_n_10}),
        .S({bus_read_n_76,bus_read_n_77,bus_read_n_78,bus_read_n_79}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out__18_carry__0
       (.CI(p_0_out__18_carry_n_3),
        .CO({NLW_p_0_out__18_carry__0_CO_UNCONNECTED[3:2],p_0_out__18_carry__0_n_5,p_0_out__18_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\buff_rdata/usedw_reg [5:4]}),
        .O({NLW_p_0_out__18_carry__0_O_UNCONNECTED[3],p_0_out__18_carry__0_n_8,p_0_out__18_carry__0_n_9,p_0_out__18_carry__0_n_10}),
        .S({1'b0,bus_read_n_81,bus_read_n_82,bus_read_n_83}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry
       (.CI(1'b0),
        .CO({p_0_out_carry_n_3,p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6}),
        .CYINIT(\buff_wdata/usedw_reg [0]),
        .DI({\buff_wdata/usedw_reg [3:1],bus_write_n_60}),
        .O({p_0_out_carry_n_7,p_0_out_carry_n_8,p_0_out_carry_n_9,p_0_out_carry_n_10}),
        .S({bus_write_n_94,bus_write_n_95,bus_write_n_96,bus_write_n_97}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__0
       (.CI(p_0_out_carry_n_3),
        .CO({NLW_p_0_out_carry__0_CO_UNCONNECTED[3:2],p_0_out_carry__0_n_5,p_0_out_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\buff_wdata/usedw_reg [5:4]}),
        .O({NLW_p_0_out_carry__0_O_UNCONNECTED[3],p_0_out_carry__0_n_8,p_0_out_carry__0_n_9,p_0_out_carry__0_n_10}),
        .S({1'b0,bus_write_n_101,bus_write_n_102,bus_write_n_103}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_LL_prefetch_A_BUS_m_axi_throttl wreq_throttl
       (.AWREADY_Dummy(AWREADY_Dummy),
        .D(p_0_in),
        .E(bus_write_n_15),
        .Q(throttl_cnt_reg),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .\could_multi_bursts.awlen_buf_reg[3] (\m_axi_A_BUS_AWLEN[3] [3:2]),
        .\could_multi_bursts.loop_cnt_reg[4] (wreq_throttl_n_6),
        .\could_multi_bursts.loop_cnt_reg[4]_0 (wreq_throttl_n_9),
        .m_axi_A_BUS_AWREADY(m_axi_A_BUS_AWREADY),
        .req_en__6(req_en__6),
        .throttl_cnt10_out__4(throttl_cnt10_out__4),
        .\throttl_cnt_reg[0]_0 (wreq_throttl_n_7));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_LL_prefetch_A_BUS_m_axi_buffer
   (data_valid,
    \waddr_reg[7]_0 ,
    \usedw_reg[7]_0 ,
    \ap_CS_fsm_reg[72] ,
    mem_reg_0,
    DI,
    \bus_equal_gen.WVALID_Dummy_reg ,
    ap_reg_ioackin_A_BUS_WREADY_reg,
    S,
    \usedw_reg[7]_1 ,
    \bus_equal_gen.strb_buf_reg[7] ,
    ap_clk,
    Q,
    \bus_equal_gen.WVALID_Dummy_reg_0 ,
    m_axi_A_BUS_WREADY,
    burst_valid,
    \ap_CS_fsm_reg[71] ,
    A_BUS_AWREADY,
    ap_reg_ioackin_A_BUS_AWREADY_reg,
    ap_reg_ioackin_A_BUS_WREADY_reg_0,
    ap_rst_n,
    \ap_CS_fsm_reg[60] ,
    ap_enable_reg_pp0_iter1,
    \ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_590_reg[0] ,
    \usedw_reg[5]_0 );
  output data_valid;
  output \waddr_reg[7]_0 ;
  output [5:0]\usedw_reg[7]_0 ;
  output [7:0]\ap_CS_fsm_reg[72] ;
  output mem_reg_0;
  output [0:0]DI;
  output \bus_equal_gen.WVALID_Dummy_reg ;
  output ap_reg_ioackin_A_BUS_WREADY_reg;
  output [3:0]S;
  output [2:0]\usedw_reg[7]_1 ;
  output [71:0]\bus_equal_gen.strb_buf_reg[7] ;
  input ap_clk;
  input [15:0]Q;
  input \bus_equal_gen.WVALID_Dummy_reg_0 ;
  input m_axi_A_BUS_WREADY;
  input burst_valid;
  input [7:0]\ap_CS_fsm_reg[71] ;
  input A_BUS_AWREADY;
  input ap_reg_ioackin_A_BUS_AWREADY_reg;
  input ap_reg_ioackin_A_BUS_WREADY_reg_0;
  input ap_rst_n;
  input \ap_CS_fsm_reg[60] ;
  input ap_enable_reg_pp0_iter1;
  input \ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_590_reg[0] ;
  input [6:0]\usedw_reg[5]_0 ;

  wire A_BUS_AWREADY;
  wire A_BUS_WREADY;
  wire [0:0]DI;
  wire [15:0]Q;
  wire [3:0]S;
  wire \ap_CS_fsm_reg[60] ;
  wire [7:0]\ap_CS_fsm_reg[71] ;
  wire [7:0]\ap_CS_fsm_reg[72] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire \ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_590_reg[0] ;
  wire ap_reg_ioackin_A_BUS_AWREADY_reg;
  wire ap_reg_ioackin_A_BUS_WREADY00_out;
  wire ap_reg_ioackin_A_BUS_WREADY_reg;
  wire ap_reg_ioackin_A_BUS_WREADY_reg_0;
  wire ap_rst_n;
  wire ap_sig_ioackin_A_BUS_WREADY;
  wire burst_valid;
  wire \bus_equal_gen.WVALID_Dummy_reg ;
  wire \bus_equal_gen.WVALID_Dummy_reg_0 ;
  wire [71:0]\bus_equal_gen.strb_buf_reg[7] ;
  wire data_valid;
  wire \dout_buf[0]_i_1_n_3 ;
  wire \dout_buf[10]_i_1_n_3 ;
  wire \dout_buf[11]_i_1_n_3 ;
  wire \dout_buf[12]_i_1_n_3 ;
  wire \dout_buf[13]_i_1_n_3 ;
  wire \dout_buf[14]_i_1_n_3 ;
  wire \dout_buf[15]_i_1_n_3 ;
  wire \dout_buf[16]_i_1_n_3 ;
  wire \dout_buf[17]_i_1_n_3 ;
  wire \dout_buf[18]_i_1_n_3 ;
  wire \dout_buf[19]_i_1_n_3 ;
  wire \dout_buf[1]_i_1_n_3 ;
  wire \dout_buf[20]_i_1_n_3 ;
  wire \dout_buf[21]_i_1_n_3 ;
  wire \dout_buf[22]_i_1_n_3 ;
  wire \dout_buf[23]_i_1_n_3 ;
  wire \dout_buf[24]_i_1_n_3 ;
  wire \dout_buf[25]_i_1_n_3 ;
  wire \dout_buf[26]_i_1_n_3 ;
  wire \dout_buf[27]_i_1_n_3 ;
  wire \dout_buf[28]_i_1_n_3 ;
  wire \dout_buf[29]_i_1_n_3 ;
  wire \dout_buf[2]_i_1_n_3 ;
  wire \dout_buf[30]_i_1_n_3 ;
  wire \dout_buf[31]_i_1_n_3 ;
  wire \dout_buf[32]_i_1_n_3 ;
  wire \dout_buf[33]_i_1_n_3 ;
  wire \dout_buf[34]_i_1_n_3 ;
  wire \dout_buf[35]_i_1_n_3 ;
  wire \dout_buf[36]_i_1_n_3 ;
  wire \dout_buf[37]_i_1_n_3 ;
  wire \dout_buf[38]_i_1_n_3 ;
  wire \dout_buf[39]_i_1_n_3 ;
  wire \dout_buf[3]_i_1_n_3 ;
  wire \dout_buf[40]_i_1_n_3 ;
  wire \dout_buf[41]_i_1_n_3 ;
  wire \dout_buf[42]_i_1_n_3 ;
  wire \dout_buf[43]_i_1_n_3 ;
  wire \dout_buf[44]_i_1_n_3 ;
  wire \dout_buf[45]_i_1_n_3 ;
  wire \dout_buf[46]_i_1_n_3 ;
  wire \dout_buf[47]_i_1_n_3 ;
  wire \dout_buf[48]_i_1_n_3 ;
  wire \dout_buf[49]_i_1_n_3 ;
  wire \dout_buf[4]_i_1_n_3 ;
  wire \dout_buf[50]_i_1_n_3 ;
  wire \dout_buf[51]_i_1_n_3 ;
  wire \dout_buf[52]_i_1_n_3 ;
  wire \dout_buf[53]_i_1_n_3 ;
  wire \dout_buf[54]_i_1_n_3 ;
  wire \dout_buf[55]_i_1_n_3 ;
  wire \dout_buf[56]_i_1_n_3 ;
  wire \dout_buf[57]_i_1_n_3 ;
  wire \dout_buf[58]_i_1_n_3 ;
  wire \dout_buf[59]_i_1_n_3 ;
  wire \dout_buf[5]_i_1_n_3 ;
  wire \dout_buf[60]_i_1_n_3 ;
  wire \dout_buf[61]_i_1_n_3 ;
  wire \dout_buf[62]_i_1_n_3 ;
  wire \dout_buf[63]_i_1_n_3 ;
  wire \dout_buf[64]_i_1_n_3 ;
  wire \dout_buf[65]_i_1_n_3 ;
  wire \dout_buf[66]_i_1_n_3 ;
  wire \dout_buf[67]_i_1_n_3 ;
  wire \dout_buf[68]_i_1_n_3 ;
  wire \dout_buf[69]_i_1_n_3 ;
  wire \dout_buf[6]_i_1_n_3 ;
  wire \dout_buf[70]_i_1_n_3 ;
  wire \dout_buf[71]_i_1_n_3 ;
  wire \dout_buf[7]_i_1_n_3 ;
  wire \dout_buf[8]_i_1_n_3 ;
  wire \dout_buf[9]_i_1_n_3 ;
  wire dout_valid_i_1_n_3;
  wire empty_n_i_1_n_3;
  wire empty_n_i_2_n_3;
  wire empty_n_i_3_n_3;
  wire empty_n_reg_n_3;
  wire full_n_i_1__1_n_3;
  wire full_n_i_2__2_n_3;
  wire full_n_i_3__2_n_3;
  wire m_axi_A_BUS_WREADY;
  wire mem_reg_0;
  wire mem_reg_i_10_n_3;
  wire mem_reg_i_11_n_3;
  wire mem_reg_i_12_n_3;
  wire mem_reg_i_13_n_3;
  wire mem_reg_i_15_n_3;
  wire mem_reg_i_9__0_n_3;
  wire pop;
  wire push;
  wire [71:0]q_buf;
  wire [65:0]q_tmp;
  wire [7:0]raddr;
  wire \raddr[0]_i_1_n_3 ;
  wire \raddr[1]_i_1_n_3 ;
  wire \raddr[2]_i_1_n_3 ;
  wire \raddr[3]_i_1_n_3 ;
  wire \raddr[4]_i_1_n_3 ;
  wire \raddr[5]_i_1_n_3 ;
  wire \raddr[6]_i_1_n_3 ;
  wire \raddr[7]_i_2_n_3 ;
  wire [7:0]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire show_ahead_i_2__0_n_3;
  wire show_ahead_i_3_n_3;
  wire \usedw[0]_i_1_n_3 ;
  wire \usedw[7]_i_1_n_3 ;
  wire [6:0]\usedw_reg[5]_0 ;
  wire [5:0]\usedw_reg[7]_0 ;
  wire [2:0]\usedw_reg[7]_1 ;
  wire [7:6]usedw_reg__0;
  wire [7:0]waddr;
  wire \waddr[0]_i_1_n_3 ;
  wire \waddr[1]_i_1_n_3 ;
  wire \waddr[2]_i_1_n_3 ;
  wire \waddr[3]_i_1_n_3 ;
  wire \waddr[4]_i_1__0_n_3 ;
  wire \waddr[5]_i_1_n_3 ;
  wire \waddr[6]_i_1_n_3 ;
  wire \waddr[6]_i_2_n_3 ;
  wire \waddr[7]_i_2_n_3 ;
  wire \waddr[7]_i_3_n_3 ;
  wire \waddr[7]_i_4_n_3 ;
  wire \waddr_reg[7]_0 ;
  wire NLW_mem_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_SBITERR_UNCONNECTED;
  wire [7:0]NLW_mem_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_RDADDRECC_UNCONNECTED;

  LUT6 #(
    .INIT(64'hF1F1F1F1F0F0F000)) 
    \ap_CS_fsm[20]_i_1 
       (.I0(A_BUS_WREADY),
        .I1(ap_reg_ioackin_A_BUS_WREADY_reg_0),
        .I2(\ap_CS_fsm_reg[71] [0]),
        .I3(ap_reg_ioackin_A_BUS_AWREADY_reg),
        .I4(A_BUS_AWREADY),
        .I5(\ap_CS_fsm_reg[71] [1]),
        .O(\ap_CS_fsm_reg[72] [0]));
  LUT3 #(
    .INIT(8'hA8)) 
    \ap_CS_fsm[21]_i_1 
       (.I0(\ap_CS_fsm_reg[71] [1]),
        .I1(ap_reg_ioackin_A_BUS_WREADY_reg_0),
        .I2(A_BUS_WREADY),
        .O(\ap_CS_fsm_reg[72] [1]));
  LUT6 #(
    .INIT(64'hF1F1F1F1F0F0F000)) 
    \ap_CS_fsm[36]_i_1 
       (.I0(A_BUS_WREADY),
        .I1(ap_reg_ioackin_A_BUS_WREADY_reg_0),
        .I2(\ap_CS_fsm_reg[71] [2]),
        .I3(ap_reg_ioackin_A_BUS_AWREADY_reg),
        .I4(A_BUS_AWREADY),
        .I5(\ap_CS_fsm_reg[71] [3]),
        .O(\ap_CS_fsm_reg[72] [2]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \ap_CS_fsm[37]_i_1 
       (.I0(\ap_CS_fsm_reg[71] [3]),
        .I1(ap_reg_ioackin_A_BUS_WREADY_reg_0),
        .I2(A_BUS_WREADY),
        .O(\ap_CS_fsm_reg[72] [3]));
  LUT6 #(
    .INIT(64'h11111111F0F0F000)) 
    \ap_CS_fsm[60]_i_1 
       (.I0(ap_reg_ioackin_A_BUS_WREADY_reg_0),
        .I1(A_BUS_WREADY),
        .I2(\ap_CS_fsm_reg[71] [4]),
        .I3(ap_reg_ioackin_A_BUS_AWREADY_reg),
        .I4(A_BUS_AWREADY),
        .I5(\ap_CS_fsm_reg[71] [5]),
        .O(\ap_CS_fsm_reg[72] [4]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \ap_CS_fsm[61]_i_1 
       (.I0(\ap_CS_fsm_reg[71] [5]),
        .I1(ap_reg_ioackin_A_BUS_WREADY_reg_0),
        .I2(A_BUS_WREADY),
        .O(\ap_CS_fsm_reg[72] [5]));
  LUT6 #(
    .INIT(64'hA0A0A0A0CCCCCC0C)) 
    \ap_CS_fsm[71]_i_1 
       (.I0(ap_sig_ioackin_A_BUS_WREADY),
        .I1(\ap_CS_fsm_reg[71] [6]),
        .I2(mem_reg_0),
        .I3(A_BUS_AWREADY),
        .I4(ap_reg_ioackin_A_BUS_AWREADY_reg),
        .I5(\ap_CS_fsm_reg[71] [7]),
        .O(\ap_CS_fsm_reg[72] [6]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[71]_i_2 
       (.I0(A_BUS_WREADY),
        .I1(ap_reg_ioackin_A_BUS_WREADY_reg_0),
        .O(ap_sig_ioackin_A_BUS_WREADY));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA2)) 
    \ap_CS_fsm[72]_i_1 
       (.I0(\ap_CS_fsm_reg[71] [7]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_590_reg[0] ),
        .I3(A_BUS_WREADY),
        .I4(ap_reg_ioackin_A_BUS_WREADY_reg_0),
        .O(\ap_CS_fsm_reg[72] [7]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'h0000EA00)) 
    ap_reg_ioackin_A_BUS_WREADY_i_1
       (.I0(ap_reg_ioackin_A_BUS_WREADY_reg_0),
        .I1(A_BUS_WREADY),
        .I2(\ap_CS_fsm_reg[60] ),
        .I3(ap_rst_n),
        .I4(ap_reg_ioackin_A_BUS_WREADY00_out),
        .O(ap_reg_ioackin_A_BUS_WREADY_reg));
  LUT6 #(
    .INIT(64'h3333333333333222)) 
    ap_reg_ioackin_A_BUS_WREADY_i_3
       (.I0(\ap_CS_fsm_reg[71] [5]),
        .I1(ap_sig_ioackin_A_BUS_WREADY),
        .I2(mem_reg_0),
        .I3(\ap_CS_fsm_reg[71] [7]),
        .I4(\ap_CS_fsm_reg[71] [1]),
        .I5(\ap_CS_fsm_reg[71] [3]),
        .O(ap_reg_ioackin_A_BUS_WREADY00_out));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h88F8)) 
    \bus_equal_gen.WVALID_Dummy_i_1 
       (.I0(data_valid),
        .I1(burst_valid),
        .I2(\bus_equal_gen.WVALID_Dummy_reg_0 ),
        .I3(m_axi_A_BUS_WREADY),
        .O(\bus_equal_gen.WVALID_Dummy_reg ));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.awaddr_buf[31]_i_1 
       (.I0(ap_rst_n),
        .O(\waddr_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(q_tmp[10]),
        .I1(q_buf[10]),
        .I2(show_ahead),
        .O(\dout_buf[10]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(q_tmp[11]),
        .I1(q_buf[11]),
        .I2(show_ahead),
        .O(\dout_buf[11]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(q_tmp[12]),
        .I1(q_buf[12]),
        .I2(show_ahead),
        .O(\dout_buf[12]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(q_tmp[13]),
        .I1(q_buf[13]),
        .I2(show_ahead),
        .O(\dout_buf[13]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(q_tmp[14]),
        .I1(q_buf[14]),
        .I2(show_ahead),
        .O(\dout_buf[14]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(q_tmp[15]),
        .I1(q_buf[15]),
        .I2(show_ahead),
        .O(\dout_buf[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[16]_i_1 
       (.I0(q_buf[16]),
        .I1(show_ahead),
        .O(\dout_buf[16]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[17]_i_1 
       (.I0(q_buf[17]),
        .I1(show_ahead),
        .O(\dout_buf[17]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[18]_i_1 
       (.I0(q_buf[18]),
        .I1(show_ahead),
        .O(\dout_buf[18]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[19]_i_1 
       (.I0(q_buf[19]),
        .I1(show_ahead),
        .O(\dout_buf[19]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[20]_i_1 
       (.I0(q_buf[20]),
        .I1(show_ahead),
        .O(\dout_buf[20]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[21]_i_1 
       (.I0(q_buf[21]),
        .I1(show_ahead),
        .O(\dout_buf[21]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[22]_i_1 
       (.I0(q_buf[22]),
        .I1(show_ahead),
        .O(\dout_buf[22]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[23]_i_1 
       (.I0(q_buf[23]),
        .I1(show_ahead),
        .O(\dout_buf[23]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[24]_i_1 
       (.I0(q_buf[24]),
        .I1(show_ahead),
        .O(\dout_buf[24]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[25]_i_1 
       (.I0(q_buf[25]),
        .I1(show_ahead),
        .O(\dout_buf[25]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[26]_i_1 
       (.I0(q_buf[26]),
        .I1(show_ahead),
        .O(\dout_buf[26]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[27]_i_1 
       (.I0(q_buf[27]),
        .I1(show_ahead),
        .O(\dout_buf[27]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[28]_i_1 
       (.I0(q_buf[28]),
        .I1(show_ahead),
        .O(\dout_buf[28]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[29]_i_1 
       (.I0(q_buf[29]),
        .I1(show_ahead),
        .O(\dout_buf[29]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[30]_i_1 
       (.I0(q_buf[30]),
        .I1(show_ahead),
        .O(\dout_buf[30]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[31]_i_1 
       (.I0(q_buf[31]),
        .I1(show_ahead),
        .O(\dout_buf[31]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[32]_i_1 
       (.I0(q_buf[32]),
        .I1(show_ahead),
        .O(\dout_buf[32]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[33]_i_1 
       (.I0(q_buf[33]),
        .I1(show_ahead),
        .O(\dout_buf[33]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[34]_i_1 
       (.I0(q_buf[34]),
        .I1(show_ahead),
        .O(\dout_buf[34]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[35]_i_1 
       (.I0(q_buf[35]),
        .I1(show_ahead),
        .O(\dout_buf[35]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[36]_i_1 
       (.I0(q_buf[36]),
        .I1(show_ahead),
        .O(\dout_buf[36]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[37]_i_1 
       (.I0(q_buf[37]),
        .I1(show_ahead),
        .O(\dout_buf[37]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[38]_i_1 
       (.I0(q_buf[38]),
        .I1(show_ahead),
        .O(\dout_buf[38]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[39]_i_1 
       (.I0(q_buf[39]),
        .I1(show_ahead),
        .O(\dout_buf[39]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[40]_i_1 
       (.I0(q_buf[40]),
        .I1(show_ahead),
        .O(\dout_buf[40]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[41]_i_1 
       (.I0(q_buf[41]),
        .I1(show_ahead),
        .O(\dout_buf[41]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[42]_i_1 
       (.I0(q_buf[42]),
        .I1(show_ahead),
        .O(\dout_buf[42]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[43]_i_1 
       (.I0(q_buf[43]),
        .I1(show_ahead),
        .O(\dout_buf[43]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[44]_i_1 
       (.I0(q_buf[44]),
        .I1(show_ahead),
        .O(\dout_buf[44]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[45]_i_1 
       (.I0(q_buf[45]),
        .I1(show_ahead),
        .O(\dout_buf[45]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[46]_i_1 
       (.I0(q_buf[46]),
        .I1(show_ahead),
        .O(\dout_buf[46]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[47]_i_1 
       (.I0(q_buf[47]),
        .I1(show_ahead),
        .O(\dout_buf[47]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[48]_i_1 
       (.I0(q_buf[48]),
        .I1(show_ahead),
        .O(\dout_buf[48]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[49]_i_1 
       (.I0(q_buf[49]),
        .I1(show_ahead),
        .O(\dout_buf[49]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[50]_i_1 
       (.I0(q_buf[50]),
        .I1(show_ahead),
        .O(\dout_buf[50]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[51]_i_1 
       (.I0(q_buf[51]),
        .I1(show_ahead),
        .O(\dout_buf[51]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[52]_i_1 
       (.I0(q_buf[52]),
        .I1(show_ahead),
        .O(\dout_buf[52]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[53]_i_1 
       (.I0(q_buf[53]),
        .I1(show_ahead),
        .O(\dout_buf[53]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[54]_i_1 
       (.I0(q_buf[54]),
        .I1(show_ahead),
        .O(\dout_buf[54]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[55]_i_1 
       (.I0(q_buf[55]),
        .I1(show_ahead),
        .O(\dout_buf[55]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[56]_i_1 
       (.I0(q_buf[56]),
        .I1(show_ahead),
        .O(\dout_buf[56]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[57]_i_1 
       (.I0(q_buf[57]),
        .I1(show_ahead),
        .O(\dout_buf[57]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[58]_i_1 
       (.I0(q_buf[58]),
        .I1(show_ahead),
        .O(\dout_buf[58]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[59]_i_1 
       (.I0(q_buf[59]),
        .I1(show_ahead),
        .O(\dout_buf[59]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[60]_i_1 
       (.I0(q_buf[60]),
        .I1(show_ahead),
        .O(\dout_buf[60]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[61]_i_1 
       (.I0(q_buf[61]),
        .I1(show_ahead),
        .O(\dout_buf[61]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[62]_i_1 
       (.I0(q_buf[62]),
        .I1(show_ahead),
        .O(\dout_buf[62]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[63]_i_1 
       (.I0(q_buf[63]),
        .I1(show_ahead),
        .O(\dout_buf[63]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[64]_i_1 
       (.I0(q_tmp[65]),
        .I1(q_buf[64]),
        .I2(show_ahead),
        .O(\dout_buf[64]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[65]_i_1 
       (.I0(q_tmp[65]),
        .I1(q_buf[65]),
        .I2(show_ahead),
        .O(\dout_buf[65]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[66]_i_1 
       (.I0(q_buf[66]),
        .I1(show_ahead),
        .O(\dout_buf[66]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[67]_i_1 
       (.I0(q_buf[67]),
        .I1(show_ahead),
        .O(\dout_buf[67]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[68]_i_1 
       (.I0(q_buf[68]),
        .I1(show_ahead),
        .O(\dout_buf[68]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[69]_i_1 
       (.I0(q_buf[69]),
        .I1(show_ahead),
        .O(\dout_buf[69]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[70]_i_1 
       (.I0(q_buf[70]),
        .I1(show_ahead),
        .O(\dout_buf[70]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[71]_i_1 
       (.I0(q_buf[71]),
        .I1(show_ahead),
        .O(\dout_buf[71]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(q_tmp[8]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(\dout_buf[8]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(q_tmp[9]),
        .I1(q_buf[9]),
        .I2(show_ahead),
        .O(\dout_buf[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [0]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [10]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [11]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [12]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [13]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [14]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [15]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [16]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [17]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[18]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [18]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[19]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [19]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [1]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[20]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [20]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[21]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [21]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[22]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [22]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[23]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [23]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[24]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [24]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[25]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [25]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[26]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [26]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[27]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [27]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[28]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [28]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[29]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [29]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [2]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[30]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [30]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[31]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [31]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[32]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [32]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[33]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [33]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[34]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [34]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[35]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [35]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[36] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[36]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [36]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[37] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[37]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [37]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[38] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[38]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [38]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[39] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[39]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [39]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [3]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[40] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[40]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [40]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[41] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[41]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [41]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[42] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[42]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [42]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[43] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[43]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [43]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[44] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[44]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [44]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[45] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[45]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [45]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[46] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[46]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [46]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[47] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[47]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [47]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[48] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[48]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [48]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[49] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[49]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [49]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [4]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[50] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[50]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [50]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[51] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[51]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [51]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[52] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[52]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [52]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[53] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[53]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [53]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[54] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[54]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [54]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[55] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[55]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [55]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[56] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[56]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [56]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[57] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[57]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [57]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[58] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[58]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [58]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[59] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[59]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [59]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [5]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[60] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[60]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [60]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[61] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[61]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [61]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[62] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[62]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [62]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[63] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[63]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [63]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[64] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[64]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [64]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[65] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[65]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [65]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[66] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[66]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [66]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[67] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[67]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [67]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[68] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[68]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [68]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[69] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[69]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [69]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [6]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[70] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[70]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [70]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[71] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[71]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [71]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [7]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [8]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [9]),
        .R(\waddr_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'hAEEEAEAE)) 
    dout_valid_i_1
       (.I0(empty_n_reg_n_3),
        .I1(data_valid),
        .I2(burst_valid),
        .I3(m_axi_A_BUS_WREADY),
        .I4(\bus_equal_gen.WVALID_Dummy_reg_0 ),
        .O(dout_valid_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1_n_3),
        .Q(data_valid),
        .R(\waddr_reg[7]_0 ));
  LUT4 #(
    .INIT(16'hFB38)) 
    empty_n_i_1
       (.I0(empty_n_i_2_n_3),
        .I1(pop),
        .I2(push),
        .I3(empty_n_reg_n_3),
        .O(empty_n_i_1_n_3));
  LUT5 #(
    .INIT(32'hFFFBFFFF)) 
    empty_n_i_2
       (.I0(\usedw_reg[7]_0 [1]),
        .I1(\usedw_reg[7]_0 [0]),
        .I2(\usedw_reg[7]_0 [2]),
        .I3(\usedw_reg[7]_0 [3]),
        .I4(empty_n_i_3_n_3),
        .O(empty_n_i_2_n_3));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    empty_n_i_3
       (.I0(usedw_reg__0[6]),
        .I1(usedw_reg__0[7]),
        .I2(\usedw_reg[7]_0 [5]),
        .I3(\usedw_reg[7]_0 [4]),
        .O(empty_n_i_3_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_3),
        .Q(empty_n_reg_n_3),
        .R(\waddr_reg[7]_0 ));
  LUT5 #(
    .INIT(32'hAFCFFFAF)) 
    full_n_i_1__1
       (.I0(A_BUS_WREADY),
        .I1(full_n_i_2__2_n_3),
        .I2(ap_rst_n),
        .I3(pop),
        .I4(push),
        .O(full_n_i_1__1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    full_n_i_2__2
       (.I0(\usedw_reg[7]_0 [2]),
        .I1(\usedw_reg[7]_0 [3]),
        .I2(\usedw_reg[7]_0 [0]),
        .I3(\usedw_reg[7]_0 [1]),
        .I4(full_n_i_3__2_n_3),
        .O(full_n_i_2__2_n_3));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    full_n_i_3__2
       (.I0(\usedw_reg[7]_0 [5]),
        .I1(\usedw_reg[7]_0 [4]),
        .I2(usedw_reg__0[6]),
        .I3(usedw_reg__0[7]),
        .O(full_n_i_3__2_n_3));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__1_n_3),
        .Q(A_BUS_WREADY),
        .R(1'b0));
  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "18432" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "71" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,rnext,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,waddr,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_mem_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b1,1'b1}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(q_buf[31:0]),
        .DOBDO(q_buf[63:32]),
        .DOPADOP(q_buf[67:64]),
        .DOPBDOP(q_buf[71:68]),
        .ECCPARITY(NLW_mem_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(A_BUS_WREADY),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_mem_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({mem_reg_i_9__0_n_3,mem_reg_i_9__0_n_3,mem_reg_i_9__0_n_3,mem_reg_i_9__0_n_3,mem_reg_i_9__0_n_3,mem_reg_i_9__0_n_3,mem_reg_i_9__0_n_3,mem_reg_i_9__0_n_3}));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    mem_reg_i_10
       (.I0(raddr[5]),
        .I1(raddr[3]),
        .I2(raddr[1]),
        .I3(raddr[0]),
        .I4(raddr[2]),
        .I5(raddr[4]),
        .O(mem_reg_i_10_n_3));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    mem_reg_i_11
       (.I0(raddr[5]),
        .I1(raddr[4]),
        .I2(raddr[6]),
        .I3(raddr[7]),
        .I4(mem_reg_i_15_n_3),
        .O(mem_reg_i_11_n_3));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    mem_reg_i_12
       (.I0(raddr[4]),
        .I1(raddr[2]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(raddr[3]),
        .O(mem_reg_i_12_n_3));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'h7)) 
    mem_reg_i_13
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .O(mem_reg_i_13_n_3));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h2)) 
    mem_reg_i_14
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_590_reg[0] ),
        .O(mem_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    mem_reg_i_15
       (.I0(raddr[2]),
        .I1(raddr[3]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .O(mem_reg_i_15_n_3));
  LUT5 #(
    .INIT(32'h7080FF00)) 
    mem_reg_i_1__0
       (.I0(raddr[6]),
        .I1(mem_reg_i_10_n_3),
        .I2(mem_reg_i_11_n_3),
        .I3(raddr[7]),
        .I4(pop),
        .O(rnext[7]));
  LUT4 #(
    .INIT(16'h48F0)) 
    mem_reg_i_2__0
       (.I0(mem_reg_i_10_n_3),
        .I1(mem_reg_i_11_n_3),
        .I2(raddr[6]),
        .I3(pop),
        .O(rnext[6]));
  LUT4 #(
    .INIT(16'h48F0)) 
    mem_reg_i_3__0
       (.I0(mem_reg_i_12_n_3),
        .I1(mem_reg_i_11_n_3),
        .I2(raddr[5]),
        .I3(pop),
        .O(rnext[5]));
  LUT6 #(
    .INIT(64'hDF002000FFFF0000)) 
    mem_reg_i_4__0
       (.I0(raddr[3]),
        .I1(mem_reg_i_13_n_3),
        .I2(raddr[2]),
        .I3(mem_reg_i_11_n_3),
        .I4(raddr[4]),
        .I5(pop),
        .O(rnext[4]));
  LUT6 #(
    .INIT(64'h7F008000FFFF0000)) 
    mem_reg_i_5__0
       (.I0(raddr[2]),
        .I1(raddr[0]),
        .I2(raddr[1]),
        .I3(mem_reg_i_11_n_3),
        .I4(raddr[3]),
        .I5(pop),
        .O(rnext[3]));
  LUT5 #(
    .INIT(32'h7080FF00)) 
    mem_reg_i_6__0
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .I2(mem_reg_i_11_n_3),
        .I3(raddr[2]),
        .I4(pop),
        .O(rnext[2]));
  LUT4 #(
    .INIT(16'h48F0)) 
    mem_reg_i_7__0
       (.I0(raddr[0]),
        .I1(mem_reg_i_11_n_3),
        .I2(raddr[1]),
        .I3(pop),
        .O(rnext[1]));
  LUT3 #(
    .INIT(8'h2C)) 
    mem_reg_i_8__0
       (.I0(mem_reg_i_11_n_3),
        .I1(raddr[0]),
        .I2(pop),
        .O(rnext[0]));
  LUT6 #(
    .INIT(64'h00000000FFFEFEFE)) 
    mem_reg_i_9__0
       (.I0(\ap_CS_fsm_reg[71] [1]),
        .I1(\ap_CS_fsm_reg[71] [5]),
        .I2(\ap_CS_fsm_reg[71] [3]),
        .I3(mem_reg_0),
        .I4(\ap_CS_fsm_reg[71] [7]),
        .I5(ap_reg_ioackin_A_BUS_WREADY_reg_0),
        .O(mem_reg_i_9__0_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_1
       (.I0(usedw_reg__0[6]),
        .I1(usedw_reg__0[7]),
        .O(\usedw_reg[7]_1 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_2
       (.I0(\usedw_reg[7]_0 [5]),
        .I1(usedw_reg__0[6]),
        .O(\usedw_reg[7]_1 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_3
       (.I0(\usedw_reg[7]_0 [4]),
        .I1(\usedw_reg[7]_0 [5]),
        .O(\usedw_reg[7]_1 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out_carry_i_1
       (.I0(\usedw_reg[7]_0 [1]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2
       (.I0(\usedw_reg[7]_0 [3]),
        .I1(\usedw_reg[7]_0 [4]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3
       (.I0(\usedw_reg[7]_0 [2]),
        .I1(\usedw_reg[7]_0 [3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4
       (.I0(\usedw_reg[7]_0 [1]),
        .I1(\usedw_reg[7]_0 [2]),
        .O(S[1]));
  LUT3 #(
    .INIT(8'h65)) 
    p_0_out_carry_i_5
       (.I0(\usedw_reg[7]_0 [1]),
        .I1(pop),
        .I2(push),
        .O(S[0]));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[0]),
        .Q(q_tmp[0]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[10]),
        .Q(q_tmp[10]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[11]),
        .Q(q_tmp[11]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[12]),
        .Q(q_tmp[12]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[13]),
        .Q(q_tmp[13]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[14]),
        .Q(q_tmp[14]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[15]),
        .Q(q_tmp[15]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[1]),
        .Q(q_tmp[1]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[2]),
        .Q(q_tmp[2]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[3]),
        .Q(q_tmp[3]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[4]),
        .Q(q_tmp[4]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[5]),
        .Q(q_tmp[5]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[65] 
       (.C(ap_clk),
        .CE(push),
        .D(1'b1),
        .Q(q_tmp[65]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[6]),
        .Q(q_tmp[6]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[7]),
        .Q(q_tmp[7]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[8]),
        .Q(q_tmp[8]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[9]),
        .Q(q_tmp[9]),
        .R(\waddr_reg[7]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \raddr[0]_i_1 
       (.I0(mem_reg_i_11_n_3),
        .I1(raddr[0]),
        .O(\raddr[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \raddr[1]_i_1 
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .I2(mem_reg_i_11_n_3),
        .O(\raddr[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h6A00)) 
    \raddr[2]_i_1 
       (.I0(raddr[2]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(mem_reg_i_11_n_3),
        .O(\raddr[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'h6AAA0000)) 
    \raddr[3]_i_1 
       (.I0(raddr[3]),
        .I1(raddr[2]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(mem_reg_i_11_n_3),
        .O(\raddr[3]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \raddr[4]_i_1 
       (.I0(raddr[4]),
        .I1(raddr[3]),
        .I2(raddr[1]),
        .I3(raddr[0]),
        .I4(raddr[2]),
        .I5(mem_reg_i_11_n_3),
        .O(\raddr[4]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAA6AAAAA00000000)) 
    \raddr[5]_i_1 
       (.I0(raddr[5]),
        .I1(raddr[4]),
        .I2(raddr[2]),
        .I3(mem_reg_i_13_n_3),
        .I4(raddr[3]),
        .I5(mem_reg_i_11_n_3),
        .O(\raddr[5]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \raddr[6]_i_1 
       (.I0(raddr[6]),
        .I1(mem_reg_i_10_n_3),
        .I2(mem_reg_i_11_n_3),
        .O(\raddr[6]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hAA2A2222)) 
    \raddr[7]_i_1__0 
       (.I0(empty_n_reg_n_3),
        .I1(data_valid),
        .I2(\bus_equal_gen.WVALID_Dummy_reg_0 ),
        .I3(m_axi_A_BUS_WREADY),
        .I4(burst_valid),
        .O(pop));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h6A00)) 
    \raddr[7]_i_2 
       (.I0(raddr[7]),
        .I1(raddr[6]),
        .I2(mem_reg_i_10_n_3),
        .I3(mem_reg_i_11_n_3),
        .O(\raddr[7]_i_2_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[0]_i_1_n_3 ),
        .Q(raddr[0]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[1]_i_1_n_3 ),
        .Q(raddr[1]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[2]_i_1_n_3 ),
        .Q(raddr[2]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[3]_i_1_n_3 ),
        .Q(raddr[3]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[4]_i_1_n_3 ),
        .Q(raddr[4]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[5]_i_1_n_3 ),
        .Q(raddr[5]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[6]_i_1_n_3 ),
        .Q(raddr[6]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[7]_i_2_n_3 ),
        .Q(raddr[7]),
        .R(\waddr_reg[7]_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    show_ahead_i_1
       (.I0(push),
        .I1(show_ahead_i_2__0_n_3),
        .I2(usedw_reg__0[6]),
        .I3(usedw_reg__0[7]),
        .O(show_ahead0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFE)) 
    show_ahead_i_2__0
       (.I0(\usedw_reg[7]_0 [1]),
        .I1(\usedw_reg[7]_0 [2]),
        .I2(pop),
        .I3(\usedw_reg[7]_0 [0]),
        .I4(\usedw_reg[7]_0 [3]),
        .I5(show_ahead_i_3_n_3),
        .O(show_ahead_i_2__0_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    show_ahead_i_3
       (.I0(\usedw_reg[7]_0 [4]),
        .I1(\usedw_reg[7]_0 [5]),
        .O(show_ahead_i_3_n_3));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(\waddr_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1 
       (.I0(\usedw_reg[7]_0 [0]),
        .O(\usedw[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h6666A666A6A6A6A6)) 
    \usedw[7]_i_1 
       (.I0(push),
        .I1(empty_n_reg_n_3),
        .I2(data_valid),
        .I3(\bus_equal_gen.WVALID_Dummy_reg_0 ),
        .I4(m_axi_A_BUS_WREADY),
        .I5(burst_valid),
        .O(\usedw[7]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_3 ),
        .D(\usedw[0]_i_1_n_3 ),
        .Q(\usedw_reg[7]_0 [0]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_3 ),
        .D(\usedw_reg[5]_0 [0]),
        .Q(\usedw_reg[7]_0 [1]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_3 ),
        .D(\usedw_reg[5]_0 [1]),
        .Q(\usedw_reg[7]_0 [2]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_3 ),
        .D(\usedw_reg[5]_0 [2]),
        .Q(\usedw_reg[7]_0 [3]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_3 ),
        .D(\usedw_reg[5]_0 [3]),
        .Q(\usedw_reg[7]_0 [4]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_3 ),
        .D(\usedw_reg[5]_0 [4]),
        .Q(\usedw_reg[7]_0 [5]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_3 ),
        .D(\usedw_reg[5]_0 [5]),
        .Q(usedw_reg__0[6]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_3 ),
        .D(\usedw_reg[5]_0 [6]),
        .Q(usedw_reg__0[7]),
        .R(\waddr_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[0]_i_1 
       (.I0(waddr[0]),
        .O(\waddr[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr[1]_i_1 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .O(\waddr[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \waddr[2]_i_1 
       (.I0(waddr[2]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .O(\waddr[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \waddr[3]_i_1 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \waddr[4]_i_1__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .O(\waddr[4]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[5]_i_1 
       (.I0(waddr[5]),
        .I1(waddr[3]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(waddr[4]),
        .O(\waddr[5]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[6]_i_1 
       (.I0(waddr[6]),
        .I1(waddr[4]),
        .I2(waddr[2]),
        .I3(\waddr[6]_i_2_n_3 ),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[6]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_2 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .O(\waddr[6]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[7]_i_1 
       (.I0(mem_reg_i_9__0_n_3),
        .I1(A_BUS_WREADY),
        .O(push));
  LUT4 #(
    .INIT(16'hB8CC)) 
    \waddr[7]_i_2 
       (.I0(\waddr[7]_i_3_n_3 ),
        .I1(waddr[7]),
        .I2(\waddr[7]_i_4_n_3 ),
        .I3(waddr[6]),
        .O(\waddr[7]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[7]_i_3 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \waddr[7]_i_4 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_4_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1_n_3 ),
        .Q(waddr[0]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1_n_3 ),
        .Q(waddr[1]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1_n_3 ),
        .Q(waddr[2]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1_n_3 ),
        .Q(waddr[3]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1__0_n_3 ),
        .Q(waddr[4]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1_n_3 ),
        .Q(waddr[5]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1_n_3 ),
        .Q(waddr[6]),
        .R(\waddr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_2_n_3 ),
        .Q(waddr[7]),
        .R(\waddr_reg[7]_0 ));
endmodule

(* ORIG_REF_NAME = "LL_prefetch_A_BUS_m_axi_buffer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_LL_prefetch_A_BUS_m_axi_buffer__parameterized0
   (m_axi_A_BUS_RREADY,
    beat_valid,
    Q,
    E,
    DI,
    \bus_equal_gen.rdata_valid_t_reg ,
    S,
    \usedw_reg[7]_0 ,
    data_vld_reg,
    ap_clk,
    m_axi_A_BUS_RDATA,
    DIPADIP,
    m_axi_A_BUS_RVALID,
    SR,
    \bus_equal_gen.rdata_valid_t_reg_0 ,
    rdata_ack_t,
    ap_rst_n,
    \usedw_reg[5]_0 );
  output m_axi_A_BUS_RREADY;
  output beat_valid;
  output [5:0]Q;
  output [0:0]E;
  output [0:0]DI;
  output \bus_equal_gen.rdata_valid_t_reg ;
  output [3:0]S;
  output [2:0]\usedw_reg[7]_0 ;
  output [48:0]data_vld_reg;
  input ap_clk;
  input [63:0]m_axi_A_BUS_RDATA;
  input [2:0]DIPADIP;
  input m_axi_A_BUS_RVALID;
  input [0:0]SR;
  input \bus_equal_gen.rdata_valid_t_reg_0 ;
  input rdata_ack_t;
  input ap_rst_n;
  input [6:0]\usedw_reg[5]_0 ;

  wire [0:0]DI;
  wire [2:0]DIPADIP;
  wire [0:0]E;
  wire [5:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire beat_valid;
  wire \bus_equal_gen.rdata_valid_t_reg ;
  wire \bus_equal_gen.rdata_valid_t_reg_0 ;
  wire [48:0]data_vld_reg;
  wire \dout_buf[0]_i_1_n_3 ;
  wire \dout_buf[10]_i_1_n_3 ;
  wire \dout_buf[11]_i_1_n_3 ;
  wire \dout_buf[12]_i_1_n_3 ;
  wire \dout_buf[13]_i_1_n_3 ;
  wire \dout_buf[14]_i_1_n_3 ;
  wire \dout_buf[15]_i_1_n_3 ;
  wire \dout_buf[16]_i_1_n_3 ;
  wire \dout_buf[17]_i_1_n_3 ;
  wire \dout_buf[18]_i_1_n_3 ;
  wire \dout_buf[19]_i_1_n_3 ;
  wire \dout_buf[1]_i_1_n_3 ;
  wire \dout_buf[20]_i_1_n_3 ;
  wire \dout_buf[21]_i_1_n_3 ;
  wire \dout_buf[22]_i_1_n_3 ;
  wire \dout_buf[23]_i_1_n_3 ;
  wire \dout_buf[24]_i_1_n_3 ;
  wire \dout_buf[25]_i_1_n_3 ;
  wire \dout_buf[26]_i_1_n_3 ;
  wire \dout_buf[27]_i_1_n_3 ;
  wire \dout_buf[28]_i_1_n_3 ;
  wire \dout_buf[29]_i_1_n_3 ;
  wire \dout_buf[2]_i_1_n_3 ;
  wire \dout_buf[30]_i_1_n_3 ;
  wire \dout_buf[31]_i_1_n_3 ;
  wire \dout_buf[32]_i_1_n_3 ;
  wire \dout_buf[33]_i_1_n_3 ;
  wire \dout_buf[34]_i_1_n_3 ;
  wire \dout_buf[35]_i_1_n_3 ;
  wire \dout_buf[36]_i_1_n_3 ;
  wire \dout_buf[37]_i_1_n_3 ;
  wire \dout_buf[38]_i_1_n_3 ;
  wire \dout_buf[39]_i_1_n_3 ;
  wire \dout_buf[3]_i_1_n_3 ;
  wire \dout_buf[40]_i_1_n_3 ;
  wire \dout_buf[41]_i_1_n_3 ;
  wire \dout_buf[42]_i_1_n_3 ;
  wire \dout_buf[43]_i_1_n_3 ;
  wire \dout_buf[44]_i_1_n_3 ;
  wire \dout_buf[45]_i_1_n_3 ;
  wire \dout_buf[46]_i_1_n_3 ;
  wire \dout_buf[47]_i_1_n_3 ;
  wire \dout_buf[4]_i_1_n_3 ;
  wire \dout_buf[5]_i_1_n_3 ;
  wire \dout_buf[66]_i_1_n_3 ;
  wire \dout_buf[6]_i_1_n_3 ;
  wire \dout_buf[7]_i_1_n_3 ;
  wire \dout_buf[8]_i_1_n_3 ;
  wire \dout_buf[9]_i_1_n_3 ;
  wire dout_valid_i_1__0_n_3;
  wire empty_n_i_1_n_3;
  wire empty_n_i_2__0_n_3;
  wire empty_n_i_3__0_n_3;
  wire empty_n_reg_n_3;
  wire full_n_i_1__4_n_3;
  wire full_n_i_2__3_n_3;
  wire full_n_i_3__3_n_3;
  wire [63:0]m_axi_A_BUS_RDATA;
  wire m_axi_A_BUS_RREADY;
  wire m_axi_A_BUS_RVALID;
  wire mem_reg_i_10__0_n_3;
  wire mem_reg_i_11__0_n_3;
  wire mem_reg_i_12__0_n_3;
  wire mem_reg_i_13__0_n_3;
  wire mem_reg_i_9_n_3;
  wire mem_reg_n_56;
  wire mem_reg_n_57;
  wire mem_reg_n_58;
  wire mem_reg_n_59;
  wire mem_reg_n_60;
  wire mem_reg_n_61;
  wire mem_reg_n_62;
  wire mem_reg_n_63;
  wire mem_reg_n_64;
  wire mem_reg_n_65;
  wire mem_reg_n_66;
  wire mem_reg_n_67;
  wire mem_reg_n_68;
  wire mem_reg_n_69;
  wire mem_reg_n_70;
  wire mem_reg_n_71;
  wire mem_reg_n_90;
  wire mem_reg_n_91;
  wire pop;
  wire push;
  wire [66:0]q_buf;
  wire \q_tmp_reg_n_3_[0] ;
  wire \q_tmp_reg_n_3_[10] ;
  wire \q_tmp_reg_n_3_[11] ;
  wire \q_tmp_reg_n_3_[12] ;
  wire \q_tmp_reg_n_3_[13] ;
  wire \q_tmp_reg_n_3_[14] ;
  wire \q_tmp_reg_n_3_[15] ;
  wire \q_tmp_reg_n_3_[16] ;
  wire \q_tmp_reg_n_3_[17] ;
  wire \q_tmp_reg_n_3_[18] ;
  wire \q_tmp_reg_n_3_[19] ;
  wire \q_tmp_reg_n_3_[1] ;
  wire \q_tmp_reg_n_3_[20] ;
  wire \q_tmp_reg_n_3_[21] ;
  wire \q_tmp_reg_n_3_[22] ;
  wire \q_tmp_reg_n_3_[23] ;
  wire \q_tmp_reg_n_3_[24] ;
  wire \q_tmp_reg_n_3_[25] ;
  wire \q_tmp_reg_n_3_[26] ;
  wire \q_tmp_reg_n_3_[27] ;
  wire \q_tmp_reg_n_3_[28] ;
  wire \q_tmp_reg_n_3_[29] ;
  wire \q_tmp_reg_n_3_[2] ;
  wire \q_tmp_reg_n_3_[30] ;
  wire \q_tmp_reg_n_3_[31] ;
  wire \q_tmp_reg_n_3_[32] ;
  wire \q_tmp_reg_n_3_[33] ;
  wire \q_tmp_reg_n_3_[34] ;
  wire \q_tmp_reg_n_3_[35] ;
  wire \q_tmp_reg_n_3_[36] ;
  wire \q_tmp_reg_n_3_[37] ;
  wire \q_tmp_reg_n_3_[38] ;
  wire \q_tmp_reg_n_3_[39] ;
  wire \q_tmp_reg_n_3_[3] ;
  wire \q_tmp_reg_n_3_[40] ;
  wire \q_tmp_reg_n_3_[41] ;
  wire \q_tmp_reg_n_3_[42] ;
  wire \q_tmp_reg_n_3_[43] ;
  wire \q_tmp_reg_n_3_[44] ;
  wire \q_tmp_reg_n_3_[45] ;
  wire \q_tmp_reg_n_3_[46] ;
  wire \q_tmp_reg_n_3_[47] ;
  wire \q_tmp_reg_n_3_[4] ;
  wire \q_tmp_reg_n_3_[5] ;
  wire \q_tmp_reg_n_3_[66] ;
  wire \q_tmp_reg_n_3_[6] ;
  wire \q_tmp_reg_n_3_[7] ;
  wire \q_tmp_reg_n_3_[8] ;
  wire \q_tmp_reg_n_3_[9] ;
  wire \raddr[0]_i_1__0_n_3 ;
  wire \raddr[1]_i_1__0_n_3 ;
  wire \raddr[2]_i_1__0_n_3 ;
  wire \raddr[3]_i_1__0_n_3 ;
  wire \raddr[4]_i_1__0_n_3 ;
  wire \raddr[5]_i_1__0_n_3 ;
  wire \raddr[6]_i_1__0_n_3 ;
  wire \raddr[7]_i_2__0_n_3 ;
  wire \raddr_reg_n_3_[0] ;
  wire \raddr_reg_n_3_[1] ;
  wire \raddr_reg_n_3_[2] ;
  wire \raddr_reg_n_3_[3] ;
  wire \raddr_reg_n_3_[4] ;
  wire \raddr_reg_n_3_[5] ;
  wire \raddr_reg_n_3_[6] ;
  wire \raddr_reg_n_3_[7] ;
  wire rdata_ack_t;
  wire [7:0]rnext;
  wire show_ahead0;
  wire show_ahead_i_2_n_3;
  wire show_ahead_i_3__0_n_3;
  wire show_ahead_reg_n_3;
  wire \usedw[0]_i_1__0_n_3 ;
  wire \usedw[7]_i_1__0_n_3 ;
  wire [6:0]\usedw_reg[5]_0 ;
  wire [2:0]\usedw_reg[7]_0 ;
  wire [7:6]usedw_reg__0;
  wire [7:0]waddr;
  wire \waddr[0]_i_1__0_n_3 ;
  wire \waddr[1]_i_1__0_n_3 ;
  wire \waddr[2]_i_1__0_n_3 ;
  wire \waddr[3]_i_1__0_n_3 ;
  wire \waddr[4]_i_1__1_n_3 ;
  wire \waddr[5]_i_1__0_n_3 ;
  wire \waddr[6]_i_1__0_n_3 ;
  wire \waddr[6]_i_2__0_n_3 ;
  wire \waddr[7]_i_2__0_n_3 ;
  wire \waddr[7]_i_3__0_n_3 ;
  wire \waddr[7]_i_4__0_n_3 ;
  wire NLW_mem_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_SBITERR_UNCONNECTED;
  wire [3:3]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_RDADDRECC_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hA2)) 
    \bus_equal_gen.data_buf[47]_i_1 
       (.I0(beat_valid),
        .I1(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I2(rdata_ack_t),
        .O(E));
  LUT3 #(
    .INIT(8'hAE)) 
    \bus_equal_gen.rdata_valid_t_i_1 
       (.I0(beat_valid),
        .I1(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I2(rdata_ack_t),
        .O(\bus_equal_gen.rdata_valid_t_reg ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(\q_tmp_reg_n_3_[0] ),
        .I1(q_buf[0]),
        .I2(show_ahead_reg_n_3),
        .O(\dout_buf[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(\q_tmp_reg_n_3_[10] ),
        .I1(q_buf[10]),
        .I2(show_ahead_reg_n_3),
        .O(\dout_buf[10]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(\q_tmp_reg_n_3_[11] ),
        .I1(q_buf[11]),
        .I2(show_ahead_reg_n_3),
        .O(\dout_buf[11]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(\q_tmp_reg_n_3_[12] ),
        .I1(q_buf[12]),
        .I2(show_ahead_reg_n_3),
        .O(\dout_buf[12]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(\q_tmp_reg_n_3_[13] ),
        .I1(q_buf[13]),
        .I2(show_ahead_reg_n_3),
        .O(\dout_buf[13]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(\q_tmp_reg_n_3_[14] ),
        .I1(q_buf[14]),
        .I2(show_ahead_reg_n_3),
        .O(\dout_buf[14]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(\q_tmp_reg_n_3_[15] ),
        .I1(q_buf[15]),
        .I2(show_ahead_reg_n_3),
        .O(\dout_buf[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(\q_tmp_reg_n_3_[16] ),
        .I1(q_buf[16]),
        .I2(show_ahead_reg_n_3),
        .O(\dout_buf[16]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_1 
       (.I0(\q_tmp_reg_n_3_[17] ),
        .I1(q_buf[17]),
        .I2(show_ahead_reg_n_3),
        .O(\dout_buf[17]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[18]_i_1 
       (.I0(\q_tmp_reg_n_3_[18] ),
        .I1(q_buf[18]),
        .I2(show_ahead_reg_n_3),
        .O(\dout_buf[18]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[19]_i_1 
       (.I0(\q_tmp_reg_n_3_[19] ),
        .I1(q_buf[19]),
        .I2(show_ahead_reg_n_3),
        .O(\dout_buf[19]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(\q_tmp_reg_n_3_[1] ),
        .I1(q_buf[1]),
        .I2(show_ahead_reg_n_3),
        .O(\dout_buf[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[20]_i_1 
       (.I0(\q_tmp_reg_n_3_[20] ),
        .I1(q_buf[20]),
        .I2(show_ahead_reg_n_3),
        .O(\dout_buf[20]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[21]_i_1 
       (.I0(\q_tmp_reg_n_3_[21] ),
        .I1(q_buf[21]),
        .I2(show_ahead_reg_n_3),
        .O(\dout_buf[21]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[22]_i_1 
       (.I0(\q_tmp_reg_n_3_[22] ),
        .I1(q_buf[22]),
        .I2(show_ahead_reg_n_3),
        .O(\dout_buf[22]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[23]_i_1 
       (.I0(\q_tmp_reg_n_3_[23] ),
        .I1(q_buf[23]),
        .I2(show_ahead_reg_n_3),
        .O(\dout_buf[23]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[24]_i_1 
       (.I0(\q_tmp_reg_n_3_[24] ),
        .I1(q_buf[24]),
        .I2(show_ahead_reg_n_3),
        .O(\dout_buf[24]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[25]_i_1 
       (.I0(\q_tmp_reg_n_3_[25] ),
        .I1(q_buf[25]),
        .I2(show_ahead_reg_n_3),
        .O(\dout_buf[25]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[26]_i_1 
       (.I0(\q_tmp_reg_n_3_[26] ),
        .I1(q_buf[26]),
        .I2(show_ahead_reg_n_3),
        .O(\dout_buf[26]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[27]_i_1 
       (.I0(\q_tmp_reg_n_3_[27] ),
        .I1(q_buf[27]),
        .I2(show_ahead_reg_n_3),
        .O(\dout_buf[27]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[28]_i_1 
       (.I0(\q_tmp_reg_n_3_[28] ),
        .I1(q_buf[28]),
        .I2(show_ahead_reg_n_3),
        .O(\dout_buf[28]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[29]_i_1 
       (.I0(\q_tmp_reg_n_3_[29] ),
        .I1(q_buf[29]),
        .I2(show_ahead_reg_n_3),
        .O(\dout_buf[29]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(\q_tmp_reg_n_3_[2] ),
        .I1(q_buf[2]),
        .I2(show_ahead_reg_n_3),
        .O(\dout_buf[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[30]_i_1 
       (.I0(\q_tmp_reg_n_3_[30] ),
        .I1(q_buf[30]),
        .I2(show_ahead_reg_n_3),
        .O(\dout_buf[30]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[31]_i_1 
       (.I0(\q_tmp_reg_n_3_[31] ),
        .I1(q_buf[31]),
        .I2(show_ahead_reg_n_3),
        .O(\dout_buf[31]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[32]_i_1 
       (.I0(\q_tmp_reg_n_3_[32] ),
        .I1(q_buf[32]),
        .I2(show_ahead_reg_n_3),
        .O(\dout_buf[32]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[33]_i_1 
       (.I0(\q_tmp_reg_n_3_[33] ),
        .I1(q_buf[33]),
        .I2(show_ahead_reg_n_3),
        .O(\dout_buf[33]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[34]_i_1 
       (.I0(\q_tmp_reg_n_3_[34] ),
        .I1(q_buf[34]),
        .I2(show_ahead_reg_n_3),
        .O(\dout_buf[34]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[35]_i_1 
       (.I0(\q_tmp_reg_n_3_[35] ),
        .I1(q_buf[35]),
        .I2(show_ahead_reg_n_3),
        .O(\dout_buf[35]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[36]_i_1 
       (.I0(\q_tmp_reg_n_3_[36] ),
        .I1(q_buf[36]),
        .I2(show_ahead_reg_n_3),
        .O(\dout_buf[36]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[37]_i_1 
       (.I0(\q_tmp_reg_n_3_[37] ),
        .I1(q_buf[37]),
        .I2(show_ahead_reg_n_3),
        .O(\dout_buf[37]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[38]_i_1 
       (.I0(\q_tmp_reg_n_3_[38] ),
        .I1(q_buf[38]),
        .I2(show_ahead_reg_n_3),
        .O(\dout_buf[38]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[39]_i_1 
       (.I0(\q_tmp_reg_n_3_[39] ),
        .I1(q_buf[39]),
        .I2(show_ahead_reg_n_3),
        .O(\dout_buf[39]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(\q_tmp_reg_n_3_[3] ),
        .I1(q_buf[3]),
        .I2(show_ahead_reg_n_3),
        .O(\dout_buf[3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[40]_i_1 
       (.I0(\q_tmp_reg_n_3_[40] ),
        .I1(q_buf[40]),
        .I2(show_ahead_reg_n_3),
        .O(\dout_buf[40]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[41]_i_1 
       (.I0(\q_tmp_reg_n_3_[41] ),
        .I1(q_buf[41]),
        .I2(show_ahead_reg_n_3),
        .O(\dout_buf[41]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[42]_i_1 
       (.I0(\q_tmp_reg_n_3_[42] ),
        .I1(q_buf[42]),
        .I2(show_ahead_reg_n_3),
        .O(\dout_buf[42]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[43]_i_1 
       (.I0(\q_tmp_reg_n_3_[43] ),
        .I1(q_buf[43]),
        .I2(show_ahead_reg_n_3),
        .O(\dout_buf[43]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[44]_i_1 
       (.I0(\q_tmp_reg_n_3_[44] ),
        .I1(q_buf[44]),
        .I2(show_ahead_reg_n_3),
        .O(\dout_buf[44]_i_1_n_3 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[45]_i_1 
       (.I0(\q_tmp_reg_n_3_[45] ),
        .I1(q_buf[45]),
        .I2(show_ahead_reg_n_3),
        .O(\dout_buf[45]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[46]_i_1 
       (.I0(\q_tmp_reg_n_3_[46] ),
        .I1(q_buf[46]),
        .I2(show_ahead_reg_n_3),
        .O(\dout_buf[46]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[47]_i_1 
       (.I0(\q_tmp_reg_n_3_[47] ),
        .I1(q_buf[47]),
        .I2(show_ahead_reg_n_3),
        .O(\dout_buf[47]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(\q_tmp_reg_n_3_[4] ),
        .I1(q_buf[4]),
        .I2(show_ahead_reg_n_3),
        .O(\dout_buf[4]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(\q_tmp_reg_n_3_[5] ),
        .I1(q_buf[5]),
        .I2(show_ahead_reg_n_3),
        .O(\dout_buf[5]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[66]_i_1 
       (.I0(\q_tmp_reg_n_3_[66] ),
        .I1(q_buf[66]),
        .I2(show_ahead_reg_n_3),
        .O(\dout_buf[66]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(\q_tmp_reg_n_3_[6] ),
        .I1(q_buf[6]),
        .I2(show_ahead_reg_n_3),
        .O(\dout_buf[6]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(\q_tmp_reg_n_3_[7] ),
        .I1(q_buf[7]),
        .I2(show_ahead_reg_n_3),
        .O(\dout_buf[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(\q_tmp_reg_n_3_[8] ),
        .I1(q_buf[8]),
        .I2(show_ahead_reg_n_3),
        .O(\dout_buf[8]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(\q_tmp_reg_n_3_[9] ),
        .I1(q_buf[9]),
        .I2(show_ahead_reg_n_3),
        .O(\dout_buf[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_3 ),
        .Q(data_vld_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_3 ),
        .Q(data_vld_reg[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_3 ),
        .Q(data_vld_reg[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_3 ),
        .Q(data_vld_reg[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_3 ),
        .Q(data_vld_reg[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_3 ),
        .Q(data_vld_reg[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_3 ),
        .Q(data_vld_reg[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_3 ),
        .Q(data_vld_reg[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_1_n_3 ),
        .Q(data_vld_reg[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[18]_i_1_n_3 ),
        .Q(data_vld_reg[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[19]_i_1_n_3 ),
        .Q(data_vld_reg[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_3 ),
        .Q(data_vld_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[20]_i_1_n_3 ),
        .Q(data_vld_reg[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[21]_i_1_n_3 ),
        .Q(data_vld_reg[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[22]_i_1_n_3 ),
        .Q(data_vld_reg[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[23]_i_1_n_3 ),
        .Q(data_vld_reg[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[24]_i_1_n_3 ),
        .Q(data_vld_reg[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[25]_i_1_n_3 ),
        .Q(data_vld_reg[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[26]_i_1_n_3 ),
        .Q(data_vld_reg[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[27]_i_1_n_3 ),
        .Q(data_vld_reg[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[28]_i_1_n_3 ),
        .Q(data_vld_reg[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[29]_i_1_n_3 ),
        .Q(data_vld_reg[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_3 ),
        .Q(data_vld_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[30]_i_1_n_3 ),
        .Q(data_vld_reg[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[31]_i_1_n_3 ),
        .Q(data_vld_reg[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[32]_i_1_n_3 ),
        .Q(data_vld_reg[32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[33]_i_1_n_3 ),
        .Q(data_vld_reg[33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[34]_i_1_n_3 ),
        .Q(data_vld_reg[34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[35]_i_1_n_3 ),
        .Q(data_vld_reg[35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[36] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[36]_i_1_n_3 ),
        .Q(data_vld_reg[36]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[37] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[37]_i_1_n_3 ),
        .Q(data_vld_reg[37]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[38] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[38]_i_1_n_3 ),
        .Q(data_vld_reg[38]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[39] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[39]_i_1_n_3 ),
        .Q(data_vld_reg[39]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_3 ),
        .Q(data_vld_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[40] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[40]_i_1_n_3 ),
        .Q(data_vld_reg[40]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[41] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[41]_i_1_n_3 ),
        .Q(data_vld_reg[41]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[42] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[42]_i_1_n_3 ),
        .Q(data_vld_reg[42]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[43] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[43]_i_1_n_3 ),
        .Q(data_vld_reg[43]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[44] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[44]_i_1_n_3 ),
        .Q(data_vld_reg[44]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[45] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[45]_i_1_n_3 ),
        .Q(data_vld_reg[45]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[46] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[46]_i_1_n_3 ),
        .Q(data_vld_reg[46]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[47] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[47]_i_1_n_3 ),
        .Q(data_vld_reg[47]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_3 ),
        .Q(data_vld_reg[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_3 ),
        .Q(data_vld_reg[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[66] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[66]_i_1_n_3 ),
        .Q(data_vld_reg[48]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_3 ),
        .Q(data_vld_reg[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_3 ),
        .Q(data_vld_reg[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_3 ),
        .Q(data_vld_reg[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_3 ),
        .Q(data_vld_reg[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'hBAAA)) 
    dout_valid_i_1__0
       (.I0(empty_n_reg_n_3),
        .I1(rdata_ack_t),
        .I2(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I3(beat_valid),
        .O(dout_valid_i_1__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1__0_n_3),
        .Q(beat_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFF7F7F7F0F707070)) 
    empty_n_i_1
       (.I0(empty_n_i_2__0_n_3),
        .I1(empty_n_i_3__0_n_3),
        .I2(pop),
        .I3(m_axi_A_BUS_RVALID),
        .I4(m_axi_A_BUS_RREADY),
        .I5(empty_n_reg_n_3),
        .O(empty_n_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    empty_n_i_2__0
       (.I0(usedw_reg__0[6]),
        .I1(usedw_reg__0[7]),
        .I2(Q[5]),
        .I3(Q[4]),
        .O(empty_n_i_2__0_n_3));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    empty_n_i_3__0
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(empty_n_i_3__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_3),
        .Q(empty_n_reg_n_3),
        .R(SR));
  LUT6 #(
    .INIT(64'hFF7FFFFFFF0FFF0F)) 
    full_n_i_1__4
       (.I0(full_n_i_2__3_n_3),
        .I1(full_n_i_3__3_n_3),
        .I2(ap_rst_n),
        .I3(pop),
        .I4(m_axi_A_BUS_RVALID),
        .I5(m_axi_A_BUS_RREADY),
        .O(full_n_i_1__4_n_3));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    full_n_i_2__3
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(usedw_reg__0[6]),
        .I3(usedw_reg__0[7]),
        .O(full_n_i_2__3_n_3));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    full_n_i_3__3
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(full_n_i_3__3_n_3));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__4_n_3),
        .Q(m_axi_A_BUS_RREADY),
        .R(1'b0));
  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p3_d64" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p3_d64" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "17152" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "66" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,rnext,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,waddr,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_mem_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_DBITERR_UNCONNECTED),
        .DIADI(m_axi_A_BUS_RDATA[31:0]),
        .DIBDI(m_axi_A_BUS_RDATA[63:32]),
        .DIPADIP({1'b1,DIPADIP}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(q_buf[31:0]),
        .DOBDO({mem_reg_n_56,mem_reg_n_57,mem_reg_n_58,mem_reg_n_59,mem_reg_n_60,mem_reg_n_61,mem_reg_n_62,mem_reg_n_63,mem_reg_n_64,mem_reg_n_65,mem_reg_n_66,mem_reg_n_67,mem_reg_n_68,mem_reg_n_69,mem_reg_n_70,mem_reg_n_71,q_buf[47:32]}),
        .DOPADOP({NLW_mem_reg_DOPADOP_UNCONNECTED[3],q_buf[66],mem_reg_n_90,mem_reg_n_91}),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(m_axi_A_BUS_RREADY),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_mem_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({m_axi_A_BUS_RVALID,m_axi_A_BUS_RVALID,m_axi_A_BUS_RVALID,m_axi_A_BUS_RVALID,m_axi_A_BUS_RVALID,m_axi_A_BUS_RVALID,m_axi_A_BUS_RVALID,m_axi_A_BUS_RVALID}));
  LUT5 #(
    .INIT(32'h7080FF00)) 
    mem_reg_i_1
       (.I0(\raddr_reg_n_3_[6] ),
        .I1(mem_reg_i_9_n_3),
        .I2(mem_reg_i_10__0_n_3),
        .I3(\raddr_reg_n_3_[7] ),
        .I4(pop),
        .O(rnext[7]));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    mem_reg_i_10__0
       (.I0(\raddr_reg_n_3_[5] ),
        .I1(\raddr_reg_n_3_[4] ),
        .I2(\raddr_reg_n_3_[6] ),
        .I3(\raddr_reg_n_3_[7] ),
        .I4(mem_reg_i_13__0_n_3),
        .O(mem_reg_i_10__0_n_3));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    mem_reg_i_11__0
       (.I0(\raddr_reg_n_3_[4] ),
        .I1(\raddr_reg_n_3_[2] ),
        .I2(\raddr_reg_n_3_[0] ),
        .I3(\raddr_reg_n_3_[1] ),
        .I4(\raddr_reg_n_3_[3] ),
        .O(mem_reg_i_11__0_n_3));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h7)) 
    mem_reg_i_12__0
       (.I0(\raddr_reg_n_3_[1] ),
        .I1(\raddr_reg_n_3_[0] ),
        .O(mem_reg_i_12__0_n_3));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    mem_reg_i_13__0
       (.I0(\raddr_reg_n_3_[2] ),
        .I1(\raddr_reg_n_3_[3] ),
        .I2(\raddr_reg_n_3_[0] ),
        .I3(\raddr_reg_n_3_[1] ),
        .O(mem_reg_i_13__0_n_3));
  LUT4 #(
    .INIT(16'h48F0)) 
    mem_reg_i_2
       (.I0(mem_reg_i_9_n_3),
        .I1(mem_reg_i_10__0_n_3),
        .I2(\raddr_reg_n_3_[6] ),
        .I3(pop),
        .O(rnext[6]));
  LUT4 #(
    .INIT(16'h48F0)) 
    mem_reg_i_3
       (.I0(mem_reg_i_11__0_n_3),
        .I1(mem_reg_i_10__0_n_3),
        .I2(\raddr_reg_n_3_[5] ),
        .I3(pop),
        .O(rnext[5]));
  LUT6 #(
    .INIT(64'hDF002000FFFF0000)) 
    mem_reg_i_4
       (.I0(\raddr_reg_n_3_[3] ),
        .I1(mem_reg_i_12__0_n_3),
        .I2(\raddr_reg_n_3_[2] ),
        .I3(mem_reg_i_10__0_n_3),
        .I4(\raddr_reg_n_3_[4] ),
        .I5(pop),
        .O(rnext[4]));
  LUT6 #(
    .INIT(64'h7F008000FFFF0000)) 
    mem_reg_i_5
       (.I0(\raddr_reg_n_3_[2] ),
        .I1(\raddr_reg_n_3_[0] ),
        .I2(\raddr_reg_n_3_[1] ),
        .I3(mem_reg_i_10__0_n_3),
        .I4(\raddr_reg_n_3_[3] ),
        .I5(pop),
        .O(rnext[3]));
  LUT5 #(
    .INIT(32'h7080FF00)) 
    mem_reg_i_6
       (.I0(\raddr_reg_n_3_[1] ),
        .I1(\raddr_reg_n_3_[0] ),
        .I2(mem_reg_i_10__0_n_3),
        .I3(\raddr_reg_n_3_[2] ),
        .I4(pop),
        .O(rnext[2]));
  LUT4 #(
    .INIT(16'h48F0)) 
    mem_reg_i_7
       (.I0(\raddr_reg_n_3_[0] ),
        .I1(mem_reg_i_10__0_n_3),
        .I2(\raddr_reg_n_3_[1] ),
        .I3(pop),
        .O(rnext[1]));
  LUT6 #(
    .INIT(64'h2C2C2C2CCC2C2C2C)) 
    mem_reg_i_8
       (.I0(mem_reg_i_10__0_n_3),
        .I1(\raddr_reg_n_3_[0] ),
        .I2(empty_n_reg_n_3),
        .I3(beat_valid),
        .I4(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I5(rdata_ack_t),
        .O(rnext[0]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    mem_reg_i_9
       (.I0(\raddr_reg_n_3_[5] ),
        .I1(\raddr_reg_n_3_[3] ),
        .I2(\raddr_reg_n_3_[1] ),
        .I3(\raddr_reg_n_3_[0] ),
        .I4(\raddr_reg_n_3_[2] ),
        .I5(\raddr_reg_n_3_[4] ),
        .O(mem_reg_i_9_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__18_carry__0_i_1
       (.I0(usedw_reg__0[6]),
        .I1(usedw_reg__0[7]),
        .O(\usedw_reg[7]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__18_carry__0_i_2
       (.I0(Q[5]),
        .I1(usedw_reg__0[6]),
        .O(\usedw_reg[7]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__18_carry__0_i_3
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(\usedw_reg[7]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out__18_carry_i_1
       (.I0(Q[1]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__18_carry_i_2
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__18_carry_i_3
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__18_carry_i_4
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h6555)) 
    p_0_out__18_carry_i_5
       (.I0(Q[1]),
        .I1(pop),
        .I2(m_axi_A_BUS_RVALID),
        .I3(m_axi_A_BUS_RREADY),
        .O(S[0]));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_A_BUS_RDATA[0]),
        .Q(\q_tmp_reg_n_3_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_A_BUS_RDATA[10]),
        .Q(\q_tmp_reg_n_3_[10] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_A_BUS_RDATA[11]),
        .Q(\q_tmp_reg_n_3_[11] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_A_BUS_RDATA[12]),
        .Q(\q_tmp_reg_n_3_[12] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_A_BUS_RDATA[13]),
        .Q(\q_tmp_reg_n_3_[13] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_A_BUS_RDATA[14]),
        .Q(\q_tmp_reg_n_3_[14] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_A_BUS_RDATA[15]),
        .Q(\q_tmp_reg_n_3_[15] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[16] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_A_BUS_RDATA[16]),
        .Q(\q_tmp_reg_n_3_[16] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_A_BUS_RDATA[17]),
        .Q(\q_tmp_reg_n_3_[17] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[18] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_A_BUS_RDATA[18]),
        .Q(\q_tmp_reg_n_3_[18] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[19] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_A_BUS_RDATA[19]),
        .Q(\q_tmp_reg_n_3_[19] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_A_BUS_RDATA[1]),
        .Q(\q_tmp_reg_n_3_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[20] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_A_BUS_RDATA[20]),
        .Q(\q_tmp_reg_n_3_[20] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[21] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_A_BUS_RDATA[21]),
        .Q(\q_tmp_reg_n_3_[21] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[22] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_A_BUS_RDATA[22]),
        .Q(\q_tmp_reg_n_3_[22] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[23] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_A_BUS_RDATA[23]),
        .Q(\q_tmp_reg_n_3_[23] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[24] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_A_BUS_RDATA[24]),
        .Q(\q_tmp_reg_n_3_[24] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[25] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_A_BUS_RDATA[25]),
        .Q(\q_tmp_reg_n_3_[25] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[26] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_A_BUS_RDATA[26]),
        .Q(\q_tmp_reg_n_3_[26] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[27] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_A_BUS_RDATA[27]),
        .Q(\q_tmp_reg_n_3_[27] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[28] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_A_BUS_RDATA[28]),
        .Q(\q_tmp_reg_n_3_[28] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[29] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_A_BUS_RDATA[29]),
        .Q(\q_tmp_reg_n_3_[29] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_A_BUS_RDATA[2]),
        .Q(\q_tmp_reg_n_3_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[30] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_A_BUS_RDATA[30]),
        .Q(\q_tmp_reg_n_3_[30] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[31] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_A_BUS_RDATA[31]),
        .Q(\q_tmp_reg_n_3_[31] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[32] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_A_BUS_RDATA[32]),
        .Q(\q_tmp_reg_n_3_[32] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[33] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_A_BUS_RDATA[33]),
        .Q(\q_tmp_reg_n_3_[33] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[34] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_A_BUS_RDATA[34]),
        .Q(\q_tmp_reg_n_3_[34] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[35] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_A_BUS_RDATA[35]),
        .Q(\q_tmp_reg_n_3_[35] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[36] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_A_BUS_RDATA[36]),
        .Q(\q_tmp_reg_n_3_[36] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[37] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_A_BUS_RDATA[37]),
        .Q(\q_tmp_reg_n_3_[37] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[38] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_A_BUS_RDATA[38]),
        .Q(\q_tmp_reg_n_3_[38] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[39] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_A_BUS_RDATA[39]),
        .Q(\q_tmp_reg_n_3_[39] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_A_BUS_RDATA[3]),
        .Q(\q_tmp_reg_n_3_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[40] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_A_BUS_RDATA[40]),
        .Q(\q_tmp_reg_n_3_[40] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[41] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_A_BUS_RDATA[41]),
        .Q(\q_tmp_reg_n_3_[41] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[42] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_A_BUS_RDATA[42]),
        .Q(\q_tmp_reg_n_3_[42] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[43] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_A_BUS_RDATA[43]),
        .Q(\q_tmp_reg_n_3_[43] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[44] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_A_BUS_RDATA[44]),
        .Q(\q_tmp_reg_n_3_[44] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[45] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_A_BUS_RDATA[45]),
        .Q(\q_tmp_reg_n_3_[45] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[46] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_A_BUS_RDATA[46]),
        .Q(\q_tmp_reg_n_3_[46] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[47] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_A_BUS_RDATA[47]),
        .Q(\q_tmp_reg_n_3_[47] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_A_BUS_RDATA[4]),
        .Q(\q_tmp_reg_n_3_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_A_BUS_RDATA[5]),
        .Q(\q_tmp_reg_n_3_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[66] 
       (.C(ap_clk),
        .CE(push),
        .D(DIPADIP[2]),
        .Q(\q_tmp_reg_n_3_[66] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_A_BUS_RDATA[6]),
        .Q(\q_tmp_reg_n_3_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_A_BUS_RDATA[7]),
        .Q(\q_tmp_reg_n_3_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_A_BUS_RDATA[8]),
        .Q(\q_tmp_reg_n_3_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_A_BUS_RDATA[9]),
        .Q(\q_tmp_reg_n_3_[9] ),
        .R(SR));
  LUT2 #(
    .INIT(4'h2)) 
    \raddr[0]_i_1__0 
       (.I0(mem_reg_i_10__0_n_3),
        .I1(\raddr_reg_n_3_[0] ),
        .O(\raddr[0]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \raddr[1]_i_1__0 
       (.I0(\raddr_reg_n_3_[1] ),
        .I1(\raddr_reg_n_3_[0] ),
        .I2(mem_reg_i_10__0_n_3),
        .O(\raddr[1]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h6A00)) 
    \raddr[2]_i_1__0 
       (.I0(\raddr_reg_n_3_[2] ),
        .I1(\raddr_reg_n_3_[1] ),
        .I2(\raddr_reg_n_3_[0] ),
        .I3(mem_reg_i_10__0_n_3),
        .O(\raddr[2]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h6AAA0000)) 
    \raddr[3]_i_1__0 
       (.I0(\raddr_reg_n_3_[3] ),
        .I1(\raddr_reg_n_3_[2] ),
        .I2(\raddr_reg_n_3_[0] ),
        .I3(\raddr_reg_n_3_[1] ),
        .I4(mem_reg_i_10__0_n_3),
        .O(\raddr[3]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \raddr[4]_i_1__0 
       (.I0(\raddr_reg_n_3_[4] ),
        .I1(\raddr_reg_n_3_[3] ),
        .I2(\raddr_reg_n_3_[1] ),
        .I3(\raddr_reg_n_3_[0] ),
        .I4(\raddr_reg_n_3_[2] ),
        .I5(mem_reg_i_10__0_n_3),
        .O(\raddr[4]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'hAA6AAAAA00000000)) 
    \raddr[5]_i_1__0 
       (.I0(\raddr_reg_n_3_[5] ),
        .I1(\raddr_reg_n_3_[4] ),
        .I2(\raddr_reg_n_3_[2] ),
        .I3(mem_reg_i_12__0_n_3),
        .I4(\raddr_reg_n_3_[3] ),
        .I5(mem_reg_i_10__0_n_3),
        .O(\raddr[5]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \raddr[6]_i_1__0 
       (.I0(\raddr_reg_n_3_[6] ),
        .I1(mem_reg_i_9_n_3),
        .I2(mem_reg_i_10__0_n_3),
        .O(\raddr[6]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hAA2A)) 
    \raddr[7]_i_1 
       (.I0(empty_n_reg_n_3),
        .I1(beat_valid),
        .I2(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I3(rdata_ack_t),
        .O(pop));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h6A00)) 
    \raddr[7]_i_2__0 
       (.I0(\raddr_reg_n_3_[7] ),
        .I1(\raddr_reg_n_3_[6] ),
        .I2(mem_reg_i_9_n_3),
        .I3(mem_reg_i_10__0_n_3),
        .O(\raddr[7]_i_2__0_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[0]_i_1__0_n_3 ),
        .Q(\raddr_reg_n_3_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[1]_i_1__0_n_3 ),
        .Q(\raddr_reg_n_3_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[2]_i_1__0_n_3 ),
        .Q(\raddr_reg_n_3_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[3]_i_1__0_n_3 ),
        .Q(\raddr_reg_n_3_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[4]_i_1__0_n_3 ),
        .Q(\raddr_reg_n_3_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[5]_i_1__0_n_3 ),
        .Q(\raddr_reg_n_3_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[6]_i_1__0_n_3 ),
        .Q(\raddr_reg_n_3_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[7]_i_2__0_n_3 ),
        .Q(\raddr_reg_n_3_[7] ),
        .R(SR));
  LUT5 #(
    .INIT(32'h00000008)) 
    show_ahead_i_1__0
       (.I0(m_axi_A_BUS_RREADY),
        .I1(m_axi_A_BUS_RVALID),
        .I2(show_ahead_i_2_n_3),
        .I3(usedw_reg__0[6]),
        .I4(usedw_reg__0[7]),
        .O(show_ahead0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFE)) 
    show_ahead_i_2
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(pop),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(show_ahead_i_3__0_n_3),
        .O(show_ahead_i_2_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    show_ahead_i_3__0
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(show_ahead_i_3__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead_reg_n_3),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1__0 
       (.I0(Q[0]),
        .O(\usedw[0]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'h7878787888787878)) 
    \usedw[7]_i_1__0 
       (.I0(m_axi_A_BUS_RVALID),
        .I1(m_axi_A_BUS_RREADY),
        .I2(empty_n_reg_n_3),
        .I3(beat_valid),
        .I4(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I5(rdata_ack_t),
        .O(\usedw[7]_i_1__0_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_3 ),
        .D(\usedw[0]_i_1__0_n_3 ),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_3 ),
        .D(\usedw_reg[5]_0 [0]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_3 ),
        .D(\usedw_reg[5]_0 [1]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_3 ),
        .D(\usedw_reg[5]_0 [2]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_3 ),
        .D(\usedw_reg[5]_0 [3]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_3 ),
        .D(\usedw_reg[5]_0 [4]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_3 ),
        .D(\usedw_reg[5]_0 [5]),
        .Q(usedw_reg__0[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_3 ),
        .D(\usedw_reg[5]_0 [6]),
        .Q(usedw_reg__0[7]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[0]_i_1__0 
       (.I0(waddr[0]),
        .O(\waddr[0]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr[1]_i_1__0 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .O(\waddr[1]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \waddr[2]_i_1__0 
       (.I0(waddr[2]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .O(\waddr[2]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \waddr[3]_i_1__0 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[3]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \waddr[4]_i_1__1 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .O(\waddr[4]_i_1__1_n_3 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[5]_i_1__0 
       (.I0(waddr[5]),
        .I1(waddr[3]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(waddr[4]),
        .O(\waddr[5]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[6]_i_1__0 
       (.I0(waddr[6]),
        .I1(waddr[4]),
        .I2(waddr[2]),
        .I3(\waddr[6]_i_2__0_n_3 ),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[6]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_2__0 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .O(\waddr[6]_i_2__0_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[7]_i_1__0 
       (.I0(m_axi_A_BUS_RVALID),
        .I1(m_axi_A_BUS_RREADY),
        .O(push));
  LUT4 #(
    .INIT(16'hB8CC)) 
    \waddr[7]_i_2__0 
       (.I0(\waddr[7]_i_3__0_n_3 ),
        .I1(waddr[7]),
        .I2(\waddr[7]_i_4__0_n_3 ),
        .I3(waddr[6]),
        .O(\waddr[7]_i_2__0_n_3 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[7]_i_3__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_3__0_n_3 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \waddr[7]_i_4__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_4__0_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1__0_n_3 ),
        .Q(waddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1__0_n_3 ),
        .Q(waddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1__0_n_3 ),
        .Q(waddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1__0_n_3 ),
        .Q(waddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1__1_n_3 ),
        .Q(waddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1__0_n_3 ),
        .Q(waddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1__0_n_3 ),
        .Q(waddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_2__0_n_3 ),
        .Q(waddr[7]),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_LL_prefetch_A_BUS_m_axi_fifo
   (burst_valid,
    fifo_burst_ready,
    E,
    last_loop__8,
    D,
    SR,
    \bus_equal_gen.WLAST_Dummy_reg ,
    ap_rst_n_0,
    ap_clk,
    next_loop,
    \bus_equal_gen.WVALID_Dummy_reg ,
    m_axi_A_BUS_WREADY,
    data_valid,
    Q,
    \sect_len_buf_reg[8] ,
    \bus_equal_gen.len_cnt_reg[7] ,
    ap_rst_n,
    m_axi_A_BUS_WLAST);
  output burst_valid;
  output fifo_burst_ready;
  output [0:0]E;
  output last_loop__8;
  output [3:0]D;
  output [0:0]SR;
  output \bus_equal_gen.WLAST_Dummy_reg ;
  input ap_rst_n_0;
  input ap_clk;
  input next_loop;
  input \bus_equal_gen.WVALID_Dummy_reg ;
  input m_axi_A_BUS_WREADY;
  input data_valid;
  input [4:0]Q;
  input [8:0]\sect_len_buf_reg[8] ;
  input [7:0]\bus_equal_gen.len_cnt_reg[7] ;
  input ap_rst_n;
  input m_axi_A_BUS_WLAST;

  wire [3:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire burst_valid;
  wire \bus_equal_gen.WLAST_Dummy_i_3_n_3 ;
  wire \bus_equal_gen.WLAST_Dummy_i_4_n_3 ;
  wire \bus_equal_gen.WLAST_Dummy_reg ;
  wire \bus_equal_gen.WVALID_Dummy_reg ;
  wire [7:0]\bus_equal_gen.len_cnt_reg[7] ;
  wire \could_multi_bursts.awlen_buf[3]_i_3_n_3 ;
  wire data_valid;
  wire data_vld_i_1_n_3;
  wire data_vld_reg_n_3;
  wire empty_n_i_1__4_n_3;
  wire fifo_burst_ready;
  wire full_n_i_1_n_3;
  wire full_n_i_2__6_n_3;
  wire full_n_i_3__1_n_3;
  wire last_loop__8;
  wire m_axi_A_BUS_WLAST;
  wire m_axi_A_BUS_WREADY;
  wire \mem_reg[4][0]_srl5_n_3 ;
  wire \mem_reg[4][1]_srl5_n_3 ;
  wire \mem_reg[4][2]_srl5_n_3 ;
  wire \mem_reg[4][3]_srl5_n_3 ;
  wire \mem_reg[4][4]_srl5_n_3 ;
  wire \mem_reg[4][5]_srl5_n_3 ;
  wire \mem_reg[4][6]_srl5_n_3 ;
  wire \mem_reg[4][7]_srl5_n_3 ;
  wire next_burst0__14;
  wire next_loop;
  wire p_10_in;
  wire \pout[0]_i_1_n_3 ;
  wire \pout[1]_i_1_n_3 ;
  wire \pout[2]_i_1_n_3 ;
  wire \pout_reg_n_3_[0] ;
  wire \pout_reg_n_3_[1] ;
  wire \pout_reg_n_3_[2] ;
  wire push;
  wire [7:0]q;
  wire [8:0]\sect_len_buf_reg[8] ;

  LUT6 #(
    .INIT(64'h80FF808080008080)) 
    \bus_equal_gen.WLAST_Dummy_i_1 
       (.I0(next_burst0__14),
        .I1(data_valid),
        .I2(burst_valid),
        .I3(m_axi_A_BUS_WREADY),
        .I4(\bus_equal_gen.WVALID_Dummy_reg ),
        .I5(m_axi_A_BUS_WLAST),
        .O(\bus_equal_gen.WLAST_Dummy_reg ));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \bus_equal_gen.WLAST_Dummy_i_2 
       (.I0(q[7]),
        .I1(\bus_equal_gen.len_cnt_reg[7] [7]),
        .I2(q[6]),
        .I3(\bus_equal_gen.len_cnt_reg[7] [6]),
        .I4(\bus_equal_gen.WLAST_Dummy_i_3_n_3 ),
        .I5(\bus_equal_gen.WLAST_Dummy_i_4_n_3 ),
        .O(next_burst0__14));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \bus_equal_gen.WLAST_Dummy_i_3 
       (.I0(\bus_equal_gen.len_cnt_reg[7] [3]),
        .I1(q[3]),
        .I2(q[5]),
        .I3(\bus_equal_gen.len_cnt_reg[7] [5]),
        .I4(q[4]),
        .I5(\bus_equal_gen.len_cnt_reg[7] [4]),
        .O(\bus_equal_gen.WLAST_Dummy_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \bus_equal_gen.WLAST_Dummy_i_4 
       (.I0(\bus_equal_gen.len_cnt_reg[7] [0]),
        .I1(q[0]),
        .I2(q[2]),
        .I3(\bus_equal_gen.len_cnt_reg[7] [2]),
        .I4(q[1]),
        .I5(\bus_equal_gen.len_cnt_reg[7] [1]),
        .O(\bus_equal_gen.WLAST_Dummy_i_4_n_3 ));
  LUT4 #(
    .INIT(16'hD000)) 
    \bus_equal_gen.data_buf[63]_i_1 
       (.I0(\bus_equal_gen.WVALID_Dummy_reg ),
        .I1(m_axi_A_BUS_WREADY),
        .I2(burst_valid),
        .I3(data_valid),
        .O(E));
  LUT6 #(
    .INIT(64'h80008080FFFFFFFF)) 
    \bus_equal_gen.len_cnt[7]_i_1 
       (.I0(next_burst0__14),
        .I1(data_valid),
        .I2(burst_valid),
        .I3(m_axi_A_BUS_WREADY),
        .I4(\bus_equal_gen.WVALID_Dummy_reg ),
        .I5(ap_rst_n),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.awlen_buf[0]_i_1 
       (.I0(\sect_len_buf_reg[8] [0]),
        .I1(last_loop__8),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.awlen_buf[1]_i_1 
       (.I0(\sect_len_buf_reg[8] [1]),
        .I1(last_loop__8),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.awlen_buf[2]_i_1 
       (.I0(\sect_len_buf_reg[8] [2]),
        .I1(last_loop__8),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.awlen_buf[3]_i_1 
       (.I0(\sect_len_buf_reg[8] [3]),
        .I1(last_loop__8),
        .O(D[3]));
  LUT5 #(
    .INIT(32'h90000090)) 
    \could_multi_bursts.awlen_buf[3]_i_2 
       (.I0(Q[3]),
        .I1(\sect_len_buf_reg[8] [7]),
        .I2(\could_multi_bursts.awlen_buf[3]_i_3_n_3 ),
        .I3(\sect_len_buf_reg[8] [8]),
        .I4(Q[4]),
        .O(last_loop__8));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \could_multi_bursts.awlen_buf[3]_i_3 
       (.I0(Q[0]),
        .I1(\sect_len_buf_reg[8] [4]),
        .I2(\sect_len_buf_reg[8] [6]),
        .I3(Q[2]),
        .I4(\sect_len_buf_reg[8] [5]),
        .I5(Q[1]),
        .O(\could_multi_bursts.awlen_buf[3]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFAAFFAAFFAAEFAA)) 
    data_vld_i_1
       (.I0(push),
        .I1(\pout_reg_n_3_[0] ),
        .I2(empty_n_i_1__4_n_3),
        .I3(data_vld_reg_n_3),
        .I4(\pout_reg_n_3_[1] ),
        .I5(\pout_reg_n_3_[2] ),
        .O(data_vld_i_1_n_3));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1_n_3),
        .Q(data_vld_reg_n_3),
        .R(ap_rst_n_0));
  LUT5 #(
    .INIT(32'h8F0F8F8F)) 
    empty_n_i_1__4
       (.I0(next_burst0__14),
        .I1(data_valid),
        .I2(burst_valid),
        .I3(m_axi_A_BUS_WREADY),
        .I4(\bus_equal_gen.WVALID_Dummy_reg ),
        .O(empty_n_i_1__4_n_3));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(empty_n_i_1__4_n_3),
        .D(data_vld_reg_n_3),
        .Q(burst_valid),
        .R(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFB00FFFF)) 
    full_n_i_1
       (.I0(full_n_i_2__6_n_3),
        .I1(push),
        .I2(full_n_i_3__1_n_3),
        .I3(fifo_burst_ready),
        .I4(ap_rst_n),
        .I5(p_10_in),
        .O(full_n_i_1_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    full_n_i_2__6
       (.I0(\pout_reg_n_3_[2] ),
        .I1(\pout_reg_n_3_[1] ),
        .O(full_n_i_2__6_n_3));
  LUT2 #(
    .INIT(4'h7)) 
    full_n_i_3__1
       (.I0(\pout_reg_n_3_[0] ),
        .I1(data_vld_reg_n_3),
        .O(full_n_i_3__1_n_3));
  LUT6 #(
    .INIT(64'h8F0F8F8F00000000)) 
    full_n_i_4__0
       (.I0(next_burst0__14),
        .I1(data_valid),
        .I2(burst_valid),
        .I3(m_axi_A_BUS_WREADY),
        .I4(\bus_equal_gen.WVALID_Dummy_reg ),
        .I5(data_vld_reg_n_3),
        .O(p_10_in));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_3),
        .Q(fifo_burst_ready),
        .R(1'b0));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(D[0]),
        .Q(\mem_reg[4][0]_srl5_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_1 
       (.I0(fifo_burst_ready),
        .I1(next_loop),
        .O(push));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(D[1]),
        .Q(\mem_reg[4][1]_srl5_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(D[2]),
        .Q(\mem_reg[4][2]_srl5_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(D[3]),
        .Q(\mem_reg[4][3]_srl5_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][4]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][4]_srl5_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][5]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][5]_srl5_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][6]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][6]_srl5_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][7]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][7]_srl5_n_3 ));
  LUT6 #(
    .INIT(64'hAAFF55FF5400AA00)) 
    \pout[0]_i_1 
       (.I0(push),
        .I1(\pout_reg_n_3_[1] ),
        .I2(\pout_reg_n_3_[2] ),
        .I3(data_vld_reg_n_3),
        .I4(empty_n_i_1__4_n_3),
        .I5(\pout_reg_n_3_[0] ),
        .O(\pout[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hBBFF4400FF770080)) 
    \pout[1]_i_1 
       (.I0(empty_n_i_1__4_n_3),
        .I1(data_vld_reg_n_3),
        .I2(\pout_reg_n_3_[2] ),
        .I3(\pout_reg_n_3_[0] ),
        .I4(\pout_reg_n_3_[1] ),
        .I5(push),
        .O(\pout[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hB4F0F0F0F0F0F070)) 
    \pout[2]_i_1 
       (.I0(empty_n_i_1__4_n_3),
        .I1(data_vld_reg_n_3),
        .I2(\pout_reg_n_3_[2] ),
        .I3(\pout_reg_n_3_[0] ),
        .I4(\pout_reg_n_3_[1] ),
        .I5(push),
        .O(\pout[2]_i_1_n_3 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_3 ),
        .Q(\pout_reg_n_3_[0] ),
        .R(ap_rst_n_0));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_3 ),
        .Q(\pout_reg_n_3_[1] ),
        .R(ap_rst_n_0));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_3 ),
        .Q(\pout_reg_n_3_[2] ),
        .R(ap_rst_n_0));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(empty_n_i_1__4_n_3),
        .D(\mem_reg[4][0]_srl5_n_3 ),
        .Q(q[0]),
        .R(ap_rst_n_0));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(empty_n_i_1__4_n_3),
        .D(\mem_reg[4][1]_srl5_n_3 ),
        .Q(q[1]),
        .R(ap_rst_n_0));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(empty_n_i_1__4_n_3),
        .D(\mem_reg[4][2]_srl5_n_3 ),
        .Q(q[2]),
        .R(ap_rst_n_0));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(empty_n_i_1__4_n_3),
        .D(\mem_reg[4][3]_srl5_n_3 ),
        .Q(q[3]),
        .R(ap_rst_n_0));
  FDRE \q_reg[4] 
       (.C(ap_clk),
        .CE(empty_n_i_1__4_n_3),
        .D(\mem_reg[4][4]_srl5_n_3 ),
        .Q(q[4]),
        .R(ap_rst_n_0));
  FDRE \q_reg[5] 
       (.C(ap_clk),
        .CE(empty_n_i_1__4_n_3),
        .D(\mem_reg[4][5]_srl5_n_3 ),
        .Q(q[5]),
        .R(ap_rst_n_0));
  FDRE \q_reg[6] 
       (.C(ap_clk),
        .CE(empty_n_i_1__4_n_3),
        .D(\mem_reg[4][6]_srl5_n_3 ),
        .Q(q[6]),
        .R(ap_rst_n_0));
  FDRE \q_reg[7] 
       (.C(ap_clk),
        .CE(empty_n_i_1__4_n_3),
        .D(\mem_reg[4][7]_srl5_n_3 ),
        .Q(q[7]),
        .R(ap_rst_n_0));
endmodule

(* ORIG_REF_NAME = "LL_prefetch_A_BUS_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_LL_prefetch_A_BUS_m_axi_fifo__parameterized0
   (fifo_wreq_valid,
    A_BUS_AWREADY,
    E,
    S,
    Q,
    \align_len_reg[29] ,
    \align_len_reg[25] ,
    \align_len_reg[21] ,
    \align_len_reg[17] ,
    \align_len_reg[13] ,
    \align_len_reg[9] ,
    \align_len_reg[5] ,
    \start_addr_reg[31] ,
    \start_addr_reg[31]_0 ,
    \temp_fu_90_reg[0] ,
    \temp_fu_90_reg[15] ,
    \ap_CS_fsm_reg[70] ,
    invalid_len_event_reg,
    fifo_wreq_valid_buf_reg,
    \sect_cnt_reg_19__s_port_] ,
    ap_reg_ioackin_A_BUS_AWREADY_reg,
    SR,
    ap_rst_n_0,
    empty_n_reg_0,
    ap_clk,
    next_wreq,
    p_23_in,
    CO,
    wreq_handling_reg,
    ap_reg_ioackin_A_BUS_AWREADY_reg_0,
    \ap_CS_fsm_reg[70]_0 ,
    sect_cnt_reg,
    \end_addr_buf_reg[31] ,
    \tmp_5_reg_636_reg[15] ,
    \tmp_1_reg_585_reg[15] ,
    \A_BUS_addr_5_reg_630_reg[28] ,
    \ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_590_reg[0] ,
    ap_enable_reg_pp0_iter1,
    ap_enable_reg_pp0_iter1_reg,
    \state_reg[0] ,
    \tmp_3_reg_569_reg[15] ,
    \tmp_2_reg_553_reg[15] ,
    fifo_wreq_valid_buf_reg_0,
    \A_BUS_addr_1_reg_579_reg[28] ,
    \A_BUS_addr_3_reg_558_reg[28] ,
    \A_BUS_addr_2_reg_547_reg[28] ,
    ap_rst_n);
  output fifo_wreq_valid;
  output A_BUS_AWREADY;
  output [0:0]E;
  output [1:0]S;
  output [56:0]Q;
  output [3:0]\align_len_reg[29] ;
  output [3:0]\align_len_reg[25] ;
  output [3:0]\align_len_reg[21] ;
  output [3:0]\align_len_reg[17] ;
  output [3:0]\align_len_reg[13] ;
  output [3:0]\align_len_reg[9] ;
  output [2:0]\align_len_reg[5] ;
  output [3:0]\start_addr_reg[31] ;
  output [2:0]\start_addr_reg[31]_0 ;
  output [0:0]\temp_fu_90_reg[0] ;
  output [15:0]\temp_fu_90_reg[15] ;
  output [3:0]\ap_CS_fsm_reg[70] ;
  output invalid_len_event_reg;
  output fifo_wreq_valid_buf_reg;
  output \sect_cnt_reg_19__s_port_] ;
  output ap_reg_ioackin_A_BUS_AWREADY_reg;
  output [0:0]SR;
  input ap_rst_n_0;
  input empty_n_reg_0;
  input ap_clk;
  input next_wreq;
  input p_23_in;
  input [0:0]CO;
  input wreq_handling_reg;
  input ap_reg_ioackin_A_BUS_AWREADY_reg_0;
  input [7:0]\ap_CS_fsm_reg[70]_0 ;
  input [19:0]sect_cnt_reg;
  input [19:0]\end_addr_buf_reg[31] ;
  input [15:0]\tmp_5_reg_636_reg[15] ;
  input [15:0]\tmp_1_reg_585_reg[15] ;
  input [28:0]\A_BUS_addr_5_reg_630_reg[28] ;
  input \ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_590_reg[0] ;
  input ap_enable_reg_pp0_iter1;
  input ap_enable_reg_pp0_iter1_reg;
  input [0:0]\state_reg[0] ;
  input [15:0]\tmp_3_reg_569_reg[15] ;
  input [15:0]\tmp_2_reg_553_reg[15] ;
  input fifo_wreq_valid_buf_reg_0;
  input [28:0]\A_BUS_addr_1_reg_579_reg[28] ;
  input [28:0]\A_BUS_addr_3_reg_558_reg[28] ;
  input [28:0]\A_BUS_addr_2_reg_547_reg[28] ;
  input ap_rst_n;

  wire A_BUS_AWREADY;
  wire [28:0]\A_BUS_addr_1_reg_579_reg[28] ;
  wire [28:0]\A_BUS_addr_2_reg_547_reg[28] ;
  wire [28:0]\A_BUS_addr_3_reg_558_reg[28] ;
  wire [28:0]\A_BUS_addr_5_reg_630_reg[28] ;
  wire [0:0]CO;
  wire [0:0]E;
  wire [56:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire [3:0]\align_len_reg[13] ;
  wire [3:0]\align_len_reg[17] ;
  wire [3:0]\align_len_reg[21] ;
  wire [3:0]\align_len_reg[25] ;
  wire [3:0]\align_len_reg[29] ;
  wire [2:0]\align_len_reg[5] ;
  wire [3:0]\align_len_reg[9] ;
  wire [3:0]\ap_CS_fsm_reg[70] ;
  wire [7:0]\ap_CS_fsm_reg[70]_0 ;
  wire ap_clk;
  wire ap_condition_351;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg;
  wire \ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_590_reg[0] ;
  wire ap_reg_ioackin_A_BUS_AWREADY_i_2_n_3;
  wire ap_reg_ioackin_A_BUS_AWREADY_i_3_n_3;
  wire ap_reg_ioackin_A_BUS_AWREADY_i_4_n_3;
  wire ap_reg_ioackin_A_BUS_AWREADY_reg;
  wire ap_reg_ioackin_A_BUS_AWREADY_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire data_vld_i_1__0_n_3;
  wire data_vld_reg_n_3;
  wire empty_n_reg_0;
  wire [19:0]\end_addr_buf_reg[31] ;
  wire [63:60]fifo_wreq_data;
  wire fifo_wreq_valid;
  wire fifo_wreq_valid_buf_reg;
  wire fifo_wreq_valid_buf_reg_0;
  wire full_n_i_1__0_n_3;
  wire full_n_i_2__4_n_3;
  wire invalid_len_event_i_2_n_3;
  wire invalid_len_event_i_3_n_3;
  wire invalid_len_event_i_4_n_3;
  wire invalid_len_event_i_5_n_3;
  wire invalid_len_event_i_6_n_3;
  wire invalid_len_event_i_7_n_3;
  wire invalid_len_event_i_8_n_3;
  wire invalid_len_event_i_9_n_3;
  wire invalid_len_event_reg;
  wire \mem_reg[4][0]_srl5_i_2__0_n_3 ;
  wire \mem_reg[4][0]_srl5_i_4__0_n_3 ;
  wire \mem_reg[4][0]_srl5_n_3 ;
  wire \mem_reg[4][10]_srl5_i_1__0_n_3 ;
  wire \mem_reg[4][10]_srl5_i_2__0_n_3 ;
  wire \mem_reg[4][10]_srl5_n_3 ;
  wire \mem_reg[4][11]_srl5_i_1__0_n_3 ;
  wire \mem_reg[4][11]_srl5_i_2__0_n_3 ;
  wire \mem_reg[4][11]_srl5_n_3 ;
  wire \mem_reg[4][12]_srl5_i_1__0_n_3 ;
  wire \mem_reg[4][12]_srl5_i_2__0_n_3 ;
  wire \mem_reg[4][12]_srl5_n_3 ;
  wire \mem_reg[4][13]_srl5_i_1__0_n_3 ;
  wire \mem_reg[4][13]_srl5_i_2__0_n_3 ;
  wire \mem_reg[4][13]_srl5_n_3 ;
  wire \mem_reg[4][14]_srl5_i_1__0_n_3 ;
  wire \mem_reg[4][14]_srl5_i_2__0_n_3 ;
  wire \mem_reg[4][14]_srl5_n_3 ;
  wire \mem_reg[4][15]_srl5_i_1__0_n_3 ;
  wire \mem_reg[4][15]_srl5_i_2__0_n_3 ;
  wire \mem_reg[4][15]_srl5_n_3 ;
  wire \mem_reg[4][16]_srl5_i_1__0_n_3 ;
  wire \mem_reg[4][16]_srl5_i_2__0_n_3 ;
  wire \mem_reg[4][16]_srl5_n_3 ;
  wire \mem_reg[4][17]_srl5_i_1__0_n_3 ;
  wire \mem_reg[4][17]_srl5_i_2__0_n_3 ;
  wire \mem_reg[4][17]_srl5_n_3 ;
  wire \mem_reg[4][18]_srl5_i_1__0_n_3 ;
  wire \mem_reg[4][18]_srl5_i_2__0_n_3 ;
  wire \mem_reg[4][18]_srl5_n_3 ;
  wire \mem_reg[4][19]_srl5_i_1__0_n_3 ;
  wire \mem_reg[4][19]_srl5_i_2__0_n_3 ;
  wire \mem_reg[4][19]_srl5_n_3 ;
  wire \mem_reg[4][1]_srl5_i_1__0_n_3 ;
  wire \mem_reg[4][1]_srl5_i_2__0_n_3 ;
  wire \mem_reg[4][1]_srl5_n_3 ;
  wire \mem_reg[4][20]_srl5_i_1__0_n_3 ;
  wire \mem_reg[4][20]_srl5_i_2__0_n_3 ;
  wire \mem_reg[4][20]_srl5_n_3 ;
  wire \mem_reg[4][21]_srl5_i_1__0_n_3 ;
  wire \mem_reg[4][21]_srl5_i_2__0_n_3 ;
  wire \mem_reg[4][21]_srl5_n_3 ;
  wire \mem_reg[4][22]_srl5_i_1__0_n_3 ;
  wire \mem_reg[4][22]_srl5_i_2__0_n_3 ;
  wire \mem_reg[4][22]_srl5_n_3 ;
  wire \mem_reg[4][23]_srl5_i_1__0_n_3 ;
  wire \mem_reg[4][23]_srl5_i_2__0_n_3 ;
  wire \mem_reg[4][23]_srl5_n_3 ;
  wire \mem_reg[4][24]_srl5_i_1__0_n_3 ;
  wire \mem_reg[4][24]_srl5_i_2__0_n_3 ;
  wire \mem_reg[4][24]_srl5_n_3 ;
  wire \mem_reg[4][25]_srl5_i_1__0_n_3 ;
  wire \mem_reg[4][25]_srl5_i_2__0_n_3 ;
  wire \mem_reg[4][25]_srl5_n_3 ;
  wire \mem_reg[4][26]_srl5_i_1__0_n_3 ;
  wire \mem_reg[4][26]_srl5_i_2__0_n_3 ;
  wire \mem_reg[4][26]_srl5_n_3 ;
  wire \mem_reg[4][27]_srl5_i_1__0_n_3 ;
  wire \mem_reg[4][27]_srl5_i_2__0_n_3 ;
  wire \mem_reg[4][27]_srl5_n_3 ;
  wire \mem_reg[4][28]_srl5_i_1__0_n_3 ;
  wire \mem_reg[4][28]_srl5_i_2__0_n_3 ;
  wire \mem_reg[4][28]_srl5_n_3 ;
  wire \mem_reg[4][2]_srl5_i_1__0_n_3 ;
  wire \mem_reg[4][2]_srl5_i_2__0_n_3 ;
  wire \mem_reg[4][2]_srl5_n_3 ;
  wire \mem_reg[4][32]_srl5_n_3 ;
  wire \mem_reg[4][33]_srl5_n_3 ;
  wire \mem_reg[4][34]_srl5_n_3 ;
  wire \mem_reg[4][35]_srl5_n_3 ;
  wire \mem_reg[4][36]_srl5_n_3 ;
  wire \mem_reg[4][37]_srl5_n_3 ;
  wire \mem_reg[4][38]_srl5_n_3 ;
  wire \mem_reg[4][39]_srl5_n_3 ;
  wire \mem_reg[4][3]_srl5_i_1__0_n_3 ;
  wire \mem_reg[4][3]_srl5_i_2__0_n_3 ;
  wire \mem_reg[4][3]_srl5_n_3 ;
  wire \mem_reg[4][40]_srl5_n_3 ;
  wire \mem_reg[4][41]_srl5_n_3 ;
  wire \mem_reg[4][42]_srl5_n_3 ;
  wire \mem_reg[4][43]_srl5_n_3 ;
  wire \mem_reg[4][44]_srl5_n_3 ;
  wire \mem_reg[4][45]_srl5_n_3 ;
  wire \mem_reg[4][46]_srl5_n_3 ;
  wire \mem_reg[4][47]_srl5_n_3 ;
  wire \mem_reg[4][48]_srl5_n_3 ;
  wire \mem_reg[4][49]_srl5_n_3 ;
  wire \mem_reg[4][4]_srl5_i_1__0_n_3 ;
  wire \mem_reg[4][4]_srl5_i_2__0_n_3 ;
  wire \mem_reg[4][4]_srl5_n_3 ;
  wire \mem_reg[4][50]_srl5_n_3 ;
  wire \mem_reg[4][51]_srl5_n_3 ;
  wire \mem_reg[4][52]_srl5_n_3 ;
  wire \mem_reg[4][53]_srl5_n_3 ;
  wire \mem_reg[4][54]_srl5_n_3 ;
  wire \mem_reg[4][55]_srl5_n_3 ;
  wire \mem_reg[4][56]_srl5_n_3 ;
  wire \mem_reg[4][57]_srl5_n_3 ;
  wire \mem_reg[4][58]_srl5_n_3 ;
  wire \mem_reg[4][59]_srl5_n_3 ;
  wire \mem_reg[4][5]_srl5_i_1__0_n_3 ;
  wire \mem_reg[4][5]_srl5_i_2__0_n_3 ;
  wire \mem_reg[4][5]_srl5_n_3 ;
  wire \mem_reg[4][60]_srl5_n_3 ;
  wire \mem_reg[4][61]_srl5_n_3 ;
  wire \mem_reg[4][62]_srl5_n_3 ;
  wire \mem_reg[4][63]_srl5_n_3 ;
  wire \mem_reg[4][6]_srl5_i_1__0_n_3 ;
  wire \mem_reg[4][6]_srl5_i_2__0_n_3 ;
  wire \mem_reg[4][6]_srl5_n_3 ;
  wire \mem_reg[4][7]_srl5_i_1__0_n_3 ;
  wire \mem_reg[4][7]_srl5_i_2__0_n_3 ;
  wire \mem_reg[4][7]_srl5_n_3 ;
  wire \mem_reg[4][8]_srl5_i_1__0_n_3 ;
  wire \mem_reg[4][8]_srl5_i_2__0_n_3 ;
  wire \mem_reg[4][8]_srl5_n_3 ;
  wire \mem_reg[4][9]_srl5_i_1__0_n_3 ;
  wire \mem_reg[4][9]_srl5_i_2__0_n_3 ;
  wire \mem_reg[4][9]_srl5_n_3 ;
  wire next_wreq;
  wire p_10_in;
  wire p_23_in;
  wire \pout[0]_i_1_n_3 ;
  wire \pout[1]_i_1_n_3 ;
  wire \pout[2]_i_1_n_3 ;
  wire \pout_reg_n_3_[0] ;
  wire \pout_reg_n_3_[1] ;
  wire \pout_reg_n_3_[2] ;
  wire push;
  wire [19:0]sect_cnt_reg;
  wire sect_cnt_reg_19__s_net_1;
  wire [3:0]\start_addr_reg[31] ;
  wire [2:0]\start_addr_reg[31]_0 ;
  wire [0:0]\state_reg[0] ;
  wire \temp_fu_90[0]_i_2_n_3 ;
  wire \temp_fu_90[10]_i_2_n_3 ;
  wire \temp_fu_90[11]_i_2_n_3 ;
  wire \temp_fu_90[12]_i_2_n_3 ;
  wire \temp_fu_90[13]_i_2_n_3 ;
  wire \temp_fu_90[14]_i_2_n_3 ;
  wire \temp_fu_90[15]_i_3_n_3 ;
  wire \temp_fu_90[15]_i_4_n_3 ;
  wire \temp_fu_90[15]_i_5_n_3 ;
  wire \temp_fu_90[1]_i_2_n_3 ;
  wire \temp_fu_90[2]_i_2_n_3 ;
  wire \temp_fu_90[3]_i_2_n_3 ;
  wire \temp_fu_90[4]_i_2_n_3 ;
  wire \temp_fu_90[5]_i_2_n_3 ;
  wire \temp_fu_90[6]_i_2_n_3 ;
  wire \temp_fu_90[7]_i_2_n_3 ;
  wire \temp_fu_90[8]_i_2_n_3 ;
  wire \temp_fu_90[9]_i_2_n_3 ;
  wire [0:0]\temp_fu_90_reg[0] ;
  wire [15:0]\temp_fu_90_reg[15] ;
  wire [15:0]\tmp_1_reg_585_reg[15] ;
  wire [15:0]\tmp_2_reg_553_reg[15] ;
  wire [15:0]\tmp_3_reg_569_reg[15] ;
  wire [15:0]\tmp_5_reg_636_reg[15] ;
  wire wreq_handling_reg;

  assign \sect_cnt_reg_19__s_port_]  = sect_cnt_reg_19__s_net_1;
  LUT6 #(
    .INIT(64'h80AA0000FFFFFFFF)) 
    \align_len[31]_i_1 
       (.I0(fifo_wreq_valid),
        .I1(p_23_in),
        .I2(CO),
        .I3(wreq_handling_reg),
        .I4(invalid_len_event_reg),
        .I5(ap_rst_n),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'hFF11F000)) 
    \ap_CS_fsm[19]_i_1 
       (.I0(A_BUS_AWREADY),
        .I1(ap_reg_ioackin_A_BUS_AWREADY_reg_0),
        .I2(\state_reg[0] ),
        .I3(\ap_CS_fsm_reg[70]_0 [0]),
        .I4(\ap_CS_fsm_reg[70]_0 [1]),
        .O(\ap_CS_fsm_reg[70] [0]));
  LUT5 #(
    .INIT(32'hFF11F000)) 
    \ap_CS_fsm[35]_i_1 
       (.I0(A_BUS_AWREADY),
        .I1(ap_reg_ioackin_A_BUS_AWREADY_reg_0),
        .I2(\state_reg[0] ),
        .I3(\ap_CS_fsm_reg[70]_0 [2]),
        .I4(\ap_CS_fsm_reg[70]_0 [3]),
        .O(\ap_CS_fsm_reg[70] [1]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT5 #(
    .INIT(32'h1111F000)) 
    \ap_CS_fsm[59]_i_1 
       (.I0(ap_reg_ioackin_A_BUS_AWREADY_reg_0),
        .I1(A_BUS_AWREADY),
        .I2(\state_reg[0] ),
        .I3(\ap_CS_fsm_reg[70]_0 [4]),
        .I4(\ap_CS_fsm_reg[70]_0 [5]),
        .O(\ap_CS_fsm_reg[70] [2]));
  LUT6 #(
    .INIT(64'h11001100F0F000F0)) 
    \ap_CS_fsm[70]_i_1 
       (.I0(A_BUS_AWREADY),
        .I1(ap_reg_ioackin_A_BUS_AWREADY_reg_0),
        .I2(\ap_CS_fsm_reg[70]_0 [6]),
        .I3(ap_enable_reg_pp0_iter1_reg),
        .I4(\state_reg[0] ),
        .I5(\ap_CS_fsm_reg[70]_0 [7]),
        .O(\ap_CS_fsm_reg[70] [3]));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    ap_reg_ioackin_A_BUS_AWREADY_i_1
       (.I0(ap_reg_ioackin_A_BUS_AWREADY_i_2_n_3),
        .I1(ap_rst_n),
        .I2(\temp_fu_90[15]_i_4_n_3 ),
        .I3(ap_reg_ioackin_A_BUS_AWREADY_i_3_n_3),
        .I4(ap_reg_ioackin_A_BUS_AWREADY_i_4_n_3),
        .I5(\temp_fu_90[15]_i_3_n_3 ),
        .O(ap_reg_ioackin_A_BUS_AWREADY_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0000)) 
    ap_reg_ioackin_A_BUS_AWREADY_i_2
       (.I0(\ap_CS_fsm_reg[70]_0 [5]),
        .I1(\ap_CS_fsm_reg[70]_0 [3]),
        .I2(\ap_CS_fsm_reg[70]_0 [1]),
        .I3(ap_condition_351),
        .I4(A_BUS_AWREADY),
        .I5(ap_reg_ioackin_A_BUS_AWREADY_reg_0),
        .O(ap_reg_ioackin_A_BUS_AWREADY_i_2_n_3));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    ap_reg_ioackin_A_BUS_AWREADY_i_3
       (.I0(\ap_CS_fsm_reg[70]_0 [3]),
        .I1(ap_reg_ioackin_A_BUS_AWREADY_reg_0),
        .I2(A_BUS_AWREADY),
        .O(ap_reg_ioackin_A_BUS_AWREADY_i_3_n_3));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    ap_reg_ioackin_A_BUS_AWREADY_i_4
       (.I0(\ap_CS_fsm_reg[70]_0 [1]),
        .I1(ap_reg_ioackin_A_BUS_AWREADY_reg_0),
        .I2(A_BUS_AWREADY),
        .O(ap_reg_ioackin_A_BUS_AWREADY_i_4_n_3));
  LUT6 #(
    .INIT(64'hFFAAFFAAFFAAEFAA)) 
    data_vld_i_1__0
       (.I0(push),
        .I1(\pout_reg_n_3_[0] ),
        .I2(empty_n_reg_0),
        .I3(data_vld_reg_n_3),
        .I4(\pout_reg_n_3_[1] ),
        .I5(\pout_reg_n_3_[2] ),
        .O(data_vld_i_1__0_n_3));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__0_n_3),
        .Q(data_vld_reg_n_3),
        .R(ap_rst_n_0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(data_vld_reg_n_3),
        .Q(fifo_wreq_valid),
        .R(ap_rst_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    fifo_wreq_valid_buf_i_2
       (.I0(fifo_wreq_valid),
        .I1(fifo_wreq_valid_buf_reg_0),
        .O(fifo_wreq_valid_buf_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    full_n_i_1__0
       (.I0(\pout_reg_n_3_[1] ),
        .I1(\pout_reg_n_3_[2] ),
        .I2(full_n_i_2__4_n_3),
        .I3(A_BUS_AWREADY),
        .I4(ap_rst_n),
        .I5(p_10_in),
        .O(full_n_i_1__0_n_3));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'hFF7FFFFF)) 
    full_n_i_2__4
       (.I0(\pout_reg_n_3_[0] ),
        .I1(data_vld_reg_n_3),
        .I2(fifo_wreq_valid),
        .I3(next_wreq),
        .I4(push),
        .O(full_n_i_2__4_n_3));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hA2)) 
    full_n_i_3
       (.I0(data_vld_reg_n_3),
        .I1(fifo_wreq_valid),
        .I2(next_wreq),
        .O(p_10_in));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_3),
        .Q(A_BUS_AWREADY),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1
       (.I0(Q[35]),
        .O(\align_len_reg[9] [3]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2
       (.I0(Q[34]),
        .O(\align_len_reg[9] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3
       (.I0(Q[33]),
        .O(\align_len_reg[9] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4
       (.I0(Q[32]),
        .O(\align_len_reg[9] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1
       (.I0(Q[39]),
        .O(\align_len_reg[13] [3]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2
       (.I0(Q[38]),
        .O(\align_len_reg[13] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3
       (.I0(Q[37]),
        .O(\align_len_reg[13] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_4
       (.I0(Q[36]),
        .O(\align_len_reg[13] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_1
       (.I0(Q[43]),
        .O(\align_len_reg[17] [3]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2
       (.I0(Q[42]),
        .O(\align_len_reg[17] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_3
       (.I0(Q[41]),
        .O(\align_len_reg[17] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_4
       (.I0(Q[40]),
        .O(\align_len_reg[17] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_1
       (.I0(Q[47]),
        .O(\align_len_reg[21] [3]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_2
       (.I0(Q[46]),
        .O(\align_len_reg[21] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_3
       (.I0(Q[45]),
        .O(\align_len_reg[21] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_4
       (.I0(Q[44]),
        .O(\align_len_reg[21] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_1
       (.I0(Q[51]),
        .O(\align_len_reg[25] [3]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_2
       (.I0(Q[50]),
        .O(\align_len_reg[25] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_3
       (.I0(Q[49]),
        .O(\align_len_reg[25] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_4
       (.I0(Q[48]),
        .O(\align_len_reg[25] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_1
       (.I0(Q[55]),
        .O(\align_len_reg[29] [3]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_2
       (.I0(Q[54]),
        .O(\align_len_reg[29] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_3
       (.I0(Q[53]),
        .O(\align_len_reg[29] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_4
       (.I0(Q[52]),
        .O(\align_len_reg[29] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_1
       (.I0(fifo_wreq_data[60]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_2
       (.I0(Q[56]),
        .O(S[0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1
       (.I0(Q[31]),
        .O(\align_len_reg[5] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2
       (.I0(Q[30]),
        .O(\align_len_reg[5] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3
       (.I0(Q[29]),
        .O(\align_len_reg[5] [0]));
  LUT5 #(
    .INIT(32'hAAAA0002)) 
    invalid_len_event_i_1
       (.I0(fifo_wreq_valid),
        .I1(invalid_len_event_i_2_n_3),
        .I2(invalid_len_event_i_3_n_3),
        .I3(invalid_len_event_i_4_n_3),
        .I4(fifo_wreq_data[63]),
        .O(invalid_len_event_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    invalid_len_event_i_2
       (.I0(invalid_len_event_i_5_n_3),
        .I1(fifo_wreq_data[61]),
        .I2(fifo_wreq_data[60]),
        .I3(fifo_wreq_data[62]),
        .I4(invalid_len_event_i_6_n_3),
        .I5(invalid_len_event_i_7_n_3),
        .O(invalid_len_event_i_2_n_3));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    invalid_len_event_i_3
       (.I0(Q[34]),
        .I1(Q[33]),
        .I2(Q[36]),
        .I3(Q[35]),
        .I4(invalid_len_event_i_8_n_3),
        .O(invalid_len_event_i_3_n_3));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    invalid_len_event_i_4
       (.I0(Q[42]),
        .I1(Q[41]),
        .I2(Q[44]),
        .I3(Q[43]),
        .I4(invalid_len_event_i_9_n_3),
        .O(invalid_len_event_i_4_n_3));
  LUT4 #(
    .INIT(16'hFFFE)) 
    invalid_len_event_i_5
       (.I0(Q[55]),
        .I1(Q[56]),
        .I2(Q[53]),
        .I3(Q[54]),
        .O(invalid_len_event_i_5_n_3));
  LUT4 #(
    .INIT(16'hFFFE)) 
    invalid_len_event_i_6
       (.I0(Q[47]),
        .I1(Q[48]),
        .I2(Q[45]),
        .I3(Q[46]),
        .O(invalid_len_event_i_6_n_3));
  LUT4 #(
    .INIT(16'hFFFE)) 
    invalid_len_event_i_7
       (.I0(Q[51]),
        .I1(Q[52]),
        .I2(Q[49]),
        .I3(Q[50]),
        .O(invalid_len_event_i_7_n_3));
  LUT4 #(
    .INIT(16'hFFFE)) 
    invalid_len_event_i_8
       (.I0(Q[31]),
        .I1(Q[32]),
        .I2(Q[29]),
        .I3(Q[30]),
        .O(invalid_len_event_i_8_n_3));
  LUT4 #(
    .INIT(16'hFFFE)) 
    invalid_len_event_i_9
       (.I0(Q[39]),
        .I1(Q[40]),
        .I2(Q[37]),
        .I3(Q[38]),
        .O(invalid_len_event_i_9_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    last_sect_carry__0_i_1
       (.I0(sect_cnt_reg[18]),
        .I1(\end_addr_buf_reg[31] [18]),
        .I2(sect_cnt_reg[19]),
        .I3(\end_addr_buf_reg[31] [19]),
        .O(\start_addr_reg[31]_0 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2
       (.I0(sect_cnt_reg[15]),
        .I1(\end_addr_buf_reg[31] [15]),
        .I2(\end_addr_buf_reg[31] [17]),
        .I3(sect_cnt_reg[17]),
        .I4(\end_addr_buf_reg[31] [16]),
        .I5(sect_cnt_reg[16]),
        .O(\start_addr_reg[31]_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3
       (.I0(sect_cnt_reg[12]),
        .I1(\end_addr_buf_reg[31] [12]),
        .I2(\end_addr_buf_reg[31] [14]),
        .I3(sect_cnt_reg[14]),
        .I4(\end_addr_buf_reg[31] [13]),
        .I5(sect_cnt_reg[13]),
        .O(\start_addr_reg[31]_0 [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1
       (.I0(sect_cnt_reg[9]),
        .I1(\end_addr_buf_reg[31] [9]),
        .I2(\end_addr_buf_reg[31] [11]),
        .I3(sect_cnt_reg[11]),
        .I4(\end_addr_buf_reg[31] [10]),
        .I5(sect_cnt_reg[10]),
        .O(\start_addr_reg[31] [3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2
       (.I0(sect_cnt_reg[6]),
        .I1(\end_addr_buf_reg[31] [6]),
        .I2(\end_addr_buf_reg[31] [8]),
        .I3(sect_cnt_reg[8]),
        .I4(\end_addr_buf_reg[31] [7]),
        .I5(sect_cnt_reg[7]),
        .O(\start_addr_reg[31] [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3
       (.I0(sect_cnt_reg[3]),
        .I1(\end_addr_buf_reg[31] [3]),
        .I2(\end_addr_buf_reg[31] [5]),
        .I3(sect_cnt_reg[5]),
        .I4(\end_addr_buf_reg[31] [4]),
        .I5(sect_cnt_reg[4]),
        .O(\start_addr_reg[31] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4
       (.I0(sect_cnt_reg[0]),
        .I1(\end_addr_buf_reg[31] [0]),
        .I2(\end_addr_buf_reg[31] [2]),
        .I3(sect_cnt_reg[2]),
        .I4(\end_addr_buf_reg[31] [1]),
        .I5(sect_cnt_reg[1]),
        .O(\start_addr_reg[31] [0]));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[4][0]_srl5_i_2__0_n_3 ),
        .Q(\mem_reg[4][0]_srl5_n_3 ));
  LUT6 #(
    .INIT(64'h2222222222222220)) 
    \mem_reg[4][0]_srl5_i_1__0 
       (.I0(A_BUS_AWREADY),
        .I1(ap_reg_ioackin_A_BUS_AWREADY_reg_0),
        .I2(ap_condition_351),
        .I3(\ap_CS_fsm_reg[70]_0 [5]),
        .I4(\ap_CS_fsm_reg[70]_0 [3]),
        .I5(\ap_CS_fsm_reg[70]_0 [1]),
        .O(push));
  LUT5 #(
    .INIT(32'hCCACCCCC)) 
    \mem_reg[4][0]_srl5_i_2__0 
       (.I0(\A_BUS_addr_5_reg_630_reg[28] [0]),
        .I1(\mem_reg[4][0]_srl5_i_4__0_n_3 ),
        .I2(\ap_CS_fsm_reg[70]_0 [7]),
        .I3(\ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_590_reg[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .O(\mem_reg[4][0]_srl5_i_2__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \mem_reg[4][0]_srl5_i_3__0 
       (.I0(\ap_CS_fsm_reg[70]_0 [7]),
        .I1(\ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_590_reg[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .O(ap_condition_351));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[4][0]_srl5_i_4__0 
       (.I0(\A_BUS_addr_1_reg_579_reg[28] [0]),
        .I1(\ap_CS_fsm_reg[70]_0 [5]),
        .I2(\A_BUS_addr_3_reg_558_reg[28] [0]),
        .I3(\ap_CS_fsm_reg[70]_0 [3]),
        .I4(\A_BUS_addr_2_reg_547_reg[28] [0]),
        .O(\mem_reg[4][0]_srl5_i_4__0_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][10]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[4][10]_srl5_i_1__0_n_3 ),
        .Q(\mem_reg[4][10]_srl5_n_3 ));
  LUT5 #(
    .INIT(32'hCCACCCCC)) 
    \mem_reg[4][10]_srl5_i_1__0 
       (.I0(\A_BUS_addr_5_reg_630_reg[28] [10]),
        .I1(\mem_reg[4][10]_srl5_i_2__0_n_3 ),
        .I2(\ap_CS_fsm_reg[70]_0 [7]),
        .I3(\ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_590_reg[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .O(\mem_reg[4][10]_srl5_i_1__0_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[4][10]_srl5_i_2__0 
       (.I0(\A_BUS_addr_1_reg_579_reg[28] [10]),
        .I1(\ap_CS_fsm_reg[70]_0 [5]),
        .I2(\A_BUS_addr_3_reg_558_reg[28] [10]),
        .I3(\ap_CS_fsm_reg[70]_0 [3]),
        .I4(\A_BUS_addr_2_reg_547_reg[28] [10]),
        .O(\mem_reg[4][10]_srl5_i_2__0_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][11]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[4][11]_srl5_i_1__0_n_3 ),
        .Q(\mem_reg[4][11]_srl5_n_3 ));
  LUT5 #(
    .INIT(32'hCCACCCCC)) 
    \mem_reg[4][11]_srl5_i_1__0 
       (.I0(\A_BUS_addr_5_reg_630_reg[28] [11]),
        .I1(\mem_reg[4][11]_srl5_i_2__0_n_3 ),
        .I2(\ap_CS_fsm_reg[70]_0 [7]),
        .I3(\ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_590_reg[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .O(\mem_reg[4][11]_srl5_i_1__0_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[4][11]_srl5_i_2__0 
       (.I0(\A_BUS_addr_1_reg_579_reg[28] [11]),
        .I1(\ap_CS_fsm_reg[70]_0 [5]),
        .I2(\A_BUS_addr_3_reg_558_reg[28] [11]),
        .I3(\ap_CS_fsm_reg[70]_0 [3]),
        .I4(\A_BUS_addr_2_reg_547_reg[28] [11]),
        .O(\mem_reg[4][11]_srl5_i_2__0_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][12]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[4][12]_srl5_i_1__0_n_3 ),
        .Q(\mem_reg[4][12]_srl5_n_3 ));
  LUT5 #(
    .INIT(32'hCCACCCCC)) 
    \mem_reg[4][12]_srl5_i_1__0 
       (.I0(\A_BUS_addr_5_reg_630_reg[28] [12]),
        .I1(\mem_reg[4][12]_srl5_i_2__0_n_3 ),
        .I2(\ap_CS_fsm_reg[70]_0 [7]),
        .I3(\ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_590_reg[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .O(\mem_reg[4][12]_srl5_i_1__0_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[4][12]_srl5_i_2__0 
       (.I0(\A_BUS_addr_1_reg_579_reg[28] [12]),
        .I1(\ap_CS_fsm_reg[70]_0 [5]),
        .I2(\A_BUS_addr_3_reg_558_reg[28] [12]),
        .I3(\ap_CS_fsm_reg[70]_0 [3]),
        .I4(\A_BUS_addr_2_reg_547_reg[28] [12]),
        .O(\mem_reg[4][12]_srl5_i_2__0_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][13]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[4][13]_srl5_i_1__0_n_3 ),
        .Q(\mem_reg[4][13]_srl5_n_3 ));
  LUT5 #(
    .INIT(32'hCCACCCCC)) 
    \mem_reg[4][13]_srl5_i_1__0 
       (.I0(\A_BUS_addr_5_reg_630_reg[28] [13]),
        .I1(\mem_reg[4][13]_srl5_i_2__0_n_3 ),
        .I2(\ap_CS_fsm_reg[70]_0 [7]),
        .I3(\ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_590_reg[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .O(\mem_reg[4][13]_srl5_i_1__0_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[4][13]_srl5_i_2__0 
       (.I0(\A_BUS_addr_1_reg_579_reg[28] [13]),
        .I1(\ap_CS_fsm_reg[70]_0 [5]),
        .I2(\A_BUS_addr_3_reg_558_reg[28] [13]),
        .I3(\ap_CS_fsm_reg[70]_0 [3]),
        .I4(\A_BUS_addr_2_reg_547_reg[28] [13]),
        .O(\mem_reg[4][13]_srl5_i_2__0_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][14]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[4][14]_srl5_i_1__0_n_3 ),
        .Q(\mem_reg[4][14]_srl5_n_3 ));
  LUT5 #(
    .INIT(32'hCCACCCCC)) 
    \mem_reg[4][14]_srl5_i_1__0 
       (.I0(\A_BUS_addr_5_reg_630_reg[28] [14]),
        .I1(\mem_reg[4][14]_srl5_i_2__0_n_3 ),
        .I2(\ap_CS_fsm_reg[70]_0 [7]),
        .I3(\ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_590_reg[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .O(\mem_reg[4][14]_srl5_i_1__0_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[4][14]_srl5_i_2__0 
       (.I0(\A_BUS_addr_1_reg_579_reg[28] [14]),
        .I1(\ap_CS_fsm_reg[70]_0 [5]),
        .I2(\A_BUS_addr_3_reg_558_reg[28] [14]),
        .I3(\ap_CS_fsm_reg[70]_0 [3]),
        .I4(\A_BUS_addr_2_reg_547_reg[28] [14]),
        .O(\mem_reg[4][14]_srl5_i_2__0_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][15]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[4][15]_srl5_i_1__0_n_3 ),
        .Q(\mem_reg[4][15]_srl5_n_3 ));
  LUT5 #(
    .INIT(32'hCCACCCCC)) 
    \mem_reg[4][15]_srl5_i_1__0 
       (.I0(\A_BUS_addr_5_reg_630_reg[28] [15]),
        .I1(\mem_reg[4][15]_srl5_i_2__0_n_3 ),
        .I2(\ap_CS_fsm_reg[70]_0 [7]),
        .I3(\ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_590_reg[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .O(\mem_reg[4][15]_srl5_i_1__0_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[4][15]_srl5_i_2__0 
       (.I0(\A_BUS_addr_1_reg_579_reg[28] [15]),
        .I1(\ap_CS_fsm_reg[70]_0 [5]),
        .I2(\A_BUS_addr_3_reg_558_reg[28] [15]),
        .I3(\ap_CS_fsm_reg[70]_0 [3]),
        .I4(\A_BUS_addr_2_reg_547_reg[28] [15]),
        .O(\mem_reg[4][15]_srl5_i_2__0_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][16]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][16]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[4][16]_srl5_i_1__0_n_3 ),
        .Q(\mem_reg[4][16]_srl5_n_3 ));
  LUT5 #(
    .INIT(32'hCCACCCCC)) 
    \mem_reg[4][16]_srl5_i_1__0 
       (.I0(\A_BUS_addr_5_reg_630_reg[28] [16]),
        .I1(\mem_reg[4][16]_srl5_i_2__0_n_3 ),
        .I2(\ap_CS_fsm_reg[70]_0 [7]),
        .I3(\ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_590_reg[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .O(\mem_reg[4][16]_srl5_i_1__0_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[4][16]_srl5_i_2__0 
       (.I0(\A_BUS_addr_1_reg_579_reg[28] [16]),
        .I1(\ap_CS_fsm_reg[70]_0 [5]),
        .I2(\A_BUS_addr_3_reg_558_reg[28] [16]),
        .I3(\ap_CS_fsm_reg[70]_0 [3]),
        .I4(\A_BUS_addr_2_reg_547_reg[28] [16]),
        .O(\mem_reg[4][16]_srl5_i_2__0_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][17]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][17]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[4][17]_srl5_i_1__0_n_3 ),
        .Q(\mem_reg[4][17]_srl5_n_3 ));
  LUT5 #(
    .INIT(32'hCCACCCCC)) 
    \mem_reg[4][17]_srl5_i_1__0 
       (.I0(\A_BUS_addr_5_reg_630_reg[28] [17]),
        .I1(\mem_reg[4][17]_srl5_i_2__0_n_3 ),
        .I2(\ap_CS_fsm_reg[70]_0 [7]),
        .I3(\ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_590_reg[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .O(\mem_reg[4][17]_srl5_i_1__0_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[4][17]_srl5_i_2__0 
       (.I0(\A_BUS_addr_1_reg_579_reg[28] [17]),
        .I1(\ap_CS_fsm_reg[70]_0 [5]),
        .I2(\A_BUS_addr_3_reg_558_reg[28] [17]),
        .I3(\ap_CS_fsm_reg[70]_0 [3]),
        .I4(\A_BUS_addr_2_reg_547_reg[28] [17]),
        .O(\mem_reg[4][17]_srl5_i_2__0_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][18]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][18]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[4][18]_srl5_i_1__0_n_3 ),
        .Q(\mem_reg[4][18]_srl5_n_3 ));
  LUT5 #(
    .INIT(32'hCCACCCCC)) 
    \mem_reg[4][18]_srl5_i_1__0 
       (.I0(\A_BUS_addr_5_reg_630_reg[28] [18]),
        .I1(\mem_reg[4][18]_srl5_i_2__0_n_3 ),
        .I2(\ap_CS_fsm_reg[70]_0 [7]),
        .I3(\ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_590_reg[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .O(\mem_reg[4][18]_srl5_i_1__0_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[4][18]_srl5_i_2__0 
       (.I0(\A_BUS_addr_1_reg_579_reg[28] [18]),
        .I1(\ap_CS_fsm_reg[70]_0 [5]),
        .I2(\A_BUS_addr_3_reg_558_reg[28] [18]),
        .I3(\ap_CS_fsm_reg[70]_0 [3]),
        .I4(\A_BUS_addr_2_reg_547_reg[28] [18]),
        .O(\mem_reg[4][18]_srl5_i_2__0_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][19]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][19]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[4][19]_srl5_i_1__0_n_3 ),
        .Q(\mem_reg[4][19]_srl5_n_3 ));
  LUT5 #(
    .INIT(32'hCCACCCCC)) 
    \mem_reg[4][19]_srl5_i_1__0 
       (.I0(\A_BUS_addr_5_reg_630_reg[28] [19]),
        .I1(\mem_reg[4][19]_srl5_i_2__0_n_3 ),
        .I2(\ap_CS_fsm_reg[70]_0 [7]),
        .I3(\ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_590_reg[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .O(\mem_reg[4][19]_srl5_i_1__0_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[4][19]_srl5_i_2__0 
       (.I0(\A_BUS_addr_1_reg_579_reg[28] [19]),
        .I1(\ap_CS_fsm_reg[70]_0 [5]),
        .I2(\A_BUS_addr_3_reg_558_reg[28] [19]),
        .I3(\ap_CS_fsm_reg[70]_0 [3]),
        .I4(\A_BUS_addr_2_reg_547_reg[28] [19]),
        .O(\mem_reg[4][19]_srl5_i_2__0_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[4][1]_srl5_i_1__0_n_3 ),
        .Q(\mem_reg[4][1]_srl5_n_3 ));
  LUT5 #(
    .INIT(32'hCCACCCCC)) 
    \mem_reg[4][1]_srl5_i_1__0 
       (.I0(\A_BUS_addr_5_reg_630_reg[28] [1]),
        .I1(\mem_reg[4][1]_srl5_i_2__0_n_3 ),
        .I2(\ap_CS_fsm_reg[70]_0 [7]),
        .I3(\ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_590_reg[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .O(\mem_reg[4][1]_srl5_i_1__0_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[4][1]_srl5_i_2__0 
       (.I0(\A_BUS_addr_1_reg_579_reg[28] [1]),
        .I1(\ap_CS_fsm_reg[70]_0 [5]),
        .I2(\A_BUS_addr_3_reg_558_reg[28] [1]),
        .I3(\ap_CS_fsm_reg[70]_0 [3]),
        .I4(\A_BUS_addr_2_reg_547_reg[28] [1]),
        .O(\mem_reg[4][1]_srl5_i_2__0_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][20]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][20]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[4][20]_srl5_i_1__0_n_3 ),
        .Q(\mem_reg[4][20]_srl5_n_3 ));
  LUT5 #(
    .INIT(32'hCCACCCCC)) 
    \mem_reg[4][20]_srl5_i_1__0 
       (.I0(\A_BUS_addr_5_reg_630_reg[28] [20]),
        .I1(\mem_reg[4][20]_srl5_i_2__0_n_3 ),
        .I2(\ap_CS_fsm_reg[70]_0 [7]),
        .I3(\ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_590_reg[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .O(\mem_reg[4][20]_srl5_i_1__0_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[4][20]_srl5_i_2__0 
       (.I0(\A_BUS_addr_1_reg_579_reg[28] [20]),
        .I1(\ap_CS_fsm_reg[70]_0 [5]),
        .I2(\A_BUS_addr_3_reg_558_reg[28] [20]),
        .I3(\ap_CS_fsm_reg[70]_0 [3]),
        .I4(\A_BUS_addr_2_reg_547_reg[28] [20]),
        .O(\mem_reg[4][20]_srl5_i_2__0_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][21]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][21]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[4][21]_srl5_i_1__0_n_3 ),
        .Q(\mem_reg[4][21]_srl5_n_3 ));
  LUT5 #(
    .INIT(32'hCCACCCCC)) 
    \mem_reg[4][21]_srl5_i_1__0 
       (.I0(\A_BUS_addr_5_reg_630_reg[28] [21]),
        .I1(\mem_reg[4][21]_srl5_i_2__0_n_3 ),
        .I2(\ap_CS_fsm_reg[70]_0 [7]),
        .I3(\ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_590_reg[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .O(\mem_reg[4][21]_srl5_i_1__0_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[4][21]_srl5_i_2__0 
       (.I0(\A_BUS_addr_1_reg_579_reg[28] [21]),
        .I1(\ap_CS_fsm_reg[70]_0 [5]),
        .I2(\A_BUS_addr_3_reg_558_reg[28] [21]),
        .I3(\ap_CS_fsm_reg[70]_0 [3]),
        .I4(\A_BUS_addr_2_reg_547_reg[28] [21]),
        .O(\mem_reg[4][21]_srl5_i_2__0_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][22]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][22]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[4][22]_srl5_i_1__0_n_3 ),
        .Q(\mem_reg[4][22]_srl5_n_3 ));
  LUT5 #(
    .INIT(32'hCCACCCCC)) 
    \mem_reg[4][22]_srl5_i_1__0 
       (.I0(\A_BUS_addr_5_reg_630_reg[28] [22]),
        .I1(\mem_reg[4][22]_srl5_i_2__0_n_3 ),
        .I2(\ap_CS_fsm_reg[70]_0 [7]),
        .I3(\ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_590_reg[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .O(\mem_reg[4][22]_srl5_i_1__0_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[4][22]_srl5_i_2__0 
       (.I0(\A_BUS_addr_1_reg_579_reg[28] [22]),
        .I1(\ap_CS_fsm_reg[70]_0 [5]),
        .I2(\A_BUS_addr_3_reg_558_reg[28] [22]),
        .I3(\ap_CS_fsm_reg[70]_0 [3]),
        .I4(\A_BUS_addr_2_reg_547_reg[28] [22]),
        .O(\mem_reg[4][22]_srl5_i_2__0_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][23]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][23]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[4][23]_srl5_i_1__0_n_3 ),
        .Q(\mem_reg[4][23]_srl5_n_3 ));
  LUT5 #(
    .INIT(32'hCCACCCCC)) 
    \mem_reg[4][23]_srl5_i_1__0 
       (.I0(\A_BUS_addr_5_reg_630_reg[28] [23]),
        .I1(\mem_reg[4][23]_srl5_i_2__0_n_3 ),
        .I2(\ap_CS_fsm_reg[70]_0 [7]),
        .I3(\ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_590_reg[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .O(\mem_reg[4][23]_srl5_i_1__0_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[4][23]_srl5_i_2__0 
       (.I0(\A_BUS_addr_1_reg_579_reg[28] [23]),
        .I1(\ap_CS_fsm_reg[70]_0 [5]),
        .I2(\A_BUS_addr_3_reg_558_reg[28] [23]),
        .I3(\ap_CS_fsm_reg[70]_0 [3]),
        .I4(\A_BUS_addr_2_reg_547_reg[28] [23]),
        .O(\mem_reg[4][23]_srl5_i_2__0_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][24]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][24]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[4][24]_srl5_i_1__0_n_3 ),
        .Q(\mem_reg[4][24]_srl5_n_3 ));
  LUT5 #(
    .INIT(32'hCCACCCCC)) 
    \mem_reg[4][24]_srl5_i_1__0 
       (.I0(\A_BUS_addr_5_reg_630_reg[28] [24]),
        .I1(\mem_reg[4][24]_srl5_i_2__0_n_3 ),
        .I2(\ap_CS_fsm_reg[70]_0 [7]),
        .I3(\ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_590_reg[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .O(\mem_reg[4][24]_srl5_i_1__0_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[4][24]_srl5_i_2__0 
       (.I0(\A_BUS_addr_1_reg_579_reg[28] [24]),
        .I1(\ap_CS_fsm_reg[70]_0 [5]),
        .I2(\A_BUS_addr_3_reg_558_reg[28] [24]),
        .I3(\ap_CS_fsm_reg[70]_0 [3]),
        .I4(\A_BUS_addr_2_reg_547_reg[28] [24]),
        .O(\mem_reg[4][24]_srl5_i_2__0_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][25]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][25]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[4][25]_srl5_i_1__0_n_3 ),
        .Q(\mem_reg[4][25]_srl5_n_3 ));
  LUT5 #(
    .INIT(32'hCCACCCCC)) 
    \mem_reg[4][25]_srl5_i_1__0 
       (.I0(\A_BUS_addr_5_reg_630_reg[28] [25]),
        .I1(\mem_reg[4][25]_srl5_i_2__0_n_3 ),
        .I2(\ap_CS_fsm_reg[70]_0 [7]),
        .I3(\ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_590_reg[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .O(\mem_reg[4][25]_srl5_i_1__0_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[4][25]_srl5_i_2__0 
       (.I0(\A_BUS_addr_1_reg_579_reg[28] [25]),
        .I1(\ap_CS_fsm_reg[70]_0 [5]),
        .I2(\A_BUS_addr_3_reg_558_reg[28] [25]),
        .I3(\ap_CS_fsm_reg[70]_0 [3]),
        .I4(\A_BUS_addr_2_reg_547_reg[28] [25]),
        .O(\mem_reg[4][25]_srl5_i_2__0_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][26]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][26]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[4][26]_srl5_i_1__0_n_3 ),
        .Q(\mem_reg[4][26]_srl5_n_3 ));
  LUT5 #(
    .INIT(32'hCCACCCCC)) 
    \mem_reg[4][26]_srl5_i_1__0 
       (.I0(\A_BUS_addr_5_reg_630_reg[28] [26]),
        .I1(\mem_reg[4][26]_srl5_i_2__0_n_3 ),
        .I2(\ap_CS_fsm_reg[70]_0 [7]),
        .I3(\ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_590_reg[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .O(\mem_reg[4][26]_srl5_i_1__0_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[4][26]_srl5_i_2__0 
       (.I0(\A_BUS_addr_1_reg_579_reg[28] [26]),
        .I1(\ap_CS_fsm_reg[70]_0 [5]),
        .I2(\A_BUS_addr_3_reg_558_reg[28] [26]),
        .I3(\ap_CS_fsm_reg[70]_0 [3]),
        .I4(\A_BUS_addr_2_reg_547_reg[28] [26]),
        .O(\mem_reg[4][26]_srl5_i_2__0_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][27]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][27]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[4][27]_srl5_i_1__0_n_3 ),
        .Q(\mem_reg[4][27]_srl5_n_3 ));
  LUT5 #(
    .INIT(32'hCCACCCCC)) 
    \mem_reg[4][27]_srl5_i_1__0 
       (.I0(\A_BUS_addr_5_reg_630_reg[28] [27]),
        .I1(\mem_reg[4][27]_srl5_i_2__0_n_3 ),
        .I2(\ap_CS_fsm_reg[70]_0 [7]),
        .I3(\ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_590_reg[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .O(\mem_reg[4][27]_srl5_i_1__0_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[4][27]_srl5_i_2__0 
       (.I0(\A_BUS_addr_1_reg_579_reg[28] [27]),
        .I1(\ap_CS_fsm_reg[70]_0 [5]),
        .I2(\A_BUS_addr_3_reg_558_reg[28] [27]),
        .I3(\ap_CS_fsm_reg[70]_0 [3]),
        .I4(\A_BUS_addr_2_reg_547_reg[28] [27]),
        .O(\mem_reg[4][27]_srl5_i_2__0_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][28]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][28]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[4][28]_srl5_i_1__0_n_3 ),
        .Q(\mem_reg[4][28]_srl5_n_3 ));
  LUT5 #(
    .INIT(32'hCCACCCCC)) 
    \mem_reg[4][28]_srl5_i_1__0 
       (.I0(\A_BUS_addr_5_reg_630_reg[28] [28]),
        .I1(\mem_reg[4][28]_srl5_i_2__0_n_3 ),
        .I2(\ap_CS_fsm_reg[70]_0 [7]),
        .I3(\ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_590_reg[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .O(\mem_reg[4][28]_srl5_i_1__0_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[4][28]_srl5_i_2__0 
       (.I0(\A_BUS_addr_1_reg_579_reg[28] [28]),
        .I1(\ap_CS_fsm_reg[70]_0 [5]),
        .I2(\A_BUS_addr_3_reg_558_reg[28] [28]),
        .I3(\ap_CS_fsm_reg[70]_0 [3]),
        .I4(\A_BUS_addr_2_reg_547_reg[28] [28]),
        .O(\mem_reg[4][28]_srl5_i_2__0_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[4][2]_srl5_i_1__0_n_3 ),
        .Q(\mem_reg[4][2]_srl5_n_3 ));
  LUT5 #(
    .INIT(32'hCCACCCCC)) 
    \mem_reg[4][2]_srl5_i_1__0 
       (.I0(\A_BUS_addr_5_reg_630_reg[28] [2]),
        .I1(\mem_reg[4][2]_srl5_i_2__0_n_3 ),
        .I2(\ap_CS_fsm_reg[70]_0 [7]),
        .I3(\ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_590_reg[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .O(\mem_reg[4][2]_srl5_i_1__0_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[4][2]_srl5_i_2__0 
       (.I0(\A_BUS_addr_1_reg_579_reg[28] [2]),
        .I1(\ap_CS_fsm_reg[70]_0 [5]),
        .I2(\A_BUS_addr_3_reg_558_reg[28] [2]),
        .I3(\ap_CS_fsm_reg[70]_0 [3]),
        .I4(\A_BUS_addr_2_reg_547_reg[28] [2]),
        .O(\mem_reg[4][2]_srl5_i_2__0_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][32]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][32]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][32]_srl5_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][33]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][33]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][33]_srl5_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][34]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][34]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][34]_srl5_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][35]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][35]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][35]_srl5_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][36]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][36]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][36]_srl5_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][37]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][37]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][37]_srl5_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][38]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][38]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][38]_srl5_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][39]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][39]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][39]_srl5_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[4][3]_srl5_i_1__0_n_3 ),
        .Q(\mem_reg[4][3]_srl5_n_3 ));
  LUT5 #(
    .INIT(32'hCCACCCCC)) 
    \mem_reg[4][3]_srl5_i_1__0 
       (.I0(\A_BUS_addr_5_reg_630_reg[28] [3]),
        .I1(\mem_reg[4][3]_srl5_i_2__0_n_3 ),
        .I2(\ap_CS_fsm_reg[70]_0 [7]),
        .I3(\ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_590_reg[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .O(\mem_reg[4][3]_srl5_i_1__0_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[4][3]_srl5_i_2__0 
       (.I0(\A_BUS_addr_1_reg_579_reg[28] [3]),
        .I1(\ap_CS_fsm_reg[70]_0 [5]),
        .I2(\A_BUS_addr_3_reg_558_reg[28] [3]),
        .I3(\ap_CS_fsm_reg[70]_0 [3]),
        .I4(\A_BUS_addr_2_reg_547_reg[28] [3]),
        .O(\mem_reg[4][3]_srl5_i_2__0_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][40]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][40]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][40]_srl5_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][41]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][41]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][41]_srl5_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][42]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][42]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][42]_srl5_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][43]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][43]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][43]_srl5_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][44]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][44]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][44]_srl5_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][45]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][45]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][45]_srl5_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][46]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][46]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][46]_srl5_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][47]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][47]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][47]_srl5_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][48]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][48]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][48]_srl5_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][49]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][49]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][49]_srl5_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][4]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[4][4]_srl5_i_1__0_n_3 ),
        .Q(\mem_reg[4][4]_srl5_n_3 ));
  LUT5 #(
    .INIT(32'hCCACCCCC)) 
    \mem_reg[4][4]_srl5_i_1__0 
       (.I0(\A_BUS_addr_5_reg_630_reg[28] [4]),
        .I1(\mem_reg[4][4]_srl5_i_2__0_n_3 ),
        .I2(\ap_CS_fsm_reg[70]_0 [7]),
        .I3(\ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_590_reg[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .O(\mem_reg[4][4]_srl5_i_1__0_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[4][4]_srl5_i_2__0 
       (.I0(\A_BUS_addr_1_reg_579_reg[28] [4]),
        .I1(\ap_CS_fsm_reg[70]_0 [5]),
        .I2(\A_BUS_addr_3_reg_558_reg[28] [4]),
        .I3(\ap_CS_fsm_reg[70]_0 [3]),
        .I4(\A_BUS_addr_2_reg_547_reg[28] [4]),
        .O(\mem_reg[4][4]_srl5_i_2__0_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][50]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][50]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][50]_srl5_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][51]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][51]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][51]_srl5_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][52]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][52]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][52]_srl5_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][53]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][53]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][53]_srl5_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][54]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][54]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][54]_srl5_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][55]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][55]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][55]_srl5_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][56]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][56]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][56]_srl5_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][57]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][57]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][57]_srl5_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][58]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][58]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][58]_srl5_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][59]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][59]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][59]_srl5_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][5]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[4][5]_srl5_i_1__0_n_3 ),
        .Q(\mem_reg[4][5]_srl5_n_3 ));
  LUT5 #(
    .INIT(32'hCCACCCCC)) 
    \mem_reg[4][5]_srl5_i_1__0 
       (.I0(\A_BUS_addr_5_reg_630_reg[28] [5]),
        .I1(\mem_reg[4][5]_srl5_i_2__0_n_3 ),
        .I2(\ap_CS_fsm_reg[70]_0 [7]),
        .I3(\ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_590_reg[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .O(\mem_reg[4][5]_srl5_i_1__0_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[4][5]_srl5_i_2__0 
       (.I0(\A_BUS_addr_1_reg_579_reg[28] [5]),
        .I1(\ap_CS_fsm_reg[70]_0 [5]),
        .I2(\A_BUS_addr_3_reg_558_reg[28] [5]),
        .I3(\ap_CS_fsm_reg[70]_0 [3]),
        .I4(\A_BUS_addr_2_reg_547_reg[28] [5]),
        .O(\mem_reg[4][5]_srl5_i_2__0_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][60]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][60]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][60]_srl5_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][61]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][61]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][61]_srl5_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][62]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][62]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][62]_srl5_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][63]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][63]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][63]_srl5_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][6]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[4][6]_srl5_i_1__0_n_3 ),
        .Q(\mem_reg[4][6]_srl5_n_3 ));
  LUT5 #(
    .INIT(32'hCCACCCCC)) 
    \mem_reg[4][6]_srl5_i_1__0 
       (.I0(\A_BUS_addr_5_reg_630_reg[28] [6]),
        .I1(\mem_reg[4][6]_srl5_i_2__0_n_3 ),
        .I2(\ap_CS_fsm_reg[70]_0 [7]),
        .I3(\ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_590_reg[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .O(\mem_reg[4][6]_srl5_i_1__0_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[4][6]_srl5_i_2__0 
       (.I0(\A_BUS_addr_1_reg_579_reg[28] [6]),
        .I1(\ap_CS_fsm_reg[70]_0 [5]),
        .I2(\A_BUS_addr_3_reg_558_reg[28] [6]),
        .I3(\ap_CS_fsm_reg[70]_0 [3]),
        .I4(\A_BUS_addr_2_reg_547_reg[28] [6]),
        .O(\mem_reg[4][6]_srl5_i_2__0_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][7]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[4][7]_srl5_i_1__0_n_3 ),
        .Q(\mem_reg[4][7]_srl5_n_3 ));
  LUT5 #(
    .INIT(32'hCCACCCCC)) 
    \mem_reg[4][7]_srl5_i_1__0 
       (.I0(\A_BUS_addr_5_reg_630_reg[28] [7]),
        .I1(\mem_reg[4][7]_srl5_i_2__0_n_3 ),
        .I2(\ap_CS_fsm_reg[70]_0 [7]),
        .I3(\ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_590_reg[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .O(\mem_reg[4][7]_srl5_i_1__0_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[4][7]_srl5_i_2__0 
       (.I0(\A_BUS_addr_1_reg_579_reg[28] [7]),
        .I1(\ap_CS_fsm_reg[70]_0 [5]),
        .I2(\A_BUS_addr_3_reg_558_reg[28] [7]),
        .I3(\ap_CS_fsm_reg[70]_0 [3]),
        .I4(\A_BUS_addr_2_reg_547_reg[28] [7]),
        .O(\mem_reg[4][7]_srl5_i_2__0_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[4][8]_srl5_i_1__0_n_3 ),
        .Q(\mem_reg[4][8]_srl5_n_3 ));
  LUT5 #(
    .INIT(32'hCCACCCCC)) 
    \mem_reg[4][8]_srl5_i_1__0 
       (.I0(\A_BUS_addr_5_reg_630_reg[28] [8]),
        .I1(\mem_reg[4][8]_srl5_i_2__0_n_3 ),
        .I2(\ap_CS_fsm_reg[70]_0 [7]),
        .I3(\ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_590_reg[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .O(\mem_reg[4][8]_srl5_i_1__0_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[4][8]_srl5_i_2__0 
       (.I0(\A_BUS_addr_1_reg_579_reg[28] [8]),
        .I1(\ap_CS_fsm_reg[70]_0 [5]),
        .I2(\A_BUS_addr_3_reg_558_reg[28] [8]),
        .I3(\ap_CS_fsm_reg[70]_0 [3]),
        .I4(\A_BUS_addr_2_reg_547_reg[28] [8]),
        .O(\mem_reg[4][8]_srl5_i_2__0_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[4][9]_srl5_i_1__0_n_3 ),
        .Q(\mem_reg[4][9]_srl5_n_3 ));
  LUT5 #(
    .INIT(32'hCCACCCCC)) 
    \mem_reg[4][9]_srl5_i_1__0 
       (.I0(\A_BUS_addr_5_reg_630_reg[28] [9]),
        .I1(\mem_reg[4][9]_srl5_i_2__0_n_3 ),
        .I2(\ap_CS_fsm_reg[70]_0 [7]),
        .I3(\ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_590_reg[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .O(\mem_reg[4][9]_srl5_i_1__0_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[4][9]_srl5_i_2__0 
       (.I0(\A_BUS_addr_1_reg_579_reg[28] [9]),
        .I1(\ap_CS_fsm_reg[70]_0 [5]),
        .I2(\A_BUS_addr_3_reg_558_reg[28] [9]),
        .I3(\ap_CS_fsm_reg[70]_0 [3]),
        .I4(\A_BUS_addr_2_reg_547_reg[28] [9]),
        .O(\mem_reg[4][9]_srl5_i_2__0_n_3 ));
  LUT6 #(
    .INIT(64'hAAFF55FF5400AA00)) 
    \pout[0]_i_1 
       (.I0(push),
        .I1(\pout_reg_n_3_[1] ),
        .I2(\pout_reg_n_3_[2] ),
        .I3(data_vld_reg_n_3),
        .I4(empty_n_reg_0),
        .I5(\pout_reg_n_3_[0] ),
        .O(\pout[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hBBFF4400FF770080)) 
    \pout[1]_i_1 
       (.I0(empty_n_reg_0),
        .I1(data_vld_reg_n_3),
        .I2(\pout_reg_n_3_[2] ),
        .I3(\pout_reg_n_3_[0] ),
        .I4(\pout_reg_n_3_[1] ),
        .I5(push),
        .O(\pout[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hB4F0F0F0F0F0F070)) 
    \pout[2]_i_1 
       (.I0(empty_n_reg_0),
        .I1(data_vld_reg_n_3),
        .I2(\pout_reg_n_3_[2] ),
        .I3(\pout_reg_n_3_[0] ),
        .I4(\pout_reg_n_3_[1] ),
        .I5(push),
        .O(\pout[2]_i_1_n_3 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_3 ),
        .Q(\pout_reg_n_3_[0] ),
        .R(ap_rst_n_0));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_3 ),
        .Q(\pout_reg_n_3_[1] ),
        .R(ap_rst_n_0));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_3 ),
        .Q(\pout_reg_n_3_[2] ),
        .R(ap_rst_n_0));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][0]_srl5_n_3 ),
        .Q(Q[0]),
        .R(ap_rst_n_0));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][10]_srl5_n_3 ),
        .Q(Q[10]),
        .R(ap_rst_n_0));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][11]_srl5_n_3 ),
        .Q(Q[11]),
        .R(ap_rst_n_0));
  FDRE \q_reg[12] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][12]_srl5_n_3 ),
        .Q(Q[12]),
        .R(ap_rst_n_0));
  FDRE \q_reg[13] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][13]_srl5_n_3 ),
        .Q(Q[13]),
        .R(ap_rst_n_0));
  FDRE \q_reg[14] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][14]_srl5_n_3 ),
        .Q(Q[14]),
        .R(ap_rst_n_0));
  FDRE \q_reg[15] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][15]_srl5_n_3 ),
        .Q(Q[15]),
        .R(ap_rst_n_0));
  FDRE \q_reg[16] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][16]_srl5_n_3 ),
        .Q(Q[16]),
        .R(ap_rst_n_0));
  FDRE \q_reg[17] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][17]_srl5_n_3 ),
        .Q(Q[17]),
        .R(ap_rst_n_0));
  FDRE \q_reg[18] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][18]_srl5_n_3 ),
        .Q(Q[18]),
        .R(ap_rst_n_0));
  FDRE \q_reg[19] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][19]_srl5_n_3 ),
        .Q(Q[19]),
        .R(ap_rst_n_0));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][1]_srl5_n_3 ),
        .Q(Q[1]),
        .R(ap_rst_n_0));
  FDRE \q_reg[20] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][20]_srl5_n_3 ),
        .Q(Q[20]),
        .R(ap_rst_n_0));
  FDRE \q_reg[21] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][21]_srl5_n_3 ),
        .Q(Q[21]),
        .R(ap_rst_n_0));
  FDRE \q_reg[22] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][22]_srl5_n_3 ),
        .Q(Q[22]),
        .R(ap_rst_n_0));
  FDRE \q_reg[23] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][23]_srl5_n_3 ),
        .Q(Q[23]),
        .R(ap_rst_n_0));
  FDRE \q_reg[24] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][24]_srl5_n_3 ),
        .Q(Q[24]),
        .R(ap_rst_n_0));
  FDRE \q_reg[25] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][25]_srl5_n_3 ),
        .Q(Q[25]),
        .R(ap_rst_n_0));
  FDRE \q_reg[26] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][26]_srl5_n_3 ),
        .Q(Q[26]),
        .R(ap_rst_n_0));
  FDRE \q_reg[27] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][27]_srl5_n_3 ),
        .Q(Q[27]),
        .R(ap_rst_n_0));
  FDRE \q_reg[28] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][28]_srl5_n_3 ),
        .Q(Q[28]),
        .R(ap_rst_n_0));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][2]_srl5_n_3 ),
        .Q(Q[2]),
        .R(ap_rst_n_0));
  FDRE \q_reg[32] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][32]_srl5_n_3 ),
        .Q(Q[29]),
        .R(ap_rst_n_0));
  FDRE \q_reg[33] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][33]_srl5_n_3 ),
        .Q(Q[30]),
        .R(ap_rst_n_0));
  FDRE \q_reg[34] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][34]_srl5_n_3 ),
        .Q(Q[31]),
        .R(ap_rst_n_0));
  FDRE \q_reg[35] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][35]_srl5_n_3 ),
        .Q(Q[32]),
        .R(ap_rst_n_0));
  FDRE \q_reg[36] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][36]_srl5_n_3 ),
        .Q(Q[33]),
        .R(ap_rst_n_0));
  FDRE \q_reg[37] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][37]_srl5_n_3 ),
        .Q(Q[34]),
        .R(ap_rst_n_0));
  FDRE \q_reg[38] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][38]_srl5_n_3 ),
        .Q(Q[35]),
        .R(ap_rst_n_0));
  FDRE \q_reg[39] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][39]_srl5_n_3 ),
        .Q(Q[36]),
        .R(ap_rst_n_0));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][3]_srl5_n_3 ),
        .Q(Q[3]),
        .R(ap_rst_n_0));
  FDRE \q_reg[40] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][40]_srl5_n_3 ),
        .Q(Q[37]),
        .R(ap_rst_n_0));
  FDRE \q_reg[41] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][41]_srl5_n_3 ),
        .Q(Q[38]),
        .R(ap_rst_n_0));
  FDRE \q_reg[42] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][42]_srl5_n_3 ),
        .Q(Q[39]),
        .R(ap_rst_n_0));
  FDRE \q_reg[43] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][43]_srl5_n_3 ),
        .Q(Q[40]),
        .R(ap_rst_n_0));
  FDRE \q_reg[44] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][44]_srl5_n_3 ),
        .Q(Q[41]),
        .R(ap_rst_n_0));
  FDRE \q_reg[45] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][45]_srl5_n_3 ),
        .Q(Q[42]),
        .R(ap_rst_n_0));
  FDRE \q_reg[46] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][46]_srl5_n_3 ),
        .Q(Q[43]),
        .R(ap_rst_n_0));
  FDRE \q_reg[47] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][47]_srl5_n_3 ),
        .Q(Q[44]),
        .R(ap_rst_n_0));
  FDRE \q_reg[48] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][48]_srl5_n_3 ),
        .Q(Q[45]),
        .R(ap_rst_n_0));
  FDRE \q_reg[49] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][49]_srl5_n_3 ),
        .Q(Q[46]),
        .R(ap_rst_n_0));
  FDRE \q_reg[4] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][4]_srl5_n_3 ),
        .Q(Q[4]),
        .R(ap_rst_n_0));
  FDRE \q_reg[50] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][50]_srl5_n_3 ),
        .Q(Q[47]),
        .R(ap_rst_n_0));
  FDRE \q_reg[51] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][51]_srl5_n_3 ),
        .Q(Q[48]),
        .R(ap_rst_n_0));
  FDRE \q_reg[52] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][52]_srl5_n_3 ),
        .Q(Q[49]),
        .R(ap_rst_n_0));
  FDRE \q_reg[53] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][53]_srl5_n_3 ),
        .Q(Q[50]),
        .R(ap_rst_n_0));
  FDRE \q_reg[54] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][54]_srl5_n_3 ),
        .Q(Q[51]),
        .R(ap_rst_n_0));
  FDRE \q_reg[55] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][55]_srl5_n_3 ),
        .Q(Q[52]),
        .R(ap_rst_n_0));
  FDRE \q_reg[56] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][56]_srl5_n_3 ),
        .Q(Q[53]),
        .R(ap_rst_n_0));
  FDRE \q_reg[57] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][57]_srl5_n_3 ),
        .Q(Q[54]),
        .R(ap_rst_n_0));
  FDRE \q_reg[58] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][58]_srl5_n_3 ),
        .Q(Q[55]),
        .R(ap_rst_n_0));
  FDRE \q_reg[59] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][59]_srl5_n_3 ),
        .Q(Q[56]),
        .R(ap_rst_n_0));
  FDRE \q_reg[5] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][5]_srl5_n_3 ),
        .Q(Q[5]),
        .R(ap_rst_n_0));
  FDRE \q_reg[60] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][60]_srl5_n_3 ),
        .Q(fifo_wreq_data[60]),
        .R(ap_rst_n_0));
  FDRE \q_reg[61] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][61]_srl5_n_3 ),
        .Q(fifo_wreq_data[61]),
        .R(ap_rst_n_0));
  FDRE \q_reg[62] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][62]_srl5_n_3 ),
        .Q(fifo_wreq_data[62]),
        .R(ap_rst_n_0));
  FDRE \q_reg[63] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][63]_srl5_n_3 ),
        .Q(fifo_wreq_data[63]),
        .R(ap_rst_n_0));
  FDRE \q_reg[6] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][6]_srl5_n_3 ),
        .Q(Q[6]),
        .R(ap_rst_n_0));
  FDRE \q_reg[7] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][7]_srl5_n_3 ),
        .Q(Q[7]),
        .R(ap_rst_n_0));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][8]_srl5_n_3 ),
        .Q(Q[8]),
        .R(ap_rst_n_0));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][9]_srl5_n_3 ),
        .Q(Q[9]),
        .R(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'hFF0E)) 
    \sect_cnt[0]_i_1 
       (.I0(fifo_wreq_valid),
        .I1(fifo_wreq_valid_buf_reg_0),
        .I2(wreq_handling_reg),
        .I3(p_23_in),
        .O(sect_cnt_reg_19__s_net_1));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'h80AA)) 
    \start_addr[31]_i_1 
       (.I0(fifo_wreq_valid),
        .I1(p_23_in),
        .I2(CO),
        .I3(wreq_handling_reg),
        .O(E));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \temp_fu_90[0]_i_1 
       (.I0(\tmp_5_reg_636_reg[15] [0]),
        .I1(\tmp_1_reg_585_reg[15] [0]),
        .I2(\temp_fu_90[15]_i_4_n_3 ),
        .I3(\temp_fu_90[0]_i_2_n_3 ),
        .I4(\temp_fu_90[15]_i_3_n_3 ),
        .O(\temp_fu_90_reg[15] [0]));
  LUT5 #(
    .INIT(32'hBBBF8880)) 
    \temp_fu_90[0]_i_2 
       (.I0(\tmp_3_reg_569_reg[15] [0]),
        .I1(\ap_CS_fsm_reg[70]_0 [3]),
        .I2(ap_reg_ioackin_A_BUS_AWREADY_reg_0),
        .I3(A_BUS_AWREADY),
        .I4(\tmp_2_reg_553_reg[15] [0]),
        .O(\temp_fu_90[0]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \temp_fu_90[10]_i_1 
       (.I0(\tmp_5_reg_636_reg[15] [10]),
        .I1(\tmp_1_reg_585_reg[15] [10]),
        .I2(\temp_fu_90[15]_i_4_n_3 ),
        .I3(\temp_fu_90[10]_i_2_n_3 ),
        .I4(\temp_fu_90[15]_i_3_n_3 ),
        .O(\temp_fu_90_reg[15] [10]));
  LUT5 #(
    .INIT(32'hBBBF8880)) 
    \temp_fu_90[10]_i_2 
       (.I0(\tmp_3_reg_569_reg[15] [10]),
        .I1(\ap_CS_fsm_reg[70]_0 [3]),
        .I2(ap_reg_ioackin_A_BUS_AWREADY_reg_0),
        .I3(A_BUS_AWREADY),
        .I4(\tmp_2_reg_553_reg[15] [10]),
        .O(\temp_fu_90[10]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \temp_fu_90[11]_i_1 
       (.I0(\tmp_5_reg_636_reg[15] [11]),
        .I1(\tmp_1_reg_585_reg[15] [11]),
        .I2(\temp_fu_90[15]_i_4_n_3 ),
        .I3(\temp_fu_90[11]_i_2_n_3 ),
        .I4(\temp_fu_90[15]_i_3_n_3 ),
        .O(\temp_fu_90_reg[15] [11]));
  LUT5 #(
    .INIT(32'hBBBF8880)) 
    \temp_fu_90[11]_i_2 
       (.I0(\tmp_3_reg_569_reg[15] [11]),
        .I1(\ap_CS_fsm_reg[70]_0 [3]),
        .I2(ap_reg_ioackin_A_BUS_AWREADY_reg_0),
        .I3(A_BUS_AWREADY),
        .I4(\tmp_2_reg_553_reg[15] [11]),
        .O(\temp_fu_90[11]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \temp_fu_90[12]_i_1 
       (.I0(\tmp_5_reg_636_reg[15] [12]),
        .I1(\tmp_1_reg_585_reg[15] [12]),
        .I2(\temp_fu_90[15]_i_4_n_3 ),
        .I3(\temp_fu_90[12]_i_2_n_3 ),
        .I4(\temp_fu_90[15]_i_3_n_3 ),
        .O(\temp_fu_90_reg[15] [12]));
  LUT5 #(
    .INIT(32'hBBBF8880)) 
    \temp_fu_90[12]_i_2 
       (.I0(\tmp_3_reg_569_reg[15] [12]),
        .I1(\ap_CS_fsm_reg[70]_0 [3]),
        .I2(ap_reg_ioackin_A_BUS_AWREADY_reg_0),
        .I3(A_BUS_AWREADY),
        .I4(\tmp_2_reg_553_reg[15] [12]),
        .O(\temp_fu_90[12]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \temp_fu_90[13]_i_1 
       (.I0(\tmp_5_reg_636_reg[15] [13]),
        .I1(\tmp_1_reg_585_reg[15] [13]),
        .I2(\temp_fu_90[15]_i_4_n_3 ),
        .I3(\temp_fu_90[13]_i_2_n_3 ),
        .I4(\temp_fu_90[15]_i_3_n_3 ),
        .O(\temp_fu_90_reg[15] [13]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'hBBBF8880)) 
    \temp_fu_90[13]_i_2 
       (.I0(\tmp_3_reg_569_reg[15] [13]),
        .I1(\ap_CS_fsm_reg[70]_0 [3]),
        .I2(ap_reg_ioackin_A_BUS_AWREADY_reg_0),
        .I3(A_BUS_AWREADY),
        .I4(\tmp_2_reg_553_reg[15] [13]),
        .O(\temp_fu_90[13]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \temp_fu_90[14]_i_1 
       (.I0(\tmp_5_reg_636_reg[15] [14]),
        .I1(\tmp_1_reg_585_reg[15] [14]),
        .I2(\temp_fu_90[15]_i_4_n_3 ),
        .I3(\temp_fu_90[14]_i_2_n_3 ),
        .I4(\temp_fu_90[15]_i_3_n_3 ),
        .O(\temp_fu_90_reg[15] [14]));
  LUT5 #(
    .INIT(32'hBBBF8880)) 
    \temp_fu_90[14]_i_2 
       (.I0(\tmp_3_reg_569_reg[15] [14]),
        .I1(\ap_CS_fsm_reg[70]_0 [3]),
        .I2(ap_reg_ioackin_A_BUS_AWREADY_reg_0),
        .I3(A_BUS_AWREADY),
        .I4(\tmp_2_reg_553_reg[15] [14]),
        .O(\temp_fu_90[14]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFEFFFEFFFEF0F0)) 
    \temp_fu_90[15]_i_1 
       (.I0(\ap_CS_fsm_reg[70]_0 [1]),
        .I1(\ap_CS_fsm_reg[70]_0 [3]),
        .I2(\temp_fu_90[15]_i_3_n_3 ),
        .I3(\ap_CS_fsm_reg[70]_0 [5]),
        .I4(ap_reg_ioackin_A_BUS_AWREADY_reg_0),
        .I5(A_BUS_AWREADY),
        .O(\temp_fu_90_reg[0] ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \temp_fu_90[15]_i_2 
       (.I0(\tmp_5_reg_636_reg[15] [15]),
        .I1(\tmp_1_reg_585_reg[15] [15]),
        .I2(\temp_fu_90[15]_i_4_n_3 ),
        .I3(\temp_fu_90[15]_i_5_n_3 ),
        .I4(\temp_fu_90[15]_i_3_n_3 ),
        .O(\temp_fu_90_reg[15] [15]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'h08080800)) 
    \temp_fu_90[15]_i_3 
       (.I0(\ap_CS_fsm_reg[70]_0 [7]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_590_reg[0] ),
        .I3(A_BUS_AWREADY),
        .I4(ap_reg_ioackin_A_BUS_AWREADY_reg_0),
        .O(\temp_fu_90[15]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \temp_fu_90[15]_i_4 
       (.I0(\ap_CS_fsm_reg[70]_0 [5]),
        .I1(ap_reg_ioackin_A_BUS_AWREADY_reg_0),
        .I2(A_BUS_AWREADY),
        .O(\temp_fu_90[15]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hBBBF8880)) 
    \temp_fu_90[15]_i_5 
       (.I0(\tmp_3_reg_569_reg[15] [15]),
        .I1(\ap_CS_fsm_reg[70]_0 [3]),
        .I2(ap_reg_ioackin_A_BUS_AWREADY_reg_0),
        .I3(A_BUS_AWREADY),
        .I4(\tmp_2_reg_553_reg[15] [15]),
        .O(\temp_fu_90[15]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \temp_fu_90[1]_i_1 
       (.I0(\tmp_5_reg_636_reg[15] [1]),
        .I1(\tmp_1_reg_585_reg[15] [1]),
        .I2(\temp_fu_90[15]_i_4_n_3 ),
        .I3(\temp_fu_90[1]_i_2_n_3 ),
        .I4(\temp_fu_90[15]_i_3_n_3 ),
        .O(\temp_fu_90_reg[15] [1]));
  LUT5 #(
    .INIT(32'hBBBF8880)) 
    \temp_fu_90[1]_i_2 
       (.I0(\tmp_3_reg_569_reg[15] [1]),
        .I1(\ap_CS_fsm_reg[70]_0 [3]),
        .I2(ap_reg_ioackin_A_BUS_AWREADY_reg_0),
        .I3(A_BUS_AWREADY),
        .I4(\tmp_2_reg_553_reg[15] [1]),
        .O(\temp_fu_90[1]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \temp_fu_90[2]_i_1 
       (.I0(\tmp_5_reg_636_reg[15] [2]),
        .I1(\tmp_1_reg_585_reg[15] [2]),
        .I2(\temp_fu_90[15]_i_4_n_3 ),
        .I3(\temp_fu_90[2]_i_2_n_3 ),
        .I4(\temp_fu_90[15]_i_3_n_3 ),
        .O(\temp_fu_90_reg[15] [2]));
  LUT5 #(
    .INIT(32'hBBBF8880)) 
    \temp_fu_90[2]_i_2 
       (.I0(\tmp_3_reg_569_reg[15] [2]),
        .I1(\ap_CS_fsm_reg[70]_0 [3]),
        .I2(ap_reg_ioackin_A_BUS_AWREADY_reg_0),
        .I3(A_BUS_AWREADY),
        .I4(\tmp_2_reg_553_reg[15] [2]),
        .O(\temp_fu_90[2]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \temp_fu_90[3]_i_1 
       (.I0(\tmp_5_reg_636_reg[15] [3]),
        .I1(\tmp_1_reg_585_reg[15] [3]),
        .I2(\temp_fu_90[15]_i_4_n_3 ),
        .I3(\temp_fu_90[3]_i_2_n_3 ),
        .I4(\temp_fu_90[15]_i_3_n_3 ),
        .O(\temp_fu_90_reg[15] [3]));
  LUT5 #(
    .INIT(32'hBBBF8880)) 
    \temp_fu_90[3]_i_2 
       (.I0(\tmp_3_reg_569_reg[15] [3]),
        .I1(\ap_CS_fsm_reg[70]_0 [3]),
        .I2(ap_reg_ioackin_A_BUS_AWREADY_reg_0),
        .I3(A_BUS_AWREADY),
        .I4(\tmp_2_reg_553_reg[15] [3]),
        .O(\temp_fu_90[3]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \temp_fu_90[4]_i_1 
       (.I0(\tmp_5_reg_636_reg[15] [4]),
        .I1(\tmp_1_reg_585_reg[15] [4]),
        .I2(\temp_fu_90[15]_i_4_n_3 ),
        .I3(\temp_fu_90[4]_i_2_n_3 ),
        .I4(\temp_fu_90[15]_i_3_n_3 ),
        .O(\temp_fu_90_reg[15] [4]));
  LUT5 #(
    .INIT(32'hBBBF8880)) 
    \temp_fu_90[4]_i_2 
       (.I0(\tmp_3_reg_569_reg[15] [4]),
        .I1(\ap_CS_fsm_reg[70]_0 [3]),
        .I2(ap_reg_ioackin_A_BUS_AWREADY_reg_0),
        .I3(A_BUS_AWREADY),
        .I4(\tmp_2_reg_553_reg[15] [4]),
        .O(\temp_fu_90[4]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \temp_fu_90[5]_i_1 
       (.I0(\tmp_5_reg_636_reg[15] [5]),
        .I1(\tmp_1_reg_585_reg[15] [5]),
        .I2(\temp_fu_90[15]_i_4_n_3 ),
        .I3(\temp_fu_90[5]_i_2_n_3 ),
        .I4(\temp_fu_90[15]_i_3_n_3 ),
        .O(\temp_fu_90_reg[15] [5]));
  LUT5 #(
    .INIT(32'hBBBF8880)) 
    \temp_fu_90[5]_i_2 
       (.I0(\tmp_3_reg_569_reg[15] [5]),
        .I1(\ap_CS_fsm_reg[70]_0 [3]),
        .I2(ap_reg_ioackin_A_BUS_AWREADY_reg_0),
        .I3(A_BUS_AWREADY),
        .I4(\tmp_2_reg_553_reg[15] [5]),
        .O(\temp_fu_90[5]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \temp_fu_90[6]_i_1 
       (.I0(\tmp_5_reg_636_reg[15] [6]),
        .I1(\tmp_1_reg_585_reg[15] [6]),
        .I2(\temp_fu_90[15]_i_4_n_3 ),
        .I3(\temp_fu_90[6]_i_2_n_3 ),
        .I4(\temp_fu_90[15]_i_3_n_3 ),
        .O(\temp_fu_90_reg[15] [6]));
  LUT5 #(
    .INIT(32'hBBBF8880)) 
    \temp_fu_90[6]_i_2 
       (.I0(\tmp_3_reg_569_reg[15] [6]),
        .I1(\ap_CS_fsm_reg[70]_0 [3]),
        .I2(ap_reg_ioackin_A_BUS_AWREADY_reg_0),
        .I3(A_BUS_AWREADY),
        .I4(\tmp_2_reg_553_reg[15] [6]),
        .O(\temp_fu_90[6]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \temp_fu_90[7]_i_1 
       (.I0(\tmp_5_reg_636_reg[15] [7]),
        .I1(\tmp_1_reg_585_reg[15] [7]),
        .I2(\temp_fu_90[15]_i_4_n_3 ),
        .I3(\temp_fu_90[7]_i_2_n_3 ),
        .I4(\temp_fu_90[15]_i_3_n_3 ),
        .O(\temp_fu_90_reg[15] [7]));
  LUT5 #(
    .INIT(32'hBBBF8880)) 
    \temp_fu_90[7]_i_2 
       (.I0(\tmp_3_reg_569_reg[15] [7]),
        .I1(\ap_CS_fsm_reg[70]_0 [3]),
        .I2(ap_reg_ioackin_A_BUS_AWREADY_reg_0),
        .I3(A_BUS_AWREADY),
        .I4(\tmp_2_reg_553_reg[15] [7]),
        .O(\temp_fu_90[7]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \temp_fu_90[8]_i_1 
       (.I0(\tmp_5_reg_636_reg[15] [8]),
        .I1(\tmp_1_reg_585_reg[15] [8]),
        .I2(\temp_fu_90[15]_i_4_n_3 ),
        .I3(\temp_fu_90[8]_i_2_n_3 ),
        .I4(\temp_fu_90[15]_i_3_n_3 ),
        .O(\temp_fu_90_reg[15] [8]));
  LUT5 #(
    .INIT(32'hBBBF8880)) 
    \temp_fu_90[8]_i_2 
       (.I0(\tmp_3_reg_569_reg[15] [8]),
        .I1(\ap_CS_fsm_reg[70]_0 [3]),
        .I2(ap_reg_ioackin_A_BUS_AWREADY_reg_0),
        .I3(A_BUS_AWREADY),
        .I4(\tmp_2_reg_553_reg[15] [8]),
        .O(\temp_fu_90[8]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \temp_fu_90[9]_i_1 
       (.I0(\tmp_5_reg_636_reg[15] [9]),
        .I1(\tmp_1_reg_585_reg[15] [9]),
        .I2(\temp_fu_90[15]_i_4_n_3 ),
        .I3(\temp_fu_90[9]_i_2_n_3 ),
        .I4(\temp_fu_90[15]_i_3_n_3 ),
        .O(\temp_fu_90_reg[15] [9]));
  LUT5 #(
    .INIT(32'hBBBF8880)) 
    \temp_fu_90[9]_i_2 
       (.I0(\tmp_3_reg_569_reg[15] [9]),
        .I1(\ap_CS_fsm_reg[70]_0 [3]),
        .I2(ap_reg_ioackin_A_BUS_AWREADY_reg_0),
        .I3(A_BUS_AWREADY),
        .I4(\tmp_2_reg_553_reg[15] [9]),
        .O(\temp_fu_90[9]_i_2_n_3 ));
endmodule

(* ORIG_REF_NAME = "LL_prefetch_A_BUS_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_LL_prefetch_A_BUS_m_axi_fifo__parameterized1
   (next_wreq,
    next_loop,
    p_23_in,
    push,
    O,
    \sect_cnt_reg[7] ,
    \sect_cnt_reg[11] ,
    \sect_cnt_reg[15] ,
    \sect_cnt_reg[19] ,
    wreq_handling_reg,
    \could_multi_bursts.sect_handling_reg ,
    \could_multi_bursts.AWVALID_Dummy_reg ,
    \could_multi_bursts.last_sect_buf_reg ,
    SR,
    \could_multi_bursts.loop_cnt_reg[0] ,
    \q_reg[0]_0 ,
    ap_clk,
    ap_rst_n_0,
    Q,
    sect_cnt_reg,
    \could_multi_bursts.sect_handling_reg_0 ,
    last_loop__8,
    wreq_handling_reg_0,
    CO,
    empty_n_reg_0,
    next_resp,
    \throttl_cnt_reg[6] ,
    \throttl_cnt_reg[1] ,
    m_axi_A_BUS_AWREADY,
    AWVALID_Dummy,
    fifo_burst_ready,
    full_n_reg_0,
    \could_multi_bursts.last_sect_buf_reg_0 ,
    ap_rst_n,
    fifo_wreq_valid_buf_reg,
    AWREADY_Dummy,
    in,
    \sect_cnt_reg[18] ,
    fifo_wreq_valid);
  output next_wreq;
  output next_loop;
  output p_23_in;
  output push;
  output [3:0]O;
  output [3:0]\sect_cnt_reg[7] ;
  output [3:0]\sect_cnt_reg[11] ;
  output [3:0]\sect_cnt_reg[15] ;
  output [3:0]\sect_cnt_reg[19] ;
  output wreq_handling_reg;
  output \could_multi_bursts.sect_handling_reg ;
  output \could_multi_bursts.AWVALID_Dummy_reg ;
  output \could_multi_bursts.last_sect_buf_reg ;
  output [0:0]SR;
  output [0:0]\could_multi_bursts.loop_cnt_reg[0] ;
  output \q_reg[0]_0 ;
  input ap_clk;
  input ap_rst_n_0;
  input [19:0]Q;
  input [19:0]sect_cnt_reg;
  input \could_multi_bursts.sect_handling_reg_0 ;
  input last_loop__8;
  input wreq_handling_reg_0;
  input [0:0]CO;
  input empty_n_reg_0;
  input next_resp;
  input \throttl_cnt_reg[6] ;
  input \throttl_cnt_reg[1] ;
  input m_axi_A_BUS_AWREADY;
  input AWVALID_Dummy;
  input fifo_burst_ready;
  input full_n_reg_0;
  input \could_multi_bursts.last_sect_buf_reg_0 ;
  input ap_rst_n;
  input fifo_wreq_valid_buf_reg;
  input AWREADY_Dummy;
  input [0:0]in;
  input [0:0]\sect_cnt_reg[18] ;
  input fifo_wreq_valid;

  wire AWREADY_Dummy;
  wire AWVALID_Dummy;
  wire [0:0]CO;
  wire [3:0]O;
  wire [19:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire [1:1]aw2b_awdata;
  wire [1:0]aw2b_bdata;
  wire \could_multi_bursts.AWVALID_Dummy_reg ;
  wire \could_multi_bursts.awaddr_buf[31]_i_4_n_3 ;
  wire \could_multi_bursts.last_sect_buf_reg ;
  wire \could_multi_bursts.last_sect_buf_reg_0 ;
  wire [0:0]\could_multi_bursts.loop_cnt_reg[0] ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire data_vld_i_1__1_n_3;
  wire data_vld_reg_n_3;
  wire empty_n_i_1__2_n_3;
  wire empty_n_reg_0;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire fifo_wreq_valid;
  wire fifo_wreq_valid_buf_reg;
  wire full_n4_out;
  wire full_n_i_1__2_n_3;
  wire full_n_i_3__4_n_3;
  wire full_n_reg_0;
  wire [0:0]in;
  wire last_loop__8;
  wire m_axi_A_BUS_AWREADY;
  wire \mem_reg[14][0]_srl15_n_3 ;
  wire \mem_reg[14][1]_srl15_n_3 ;
  wire need_wrsp;
  wire next_loop;
  wire next_resp;
  wire next_wreq;
  wire p_23_in;
  wire pout17_out;
  wire \pout[0]_i_1_n_3 ;
  wire \pout[1]_i_1_n_3 ;
  wire \pout[2]_i_1_n_3 ;
  wire \pout[3]_i_1_n_3 ;
  wire \pout[3]_i_2_n_3 ;
  wire \pout[3]_i_3_n_3 ;
  wire [3:0]pout_reg__0;
  wire push;
  wire push_0;
  wire \q[1]_i_1_n_3 ;
  wire \q_reg[0]_0 ;
  wire \sect_cnt[0]_i_3_n_3 ;
  wire \sect_cnt[0]_i_4_n_3 ;
  wire \sect_cnt[0]_i_5_n_3 ;
  wire \sect_cnt[0]_i_6_n_3 ;
  wire \sect_cnt[0]_i_7_n_3 ;
  wire \sect_cnt[12]_i_2_n_3 ;
  wire \sect_cnt[12]_i_3_n_3 ;
  wire \sect_cnt[12]_i_4_n_3 ;
  wire \sect_cnt[12]_i_5_n_3 ;
  wire \sect_cnt[16]_i_2_n_3 ;
  wire \sect_cnt[16]_i_3_n_3 ;
  wire \sect_cnt[16]_i_4_n_3 ;
  wire \sect_cnt[16]_i_5_n_3 ;
  wire \sect_cnt[4]_i_2_n_3 ;
  wire \sect_cnt[4]_i_3_n_3 ;
  wire \sect_cnt[4]_i_4_n_3 ;
  wire \sect_cnt[4]_i_5_n_3 ;
  wire \sect_cnt[8]_i_2_n_3 ;
  wire \sect_cnt[8]_i_3_n_3 ;
  wire \sect_cnt[8]_i_4_n_3 ;
  wire \sect_cnt[8]_i_5_n_3 ;
  wire [19:0]sect_cnt_reg;
  wire \sect_cnt_reg[0]_i_2_n_3 ;
  wire \sect_cnt_reg[0]_i_2_n_4 ;
  wire \sect_cnt_reg[0]_i_2_n_5 ;
  wire \sect_cnt_reg[0]_i_2_n_6 ;
  wire [3:0]\sect_cnt_reg[11] ;
  wire \sect_cnt_reg[12]_i_1_n_3 ;
  wire \sect_cnt_reg[12]_i_1_n_4 ;
  wire \sect_cnt_reg[12]_i_1_n_5 ;
  wire \sect_cnt_reg[12]_i_1_n_6 ;
  wire [3:0]\sect_cnt_reg[15] ;
  wire \sect_cnt_reg[16]_i_1_n_4 ;
  wire \sect_cnt_reg[16]_i_1_n_5 ;
  wire \sect_cnt_reg[16]_i_1_n_6 ;
  wire [0:0]\sect_cnt_reg[18] ;
  wire [3:0]\sect_cnt_reg[19] ;
  wire \sect_cnt_reg[4]_i_1_n_3 ;
  wire \sect_cnt_reg[4]_i_1_n_4 ;
  wire \sect_cnt_reg[4]_i_1_n_5 ;
  wire \sect_cnt_reg[4]_i_1_n_6 ;
  wire [3:0]\sect_cnt_reg[7] ;
  wire \sect_cnt_reg[8]_i_1_n_3 ;
  wire \sect_cnt_reg[8]_i_1_n_4 ;
  wire \sect_cnt_reg[8]_i_1_n_5 ;
  wire \sect_cnt_reg[8]_i_1_n_6 ;
  wire \throttl_cnt_reg[1] ;
  wire \throttl_cnt_reg[6] ;
  wire wreq_handling_reg;
  wire wreq_handling_reg_0;
  wire [3:3]\NLW_sect_cnt_reg[16]_i_1_CO_UNCONNECTED ;

  LUT5 #(
    .INIT(32'h0000F200)) 
    \could_multi_bursts.AWVALID_Dummy_i_1 
       (.I0(AWVALID_Dummy),
        .I1(AWREADY_Dummy),
        .I2(next_loop),
        .I3(ap_rst_n),
        .I4(in),
        .O(\could_multi_bursts.AWVALID_Dummy_reg ));
  LUT6 #(
    .INIT(64'h0400555500000000)) 
    \could_multi_bursts.awaddr_buf[31]_i_2 
       (.I0(\could_multi_bursts.awaddr_buf[31]_i_4_n_3 ),
        .I1(\throttl_cnt_reg[6] ),
        .I2(\throttl_cnt_reg[1] ),
        .I3(m_axi_A_BUS_AWREADY),
        .I4(AWVALID_Dummy),
        .I5(fifo_burst_ready),
        .O(next_loop));
  LUT2 #(
    .INIT(4'h7)) 
    \could_multi_bursts.awaddr_buf[31]_i_4 
       (.I0(\could_multi_bursts.sect_handling_reg_0 ),
        .I1(fifo_resp_ready),
        .O(\could_multi_bursts.awaddr_buf[31]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.last_sect_buf_i_1 
       (.I0(CO),
        .I1(p_23_in),
        .I2(\could_multi_bursts.last_sect_buf_reg_0 ),
        .O(\could_multi_bursts.last_sect_buf_reg ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.loop_cnt[4]_i_1 
       (.I0(p_23_in),
        .I1(ap_rst_n),
        .O(\could_multi_bursts.loop_cnt_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'hF2FA)) 
    \could_multi_bursts.sect_handling_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg_0 ),
        .I1(last_loop__8),
        .I2(wreq_handling_reg_0),
        .I3(next_loop),
        .O(\could_multi_bursts.sect_handling_reg ));
  LUT6 #(
    .INIT(64'h8F888F88FF888F88)) 
    data_vld_i_1__1
       (.I0(next_loop),
        .I1(fifo_resp_ready),
        .I2(\pout[3]_i_3_n_3 ),
        .I3(data_vld_reg_n_3),
        .I4(need_wrsp),
        .I5(next_resp),
        .O(data_vld_i_1__1_n_3));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__1_n_3),
        .Q(data_vld_reg_n_3),
        .R(ap_rst_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    empty_n_i_1__1
       (.I0(next_wreq),
        .I1(fifo_wreq_valid),
        .O(\q_reg[0]_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    empty_n_i_1__2
       (.I0(data_vld_reg_n_3),
        .I1(next_resp),
        .I2(need_wrsp),
        .O(empty_n_i_1__2_n_3));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__2_n_3),
        .Q(need_wrsp),
        .R(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hD5FF00FF00000000)) 
    fifo_wreq_valid_buf_i_1
       (.I0(\could_multi_bursts.sect_handling_reg_0 ),
        .I1(next_loop),
        .I2(last_loop__8),
        .I3(wreq_handling_reg_0),
        .I4(CO),
        .I5(empty_n_reg_0),
        .O(next_wreq));
  LUT6 #(
    .INIT(64'hFF4FFF4F4F4FFF4F)) 
    full_n_i_1__2
       (.I0(full_n4_out),
        .I1(fifo_resp_ready),
        .I2(ap_rst_n),
        .I3(data_vld_reg_n_3),
        .I4(need_wrsp),
        .I5(next_resp),
        .O(full_n_i_1__2_n_3));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    full_n_i_2
       (.I0(pout_reg__0[2]),
        .I1(pout_reg__0[3]),
        .I2(pout_reg__0[1]),
        .I3(full_n_i_3__4_n_3),
        .I4(pout_reg__0[0]),
        .I5(data_vld_reg_n_3),
        .O(full_n4_out));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT5 #(
    .INIT(32'h08008888)) 
    full_n_i_3__4
       (.I0(next_loop),
        .I1(fifo_resp_ready),
        .I2(next_resp),
        .I3(need_wrsp),
        .I4(data_vld_reg_n_3),
        .O(full_n_i_3__4_n_3));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__2_n_3),
        .Q(fifo_resp_ready),
        .R(1'b0));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_resp/mem_reg[14] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_resp/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(pout_reg__0[0]),
        .A1(pout_reg__0[1]),
        .A2(pout_reg__0[2]),
        .A3(pout_reg__0[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in),
        .Q(\mem_reg[14][0]_srl15_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][0]_srl15_i_1 
       (.I0(fifo_resp_ready),
        .I1(next_loop),
        .O(push_0));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_resp/mem_reg[14] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_resp/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(pout_reg__0[0]),
        .A1(pout_reg__0[1]),
        .A2(pout_reg__0[2]),
        .A3(pout_reg__0[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(aw2b_awdata),
        .Q(\mem_reg[14][1]_srl15_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][1]_srl15_i_1 
       (.I0(last_loop__8),
        .I1(\could_multi_bursts.last_sect_buf_reg_0 ),
        .O(aw2b_awdata));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1 
       (.I0(pout_reg__0[0]),
        .O(\pout[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hA6AAAAAA59555555)) 
    \pout[1]_i_1 
       (.I0(pout_reg__0[0]),
        .I1(need_wrsp),
        .I2(next_resp),
        .I3(push_0),
        .I4(data_vld_reg_n_3),
        .I5(pout_reg__0[1]),
        .O(\pout[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \pout[2]_i_1 
       (.I0(pout_reg__0[0]),
        .I1(pout17_out),
        .I2(pout_reg__0[2]),
        .I3(pout_reg__0[1]),
        .O(\pout[2]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hA8880000)) 
    \pout[2]_i_2 
       (.I0(full_n_reg_0),
        .I1(aw2b_bdata[0]),
        .I2(aw2b_bdata[1]),
        .I3(next_resp),
        .I4(need_wrsp),
        .O(push));
  LUT6 #(
    .INIT(64'h3000450045004500)) 
    \pout[3]_i_1 
       (.I0(\pout[3]_i_3_n_3 ),
        .I1(next_resp),
        .I2(need_wrsp),
        .I3(data_vld_reg_n_3),
        .I4(fifo_resp_ready),
        .I5(next_loop),
        .O(\pout[3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \pout[3]_i_2 
       (.I0(pout17_out),
        .I1(pout_reg__0[0]),
        .I2(pout_reg__0[1]),
        .I3(pout_reg__0[3]),
        .I4(pout_reg__0[2]),
        .O(\pout[3]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \pout[3]_i_3 
       (.I0(pout_reg__0[3]),
        .I1(pout_reg__0[2]),
        .I2(pout_reg__0[0]),
        .I3(pout_reg__0[1]),
        .O(\pout[3]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \pout[3]_i_4 
       (.I0(need_wrsp),
        .I1(next_resp),
        .I2(fifo_resp_ready),
        .I3(next_loop),
        .I4(data_vld_reg_n_3),
        .O(pout17_out));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_3 ),
        .D(\pout[0]_i_1_n_3 ),
        .Q(pout_reg__0[0]),
        .R(ap_rst_n_0));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_3 ),
        .D(\pout[1]_i_1_n_3 ),
        .Q(pout_reg__0[1]),
        .R(ap_rst_n_0));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_3 ),
        .D(\pout[2]_i_1_n_3 ),
        .Q(pout_reg__0[2]),
        .R(ap_rst_n_0));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_3 ),
        .D(\pout[3]_i_2_n_3 ),
        .Q(pout_reg__0[3]),
        .R(ap_rst_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    \q[1]_i_1 
       (.I0(next_resp),
        .I1(need_wrsp),
        .O(\q[1]_i_1_n_3 ));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(\q[1]_i_1_n_3 ),
        .D(\mem_reg[14][0]_srl15_n_3 ),
        .Q(aw2b_bdata[0]),
        .R(ap_rst_n_0));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(\q[1]_i_1_n_3 ),
        .D(\mem_reg[14][1]_srl15_n_3 ),
        .Q(aw2b_bdata[1]),
        .R(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'h5D)) 
    \sect_addr_buf[11]_i_1 
       (.I0(ap_rst_n),
        .I1(p_23_in),
        .I2(\sect_cnt_reg[18] ),
        .O(SR));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[0]_i_3 
       (.I0(Q[0]),
        .I1(next_wreq),
        .I2(sect_cnt_reg[0]),
        .O(\sect_cnt[0]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[0]_i_4 
       (.I0(Q[3]),
        .I1(next_wreq),
        .I2(sect_cnt_reg[3]),
        .O(\sect_cnt[0]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[0]_i_5 
       (.I0(Q[2]),
        .I1(next_wreq),
        .I2(sect_cnt_reg[2]),
        .O(\sect_cnt[0]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[0]_i_6 
       (.I0(Q[1]),
        .I1(next_wreq),
        .I2(sect_cnt_reg[1]),
        .O(\sect_cnt[0]_i_6_n_3 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \sect_cnt[0]_i_7 
       (.I0(sect_cnt_reg[0]),
        .I1(Q[0]),
        .I2(next_wreq),
        .O(\sect_cnt[0]_i_7_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_2 
       (.I0(Q[15]),
        .I1(next_wreq),
        .I2(sect_cnt_reg[15]),
        .O(\sect_cnt[12]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_3 
       (.I0(Q[14]),
        .I1(next_wreq),
        .I2(sect_cnt_reg[14]),
        .O(\sect_cnt[12]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_4 
       (.I0(Q[13]),
        .I1(next_wreq),
        .I2(sect_cnt_reg[13]),
        .O(\sect_cnt[12]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_5 
       (.I0(Q[12]),
        .I1(next_wreq),
        .I2(sect_cnt_reg[12]),
        .O(\sect_cnt[12]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_2 
       (.I0(Q[19]),
        .I1(next_wreq),
        .I2(sect_cnt_reg[19]),
        .O(\sect_cnt[16]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_3 
       (.I0(Q[18]),
        .I1(next_wreq),
        .I2(sect_cnt_reg[18]),
        .O(\sect_cnt[16]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_4 
       (.I0(Q[17]),
        .I1(next_wreq),
        .I2(sect_cnt_reg[17]),
        .O(\sect_cnt[16]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_5 
       (.I0(Q[16]),
        .I1(next_wreq),
        .I2(sect_cnt_reg[16]),
        .O(\sect_cnt[16]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_2 
       (.I0(Q[7]),
        .I1(next_wreq),
        .I2(sect_cnt_reg[7]),
        .O(\sect_cnt[4]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_3 
       (.I0(Q[6]),
        .I1(next_wreq),
        .I2(sect_cnt_reg[6]),
        .O(\sect_cnt[4]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_4 
       (.I0(Q[5]),
        .I1(next_wreq),
        .I2(sect_cnt_reg[5]),
        .O(\sect_cnt[4]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_5 
       (.I0(Q[4]),
        .I1(next_wreq),
        .I2(sect_cnt_reg[4]),
        .O(\sect_cnt[4]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_2 
       (.I0(Q[11]),
        .I1(next_wreq),
        .I2(sect_cnt_reg[11]),
        .O(\sect_cnt[8]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_3 
       (.I0(Q[10]),
        .I1(next_wreq),
        .I2(sect_cnt_reg[10]),
        .O(\sect_cnt[8]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_4 
       (.I0(Q[9]),
        .I1(next_wreq),
        .I2(sect_cnt_reg[9]),
        .O(\sect_cnt[8]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_5 
       (.I0(Q[8]),
        .I1(next_wreq),
        .I2(sect_cnt_reg[8]),
        .O(\sect_cnt[8]_i_5_n_3 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_cnt_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\sect_cnt_reg[0]_i_2_n_3 ,\sect_cnt_reg[0]_i_2_n_4 ,\sect_cnt_reg[0]_i_2_n_5 ,\sect_cnt_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\sect_cnt[0]_i_3_n_3 }),
        .O(O),
        .S({\sect_cnt[0]_i_4_n_3 ,\sect_cnt[0]_i_5_n_3 ,\sect_cnt[0]_i_6_n_3 ,\sect_cnt[0]_i_7_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_cnt_reg[12]_i_1 
       (.CI(\sect_cnt_reg[8]_i_1_n_3 ),
        .CO({\sect_cnt_reg[12]_i_1_n_3 ,\sect_cnt_reg[12]_i_1_n_4 ,\sect_cnt_reg[12]_i_1_n_5 ,\sect_cnt_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\sect_cnt_reg[15] ),
        .S({\sect_cnt[12]_i_2_n_3 ,\sect_cnt[12]_i_3_n_3 ,\sect_cnt[12]_i_4_n_3 ,\sect_cnt[12]_i_5_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_cnt_reg[16]_i_1 
       (.CI(\sect_cnt_reg[12]_i_1_n_3 ),
        .CO({\NLW_sect_cnt_reg[16]_i_1_CO_UNCONNECTED [3],\sect_cnt_reg[16]_i_1_n_4 ,\sect_cnt_reg[16]_i_1_n_5 ,\sect_cnt_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\sect_cnt_reg[19] ),
        .S({\sect_cnt[16]_i_2_n_3 ,\sect_cnt[16]_i_3_n_3 ,\sect_cnt[16]_i_4_n_3 ,\sect_cnt[16]_i_5_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_cnt_reg[4]_i_1 
       (.CI(\sect_cnt_reg[0]_i_2_n_3 ),
        .CO({\sect_cnt_reg[4]_i_1_n_3 ,\sect_cnt_reg[4]_i_1_n_4 ,\sect_cnt_reg[4]_i_1_n_5 ,\sect_cnt_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\sect_cnt_reg[7] ),
        .S({\sect_cnt[4]_i_2_n_3 ,\sect_cnt[4]_i_3_n_3 ,\sect_cnt[4]_i_4_n_3 ,\sect_cnt[4]_i_5_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_cnt_reg[8]_i_1 
       (.CI(\sect_cnt_reg[4]_i_1_n_3 ),
        .CO({\sect_cnt_reg[8]_i_1_n_3 ,\sect_cnt_reg[8]_i_1_n_4 ,\sect_cnt_reg[8]_i_1_n_5 ,\sect_cnt_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\sect_cnt_reg[11] ),
        .S({\sect_cnt[8]_i_2_n_3 ,\sect_cnt[8]_i_3_n_3 ,\sect_cnt[8]_i_4_n_3 ,\sect_cnt[8]_i_5_n_3 }));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'h80AA)) 
    \sect_len_buf[8]_i_1 
       (.I0(wreq_handling_reg_0),
        .I1(last_loop__8),
        .I2(next_loop),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .O(p_23_in));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'hFF2A)) 
    wreq_handling_i_1
       (.I0(wreq_handling_reg_0),
        .I1(p_23_in),
        .I2(CO),
        .I3(fifo_wreq_valid_buf_reg),
        .O(wreq_handling_reg));
endmodule

(* ORIG_REF_NAME = "LL_prefetch_A_BUS_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_LL_prefetch_A_BUS_m_axi_fifo__parameterized2
   (m_axi_A_BUS_BREADY,
    \ap_CS_fsm_reg[76] ,
    next_resp0,
    \ap_CS_fsm_reg[81] ,
    ram_reg,
    ap_enable_reg_pp0_iter1_reg,
    ap_enable_reg_pp0_iter0_reg,
    \indvar_flatten_reg_179_reg[13] ,
    \a2_sum6_reg_625_reg[28] ,
    \ap_CS_fsm_reg[77] ,
    ap_clk,
    ap_rst_n_0,
    m_axi_A_BUS_BVALID,
    \ap_CS_fsm_reg[80] ,
    exitcond_flatten_fu_398_p2,
    ap_enable_reg_pp0_iter0,
    ap_enable_reg_pp0_iter1,
    \ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_590_reg[0] ,
    \ap_CS_fsm_reg[75] ,
    \exitcond_flatten_reg_590_reg[0] ,
    ap_rst_n,
    ap_enable_reg_pp0_iter1_reg_0,
    push);
  output m_axi_A_BUS_BREADY;
  output \ap_CS_fsm_reg[76] ;
  output next_resp0;
  output [5:0]\ap_CS_fsm_reg[81] ;
  output ram_reg;
  output ap_enable_reg_pp0_iter1_reg;
  output ap_enable_reg_pp0_iter0_reg;
  output [0:0]\indvar_flatten_reg_179_reg[13] ;
  output [0:0]\a2_sum6_reg_625_reg[28] ;
  output \ap_CS_fsm_reg[77] ;
  input ap_clk;
  input ap_rst_n_0;
  input m_axi_A_BUS_BVALID;
  input [8:0]\ap_CS_fsm_reg[80] ;
  input exitcond_flatten_fu_398_p2;
  input ap_enable_reg_pp0_iter0;
  input ap_enable_reg_pp0_iter1;
  input \ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_590_reg[0] ;
  input \ap_CS_fsm_reg[75] ;
  input \exitcond_flatten_reg_590_reg[0] ;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter1_reg_0;
  input push;

  wire [0:0]\a2_sum6_reg_625_reg[28] ;
  wire \ap_CS_fsm[81]_i_2_n_3 ;
  wire \ap_CS_fsm_reg[75] ;
  wire \ap_CS_fsm_reg[76] ;
  wire \ap_CS_fsm_reg[77] ;
  wire [8:0]\ap_CS_fsm_reg[80] ;
  wire [5:0]\ap_CS_fsm_reg[81] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire \ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_590_reg[0] ;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire data_vld_i_1__4_n_3;
  wire data_vld_reg_n_3;
  wire empty_n_i_1_n_3;
  wire exitcond_flatten_fu_398_p2;
  wire \exitcond_flatten_reg_590_reg[0] ;
  wire full_n4_out;
  wire full_n_i_1__6_n_3;
  wire full_n_i_2__5_n_3;
  wire [0:0]\indvar_flatten_reg_179_reg[13] ;
  wire m_axi_A_BUS_BREADY;
  wire m_axi_A_BUS_BVALID;
  wire next_resp0;
  wire \pout[0]_i_1__1_n_3 ;
  wire \pout[1]_i_1__1_n_3 ;
  wire \pout[2]_i_1__1_n_3 ;
  wire \pout_reg_n_3_[0] ;
  wire \pout_reg_n_3_[1] ;
  wire \pout_reg_n_3_[2] ;
  wire push;
  wire ram_reg;

  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT5 #(
    .INIT(32'h0000A8AA)) 
    \a2_sum6_reg_625[28]_i_1 
       (.I0(\ap_CS_fsm_reg[80] [7]),
        .I1(\ap_CS_fsm_reg[76] ),
        .I2(\ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_590_reg[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\exitcond_flatten_reg_590_reg[0] ),
        .O(\a2_sum6_reg_625_reg[28] ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[25]_i_1 
       (.I0(\ap_CS_fsm_reg[76] ),
        .I1(\ap_CS_fsm_reg[80] [1]),
        .I2(\ap_CS_fsm_reg[80] [0]),
        .O(\ap_CS_fsm_reg[81] [0]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[41]_i_1 
       (.I0(\ap_CS_fsm_reg[76] ),
        .I1(\ap_CS_fsm_reg[80] [3]),
        .I2(\ap_CS_fsm_reg[80] [2]),
        .O(\ap_CS_fsm_reg[81] [1]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'h5C)) 
    \ap_CS_fsm[65]_i_1 
       (.I0(\ap_CS_fsm_reg[76] ),
        .I1(\ap_CS_fsm_reg[80] [4]),
        .I2(\ap_CS_fsm_reg[80] [5]),
        .O(\ap_CS_fsm_reg[81] [2]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \ap_CS_fsm[66]_i_1 
       (.I0(\ap_CS_fsm_reg[76] ),
        .I1(\ap_CS_fsm_reg[80] [5]),
        .I2(\ap_CS_fsm_reg[80] [8]),
        .O(\ap_CS_fsm_reg[81] [3]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT5 #(
    .INIT(32'h1010FF00)) 
    \ap_CS_fsm[76]_i_1 
       (.I0(\ap_CS_fsm_reg[76] ),
        .I1(\ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_590_reg[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\ap_CS_fsm_reg[75] ),
        .I4(\ap_CS_fsm_reg[80] [7]),
        .O(\ap_CS_fsm_reg[81] [4]));
  LUT5 #(
    .INIT(32'hFCFF54FF)) 
    \ap_CS_fsm[77]_i_3 
       (.I0(\ap_CS_fsm_reg[80] [7]),
        .I1(\ap_CS_fsm_reg[76] ),
        .I2(\ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_590_reg[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_enable_reg_pp0_iter0),
        .O(\ap_CS_fsm_reg[77] ));
  LUT6 #(
    .INIT(64'h0A000A0000C00000)) 
    \ap_CS_fsm[81]_i_1 
       (.I0(\ap_CS_fsm[81]_i_2_n_3 ),
        .I1(exitcond_flatten_fu_398_p2),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\ap_CS_fsm_reg[80] [6]),
        .I5(\ap_CS_fsm_reg[80] [7]),
        .O(\ap_CS_fsm_reg[81] [5]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \ap_CS_fsm[81]_i_2 
       (.I0(\ap_CS_fsm_reg[76] ),
        .I1(\ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_590_reg[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .O(\ap_CS_fsm[81]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h0000EA00EA00EA00)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\ap_CS_fsm_reg[76] ),
        .I2(\ap_CS_fsm_reg[80] [5]),
        .I3(ap_rst_n),
        .I4(exitcond_flatten_fu_398_p2),
        .I5(\ap_CS_fsm_reg[80] [6]),
        .O(ap_enable_reg_pp0_iter0_reg));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT5 #(
    .INIT(32'h47774444)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(\exitcond_flatten_reg_590_reg[0] ),
        .I1(\ap_CS_fsm_reg[80] [8]),
        .I2(\ap_CS_fsm_reg[76] ),
        .I3(\ap_CS_fsm_reg[80] [5]),
        .I4(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter1_reg));
  LUT6 #(
    .INIT(64'hFAFAFAFAFAFAFAF2)) 
    data_vld_i_1__4
       (.I0(data_vld_reg_n_3),
        .I1(full_n_i_2__5_n_3),
        .I2(push),
        .I3(\pout_reg_n_3_[0] ),
        .I4(\pout_reg_n_3_[1] ),
        .I5(\pout_reg_n_3_[2] ),
        .O(data_vld_i_1__4_n_3));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__4_n_3),
        .Q(data_vld_reg_n_3),
        .R(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    empty_n_i_1
       (.I0(data_vld_reg_n_3),
        .I1(full_n_i_2__5_n_3),
        .I2(\ap_CS_fsm_reg[76] ),
        .O(empty_n_i_1_n_3));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_3),
        .Q(\ap_CS_fsm_reg[76] ),
        .R(ap_rst_n_0));
  LUT5 #(
    .INIT(32'h8F88FFFF)) 
    full_n_i_1__6
       (.I0(data_vld_reg_n_3),
        .I1(full_n_i_2__5_n_3),
        .I2(full_n4_out),
        .I3(m_axi_A_BUS_BREADY),
        .I4(ap_rst_n),
        .O(full_n_i_1__6_n_3));
  LUT6 #(
    .INIT(64'hFFFFFFF8FFFFFFFF)) 
    full_n_i_2__5
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(\ap_CS_fsm_reg[80] [7]),
        .I2(\ap_CS_fsm_reg[80] [1]),
        .I3(\ap_CS_fsm_reg[80] [3]),
        .I4(\ap_CS_fsm_reg[80] [5]),
        .I5(\ap_CS_fsm_reg[76] ),
        .O(full_n_i_2__5_n_3));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    full_n_i_3__5
       (.I0(data_vld_reg_n_3),
        .I1(full_n_i_2__5_n_3),
        .I2(\pout_reg_n_3_[1] ),
        .I3(\pout_reg_n_3_[2] ),
        .I4(push),
        .I5(\pout_reg_n_3_[0] ),
        .O(full_n4_out));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__6_n_3),
        .Q(m_axi_A_BUS_BREADY),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h88088888)) 
    \indvar_flatten_reg_179[13]_i_1 
       (.I0(\ap_CS_fsm_reg[80] [5]),
        .I1(\ap_CS_fsm_reg[76] ),
        .I2(\ap_CS_fsm_reg[80] [6]),
        .I3(\exitcond_flatten_reg_590_reg[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .O(\indvar_flatten_reg_179_reg[13] ));
  LUT2 #(
    .INIT(4'h8)) 
    next_resp_i_1
       (.I0(m_axi_A_BUS_BVALID),
        .I1(m_axi_A_BUS_BREADY),
        .O(next_resp0));
  LUT6 #(
    .INIT(64'hDD22DD2277887780)) 
    \pout[0]_i_1__1 
       (.I0(data_vld_reg_n_3),
        .I1(full_n_i_2__5_n_3),
        .I2(\pout_reg_n_3_[2] ),
        .I3(\pout_reg_n_3_[0] ),
        .I4(\pout_reg_n_3_[1] ),
        .I5(push),
        .O(\pout[0]_i_1__1_n_3 ));
  LUT6 #(
    .INIT(64'hDDFF2200FF770080)) 
    \pout[1]_i_1__1 
       (.I0(data_vld_reg_n_3),
        .I1(full_n_i_2__5_n_3),
        .I2(\pout_reg_n_3_[2] ),
        .I3(\pout_reg_n_3_[0] ),
        .I4(\pout_reg_n_3_[1] ),
        .I5(push),
        .O(\pout[1]_i_1__1_n_3 ));
  LUT6 #(
    .INIT(64'hD2F0F0F0F0F0F070)) 
    \pout[2]_i_1__1 
       (.I0(data_vld_reg_n_3),
        .I1(full_n_i_2__5_n_3),
        .I2(\pout_reg_n_3_[2] ),
        .I3(\pout_reg_n_3_[0] ),
        .I4(\pout_reg_n_3_[1] ),
        .I5(push),
        .O(\pout[2]_i_1__1_n_3 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1__1_n_3 ),
        .Q(\pout_reg_n_3_[0] ),
        .R(ap_rst_n_0));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1__1_n_3 ),
        .Q(\pout_reg_n_3_[1] ),
        .R(ap_rst_n_0));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1__1_n_3 ),
        .Q(\pout_reg_n_3_[2] ),
        .R(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    ram_reg_i_53
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_590_reg[0] ),
        .I2(\ap_CS_fsm_reg[76] ),
        .I3(\ap_CS_fsm_reg[80] [7]),
        .O(ram_reg));
endmodule

(* ORIG_REF_NAME = "LL_prefetch_A_BUS_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_LL_prefetch_A_BUS_m_axi_fifo__parameterized3
   (fifo_rreq_valid,
    \beat_len_buf_reg[0] ,
    S,
    \align_len_reg[31] ,
    \align_len_reg[29] ,
    \align_len_reg[25] ,
    \align_len_reg[21] ,
    \align_len_reg[17] ,
    \align_len_reg[13] ,
    \align_len_reg[9] ,
    \align_len_reg[5] ,
    D,
    \A_BUS_addr_5_reg_630_reg[0] ,
    ap_NS_fsm139_out,
    \sect_len_buf_reg[6] ,
    \sect_len_buf_reg[6]_0 ,
    \sect_len_buf_reg[6]_1 ,
    \sect_cnt_reg_19__s_port_] ,
    O,
    \sect_cnt_reg[7] ,
    \sect_cnt_reg[11] ,
    \sect_cnt_reg[15] ,
    \sect_cnt_reg[19]_0 ,
    ap_reg_ioackin_A_BUS_ARREADY_reg,
    invalid_len_event_reg,
    SR,
    rreq_handling_reg,
    ap_clk,
    ap_reg_ioackin_A_BUS_ARREADY_reg_0,
    \ap_CS_fsm_reg[81] ,
    Q,
    sect_cnt_reg,
    \a2_sum5_reg_614_reg[28] ,
    \a2_sum6_reg_625_reg[28] ,
    \exitcond_flatten_reg_590_reg[0] ,
    ap_enable_reg_pp0_iter0,
    ap_enable_reg_pp0_iter0_reg,
    \ap_CS_fsm_reg[76] ,
    ap_start,
    \ap_CS_fsm_reg[52] ,
    \ap_CS_fsm_reg[28] ,
    \ap_CS_fsm_reg[11] ,
    \ap_CS_fsm_reg[71] ,
    \ap_CS_fsm_reg[44] ,
    \ap_CS_fsm_reg[3] ,
    \ap_CS_fsm_reg[10] ,
    exitcond2_fu_273_p2,
    empty_n_reg_0,
    \a2_sum4_reg_542_reg[28] ,
    \a2_sum3_reg_532_reg[28] ,
    \A_BUS_addr_3_reg_558_reg[28] ,
    \could_multi_bursts.loop_cnt_reg[4] ,
    \sect_len_buf_reg[8] ,
    invalid_len_event,
    rreq_handling_reg_0,
    fifo_rreq_valid_buf_reg,
    p_15_in,
    ap_rst_n,
    \ap_CS_fsm_reg[42] ,
    \A_BUS_addr_2_reg_547_reg[28] ,
    \a1_reg_480_reg[28] ,
    \a2_sum_reg_527_reg[28] ,
    rreq_handling_reg_1,
    CO);
  output fifo_rreq_valid;
  output \beat_len_buf_reg[0] ;
  output [1:0]S;
  output [56:0]\align_len_reg[31] ;
  output [3:0]\align_len_reg[29] ;
  output [3:0]\align_len_reg[25] ;
  output [3:0]\align_len_reg[21] ;
  output [3:0]\align_len_reg[17] ;
  output [3:0]\align_len_reg[13] ;
  output [3:0]\align_len_reg[9] ;
  output [2:0]\align_len_reg[5] ;
  output [13:0]D;
  output [0:0]\A_BUS_addr_5_reg_630_reg[0] ;
  output ap_NS_fsm139_out;
  output \sect_len_buf_reg[6] ;
  output \sect_len_buf_reg[6]_0 ;
  output \sect_len_buf_reg[6]_1 ;
  output \sect_cnt_reg_19__s_port_] ;
  output [3:0]O;
  output [3:0]\sect_cnt_reg[7] ;
  output [3:0]\sect_cnt_reg[11] ;
  output [3:0]\sect_cnt_reg[15] ;
  output [3:0]\sect_cnt_reg[19]_0 ;
  output ap_reg_ioackin_A_BUS_ARREADY_reg;
  output invalid_len_event_reg;
  input [0:0]SR;
  input rreq_handling_reg;
  input ap_clk;
  input ap_reg_ioackin_A_BUS_ARREADY_reg_0;
  input [14:0]\ap_CS_fsm_reg[81] ;
  input [19:0]Q;
  input [19:0]sect_cnt_reg;
  input [28:0]\a2_sum5_reg_614_reg[28] ;
  input [28:0]\a2_sum6_reg_625_reg[28] ;
  input \exitcond_flatten_reg_590_reg[0] ;
  input ap_enable_reg_pp0_iter0;
  input ap_enable_reg_pp0_iter0_reg;
  input \ap_CS_fsm_reg[76] ;
  input ap_start;
  input \ap_CS_fsm_reg[52] ;
  input \ap_CS_fsm_reg[28] ;
  input \ap_CS_fsm_reg[11] ;
  input \ap_CS_fsm_reg[71] ;
  input \ap_CS_fsm_reg[44] ;
  input \ap_CS_fsm_reg[3] ;
  input [0:0]\ap_CS_fsm_reg[10] ;
  input exitcond2_fu_273_p2;
  input empty_n_reg_0;
  input [28:0]\a2_sum4_reg_542_reg[28] ;
  input [28:0]\a2_sum3_reg_532_reg[28] ;
  input [28:0]\A_BUS_addr_3_reg_558_reg[28] ;
  input [4:0]\could_multi_bursts.loop_cnt_reg[4] ;
  input [4:0]\sect_len_buf_reg[8] ;
  input invalid_len_event;
  input rreq_handling_reg_0;
  input fifo_rreq_valid_buf_reg;
  input p_15_in;
  input ap_rst_n;
  input \ap_CS_fsm_reg[42] ;
  input [28:0]\A_BUS_addr_2_reg_547_reg[28] ;
  input [28:0]\a1_reg_480_reg[28] ;
  input [28:0]\a2_sum_reg_527_reg[28] ;
  input rreq_handling_reg_1;
  input [0:0]CO;

  wire A_BUS_ARREADY;
  wire [28:0]\A_BUS_addr_2_reg_547_reg[28] ;
  wire [28:0]\A_BUS_addr_3_reg_558_reg[28] ;
  wire [0:0]\A_BUS_addr_5_reg_630_reg[0] ;
  wire [0:0]CO;
  wire [13:0]D;
  wire [3:0]O;
  wire [19:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire [28:0]\a1_reg_480_reg[28] ;
  wire [28:0]\a2_sum3_reg_532_reg[28] ;
  wire [28:0]\a2_sum4_reg_542_reg[28] ;
  wire [28:0]\a2_sum5_reg_614_reg[28] ;
  wire [28:0]\a2_sum6_reg_625_reg[28] ;
  wire [28:0]\a2_sum_reg_527_reg[28] ;
  wire [3:0]\align_len_reg[13] ;
  wire [3:0]\align_len_reg[17] ;
  wire [3:0]\align_len_reg[21] ;
  wire [3:0]\align_len_reg[25] ;
  wire [3:0]\align_len_reg[29] ;
  wire [56:0]\align_len_reg[31] ;
  wire [2:0]\align_len_reg[5] ;
  wire [3:0]\align_len_reg[9] ;
  wire \ap_CS_fsm[51]_i_4_n_3 ;
  wire [0:0]\ap_CS_fsm_reg[10] ;
  wire \ap_CS_fsm_reg[11] ;
  wire \ap_CS_fsm_reg[28] ;
  wire \ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[42] ;
  wire \ap_CS_fsm_reg[44] ;
  wire \ap_CS_fsm_reg[52] ;
  wire \ap_CS_fsm_reg[71] ;
  wire \ap_CS_fsm_reg[76] ;
  wire [14:0]\ap_CS_fsm_reg[81] ;
  wire ap_NS_fsm139_out;
  wire ap_clk;
  wire ap_condition_315;
  wire ap_condition_331;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_reg_ioackin_A_BUS_ARREADY02_out;
  wire ap_reg_ioackin_A_BUS_ARREADY_i_6_n_3;
  wire ap_reg_ioackin_A_BUS_ARREADY_reg;
  wire ap_reg_ioackin_A_BUS_ARREADY_reg_0;
  wire ap_rst_n;
  wire ap_sig_ioackin_A_BUS_ARREADY;
  wire ap_start;
  wire \beat_len_buf_reg[0] ;
  wire [4:0]\could_multi_bursts.loop_cnt_reg[4] ;
  wire data_vld_i_1__2_n_3;
  wire data_vld_reg_n_3;
  wire empty_n_reg_0;
  wire exitcond2_fu_273_p2;
  wire \exitcond_flatten_reg_590_reg[0] ;
  wire [63:60]fifo_rreq_data;
  wire fifo_rreq_valid;
  wire fifo_rreq_valid_buf_reg;
  wire full_n4_out;
  wire full_n_i_1__3_n_3;
  wire invalid_len_event;
  wire invalid_len_event_i_10_n_3;
  wire invalid_len_event_i_2__0_n_3;
  wire invalid_len_event_i_3__0_n_3;
  wire invalid_len_event_i_5__0_n_3;
  wire invalid_len_event_i_6__0_n_3;
  wire invalid_len_event_i_7__0_n_3;
  wire invalid_len_event_i_8__0_n_3;
  wire invalid_len_event_i_9__0_n_3;
  wire invalid_len_event_reg;
  wire \mem_reg[4][0]_srl5_i_2_n_3 ;
  wire \mem_reg[4][0]_srl5_i_3_n_3 ;
  wire \mem_reg[4][0]_srl5_i_4_n_3 ;
  wire \mem_reg[4][0]_srl5_i_6_n_3 ;
  wire \mem_reg[4][0]_srl5_i_7_n_3 ;
  wire \mem_reg[4][0]_srl5_i_9_n_3 ;
  wire \mem_reg[4][0]_srl5_n_3 ;
  wire \mem_reg[4][10]_srl5_i_1_n_3 ;
  wire \mem_reg[4][10]_srl5_i_2_n_3 ;
  wire \mem_reg[4][10]_srl5_i_3_n_3 ;
  wire \mem_reg[4][10]_srl5_n_3 ;
  wire \mem_reg[4][11]_srl5_i_1_n_3 ;
  wire \mem_reg[4][11]_srl5_i_2_n_3 ;
  wire \mem_reg[4][11]_srl5_i_3_n_3 ;
  wire \mem_reg[4][11]_srl5_n_3 ;
  wire \mem_reg[4][12]_srl5_i_1_n_3 ;
  wire \mem_reg[4][12]_srl5_i_2_n_3 ;
  wire \mem_reg[4][12]_srl5_i_3_n_3 ;
  wire \mem_reg[4][12]_srl5_n_3 ;
  wire \mem_reg[4][13]_srl5_i_1_n_3 ;
  wire \mem_reg[4][13]_srl5_i_2_n_3 ;
  wire \mem_reg[4][13]_srl5_i_3_n_3 ;
  wire \mem_reg[4][13]_srl5_n_3 ;
  wire \mem_reg[4][14]_srl5_i_1_n_3 ;
  wire \mem_reg[4][14]_srl5_i_2_n_3 ;
  wire \mem_reg[4][14]_srl5_i_3_n_3 ;
  wire \mem_reg[4][14]_srl5_n_3 ;
  wire \mem_reg[4][15]_srl5_i_1_n_3 ;
  wire \mem_reg[4][15]_srl5_i_2_n_3 ;
  wire \mem_reg[4][15]_srl5_i_3_n_3 ;
  wire \mem_reg[4][15]_srl5_n_3 ;
  wire \mem_reg[4][16]_srl5_i_1_n_3 ;
  wire \mem_reg[4][16]_srl5_i_2_n_3 ;
  wire \mem_reg[4][16]_srl5_i_3_n_3 ;
  wire \mem_reg[4][16]_srl5_n_3 ;
  wire \mem_reg[4][17]_srl5_i_1_n_3 ;
  wire \mem_reg[4][17]_srl5_i_2_n_3 ;
  wire \mem_reg[4][17]_srl5_i_3_n_3 ;
  wire \mem_reg[4][17]_srl5_n_3 ;
  wire \mem_reg[4][18]_srl5_i_1_n_3 ;
  wire \mem_reg[4][18]_srl5_i_2_n_3 ;
  wire \mem_reg[4][18]_srl5_i_3_n_3 ;
  wire \mem_reg[4][18]_srl5_n_3 ;
  wire \mem_reg[4][19]_srl5_i_1_n_3 ;
  wire \mem_reg[4][19]_srl5_i_2_n_3 ;
  wire \mem_reg[4][19]_srl5_i_3_n_3 ;
  wire \mem_reg[4][19]_srl5_n_3 ;
  wire \mem_reg[4][1]_srl5_i_1_n_3 ;
  wire \mem_reg[4][1]_srl5_i_2_n_3 ;
  wire \mem_reg[4][1]_srl5_i_3_n_3 ;
  wire \mem_reg[4][1]_srl5_n_3 ;
  wire \mem_reg[4][20]_srl5_i_1_n_3 ;
  wire \mem_reg[4][20]_srl5_i_2_n_3 ;
  wire \mem_reg[4][20]_srl5_i_3_n_3 ;
  wire \mem_reg[4][20]_srl5_n_3 ;
  wire \mem_reg[4][21]_srl5_i_1_n_3 ;
  wire \mem_reg[4][21]_srl5_i_2_n_3 ;
  wire \mem_reg[4][21]_srl5_i_3_n_3 ;
  wire \mem_reg[4][21]_srl5_n_3 ;
  wire \mem_reg[4][22]_srl5_i_1_n_3 ;
  wire \mem_reg[4][22]_srl5_i_2_n_3 ;
  wire \mem_reg[4][22]_srl5_i_3_n_3 ;
  wire \mem_reg[4][22]_srl5_n_3 ;
  wire \mem_reg[4][23]_srl5_i_1_n_3 ;
  wire \mem_reg[4][23]_srl5_i_2_n_3 ;
  wire \mem_reg[4][23]_srl5_i_3_n_3 ;
  wire \mem_reg[4][23]_srl5_n_3 ;
  wire \mem_reg[4][24]_srl5_i_1_n_3 ;
  wire \mem_reg[4][24]_srl5_i_2_n_3 ;
  wire \mem_reg[4][24]_srl5_i_3_n_3 ;
  wire \mem_reg[4][24]_srl5_n_3 ;
  wire \mem_reg[4][25]_srl5_i_1_n_3 ;
  wire \mem_reg[4][25]_srl5_i_2_n_3 ;
  wire \mem_reg[4][25]_srl5_i_3_n_3 ;
  wire \mem_reg[4][25]_srl5_n_3 ;
  wire \mem_reg[4][26]_srl5_i_1_n_3 ;
  wire \mem_reg[4][26]_srl5_i_2_n_3 ;
  wire \mem_reg[4][26]_srl5_i_3_n_3 ;
  wire \mem_reg[4][26]_srl5_n_3 ;
  wire \mem_reg[4][27]_srl5_i_1_n_3 ;
  wire \mem_reg[4][27]_srl5_i_2_n_3 ;
  wire \mem_reg[4][27]_srl5_i_3_n_3 ;
  wire \mem_reg[4][27]_srl5_n_3 ;
  wire \mem_reg[4][28]_srl5_i_1_n_3 ;
  wire \mem_reg[4][28]_srl5_i_2_n_3 ;
  wire \mem_reg[4][28]_srl5_i_3_n_3 ;
  wire \mem_reg[4][28]_srl5_n_3 ;
  wire \mem_reg[4][2]_srl5_i_1_n_3 ;
  wire \mem_reg[4][2]_srl5_i_2_n_3 ;
  wire \mem_reg[4][2]_srl5_i_3_n_3 ;
  wire \mem_reg[4][2]_srl5_n_3 ;
  wire \mem_reg[4][32]_srl5_n_3 ;
  wire \mem_reg[4][33]_srl5_n_3 ;
  wire \mem_reg[4][34]_srl5_n_3 ;
  wire \mem_reg[4][35]_srl5_n_3 ;
  wire \mem_reg[4][36]_srl5_n_3 ;
  wire \mem_reg[4][37]_srl5_n_3 ;
  wire \mem_reg[4][38]_srl5_n_3 ;
  wire \mem_reg[4][39]_srl5_n_3 ;
  wire \mem_reg[4][3]_srl5_i_1_n_3 ;
  wire \mem_reg[4][3]_srl5_i_2_n_3 ;
  wire \mem_reg[4][3]_srl5_i_3_n_3 ;
  wire \mem_reg[4][3]_srl5_n_3 ;
  wire \mem_reg[4][40]_srl5_n_3 ;
  wire \mem_reg[4][41]_srl5_n_3 ;
  wire \mem_reg[4][42]_srl5_n_3 ;
  wire \mem_reg[4][43]_srl5_n_3 ;
  wire \mem_reg[4][44]_srl5_n_3 ;
  wire \mem_reg[4][45]_srl5_n_3 ;
  wire \mem_reg[4][46]_srl5_n_3 ;
  wire \mem_reg[4][47]_srl5_n_3 ;
  wire \mem_reg[4][48]_srl5_n_3 ;
  wire \mem_reg[4][49]_srl5_n_3 ;
  wire \mem_reg[4][4]_srl5_i_1_n_3 ;
  wire \mem_reg[4][4]_srl5_i_2_n_3 ;
  wire \mem_reg[4][4]_srl5_i_3_n_3 ;
  wire \mem_reg[4][4]_srl5_n_3 ;
  wire \mem_reg[4][50]_srl5_n_3 ;
  wire \mem_reg[4][51]_srl5_n_3 ;
  wire \mem_reg[4][52]_srl5_n_3 ;
  wire \mem_reg[4][53]_srl5_n_3 ;
  wire \mem_reg[4][54]_srl5_n_3 ;
  wire \mem_reg[4][55]_srl5_n_3 ;
  wire \mem_reg[4][56]_srl5_n_3 ;
  wire \mem_reg[4][57]_srl5_n_3 ;
  wire \mem_reg[4][58]_srl5_n_3 ;
  wire \mem_reg[4][59]_srl5_n_3 ;
  wire \mem_reg[4][5]_srl5_i_1_n_3 ;
  wire \mem_reg[4][5]_srl5_i_2_n_3 ;
  wire \mem_reg[4][5]_srl5_i_3_n_3 ;
  wire \mem_reg[4][5]_srl5_n_3 ;
  wire \mem_reg[4][60]_srl5_n_3 ;
  wire \mem_reg[4][61]_srl5_n_3 ;
  wire \mem_reg[4][62]_srl5_n_3 ;
  wire \mem_reg[4][63]_srl5_n_3 ;
  wire \mem_reg[4][6]_srl5_i_1_n_3 ;
  wire \mem_reg[4][6]_srl5_i_2_n_3 ;
  wire \mem_reg[4][6]_srl5_i_3_n_3 ;
  wire \mem_reg[4][6]_srl5_n_3 ;
  wire \mem_reg[4][7]_srl5_i_1_n_3 ;
  wire \mem_reg[4][7]_srl5_i_2_n_3 ;
  wire \mem_reg[4][7]_srl5_i_3_n_3 ;
  wire \mem_reg[4][7]_srl5_n_3 ;
  wire \mem_reg[4][8]_srl5_i_1_n_3 ;
  wire \mem_reg[4][8]_srl5_i_2_n_3 ;
  wire \mem_reg[4][8]_srl5_i_3_n_3 ;
  wire \mem_reg[4][8]_srl5_n_3 ;
  wire \mem_reg[4][9]_srl5_i_1_n_3 ;
  wire \mem_reg[4][9]_srl5_i_2_n_3 ;
  wire \mem_reg[4][9]_srl5_i_3_n_3 ;
  wire \mem_reg[4][9]_srl5_n_3 ;
  wire p_15_in;
  wire \pout[0]_i_1_n_3 ;
  wire \pout[1]_i_1_n_3 ;
  wire \pout[2]_i_1_n_3 ;
  wire \pout_reg_n_3_[0] ;
  wire \pout_reg_n_3_[1] ;
  wire \pout_reg_n_3_[2] ;
  wire push;
  wire rreq_handling_reg;
  wire rreq_handling_reg_0;
  wire rreq_handling_reg_1;
  wire \sect_cnt[0]_i_3__0_n_3 ;
  wire \sect_cnt[0]_i_4__0_n_3 ;
  wire \sect_cnt[0]_i_5__0_n_3 ;
  wire \sect_cnt[0]_i_6__0_n_3 ;
  wire \sect_cnt[0]_i_7__0_n_3 ;
  wire \sect_cnt[12]_i_2__0_n_3 ;
  wire \sect_cnt[12]_i_3__0_n_3 ;
  wire \sect_cnt[12]_i_4__0_n_3 ;
  wire \sect_cnt[12]_i_5__0_n_3 ;
  wire \sect_cnt[16]_i_2__0_n_3 ;
  wire \sect_cnt[16]_i_3__0_n_3 ;
  wire \sect_cnt[16]_i_4__0_n_3 ;
  wire \sect_cnt[16]_i_5__0_n_3 ;
  wire \sect_cnt[4]_i_2__0_n_3 ;
  wire \sect_cnt[4]_i_3__0_n_3 ;
  wire \sect_cnt[4]_i_4__0_n_3 ;
  wire \sect_cnt[4]_i_5__0_n_3 ;
  wire \sect_cnt[8]_i_2__0_n_3 ;
  wire \sect_cnt[8]_i_3__0_n_3 ;
  wire \sect_cnt[8]_i_4__0_n_3 ;
  wire \sect_cnt[8]_i_5__0_n_3 ;
  wire [19:0]sect_cnt_reg;
  wire \sect_cnt_reg[0]_i_2__0_n_3 ;
  wire \sect_cnt_reg[0]_i_2__0_n_4 ;
  wire \sect_cnt_reg[0]_i_2__0_n_5 ;
  wire \sect_cnt_reg[0]_i_2__0_n_6 ;
  wire [3:0]\sect_cnt_reg[11] ;
  wire \sect_cnt_reg[12]_i_1__0_n_3 ;
  wire \sect_cnt_reg[12]_i_1__0_n_4 ;
  wire \sect_cnt_reg[12]_i_1__0_n_5 ;
  wire \sect_cnt_reg[12]_i_1__0_n_6 ;
  wire [3:0]\sect_cnt_reg[15] ;
  wire \sect_cnt_reg[16]_i_1__0_n_4 ;
  wire \sect_cnt_reg[16]_i_1__0_n_5 ;
  wire \sect_cnt_reg[16]_i_1__0_n_6 ;
  wire [3:0]\sect_cnt_reg[19]_0 ;
  wire \sect_cnt_reg[4]_i_1__0_n_3 ;
  wire \sect_cnt_reg[4]_i_1__0_n_4 ;
  wire \sect_cnt_reg[4]_i_1__0_n_5 ;
  wire \sect_cnt_reg[4]_i_1__0_n_6 ;
  wire [3:0]\sect_cnt_reg[7] ;
  wire \sect_cnt_reg[8]_i_1__0_n_3 ;
  wire \sect_cnt_reg[8]_i_1__0_n_4 ;
  wire \sect_cnt_reg[8]_i_1__0_n_5 ;
  wire \sect_cnt_reg[8]_i_1__0_n_6 ;
  wire sect_cnt_reg_19__s_net_1;
  wire \sect_len_buf_reg[6] ;
  wire \sect_len_buf_reg[6]_0 ;
  wire \sect_len_buf_reg[6]_1 ;
  wire [4:0]\sect_len_buf_reg[8] ;
  wire [3:3]\NLW_sect_cnt_reg[16]_i_1__0_CO_UNCONNECTED ;

  assign \sect_cnt_reg_19__s_port_]  = sect_cnt_reg_19__s_net_1;
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'h00A800AA)) 
    \A_BUS_addr_5_reg_630[28]_i_1 
       (.I0(\ap_CS_fsm_reg[81] [13]),
        .I1(ap_reg_ioackin_A_BUS_ARREADY_reg_0),
        .I2(A_BUS_ARREADY),
        .I3(\exitcond_flatten_reg_590_reg[0] ),
        .I4(ap_enable_reg_pp0_iter0),
        .O(\A_BUS_addr_5_reg_630_reg[0] ));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__0_i_1
       (.I0(\align_len_reg[31] [35]),
        .O(\align_len_reg[9] [3]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__0_i_2
       (.I0(\align_len_reg[31] [34]),
        .O(\align_len_reg[9] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__0_i_3
       (.I0(\align_len_reg[31] [33]),
        .O(\align_len_reg[9] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__0_i_4
       (.I0(\align_len_reg[31] [32]),
        .O(\align_len_reg[9] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__1_i_1
       (.I0(\align_len_reg[31] [39]),
        .O(\align_len_reg[13] [3]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__1_i_2
       (.I0(\align_len_reg[31] [38]),
        .O(\align_len_reg[13] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__1_i_3
       (.I0(\align_len_reg[31] [37]),
        .O(\align_len_reg[13] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__1_i_4
       (.I0(\align_len_reg[31] [36]),
        .O(\align_len_reg[13] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__2_i_1
       (.I0(\align_len_reg[31] [43]),
        .O(\align_len_reg[17] [3]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__2_i_2
       (.I0(\align_len_reg[31] [42]),
        .O(\align_len_reg[17] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__2_i_3
       (.I0(\align_len_reg[31] [41]),
        .O(\align_len_reg[17] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__2_i_4
       (.I0(\align_len_reg[31] [40]),
        .O(\align_len_reg[17] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__3_i_1
       (.I0(\align_len_reg[31] [47]),
        .O(\align_len_reg[21] [3]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__3_i_2
       (.I0(\align_len_reg[31] [46]),
        .O(\align_len_reg[21] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__3_i_3
       (.I0(\align_len_reg[31] [45]),
        .O(\align_len_reg[21] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__3_i_4
       (.I0(\align_len_reg[31] [44]),
        .O(\align_len_reg[21] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__4_i_1
       (.I0(\align_len_reg[31] [51]),
        .O(\align_len_reg[25] [3]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__4_i_2
       (.I0(\align_len_reg[31] [50]),
        .O(\align_len_reg[25] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__4_i_3
       (.I0(\align_len_reg[31] [49]),
        .O(\align_len_reg[25] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__4_i_4
       (.I0(\align_len_reg[31] [48]),
        .O(\align_len_reg[25] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__5_i_1
       (.I0(\align_len_reg[31] [55]),
        .O(\align_len_reg[29] [3]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__5_i_2
       (.I0(\align_len_reg[31] [54]),
        .O(\align_len_reg[29] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__5_i_3
       (.I0(\align_len_reg[31] [53]),
        .O(\align_len_reg[29] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__5_i_4
       (.I0(\align_len_reg[31] [52]),
        .O(\align_len_reg[29] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__6_i_1
       (.I0(fifo_rreq_data[60]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__6_i_2
       (.I0(\align_len_reg[31] [56]),
        .O(S[0]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry_i_1
       (.I0(\align_len_reg[31] [31]),
        .O(\align_len_reg[5] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry_i_2
       (.I0(\align_len_reg[31] [30]),
        .O(\align_len_reg[5] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry_i_3
       (.I0(\align_len_reg[31] [29]),
        .O(\align_len_reg[5] [0]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'hFF11F000)) 
    \ap_CS_fsm[11]_i_1 
       (.I0(A_BUS_ARREADY),
        .I1(ap_reg_ioackin_A_BUS_ARREADY_reg_0),
        .I2(exitcond2_fu_273_p2),
        .I3(\ap_CS_fsm_reg[81] [2]),
        .I4(\ap_CS_fsm_reg[81] [3]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \ap_CS_fsm[12]_i_1 
       (.I0(\ap_CS_fsm_reg[81] [3]),
        .I1(ap_reg_ioackin_A_BUS_ARREADY_reg_0),
        .I2(A_BUS_ARREADY),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'hF1F1F000)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(A_BUS_ARREADY),
        .I1(ap_reg_ioackin_A_BUS_ARREADY_reg_0),
        .I2(\ap_CS_fsm_reg[81] [0]),
        .I3(ap_start),
        .I4(\ap_CS_fsm_reg[81] [1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'hFF11F000)) 
    \ap_CS_fsm[26]_i_1 
       (.I0(A_BUS_ARREADY),
        .I1(ap_reg_ioackin_A_BUS_ARREADY_reg_0),
        .I2(empty_n_reg_0),
        .I3(\ap_CS_fsm_reg[81] [4]),
        .I4(\ap_CS_fsm_reg[81] [5]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \ap_CS_fsm[27]_i_1 
       (.I0(\ap_CS_fsm_reg[81] [5]),
        .I1(ap_reg_ioackin_A_BUS_ARREADY_reg_0),
        .I2(A_BUS_ARREADY),
        .I3(\ap_CS_fsm_reg[81] [6]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \ap_CS_fsm[28]_i_1 
       (.I0(\ap_CS_fsm_reg[81] [6]),
        .I1(ap_reg_ioackin_A_BUS_ARREADY_reg_0),
        .I2(A_BUS_ARREADY),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(\ap_CS_fsm_reg[81] [1]),
        .I1(ap_reg_ioackin_A_BUS_ARREADY_reg_0),
        .I2(A_BUS_ARREADY),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'hFF11F000)) 
    \ap_CS_fsm[42]_i_1 
       (.I0(A_BUS_ARREADY),
        .I1(ap_reg_ioackin_A_BUS_ARREADY_reg_0),
        .I2(empty_n_reg_0),
        .I3(\ap_CS_fsm_reg[81] [7]),
        .I4(\ap_CS_fsm_reg[81] [8]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \ap_CS_fsm[43]_i_1 
       (.I0(\ap_CS_fsm_reg[81] [8]),
        .I1(ap_reg_ioackin_A_BUS_ARREADY_reg_0),
        .I2(A_BUS_ARREADY),
        .O(D[8]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[51]_i_1 
       (.I0(\ap_CS_fsm_reg[52] ),
        .I1(\ap_CS_fsm_reg[28] ),
        .I2(\ap_CS_fsm[51]_i_4_n_3 ),
        .I3(\ap_CS_fsm_reg[11] ),
        .I4(\ap_CS_fsm_reg[71] ),
        .I5(\ap_CS_fsm_reg[44] ),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEEF)) 
    \ap_CS_fsm[51]_i_4 
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(\ap_CS_fsm_reg[10] ),
        .I2(\ap_CS_fsm_reg[81] [2]),
        .I3(ap_sig_ioackin_A_BUS_ARREADY),
        .I4(\ap_CS_fsm_reg[81] [14]),
        .I5(\ap_CS_fsm_reg[81] [0]),
        .O(\ap_CS_fsm[51]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \ap_CS_fsm[52]_i_1 
       (.I0(\ap_CS_fsm_reg[81] [9]),
        .I1(ap_reg_ioackin_A_BUS_ARREADY_reg_0),
        .I2(A_BUS_ARREADY),
        .O(D[10]));
  LUT6 #(
    .INIT(64'h00020002FFFF0000)) 
    \ap_CS_fsm[68]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\exitcond_flatten_reg_590_reg[0] ),
        .I2(A_BUS_ARREADY),
        .I3(ap_reg_ioackin_A_BUS_ARREADY_reg_0),
        .I4(\ap_CS_fsm_reg[81] [10]),
        .I5(\ap_CS_fsm_reg[81] [11]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \ap_CS_fsm[69]_i_2 
       (.I0(ap_reg_ioackin_A_BUS_ARREADY_reg_0),
        .I1(A_BUS_ARREADY),
        .I2(\exitcond_flatten_reg_590_reg[0] ),
        .I3(ap_enable_reg_pp0_iter0),
        .O(ap_NS_fsm139_out));
  LUT6 #(
    .INIT(64'h20202020FF000000)) 
    \ap_CS_fsm[77]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\exitcond_flatten_reg_590_reg[0] ),
        .I2(ap_sig_ioackin_A_BUS_ARREADY),
        .I3(\ap_CS_fsm_reg[76] ),
        .I4(\ap_CS_fsm_reg[81] [12]),
        .I5(\ap_CS_fsm_reg[81] [13]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[77]_i_2 
       (.I0(A_BUS_ARREADY),
        .I1(ap_reg_ioackin_A_BUS_ARREADY_reg_0),
        .O(ap_sig_ioackin_A_BUS_ARREADY));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA2)) 
    \ap_CS_fsm[78]_i_1 
       (.I0(\ap_CS_fsm_reg[81] [13]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\exitcond_flatten_reg_590_reg[0] ),
        .I3(A_BUS_ARREADY),
        .I4(ap_reg_ioackin_A_BUS_ARREADY_reg_0),
        .O(D[13]));
  LUT5 #(
    .INIT(32'h0000EA00)) 
    ap_reg_ioackin_A_BUS_ARREADY_i_1
       (.I0(ap_reg_ioackin_A_BUS_ARREADY_reg_0),
        .I1(A_BUS_ARREADY),
        .I2(\ap_CS_fsm_reg[42] ),
        .I3(ap_rst_n),
        .I4(ap_reg_ioackin_A_BUS_ARREADY02_out),
        .O(ap_reg_ioackin_A_BUS_ARREADY_reg));
  LUT6 #(
    .INIT(64'hF0F0FFFFF0F0FFFE)) 
    ap_reg_ioackin_A_BUS_ARREADY_i_3
       (.I0(\ap_CS_fsm_reg[81] [3]),
        .I1(\ap_CS_fsm_reg[81] [1]),
        .I2(ap_reg_ioackin_A_BUS_ARREADY_i_6_n_3),
        .I3(\ap_CS_fsm_reg[81] [6]),
        .I4(ap_sig_ioackin_A_BUS_ARREADY),
        .I5(\ap_CS_fsm_reg[81] [9]),
        .O(ap_reg_ioackin_A_BUS_ARREADY02_out));
  LUT6 #(
    .INIT(64'h00FF00FF00FF00A8)) 
    ap_reg_ioackin_A_BUS_ARREADY_i_6
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(\ap_CS_fsm_reg[81] [13]),
        .I2(\ap_CS_fsm_reg[81] [11]),
        .I3(ap_sig_ioackin_A_BUS_ARREADY),
        .I4(\ap_CS_fsm_reg[81] [8]),
        .I5(\ap_CS_fsm_reg[81] [5]),
        .O(ap_reg_ioackin_A_BUS_ARREADY_i_6_n_3));
  LUT6 #(
    .INIT(64'hFFAAFFAAFFAAEFAA)) 
    data_vld_i_1__2
       (.I0(push),
        .I1(\pout_reg_n_3_[0] ),
        .I2(rreq_handling_reg),
        .I3(data_vld_reg_n_3),
        .I4(\pout_reg_n_3_[1] ),
        .I5(\pout_reg_n_3_[2] ),
        .O(data_vld_i_1__2_n_3));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__2_n_3),
        .Q(data_vld_reg_n_3),
        .R(SR));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(data_vld_reg_n_3),
        .Q(fifo_rreq_valid),
        .R(SR));
  LUT5 #(
    .INIT(32'hFF4F4F4F)) 
    full_n_i_1__3
       (.I0(full_n4_out),
        .I1(A_BUS_ARREADY),
        .I2(ap_rst_n),
        .I3(data_vld_reg_n_3),
        .I4(rreq_handling_reg),
        .O(full_n_i_1__3_n_3));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    full_n_i_2__0
       (.I0(\pout_reg_n_3_[1] ),
        .I1(\pout_reg_n_3_[2] ),
        .I2(push),
        .I3(rreq_handling_reg),
        .I4(data_vld_reg_n_3),
        .I5(\pout_reg_n_3_[0] ),
        .O(full_n4_out));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__3_n_3),
        .Q(A_BUS_ARREADY),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    invalid_len_event_i_10
       (.I0(\align_len_reg[31] [31]),
        .I1(\align_len_reg[31] [32]),
        .I2(\align_len_reg[31] [29]),
        .I3(\align_len_reg[31] [30]),
        .O(invalid_len_event_i_10_n_3));
  LUT6 #(
    .INIT(64'hAA02FFFFAA020000)) 
    invalid_len_event_i_1__0
       (.I0(fifo_rreq_valid),
        .I1(invalid_len_event_i_2__0_n_3),
        .I2(invalid_len_event_i_3__0_n_3),
        .I3(fifo_rreq_data[63]),
        .I4(rreq_handling_reg_1),
        .I5(invalid_len_event),
        .O(invalid_len_event_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    invalid_len_event_i_2__0
       (.I0(invalid_len_event_i_5__0_n_3),
        .I1(fifo_rreq_data[61]),
        .I2(fifo_rreq_data[60]),
        .I3(fifo_rreq_data[62]),
        .I4(invalid_len_event_i_6__0_n_3),
        .I5(invalid_len_event_i_7__0_n_3),
        .O(invalid_len_event_i_2__0_n_3));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    invalid_len_event_i_3__0
       (.I0(invalid_len_event_i_8__0_n_3),
        .I1(\align_len_reg[31] [43]),
        .I2(\align_len_reg[31] [44]),
        .I3(\align_len_reg[31] [41]),
        .I4(\align_len_reg[31] [42]),
        .I5(invalid_len_event_i_9__0_n_3),
        .O(invalid_len_event_i_3__0_n_3));
  LUT4 #(
    .INIT(16'hFFFE)) 
    invalid_len_event_i_5__0
       (.I0(\align_len_reg[31] [55]),
        .I1(\align_len_reg[31] [56]),
        .I2(\align_len_reg[31] [53]),
        .I3(\align_len_reg[31] [54]),
        .O(invalid_len_event_i_5__0_n_3));
  LUT4 #(
    .INIT(16'hFFFE)) 
    invalid_len_event_i_6__0
       (.I0(\align_len_reg[31] [47]),
        .I1(\align_len_reg[31] [48]),
        .I2(\align_len_reg[31] [45]),
        .I3(\align_len_reg[31] [46]),
        .O(invalid_len_event_i_6__0_n_3));
  LUT4 #(
    .INIT(16'hFFFE)) 
    invalid_len_event_i_7__0
       (.I0(\align_len_reg[31] [51]),
        .I1(\align_len_reg[31] [52]),
        .I2(\align_len_reg[31] [49]),
        .I3(\align_len_reg[31] [50]),
        .O(invalid_len_event_i_7__0_n_3));
  LUT4 #(
    .INIT(16'hFFFE)) 
    invalid_len_event_i_8__0
       (.I0(\align_len_reg[31] [39]),
        .I1(\align_len_reg[31] [40]),
        .I2(\align_len_reg[31] [37]),
        .I3(\align_len_reg[31] [38]),
        .O(invalid_len_event_i_8__0_n_3));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    invalid_len_event_i_9__0
       (.I0(\align_len_reg[31] [34]),
        .I1(\align_len_reg[31] [33]),
        .I2(\align_len_reg[31] [36]),
        .I3(\align_len_reg[31] [35]),
        .I4(invalid_len_event_i_10_n_3),
        .O(invalid_len_event_i_9__0_n_3));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[4][0]_srl5_i_2_n_3 ),
        .Q(\mem_reg[4][0]_srl5_n_3 ));
  LUT6 #(
    .INIT(64'h2222222222222220)) 
    \mem_reg[4][0]_srl5_i_1__1 
       (.I0(A_BUS_ARREADY),
        .I1(ap_reg_ioackin_A_BUS_ARREADY_reg_0),
        .I2(\mem_reg[4][0]_srl5_i_3_n_3 ),
        .I3(\mem_reg[4][0]_srl5_i_4_n_3 ),
        .I4(ap_condition_331),
        .I5(\ap_CS_fsm_reg[81] [1]),
        .O(push));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    \mem_reg[4][0]_srl5_i_2 
       (.I0(\mem_reg[4][0]_srl5_i_6_n_3 ),
        .I1(\mem_reg[4][0]_srl5_i_7_n_3 ),
        .I2(ap_condition_315),
        .I3(ap_condition_331),
        .I4(\a2_sum5_reg_614_reg[28] [0]),
        .I5(\a2_sum6_reg_625_reg[28] [0]),
        .O(\mem_reg[4][0]_srl5_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFEEEEEE)) 
    \mem_reg[4][0]_srl5_i_3 
       (.I0(\ap_CS_fsm_reg[81] [3]),
        .I1(\ap_CS_fsm_reg[81] [9]),
        .I2(\exitcond_flatten_reg_590_reg[0] ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(\ap_CS_fsm_reg[81] [11]),
        .I5(\ap_CS_fsm_reg[81] [5]),
        .O(\mem_reg[4][0]_srl5_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \mem_reg[4][0]_srl5_i_4 
       (.I0(\ap_CS_fsm_reg[81] [6]),
        .I1(\ap_CS_fsm_reg[81] [8]),
        .O(\mem_reg[4][0]_srl5_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h40)) 
    \mem_reg[4][0]_srl5_i_5 
       (.I0(\exitcond_flatten_reg_590_reg[0] ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\ap_CS_fsm_reg[81] [13]),
        .O(ap_condition_331));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][0]_srl5_i_6 
       (.I0(\a2_sum4_reg_542_reg[28] [0]),
        .I1(\a2_sum3_reg_532_reg[28] [0]),
        .I2(\A_BUS_addr_3_reg_558_reg[28] [0]),
        .I3(\ap_CS_fsm_reg[81] [9]),
        .I4(\ap_CS_fsm_reg[81] [6]),
        .I5(\ap_CS_fsm_reg[81] [8]),
        .O(\mem_reg[4][0]_srl5_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \mem_reg[4][0]_srl5_i_7 
       (.I0(\A_BUS_addr_2_reg_547_reg[28] [0]),
        .I1(\ap_CS_fsm_reg[81] [5]),
        .I2(\a1_reg_480_reg[28] [0]),
        .I3(\a2_sum_reg_527_reg[28] [0]),
        .I4(\ap_CS_fsm_reg[81] [3]),
        .I5(\mem_reg[4][0]_srl5_i_9_n_3 ),
        .O(\mem_reg[4][0]_srl5_i_7_n_3 ));
  LUT3 #(
    .INIT(8'h40)) 
    \mem_reg[4][0]_srl5_i_8 
       (.I0(\exitcond_flatten_reg_590_reg[0] ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\ap_CS_fsm_reg[81] [11]),
        .O(ap_condition_315));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \mem_reg[4][0]_srl5_i_9 
       (.I0(\ap_CS_fsm_reg[81] [8]),
        .I1(\ap_CS_fsm_reg[81] [6]),
        .I2(\ap_CS_fsm_reg[81] [9]),
        .O(\mem_reg[4][0]_srl5_i_9_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][10]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[4][10]_srl5_i_1_n_3 ),
        .Q(\mem_reg[4][10]_srl5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    \mem_reg[4][10]_srl5_i_1 
       (.I0(\mem_reg[4][10]_srl5_i_2_n_3 ),
        .I1(\mem_reg[4][10]_srl5_i_3_n_3 ),
        .I2(ap_condition_315),
        .I3(ap_condition_331),
        .I4(\a2_sum5_reg_614_reg[28] [10]),
        .I5(\a2_sum6_reg_625_reg[28] [10]),
        .O(\mem_reg[4][10]_srl5_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][10]_srl5_i_2 
       (.I0(\a2_sum4_reg_542_reg[28] [10]),
        .I1(\a2_sum3_reg_532_reg[28] [10]),
        .I2(\A_BUS_addr_3_reg_558_reg[28] [10]),
        .I3(\ap_CS_fsm_reg[81] [9]),
        .I4(\ap_CS_fsm_reg[81] [6]),
        .I5(\ap_CS_fsm_reg[81] [8]),
        .O(\mem_reg[4][10]_srl5_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \mem_reg[4][10]_srl5_i_3 
       (.I0(\A_BUS_addr_2_reg_547_reg[28] [10]),
        .I1(\ap_CS_fsm_reg[81] [5]),
        .I2(\a1_reg_480_reg[28] [10]),
        .I3(\a2_sum_reg_527_reg[28] [10]),
        .I4(\ap_CS_fsm_reg[81] [3]),
        .I5(\mem_reg[4][0]_srl5_i_9_n_3 ),
        .O(\mem_reg[4][10]_srl5_i_3_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][11]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[4][11]_srl5_i_1_n_3 ),
        .Q(\mem_reg[4][11]_srl5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    \mem_reg[4][11]_srl5_i_1 
       (.I0(\mem_reg[4][11]_srl5_i_2_n_3 ),
        .I1(\mem_reg[4][11]_srl5_i_3_n_3 ),
        .I2(ap_condition_315),
        .I3(ap_condition_331),
        .I4(\a2_sum5_reg_614_reg[28] [11]),
        .I5(\a2_sum6_reg_625_reg[28] [11]),
        .O(\mem_reg[4][11]_srl5_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][11]_srl5_i_2 
       (.I0(\a2_sum4_reg_542_reg[28] [11]),
        .I1(\a2_sum3_reg_532_reg[28] [11]),
        .I2(\A_BUS_addr_3_reg_558_reg[28] [11]),
        .I3(\ap_CS_fsm_reg[81] [9]),
        .I4(\ap_CS_fsm_reg[81] [6]),
        .I5(\ap_CS_fsm_reg[81] [8]),
        .O(\mem_reg[4][11]_srl5_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \mem_reg[4][11]_srl5_i_3 
       (.I0(\A_BUS_addr_2_reg_547_reg[28] [11]),
        .I1(\ap_CS_fsm_reg[81] [5]),
        .I2(\a1_reg_480_reg[28] [11]),
        .I3(\a2_sum_reg_527_reg[28] [11]),
        .I4(\ap_CS_fsm_reg[81] [3]),
        .I5(\mem_reg[4][0]_srl5_i_9_n_3 ),
        .O(\mem_reg[4][11]_srl5_i_3_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][12]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[4][12]_srl5_i_1_n_3 ),
        .Q(\mem_reg[4][12]_srl5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    \mem_reg[4][12]_srl5_i_1 
       (.I0(\mem_reg[4][12]_srl5_i_2_n_3 ),
        .I1(\mem_reg[4][12]_srl5_i_3_n_3 ),
        .I2(ap_condition_315),
        .I3(ap_condition_331),
        .I4(\a2_sum5_reg_614_reg[28] [12]),
        .I5(\a2_sum6_reg_625_reg[28] [12]),
        .O(\mem_reg[4][12]_srl5_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][12]_srl5_i_2 
       (.I0(\a2_sum4_reg_542_reg[28] [12]),
        .I1(\a2_sum3_reg_532_reg[28] [12]),
        .I2(\A_BUS_addr_3_reg_558_reg[28] [12]),
        .I3(\ap_CS_fsm_reg[81] [9]),
        .I4(\ap_CS_fsm_reg[81] [6]),
        .I5(\ap_CS_fsm_reg[81] [8]),
        .O(\mem_reg[4][12]_srl5_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \mem_reg[4][12]_srl5_i_3 
       (.I0(\A_BUS_addr_2_reg_547_reg[28] [12]),
        .I1(\ap_CS_fsm_reg[81] [5]),
        .I2(\a1_reg_480_reg[28] [12]),
        .I3(\a2_sum_reg_527_reg[28] [12]),
        .I4(\ap_CS_fsm_reg[81] [3]),
        .I5(\mem_reg[4][0]_srl5_i_9_n_3 ),
        .O(\mem_reg[4][12]_srl5_i_3_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][13]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[4][13]_srl5_i_1_n_3 ),
        .Q(\mem_reg[4][13]_srl5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    \mem_reg[4][13]_srl5_i_1 
       (.I0(\mem_reg[4][13]_srl5_i_2_n_3 ),
        .I1(\mem_reg[4][13]_srl5_i_3_n_3 ),
        .I2(ap_condition_315),
        .I3(ap_condition_331),
        .I4(\a2_sum5_reg_614_reg[28] [13]),
        .I5(\a2_sum6_reg_625_reg[28] [13]),
        .O(\mem_reg[4][13]_srl5_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][13]_srl5_i_2 
       (.I0(\a2_sum4_reg_542_reg[28] [13]),
        .I1(\a2_sum3_reg_532_reg[28] [13]),
        .I2(\A_BUS_addr_3_reg_558_reg[28] [13]),
        .I3(\ap_CS_fsm_reg[81] [9]),
        .I4(\ap_CS_fsm_reg[81] [6]),
        .I5(\ap_CS_fsm_reg[81] [8]),
        .O(\mem_reg[4][13]_srl5_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \mem_reg[4][13]_srl5_i_3 
       (.I0(\A_BUS_addr_2_reg_547_reg[28] [13]),
        .I1(\ap_CS_fsm_reg[81] [5]),
        .I2(\a1_reg_480_reg[28] [13]),
        .I3(\a2_sum_reg_527_reg[28] [13]),
        .I4(\ap_CS_fsm_reg[81] [3]),
        .I5(\mem_reg[4][0]_srl5_i_9_n_3 ),
        .O(\mem_reg[4][13]_srl5_i_3_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][14]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[4][14]_srl5_i_1_n_3 ),
        .Q(\mem_reg[4][14]_srl5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    \mem_reg[4][14]_srl5_i_1 
       (.I0(\mem_reg[4][14]_srl5_i_2_n_3 ),
        .I1(\mem_reg[4][14]_srl5_i_3_n_3 ),
        .I2(ap_condition_315),
        .I3(ap_condition_331),
        .I4(\a2_sum5_reg_614_reg[28] [14]),
        .I5(\a2_sum6_reg_625_reg[28] [14]),
        .O(\mem_reg[4][14]_srl5_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][14]_srl5_i_2 
       (.I0(\a2_sum4_reg_542_reg[28] [14]),
        .I1(\a2_sum3_reg_532_reg[28] [14]),
        .I2(\A_BUS_addr_3_reg_558_reg[28] [14]),
        .I3(\ap_CS_fsm_reg[81] [9]),
        .I4(\ap_CS_fsm_reg[81] [6]),
        .I5(\ap_CS_fsm_reg[81] [8]),
        .O(\mem_reg[4][14]_srl5_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \mem_reg[4][14]_srl5_i_3 
       (.I0(\A_BUS_addr_2_reg_547_reg[28] [14]),
        .I1(\ap_CS_fsm_reg[81] [5]),
        .I2(\a1_reg_480_reg[28] [14]),
        .I3(\a2_sum_reg_527_reg[28] [14]),
        .I4(\ap_CS_fsm_reg[81] [3]),
        .I5(\mem_reg[4][0]_srl5_i_9_n_3 ),
        .O(\mem_reg[4][14]_srl5_i_3_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][15]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[4][15]_srl5_i_1_n_3 ),
        .Q(\mem_reg[4][15]_srl5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    \mem_reg[4][15]_srl5_i_1 
       (.I0(\mem_reg[4][15]_srl5_i_2_n_3 ),
        .I1(\mem_reg[4][15]_srl5_i_3_n_3 ),
        .I2(ap_condition_315),
        .I3(ap_condition_331),
        .I4(\a2_sum5_reg_614_reg[28] [15]),
        .I5(\a2_sum6_reg_625_reg[28] [15]),
        .O(\mem_reg[4][15]_srl5_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][15]_srl5_i_2 
       (.I0(\a2_sum4_reg_542_reg[28] [15]),
        .I1(\a2_sum3_reg_532_reg[28] [15]),
        .I2(\A_BUS_addr_3_reg_558_reg[28] [15]),
        .I3(\ap_CS_fsm_reg[81] [9]),
        .I4(\ap_CS_fsm_reg[81] [6]),
        .I5(\ap_CS_fsm_reg[81] [8]),
        .O(\mem_reg[4][15]_srl5_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \mem_reg[4][15]_srl5_i_3 
       (.I0(\A_BUS_addr_2_reg_547_reg[28] [15]),
        .I1(\ap_CS_fsm_reg[81] [5]),
        .I2(\a1_reg_480_reg[28] [15]),
        .I3(\a2_sum_reg_527_reg[28] [15]),
        .I4(\ap_CS_fsm_reg[81] [3]),
        .I5(\mem_reg[4][0]_srl5_i_9_n_3 ),
        .O(\mem_reg[4][15]_srl5_i_3_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][16]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][16]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[4][16]_srl5_i_1_n_3 ),
        .Q(\mem_reg[4][16]_srl5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    \mem_reg[4][16]_srl5_i_1 
       (.I0(\mem_reg[4][16]_srl5_i_2_n_3 ),
        .I1(\mem_reg[4][16]_srl5_i_3_n_3 ),
        .I2(ap_condition_315),
        .I3(ap_condition_331),
        .I4(\a2_sum5_reg_614_reg[28] [16]),
        .I5(\a2_sum6_reg_625_reg[28] [16]),
        .O(\mem_reg[4][16]_srl5_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][16]_srl5_i_2 
       (.I0(\a2_sum4_reg_542_reg[28] [16]),
        .I1(\a2_sum3_reg_532_reg[28] [16]),
        .I2(\A_BUS_addr_3_reg_558_reg[28] [16]),
        .I3(\ap_CS_fsm_reg[81] [9]),
        .I4(\ap_CS_fsm_reg[81] [6]),
        .I5(\ap_CS_fsm_reg[81] [8]),
        .O(\mem_reg[4][16]_srl5_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \mem_reg[4][16]_srl5_i_3 
       (.I0(\A_BUS_addr_2_reg_547_reg[28] [16]),
        .I1(\ap_CS_fsm_reg[81] [5]),
        .I2(\a1_reg_480_reg[28] [16]),
        .I3(\a2_sum_reg_527_reg[28] [16]),
        .I4(\ap_CS_fsm_reg[81] [3]),
        .I5(\mem_reg[4][0]_srl5_i_9_n_3 ),
        .O(\mem_reg[4][16]_srl5_i_3_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][17]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][17]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[4][17]_srl5_i_1_n_3 ),
        .Q(\mem_reg[4][17]_srl5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    \mem_reg[4][17]_srl5_i_1 
       (.I0(\mem_reg[4][17]_srl5_i_2_n_3 ),
        .I1(\mem_reg[4][17]_srl5_i_3_n_3 ),
        .I2(ap_condition_315),
        .I3(ap_condition_331),
        .I4(\a2_sum5_reg_614_reg[28] [17]),
        .I5(\a2_sum6_reg_625_reg[28] [17]),
        .O(\mem_reg[4][17]_srl5_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][17]_srl5_i_2 
       (.I0(\a2_sum4_reg_542_reg[28] [17]),
        .I1(\a2_sum3_reg_532_reg[28] [17]),
        .I2(\A_BUS_addr_3_reg_558_reg[28] [17]),
        .I3(\ap_CS_fsm_reg[81] [9]),
        .I4(\ap_CS_fsm_reg[81] [6]),
        .I5(\ap_CS_fsm_reg[81] [8]),
        .O(\mem_reg[4][17]_srl5_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \mem_reg[4][17]_srl5_i_3 
       (.I0(\A_BUS_addr_2_reg_547_reg[28] [17]),
        .I1(\ap_CS_fsm_reg[81] [5]),
        .I2(\a1_reg_480_reg[28] [17]),
        .I3(\a2_sum_reg_527_reg[28] [17]),
        .I4(\ap_CS_fsm_reg[81] [3]),
        .I5(\mem_reg[4][0]_srl5_i_9_n_3 ),
        .O(\mem_reg[4][17]_srl5_i_3_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][18]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][18]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[4][18]_srl5_i_1_n_3 ),
        .Q(\mem_reg[4][18]_srl5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    \mem_reg[4][18]_srl5_i_1 
       (.I0(\mem_reg[4][18]_srl5_i_2_n_3 ),
        .I1(\mem_reg[4][18]_srl5_i_3_n_3 ),
        .I2(ap_condition_315),
        .I3(ap_condition_331),
        .I4(\a2_sum5_reg_614_reg[28] [18]),
        .I5(\a2_sum6_reg_625_reg[28] [18]),
        .O(\mem_reg[4][18]_srl5_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][18]_srl5_i_2 
       (.I0(\a2_sum4_reg_542_reg[28] [18]),
        .I1(\a2_sum3_reg_532_reg[28] [18]),
        .I2(\A_BUS_addr_3_reg_558_reg[28] [18]),
        .I3(\ap_CS_fsm_reg[81] [9]),
        .I4(\ap_CS_fsm_reg[81] [6]),
        .I5(\ap_CS_fsm_reg[81] [8]),
        .O(\mem_reg[4][18]_srl5_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \mem_reg[4][18]_srl5_i_3 
       (.I0(\A_BUS_addr_2_reg_547_reg[28] [18]),
        .I1(\ap_CS_fsm_reg[81] [5]),
        .I2(\a1_reg_480_reg[28] [18]),
        .I3(\a2_sum_reg_527_reg[28] [18]),
        .I4(\ap_CS_fsm_reg[81] [3]),
        .I5(\mem_reg[4][0]_srl5_i_9_n_3 ),
        .O(\mem_reg[4][18]_srl5_i_3_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][19]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][19]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[4][19]_srl5_i_1_n_3 ),
        .Q(\mem_reg[4][19]_srl5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    \mem_reg[4][19]_srl5_i_1 
       (.I0(\mem_reg[4][19]_srl5_i_2_n_3 ),
        .I1(\mem_reg[4][19]_srl5_i_3_n_3 ),
        .I2(ap_condition_315),
        .I3(ap_condition_331),
        .I4(\a2_sum5_reg_614_reg[28] [19]),
        .I5(\a2_sum6_reg_625_reg[28] [19]),
        .O(\mem_reg[4][19]_srl5_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][19]_srl5_i_2 
       (.I0(\a2_sum4_reg_542_reg[28] [19]),
        .I1(\a2_sum3_reg_532_reg[28] [19]),
        .I2(\A_BUS_addr_3_reg_558_reg[28] [19]),
        .I3(\ap_CS_fsm_reg[81] [9]),
        .I4(\ap_CS_fsm_reg[81] [6]),
        .I5(\ap_CS_fsm_reg[81] [8]),
        .O(\mem_reg[4][19]_srl5_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \mem_reg[4][19]_srl5_i_3 
       (.I0(\A_BUS_addr_2_reg_547_reg[28] [19]),
        .I1(\ap_CS_fsm_reg[81] [5]),
        .I2(\a1_reg_480_reg[28] [19]),
        .I3(\a2_sum_reg_527_reg[28] [19]),
        .I4(\ap_CS_fsm_reg[81] [3]),
        .I5(\mem_reg[4][0]_srl5_i_9_n_3 ),
        .O(\mem_reg[4][19]_srl5_i_3_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[4][1]_srl5_i_1_n_3 ),
        .Q(\mem_reg[4][1]_srl5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    \mem_reg[4][1]_srl5_i_1 
       (.I0(\mem_reg[4][1]_srl5_i_2_n_3 ),
        .I1(\mem_reg[4][1]_srl5_i_3_n_3 ),
        .I2(ap_condition_315),
        .I3(ap_condition_331),
        .I4(\a2_sum5_reg_614_reg[28] [1]),
        .I5(\a2_sum6_reg_625_reg[28] [1]),
        .O(\mem_reg[4][1]_srl5_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][1]_srl5_i_2 
       (.I0(\a2_sum4_reg_542_reg[28] [1]),
        .I1(\a2_sum3_reg_532_reg[28] [1]),
        .I2(\A_BUS_addr_3_reg_558_reg[28] [1]),
        .I3(\ap_CS_fsm_reg[81] [9]),
        .I4(\ap_CS_fsm_reg[81] [6]),
        .I5(\ap_CS_fsm_reg[81] [8]),
        .O(\mem_reg[4][1]_srl5_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \mem_reg[4][1]_srl5_i_3 
       (.I0(\A_BUS_addr_2_reg_547_reg[28] [1]),
        .I1(\ap_CS_fsm_reg[81] [5]),
        .I2(\a1_reg_480_reg[28] [1]),
        .I3(\a2_sum_reg_527_reg[28] [1]),
        .I4(\ap_CS_fsm_reg[81] [3]),
        .I5(\mem_reg[4][0]_srl5_i_9_n_3 ),
        .O(\mem_reg[4][1]_srl5_i_3_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][20]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][20]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[4][20]_srl5_i_1_n_3 ),
        .Q(\mem_reg[4][20]_srl5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    \mem_reg[4][20]_srl5_i_1 
       (.I0(\mem_reg[4][20]_srl5_i_2_n_3 ),
        .I1(\mem_reg[4][20]_srl5_i_3_n_3 ),
        .I2(ap_condition_315),
        .I3(ap_condition_331),
        .I4(\a2_sum5_reg_614_reg[28] [20]),
        .I5(\a2_sum6_reg_625_reg[28] [20]),
        .O(\mem_reg[4][20]_srl5_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][20]_srl5_i_2 
       (.I0(\a2_sum4_reg_542_reg[28] [20]),
        .I1(\a2_sum3_reg_532_reg[28] [20]),
        .I2(\A_BUS_addr_3_reg_558_reg[28] [20]),
        .I3(\ap_CS_fsm_reg[81] [9]),
        .I4(\ap_CS_fsm_reg[81] [6]),
        .I5(\ap_CS_fsm_reg[81] [8]),
        .O(\mem_reg[4][20]_srl5_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \mem_reg[4][20]_srl5_i_3 
       (.I0(\A_BUS_addr_2_reg_547_reg[28] [20]),
        .I1(\ap_CS_fsm_reg[81] [5]),
        .I2(\a1_reg_480_reg[28] [20]),
        .I3(\a2_sum_reg_527_reg[28] [20]),
        .I4(\ap_CS_fsm_reg[81] [3]),
        .I5(\mem_reg[4][0]_srl5_i_9_n_3 ),
        .O(\mem_reg[4][20]_srl5_i_3_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][21]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][21]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[4][21]_srl5_i_1_n_3 ),
        .Q(\mem_reg[4][21]_srl5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    \mem_reg[4][21]_srl5_i_1 
       (.I0(\mem_reg[4][21]_srl5_i_2_n_3 ),
        .I1(\mem_reg[4][21]_srl5_i_3_n_3 ),
        .I2(ap_condition_315),
        .I3(ap_condition_331),
        .I4(\a2_sum5_reg_614_reg[28] [21]),
        .I5(\a2_sum6_reg_625_reg[28] [21]),
        .O(\mem_reg[4][21]_srl5_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][21]_srl5_i_2 
       (.I0(\a2_sum4_reg_542_reg[28] [21]),
        .I1(\a2_sum3_reg_532_reg[28] [21]),
        .I2(\A_BUS_addr_3_reg_558_reg[28] [21]),
        .I3(\ap_CS_fsm_reg[81] [9]),
        .I4(\ap_CS_fsm_reg[81] [6]),
        .I5(\ap_CS_fsm_reg[81] [8]),
        .O(\mem_reg[4][21]_srl5_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \mem_reg[4][21]_srl5_i_3 
       (.I0(\A_BUS_addr_2_reg_547_reg[28] [21]),
        .I1(\ap_CS_fsm_reg[81] [5]),
        .I2(\a1_reg_480_reg[28] [21]),
        .I3(\a2_sum_reg_527_reg[28] [21]),
        .I4(\ap_CS_fsm_reg[81] [3]),
        .I5(\mem_reg[4][0]_srl5_i_9_n_3 ),
        .O(\mem_reg[4][21]_srl5_i_3_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][22]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][22]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[4][22]_srl5_i_1_n_3 ),
        .Q(\mem_reg[4][22]_srl5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    \mem_reg[4][22]_srl5_i_1 
       (.I0(\mem_reg[4][22]_srl5_i_2_n_3 ),
        .I1(\mem_reg[4][22]_srl5_i_3_n_3 ),
        .I2(ap_condition_315),
        .I3(ap_condition_331),
        .I4(\a2_sum5_reg_614_reg[28] [22]),
        .I5(\a2_sum6_reg_625_reg[28] [22]),
        .O(\mem_reg[4][22]_srl5_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][22]_srl5_i_2 
       (.I0(\a2_sum4_reg_542_reg[28] [22]),
        .I1(\a2_sum3_reg_532_reg[28] [22]),
        .I2(\A_BUS_addr_3_reg_558_reg[28] [22]),
        .I3(\ap_CS_fsm_reg[81] [9]),
        .I4(\ap_CS_fsm_reg[81] [6]),
        .I5(\ap_CS_fsm_reg[81] [8]),
        .O(\mem_reg[4][22]_srl5_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \mem_reg[4][22]_srl5_i_3 
       (.I0(\A_BUS_addr_2_reg_547_reg[28] [22]),
        .I1(\ap_CS_fsm_reg[81] [5]),
        .I2(\a1_reg_480_reg[28] [22]),
        .I3(\a2_sum_reg_527_reg[28] [22]),
        .I4(\ap_CS_fsm_reg[81] [3]),
        .I5(\mem_reg[4][0]_srl5_i_9_n_3 ),
        .O(\mem_reg[4][22]_srl5_i_3_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][23]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][23]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[4][23]_srl5_i_1_n_3 ),
        .Q(\mem_reg[4][23]_srl5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    \mem_reg[4][23]_srl5_i_1 
       (.I0(\mem_reg[4][23]_srl5_i_2_n_3 ),
        .I1(\mem_reg[4][23]_srl5_i_3_n_3 ),
        .I2(ap_condition_315),
        .I3(ap_condition_331),
        .I4(\a2_sum5_reg_614_reg[28] [23]),
        .I5(\a2_sum6_reg_625_reg[28] [23]),
        .O(\mem_reg[4][23]_srl5_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][23]_srl5_i_2 
       (.I0(\a2_sum4_reg_542_reg[28] [23]),
        .I1(\a2_sum3_reg_532_reg[28] [23]),
        .I2(\A_BUS_addr_3_reg_558_reg[28] [23]),
        .I3(\ap_CS_fsm_reg[81] [9]),
        .I4(\ap_CS_fsm_reg[81] [6]),
        .I5(\ap_CS_fsm_reg[81] [8]),
        .O(\mem_reg[4][23]_srl5_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \mem_reg[4][23]_srl5_i_3 
       (.I0(\A_BUS_addr_2_reg_547_reg[28] [23]),
        .I1(\ap_CS_fsm_reg[81] [5]),
        .I2(\a1_reg_480_reg[28] [23]),
        .I3(\a2_sum_reg_527_reg[28] [23]),
        .I4(\ap_CS_fsm_reg[81] [3]),
        .I5(\mem_reg[4][0]_srl5_i_9_n_3 ),
        .O(\mem_reg[4][23]_srl5_i_3_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][24]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][24]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[4][24]_srl5_i_1_n_3 ),
        .Q(\mem_reg[4][24]_srl5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    \mem_reg[4][24]_srl5_i_1 
       (.I0(\mem_reg[4][24]_srl5_i_2_n_3 ),
        .I1(\mem_reg[4][24]_srl5_i_3_n_3 ),
        .I2(ap_condition_315),
        .I3(ap_condition_331),
        .I4(\a2_sum5_reg_614_reg[28] [24]),
        .I5(\a2_sum6_reg_625_reg[28] [24]),
        .O(\mem_reg[4][24]_srl5_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][24]_srl5_i_2 
       (.I0(\a2_sum4_reg_542_reg[28] [24]),
        .I1(\a2_sum3_reg_532_reg[28] [24]),
        .I2(\A_BUS_addr_3_reg_558_reg[28] [24]),
        .I3(\ap_CS_fsm_reg[81] [9]),
        .I4(\ap_CS_fsm_reg[81] [6]),
        .I5(\ap_CS_fsm_reg[81] [8]),
        .O(\mem_reg[4][24]_srl5_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \mem_reg[4][24]_srl5_i_3 
       (.I0(\A_BUS_addr_2_reg_547_reg[28] [24]),
        .I1(\ap_CS_fsm_reg[81] [5]),
        .I2(\a1_reg_480_reg[28] [24]),
        .I3(\a2_sum_reg_527_reg[28] [24]),
        .I4(\ap_CS_fsm_reg[81] [3]),
        .I5(\mem_reg[4][0]_srl5_i_9_n_3 ),
        .O(\mem_reg[4][24]_srl5_i_3_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][25]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][25]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[4][25]_srl5_i_1_n_3 ),
        .Q(\mem_reg[4][25]_srl5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    \mem_reg[4][25]_srl5_i_1 
       (.I0(\mem_reg[4][25]_srl5_i_2_n_3 ),
        .I1(\mem_reg[4][25]_srl5_i_3_n_3 ),
        .I2(ap_condition_315),
        .I3(ap_condition_331),
        .I4(\a2_sum5_reg_614_reg[28] [25]),
        .I5(\a2_sum6_reg_625_reg[28] [25]),
        .O(\mem_reg[4][25]_srl5_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][25]_srl5_i_2 
       (.I0(\a2_sum4_reg_542_reg[28] [25]),
        .I1(\a2_sum3_reg_532_reg[28] [25]),
        .I2(\A_BUS_addr_3_reg_558_reg[28] [25]),
        .I3(\ap_CS_fsm_reg[81] [9]),
        .I4(\ap_CS_fsm_reg[81] [6]),
        .I5(\ap_CS_fsm_reg[81] [8]),
        .O(\mem_reg[4][25]_srl5_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \mem_reg[4][25]_srl5_i_3 
       (.I0(\A_BUS_addr_2_reg_547_reg[28] [25]),
        .I1(\ap_CS_fsm_reg[81] [5]),
        .I2(\a1_reg_480_reg[28] [25]),
        .I3(\a2_sum_reg_527_reg[28] [25]),
        .I4(\ap_CS_fsm_reg[81] [3]),
        .I5(\mem_reg[4][0]_srl5_i_9_n_3 ),
        .O(\mem_reg[4][25]_srl5_i_3_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][26]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][26]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[4][26]_srl5_i_1_n_3 ),
        .Q(\mem_reg[4][26]_srl5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    \mem_reg[4][26]_srl5_i_1 
       (.I0(\mem_reg[4][26]_srl5_i_2_n_3 ),
        .I1(\mem_reg[4][26]_srl5_i_3_n_3 ),
        .I2(ap_condition_315),
        .I3(ap_condition_331),
        .I4(\a2_sum5_reg_614_reg[28] [26]),
        .I5(\a2_sum6_reg_625_reg[28] [26]),
        .O(\mem_reg[4][26]_srl5_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][26]_srl5_i_2 
       (.I0(\a2_sum4_reg_542_reg[28] [26]),
        .I1(\a2_sum3_reg_532_reg[28] [26]),
        .I2(\A_BUS_addr_3_reg_558_reg[28] [26]),
        .I3(\ap_CS_fsm_reg[81] [9]),
        .I4(\ap_CS_fsm_reg[81] [6]),
        .I5(\ap_CS_fsm_reg[81] [8]),
        .O(\mem_reg[4][26]_srl5_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \mem_reg[4][26]_srl5_i_3 
       (.I0(\A_BUS_addr_2_reg_547_reg[28] [26]),
        .I1(\ap_CS_fsm_reg[81] [5]),
        .I2(\a1_reg_480_reg[28] [26]),
        .I3(\a2_sum_reg_527_reg[28] [26]),
        .I4(\ap_CS_fsm_reg[81] [3]),
        .I5(\mem_reg[4][0]_srl5_i_9_n_3 ),
        .O(\mem_reg[4][26]_srl5_i_3_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][27]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][27]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[4][27]_srl5_i_1_n_3 ),
        .Q(\mem_reg[4][27]_srl5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    \mem_reg[4][27]_srl5_i_1 
       (.I0(\mem_reg[4][27]_srl5_i_2_n_3 ),
        .I1(\mem_reg[4][27]_srl5_i_3_n_3 ),
        .I2(ap_condition_315),
        .I3(ap_condition_331),
        .I4(\a2_sum5_reg_614_reg[28] [27]),
        .I5(\a2_sum6_reg_625_reg[28] [27]),
        .O(\mem_reg[4][27]_srl5_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][27]_srl5_i_2 
       (.I0(\a2_sum4_reg_542_reg[28] [27]),
        .I1(\a2_sum3_reg_532_reg[28] [27]),
        .I2(\A_BUS_addr_3_reg_558_reg[28] [27]),
        .I3(\ap_CS_fsm_reg[81] [9]),
        .I4(\ap_CS_fsm_reg[81] [6]),
        .I5(\ap_CS_fsm_reg[81] [8]),
        .O(\mem_reg[4][27]_srl5_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \mem_reg[4][27]_srl5_i_3 
       (.I0(\A_BUS_addr_2_reg_547_reg[28] [27]),
        .I1(\ap_CS_fsm_reg[81] [5]),
        .I2(\a1_reg_480_reg[28] [27]),
        .I3(\a2_sum_reg_527_reg[28] [27]),
        .I4(\ap_CS_fsm_reg[81] [3]),
        .I5(\mem_reg[4][0]_srl5_i_9_n_3 ),
        .O(\mem_reg[4][27]_srl5_i_3_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][28]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][28]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[4][28]_srl5_i_1_n_3 ),
        .Q(\mem_reg[4][28]_srl5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    \mem_reg[4][28]_srl5_i_1 
       (.I0(\mem_reg[4][28]_srl5_i_2_n_3 ),
        .I1(\mem_reg[4][28]_srl5_i_3_n_3 ),
        .I2(ap_condition_315),
        .I3(ap_condition_331),
        .I4(\a2_sum5_reg_614_reg[28] [28]),
        .I5(\a2_sum6_reg_625_reg[28] [28]),
        .O(\mem_reg[4][28]_srl5_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][28]_srl5_i_2 
       (.I0(\a2_sum4_reg_542_reg[28] [28]),
        .I1(\a2_sum3_reg_532_reg[28] [28]),
        .I2(\A_BUS_addr_3_reg_558_reg[28] [28]),
        .I3(\ap_CS_fsm_reg[81] [9]),
        .I4(\ap_CS_fsm_reg[81] [6]),
        .I5(\ap_CS_fsm_reg[81] [8]),
        .O(\mem_reg[4][28]_srl5_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \mem_reg[4][28]_srl5_i_3 
       (.I0(\A_BUS_addr_2_reg_547_reg[28] [28]),
        .I1(\ap_CS_fsm_reg[81] [5]),
        .I2(\a1_reg_480_reg[28] [28]),
        .I3(\a2_sum_reg_527_reg[28] [28]),
        .I4(\ap_CS_fsm_reg[81] [3]),
        .I5(\mem_reg[4][0]_srl5_i_9_n_3 ),
        .O(\mem_reg[4][28]_srl5_i_3_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[4][2]_srl5_i_1_n_3 ),
        .Q(\mem_reg[4][2]_srl5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    \mem_reg[4][2]_srl5_i_1 
       (.I0(\mem_reg[4][2]_srl5_i_2_n_3 ),
        .I1(\mem_reg[4][2]_srl5_i_3_n_3 ),
        .I2(ap_condition_315),
        .I3(ap_condition_331),
        .I4(\a2_sum5_reg_614_reg[28] [2]),
        .I5(\a2_sum6_reg_625_reg[28] [2]),
        .O(\mem_reg[4][2]_srl5_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][2]_srl5_i_2 
       (.I0(\a2_sum4_reg_542_reg[28] [2]),
        .I1(\a2_sum3_reg_532_reg[28] [2]),
        .I2(\A_BUS_addr_3_reg_558_reg[28] [2]),
        .I3(\ap_CS_fsm_reg[81] [9]),
        .I4(\ap_CS_fsm_reg[81] [6]),
        .I5(\ap_CS_fsm_reg[81] [8]),
        .O(\mem_reg[4][2]_srl5_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \mem_reg[4][2]_srl5_i_3 
       (.I0(\A_BUS_addr_2_reg_547_reg[28] [2]),
        .I1(\ap_CS_fsm_reg[81] [5]),
        .I2(\a1_reg_480_reg[28] [2]),
        .I3(\a2_sum_reg_527_reg[28] [2]),
        .I4(\ap_CS_fsm_reg[81] [3]),
        .I5(\mem_reg[4][0]_srl5_i_9_n_3 ),
        .O(\mem_reg[4][2]_srl5_i_3_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][32]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][32]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][32]_srl5_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][33]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][33]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][33]_srl5_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][34]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][34]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][34]_srl5_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][35]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][35]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][35]_srl5_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][36]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][36]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][36]_srl5_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][37]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][37]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][37]_srl5_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][38]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][38]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][38]_srl5_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][39]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][39]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][39]_srl5_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[4][3]_srl5_i_1_n_3 ),
        .Q(\mem_reg[4][3]_srl5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    \mem_reg[4][3]_srl5_i_1 
       (.I0(\mem_reg[4][3]_srl5_i_2_n_3 ),
        .I1(\mem_reg[4][3]_srl5_i_3_n_3 ),
        .I2(ap_condition_315),
        .I3(ap_condition_331),
        .I4(\a2_sum5_reg_614_reg[28] [3]),
        .I5(\a2_sum6_reg_625_reg[28] [3]),
        .O(\mem_reg[4][3]_srl5_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][3]_srl5_i_2 
       (.I0(\a2_sum4_reg_542_reg[28] [3]),
        .I1(\a2_sum3_reg_532_reg[28] [3]),
        .I2(\A_BUS_addr_3_reg_558_reg[28] [3]),
        .I3(\ap_CS_fsm_reg[81] [9]),
        .I4(\ap_CS_fsm_reg[81] [6]),
        .I5(\ap_CS_fsm_reg[81] [8]),
        .O(\mem_reg[4][3]_srl5_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \mem_reg[4][3]_srl5_i_3 
       (.I0(\A_BUS_addr_2_reg_547_reg[28] [3]),
        .I1(\ap_CS_fsm_reg[81] [5]),
        .I2(\a1_reg_480_reg[28] [3]),
        .I3(\a2_sum_reg_527_reg[28] [3]),
        .I4(\ap_CS_fsm_reg[81] [3]),
        .I5(\mem_reg[4][0]_srl5_i_9_n_3 ),
        .O(\mem_reg[4][3]_srl5_i_3_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][40]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][40]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][40]_srl5_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][41]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][41]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][41]_srl5_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][42]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][42]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][42]_srl5_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][43]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][43]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][43]_srl5_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][44]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][44]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][44]_srl5_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][45]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][45]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][45]_srl5_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][46]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][46]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][46]_srl5_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][47]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][47]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][47]_srl5_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][48]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][48]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][48]_srl5_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][49]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][49]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][49]_srl5_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][4]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[4][4]_srl5_i_1_n_3 ),
        .Q(\mem_reg[4][4]_srl5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    \mem_reg[4][4]_srl5_i_1 
       (.I0(\mem_reg[4][4]_srl5_i_2_n_3 ),
        .I1(\mem_reg[4][4]_srl5_i_3_n_3 ),
        .I2(ap_condition_315),
        .I3(ap_condition_331),
        .I4(\a2_sum5_reg_614_reg[28] [4]),
        .I5(\a2_sum6_reg_625_reg[28] [4]),
        .O(\mem_reg[4][4]_srl5_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][4]_srl5_i_2 
       (.I0(\a2_sum4_reg_542_reg[28] [4]),
        .I1(\a2_sum3_reg_532_reg[28] [4]),
        .I2(\A_BUS_addr_3_reg_558_reg[28] [4]),
        .I3(\ap_CS_fsm_reg[81] [9]),
        .I4(\ap_CS_fsm_reg[81] [6]),
        .I5(\ap_CS_fsm_reg[81] [8]),
        .O(\mem_reg[4][4]_srl5_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \mem_reg[4][4]_srl5_i_3 
       (.I0(\A_BUS_addr_2_reg_547_reg[28] [4]),
        .I1(\ap_CS_fsm_reg[81] [5]),
        .I2(\a1_reg_480_reg[28] [4]),
        .I3(\a2_sum_reg_527_reg[28] [4]),
        .I4(\ap_CS_fsm_reg[81] [3]),
        .I5(\mem_reg[4][0]_srl5_i_9_n_3 ),
        .O(\mem_reg[4][4]_srl5_i_3_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][50]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][50]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][50]_srl5_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][51]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][51]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][51]_srl5_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][52]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][52]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][52]_srl5_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][53]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][53]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][53]_srl5_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][54]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][54]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][54]_srl5_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][55]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][55]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][55]_srl5_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][56]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][56]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][56]_srl5_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][57]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][57]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][57]_srl5_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][58]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][58]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][58]_srl5_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][59]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][59]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][59]_srl5_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][5]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[4][5]_srl5_i_1_n_3 ),
        .Q(\mem_reg[4][5]_srl5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    \mem_reg[4][5]_srl5_i_1 
       (.I0(\mem_reg[4][5]_srl5_i_2_n_3 ),
        .I1(\mem_reg[4][5]_srl5_i_3_n_3 ),
        .I2(ap_condition_315),
        .I3(ap_condition_331),
        .I4(\a2_sum5_reg_614_reg[28] [5]),
        .I5(\a2_sum6_reg_625_reg[28] [5]),
        .O(\mem_reg[4][5]_srl5_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][5]_srl5_i_2 
       (.I0(\a2_sum4_reg_542_reg[28] [5]),
        .I1(\a2_sum3_reg_532_reg[28] [5]),
        .I2(\A_BUS_addr_3_reg_558_reg[28] [5]),
        .I3(\ap_CS_fsm_reg[81] [9]),
        .I4(\ap_CS_fsm_reg[81] [6]),
        .I5(\ap_CS_fsm_reg[81] [8]),
        .O(\mem_reg[4][5]_srl5_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \mem_reg[4][5]_srl5_i_3 
       (.I0(\A_BUS_addr_2_reg_547_reg[28] [5]),
        .I1(\ap_CS_fsm_reg[81] [5]),
        .I2(\a1_reg_480_reg[28] [5]),
        .I3(\a2_sum_reg_527_reg[28] [5]),
        .I4(\ap_CS_fsm_reg[81] [3]),
        .I5(\mem_reg[4][0]_srl5_i_9_n_3 ),
        .O(\mem_reg[4][5]_srl5_i_3_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][60]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][60]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][60]_srl5_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][61]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][61]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][61]_srl5_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][62]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][62]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][62]_srl5_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][63]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][63]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][63]_srl5_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][6]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[4][6]_srl5_i_1_n_3 ),
        .Q(\mem_reg[4][6]_srl5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    \mem_reg[4][6]_srl5_i_1 
       (.I0(\mem_reg[4][6]_srl5_i_2_n_3 ),
        .I1(\mem_reg[4][6]_srl5_i_3_n_3 ),
        .I2(ap_condition_315),
        .I3(ap_condition_331),
        .I4(\a2_sum5_reg_614_reg[28] [6]),
        .I5(\a2_sum6_reg_625_reg[28] [6]),
        .O(\mem_reg[4][6]_srl5_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][6]_srl5_i_2 
       (.I0(\a2_sum4_reg_542_reg[28] [6]),
        .I1(\a2_sum3_reg_532_reg[28] [6]),
        .I2(\A_BUS_addr_3_reg_558_reg[28] [6]),
        .I3(\ap_CS_fsm_reg[81] [9]),
        .I4(\ap_CS_fsm_reg[81] [6]),
        .I5(\ap_CS_fsm_reg[81] [8]),
        .O(\mem_reg[4][6]_srl5_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \mem_reg[4][6]_srl5_i_3 
       (.I0(\A_BUS_addr_2_reg_547_reg[28] [6]),
        .I1(\ap_CS_fsm_reg[81] [5]),
        .I2(\a1_reg_480_reg[28] [6]),
        .I3(\a2_sum_reg_527_reg[28] [6]),
        .I4(\ap_CS_fsm_reg[81] [3]),
        .I5(\mem_reg[4][0]_srl5_i_9_n_3 ),
        .O(\mem_reg[4][6]_srl5_i_3_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][7]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[4][7]_srl5_i_1_n_3 ),
        .Q(\mem_reg[4][7]_srl5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    \mem_reg[4][7]_srl5_i_1 
       (.I0(\mem_reg[4][7]_srl5_i_2_n_3 ),
        .I1(\mem_reg[4][7]_srl5_i_3_n_3 ),
        .I2(ap_condition_315),
        .I3(ap_condition_331),
        .I4(\a2_sum5_reg_614_reg[28] [7]),
        .I5(\a2_sum6_reg_625_reg[28] [7]),
        .O(\mem_reg[4][7]_srl5_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][7]_srl5_i_2 
       (.I0(\a2_sum4_reg_542_reg[28] [7]),
        .I1(\a2_sum3_reg_532_reg[28] [7]),
        .I2(\A_BUS_addr_3_reg_558_reg[28] [7]),
        .I3(\ap_CS_fsm_reg[81] [9]),
        .I4(\ap_CS_fsm_reg[81] [6]),
        .I5(\ap_CS_fsm_reg[81] [8]),
        .O(\mem_reg[4][7]_srl5_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \mem_reg[4][7]_srl5_i_3 
       (.I0(\A_BUS_addr_2_reg_547_reg[28] [7]),
        .I1(\ap_CS_fsm_reg[81] [5]),
        .I2(\a1_reg_480_reg[28] [7]),
        .I3(\a2_sum_reg_527_reg[28] [7]),
        .I4(\ap_CS_fsm_reg[81] [3]),
        .I5(\mem_reg[4][0]_srl5_i_9_n_3 ),
        .O(\mem_reg[4][7]_srl5_i_3_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[4][8]_srl5_i_1_n_3 ),
        .Q(\mem_reg[4][8]_srl5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    \mem_reg[4][8]_srl5_i_1 
       (.I0(\mem_reg[4][8]_srl5_i_2_n_3 ),
        .I1(\mem_reg[4][8]_srl5_i_3_n_3 ),
        .I2(ap_condition_315),
        .I3(ap_condition_331),
        .I4(\a2_sum5_reg_614_reg[28] [8]),
        .I5(\a2_sum6_reg_625_reg[28] [8]),
        .O(\mem_reg[4][8]_srl5_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][8]_srl5_i_2 
       (.I0(\a2_sum4_reg_542_reg[28] [8]),
        .I1(\a2_sum3_reg_532_reg[28] [8]),
        .I2(\A_BUS_addr_3_reg_558_reg[28] [8]),
        .I3(\ap_CS_fsm_reg[81] [9]),
        .I4(\ap_CS_fsm_reg[81] [6]),
        .I5(\ap_CS_fsm_reg[81] [8]),
        .O(\mem_reg[4][8]_srl5_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \mem_reg[4][8]_srl5_i_3 
       (.I0(\A_BUS_addr_2_reg_547_reg[28] [8]),
        .I1(\ap_CS_fsm_reg[81] [5]),
        .I2(\a1_reg_480_reg[28] [8]),
        .I3(\a2_sum_reg_527_reg[28] [8]),
        .I4(\ap_CS_fsm_reg[81] [3]),
        .I5(\mem_reg[4][0]_srl5_i_9_n_3 ),
        .O(\mem_reg[4][8]_srl5_i_3_n_3 ));
  (* srl_bus_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[4][9]_srl5_i_1_n_3 ),
        .Q(\mem_reg[4][9]_srl5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    \mem_reg[4][9]_srl5_i_1 
       (.I0(\mem_reg[4][9]_srl5_i_2_n_3 ),
        .I1(\mem_reg[4][9]_srl5_i_3_n_3 ),
        .I2(ap_condition_315),
        .I3(ap_condition_331),
        .I4(\a2_sum5_reg_614_reg[28] [9]),
        .I5(\a2_sum6_reg_625_reg[28] [9]),
        .O(\mem_reg[4][9]_srl5_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][9]_srl5_i_2 
       (.I0(\a2_sum4_reg_542_reg[28] [9]),
        .I1(\a2_sum3_reg_532_reg[28] [9]),
        .I2(\A_BUS_addr_3_reg_558_reg[28] [9]),
        .I3(\ap_CS_fsm_reg[81] [9]),
        .I4(\ap_CS_fsm_reg[81] [6]),
        .I5(\ap_CS_fsm_reg[81] [8]),
        .O(\mem_reg[4][9]_srl5_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \mem_reg[4][9]_srl5_i_3 
       (.I0(\A_BUS_addr_2_reg_547_reg[28] [9]),
        .I1(\ap_CS_fsm_reg[81] [5]),
        .I2(\a1_reg_480_reg[28] [9]),
        .I3(\a2_sum_reg_527_reg[28] [9]),
        .I4(\ap_CS_fsm_reg[81] [3]),
        .I5(\mem_reg[4][0]_srl5_i_9_n_3 ),
        .O(\mem_reg[4][9]_srl5_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAAFF55FF5400AA00)) 
    \pout[0]_i_1 
       (.I0(push),
        .I1(\pout_reg_n_3_[1] ),
        .I2(\pout_reg_n_3_[2] ),
        .I3(data_vld_reg_n_3),
        .I4(rreq_handling_reg),
        .I5(\pout_reg_n_3_[0] ),
        .O(\pout[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hBBFF4400FF770080)) 
    \pout[1]_i_1 
       (.I0(rreq_handling_reg),
        .I1(data_vld_reg_n_3),
        .I2(\pout_reg_n_3_[2] ),
        .I3(\pout_reg_n_3_[0] ),
        .I4(\pout_reg_n_3_[1] ),
        .I5(push),
        .O(\pout[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hB4F0F0F0F0F0F070)) 
    \pout[2]_i_1 
       (.I0(rreq_handling_reg),
        .I1(data_vld_reg_n_3),
        .I2(\pout_reg_n_3_[2] ),
        .I3(\pout_reg_n_3_[0] ),
        .I4(\pout_reg_n_3_[1] ),
        .I5(push),
        .O(\pout[2]_i_1_n_3 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_3 ),
        .Q(\pout_reg_n_3_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_3 ),
        .Q(\pout_reg_n_3_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_3 ),
        .Q(\pout_reg_n_3_[2] ),
        .R(SR));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][0]_srl5_n_3 ),
        .Q(\align_len_reg[31] [0]),
        .R(SR));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][10]_srl5_n_3 ),
        .Q(\align_len_reg[31] [10]),
        .R(SR));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][11]_srl5_n_3 ),
        .Q(\align_len_reg[31] [11]),
        .R(SR));
  FDRE \q_reg[12] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][12]_srl5_n_3 ),
        .Q(\align_len_reg[31] [12]),
        .R(SR));
  FDRE \q_reg[13] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][13]_srl5_n_3 ),
        .Q(\align_len_reg[31] [13]),
        .R(SR));
  FDRE \q_reg[14] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][14]_srl5_n_3 ),
        .Q(\align_len_reg[31] [14]),
        .R(SR));
  FDRE \q_reg[15] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][15]_srl5_n_3 ),
        .Q(\align_len_reg[31] [15]),
        .R(SR));
  FDRE \q_reg[16] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][16]_srl5_n_3 ),
        .Q(\align_len_reg[31] [16]),
        .R(SR));
  FDRE \q_reg[17] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][17]_srl5_n_3 ),
        .Q(\align_len_reg[31] [17]),
        .R(SR));
  FDRE \q_reg[18] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][18]_srl5_n_3 ),
        .Q(\align_len_reg[31] [18]),
        .R(SR));
  FDRE \q_reg[19] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][19]_srl5_n_3 ),
        .Q(\align_len_reg[31] [19]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][1]_srl5_n_3 ),
        .Q(\align_len_reg[31] [1]),
        .R(SR));
  FDRE \q_reg[20] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][20]_srl5_n_3 ),
        .Q(\align_len_reg[31] [20]),
        .R(SR));
  FDRE \q_reg[21] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][21]_srl5_n_3 ),
        .Q(\align_len_reg[31] [21]),
        .R(SR));
  FDRE \q_reg[22] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][22]_srl5_n_3 ),
        .Q(\align_len_reg[31] [22]),
        .R(SR));
  FDRE \q_reg[23] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][23]_srl5_n_3 ),
        .Q(\align_len_reg[31] [23]),
        .R(SR));
  FDRE \q_reg[24] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][24]_srl5_n_3 ),
        .Q(\align_len_reg[31] [24]),
        .R(SR));
  FDRE \q_reg[25] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][25]_srl5_n_3 ),
        .Q(\align_len_reg[31] [25]),
        .R(SR));
  FDRE \q_reg[26] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][26]_srl5_n_3 ),
        .Q(\align_len_reg[31] [26]),
        .R(SR));
  FDRE \q_reg[27] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][27]_srl5_n_3 ),
        .Q(\align_len_reg[31] [27]),
        .R(SR));
  FDRE \q_reg[28] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][28]_srl5_n_3 ),
        .Q(\align_len_reg[31] [28]),
        .R(SR));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][2]_srl5_n_3 ),
        .Q(\align_len_reg[31] [2]),
        .R(SR));
  FDRE \q_reg[32] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][32]_srl5_n_3 ),
        .Q(\align_len_reg[31] [29]),
        .R(SR));
  FDRE \q_reg[33] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][33]_srl5_n_3 ),
        .Q(\align_len_reg[31] [30]),
        .R(SR));
  FDRE \q_reg[34] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][34]_srl5_n_3 ),
        .Q(\align_len_reg[31] [31]),
        .R(SR));
  FDRE \q_reg[35] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][35]_srl5_n_3 ),
        .Q(\align_len_reg[31] [32]),
        .R(SR));
  FDRE \q_reg[36] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][36]_srl5_n_3 ),
        .Q(\align_len_reg[31] [33]),
        .R(SR));
  FDRE \q_reg[37] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][37]_srl5_n_3 ),
        .Q(\align_len_reg[31] [34]),
        .R(SR));
  FDRE \q_reg[38] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][38]_srl5_n_3 ),
        .Q(\align_len_reg[31] [35]),
        .R(SR));
  FDRE \q_reg[39] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][39]_srl5_n_3 ),
        .Q(\align_len_reg[31] [36]),
        .R(SR));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][3]_srl5_n_3 ),
        .Q(\align_len_reg[31] [3]),
        .R(SR));
  FDRE \q_reg[40] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][40]_srl5_n_3 ),
        .Q(\align_len_reg[31] [37]),
        .R(SR));
  FDRE \q_reg[41] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][41]_srl5_n_3 ),
        .Q(\align_len_reg[31] [38]),
        .R(SR));
  FDRE \q_reg[42] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][42]_srl5_n_3 ),
        .Q(\align_len_reg[31] [39]),
        .R(SR));
  FDRE \q_reg[43] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][43]_srl5_n_3 ),
        .Q(\align_len_reg[31] [40]),
        .R(SR));
  FDRE \q_reg[44] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][44]_srl5_n_3 ),
        .Q(\align_len_reg[31] [41]),
        .R(SR));
  FDRE \q_reg[45] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][45]_srl5_n_3 ),
        .Q(\align_len_reg[31] [42]),
        .R(SR));
  FDRE \q_reg[46] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][46]_srl5_n_3 ),
        .Q(\align_len_reg[31] [43]),
        .R(SR));
  FDRE \q_reg[47] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][47]_srl5_n_3 ),
        .Q(\align_len_reg[31] [44]),
        .R(SR));
  FDRE \q_reg[48] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][48]_srl5_n_3 ),
        .Q(\align_len_reg[31] [45]),
        .R(SR));
  FDRE \q_reg[49] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][49]_srl5_n_3 ),
        .Q(\align_len_reg[31] [46]),
        .R(SR));
  FDRE \q_reg[4] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][4]_srl5_n_3 ),
        .Q(\align_len_reg[31] [4]),
        .R(SR));
  FDRE \q_reg[50] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][50]_srl5_n_3 ),
        .Q(\align_len_reg[31] [47]),
        .R(SR));
  FDRE \q_reg[51] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][51]_srl5_n_3 ),
        .Q(\align_len_reg[31] [48]),
        .R(SR));
  FDRE \q_reg[52] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][52]_srl5_n_3 ),
        .Q(\align_len_reg[31] [49]),
        .R(SR));
  FDRE \q_reg[53] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][53]_srl5_n_3 ),
        .Q(\align_len_reg[31] [50]),
        .R(SR));
  FDRE \q_reg[54] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][54]_srl5_n_3 ),
        .Q(\align_len_reg[31] [51]),
        .R(SR));
  FDRE \q_reg[55] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][55]_srl5_n_3 ),
        .Q(\align_len_reg[31] [52]),
        .R(SR));
  FDRE \q_reg[56] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][56]_srl5_n_3 ),
        .Q(\align_len_reg[31] [53]),
        .R(SR));
  FDRE \q_reg[57] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][57]_srl5_n_3 ),
        .Q(\align_len_reg[31] [54]),
        .R(SR));
  FDRE \q_reg[58] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][58]_srl5_n_3 ),
        .Q(\align_len_reg[31] [55]),
        .R(SR));
  FDRE \q_reg[59] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][59]_srl5_n_3 ),
        .Q(\align_len_reg[31] [56]),
        .R(SR));
  FDRE \q_reg[5] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][5]_srl5_n_3 ),
        .Q(\align_len_reg[31] [5]),
        .R(SR));
  FDRE \q_reg[60] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][60]_srl5_n_3 ),
        .Q(fifo_rreq_data[60]),
        .R(SR));
  FDRE \q_reg[61] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][61]_srl5_n_3 ),
        .Q(fifo_rreq_data[61]),
        .R(SR));
  FDRE \q_reg[62] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][62]_srl5_n_3 ),
        .Q(fifo_rreq_data[62]),
        .R(SR));
  FDRE \q_reg[63] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][63]_srl5_n_3 ),
        .Q(fifo_rreq_data[63]),
        .R(SR));
  FDRE \q_reg[6] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][6]_srl5_n_3 ),
        .Q(\align_len_reg[31] [6]),
        .R(SR));
  FDRE \q_reg[7] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][7]_srl5_n_3 ),
        .Q(\align_len_reg[31] [7]),
        .R(SR));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][8]_srl5_n_3 ),
        .Q(\align_len_reg[31] [8]),
        .R(SR));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][9]_srl5_n_3 ),
        .Q(\align_len_reg[31] [9]),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFF1110)) 
    \sect_cnt[0]_i_1__0 
       (.I0(invalid_len_event),
        .I1(rreq_handling_reg_0),
        .I2(fifo_rreq_valid_buf_reg),
        .I3(fifo_rreq_valid),
        .I4(p_15_in),
        .O(sect_cnt_reg_19__s_net_1));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[0]_i_3__0 
       (.I0(Q[0]),
        .I1(\beat_len_buf_reg[0] ),
        .I2(sect_cnt_reg[0]),
        .O(\sect_cnt[0]_i_3__0_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[0]_i_4__0 
       (.I0(Q[3]),
        .I1(\beat_len_buf_reg[0] ),
        .I2(sect_cnt_reg[3]),
        .O(\sect_cnt[0]_i_4__0_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[0]_i_5__0 
       (.I0(Q[2]),
        .I1(\beat_len_buf_reg[0] ),
        .I2(sect_cnt_reg[2]),
        .O(\sect_cnt[0]_i_5__0_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[0]_i_6__0 
       (.I0(Q[1]),
        .I1(\beat_len_buf_reg[0] ),
        .I2(sect_cnt_reg[1]),
        .O(\sect_cnt[0]_i_6__0_n_3 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \sect_cnt[0]_i_7__0 
       (.I0(sect_cnt_reg[0]),
        .I1(Q[0]),
        .I2(\beat_len_buf_reg[0] ),
        .O(\sect_cnt[0]_i_7__0_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_2__0 
       (.I0(Q[15]),
        .I1(\beat_len_buf_reg[0] ),
        .I2(sect_cnt_reg[15]),
        .O(\sect_cnt[12]_i_2__0_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_3__0 
       (.I0(Q[14]),
        .I1(\beat_len_buf_reg[0] ),
        .I2(sect_cnt_reg[14]),
        .O(\sect_cnt[12]_i_3__0_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_4__0 
       (.I0(Q[13]),
        .I1(\beat_len_buf_reg[0] ),
        .I2(sect_cnt_reg[13]),
        .O(\sect_cnt[12]_i_4__0_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_5__0 
       (.I0(Q[12]),
        .I1(\beat_len_buf_reg[0] ),
        .I2(sect_cnt_reg[12]),
        .O(\sect_cnt[12]_i_5__0_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_2__0 
       (.I0(Q[19]),
        .I1(\beat_len_buf_reg[0] ),
        .I2(sect_cnt_reg[19]),
        .O(\sect_cnt[16]_i_2__0_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_3__0 
       (.I0(Q[18]),
        .I1(\beat_len_buf_reg[0] ),
        .I2(sect_cnt_reg[18]),
        .O(\sect_cnt[16]_i_3__0_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_4__0 
       (.I0(Q[17]),
        .I1(\beat_len_buf_reg[0] ),
        .I2(sect_cnt_reg[17]),
        .O(\sect_cnt[16]_i_4__0_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_5__0 
       (.I0(Q[16]),
        .I1(\beat_len_buf_reg[0] ),
        .I2(sect_cnt_reg[16]),
        .O(\sect_cnt[16]_i_5__0_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_2__0 
       (.I0(Q[7]),
        .I1(\beat_len_buf_reg[0] ),
        .I2(sect_cnt_reg[7]),
        .O(\sect_cnt[4]_i_2__0_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_3__0 
       (.I0(Q[6]),
        .I1(\beat_len_buf_reg[0] ),
        .I2(sect_cnt_reg[6]),
        .O(\sect_cnt[4]_i_3__0_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_4__0 
       (.I0(Q[5]),
        .I1(\beat_len_buf_reg[0] ),
        .I2(sect_cnt_reg[5]),
        .O(\sect_cnt[4]_i_4__0_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_5__0 
       (.I0(Q[4]),
        .I1(\beat_len_buf_reg[0] ),
        .I2(sect_cnt_reg[4]),
        .O(\sect_cnt[4]_i_5__0_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_2__0 
       (.I0(Q[11]),
        .I1(\beat_len_buf_reg[0] ),
        .I2(sect_cnt_reg[11]),
        .O(\sect_cnt[8]_i_2__0_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_3__0 
       (.I0(Q[10]),
        .I1(\beat_len_buf_reg[0] ),
        .I2(sect_cnt_reg[10]),
        .O(\sect_cnt[8]_i_3__0_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_4__0 
       (.I0(Q[9]),
        .I1(\beat_len_buf_reg[0] ),
        .I2(sect_cnt_reg[9]),
        .O(\sect_cnt[8]_i_4__0_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_5__0 
       (.I0(Q[8]),
        .I1(\beat_len_buf_reg[0] ),
        .I2(sect_cnt_reg[8]),
        .O(\sect_cnt[8]_i_5__0_n_3 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_cnt_reg[0]_i_2__0 
       (.CI(1'b0),
        .CO({\sect_cnt_reg[0]_i_2__0_n_3 ,\sect_cnt_reg[0]_i_2__0_n_4 ,\sect_cnt_reg[0]_i_2__0_n_5 ,\sect_cnt_reg[0]_i_2__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\sect_cnt[0]_i_3__0_n_3 }),
        .O(O),
        .S({\sect_cnt[0]_i_4__0_n_3 ,\sect_cnt[0]_i_5__0_n_3 ,\sect_cnt[0]_i_6__0_n_3 ,\sect_cnt[0]_i_7__0_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_cnt_reg[12]_i_1__0 
       (.CI(\sect_cnt_reg[8]_i_1__0_n_3 ),
        .CO({\sect_cnt_reg[12]_i_1__0_n_3 ,\sect_cnt_reg[12]_i_1__0_n_4 ,\sect_cnt_reg[12]_i_1__0_n_5 ,\sect_cnt_reg[12]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\sect_cnt_reg[15] ),
        .S({\sect_cnt[12]_i_2__0_n_3 ,\sect_cnt[12]_i_3__0_n_3 ,\sect_cnt[12]_i_4__0_n_3 ,\sect_cnt[12]_i_5__0_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_cnt_reg[16]_i_1__0 
       (.CI(\sect_cnt_reg[12]_i_1__0_n_3 ),
        .CO({\NLW_sect_cnt_reg[16]_i_1__0_CO_UNCONNECTED [3],\sect_cnt_reg[16]_i_1__0_n_4 ,\sect_cnt_reg[16]_i_1__0_n_5 ,\sect_cnt_reg[16]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\sect_cnt_reg[19]_0 ),
        .S({\sect_cnt[16]_i_2__0_n_3 ,\sect_cnt[16]_i_3__0_n_3 ,\sect_cnt[16]_i_4__0_n_3 ,\sect_cnt[16]_i_5__0_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_cnt_reg[4]_i_1__0 
       (.CI(\sect_cnt_reg[0]_i_2__0_n_3 ),
        .CO({\sect_cnt_reg[4]_i_1__0_n_3 ,\sect_cnt_reg[4]_i_1__0_n_4 ,\sect_cnt_reg[4]_i_1__0_n_5 ,\sect_cnt_reg[4]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\sect_cnt_reg[7] ),
        .S({\sect_cnt[4]_i_2__0_n_3 ,\sect_cnt[4]_i_3__0_n_3 ,\sect_cnt[4]_i_4__0_n_3 ,\sect_cnt[4]_i_5__0_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_cnt_reg[8]_i_1__0 
       (.CI(\sect_cnt_reg[4]_i_1__0_n_3 ),
        .CO({\sect_cnt_reg[8]_i_1__0_n_3 ,\sect_cnt_reg[8]_i_1__0_n_4 ,\sect_cnt_reg[8]_i_1__0_n_5 ,\sect_cnt_reg[8]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\sect_cnt_reg[11] ),
        .S({\sect_cnt[8]_i_2__0_n_3 ,\sect_cnt[8]_i_3__0_n_3 ,\sect_cnt[8]_i_4__0_n_3 ,\sect_cnt[8]_i_5__0_n_3 }));
  LUT2 #(
    .INIT(4'h9)) 
    \sect_len_buf[8]_i_3 
       (.I0(\sect_len_buf_reg[8] [4]),
        .I1(\could_multi_bursts.loop_cnt_reg[4] [4]),
        .O(\sect_len_buf_reg[6]_1 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \sect_len_buf[8]_i_4 
       (.I0(\could_multi_bursts.loop_cnt_reg[4] [0]),
        .I1(\sect_len_buf_reg[8] [0]),
        .I2(\sect_len_buf_reg[8] [2]),
        .I3(\could_multi_bursts.loop_cnt_reg[4] [2]),
        .I4(\sect_len_buf_reg[8] [1]),
        .I5(\could_multi_bursts.loop_cnt_reg[4] [1]),
        .O(\sect_len_buf_reg[6] ));
  LUT2 #(
    .INIT(4'h9)) 
    \sect_len_buf[8]_i_5 
       (.I0(\sect_len_buf_reg[8] [3]),
        .I1(\could_multi_bursts.loop_cnt_reg[4] [3]),
        .O(\sect_len_buf_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h00000000EE0E0E0E)) 
    \start_addr_buf[31]_i_1 
       (.I0(fifo_rreq_valid),
        .I1(fifo_rreq_valid_buf_reg),
        .I2(rreq_handling_reg_0),
        .I3(CO),
        .I4(p_15_in),
        .I5(invalid_len_event),
        .O(\beat_len_buf_reg[0] ));
endmodule

(* ORIG_REF_NAME = "LL_prefetch_A_BUS_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_LL_prefetch_A_BUS_m_axi_fifo__parameterized4
   (p_14_in,
    E,
    p_15_in,
    invalid_len_event_reg,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    rreq_handling_reg,
    \could_multi_bursts.sect_handling_reg ,
    \sect_addr_buf_reg[3] ,
    \could_multi_bursts.loop_cnt_reg[0] ,
    fifo_rreq_valid_buf_reg,
    \q_reg[0] ,
    \sect_len_buf_reg[0] ,
    \sect_len_buf_reg[1] ,
    \sect_len_buf_reg[2] ,
    \sect_len_buf_reg[3] ,
    \sect_len_buf_reg[4] ,
    \sect_len_buf_reg[5] ,
    \sect_len_buf_reg[6] ,
    \sect_len_buf_reg[7] ,
    \sect_len_buf_reg[8] ,
    \could_multi_bursts.arlen_buf_reg[0] ,
    \could_multi_bursts.arlen_buf_reg[1] ,
    \could_multi_bursts.arlen_buf_reg[2] ,
    \could_multi_bursts.arlen_buf_reg[0]_0 ,
    \could_multi_bursts.arlen_buf_reg[3] ,
    ap_clk,
    SR,
    \dout_buf_reg[66] ,
    beat_valid,
    \could_multi_bursts.ARVALID_Dummy_reg_0 ,
    m_axi_A_BUS_ARREADY,
    \could_multi_bursts.sect_handling_reg_0 ,
    CO,
    rreq_handling_reg_0,
    fifo_rreq_valid,
    fifo_rreq_valid_buf_reg_0,
    \sect_len_buf_reg[8]_0 ,
    \could_multi_bursts.loop_cnt_reg[0]_0 ,
    \sect_len_buf_reg[7]_0 ,
    ap_rst_n,
    invalid_len_event,
    last_loop__8,
    \sect_cnt_reg[18] ,
    Q,
    \start_addr_buf_reg[11] ,
    \beat_len_buf_reg[8] ,
    \sect_len_buf_reg[3]_0 );
  output p_14_in;
  output [0:0]E;
  output p_15_in;
  output invalid_len_event_reg;
  output \could_multi_bursts.ARVALID_Dummy_reg ;
  output rreq_handling_reg;
  output \could_multi_bursts.sect_handling_reg ;
  output [0:0]\sect_addr_buf_reg[3] ;
  output [0:0]\could_multi_bursts.loop_cnt_reg[0] ;
  output fifo_rreq_valid_buf_reg;
  output \q_reg[0] ;
  output \sect_len_buf_reg[0] ;
  output \sect_len_buf_reg[1] ;
  output \sect_len_buf_reg[2] ;
  output \sect_len_buf_reg[3] ;
  output \sect_len_buf_reg[4] ;
  output \sect_len_buf_reg[5] ;
  output \sect_len_buf_reg[6] ;
  output \sect_len_buf_reg[7] ;
  output \sect_len_buf_reg[8] ;
  output \could_multi_bursts.arlen_buf_reg[0] ;
  output \could_multi_bursts.arlen_buf_reg[1] ;
  output \could_multi_bursts.arlen_buf_reg[2] ;
  output \could_multi_bursts.arlen_buf_reg[0]_0 ;
  output \could_multi_bursts.arlen_buf_reg[3] ;
  input ap_clk;
  input [0:0]SR;
  input [0:0]\dout_buf_reg[66] ;
  input beat_valid;
  input \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  input m_axi_A_BUS_ARREADY;
  input \could_multi_bursts.sect_handling_reg_0 ;
  input [0:0]CO;
  input rreq_handling_reg_0;
  input fifo_rreq_valid;
  input fifo_rreq_valid_buf_reg_0;
  input \sect_len_buf_reg[8]_0 ;
  input \could_multi_bursts.loop_cnt_reg[0]_0 ;
  input \sect_len_buf_reg[7]_0 ;
  input ap_rst_n;
  input invalid_len_event;
  input last_loop__8;
  input [0:0]\sect_cnt_reg[18] ;
  input [8:0]Q;
  input [8:0]\start_addr_buf_reg[11] ;
  input [8:0]\beat_len_buf_reg[8] ;
  input [3:0]\sect_len_buf_reg[3]_0 ;

  wire [0:0]CO;
  wire [0:0]E;
  wire [8:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [8:0]\beat_len_buf_reg[8] ;
  wire beat_valid;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.arlen_buf_reg[0] ;
  wire \could_multi_bursts.arlen_buf_reg[0]_0 ;
  wire \could_multi_bursts.arlen_buf_reg[1] ;
  wire \could_multi_bursts.arlen_buf_reg[2] ;
  wire \could_multi_bursts.arlen_buf_reg[3] ;
  wire [0:0]\could_multi_bursts.loop_cnt_reg[0] ;
  wire \could_multi_bursts.loop_cnt_reg[0]_0 ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire data_vld_i_1__3_n_3;
  wire data_vld_reg_n_3;
  wire [0:0]\dout_buf_reg[66] ;
  wire empty_n_i_1__0_n_3;
  wire empty_n_reg_n_3;
  wire fifo_rctl_ready;
  wire fifo_rreq_valid;
  wire fifo_rreq_valid_buf_reg;
  wire fifo_rreq_valid_buf_reg_0;
  wire full_n4_out;
  wire full_n_i_1__5_n_3;
  wire full_n_i_4_n_3;
  wire invalid_len_event;
  wire invalid_len_event_reg;
  wire last_loop__8;
  wire m_axi_A_BUS_ARREADY;
  wire p_10_in;
  wire p_14_in;
  wire p_15_in;
  wire pout17_out;
  wire \pout[0]_i_1__0_n_3 ;
  wire \pout[1]_i_1__0_n_3 ;
  wire \pout[2]_i_1__0_n_3 ;
  wire \pout[3]_i_1__0_n_3 ;
  wire \pout[3]_i_2__0_n_3 ;
  wire \pout[3]_i_3__0_n_3 ;
  wire [3:0]pout_reg__0;
  wire push;
  wire \q_reg[0] ;
  wire rreq_handling_reg;
  wire rreq_handling_reg_0;
  wire [0:0]\sect_addr_buf_reg[3] ;
  wire [0:0]\sect_cnt_reg[18] ;
  wire \sect_len_buf_reg[0] ;
  wire \sect_len_buf_reg[1] ;
  wire \sect_len_buf_reg[2] ;
  wire \sect_len_buf_reg[3] ;
  wire [3:0]\sect_len_buf_reg[3]_0 ;
  wire \sect_len_buf_reg[4] ;
  wire \sect_len_buf_reg[5] ;
  wire \sect_len_buf_reg[6] ;
  wire \sect_len_buf_reg[7] ;
  wire \sect_len_buf_reg[7]_0 ;
  wire \sect_len_buf_reg[8] ;
  wire \sect_len_buf_reg[8]_0 ;
  wire [8:0]\start_addr_buf_reg[11] ;

  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hA0EC)) 
    \could_multi_bursts.ARVALID_Dummy_i_1 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(\could_multi_bursts.sect_handling_reg_0 ),
        .I3(m_axi_A_BUS_ARREADY),
        .O(\could_multi_bursts.ARVALID_Dummy_reg ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h8A00)) 
    \could_multi_bursts.araddr_buf[31]_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg_0 ),
        .I1(m_axi_A_BUS_ARREADY),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I3(fifo_rctl_ready),
        .O(p_14_in));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000A200)) 
    \could_multi_bursts.arlen_buf[0]_i_1 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(m_axi_A_BUS_ARREADY),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .I4(last_loop__8),
        .I5(\sect_len_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.arlen_buf_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000A200)) 
    \could_multi_bursts.arlen_buf[1]_i_1 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(m_axi_A_BUS_ARREADY),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .I4(last_loop__8),
        .I5(\sect_len_buf_reg[3]_0 [1]),
        .O(\could_multi_bursts.arlen_buf_reg[1] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000A200)) 
    \could_multi_bursts.arlen_buf[2]_i_1 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(m_axi_A_BUS_ARREADY),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .I4(last_loop__8),
        .I5(\sect_len_buf_reg[3]_0 [2]),
        .O(\could_multi_bursts.arlen_buf_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hA200)) 
    \could_multi_bursts.arlen_buf[3]_i_1 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(m_axi_A_BUS_ARREADY),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .O(\could_multi_bursts.arlen_buf_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000A200)) 
    \could_multi_bursts.arlen_buf[3]_i_2 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(m_axi_A_BUS_ARREADY),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .I4(last_loop__8),
        .I5(\sect_len_buf_reg[3]_0 [3]),
        .O(\could_multi_bursts.arlen_buf_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.loop_cnt[4]_i_1__0 
       (.I0(p_15_in),
        .I1(ap_rst_n),
        .O(\could_multi_bursts.loop_cnt_reg[0] ));
  LUT6 #(
    .INIT(64'hDCFCDCDCFCFCFCFC)) 
    \could_multi_bursts.sect_handling_i_1__0 
       (.I0(last_loop__8),
        .I1(rreq_handling_reg_0),
        .I2(\could_multi_bursts.sect_handling_reg_0 ),
        .I3(m_axi_A_BUS_ARREADY),
        .I4(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I5(fifo_rctl_ready),
        .O(\could_multi_bursts.sect_handling_reg ));
  LUT6 #(
    .INIT(64'hBABAFABAFABAFABA)) 
    data_vld_i_1__3
       (.I0(push),
        .I1(\pout[3]_i_3__0_n_3 ),
        .I2(data_vld_reg_n_3),
        .I3(empty_n_reg_n_3),
        .I4(beat_valid),
        .I5(\dout_buf_reg[66] ),
        .O(data_vld_i_1__3_n_3));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__3_n_3),
        .Q(data_vld_reg_n_3),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'hBFAA)) 
    empty_n_i_1__0
       (.I0(data_vld_reg_n_3),
        .I1(\dout_buf_reg[66] ),
        .I2(beat_valid),
        .I3(empty_n_reg_n_3),
        .O(empty_n_i_1__0_n_3));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'hFFD5FFFF)) 
    empty_n_i_1__3
       (.I0(rreq_handling_reg_0),
        .I1(CO),
        .I2(p_15_in),
        .I3(invalid_len_event),
        .I4(fifo_rreq_valid),
        .O(\q_reg[0] ));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_3),
        .Q(empty_n_reg_n_3),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'hFF8F7000)) 
    fifo_rreq_valid_buf_i_1
       (.I0(p_15_in),
        .I1(CO),
        .I2(rreq_handling_reg_0),
        .I3(fifo_rreq_valid_buf_reg_0),
        .I4(fifo_rreq_valid),
        .O(fifo_rreq_valid_buf_reg));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'hFF4F)) 
    full_n_i_1__5
       (.I0(full_n4_out),
        .I1(fifo_rctl_ready),
        .I2(ap_rst_n),
        .I3(p_10_in),
        .O(full_n_i_1__5_n_3));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    full_n_i_2__1
       (.I0(pout_reg__0[2]),
        .I1(pout_reg__0[3]),
        .I2(pout_reg__0[1]),
        .I3(full_n_i_4_n_3),
        .I4(pout_reg__0[0]),
        .I5(data_vld_reg_n_3),
        .O(full_n4_out));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'hA222)) 
    full_n_i_3__0
       (.I0(data_vld_reg_n_3),
        .I1(empty_n_reg_n_3),
        .I2(beat_valid),
        .I3(\dout_buf_reg[66] ),
        .O(p_10_in));
  LUT6 #(
    .INIT(64'h0888000088888888)) 
    full_n_i_4
       (.I0(p_14_in),
        .I1(fifo_rctl_ready),
        .I2(\dout_buf_reg[66] ),
        .I3(beat_valid),
        .I4(empty_n_reg_n_3),
        .I5(data_vld_reg_n_3),
        .O(full_n_i_4_n_3));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__5_n_3),
        .Q(fifo_rctl_ready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'h8F8F8F00)) 
    invalid_len_event_i_4__0
       (.I0(p_15_in),
        .I1(CO),
        .I2(rreq_handling_reg_0),
        .I3(fifo_rreq_valid_buf_reg_0),
        .I4(fifo_rreq_valid),
        .O(invalid_len_event_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1__0 
       (.I0(pout_reg__0[0]),
        .O(\pout[0]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \pout[1]_i_1__0 
       (.I0(pout_reg__0[0]),
        .I1(pout17_out),
        .I2(pout_reg__0[1]),
        .O(\pout[1]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \pout[2]_i_1__0 
       (.I0(pout_reg__0[0]),
        .I1(pout17_out),
        .I2(pout_reg__0[2]),
        .I3(pout_reg__0[1]),
        .O(\pout[2]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'h3F00000040550000)) 
    \pout[3]_i_1__0 
       (.I0(\pout[3]_i_3__0_n_3 ),
        .I1(\dout_buf_reg[66] ),
        .I2(beat_valid),
        .I3(empty_n_reg_n_3),
        .I4(data_vld_reg_n_3),
        .I5(push),
        .O(\pout[3]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \pout[3]_i_2__0 
       (.I0(pout17_out),
        .I1(pout_reg__0[0]),
        .I2(pout_reg__0[1]),
        .I3(pout_reg__0[3]),
        .I4(pout_reg__0[2]),
        .O(\pout[3]_i_2__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \pout[3]_i_3__0 
       (.I0(pout_reg__0[3]),
        .I1(pout_reg__0[2]),
        .I2(pout_reg__0[0]),
        .I3(pout_reg__0[1]),
        .O(\pout[3]_i_3__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'hA200)) 
    \pout[3]_i_4__0 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(m_axi_A_BUS_ARREADY),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .O(push));
  LUT6 #(
    .INIT(64'h2A00000000000000)) 
    \pout[3]_i_5 
       (.I0(empty_n_reg_n_3),
        .I1(beat_valid),
        .I2(\dout_buf_reg[66] ),
        .I3(fifo_rctl_ready),
        .I4(p_14_in),
        .I5(data_vld_reg_n_3),
        .O(pout17_out));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_3 ),
        .D(\pout[0]_i_1__0_n_3 ),
        .Q(pout_reg__0[0]),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_3 ),
        .D(\pout[1]_i_1__0_n_3 ),
        .Q(pout_reg__0[1]),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_3 ),
        .D(\pout[2]_i_1__0_n_3 ),
        .Q(pout_reg__0[2]),
        .R(SR));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_3 ),
        .D(\pout[3]_i_2__0_n_3 ),
        .Q(pout_reg__0[3]),
        .R(SR));
  LUT5 #(
    .INIT(32'h22F2AAFA)) 
    rreq_handling_i_1
       (.I0(rreq_handling_reg_0),
        .I1(CO),
        .I2(fifo_rreq_valid_buf_reg_0),
        .I3(invalid_len_event),
        .I4(p_15_in),
        .O(rreq_handling_reg));
  LUT3 #(
    .INIT(8'h5D)) 
    \sect_addr_buf[11]_i_1__0 
       (.I0(ap_rst_n),
        .I1(p_15_in),
        .I2(\sect_cnt_reg[18] ),
        .O(\sect_addr_buf_reg[3] ));
  LUT6 #(
    .INIT(64'hCFC2FFF20F023F32)) 
    \sect_len_buf[0]_i_1 
       (.I0(p_15_in),
        .I1(CO),
        .I2(\sect_cnt_reg[18] ),
        .I3(Q[0]),
        .I4(\start_addr_buf_reg[11] [0]),
        .I5(\beat_len_buf_reg[8] [0]),
        .O(\sect_len_buf_reg[0] ));
  LUT6 #(
    .INIT(64'hCFC2FFF20F023F32)) 
    \sect_len_buf[1]_i_1 
       (.I0(p_15_in),
        .I1(CO),
        .I2(\sect_cnt_reg[18] ),
        .I3(Q[1]),
        .I4(\start_addr_buf_reg[11] [1]),
        .I5(\beat_len_buf_reg[8] [1]),
        .O(\sect_len_buf_reg[1] ));
  LUT6 #(
    .INIT(64'hCFC2FFF20F023F32)) 
    \sect_len_buf[2]_i_1 
       (.I0(p_15_in),
        .I1(CO),
        .I2(\sect_cnt_reg[18] ),
        .I3(Q[2]),
        .I4(\start_addr_buf_reg[11] [2]),
        .I5(\beat_len_buf_reg[8] [2]),
        .O(\sect_len_buf_reg[2] ));
  LUT6 #(
    .INIT(64'hCFC2FFF20F023F32)) 
    \sect_len_buf[3]_i_1 
       (.I0(p_15_in),
        .I1(CO),
        .I2(\sect_cnt_reg[18] ),
        .I3(Q[3]),
        .I4(\start_addr_buf_reg[11] [3]),
        .I5(\beat_len_buf_reg[8] [3]),
        .O(\sect_len_buf_reg[3] ));
  LUT6 #(
    .INIT(64'hCFC2FFF20F023F32)) 
    \sect_len_buf[4]_i_1 
       (.I0(p_15_in),
        .I1(CO),
        .I2(\sect_cnt_reg[18] ),
        .I3(Q[4]),
        .I4(\start_addr_buf_reg[11] [4]),
        .I5(\beat_len_buf_reg[8] [4]),
        .O(\sect_len_buf_reg[4] ));
  LUT6 #(
    .INIT(64'hCFC2FFF20F023F32)) 
    \sect_len_buf[5]_i_1 
       (.I0(p_15_in),
        .I1(CO),
        .I2(\sect_cnt_reg[18] ),
        .I3(Q[5]),
        .I4(\start_addr_buf_reg[11] [5]),
        .I5(\beat_len_buf_reg[8] [5]),
        .O(\sect_len_buf_reg[5] ));
  LUT6 #(
    .INIT(64'hCFC2FFF20F023F32)) 
    \sect_len_buf[6]_i_1 
       (.I0(p_15_in),
        .I1(CO),
        .I2(\sect_cnt_reg[18] ),
        .I3(Q[6]),
        .I4(\start_addr_buf_reg[11] [6]),
        .I5(\beat_len_buf_reg[8] [6]),
        .O(\sect_len_buf_reg[6] ));
  LUT6 #(
    .INIT(64'hCFC2FFF20F023F32)) 
    \sect_len_buf[7]_i_1 
       (.I0(p_15_in),
        .I1(CO),
        .I2(\sect_cnt_reg[18] ),
        .I3(Q[7]),
        .I4(\start_addr_buf_reg[11] [7]),
        .I5(\beat_len_buf_reg[8] [7]),
        .O(\sect_len_buf_reg[7] ));
  LUT6 #(
    .INIT(64'h80000000AAAAAAAA)) 
    \sect_len_buf[8]_i_1__0 
       (.I0(rreq_handling_reg_0),
        .I1(\sect_len_buf_reg[8]_0 ),
        .I2(\could_multi_bursts.loop_cnt_reg[0]_0 ),
        .I3(\sect_len_buf_reg[7]_0 ),
        .I4(p_14_in),
        .I5(\could_multi_bursts.sect_handling_reg_0 ),
        .O(p_15_in));
  LUT6 #(
    .INIT(64'hCFC2FFF20F023F32)) 
    \sect_len_buf[8]_i_2 
       (.I0(p_15_in),
        .I1(CO),
        .I2(\sect_cnt_reg[18] ),
        .I3(Q[8]),
        .I4(\start_addr_buf_reg[11] [8]),
        .I5(\beat_len_buf_reg[8] [8]),
        .O(\sect_len_buf_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h8F00)) 
    \start_addr[31]_i_1__0 
       (.I0(p_15_in),
        .I1(CO),
        .I2(rreq_handling_reg_0),
        .I3(fifo_rreq_valid),
        .O(E));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_LL_prefetch_A_BUS_m_axi_read
   (m_axi_A_BUS_RREADY,
    m_axi_A_BUS_ARVALID,
    Q,
    \ap_CS_fsm_reg[75] ,
    buff_ce0,
    E,
    D,
    \A_BUS_addr_5_reg_630_reg[0] ,
    WEA,
    \reg_228_reg[0] ,
    \reg_224_reg[0] ,
    \tmp_2_reg_553_reg[0] ,
    \tmp_1_reg_585_reg[0] ,
    DI,
    \tmp_5_reg_636_reg[0] ,
    m_axi_A_BUS_ARADDR,
    ap_reg_ioackin_A_BUS_ARREADY_reg,
    S,
    \ap_CS_fsm_reg[76] ,
    \usedw_reg[7] ,
    \m_axi_A_BUS_ARLEN[3] ,
    \reg_224_reg[15] ,
    ap_clk,
    m_axi_A_BUS_RDATA,
    DIPADIP,
    m_axi_A_BUS_RVALID,
    SR,
    ap_reg_ioackin_A_BUS_ARREADY_reg_0,
    \ap_CS_fsm_reg[81] ,
    m_axi_A_BUS_ARREADY,
    buff_address01,
    buff_address014_out,
    ap_enable_reg_pp0_iter1_reg,
    empty_n_reg,
    \a2_sum5_reg_614_reg[28] ,
    \a2_sum6_reg_625_reg[28] ,
    \exitcond_flatten_reg_590_reg[0] ,
    ap_enable_reg_pp0_iter0,
    ap_enable_reg_pp0_iter0_reg,
    \ap_CS_fsm_reg[76]_0 ,
    \ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_590_reg[0] ,
    ap_enable_reg_pp0_iter1,
    ap_start,
    \ap_CS_fsm_reg[52] ,
    \ap_CS_fsm_reg[28] ,
    \ap_CS_fsm_reg[11] ,
    \ap_CS_fsm_reg[71] ,
    \ap_CS_fsm_reg[44] ,
    \ap_CS_fsm_reg[3] ,
    \ap_CS_fsm_reg[10] ,
    exitcond2_fu_273_p2,
    ap_enable_reg_pp0_iter1_reg_0,
    \a2_sum4_reg_542_reg[28] ,
    \a2_sum3_reg_532_reg[28] ,
    \A_BUS_addr_3_reg_558_reg[28] ,
    ap_rst_n,
    \ap_CS_fsm_reg[42] ,
    \A_BUS_addr_2_reg_547_reg[28] ,
    \a1_reg_480_reg[28] ,
    \a2_sum_reg_527_reg[28] ,
    \usedw_reg[5] );
  output m_axi_A_BUS_RREADY;
  output m_axi_A_BUS_ARVALID;
  output [5:0]Q;
  output [0:0]\ap_CS_fsm_reg[75] ;
  output buff_ce0;
  output [0:0]E;
  output [23:0]D;
  output [0:0]\A_BUS_addr_5_reg_630_reg[0] ;
  output [0:0]WEA;
  output [0:0]\reg_228_reg[0] ;
  output [0:0]\reg_224_reg[0] ;
  output [0:0]\tmp_2_reg_553_reg[0] ;
  output [0:0]\tmp_1_reg_585_reg[0] ;
  output [0:0]DI;
  output [0:0]\tmp_5_reg_636_reg[0] ;
  output [28:0]m_axi_A_BUS_ARADDR;
  output ap_reg_ioackin_A_BUS_ARREADY_reg;
  output [3:0]S;
  output \ap_CS_fsm_reg[76] ;
  output [2:0]\usedw_reg[7] ;
  output [3:0]\m_axi_A_BUS_ARLEN[3] ;
  output [47:0]\reg_224_reg[15] ;
  input ap_clk;
  input [63:0]m_axi_A_BUS_RDATA;
  input [2:0]DIPADIP;
  input m_axi_A_BUS_RVALID;
  input [0:0]SR;
  input ap_reg_ioackin_A_BUS_ARREADY_reg_0;
  input [28:0]\ap_CS_fsm_reg[81] ;
  input m_axi_A_BUS_ARREADY;
  input buff_address01;
  input buff_address014_out;
  input ap_enable_reg_pp0_iter1_reg;
  input empty_n_reg;
  input [28:0]\a2_sum5_reg_614_reg[28] ;
  input [28:0]\a2_sum6_reg_625_reg[28] ;
  input \exitcond_flatten_reg_590_reg[0] ;
  input ap_enable_reg_pp0_iter0;
  input ap_enable_reg_pp0_iter0_reg;
  input \ap_CS_fsm_reg[76]_0 ;
  input \ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_590_reg[0] ;
  input ap_enable_reg_pp0_iter1;
  input ap_start;
  input \ap_CS_fsm_reg[52] ;
  input \ap_CS_fsm_reg[28] ;
  input \ap_CS_fsm_reg[11] ;
  input \ap_CS_fsm_reg[71] ;
  input \ap_CS_fsm_reg[44] ;
  input \ap_CS_fsm_reg[3] ;
  input [0:0]\ap_CS_fsm_reg[10] ;
  input exitcond2_fu_273_p2;
  input ap_enable_reg_pp0_iter1_reg_0;
  input [28:0]\a2_sum4_reg_542_reg[28] ;
  input [28:0]\a2_sum3_reg_532_reg[28] ;
  input [28:0]\A_BUS_addr_3_reg_558_reg[28] ;
  input ap_rst_n;
  input \ap_CS_fsm_reg[42] ;
  input [28:0]\A_BUS_addr_2_reg_547_reg[28] ;
  input [28:0]\a1_reg_480_reg[28] ;
  input [28:0]\a2_sum_reg_527_reg[28] ;
  input [6:0]\usedw_reg[5] ;

  wire [28:0]\A_BUS_addr_2_reg_547_reg[28] ;
  wire [28:0]\A_BUS_addr_3_reg_558_reg[28] ;
  wire [0:0]\A_BUS_addr_5_reg_630_reg[0] ;
  wire [23:0]D;
  wire [0:0]DI;
  wire [2:0]DIPADIP;
  wire [0:0]E;
  wire [5:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire [28:0]\a1_reg_480_reg[28] ;
  wire [28:0]\a2_sum3_reg_532_reg[28] ;
  wire [28:0]\a2_sum4_reg_542_reg[28] ;
  wire [28:0]\a2_sum5_reg_614_reg[28] ;
  wire [28:0]\a2_sum6_reg_625_reg[28] ;
  wire [28:0]\a2_sum_reg_527_reg[28] ;
  wire align_len;
  wire align_len0_carry__0_n_10;
  wire align_len0_carry__0_n_3;
  wire align_len0_carry__0_n_4;
  wire align_len0_carry__0_n_5;
  wire align_len0_carry__0_n_6;
  wire align_len0_carry__0_n_7;
  wire align_len0_carry__0_n_8;
  wire align_len0_carry__0_n_9;
  wire align_len0_carry__1_n_10;
  wire align_len0_carry__1_n_3;
  wire align_len0_carry__1_n_4;
  wire align_len0_carry__1_n_5;
  wire align_len0_carry__1_n_6;
  wire align_len0_carry__1_n_7;
  wire align_len0_carry__1_n_8;
  wire align_len0_carry__1_n_9;
  wire align_len0_carry__2_n_10;
  wire align_len0_carry__2_n_3;
  wire align_len0_carry__2_n_4;
  wire align_len0_carry__2_n_5;
  wire align_len0_carry__2_n_6;
  wire align_len0_carry__2_n_7;
  wire align_len0_carry__2_n_8;
  wire align_len0_carry__2_n_9;
  wire align_len0_carry__3_n_10;
  wire align_len0_carry__3_n_3;
  wire align_len0_carry__3_n_4;
  wire align_len0_carry__3_n_5;
  wire align_len0_carry__3_n_6;
  wire align_len0_carry__3_n_7;
  wire align_len0_carry__3_n_8;
  wire align_len0_carry__3_n_9;
  wire align_len0_carry__4_n_10;
  wire align_len0_carry__4_n_3;
  wire align_len0_carry__4_n_4;
  wire align_len0_carry__4_n_5;
  wire align_len0_carry__4_n_6;
  wire align_len0_carry__4_n_7;
  wire align_len0_carry__4_n_8;
  wire align_len0_carry__4_n_9;
  wire align_len0_carry__5_n_10;
  wire align_len0_carry__5_n_3;
  wire align_len0_carry__5_n_4;
  wire align_len0_carry__5_n_5;
  wire align_len0_carry__5_n_6;
  wire align_len0_carry__5_n_7;
  wire align_len0_carry__5_n_8;
  wire align_len0_carry__5_n_9;
  wire align_len0_carry__6_n_10;
  wire align_len0_carry__6_n_6;
  wire align_len0_carry__6_n_9;
  wire align_len0_carry_n_3;
  wire align_len0_carry_n_4;
  wire align_len0_carry_n_5;
  wire align_len0_carry_n_6;
  wire align_len0_carry_n_7;
  wire align_len0_carry_n_8;
  wire align_len0_carry_n_9;
  wire \align_len_reg_n_3_[10] ;
  wire \align_len_reg_n_3_[11] ;
  wire \align_len_reg_n_3_[12] ;
  wire \align_len_reg_n_3_[13] ;
  wire \align_len_reg_n_3_[14] ;
  wire \align_len_reg_n_3_[15] ;
  wire \align_len_reg_n_3_[16] ;
  wire \align_len_reg_n_3_[17] ;
  wire \align_len_reg_n_3_[18] ;
  wire \align_len_reg_n_3_[19] ;
  wire \align_len_reg_n_3_[20] ;
  wire \align_len_reg_n_3_[21] ;
  wire \align_len_reg_n_3_[22] ;
  wire \align_len_reg_n_3_[23] ;
  wire \align_len_reg_n_3_[24] ;
  wire \align_len_reg_n_3_[25] ;
  wire \align_len_reg_n_3_[26] ;
  wire \align_len_reg_n_3_[27] ;
  wire \align_len_reg_n_3_[28] ;
  wire \align_len_reg_n_3_[29] ;
  wire \align_len_reg_n_3_[30] ;
  wire \align_len_reg_n_3_[31] ;
  wire \align_len_reg_n_3_[3] ;
  wire \align_len_reg_n_3_[4] ;
  wire \align_len_reg_n_3_[5] ;
  wire \align_len_reg_n_3_[6] ;
  wire \align_len_reg_n_3_[7] ;
  wire \align_len_reg_n_3_[8] ;
  wire \align_len_reg_n_3_[9] ;
  wire [0:0]\ap_CS_fsm_reg[10] ;
  wire \ap_CS_fsm_reg[11] ;
  wire \ap_CS_fsm_reg[28] ;
  wire \ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[42] ;
  wire \ap_CS_fsm_reg[44] ;
  wire \ap_CS_fsm_reg[52] ;
  wire \ap_CS_fsm_reg[71] ;
  wire [0:0]\ap_CS_fsm_reg[75] ;
  wire \ap_CS_fsm_reg[76] ;
  wire \ap_CS_fsm_reg[76]_0 ;
  wire [28:0]\ap_CS_fsm_reg[81] ;
  wire ap_NS_fsm139_out;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire \ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_590_reg[0] ;
  wire ap_reg_ioackin_A_BUS_ARREADY_reg;
  wire ap_reg_ioackin_A_BUS_ARREADY_reg_0;
  wire ap_rst_n;
  wire ap_start;
  wire [31:3]araddr_tmp;
  wire \beat_len_buf_reg_n_3_[0] ;
  wire \beat_len_buf_reg_n_3_[1] ;
  wire \beat_len_buf_reg_n_3_[2] ;
  wire \beat_len_buf_reg_n_3_[3] ;
  wire \beat_len_buf_reg_n_3_[4] ;
  wire \beat_len_buf_reg_n_3_[5] ;
  wire \beat_len_buf_reg_n_3_[6] ;
  wire \beat_len_buf_reg_n_3_[7] ;
  wire \beat_len_buf_reg_n_3_[8] ;
  wire beat_valid;
  wire buff_address01;
  wire buff_address014_out;
  wire buff_ce0;
  wire buff_rdata_n_13;
  wire buff_rdata_n_22;
  wire buff_rdata_n_23;
  wire buff_rdata_n_24;
  wire buff_rdata_n_25;
  wire buff_rdata_n_26;
  wire buff_rdata_n_27;
  wire buff_rdata_n_28;
  wire buff_rdata_n_29;
  wire buff_rdata_n_30;
  wire buff_rdata_n_31;
  wire buff_rdata_n_32;
  wire buff_rdata_n_33;
  wire buff_rdata_n_34;
  wire buff_rdata_n_35;
  wire buff_rdata_n_36;
  wire buff_rdata_n_37;
  wire buff_rdata_n_38;
  wire buff_rdata_n_39;
  wire buff_rdata_n_40;
  wire buff_rdata_n_41;
  wire buff_rdata_n_42;
  wire buff_rdata_n_43;
  wire buff_rdata_n_44;
  wire buff_rdata_n_45;
  wire buff_rdata_n_46;
  wire buff_rdata_n_47;
  wire buff_rdata_n_48;
  wire buff_rdata_n_49;
  wire buff_rdata_n_50;
  wire buff_rdata_n_51;
  wire buff_rdata_n_52;
  wire buff_rdata_n_53;
  wire buff_rdata_n_54;
  wire buff_rdata_n_55;
  wire buff_rdata_n_56;
  wire buff_rdata_n_57;
  wire buff_rdata_n_58;
  wire buff_rdata_n_59;
  wire buff_rdata_n_60;
  wire buff_rdata_n_61;
  wire buff_rdata_n_62;
  wire buff_rdata_n_63;
  wire buff_rdata_n_64;
  wire buff_rdata_n_65;
  wire buff_rdata_n_66;
  wire buff_rdata_n_67;
  wire buff_rdata_n_68;
  wire buff_rdata_n_69;
  wire \bus_equal_gen.rdata_valid_t_reg_n_3 ;
  wire \could_multi_bursts.araddr_buf[13]_i_3_n_3 ;
  wire \could_multi_bursts.araddr_buf[13]_i_4_n_3 ;
  wire \could_multi_bursts.araddr_buf[13]_i_5_n_3 ;
  wire \could_multi_bursts.araddr_buf[13]_i_6_n_3 ;
  wire \could_multi_bursts.araddr_buf[17]_i_3_n_3 ;
  wire \could_multi_bursts.araddr_buf[17]_i_4_n_3 ;
  wire \could_multi_bursts.araddr_buf[17]_i_5_n_3 ;
  wire \could_multi_bursts.araddr_buf[17]_i_6_n_3 ;
  wire \could_multi_bursts.araddr_buf[21]_i_3_n_3 ;
  wire \could_multi_bursts.araddr_buf[21]_i_4_n_3 ;
  wire \could_multi_bursts.araddr_buf[21]_i_5_n_3 ;
  wire \could_multi_bursts.araddr_buf[21]_i_6_n_3 ;
  wire \could_multi_bursts.araddr_buf[25]_i_3_n_3 ;
  wire \could_multi_bursts.araddr_buf[25]_i_4_n_3 ;
  wire \could_multi_bursts.araddr_buf[25]_i_5_n_3 ;
  wire \could_multi_bursts.araddr_buf[25]_i_6_n_3 ;
  wire \could_multi_bursts.araddr_buf[29]_i_3_n_3 ;
  wire \could_multi_bursts.araddr_buf[29]_i_4_n_3 ;
  wire \could_multi_bursts.araddr_buf[29]_i_5_n_3 ;
  wire \could_multi_bursts.araddr_buf[29]_i_6_n_3 ;
  wire \could_multi_bursts.araddr_buf[31]_i_3_n_3 ;
  wire \could_multi_bursts.araddr_buf[31]_i_5_n_3 ;
  wire \could_multi_bursts.araddr_buf[31]_i_6_n_3 ;
  wire \could_multi_bursts.araddr_buf[31]_i_7_n_3 ;
  wire \could_multi_bursts.araddr_buf[5]_i_3_n_3 ;
  wire \could_multi_bursts.araddr_buf[5]_i_4_n_3 ;
  wire \could_multi_bursts.araddr_buf[5]_i_5_n_3 ;
  wire \could_multi_bursts.araddr_buf[9]_i_3_n_3 ;
  wire \could_multi_bursts.araddr_buf[9]_i_4_n_3 ;
  wire \could_multi_bursts.araddr_buf[9]_i_5_n_3 ;
  wire \could_multi_bursts.araddr_buf[9]_i_6_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[13]_i_2_n_10 ;
  wire \could_multi_bursts.araddr_buf_reg[13]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[13]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[13]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[13]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[13]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[13]_i_2_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[13]_i_2_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[17]_i_2_n_10 ;
  wire \could_multi_bursts.araddr_buf_reg[17]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[17]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[17]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[17]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[17]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[17]_i_2_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[17]_i_2_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[21]_i_2_n_10 ;
  wire \could_multi_bursts.araddr_buf_reg[21]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[21]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[21]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[21]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[21]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[21]_i_2_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[21]_i_2_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[25]_i_2_n_10 ;
  wire \could_multi_bursts.araddr_buf_reg[25]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[25]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[25]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[25]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[25]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[25]_i_2_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[25]_i_2_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[29]_i_2_n_10 ;
  wire \could_multi_bursts.araddr_buf_reg[29]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[29]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[29]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[29]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[29]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[29]_i_2_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[29]_i_2_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_4_n_10 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_4_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_4_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[5]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[5]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[5]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[5]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[5]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[5]_i_2_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[5]_i_2_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[9]_i_2_n_10 ;
  wire \could_multi_bursts.araddr_buf_reg[9]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[9]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[9]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[9]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[9]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[9]_i_2_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[9]_i_2_n_9 ;
  wire [4:0]\could_multi_bursts.loop_cnt_reg__0 ;
  wire \could_multi_bursts.sect_handling_reg_n_3 ;
  wire [66:66]data_pack;
  wire empty_n_reg;
  wire \end_addr_buf[3]_i_1__0_n_3 ;
  wire \end_addr_buf_reg_n_3_[10] ;
  wire \end_addr_buf_reg_n_3_[11] ;
  wire \end_addr_buf_reg_n_3_[12] ;
  wire \end_addr_buf_reg_n_3_[13] ;
  wire \end_addr_buf_reg_n_3_[14] ;
  wire \end_addr_buf_reg_n_3_[15] ;
  wire \end_addr_buf_reg_n_3_[16] ;
  wire \end_addr_buf_reg_n_3_[17] ;
  wire \end_addr_buf_reg_n_3_[18] ;
  wire \end_addr_buf_reg_n_3_[19] ;
  wire \end_addr_buf_reg_n_3_[20] ;
  wire \end_addr_buf_reg_n_3_[21] ;
  wire \end_addr_buf_reg_n_3_[22] ;
  wire \end_addr_buf_reg_n_3_[23] ;
  wire \end_addr_buf_reg_n_3_[24] ;
  wire \end_addr_buf_reg_n_3_[25] ;
  wire \end_addr_buf_reg_n_3_[26] ;
  wire \end_addr_buf_reg_n_3_[27] ;
  wire \end_addr_buf_reg_n_3_[28] ;
  wire \end_addr_buf_reg_n_3_[29] ;
  wire \end_addr_buf_reg_n_3_[30] ;
  wire \end_addr_buf_reg_n_3_[31] ;
  wire \end_addr_buf_reg_n_3_[3] ;
  wire \end_addr_buf_reg_n_3_[4] ;
  wire \end_addr_buf_reg_n_3_[5] ;
  wire \end_addr_buf_reg_n_3_[6] ;
  wire \end_addr_buf_reg_n_3_[7] ;
  wire \end_addr_buf_reg_n_3_[8] ;
  wire \end_addr_buf_reg_n_3_[9] ;
  wire end_addr_carry__0_i_1__0_n_3;
  wire end_addr_carry__0_i_2__0_n_3;
  wire end_addr_carry__0_i_3__0_n_3;
  wire end_addr_carry__0_i_4__0_n_3;
  wire end_addr_carry__0_n_10;
  wire end_addr_carry__0_n_3;
  wire end_addr_carry__0_n_4;
  wire end_addr_carry__0_n_5;
  wire end_addr_carry__0_n_6;
  wire end_addr_carry__0_n_7;
  wire end_addr_carry__0_n_8;
  wire end_addr_carry__0_n_9;
  wire end_addr_carry__1_i_1__0_n_3;
  wire end_addr_carry__1_i_2__0_n_3;
  wire end_addr_carry__1_i_3__0_n_3;
  wire end_addr_carry__1_i_4__0_n_3;
  wire end_addr_carry__1_n_10;
  wire end_addr_carry__1_n_3;
  wire end_addr_carry__1_n_4;
  wire end_addr_carry__1_n_5;
  wire end_addr_carry__1_n_6;
  wire end_addr_carry__1_n_7;
  wire end_addr_carry__1_n_8;
  wire end_addr_carry__1_n_9;
  wire end_addr_carry__2_i_1__0_n_3;
  wire end_addr_carry__2_i_2__0_n_3;
  wire end_addr_carry__2_i_3__0_n_3;
  wire end_addr_carry__2_i_4__0_n_3;
  wire end_addr_carry__2_n_10;
  wire end_addr_carry__2_n_3;
  wire end_addr_carry__2_n_4;
  wire end_addr_carry__2_n_5;
  wire end_addr_carry__2_n_6;
  wire end_addr_carry__2_n_7;
  wire end_addr_carry__2_n_8;
  wire end_addr_carry__2_n_9;
  wire end_addr_carry__3_i_1__0_n_3;
  wire end_addr_carry__3_i_2__0_n_3;
  wire end_addr_carry__3_i_3__0_n_3;
  wire end_addr_carry__3_i_4__0_n_3;
  wire end_addr_carry__3_n_10;
  wire end_addr_carry__3_n_3;
  wire end_addr_carry__3_n_4;
  wire end_addr_carry__3_n_5;
  wire end_addr_carry__3_n_6;
  wire end_addr_carry__3_n_7;
  wire end_addr_carry__3_n_8;
  wire end_addr_carry__3_n_9;
  wire end_addr_carry__4_i_1__0_n_3;
  wire end_addr_carry__4_i_2__0_n_3;
  wire end_addr_carry__4_i_3__0_n_3;
  wire end_addr_carry__4_i_4__0_n_3;
  wire end_addr_carry__4_n_10;
  wire end_addr_carry__4_n_3;
  wire end_addr_carry__4_n_4;
  wire end_addr_carry__4_n_5;
  wire end_addr_carry__4_n_6;
  wire end_addr_carry__4_n_7;
  wire end_addr_carry__4_n_8;
  wire end_addr_carry__4_n_9;
  wire end_addr_carry__5_i_1__0_n_3;
  wire end_addr_carry__5_i_2__0_n_3;
  wire end_addr_carry__5_i_3__0_n_3;
  wire end_addr_carry__5_i_4__0_n_3;
  wire end_addr_carry__5_n_10;
  wire end_addr_carry__5_n_3;
  wire end_addr_carry__5_n_4;
  wire end_addr_carry__5_n_5;
  wire end_addr_carry__5_n_6;
  wire end_addr_carry__5_n_7;
  wire end_addr_carry__5_n_8;
  wire end_addr_carry__5_n_9;
  wire end_addr_carry__6_i_1__0_n_3;
  wire end_addr_carry__6_n_10;
  wire end_addr_carry_i_1__0_n_3;
  wire end_addr_carry_i_2__0_n_3;
  wire end_addr_carry_i_3__0_n_3;
  wire end_addr_carry_i_4__0_n_3;
  wire end_addr_carry_n_3;
  wire end_addr_carry_n_4;
  wire end_addr_carry_n_5;
  wire end_addr_carry_n_6;
  wire end_addr_carry_n_7;
  wire end_addr_carry_n_8;
  wire end_addr_carry_n_9;
  wire exitcond2_fu_273_p2;
  wire \exitcond_flatten_reg_590_reg[0] ;
  wire fifo_rctl_n_10;
  wire fifo_rctl_n_11;
  wire fifo_rctl_n_12;
  wire fifo_rctl_n_13;
  wire fifo_rctl_n_14;
  wire fifo_rctl_n_15;
  wire fifo_rctl_n_16;
  wire fifo_rctl_n_17;
  wire fifo_rctl_n_18;
  wire fifo_rctl_n_19;
  wire fifo_rctl_n_20;
  wire fifo_rctl_n_21;
  wire fifo_rctl_n_22;
  wire fifo_rctl_n_23;
  wire fifo_rctl_n_24;
  wire fifo_rctl_n_25;
  wire fifo_rctl_n_26;
  wire fifo_rctl_n_27;
  wire fifo_rctl_n_6;
  wire fifo_rctl_n_7;
  wire fifo_rctl_n_8;
  wire fifo_rctl_n_9;
  wire [59:32]fifo_rreq_data;
  wire fifo_rreq_n_107;
  wire fifo_rreq_n_108;
  wire fifo_rreq_n_109;
  wire fifo_rreq_n_110;
  wire fifo_rreq_n_111;
  wire fifo_rreq_n_112;
  wire fifo_rreq_n_113;
  wire fifo_rreq_n_114;
  wire fifo_rreq_n_115;
  wire fifo_rreq_n_116;
  wire fifo_rreq_n_117;
  wire fifo_rreq_n_118;
  wire fifo_rreq_n_119;
  wire fifo_rreq_n_120;
  wire fifo_rreq_n_121;
  wire fifo_rreq_n_122;
  wire fifo_rreq_n_123;
  wire fifo_rreq_n_124;
  wire fifo_rreq_n_125;
  wire fifo_rreq_n_126;
  wire fifo_rreq_n_127;
  wire fifo_rreq_n_128;
  wire fifo_rreq_n_129;
  wire fifo_rreq_n_130;
  wire fifo_rreq_n_132;
  wire fifo_rreq_n_35;
  wire fifo_rreq_n_36;
  wire fifo_rreq_n_37;
  wire fifo_rreq_n_38;
  wire fifo_rreq_n_39;
  wire fifo_rreq_n_4;
  wire fifo_rreq_n_40;
  wire fifo_rreq_n_41;
  wire fifo_rreq_n_42;
  wire fifo_rreq_n_43;
  wire fifo_rreq_n_44;
  wire fifo_rreq_n_45;
  wire fifo_rreq_n_46;
  wire fifo_rreq_n_47;
  wire fifo_rreq_n_48;
  wire fifo_rreq_n_49;
  wire fifo_rreq_n_5;
  wire fifo_rreq_n_50;
  wire fifo_rreq_n_51;
  wire fifo_rreq_n_52;
  wire fifo_rreq_n_53;
  wire fifo_rreq_n_54;
  wire fifo_rreq_n_55;
  wire fifo_rreq_n_56;
  wire fifo_rreq_n_57;
  wire fifo_rreq_n_58;
  wire fifo_rreq_n_59;
  wire fifo_rreq_n_6;
  wire fifo_rreq_n_60;
  wire fifo_rreq_n_61;
  wire fifo_rreq_n_62;
  wire fifo_rreq_n_63;
  wire fifo_rreq_n_64;
  wire fifo_rreq_n_65;
  wire fifo_rreq_n_66;
  wire fifo_rreq_n_67;
  wire fifo_rreq_n_68;
  wire fifo_rreq_n_69;
  wire fifo_rreq_n_70;
  wire fifo_rreq_n_71;
  wire fifo_rreq_n_72;
  wire fifo_rreq_n_73;
  wire fifo_rreq_n_74;
  wire fifo_rreq_n_75;
  wire fifo_rreq_n_76;
  wire fifo_rreq_n_77;
  wire fifo_rreq_n_78;
  wire fifo_rreq_n_79;
  wire fifo_rreq_n_80;
  wire fifo_rreq_n_81;
  wire fifo_rreq_n_82;
  wire fifo_rreq_n_83;
  wire fifo_rreq_n_84;
  wire fifo_rreq_n_85;
  wire fifo_rreq_n_86;
  wire fifo_rreq_n_87;
  wire fifo_rreq_n_88;
  wire fifo_rreq_n_89;
  wire fifo_rreq_n_90;
  wire fifo_rreq_valid;
  wire fifo_rreq_valid_buf_reg_n_3;
  wire first_sect;
  wire first_sect_carry__0_i_1__0_n_3;
  wire first_sect_carry__0_i_2__0_n_3;
  wire first_sect_carry__0_i_3__0_n_3;
  wire first_sect_carry__0_n_5;
  wire first_sect_carry__0_n_6;
  wire first_sect_carry_i_1__0_n_3;
  wire first_sect_carry_i_2__0_n_3;
  wire first_sect_carry_i_3__0_n_3;
  wire first_sect_carry_i_4__0_n_3;
  wire first_sect_carry_n_3;
  wire first_sect_carry_n_4;
  wire first_sect_carry_n_5;
  wire first_sect_carry_n_6;
  wire invalid_len_event;
  wire last_loop__8;
  wire last_sect;
  wire last_sect_carry__0_i_1__0_n_3;
  wire last_sect_carry__0_i_2__0_n_3;
  wire last_sect_carry__0_i_3__0_n_3;
  wire last_sect_carry__0_n_5;
  wire last_sect_carry__0_n_6;
  wire last_sect_carry_i_1__0_n_3;
  wire last_sect_carry_i_2__0_n_3;
  wire last_sect_carry_i_3__0_n_3;
  wire last_sect_carry_i_4__0_n_3;
  wire last_sect_carry_n_3;
  wire last_sect_carry_n_4;
  wire last_sect_carry_n_5;
  wire last_sect_carry_n_6;
  wire [28:0]m_axi_A_BUS_ARADDR;
  wire [3:0]\m_axi_A_BUS_ARLEN[3] ;
  wire m_axi_A_BUS_ARREADY;
  wire m_axi_A_BUS_ARVALID;
  wire [63:0]m_axi_A_BUS_RDATA;
  wire m_axi_A_BUS_RREADY;
  wire m_axi_A_BUS_RVALID;
  wire next_beat;
  wire [4:0]p_0_in__2;
  wire p_14_in;
  wire p_15_in;
  wire rdata_ack_t;
  wire [0:0]\reg_224_reg[0] ;
  wire [47:0]\reg_224_reg[15] ;
  wire [0:0]\reg_228_reg[0] ;
  wire rreq_handling_reg_n_3;
  wire [47:0]s_data;
  wire \sect_addr_buf[10]_i_1__0_n_3 ;
  wire \sect_addr_buf[11]_i_2__0_n_3 ;
  wire \sect_addr_buf[12]_i_1__0_n_3 ;
  wire \sect_addr_buf[13]_i_1__0_n_3 ;
  wire \sect_addr_buf[14]_i_1__0_n_3 ;
  wire \sect_addr_buf[15]_i_1__0_n_3 ;
  wire \sect_addr_buf[16]_i_1__0_n_3 ;
  wire \sect_addr_buf[17]_i_1__0_n_3 ;
  wire \sect_addr_buf[18]_i_1__0_n_3 ;
  wire \sect_addr_buf[19]_i_1__0_n_3 ;
  wire \sect_addr_buf[20]_i_1__0_n_3 ;
  wire \sect_addr_buf[21]_i_1__0_n_3 ;
  wire \sect_addr_buf[22]_i_1__0_n_3 ;
  wire \sect_addr_buf[23]_i_1__0_n_3 ;
  wire \sect_addr_buf[24]_i_1__0_n_3 ;
  wire \sect_addr_buf[25]_i_1__0_n_3 ;
  wire \sect_addr_buf[26]_i_1__0_n_3 ;
  wire \sect_addr_buf[27]_i_1__0_n_3 ;
  wire \sect_addr_buf[28]_i_1__0_n_3 ;
  wire \sect_addr_buf[29]_i_1__0_n_3 ;
  wire \sect_addr_buf[30]_i_1__0_n_3 ;
  wire \sect_addr_buf[31]_i_1__0_n_3 ;
  wire \sect_addr_buf[3]_i_1__0_n_3 ;
  wire \sect_addr_buf[4]_i_1__0_n_3 ;
  wire \sect_addr_buf[5]_i_1__0_n_3 ;
  wire \sect_addr_buf[6]_i_1__0_n_3 ;
  wire \sect_addr_buf[7]_i_1__0_n_3 ;
  wire \sect_addr_buf[8]_i_1__0_n_3 ;
  wire \sect_addr_buf[9]_i_1__0_n_3 ;
  wire \sect_addr_buf_reg_n_3_[10] ;
  wire \sect_addr_buf_reg_n_3_[11] ;
  wire \sect_addr_buf_reg_n_3_[12] ;
  wire \sect_addr_buf_reg_n_3_[13] ;
  wire \sect_addr_buf_reg_n_3_[14] ;
  wire \sect_addr_buf_reg_n_3_[15] ;
  wire \sect_addr_buf_reg_n_3_[16] ;
  wire \sect_addr_buf_reg_n_3_[17] ;
  wire \sect_addr_buf_reg_n_3_[18] ;
  wire \sect_addr_buf_reg_n_3_[19] ;
  wire \sect_addr_buf_reg_n_3_[20] ;
  wire \sect_addr_buf_reg_n_3_[21] ;
  wire \sect_addr_buf_reg_n_3_[22] ;
  wire \sect_addr_buf_reg_n_3_[23] ;
  wire \sect_addr_buf_reg_n_3_[24] ;
  wire \sect_addr_buf_reg_n_3_[25] ;
  wire \sect_addr_buf_reg_n_3_[26] ;
  wire \sect_addr_buf_reg_n_3_[27] ;
  wire \sect_addr_buf_reg_n_3_[28] ;
  wire \sect_addr_buf_reg_n_3_[29] ;
  wire \sect_addr_buf_reg_n_3_[30] ;
  wire \sect_addr_buf_reg_n_3_[31] ;
  wire \sect_addr_buf_reg_n_3_[3] ;
  wire \sect_addr_buf_reg_n_3_[4] ;
  wire \sect_addr_buf_reg_n_3_[5] ;
  wire \sect_addr_buf_reg_n_3_[6] ;
  wire \sect_addr_buf_reg_n_3_[7] ;
  wire \sect_addr_buf_reg_n_3_[8] ;
  wire \sect_addr_buf_reg_n_3_[9] ;
  wire [19:0]sect_cnt_reg;
  wire [8:0]sect_len_buf__0;
  wire \start_addr_buf_reg_n_3_[10] ;
  wire \start_addr_buf_reg_n_3_[11] ;
  wire \start_addr_buf_reg_n_3_[12] ;
  wire \start_addr_buf_reg_n_3_[13] ;
  wire \start_addr_buf_reg_n_3_[14] ;
  wire \start_addr_buf_reg_n_3_[15] ;
  wire \start_addr_buf_reg_n_3_[16] ;
  wire \start_addr_buf_reg_n_3_[17] ;
  wire \start_addr_buf_reg_n_3_[18] ;
  wire \start_addr_buf_reg_n_3_[19] ;
  wire \start_addr_buf_reg_n_3_[20] ;
  wire \start_addr_buf_reg_n_3_[21] ;
  wire \start_addr_buf_reg_n_3_[22] ;
  wire \start_addr_buf_reg_n_3_[23] ;
  wire \start_addr_buf_reg_n_3_[24] ;
  wire \start_addr_buf_reg_n_3_[25] ;
  wire \start_addr_buf_reg_n_3_[26] ;
  wire \start_addr_buf_reg_n_3_[27] ;
  wire \start_addr_buf_reg_n_3_[28] ;
  wire \start_addr_buf_reg_n_3_[29] ;
  wire \start_addr_buf_reg_n_3_[30] ;
  wire \start_addr_buf_reg_n_3_[31] ;
  wire \start_addr_buf_reg_n_3_[3] ;
  wire \start_addr_buf_reg_n_3_[4] ;
  wire \start_addr_buf_reg_n_3_[5] ;
  wire \start_addr_buf_reg_n_3_[6] ;
  wire \start_addr_buf_reg_n_3_[7] ;
  wire \start_addr_buf_reg_n_3_[8] ;
  wire \start_addr_buf_reg_n_3_[9] ;
  wire \start_addr_reg_n_3_[10] ;
  wire \start_addr_reg_n_3_[11] ;
  wire \start_addr_reg_n_3_[12] ;
  wire \start_addr_reg_n_3_[13] ;
  wire \start_addr_reg_n_3_[14] ;
  wire \start_addr_reg_n_3_[15] ;
  wire \start_addr_reg_n_3_[16] ;
  wire \start_addr_reg_n_3_[17] ;
  wire \start_addr_reg_n_3_[18] ;
  wire \start_addr_reg_n_3_[19] ;
  wire \start_addr_reg_n_3_[20] ;
  wire \start_addr_reg_n_3_[21] ;
  wire \start_addr_reg_n_3_[22] ;
  wire \start_addr_reg_n_3_[23] ;
  wire \start_addr_reg_n_3_[24] ;
  wire \start_addr_reg_n_3_[25] ;
  wire \start_addr_reg_n_3_[26] ;
  wire \start_addr_reg_n_3_[27] ;
  wire \start_addr_reg_n_3_[28] ;
  wire \start_addr_reg_n_3_[29] ;
  wire \start_addr_reg_n_3_[30] ;
  wire \start_addr_reg_n_3_[31] ;
  wire \start_addr_reg_n_3_[3] ;
  wire \start_addr_reg_n_3_[4] ;
  wire \start_addr_reg_n_3_[5] ;
  wire \start_addr_reg_n_3_[6] ;
  wire \start_addr_reg_n_3_[7] ;
  wire \start_addr_reg_n_3_[8] ;
  wire \start_addr_reg_n_3_[9] ;
  wire [0:0]\tmp_1_reg_585_reg[0] ;
  wire [0:0]\tmp_2_reg_553_reg[0] ;
  wire [0:0]\tmp_5_reg_636_reg[0] ;
  wire [6:0]\usedw_reg[5] ;
  wire [2:0]\usedw_reg[7] ;
  wire [0:0]NLW_align_len0_carry_O_UNCONNECTED;
  wire [3:1]NLW_align_len0_carry__6_CO_UNCONNECTED;
  wire [3:2]NLW_align_len0_carry__6_O_UNCONNECTED;
  wire [3:1]\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_CO_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_O_UNCONNECTED ;
  wire [0:0]\NLW_could_multi_bursts.araddr_buf_reg[5]_i_2_O_UNCONNECTED ;
  wire [0:0]NLW_end_addr_carry_O_UNCONNECTED;
  wire [3:0]NLW_end_addr_carry__6_CO_UNCONNECTED;
  wire [3:1]NLW_end_addr_carry__6_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_first_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_last_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry
       (.CI(1'b0),
        .CO({align_len0_carry_n_3,align_len0_carry_n_4,align_len0_carry_n_5,align_len0_carry_n_6}),
        .CYINIT(1'b0),
        .DI({fifo_rreq_data[34:32],1'b0}),
        .O({align_len0_carry_n_7,align_len0_carry_n_8,align_len0_carry_n_9,NLW_align_len0_carry_O_UNCONNECTED[0]}),
        .S({fifo_rreq_n_88,fifo_rreq_n_89,fifo_rreq_n_90,1'b1}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry__0
       (.CI(align_len0_carry_n_3),
        .CO({align_len0_carry__0_n_3,align_len0_carry__0_n_4,align_len0_carry__0_n_5,align_len0_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI(fifo_rreq_data[38:35]),
        .O({align_len0_carry__0_n_7,align_len0_carry__0_n_8,align_len0_carry__0_n_9,align_len0_carry__0_n_10}),
        .S({fifo_rreq_n_84,fifo_rreq_n_85,fifo_rreq_n_86,fifo_rreq_n_87}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry__1
       (.CI(align_len0_carry__0_n_3),
        .CO({align_len0_carry__1_n_3,align_len0_carry__1_n_4,align_len0_carry__1_n_5,align_len0_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI(fifo_rreq_data[42:39]),
        .O({align_len0_carry__1_n_7,align_len0_carry__1_n_8,align_len0_carry__1_n_9,align_len0_carry__1_n_10}),
        .S({fifo_rreq_n_80,fifo_rreq_n_81,fifo_rreq_n_82,fifo_rreq_n_83}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry__2
       (.CI(align_len0_carry__1_n_3),
        .CO({align_len0_carry__2_n_3,align_len0_carry__2_n_4,align_len0_carry__2_n_5,align_len0_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI(fifo_rreq_data[46:43]),
        .O({align_len0_carry__2_n_7,align_len0_carry__2_n_8,align_len0_carry__2_n_9,align_len0_carry__2_n_10}),
        .S({fifo_rreq_n_76,fifo_rreq_n_77,fifo_rreq_n_78,fifo_rreq_n_79}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry__3
       (.CI(align_len0_carry__2_n_3),
        .CO({align_len0_carry__3_n_3,align_len0_carry__3_n_4,align_len0_carry__3_n_5,align_len0_carry__3_n_6}),
        .CYINIT(1'b0),
        .DI(fifo_rreq_data[50:47]),
        .O({align_len0_carry__3_n_7,align_len0_carry__3_n_8,align_len0_carry__3_n_9,align_len0_carry__3_n_10}),
        .S({fifo_rreq_n_72,fifo_rreq_n_73,fifo_rreq_n_74,fifo_rreq_n_75}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry__4
       (.CI(align_len0_carry__3_n_3),
        .CO({align_len0_carry__4_n_3,align_len0_carry__4_n_4,align_len0_carry__4_n_5,align_len0_carry__4_n_6}),
        .CYINIT(1'b0),
        .DI(fifo_rreq_data[54:51]),
        .O({align_len0_carry__4_n_7,align_len0_carry__4_n_8,align_len0_carry__4_n_9,align_len0_carry__4_n_10}),
        .S({fifo_rreq_n_68,fifo_rreq_n_69,fifo_rreq_n_70,fifo_rreq_n_71}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry__5
       (.CI(align_len0_carry__4_n_3),
        .CO({align_len0_carry__5_n_3,align_len0_carry__5_n_4,align_len0_carry__5_n_5,align_len0_carry__5_n_6}),
        .CYINIT(1'b0),
        .DI(fifo_rreq_data[58:55]),
        .O({align_len0_carry__5_n_7,align_len0_carry__5_n_8,align_len0_carry__5_n_9,align_len0_carry__5_n_10}),
        .S({fifo_rreq_n_64,fifo_rreq_n_65,fifo_rreq_n_66,fifo_rreq_n_67}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry__6
       (.CI(align_len0_carry__5_n_3),
        .CO({NLW_align_len0_carry__6_CO_UNCONNECTED[3:1],align_len0_carry__6_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,fifo_rreq_data[59]}),
        .O({NLW_align_len0_carry__6_O_UNCONNECTED[3:2],align_len0_carry__6_n_9,align_len0_carry__6_n_10}),
        .S({1'b0,1'b0,fifo_rreq_n_5,fifo_rreq_n_6}));
  FDRE \align_len_reg[10] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry__1_n_10),
        .Q(\align_len_reg_n_3_[10] ),
        .R(SR));
  FDRE \align_len_reg[11] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry__1_n_9),
        .Q(\align_len_reg_n_3_[11] ),
        .R(SR));
  FDRE \align_len_reg[12] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry__1_n_8),
        .Q(\align_len_reg_n_3_[12] ),
        .R(SR));
  FDRE \align_len_reg[13] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry__1_n_7),
        .Q(\align_len_reg_n_3_[13] ),
        .R(SR));
  FDRE \align_len_reg[14] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry__2_n_10),
        .Q(\align_len_reg_n_3_[14] ),
        .R(SR));
  FDRE \align_len_reg[15] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry__2_n_9),
        .Q(\align_len_reg_n_3_[15] ),
        .R(SR));
  FDRE \align_len_reg[16] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry__2_n_8),
        .Q(\align_len_reg_n_3_[16] ),
        .R(SR));
  FDRE \align_len_reg[17] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry__2_n_7),
        .Q(\align_len_reg_n_3_[17] ),
        .R(SR));
  FDRE \align_len_reg[18] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry__3_n_10),
        .Q(\align_len_reg_n_3_[18] ),
        .R(SR));
  FDRE \align_len_reg[19] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry__3_n_9),
        .Q(\align_len_reg_n_3_[19] ),
        .R(SR));
  FDRE \align_len_reg[20] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry__3_n_8),
        .Q(\align_len_reg_n_3_[20] ),
        .R(SR));
  FDRE \align_len_reg[21] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry__3_n_7),
        .Q(\align_len_reg_n_3_[21] ),
        .R(SR));
  FDRE \align_len_reg[22] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry__4_n_10),
        .Q(\align_len_reg_n_3_[22] ),
        .R(SR));
  FDRE \align_len_reg[23] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry__4_n_9),
        .Q(\align_len_reg_n_3_[23] ),
        .R(SR));
  FDRE \align_len_reg[24] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry__4_n_8),
        .Q(\align_len_reg_n_3_[24] ),
        .R(SR));
  FDRE \align_len_reg[25] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry__4_n_7),
        .Q(\align_len_reg_n_3_[25] ),
        .R(SR));
  FDRE \align_len_reg[26] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry__5_n_10),
        .Q(\align_len_reg_n_3_[26] ),
        .R(SR));
  FDRE \align_len_reg[27] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry__5_n_9),
        .Q(\align_len_reg_n_3_[27] ),
        .R(SR));
  FDRE \align_len_reg[28] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry__5_n_8),
        .Q(\align_len_reg_n_3_[28] ),
        .R(SR));
  FDRE \align_len_reg[29] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry__5_n_7),
        .Q(\align_len_reg_n_3_[29] ),
        .R(SR));
  FDRE \align_len_reg[30] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry__6_n_10),
        .Q(\align_len_reg_n_3_[30] ),
        .R(SR));
  FDRE \align_len_reg[31] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry__6_n_9),
        .Q(\align_len_reg_n_3_[31] ),
        .R(SR));
  FDRE \align_len_reg[3] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry_n_9),
        .Q(\align_len_reg_n_3_[3] ),
        .R(SR));
  FDRE \align_len_reg[4] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry_n_8),
        .Q(\align_len_reg_n_3_[4] ),
        .R(SR));
  FDRE \align_len_reg[5] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry_n_7),
        .Q(\align_len_reg_n_3_[5] ),
        .R(SR));
  FDRE \align_len_reg[6] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry__0_n_10),
        .Q(\align_len_reg_n_3_[6] ),
        .R(SR));
  FDRE \align_len_reg[7] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry__0_n_9),
        .Q(\align_len_reg_n_3_[7] ),
        .R(SR));
  FDRE \align_len_reg[8] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry__0_n_8),
        .Q(\align_len_reg_n_3_[8] ),
        .R(SR));
  FDRE \align_len_reg[9] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry__0_n_7),
        .Q(\align_len_reg_n_3_[9] ),
        .R(SR));
  FDRE \beat_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_4),
        .D(\align_len_reg_n_3_[3] ),
        .Q(\beat_len_buf_reg_n_3_[0] ),
        .R(SR));
  FDRE \beat_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_4),
        .D(\align_len_reg_n_3_[4] ),
        .Q(\beat_len_buf_reg_n_3_[1] ),
        .R(SR));
  FDRE \beat_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_4),
        .D(\align_len_reg_n_3_[5] ),
        .Q(\beat_len_buf_reg_n_3_[2] ),
        .R(SR));
  FDRE \beat_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_4),
        .D(\align_len_reg_n_3_[6] ),
        .Q(\beat_len_buf_reg_n_3_[3] ),
        .R(SR));
  FDRE \beat_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_4),
        .D(\align_len_reg_n_3_[7] ),
        .Q(\beat_len_buf_reg_n_3_[4] ),
        .R(SR));
  FDRE \beat_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_4),
        .D(\align_len_reg_n_3_[8] ),
        .Q(\beat_len_buf_reg_n_3_[5] ),
        .R(SR));
  FDRE \beat_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_4),
        .D(\align_len_reg_n_3_[9] ),
        .Q(\beat_len_buf_reg_n_3_[6] ),
        .R(SR));
  FDRE \beat_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_4),
        .D(\align_len_reg_n_3_[10] ),
        .Q(\beat_len_buf_reg_n_3_[7] ),
        .R(SR));
  FDRE \beat_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_4),
        .D(\align_len_reg_n_3_[11] ),
        .Q(\beat_len_buf_reg_n_3_[8] ),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_LL_prefetch_A_BUS_m_axi_buffer__parameterized0 buff_rdata
       (.DI(DI),
        .DIPADIP(DIPADIP),
        .E(next_beat),
        .Q(Q),
        .S(S),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .beat_valid(beat_valid),
        .\bus_equal_gen.rdata_valid_t_reg (buff_rdata_n_13),
        .\bus_equal_gen.rdata_valid_t_reg_0 (\bus_equal_gen.rdata_valid_t_reg_n_3 ),
        .data_vld_reg({data_pack,buff_rdata_n_22,buff_rdata_n_23,buff_rdata_n_24,buff_rdata_n_25,buff_rdata_n_26,buff_rdata_n_27,buff_rdata_n_28,buff_rdata_n_29,buff_rdata_n_30,buff_rdata_n_31,buff_rdata_n_32,buff_rdata_n_33,buff_rdata_n_34,buff_rdata_n_35,buff_rdata_n_36,buff_rdata_n_37,buff_rdata_n_38,buff_rdata_n_39,buff_rdata_n_40,buff_rdata_n_41,buff_rdata_n_42,buff_rdata_n_43,buff_rdata_n_44,buff_rdata_n_45,buff_rdata_n_46,buff_rdata_n_47,buff_rdata_n_48,buff_rdata_n_49,buff_rdata_n_50,buff_rdata_n_51,buff_rdata_n_52,buff_rdata_n_53,buff_rdata_n_54,buff_rdata_n_55,buff_rdata_n_56,buff_rdata_n_57,buff_rdata_n_58,buff_rdata_n_59,buff_rdata_n_60,buff_rdata_n_61,buff_rdata_n_62,buff_rdata_n_63,buff_rdata_n_64,buff_rdata_n_65,buff_rdata_n_66,buff_rdata_n_67,buff_rdata_n_68,buff_rdata_n_69}),
        .m_axi_A_BUS_RDATA(m_axi_A_BUS_RDATA),
        .m_axi_A_BUS_RREADY(m_axi_A_BUS_RREADY),
        .m_axi_A_BUS_RVALID(m_axi_A_BUS_RVALID),
        .rdata_ack_t(rdata_ack_t),
        .\usedw_reg[5]_0 (\usedw_reg[5] ),
        .\usedw_reg[7]_0 (\usedw_reg[7] ));
  FDRE \bus_equal_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_69),
        .Q(s_data[0]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_59),
        .Q(s_data[10]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_58),
        .Q(s_data[11]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_57),
        .Q(s_data[12]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_56),
        .Q(s_data[13]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_55),
        .Q(s_data[14]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_54),
        .Q(s_data[15]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_53),
        .Q(s_data[16]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_52),
        .Q(s_data[17]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_51),
        .Q(s_data[18]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_50),
        .Q(s_data[19]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_68),
        .Q(s_data[1]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_49),
        .Q(s_data[20]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_48),
        .Q(s_data[21]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_47),
        .Q(s_data[22]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_46),
        .Q(s_data[23]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_45),
        .Q(s_data[24]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_44),
        .Q(s_data[25]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_43),
        .Q(s_data[26]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_42),
        .Q(s_data[27]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_41),
        .Q(s_data[28]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_40),
        .Q(s_data[29]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_67),
        .Q(s_data[2]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_39),
        .Q(s_data[30]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_38),
        .Q(s_data[31]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[32] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_37),
        .Q(s_data[32]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[33] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_36),
        .Q(s_data[33]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[34] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_35),
        .Q(s_data[34]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[35] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_34),
        .Q(s_data[35]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[36] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_33),
        .Q(s_data[36]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[37] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_32),
        .Q(s_data[37]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[38] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_31),
        .Q(s_data[38]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[39] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_30),
        .Q(s_data[39]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_66),
        .Q(s_data[3]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[40] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_29),
        .Q(s_data[40]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[41] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_28),
        .Q(s_data[41]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[42] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_27),
        .Q(s_data[42]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[43] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_26),
        .Q(s_data[43]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[44] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_25),
        .Q(s_data[44]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[45] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_24),
        .Q(s_data[45]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[46] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_23),
        .Q(s_data[46]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[47] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_22),
        .Q(s_data[47]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_65),
        .Q(s_data[4]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_64),
        .Q(s_data[5]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_63),
        .Q(s_data[6]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_62),
        .Q(s_data[7]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_61),
        .Q(s_data[8]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_60),
        .Q(s_data[9]),
        .R(SR));
  FDRE \bus_equal_gen.rdata_valid_t_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_rdata_n_13),
        .Q(\bus_equal_gen.rdata_valid_t_reg_n_3 ),
        .R(SR));
  FDRE \could_multi_bursts.ARVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_7),
        .Q(m_axi_A_BUS_ARVALID),
        .R(SR));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.araddr_buf[10]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\could_multi_bursts.araddr_buf[31]_i_3_n_3 ),
        .I3(\could_multi_bursts.araddr_buf_reg[13]_i_2_n_10 ),
        .I4(\could_multi_bursts.araddr_buf[31]_i_5_n_3 ),
        .I5(\sect_addr_buf_reg_n_3_[10] ),
        .O(araddr_tmp[10]));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.araddr_buf[11]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\could_multi_bursts.araddr_buf[31]_i_3_n_3 ),
        .I3(\could_multi_bursts.araddr_buf_reg[13]_i_2_n_9 ),
        .I4(\could_multi_bursts.araddr_buf[31]_i_5_n_3 ),
        .I5(\sect_addr_buf_reg_n_3_[11] ),
        .O(araddr_tmp[11]));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.araddr_buf[12]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\could_multi_bursts.araddr_buf[31]_i_3_n_3 ),
        .I3(\could_multi_bursts.araddr_buf_reg[13]_i_2_n_8 ),
        .I4(\could_multi_bursts.araddr_buf[31]_i_5_n_3 ),
        .I5(\sect_addr_buf_reg_n_3_[12] ),
        .O(araddr_tmp[12]));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.araddr_buf[13]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\could_multi_bursts.araddr_buf[31]_i_3_n_3 ),
        .I3(\could_multi_bursts.araddr_buf_reg[13]_i_2_n_7 ),
        .I4(\could_multi_bursts.araddr_buf[31]_i_5_n_3 ),
        .I5(\sect_addr_buf_reg_n_3_[13] ),
        .O(araddr_tmp[13]));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[13]_i_3 
       (.I0(m_axi_A_BUS_ARADDR[10]),
        .O(\could_multi_bursts.araddr_buf[13]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[13]_i_4 
       (.I0(m_axi_A_BUS_ARADDR[9]),
        .O(\could_multi_bursts.araddr_buf[13]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[13]_i_5 
       (.I0(m_axi_A_BUS_ARADDR[8]),
        .O(\could_multi_bursts.araddr_buf[13]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[13]_i_6 
       (.I0(m_axi_A_BUS_ARADDR[7]),
        .O(\could_multi_bursts.araddr_buf[13]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.araddr_buf[14]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\could_multi_bursts.araddr_buf[31]_i_3_n_3 ),
        .I3(\could_multi_bursts.araddr_buf_reg[17]_i_2_n_10 ),
        .I4(\could_multi_bursts.araddr_buf[31]_i_5_n_3 ),
        .I5(\sect_addr_buf_reg_n_3_[14] ),
        .O(araddr_tmp[14]));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.araddr_buf[15]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\could_multi_bursts.araddr_buf[31]_i_3_n_3 ),
        .I3(\could_multi_bursts.araddr_buf_reg[17]_i_2_n_9 ),
        .I4(\could_multi_bursts.araddr_buf[31]_i_5_n_3 ),
        .I5(\sect_addr_buf_reg_n_3_[15] ),
        .O(araddr_tmp[15]));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.araddr_buf[16]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\could_multi_bursts.araddr_buf[31]_i_3_n_3 ),
        .I3(\could_multi_bursts.araddr_buf_reg[17]_i_2_n_8 ),
        .I4(\could_multi_bursts.araddr_buf[31]_i_5_n_3 ),
        .I5(\sect_addr_buf_reg_n_3_[16] ),
        .O(araddr_tmp[16]));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.araddr_buf[17]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\could_multi_bursts.araddr_buf[31]_i_3_n_3 ),
        .I3(\could_multi_bursts.araddr_buf_reg[17]_i_2_n_7 ),
        .I4(\could_multi_bursts.araddr_buf[31]_i_5_n_3 ),
        .I5(\sect_addr_buf_reg_n_3_[17] ),
        .O(araddr_tmp[17]));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[17]_i_3 
       (.I0(m_axi_A_BUS_ARADDR[14]),
        .O(\could_multi_bursts.araddr_buf[17]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[17]_i_4 
       (.I0(m_axi_A_BUS_ARADDR[13]),
        .O(\could_multi_bursts.araddr_buf[17]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[17]_i_5 
       (.I0(m_axi_A_BUS_ARADDR[12]),
        .O(\could_multi_bursts.araddr_buf[17]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[17]_i_6 
       (.I0(m_axi_A_BUS_ARADDR[11]),
        .O(\could_multi_bursts.araddr_buf[17]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.araddr_buf[18]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\could_multi_bursts.araddr_buf[31]_i_3_n_3 ),
        .I3(\could_multi_bursts.araddr_buf_reg[21]_i_2_n_10 ),
        .I4(\could_multi_bursts.araddr_buf[31]_i_5_n_3 ),
        .I5(\sect_addr_buf_reg_n_3_[18] ),
        .O(araddr_tmp[18]));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.araddr_buf[19]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\could_multi_bursts.araddr_buf[31]_i_3_n_3 ),
        .I3(\could_multi_bursts.araddr_buf_reg[21]_i_2_n_9 ),
        .I4(\could_multi_bursts.araddr_buf[31]_i_5_n_3 ),
        .I5(\sect_addr_buf_reg_n_3_[19] ),
        .O(araddr_tmp[19]));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.araddr_buf[20]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\could_multi_bursts.araddr_buf[31]_i_3_n_3 ),
        .I3(\could_multi_bursts.araddr_buf_reg[21]_i_2_n_8 ),
        .I4(\could_multi_bursts.araddr_buf[31]_i_5_n_3 ),
        .I5(\sect_addr_buf_reg_n_3_[20] ),
        .O(araddr_tmp[20]));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.araddr_buf[21]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\could_multi_bursts.araddr_buf[31]_i_3_n_3 ),
        .I3(\could_multi_bursts.araddr_buf_reg[21]_i_2_n_7 ),
        .I4(\could_multi_bursts.araddr_buf[31]_i_5_n_3 ),
        .I5(\sect_addr_buf_reg_n_3_[21] ),
        .O(araddr_tmp[21]));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[21]_i_3 
       (.I0(m_axi_A_BUS_ARADDR[18]),
        .O(\could_multi_bursts.araddr_buf[21]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[21]_i_4 
       (.I0(m_axi_A_BUS_ARADDR[17]),
        .O(\could_multi_bursts.araddr_buf[21]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[21]_i_5 
       (.I0(m_axi_A_BUS_ARADDR[16]),
        .O(\could_multi_bursts.araddr_buf[21]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[21]_i_6 
       (.I0(m_axi_A_BUS_ARADDR[15]),
        .O(\could_multi_bursts.araddr_buf[21]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.araddr_buf[22]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\could_multi_bursts.araddr_buf[31]_i_3_n_3 ),
        .I3(\could_multi_bursts.araddr_buf_reg[25]_i_2_n_10 ),
        .I4(\could_multi_bursts.araddr_buf[31]_i_5_n_3 ),
        .I5(\sect_addr_buf_reg_n_3_[22] ),
        .O(araddr_tmp[22]));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.araddr_buf[23]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\could_multi_bursts.araddr_buf[31]_i_3_n_3 ),
        .I3(\could_multi_bursts.araddr_buf_reg[25]_i_2_n_9 ),
        .I4(\could_multi_bursts.araddr_buf[31]_i_5_n_3 ),
        .I5(\sect_addr_buf_reg_n_3_[23] ),
        .O(araddr_tmp[23]));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.araddr_buf[24]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\could_multi_bursts.araddr_buf[31]_i_3_n_3 ),
        .I3(\could_multi_bursts.araddr_buf_reg[25]_i_2_n_8 ),
        .I4(\could_multi_bursts.araddr_buf[31]_i_5_n_3 ),
        .I5(\sect_addr_buf_reg_n_3_[24] ),
        .O(araddr_tmp[24]));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.araddr_buf[25]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\could_multi_bursts.araddr_buf[31]_i_3_n_3 ),
        .I3(\could_multi_bursts.araddr_buf_reg[25]_i_2_n_7 ),
        .I4(\could_multi_bursts.araddr_buf[31]_i_5_n_3 ),
        .I5(\sect_addr_buf_reg_n_3_[25] ),
        .O(araddr_tmp[25]));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[25]_i_3 
       (.I0(m_axi_A_BUS_ARADDR[22]),
        .O(\could_multi_bursts.araddr_buf[25]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[25]_i_4 
       (.I0(m_axi_A_BUS_ARADDR[21]),
        .O(\could_multi_bursts.araddr_buf[25]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[25]_i_5 
       (.I0(m_axi_A_BUS_ARADDR[20]),
        .O(\could_multi_bursts.araddr_buf[25]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[25]_i_6 
       (.I0(m_axi_A_BUS_ARADDR[19]),
        .O(\could_multi_bursts.araddr_buf[25]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.araddr_buf[26]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\could_multi_bursts.araddr_buf[31]_i_3_n_3 ),
        .I3(\could_multi_bursts.araddr_buf_reg[29]_i_2_n_10 ),
        .I4(\could_multi_bursts.araddr_buf[31]_i_5_n_3 ),
        .I5(\sect_addr_buf_reg_n_3_[26] ),
        .O(araddr_tmp[26]));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.araddr_buf[27]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\could_multi_bursts.araddr_buf[31]_i_3_n_3 ),
        .I3(\could_multi_bursts.araddr_buf_reg[29]_i_2_n_9 ),
        .I4(\could_multi_bursts.araddr_buf[31]_i_5_n_3 ),
        .I5(\sect_addr_buf_reg_n_3_[27] ),
        .O(araddr_tmp[27]));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.araddr_buf[28]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\could_multi_bursts.araddr_buf[31]_i_3_n_3 ),
        .I3(\could_multi_bursts.araddr_buf_reg[29]_i_2_n_8 ),
        .I4(\could_multi_bursts.araddr_buf[31]_i_5_n_3 ),
        .I5(\sect_addr_buf_reg_n_3_[28] ),
        .O(araddr_tmp[28]));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.araddr_buf[29]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\could_multi_bursts.araddr_buf[31]_i_3_n_3 ),
        .I3(\could_multi_bursts.araddr_buf_reg[29]_i_2_n_7 ),
        .I4(\could_multi_bursts.araddr_buf[31]_i_5_n_3 ),
        .I5(\sect_addr_buf_reg_n_3_[29] ),
        .O(araddr_tmp[29]));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[29]_i_3 
       (.I0(m_axi_A_BUS_ARADDR[26]),
        .O(\could_multi_bursts.araddr_buf[29]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[29]_i_4 
       (.I0(m_axi_A_BUS_ARADDR[25]),
        .O(\could_multi_bursts.araddr_buf[29]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[29]_i_5 
       (.I0(m_axi_A_BUS_ARADDR[24]),
        .O(\could_multi_bursts.araddr_buf[29]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[29]_i_6 
       (.I0(m_axi_A_BUS_ARADDR[23]),
        .O(\could_multi_bursts.araddr_buf[29]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.araddr_buf[30]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\could_multi_bursts.araddr_buf[31]_i_3_n_3 ),
        .I3(\could_multi_bursts.araddr_buf_reg[31]_i_4_n_10 ),
        .I4(\could_multi_bursts.araddr_buf[31]_i_5_n_3 ),
        .I5(\sect_addr_buf_reg_n_3_[30] ),
        .O(araddr_tmp[30]));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.araddr_buf[31]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\could_multi_bursts.araddr_buf[31]_i_3_n_3 ),
        .I3(\could_multi_bursts.araddr_buf_reg[31]_i_4_n_9 ),
        .I4(\could_multi_bursts.araddr_buf[31]_i_5_n_3 ),
        .I5(\sect_addr_buf_reg_n_3_[31] ),
        .O(araddr_tmp[31]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.araddr_buf[31]_i_3 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .O(\could_multi_bursts.araddr_buf[31]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \could_multi_bursts.araddr_buf[31]_i_5 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .O(\could_multi_bursts.araddr_buf[31]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[31]_i_6 
       (.I0(m_axi_A_BUS_ARADDR[28]),
        .O(\could_multi_bursts.araddr_buf[31]_i_6_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[31]_i_7 
       (.I0(m_axi_A_BUS_ARADDR[27]),
        .O(\could_multi_bursts.araddr_buf[31]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.araddr_buf[3]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\could_multi_bursts.araddr_buf[31]_i_3_n_3 ),
        .I3(\could_multi_bursts.araddr_buf_reg[5]_i_2_n_9 ),
        .I4(\could_multi_bursts.araddr_buf[31]_i_5_n_3 ),
        .I5(\sect_addr_buf_reg_n_3_[3] ),
        .O(araddr_tmp[3]));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.araddr_buf[4]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\could_multi_bursts.araddr_buf[31]_i_3_n_3 ),
        .I3(\could_multi_bursts.araddr_buf_reg[5]_i_2_n_8 ),
        .I4(\could_multi_bursts.araddr_buf[31]_i_5_n_3 ),
        .I5(\sect_addr_buf_reg_n_3_[4] ),
        .O(araddr_tmp[4]));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.araddr_buf[5]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\could_multi_bursts.araddr_buf[31]_i_3_n_3 ),
        .I3(\could_multi_bursts.araddr_buf_reg[5]_i_2_n_7 ),
        .I4(\could_multi_bursts.araddr_buf[31]_i_5_n_3 ),
        .I5(\sect_addr_buf_reg_n_3_[5] ),
        .O(araddr_tmp[5]));
  LUT4 #(
    .INIT(16'h9666)) 
    \could_multi_bursts.araddr_buf[5]_i_3 
       (.I0(m_axi_A_BUS_ARADDR[2]),
        .I1(\m_axi_A_BUS_ARLEN[3] [2]),
        .I2(\m_axi_A_BUS_ARLEN[3] [1]),
        .I3(\m_axi_A_BUS_ARLEN[3] [0]),
        .O(\could_multi_bursts.araddr_buf[5]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.araddr_buf[5]_i_4 
       (.I0(m_axi_A_BUS_ARADDR[1]),
        .I1(\m_axi_A_BUS_ARLEN[3] [1]),
        .I2(\m_axi_A_BUS_ARLEN[3] [0]),
        .O(\could_multi_bursts.araddr_buf[5]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.araddr_buf[5]_i_5 
       (.I0(m_axi_A_BUS_ARADDR[0]),
        .I1(\m_axi_A_BUS_ARLEN[3] [0]),
        .O(\could_multi_bursts.araddr_buf[5]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.araddr_buf[6]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\could_multi_bursts.araddr_buf[31]_i_3_n_3 ),
        .I3(\could_multi_bursts.araddr_buf_reg[9]_i_2_n_10 ),
        .I4(\could_multi_bursts.araddr_buf[31]_i_5_n_3 ),
        .I5(\sect_addr_buf_reg_n_3_[6] ),
        .O(araddr_tmp[6]));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.araddr_buf[7]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\could_multi_bursts.araddr_buf[31]_i_3_n_3 ),
        .I3(\could_multi_bursts.araddr_buf_reg[9]_i_2_n_9 ),
        .I4(\could_multi_bursts.araddr_buf[31]_i_5_n_3 ),
        .I5(\sect_addr_buf_reg_n_3_[7] ),
        .O(araddr_tmp[7]));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.araddr_buf[8]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\could_multi_bursts.araddr_buf[31]_i_3_n_3 ),
        .I3(\could_multi_bursts.araddr_buf_reg[9]_i_2_n_8 ),
        .I4(\could_multi_bursts.araddr_buf[31]_i_5_n_3 ),
        .I5(\sect_addr_buf_reg_n_3_[8] ),
        .O(araddr_tmp[8]));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.araddr_buf[9]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\could_multi_bursts.araddr_buf[31]_i_3_n_3 ),
        .I3(\could_multi_bursts.araddr_buf_reg[9]_i_2_n_7 ),
        .I4(\could_multi_bursts.araddr_buf[31]_i_5_n_3 ),
        .I5(\sect_addr_buf_reg_n_3_[9] ),
        .O(araddr_tmp[9]));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[9]_i_3 
       (.I0(m_axi_A_BUS_ARADDR[6]),
        .O(\could_multi_bursts.araddr_buf[9]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[9]_i_4 
       (.I0(m_axi_A_BUS_ARADDR[5]),
        .O(\could_multi_bursts.araddr_buf[9]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.araddr_buf[9]_i_5 
       (.I0(m_axi_A_BUS_ARADDR[4]),
        .I1(\m_axi_A_BUS_ARLEN[3] [2]),
        .I2(\m_axi_A_BUS_ARLEN[3] [0]),
        .I3(\m_axi_A_BUS_ARLEN[3] [1]),
        .I4(\m_axi_A_BUS_ARLEN[3] [3]),
        .O(\could_multi_bursts.araddr_buf[9]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h96666666)) 
    \could_multi_bursts.araddr_buf[9]_i_6 
       (.I0(m_axi_A_BUS_ARADDR[3]),
        .I1(\m_axi_A_BUS_ARLEN[3] [3]),
        .I2(\m_axi_A_BUS_ARLEN[3] [2]),
        .I3(\m_axi_A_BUS_ARLEN[3] [0]),
        .I4(\m_axi_A_BUS_ARLEN[3] [1]),
        .O(\could_multi_bursts.araddr_buf[9]_i_6_n_3 ));
  FDRE \could_multi_bursts.araddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(araddr_tmp[10]),
        .Q(m_axi_A_BUS_ARADDR[7]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(araddr_tmp[11]),
        .Q(m_axi_A_BUS_ARADDR[8]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(araddr_tmp[12]),
        .Q(m_axi_A_BUS_ARADDR[9]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(araddr_tmp[13]),
        .Q(m_axi_A_BUS_ARADDR[10]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[13]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[9]_i_2_n_3 ),
        .CO({\could_multi_bursts.araddr_buf_reg[13]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[13]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[13]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[13]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m_axi_A_BUS_ARADDR[8:7]}),
        .O({\could_multi_bursts.araddr_buf_reg[13]_i_2_n_7 ,\could_multi_bursts.araddr_buf_reg[13]_i_2_n_8 ,\could_multi_bursts.araddr_buf_reg[13]_i_2_n_9 ,\could_multi_bursts.araddr_buf_reg[13]_i_2_n_10 }),
        .S({\could_multi_bursts.araddr_buf[13]_i_3_n_3 ,\could_multi_bursts.araddr_buf[13]_i_4_n_3 ,\could_multi_bursts.araddr_buf[13]_i_5_n_3 ,\could_multi_bursts.araddr_buf[13]_i_6_n_3 }));
  FDRE \could_multi_bursts.araddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(araddr_tmp[14]),
        .Q(m_axi_A_BUS_ARADDR[11]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(araddr_tmp[15]),
        .Q(m_axi_A_BUS_ARADDR[12]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(araddr_tmp[16]),
        .Q(m_axi_A_BUS_ARADDR[13]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(araddr_tmp[17]),
        .Q(m_axi_A_BUS_ARADDR[14]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[17]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[13]_i_2_n_3 ),
        .CO({\could_multi_bursts.araddr_buf_reg[17]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[17]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[17]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[17]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.araddr_buf_reg[17]_i_2_n_7 ,\could_multi_bursts.araddr_buf_reg[17]_i_2_n_8 ,\could_multi_bursts.araddr_buf_reg[17]_i_2_n_9 ,\could_multi_bursts.araddr_buf_reg[17]_i_2_n_10 }),
        .S({\could_multi_bursts.araddr_buf[17]_i_3_n_3 ,\could_multi_bursts.araddr_buf[17]_i_4_n_3 ,\could_multi_bursts.araddr_buf[17]_i_5_n_3 ,\could_multi_bursts.araddr_buf[17]_i_6_n_3 }));
  FDRE \could_multi_bursts.araddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(araddr_tmp[18]),
        .Q(m_axi_A_BUS_ARADDR[15]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(araddr_tmp[19]),
        .Q(m_axi_A_BUS_ARADDR[16]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(araddr_tmp[20]),
        .Q(m_axi_A_BUS_ARADDR[17]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(araddr_tmp[21]),
        .Q(m_axi_A_BUS_ARADDR[18]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[21]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[17]_i_2_n_3 ),
        .CO({\could_multi_bursts.araddr_buf_reg[21]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[21]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[21]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[21]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.araddr_buf_reg[21]_i_2_n_7 ,\could_multi_bursts.araddr_buf_reg[21]_i_2_n_8 ,\could_multi_bursts.araddr_buf_reg[21]_i_2_n_9 ,\could_multi_bursts.araddr_buf_reg[21]_i_2_n_10 }),
        .S({\could_multi_bursts.araddr_buf[21]_i_3_n_3 ,\could_multi_bursts.araddr_buf[21]_i_4_n_3 ,\could_multi_bursts.araddr_buf[21]_i_5_n_3 ,\could_multi_bursts.araddr_buf[21]_i_6_n_3 }));
  FDRE \could_multi_bursts.araddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(araddr_tmp[22]),
        .Q(m_axi_A_BUS_ARADDR[19]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(araddr_tmp[23]),
        .Q(m_axi_A_BUS_ARADDR[20]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(araddr_tmp[24]),
        .Q(m_axi_A_BUS_ARADDR[21]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(araddr_tmp[25]),
        .Q(m_axi_A_BUS_ARADDR[22]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[25]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[21]_i_2_n_3 ),
        .CO({\could_multi_bursts.araddr_buf_reg[25]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[25]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[25]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[25]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.araddr_buf_reg[25]_i_2_n_7 ,\could_multi_bursts.araddr_buf_reg[25]_i_2_n_8 ,\could_multi_bursts.araddr_buf_reg[25]_i_2_n_9 ,\could_multi_bursts.araddr_buf_reg[25]_i_2_n_10 }),
        .S({\could_multi_bursts.araddr_buf[25]_i_3_n_3 ,\could_multi_bursts.araddr_buf[25]_i_4_n_3 ,\could_multi_bursts.araddr_buf[25]_i_5_n_3 ,\could_multi_bursts.araddr_buf[25]_i_6_n_3 }));
  FDRE \could_multi_bursts.araddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(araddr_tmp[26]),
        .Q(m_axi_A_BUS_ARADDR[23]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(araddr_tmp[27]),
        .Q(m_axi_A_BUS_ARADDR[24]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(araddr_tmp[28]),
        .Q(m_axi_A_BUS_ARADDR[25]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(araddr_tmp[29]),
        .Q(m_axi_A_BUS_ARADDR[26]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[29]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[25]_i_2_n_3 ),
        .CO({\could_multi_bursts.araddr_buf_reg[29]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[29]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[29]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[29]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.araddr_buf_reg[29]_i_2_n_7 ,\could_multi_bursts.araddr_buf_reg[29]_i_2_n_8 ,\could_multi_bursts.araddr_buf_reg[29]_i_2_n_9 ,\could_multi_bursts.araddr_buf_reg[29]_i_2_n_10 }),
        .S({\could_multi_bursts.araddr_buf[29]_i_3_n_3 ,\could_multi_bursts.araddr_buf[29]_i_4_n_3 ,\could_multi_bursts.araddr_buf[29]_i_5_n_3 ,\could_multi_bursts.araddr_buf[29]_i_6_n_3 }));
  FDRE \could_multi_bursts.araddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(araddr_tmp[30]),
        .Q(m_axi_A_BUS_ARADDR[27]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(araddr_tmp[31]),
        .Q(m_axi_A_BUS_ARADDR[28]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[31]_i_4 
       (.CI(\could_multi_bursts.araddr_buf_reg[29]_i_2_n_3 ),
        .CO({\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_CO_UNCONNECTED [3:1],\could_multi_bursts.araddr_buf_reg[31]_i_4_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_O_UNCONNECTED [3:2],\could_multi_bursts.araddr_buf_reg[31]_i_4_n_9 ,\could_multi_bursts.araddr_buf_reg[31]_i_4_n_10 }),
        .S({1'b0,1'b0,\could_multi_bursts.araddr_buf[31]_i_6_n_3 ,\could_multi_bursts.araddr_buf[31]_i_7_n_3 }));
  FDRE \could_multi_bursts.araddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(araddr_tmp[3]),
        .Q(m_axi_A_BUS_ARADDR[0]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(araddr_tmp[4]),
        .Q(m_axi_A_BUS_ARADDR[1]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(araddr_tmp[5]),
        .Q(m_axi_A_BUS_ARADDR[2]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[5]_i_2 
       (.CI(1'b0),
        .CO({\could_multi_bursts.araddr_buf_reg[5]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[5]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[5]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[5]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({m_axi_A_BUS_ARADDR[2:0],1'b0}),
        .O({\could_multi_bursts.araddr_buf_reg[5]_i_2_n_7 ,\could_multi_bursts.araddr_buf_reg[5]_i_2_n_8 ,\could_multi_bursts.araddr_buf_reg[5]_i_2_n_9 ,\NLW_could_multi_bursts.araddr_buf_reg[5]_i_2_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.araddr_buf[5]_i_3_n_3 ,\could_multi_bursts.araddr_buf[5]_i_4_n_3 ,\could_multi_bursts.araddr_buf[5]_i_5_n_3 ,1'b0}));
  FDRE \could_multi_bursts.araddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(araddr_tmp[6]),
        .Q(m_axi_A_BUS_ARADDR[3]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(araddr_tmp[7]),
        .Q(m_axi_A_BUS_ARADDR[4]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(araddr_tmp[8]),
        .Q(m_axi_A_BUS_ARADDR[5]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(araddr_tmp[9]),
        .Q(m_axi_A_BUS_ARADDR[6]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[9]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[5]_i_2_n_3 ),
        .CO({\could_multi_bursts.araddr_buf_reg[9]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[9]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[9]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[9]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI(m_axi_A_BUS_ARADDR[6:3]),
        .O({\could_multi_bursts.araddr_buf_reg[9]_i_2_n_7 ,\could_multi_bursts.araddr_buf_reg[9]_i_2_n_8 ,\could_multi_bursts.araddr_buf_reg[9]_i_2_n_9 ,\could_multi_bursts.araddr_buf_reg[9]_i_2_n_10 }),
        .S({\could_multi_bursts.araddr_buf[9]_i_3_n_3 ,\could_multi_bursts.araddr_buf[9]_i_4_n_3 ,\could_multi_bursts.araddr_buf[9]_i_5_n_3 ,\could_multi_bursts.araddr_buf[9]_i_6_n_3 }));
  LUT5 #(
    .INIT(32'h90000090)) 
    \could_multi_bursts.arlen_buf[3]_i_3 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I1(sect_len_buf__0[7]),
        .I2(fifo_rreq_n_107),
        .I3(sect_len_buf__0[8]),
        .I4(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .O(last_loop__8));
  FDRE \could_multi_bursts.arlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_26),
        .D(fifo_rctl_n_23),
        .Q(\m_axi_A_BUS_ARLEN[3] [0]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_26),
        .D(fifo_rctl_n_24),
        .Q(\m_axi_A_BUS_ARLEN[3] [1]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_26),
        .D(fifo_rctl_n_25),
        .Q(\m_axi_A_BUS_ARLEN[3] [2]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_26),
        .D(fifo_rctl_n_27),
        .Q(\m_axi_A_BUS_ARLEN[3] [3]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .O(p_0_in__2[0]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .O(p_0_in__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \could_multi_bursts.loop_cnt[2]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .O(p_0_in__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \could_multi_bursts.loop_cnt[3]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .O(p_0_in__2[3]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \could_multi_bursts.loop_cnt[4]_i_2__0 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I4(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .O(p_0_in__2[4]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(p_0_in__2[0]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .R(fifo_rctl_n_11));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(p_0_in__2[1]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .R(fifo_rctl_n_11));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(p_0_in__2[2]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .R(fifo_rctl_n_11));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(p_0_in__2[3]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .R(fifo_rctl_n_11));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(p_0_in__2[4]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .R(fifo_rctl_n_11));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_9),
        .Q(\could_multi_bursts.sect_handling_reg_n_3 ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[3]_i_1__0 
       (.I0(\start_addr_reg_n_3_[3] ),
        .I1(\align_len_reg_n_3_[3] ),
        .O(\end_addr_buf[3]_i_1__0_n_3 ));
  FDRE \end_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_4),
        .D(end_addr_carry__0_n_7),
        .Q(\end_addr_buf_reg_n_3_[10] ),
        .R(SR));
  FDRE \end_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_4),
        .D(end_addr_carry__1_n_10),
        .Q(\end_addr_buf_reg_n_3_[11] ),
        .R(SR));
  FDRE \end_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_4),
        .D(end_addr_carry__1_n_9),
        .Q(\end_addr_buf_reg_n_3_[12] ),
        .R(SR));
  FDRE \end_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_4),
        .D(end_addr_carry__1_n_8),
        .Q(\end_addr_buf_reg_n_3_[13] ),
        .R(SR));
  FDRE \end_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_4),
        .D(end_addr_carry__1_n_7),
        .Q(\end_addr_buf_reg_n_3_[14] ),
        .R(SR));
  FDRE \end_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_4),
        .D(end_addr_carry__2_n_10),
        .Q(\end_addr_buf_reg_n_3_[15] ),
        .R(SR));
  FDRE \end_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_4),
        .D(end_addr_carry__2_n_9),
        .Q(\end_addr_buf_reg_n_3_[16] ),
        .R(SR));
  FDRE \end_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_4),
        .D(end_addr_carry__2_n_8),
        .Q(\end_addr_buf_reg_n_3_[17] ),
        .R(SR));
  FDRE \end_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_4),
        .D(end_addr_carry__2_n_7),
        .Q(\end_addr_buf_reg_n_3_[18] ),
        .R(SR));
  FDRE \end_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_4),
        .D(end_addr_carry__3_n_10),
        .Q(\end_addr_buf_reg_n_3_[19] ),
        .R(SR));
  FDRE \end_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_4),
        .D(end_addr_carry__3_n_9),
        .Q(\end_addr_buf_reg_n_3_[20] ),
        .R(SR));
  FDRE \end_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_4),
        .D(end_addr_carry__3_n_8),
        .Q(\end_addr_buf_reg_n_3_[21] ),
        .R(SR));
  FDRE \end_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_4),
        .D(end_addr_carry__3_n_7),
        .Q(\end_addr_buf_reg_n_3_[22] ),
        .R(SR));
  FDRE \end_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_4),
        .D(end_addr_carry__4_n_10),
        .Q(\end_addr_buf_reg_n_3_[23] ),
        .R(SR));
  FDRE \end_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_4),
        .D(end_addr_carry__4_n_9),
        .Q(\end_addr_buf_reg_n_3_[24] ),
        .R(SR));
  FDRE \end_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_4),
        .D(end_addr_carry__4_n_8),
        .Q(\end_addr_buf_reg_n_3_[25] ),
        .R(SR));
  FDRE \end_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_4),
        .D(end_addr_carry__4_n_7),
        .Q(\end_addr_buf_reg_n_3_[26] ),
        .R(SR));
  FDRE \end_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_4),
        .D(end_addr_carry__5_n_10),
        .Q(\end_addr_buf_reg_n_3_[27] ),
        .R(SR));
  FDRE \end_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_4),
        .D(end_addr_carry__5_n_9),
        .Q(\end_addr_buf_reg_n_3_[28] ),
        .R(SR));
  FDRE \end_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_4),
        .D(end_addr_carry__5_n_8),
        .Q(\end_addr_buf_reg_n_3_[29] ),
        .R(SR));
  FDRE \end_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_4),
        .D(end_addr_carry__5_n_7),
        .Q(\end_addr_buf_reg_n_3_[30] ),
        .R(SR));
  FDRE \end_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_4),
        .D(end_addr_carry__6_n_10),
        .Q(\end_addr_buf_reg_n_3_[31] ),
        .R(SR));
  FDRE \end_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_4),
        .D(\end_addr_buf[3]_i_1__0_n_3 ),
        .Q(\end_addr_buf_reg_n_3_[3] ),
        .R(SR));
  FDRE \end_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_4),
        .D(end_addr_carry_n_9),
        .Q(\end_addr_buf_reg_n_3_[4] ),
        .R(SR));
  FDRE \end_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_4),
        .D(end_addr_carry_n_8),
        .Q(\end_addr_buf_reg_n_3_[5] ),
        .R(SR));
  FDRE \end_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_4),
        .D(end_addr_carry_n_7),
        .Q(\end_addr_buf_reg_n_3_[6] ),
        .R(SR));
  FDRE \end_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_4),
        .D(end_addr_carry__0_n_10),
        .Q(\end_addr_buf_reg_n_3_[7] ),
        .R(SR));
  FDRE \end_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_4),
        .D(end_addr_carry__0_n_9),
        .Q(\end_addr_buf_reg_n_3_[8] ),
        .R(SR));
  FDRE \end_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_4),
        .D(end_addr_carry__0_n_8),
        .Q(\end_addr_buf_reg_n_3_[9] ),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry
       (.CI(1'b0),
        .CO({end_addr_carry_n_3,end_addr_carry_n_4,end_addr_carry_n_5,end_addr_carry_n_6}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_3_[6] ,\start_addr_reg_n_3_[5] ,\start_addr_reg_n_3_[4] ,\start_addr_reg_n_3_[3] }),
        .O({end_addr_carry_n_7,end_addr_carry_n_8,end_addr_carry_n_9,NLW_end_addr_carry_O_UNCONNECTED[0]}),
        .S({end_addr_carry_i_1__0_n_3,end_addr_carry_i_2__0_n_3,end_addr_carry_i_3__0_n_3,end_addr_carry_i_4__0_n_3}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__0
       (.CI(end_addr_carry_n_3),
        .CO({end_addr_carry__0_n_3,end_addr_carry__0_n_4,end_addr_carry__0_n_5,end_addr_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_3_[10] ,\start_addr_reg_n_3_[9] ,\start_addr_reg_n_3_[8] ,\start_addr_reg_n_3_[7] }),
        .O({end_addr_carry__0_n_7,end_addr_carry__0_n_8,end_addr_carry__0_n_9,end_addr_carry__0_n_10}),
        .S({end_addr_carry__0_i_1__0_n_3,end_addr_carry__0_i_2__0_n_3,end_addr_carry__0_i_3__0_n_3,end_addr_carry__0_i_4__0_n_3}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_1__0
       (.I0(\start_addr_reg_n_3_[10] ),
        .I1(\align_len_reg_n_3_[10] ),
        .O(end_addr_carry__0_i_1__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_2__0
       (.I0(\start_addr_reg_n_3_[9] ),
        .I1(\align_len_reg_n_3_[9] ),
        .O(end_addr_carry__0_i_2__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_3__0
       (.I0(\start_addr_reg_n_3_[8] ),
        .I1(\align_len_reg_n_3_[8] ),
        .O(end_addr_carry__0_i_3__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_4__0
       (.I0(\start_addr_reg_n_3_[7] ),
        .I1(\align_len_reg_n_3_[7] ),
        .O(end_addr_carry__0_i_4__0_n_3));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__1
       (.CI(end_addr_carry__0_n_3),
        .CO({end_addr_carry__1_n_3,end_addr_carry__1_n_4,end_addr_carry__1_n_5,end_addr_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_3_[14] ,\start_addr_reg_n_3_[13] ,\start_addr_reg_n_3_[12] ,\start_addr_reg_n_3_[11] }),
        .O({end_addr_carry__1_n_7,end_addr_carry__1_n_8,end_addr_carry__1_n_9,end_addr_carry__1_n_10}),
        .S({end_addr_carry__1_i_1__0_n_3,end_addr_carry__1_i_2__0_n_3,end_addr_carry__1_i_3__0_n_3,end_addr_carry__1_i_4__0_n_3}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_1__0
       (.I0(\start_addr_reg_n_3_[14] ),
        .I1(\align_len_reg_n_3_[14] ),
        .O(end_addr_carry__1_i_1__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_2__0
       (.I0(\start_addr_reg_n_3_[13] ),
        .I1(\align_len_reg_n_3_[13] ),
        .O(end_addr_carry__1_i_2__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_3__0
       (.I0(\start_addr_reg_n_3_[12] ),
        .I1(\align_len_reg_n_3_[12] ),
        .O(end_addr_carry__1_i_3__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_4__0
       (.I0(\start_addr_reg_n_3_[11] ),
        .I1(\align_len_reg_n_3_[11] ),
        .O(end_addr_carry__1_i_4__0_n_3));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__2
       (.CI(end_addr_carry__1_n_3),
        .CO({end_addr_carry__2_n_3,end_addr_carry__2_n_4,end_addr_carry__2_n_5,end_addr_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_3_[18] ,\start_addr_reg_n_3_[17] ,\start_addr_reg_n_3_[16] ,\start_addr_reg_n_3_[15] }),
        .O({end_addr_carry__2_n_7,end_addr_carry__2_n_8,end_addr_carry__2_n_9,end_addr_carry__2_n_10}),
        .S({end_addr_carry__2_i_1__0_n_3,end_addr_carry__2_i_2__0_n_3,end_addr_carry__2_i_3__0_n_3,end_addr_carry__2_i_4__0_n_3}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_1__0
       (.I0(\start_addr_reg_n_3_[18] ),
        .I1(\align_len_reg_n_3_[18] ),
        .O(end_addr_carry__2_i_1__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_2__0
       (.I0(\start_addr_reg_n_3_[17] ),
        .I1(\align_len_reg_n_3_[17] ),
        .O(end_addr_carry__2_i_2__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_3__0
       (.I0(\start_addr_reg_n_3_[16] ),
        .I1(\align_len_reg_n_3_[16] ),
        .O(end_addr_carry__2_i_3__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_4__0
       (.I0(\start_addr_reg_n_3_[15] ),
        .I1(\align_len_reg_n_3_[15] ),
        .O(end_addr_carry__2_i_4__0_n_3));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__3
       (.CI(end_addr_carry__2_n_3),
        .CO({end_addr_carry__3_n_3,end_addr_carry__3_n_4,end_addr_carry__3_n_5,end_addr_carry__3_n_6}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_3_[22] ,\start_addr_reg_n_3_[21] ,\start_addr_reg_n_3_[20] ,\start_addr_reg_n_3_[19] }),
        .O({end_addr_carry__3_n_7,end_addr_carry__3_n_8,end_addr_carry__3_n_9,end_addr_carry__3_n_10}),
        .S({end_addr_carry__3_i_1__0_n_3,end_addr_carry__3_i_2__0_n_3,end_addr_carry__3_i_3__0_n_3,end_addr_carry__3_i_4__0_n_3}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_1__0
       (.I0(\start_addr_reg_n_3_[22] ),
        .I1(\align_len_reg_n_3_[22] ),
        .O(end_addr_carry__3_i_1__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_2__0
       (.I0(\start_addr_reg_n_3_[21] ),
        .I1(\align_len_reg_n_3_[21] ),
        .O(end_addr_carry__3_i_2__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_3__0
       (.I0(\start_addr_reg_n_3_[20] ),
        .I1(\align_len_reg_n_3_[20] ),
        .O(end_addr_carry__3_i_3__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_4__0
       (.I0(\start_addr_reg_n_3_[19] ),
        .I1(\align_len_reg_n_3_[19] ),
        .O(end_addr_carry__3_i_4__0_n_3));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__4
       (.CI(end_addr_carry__3_n_3),
        .CO({end_addr_carry__4_n_3,end_addr_carry__4_n_4,end_addr_carry__4_n_5,end_addr_carry__4_n_6}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_3_[26] ,\start_addr_reg_n_3_[25] ,\start_addr_reg_n_3_[24] ,\start_addr_reg_n_3_[23] }),
        .O({end_addr_carry__4_n_7,end_addr_carry__4_n_8,end_addr_carry__4_n_9,end_addr_carry__4_n_10}),
        .S({end_addr_carry__4_i_1__0_n_3,end_addr_carry__4_i_2__0_n_3,end_addr_carry__4_i_3__0_n_3,end_addr_carry__4_i_4__0_n_3}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_1__0
       (.I0(\start_addr_reg_n_3_[26] ),
        .I1(\align_len_reg_n_3_[26] ),
        .O(end_addr_carry__4_i_1__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_2__0
       (.I0(\start_addr_reg_n_3_[25] ),
        .I1(\align_len_reg_n_3_[25] ),
        .O(end_addr_carry__4_i_2__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_3__0
       (.I0(\start_addr_reg_n_3_[24] ),
        .I1(\align_len_reg_n_3_[24] ),
        .O(end_addr_carry__4_i_3__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_4__0
       (.I0(\start_addr_reg_n_3_[23] ),
        .I1(\align_len_reg_n_3_[23] ),
        .O(end_addr_carry__4_i_4__0_n_3));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__5
       (.CI(end_addr_carry__4_n_3),
        .CO({end_addr_carry__5_n_3,end_addr_carry__5_n_4,end_addr_carry__5_n_5,end_addr_carry__5_n_6}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_3_[30] ,\start_addr_reg_n_3_[29] ,\start_addr_reg_n_3_[28] ,\start_addr_reg_n_3_[27] }),
        .O({end_addr_carry__5_n_7,end_addr_carry__5_n_8,end_addr_carry__5_n_9,end_addr_carry__5_n_10}),
        .S({end_addr_carry__5_i_1__0_n_3,end_addr_carry__5_i_2__0_n_3,end_addr_carry__5_i_3__0_n_3,end_addr_carry__5_i_4__0_n_3}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_1__0
       (.I0(\start_addr_reg_n_3_[30] ),
        .I1(\align_len_reg_n_3_[30] ),
        .O(end_addr_carry__5_i_1__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_2__0
       (.I0(\start_addr_reg_n_3_[29] ),
        .I1(\align_len_reg_n_3_[29] ),
        .O(end_addr_carry__5_i_2__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_3__0
       (.I0(\start_addr_reg_n_3_[28] ),
        .I1(\align_len_reg_n_3_[28] ),
        .O(end_addr_carry__5_i_3__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_4__0
       (.I0(\start_addr_reg_n_3_[27] ),
        .I1(\align_len_reg_n_3_[27] ),
        .O(end_addr_carry__5_i_4__0_n_3));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__6
       (.CI(end_addr_carry__5_n_3),
        .CO(NLW_end_addr_carry__6_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_end_addr_carry__6_O_UNCONNECTED[3:1],end_addr_carry__6_n_10}),
        .S({1'b0,1'b0,1'b0,end_addr_carry__6_i_1__0_n_3}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_1__0
       (.I0(\start_addr_reg_n_3_[31] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(end_addr_carry__6_i_1__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_1__0
       (.I0(\start_addr_reg_n_3_[6] ),
        .I1(\align_len_reg_n_3_[6] ),
        .O(end_addr_carry_i_1__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_2__0
       (.I0(\start_addr_reg_n_3_[5] ),
        .I1(\align_len_reg_n_3_[5] ),
        .O(end_addr_carry_i_2__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_3__0
       (.I0(\start_addr_reg_n_3_[4] ),
        .I1(\align_len_reg_n_3_[4] ),
        .O(end_addr_carry_i_3__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_4__0
       (.I0(\start_addr_reg_n_3_[3] ),
        .I1(\align_len_reg_n_3_[3] ),
        .O(end_addr_carry_i_4__0_n_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_LL_prefetch_A_BUS_m_axi_fifo__parameterized4 fifo_rctl
       (.CO(last_sect),
        .E(align_len),
        .Q({\end_addr_buf_reg_n_3_[11] ,\end_addr_buf_reg_n_3_[10] ,\end_addr_buf_reg_n_3_[9] ,\end_addr_buf_reg_n_3_[8] ,\end_addr_buf_reg_n_3_[7] ,\end_addr_buf_reg_n_3_[6] ,\end_addr_buf_reg_n_3_[5] ,\end_addr_buf_reg_n_3_[4] ,\end_addr_buf_reg_n_3_[3] }),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\beat_len_buf_reg[8] ({\beat_len_buf_reg_n_3_[8] ,\beat_len_buf_reg_n_3_[7] ,\beat_len_buf_reg_n_3_[6] ,\beat_len_buf_reg_n_3_[5] ,\beat_len_buf_reg_n_3_[4] ,\beat_len_buf_reg_n_3_[3] ,\beat_len_buf_reg_n_3_[2] ,\beat_len_buf_reg_n_3_[1] ,\beat_len_buf_reg_n_3_[0] }),
        .beat_valid(beat_valid),
        .\could_multi_bursts.ARVALID_Dummy_reg (fifo_rctl_n_7),
        .\could_multi_bursts.ARVALID_Dummy_reg_0 (m_axi_A_BUS_ARVALID),
        .\could_multi_bursts.arlen_buf_reg[0] (fifo_rctl_n_23),
        .\could_multi_bursts.arlen_buf_reg[0]_0 (fifo_rctl_n_26),
        .\could_multi_bursts.arlen_buf_reg[1] (fifo_rctl_n_24),
        .\could_multi_bursts.arlen_buf_reg[2] (fifo_rctl_n_25),
        .\could_multi_bursts.arlen_buf_reg[3] (fifo_rctl_n_27),
        .\could_multi_bursts.loop_cnt_reg[0] (fifo_rctl_n_11),
        .\could_multi_bursts.loop_cnt_reg[0]_0 (fifo_rreq_n_107),
        .\could_multi_bursts.sect_handling_reg (fifo_rctl_n_9),
        .\could_multi_bursts.sect_handling_reg_0 (\could_multi_bursts.sect_handling_reg_n_3 ),
        .\dout_buf_reg[66] (data_pack),
        .fifo_rreq_valid(fifo_rreq_valid),
        .fifo_rreq_valid_buf_reg(fifo_rctl_n_12),
        .fifo_rreq_valid_buf_reg_0(fifo_rreq_valid_buf_reg_n_3),
        .invalid_len_event(invalid_len_event),
        .invalid_len_event_reg(fifo_rctl_n_6),
        .last_loop__8(last_loop__8),
        .m_axi_A_BUS_ARREADY(m_axi_A_BUS_ARREADY),
        .p_14_in(p_14_in),
        .p_15_in(p_15_in),
        .\q_reg[0] (fifo_rctl_n_13),
        .rreq_handling_reg(fifo_rctl_n_8),
        .rreq_handling_reg_0(rreq_handling_reg_n_3),
        .\sect_addr_buf_reg[3] (fifo_rctl_n_10),
        .\sect_cnt_reg[18] (first_sect),
        .\sect_len_buf_reg[0] (fifo_rctl_n_14),
        .\sect_len_buf_reg[1] (fifo_rctl_n_15),
        .\sect_len_buf_reg[2] (fifo_rctl_n_16),
        .\sect_len_buf_reg[3] (fifo_rctl_n_17),
        .\sect_len_buf_reg[3]_0 (sect_len_buf__0[3:0]),
        .\sect_len_buf_reg[4] (fifo_rctl_n_18),
        .\sect_len_buf_reg[5] (fifo_rctl_n_19),
        .\sect_len_buf_reg[6] (fifo_rctl_n_20),
        .\sect_len_buf_reg[7] (fifo_rctl_n_21),
        .\sect_len_buf_reg[7]_0 (fifo_rreq_n_108),
        .\sect_len_buf_reg[8] (fifo_rctl_n_22),
        .\sect_len_buf_reg[8]_0 (fifo_rreq_n_109),
        .\start_addr_buf_reg[11] ({\start_addr_buf_reg_n_3_[11] ,\start_addr_buf_reg_n_3_[10] ,\start_addr_buf_reg_n_3_[9] ,\start_addr_buf_reg_n_3_[8] ,\start_addr_buf_reg_n_3_[7] ,\start_addr_buf_reg_n_3_[6] ,\start_addr_buf_reg_n_3_[5] ,\start_addr_buf_reg_n_3_[4] ,\start_addr_buf_reg_n_3_[3] }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_LL_prefetch_A_BUS_m_axi_fifo__parameterized3 fifo_rreq
       (.\A_BUS_addr_2_reg_547_reg[28] (\A_BUS_addr_2_reg_547_reg[28] ),
        .\A_BUS_addr_3_reg_558_reg[28] (\A_BUS_addr_3_reg_558_reg[28] ),
        .\A_BUS_addr_5_reg_630_reg[0] (\A_BUS_addr_5_reg_630_reg[0] ),
        .CO(last_sect),
        .D({D[23:22],D[19],D[17:16],D[13:12],D[9:7],D[5:4],D[1:0]}),
        .O({fifo_rreq_n_111,fifo_rreq_n_112,fifo_rreq_n_113,fifo_rreq_n_114}),
        .Q({\start_addr_reg_n_3_[31] ,\start_addr_reg_n_3_[30] ,\start_addr_reg_n_3_[29] ,\start_addr_reg_n_3_[28] ,\start_addr_reg_n_3_[27] ,\start_addr_reg_n_3_[26] ,\start_addr_reg_n_3_[25] ,\start_addr_reg_n_3_[24] ,\start_addr_reg_n_3_[23] ,\start_addr_reg_n_3_[22] ,\start_addr_reg_n_3_[21] ,\start_addr_reg_n_3_[20] ,\start_addr_reg_n_3_[19] ,\start_addr_reg_n_3_[18] ,\start_addr_reg_n_3_[17] ,\start_addr_reg_n_3_[16] ,\start_addr_reg_n_3_[15] ,\start_addr_reg_n_3_[14] ,\start_addr_reg_n_3_[13] ,\start_addr_reg_n_3_[12] }),
        .S({fifo_rreq_n_5,fifo_rreq_n_6}),
        .SR(SR),
        .\a1_reg_480_reg[28] (\a1_reg_480_reg[28] ),
        .\a2_sum3_reg_532_reg[28] (\a2_sum3_reg_532_reg[28] ),
        .\a2_sum4_reg_542_reg[28] (\a2_sum4_reg_542_reg[28] ),
        .\a2_sum5_reg_614_reg[28] (\a2_sum5_reg_614_reg[28] ),
        .\a2_sum6_reg_625_reg[28] (\a2_sum6_reg_625_reg[28] ),
        .\a2_sum_reg_527_reg[28] (\a2_sum_reg_527_reg[28] ),
        .\align_len_reg[13] ({fifo_rreq_n_80,fifo_rreq_n_81,fifo_rreq_n_82,fifo_rreq_n_83}),
        .\align_len_reg[17] ({fifo_rreq_n_76,fifo_rreq_n_77,fifo_rreq_n_78,fifo_rreq_n_79}),
        .\align_len_reg[21] ({fifo_rreq_n_72,fifo_rreq_n_73,fifo_rreq_n_74,fifo_rreq_n_75}),
        .\align_len_reg[25] ({fifo_rreq_n_68,fifo_rreq_n_69,fifo_rreq_n_70,fifo_rreq_n_71}),
        .\align_len_reg[29] ({fifo_rreq_n_64,fifo_rreq_n_65,fifo_rreq_n_66,fifo_rreq_n_67}),
        .\align_len_reg[31] ({fifo_rreq_data,fifo_rreq_n_35,fifo_rreq_n_36,fifo_rreq_n_37,fifo_rreq_n_38,fifo_rreq_n_39,fifo_rreq_n_40,fifo_rreq_n_41,fifo_rreq_n_42,fifo_rreq_n_43,fifo_rreq_n_44,fifo_rreq_n_45,fifo_rreq_n_46,fifo_rreq_n_47,fifo_rreq_n_48,fifo_rreq_n_49,fifo_rreq_n_50,fifo_rreq_n_51,fifo_rreq_n_52,fifo_rreq_n_53,fifo_rreq_n_54,fifo_rreq_n_55,fifo_rreq_n_56,fifo_rreq_n_57,fifo_rreq_n_58,fifo_rreq_n_59,fifo_rreq_n_60,fifo_rreq_n_61,fifo_rreq_n_62,fifo_rreq_n_63}),
        .\align_len_reg[5] ({fifo_rreq_n_88,fifo_rreq_n_89,fifo_rreq_n_90}),
        .\align_len_reg[9] ({fifo_rreq_n_84,fifo_rreq_n_85,fifo_rreq_n_86,fifo_rreq_n_87}),
        .\ap_CS_fsm_reg[10] (\ap_CS_fsm_reg[10] ),
        .\ap_CS_fsm_reg[11] (\ap_CS_fsm_reg[11] ),
        .\ap_CS_fsm_reg[28] (\ap_CS_fsm_reg[28] ),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3] ),
        .\ap_CS_fsm_reg[42] (\ap_CS_fsm_reg[42] ),
        .\ap_CS_fsm_reg[44] (\ap_CS_fsm_reg[44] ),
        .\ap_CS_fsm_reg[52] (\ap_CS_fsm_reg[52] ),
        .\ap_CS_fsm_reg[71] (\ap_CS_fsm_reg[71] ),
        .\ap_CS_fsm_reg[76] (\ap_CS_fsm_reg[76]_0 ),
        .\ap_CS_fsm_reg[81] ({\ap_CS_fsm_reg[81] [28:26],\ap_CS_fsm_reg[81] [22:21],\ap_CS_fsm_reg[81] [18],\ap_CS_fsm_reg[81] [15:14],\ap_CS_fsm_reg[81] [10:8],\ap_CS_fsm_reg[81] [5:4],\ap_CS_fsm_reg[81] [1:0]}),
        .ap_NS_fsm139_out(ap_NS_fsm139_out),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_reg_ioackin_A_BUS_ARREADY_reg(ap_reg_ioackin_A_BUS_ARREADY_reg),
        .ap_reg_ioackin_A_BUS_ARREADY_reg_0(ap_reg_ioackin_A_BUS_ARREADY_reg_0),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .\beat_len_buf_reg[0] (fifo_rreq_n_4),
        .\could_multi_bursts.loop_cnt_reg[4] (\could_multi_bursts.loop_cnt_reg__0 ),
        .empty_n_reg_0(empty_n_reg),
        .exitcond2_fu_273_p2(exitcond2_fu_273_p2),
        .\exitcond_flatten_reg_590_reg[0] (\exitcond_flatten_reg_590_reg[0] ),
        .fifo_rreq_valid(fifo_rreq_valid),
        .fifo_rreq_valid_buf_reg(fifo_rreq_valid_buf_reg_n_3),
        .invalid_len_event(invalid_len_event),
        .invalid_len_event_reg(fifo_rreq_n_132),
        .p_15_in(p_15_in),
        .rreq_handling_reg(fifo_rctl_n_13),
        .rreq_handling_reg_0(rreq_handling_reg_n_3),
        .rreq_handling_reg_1(fifo_rctl_n_6),
        .sect_cnt_reg(sect_cnt_reg),
        .\sect_cnt_reg[11] ({fifo_rreq_n_119,fifo_rreq_n_120,fifo_rreq_n_121,fifo_rreq_n_122}),
        .\sect_cnt_reg[15] ({fifo_rreq_n_123,fifo_rreq_n_124,fifo_rreq_n_125,fifo_rreq_n_126}),
        .\sect_cnt_reg[19]_0 ({fifo_rreq_n_127,fifo_rreq_n_128,fifo_rreq_n_129,fifo_rreq_n_130}),
        .\sect_cnt_reg[7] ({fifo_rreq_n_115,fifo_rreq_n_116,fifo_rreq_n_117,fifo_rreq_n_118}),
        .\sect_cnt_reg_19__s_port_] (fifo_rreq_n_110),
        .\sect_len_buf_reg[6] (fifo_rreq_n_107),
        .\sect_len_buf_reg[6]_0 (fifo_rreq_n_108),
        .\sect_len_buf_reg[6]_1 (fifo_rreq_n_109),
        .\sect_len_buf_reg[8] (sect_len_buf__0[8:4]));
  FDRE fifo_rreq_valid_buf_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_12),
        .Q(fifo_rreq_valid_buf_reg_n_3),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_3,first_sect_carry_n_4,first_sect_carry_n_5,first_sect_carry_n_6}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1__0_n_3,first_sect_carry_i_2__0_n_3,first_sect_carry_i_3__0_n_3,first_sect_carry_i_4__0_n_3}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_3),
        .CO({NLW_first_sect_carry__0_CO_UNCONNECTED[3],first_sect,first_sect_carry__0_n_5,first_sect_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,first_sect_carry__0_i_1__0_n_3,first_sect_carry__0_i_2__0_n_3,first_sect_carry__0_i_3__0_n_3}));
  LUT4 #(
    .INIT(16'h9009)) 
    first_sect_carry__0_i_1__0
       (.I0(sect_cnt_reg[18]),
        .I1(\start_addr_buf_reg_n_3_[30] ),
        .I2(sect_cnt_reg[19]),
        .I3(\start_addr_buf_reg_n_3_[31] ),
        .O(first_sect_carry__0_i_1__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2__0
       (.I0(sect_cnt_reg[15]),
        .I1(\start_addr_buf_reg_n_3_[27] ),
        .I2(\start_addr_buf_reg_n_3_[29] ),
        .I3(sect_cnt_reg[17]),
        .I4(\start_addr_buf_reg_n_3_[28] ),
        .I5(sect_cnt_reg[16]),
        .O(first_sect_carry__0_i_2__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3__0
       (.I0(sect_cnt_reg[12]),
        .I1(\start_addr_buf_reg_n_3_[24] ),
        .I2(\start_addr_buf_reg_n_3_[26] ),
        .I3(sect_cnt_reg[14]),
        .I4(\start_addr_buf_reg_n_3_[25] ),
        .I5(sect_cnt_reg[13]),
        .O(first_sect_carry__0_i_3__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1__0
       (.I0(sect_cnt_reg[9]),
        .I1(\start_addr_buf_reg_n_3_[21] ),
        .I2(\start_addr_buf_reg_n_3_[23] ),
        .I3(sect_cnt_reg[11]),
        .I4(\start_addr_buf_reg_n_3_[22] ),
        .I5(sect_cnt_reg[10]),
        .O(first_sect_carry_i_1__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2__0
       (.I0(sect_cnt_reg[6]),
        .I1(\start_addr_buf_reg_n_3_[18] ),
        .I2(\start_addr_buf_reg_n_3_[20] ),
        .I3(sect_cnt_reg[8]),
        .I4(\start_addr_buf_reg_n_3_[19] ),
        .I5(sect_cnt_reg[7]),
        .O(first_sect_carry_i_2__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3__0
       (.I0(sect_cnt_reg[3]),
        .I1(\start_addr_buf_reg_n_3_[15] ),
        .I2(\start_addr_buf_reg_n_3_[17] ),
        .I3(sect_cnt_reg[5]),
        .I4(\start_addr_buf_reg_n_3_[16] ),
        .I5(sect_cnt_reg[4]),
        .O(first_sect_carry_i_3__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4__0
       (.I0(sect_cnt_reg[0]),
        .I1(\start_addr_buf_reg_n_3_[12] ),
        .I2(\start_addr_buf_reg_n_3_[14] ),
        .I3(sect_cnt_reg[2]),
        .I4(\start_addr_buf_reg_n_3_[13] ),
        .I5(sect_cnt_reg[1]),
        .O(first_sect_carry_i_4__0_n_3));
  FDRE invalid_len_event_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rreq_n_132),
        .Q(invalid_len_event),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_3,last_sect_carry_n_4,last_sect_carry_n_5,last_sect_carry_n_6}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({last_sect_carry_i_1__0_n_3,last_sect_carry_i_2__0_n_3,last_sect_carry_i_3__0_n_3,last_sect_carry_i_4__0_n_3}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_3),
        .CO({NLW_last_sect_carry__0_CO_UNCONNECTED[3],last_sect,last_sect_carry__0_n_5,last_sect_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,last_sect_carry__0_i_1__0_n_3,last_sect_carry__0_i_2__0_n_3,last_sect_carry__0_i_3__0_n_3}));
  LUT4 #(
    .INIT(16'h9009)) 
    last_sect_carry__0_i_1__0
       (.I0(sect_cnt_reg[18]),
        .I1(\end_addr_buf_reg_n_3_[30] ),
        .I2(sect_cnt_reg[19]),
        .I3(\end_addr_buf_reg_n_3_[31] ),
        .O(last_sect_carry__0_i_1__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2__0
       (.I0(sect_cnt_reg[15]),
        .I1(\end_addr_buf_reg_n_3_[27] ),
        .I2(\end_addr_buf_reg_n_3_[29] ),
        .I3(sect_cnt_reg[17]),
        .I4(\end_addr_buf_reg_n_3_[28] ),
        .I5(sect_cnt_reg[16]),
        .O(last_sect_carry__0_i_2__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3__0
       (.I0(sect_cnt_reg[12]),
        .I1(\end_addr_buf_reg_n_3_[24] ),
        .I2(\end_addr_buf_reg_n_3_[26] ),
        .I3(sect_cnt_reg[14]),
        .I4(\end_addr_buf_reg_n_3_[25] ),
        .I5(sect_cnt_reg[13]),
        .O(last_sect_carry__0_i_3__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1__0
       (.I0(sect_cnt_reg[9]),
        .I1(\end_addr_buf_reg_n_3_[21] ),
        .I2(\end_addr_buf_reg_n_3_[23] ),
        .I3(sect_cnt_reg[11]),
        .I4(\end_addr_buf_reg_n_3_[22] ),
        .I5(sect_cnt_reg[10]),
        .O(last_sect_carry_i_1__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2__0
       (.I0(sect_cnt_reg[6]),
        .I1(\end_addr_buf_reg_n_3_[18] ),
        .I2(\end_addr_buf_reg_n_3_[20] ),
        .I3(sect_cnt_reg[8]),
        .I4(\end_addr_buf_reg_n_3_[19] ),
        .I5(sect_cnt_reg[7]),
        .O(last_sect_carry_i_2__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3__0
       (.I0(sect_cnt_reg[3]),
        .I1(\end_addr_buf_reg_n_3_[15] ),
        .I2(\end_addr_buf_reg_n_3_[17] ),
        .I3(sect_cnt_reg[5]),
        .I4(\end_addr_buf_reg_n_3_[16] ),
        .I5(sect_cnt_reg[4]),
        .O(last_sect_carry_i_3__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4__0
       (.I0(sect_cnt_reg[0]),
        .I1(\end_addr_buf_reg_n_3_[12] ),
        .I2(\end_addr_buf_reg_n_3_[14] ),
        .I3(sect_cnt_reg[2]),
        .I4(\end_addr_buf_reg_n_3_[13] ),
        .I5(sect_cnt_reg[1]),
        .O(last_sect_carry_i_4__0_n_3));
  FDRE rreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_8),
        .Q(rreq_handling_reg_n_3),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_LL_prefetch_A_BUS_m_axi_reg_slice rs_rdata
       (.D({D[21:20],D[18],D[15:14],D[11:10],D[6],D[3:2]}),
        .E(E),
        .Q(\ap_CS_fsm_reg[75] ),
        .SR(SR),
        .WEA(WEA),
        .\ap_CS_fsm_reg[10] (\ap_CS_fsm_reg[10] ),
        .\ap_CS_fsm_reg[75] ({\ap_CS_fsm_reg[81] [25:22],\ap_CS_fsm_reg[81] [20:19],\ap_CS_fsm_reg[81] [17:16],\ap_CS_fsm_reg[81] [13:11],\ap_CS_fsm_reg[81] [7:6],\ap_CS_fsm_reg[81] [4:2]}),
        .\ap_CS_fsm_reg[76] (\ap_CS_fsm_reg[76] ),
        .ap_NS_fsm139_out(ap_NS_fsm139_out),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1_reg_0),
        .\ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_590_reg[0] (\ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_590_reg[0] ),
        .buff_address01(buff_address01),
        .buff_address014_out(buff_address014_out),
        .buff_ce0(buff_ce0),
        .\bus_equal_gen.data_buf_reg[47] (s_data),
        .\bus_equal_gen.rdata_valid_t_reg (\bus_equal_gen.rdata_valid_t_reg_n_3 ),
        .empty_n_reg(empty_n_reg),
        .\exitcond_flatten_reg_590_reg[0] (\exitcond_flatten_reg_590_reg[0] ),
        .rdata_ack_t(rdata_ack_t),
        .\reg_224_reg[0] (\reg_224_reg[0] ),
        .\reg_224_reg[15] (\reg_224_reg[15] ),
        .\reg_228_reg[0] (\reg_228_reg[0] ),
        .\tmp_1_reg_585_reg[0] (\tmp_1_reg_585_reg[0] ),
        .\tmp_2_reg_553_reg[0] (\tmp_2_reg_553_reg[0] ),
        .\tmp_5_reg_636_reg[0] (\tmp_5_reg_636_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_3_[10] ),
        .O(\sect_addr_buf[10]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_3_[11] ),
        .O(\sect_addr_buf[11]_i_2__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sect_addr_buf[12]_i_1__0 
       (.I0(\start_addr_buf_reg_n_3_[12] ),
        .I1(sect_cnt_reg[0]),
        .I2(first_sect),
        .O(\sect_addr_buf[12]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sect_addr_buf[13]_i_1__0 
       (.I0(\start_addr_buf_reg_n_3_[13] ),
        .I1(sect_cnt_reg[1]),
        .I2(first_sect),
        .O(\sect_addr_buf[13]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sect_addr_buf[14]_i_1__0 
       (.I0(\start_addr_buf_reg_n_3_[14] ),
        .I1(sect_cnt_reg[2]),
        .I2(first_sect),
        .O(\sect_addr_buf[14]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sect_addr_buf[15]_i_1__0 
       (.I0(\start_addr_buf_reg_n_3_[15] ),
        .I1(sect_cnt_reg[3]),
        .I2(first_sect),
        .O(\sect_addr_buf[15]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sect_addr_buf[16]_i_1__0 
       (.I0(\start_addr_buf_reg_n_3_[16] ),
        .I1(sect_cnt_reg[4]),
        .I2(first_sect),
        .O(\sect_addr_buf[16]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sect_addr_buf[17]_i_1__0 
       (.I0(\start_addr_buf_reg_n_3_[17] ),
        .I1(sect_cnt_reg[5]),
        .I2(first_sect),
        .O(\sect_addr_buf[17]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sect_addr_buf[18]_i_1__0 
       (.I0(\start_addr_buf_reg_n_3_[18] ),
        .I1(sect_cnt_reg[6]),
        .I2(first_sect),
        .O(\sect_addr_buf[18]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sect_addr_buf[19]_i_1__0 
       (.I0(\start_addr_buf_reg_n_3_[19] ),
        .I1(sect_cnt_reg[7]),
        .I2(first_sect),
        .O(\sect_addr_buf[19]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sect_addr_buf[20]_i_1__0 
       (.I0(\start_addr_buf_reg_n_3_[20] ),
        .I1(sect_cnt_reg[8]),
        .I2(first_sect),
        .O(\sect_addr_buf[20]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sect_addr_buf[21]_i_1__0 
       (.I0(\start_addr_buf_reg_n_3_[21] ),
        .I1(sect_cnt_reg[9]),
        .I2(first_sect),
        .O(\sect_addr_buf[21]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sect_addr_buf[22]_i_1__0 
       (.I0(\start_addr_buf_reg_n_3_[22] ),
        .I1(sect_cnt_reg[10]),
        .I2(first_sect),
        .O(\sect_addr_buf[22]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sect_addr_buf[23]_i_1__0 
       (.I0(\start_addr_buf_reg_n_3_[23] ),
        .I1(sect_cnt_reg[11]),
        .I2(first_sect),
        .O(\sect_addr_buf[23]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sect_addr_buf[24]_i_1__0 
       (.I0(\start_addr_buf_reg_n_3_[24] ),
        .I1(sect_cnt_reg[12]),
        .I2(first_sect),
        .O(\sect_addr_buf[24]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sect_addr_buf[25]_i_1__0 
       (.I0(\start_addr_buf_reg_n_3_[25] ),
        .I1(sect_cnt_reg[13]),
        .I2(first_sect),
        .O(\sect_addr_buf[25]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sect_addr_buf[26]_i_1__0 
       (.I0(\start_addr_buf_reg_n_3_[26] ),
        .I1(sect_cnt_reg[14]),
        .I2(first_sect),
        .O(\sect_addr_buf[26]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sect_addr_buf[27]_i_1__0 
       (.I0(\start_addr_buf_reg_n_3_[27] ),
        .I1(sect_cnt_reg[15]),
        .I2(first_sect),
        .O(\sect_addr_buf[27]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sect_addr_buf[28]_i_1__0 
       (.I0(\start_addr_buf_reg_n_3_[28] ),
        .I1(sect_cnt_reg[16]),
        .I2(first_sect),
        .O(\sect_addr_buf[28]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sect_addr_buf[29]_i_1__0 
       (.I0(\start_addr_buf_reg_n_3_[29] ),
        .I1(sect_cnt_reg[17]),
        .I2(first_sect),
        .O(\sect_addr_buf[29]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sect_addr_buf[30]_i_1__0 
       (.I0(\start_addr_buf_reg_n_3_[30] ),
        .I1(sect_cnt_reg[18]),
        .I2(first_sect),
        .O(\sect_addr_buf[30]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sect_addr_buf[31]_i_1__0 
       (.I0(\start_addr_buf_reg_n_3_[31] ),
        .I1(sect_cnt_reg[19]),
        .I2(first_sect),
        .O(\sect_addr_buf[31]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_3_[3] ),
        .O(\sect_addr_buf[3]_i_1__0_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_3_[4] ),
        .O(\sect_addr_buf[4]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_3_[5] ),
        .O(\sect_addr_buf[5]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_3_[6] ),
        .O(\sect_addr_buf[6]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_3_[7] ),
        .O(\sect_addr_buf[7]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_3_[8] ),
        .O(\sect_addr_buf[8]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_3_[9] ),
        .O(\sect_addr_buf[9]_i_1__0_n_3 ));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_addr_buf[10]_i_1__0_n_3 ),
        .Q(\sect_addr_buf_reg_n_3_[10] ),
        .R(fifo_rctl_n_10));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_addr_buf[11]_i_2__0_n_3 ),
        .Q(\sect_addr_buf_reg_n_3_[11] ),
        .R(fifo_rctl_n_10));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_addr_buf[12]_i_1__0_n_3 ),
        .Q(\sect_addr_buf_reg_n_3_[12] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_addr_buf[13]_i_1__0_n_3 ),
        .Q(\sect_addr_buf_reg_n_3_[13] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_addr_buf[14]_i_1__0_n_3 ),
        .Q(\sect_addr_buf_reg_n_3_[14] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_addr_buf[15]_i_1__0_n_3 ),
        .Q(\sect_addr_buf_reg_n_3_[15] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_addr_buf[16]_i_1__0_n_3 ),
        .Q(\sect_addr_buf_reg_n_3_[16] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_addr_buf[17]_i_1__0_n_3 ),
        .Q(\sect_addr_buf_reg_n_3_[17] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_addr_buf[18]_i_1__0_n_3 ),
        .Q(\sect_addr_buf_reg_n_3_[18] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_addr_buf[19]_i_1__0_n_3 ),
        .Q(\sect_addr_buf_reg_n_3_[19] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_addr_buf[20]_i_1__0_n_3 ),
        .Q(\sect_addr_buf_reg_n_3_[20] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_addr_buf[21]_i_1__0_n_3 ),
        .Q(\sect_addr_buf_reg_n_3_[21] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_addr_buf[22]_i_1__0_n_3 ),
        .Q(\sect_addr_buf_reg_n_3_[22] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_addr_buf[23]_i_1__0_n_3 ),
        .Q(\sect_addr_buf_reg_n_3_[23] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_addr_buf[24]_i_1__0_n_3 ),
        .Q(\sect_addr_buf_reg_n_3_[24] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_addr_buf[25]_i_1__0_n_3 ),
        .Q(\sect_addr_buf_reg_n_3_[25] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_addr_buf[26]_i_1__0_n_3 ),
        .Q(\sect_addr_buf_reg_n_3_[26] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_addr_buf[27]_i_1__0_n_3 ),
        .Q(\sect_addr_buf_reg_n_3_[27] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_addr_buf[28]_i_1__0_n_3 ),
        .Q(\sect_addr_buf_reg_n_3_[28] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_addr_buf[29]_i_1__0_n_3 ),
        .Q(\sect_addr_buf_reg_n_3_[29] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_addr_buf[30]_i_1__0_n_3 ),
        .Q(\sect_addr_buf_reg_n_3_[30] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_addr_buf[31]_i_1__0_n_3 ),
        .Q(\sect_addr_buf_reg_n_3_[31] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_addr_buf[3]_i_1__0_n_3 ),
        .Q(\sect_addr_buf_reg_n_3_[3] ),
        .R(fifo_rctl_n_10));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_addr_buf[4]_i_1__0_n_3 ),
        .Q(\sect_addr_buf_reg_n_3_[4] ),
        .R(fifo_rctl_n_10));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_addr_buf[5]_i_1__0_n_3 ),
        .Q(\sect_addr_buf_reg_n_3_[5] ),
        .R(fifo_rctl_n_10));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_addr_buf[6]_i_1__0_n_3 ),
        .Q(\sect_addr_buf_reg_n_3_[6] ),
        .R(fifo_rctl_n_10));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_addr_buf[7]_i_1__0_n_3 ),
        .Q(\sect_addr_buf_reg_n_3_[7] ),
        .R(fifo_rctl_n_10));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_addr_buf[8]_i_1__0_n_3 ),
        .Q(\sect_addr_buf_reg_n_3_[8] ),
        .R(fifo_rctl_n_10));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_addr_buf[9]_i_1__0_n_3 ),
        .Q(\sect_addr_buf_reg_n_3_[9] ),
        .R(fifo_rctl_n_10));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_110),
        .D(fifo_rreq_n_114),
        .Q(sect_cnt_reg[0]),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_110),
        .D(fifo_rreq_n_120),
        .Q(sect_cnt_reg[10]),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_110),
        .D(fifo_rreq_n_119),
        .Q(sect_cnt_reg[11]),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_110),
        .D(fifo_rreq_n_126),
        .Q(sect_cnt_reg[12]),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_110),
        .D(fifo_rreq_n_125),
        .Q(sect_cnt_reg[13]),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_110),
        .D(fifo_rreq_n_124),
        .Q(sect_cnt_reg[14]),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_110),
        .D(fifo_rreq_n_123),
        .Q(sect_cnt_reg[15]),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_110),
        .D(fifo_rreq_n_130),
        .Q(sect_cnt_reg[16]),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_110),
        .D(fifo_rreq_n_129),
        .Q(sect_cnt_reg[17]),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_110),
        .D(fifo_rreq_n_128),
        .Q(sect_cnt_reg[18]),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_110),
        .D(fifo_rreq_n_127),
        .Q(sect_cnt_reg[19]),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_110),
        .D(fifo_rreq_n_113),
        .Q(sect_cnt_reg[1]),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_110),
        .D(fifo_rreq_n_112),
        .Q(sect_cnt_reg[2]),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_110),
        .D(fifo_rreq_n_111),
        .Q(sect_cnt_reg[3]),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_110),
        .D(fifo_rreq_n_118),
        .Q(sect_cnt_reg[4]),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_110),
        .D(fifo_rreq_n_117),
        .Q(sect_cnt_reg[5]),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_110),
        .D(fifo_rreq_n_116),
        .Q(sect_cnt_reg[6]),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_110),
        .D(fifo_rreq_n_115),
        .Q(sect_cnt_reg[7]),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_110),
        .D(fifo_rreq_n_122),
        .Q(sect_cnt_reg[8]),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_110),
        .D(fifo_rreq_n_121),
        .Q(sect_cnt_reg[9]),
        .R(SR));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(fifo_rctl_n_14),
        .Q(sect_len_buf__0[0]),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(fifo_rctl_n_15),
        .Q(sect_len_buf__0[1]),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(fifo_rctl_n_16),
        .Q(sect_len_buf__0[2]),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(fifo_rctl_n_17),
        .Q(sect_len_buf__0[3]),
        .R(SR));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(fifo_rctl_n_18),
        .Q(sect_len_buf__0[4]),
        .R(SR));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(fifo_rctl_n_19),
        .Q(sect_len_buf__0[5]),
        .R(SR));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(fifo_rctl_n_20),
        .Q(sect_len_buf__0[6]),
        .R(SR));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(fifo_rctl_n_21),
        .Q(sect_len_buf__0[7]),
        .R(SR));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(fifo_rctl_n_22),
        .Q(sect_len_buf__0[8]),
        .R(SR));
  FDRE \start_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_4),
        .D(\start_addr_reg_n_3_[10] ),
        .Q(\start_addr_buf_reg_n_3_[10] ),
        .R(SR));
  FDRE \start_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_4),
        .D(\start_addr_reg_n_3_[11] ),
        .Q(\start_addr_buf_reg_n_3_[11] ),
        .R(SR));
  FDRE \start_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_4),
        .D(\start_addr_reg_n_3_[12] ),
        .Q(\start_addr_buf_reg_n_3_[12] ),
        .R(SR));
  FDRE \start_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_4),
        .D(\start_addr_reg_n_3_[13] ),
        .Q(\start_addr_buf_reg_n_3_[13] ),
        .R(SR));
  FDRE \start_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_4),
        .D(\start_addr_reg_n_3_[14] ),
        .Q(\start_addr_buf_reg_n_3_[14] ),
        .R(SR));
  FDRE \start_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_4),
        .D(\start_addr_reg_n_3_[15] ),
        .Q(\start_addr_buf_reg_n_3_[15] ),
        .R(SR));
  FDRE \start_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_4),
        .D(\start_addr_reg_n_3_[16] ),
        .Q(\start_addr_buf_reg_n_3_[16] ),
        .R(SR));
  FDRE \start_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_4),
        .D(\start_addr_reg_n_3_[17] ),
        .Q(\start_addr_buf_reg_n_3_[17] ),
        .R(SR));
  FDRE \start_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_4),
        .D(\start_addr_reg_n_3_[18] ),
        .Q(\start_addr_buf_reg_n_3_[18] ),
        .R(SR));
  FDRE \start_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_4),
        .D(\start_addr_reg_n_3_[19] ),
        .Q(\start_addr_buf_reg_n_3_[19] ),
        .R(SR));
  FDRE \start_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_4),
        .D(\start_addr_reg_n_3_[20] ),
        .Q(\start_addr_buf_reg_n_3_[20] ),
        .R(SR));
  FDRE \start_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_4),
        .D(\start_addr_reg_n_3_[21] ),
        .Q(\start_addr_buf_reg_n_3_[21] ),
        .R(SR));
  FDRE \start_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_4),
        .D(\start_addr_reg_n_3_[22] ),
        .Q(\start_addr_buf_reg_n_3_[22] ),
        .R(SR));
  FDRE \start_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_4),
        .D(\start_addr_reg_n_3_[23] ),
        .Q(\start_addr_buf_reg_n_3_[23] ),
        .R(SR));
  FDRE \start_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_4),
        .D(\start_addr_reg_n_3_[24] ),
        .Q(\start_addr_buf_reg_n_3_[24] ),
        .R(SR));
  FDRE \start_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_4),
        .D(\start_addr_reg_n_3_[25] ),
        .Q(\start_addr_buf_reg_n_3_[25] ),
        .R(SR));
  FDRE \start_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_4),
        .D(\start_addr_reg_n_3_[26] ),
        .Q(\start_addr_buf_reg_n_3_[26] ),
        .R(SR));
  FDRE \start_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_4),
        .D(\start_addr_reg_n_3_[27] ),
        .Q(\start_addr_buf_reg_n_3_[27] ),
        .R(SR));
  FDRE \start_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_4),
        .D(\start_addr_reg_n_3_[28] ),
        .Q(\start_addr_buf_reg_n_3_[28] ),
        .R(SR));
  FDRE \start_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_4),
        .D(\start_addr_reg_n_3_[29] ),
        .Q(\start_addr_buf_reg_n_3_[29] ),
        .R(SR));
  FDRE \start_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_4),
        .D(\start_addr_reg_n_3_[30] ),
        .Q(\start_addr_buf_reg_n_3_[30] ),
        .R(SR));
  FDRE \start_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_4),
        .D(\start_addr_reg_n_3_[31] ),
        .Q(\start_addr_buf_reg_n_3_[31] ),
        .R(SR));
  FDRE \start_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_4),
        .D(\start_addr_reg_n_3_[3] ),
        .Q(\start_addr_buf_reg_n_3_[3] ),
        .R(SR));
  FDRE \start_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_4),
        .D(\start_addr_reg_n_3_[4] ),
        .Q(\start_addr_buf_reg_n_3_[4] ),
        .R(SR));
  FDRE \start_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_4),
        .D(\start_addr_reg_n_3_[5] ),
        .Q(\start_addr_buf_reg_n_3_[5] ),
        .R(SR));
  FDRE \start_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_4),
        .D(\start_addr_reg_n_3_[6] ),
        .Q(\start_addr_buf_reg_n_3_[6] ),
        .R(SR));
  FDRE \start_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_4),
        .D(\start_addr_reg_n_3_[7] ),
        .Q(\start_addr_buf_reg_n_3_[7] ),
        .R(SR));
  FDRE \start_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_4),
        .D(\start_addr_reg_n_3_[8] ),
        .Q(\start_addr_buf_reg_n_3_[8] ),
        .R(SR));
  FDRE \start_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_4),
        .D(\start_addr_reg_n_3_[9] ),
        .Q(\start_addr_buf_reg_n_3_[9] ),
        .R(SR));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_56),
        .Q(\start_addr_reg_n_3_[10] ),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_55),
        .Q(\start_addr_reg_n_3_[11] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_54),
        .Q(\start_addr_reg_n_3_[12] ),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_53),
        .Q(\start_addr_reg_n_3_[13] ),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_52),
        .Q(\start_addr_reg_n_3_[14] ),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_51),
        .Q(\start_addr_reg_n_3_[15] ),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_50),
        .Q(\start_addr_reg_n_3_[16] ),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_49),
        .Q(\start_addr_reg_n_3_[17] ),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_48),
        .Q(\start_addr_reg_n_3_[18] ),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_47),
        .Q(\start_addr_reg_n_3_[19] ),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_46),
        .Q(\start_addr_reg_n_3_[20] ),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_45),
        .Q(\start_addr_reg_n_3_[21] ),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_44),
        .Q(\start_addr_reg_n_3_[22] ),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_43),
        .Q(\start_addr_reg_n_3_[23] ),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_42),
        .Q(\start_addr_reg_n_3_[24] ),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_41),
        .Q(\start_addr_reg_n_3_[25] ),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_40),
        .Q(\start_addr_reg_n_3_[26] ),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_39),
        .Q(\start_addr_reg_n_3_[27] ),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_38),
        .Q(\start_addr_reg_n_3_[28] ),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_37),
        .Q(\start_addr_reg_n_3_[29] ),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_36),
        .Q(\start_addr_reg_n_3_[30] ),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_35),
        .Q(\start_addr_reg_n_3_[31] ),
        .R(SR));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_63),
        .Q(\start_addr_reg_n_3_[3] ),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_62),
        .Q(\start_addr_reg_n_3_[4] ),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_61),
        .Q(\start_addr_reg_n_3_[5] ),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_60),
        .Q(\start_addr_reg_n_3_[6] ),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_59),
        .Q(\start_addr_reg_n_3_[7] ),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_58),
        .Q(\start_addr_reg_n_3_[8] ),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_57),
        .Q(\start_addr_reg_n_3_[9] ),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_LL_prefetch_A_BUS_m_axi_reg_slice
   (rdata_ack_t,
    Q,
    buff_ce0,
    E,
    D,
    WEA,
    \reg_228_reg[0] ,
    \reg_224_reg[0] ,
    \tmp_2_reg_553_reg[0] ,
    \tmp_1_reg_585_reg[0] ,
    \tmp_5_reg_636_reg[0] ,
    \ap_CS_fsm_reg[76] ,
    \reg_224_reg[15] ,
    SR,
    ap_clk,
    \bus_equal_gen.rdata_valid_t_reg ,
    buff_address01,
    buff_address014_out,
    ap_enable_reg_pp0_iter1_reg,
    empty_n_reg,
    \ap_CS_fsm_reg[75] ,
    \ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_590_reg[0] ,
    ap_enable_reg_pp0_iter1,
    ap_NS_fsm139_out,
    ap_enable_reg_pp0_iter1_reg_0,
    \exitcond_flatten_reg_590_reg[0] ,
    ap_enable_reg_pp0_iter0,
    \ap_CS_fsm_reg[10] ,
    \bus_equal_gen.data_buf_reg[47] );
  output rdata_ack_t;
  output [0:0]Q;
  output buff_ce0;
  output [0:0]E;
  output [9:0]D;
  output [0:0]WEA;
  output [0:0]\reg_228_reg[0] ;
  output [0:0]\reg_224_reg[0] ;
  output [0:0]\tmp_2_reg_553_reg[0] ;
  output [0:0]\tmp_1_reg_585_reg[0] ;
  output [0:0]\tmp_5_reg_636_reg[0] ;
  output \ap_CS_fsm_reg[76] ;
  output [47:0]\reg_224_reg[15] ;
  input [0:0]SR;
  input ap_clk;
  input \bus_equal_gen.rdata_valid_t_reg ;
  input buff_address01;
  input buff_address014_out;
  input ap_enable_reg_pp0_iter1_reg;
  input empty_n_reg;
  input [15:0]\ap_CS_fsm_reg[75] ;
  input \ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_590_reg[0] ;
  input ap_enable_reg_pp0_iter1;
  input ap_NS_fsm139_out;
  input ap_enable_reg_pp0_iter1_reg_0;
  input \exitcond_flatten_reg_590_reg[0] ;
  input ap_enable_reg_pp0_iter0;
  input [0:0]\ap_CS_fsm_reg[10] ;
  input [47:0]\bus_equal_gen.data_buf_reg[47] ;

  wire A_BUS_RREADY;
  wire [9:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire [0:0]\ap_CS_fsm_reg[10] ;
  wire [15:0]\ap_CS_fsm_reg[75] ;
  wire \ap_CS_fsm_reg[76] ;
  wire ap_NS_fsm139_out;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire \ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_590_reg[0] ;
  wire buff_address01;
  wire buff_address014_out;
  wire buff_ce0;
  wire [47:0]\bus_equal_gen.data_buf_reg[47] ;
  wire \bus_equal_gen.rdata_valid_t_reg ;
  wire \data_p1[0]_i_1_n_3 ;
  wire \data_p1[10]_i_1_n_3 ;
  wire \data_p1[11]_i_1_n_3 ;
  wire \data_p1[12]_i_1_n_3 ;
  wire \data_p1[13]_i_1_n_3 ;
  wire \data_p1[14]_i_1_n_3 ;
  wire \data_p1[15]_i_1_n_3 ;
  wire \data_p1[16]_i_1_n_3 ;
  wire \data_p1[17]_i_1_n_3 ;
  wire \data_p1[18]_i_1_n_3 ;
  wire \data_p1[19]_i_1_n_3 ;
  wire \data_p1[1]_i_1_n_3 ;
  wire \data_p1[20]_i_1_n_3 ;
  wire \data_p1[21]_i_1_n_3 ;
  wire \data_p1[22]_i_1_n_3 ;
  wire \data_p1[23]_i_1_n_3 ;
  wire \data_p1[24]_i_1_n_3 ;
  wire \data_p1[25]_i_1_n_3 ;
  wire \data_p1[26]_i_1_n_3 ;
  wire \data_p1[27]_i_1_n_3 ;
  wire \data_p1[28]_i_1_n_3 ;
  wire \data_p1[29]_i_1_n_3 ;
  wire \data_p1[2]_i_1_n_3 ;
  wire \data_p1[30]_i_1_n_3 ;
  wire \data_p1[31]_i_1_n_3 ;
  wire \data_p1[32]_i_1_n_3 ;
  wire \data_p1[33]_i_1_n_3 ;
  wire \data_p1[34]_i_1_n_3 ;
  wire \data_p1[35]_i_1_n_3 ;
  wire \data_p1[36]_i_1_n_3 ;
  wire \data_p1[37]_i_1_n_3 ;
  wire \data_p1[38]_i_1_n_3 ;
  wire \data_p1[39]_i_1_n_3 ;
  wire \data_p1[3]_i_1_n_3 ;
  wire \data_p1[40]_i_1_n_3 ;
  wire \data_p1[41]_i_1_n_3 ;
  wire \data_p1[42]_i_1_n_3 ;
  wire \data_p1[43]_i_1_n_3 ;
  wire \data_p1[44]_i_1_n_3 ;
  wire \data_p1[45]_i_1_n_3 ;
  wire \data_p1[46]_i_1_n_3 ;
  wire \data_p1[47]_i_2_n_3 ;
  wire \data_p1[4]_i_1_n_3 ;
  wire \data_p1[5]_i_1_n_3 ;
  wire \data_p1[6]_i_1_n_3 ;
  wire \data_p1[7]_i_1_n_3 ;
  wire \data_p1[8]_i_1_n_3 ;
  wire \data_p1[9]_i_1_n_3 ;
  wire [47:0]data_p2;
  wire empty_n_reg;
  wire \exitcond_flatten_reg_590_reg[0] ;
  wire load_p1;
  wire load_p2;
  wire rdata_ack_t;
  wire [0:0]\reg_224_reg[0] ;
  wire [47:0]\reg_224_reg[15] ;
  wire [0:0]\reg_228_reg[0] ;
  wire s_ready_t_i_1_n_3;
  wire [1:1]state;
  wire \state[0]_i_1_n_3 ;
  wire \state[1]_i_1_n_3 ;
  wire \state[1]_i_3_n_3 ;
  wire [0:0]\tmp_1_reg_585_reg[0] ;
  wire [0:0]\tmp_2_reg_553_reg[0] ;
  wire [0:0]\tmp_5_reg_636_reg[0] ;

  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[18]_i_1 
       (.I0(Q),
        .I1(\ap_CS_fsm_reg[75] [4]),
        .I2(\ap_CS_fsm_reg[75] [3]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[33]_i_1 
       (.I0(Q),
        .I1(\ap_CS_fsm_reg[75] [6]),
        .I2(\ap_CS_fsm_reg[75] [5]),
        .O(D[3]));
  LUT3 #(
    .INIT(8'hD8)) 
    \ap_CS_fsm[34]_i_1 
       (.I0(Q),
        .I1(\ap_CS_fsm_reg[75] [6]),
        .I2(\ap_CS_fsm_reg[75] [7]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[49]_i_1 
       (.I0(Q),
        .I1(\ap_CS_fsm_reg[75] [9]),
        .I2(\ap_CS_fsm_reg[75] [8]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[50]_i_1 
       (.I0(Q),
        .I1(\ap_CS_fsm_reg[75] [9]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'h5C)) 
    \ap_CS_fsm[58]_i_1 
       (.I0(Q),
        .I1(\ap_CS_fsm_reg[75] [10]),
        .I2(\ap_CS_fsm_reg[75] [11]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h040404040000FF00)) 
    \ap_CS_fsm[69]_i_1 
       (.I0(\ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_590_reg[0] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q),
        .I3(\ap_CS_fsm_reg[75] [12]),
        .I4(ap_NS_fsm139_out),
        .I5(\ap_CS_fsm_reg[75] [13]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'h0404FF00)) 
    \ap_CS_fsm[75]_i_1 
       (.I0(Q),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\exitcond_flatten_reg_590_reg[0] ),
        .I3(\ap_CS_fsm_reg[75] [14]),
        .I4(\ap_CS_fsm_reg[75] [15]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'hAA8A)) 
    \ap_CS_fsm[76]_i_2 
       (.I0(\ap_CS_fsm_reg[75] [15]),
        .I1(Q),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\exitcond_flatten_reg_590_reg[0] ),
        .O(\ap_CS_fsm_reg[76] ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(Q),
        .I1(\ap_CS_fsm_reg[75] [1]),
        .I2(\ap_CS_fsm_reg[75] [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(Q),
        .I1(\ap_CS_fsm_reg[75] [1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cum_offs_1_reg_564[24]_i_1 
       (.I0(\ap_CS_fsm_reg[75] [7]),
        .I1(Q),
        .O(E));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[0]_i_1 
       (.I0(data_p2[0]),
        .I1(\bus_equal_gen.data_buf_reg[47] [0]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[0]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[10]_i_1 
       (.I0(data_p2[10]),
        .I1(\bus_equal_gen.data_buf_reg[47] [10]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[10]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[11]_i_1 
       (.I0(data_p2[11]),
        .I1(\bus_equal_gen.data_buf_reg[47] [11]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[11]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[12]_i_1 
       (.I0(data_p2[12]),
        .I1(\bus_equal_gen.data_buf_reg[47] [12]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[12]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[13]_i_1 
       (.I0(data_p2[13]),
        .I1(\bus_equal_gen.data_buf_reg[47] [13]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[13]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[14]_i_1 
       (.I0(data_p2[14]),
        .I1(\bus_equal_gen.data_buf_reg[47] [14]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[14]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[15]_i_1 
       (.I0(data_p2[15]),
        .I1(\bus_equal_gen.data_buf_reg[47] [15]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[15]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[16]_i_1 
       (.I0(data_p2[16]),
        .I1(\bus_equal_gen.data_buf_reg[47] [16]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[16]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[17]_i_1 
       (.I0(data_p2[17]),
        .I1(\bus_equal_gen.data_buf_reg[47] [17]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[17]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[18]_i_1 
       (.I0(data_p2[18]),
        .I1(\bus_equal_gen.data_buf_reg[47] [18]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[18]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[19]_i_1 
       (.I0(data_p2[19]),
        .I1(\bus_equal_gen.data_buf_reg[47] [19]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[19]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[1]_i_1 
       (.I0(data_p2[1]),
        .I1(\bus_equal_gen.data_buf_reg[47] [1]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[1]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[20]_i_1 
       (.I0(data_p2[20]),
        .I1(\bus_equal_gen.data_buf_reg[47] [20]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[20]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[21]_i_1 
       (.I0(data_p2[21]),
        .I1(\bus_equal_gen.data_buf_reg[47] [21]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[21]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[22]_i_1 
       (.I0(data_p2[22]),
        .I1(\bus_equal_gen.data_buf_reg[47] [22]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[22]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[23]_i_1 
       (.I0(data_p2[23]),
        .I1(\bus_equal_gen.data_buf_reg[47] [23]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[23]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[24]_i_1 
       (.I0(data_p2[24]),
        .I1(\bus_equal_gen.data_buf_reg[47] [24]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[24]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[25]_i_1 
       (.I0(data_p2[25]),
        .I1(\bus_equal_gen.data_buf_reg[47] [25]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[25]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[26]_i_1 
       (.I0(data_p2[26]),
        .I1(\bus_equal_gen.data_buf_reg[47] [26]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[26]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[27]_i_1 
       (.I0(data_p2[27]),
        .I1(\bus_equal_gen.data_buf_reg[47] [27]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[27]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[28]_i_1 
       (.I0(data_p2[28]),
        .I1(\bus_equal_gen.data_buf_reg[47] [28]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[28]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[29]_i_1 
       (.I0(data_p2[29]),
        .I1(\bus_equal_gen.data_buf_reg[47] [29]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[29]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[2]_i_1 
       (.I0(data_p2[2]),
        .I1(\bus_equal_gen.data_buf_reg[47] [2]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[2]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[30]_i_1 
       (.I0(data_p2[30]),
        .I1(\bus_equal_gen.data_buf_reg[47] [30]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[30]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[31]_i_1 
       (.I0(data_p2[31]),
        .I1(\bus_equal_gen.data_buf_reg[47] [31]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[31]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[32]_i_1 
       (.I0(data_p2[32]),
        .I1(\bus_equal_gen.data_buf_reg[47] [32]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[32]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[33]_i_1 
       (.I0(data_p2[33]),
        .I1(\bus_equal_gen.data_buf_reg[47] [33]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[33]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[34]_i_1 
       (.I0(data_p2[34]),
        .I1(\bus_equal_gen.data_buf_reg[47] [34]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[34]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[35]_i_1 
       (.I0(data_p2[35]),
        .I1(\bus_equal_gen.data_buf_reg[47] [35]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[35]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[36]_i_1 
       (.I0(data_p2[36]),
        .I1(\bus_equal_gen.data_buf_reg[47] [36]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[36]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[37]_i_1 
       (.I0(data_p2[37]),
        .I1(\bus_equal_gen.data_buf_reg[47] [37]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[37]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[38]_i_1 
       (.I0(data_p2[38]),
        .I1(\bus_equal_gen.data_buf_reg[47] [38]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[38]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[39]_i_1 
       (.I0(data_p2[39]),
        .I1(\bus_equal_gen.data_buf_reg[47] [39]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[39]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[3]_i_1 
       (.I0(data_p2[3]),
        .I1(\bus_equal_gen.data_buf_reg[47] [3]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[3]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[40]_i_1 
       (.I0(data_p2[40]),
        .I1(\bus_equal_gen.data_buf_reg[47] [40]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[40]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[41]_i_1 
       (.I0(data_p2[41]),
        .I1(\bus_equal_gen.data_buf_reg[47] [41]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[41]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[42]_i_1 
       (.I0(data_p2[42]),
        .I1(\bus_equal_gen.data_buf_reg[47] [42]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[42]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[43]_i_1 
       (.I0(data_p2[43]),
        .I1(\bus_equal_gen.data_buf_reg[47] [43]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[43]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[44]_i_1 
       (.I0(data_p2[44]),
        .I1(\bus_equal_gen.data_buf_reg[47] [44]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[44]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[45]_i_1 
       (.I0(data_p2[45]),
        .I1(\bus_equal_gen.data_buf_reg[47] [45]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[45]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[46]_i_1 
       (.I0(data_p2[46]),
        .I1(\bus_equal_gen.data_buf_reg[47] [46]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[46]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h8AC0)) 
    \data_p1[47]_i_1 
       (.I0(\bus_equal_gen.rdata_valid_t_reg ),
        .I1(A_BUS_RREADY),
        .I2(Q),
        .I3(state),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[47]_i_2 
       (.I0(data_p2[47]),
        .I1(\bus_equal_gen.data_buf_reg[47] [47]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[47]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[4]_i_1 
       (.I0(data_p2[4]),
        .I1(\bus_equal_gen.data_buf_reg[47] [4]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[4]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[5]_i_1 
       (.I0(data_p2[5]),
        .I1(\bus_equal_gen.data_buf_reg[47] [5]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[5]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[6]_i_1 
       (.I0(data_p2[6]),
        .I1(\bus_equal_gen.data_buf_reg[47] [6]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[6]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[7]_i_1 
       (.I0(data_p2[7]),
        .I1(\bus_equal_gen.data_buf_reg[47] [7]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[7]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[8]_i_1 
       (.I0(data_p2[8]),
        .I1(\bus_equal_gen.data_buf_reg[47] [8]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[8]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[9]_i_1 
       (.I0(data_p2[9]),
        .I1(\bus_equal_gen.data_buf_reg[47] [9]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[9]_i_1_n_3 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1_n_3 ),
        .Q(\reg_224_reg[15] [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1_n_3 ),
        .Q(\reg_224_reg[15] [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1_n_3 ),
        .Q(\reg_224_reg[15] [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1_n_3 ),
        .Q(\reg_224_reg[15] [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1_n_3 ),
        .Q(\reg_224_reg[15] [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1_n_3 ),
        .Q(\reg_224_reg[15] [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1_n_3 ),
        .Q(\reg_224_reg[15] [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1_n_3 ),
        .Q(\reg_224_reg[15] [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1_n_3 ),
        .Q(\reg_224_reg[15] [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1_n_3 ),
        .Q(\reg_224_reg[15] [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1_n_3 ),
        .Q(\reg_224_reg[15] [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1_n_3 ),
        .Q(\reg_224_reg[15] [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1_n_3 ),
        .Q(\reg_224_reg[15] [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1_n_3 ),
        .Q(\reg_224_reg[15] [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1_n_3 ),
        .Q(\reg_224_reg[15] [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1_n_3 ),
        .Q(\reg_224_reg[15] [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1_n_3 ),
        .Q(\reg_224_reg[15] [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1_n_3 ),
        .Q(\reg_224_reg[15] [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1_n_3 ),
        .Q(\reg_224_reg[15] [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1_n_3 ),
        .Q(\reg_224_reg[15] [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1_n_3 ),
        .Q(\reg_224_reg[15] [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1_n_3 ),
        .Q(\reg_224_reg[15] [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1_n_3 ),
        .Q(\reg_224_reg[15] [2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1_n_3 ),
        .Q(\reg_224_reg[15] [30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1_n_3 ),
        .Q(\reg_224_reg[15] [31]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1_n_3 ),
        .Q(\reg_224_reg[15] [32]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1_n_3 ),
        .Q(\reg_224_reg[15] [33]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1_n_3 ),
        .Q(\reg_224_reg[15] [34]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1_n_3 ),
        .Q(\reg_224_reg[15] [35]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1_n_3 ),
        .Q(\reg_224_reg[15] [36]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1_n_3 ),
        .Q(\reg_224_reg[15] [37]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1_n_3 ),
        .Q(\reg_224_reg[15] [38]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1_n_3 ),
        .Q(\reg_224_reg[15] [39]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1_n_3 ),
        .Q(\reg_224_reg[15] [3]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1_n_3 ),
        .Q(\reg_224_reg[15] [40]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1_n_3 ),
        .Q(\reg_224_reg[15] [41]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1_n_3 ),
        .Q(\reg_224_reg[15] [42]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1_n_3 ),
        .Q(\reg_224_reg[15] [43]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1_n_3 ),
        .Q(\reg_224_reg[15] [44]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1_n_3 ),
        .Q(\reg_224_reg[15] [45]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1_n_3 ),
        .Q(\reg_224_reg[15] [46]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_2_n_3 ),
        .Q(\reg_224_reg[15] [47]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1_n_3 ),
        .Q(\reg_224_reg[15] [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1_n_3 ),
        .Q(\reg_224_reg[15] [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1_n_3 ),
        .Q(\reg_224_reg[15] [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1_n_3 ),
        .Q(\reg_224_reg[15] [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1_n_3 ),
        .Q(\reg_224_reg[15] [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1_n_3 ),
        .Q(\reg_224_reg[15] [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[47]_i_1 
       (.I0(\bus_equal_gen.rdata_valid_t_reg ),
        .I1(rdata_ack_t),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[47] [0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[47] [10]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[47] [11]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[47] [12]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[47] [13]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[47] [14]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[47] [15]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[47] [16]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[47] [17]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[47] [18]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[47] [19]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[47] [1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[47] [20]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[47] [21]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[47] [22]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[47] [23]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[47] [24]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[47] [25]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[47] [26]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[47] [27]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[47] [28]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[47] [29]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[47] [2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[47] [30]),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[47] [31]),
        .Q(data_p2[31]),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[47] [32]),
        .Q(data_p2[32]),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[47] [33]),
        .Q(data_p2[33]),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[47] [34]),
        .Q(data_p2[34]),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[47] [35]),
        .Q(data_p2[35]),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[47] [36]),
        .Q(data_p2[36]),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[47] [37]),
        .Q(data_p2[37]),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[47] [38]),
        .Q(data_p2[38]),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[47] [39]),
        .Q(data_p2[39]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[47] [3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[47] [40]),
        .Q(data_p2[40]),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[47] [41]),
        .Q(data_p2[41]),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[47] [42]),
        .Q(data_p2[42]),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[47] [43]),
        .Q(data_p2[43]),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[47] [44]),
        .Q(data_p2[44]),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[47] [45]),
        .Q(data_p2[45]),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[47] [46]),
        .Q(data_p2[46]),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[47] [47]),
        .Q(data_p2[47]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[47] [4]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[47] [5]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[47] [6]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[47] [7]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[47] [8]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[47] [9]),
        .Q(data_p2[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFEEEFE)) 
    ram_reg_i_1
       (.I0(E),
        .I1(buff_address01),
        .I2(buff_address014_out),
        .I3(ap_enable_reg_pp0_iter1_reg),
        .I4(empty_n_reg),
        .I5(\ap_CS_fsm_reg[75] [2]),
        .O(buff_ce0));
  LUT6 #(
    .INIT(64'hFFFFFFFF88F88888)) 
    ram_reg_i_43
       (.I0(Q),
        .I1(\ap_CS_fsm_reg[75] [7]),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(\exitcond_flatten_reg_590_reg[0] ),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(\ap_CS_fsm_reg[10] ),
        .O(WEA));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \reg_224[15]_i_1 
       (.I0(Q),
        .I1(\ap_CS_fsm_reg[75] [1]),
        .I2(\ap_CS_fsm_reg[75] [9]),
        .O(\reg_224_reg[0] ));
  LUT5 #(
    .INIT(32'hBAAA0000)) 
    \reg_228[15]_i_1 
       (.I0(\ap_CS_fsm_reg[75] [6]),
        .I1(\exitcond_flatten_reg_590_reg[0] ),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\ap_CS_fsm_reg[75] [15]),
        .I4(Q),
        .O(\reg_228_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'hF762FF62)) 
    s_ready_t_i_1
       (.I0(state),
        .I1(Q),
        .I2(A_BUS_RREADY),
        .I3(rdata_ack_t),
        .I4(\bus_equal_gen.rdata_valid_t_reg ),
        .O(s_ready_t_i_1_n_3));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1_n_3),
        .Q(rdata_ack_t),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'hFC44CCCC)) 
    \state[0]_i_1 
       (.I0(A_BUS_RREADY),
        .I1(Q),
        .I2(rdata_ack_t),
        .I3(\bus_equal_gen.rdata_valid_t_reg ),
        .I4(state),
        .O(\state[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'hAEFF)) 
    \state[1]_i_1 
       (.I0(A_BUS_RREADY),
        .I1(state),
        .I2(\bus_equal_gen.rdata_valid_t_reg ),
        .I3(Q),
        .O(\state[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFCFC)) 
    \state[1]_i_2 
       (.I0(\ap_CS_fsm_reg[75] [7]),
        .I1(\reg_228_reg[0] ),
        .I2(\state[1]_i_3_n_3 ),
        .I3(\ap_CS_fsm_reg[75] [11]),
        .I4(Q),
        .I5(\reg_224_reg[0] ),
        .O(A_BUS_RREADY));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'hA0A0E0A0)) 
    \state[1]_i_3 
       (.I0(\ap_CS_fsm_reg[75] [4]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q),
        .I3(\ap_CS_fsm_reg[75] [13]),
        .I4(\ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_590_reg[0] ),
        .O(\state[1]_i_3_n_3 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_3 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_3 ),
        .Q(state),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_1_reg_585[15]_i_1 
       (.I0(Q),
        .I1(\ap_CS_fsm_reg[75] [11]),
        .O(\tmp_1_reg_585_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_2_reg_553[15]_i_1 
       (.I0(\ap_CS_fsm_reg[75] [4]),
        .I1(Q),
        .O(\tmp_2_reg_553_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'h00B0)) 
    \tmp_5_reg_636[15]_i_1 
       (.I0(Q),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\ap_CS_fsm_reg[75] [13]),
        .I3(\ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_590_reg[0] ),
        .O(\tmp_5_reg_636_reg[0] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_LL_prefetch_A_BUS_m_axi_throttl
   (Q,
    AWREADY_Dummy,
    \could_multi_bursts.loop_cnt_reg[4] ,
    \throttl_cnt_reg[0]_0 ,
    req_en__6,
    \could_multi_bursts.loop_cnt_reg[4]_0 ,
    D,
    \could_multi_bursts.awlen_buf_reg[3] ,
    throttl_cnt10_out__4,
    m_axi_A_BUS_AWREADY,
    SR,
    E,
    ap_clk);
  output [1:0]Q;
  output AWREADY_Dummy;
  output \could_multi_bursts.loop_cnt_reg[4] ;
  output \throttl_cnt_reg[0]_0 ;
  output req_en__6;
  output \could_multi_bursts.loop_cnt_reg[4]_0 ;
  input [1:0]D;
  input [1:0]\could_multi_bursts.awlen_buf_reg[3] ;
  input throttl_cnt10_out__4;
  input m_axi_A_BUS_AWREADY;
  input [0:0]SR;
  input [0:0]E;
  input ap_clk;

  wire AWREADY_Dummy;
  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire [1:0]\could_multi_bursts.awlen_buf_reg[3] ;
  wire \could_multi_bursts.loop_cnt_reg[4] ;
  wire \could_multi_bursts.loop_cnt_reg[4]_0 ;
  wire m_axi_A_BUS_AWREADY;
  wire m_axi_A_BUS_AWVALID_INST_0_i_2_n_3;
  wire m_axi_A_BUS_AWVALID_INST_0_i_3_n_3;
  wire [3:2]p_0_in;
  wire req_en__6;
  wire throttl_cnt10_out__4;
  wire \throttl_cnt[4]_i_1_n_3 ;
  wire \throttl_cnt[5]_i_1_n_3 ;
  wire \throttl_cnt[6]_i_1_n_3 ;
  wire \throttl_cnt[7]_i_2_n_3 ;
  wire \throttl_cnt[7]_i_5_n_3 ;
  wire \throttl_cnt_reg[0]_0 ;
  wire [7:2]throttl_cnt_reg__0;

  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \could_multi_bursts.AWVALID_Dummy_i_2 
       (.I0(m_axi_A_BUS_AWREADY),
        .I1(\could_multi_bursts.loop_cnt_reg[4] ),
        .I2(throttl_cnt_reg__0[6]),
        .I3(throttl_cnt_reg__0[7]),
        .I4(throttl_cnt_reg__0[5]),
        .I5(throttl_cnt_reg__0[4]),
        .O(AWREADY_Dummy));
  LUT4 #(
    .INIT(16'h0001)) 
    \could_multi_bursts.awaddr_buf[31]_i_5 
       (.I0(throttl_cnt_reg__0[6]),
        .I1(throttl_cnt_reg__0[7]),
        .I2(throttl_cnt_reg__0[5]),
        .I3(throttl_cnt_reg__0[4]),
        .O(\could_multi_bursts.loop_cnt_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \could_multi_bursts.awaddr_buf[31]_i_6 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(throttl_cnt_reg__0[3]),
        .I3(throttl_cnt_reg__0[2]),
        .O(\could_multi_bursts.loop_cnt_reg[4] ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    m_axi_A_BUS_AWVALID_INST_0_i_1
       (.I0(throttl_cnt_reg__0[4]),
        .I1(throttl_cnt_reg__0[5]),
        .I2(throttl_cnt_reg__0[7]),
        .I3(throttl_cnt_reg__0[6]),
        .I4(m_axi_A_BUS_AWVALID_INST_0_i_2_n_3),
        .I5(m_axi_A_BUS_AWVALID_INST_0_i_3_n_3),
        .O(req_en__6));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h1)) 
    m_axi_A_BUS_AWVALID_INST_0_i_2
       (.I0(throttl_cnt_reg__0[2]),
        .I1(throttl_cnt_reg__0[3]),
        .O(m_axi_A_BUS_AWVALID_INST_0_i_2_n_3));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h1)) 
    m_axi_A_BUS_AWVALID_INST_0_i_3
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(m_axi_A_BUS_AWVALID_INST_0_i_3_n_3));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT5 #(
    .INIT(32'hBBB8888B)) 
    \throttl_cnt[2]_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[3] [0]),
        .I1(throttl_cnt10_out__4),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(throttl_cnt_reg__0[2]),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'hBBBBBBB88888888B)) 
    \throttl_cnt[3]_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[3] [1]),
        .I1(throttl_cnt10_out__4),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(throttl_cnt_reg__0[2]),
        .I5(throttl_cnt_reg__0[3]),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'h4444444444444441)) 
    \throttl_cnt[4]_i_1 
       (.I0(throttl_cnt10_out__4),
        .I1(throttl_cnt_reg__0[4]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(throttl_cnt_reg__0[2]),
        .I5(throttl_cnt_reg__0[3]),
        .O(\throttl_cnt[4]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h4444444444414444)) 
    \throttl_cnt[5]_i_1 
       (.I0(throttl_cnt10_out__4),
        .I1(throttl_cnt_reg__0[5]),
        .I2(throttl_cnt_reg__0[3]),
        .I3(throttl_cnt_reg__0[2]),
        .I4(m_axi_A_BUS_AWVALID_INST_0_i_3_n_3),
        .I5(throttl_cnt_reg__0[4]),
        .O(\throttl_cnt[5]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'h41)) 
    \throttl_cnt[6]_i_1 
       (.I0(throttl_cnt10_out__4),
        .I1(throttl_cnt_reg__0[6]),
        .I2(\throttl_cnt[7]_i_5_n_3 ),
        .O(\throttl_cnt[6]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'h4441)) 
    \throttl_cnt[7]_i_2 
       (.I0(throttl_cnt10_out__4),
        .I1(throttl_cnt_reg__0[7]),
        .I2(\throttl_cnt[7]_i_5_n_3 ),
        .I3(throttl_cnt_reg__0[6]),
        .O(\throttl_cnt[7]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFF)) 
    \throttl_cnt[7]_i_4 
       (.I0(throttl_cnt_reg__0[7]),
        .I1(throttl_cnt_reg__0[6]),
        .I2(throttl_cnt_reg__0[5]),
        .I3(throttl_cnt_reg__0[4]),
        .I4(m_axi_A_BUS_AWVALID_INST_0_i_3_n_3),
        .I5(m_axi_A_BUS_AWVALID_INST_0_i_2_n_3),
        .O(\throttl_cnt_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \throttl_cnt[7]_i_5 
       (.I0(throttl_cnt_reg__0[4]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(throttl_cnt_reg__0[2]),
        .I4(throttl_cnt_reg__0[3]),
        .I5(throttl_cnt_reg__0[5]),
        .O(\throttl_cnt[7]_i_5_n_3 ));
  FDRE \throttl_cnt_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \throttl_cnt_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \throttl_cnt_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[2]),
        .Q(throttl_cnt_reg__0[2]),
        .R(SR));
  FDRE \throttl_cnt_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[3]),
        .Q(throttl_cnt_reg__0[3]),
        .R(SR));
  FDRE \throttl_cnt_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\throttl_cnt[4]_i_1_n_3 ),
        .Q(throttl_cnt_reg__0[4]),
        .R(SR));
  FDRE \throttl_cnt_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\throttl_cnt[5]_i_1_n_3 ),
        .Q(throttl_cnt_reg__0[5]),
        .R(SR));
  FDRE \throttl_cnt_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\throttl_cnt[6]_i_1_n_3 ),
        .Q(throttl_cnt_reg__0[6]),
        .R(SR));
  FDRE \throttl_cnt_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\throttl_cnt[7]_i_2_n_3 ),
        .Q(throttl_cnt_reg__0[7]),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_LL_prefetch_A_BUS_m_axi_write
   (SR,
    m_axi_A_BUS_BREADY,
    \ap_CS_fsm_reg[76] ,
    m_axi_A_BUS_WVALID,
    m_axi_A_BUS_WLAST,
    D,
    \m_axi_A_BUS_AWLEN[3] ,
    throttl_cnt10_out__4,
    E,
    m_axi_A_BUS_AWVALID,
    \usedw_reg[7] ,
    \ap_CS_fsm_reg[81] ,
    \temp_fu_90_reg[0] ,
    \temp_fu_90_reg[15] ,
    mem_reg,
    ram_reg,
    DI,
    m_axi_A_BUS_AWADDR,
    ap_enable_reg_pp0_iter1_reg,
    ap_enable_reg_pp0_iter0_reg,
    ap_reg_ioackin_A_BUS_AWREADY_reg,
    ap_reg_ioackin_A_BUS_WREADY_reg,
    S,
    \indvar_flatten_reg_179_reg[13] ,
    \a2_sum6_reg_625_reg[28] ,
    \ap_CS_fsm_reg[77] ,
    \usedw_reg[7]_0 ,
    m_axi_A_BUS_WDATA,
    m_axi_A_BUS_WSTRB,
    ap_clk,
    Q,
    \throttl_cnt_reg[6] ,
    \throttl_cnt_reg[1] ,
    m_axi_A_BUS_AWREADY,
    \throttl_cnt_reg[1]_0 ,
    \throttl_cnt_reg[7] ,
    m_axi_A_BUS_WREADY,
    AWREADY_Dummy,
    req_en__6,
    ap_reg_ioackin_A_BUS_AWREADY_reg_0,
    \ap_CS_fsm_reg[80] ,
    m_axi_A_BUS_BVALID,
    \tmp_5_reg_636_reg[15] ,
    \tmp_1_reg_585_reg[15] ,
    \A_BUS_addr_5_reg_630_reg[28] ,
    \ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_590_reg[0] ,
    ap_enable_reg_pp0_iter1,
    \state_reg[0] ,
    ap_reg_ioackin_A_BUS_WREADY_reg_0,
    \tmp_3_reg_569_reg[15] ,
    \tmp_2_reg_553_reg[15] ,
    exitcond_flatten_fu_398_p2,
    ap_enable_reg_pp0_iter0,
    ap_rst_n,
    \A_BUS_addr_1_reg_579_reg[28] ,
    \A_BUS_addr_3_reg_558_reg[28] ,
    \A_BUS_addr_2_reg_547_reg[28] ,
    \ap_CS_fsm_reg[75] ,
    \exitcond_flatten_reg_590_reg[0] ,
    \ap_CS_fsm_reg[60] ,
    \usedw_reg[5] );
  output [0:0]SR;
  output m_axi_A_BUS_BREADY;
  output \ap_CS_fsm_reg[76] ;
  output m_axi_A_BUS_WVALID;
  output m_axi_A_BUS_WLAST;
  output [1:0]D;
  output [3:0]\m_axi_A_BUS_AWLEN[3] ;
  output throttl_cnt10_out__4;
  output [0:0]E;
  output m_axi_A_BUS_AWVALID;
  output [5:0]\usedw_reg[7] ;
  output [17:0]\ap_CS_fsm_reg[81] ;
  output [0:0]\temp_fu_90_reg[0] ;
  output [15:0]\temp_fu_90_reg[15] ;
  output mem_reg;
  output ram_reg;
  output [0:0]DI;
  output [28:0]m_axi_A_BUS_AWADDR;
  output ap_enable_reg_pp0_iter1_reg;
  output ap_enable_reg_pp0_iter0_reg;
  output ap_reg_ioackin_A_BUS_AWREADY_reg;
  output ap_reg_ioackin_A_BUS_WREADY_reg;
  output [3:0]S;
  output [0:0]\indvar_flatten_reg_179_reg[13] ;
  output [0:0]\a2_sum6_reg_625_reg[28] ;
  output \ap_CS_fsm_reg[77] ;
  output [2:0]\usedw_reg[7]_0 ;
  output [63:0]m_axi_A_BUS_WDATA;
  output [7:0]m_axi_A_BUS_WSTRB;
  input ap_clk;
  input [15:0]Q;
  input \throttl_cnt_reg[6] ;
  input \throttl_cnt_reg[1] ;
  input m_axi_A_BUS_AWREADY;
  input [1:0]\throttl_cnt_reg[1]_0 ;
  input \throttl_cnt_reg[7] ;
  input m_axi_A_BUS_WREADY;
  input AWREADY_Dummy;
  input req_en__6;
  input ap_reg_ioackin_A_BUS_AWREADY_reg_0;
  input [20:0]\ap_CS_fsm_reg[80] ;
  input m_axi_A_BUS_BVALID;
  input [15:0]\tmp_5_reg_636_reg[15] ;
  input [15:0]\tmp_1_reg_585_reg[15] ;
  input [28:0]\A_BUS_addr_5_reg_630_reg[28] ;
  input \ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_590_reg[0] ;
  input ap_enable_reg_pp0_iter1;
  input [0:0]\state_reg[0] ;
  input ap_reg_ioackin_A_BUS_WREADY_reg_0;
  input [15:0]\tmp_3_reg_569_reg[15] ;
  input [15:0]\tmp_2_reg_553_reg[15] ;
  input exitcond_flatten_fu_398_p2;
  input ap_enable_reg_pp0_iter0;
  input ap_rst_n;
  input [28:0]\A_BUS_addr_1_reg_579_reg[28] ;
  input [28:0]\A_BUS_addr_3_reg_558_reg[28] ;
  input [28:0]\A_BUS_addr_2_reg_547_reg[28] ;
  input \ap_CS_fsm_reg[75] ;
  input \exitcond_flatten_reg_590_reg[0] ;
  input \ap_CS_fsm_reg[60] ;
  input [6:0]\usedw_reg[5] ;

  wire AWREADY_Dummy;
  wire AWVALID_Dummy;
  wire A_BUS_AWREADY;
  wire [28:0]\A_BUS_addr_1_reg_579_reg[28] ;
  wire [28:0]\A_BUS_addr_2_reg_547_reg[28] ;
  wire [28:0]\A_BUS_addr_3_reg_558_reg[28] ;
  wire [28:0]\A_BUS_addr_5_reg_630_reg[28] ;
  wire [1:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [15:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [0:0]\a2_sum6_reg_625_reg[28] ;
  wire [31:3]align_len0;
  wire align_len0_0;
  wire \align_len0_inferred__1/i__carry__0_n_3 ;
  wire \align_len0_inferred__1/i__carry__0_n_4 ;
  wire \align_len0_inferred__1/i__carry__0_n_5 ;
  wire \align_len0_inferred__1/i__carry__0_n_6 ;
  wire \align_len0_inferred__1/i__carry__1_n_3 ;
  wire \align_len0_inferred__1/i__carry__1_n_4 ;
  wire \align_len0_inferred__1/i__carry__1_n_5 ;
  wire \align_len0_inferred__1/i__carry__1_n_6 ;
  wire \align_len0_inferred__1/i__carry__2_n_3 ;
  wire \align_len0_inferred__1/i__carry__2_n_4 ;
  wire \align_len0_inferred__1/i__carry__2_n_5 ;
  wire \align_len0_inferred__1/i__carry__2_n_6 ;
  wire \align_len0_inferred__1/i__carry__3_n_3 ;
  wire \align_len0_inferred__1/i__carry__3_n_4 ;
  wire \align_len0_inferred__1/i__carry__3_n_5 ;
  wire \align_len0_inferred__1/i__carry__3_n_6 ;
  wire \align_len0_inferred__1/i__carry__4_n_3 ;
  wire \align_len0_inferred__1/i__carry__4_n_4 ;
  wire \align_len0_inferred__1/i__carry__4_n_5 ;
  wire \align_len0_inferred__1/i__carry__4_n_6 ;
  wire \align_len0_inferred__1/i__carry__5_n_3 ;
  wire \align_len0_inferred__1/i__carry__5_n_4 ;
  wire \align_len0_inferred__1/i__carry__5_n_5 ;
  wire \align_len0_inferred__1/i__carry__5_n_6 ;
  wire \align_len0_inferred__1/i__carry__6_n_6 ;
  wire \align_len0_inferred__1/i__carry_n_3 ;
  wire \align_len0_inferred__1/i__carry_n_4 ;
  wire \align_len0_inferred__1/i__carry_n_5 ;
  wire \align_len0_inferred__1/i__carry_n_6 ;
  wire \align_len_reg_n_3_[10] ;
  wire \align_len_reg_n_3_[11] ;
  wire \align_len_reg_n_3_[12] ;
  wire \align_len_reg_n_3_[13] ;
  wire \align_len_reg_n_3_[14] ;
  wire \align_len_reg_n_3_[15] ;
  wire \align_len_reg_n_3_[16] ;
  wire \align_len_reg_n_3_[17] ;
  wire \align_len_reg_n_3_[18] ;
  wire \align_len_reg_n_3_[19] ;
  wire \align_len_reg_n_3_[20] ;
  wire \align_len_reg_n_3_[21] ;
  wire \align_len_reg_n_3_[22] ;
  wire \align_len_reg_n_3_[23] ;
  wire \align_len_reg_n_3_[24] ;
  wire \align_len_reg_n_3_[25] ;
  wire \align_len_reg_n_3_[26] ;
  wire \align_len_reg_n_3_[27] ;
  wire \align_len_reg_n_3_[28] ;
  wire \align_len_reg_n_3_[29] ;
  wire \align_len_reg_n_3_[30] ;
  wire \align_len_reg_n_3_[31] ;
  wire \align_len_reg_n_3_[3] ;
  wire \align_len_reg_n_3_[4] ;
  wire \align_len_reg_n_3_[5] ;
  wire \align_len_reg_n_3_[6] ;
  wire \align_len_reg_n_3_[7] ;
  wire \align_len_reg_n_3_[8] ;
  wire \align_len_reg_n_3_[9] ;
  wire \ap_CS_fsm_reg[60] ;
  wire \ap_CS_fsm_reg[75] ;
  wire \ap_CS_fsm_reg[76] ;
  wire \ap_CS_fsm_reg[77] ;
  wire [20:0]\ap_CS_fsm_reg[80] ;
  wire [17:0]\ap_CS_fsm_reg[81] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg;
  wire \ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_590_reg[0] ;
  wire ap_reg_ioackin_A_BUS_AWREADY_reg;
  wire ap_reg_ioackin_A_BUS_AWREADY_reg_0;
  wire ap_reg_ioackin_A_BUS_WREADY_reg;
  wire ap_reg_ioackin_A_BUS_WREADY_reg_0;
  wire ap_rst_n;
  wire [31:3]awaddr_tmp;
  wire [8:0]beat_len_buf;
  wire buff_wdata_n_100;
  wire buff_wdata_n_101;
  wire buff_wdata_n_21;
  wire buff_wdata_n_38;
  wire buff_wdata_n_39;
  wire buff_wdata_n_40;
  wire buff_wdata_n_41;
  wire buff_wdata_n_42;
  wire buff_wdata_n_43;
  wire buff_wdata_n_44;
  wire buff_wdata_n_45;
  wire buff_wdata_n_46;
  wire buff_wdata_n_47;
  wire buff_wdata_n_48;
  wire buff_wdata_n_49;
  wire buff_wdata_n_50;
  wire buff_wdata_n_51;
  wire buff_wdata_n_52;
  wire buff_wdata_n_53;
  wire buff_wdata_n_54;
  wire buff_wdata_n_55;
  wire buff_wdata_n_56;
  wire buff_wdata_n_57;
  wire buff_wdata_n_58;
  wire buff_wdata_n_59;
  wire buff_wdata_n_60;
  wire buff_wdata_n_61;
  wire buff_wdata_n_62;
  wire buff_wdata_n_63;
  wire buff_wdata_n_64;
  wire buff_wdata_n_65;
  wire buff_wdata_n_66;
  wire buff_wdata_n_67;
  wire buff_wdata_n_68;
  wire buff_wdata_n_69;
  wire buff_wdata_n_70;
  wire buff_wdata_n_71;
  wire buff_wdata_n_72;
  wire buff_wdata_n_73;
  wire buff_wdata_n_74;
  wire buff_wdata_n_75;
  wire buff_wdata_n_76;
  wire buff_wdata_n_77;
  wire buff_wdata_n_78;
  wire buff_wdata_n_79;
  wire buff_wdata_n_80;
  wire buff_wdata_n_81;
  wire buff_wdata_n_82;
  wire buff_wdata_n_83;
  wire buff_wdata_n_84;
  wire buff_wdata_n_85;
  wire buff_wdata_n_86;
  wire buff_wdata_n_87;
  wire buff_wdata_n_88;
  wire buff_wdata_n_89;
  wire buff_wdata_n_90;
  wire buff_wdata_n_91;
  wire buff_wdata_n_92;
  wire buff_wdata_n_93;
  wire buff_wdata_n_94;
  wire buff_wdata_n_95;
  wire buff_wdata_n_96;
  wire buff_wdata_n_97;
  wire buff_wdata_n_98;
  wire buff_wdata_n_99;
  wire burst_valid;
  wire \bus_equal_gen.fifo_burst_n_10 ;
  wire \bus_equal_gen.fifo_burst_n_11 ;
  wire \bus_equal_gen.fifo_burst_n_12 ;
  wire \bus_equal_gen.fifo_burst_n_7 ;
  wire \bus_equal_gen.fifo_burst_n_8 ;
  wire \bus_equal_gen.fifo_burst_n_9 ;
  wire \bus_equal_gen.len_cnt[7]_i_3_n_3 ;
  wire [7:0]\bus_equal_gen.len_cnt_reg__0 ;
  wire \could_multi_bursts.awaddr_buf[13]_i_3_n_3 ;
  wire \could_multi_bursts.awaddr_buf[13]_i_4_n_3 ;
  wire \could_multi_bursts.awaddr_buf[13]_i_5_n_3 ;
  wire \could_multi_bursts.awaddr_buf[13]_i_6_n_3 ;
  wire \could_multi_bursts.awaddr_buf[17]_i_3_n_3 ;
  wire \could_multi_bursts.awaddr_buf[17]_i_4_n_3 ;
  wire \could_multi_bursts.awaddr_buf[17]_i_5_n_3 ;
  wire \could_multi_bursts.awaddr_buf[17]_i_6_n_3 ;
  wire \could_multi_bursts.awaddr_buf[21]_i_3_n_3 ;
  wire \could_multi_bursts.awaddr_buf[21]_i_4_n_3 ;
  wire \could_multi_bursts.awaddr_buf[21]_i_5_n_3 ;
  wire \could_multi_bursts.awaddr_buf[21]_i_6_n_3 ;
  wire \could_multi_bursts.awaddr_buf[25]_i_3_n_3 ;
  wire \could_multi_bursts.awaddr_buf[25]_i_4_n_3 ;
  wire \could_multi_bursts.awaddr_buf[25]_i_5_n_3 ;
  wire \could_multi_bursts.awaddr_buf[25]_i_6_n_3 ;
  wire \could_multi_bursts.awaddr_buf[29]_i_3_n_3 ;
  wire \could_multi_bursts.awaddr_buf[29]_i_4_n_3 ;
  wire \could_multi_bursts.awaddr_buf[29]_i_5_n_3 ;
  wire \could_multi_bursts.awaddr_buf[29]_i_6_n_3 ;
  wire \could_multi_bursts.awaddr_buf[31]_i_10_n_3 ;
  wire \could_multi_bursts.awaddr_buf[31]_i_11_n_3 ;
  wire \could_multi_bursts.awaddr_buf[31]_i_7_n_3 ;
  wire \could_multi_bursts.awaddr_buf[31]_i_9_n_3 ;
  wire \could_multi_bursts.awaddr_buf[5]_i_3_n_3 ;
  wire \could_multi_bursts.awaddr_buf[5]_i_4_n_3 ;
  wire \could_multi_bursts.awaddr_buf[5]_i_5_n_3 ;
  wire \could_multi_bursts.awaddr_buf[9]_i_3_n_3 ;
  wire \could_multi_bursts.awaddr_buf[9]_i_4_n_3 ;
  wire \could_multi_bursts.awaddr_buf[9]_i_5_n_3 ;
  wire \could_multi_bursts.awaddr_buf[9]_i_6_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[13]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[13]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[13]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[13]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[17]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[17]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[17]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[17]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[21]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[21]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[21]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[21]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[25]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[25]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[25]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[25]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[29]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[29]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[29]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[29]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[31]_i_8_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[5]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[5]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[5]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[5]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[9]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[9]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[9]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[9]_i_2_n_6 ;
  wire \could_multi_bursts.last_sect_buf_reg_n_3 ;
  wire [4:0]\could_multi_bursts.loop_cnt_reg__0 ;
  wire \could_multi_bursts.sect_handling_reg_n_3 ;
  wire [19:0]data;
  wire [31:3]data1;
  wire data_valid;
  wire [31:3]end_addr;
  wire \end_addr_buf_reg_n_3_[10] ;
  wire \end_addr_buf_reg_n_3_[11] ;
  wire \end_addr_buf_reg_n_3_[3] ;
  wire \end_addr_buf_reg_n_3_[4] ;
  wire \end_addr_buf_reg_n_3_[5] ;
  wire \end_addr_buf_reg_n_3_[6] ;
  wire \end_addr_buf_reg_n_3_[7] ;
  wire \end_addr_buf_reg_n_3_[8] ;
  wire \end_addr_buf_reg_n_3_[9] ;
  wire end_addr_carry__0_i_1_n_3;
  wire end_addr_carry__0_i_2_n_3;
  wire end_addr_carry__0_i_3_n_3;
  wire end_addr_carry__0_i_4_n_3;
  wire end_addr_carry__0_n_3;
  wire end_addr_carry__0_n_4;
  wire end_addr_carry__0_n_5;
  wire end_addr_carry__0_n_6;
  wire end_addr_carry__1_i_1_n_3;
  wire end_addr_carry__1_i_2_n_3;
  wire end_addr_carry__1_i_3_n_3;
  wire end_addr_carry__1_i_4_n_3;
  wire end_addr_carry__1_n_3;
  wire end_addr_carry__1_n_4;
  wire end_addr_carry__1_n_5;
  wire end_addr_carry__1_n_6;
  wire end_addr_carry__2_i_1_n_3;
  wire end_addr_carry__2_i_2_n_3;
  wire end_addr_carry__2_i_3_n_3;
  wire end_addr_carry__2_i_4_n_3;
  wire end_addr_carry__2_n_3;
  wire end_addr_carry__2_n_4;
  wire end_addr_carry__2_n_5;
  wire end_addr_carry__2_n_6;
  wire end_addr_carry__3_i_1_n_3;
  wire end_addr_carry__3_i_2_n_3;
  wire end_addr_carry__3_i_3_n_3;
  wire end_addr_carry__3_i_4_n_3;
  wire end_addr_carry__3_n_3;
  wire end_addr_carry__3_n_4;
  wire end_addr_carry__3_n_5;
  wire end_addr_carry__3_n_6;
  wire end_addr_carry__4_i_1_n_3;
  wire end_addr_carry__4_i_2_n_3;
  wire end_addr_carry__4_i_3_n_3;
  wire end_addr_carry__4_i_4_n_3;
  wire end_addr_carry__4_n_3;
  wire end_addr_carry__4_n_4;
  wire end_addr_carry__4_n_5;
  wire end_addr_carry__4_n_6;
  wire end_addr_carry__5_i_1_n_3;
  wire end_addr_carry__5_i_2_n_3;
  wire end_addr_carry__5_i_3_n_3;
  wire end_addr_carry__5_i_4_n_3;
  wire end_addr_carry__5_n_3;
  wire end_addr_carry__5_n_4;
  wire end_addr_carry__5_n_5;
  wire end_addr_carry__5_n_6;
  wire end_addr_carry__6_i_1_n_3;
  wire end_addr_carry_i_1_n_3;
  wire end_addr_carry_i_2_n_3;
  wire end_addr_carry_i_3_n_3;
  wire end_addr_carry_i_4_n_3;
  wire end_addr_carry_n_3;
  wire end_addr_carry_n_4;
  wire end_addr_carry_n_5;
  wire end_addr_carry_n_6;
  wire exitcond_flatten_fu_398_p2;
  wire \exitcond_flatten_reg_590_reg[0] ;
  wire fifo_burst_ready;
  wire fifo_resp_n_10;
  wire fifo_resp_n_11;
  wire fifo_resp_n_12;
  wire fifo_resp_n_13;
  wire fifo_resp_n_14;
  wire fifo_resp_n_15;
  wire fifo_resp_n_16;
  wire fifo_resp_n_17;
  wire fifo_resp_n_18;
  wire fifo_resp_n_19;
  wire fifo_resp_n_20;
  wire fifo_resp_n_21;
  wire fifo_resp_n_22;
  wire fifo_resp_n_23;
  wire fifo_resp_n_24;
  wire fifo_resp_n_25;
  wire fifo_resp_n_26;
  wire fifo_resp_n_27;
  wire fifo_resp_n_28;
  wire fifo_resp_n_29;
  wire fifo_resp_n_30;
  wire fifo_resp_n_31;
  wire fifo_resp_n_32;
  wire fifo_resp_n_33;
  wire fifo_resp_n_7;
  wire fifo_resp_n_8;
  wire fifo_resp_n_9;
  wire [59:32]fifo_wreq_data;
  wire fifo_wreq_n_120;
  wire fifo_wreq_n_121;
  wire fifo_wreq_n_122;
  wire fifo_wreq_n_124;
  wire fifo_wreq_n_36;
  wire fifo_wreq_n_37;
  wire fifo_wreq_n_38;
  wire fifo_wreq_n_39;
  wire fifo_wreq_n_40;
  wire fifo_wreq_n_41;
  wire fifo_wreq_n_42;
  wire fifo_wreq_n_43;
  wire fifo_wreq_n_44;
  wire fifo_wreq_n_45;
  wire fifo_wreq_n_46;
  wire fifo_wreq_n_47;
  wire fifo_wreq_n_48;
  wire fifo_wreq_n_49;
  wire fifo_wreq_n_50;
  wire fifo_wreq_n_51;
  wire fifo_wreq_n_52;
  wire fifo_wreq_n_53;
  wire fifo_wreq_n_54;
  wire fifo_wreq_n_55;
  wire fifo_wreq_n_56;
  wire fifo_wreq_n_57;
  wire fifo_wreq_n_58;
  wire fifo_wreq_n_59;
  wire fifo_wreq_n_6;
  wire fifo_wreq_n_60;
  wire fifo_wreq_n_61;
  wire fifo_wreq_n_62;
  wire fifo_wreq_n_63;
  wire fifo_wreq_n_64;
  wire fifo_wreq_n_65;
  wire fifo_wreq_n_66;
  wire fifo_wreq_n_67;
  wire fifo_wreq_n_68;
  wire fifo_wreq_n_69;
  wire fifo_wreq_n_7;
  wire fifo_wreq_n_70;
  wire fifo_wreq_n_71;
  wire fifo_wreq_n_72;
  wire fifo_wreq_n_73;
  wire fifo_wreq_n_74;
  wire fifo_wreq_n_75;
  wire fifo_wreq_n_76;
  wire fifo_wreq_n_77;
  wire fifo_wreq_n_78;
  wire fifo_wreq_n_79;
  wire fifo_wreq_n_80;
  wire fifo_wreq_n_81;
  wire fifo_wreq_n_82;
  wire fifo_wreq_n_83;
  wire fifo_wreq_n_84;
  wire fifo_wreq_n_85;
  wire fifo_wreq_n_86;
  wire fifo_wreq_n_87;
  wire fifo_wreq_n_88;
  wire fifo_wreq_n_89;
  wire fifo_wreq_n_90;
  wire fifo_wreq_n_91;
  wire fifo_wreq_n_92;
  wire fifo_wreq_n_93;
  wire fifo_wreq_n_94;
  wire fifo_wreq_n_95;
  wire fifo_wreq_n_96;
  wire fifo_wreq_n_97;
  wire fifo_wreq_n_98;
  wire fifo_wreq_valid;
  wire fifo_wreq_valid_buf_reg_n_3;
  wire first_sect;
  wire first_sect_carry__0_i_1_n_3;
  wire first_sect_carry__0_i_2_n_3;
  wire first_sect_carry__0_i_3_n_3;
  wire first_sect_carry__0_n_5;
  wire first_sect_carry__0_n_6;
  wire first_sect_carry_i_1_n_3;
  wire first_sect_carry_i_2_n_3;
  wire first_sect_carry_i_3_n_3;
  wire first_sect_carry_i_4_n_3;
  wire first_sect_carry_n_3;
  wire first_sect_carry_n_4;
  wire first_sect_carry_n_5;
  wire first_sect_carry_n_6;
  wire [0:0]\indvar_flatten_reg_179_reg[13] ;
  wire invalid_len_event;
  wire invalid_len_event_reg1;
  wire invalid_len_event_reg2;
  wire last_loop__8;
  wire last_sect;
  wire last_sect_carry__0_n_5;
  wire last_sect_carry__0_n_6;
  wire last_sect_carry_n_3;
  wire last_sect_carry_n_4;
  wire last_sect_carry_n_5;
  wire last_sect_carry_n_6;
  wire [28:0]m_axi_A_BUS_AWADDR;
  wire [3:0]\m_axi_A_BUS_AWLEN[3] ;
  wire m_axi_A_BUS_AWREADY;
  wire m_axi_A_BUS_AWVALID;
  wire m_axi_A_BUS_BREADY;
  wire m_axi_A_BUS_BVALID;
  wire [63:0]m_axi_A_BUS_WDATA;
  wire m_axi_A_BUS_WLAST;
  wire m_axi_A_BUS_WREADY;
  wire [7:0]m_axi_A_BUS_WSTRB;
  wire m_axi_A_BUS_WVALID;
  wire mem_reg;
  wire next_loop;
  wire next_resp;
  wire next_resp0;
  wire next_wreq;
  wire [19:0]p_0_in0_in;
  wire [4:0]p_0_in__0;
  wire [7:0]p_0_in__1;
  wire p_23_in;
  wire p_26_in;
  wire push;
  wire ram_reg;
  wire req_en__6;
  wire [31:12]sect_addr;
  wire [31:3]sect_addr_buf;
  wire \sect_addr_buf[10]_i_1_n_3 ;
  wire \sect_addr_buf[11]_i_2_n_3 ;
  wire \sect_addr_buf[3]_i_1_n_3 ;
  wire \sect_addr_buf[4]_i_1_n_3 ;
  wire \sect_addr_buf[5]_i_1_n_3 ;
  wire \sect_addr_buf[6]_i_1_n_3 ;
  wire \sect_addr_buf[7]_i_1_n_3 ;
  wire \sect_addr_buf[8]_i_1_n_3 ;
  wire \sect_addr_buf[9]_i_1_n_3 ;
  wire [19:0]sect_cnt_reg;
  wire [8:4]sect_len_buf;
  wire \sect_len_buf[0]_i_1_n_3 ;
  wire \sect_len_buf[1]_i_1_n_3 ;
  wire \sect_len_buf[2]_i_1_n_3 ;
  wire \sect_len_buf[3]_i_1_n_3 ;
  wire \sect_len_buf[4]_i_1_n_3 ;
  wire \sect_len_buf[5]_i_1_n_3 ;
  wire \sect_len_buf[6]_i_1_n_3 ;
  wire \sect_len_buf[7]_i_1_n_3 ;
  wire \sect_len_buf[8]_i_2_n_3 ;
  wire \sect_len_buf_reg_n_3_[0] ;
  wire \sect_len_buf_reg_n_3_[1] ;
  wire \sect_len_buf_reg_n_3_[2] ;
  wire \sect_len_buf_reg_n_3_[3] ;
  wire [31:3]start_addr_buf;
  wire \start_addr_reg_n_3_[10] ;
  wire \start_addr_reg_n_3_[11] ;
  wire \start_addr_reg_n_3_[3] ;
  wire \start_addr_reg_n_3_[4] ;
  wire \start_addr_reg_n_3_[5] ;
  wire \start_addr_reg_n_3_[6] ;
  wire \start_addr_reg_n_3_[7] ;
  wire \start_addr_reg_n_3_[8] ;
  wire \start_addr_reg_n_3_[9] ;
  wire [0:0]\state_reg[0] ;
  wire [0:0]\temp_fu_90_reg[0] ;
  wire [15:0]\temp_fu_90_reg[15] ;
  wire throttl_cnt10_out__4;
  wire \throttl_cnt_reg[1] ;
  wire [1:0]\throttl_cnt_reg[1]_0 ;
  wire \throttl_cnt_reg[6] ;
  wire \throttl_cnt_reg[7] ;
  wire [15:0]\tmp_1_reg_585_reg[15] ;
  wire [15:0]\tmp_2_reg_553_reg[15] ;
  wire [15:0]\tmp_3_reg_569_reg[15] ;
  wire [15:0]\tmp_5_reg_636_reg[15] ;
  wire [7:0]tmp_strb;
  wire [6:0]\usedw_reg[5] ;
  wire [5:0]\usedw_reg[7] ;
  wire [2:0]\usedw_reg[7]_0 ;
  wire wreq_handling_reg_n_3;
  wire [0:0]\NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED ;
  wire [3:1]\NLW_align_len0_inferred__1/i__carry__6_CO_UNCONNECTED ;
  wire [3:2]\NLW_align_len0_inferred__1/i__carry__6_O_UNCONNECTED ;
  wire [3:1]\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_8_CO_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_8_O_UNCONNECTED ;
  wire [0:0]\NLW_could_multi_bursts.awaddr_buf_reg[5]_i_2_O_UNCONNECTED ;
  wire [0:0]NLW_end_addr_carry_O_UNCONNECTED;
  wire [3:0]NLW_end_addr_carry__6_CO_UNCONNECTED;
  wire [3:1]NLW_end_addr_carry__6_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_first_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_last_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\align_len0_inferred__1/i__carry_n_3 ,\align_len0_inferred__1/i__carry_n_4 ,\align_len0_inferred__1/i__carry_n_5 ,\align_len0_inferred__1/i__carry_n_6 }),
        .CYINIT(1'b0),
        .DI({fifo_wreq_data[34:32],1'b0}),
        .O({align_len0[5:3],\NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED [0]}),
        .S({fifo_wreq_n_89,fifo_wreq_n_90,fifo_wreq_n_91,1'b1}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry__0 
       (.CI(\align_len0_inferred__1/i__carry_n_3 ),
        .CO({\align_len0_inferred__1/i__carry__0_n_3 ,\align_len0_inferred__1/i__carry__0_n_4 ,\align_len0_inferred__1/i__carry__0_n_5 ,\align_len0_inferred__1/i__carry__0_n_6 }),
        .CYINIT(1'b0),
        .DI(fifo_wreq_data[38:35]),
        .O(align_len0[9:6]),
        .S({fifo_wreq_n_85,fifo_wreq_n_86,fifo_wreq_n_87,fifo_wreq_n_88}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry__1 
       (.CI(\align_len0_inferred__1/i__carry__0_n_3 ),
        .CO({\align_len0_inferred__1/i__carry__1_n_3 ,\align_len0_inferred__1/i__carry__1_n_4 ,\align_len0_inferred__1/i__carry__1_n_5 ,\align_len0_inferred__1/i__carry__1_n_6 }),
        .CYINIT(1'b0),
        .DI(fifo_wreq_data[42:39]),
        .O(align_len0[13:10]),
        .S({fifo_wreq_n_81,fifo_wreq_n_82,fifo_wreq_n_83,fifo_wreq_n_84}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry__2 
       (.CI(\align_len0_inferred__1/i__carry__1_n_3 ),
        .CO({\align_len0_inferred__1/i__carry__2_n_3 ,\align_len0_inferred__1/i__carry__2_n_4 ,\align_len0_inferred__1/i__carry__2_n_5 ,\align_len0_inferred__1/i__carry__2_n_6 }),
        .CYINIT(1'b0),
        .DI(fifo_wreq_data[46:43]),
        .O(align_len0[17:14]),
        .S({fifo_wreq_n_77,fifo_wreq_n_78,fifo_wreq_n_79,fifo_wreq_n_80}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry__3 
       (.CI(\align_len0_inferred__1/i__carry__2_n_3 ),
        .CO({\align_len0_inferred__1/i__carry__3_n_3 ,\align_len0_inferred__1/i__carry__3_n_4 ,\align_len0_inferred__1/i__carry__3_n_5 ,\align_len0_inferred__1/i__carry__3_n_6 }),
        .CYINIT(1'b0),
        .DI(fifo_wreq_data[50:47]),
        .O(align_len0[21:18]),
        .S({fifo_wreq_n_73,fifo_wreq_n_74,fifo_wreq_n_75,fifo_wreq_n_76}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry__4 
       (.CI(\align_len0_inferred__1/i__carry__3_n_3 ),
        .CO({\align_len0_inferred__1/i__carry__4_n_3 ,\align_len0_inferred__1/i__carry__4_n_4 ,\align_len0_inferred__1/i__carry__4_n_5 ,\align_len0_inferred__1/i__carry__4_n_6 }),
        .CYINIT(1'b0),
        .DI(fifo_wreq_data[54:51]),
        .O(align_len0[25:22]),
        .S({fifo_wreq_n_69,fifo_wreq_n_70,fifo_wreq_n_71,fifo_wreq_n_72}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry__5 
       (.CI(\align_len0_inferred__1/i__carry__4_n_3 ),
        .CO({\align_len0_inferred__1/i__carry__5_n_3 ,\align_len0_inferred__1/i__carry__5_n_4 ,\align_len0_inferred__1/i__carry__5_n_5 ,\align_len0_inferred__1/i__carry__5_n_6 }),
        .CYINIT(1'b0),
        .DI(fifo_wreq_data[58:55]),
        .O(align_len0[29:26]),
        .S({fifo_wreq_n_65,fifo_wreq_n_66,fifo_wreq_n_67,fifo_wreq_n_68}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry__6 
       (.CI(\align_len0_inferred__1/i__carry__5_n_3 ),
        .CO({\NLW_align_len0_inferred__1/i__carry__6_CO_UNCONNECTED [3:1],\align_len0_inferred__1/i__carry__6_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,fifo_wreq_data[59]}),
        .O({\NLW_align_len0_inferred__1/i__carry__6_O_UNCONNECTED [3:2],align_len0[31:30]}),
        .S({1'b0,1'b0,fifo_wreq_n_6,fifo_wreq_n_7}));
  FDRE \align_len_reg[10] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(align_len0[10]),
        .Q(\align_len_reg_n_3_[10] ),
        .R(fifo_wreq_n_124));
  FDRE \align_len_reg[11] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(align_len0[11]),
        .Q(\align_len_reg_n_3_[11] ),
        .R(fifo_wreq_n_124));
  FDRE \align_len_reg[12] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(align_len0[12]),
        .Q(\align_len_reg_n_3_[12] ),
        .R(fifo_wreq_n_124));
  FDRE \align_len_reg[13] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(align_len0[13]),
        .Q(\align_len_reg_n_3_[13] ),
        .R(fifo_wreq_n_124));
  FDRE \align_len_reg[14] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(align_len0[14]),
        .Q(\align_len_reg_n_3_[14] ),
        .R(fifo_wreq_n_124));
  FDRE \align_len_reg[15] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(align_len0[15]),
        .Q(\align_len_reg_n_3_[15] ),
        .R(fifo_wreq_n_124));
  FDRE \align_len_reg[16] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(align_len0[16]),
        .Q(\align_len_reg_n_3_[16] ),
        .R(fifo_wreq_n_124));
  FDRE \align_len_reg[17] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(align_len0[17]),
        .Q(\align_len_reg_n_3_[17] ),
        .R(fifo_wreq_n_124));
  FDRE \align_len_reg[18] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(align_len0[18]),
        .Q(\align_len_reg_n_3_[18] ),
        .R(fifo_wreq_n_124));
  FDRE \align_len_reg[19] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(align_len0[19]),
        .Q(\align_len_reg_n_3_[19] ),
        .R(fifo_wreq_n_124));
  FDRE \align_len_reg[20] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(align_len0[20]),
        .Q(\align_len_reg_n_3_[20] ),
        .R(fifo_wreq_n_124));
  FDRE \align_len_reg[21] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(align_len0[21]),
        .Q(\align_len_reg_n_3_[21] ),
        .R(fifo_wreq_n_124));
  FDRE \align_len_reg[22] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(align_len0[22]),
        .Q(\align_len_reg_n_3_[22] ),
        .R(fifo_wreq_n_124));
  FDRE \align_len_reg[23] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(align_len0[23]),
        .Q(\align_len_reg_n_3_[23] ),
        .R(fifo_wreq_n_124));
  FDRE \align_len_reg[24] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(align_len0[24]),
        .Q(\align_len_reg_n_3_[24] ),
        .R(fifo_wreq_n_124));
  FDRE \align_len_reg[25] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(align_len0[25]),
        .Q(\align_len_reg_n_3_[25] ),
        .R(fifo_wreq_n_124));
  FDRE \align_len_reg[26] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(align_len0[26]),
        .Q(\align_len_reg_n_3_[26] ),
        .R(fifo_wreq_n_124));
  FDRE \align_len_reg[27] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(align_len0[27]),
        .Q(\align_len_reg_n_3_[27] ),
        .R(fifo_wreq_n_124));
  FDRE \align_len_reg[28] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(align_len0[28]),
        .Q(\align_len_reg_n_3_[28] ),
        .R(fifo_wreq_n_124));
  FDRE \align_len_reg[29] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(align_len0[29]),
        .Q(\align_len_reg_n_3_[29] ),
        .R(fifo_wreq_n_124));
  FDRE \align_len_reg[30] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(align_len0[30]),
        .Q(\align_len_reg_n_3_[30] ),
        .R(fifo_wreq_n_124));
  FDRE \align_len_reg[31] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(align_len0[31]),
        .Q(\align_len_reg_n_3_[31] ),
        .R(fifo_wreq_n_124));
  FDRE \align_len_reg[3] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(align_len0[3]),
        .Q(\align_len_reg_n_3_[3] ),
        .R(fifo_wreq_n_124));
  FDRE \align_len_reg[4] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(align_len0[4]),
        .Q(\align_len_reg_n_3_[4] ),
        .R(fifo_wreq_n_124));
  FDRE \align_len_reg[5] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(align_len0[5]),
        .Q(\align_len_reg_n_3_[5] ),
        .R(fifo_wreq_n_124));
  FDRE \align_len_reg[6] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(align_len0[6]),
        .Q(\align_len_reg_n_3_[6] ),
        .R(fifo_wreq_n_124));
  FDRE \align_len_reg[7] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(align_len0[7]),
        .Q(\align_len_reg_n_3_[7] ),
        .R(fifo_wreq_n_124));
  FDRE \align_len_reg[8] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(align_len0[8]),
        .Q(\align_len_reg_n_3_[8] ),
        .R(fifo_wreq_n_124));
  FDRE \align_len_reg[9] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(align_len0[9]),
        .Q(\align_len_reg_n_3_[9] ),
        .R(fifo_wreq_n_124));
  FDRE \beat_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_3_[3] ),
        .Q(beat_len_buf[0]),
        .R(SR));
  FDRE \beat_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_3_[4] ),
        .Q(beat_len_buf[1]),
        .R(SR));
  FDRE \beat_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_3_[5] ),
        .Q(beat_len_buf[2]),
        .R(SR));
  FDRE \beat_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_3_[6] ),
        .Q(beat_len_buf[3]),
        .R(SR));
  FDRE \beat_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_3_[7] ),
        .Q(beat_len_buf[4]),
        .R(SR));
  FDRE \beat_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_3_[8] ),
        .Q(beat_len_buf[5]),
        .R(SR));
  FDRE \beat_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_3_[9] ),
        .Q(beat_len_buf[6]),
        .R(SR));
  FDRE \beat_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_3_[10] ),
        .Q(beat_len_buf[7]),
        .R(SR));
  FDRE \beat_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_3_[11] ),
        .Q(beat_len_buf[8]),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_LL_prefetch_A_BUS_m_axi_buffer buff_wdata
       (.A_BUS_AWREADY(A_BUS_AWREADY),
        .DI(DI),
        .Q(Q),
        .S(S),
        .\ap_CS_fsm_reg[60] (\ap_CS_fsm_reg[60] ),
        .\ap_CS_fsm_reg[71] ({\ap_CS_fsm_reg[80] [18:17],\ap_CS_fsm_reg[80] [12:11],\ap_CS_fsm_reg[80] [7:6],\ap_CS_fsm_reg[80] [2:1]}),
        .\ap_CS_fsm_reg[72] ({\ap_CS_fsm_reg[81] [15:14],\ap_CS_fsm_reg[81] [10:9],\ap_CS_fsm_reg[81] [6:5],\ap_CS_fsm_reg[81] [2:1]}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .\ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_590_reg[0] (\ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_590_reg[0] ),
        .ap_reg_ioackin_A_BUS_AWREADY_reg(ap_reg_ioackin_A_BUS_AWREADY_reg_0),
        .ap_reg_ioackin_A_BUS_WREADY_reg(ap_reg_ioackin_A_BUS_WREADY_reg),
        .ap_reg_ioackin_A_BUS_WREADY_reg_0(ap_reg_ioackin_A_BUS_WREADY_reg_0),
        .ap_rst_n(ap_rst_n),
        .burst_valid(burst_valid),
        .\bus_equal_gen.WVALID_Dummy_reg (buff_wdata_n_21),
        .\bus_equal_gen.WVALID_Dummy_reg_0 (m_axi_A_BUS_WVALID),
        .\bus_equal_gen.strb_buf_reg[7] ({tmp_strb,buff_wdata_n_38,buff_wdata_n_39,buff_wdata_n_40,buff_wdata_n_41,buff_wdata_n_42,buff_wdata_n_43,buff_wdata_n_44,buff_wdata_n_45,buff_wdata_n_46,buff_wdata_n_47,buff_wdata_n_48,buff_wdata_n_49,buff_wdata_n_50,buff_wdata_n_51,buff_wdata_n_52,buff_wdata_n_53,buff_wdata_n_54,buff_wdata_n_55,buff_wdata_n_56,buff_wdata_n_57,buff_wdata_n_58,buff_wdata_n_59,buff_wdata_n_60,buff_wdata_n_61,buff_wdata_n_62,buff_wdata_n_63,buff_wdata_n_64,buff_wdata_n_65,buff_wdata_n_66,buff_wdata_n_67,buff_wdata_n_68,buff_wdata_n_69,buff_wdata_n_70,buff_wdata_n_71,buff_wdata_n_72,buff_wdata_n_73,buff_wdata_n_74,buff_wdata_n_75,buff_wdata_n_76,buff_wdata_n_77,buff_wdata_n_78,buff_wdata_n_79,buff_wdata_n_80,buff_wdata_n_81,buff_wdata_n_82,buff_wdata_n_83,buff_wdata_n_84,buff_wdata_n_85,buff_wdata_n_86,buff_wdata_n_87,buff_wdata_n_88,buff_wdata_n_89,buff_wdata_n_90,buff_wdata_n_91,buff_wdata_n_92,buff_wdata_n_93,buff_wdata_n_94,buff_wdata_n_95,buff_wdata_n_96,buff_wdata_n_97,buff_wdata_n_98,buff_wdata_n_99,buff_wdata_n_100,buff_wdata_n_101}),
        .data_valid(data_valid),
        .m_axi_A_BUS_WREADY(m_axi_A_BUS_WREADY),
        .mem_reg_0(mem_reg),
        .\usedw_reg[5]_0 (\usedw_reg[5] ),
        .\usedw_reg[7]_0 (\usedw_reg[7] ),
        .\usedw_reg[7]_1 (\usedw_reg[7]_0 ),
        .\waddr_reg[7]_0 (SR));
  FDRE \bus_equal_gen.WLAST_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_equal_gen.fifo_burst_n_12 ),
        .Q(m_axi_A_BUS_WLAST),
        .R(SR));
  FDRE \bus_equal_gen.WVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_wdata_n_21),
        .Q(m_axi_A_BUS_WVALID),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(buff_wdata_n_101),
        .Q(m_axi_A_BUS_WDATA[0]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(buff_wdata_n_91),
        .Q(m_axi_A_BUS_WDATA[10]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(buff_wdata_n_90),
        .Q(m_axi_A_BUS_WDATA[11]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(buff_wdata_n_89),
        .Q(m_axi_A_BUS_WDATA[12]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(buff_wdata_n_88),
        .Q(m_axi_A_BUS_WDATA[13]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(buff_wdata_n_87),
        .Q(m_axi_A_BUS_WDATA[14]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(buff_wdata_n_86),
        .Q(m_axi_A_BUS_WDATA[15]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(buff_wdata_n_85),
        .Q(m_axi_A_BUS_WDATA[16]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(buff_wdata_n_84),
        .Q(m_axi_A_BUS_WDATA[17]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(buff_wdata_n_83),
        .Q(m_axi_A_BUS_WDATA[18]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(buff_wdata_n_82),
        .Q(m_axi_A_BUS_WDATA[19]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(buff_wdata_n_100),
        .Q(m_axi_A_BUS_WDATA[1]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(buff_wdata_n_81),
        .Q(m_axi_A_BUS_WDATA[20]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(buff_wdata_n_80),
        .Q(m_axi_A_BUS_WDATA[21]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(buff_wdata_n_79),
        .Q(m_axi_A_BUS_WDATA[22]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(buff_wdata_n_78),
        .Q(m_axi_A_BUS_WDATA[23]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(buff_wdata_n_77),
        .Q(m_axi_A_BUS_WDATA[24]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(buff_wdata_n_76),
        .Q(m_axi_A_BUS_WDATA[25]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(buff_wdata_n_75),
        .Q(m_axi_A_BUS_WDATA[26]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(buff_wdata_n_74),
        .Q(m_axi_A_BUS_WDATA[27]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(buff_wdata_n_73),
        .Q(m_axi_A_BUS_WDATA[28]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(buff_wdata_n_72),
        .Q(m_axi_A_BUS_WDATA[29]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(buff_wdata_n_99),
        .Q(m_axi_A_BUS_WDATA[2]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(buff_wdata_n_71),
        .Q(m_axi_A_BUS_WDATA[30]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(buff_wdata_n_70),
        .Q(m_axi_A_BUS_WDATA[31]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[32] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(buff_wdata_n_69),
        .Q(m_axi_A_BUS_WDATA[32]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[33] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(buff_wdata_n_68),
        .Q(m_axi_A_BUS_WDATA[33]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[34] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(buff_wdata_n_67),
        .Q(m_axi_A_BUS_WDATA[34]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[35] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(buff_wdata_n_66),
        .Q(m_axi_A_BUS_WDATA[35]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[36] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(buff_wdata_n_65),
        .Q(m_axi_A_BUS_WDATA[36]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[37] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(buff_wdata_n_64),
        .Q(m_axi_A_BUS_WDATA[37]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[38] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(buff_wdata_n_63),
        .Q(m_axi_A_BUS_WDATA[38]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[39] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(buff_wdata_n_62),
        .Q(m_axi_A_BUS_WDATA[39]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(buff_wdata_n_98),
        .Q(m_axi_A_BUS_WDATA[3]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[40] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(buff_wdata_n_61),
        .Q(m_axi_A_BUS_WDATA[40]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[41] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(buff_wdata_n_60),
        .Q(m_axi_A_BUS_WDATA[41]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[42] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(buff_wdata_n_59),
        .Q(m_axi_A_BUS_WDATA[42]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[43] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(buff_wdata_n_58),
        .Q(m_axi_A_BUS_WDATA[43]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[44] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(buff_wdata_n_57),
        .Q(m_axi_A_BUS_WDATA[44]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[45] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(buff_wdata_n_56),
        .Q(m_axi_A_BUS_WDATA[45]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[46] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(buff_wdata_n_55),
        .Q(m_axi_A_BUS_WDATA[46]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[47] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(buff_wdata_n_54),
        .Q(m_axi_A_BUS_WDATA[47]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[48] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(buff_wdata_n_53),
        .Q(m_axi_A_BUS_WDATA[48]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[49] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(buff_wdata_n_52),
        .Q(m_axi_A_BUS_WDATA[49]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(buff_wdata_n_97),
        .Q(m_axi_A_BUS_WDATA[4]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[50] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(buff_wdata_n_51),
        .Q(m_axi_A_BUS_WDATA[50]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[51] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(buff_wdata_n_50),
        .Q(m_axi_A_BUS_WDATA[51]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[52] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(buff_wdata_n_49),
        .Q(m_axi_A_BUS_WDATA[52]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[53] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(buff_wdata_n_48),
        .Q(m_axi_A_BUS_WDATA[53]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[54] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(buff_wdata_n_47),
        .Q(m_axi_A_BUS_WDATA[54]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[55] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(buff_wdata_n_46),
        .Q(m_axi_A_BUS_WDATA[55]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[56] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(buff_wdata_n_45),
        .Q(m_axi_A_BUS_WDATA[56]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[57] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(buff_wdata_n_44),
        .Q(m_axi_A_BUS_WDATA[57]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[58] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(buff_wdata_n_43),
        .Q(m_axi_A_BUS_WDATA[58]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[59] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(buff_wdata_n_42),
        .Q(m_axi_A_BUS_WDATA[59]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(buff_wdata_n_96),
        .Q(m_axi_A_BUS_WDATA[5]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[60] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(buff_wdata_n_41),
        .Q(m_axi_A_BUS_WDATA[60]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[61] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(buff_wdata_n_40),
        .Q(m_axi_A_BUS_WDATA[61]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[62] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(buff_wdata_n_39),
        .Q(m_axi_A_BUS_WDATA[62]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[63] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(buff_wdata_n_38),
        .Q(m_axi_A_BUS_WDATA[63]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(buff_wdata_n_95),
        .Q(m_axi_A_BUS_WDATA[6]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(buff_wdata_n_94),
        .Q(m_axi_A_BUS_WDATA[7]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(buff_wdata_n_93),
        .Q(m_axi_A_BUS_WDATA[8]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(buff_wdata_n_92),
        .Q(m_axi_A_BUS_WDATA[9]),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_LL_prefetch_A_BUS_m_axi_fifo \bus_equal_gen.fifo_burst 
       (.D({\bus_equal_gen.fifo_burst_n_7 ,\bus_equal_gen.fifo_burst_n_8 ,\bus_equal_gen.fifo_burst_n_9 ,\bus_equal_gen.fifo_burst_n_10 }),
        .E(p_26_in),
        .Q(\could_multi_bursts.loop_cnt_reg__0 ),
        .SR(\bus_equal_gen.fifo_burst_n_11 ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(SR),
        .burst_valid(burst_valid),
        .\bus_equal_gen.WLAST_Dummy_reg (\bus_equal_gen.fifo_burst_n_12 ),
        .\bus_equal_gen.WVALID_Dummy_reg (m_axi_A_BUS_WVALID),
        .\bus_equal_gen.len_cnt_reg[7] (\bus_equal_gen.len_cnt_reg__0 ),
        .data_valid(data_valid),
        .fifo_burst_ready(fifo_burst_ready),
        .last_loop__8(last_loop__8),
        .m_axi_A_BUS_WLAST(m_axi_A_BUS_WLAST),
        .m_axi_A_BUS_WREADY(m_axi_A_BUS_WREADY),
        .next_loop(next_loop),
        .\sect_len_buf_reg[8] ({sect_len_buf,\sect_len_buf_reg_n_3_[3] ,\sect_len_buf_reg_n_3_[2] ,\sect_len_buf_reg_n_3_[1] ,\sect_len_buf_reg_n_3_[0] }));
  LUT1 #(
    .INIT(2'h1)) 
    \bus_equal_gen.len_cnt[0]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_equal_gen.len_cnt[1]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [0]),
        .I1(\bus_equal_gen.len_cnt_reg__0 [1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \bus_equal_gen.len_cnt[2]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [0]),
        .I1(\bus_equal_gen.len_cnt_reg__0 [1]),
        .I2(\bus_equal_gen.len_cnt_reg__0 [2]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \bus_equal_gen.len_cnt[3]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [1]),
        .I1(\bus_equal_gen.len_cnt_reg__0 [0]),
        .I2(\bus_equal_gen.len_cnt_reg__0 [2]),
        .I3(\bus_equal_gen.len_cnt_reg__0 [3]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \bus_equal_gen.len_cnt[4]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [2]),
        .I1(\bus_equal_gen.len_cnt_reg__0 [0]),
        .I2(\bus_equal_gen.len_cnt_reg__0 [1]),
        .I3(\bus_equal_gen.len_cnt_reg__0 [3]),
        .I4(\bus_equal_gen.len_cnt_reg__0 [4]),
        .O(p_0_in__1[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \bus_equal_gen.len_cnt[5]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [3]),
        .I1(\bus_equal_gen.len_cnt_reg__0 [1]),
        .I2(\bus_equal_gen.len_cnt_reg__0 [0]),
        .I3(\bus_equal_gen.len_cnt_reg__0 [2]),
        .I4(\bus_equal_gen.len_cnt_reg__0 [4]),
        .I5(\bus_equal_gen.len_cnt_reg__0 [5]),
        .O(p_0_in__1[5]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_equal_gen.len_cnt[6]_i_1 
       (.I0(\bus_equal_gen.len_cnt[7]_i_3_n_3 ),
        .I1(\bus_equal_gen.len_cnt_reg__0 [6]),
        .O(p_0_in__1[6]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \bus_equal_gen.len_cnt[7]_i_2 
       (.I0(\bus_equal_gen.len_cnt[7]_i_3_n_3 ),
        .I1(\bus_equal_gen.len_cnt_reg__0 [6]),
        .I2(\bus_equal_gen.len_cnt_reg__0 [7]),
        .O(p_0_in__1[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \bus_equal_gen.len_cnt[7]_i_3 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [5]),
        .I1(\bus_equal_gen.len_cnt_reg__0 [3]),
        .I2(\bus_equal_gen.len_cnt_reg__0 [1]),
        .I3(\bus_equal_gen.len_cnt_reg__0 [0]),
        .I4(\bus_equal_gen.len_cnt_reg__0 [2]),
        .I5(\bus_equal_gen.len_cnt_reg__0 [4]),
        .O(\bus_equal_gen.len_cnt[7]_i_3_n_3 ));
  FDRE \bus_equal_gen.len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(p_0_in__1[0]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [0]),
        .R(\bus_equal_gen.fifo_burst_n_11 ));
  FDRE \bus_equal_gen.len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(p_0_in__1[1]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [1]),
        .R(\bus_equal_gen.fifo_burst_n_11 ));
  FDRE \bus_equal_gen.len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(p_0_in__1[2]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [2]),
        .R(\bus_equal_gen.fifo_burst_n_11 ));
  FDRE \bus_equal_gen.len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(p_0_in__1[3]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [3]),
        .R(\bus_equal_gen.fifo_burst_n_11 ));
  FDRE \bus_equal_gen.len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(p_0_in__1[4]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [4]),
        .R(\bus_equal_gen.fifo_burst_n_11 ));
  FDRE \bus_equal_gen.len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(p_0_in__1[5]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [5]),
        .R(\bus_equal_gen.fifo_burst_n_11 ));
  FDRE \bus_equal_gen.len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(p_0_in__1[6]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [6]),
        .R(\bus_equal_gen.fifo_burst_n_11 ));
  FDRE \bus_equal_gen.len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(p_0_in__1[7]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [7]),
        .R(\bus_equal_gen.fifo_burst_n_11 ));
  FDRE \bus_equal_gen.strb_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(tmp_strb[0]),
        .Q(m_axi_A_BUS_WSTRB[0]),
        .R(SR));
  FDRE \bus_equal_gen.strb_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(tmp_strb[1]),
        .Q(m_axi_A_BUS_WSTRB[1]),
        .R(SR));
  FDRE \bus_equal_gen.strb_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(tmp_strb[2]),
        .Q(m_axi_A_BUS_WSTRB[2]),
        .R(SR));
  FDRE \bus_equal_gen.strb_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(tmp_strb[3]),
        .Q(m_axi_A_BUS_WSTRB[3]),
        .R(SR));
  FDRE \bus_equal_gen.strb_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(tmp_strb[4]),
        .Q(m_axi_A_BUS_WSTRB[4]),
        .R(SR));
  FDRE \bus_equal_gen.strb_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(tmp_strb[5]),
        .Q(m_axi_A_BUS_WSTRB[5]),
        .R(SR));
  FDRE \bus_equal_gen.strb_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(tmp_strb[6]),
        .Q(m_axi_A_BUS_WSTRB[6]),
        .R(SR));
  FDRE \bus_equal_gen.strb_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(tmp_strb[7]),
        .Q(m_axi_A_BUS_WSTRB[7]),
        .R(SR));
  FDRE \could_multi_bursts.AWVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_resp_n_29),
        .Q(AWVALID_Dummy),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.awaddr_buf[10]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\could_multi_bursts.awaddr_buf[31]_i_7_n_3 ),
        .I3(data1[10]),
        .I4(\could_multi_bursts.awaddr_buf[31]_i_9_n_3 ),
        .I5(sect_addr_buf[10]),
        .O(awaddr_tmp[10]));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.awaddr_buf[11]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\could_multi_bursts.awaddr_buf[31]_i_7_n_3 ),
        .I3(data1[11]),
        .I4(\could_multi_bursts.awaddr_buf[31]_i_9_n_3 ),
        .I5(sect_addr_buf[11]),
        .O(awaddr_tmp[11]));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.awaddr_buf[12]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\could_multi_bursts.awaddr_buf[31]_i_7_n_3 ),
        .I3(data1[12]),
        .I4(\could_multi_bursts.awaddr_buf[31]_i_9_n_3 ),
        .I5(sect_addr_buf[12]),
        .O(awaddr_tmp[12]));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.awaddr_buf[13]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\could_multi_bursts.awaddr_buf[31]_i_7_n_3 ),
        .I3(data1[13]),
        .I4(\could_multi_bursts.awaddr_buf[31]_i_9_n_3 ),
        .I5(sect_addr_buf[13]),
        .O(awaddr_tmp[13]));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[13]_i_3 
       (.I0(m_axi_A_BUS_AWADDR[10]),
        .O(\could_multi_bursts.awaddr_buf[13]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[13]_i_4 
       (.I0(m_axi_A_BUS_AWADDR[9]),
        .O(\could_multi_bursts.awaddr_buf[13]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[13]_i_5 
       (.I0(m_axi_A_BUS_AWADDR[8]),
        .O(\could_multi_bursts.awaddr_buf[13]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[13]_i_6 
       (.I0(m_axi_A_BUS_AWADDR[7]),
        .O(\could_multi_bursts.awaddr_buf[13]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.awaddr_buf[14]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\could_multi_bursts.awaddr_buf[31]_i_7_n_3 ),
        .I3(data1[14]),
        .I4(\could_multi_bursts.awaddr_buf[31]_i_9_n_3 ),
        .I5(sect_addr_buf[14]),
        .O(awaddr_tmp[14]));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.awaddr_buf[15]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\could_multi_bursts.awaddr_buf[31]_i_7_n_3 ),
        .I3(data1[15]),
        .I4(\could_multi_bursts.awaddr_buf[31]_i_9_n_3 ),
        .I5(sect_addr_buf[15]),
        .O(awaddr_tmp[15]));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.awaddr_buf[16]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\could_multi_bursts.awaddr_buf[31]_i_7_n_3 ),
        .I3(data1[16]),
        .I4(\could_multi_bursts.awaddr_buf[31]_i_9_n_3 ),
        .I5(sect_addr_buf[16]),
        .O(awaddr_tmp[16]));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.awaddr_buf[17]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\could_multi_bursts.awaddr_buf[31]_i_7_n_3 ),
        .I3(data1[17]),
        .I4(\could_multi_bursts.awaddr_buf[31]_i_9_n_3 ),
        .I5(sect_addr_buf[17]),
        .O(awaddr_tmp[17]));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[17]_i_3 
       (.I0(m_axi_A_BUS_AWADDR[14]),
        .O(\could_multi_bursts.awaddr_buf[17]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[17]_i_4 
       (.I0(m_axi_A_BUS_AWADDR[13]),
        .O(\could_multi_bursts.awaddr_buf[17]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[17]_i_5 
       (.I0(m_axi_A_BUS_AWADDR[12]),
        .O(\could_multi_bursts.awaddr_buf[17]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[17]_i_6 
       (.I0(m_axi_A_BUS_AWADDR[11]),
        .O(\could_multi_bursts.awaddr_buf[17]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.awaddr_buf[18]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\could_multi_bursts.awaddr_buf[31]_i_7_n_3 ),
        .I3(data1[18]),
        .I4(\could_multi_bursts.awaddr_buf[31]_i_9_n_3 ),
        .I5(sect_addr_buf[18]),
        .O(awaddr_tmp[18]));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.awaddr_buf[19]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\could_multi_bursts.awaddr_buf[31]_i_7_n_3 ),
        .I3(data1[19]),
        .I4(\could_multi_bursts.awaddr_buf[31]_i_9_n_3 ),
        .I5(sect_addr_buf[19]),
        .O(awaddr_tmp[19]));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.awaddr_buf[20]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\could_multi_bursts.awaddr_buf[31]_i_7_n_3 ),
        .I3(data1[20]),
        .I4(\could_multi_bursts.awaddr_buf[31]_i_9_n_3 ),
        .I5(sect_addr_buf[20]),
        .O(awaddr_tmp[20]));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.awaddr_buf[21]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\could_multi_bursts.awaddr_buf[31]_i_7_n_3 ),
        .I3(data1[21]),
        .I4(\could_multi_bursts.awaddr_buf[31]_i_9_n_3 ),
        .I5(sect_addr_buf[21]),
        .O(awaddr_tmp[21]));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[21]_i_3 
       (.I0(m_axi_A_BUS_AWADDR[18]),
        .O(\could_multi_bursts.awaddr_buf[21]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[21]_i_4 
       (.I0(m_axi_A_BUS_AWADDR[17]),
        .O(\could_multi_bursts.awaddr_buf[21]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[21]_i_5 
       (.I0(m_axi_A_BUS_AWADDR[16]),
        .O(\could_multi_bursts.awaddr_buf[21]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[21]_i_6 
       (.I0(m_axi_A_BUS_AWADDR[15]),
        .O(\could_multi_bursts.awaddr_buf[21]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.awaddr_buf[22]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\could_multi_bursts.awaddr_buf[31]_i_7_n_3 ),
        .I3(data1[22]),
        .I4(\could_multi_bursts.awaddr_buf[31]_i_9_n_3 ),
        .I5(sect_addr_buf[22]),
        .O(awaddr_tmp[22]));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.awaddr_buf[23]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\could_multi_bursts.awaddr_buf[31]_i_7_n_3 ),
        .I3(data1[23]),
        .I4(\could_multi_bursts.awaddr_buf[31]_i_9_n_3 ),
        .I5(sect_addr_buf[23]),
        .O(awaddr_tmp[23]));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.awaddr_buf[24]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\could_multi_bursts.awaddr_buf[31]_i_7_n_3 ),
        .I3(data1[24]),
        .I4(\could_multi_bursts.awaddr_buf[31]_i_9_n_3 ),
        .I5(sect_addr_buf[24]),
        .O(awaddr_tmp[24]));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.awaddr_buf[25]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\could_multi_bursts.awaddr_buf[31]_i_7_n_3 ),
        .I3(data1[25]),
        .I4(\could_multi_bursts.awaddr_buf[31]_i_9_n_3 ),
        .I5(sect_addr_buf[25]),
        .O(awaddr_tmp[25]));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[25]_i_3 
       (.I0(m_axi_A_BUS_AWADDR[22]),
        .O(\could_multi_bursts.awaddr_buf[25]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[25]_i_4 
       (.I0(m_axi_A_BUS_AWADDR[21]),
        .O(\could_multi_bursts.awaddr_buf[25]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[25]_i_5 
       (.I0(m_axi_A_BUS_AWADDR[20]),
        .O(\could_multi_bursts.awaddr_buf[25]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[25]_i_6 
       (.I0(m_axi_A_BUS_AWADDR[19]),
        .O(\could_multi_bursts.awaddr_buf[25]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.awaddr_buf[26]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\could_multi_bursts.awaddr_buf[31]_i_7_n_3 ),
        .I3(data1[26]),
        .I4(\could_multi_bursts.awaddr_buf[31]_i_9_n_3 ),
        .I5(sect_addr_buf[26]),
        .O(awaddr_tmp[26]));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.awaddr_buf[27]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\could_multi_bursts.awaddr_buf[31]_i_7_n_3 ),
        .I3(data1[27]),
        .I4(\could_multi_bursts.awaddr_buf[31]_i_9_n_3 ),
        .I5(sect_addr_buf[27]),
        .O(awaddr_tmp[27]));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.awaddr_buf[28]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\could_multi_bursts.awaddr_buf[31]_i_7_n_3 ),
        .I3(data1[28]),
        .I4(\could_multi_bursts.awaddr_buf[31]_i_9_n_3 ),
        .I5(sect_addr_buf[28]),
        .O(awaddr_tmp[28]));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.awaddr_buf[29]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\could_multi_bursts.awaddr_buf[31]_i_7_n_3 ),
        .I3(data1[29]),
        .I4(\could_multi_bursts.awaddr_buf[31]_i_9_n_3 ),
        .I5(sect_addr_buf[29]),
        .O(awaddr_tmp[29]));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[29]_i_3 
       (.I0(m_axi_A_BUS_AWADDR[26]),
        .O(\could_multi_bursts.awaddr_buf[29]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[29]_i_4 
       (.I0(m_axi_A_BUS_AWADDR[25]),
        .O(\could_multi_bursts.awaddr_buf[29]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[29]_i_5 
       (.I0(m_axi_A_BUS_AWADDR[24]),
        .O(\could_multi_bursts.awaddr_buf[29]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[29]_i_6 
       (.I0(m_axi_A_BUS_AWADDR[23]),
        .O(\could_multi_bursts.awaddr_buf[29]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.awaddr_buf[30]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\could_multi_bursts.awaddr_buf[31]_i_7_n_3 ),
        .I3(data1[30]),
        .I4(\could_multi_bursts.awaddr_buf[31]_i_9_n_3 ),
        .I5(sect_addr_buf[30]),
        .O(awaddr_tmp[30]));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[31]_i_10 
       (.I0(m_axi_A_BUS_AWADDR[28]),
        .O(\could_multi_bursts.awaddr_buf[31]_i_10_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[31]_i_11 
       (.I0(m_axi_A_BUS_AWADDR[27]),
        .O(\could_multi_bursts.awaddr_buf[31]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.awaddr_buf[31]_i_3 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\could_multi_bursts.awaddr_buf[31]_i_7_n_3 ),
        .I3(data1[31]),
        .I4(\could_multi_bursts.awaddr_buf[31]_i_9_n_3 ),
        .I5(sect_addr_buf[31]),
        .O(awaddr_tmp[31]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awaddr_buf[31]_i_7 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .O(\could_multi_bursts.awaddr_buf[31]_i_7_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \could_multi_bursts.awaddr_buf[31]_i_9 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .O(\could_multi_bursts.awaddr_buf[31]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.awaddr_buf[3]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\could_multi_bursts.awaddr_buf[31]_i_7_n_3 ),
        .I3(data1[3]),
        .I4(\could_multi_bursts.awaddr_buf[31]_i_9_n_3 ),
        .I5(sect_addr_buf[3]),
        .O(awaddr_tmp[3]));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.awaddr_buf[4]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\could_multi_bursts.awaddr_buf[31]_i_7_n_3 ),
        .I3(data1[4]),
        .I4(\could_multi_bursts.awaddr_buf[31]_i_9_n_3 ),
        .I5(sect_addr_buf[4]),
        .O(awaddr_tmp[4]));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.awaddr_buf[5]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\could_multi_bursts.awaddr_buf[31]_i_7_n_3 ),
        .I3(data1[5]),
        .I4(\could_multi_bursts.awaddr_buf[31]_i_9_n_3 ),
        .I5(sect_addr_buf[5]),
        .O(awaddr_tmp[5]));
  LUT4 #(
    .INIT(16'h9666)) 
    \could_multi_bursts.awaddr_buf[5]_i_3 
       (.I0(m_axi_A_BUS_AWADDR[2]),
        .I1(\m_axi_A_BUS_AWLEN[3] [2]),
        .I2(\m_axi_A_BUS_AWLEN[3] [1]),
        .I3(\m_axi_A_BUS_AWLEN[3] [0]),
        .O(\could_multi_bursts.awaddr_buf[5]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.awaddr_buf[5]_i_4 
       (.I0(m_axi_A_BUS_AWADDR[1]),
        .I1(\m_axi_A_BUS_AWLEN[3] [1]),
        .I2(\m_axi_A_BUS_AWLEN[3] [0]),
        .O(\could_multi_bursts.awaddr_buf[5]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.awaddr_buf[5]_i_5 
       (.I0(m_axi_A_BUS_AWADDR[0]),
        .I1(\m_axi_A_BUS_AWLEN[3] [0]),
        .O(\could_multi_bursts.awaddr_buf[5]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.awaddr_buf[6]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\could_multi_bursts.awaddr_buf[31]_i_7_n_3 ),
        .I3(data1[6]),
        .I4(\could_multi_bursts.awaddr_buf[31]_i_9_n_3 ),
        .I5(sect_addr_buf[6]),
        .O(awaddr_tmp[6]));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.awaddr_buf[7]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\could_multi_bursts.awaddr_buf[31]_i_7_n_3 ),
        .I3(data1[7]),
        .I4(\could_multi_bursts.awaddr_buf[31]_i_9_n_3 ),
        .I5(sect_addr_buf[7]),
        .O(awaddr_tmp[7]));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.awaddr_buf[8]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\could_multi_bursts.awaddr_buf[31]_i_7_n_3 ),
        .I3(data1[8]),
        .I4(\could_multi_bursts.awaddr_buf[31]_i_9_n_3 ),
        .I5(sect_addr_buf[8]),
        .O(awaddr_tmp[8]));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.awaddr_buf[9]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\could_multi_bursts.awaddr_buf[31]_i_7_n_3 ),
        .I3(data1[9]),
        .I4(\could_multi_bursts.awaddr_buf[31]_i_9_n_3 ),
        .I5(sect_addr_buf[9]),
        .O(awaddr_tmp[9]));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[9]_i_3 
       (.I0(m_axi_A_BUS_AWADDR[6]),
        .O(\could_multi_bursts.awaddr_buf[9]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[9]_i_4 
       (.I0(m_axi_A_BUS_AWADDR[5]),
        .O(\could_multi_bursts.awaddr_buf[9]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.awaddr_buf[9]_i_5 
       (.I0(m_axi_A_BUS_AWADDR[4]),
        .I1(\m_axi_A_BUS_AWLEN[3] [2]),
        .I2(\m_axi_A_BUS_AWLEN[3] [0]),
        .I3(\m_axi_A_BUS_AWLEN[3] [1]),
        .I4(\m_axi_A_BUS_AWLEN[3] [3]),
        .O(\could_multi_bursts.awaddr_buf[9]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h96666666)) 
    \could_multi_bursts.awaddr_buf[9]_i_6 
       (.I0(m_axi_A_BUS_AWADDR[3]),
        .I1(\m_axi_A_BUS_AWLEN[3] [3]),
        .I2(\m_axi_A_BUS_AWLEN[3] [2]),
        .I3(\m_axi_A_BUS_AWLEN[3] [0]),
        .I4(\m_axi_A_BUS_AWLEN[3] [1]),
        .O(\could_multi_bursts.awaddr_buf[9]_i_6_n_3 ));
  FDRE \could_multi_bursts.awaddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[10]),
        .Q(m_axi_A_BUS_AWADDR[7]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[11]),
        .Q(m_axi_A_BUS_AWADDR[8]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[12]),
        .Q(m_axi_A_BUS_AWADDR[9]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[13]),
        .Q(m_axi_A_BUS_AWADDR[10]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[13]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[9]_i_2_n_3 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[13]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[13]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[13]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[13]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m_axi_A_BUS_AWADDR[8:7]}),
        .O(data1[13:10]),
        .S({\could_multi_bursts.awaddr_buf[13]_i_3_n_3 ,\could_multi_bursts.awaddr_buf[13]_i_4_n_3 ,\could_multi_bursts.awaddr_buf[13]_i_5_n_3 ,\could_multi_bursts.awaddr_buf[13]_i_6_n_3 }));
  FDRE \could_multi_bursts.awaddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[14]),
        .Q(m_axi_A_BUS_AWADDR[11]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[15]),
        .Q(m_axi_A_BUS_AWADDR[12]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[16]),
        .Q(m_axi_A_BUS_AWADDR[13]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[17]),
        .Q(m_axi_A_BUS_AWADDR[14]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[17]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[13]_i_2_n_3 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[17]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[17]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[17]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[17]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[17:14]),
        .S({\could_multi_bursts.awaddr_buf[17]_i_3_n_3 ,\could_multi_bursts.awaddr_buf[17]_i_4_n_3 ,\could_multi_bursts.awaddr_buf[17]_i_5_n_3 ,\could_multi_bursts.awaddr_buf[17]_i_6_n_3 }));
  FDRE \could_multi_bursts.awaddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[18]),
        .Q(m_axi_A_BUS_AWADDR[15]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[19]),
        .Q(m_axi_A_BUS_AWADDR[16]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[20]),
        .Q(m_axi_A_BUS_AWADDR[17]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[21]),
        .Q(m_axi_A_BUS_AWADDR[18]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[21]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[17]_i_2_n_3 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[21]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[21]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[21]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[21]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[21:18]),
        .S({\could_multi_bursts.awaddr_buf[21]_i_3_n_3 ,\could_multi_bursts.awaddr_buf[21]_i_4_n_3 ,\could_multi_bursts.awaddr_buf[21]_i_5_n_3 ,\could_multi_bursts.awaddr_buf[21]_i_6_n_3 }));
  FDRE \could_multi_bursts.awaddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[22]),
        .Q(m_axi_A_BUS_AWADDR[19]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[23]),
        .Q(m_axi_A_BUS_AWADDR[20]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[24]),
        .Q(m_axi_A_BUS_AWADDR[21]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[25]),
        .Q(m_axi_A_BUS_AWADDR[22]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[25]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[21]_i_2_n_3 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[25]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[25]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[25]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[25]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[25:22]),
        .S({\could_multi_bursts.awaddr_buf[25]_i_3_n_3 ,\could_multi_bursts.awaddr_buf[25]_i_4_n_3 ,\could_multi_bursts.awaddr_buf[25]_i_5_n_3 ,\could_multi_bursts.awaddr_buf[25]_i_6_n_3 }));
  FDRE \could_multi_bursts.awaddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[26]),
        .Q(m_axi_A_BUS_AWADDR[23]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[27]),
        .Q(m_axi_A_BUS_AWADDR[24]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[28]),
        .Q(m_axi_A_BUS_AWADDR[25]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[29]),
        .Q(m_axi_A_BUS_AWADDR[26]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[29]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[25]_i_2_n_3 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[29]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[29]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[29]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[29]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[29:26]),
        .S({\could_multi_bursts.awaddr_buf[29]_i_3_n_3 ,\could_multi_bursts.awaddr_buf[29]_i_4_n_3 ,\could_multi_bursts.awaddr_buf[29]_i_5_n_3 ,\could_multi_bursts.awaddr_buf[29]_i_6_n_3 }));
  FDRE \could_multi_bursts.awaddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[30]),
        .Q(m_axi_A_BUS_AWADDR[27]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[31]),
        .Q(m_axi_A_BUS_AWADDR[28]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[31]_i_8 
       (.CI(\could_multi_bursts.awaddr_buf_reg[29]_i_2_n_3 ),
        .CO({\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_8_CO_UNCONNECTED [3:1],\could_multi_bursts.awaddr_buf_reg[31]_i_8_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_8_O_UNCONNECTED [3:2],data1[31:30]}),
        .S({1'b0,1'b0,\could_multi_bursts.awaddr_buf[31]_i_10_n_3 ,\could_multi_bursts.awaddr_buf[31]_i_11_n_3 }));
  FDRE \could_multi_bursts.awaddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[3]),
        .Q(m_axi_A_BUS_AWADDR[0]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[4]),
        .Q(m_axi_A_BUS_AWADDR[1]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[5]),
        .Q(m_axi_A_BUS_AWADDR[2]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[5]_i_2 
       (.CI(1'b0),
        .CO({\could_multi_bursts.awaddr_buf_reg[5]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[5]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[5]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[5]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({m_axi_A_BUS_AWADDR[2:0],1'b0}),
        .O({data1[5:3],\NLW_could_multi_bursts.awaddr_buf_reg[5]_i_2_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.awaddr_buf[5]_i_3_n_3 ,\could_multi_bursts.awaddr_buf[5]_i_4_n_3 ,\could_multi_bursts.awaddr_buf[5]_i_5_n_3 ,1'b0}));
  FDRE \could_multi_bursts.awaddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[6]),
        .Q(m_axi_A_BUS_AWADDR[3]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[7]),
        .Q(m_axi_A_BUS_AWADDR[4]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[8]),
        .Q(m_axi_A_BUS_AWADDR[5]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[9]),
        .Q(m_axi_A_BUS_AWADDR[6]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[9]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[5]_i_2_n_3 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[9]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[9]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[9]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[9]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI(m_axi_A_BUS_AWADDR[6:3]),
        .O(data1[9:6]),
        .S({\could_multi_bursts.awaddr_buf[9]_i_3_n_3 ,\could_multi_bursts.awaddr_buf[9]_i_4_n_3 ,\could_multi_bursts.awaddr_buf[9]_i_5_n_3 ,\could_multi_bursts.awaddr_buf[9]_i_6_n_3 }));
  FDRE \could_multi_bursts.awlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(\bus_equal_gen.fifo_burst_n_10 ),
        .Q(\m_axi_A_BUS_AWLEN[3] [0]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(\bus_equal_gen.fifo_burst_n_9 ),
        .Q(\m_axi_A_BUS_AWLEN[3] [1]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(\bus_equal_gen.fifo_burst_n_8 ),
        .Q(\m_axi_A_BUS_AWLEN[3] [2]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(\bus_equal_gen.fifo_burst_n_7 ),
        .Q(\m_axi_A_BUS_AWLEN[3] [3]),
        .R(SR));
  FDRE \could_multi_bursts.last_sect_buf_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_resp_n_30),
        .Q(\could_multi_bursts.last_sect_buf_reg_n_3 ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \could_multi_bursts.loop_cnt[2]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \could_multi_bursts.loop_cnt[3]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \could_multi_bursts.loop_cnt[4]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I4(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .O(p_0_in__0[4]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(p_0_in__0[0]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .R(fifo_resp_n_32));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(p_0_in__0[1]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .R(fifo_resp_n_32));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(p_0_in__0[2]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .R(fifo_resp_n_32));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(p_0_in__0[3]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .R(fifo_resp_n_32));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(p_0_in__0[4]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .R(fifo_resp_n_32));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_resp_n_28),
        .Q(\could_multi_bursts.sect_handling_reg_n_3 ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[3]_i_1 
       (.I0(\start_addr_reg_n_3_[3] ),
        .I1(\align_len_reg_n_3_[3] ),
        .O(end_addr[3]));
  FDRE \end_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[10]),
        .Q(\end_addr_buf_reg_n_3_[10] ),
        .R(SR));
  FDRE \end_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[11]),
        .Q(\end_addr_buf_reg_n_3_[11] ),
        .R(SR));
  FDRE \end_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[12]),
        .Q(p_0_in0_in[0]),
        .R(SR));
  FDRE \end_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[13]),
        .Q(p_0_in0_in[1]),
        .R(SR));
  FDRE \end_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[14]),
        .Q(p_0_in0_in[2]),
        .R(SR));
  FDRE \end_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[15]),
        .Q(p_0_in0_in[3]),
        .R(SR));
  FDRE \end_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[16]),
        .Q(p_0_in0_in[4]),
        .R(SR));
  FDRE \end_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[17]),
        .Q(p_0_in0_in[5]),
        .R(SR));
  FDRE \end_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[18]),
        .Q(p_0_in0_in[6]),
        .R(SR));
  FDRE \end_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[19]),
        .Q(p_0_in0_in[7]),
        .R(SR));
  FDRE \end_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[20]),
        .Q(p_0_in0_in[8]),
        .R(SR));
  FDRE \end_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[21]),
        .Q(p_0_in0_in[9]),
        .R(SR));
  FDRE \end_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[22]),
        .Q(p_0_in0_in[10]),
        .R(SR));
  FDRE \end_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[23]),
        .Q(p_0_in0_in[11]),
        .R(SR));
  FDRE \end_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[24]),
        .Q(p_0_in0_in[12]),
        .R(SR));
  FDRE \end_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[25]),
        .Q(p_0_in0_in[13]),
        .R(SR));
  FDRE \end_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[26]),
        .Q(p_0_in0_in[14]),
        .R(SR));
  FDRE \end_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[27]),
        .Q(p_0_in0_in[15]),
        .R(SR));
  FDRE \end_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[28]),
        .Q(p_0_in0_in[16]),
        .R(SR));
  FDRE \end_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[29]),
        .Q(p_0_in0_in[17]),
        .R(SR));
  FDRE \end_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[30]),
        .Q(p_0_in0_in[18]),
        .R(SR));
  FDRE \end_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[31]),
        .Q(p_0_in0_in[19]),
        .R(SR));
  FDRE \end_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[3]),
        .Q(\end_addr_buf_reg_n_3_[3] ),
        .R(SR));
  FDRE \end_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[4]),
        .Q(\end_addr_buf_reg_n_3_[4] ),
        .R(SR));
  FDRE \end_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[5]),
        .Q(\end_addr_buf_reg_n_3_[5] ),
        .R(SR));
  FDRE \end_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[6]),
        .Q(\end_addr_buf_reg_n_3_[6] ),
        .R(SR));
  FDRE \end_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[7]),
        .Q(\end_addr_buf_reg_n_3_[7] ),
        .R(SR));
  FDRE \end_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[8]),
        .Q(\end_addr_buf_reg_n_3_[8] ),
        .R(SR));
  FDRE \end_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[9]),
        .Q(\end_addr_buf_reg_n_3_[9] ),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry
       (.CI(1'b0),
        .CO({end_addr_carry_n_3,end_addr_carry_n_4,end_addr_carry_n_5,end_addr_carry_n_6}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_3_[6] ,\start_addr_reg_n_3_[5] ,\start_addr_reg_n_3_[4] ,\start_addr_reg_n_3_[3] }),
        .O({end_addr[6:4],NLW_end_addr_carry_O_UNCONNECTED[0]}),
        .S({end_addr_carry_i_1_n_3,end_addr_carry_i_2_n_3,end_addr_carry_i_3_n_3,end_addr_carry_i_4_n_3}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__0
       (.CI(end_addr_carry_n_3),
        .CO({end_addr_carry__0_n_3,end_addr_carry__0_n_4,end_addr_carry__0_n_5,end_addr_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_3_[10] ,\start_addr_reg_n_3_[9] ,\start_addr_reg_n_3_[8] ,\start_addr_reg_n_3_[7] }),
        .O(end_addr[10:7]),
        .S({end_addr_carry__0_i_1_n_3,end_addr_carry__0_i_2_n_3,end_addr_carry__0_i_3_n_3,end_addr_carry__0_i_4_n_3}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_1
       (.I0(\start_addr_reg_n_3_[10] ),
        .I1(\align_len_reg_n_3_[10] ),
        .O(end_addr_carry__0_i_1_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_2
       (.I0(\start_addr_reg_n_3_[9] ),
        .I1(\align_len_reg_n_3_[9] ),
        .O(end_addr_carry__0_i_2_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_3
       (.I0(\start_addr_reg_n_3_[8] ),
        .I1(\align_len_reg_n_3_[8] ),
        .O(end_addr_carry__0_i_3_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_4
       (.I0(\start_addr_reg_n_3_[7] ),
        .I1(\align_len_reg_n_3_[7] ),
        .O(end_addr_carry__0_i_4_n_3));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__1
       (.CI(end_addr_carry__0_n_3),
        .CO({end_addr_carry__1_n_3,end_addr_carry__1_n_4,end_addr_carry__1_n_5,end_addr_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({data[2:0],\start_addr_reg_n_3_[11] }),
        .O(end_addr[14:11]),
        .S({end_addr_carry__1_i_1_n_3,end_addr_carry__1_i_2_n_3,end_addr_carry__1_i_3_n_3,end_addr_carry__1_i_4_n_3}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_1
       (.I0(data[2]),
        .I1(\align_len_reg_n_3_[14] ),
        .O(end_addr_carry__1_i_1_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_2
       (.I0(data[1]),
        .I1(\align_len_reg_n_3_[13] ),
        .O(end_addr_carry__1_i_2_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_3
       (.I0(data[0]),
        .I1(\align_len_reg_n_3_[12] ),
        .O(end_addr_carry__1_i_3_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_4
       (.I0(\start_addr_reg_n_3_[11] ),
        .I1(\align_len_reg_n_3_[11] ),
        .O(end_addr_carry__1_i_4_n_3));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__2
       (.CI(end_addr_carry__1_n_3),
        .CO({end_addr_carry__2_n_3,end_addr_carry__2_n_4,end_addr_carry__2_n_5,end_addr_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI(data[6:3]),
        .O(end_addr[18:15]),
        .S({end_addr_carry__2_i_1_n_3,end_addr_carry__2_i_2_n_3,end_addr_carry__2_i_3_n_3,end_addr_carry__2_i_4_n_3}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_1
       (.I0(data[6]),
        .I1(\align_len_reg_n_3_[18] ),
        .O(end_addr_carry__2_i_1_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_2
       (.I0(data[5]),
        .I1(\align_len_reg_n_3_[17] ),
        .O(end_addr_carry__2_i_2_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_3
       (.I0(data[4]),
        .I1(\align_len_reg_n_3_[16] ),
        .O(end_addr_carry__2_i_3_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_4
       (.I0(data[3]),
        .I1(\align_len_reg_n_3_[15] ),
        .O(end_addr_carry__2_i_4_n_3));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__3
       (.CI(end_addr_carry__2_n_3),
        .CO({end_addr_carry__3_n_3,end_addr_carry__3_n_4,end_addr_carry__3_n_5,end_addr_carry__3_n_6}),
        .CYINIT(1'b0),
        .DI(data[10:7]),
        .O(end_addr[22:19]),
        .S({end_addr_carry__3_i_1_n_3,end_addr_carry__3_i_2_n_3,end_addr_carry__3_i_3_n_3,end_addr_carry__3_i_4_n_3}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_1
       (.I0(data[10]),
        .I1(\align_len_reg_n_3_[22] ),
        .O(end_addr_carry__3_i_1_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_2
       (.I0(data[9]),
        .I1(\align_len_reg_n_3_[21] ),
        .O(end_addr_carry__3_i_2_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_3
       (.I0(data[8]),
        .I1(\align_len_reg_n_3_[20] ),
        .O(end_addr_carry__3_i_3_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_4
       (.I0(data[7]),
        .I1(\align_len_reg_n_3_[19] ),
        .O(end_addr_carry__3_i_4_n_3));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__4
       (.CI(end_addr_carry__3_n_3),
        .CO({end_addr_carry__4_n_3,end_addr_carry__4_n_4,end_addr_carry__4_n_5,end_addr_carry__4_n_6}),
        .CYINIT(1'b0),
        .DI(data[14:11]),
        .O(end_addr[26:23]),
        .S({end_addr_carry__4_i_1_n_3,end_addr_carry__4_i_2_n_3,end_addr_carry__4_i_3_n_3,end_addr_carry__4_i_4_n_3}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_1
       (.I0(data[14]),
        .I1(\align_len_reg_n_3_[26] ),
        .O(end_addr_carry__4_i_1_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_2
       (.I0(data[13]),
        .I1(\align_len_reg_n_3_[25] ),
        .O(end_addr_carry__4_i_2_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_3
       (.I0(data[12]),
        .I1(\align_len_reg_n_3_[24] ),
        .O(end_addr_carry__4_i_3_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_4
       (.I0(data[11]),
        .I1(\align_len_reg_n_3_[23] ),
        .O(end_addr_carry__4_i_4_n_3));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__5
       (.CI(end_addr_carry__4_n_3),
        .CO({end_addr_carry__5_n_3,end_addr_carry__5_n_4,end_addr_carry__5_n_5,end_addr_carry__5_n_6}),
        .CYINIT(1'b0),
        .DI(data[18:15]),
        .O(end_addr[30:27]),
        .S({end_addr_carry__5_i_1_n_3,end_addr_carry__5_i_2_n_3,end_addr_carry__5_i_3_n_3,end_addr_carry__5_i_4_n_3}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_1
       (.I0(data[18]),
        .I1(\align_len_reg_n_3_[30] ),
        .O(end_addr_carry__5_i_1_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_2
       (.I0(data[17]),
        .I1(\align_len_reg_n_3_[29] ),
        .O(end_addr_carry__5_i_2_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_3
       (.I0(data[16]),
        .I1(\align_len_reg_n_3_[28] ),
        .O(end_addr_carry__5_i_3_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_4
       (.I0(data[15]),
        .I1(\align_len_reg_n_3_[27] ),
        .O(end_addr_carry__5_i_4_n_3));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__6
       (.CI(end_addr_carry__5_n_3),
        .CO(NLW_end_addr_carry__6_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_end_addr_carry__6_O_UNCONNECTED[3:1],end_addr[31]}),
        .S({1'b0,1'b0,1'b0,end_addr_carry__6_i_1_n_3}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_1
       (.I0(data[19]),
        .I1(\align_len_reg_n_3_[31] ),
        .O(end_addr_carry__6_i_1_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_1
       (.I0(\start_addr_reg_n_3_[6] ),
        .I1(\align_len_reg_n_3_[6] ),
        .O(end_addr_carry_i_1_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_2
       (.I0(\start_addr_reg_n_3_[5] ),
        .I1(\align_len_reg_n_3_[5] ),
        .O(end_addr_carry_i_2_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_3
       (.I0(\start_addr_reg_n_3_[4] ),
        .I1(\align_len_reg_n_3_[4] ),
        .O(end_addr_carry_i_3_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_4
       (.I0(\start_addr_reg_n_3_[3] ),
        .I1(\align_len_reg_n_3_[3] ),
        .O(end_addr_carry_i_4_n_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_LL_prefetch_A_BUS_m_axi_fifo__parameterized1 fifo_resp
       (.AWREADY_Dummy(AWREADY_Dummy),
        .AWVALID_Dummy(AWVALID_Dummy),
        .CO(last_sect),
        .O({fifo_resp_n_7,fifo_resp_n_8,fifo_resp_n_9,fifo_resp_n_10}),
        .Q(data),
        .SR(fifo_resp_n_31),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(SR),
        .\could_multi_bursts.AWVALID_Dummy_reg (fifo_resp_n_29),
        .\could_multi_bursts.last_sect_buf_reg (fifo_resp_n_30),
        .\could_multi_bursts.last_sect_buf_reg_0 (\could_multi_bursts.last_sect_buf_reg_n_3 ),
        .\could_multi_bursts.loop_cnt_reg[0] (fifo_resp_n_32),
        .\could_multi_bursts.sect_handling_reg (fifo_resp_n_28),
        .\could_multi_bursts.sect_handling_reg_0 (\could_multi_bursts.sect_handling_reg_n_3 ),
        .empty_n_reg_0(fifo_wreq_n_121),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_wreq_valid(fifo_wreq_valid),
        .fifo_wreq_valid_buf_reg(fifo_wreq_valid_buf_reg_n_3),
        .full_n_reg_0(m_axi_A_BUS_BREADY),
        .in(invalid_len_event_reg2),
        .last_loop__8(last_loop__8),
        .m_axi_A_BUS_AWREADY(m_axi_A_BUS_AWREADY),
        .next_loop(next_loop),
        .next_resp(next_resp),
        .next_wreq(next_wreq),
        .p_23_in(p_23_in),
        .push(push),
        .\q_reg[0]_0 (fifo_resp_n_33),
        .sect_cnt_reg(sect_cnt_reg),
        .\sect_cnt_reg[11] ({fifo_resp_n_15,fifo_resp_n_16,fifo_resp_n_17,fifo_resp_n_18}),
        .\sect_cnt_reg[15] ({fifo_resp_n_19,fifo_resp_n_20,fifo_resp_n_21,fifo_resp_n_22}),
        .\sect_cnt_reg[18] (first_sect),
        .\sect_cnt_reg[19] ({fifo_resp_n_23,fifo_resp_n_24,fifo_resp_n_25,fifo_resp_n_26}),
        .\sect_cnt_reg[7] ({fifo_resp_n_11,fifo_resp_n_12,fifo_resp_n_13,fifo_resp_n_14}),
        .\throttl_cnt_reg[1] (\throttl_cnt_reg[1] ),
        .\throttl_cnt_reg[6] (\throttl_cnt_reg[6] ),
        .wreq_handling_reg(fifo_resp_n_27),
        .wreq_handling_reg_0(wreq_handling_reg_n_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_LL_prefetch_A_BUS_m_axi_fifo__parameterized2 fifo_resp_to_user
       (.\a2_sum6_reg_625_reg[28] (\a2_sum6_reg_625_reg[28] ),
        .\ap_CS_fsm_reg[75] (\ap_CS_fsm_reg[75] ),
        .\ap_CS_fsm_reg[76] (\ap_CS_fsm_reg[76] ),
        .\ap_CS_fsm_reg[77] (\ap_CS_fsm_reg[77] ),
        .\ap_CS_fsm_reg[80] ({\ap_CS_fsm_reg[80] [20:19],\ap_CS_fsm_reg[80] [15:13],\ap_CS_fsm_reg[80] [9:8],\ap_CS_fsm_reg[80] [4:3]}),
        .\ap_CS_fsm_reg[81] ({\ap_CS_fsm_reg[81] [17:16],\ap_CS_fsm_reg[81] [12:11],\ap_CS_fsm_reg[81] [7],\ap_CS_fsm_reg[81] [3]}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg),
        .ap_enable_reg_pp0_iter1_reg_0(mem_reg),
        .\ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_590_reg[0] (\ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_590_reg[0] ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(SR),
        .exitcond_flatten_fu_398_p2(exitcond_flatten_fu_398_p2),
        .\exitcond_flatten_reg_590_reg[0] (\exitcond_flatten_reg_590_reg[0] ),
        .\indvar_flatten_reg_179_reg[13] (\indvar_flatten_reg_179_reg[13] ),
        .m_axi_A_BUS_BREADY(m_axi_A_BUS_BREADY),
        .m_axi_A_BUS_BVALID(m_axi_A_BUS_BVALID),
        .next_resp0(next_resp0),
        .push(push),
        .ram_reg(ram_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_LL_prefetch_A_BUS_m_axi_fifo__parameterized0 fifo_wreq
       (.A_BUS_AWREADY(A_BUS_AWREADY),
        .\A_BUS_addr_1_reg_579_reg[28] (\A_BUS_addr_1_reg_579_reg[28] ),
        .\A_BUS_addr_2_reg_547_reg[28] (\A_BUS_addr_2_reg_547_reg[28] ),
        .\A_BUS_addr_3_reg_558_reg[28] (\A_BUS_addr_3_reg_558_reg[28] ),
        .\A_BUS_addr_5_reg_630_reg[28] (\A_BUS_addr_5_reg_630_reg[28] ),
        .CO(last_sect),
        .E(align_len0_0),
        .Q({fifo_wreq_data,fifo_wreq_n_36,fifo_wreq_n_37,fifo_wreq_n_38,fifo_wreq_n_39,fifo_wreq_n_40,fifo_wreq_n_41,fifo_wreq_n_42,fifo_wreq_n_43,fifo_wreq_n_44,fifo_wreq_n_45,fifo_wreq_n_46,fifo_wreq_n_47,fifo_wreq_n_48,fifo_wreq_n_49,fifo_wreq_n_50,fifo_wreq_n_51,fifo_wreq_n_52,fifo_wreq_n_53,fifo_wreq_n_54,fifo_wreq_n_55,fifo_wreq_n_56,fifo_wreq_n_57,fifo_wreq_n_58,fifo_wreq_n_59,fifo_wreq_n_60,fifo_wreq_n_61,fifo_wreq_n_62,fifo_wreq_n_63,fifo_wreq_n_64}),
        .S({fifo_wreq_n_6,fifo_wreq_n_7}),
        .SR(fifo_wreq_n_124),
        .\align_len_reg[13] ({fifo_wreq_n_81,fifo_wreq_n_82,fifo_wreq_n_83,fifo_wreq_n_84}),
        .\align_len_reg[17] ({fifo_wreq_n_77,fifo_wreq_n_78,fifo_wreq_n_79,fifo_wreq_n_80}),
        .\align_len_reg[21] ({fifo_wreq_n_73,fifo_wreq_n_74,fifo_wreq_n_75,fifo_wreq_n_76}),
        .\align_len_reg[25] ({fifo_wreq_n_69,fifo_wreq_n_70,fifo_wreq_n_71,fifo_wreq_n_72}),
        .\align_len_reg[29] ({fifo_wreq_n_65,fifo_wreq_n_66,fifo_wreq_n_67,fifo_wreq_n_68}),
        .\align_len_reg[5] ({fifo_wreq_n_89,fifo_wreq_n_90,fifo_wreq_n_91}),
        .\align_len_reg[9] ({fifo_wreq_n_85,fifo_wreq_n_86,fifo_wreq_n_87,fifo_wreq_n_88}),
        .\ap_CS_fsm_reg[70] ({\ap_CS_fsm_reg[81] [13],\ap_CS_fsm_reg[81] [8],\ap_CS_fsm_reg[81] [4],\ap_CS_fsm_reg[81] [0]}),
        .\ap_CS_fsm_reg[70]_0 ({\ap_CS_fsm_reg[80] [17:16],\ap_CS_fsm_reg[80] [11:10],\ap_CS_fsm_reg[80] [6:5],\ap_CS_fsm_reg[80] [1:0]}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg(mem_reg),
        .\ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_590_reg[0] (\ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_590_reg[0] ),
        .ap_reg_ioackin_A_BUS_AWREADY_reg(ap_reg_ioackin_A_BUS_AWREADY_reg),
        .ap_reg_ioackin_A_BUS_AWREADY_reg_0(ap_reg_ioackin_A_BUS_AWREADY_reg_0),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(SR),
        .empty_n_reg_0(fifo_resp_n_33),
        .\end_addr_buf_reg[31] (p_0_in0_in),
        .fifo_wreq_valid(fifo_wreq_valid),
        .fifo_wreq_valid_buf_reg(fifo_wreq_n_121),
        .fifo_wreq_valid_buf_reg_0(fifo_wreq_valid_buf_reg_n_3),
        .invalid_len_event_reg(fifo_wreq_n_120),
        .next_wreq(next_wreq),
        .p_23_in(p_23_in),
        .sect_cnt_reg(sect_cnt_reg),
        .\sect_cnt_reg_19__s_port_] (fifo_wreq_n_122),
        .\start_addr_reg[31] ({fifo_wreq_n_92,fifo_wreq_n_93,fifo_wreq_n_94,fifo_wreq_n_95}),
        .\start_addr_reg[31]_0 ({fifo_wreq_n_96,fifo_wreq_n_97,fifo_wreq_n_98}),
        .\state_reg[0] (\state_reg[0] ),
        .\temp_fu_90_reg[0] (\temp_fu_90_reg[0] ),
        .\temp_fu_90_reg[15] (\temp_fu_90_reg[15] ),
        .\tmp_1_reg_585_reg[15] (\tmp_1_reg_585_reg[15] ),
        .\tmp_2_reg_553_reg[15] (\tmp_2_reg_553_reg[15] ),
        .\tmp_3_reg_569_reg[15] (\tmp_3_reg_569_reg[15] ),
        .\tmp_5_reg_636_reg[15] (\tmp_5_reg_636_reg[15] ),
        .wreq_handling_reg(wreq_handling_reg_n_3));
  FDRE fifo_wreq_valid_buf_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_valid),
        .Q(fifo_wreq_valid_buf_reg_n_3),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_3,first_sect_carry_n_4,first_sect_carry_n_5,first_sect_carry_n_6}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1_n_3,first_sect_carry_i_2_n_3,first_sect_carry_i_3_n_3,first_sect_carry_i_4_n_3}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_3),
        .CO({NLW_first_sect_carry__0_CO_UNCONNECTED[3],first_sect,first_sect_carry__0_n_5,first_sect_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,first_sect_carry__0_i_1_n_3,first_sect_carry__0_i_2_n_3,first_sect_carry__0_i_3_n_3}));
  LUT4 #(
    .INIT(16'h9009)) 
    first_sect_carry__0_i_1
       (.I0(sect_cnt_reg[18]),
        .I1(start_addr_buf[30]),
        .I2(sect_cnt_reg[19]),
        .I3(start_addr_buf[31]),
        .O(first_sect_carry__0_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2
       (.I0(sect_cnt_reg[15]),
        .I1(start_addr_buf[27]),
        .I2(start_addr_buf[29]),
        .I3(sect_cnt_reg[17]),
        .I4(start_addr_buf[28]),
        .I5(sect_cnt_reg[16]),
        .O(first_sect_carry__0_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3
       (.I0(sect_cnt_reg[12]),
        .I1(start_addr_buf[24]),
        .I2(start_addr_buf[26]),
        .I3(sect_cnt_reg[14]),
        .I4(start_addr_buf[25]),
        .I5(sect_cnt_reg[13]),
        .O(first_sect_carry__0_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1
       (.I0(sect_cnt_reg[9]),
        .I1(start_addr_buf[21]),
        .I2(start_addr_buf[23]),
        .I3(sect_cnt_reg[11]),
        .I4(start_addr_buf[22]),
        .I5(sect_cnt_reg[10]),
        .O(first_sect_carry_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2
       (.I0(sect_cnt_reg[6]),
        .I1(start_addr_buf[18]),
        .I2(start_addr_buf[20]),
        .I3(sect_cnt_reg[8]),
        .I4(start_addr_buf[19]),
        .I5(sect_cnt_reg[7]),
        .O(first_sect_carry_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3
       (.I0(sect_cnt_reg[3]),
        .I1(start_addr_buf[15]),
        .I2(start_addr_buf[17]),
        .I3(sect_cnt_reg[5]),
        .I4(start_addr_buf[16]),
        .I5(sect_cnt_reg[4]),
        .O(first_sect_carry_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4
       (.I0(sect_cnt_reg[0]),
        .I1(start_addr_buf[12]),
        .I2(start_addr_buf[14]),
        .I3(sect_cnt_reg[2]),
        .I4(start_addr_buf[13]),
        .I5(sect_cnt_reg[1]),
        .O(first_sect_carry_i_4_n_3));
  FDRE invalid_len_event_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_120),
        .Q(invalid_len_event),
        .R(SR));
  FDRE invalid_len_event_reg1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(invalid_len_event),
        .Q(invalid_len_event_reg1),
        .R(SR));
  FDRE invalid_len_event_reg2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(invalid_len_event_reg1),
        .Q(invalid_len_event_reg2),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_3,last_sect_carry_n_4,last_sect_carry_n_5,last_sect_carry_n_6}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({fifo_wreq_n_92,fifo_wreq_n_93,fifo_wreq_n_94,fifo_wreq_n_95}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_3),
        .CO({NLW_last_sect_carry__0_CO_UNCONNECTED[3],last_sect,last_sect_carry__0_n_5,last_sect_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,fifo_wreq_n_96,fifo_wreq_n_97,fifo_wreq_n_98}));
  LUT2 #(
    .INIT(4'h8)) 
    m_axi_A_BUS_AWVALID_INST_0
       (.I0(AWVALID_Dummy),
        .I1(req_en__6),
        .O(m_axi_A_BUS_AWVALID));
  FDRE next_resp_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_resp0),
        .Q(next_resp),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1 
       (.I0(first_sect),
        .I1(start_addr_buf[10]),
        .O(\sect_addr_buf[10]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2 
       (.I0(first_sect),
        .I1(start_addr_buf[11]),
        .O(\sect_addr_buf[11]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sect_addr_buf[12]_i_1 
       (.I0(start_addr_buf[12]),
        .I1(sect_cnt_reg[0]),
        .I2(first_sect),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sect_addr_buf[13]_i_1 
       (.I0(start_addr_buf[13]),
        .I1(sect_cnt_reg[1]),
        .I2(first_sect),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sect_addr_buf[14]_i_1 
       (.I0(start_addr_buf[14]),
        .I1(sect_cnt_reg[2]),
        .I2(first_sect),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sect_addr_buf[15]_i_1 
       (.I0(start_addr_buf[15]),
        .I1(sect_cnt_reg[3]),
        .I2(first_sect),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sect_addr_buf[16]_i_1 
       (.I0(start_addr_buf[16]),
        .I1(sect_cnt_reg[4]),
        .I2(first_sect),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sect_addr_buf[17]_i_1 
       (.I0(start_addr_buf[17]),
        .I1(sect_cnt_reg[5]),
        .I2(first_sect),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sect_addr_buf[18]_i_1 
       (.I0(start_addr_buf[18]),
        .I1(sect_cnt_reg[6]),
        .I2(first_sect),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sect_addr_buf[19]_i_1 
       (.I0(start_addr_buf[19]),
        .I1(sect_cnt_reg[7]),
        .I2(first_sect),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sect_addr_buf[20]_i_1 
       (.I0(start_addr_buf[20]),
        .I1(sect_cnt_reg[8]),
        .I2(first_sect),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sect_addr_buf[21]_i_1 
       (.I0(start_addr_buf[21]),
        .I1(sect_cnt_reg[9]),
        .I2(first_sect),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sect_addr_buf[22]_i_1 
       (.I0(start_addr_buf[22]),
        .I1(sect_cnt_reg[10]),
        .I2(first_sect),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sect_addr_buf[23]_i_1 
       (.I0(start_addr_buf[23]),
        .I1(sect_cnt_reg[11]),
        .I2(first_sect),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sect_addr_buf[24]_i_1 
       (.I0(start_addr_buf[24]),
        .I1(sect_cnt_reg[12]),
        .I2(first_sect),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sect_addr_buf[25]_i_1 
       (.I0(start_addr_buf[25]),
        .I1(sect_cnt_reg[13]),
        .I2(first_sect),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sect_addr_buf[26]_i_1 
       (.I0(start_addr_buf[26]),
        .I1(sect_cnt_reg[14]),
        .I2(first_sect),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sect_addr_buf[27]_i_1 
       (.I0(start_addr_buf[27]),
        .I1(sect_cnt_reg[15]),
        .I2(first_sect),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sect_addr_buf[28]_i_1 
       (.I0(start_addr_buf[28]),
        .I1(sect_cnt_reg[16]),
        .I2(first_sect),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sect_addr_buf[29]_i_1 
       (.I0(start_addr_buf[29]),
        .I1(sect_cnt_reg[17]),
        .I2(first_sect),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sect_addr_buf[30]_i_1 
       (.I0(start_addr_buf[30]),
        .I1(sect_cnt_reg[18]),
        .I2(first_sect),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sect_addr_buf[31]_i_1 
       (.I0(start_addr_buf[31]),
        .I1(sect_cnt_reg[19]),
        .I2(first_sect),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1 
       (.I0(first_sect),
        .I1(start_addr_buf[3]),
        .O(\sect_addr_buf[3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1 
       (.I0(first_sect),
        .I1(start_addr_buf[4]),
        .O(\sect_addr_buf[4]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1 
       (.I0(first_sect),
        .I1(start_addr_buf[5]),
        .O(\sect_addr_buf[5]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1 
       (.I0(first_sect),
        .I1(start_addr_buf[6]),
        .O(\sect_addr_buf[6]_i_1_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1 
       (.I0(first_sect),
        .I1(start_addr_buf[7]),
        .O(\sect_addr_buf[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1 
       (.I0(first_sect),
        .I1(start_addr_buf[8]),
        .O(\sect_addr_buf[8]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1 
       (.I0(first_sect),
        .I1(start_addr_buf[9]),
        .O(\sect_addr_buf[9]_i_1_n_3 ));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_addr_buf[10]_i_1_n_3 ),
        .Q(sect_addr_buf[10]),
        .R(fifo_resp_n_31));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_addr_buf[11]_i_2_n_3 ),
        .Q(sect_addr_buf[11]),
        .R(fifo_resp_n_31));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(sect_addr[12]),
        .Q(sect_addr_buf[12]),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(sect_addr[13]),
        .Q(sect_addr_buf[13]),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(sect_addr[14]),
        .Q(sect_addr_buf[14]),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(sect_addr[15]),
        .Q(sect_addr_buf[15]),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(sect_addr[16]),
        .Q(sect_addr_buf[16]),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(sect_addr[17]),
        .Q(sect_addr_buf[17]),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(sect_addr[18]),
        .Q(sect_addr_buf[18]),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(sect_addr[19]),
        .Q(sect_addr_buf[19]),
        .R(SR));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(sect_addr[20]),
        .Q(sect_addr_buf[20]),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(sect_addr[21]),
        .Q(sect_addr_buf[21]),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(sect_addr[22]),
        .Q(sect_addr_buf[22]),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(sect_addr[23]),
        .Q(sect_addr_buf[23]),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(sect_addr[24]),
        .Q(sect_addr_buf[24]),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(sect_addr[25]),
        .Q(sect_addr_buf[25]),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(sect_addr[26]),
        .Q(sect_addr_buf[26]),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(sect_addr[27]),
        .Q(sect_addr_buf[27]),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(sect_addr[28]),
        .Q(sect_addr_buf[28]),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(sect_addr[29]),
        .Q(sect_addr_buf[29]),
        .R(SR));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(sect_addr[30]),
        .Q(sect_addr_buf[30]),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(sect_addr[31]),
        .Q(sect_addr_buf[31]),
        .R(SR));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_addr_buf[3]_i_1_n_3 ),
        .Q(sect_addr_buf[3]),
        .R(fifo_resp_n_31));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_addr_buf[4]_i_1_n_3 ),
        .Q(sect_addr_buf[4]),
        .R(fifo_resp_n_31));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_addr_buf[5]_i_1_n_3 ),
        .Q(sect_addr_buf[5]),
        .R(fifo_resp_n_31));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_addr_buf[6]_i_1_n_3 ),
        .Q(sect_addr_buf[6]),
        .R(fifo_resp_n_31));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_addr_buf[7]_i_1_n_3 ),
        .Q(sect_addr_buf[7]),
        .R(fifo_resp_n_31));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_addr_buf[8]_i_1_n_3 ),
        .Q(sect_addr_buf[8]),
        .R(fifo_resp_n_31));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_addr_buf[9]_i_1_n_3 ),
        .Q(sect_addr_buf[9]),
        .R(fifo_resp_n_31));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_122),
        .D(fifo_resp_n_10),
        .Q(sect_cnt_reg[0]),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_122),
        .D(fifo_resp_n_16),
        .Q(sect_cnt_reg[10]),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_122),
        .D(fifo_resp_n_15),
        .Q(sect_cnt_reg[11]),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_122),
        .D(fifo_resp_n_22),
        .Q(sect_cnt_reg[12]),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_122),
        .D(fifo_resp_n_21),
        .Q(sect_cnt_reg[13]),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_122),
        .D(fifo_resp_n_20),
        .Q(sect_cnt_reg[14]),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_122),
        .D(fifo_resp_n_19),
        .Q(sect_cnt_reg[15]),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_122),
        .D(fifo_resp_n_26),
        .Q(sect_cnt_reg[16]),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_122),
        .D(fifo_resp_n_25),
        .Q(sect_cnt_reg[17]),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_122),
        .D(fifo_resp_n_24),
        .Q(sect_cnt_reg[18]),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_122),
        .D(fifo_resp_n_23),
        .Q(sect_cnt_reg[19]),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_122),
        .D(fifo_resp_n_9),
        .Q(sect_cnt_reg[1]),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_122),
        .D(fifo_resp_n_8),
        .Q(sect_cnt_reg[2]),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_122),
        .D(fifo_resp_n_7),
        .Q(sect_cnt_reg[3]),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_122),
        .D(fifo_resp_n_14),
        .Q(sect_cnt_reg[4]),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_122),
        .D(fifo_resp_n_13),
        .Q(sect_cnt_reg[5]),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_122),
        .D(fifo_resp_n_12),
        .Q(sect_cnt_reg[6]),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_122),
        .D(fifo_resp_n_11),
        .Q(sect_cnt_reg[7]),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_122),
        .D(fifo_resp_n_18),
        .Q(sect_cnt_reg[8]),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_122),
        .D(fifo_resp_n_17),
        .Q(sect_cnt_reg[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'hF0AA33FFF0AA33AA)) 
    \sect_len_buf[0]_i_1 
       (.I0(\end_addr_buf_reg_n_3_[3] ),
        .I1(start_addr_buf[3]),
        .I2(beat_len_buf[0]),
        .I3(first_sect),
        .I4(last_sect),
        .I5(p_23_in),
        .O(\sect_len_buf[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hF0AA33FFF0AA33AA)) 
    \sect_len_buf[1]_i_1 
       (.I0(\end_addr_buf_reg_n_3_[4] ),
        .I1(start_addr_buf[4]),
        .I2(beat_len_buf[1]),
        .I3(first_sect),
        .I4(last_sect),
        .I5(p_23_in),
        .O(\sect_len_buf[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hF0AA33FFF0AA33AA)) 
    \sect_len_buf[2]_i_1 
       (.I0(\end_addr_buf_reg_n_3_[5] ),
        .I1(start_addr_buf[5]),
        .I2(beat_len_buf[2]),
        .I3(first_sect),
        .I4(last_sect),
        .I5(p_23_in),
        .O(\sect_len_buf[2]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hF0AA33FFF0AA33AA)) 
    \sect_len_buf[3]_i_1 
       (.I0(\end_addr_buf_reg_n_3_[6] ),
        .I1(start_addr_buf[6]),
        .I2(beat_len_buf[3]),
        .I3(first_sect),
        .I4(last_sect),
        .I5(p_23_in),
        .O(\sect_len_buf[3]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hF0AA33FFF0AA33AA)) 
    \sect_len_buf[4]_i_1 
       (.I0(\end_addr_buf_reg_n_3_[7] ),
        .I1(start_addr_buf[7]),
        .I2(beat_len_buf[4]),
        .I3(first_sect),
        .I4(last_sect),
        .I5(p_23_in),
        .O(\sect_len_buf[4]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hF0AA33FFF0AA33AA)) 
    \sect_len_buf[5]_i_1 
       (.I0(\end_addr_buf_reg_n_3_[8] ),
        .I1(start_addr_buf[8]),
        .I2(beat_len_buf[5]),
        .I3(first_sect),
        .I4(last_sect),
        .I5(p_23_in),
        .O(\sect_len_buf[5]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hF0AA33FFF0AA33AA)) 
    \sect_len_buf[6]_i_1 
       (.I0(\end_addr_buf_reg_n_3_[9] ),
        .I1(start_addr_buf[9]),
        .I2(beat_len_buf[6]),
        .I3(first_sect),
        .I4(last_sect),
        .I5(p_23_in),
        .O(\sect_len_buf[6]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hF0AA33FFF0AA33AA)) 
    \sect_len_buf[7]_i_1 
       (.I0(\end_addr_buf_reg_n_3_[10] ),
        .I1(start_addr_buf[10]),
        .I2(beat_len_buf[7]),
        .I3(first_sect),
        .I4(last_sect),
        .I5(p_23_in),
        .O(\sect_len_buf[7]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hF0AA33FFF0AA33AA)) 
    \sect_len_buf[8]_i_2 
       (.I0(\end_addr_buf_reg_n_3_[11] ),
        .I1(start_addr_buf[11]),
        .I2(beat_len_buf[8]),
        .I3(first_sect),
        .I4(last_sect),
        .I5(p_23_in),
        .O(\sect_len_buf[8]_i_2_n_3 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_len_buf[0]_i_1_n_3 ),
        .Q(\sect_len_buf_reg_n_3_[0] ),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_len_buf[1]_i_1_n_3 ),
        .Q(\sect_len_buf_reg_n_3_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_len_buf[2]_i_1_n_3 ),
        .Q(\sect_len_buf_reg_n_3_[2] ),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_len_buf[3]_i_1_n_3 ),
        .Q(\sect_len_buf_reg_n_3_[3] ),
        .R(SR));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_len_buf[4]_i_1_n_3 ),
        .Q(sect_len_buf[4]),
        .R(SR));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_len_buf[5]_i_1_n_3 ),
        .Q(sect_len_buf[5]),
        .R(SR));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_len_buf[6]_i_1_n_3 ),
        .Q(sect_len_buf[6]),
        .R(SR));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_len_buf[7]_i_1_n_3 ),
        .Q(sect_len_buf[7]),
        .R(SR));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_len_buf[8]_i_2_n_3 ),
        .Q(sect_len_buf[8]),
        .R(SR));
  FDRE \start_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[10] ),
        .Q(start_addr_buf[10]),
        .R(SR));
  FDRE \start_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[11] ),
        .Q(start_addr_buf[11]),
        .R(SR));
  FDRE \start_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(data[0]),
        .Q(start_addr_buf[12]),
        .R(SR));
  FDRE \start_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(data[1]),
        .Q(start_addr_buf[13]),
        .R(SR));
  FDRE \start_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(data[2]),
        .Q(start_addr_buf[14]),
        .R(SR));
  FDRE \start_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(data[3]),
        .Q(start_addr_buf[15]),
        .R(SR));
  FDRE \start_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(data[4]),
        .Q(start_addr_buf[16]),
        .R(SR));
  FDRE \start_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(data[5]),
        .Q(start_addr_buf[17]),
        .R(SR));
  FDRE \start_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(data[6]),
        .Q(start_addr_buf[18]),
        .R(SR));
  FDRE \start_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(data[7]),
        .Q(start_addr_buf[19]),
        .R(SR));
  FDRE \start_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(data[8]),
        .Q(start_addr_buf[20]),
        .R(SR));
  FDRE \start_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(data[9]),
        .Q(start_addr_buf[21]),
        .R(SR));
  FDRE \start_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(data[10]),
        .Q(start_addr_buf[22]),
        .R(SR));
  FDRE \start_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(data[11]),
        .Q(start_addr_buf[23]),
        .R(SR));
  FDRE \start_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(data[12]),
        .Q(start_addr_buf[24]),
        .R(SR));
  FDRE \start_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(data[13]),
        .Q(start_addr_buf[25]),
        .R(SR));
  FDRE \start_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(data[14]),
        .Q(start_addr_buf[26]),
        .R(SR));
  FDRE \start_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(data[15]),
        .Q(start_addr_buf[27]),
        .R(SR));
  FDRE \start_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(data[16]),
        .Q(start_addr_buf[28]),
        .R(SR));
  FDRE \start_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(data[17]),
        .Q(start_addr_buf[29]),
        .R(SR));
  FDRE \start_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(data[18]),
        .Q(start_addr_buf[30]),
        .R(SR));
  FDRE \start_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(data[19]),
        .Q(start_addr_buf[31]),
        .R(SR));
  FDRE \start_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[3] ),
        .Q(start_addr_buf[3]),
        .R(SR));
  FDRE \start_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[4] ),
        .Q(start_addr_buf[4]),
        .R(SR));
  FDRE \start_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[5] ),
        .Q(start_addr_buf[5]),
        .R(SR));
  FDRE \start_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[6] ),
        .Q(start_addr_buf[6]),
        .R(SR));
  FDRE \start_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[7] ),
        .Q(start_addr_buf[7]),
        .R(SR));
  FDRE \start_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[8] ),
        .Q(start_addr_buf[8]),
        .R(SR));
  FDRE \start_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[9] ),
        .Q(start_addr_buf[9]),
        .R(SR));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_57),
        .Q(\start_addr_reg_n_3_[10] ),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_56),
        .Q(\start_addr_reg_n_3_[11] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_55),
        .Q(data[0]),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_54),
        .Q(data[1]),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_53),
        .Q(data[2]),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_52),
        .Q(data[3]),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_51),
        .Q(data[4]),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_50),
        .Q(data[5]),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_49),
        .Q(data[6]),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_48),
        .Q(data[7]),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_47),
        .Q(data[8]),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_46),
        .Q(data[9]),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_45),
        .Q(data[10]),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_44),
        .Q(data[11]),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_43),
        .Q(data[12]),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_42),
        .Q(data[13]),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_41),
        .Q(data[14]),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_40),
        .Q(data[15]),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_39),
        .Q(data[16]),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_38),
        .Q(data[17]),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_37),
        .Q(data[18]),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_36),
        .Q(data[19]),
        .R(SR));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_64),
        .Q(\start_addr_reg_n_3_[3] ),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_63),
        .Q(\start_addr_reg_n_3_[4] ),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_62),
        .Q(\start_addr_reg_n_3_[5] ),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_61),
        .Q(\start_addr_reg_n_3_[6] ),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_60),
        .Q(\start_addr_reg_n_3_[7] ),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_59),
        .Q(\start_addr_reg_n_3_[8] ),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_58),
        .Q(\start_addr_reg_n_3_[9] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \throttl_cnt[0]_i_1 
       (.I0(\m_axi_A_BUS_AWLEN[3] [0]),
        .I1(throttl_cnt10_out__4),
        .I2(\throttl_cnt_reg[1]_0 [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'hB88B)) 
    \throttl_cnt[1]_i_1 
       (.I0(\m_axi_A_BUS_AWLEN[3] [1]),
        .I1(throttl_cnt10_out__4),
        .I2(\throttl_cnt_reg[1]_0 [0]),
        .I3(\throttl_cnt_reg[1]_0 [1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hEAAA)) 
    \throttl_cnt[7]_i_1 
       (.I0(throttl_cnt10_out__4),
        .I1(\throttl_cnt_reg[7] ),
        .I2(m_axi_A_BUS_WVALID),
        .I3(m_axi_A_BUS_WREADY),
        .O(E));
  LUT6 #(
    .INIT(64'h8888888888888880)) 
    \throttl_cnt[7]_i_3 
       (.I0(AWREADY_Dummy),
        .I1(AWVALID_Dummy),
        .I2(\m_axi_A_BUS_AWLEN[3] [1]),
        .I3(\m_axi_A_BUS_AWLEN[3] [0]),
        .I4(\m_axi_A_BUS_AWLEN[3] [3]),
        .I5(\m_axi_A_BUS_AWLEN[3] [2]),
        .O(throttl_cnt10_out__4));
  FDRE wreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_resp_n_27),
        .Q(wreq_handling_reg_n_3),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_LL_prefetch_CFG_s_axi
   (s_axi_CFG_RVALID,
    interrupt,
    s_axi_CFG_WREADY,
    s_axi_CFG_BVALID,
    ap_start,
    \a1_reg_480_reg[28] ,
    s_axi_CFG_AWREADY,
    E,
    D,
    s_axi_CFG_ARREADY,
    s_axi_CFG_RDATA,
    SR,
    ap_clk,
    s_axi_CFG_RREADY,
    s_axi_CFG_ARVALID,
    s_axi_CFG_ARADDR,
    ap_rst_n,
    s_axi_CFG_AWVALID,
    s_axi_CFG_WDATA,
    s_axi_CFG_WSTRB,
    s_axi_CFG_WVALID,
    Q,
    s_axi_CFG_BREADY,
    \ap_CS_fsm_reg[51] ,
    \ap_CS_fsm_reg[22] ,
    \ap_CS_fsm_reg[68] ,
    \ap_CS_fsm_reg[47] ,
    s_axi_CFG_AWADDR);
  output s_axi_CFG_RVALID;
  output interrupt;
  output s_axi_CFG_WREADY;
  output s_axi_CFG_BVALID;
  output ap_start;
  output [28:0]\a1_reg_480_reg[28] ;
  output s_axi_CFG_AWREADY;
  output [0:0]E;
  output [0:0]D;
  output s_axi_CFG_ARREADY;
  output [31:0]s_axi_CFG_RDATA;
  input [0:0]SR;
  input ap_clk;
  input s_axi_CFG_RREADY;
  input s_axi_CFG_ARVALID;
  input [4:0]s_axi_CFG_ARADDR;
  input ap_rst_n;
  input s_axi_CFG_AWVALID;
  input [31:0]s_axi_CFG_WDATA;
  input [3:0]s_axi_CFG_WSTRB;
  input s_axi_CFG_WVALID;
  input [1:0]Q;
  input s_axi_CFG_BREADY;
  input \ap_CS_fsm_reg[51] ;
  input \ap_CS_fsm_reg[22] ;
  input \ap_CS_fsm_reg[68] ;
  input \ap_CS_fsm_reg[47] ;
  input [4:0]s_axi_CFG_AWADDR;

  wire [0:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [28:0]\a1_reg_480_reg[28] ;
  wire \ap_CS_fsm_reg[22] ;
  wire \ap_CS_fsm_reg[47] ;
  wire \ap_CS_fsm_reg[51] ;
  wire \ap_CS_fsm_reg[68] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_start;
  wire ar_hs;
  wire \int_a[0]_i_1_n_3 ;
  wire \int_a[10]_i_1_n_3 ;
  wire \int_a[11]_i_1_n_3 ;
  wire \int_a[12]_i_1_n_3 ;
  wire \int_a[13]_i_1_n_3 ;
  wire \int_a[14]_i_1_n_3 ;
  wire \int_a[15]_i_1_n_3 ;
  wire \int_a[16]_i_1_n_3 ;
  wire \int_a[17]_i_1_n_3 ;
  wire \int_a[18]_i_1_n_3 ;
  wire \int_a[19]_i_1_n_3 ;
  wire \int_a[1]_i_1_n_3 ;
  wire \int_a[20]_i_1_n_3 ;
  wire \int_a[21]_i_1_n_3 ;
  wire \int_a[22]_i_1_n_3 ;
  wire \int_a[23]_i_1_n_3 ;
  wire \int_a[24]_i_1_n_3 ;
  wire \int_a[25]_i_1_n_3 ;
  wire \int_a[26]_i_1_n_3 ;
  wire \int_a[27]_i_1_n_3 ;
  wire \int_a[28]_i_1_n_3 ;
  wire \int_a[29]_i_1_n_3 ;
  wire \int_a[2]_i_1_n_3 ;
  wire \int_a[30]_i_1_n_3 ;
  wire \int_a[31]_i_1_n_3 ;
  wire \int_a[31]_i_2_n_3 ;
  wire \int_a[31]_i_3_n_3 ;
  wire \int_a[3]_i_1_n_3 ;
  wire \int_a[4]_i_1_n_3 ;
  wire \int_a[5]_i_1_n_3 ;
  wire \int_a[6]_i_1_n_3 ;
  wire \int_a[7]_i_1_n_3 ;
  wire \int_a[8]_i_1_n_3 ;
  wire \int_a[9]_i_1_n_3 ;
  wire \int_a_reg_n_3_[0] ;
  wire \int_a_reg_n_3_[1] ;
  wire \int_a_reg_n_3_[2] ;
  wire int_ap_done;
  wire int_ap_done_i_1_n_3;
  wire int_ap_done_i_2_n_3;
  wire int_ap_start3_out;
  wire int_ap_start_i_1_n_3;
  wire int_auto_restart_i_1_n_3;
  wire int_auto_restart_reg_n_3;
  wire int_gie_i_1_n_3;
  wire int_gie_reg_n_3;
  wire \int_ier[0]_i_1_n_3 ;
  wire \int_ier[1]_i_1_n_3 ;
  wire \int_ier[1]_i_2_n_3 ;
  wire \int_ier_reg_n_3_[0] ;
  wire int_isr6_out;
  wire \int_isr[0]_i_1_n_3 ;
  wire \int_isr[1]_i_1_n_3 ;
  wire \int_isr_reg_n_3_[0] ;
  wire interrupt;
  wire p_0_in;
  wire p_1_in;
  wire [7:0]rdata;
  wire \rdata[0]_i_2_n_3 ;
  wire \rdata[10]_i_1_n_3 ;
  wire \rdata[11]_i_1_n_3 ;
  wire \rdata[12]_i_1_n_3 ;
  wire \rdata[13]_i_1_n_3 ;
  wire \rdata[14]_i_1_n_3 ;
  wire \rdata[15]_i_1_n_3 ;
  wire \rdata[16]_i_1_n_3 ;
  wire \rdata[17]_i_1_n_3 ;
  wire \rdata[18]_i_1_n_3 ;
  wire \rdata[19]_i_1_n_3 ;
  wire \rdata[1]_i_2_n_3 ;
  wire \rdata[20]_i_1_n_3 ;
  wire \rdata[21]_i_1_n_3 ;
  wire \rdata[22]_i_1_n_3 ;
  wire \rdata[23]_i_1_n_3 ;
  wire \rdata[24]_i_1_n_3 ;
  wire \rdata[25]_i_1_n_3 ;
  wire \rdata[26]_i_1_n_3 ;
  wire \rdata[27]_i_1_n_3 ;
  wire \rdata[28]_i_1_n_3 ;
  wire \rdata[29]_i_1_n_3 ;
  wire \rdata[2]_i_2_n_3 ;
  wire \rdata[30]_i_1_n_3 ;
  wire \rdata[31]_i_1_n_3 ;
  wire \rdata[31]_i_3_n_3 ;
  wire \rdata[4]_i_1_n_3 ;
  wire \rdata[5]_i_1_n_3 ;
  wire \rdata[6]_i_1_n_3 ;
  wire \rdata[7]_i_2_n_3 ;
  wire \rdata[7]_i_3_n_3 ;
  wire \rdata[7]_i_4_n_3 ;
  wire \rdata[7]_i_5_n_3 ;
  wire \rdata[8]_i_1_n_3 ;
  wire \rdata[9]_i_1_n_3 ;
  wire \rstate[0]_i_1_n_3 ;
  wire [4:0]s_axi_CFG_ARADDR;
  wire s_axi_CFG_ARREADY;
  wire s_axi_CFG_ARVALID;
  wire [4:0]s_axi_CFG_AWADDR;
  wire s_axi_CFG_AWREADY;
  wire s_axi_CFG_AWVALID;
  wire s_axi_CFG_BREADY;
  wire s_axi_CFG_BVALID;
  wire [31:0]s_axi_CFG_RDATA;
  wire s_axi_CFG_RREADY;
  wire s_axi_CFG_RVALID;
  wire [31:0]s_axi_CFG_WDATA;
  wire s_axi_CFG_WREADY;
  wire [3:0]s_axi_CFG_WSTRB;
  wire s_axi_CFG_WVALID;
  wire waddr;
  wire \waddr_reg_n_3_[0] ;
  wire \waddr_reg_n_3_[1] ;
  wire \waddr_reg_n_3_[2] ;
  wire \waddr_reg_n_3_[3] ;
  wire \waddr_reg_n_3_[4] ;
  wire [1:0]wstate;
  wire \wstate[0]_i_1_n_3 ;
  wire \wstate[1]_i_1_n_3 ;

  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \a1_reg_480[28]_i_1 
       (.I0(ap_start),
        .I1(Q[0]),
        .O(E));
  LUT6 #(
    .INIT(64'h5555555500000003)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(ap_start),
        .I1(\ap_CS_fsm_reg[51] ),
        .I2(\ap_CS_fsm_reg[22] ),
        .I3(\ap_CS_fsm_reg[68] ),
        .I4(\ap_CS_fsm_reg[47] ),
        .I5(Q[0]),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a[0]_i_1 
       (.I0(s_axi_CFG_WDATA[0]),
        .I1(s_axi_CFG_WSTRB[0]),
        .I2(\int_a_reg_n_3_[0] ),
        .O(\int_a[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a[10]_i_1 
       (.I0(s_axi_CFG_WDATA[10]),
        .I1(s_axi_CFG_WSTRB[1]),
        .I2(\a1_reg_480_reg[28] [7]),
        .O(\int_a[10]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a[11]_i_1 
       (.I0(s_axi_CFG_WDATA[11]),
        .I1(s_axi_CFG_WSTRB[1]),
        .I2(\a1_reg_480_reg[28] [8]),
        .O(\int_a[11]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a[12]_i_1 
       (.I0(s_axi_CFG_WDATA[12]),
        .I1(s_axi_CFG_WSTRB[1]),
        .I2(\a1_reg_480_reg[28] [9]),
        .O(\int_a[12]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a[13]_i_1 
       (.I0(s_axi_CFG_WDATA[13]),
        .I1(s_axi_CFG_WSTRB[1]),
        .I2(\a1_reg_480_reg[28] [10]),
        .O(\int_a[13]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a[14]_i_1 
       (.I0(s_axi_CFG_WDATA[14]),
        .I1(s_axi_CFG_WSTRB[1]),
        .I2(\a1_reg_480_reg[28] [11]),
        .O(\int_a[14]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a[15]_i_1 
       (.I0(s_axi_CFG_WDATA[15]),
        .I1(s_axi_CFG_WSTRB[1]),
        .I2(\a1_reg_480_reg[28] [12]),
        .O(\int_a[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a[16]_i_1 
       (.I0(s_axi_CFG_WDATA[16]),
        .I1(s_axi_CFG_WSTRB[2]),
        .I2(\a1_reg_480_reg[28] [13]),
        .O(\int_a[16]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a[17]_i_1 
       (.I0(s_axi_CFG_WDATA[17]),
        .I1(s_axi_CFG_WSTRB[2]),
        .I2(\a1_reg_480_reg[28] [14]),
        .O(\int_a[17]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a[18]_i_1 
       (.I0(s_axi_CFG_WDATA[18]),
        .I1(s_axi_CFG_WSTRB[2]),
        .I2(\a1_reg_480_reg[28] [15]),
        .O(\int_a[18]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a[19]_i_1 
       (.I0(s_axi_CFG_WDATA[19]),
        .I1(s_axi_CFG_WSTRB[2]),
        .I2(\a1_reg_480_reg[28] [16]),
        .O(\int_a[19]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a[1]_i_1 
       (.I0(s_axi_CFG_WDATA[1]),
        .I1(s_axi_CFG_WSTRB[0]),
        .I2(\int_a_reg_n_3_[1] ),
        .O(\int_a[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a[20]_i_1 
       (.I0(s_axi_CFG_WDATA[20]),
        .I1(s_axi_CFG_WSTRB[2]),
        .I2(\a1_reg_480_reg[28] [17]),
        .O(\int_a[20]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a[21]_i_1 
       (.I0(s_axi_CFG_WDATA[21]),
        .I1(s_axi_CFG_WSTRB[2]),
        .I2(\a1_reg_480_reg[28] [18]),
        .O(\int_a[21]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a[22]_i_1 
       (.I0(s_axi_CFG_WDATA[22]),
        .I1(s_axi_CFG_WSTRB[2]),
        .I2(\a1_reg_480_reg[28] [19]),
        .O(\int_a[22]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a[23]_i_1 
       (.I0(s_axi_CFG_WDATA[23]),
        .I1(s_axi_CFG_WSTRB[2]),
        .I2(\a1_reg_480_reg[28] [20]),
        .O(\int_a[23]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a[24]_i_1 
       (.I0(s_axi_CFG_WDATA[24]),
        .I1(s_axi_CFG_WSTRB[3]),
        .I2(\a1_reg_480_reg[28] [21]),
        .O(\int_a[24]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a[25]_i_1 
       (.I0(s_axi_CFG_WDATA[25]),
        .I1(s_axi_CFG_WSTRB[3]),
        .I2(\a1_reg_480_reg[28] [22]),
        .O(\int_a[25]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a[26]_i_1 
       (.I0(s_axi_CFG_WDATA[26]),
        .I1(s_axi_CFG_WSTRB[3]),
        .I2(\a1_reg_480_reg[28] [23]),
        .O(\int_a[26]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a[27]_i_1 
       (.I0(s_axi_CFG_WDATA[27]),
        .I1(s_axi_CFG_WSTRB[3]),
        .I2(\a1_reg_480_reg[28] [24]),
        .O(\int_a[27]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a[28]_i_1 
       (.I0(s_axi_CFG_WDATA[28]),
        .I1(s_axi_CFG_WSTRB[3]),
        .I2(\a1_reg_480_reg[28] [25]),
        .O(\int_a[28]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a[29]_i_1 
       (.I0(s_axi_CFG_WDATA[29]),
        .I1(s_axi_CFG_WSTRB[3]),
        .I2(\a1_reg_480_reg[28] [26]),
        .O(\int_a[29]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a[2]_i_1 
       (.I0(s_axi_CFG_WDATA[2]),
        .I1(s_axi_CFG_WSTRB[0]),
        .I2(\int_a_reg_n_3_[2] ),
        .O(\int_a[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a[30]_i_1 
       (.I0(s_axi_CFG_WDATA[30]),
        .I1(s_axi_CFG_WSTRB[3]),
        .I2(\a1_reg_480_reg[28] [27]),
        .O(\int_a[30]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \int_a[31]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\waddr_reg_n_3_[2] ),
        .I2(\waddr_reg_n_3_[4] ),
        .I3(\int_a[31]_i_3_n_3 ),
        .O(\int_a[31]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a[31]_i_2 
       (.I0(s_axi_CFG_WDATA[31]),
        .I1(s_axi_CFG_WSTRB[3]),
        .I2(\a1_reg_480_reg[28] [28]),
        .O(\int_a[31]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF7)) 
    \int_a[31]_i_3 
       (.I0(s_axi_CFG_WVALID),
        .I1(wstate[0]),
        .I2(wstate[1]),
        .I3(\waddr_reg_n_3_[0] ),
        .I4(\waddr_reg_n_3_[1] ),
        .O(\int_a[31]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a[3]_i_1 
       (.I0(s_axi_CFG_WDATA[3]),
        .I1(s_axi_CFG_WSTRB[0]),
        .I2(\a1_reg_480_reg[28] [0]),
        .O(\int_a[3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a[4]_i_1 
       (.I0(s_axi_CFG_WDATA[4]),
        .I1(s_axi_CFG_WSTRB[0]),
        .I2(\a1_reg_480_reg[28] [1]),
        .O(\int_a[4]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a[5]_i_1 
       (.I0(s_axi_CFG_WDATA[5]),
        .I1(s_axi_CFG_WSTRB[0]),
        .I2(\a1_reg_480_reg[28] [2]),
        .O(\int_a[5]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a[6]_i_1 
       (.I0(s_axi_CFG_WDATA[6]),
        .I1(s_axi_CFG_WSTRB[0]),
        .I2(\a1_reg_480_reg[28] [3]),
        .O(\int_a[6]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a[7]_i_1 
       (.I0(s_axi_CFG_WDATA[7]),
        .I1(s_axi_CFG_WSTRB[0]),
        .I2(\a1_reg_480_reg[28] [4]),
        .O(\int_a[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a[8]_i_1 
       (.I0(s_axi_CFG_WDATA[8]),
        .I1(s_axi_CFG_WSTRB[1]),
        .I2(\a1_reg_480_reg[28] [5]),
        .O(\int_a[8]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a[9]_i_1 
       (.I0(s_axi_CFG_WDATA[9]),
        .I1(s_axi_CFG_WSTRB[1]),
        .I2(\a1_reg_480_reg[28] [6]),
        .O(\int_a[9]_i_1_n_3 ));
  FDRE \int_a_reg[0] 
       (.C(ap_clk),
        .CE(\int_a[31]_i_1_n_3 ),
        .D(\int_a[0]_i_1_n_3 ),
        .Q(\int_a_reg_n_3_[0] ),
        .R(SR));
  FDRE \int_a_reg[10] 
       (.C(ap_clk),
        .CE(\int_a[31]_i_1_n_3 ),
        .D(\int_a[10]_i_1_n_3 ),
        .Q(\a1_reg_480_reg[28] [7]),
        .R(SR));
  FDRE \int_a_reg[11] 
       (.C(ap_clk),
        .CE(\int_a[31]_i_1_n_3 ),
        .D(\int_a[11]_i_1_n_3 ),
        .Q(\a1_reg_480_reg[28] [8]),
        .R(SR));
  FDRE \int_a_reg[12] 
       (.C(ap_clk),
        .CE(\int_a[31]_i_1_n_3 ),
        .D(\int_a[12]_i_1_n_3 ),
        .Q(\a1_reg_480_reg[28] [9]),
        .R(SR));
  FDRE \int_a_reg[13] 
       (.C(ap_clk),
        .CE(\int_a[31]_i_1_n_3 ),
        .D(\int_a[13]_i_1_n_3 ),
        .Q(\a1_reg_480_reg[28] [10]),
        .R(SR));
  FDRE \int_a_reg[14] 
       (.C(ap_clk),
        .CE(\int_a[31]_i_1_n_3 ),
        .D(\int_a[14]_i_1_n_3 ),
        .Q(\a1_reg_480_reg[28] [11]),
        .R(SR));
  FDRE \int_a_reg[15] 
       (.C(ap_clk),
        .CE(\int_a[31]_i_1_n_3 ),
        .D(\int_a[15]_i_1_n_3 ),
        .Q(\a1_reg_480_reg[28] [12]),
        .R(SR));
  FDRE \int_a_reg[16] 
       (.C(ap_clk),
        .CE(\int_a[31]_i_1_n_3 ),
        .D(\int_a[16]_i_1_n_3 ),
        .Q(\a1_reg_480_reg[28] [13]),
        .R(SR));
  FDRE \int_a_reg[17] 
       (.C(ap_clk),
        .CE(\int_a[31]_i_1_n_3 ),
        .D(\int_a[17]_i_1_n_3 ),
        .Q(\a1_reg_480_reg[28] [14]),
        .R(SR));
  FDRE \int_a_reg[18] 
       (.C(ap_clk),
        .CE(\int_a[31]_i_1_n_3 ),
        .D(\int_a[18]_i_1_n_3 ),
        .Q(\a1_reg_480_reg[28] [15]),
        .R(SR));
  FDRE \int_a_reg[19] 
       (.C(ap_clk),
        .CE(\int_a[31]_i_1_n_3 ),
        .D(\int_a[19]_i_1_n_3 ),
        .Q(\a1_reg_480_reg[28] [16]),
        .R(SR));
  FDRE \int_a_reg[1] 
       (.C(ap_clk),
        .CE(\int_a[31]_i_1_n_3 ),
        .D(\int_a[1]_i_1_n_3 ),
        .Q(\int_a_reg_n_3_[1] ),
        .R(SR));
  FDRE \int_a_reg[20] 
       (.C(ap_clk),
        .CE(\int_a[31]_i_1_n_3 ),
        .D(\int_a[20]_i_1_n_3 ),
        .Q(\a1_reg_480_reg[28] [17]),
        .R(SR));
  FDRE \int_a_reg[21] 
       (.C(ap_clk),
        .CE(\int_a[31]_i_1_n_3 ),
        .D(\int_a[21]_i_1_n_3 ),
        .Q(\a1_reg_480_reg[28] [18]),
        .R(SR));
  FDRE \int_a_reg[22] 
       (.C(ap_clk),
        .CE(\int_a[31]_i_1_n_3 ),
        .D(\int_a[22]_i_1_n_3 ),
        .Q(\a1_reg_480_reg[28] [19]),
        .R(SR));
  FDRE \int_a_reg[23] 
       (.C(ap_clk),
        .CE(\int_a[31]_i_1_n_3 ),
        .D(\int_a[23]_i_1_n_3 ),
        .Q(\a1_reg_480_reg[28] [20]),
        .R(SR));
  FDRE \int_a_reg[24] 
       (.C(ap_clk),
        .CE(\int_a[31]_i_1_n_3 ),
        .D(\int_a[24]_i_1_n_3 ),
        .Q(\a1_reg_480_reg[28] [21]),
        .R(SR));
  FDRE \int_a_reg[25] 
       (.C(ap_clk),
        .CE(\int_a[31]_i_1_n_3 ),
        .D(\int_a[25]_i_1_n_3 ),
        .Q(\a1_reg_480_reg[28] [22]),
        .R(SR));
  FDRE \int_a_reg[26] 
       (.C(ap_clk),
        .CE(\int_a[31]_i_1_n_3 ),
        .D(\int_a[26]_i_1_n_3 ),
        .Q(\a1_reg_480_reg[28] [23]),
        .R(SR));
  FDRE \int_a_reg[27] 
       (.C(ap_clk),
        .CE(\int_a[31]_i_1_n_3 ),
        .D(\int_a[27]_i_1_n_3 ),
        .Q(\a1_reg_480_reg[28] [24]),
        .R(SR));
  FDRE \int_a_reg[28] 
       (.C(ap_clk),
        .CE(\int_a[31]_i_1_n_3 ),
        .D(\int_a[28]_i_1_n_3 ),
        .Q(\a1_reg_480_reg[28] [25]),
        .R(SR));
  FDRE \int_a_reg[29] 
       (.C(ap_clk),
        .CE(\int_a[31]_i_1_n_3 ),
        .D(\int_a[29]_i_1_n_3 ),
        .Q(\a1_reg_480_reg[28] [26]),
        .R(SR));
  FDRE \int_a_reg[2] 
       (.C(ap_clk),
        .CE(\int_a[31]_i_1_n_3 ),
        .D(\int_a[2]_i_1_n_3 ),
        .Q(\int_a_reg_n_3_[2] ),
        .R(SR));
  FDRE \int_a_reg[30] 
       (.C(ap_clk),
        .CE(\int_a[31]_i_1_n_3 ),
        .D(\int_a[30]_i_1_n_3 ),
        .Q(\a1_reg_480_reg[28] [27]),
        .R(SR));
  FDRE \int_a_reg[31] 
       (.C(ap_clk),
        .CE(\int_a[31]_i_1_n_3 ),
        .D(\int_a[31]_i_2_n_3 ),
        .Q(\a1_reg_480_reg[28] [28]),
        .R(SR));
  FDRE \int_a_reg[3] 
       (.C(ap_clk),
        .CE(\int_a[31]_i_1_n_3 ),
        .D(\int_a[3]_i_1_n_3 ),
        .Q(\a1_reg_480_reg[28] [0]),
        .R(SR));
  FDRE \int_a_reg[4] 
       (.C(ap_clk),
        .CE(\int_a[31]_i_1_n_3 ),
        .D(\int_a[4]_i_1_n_3 ),
        .Q(\a1_reg_480_reg[28] [1]),
        .R(SR));
  FDRE \int_a_reg[5] 
       (.C(ap_clk),
        .CE(\int_a[31]_i_1_n_3 ),
        .D(\int_a[5]_i_1_n_3 ),
        .Q(\a1_reg_480_reg[28] [2]),
        .R(SR));
  FDRE \int_a_reg[6] 
       (.C(ap_clk),
        .CE(\int_a[31]_i_1_n_3 ),
        .D(\int_a[6]_i_1_n_3 ),
        .Q(\a1_reg_480_reg[28] [3]),
        .R(SR));
  FDRE \int_a_reg[7] 
       (.C(ap_clk),
        .CE(\int_a[31]_i_1_n_3 ),
        .D(\int_a[7]_i_1_n_3 ),
        .Q(\a1_reg_480_reg[28] [4]),
        .R(SR));
  FDRE \int_a_reg[8] 
       (.C(ap_clk),
        .CE(\int_a[31]_i_1_n_3 ),
        .D(\int_a[8]_i_1_n_3 ),
        .Q(\a1_reg_480_reg[28] [5]),
        .R(SR));
  FDRE \int_a_reg[9] 
       (.C(ap_clk),
        .CE(\int_a[31]_i_1_n_3 ),
        .D(\int_a[9]_i_1_n_3 ),
        .Q(\a1_reg_480_reg[28] [6]),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFEAAAA)) 
    int_ap_done_i_1
       (.I0(Q[1]),
        .I1(int_ap_done_i_2_n_3),
        .I2(s_axi_CFG_ARADDR[4]),
        .I3(s_axi_CFG_ARADDR[0]),
        .I4(int_ap_done),
        .O(int_ap_done_i_1_n_3));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEFFFFF)) 
    int_ap_done_i_2
       (.I0(s_axi_CFG_ARADDR[2]),
        .I1(s_axi_CFG_ARADDR[3]),
        .I2(s_axi_CFG_ARVALID),
        .I3(s_axi_CFG_RVALID),
        .I4(ap_rst_n),
        .I5(s_axi_CFG_ARADDR[1]),
        .O(int_ap_done_i_2_n_3));
  FDRE int_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_done_i_1_n_3),
        .Q(int_ap_done),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'hFBF8)) 
    int_ap_start_i_1
       (.I0(int_auto_restart_reg_n_3),
        .I1(Q[1]),
        .I2(int_ap_start3_out),
        .I3(ap_start),
        .O(int_ap_start_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    int_ap_start_i_2
       (.I0(s_axi_CFG_WDATA[0]),
        .I1(\waddr_reg_n_3_[3] ),
        .I2(\int_ier[1]_i_2_n_3 ),
        .I3(\waddr_reg_n_3_[2] ),
        .I4(s_axi_CFG_WSTRB[0]),
        .O(int_ap_start3_out));
  FDRE int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_3),
        .Q(ap_start),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    int_auto_restart_i_1
       (.I0(s_axi_CFG_WDATA[7]),
        .I1(s_axi_CFG_WSTRB[0]),
        .I2(\waddr_reg_n_3_[2] ),
        .I3(\int_ier[1]_i_2_n_3 ),
        .I4(\waddr_reg_n_3_[3] ),
        .I5(int_auto_restart_reg_n_3),
        .O(int_auto_restart_i_1_n_3));
  FDRE int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_3),
        .Q(int_auto_restart_reg_n_3),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    int_gie_i_1
       (.I0(s_axi_CFG_WDATA[0]),
        .I1(s_axi_CFG_WSTRB[0]),
        .I2(\int_ier[1]_i_2_n_3 ),
        .I3(\waddr_reg_n_3_[3] ),
        .I4(\waddr_reg_n_3_[2] ),
        .I5(int_gie_reg_n_3),
        .O(int_gie_i_1_n_3));
  FDRE int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_3),
        .Q(int_gie_reg_n_3),
        .R(SR));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_CFG_WDATA[0]),
        .I1(s_axi_CFG_WSTRB[0]),
        .I2(\waddr_reg_n_3_[2] ),
        .I3(\waddr_reg_n_3_[3] ),
        .I4(\int_ier[1]_i_2_n_3 ),
        .I5(\int_ier_reg_n_3_[0] ),
        .O(\int_ier[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_CFG_WDATA[1]),
        .I1(s_axi_CFG_WSTRB[0]),
        .I2(\waddr_reg_n_3_[2] ),
        .I3(\waddr_reg_n_3_[3] ),
        .I4(\int_ier[1]_i_2_n_3 ),
        .I5(p_0_in),
        .O(\int_ier[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \int_ier[1]_i_2 
       (.I0(\waddr_reg_n_3_[4] ),
        .I1(\waddr_reg_n_3_[1] ),
        .I2(\waddr_reg_n_3_[0] ),
        .I3(wstate[1]),
        .I4(wstate[0]),
        .I5(s_axi_CFG_WVALID),
        .O(\int_ier[1]_i_2_n_3 ));
  FDRE \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_3 ),
        .Q(\int_ier_reg_n_3_[0] ),
        .R(SR));
  FDRE \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_3 ),
        .Q(p_0_in),
        .R(SR));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_CFG_WDATA[0]),
        .I1(int_isr6_out),
        .I2(\int_ier_reg_n_3_[0] ),
        .I3(Q[1]),
        .I4(\int_isr_reg_n_3_[0] ),
        .O(\int_isr[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \int_isr[0]_i_2 
       (.I0(s_axi_CFG_WSTRB[0]),
        .I1(\waddr_reg_n_3_[3] ),
        .I2(\int_ier[1]_i_2_n_3 ),
        .I3(\waddr_reg_n_3_[2] ),
        .O(int_isr6_out));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_CFG_WDATA[1]),
        .I1(int_isr6_out),
        .I2(p_0_in),
        .I3(Q[1]),
        .I4(p_1_in),
        .O(\int_isr[1]_i_1_n_3 ));
  FDRE \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_3 ),
        .Q(\int_isr_reg_n_3_[0] ),
        .R(SR));
  FDRE \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_3 ),
        .Q(p_1_in),
        .R(SR));
  LUT3 #(
    .INIT(8'hA8)) 
    interrupt_INST_0
       (.I0(int_gie_reg_n_3),
        .I1(\int_isr_reg_n_3_[0] ),
        .I2(p_1_in),
        .O(interrupt));
  LUT4 #(
    .INIT(16'h8830)) 
    \rdata[0]_i_1 
       (.I0(\rdata[0]_i_2_n_3 ),
        .I1(\rdata[7]_i_4_n_3 ),
        .I2(\int_a_reg_n_3_[0] ),
        .I3(\rdata[7]_i_5_n_3 ),
        .O(rdata[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_2 
       (.I0(\int_isr_reg_n_3_[0] ),
        .I1(\int_ier_reg_n_3_[0] ),
        .I2(\rdata[7]_i_2_n_3 ),
        .I3(int_gie_reg_n_3),
        .I4(\rdata[7]_i_3_n_3 ),
        .I5(ap_start),
        .O(\rdata[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \rdata[10]_i_1 
       (.I0(\a1_reg_480_reg[28] [7]),
        .I1(s_axi_CFG_ARADDR[1]),
        .I2(s_axi_CFG_ARADDR[4]),
        .I3(s_axi_CFG_ARADDR[3]),
        .I4(s_axi_CFG_ARADDR[0]),
        .I5(s_axi_CFG_ARADDR[2]),
        .O(\rdata[10]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \rdata[11]_i_1 
       (.I0(\a1_reg_480_reg[28] [8]),
        .I1(s_axi_CFG_ARADDR[1]),
        .I2(s_axi_CFG_ARADDR[4]),
        .I3(s_axi_CFG_ARADDR[3]),
        .I4(s_axi_CFG_ARADDR[0]),
        .I5(s_axi_CFG_ARADDR[2]),
        .O(\rdata[11]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \rdata[12]_i_1 
       (.I0(\a1_reg_480_reg[28] [9]),
        .I1(s_axi_CFG_ARADDR[1]),
        .I2(s_axi_CFG_ARADDR[4]),
        .I3(s_axi_CFG_ARADDR[3]),
        .I4(s_axi_CFG_ARADDR[0]),
        .I5(s_axi_CFG_ARADDR[2]),
        .O(\rdata[12]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \rdata[13]_i_1 
       (.I0(\a1_reg_480_reg[28] [10]),
        .I1(s_axi_CFG_ARADDR[1]),
        .I2(s_axi_CFG_ARADDR[4]),
        .I3(s_axi_CFG_ARADDR[3]),
        .I4(s_axi_CFG_ARADDR[0]),
        .I5(s_axi_CFG_ARADDR[2]),
        .O(\rdata[13]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \rdata[14]_i_1 
       (.I0(\a1_reg_480_reg[28] [11]),
        .I1(s_axi_CFG_ARADDR[1]),
        .I2(s_axi_CFG_ARADDR[4]),
        .I3(s_axi_CFG_ARADDR[3]),
        .I4(s_axi_CFG_ARADDR[0]),
        .I5(s_axi_CFG_ARADDR[2]),
        .O(\rdata[14]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \rdata[15]_i_1 
       (.I0(\a1_reg_480_reg[28] [12]),
        .I1(s_axi_CFG_ARADDR[1]),
        .I2(s_axi_CFG_ARADDR[4]),
        .I3(s_axi_CFG_ARADDR[3]),
        .I4(s_axi_CFG_ARADDR[0]),
        .I5(s_axi_CFG_ARADDR[2]),
        .O(\rdata[15]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \rdata[16]_i_1 
       (.I0(\a1_reg_480_reg[28] [13]),
        .I1(s_axi_CFG_ARADDR[1]),
        .I2(s_axi_CFG_ARADDR[4]),
        .I3(s_axi_CFG_ARADDR[3]),
        .I4(s_axi_CFG_ARADDR[0]),
        .I5(s_axi_CFG_ARADDR[2]),
        .O(\rdata[16]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \rdata[17]_i_1 
       (.I0(\a1_reg_480_reg[28] [14]),
        .I1(s_axi_CFG_ARADDR[1]),
        .I2(s_axi_CFG_ARADDR[4]),
        .I3(s_axi_CFG_ARADDR[3]),
        .I4(s_axi_CFG_ARADDR[0]),
        .I5(s_axi_CFG_ARADDR[2]),
        .O(\rdata[17]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \rdata[18]_i_1 
       (.I0(\a1_reg_480_reg[28] [15]),
        .I1(s_axi_CFG_ARADDR[1]),
        .I2(s_axi_CFG_ARADDR[4]),
        .I3(s_axi_CFG_ARADDR[3]),
        .I4(s_axi_CFG_ARADDR[0]),
        .I5(s_axi_CFG_ARADDR[2]),
        .O(\rdata[18]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \rdata[19]_i_1 
       (.I0(\a1_reg_480_reg[28] [16]),
        .I1(s_axi_CFG_ARADDR[1]),
        .I2(s_axi_CFG_ARADDR[4]),
        .I3(s_axi_CFG_ARADDR[3]),
        .I4(s_axi_CFG_ARADDR[0]),
        .I5(s_axi_CFG_ARADDR[2]),
        .O(\rdata[19]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h8830)) 
    \rdata[1]_i_1 
       (.I0(\rdata[1]_i_2_n_3 ),
        .I1(\rdata[7]_i_4_n_3 ),
        .I2(\int_a_reg_n_3_[1] ),
        .I3(\rdata[7]_i_5_n_3 ),
        .O(rdata[1]));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[1]_i_2 
       (.I0(p_1_in),
        .I1(p_0_in),
        .I2(\rdata[7]_i_2_n_3 ),
        .I3(int_ap_done),
        .I4(\rdata[7]_i_3_n_3 ),
        .O(\rdata[1]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \rdata[20]_i_1 
       (.I0(\a1_reg_480_reg[28] [17]),
        .I1(s_axi_CFG_ARADDR[1]),
        .I2(s_axi_CFG_ARADDR[4]),
        .I3(s_axi_CFG_ARADDR[3]),
        .I4(s_axi_CFG_ARADDR[0]),
        .I5(s_axi_CFG_ARADDR[2]),
        .O(\rdata[20]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \rdata[21]_i_1 
       (.I0(\a1_reg_480_reg[28] [18]),
        .I1(s_axi_CFG_ARADDR[1]),
        .I2(s_axi_CFG_ARADDR[4]),
        .I3(s_axi_CFG_ARADDR[3]),
        .I4(s_axi_CFG_ARADDR[0]),
        .I5(s_axi_CFG_ARADDR[2]),
        .O(\rdata[21]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \rdata[22]_i_1 
       (.I0(\a1_reg_480_reg[28] [19]),
        .I1(s_axi_CFG_ARADDR[1]),
        .I2(s_axi_CFG_ARADDR[4]),
        .I3(s_axi_CFG_ARADDR[3]),
        .I4(s_axi_CFG_ARADDR[0]),
        .I5(s_axi_CFG_ARADDR[2]),
        .O(\rdata[22]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \rdata[23]_i_1 
       (.I0(\a1_reg_480_reg[28] [20]),
        .I1(s_axi_CFG_ARADDR[1]),
        .I2(s_axi_CFG_ARADDR[4]),
        .I3(s_axi_CFG_ARADDR[3]),
        .I4(s_axi_CFG_ARADDR[0]),
        .I5(s_axi_CFG_ARADDR[2]),
        .O(\rdata[23]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \rdata[24]_i_1 
       (.I0(\a1_reg_480_reg[28] [21]),
        .I1(s_axi_CFG_ARADDR[1]),
        .I2(s_axi_CFG_ARADDR[4]),
        .I3(s_axi_CFG_ARADDR[3]),
        .I4(s_axi_CFG_ARADDR[0]),
        .I5(s_axi_CFG_ARADDR[2]),
        .O(\rdata[24]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \rdata[25]_i_1 
       (.I0(\a1_reg_480_reg[28] [22]),
        .I1(s_axi_CFG_ARADDR[1]),
        .I2(s_axi_CFG_ARADDR[4]),
        .I3(s_axi_CFG_ARADDR[3]),
        .I4(s_axi_CFG_ARADDR[0]),
        .I5(s_axi_CFG_ARADDR[2]),
        .O(\rdata[25]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \rdata[26]_i_1 
       (.I0(\a1_reg_480_reg[28] [23]),
        .I1(s_axi_CFG_ARADDR[1]),
        .I2(s_axi_CFG_ARADDR[4]),
        .I3(s_axi_CFG_ARADDR[3]),
        .I4(s_axi_CFG_ARADDR[0]),
        .I5(s_axi_CFG_ARADDR[2]),
        .O(\rdata[26]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \rdata[27]_i_1 
       (.I0(\a1_reg_480_reg[28] [24]),
        .I1(s_axi_CFG_ARADDR[1]),
        .I2(s_axi_CFG_ARADDR[4]),
        .I3(s_axi_CFG_ARADDR[3]),
        .I4(s_axi_CFG_ARADDR[0]),
        .I5(s_axi_CFG_ARADDR[2]),
        .O(\rdata[27]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \rdata[28]_i_1 
       (.I0(\a1_reg_480_reg[28] [25]),
        .I1(s_axi_CFG_ARADDR[1]),
        .I2(s_axi_CFG_ARADDR[4]),
        .I3(s_axi_CFG_ARADDR[3]),
        .I4(s_axi_CFG_ARADDR[0]),
        .I5(s_axi_CFG_ARADDR[2]),
        .O(\rdata[28]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \rdata[29]_i_1 
       (.I0(\a1_reg_480_reg[28] [26]),
        .I1(s_axi_CFG_ARADDR[1]),
        .I2(s_axi_CFG_ARADDR[4]),
        .I3(s_axi_CFG_ARADDR[3]),
        .I4(s_axi_CFG_ARADDR[0]),
        .I5(s_axi_CFG_ARADDR[2]),
        .O(\rdata[29]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h000000000F040004)) 
    \rdata[2]_i_1 
       (.I0(ap_start),
        .I1(Q[0]),
        .I2(\rdata[7]_i_2_n_3 ),
        .I3(\rdata[2]_i_2_n_3 ),
        .I4(\int_a_reg_n_3_[2] ),
        .I5(\rdata[7]_i_3_n_3 ),
        .O(rdata[2]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \rdata[2]_i_2 
       (.I0(s_axi_CFG_ARADDR[1]),
        .I1(s_axi_CFG_ARADDR[0]),
        .I2(s_axi_CFG_ARADDR[4]),
        .O(\rdata[2]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \rdata[30]_i_1 
       (.I0(\a1_reg_480_reg[28] [27]),
        .I1(s_axi_CFG_ARADDR[1]),
        .I2(s_axi_CFG_ARADDR[4]),
        .I3(s_axi_CFG_ARADDR[3]),
        .I4(s_axi_CFG_ARADDR[0]),
        .I5(s_axi_CFG_ARADDR[2]),
        .O(\rdata[30]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \rdata[31]_i_1 
       (.I0(s_axi_CFG_ARVALID),
        .I1(s_axi_CFG_RVALID),
        .I2(ap_rst_n),
        .I3(s_axi_CFG_ARADDR[1]),
        .I4(s_axi_CFG_ARADDR[0]),
        .I5(s_axi_CFG_ARADDR[4]),
        .O(\rdata[31]_i_1_n_3 ));
  LUT3 #(
    .INIT(8'h20)) 
    \rdata[31]_i_2 
       (.I0(s_axi_CFG_ARVALID),
        .I1(s_axi_CFG_RVALID),
        .I2(ap_rst_n),
        .O(ar_hs));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \rdata[31]_i_3 
       (.I0(\a1_reg_480_reg[28] [28]),
        .I1(s_axi_CFG_ARADDR[1]),
        .I2(s_axi_CFG_ARADDR[4]),
        .I3(s_axi_CFG_ARADDR[3]),
        .I4(s_axi_CFG_ARADDR[0]),
        .I5(s_axi_CFG_ARADDR[2]),
        .O(\rdata[31]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h0400040000FF0000)) 
    \rdata[3]_i_1 
       (.I0(\rdata[7]_i_2_n_3 ),
        .I1(Q[1]),
        .I2(\rdata[7]_i_3_n_3 ),
        .I3(\rdata[7]_i_4_n_3 ),
        .I4(\a1_reg_480_reg[28] [0]),
        .I5(\rdata[7]_i_5_n_3 ),
        .O(rdata[3]));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \rdata[4]_i_1 
       (.I0(\a1_reg_480_reg[28] [1]),
        .I1(s_axi_CFG_ARADDR[1]),
        .I2(s_axi_CFG_ARADDR[4]),
        .I3(s_axi_CFG_ARADDR[3]),
        .I4(s_axi_CFG_ARADDR[0]),
        .I5(s_axi_CFG_ARADDR[2]),
        .O(\rdata[4]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \rdata[5]_i_1 
       (.I0(\a1_reg_480_reg[28] [2]),
        .I1(s_axi_CFG_ARADDR[1]),
        .I2(s_axi_CFG_ARADDR[4]),
        .I3(s_axi_CFG_ARADDR[3]),
        .I4(s_axi_CFG_ARADDR[0]),
        .I5(s_axi_CFG_ARADDR[2]),
        .O(\rdata[5]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \rdata[6]_i_1 
       (.I0(\a1_reg_480_reg[28] [3]),
        .I1(s_axi_CFG_ARADDR[1]),
        .I2(s_axi_CFG_ARADDR[4]),
        .I3(s_axi_CFG_ARADDR[3]),
        .I4(s_axi_CFG_ARADDR[0]),
        .I5(s_axi_CFG_ARADDR[2]),
        .O(\rdata[6]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0400040000FF0000)) 
    \rdata[7]_i_1 
       (.I0(\rdata[7]_i_2_n_3 ),
        .I1(int_auto_restart_reg_n_3),
        .I2(\rdata[7]_i_3_n_3 ),
        .I3(\rdata[7]_i_4_n_3 ),
        .I4(\a1_reg_480_reg[28] [4]),
        .I5(\rdata[7]_i_5_n_3 ),
        .O(rdata[7]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \rdata[7]_i_2 
       (.I0(s_axi_CFG_ARADDR[4]),
        .I1(s_axi_CFG_ARADDR[0]),
        .I2(s_axi_CFG_ARADDR[3]),
        .I3(s_axi_CFG_ARADDR[1]),
        .O(\rdata[7]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT5 #(
    .INIT(32'hFFFFFEEE)) 
    \rdata[7]_i_3 
       (.I0(s_axi_CFG_ARADDR[2]),
        .I1(s_axi_CFG_ARADDR[0]),
        .I2(s_axi_CFG_ARADDR[3]),
        .I3(s_axi_CFG_ARADDR[4]),
        .I4(s_axi_CFG_ARADDR[1]),
        .O(\rdata[7]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \rdata[7]_i_4 
       (.I0(s_axi_CFG_ARADDR[4]),
        .I1(s_axi_CFG_ARADDR[0]),
        .I2(s_axi_CFG_ARADDR[1]),
        .O(\rdata[7]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \rdata[7]_i_5 
       (.I0(s_axi_CFG_ARADDR[2]),
        .I1(s_axi_CFG_ARADDR[0]),
        .I2(s_axi_CFG_ARADDR[3]),
        .I3(s_axi_CFG_ARADDR[4]),
        .I4(s_axi_CFG_ARADDR[1]),
        .O(\rdata[7]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \rdata[8]_i_1 
       (.I0(\a1_reg_480_reg[28] [5]),
        .I1(s_axi_CFG_ARADDR[1]),
        .I2(s_axi_CFG_ARADDR[4]),
        .I3(s_axi_CFG_ARADDR[3]),
        .I4(s_axi_CFG_ARADDR[0]),
        .I5(s_axi_CFG_ARADDR[2]),
        .O(\rdata[8]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \rdata[9]_i_1 
       (.I0(\a1_reg_480_reg[28] [6]),
        .I1(s_axi_CFG_ARADDR[1]),
        .I2(s_axi_CFG_ARADDR[4]),
        .I3(s_axi_CFG_ARADDR[3]),
        .I4(s_axi_CFG_ARADDR[0]),
        .I5(s_axi_CFG_ARADDR[2]),
        .O(\rdata[9]_i_1_n_3 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[0]),
        .Q(s_axi_CFG_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[10]_i_1_n_3 ),
        .Q(s_axi_CFG_RDATA[10]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[11]_i_1_n_3 ),
        .Q(s_axi_CFG_RDATA[11]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[12]_i_1_n_3 ),
        .Q(s_axi_CFG_RDATA[12]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[13]_i_1_n_3 ),
        .Q(s_axi_CFG_RDATA[13]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[14]_i_1_n_3 ),
        .Q(s_axi_CFG_RDATA[14]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[15]_i_1_n_3 ),
        .Q(s_axi_CFG_RDATA[15]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[16]_i_1_n_3 ),
        .Q(s_axi_CFG_RDATA[16]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[17]_i_1_n_3 ),
        .Q(s_axi_CFG_RDATA[17]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[18]_i_1_n_3 ),
        .Q(s_axi_CFG_RDATA[18]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[19]_i_1_n_3 ),
        .Q(s_axi_CFG_RDATA[19]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[1]),
        .Q(s_axi_CFG_RDATA[1]),
        .R(1'b0));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[20]_i_1_n_3 ),
        .Q(s_axi_CFG_RDATA[20]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[21]_i_1_n_3 ),
        .Q(s_axi_CFG_RDATA[21]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[22]_i_1_n_3 ),
        .Q(s_axi_CFG_RDATA[22]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[23]_i_1_n_3 ),
        .Q(s_axi_CFG_RDATA[23]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[24]_i_1_n_3 ),
        .Q(s_axi_CFG_RDATA[24]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[25]_i_1_n_3 ),
        .Q(s_axi_CFG_RDATA[25]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[26]_i_1_n_3 ),
        .Q(s_axi_CFG_RDATA[26]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[27]_i_1_n_3 ),
        .Q(s_axi_CFG_RDATA[27]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[28]_i_1_n_3 ),
        .Q(s_axi_CFG_RDATA[28]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[29]_i_1_n_3 ),
        .Q(s_axi_CFG_RDATA[29]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[2]),
        .Q(s_axi_CFG_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[30]_i_1_n_3 ),
        .Q(s_axi_CFG_RDATA[30]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[31]_i_3_n_3 ),
        .Q(s_axi_CFG_RDATA[31]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[3]),
        .Q(s_axi_CFG_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[4]_i_1_n_3 ),
        .Q(s_axi_CFG_RDATA[4]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[5]_i_1_n_3 ),
        .Q(s_axi_CFG_RDATA[5]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[6]_i_1_n_3 ),
        .Q(s_axi_CFG_RDATA[6]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[7]),
        .Q(s_axi_CFG_RDATA[7]),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[8]_i_1_n_3 ),
        .Q(s_axi_CFG_RDATA[8]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[9]_i_1_n_3 ),
        .Q(s_axi_CFG_RDATA[9]),
        .R(\rdata[31]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \rstate[0]_i_1 
       (.I0(s_axi_CFG_RREADY),
        .I1(s_axi_CFG_RVALID),
        .I2(s_axi_CFG_ARVALID),
        .O(\rstate[0]_i_1_n_3 ));
  FDRE \rstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rstate[0]_i_1_n_3 ),
        .Q(s_axi_CFG_RVALID),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT2 #(
    .INIT(4'h2)) 
    s_axi_CFG_ARREADY_INST_0
       (.I0(ap_rst_n),
        .I1(s_axi_CFG_RVALID),
        .O(s_axi_CFG_ARREADY));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'h02)) 
    s_axi_CFG_AWREADY_INST_0
       (.I0(ap_rst_n),
        .I1(wstate[1]),
        .I2(wstate[0]),
        .O(s_axi_CFG_AWREADY));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'h2)) 
    s_axi_CFG_BVALID_INST_0
       (.I0(wstate[1]),
        .I1(wstate[0]),
        .O(s_axi_CFG_BVALID));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h2)) 
    s_axi_CFG_WREADY_INST_0
       (.I0(wstate[0]),
        .I1(wstate[1]),
        .O(s_axi_CFG_WREADY));
  LUT4 #(
    .INIT(16'h0200)) 
    \waddr[4]_i_1 
       (.I0(s_axi_CFG_AWVALID),
        .I1(wstate[0]),
        .I2(wstate[1]),
        .I3(ap_rst_n),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CFG_AWADDR[0]),
        .Q(\waddr_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CFG_AWADDR[1]),
        .Q(\waddr_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CFG_AWADDR[2]),
        .Q(\waddr_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CFG_AWADDR[3]),
        .Q(\waddr_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CFG_AWADDR[4]),
        .Q(\waddr_reg_n_3_[4] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'h0454)) 
    \wstate[0]_i_1 
       (.I0(wstate[1]),
        .I1(s_axi_CFG_AWVALID),
        .I2(wstate[0]),
        .I3(s_axi_CFG_WVALID),
        .O(\wstate[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'h0838)) 
    \wstate[1]_i_1 
       (.I0(s_axi_CFG_WVALID),
        .I1(wstate[0]),
        .I2(wstate[1]),
        .I3(s_axi_CFG_BREADY),
        .O(\wstate[1]_i_1_n_3 ));
  FDRE \wstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wstate[0]_i_1_n_3 ),
        .Q(wstate[0]),
        .R(SR));
  FDRE \wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wstate[1]_i_1_n_3 ),
        .Q(wstate[1]),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_LL_prefetch_buff
   (D,
    i1_mid2_fu_416_p3,
    buff_address01,
    buff_address014_out,
    ram_reg,
    \cum_offs_1_reg_564_reg[24] ,
    indvar_flatten_phi_fu_183_p41,
    exitcond2_fu_273_p2,
    \a2_sum5_reg_614_reg[28] ,
    E,
    ap_clk,
    buff_ce0,
    WEA,
    Q,
    \i_reg_146_reg[8] ,
    \ap_CS_fsm_reg[76] ,
    ap_enable_reg_pp0_iter0,
    skip_cum_offs1_reg_157_reg,
    \cum_offs_reg_167_reg[24] ,
    \buff_load_reg_609_reg[31] ,
    \i_2_reg_604_reg[8] ,
    \i1_reg_190_reg[8] ,
    ap_enable_reg_pp0_iter1,
    \exitcond_flatten_reg_590_reg[0] ,
    \tmp_reg_495_reg[28] ,
    \reg_228_reg[15] );
  output [31:0]D;
  output [8:0]i1_mid2_fu_416_p3;
  output buff_address01;
  output buff_address014_out;
  output [28:0]ram_reg;
  output [24:0]\cum_offs_1_reg_564_reg[24] ;
  output indvar_flatten_phi_fu_183_p41;
  output exitcond2_fu_273_p2;
  output [28:0]\a2_sum5_reg_614_reg[28] ;
  output [0:0]E;
  input ap_clk;
  input buff_ce0;
  input [0:0]WEA;
  input [8:0]Q;
  input [8:0]\i_reg_146_reg[8] ;
  input [3:0]\ap_CS_fsm_reg[76] ;
  input ap_enable_reg_pp0_iter0;
  input [24:0]skip_cum_offs1_reg_157_reg;
  input [24:0]\cum_offs_reg_167_reg[24] ;
  input [31:0]\buff_load_reg_609_reg[31] ;
  input [8:0]\i_2_reg_604_reg[8] ;
  input [8:0]\i1_reg_190_reg[8] ;
  input ap_enable_reg_pp0_iter1;
  input \exitcond_flatten_reg_590_reg[0] ;
  input [28:0]\tmp_reg_495_reg[28] ;
  input [15:0]\reg_228_reg[15] ;

  wire [31:0]D;
  wire [0:0]E;
  wire [8:0]Q;
  wire [0:0]WEA;
  wire [28:0]\a2_sum5_reg_614_reg[28] ;
  wire [3:0]\ap_CS_fsm_reg[76] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1;
  wire buff_address01;
  wire buff_address014_out;
  wire buff_ce0;
  wire [31:0]\buff_load_reg_609_reg[31] ;
  wire [24:0]\cum_offs_1_reg_564_reg[24] ;
  wire [24:0]\cum_offs_reg_167_reg[24] ;
  wire exitcond2_fu_273_p2;
  wire \exitcond_flatten_reg_590_reg[0] ;
  wire [8:0]i1_mid2_fu_416_p3;
  wire [8:0]\i1_reg_190_reg[8] ;
  wire [8:0]\i_2_reg_604_reg[8] ;
  wire [8:0]\i_reg_146_reg[8] ;
  wire indvar_flatten_phi_fu_183_p41;
  wire [28:0]ram_reg;
  wire [15:0]\reg_228_reg[15] ;
  wire [24:0]skip_cum_offs1_reg_157_reg;
  wire [28:0]\tmp_reg_495_reg[28] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_LL_prefetch_buff_ram LL_prefetch_buff_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .WEA(WEA),
        .\a2_sum5_reg_614_reg[28] (\a2_sum5_reg_614_reg[28] ),
        .\ap_CS_fsm_reg[76] (\ap_CS_fsm_reg[76] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .buff_ce0(buff_ce0),
        .\buff_load_reg_609_reg[31] (\buff_load_reg_609_reg[31] ),
        .\cum_offs_1_reg_564_reg[24] (\cum_offs_1_reg_564_reg[24] ),
        .\cum_offs_reg_167_reg[24] (\cum_offs_reg_167_reg[24] ),
        .exitcond2_fu_273_p2(exitcond2_fu_273_p2),
        .\exitcond_flatten_reg_590_reg[0] (\exitcond_flatten_reg_590_reg[0] ),
        .i1_mid2_fu_416_p3(i1_mid2_fu_416_p3),
        .\i1_reg_190_reg[0] (indvar_flatten_phi_fu_183_p41),
        .\i1_reg_190_reg[8] (\i1_reg_190_reg[8] ),
        .\i_2_reg_604_reg[8] (\i_2_reg_604_reg[8] ),
        .\i_reg_146_reg[8] (\i_reg_146_reg[8] ),
        .\indvar_flatten_next_reg_594_reg[0] (buff_address01),
        .ram_reg_0(buff_address014_out),
        .ram_reg_1(ram_reg),
        .\reg_228_reg[15] (\reg_228_reg[15] ),
        .skip_cum_offs1_reg_157_reg(skip_cum_offs1_reg_157_reg),
        .\tmp_reg_495_reg[28] (\tmp_reg_495_reg[28] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_LL_prefetch_buff_ram
   (D,
    i1_mid2_fu_416_p3,
    \indvar_flatten_next_reg_594_reg[0] ,
    ram_reg_0,
    ram_reg_1,
    \cum_offs_1_reg_564_reg[24] ,
    \i1_reg_190_reg[0] ,
    exitcond2_fu_273_p2,
    \a2_sum5_reg_614_reg[28] ,
    E,
    ap_clk,
    buff_ce0,
    WEA,
    Q,
    \i_reg_146_reg[8] ,
    \ap_CS_fsm_reg[76] ,
    ap_enable_reg_pp0_iter0,
    skip_cum_offs1_reg_157_reg,
    \cum_offs_reg_167_reg[24] ,
    \buff_load_reg_609_reg[31] ,
    \i_2_reg_604_reg[8] ,
    \i1_reg_190_reg[8] ,
    ap_enable_reg_pp0_iter1,
    \exitcond_flatten_reg_590_reg[0] ,
    \tmp_reg_495_reg[28] ,
    \reg_228_reg[15] );
  output [31:0]D;
  output [8:0]i1_mid2_fu_416_p3;
  output \indvar_flatten_next_reg_594_reg[0] ;
  output ram_reg_0;
  output [28:0]ram_reg_1;
  output [24:0]\cum_offs_1_reg_564_reg[24] ;
  output \i1_reg_190_reg[0] ;
  output exitcond2_fu_273_p2;
  output [28:0]\a2_sum5_reg_614_reg[28] ;
  output [0:0]E;
  input ap_clk;
  input buff_ce0;
  input [0:0]WEA;
  input [8:0]Q;
  input [8:0]\i_reg_146_reg[8] ;
  input [3:0]\ap_CS_fsm_reg[76] ;
  input ap_enable_reg_pp0_iter0;
  input [24:0]skip_cum_offs1_reg_157_reg;
  input [24:0]\cum_offs_reg_167_reg[24] ;
  input [31:0]\buff_load_reg_609_reg[31] ;
  input [8:0]\i_2_reg_604_reg[8] ;
  input [8:0]\i1_reg_190_reg[8] ;
  input ap_enable_reg_pp0_iter1;
  input \exitcond_flatten_reg_590_reg[0] ;
  input [28:0]\tmp_reg_495_reg[28] ;
  input [15:0]\reg_228_reg[15] ;

  wire [31:0]D;
  wire [0:0]E;
  wire [8:0]Q;
  wire [0:0]WEA;
  wire \a2_sum5_reg_614[11]_i_2_n_3 ;
  wire \a2_sum5_reg_614[11]_i_3_n_3 ;
  wire \a2_sum5_reg_614[11]_i_4_n_3 ;
  wire \a2_sum5_reg_614[11]_i_5_n_3 ;
  wire \a2_sum5_reg_614[15]_i_2_n_3 ;
  wire \a2_sum5_reg_614[15]_i_3_n_3 ;
  wire \a2_sum5_reg_614[15]_i_4_n_3 ;
  wire \a2_sum5_reg_614[15]_i_5_n_3 ;
  wire \a2_sum5_reg_614[19]_i_2_n_3 ;
  wire \a2_sum5_reg_614[19]_i_3_n_3 ;
  wire \a2_sum5_reg_614[19]_i_4_n_3 ;
  wire \a2_sum5_reg_614[19]_i_5_n_3 ;
  wire \a2_sum5_reg_614[23]_i_2_n_3 ;
  wire \a2_sum5_reg_614[23]_i_3_n_3 ;
  wire \a2_sum5_reg_614[23]_i_4_n_3 ;
  wire \a2_sum5_reg_614[23]_i_5_n_3 ;
  wire \a2_sum5_reg_614[27]_i_2_n_3 ;
  wire \a2_sum5_reg_614[27]_i_3_n_3 ;
  wire \a2_sum5_reg_614[27]_i_4_n_3 ;
  wire \a2_sum5_reg_614[27]_i_5_n_3 ;
  wire \a2_sum5_reg_614[28]_i_3_n_3 ;
  wire \a2_sum5_reg_614[3]_i_2_n_3 ;
  wire \a2_sum5_reg_614[3]_i_3_n_3 ;
  wire \a2_sum5_reg_614[3]_i_4_n_3 ;
  wire \a2_sum5_reg_614[3]_i_5_n_3 ;
  wire \a2_sum5_reg_614[7]_i_2_n_3 ;
  wire \a2_sum5_reg_614[7]_i_3_n_3 ;
  wire \a2_sum5_reg_614[7]_i_4_n_3 ;
  wire \a2_sum5_reg_614[7]_i_5_n_3 ;
  wire \a2_sum5_reg_614_reg[11]_i_1_n_3 ;
  wire \a2_sum5_reg_614_reg[11]_i_1_n_4 ;
  wire \a2_sum5_reg_614_reg[11]_i_1_n_5 ;
  wire \a2_sum5_reg_614_reg[11]_i_1_n_6 ;
  wire \a2_sum5_reg_614_reg[15]_i_1_n_3 ;
  wire \a2_sum5_reg_614_reg[15]_i_1_n_4 ;
  wire \a2_sum5_reg_614_reg[15]_i_1_n_5 ;
  wire \a2_sum5_reg_614_reg[15]_i_1_n_6 ;
  wire \a2_sum5_reg_614_reg[19]_i_1_n_3 ;
  wire \a2_sum5_reg_614_reg[19]_i_1_n_4 ;
  wire \a2_sum5_reg_614_reg[19]_i_1_n_5 ;
  wire \a2_sum5_reg_614_reg[19]_i_1_n_6 ;
  wire \a2_sum5_reg_614_reg[23]_i_1_n_3 ;
  wire \a2_sum5_reg_614_reg[23]_i_1_n_4 ;
  wire \a2_sum5_reg_614_reg[23]_i_1_n_5 ;
  wire \a2_sum5_reg_614_reg[23]_i_1_n_6 ;
  wire \a2_sum5_reg_614_reg[27]_i_1_n_3 ;
  wire \a2_sum5_reg_614_reg[27]_i_1_n_4 ;
  wire \a2_sum5_reg_614_reg[27]_i_1_n_5 ;
  wire \a2_sum5_reg_614_reg[27]_i_1_n_6 ;
  wire [28:0]\a2_sum5_reg_614_reg[28] ;
  wire \a2_sum5_reg_614_reg[3]_i_1_n_3 ;
  wire \a2_sum5_reg_614_reg[3]_i_1_n_4 ;
  wire \a2_sum5_reg_614_reg[3]_i_1_n_5 ;
  wire \a2_sum5_reg_614_reg[3]_i_1_n_6 ;
  wire \a2_sum5_reg_614_reg[7]_i_1_n_3 ;
  wire \a2_sum5_reg_614_reg[7]_i_1_n_4 ;
  wire \a2_sum5_reg_614_reg[7]_i_1_n_5 ;
  wire \a2_sum5_reg_614_reg[7]_i_1_n_6 ;
  wire \ap_CS_fsm[11]_i_3_n_3 ;
  wire [3:0]\ap_CS_fsm_reg[76] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1;
  wire \buff_addr_2_reg_599[0]_i_2_n_3 ;
  wire \buff_addr_2_reg_599[0]_i_3_n_3 ;
  wire \buff_addr_2_reg_599[0]_i_4_n_3 ;
  wire \buff_addr_2_reg_599[0]_i_5_n_3 ;
  wire \buff_addr_2_reg_599[2]_i_2_n_3 ;
  wire \buff_addr_2_reg_599[2]_i_3_n_3 ;
  wire \buff_addr_2_reg_599[3]_i_2_n_3 ;
  wire \buff_addr_2_reg_599[3]_i_3_n_3 ;
  wire \buff_addr_2_reg_599[3]_i_4_n_3 ;
  wire \buff_addr_2_reg_599[5]_i_2_n_3 ;
  wire \buff_addr_2_reg_599[5]_i_3_n_3 ;
  wire \buff_addr_2_reg_599[6]_i_2_n_3 ;
  wire \buff_addr_2_reg_599[6]_i_3_n_3 ;
  wire \buff_addr_2_reg_599[6]_i_4_n_3 ;
  wire \buff_addr_2_reg_599[6]_i_5_n_3 ;
  wire \buff_addr_2_reg_599[7]_i_2_n_3 ;
  wire \buff_addr_2_reg_599[7]_i_3_n_3 ;
  wire \buff_addr_2_reg_599[7]_i_4_n_3 ;
  wire \buff_addr_2_reg_599[7]_i_5_n_3 ;
  wire \buff_addr_2_reg_599[8]_i_3_n_3 ;
  wire \buff_addr_2_reg_599[8]_i_4_n_3 ;
  wire \buff_addr_2_reg_599[8]_i_5_n_3 ;
  wire \buff_addr_2_reg_599[8]_i_6_n_3 ;
  wire [8:0]buff_address0;
  wire buff_ce0;
  wire [31:0]buff_d0;
  wire [31:0]\buff_load_reg_609_reg[31] ;
  wire \cum_offs_1_reg_564[11]_i_2_n_3 ;
  wire \cum_offs_1_reg_564[11]_i_3_n_3 ;
  wire \cum_offs_1_reg_564[11]_i_4_n_3 ;
  wire \cum_offs_1_reg_564[11]_i_5_n_3 ;
  wire \cum_offs_1_reg_564[15]_i_2_n_3 ;
  wire \cum_offs_1_reg_564[15]_i_3_n_3 ;
  wire \cum_offs_1_reg_564[15]_i_4_n_3 ;
  wire \cum_offs_1_reg_564[15]_i_5_n_3 ;
  wire \cum_offs_1_reg_564[15]_i_6_n_3 ;
  wire \cum_offs_1_reg_564[19]_i_2_n_3 ;
  wire \cum_offs_1_reg_564[19]_i_3_n_3 ;
  wire \cum_offs_1_reg_564[19]_i_4_n_3 ;
  wire \cum_offs_1_reg_564[19]_i_5_n_3 ;
  wire \cum_offs_1_reg_564[23]_i_2_n_3 ;
  wire \cum_offs_1_reg_564[23]_i_3_n_3 ;
  wire \cum_offs_1_reg_564[23]_i_4_n_3 ;
  wire \cum_offs_1_reg_564[23]_i_5_n_3 ;
  wire \cum_offs_1_reg_564[24]_i_3_n_3 ;
  wire \cum_offs_1_reg_564[3]_i_2_n_3 ;
  wire \cum_offs_1_reg_564[3]_i_3_n_3 ;
  wire \cum_offs_1_reg_564[3]_i_4_n_3 ;
  wire \cum_offs_1_reg_564[3]_i_5_n_3 ;
  wire \cum_offs_1_reg_564[7]_i_2_n_3 ;
  wire \cum_offs_1_reg_564[7]_i_3_n_3 ;
  wire \cum_offs_1_reg_564[7]_i_4_n_3 ;
  wire \cum_offs_1_reg_564[7]_i_5_n_3 ;
  wire \cum_offs_1_reg_564_reg[11]_i_1_n_3 ;
  wire \cum_offs_1_reg_564_reg[11]_i_1_n_4 ;
  wire \cum_offs_1_reg_564_reg[11]_i_1_n_5 ;
  wire \cum_offs_1_reg_564_reg[11]_i_1_n_6 ;
  wire \cum_offs_1_reg_564_reg[15]_i_1_n_3 ;
  wire \cum_offs_1_reg_564_reg[15]_i_1_n_4 ;
  wire \cum_offs_1_reg_564_reg[15]_i_1_n_5 ;
  wire \cum_offs_1_reg_564_reg[15]_i_1_n_6 ;
  wire \cum_offs_1_reg_564_reg[19]_i_1_n_3 ;
  wire \cum_offs_1_reg_564_reg[19]_i_1_n_4 ;
  wire \cum_offs_1_reg_564_reg[19]_i_1_n_5 ;
  wire \cum_offs_1_reg_564_reg[19]_i_1_n_6 ;
  wire \cum_offs_1_reg_564_reg[23]_i_1_n_3 ;
  wire \cum_offs_1_reg_564_reg[23]_i_1_n_4 ;
  wire \cum_offs_1_reg_564_reg[23]_i_1_n_5 ;
  wire \cum_offs_1_reg_564_reg[23]_i_1_n_6 ;
  wire [24:0]\cum_offs_1_reg_564_reg[24] ;
  wire \cum_offs_1_reg_564_reg[3]_i_1_n_3 ;
  wire \cum_offs_1_reg_564_reg[3]_i_1_n_4 ;
  wire \cum_offs_1_reg_564_reg[3]_i_1_n_5 ;
  wire \cum_offs_1_reg_564_reg[3]_i_1_n_6 ;
  wire \cum_offs_1_reg_564_reg[7]_i_1_n_3 ;
  wire \cum_offs_1_reg_564_reg[7]_i_1_n_4 ;
  wire \cum_offs_1_reg_564_reg[7]_i_1_n_5 ;
  wire \cum_offs_1_reg_564_reg[7]_i_1_n_6 ;
  wire [24:0]\cum_offs_reg_167_reg[24] ;
  wire exitcond2_fu_273_p2;
  wire \exitcond_flatten_reg_590_reg[0] ;
  wire [8:0]i1_mid2_fu_416_p3;
  wire \i1_reg_190_reg[0] ;
  wire [8:0]\i1_reg_190_reg[8] ;
  wire [8:0]\i_2_reg_604_reg[8] ;
  wire [8:0]\i_reg_146_reg[8] ;
  wire \indvar_flatten_next_reg_594_reg[0] ;
  wire ram_reg_0;
  wire [28:0]ram_reg_1;
  wire ram_reg_i_45_n_3;
  wire ram_reg_i_45_n_4;
  wire ram_reg_i_45_n_5;
  wire ram_reg_i_45_n_6;
  wire ram_reg_i_46_n_3;
  wire ram_reg_i_46_n_4;
  wire ram_reg_i_46_n_5;
  wire ram_reg_i_46_n_6;
  wire ram_reg_i_47_n_3;
  wire ram_reg_i_47_n_4;
  wire ram_reg_i_47_n_5;
  wire ram_reg_i_47_n_6;
  wire ram_reg_i_48_n_3;
  wire ram_reg_i_48_n_4;
  wire ram_reg_i_48_n_5;
  wire ram_reg_i_48_n_6;
  wire ram_reg_i_49_n_4;
  wire ram_reg_i_49_n_5;
  wire ram_reg_i_49_n_6;
  wire ram_reg_i_50_n_3;
  wire ram_reg_i_50_n_4;
  wire ram_reg_i_50_n_5;
  wire ram_reg_i_50_n_6;
  wire ram_reg_i_51_n_3;
  wire ram_reg_i_51_n_4;
  wire ram_reg_i_51_n_5;
  wire ram_reg_i_51_n_6;
  wire ram_reg_i_52_n_3;
  wire ram_reg_i_52_n_4;
  wire ram_reg_i_52_n_5;
  wire ram_reg_i_52_n_6;
  wire ram_reg_i_54_n_3;
  wire ram_reg_i_55_n_3;
  wire ram_reg_i_56_n_3;
  wire ram_reg_i_57_n_3;
  wire ram_reg_i_58_n_3;
  wire ram_reg_i_59_n_3;
  wire ram_reg_i_60_n_3;
  wire ram_reg_i_61_n_3;
  wire ram_reg_i_62_n_3;
  wire ram_reg_i_63_n_3;
  wire ram_reg_i_64_n_3;
  wire ram_reg_i_65_n_3;
  wire ram_reg_i_66_n_3;
  wire ram_reg_i_67_n_3;
  wire ram_reg_i_68_n_3;
  wire ram_reg_i_69_n_3;
  wire ram_reg_i_70_n_3;
  wire ram_reg_i_71_n_3;
  wire ram_reg_i_72_n_3;
  wire ram_reg_i_73_n_3;
  wire ram_reg_i_74_n_3;
  wire ram_reg_i_75_n_3;
  wire ram_reg_i_76_n_3;
  wire ram_reg_i_77_n_3;
  wire ram_reg_i_78_n_3;
  wire ram_reg_i_79_n_3;
  wire ram_reg_i_80_n_3;
  wire ram_reg_i_81_n_3;
  wire ram_reg_i_82_n_3;
  wire ram_reg_i_83_n_3;
  wire ram_reg_i_84_n_3;
  wire ram_reg_i_85_n_3;
  wire ram_reg_i_86_n_3;
  wire [15:0]\reg_228_reg[15] ;
  wire [31:29]seq_skip_offs_fu_450_p2;
  wire [24:0]skip_cum_offs1_reg_157_reg;
  wire [28:0]\tmp_reg_495_reg[28] ;
  wire [3:0]\NLW_a2_sum5_reg_614_reg[28]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_a2_sum5_reg_614_reg[28]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_cum_offs_1_reg_564_reg[24]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_cum_offs_1_reg_564_reg[24]_i_2_O_UNCONNECTED ;
  wire [15:14]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [3:3]NLW_ram_reg_i_49_CO_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum5_reg_614[11]_i_2 
       (.I0(D[11]),
        .I1(\tmp_reg_495_reg[28] [11]),
        .O(\a2_sum5_reg_614[11]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum5_reg_614[11]_i_3 
       (.I0(D[10]),
        .I1(\tmp_reg_495_reg[28] [10]),
        .O(\a2_sum5_reg_614[11]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum5_reg_614[11]_i_4 
       (.I0(D[9]),
        .I1(\tmp_reg_495_reg[28] [9]),
        .O(\a2_sum5_reg_614[11]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum5_reg_614[11]_i_5 
       (.I0(D[8]),
        .I1(\tmp_reg_495_reg[28] [8]),
        .O(\a2_sum5_reg_614[11]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum5_reg_614[15]_i_2 
       (.I0(D[15]),
        .I1(\tmp_reg_495_reg[28] [15]),
        .O(\a2_sum5_reg_614[15]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum5_reg_614[15]_i_3 
       (.I0(D[14]),
        .I1(\tmp_reg_495_reg[28] [14]),
        .O(\a2_sum5_reg_614[15]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum5_reg_614[15]_i_4 
       (.I0(D[13]),
        .I1(\tmp_reg_495_reg[28] [13]),
        .O(\a2_sum5_reg_614[15]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum5_reg_614[15]_i_5 
       (.I0(D[12]),
        .I1(\tmp_reg_495_reg[28] [12]),
        .O(\a2_sum5_reg_614[15]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum5_reg_614[19]_i_2 
       (.I0(D[19]),
        .I1(\tmp_reg_495_reg[28] [19]),
        .O(\a2_sum5_reg_614[19]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum5_reg_614[19]_i_3 
       (.I0(D[18]),
        .I1(\tmp_reg_495_reg[28] [18]),
        .O(\a2_sum5_reg_614[19]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum5_reg_614[19]_i_4 
       (.I0(D[17]),
        .I1(\tmp_reg_495_reg[28] [17]),
        .O(\a2_sum5_reg_614[19]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum5_reg_614[19]_i_5 
       (.I0(D[16]),
        .I1(\tmp_reg_495_reg[28] [16]),
        .O(\a2_sum5_reg_614[19]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum5_reg_614[23]_i_2 
       (.I0(D[23]),
        .I1(\tmp_reg_495_reg[28] [23]),
        .O(\a2_sum5_reg_614[23]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum5_reg_614[23]_i_3 
       (.I0(D[22]),
        .I1(\tmp_reg_495_reg[28] [22]),
        .O(\a2_sum5_reg_614[23]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum5_reg_614[23]_i_4 
       (.I0(D[21]),
        .I1(\tmp_reg_495_reg[28] [21]),
        .O(\a2_sum5_reg_614[23]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum5_reg_614[23]_i_5 
       (.I0(D[20]),
        .I1(\tmp_reg_495_reg[28] [20]),
        .O(\a2_sum5_reg_614[23]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum5_reg_614[27]_i_2 
       (.I0(D[27]),
        .I1(\tmp_reg_495_reg[28] [27]),
        .O(\a2_sum5_reg_614[27]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum5_reg_614[27]_i_3 
       (.I0(D[26]),
        .I1(\tmp_reg_495_reg[28] [26]),
        .O(\a2_sum5_reg_614[27]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum5_reg_614[27]_i_4 
       (.I0(D[25]),
        .I1(\tmp_reg_495_reg[28] [25]),
        .O(\a2_sum5_reg_614[27]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum5_reg_614[27]_i_5 
       (.I0(D[24]),
        .I1(\tmp_reg_495_reg[28] [24]),
        .O(\a2_sum5_reg_614[27]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum5_reg_614[28]_i_3 
       (.I0(D[28]),
        .I1(\tmp_reg_495_reg[28] [28]),
        .O(\a2_sum5_reg_614[28]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum5_reg_614[3]_i_2 
       (.I0(D[3]),
        .I1(\tmp_reg_495_reg[28] [3]),
        .O(\a2_sum5_reg_614[3]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum5_reg_614[3]_i_3 
       (.I0(D[2]),
        .I1(\tmp_reg_495_reg[28] [2]),
        .O(\a2_sum5_reg_614[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum5_reg_614[3]_i_4 
       (.I0(D[1]),
        .I1(\tmp_reg_495_reg[28] [1]),
        .O(\a2_sum5_reg_614[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum5_reg_614[3]_i_5 
       (.I0(D[0]),
        .I1(\tmp_reg_495_reg[28] [0]),
        .O(\a2_sum5_reg_614[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum5_reg_614[7]_i_2 
       (.I0(D[7]),
        .I1(\tmp_reg_495_reg[28] [7]),
        .O(\a2_sum5_reg_614[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum5_reg_614[7]_i_3 
       (.I0(D[6]),
        .I1(\tmp_reg_495_reg[28] [6]),
        .O(\a2_sum5_reg_614[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum5_reg_614[7]_i_4 
       (.I0(D[5]),
        .I1(\tmp_reg_495_reg[28] [5]),
        .O(\a2_sum5_reg_614[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum5_reg_614[7]_i_5 
       (.I0(D[4]),
        .I1(\tmp_reg_495_reg[28] [4]),
        .O(\a2_sum5_reg_614[7]_i_5_n_3 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \a2_sum5_reg_614_reg[11]_i_1 
       (.CI(\a2_sum5_reg_614_reg[7]_i_1_n_3 ),
        .CO({\a2_sum5_reg_614_reg[11]_i_1_n_3 ,\a2_sum5_reg_614_reg[11]_i_1_n_4 ,\a2_sum5_reg_614_reg[11]_i_1_n_5 ,\a2_sum5_reg_614_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(D[11:8]),
        .O(\a2_sum5_reg_614_reg[28] [11:8]),
        .S({\a2_sum5_reg_614[11]_i_2_n_3 ,\a2_sum5_reg_614[11]_i_3_n_3 ,\a2_sum5_reg_614[11]_i_4_n_3 ,\a2_sum5_reg_614[11]_i_5_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \a2_sum5_reg_614_reg[15]_i_1 
       (.CI(\a2_sum5_reg_614_reg[11]_i_1_n_3 ),
        .CO({\a2_sum5_reg_614_reg[15]_i_1_n_3 ,\a2_sum5_reg_614_reg[15]_i_1_n_4 ,\a2_sum5_reg_614_reg[15]_i_1_n_5 ,\a2_sum5_reg_614_reg[15]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(D[15:12]),
        .O(\a2_sum5_reg_614_reg[28] [15:12]),
        .S({\a2_sum5_reg_614[15]_i_2_n_3 ,\a2_sum5_reg_614[15]_i_3_n_3 ,\a2_sum5_reg_614[15]_i_4_n_3 ,\a2_sum5_reg_614[15]_i_5_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \a2_sum5_reg_614_reg[19]_i_1 
       (.CI(\a2_sum5_reg_614_reg[15]_i_1_n_3 ),
        .CO({\a2_sum5_reg_614_reg[19]_i_1_n_3 ,\a2_sum5_reg_614_reg[19]_i_1_n_4 ,\a2_sum5_reg_614_reg[19]_i_1_n_5 ,\a2_sum5_reg_614_reg[19]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(D[19:16]),
        .O(\a2_sum5_reg_614_reg[28] [19:16]),
        .S({\a2_sum5_reg_614[19]_i_2_n_3 ,\a2_sum5_reg_614[19]_i_3_n_3 ,\a2_sum5_reg_614[19]_i_4_n_3 ,\a2_sum5_reg_614[19]_i_5_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \a2_sum5_reg_614_reg[23]_i_1 
       (.CI(\a2_sum5_reg_614_reg[19]_i_1_n_3 ),
        .CO({\a2_sum5_reg_614_reg[23]_i_1_n_3 ,\a2_sum5_reg_614_reg[23]_i_1_n_4 ,\a2_sum5_reg_614_reg[23]_i_1_n_5 ,\a2_sum5_reg_614_reg[23]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(D[23:20]),
        .O(\a2_sum5_reg_614_reg[28] [23:20]),
        .S({\a2_sum5_reg_614[23]_i_2_n_3 ,\a2_sum5_reg_614[23]_i_3_n_3 ,\a2_sum5_reg_614[23]_i_4_n_3 ,\a2_sum5_reg_614[23]_i_5_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \a2_sum5_reg_614_reg[27]_i_1 
       (.CI(\a2_sum5_reg_614_reg[23]_i_1_n_3 ),
        .CO({\a2_sum5_reg_614_reg[27]_i_1_n_3 ,\a2_sum5_reg_614_reg[27]_i_1_n_4 ,\a2_sum5_reg_614_reg[27]_i_1_n_5 ,\a2_sum5_reg_614_reg[27]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(D[27:24]),
        .O(\a2_sum5_reg_614_reg[28] [27:24]),
        .S({\a2_sum5_reg_614[27]_i_2_n_3 ,\a2_sum5_reg_614[27]_i_3_n_3 ,\a2_sum5_reg_614[27]_i_4_n_3 ,\a2_sum5_reg_614[27]_i_5_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \a2_sum5_reg_614_reg[28]_i_2 
       (.CI(\a2_sum5_reg_614_reg[27]_i_1_n_3 ),
        .CO(\NLW_a2_sum5_reg_614_reg[28]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a2_sum5_reg_614_reg[28]_i_2_O_UNCONNECTED [3:1],\a2_sum5_reg_614_reg[28] [28]}),
        .S({1'b0,1'b0,1'b0,\a2_sum5_reg_614[28]_i_3_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \a2_sum5_reg_614_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\a2_sum5_reg_614_reg[3]_i_1_n_3 ,\a2_sum5_reg_614_reg[3]_i_1_n_4 ,\a2_sum5_reg_614_reg[3]_i_1_n_5 ,\a2_sum5_reg_614_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(D[3:0]),
        .O(\a2_sum5_reg_614_reg[28] [3:0]),
        .S({\a2_sum5_reg_614[3]_i_2_n_3 ,\a2_sum5_reg_614[3]_i_3_n_3 ,\a2_sum5_reg_614[3]_i_4_n_3 ,\a2_sum5_reg_614[3]_i_5_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \a2_sum5_reg_614_reg[7]_i_1 
       (.CI(\a2_sum5_reg_614_reg[3]_i_1_n_3 ),
        .CO({\a2_sum5_reg_614_reg[7]_i_1_n_3 ,\a2_sum5_reg_614_reg[7]_i_1_n_4 ,\a2_sum5_reg_614_reg[7]_i_1_n_5 ,\a2_sum5_reg_614_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(D[7:4]),
        .O(\a2_sum5_reg_614_reg[28] [7:4]),
        .S({\a2_sum5_reg_614[7]_i_2_n_3 ,\a2_sum5_reg_614[7]_i_3_n_3 ,\a2_sum5_reg_614[7]_i_4_n_3 ,\a2_sum5_reg_614[7]_i_5_n_3 }));
  LUT6 #(
    .INIT(64'hEFFFFFFFFFFFFFFF)) 
    \ap_CS_fsm[11]_i_2 
       (.I0(\i_reg_146_reg[8] [0]),
        .I1(\ap_CS_fsm[11]_i_3_n_3 ),
        .I2(\i_reg_146_reg[8] [8]),
        .I3(\i_reg_146_reg[8] [7]),
        .I4(\i_reg_146_reg[8] [5]),
        .I5(\i_reg_146_reg[8] [6]),
        .O(exitcond2_fu_273_p2));
  LUT4 #(
    .INIT(16'hFFF7)) 
    \ap_CS_fsm[11]_i_3 
       (.I0(\i_reg_146_reg[8] [2]),
        .I1(\i_reg_146_reg[8] [4]),
        .I2(\i_reg_146_reg[8] [1]),
        .I3(\i_reg_146_reg[8] [3]),
        .O(\ap_CS_fsm[11]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAEAAAEAAFFFF0000)) 
    \buff_addr_2_reg_599[0]_i_1 
       (.I0(\i_2_reg_604_reg[8] [0]),
        .I1(\buff_addr_2_reg_599[0]_i_2_n_3 ),
        .I2(\buff_addr_2_reg_599[0]_i_3_n_3 ),
        .I3(\buff_addr_2_reg_599[0]_i_4_n_3 ),
        .I4(\buff_addr_2_reg_599[0]_i_5_n_3 ),
        .I5(\i1_reg_190_reg[0] ),
        .O(i1_mid2_fu_416_p3[0]));
  LUT2 #(
    .INIT(4'h1)) 
    \buff_addr_2_reg_599[0]_i_2 
       (.I0(\i_2_reg_604_reg[8] [1]),
        .I1(\i_2_reg_604_reg[8] [3]),
        .O(\buff_addr_2_reg_599[0]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h7)) 
    \buff_addr_2_reg_599[0]_i_3 
       (.I0(\i_2_reg_604_reg[8] [8]),
        .I1(\i_2_reg_604_reg[8] [7]),
        .O(\buff_addr_2_reg_599[0]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \buff_addr_2_reg_599[0]_i_4 
       (.I0(\i_2_reg_604_reg[8] [4]),
        .I1(\i_2_reg_604_reg[8] [2]),
        .I2(\i_2_reg_604_reg[8] [6]),
        .I3(\i_2_reg_604_reg[8] [5]),
        .O(\buff_addr_2_reg_599[0]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hABAAAAAAAAAAAAAA)) 
    \buff_addr_2_reg_599[0]_i_5 
       (.I0(\i1_reg_190_reg[8] [0]),
        .I1(\i1_reg_190_reg[8] [3]),
        .I2(\i1_reg_190_reg[8] [1]),
        .I3(\i1_reg_190_reg[8] [7]),
        .I4(\i1_reg_190_reg[8] [8]),
        .I5(\buff_addr_2_reg_599[3]_i_4_n_3 ),
        .O(\buff_addr_2_reg_599[0]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hCCACCCCC)) 
    \buff_addr_2_reg_599[1]_i_1 
       (.I0(\i_2_reg_604_reg[8] [1]),
        .I1(\i1_reg_190_reg[8] [1]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\exitcond_flatten_reg_590_reg[0] ),
        .I4(\ap_CS_fsm_reg[76] [2]),
        .O(i1_mid2_fu_416_p3[1]));
  LUT6 #(
    .INIT(64'h2AAAAAAAAAAAAAAA)) 
    \buff_addr_2_reg_599[2]_i_2 
       (.I0(\i1_reg_190_reg[8] [2]),
        .I1(\i1_reg_190_reg[8] [5]),
        .I2(\i1_reg_190_reg[8] [4]),
        .I3(\i1_reg_190_reg[8] [8]),
        .I4(\i1_reg_190_reg[8] [6]),
        .I5(\buff_addr_2_reg_599[6]_i_4_n_3 ),
        .O(\buff_addr_2_reg_599[2]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h2AAAAAAAAAAAAAAA)) 
    \buff_addr_2_reg_599[2]_i_3 
       (.I0(\i_2_reg_604_reg[8] [2]),
        .I1(\i_2_reg_604_reg[8] [5]),
        .I2(\i_2_reg_604_reg[8] [4]),
        .I3(\i_2_reg_604_reg[8] [8]),
        .I4(\i_2_reg_604_reg[8] [6]),
        .I5(\buff_addr_2_reg_599[6]_i_5_n_3 ),
        .O(\buff_addr_2_reg_599[2]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hCCACCCCC)) 
    \buff_addr_2_reg_599[3]_i_1 
       (.I0(\buff_addr_2_reg_599[3]_i_2_n_3 ),
        .I1(\buff_addr_2_reg_599[3]_i_3_n_3 ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\exitcond_flatten_reg_590_reg[0] ),
        .I4(\ap_CS_fsm_reg[76] [2]),
        .O(i1_mid2_fu_416_p3[3]));
  LUT6 #(
    .INIT(64'hABAAAAAAAAAAAAAA)) 
    \buff_addr_2_reg_599[3]_i_2 
       (.I0(\i_2_reg_604_reg[8] [3]),
        .I1(\i_2_reg_604_reg[8] [1]),
        .I2(\i_2_reg_604_reg[8] [0]),
        .I3(\i_2_reg_604_reg[8] [7]),
        .I4(\i_2_reg_604_reg[8] [8]),
        .I5(\buff_addr_2_reg_599[0]_i_4_n_3 ),
        .O(\buff_addr_2_reg_599[3]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hABAAAAAAAAAAAAAA)) 
    \buff_addr_2_reg_599[3]_i_3 
       (.I0(\i1_reg_190_reg[8] [3]),
        .I1(\i1_reg_190_reg[8] [1]),
        .I2(\i1_reg_190_reg[8] [0]),
        .I3(\i1_reg_190_reg[8] [7]),
        .I4(\i1_reg_190_reg[8] [8]),
        .I5(\buff_addr_2_reg_599[3]_i_4_n_3 ),
        .O(\buff_addr_2_reg_599[3]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \buff_addr_2_reg_599[3]_i_4 
       (.I0(\i1_reg_190_reg[8] [4]),
        .I1(\i1_reg_190_reg[8] [2]),
        .I2(\i1_reg_190_reg[8] [6]),
        .I3(\i1_reg_190_reg[8] [5]),
        .O(\buff_addr_2_reg_599[3]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hCCACCCCC)) 
    \buff_addr_2_reg_599[4]_i_1 
       (.I0(\i_2_reg_604_reg[8] [4]),
        .I1(\i1_reg_190_reg[8] [4]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\exitcond_flatten_reg_590_reg[0] ),
        .I4(\ap_CS_fsm_reg[76] [2]),
        .O(i1_mid2_fu_416_p3[4]));
  LUT6 #(
    .INIT(64'h2AAAAAAAAAAAAAAA)) 
    \buff_addr_2_reg_599[5]_i_2 
       (.I0(\i1_reg_190_reg[8] [5]),
        .I1(\i1_reg_190_reg[8] [4]),
        .I2(\i1_reg_190_reg[8] [2]),
        .I3(\i1_reg_190_reg[8] [8]),
        .I4(\i1_reg_190_reg[8] [6]),
        .I5(\buff_addr_2_reg_599[6]_i_4_n_3 ),
        .O(\buff_addr_2_reg_599[5]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h2AAAAAAAAAAAAAAA)) 
    \buff_addr_2_reg_599[5]_i_3 
       (.I0(\i_2_reg_604_reg[8] [5]),
        .I1(\i_2_reg_604_reg[8] [4]),
        .I2(\i_2_reg_604_reg[8] [2]),
        .I3(\i_2_reg_604_reg[8] [8]),
        .I4(\i_2_reg_604_reg[8] [6]),
        .I5(\buff_addr_2_reg_599[6]_i_5_n_3 ),
        .O(\buff_addr_2_reg_599[5]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h2AAAAAAAAAAAAAAA)) 
    \buff_addr_2_reg_599[6]_i_2 
       (.I0(\i1_reg_190_reg[8] [6]),
        .I1(\i1_reg_190_reg[8] [4]),
        .I2(\i1_reg_190_reg[8] [2]),
        .I3(\i1_reg_190_reg[8] [8]),
        .I4(\i1_reg_190_reg[8] [5]),
        .I5(\buff_addr_2_reg_599[6]_i_4_n_3 ),
        .O(\buff_addr_2_reg_599[6]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h2AAAAAAAAAAAAAAA)) 
    \buff_addr_2_reg_599[6]_i_3 
       (.I0(\i_2_reg_604_reg[8] [6]),
        .I1(\i_2_reg_604_reg[8] [4]),
        .I2(\i_2_reg_604_reg[8] [2]),
        .I3(\i_2_reg_604_reg[8] [8]),
        .I4(\i_2_reg_604_reg[8] [5]),
        .I5(\buff_addr_2_reg_599[6]_i_5_n_3 ),
        .O(\buff_addr_2_reg_599[6]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \buff_addr_2_reg_599[6]_i_4 
       (.I0(\i1_reg_190_reg[8] [3]),
        .I1(\i1_reg_190_reg[8] [1]),
        .I2(\i1_reg_190_reg[8] [7]),
        .I3(\i1_reg_190_reg[8] [0]),
        .O(\buff_addr_2_reg_599[6]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \buff_addr_2_reg_599[6]_i_5 
       (.I0(\i_2_reg_604_reg[8] [3]),
        .I1(\i_2_reg_604_reg[8] [1]),
        .I2(\i_2_reg_604_reg[8] [7]),
        .I3(\i_2_reg_604_reg[8] [0]),
        .O(\buff_addr_2_reg_599[6]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA8AAAA)) 
    \buff_addr_2_reg_599[7]_i_2 
       (.I0(\i1_reg_190_reg[8] [7]),
        .I1(\buff_addr_2_reg_599[7]_i_4_n_3 ),
        .I2(\i1_reg_190_reg[8] [3]),
        .I3(\i1_reg_190_reg[8] [1]),
        .I4(\i1_reg_190_reg[8] [6]),
        .I5(\i1_reg_190_reg[8] [0]),
        .O(\buff_addr_2_reg_599[7]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA8AAAA)) 
    \buff_addr_2_reg_599[7]_i_3 
       (.I0(\i_2_reg_604_reg[8] [7]),
        .I1(\buff_addr_2_reg_599[7]_i_5_n_3 ),
        .I2(\i_2_reg_604_reg[8] [3]),
        .I3(\i_2_reg_604_reg[8] [1]),
        .I4(\i_2_reg_604_reg[8] [6]),
        .I5(\i_2_reg_604_reg[8] [0]),
        .O(\buff_addr_2_reg_599[7]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \buff_addr_2_reg_599[7]_i_4 
       (.I0(\i1_reg_190_reg[8] [4]),
        .I1(\i1_reg_190_reg[8] [2]),
        .I2(\i1_reg_190_reg[8] [8]),
        .I3(\i1_reg_190_reg[8] [5]),
        .O(\buff_addr_2_reg_599[7]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \buff_addr_2_reg_599[7]_i_5 
       (.I0(\i_2_reg_604_reg[8] [4]),
        .I1(\i_2_reg_604_reg[8] [2]),
        .I2(\i_2_reg_604_reg[8] [8]),
        .I3(\i_2_reg_604_reg[8] [5]),
        .O(\buff_addr_2_reg_599[7]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h2AAAAAAAAAAAAAAA)) 
    \buff_addr_2_reg_599[8]_i_3 
       (.I0(\i1_reg_190_reg[8] [8]),
        .I1(\i1_reg_190_reg[8] [4]),
        .I2(\i1_reg_190_reg[8] [2]),
        .I3(\i1_reg_190_reg[8] [7]),
        .I4(\i1_reg_190_reg[8] [5]),
        .I5(\buff_addr_2_reg_599[8]_i_5_n_3 ),
        .O(\buff_addr_2_reg_599[8]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h2AAAAAAAAAAAAAAA)) 
    \buff_addr_2_reg_599[8]_i_4 
       (.I0(\i_2_reg_604_reg[8] [8]),
        .I1(\i_2_reg_604_reg[8] [4]),
        .I2(\i_2_reg_604_reg[8] [2]),
        .I3(\i_2_reg_604_reg[8] [7]),
        .I4(\i_2_reg_604_reg[8] [5]),
        .I5(\buff_addr_2_reg_599[8]_i_6_n_3 ),
        .O(\buff_addr_2_reg_599[8]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \buff_addr_2_reg_599[8]_i_5 
       (.I0(\i1_reg_190_reg[8] [3]),
        .I1(\i1_reg_190_reg[8] [1]),
        .I2(\i1_reg_190_reg[8] [6]),
        .I3(\i1_reg_190_reg[8] [0]),
        .O(\buff_addr_2_reg_599[8]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \buff_addr_2_reg_599[8]_i_6 
       (.I0(\i_2_reg_604_reg[8] [3]),
        .I1(\i_2_reg_604_reg[8] [1]),
        .I2(\i_2_reg_604_reg[8] [6]),
        .I3(\i_2_reg_604_reg[8] [0]),
        .O(\buff_addr_2_reg_599[8]_i_6_n_3 ));
  MUXF7 \buff_addr_2_reg_599_reg[2]_i_1 
       (.I0(\buff_addr_2_reg_599[2]_i_2_n_3 ),
        .I1(\buff_addr_2_reg_599[2]_i_3_n_3 ),
        .O(i1_mid2_fu_416_p3[2]),
        .S(\i1_reg_190_reg[0] ));
  MUXF7 \buff_addr_2_reg_599_reg[5]_i_1 
       (.I0(\buff_addr_2_reg_599[5]_i_2_n_3 ),
        .I1(\buff_addr_2_reg_599[5]_i_3_n_3 ),
        .O(i1_mid2_fu_416_p3[5]),
        .S(\i1_reg_190_reg[0] ));
  MUXF7 \buff_addr_2_reg_599_reg[6]_i_1 
       (.I0(\buff_addr_2_reg_599[6]_i_2_n_3 ),
        .I1(\buff_addr_2_reg_599[6]_i_3_n_3 ),
        .O(i1_mid2_fu_416_p3[6]),
        .S(\i1_reg_190_reg[0] ));
  MUXF7 \buff_addr_2_reg_599_reg[7]_i_1 
       (.I0(\buff_addr_2_reg_599[7]_i_2_n_3 ),
        .I1(\buff_addr_2_reg_599[7]_i_3_n_3 ),
        .O(i1_mid2_fu_416_p3[7]),
        .S(\i1_reg_190_reg[0] ));
  MUXF7 \buff_addr_2_reg_599_reg[8]_i_2 
       (.I0(\buff_addr_2_reg_599[8]_i_3_n_3 ),
        .I1(\buff_addr_2_reg_599[8]_i_4_n_3 ),
        .O(i1_mid2_fu_416_p3[8]),
        .S(\i1_reg_190_reg[0] ));
  LUT2 #(
    .INIT(4'h6)) 
    \cum_offs_1_reg_564[11]_i_2 
       (.I0(\reg_228_reg[15] [11]),
        .I1(\cum_offs_reg_167_reg[24] [11]),
        .O(\cum_offs_1_reg_564[11]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \cum_offs_1_reg_564[11]_i_3 
       (.I0(\reg_228_reg[15] [10]),
        .I1(\cum_offs_reg_167_reg[24] [10]),
        .O(\cum_offs_1_reg_564[11]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \cum_offs_1_reg_564[11]_i_4 
       (.I0(\reg_228_reg[15] [9]),
        .I1(\cum_offs_reg_167_reg[24] [9]),
        .O(\cum_offs_1_reg_564[11]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \cum_offs_1_reg_564[11]_i_5 
       (.I0(\reg_228_reg[15] [8]),
        .I1(\cum_offs_reg_167_reg[24] [8]),
        .O(\cum_offs_1_reg_564[11]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cum_offs_1_reg_564[15]_i_2 
       (.I0(\cum_offs_reg_167_reg[24] [15]),
        .O(\cum_offs_1_reg_564[15]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \cum_offs_1_reg_564[15]_i_3 
       (.I0(\cum_offs_reg_167_reg[24] [15]),
        .I1(\reg_228_reg[15] [15]),
        .O(\cum_offs_1_reg_564[15]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \cum_offs_1_reg_564[15]_i_4 
       (.I0(\reg_228_reg[15] [14]),
        .I1(\cum_offs_reg_167_reg[24] [14]),
        .O(\cum_offs_1_reg_564[15]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \cum_offs_1_reg_564[15]_i_5 
       (.I0(\reg_228_reg[15] [13]),
        .I1(\cum_offs_reg_167_reg[24] [13]),
        .O(\cum_offs_1_reg_564[15]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \cum_offs_1_reg_564[15]_i_6 
       (.I0(\reg_228_reg[15] [12]),
        .I1(\cum_offs_reg_167_reg[24] [12]),
        .O(\cum_offs_1_reg_564[15]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cum_offs_1_reg_564[19]_i_2 
       (.I0(\cum_offs_reg_167_reg[24] [18]),
        .I1(\cum_offs_reg_167_reg[24] [19]),
        .O(\cum_offs_1_reg_564[19]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cum_offs_1_reg_564[19]_i_3 
       (.I0(\cum_offs_reg_167_reg[24] [17]),
        .I1(\cum_offs_reg_167_reg[24] [18]),
        .O(\cum_offs_1_reg_564[19]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cum_offs_1_reg_564[19]_i_4 
       (.I0(\cum_offs_reg_167_reg[24] [16]),
        .I1(\cum_offs_reg_167_reg[24] [17]),
        .O(\cum_offs_1_reg_564[19]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cum_offs_1_reg_564[19]_i_5 
       (.I0(\cum_offs_reg_167_reg[24] [15]),
        .I1(\cum_offs_reg_167_reg[24] [16]),
        .O(\cum_offs_1_reg_564[19]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cum_offs_1_reg_564[23]_i_2 
       (.I0(\cum_offs_reg_167_reg[24] [22]),
        .I1(\cum_offs_reg_167_reg[24] [23]),
        .O(\cum_offs_1_reg_564[23]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cum_offs_1_reg_564[23]_i_3 
       (.I0(\cum_offs_reg_167_reg[24] [21]),
        .I1(\cum_offs_reg_167_reg[24] [22]),
        .O(\cum_offs_1_reg_564[23]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cum_offs_1_reg_564[23]_i_4 
       (.I0(\cum_offs_reg_167_reg[24] [20]),
        .I1(\cum_offs_reg_167_reg[24] [21]),
        .O(\cum_offs_1_reg_564[23]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cum_offs_1_reg_564[23]_i_5 
       (.I0(\cum_offs_reg_167_reg[24] [19]),
        .I1(\cum_offs_reg_167_reg[24] [20]),
        .O(\cum_offs_1_reg_564[23]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cum_offs_1_reg_564[24]_i_3 
       (.I0(\cum_offs_reg_167_reg[24] [23]),
        .I1(\cum_offs_reg_167_reg[24] [24]),
        .O(\cum_offs_1_reg_564[24]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \cum_offs_1_reg_564[3]_i_2 
       (.I0(\reg_228_reg[15] [3]),
        .I1(\cum_offs_reg_167_reg[24] [3]),
        .O(\cum_offs_1_reg_564[3]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \cum_offs_1_reg_564[3]_i_3 
       (.I0(\reg_228_reg[15] [2]),
        .I1(\cum_offs_reg_167_reg[24] [2]),
        .O(\cum_offs_1_reg_564[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \cum_offs_1_reg_564[3]_i_4 
       (.I0(\reg_228_reg[15] [1]),
        .I1(\cum_offs_reg_167_reg[24] [1]),
        .O(\cum_offs_1_reg_564[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \cum_offs_1_reg_564[3]_i_5 
       (.I0(\reg_228_reg[15] [0]),
        .I1(\cum_offs_reg_167_reg[24] [0]),
        .O(\cum_offs_1_reg_564[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \cum_offs_1_reg_564[7]_i_2 
       (.I0(\reg_228_reg[15] [7]),
        .I1(\cum_offs_reg_167_reg[24] [7]),
        .O(\cum_offs_1_reg_564[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \cum_offs_1_reg_564[7]_i_3 
       (.I0(\reg_228_reg[15] [6]),
        .I1(\cum_offs_reg_167_reg[24] [6]),
        .O(\cum_offs_1_reg_564[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \cum_offs_1_reg_564[7]_i_4 
       (.I0(\reg_228_reg[15] [5]),
        .I1(\cum_offs_reg_167_reg[24] [5]),
        .O(\cum_offs_1_reg_564[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \cum_offs_1_reg_564[7]_i_5 
       (.I0(\reg_228_reg[15] [4]),
        .I1(\cum_offs_reg_167_reg[24] [4]),
        .O(\cum_offs_1_reg_564[7]_i_5_n_3 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \cum_offs_1_reg_564_reg[11]_i_1 
       (.CI(\cum_offs_1_reg_564_reg[7]_i_1_n_3 ),
        .CO({\cum_offs_1_reg_564_reg[11]_i_1_n_3 ,\cum_offs_1_reg_564_reg[11]_i_1_n_4 ,\cum_offs_1_reg_564_reg[11]_i_1_n_5 ,\cum_offs_1_reg_564_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(\reg_228_reg[15] [11:8]),
        .O(\cum_offs_1_reg_564_reg[24] [11:8]),
        .S({\cum_offs_1_reg_564[11]_i_2_n_3 ,\cum_offs_1_reg_564[11]_i_3_n_3 ,\cum_offs_1_reg_564[11]_i_4_n_3 ,\cum_offs_1_reg_564[11]_i_5_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \cum_offs_1_reg_564_reg[15]_i_1 
       (.CI(\cum_offs_1_reg_564_reg[11]_i_1_n_3 ),
        .CO({\cum_offs_1_reg_564_reg[15]_i_1_n_3 ,\cum_offs_1_reg_564_reg[15]_i_1_n_4 ,\cum_offs_1_reg_564_reg[15]_i_1_n_5 ,\cum_offs_1_reg_564_reg[15]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\cum_offs_1_reg_564[15]_i_2_n_3 ,\reg_228_reg[15] [14:12]}),
        .O(\cum_offs_1_reg_564_reg[24] [15:12]),
        .S({\cum_offs_1_reg_564[15]_i_3_n_3 ,\cum_offs_1_reg_564[15]_i_4_n_3 ,\cum_offs_1_reg_564[15]_i_5_n_3 ,\cum_offs_1_reg_564[15]_i_6_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \cum_offs_1_reg_564_reg[19]_i_1 
       (.CI(\cum_offs_1_reg_564_reg[15]_i_1_n_3 ),
        .CO({\cum_offs_1_reg_564_reg[19]_i_1_n_3 ,\cum_offs_1_reg_564_reg[19]_i_1_n_4 ,\cum_offs_1_reg_564_reg[19]_i_1_n_5 ,\cum_offs_1_reg_564_reg[19]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(\cum_offs_reg_167_reg[24] [18:15]),
        .O(\cum_offs_1_reg_564_reg[24] [19:16]),
        .S({\cum_offs_1_reg_564[19]_i_2_n_3 ,\cum_offs_1_reg_564[19]_i_3_n_3 ,\cum_offs_1_reg_564[19]_i_4_n_3 ,\cum_offs_1_reg_564[19]_i_5_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \cum_offs_1_reg_564_reg[23]_i_1 
       (.CI(\cum_offs_1_reg_564_reg[19]_i_1_n_3 ),
        .CO({\cum_offs_1_reg_564_reg[23]_i_1_n_3 ,\cum_offs_1_reg_564_reg[23]_i_1_n_4 ,\cum_offs_1_reg_564_reg[23]_i_1_n_5 ,\cum_offs_1_reg_564_reg[23]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(\cum_offs_reg_167_reg[24] [22:19]),
        .O(\cum_offs_1_reg_564_reg[24] [23:20]),
        .S({\cum_offs_1_reg_564[23]_i_2_n_3 ,\cum_offs_1_reg_564[23]_i_3_n_3 ,\cum_offs_1_reg_564[23]_i_4_n_3 ,\cum_offs_1_reg_564[23]_i_5_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \cum_offs_1_reg_564_reg[24]_i_2 
       (.CI(\cum_offs_1_reg_564_reg[23]_i_1_n_3 ),
        .CO(\NLW_cum_offs_1_reg_564_reg[24]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_cum_offs_1_reg_564_reg[24]_i_2_O_UNCONNECTED [3:1],\cum_offs_1_reg_564_reg[24] [24]}),
        .S({1'b0,1'b0,1'b0,\cum_offs_1_reg_564[24]_i_3_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \cum_offs_1_reg_564_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\cum_offs_1_reg_564_reg[3]_i_1_n_3 ,\cum_offs_1_reg_564_reg[3]_i_1_n_4 ,\cum_offs_1_reg_564_reg[3]_i_1_n_5 ,\cum_offs_1_reg_564_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(\reg_228_reg[15] [3:0]),
        .O(\cum_offs_1_reg_564_reg[24] [3:0]),
        .S({\cum_offs_1_reg_564[3]_i_2_n_3 ,\cum_offs_1_reg_564[3]_i_3_n_3 ,\cum_offs_1_reg_564[3]_i_4_n_3 ,\cum_offs_1_reg_564[3]_i_5_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \cum_offs_1_reg_564_reg[7]_i_1 
       (.CI(\cum_offs_1_reg_564_reg[3]_i_1_n_3 ),
        .CO({\cum_offs_1_reg_564_reg[7]_i_1_n_3 ,\cum_offs_1_reg_564_reg[7]_i_1_n_4 ,\cum_offs_1_reg_564_reg[7]_i_1_n_5 ,\cum_offs_1_reg_564_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(\reg_228_reg[15] [7:4]),
        .O(\cum_offs_1_reg_564_reg[24] [7:4]),
        .S({\cum_offs_1_reg_564[7]_i_2_n_3 ,\cum_offs_1_reg_564[7]_i_3_n_3 ,\cum_offs_1_reg_564[7]_i_4_n_3 ,\cum_offs_1_reg_564[7]_i_5_n_3 }));
  LUT2 #(
    .INIT(4'h8)) 
    \i_1_reg_537[8]_i_1 
       (.I0(\ap_CS_fsm_reg[76] [0]),
        .I1(exitcond2_fu_273_p2),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \indvar_flatten_next_reg_594[0]_i_1 
       (.I0(\ap_CS_fsm_reg[76] [2]),
        .I1(ap_enable_reg_pp0_iter0),
        .O(\indvar_flatten_next_reg_594_reg[0] ));
  LUT3 #(
    .INIT(8'h20)) 
    \indvar_flatten_reg_179[13]_i_2 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\exitcond_flatten_reg_590_reg[0] ),
        .I2(\ap_CS_fsm_reg[76] [2]),
        .O(\i1_reg_190_reg[0] ));
  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d14" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "16000" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "499" *) 
  (* bram_ext_slice_begin = "18" *) 
  (* bram_ext_slice_end = "31" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,buff_address0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,buff_address0,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(buff_d0[15:0]),
        .DIBDI({1'b1,1'b1,buff_d0[31:18]}),
        .DIPADIP(buff_d0[17:16]),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(D[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:14],D[31:18]}),
        .DOPADOP(D[17:16]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(buff_ce0),
        .ENBWREN(buff_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,WEA,WEA}));
  LUT6 #(
    .INIT(64'hAAAAAAAAC0C0CFC0)) 
    ram_reg_i_10
       (.I0(Q[0]),
        .I1(i1_mid2_fu_416_p3[0]),
        .I2(\indvar_flatten_next_reg_594_reg[0] ),
        .I3(\i_reg_146_reg[8] [0]),
        .I4(\ap_CS_fsm_reg[76] [1]),
        .I5(ram_reg_0),
        .O(buff_address0[0]));
  LUT6 #(
    .INIT(64'hAAAACFC0CFC0CFC0)) 
    ram_reg_i_11
       (.I0(ram_reg_1[15]),
        .I1(\cum_offs_1_reg_564_reg[24] [15]),
        .I2(\ap_CS_fsm_reg[76] [1]),
        .I3(skip_cum_offs1_reg_157_reg[15]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(\ap_CS_fsm_reg[76] [3]),
        .O(buff_d0[15]));
  LUT6 #(
    .INIT(64'hAAAACFC0CFC0CFC0)) 
    ram_reg_i_12
       (.I0(ram_reg_1[14]),
        .I1(\cum_offs_1_reg_564_reg[24] [14]),
        .I2(\ap_CS_fsm_reg[76] [1]),
        .I3(skip_cum_offs1_reg_157_reg[14]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(\ap_CS_fsm_reg[76] [3]),
        .O(buff_d0[14]));
  LUT6 #(
    .INIT(64'hAAAACFC0CFC0CFC0)) 
    ram_reg_i_13
       (.I0(ram_reg_1[13]),
        .I1(\cum_offs_1_reg_564_reg[24] [13]),
        .I2(\ap_CS_fsm_reg[76] [1]),
        .I3(skip_cum_offs1_reg_157_reg[13]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(\ap_CS_fsm_reg[76] [3]),
        .O(buff_d0[13]));
  LUT6 #(
    .INIT(64'hAAAACFC0CFC0CFC0)) 
    ram_reg_i_14
       (.I0(ram_reg_1[12]),
        .I1(\cum_offs_1_reg_564_reg[24] [12]),
        .I2(\ap_CS_fsm_reg[76] [1]),
        .I3(skip_cum_offs1_reg_157_reg[12]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(\ap_CS_fsm_reg[76] [3]),
        .O(buff_d0[12]));
  LUT6 #(
    .INIT(64'hAAAACFC0CFC0CFC0)) 
    ram_reg_i_15
       (.I0(ram_reg_1[11]),
        .I1(\cum_offs_1_reg_564_reg[24] [11]),
        .I2(\ap_CS_fsm_reg[76] [1]),
        .I3(skip_cum_offs1_reg_157_reg[11]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(\ap_CS_fsm_reg[76] [3]),
        .O(buff_d0[11]));
  LUT6 #(
    .INIT(64'hAAAACFC0CFC0CFC0)) 
    ram_reg_i_16
       (.I0(ram_reg_1[10]),
        .I1(\cum_offs_1_reg_564_reg[24] [10]),
        .I2(\ap_CS_fsm_reg[76] [1]),
        .I3(skip_cum_offs1_reg_157_reg[10]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(\ap_CS_fsm_reg[76] [3]),
        .O(buff_d0[10]));
  LUT6 #(
    .INIT(64'hAAAACFC0CFC0CFC0)) 
    ram_reg_i_17
       (.I0(ram_reg_1[9]),
        .I1(\cum_offs_1_reg_564_reg[24] [9]),
        .I2(\ap_CS_fsm_reg[76] [1]),
        .I3(skip_cum_offs1_reg_157_reg[9]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(\ap_CS_fsm_reg[76] [3]),
        .O(buff_d0[9]));
  LUT6 #(
    .INIT(64'hAAAACFC0CFC0CFC0)) 
    ram_reg_i_18
       (.I0(ram_reg_1[8]),
        .I1(\cum_offs_1_reg_564_reg[24] [8]),
        .I2(\ap_CS_fsm_reg[76] [1]),
        .I3(skip_cum_offs1_reg_157_reg[8]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(\ap_CS_fsm_reg[76] [3]),
        .O(buff_d0[8]));
  LUT6 #(
    .INIT(64'hAAAACFC0CFC0CFC0)) 
    ram_reg_i_19
       (.I0(ram_reg_1[7]),
        .I1(\cum_offs_1_reg_564_reg[24] [7]),
        .I2(\ap_CS_fsm_reg[76] [1]),
        .I3(skip_cum_offs1_reg_157_reg[7]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(\ap_CS_fsm_reg[76] [3]),
        .O(buff_d0[7]));
  LUT6 #(
    .INIT(64'hAAAAAAAAC0C0CFC0)) 
    ram_reg_i_2
       (.I0(Q[8]),
        .I1(i1_mid2_fu_416_p3[8]),
        .I2(\indvar_flatten_next_reg_594_reg[0] ),
        .I3(\i_reg_146_reg[8] [8]),
        .I4(\ap_CS_fsm_reg[76] [1]),
        .I5(ram_reg_0),
        .O(buff_address0[8]));
  LUT6 #(
    .INIT(64'hAAAACFC0CFC0CFC0)) 
    ram_reg_i_20
       (.I0(ram_reg_1[6]),
        .I1(\cum_offs_1_reg_564_reg[24] [6]),
        .I2(\ap_CS_fsm_reg[76] [1]),
        .I3(skip_cum_offs1_reg_157_reg[6]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(\ap_CS_fsm_reg[76] [3]),
        .O(buff_d0[6]));
  LUT6 #(
    .INIT(64'hAAAACFC0CFC0CFC0)) 
    ram_reg_i_21
       (.I0(ram_reg_1[5]),
        .I1(\cum_offs_1_reg_564_reg[24] [5]),
        .I2(\ap_CS_fsm_reg[76] [1]),
        .I3(skip_cum_offs1_reg_157_reg[5]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(\ap_CS_fsm_reg[76] [3]),
        .O(buff_d0[5]));
  LUT6 #(
    .INIT(64'hAAAACFC0CFC0CFC0)) 
    ram_reg_i_22
       (.I0(ram_reg_1[4]),
        .I1(\cum_offs_1_reg_564_reg[24] [4]),
        .I2(\ap_CS_fsm_reg[76] [1]),
        .I3(skip_cum_offs1_reg_157_reg[4]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(\ap_CS_fsm_reg[76] [3]),
        .O(buff_d0[4]));
  LUT6 #(
    .INIT(64'hAAAACFC0CFC0CFC0)) 
    ram_reg_i_23
       (.I0(ram_reg_1[3]),
        .I1(\cum_offs_1_reg_564_reg[24] [3]),
        .I2(\ap_CS_fsm_reg[76] [1]),
        .I3(skip_cum_offs1_reg_157_reg[3]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(\ap_CS_fsm_reg[76] [3]),
        .O(buff_d0[3]));
  LUT6 #(
    .INIT(64'hAAAACFC0CFC0CFC0)) 
    ram_reg_i_24
       (.I0(ram_reg_1[2]),
        .I1(\cum_offs_1_reg_564_reg[24] [2]),
        .I2(\ap_CS_fsm_reg[76] [1]),
        .I3(skip_cum_offs1_reg_157_reg[2]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(\ap_CS_fsm_reg[76] [3]),
        .O(buff_d0[2]));
  LUT6 #(
    .INIT(64'hAAAACFC0CFC0CFC0)) 
    ram_reg_i_25
       (.I0(ram_reg_1[1]),
        .I1(\cum_offs_1_reg_564_reg[24] [1]),
        .I2(\ap_CS_fsm_reg[76] [1]),
        .I3(skip_cum_offs1_reg_157_reg[1]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(\ap_CS_fsm_reg[76] [3]),
        .O(buff_d0[1]));
  LUT6 #(
    .INIT(64'hAAAACFC0CFC0CFC0)) 
    ram_reg_i_26
       (.I0(ram_reg_1[0]),
        .I1(\cum_offs_1_reg_564_reg[24] [0]),
        .I2(\ap_CS_fsm_reg[76] [1]),
        .I3(skip_cum_offs1_reg_157_reg[0]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(\ap_CS_fsm_reg[76] [3]),
        .O(buff_d0[0]));
  LUT6 #(
    .INIT(64'hAAAACFC0CFC0CFC0)) 
    ram_reg_i_27
       (.I0(seq_skip_offs_fu_450_p2[31]),
        .I1(\cum_offs_1_reg_564_reg[24] [24]),
        .I2(\ap_CS_fsm_reg[76] [1]),
        .I3(skip_cum_offs1_reg_157_reg[24]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(\ap_CS_fsm_reg[76] [3]),
        .O(buff_d0[31]));
  LUT6 #(
    .INIT(64'hAAAACFC0CFC0CFC0)) 
    ram_reg_i_28
       (.I0(seq_skip_offs_fu_450_p2[30]),
        .I1(\cum_offs_1_reg_564_reg[24] [24]),
        .I2(\ap_CS_fsm_reg[76] [1]),
        .I3(skip_cum_offs1_reg_157_reg[24]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(\ap_CS_fsm_reg[76] [3]),
        .O(buff_d0[30]));
  LUT6 #(
    .INIT(64'hAAAACFC0CFC0CFC0)) 
    ram_reg_i_29
       (.I0(seq_skip_offs_fu_450_p2[29]),
        .I1(\cum_offs_1_reg_564_reg[24] [24]),
        .I2(\ap_CS_fsm_reg[76] [1]),
        .I3(skip_cum_offs1_reg_157_reg[24]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(\ap_CS_fsm_reg[76] [3]),
        .O(buff_d0[29]));
  LUT6 #(
    .INIT(64'hAAAAAAAAC0C0CFC0)) 
    ram_reg_i_3
       (.I0(Q[7]),
        .I1(i1_mid2_fu_416_p3[7]),
        .I2(\indvar_flatten_next_reg_594_reg[0] ),
        .I3(\i_reg_146_reg[8] [7]),
        .I4(\ap_CS_fsm_reg[76] [1]),
        .I5(ram_reg_0),
        .O(buff_address0[7]));
  LUT6 #(
    .INIT(64'hAAAACFC0CFC0CFC0)) 
    ram_reg_i_30
       (.I0(ram_reg_1[28]),
        .I1(\cum_offs_1_reg_564_reg[24] [24]),
        .I2(\ap_CS_fsm_reg[76] [1]),
        .I3(skip_cum_offs1_reg_157_reg[24]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(\ap_CS_fsm_reg[76] [3]),
        .O(buff_d0[28]));
  LUT6 #(
    .INIT(64'hAAAACFC0CFC0CFC0)) 
    ram_reg_i_31
       (.I0(ram_reg_1[27]),
        .I1(\cum_offs_1_reg_564_reg[24] [24]),
        .I2(\ap_CS_fsm_reg[76] [1]),
        .I3(skip_cum_offs1_reg_157_reg[24]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(\ap_CS_fsm_reg[76] [3]),
        .O(buff_d0[27]));
  LUT6 #(
    .INIT(64'hAAAACFC0CFC0CFC0)) 
    ram_reg_i_32
       (.I0(ram_reg_1[26]),
        .I1(\cum_offs_1_reg_564_reg[24] [24]),
        .I2(\ap_CS_fsm_reg[76] [1]),
        .I3(skip_cum_offs1_reg_157_reg[24]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(\ap_CS_fsm_reg[76] [3]),
        .O(buff_d0[26]));
  LUT6 #(
    .INIT(64'hAAAACFC0CFC0CFC0)) 
    ram_reg_i_33
       (.I0(ram_reg_1[25]),
        .I1(\cum_offs_1_reg_564_reg[24] [24]),
        .I2(\ap_CS_fsm_reg[76] [1]),
        .I3(skip_cum_offs1_reg_157_reg[24]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(\ap_CS_fsm_reg[76] [3]),
        .O(buff_d0[25]));
  LUT6 #(
    .INIT(64'hAAAACFC0CFC0CFC0)) 
    ram_reg_i_34
       (.I0(ram_reg_1[24]),
        .I1(\cum_offs_1_reg_564_reg[24] [24]),
        .I2(\ap_CS_fsm_reg[76] [1]),
        .I3(skip_cum_offs1_reg_157_reg[24]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(\ap_CS_fsm_reg[76] [3]),
        .O(buff_d0[24]));
  LUT6 #(
    .INIT(64'hAAAACFC0CFC0CFC0)) 
    ram_reg_i_35
       (.I0(ram_reg_1[23]),
        .I1(\cum_offs_1_reg_564_reg[24] [23]),
        .I2(\ap_CS_fsm_reg[76] [1]),
        .I3(skip_cum_offs1_reg_157_reg[23]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(\ap_CS_fsm_reg[76] [3]),
        .O(buff_d0[23]));
  LUT6 #(
    .INIT(64'hAAAACFC0CFC0CFC0)) 
    ram_reg_i_36
       (.I0(ram_reg_1[22]),
        .I1(\cum_offs_1_reg_564_reg[24] [22]),
        .I2(\ap_CS_fsm_reg[76] [1]),
        .I3(skip_cum_offs1_reg_157_reg[22]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(\ap_CS_fsm_reg[76] [3]),
        .O(buff_d0[22]));
  LUT6 #(
    .INIT(64'hAAAACFC0CFC0CFC0)) 
    ram_reg_i_37
       (.I0(ram_reg_1[21]),
        .I1(\cum_offs_1_reg_564_reg[24] [21]),
        .I2(\ap_CS_fsm_reg[76] [1]),
        .I3(skip_cum_offs1_reg_157_reg[21]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(\ap_CS_fsm_reg[76] [3]),
        .O(buff_d0[21]));
  LUT6 #(
    .INIT(64'hAAAACFC0CFC0CFC0)) 
    ram_reg_i_38
       (.I0(ram_reg_1[20]),
        .I1(\cum_offs_1_reg_564_reg[24] [20]),
        .I2(\ap_CS_fsm_reg[76] [1]),
        .I3(skip_cum_offs1_reg_157_reg[20]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(\ap_CS_fsm_reg[76] [3]),
        .O(buff_d0[20]));
  LUT6 #(
    .INIT(64'hAAAACFC0CFC0CFC0)) 
    ram_reg_i_39
       (.I0(ram_reg_1[19]),
        .I1(\cum_offs_1_reg_564_reg[24] [19]),
        .I2(\ap_CS_fsm_reg[76] [1]),
        .I3(skip_cum_offs1_reg_157_reg[19]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(\ap_CS_fsm_reg[76] [3]),
        .O(buff_d0[19]));
  LUT6 #(
    .INIT(64'hAAAAAAAAC0C0CFC0)) 
    ram_reg_i_4
       (.I0(Q[6]),
        .I1(i1_mid2_fu_416_p3[6]),
        .I2(\indvar_flatten_next_reg_594_reg[0] ),
        .I3(\i_reg_146_reg[8] [6]),
        .I4(\ap_CS_fsm_reg[76] [1]),
        .I5(ram_reg_0),
        .O(buff_address0[6]));
  LUT6 #(
    .INIT(64'hAAAACFC0CFC0CFC0)) 
    ram_reg_i_40
       (.I0(ram_reg_1[18]),
        .I1(\cum_offs_1_reg_564_reg[24] [18]),
        .I2(\ap_CS_fsm_reg[76] [1]),
        .I3(skip_cum_offs1_reg_157_reg[18]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(\ap_CS_fsm_reg[76] [3]),
        .O(buff_d0[18]));
  LUT6 #(
    .INIT(64'hAAAACFC0CFC0CFC0)) 
    ram_reg_i_41
       (.I0(ram_reg_1[17]),
        .I1(\cum_offs_1_reg_564_reg[24] [17]),
        .I2(\ap_CS_fsm_reg[76] [1]),
        .I3(skip_cum_offs1_reg_157_reg[17]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(\ap_CS_fsm_reg[76] [3]),
        .O(buff_d0[17]));
  LUT6 #(
    .INIT(64'hAAAACFC0CFC0CFC0)) 
    ram_reg_i_42
       (.I0(ram_reg_1[16]),
        .I1(\cum_offs_1_reg_564_reg[24] [16]),
        .I2(\ap_CS_fsm_reg[76] [1]),
        .I3(skip_cum_offs1_reg_157_reg[16]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(\ap_CS_fsm_reg[76] [3]),
        .O(buff_d0[16]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_44
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\ap_CS_fsm_reg[76] [3]),
        .O(ram_reg_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_i_45
       (.CI(ram_reg_i_46_n_3),
        .CO({ram_reg_i_45_n_3,ram_reg_i_45_n_4,ram_reg_i_45_n_5,ram_reg_i_45_n_6}),
        .CYINIT(1'b0),
        .DI({ram_reg_i_54_n_3,\reg_228_reg[15] [14:12]}),
        .O(ram_reg_1[15:12]),
        .S({ram_reg_i_55_n_3,ram_reg_i_56_n_3,ram_reg_i_57_n_3,ram_reg_i_58_n_3}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_i_46
       (.CI(ram_reg_i_47_n_3),
        .CO({ram_reg_i_46_n_3,ram_reg_i_46_n_4,ram_reg_i_46_n_5,ram_reg_i_46_n_6}),
        .CYINIT(1'b0),
        .DI(\reg_228_reg[15] [11:8]),
        .O(ram_reg_1[11:8]),
        .S({ram_reg_i_59_n_3,ram_reg_i_60_n_3,ram_reg_i_61_n_3,ram_reg_i_62_n_3}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_i_47
       (.CI(ram_reg_i_48_n_3),
        .CO({ram_reg_i_47_n_3,ram_reg_i_47_n_4,ram_reg_i_47_n_5,ram_reg_i_47_n_6}),
        .CYINIT(1'b0),
        .DI(\reg_228_reg[15] [7:4]),
        .O(ram_reg_1[7:4]),
        .S({ram_reg_i_63_n_3,ram_reg_i_64_n_3,ram_reg_i_65_n_3,ram_reg_i_66_n_3}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_i_48
       (.CI(1'b0),
        .CO({ram_reg_i_48_n_3,ram_reg_i_48_n_4,ram_reg_i_48_n_5,ram_reg_i_48_n_6}),
        .CYINIT(1'b0),
        .DI(\reg_228_reg[15] [3:0]),
        .O(ram_reg_1[3:0]),
        .S({ram_reg_i_67_n_3,ram_reg_i_68_n_3,ram_reg_i_69_n_3,ram_reg_i_70_n_3}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_i_49
       (.CI(ram_reg_i_50_n_3),
        .CO({NLW_ram_reg_i_49_CO_UNCONNECTED[3],ram_reg_i_49_n_4,ram_reg_i_49_n_5,ram_reg_i_49_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,\buff_load_reg_609_reg[31] [29:27]}),
        .O({seq_skip_offs_fu_450_p2,ram_reg_1[28]}),
        .S({ram_reg_i_71_n_3,ram_reg_i_72_n_3,ram_reg_i_73_n_3,ram_reg_i_74_n_3}));
  LUT6 #(
    .INIT(64'hAAAAAAAAC0C0CFC0)) 
    ram_reg_i_5
       (.I0(Q[5]),
        .I1(i1_mid2_fu_416_p3[5]),
        .I2(\indvar_flatten_next_reg_594_reg[0] ),
        .I3(\i_reg_146_reg[8] [5]),
        .I4(\ap_CS_fsm_reg[76] [1]),
        .I5(ram_reg_0),
        .O(buff_address0[5]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_i_50
       (.CI(ram_reg_i_51_n_3),
        .CO({ram_reg_i_50_n_3,ram_reg_i_50_n_4,ram_reg_i_50_n_5,ram_reg_i_50_n_6}),
        .CYINIT(1'b0),
        .DI(\buff_load_reg_609_reg[31] [26:23]),
        .O(ram_reg_1[27:24]),
        .S({ram_reg_i_75_n_3,ram_reg_i_76_n_3,ram_reg_i_77_n_3,ram_reg_i_78_n_3}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_i_51
       (.CI(ram_reg_i_52_n_3),
        .CO({ram_reg_i_51_n_3,ram_reg_i_51_n_4,ram_reg_i_51_n_5,ram_reg_i_51_n_6}),
        .CYINIT(1'b0),
        .DI(\buff_load_reg_609_reg[31] [22:19]),
        .O(ram_reg_1[23:20]),
        .S({ram_reg_i_79_n_3,ram_reg_i_80_n_3,ram_reg_i_81_n_3,ram_reg_i_82_n_3}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_i_52
       (.CI(ram_reg_i_45_n_3),
        .CO({ram_reg_i_52_n_3,ram_reg_i_52_n_4,ram_reg_i_52_n_5,ram_reg_i_52_n_6}),
        .CYINIT(1'b0),
        .DI(\buff_load_reg_609_reg[31] [18:15]),
        .O(ram_reg_1[19:16]),
        .S({ram_reg_i_83_n_3,ram_reg_i_84_n_3,ram_reg_i_85_n_3,ram_reg_i_86_n_3}));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_54
       (.I0(\buff_load_reg_609_reg[31] [15]),
        .O(ram_reg_i_54_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_55
       (.I0(\buff_load_reg_609_reg[31] [15]),
        .I1(\reg_228_reg[15] [15]),
        .O(ram_reg_i_55_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_56
       (.I0(\reg_228_reg[15] [14]),
        .I1(\buff_load_reg_609_reg[31] [14]),
        .O(ram_reg_i_56_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_57
       (.I0(\reg_228_reg[15] [13]),
        .I1(\buff_load_reg_609_reg[31] [13]),
        .O(ram_reg_i_57_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_58
       (.I0(\reg_228_reg[15] [12]),
        .I1(\buff_load_reg_609_reg[31] [12]),
        .O(ram_reg_i_58_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_59
       (.I0(\reg_228_reg[15] [11]),
        .I1(\buff_load_reg_609_reg[31] [11]),
        .O(ram_reg_i_59_n_3));
  LUT6 #(
    .INIT(64'hAAAAAAAAC0C0CFC0)) 
    ram_reg_i_6
       (.I0(Q[4]),
        .I1(i1_mid2_fu_416_p3[4]),
        .I2(\indvar_flatten_next_reg_594_reg[0] ),
        .I3(\i_reg_146_reg[8] [4]),
        .I4(\ap_CS_fsm_reg[76] [1]),
        .I5(ram_reg_0),
        .O(buff_address0[4]));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_60
       (.I0(\reg_228_reg[15] [10]),
        .I1(\buff_load_reg_609_reg[31] [10]),
        .O(ram_reg_i_60_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_61
       (.I0(\reg_228_reg[15] [9]),
        .I1(\buff_load_reg_609_reg[31] [9]),
        .O(ram_reg_i_61_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_62
       (.I0(\reg_228_reg[15] [8]),
        .I1(\buff_load_reg_609_reg[31] [8]),
        .O(ram_reg_i_62_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_63
       (.I0(\reg_228_reg[15] [7]),
        .I1(\buff_load_reg_609_reg[31] [7]),
        .O(ram_reg_i_63_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_64
       (.I0(\reg_228_reg[15] [6]),
        .I1(\buff_load_reg_609_reg[31] [6]),
        .O(ram_reg_i_64_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_65
       (.I0(\reg_228_reg[15] [5]),
        .I1(\buff_load_reg_609_reg[31] [5]),
        .O(ram_reg_i_65_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_66
       (.I0(\reg_228_reg[15] [4]),
        .I1(\buff_load_reg_609_reg[31] [4]),
        .O(ram_reg_i_66_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_67
       (.I0(\reg_228_reg[15] [3]),
        .I1(\buff_load_reg_609_reg[31] [3]),
        .O(ram_reg_i_67_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_68
       (.I0(\reg_228_reg[15] [2]),
        .I1(\buff_load_reg_609_reg[31] [2]),
        .O(ram_reg_i_68_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_69
       (.I0(\reg_228_reg[15] [1]),
        .I1(\buff_load_reg_609_reg[31] [1]),
        .O(ram_reg_i_69_n_3));
  LUT6 #(
    .INIT(64'hAAAAAAAAC0C0CFC0)) 
    ram_reg_i_7
       (.I0(Q[3]),
        .I1(i1_mid2_fu_416_p3[3]),
        .I2(\indvar_flatten_next_reg_594_reg[0] ),
        .I3(\i_reg_146_reg[8] [3]),
        .I4(\ap_CS_fsm_reg[76] [1]),
        .I5(ram_reg_0),
        .O(buff_address0[3]));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_70
       (.I0(\reg_228_reg[15] [0]),
        .I1(\buff_load_reg_609_reg[31] [0]),
        .O(ram_reg_i_70_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_i_71
       (.I0(\buff_load_reg_609_reg[31] [30]),
        .I1(\buff_load_reg_609_reg[31] [31]),
        .O(ram_reg_i_71_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_i_72
       (.I0(\buff_load_reg_609_reg[31] [29]),
        .I1(\buff_load_reg_609_reg[31] [30]),
        .O(ram_reg_i_72_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_i_73
       (.I0(\buff_load_reg_609_reg[31] [28]),
        .I1(\buff_load_reg_609_reg[31] [29]),
        .O(ram_reg_i_73_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_i_74
       (.I0(\buff_load_reg_609_reg[31] [27]),
        .I1(\buff_load_reg_609_reg[31] [28]),
        .O(ram_reg_i_74_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_i_75
       (.I0(\buff_load_reg_609_reg[31] [26]),
        .I1(\buff_load_reg_609_reg[31] [27]),
        .O(ram_reg_i_75_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_i_76
       (.I0(\buff_load_reg_609_reg[31] [25]),
        .I1(\buff_load_reg_609_reg[31] [26]),
        .O(ram_reg_i_76_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_i_77
       (.I0(\buff_load_reg_609_reg[31] [24]),
        .I1(\buff_load_reg_609_reg[31] [25]),
        .O(ram_reg_i_77_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_i_78
       (.I0(\buff_load_reg_609_reg[31] [23]),
        .I1(\buff_load_reg_609_reg[31] [24]),
        .O(ram_reg_i_78_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_i_79
       (.I0(\buff_load_reg_609_reg[31] [22]),
        .I1(\buff_load_reg_609_reg[31] [23]),
        .O(ram_reg_i_79_n_3));
  LUT6 #(
    .INIT(64'hAAAAAAAAC0C0CFC0)) 
    ram_reg_i_8
       (.I0(Q[2]),
        .I1(i1_mid2_fu_416_p3[2]),
        .I2(\indvar_flatten_next_reg_594_reg[0] ),
        .I3(\i_reg_146_reg[8] [2]),
        .I4(\ap_CS_fsm_reg[76] [1]),
        .I5(ram_reg_0),
        .O(buff_address0[2]));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_i_80
       (.I0(\buff_load_reg_609_reg[31] [21]),
        .I1(\buff_load_reg_609_reg[31] [22]),
        .O(ram_reg_i_80_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_i_81
       (.I0(\buff_load_reg_609_reg[31] [20]),
        .I1(\buff_load_reg_609_reg[31] [21]),
        .O(ram_reg_i_81_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_i_82
       (.I0(\buff_load_reg_609_reg[31] [19]),
        .I1(\buff_load_reg_609_reg[31] [20]),
        .O(ram_reg_i_82_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_i_83
       (.I0(\buff_load_reg_609_reg[31] [18]),
        .I1(\buff_load_reg_609_reg[31] [19]),
        .O(ram_reg_i_83_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_i_84
       (.I0(\buff_load_reg_609_reg[31] [17]),
        .I1(\buff_load_reg_609_reg[31] [18]),
        .O(ram_reg_i_84_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_i_85
       (.I0(\buff_load_reg_609_reg[31] [16]),
        .I1(\buff_load_reg_609_reg[31] [17]),
        .O(ram_reg_i_85_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_i_86
       (.I0(\buff_load_reg_609_reg[31] [15]),
        .I1(\buff_load_reg_609_reg[31] [16]),
        .O(ram_reg_i_86_n_3));
  LUT6 #(
    .INIT(64'hAAAAAAAAC0C0CFC0)) 
    ram_reg_i_9
       (.I0(Q[1]),
        .I1(i1_mid2_fu_416_p3[1]),
        .I2(\indvar_flatten_next_reg_594_reg[0] ),
        .I3(\i_reg_146_reg[8] [1]),
        .I4(\ap_CS_fsm_reg[76] [1]),
        .I5(ram_reg_0),
        .O(buff_address0[1]));
endmodule

(* CHECK_LICENSE_TYPE = "design_1_LL_prefetch_0_0,LL_prefetch,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "LL_prefetch,Vivado 2016.3" *) 
(* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_CFG_AWADDR,
    s_axi_CFG_AWVALID,
    s_axi_CFG_AWREADY,
    s_axi_CFG_WDATA,
    s_axi_CFG_WSTRB,
    s_axi_CFG_WVALID,
    s_axi_CFG_WREADY,
    s_axi_CFG_BRESP,
    s_axi_CFG_BVALID,
    s_axi_CFG_BREADY,
    s_axi_CFG_ARADDR,
    s_axi_CFG_ARVALID,
    s_axi_CFG_ARREADY,
    s_axi_CFG_RDATA,
    s_axi_CFG_RRESP,
    s_axi_CFG_RVALID,
    s_axi_CFG_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    m_axi_A_BUS_AWADDR,
    m_axi_A_BUS_AWLEN,
    m_axi_A_BUS_AWSIZE,
    m_axi_A_BUS_AWBURST,
    m_axi_A_BUS_AWLOCK,
    m_axi_A_BUS_AWREGION,
    m_axi_A_BUS_AWCACHE,
    m_axi_A_BUS_AWPROT,
    m_axi_A_BUS_AWQOS,
    m_axi_A_BUS_AWVALID,
    m_axi_A_BUS_AWREADY,
    m_axi_A_BUS_WDATA,
    m_axi_A_BUS_WSTRB,
    m_axi_A_BUS_WLAST,
    m_axi_A_BUS_WVALID,
    m_axi_A_BUS_WREADY,
    m_axi_A_BUS_BRESP,
    m_axi_A_BUS_BVALID,
    m_axi_A_BUS_BREADY,
    m_axi_A_BUS_ARADDR,
    m_axi_A_BUS_ARLEN,
    m_axi_A_BUS_ARSIZE,
    m_axi_A_BUS_ARBURST,
    m_axi_A_BUS_ARLOCK,
    m_axi_A_BUS_ARREGION,
    m_axi_A_BUS_ARCACHE,
    m_axi_A_BUS_ARPROT,
    m_axi_A_BUS_ARQOS,
    m_axi_A_BUS_ARVALID,
    m_axi_A_BUS_ARREADY,
    m_axi_A_BUS_RDATA,
    m_axi_A_BUS_RRESP,
    m_axi_A_BUS_RLAST,
    m_axi_A_BUS_RVALID,
    m_axi_A_BUS_RREADY);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CFG AWADDR" *) input [4:0]s_axi_CFG_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CFG AWVALID" *) input s_axi_CFG_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CFG AWREADY" *) output s_axi_CFG_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CFG WDATA" *) input [31:0]s_axi_CFG_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CFG WSTRB" *) input [3:0]s_axi_CFG_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CFG WVALID" *) input s_axi_CFG_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CFG WREADY" *) output s_axi_CFG_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CFG BRESP" *) output [1:0]s_axi_CFG_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CFG BVALID" *) output s_axi_CFG_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CFG BREADY" *) input s_axi_CFG_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CFG ARADDR" *) input [4:0]s_axi_CFG_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CFG ARVALID" *) input s_axi_CFG_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CFG ARREADY" *) output s_axi_CFG_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CFG RDATA" *) output [31:0]s_axi_CFG_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CFG RRESP" *) output [1:0]s_axi_CFG_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CFG RVALID" *) output s_axi_CFG_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CFG RREADY" *) input s_axi_CFG_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A_BUS AWADDR" *) output [31:0]m_axi_A_BUS_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A_BUS AWLEN" *) output [7:0]m_axi_A_BUS_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A_BUS AWSIZE" *) output [2:0]m_axi_A_BUS_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A_BUS AWBURST" *) output [1:0]m_axi_A_BUS_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A_BUS AWLOCK" *) output [1:0]m_axi_A_BUS_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A_BUS AWREGION" *) output [3:0]m_axi_A_BUS_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A_BUS AWCACHE" *) output [3:0]m_axi_A_BUS_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A_BUS AWPROT" *) output [2:0]m_axi_A_BUS_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A_BUS AWQOS" *) output [3:0]m_axi_A_BUS_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A_BUS AWVALID" *) output m_axi_A_BUS_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A_BUS AWREADY" *) input m_axi_A_BUS_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A_BUS WDATA" *) output [63:0]m_axi_A_BUS_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A_BUS WSTRB" *) output [7:0]m_axi_A_BUS_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A_BUS WLAST" *) output m_axi_A_BUS_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A_BUS WVALID" *) output m_axi_A_BUS_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A_BUS WREADY" *) input m_axi_A_BUS_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A_BUS BRESP" *) input [1:0]m_axi_A_BUS_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A_BUS BVALID" *) input m_axi_A_BUS_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A_BUS BREADY" *) output m_axi_A_BUS_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A_BUS ARADDR" *) output [31:0]m_axi_A_BUS_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A_BUS ARLEN" *) output [7:0]m_axi_A_BUS_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A_BUS ARSIZE" *) output [2:0]m_axi_A_BUS_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A_BUS ARBURST" *) output [1:0]m_axi_A_BUS_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A_BUS ARLOCK" *) output [1:0]m_axi_A_BUS_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A_BUS ARREGION" *) output [3:0]m_axi_A_BUS_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A_BUS ARCACHE" *) output [3:0]m_axi_A_BUS_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A_BUS ARPROT" *) output [2:0]m_axi_A_BUS_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A_BUS ARQOS" *) output [3:0]m_axi_A_BUS_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A_BUS ARVALID" *) output m_axi_A_BUS_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A_BUS ARREADY" *) input m_axi_A_BUS_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A_BUS RDATA" *) input [63:0]m_axi_A_BUS_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A_BUS RRESP" *) input [1:0]m_axi_A_BUS_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A_BUS RLAST" *) input m_axi_A_BUS_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A_BUS RVALID" *) input m_axi_A_BUS_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A_BUS RREADY" *) output m_axi_A_BUS_RREADY;

  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [31:0]m_axi_A_BUS_ARADDR;
  wire [1:0]m_axi_A_BUS_ARBURST;
  wire [3:0]m_axi_A_BUS_ARCACHE;
  wire [7:0]m_axi_A_BUS_ARLEN;
  wire [1:0]m_axi_A_BUS_ARLOCK;
  wire [2:0]m_axi_A_BUS_ARPROT;
  wire [3:0]m_axi_A_BUS_ARQOS;
  wire m_axi_A_BUS_ARREADY;
  wire [3:0]m_axi_A_BUS_ARREGION;
  wire [2:0]m_axi_A_BUS_ARSIZE;
  wire m_axi_A_BUS_ARVALID;
  wire [31:0]m_axi_A_BUS_AWADDR;
  wire [1:0]m_axi_A_BUS_AWBURST;
  wire [3:0]m_axi_A_BUS_AWCACHE;
  wire [7:0]m_axi_A_BUS_AWLEN;
  wire [1:0]m_axi_A_BUS_AWLOCK;
  wire [2:0]m_axi_A_BUS_AWPROT;
  wire [3:0]m_axi_A_BUS_AWQOS;
  wire m_axi_A_BUS_AWREADY;
  wire [3:0]m_axi_A_BUS_AWREGION;
  wire [2:0]m_axi_A_BUS_AWSIZE;
  wire m_axi_A_BUS_AWVALID;
  wire m_axi_A_BUS_BREADY;
  wire [1:0]m_axi_A_BUS_BRESP;
  wire m_axi_A_BUS_BVALID;
  wire [63:0]m_axi_A_BUS_RDATA;
  wire m_axi_A_BUS_RLAST;
  wire m_axi_A_BUS_RREADY;
  wire [1:0]m_axi_A_BUS_RRESP;
  wire m_axi_A_BUS_RVALID;
  wire [63:0]m_axi_A_BUS_WDATA;
  wire m_axi_A_BUS_WLAST;
  wire m_axi_A_BUS_WREADY;
  wire [7:0]m_axi_A_BUS_WSTRB;
  wire m_axi_A_BUS_WVALID;
  wire [4:0]s_axi_CFG_ARADDR;
  wire s_axi_CFG_ARREADY;
  wire s_axi_CFG_ARVALID;
  wire [4:0]s_axi_CFG_AWADDR;
  wire s_axi_CFG_AWREADY;
  wire s_axi_CFG_AWVALID;
  wire s_axi_CFG_BREADY;
  wire [1:0]s_axi_CFG_BRESP;
  wire s_axi_CFG_BVALID;
  wire [31:0]s_axi_CFG_RDATA;
  wire s_axi_CFG_RREADY;
  wire [1:0]s_axi_CFG_RRESP;
  wire s_axi_CFG_RVALID;
  wire [31:0]s_axi_CFG_WDATA;
  wire s_axi_CFG_WREADY;
  wire [3:0]s_axi_CFG_WSTRB;
  wire s_axi_CFG_WVALID;
  wire [0:0]NLW_inst_m_axi_A_BUS_ARID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_A_BUS_ARUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_A_BUS_AWID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_A_BUS_AWUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_A_BUS_WID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_A_BUS_WUSER_UNCONNECTED;

  (* C_M_AXI_A_BUS_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_A_BUS_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_A_BUS_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_A_BUS_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_A_BUS_CACHE_VALUE = "3" *) 
  (* C_M_AXI_A_BUS_DATA_WIDTH = "64" *) 
  (* C_M_AXI_A_BUS_ID_WIDTH = "1" *) 
  (* C_M_AXI_A_BUS_PROT_VALUE = "0" *) 
  (* C_M_AXI_A_BUS_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_A_BUS_USER_VALUE = "0" *) 
  (* C_M_AXI_A_BUS_WSTRB_WIDTH = "8" *) 
  (* C_M_AXI_A_BUS_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_DATA_WIDTH = "32" *) 
  (* C_M_AXI_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_CFG_ADDR_WIDTH = "5" *) 
  (* C_S_AXI_CFG_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CFG_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* ap_ST_fsm_pp0_stage0 = "82'b0000000000000001000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage1 = "82'b0000000000000010000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage10 = "82'b0000010000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage11 = "82'b0000100000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage12 = "82'b0001000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage13 = "82'b0010000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage14 = "82'b0100000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage2 = "82'b0000000000000100000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage3 = "82'b0000000000001000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage4 = "82'b0000000000010000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage5 = "82'b0000000000100000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage6 = "82'b0000000001000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage7 = "82'b0000000010000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage8 = "82'b0000000100000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage9 = "82'b0000001000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state1 = "82'b0000000000000000000000000000000000000000000000000000000000000000000000000000000001" *) 
  (* ap_ST_fsm_state10 = "82'b0000000000000000000000000000000000000000000000000000000000000000000000001000000000" *) 
  (* ap_ST_fsm_state11 = "82'b0000000000000000000000000000000000000000000000000000000000000000000000010000000000" *) 
  (* ap_ST_fsm_state12 = "82'b0000000000000000000000000000000000000000000000000000000000000000000000100000000000" *) 
  (* ap_ST_fsm_state13 = "82'b0000000000000000000000000000000000000000000000000000000000000000000001000000000000" *) 
  (* ap_ST_fsm_state14 = "82'b0000000000000000000000000000000000000000000000000000000000000000000010000000000000" *) 
  (* ap_ST_fsm_state15 = "82'b0000000000000000000000000000000000000000000000000000000000000000000100000000000000" *) 
  (* ap_ST_fsm_state16 = "82'b0000000000000000000000000000000000000000000000000000000000000000001000000000000000" *) 
  (* ap_ST_fsm_state17 = "82'b0000000000000000000000000000000000000000000000000000000000000000010000000000000000" *) 
  (* ap_ST_fsm_state18 = "82'b0000000000000000000000000000000000000000000000000000000000000000100000000000000000" *) 
  (* ap_ST_fsm_state19 = "82'b0000000000000000000000000000000000000000000000000000000000000001000000000000000000" *) 
  (* ap_ST_fsm_state2 = "82'b0000000000000000000000000000000000000000000000000000000000000000000000000000000010" *) 
  (* ap_ST_fsm_state20 = "82'b0000000000000000000000000000000000000000000000000000000000000010000000000000000000" *) 
  (* ap_ST_fsm_state21 = "82'b0000000000000000000000000000000000000000000000000000000000000100000000000000000000" *) 
  (* ap_ST_fsm_state22 = "82'b0000000000000000000000000000000000000000000000000000000000001000000000000000000000" *) 
  (* ap_ST_fsm_state23 = "82'b0000000000000000000000000000000000000000000000000000000000010000000000000000000000" *) 
  (* ap_ST_fsm_state24 = "82'b0000000000000000000000000000000000000000000000000000000000100000000000000000000000" *) 
  (* ap_ST_fsm_state25 = "82'b0000000000000000000000000000000000000000000000000000000001000000000000000000000000" *) 
  (* ap_ST_fsm_state26 = "82'b0000000000000000000000000000000000000000000000000000000010000000000000000000000000" *) 
  (* ap_ST_fsm_state27 = "82'b0000000000000000000000000000000000000000000000000000000100000000000000000000000000" *) 
  (* ap_ST_fsm_state28 = "82'b0000000000000000000000000000000000000000000000000000001000000000000000000000000000" *) 
  (* ap_ST_fsm_state29 = "82'b0000000000000000000000000000000000000000000000000000010000000000000000000000000000" *) 
  (* ap_ST_fsm_state3 = "82'b0000000000000000000000000000000000000000000000000000000000000000000000000000000100" *) 
  (* ap_ST_fsm_state30 = "82'b0000000000000000000000000000000000000000000000000000100000000000000000000000000000" *) 
  (* ap_ST_fsm_state31 = "82'b0000000000000000000000000000000000000000000000000001000000000000000000000000000000" *) 
  (* ap_ST_fsm_state32 = "82'b0000000000000000000000000000000000000000000000000010000000000000000000000000000000" *) 
  (* ap_ST_fsm_state33 = "82'b0000000000000000000000000000000000000000000000000100000000000000000000000000000000" *) 
  (* ap_ST_fsm_state34 = "82'b0000000000000000000000000000000000000000000000001000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state35 = "82'b0000000000000000000000000000000000000000000000010000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state36 = "82'b0000000000000000000000000000000000000000000000100000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state37 = "82'b0000000000000000000000000000000000000000000001000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state38 = "82'b0000000000000000000000000000000000000000000010000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state39 = "82'b0000000000000000000000000000000000000000000100000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state4 = "82'b0000000000000000000000000000000000000000000000000000000000000000000000000000001000" *) 
  (* ap_ST_fsm_state40 = "82'b0000000000000000000000000000000000000000001000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state41 = "82'b0000000000000000000000000000000000000000010000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state42 = "82'b0000000000000000000000000000000000000000100000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state43 = "82'b0000000000000000000000000000000000000001000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state44 = "82'b0000000000000000000000000000000000000010000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state45 = "82'b0000000000000000000000000000000000000100000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state46 = "82'b0000000000000000000000000000000000001000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state47 = "82'b0000000000000000000000000000000000010000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state48 = "82'b0000000000000000000000000000000000100000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state49 = "82'b0000000000000000000000000000000001000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state5 = "82'b0000000000000000000000000000000000000000000000000000000000000000000000000000010000" *) 
  (* ap_ST_fsm_state50 = "82'b0000000000000000000000000000000010000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state51 = "82'b0000000000000000000000000000000100000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state52 = "82'b0000000000000000000000000000001000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state53 = "82'b0000000000000000000000000000010000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state54 = "82'b0000000000000000000000000000100000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state55 = "82'b0000000000000000000000000001000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state56 = "82'b0000000000000000000000000010000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state57 = "82'b0000000000000000000000000100000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state58 = "82'b0000000000000000000000001000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state59 = "82'b0000000000000000000000010000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state6 = "82'b0000000000000000000000000000000000000000000000000000000000000000000000000000100000" *) 
  (* ap_ST_fsm_state60 = "82'b0000000000000000000000100000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state61 = "82'b0000000000000000000001000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state62 = "82'b0000000000000000000010000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state63 = "82'b0000000000000000000100000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state64 = "82'b0000000000000000001000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state65 = "82'b0000000000000000010000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state66 = "82'b0000000000000000100000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state7 = "82'b0000000000000000000000000000000000000000000000000000000000000000000000000001000000" *) 
  (* ap_ST_fsm_state8 = "82'b0000000000000000000000000000000000000000000000000000000000000000000000000010000000" *) 
  (* ap_ST_fsm_state9 = "82'b0000000000000000000000000000000000000000000000000000000000000000000000000100000000" *) 
  (* ap_ST_fsm_state93 = "82'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_const_int64_8 = "8" *) 
  (* ap_const_lv14_0 = "14'b00000000000000" *) 
  (* ap_const_lv14_1 = "14'b00000000000001" *) 
  (* ap_const_lv14_2341 = "14'b10001101000001" *) 
  (* ap_const_lv25_0 = "25'b0000000000000000000000000" *) 
  (* ap_const_lv2_0 = "2'b00" *) 
  (* ap_const_lv32_0 = "0" *) 
  (* ap_const_lv32_1 = "1" *) 
  (* ap_const_lv32_10 = "16" *) 
  (* ap_const_lv32_12 = "18" *) 
  (* ap_const_lv32_13 = "19" *) 
  (* ap_const_lv32_14 = "20" *) 
  (* ap_const_lv32_19 = "25" *) 
  (* ap_const_lv32_1A = "26" *) 
  (* ap_const_lv32_1B = "27" *) 
  (* ap_const_lv32_1F = "31" *) 
  (* ap_const_lv32_20 = "32" *) 
  (* ap_const_lv32_21 = "33" *) 
  (* ap_const_lv32_22 = "34" *) 
  (* ap_const_lv32_23 = "35" *) 
  (* ap_const_lv32_24 = "36" *) 
  (* ap_const_lv32_29 = "41" *) 
  (* ap_const_lv32_2A = "42" *) 
  (* ap_const_lv32_2F = "47" *) 
  (* ap_const_lv32_3 = "3" *) 
  (* ap_const_lv32_31 = "49" *) 
  (* ap_const_lv32_32 = "50" *) 
  (* ap_const_lv32_33 = "51" *) 
  (* ap_const_lv32_3A = "58" *) 
  (* ap_const_lv32_3B = "59" *) 
  (* ap_const_lv32_3C = "60" *) 
  (* ap_const_lv32_41 = "65" *) 
  (* ap_const_lv32_42 = "66" *) 
  (* ap_const_lv32_43 = "67" *) 
  (* ap_const_lv32_44 = "68" *) 
  (* ap_const_lv32_45 = "69" *) 
  (* ap_const_lv32_46 = "70" *) 
  (* ap_const_lv32_47 = "71" *) 
  (* ap_const_lv32_4B = "75" *) 
  (* ap_const_lv32_4C = "76" *) 
  (* ap_const_lv32_4D = "77" *) 
  (* ap_const_lv32_50 = "80" *) 
  (* ap_const_lv32_51 = "81" *) 
  (* ap_const_lv32_8 = "8" *) 
  (* ap_const_lv32_9 = "9" *) 
  (* ap_const_lv32_A = "10" *) 
  (* ap_const_lv32_B = "11" *) 
  (* ap_const_lv3_0 = "3'b000" *) 
  (* ap_const_lv4_0 = "4'b0000" *) 
  (* ap_const_lv8_3 = "8'b00000011" *) 
  (* ap_const_lv9_1 = "9'b000000001" *) 
  (* ap_const_lv9_19 = "9'b000011001" *) 
  (* ap_const_lv9_1F4 = "9'b111110100" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_LL_prefetch inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .m_axi_A_BUS_ARADDR(m_axi_A_BUS_ARADDR),
        .m_axi_A_BUS_ARBURST(m_axi_A_BUS_ARBURST),
        .m_axi_A_BUS_ARCACHE(m_axi_A_BUS_ARCACHE),
        .m_axi_A_BUS_ARID(NLW_inst_m_axi_A_BUS_ARID_UNCONNECTED[0]),
        .m_axi_A_BUS_ARLEN(m_axi_A_BUS_ARLEN),
        .m_axi_A_BUS_ARLOCK(m_axi_A_BUS_ARLOCK),
        .m_axi_A_BUS_ARPROT(m_axi_A_BUS_ARPROT),
        .m_axi_A_BUS_ARQOS(m_axi_A_BUS_ARQOS),
        .m_axi_A_BUS_ARREADY(m_axi_A_BUS_ARREADY),
        .m_axi_A_BUS_ARREGION(m_axi_A_BUS_ARREGION),
        .m_axi_A_BUS_ARSIZE(m_axi_A_BUS_ARSIZE),
        .m_axi_A_BUS_ARUSER(NLW_inst_m_axi_A_BUS_ARUSER_UNCONNECTED[0]),
        .m_axi_A_BUS_ARVALID(m_axi_A_BUS_ARVALID),
        .m_axi_A_BUS_AWADDR(m_axi_A_BUS_AWADDR),
        .m_axi_A_BUS_AWBURST(m_axi_A_BUS_AWBURST),
        .m_axi_A_BUS_AWCACHE(m_axi_A_BUS_AWCACHE),
        .m_axi_A_BUS_AWID(NLW_inst_m_axi_A_BUS_AWID_UNCONNECTED[0]),
        .m_axi_A_BUS_AWLEN(m_axi_A_BUS_AWLEN),
        .m_axi_A_BUS_AWLOCK(m_axi_A_BUS_AWLOCK),
        .m_axi_A_BUS_AWPROT(m_axi_A_BUS_AWPROT),
        .m_axi_A_BUS_AWQOS(m_axi_A_BUS_AWQOS),
        .m_axi_A_BUS_AWREADY(m_axi_A_BUS_AWREADY),
        .m_axi_A_BUS_AWREGION(m_axi_A_BUS_AWREGION),
        .m_axi_A_BUS_AWSIZE(m_axi_A_BUS_AWSIZE),
        .m_axi_A_BUS_AWUSER(NLW_inst_m_axi_A_BUS_AWUSER_UNCONNECTED[0]),
        .m_axi_A_BUS_AWVALID(m_axi_A_BUS_AWVALID),
        .m_axi_A_BUS_BID(1'b0),
        .m_axi_A_BUS_BREADY(m_axi_A_BUS_BREADY),
        .m_axi_A_BUS_BRESP(m_axi_A_BUS_BRESP),
        .m_axi_A_BUS_BUSER(1'b0),
        .m_axi_A_BUS_BVALID(m_axi_A_BUS_BVALID),
        .m_axi_A_BUS_RDATA(m_axi_A_BUS_RDATA),
        .m_axi_A_BUS_RID(1'b0),
        .m_axi_A_BUS_RLAST(m_axi_A_BUS_RLAST),
        .m_axi_A_BUS_RREADY(m_axi_A_BUS_RREADY),
        .m_axi_A_BUS_RRESP(m_axi_A_BUS_RRESP),
        .m_axi_A_BUS_RUSER(1'b0),
        .m_axi_A_BUS_RVALID(m_axi_A_BUS_RVALID),
        .m_axi_A_BUS_WDATA(m_axi_A_BUS_WDATA),
        .m_axi_A_BUS_WID(NLW_inst_m_axi_A_BUS_WID_UNCONNECTED[0]),
        .m_axi_A_BUS_WLAST(m_axi_A_BUS_WLAST),
        .m_axi_A_BUS_WREADY(m_axi_A_BUS_WREADY),
        .m_axi_A_BUS_WSTRB(m_axi_A_BUS_WSTRB),
        .m_axi_A_BUS_WUSER(NLW_inst_m_axi_A_BUS_WUSER_UNCONNECTED[0]),
        .m_axi_A_BUS_WVALID(m_axi_A_BUS_WVALID),
        .s_axi_CFG_ARADDR(s_axi_CFG_ARADDR),
        .s_axi_CFG_ARREADY(s_axi_CFG_ARREADY),
        .s_axi_CFG_ARVALID(s_axi_CFG_ARVALID),
        .s_axi_CFG_AWADDR(s_axi_CFG_AWADDR),
        .s_axi_CFG_AWREADY(s_axi_CFG_AWREADY),
        .s_axi_CFG_AWVALID(s_axi_CFG_AWVALID),
        .s_axi_CFG_BREADY(s_axi_CFG_BREADY),
        .s_axi_CFG_BRESP(s_axi_CFG_BRESP),
        .s_axi_CFG_BVALID(s_axi_CFG_BVALID),
        .s_axi_CFG_RDATA(s_axi_CFG_RDATA),
        .s_axi_CFG_RREADY(s_axi_CFG_RREADY),
        .s_axi_CFG_RRESP(s_axi_CFG_RRESP),
        .s_axi_CFG_RVALID(s_axi_CFG_RVALID),
        .s_axi_CFG_WDATA(s_axi_CFG_WDATA),
        .s_axi_CFG_WREADY(s_axi_CFG_WREADY),
        .s_axi_CFG_WSTRB(s_axi_CFG_WSTRB),
        .s_axi_CFG_WVALID(s_axi_CFG_WVALID));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
