<stg><name>compute_engine_32</name>


<trans_list>

<trans id="72" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %w_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %w_V)

]]></Node>
<StgValue><ssdm name="w_V_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %b_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %b_V)

]]></Node>
<StgValue><ssdm name="b_V_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %xor_ln769 = xor i32 %w_V_read, -1

]]></Node>
<StgValue><ssdm name="xor_ln769"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %r_V = xor i32 %b_V_read, %xor_ln769

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="32">
<![CDATA[
:5  %trunc_ln681 = trunc i32 %r_V to i4

]]></Node>
<StgValue><ssdm name="trunc_ln681"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="4">
<![CDATA[
:6  %zext_ln18 = zext i4 %trunc_ln681 to i64

]]></Node>
<StgValue><ssdm name="zext_ln18"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %p_Result_s = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %r_V, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="4">
<![CDATA[
:8  %zext_ln18_1 = zext i4 %p_Result_s to i64

]]></Node>
<StgValue><ssdm name="zext_ln18_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %lut16_V_addr = getelementptr [16 x i3]* @lut16_V, i64 0, i64 %zext_ln18

]]></Node>
<StgValue><ssdm name="lut16_V_addr"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="3" op_0_bw="4">
<![CDATA[
:10  %lut16_V_load = load i3* %lut16_V_addr, align 1

]]></Node>
<StgValue><ssdm name="lut16_V_load"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %lut16_V_addr_1 = getelementptr [16 x i3]* @lut16_V, i64 0, i64 %zext_ln18_1

]]></Node>
<StgValue><ssdm name="lut16_V_addr_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="3" op_0_bw="4">
<![CDATA[
:13  %lut16_V_load_1 = load i3* %lut16_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="lut16_V_load_1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:16  %p_Result_1 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %r_V, i32 8, i32 11)

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="4">
<![CDATA[
:17  %zext_ln19 = zext i4 %p_Result_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln19"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:18  %p_Result_2 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %r_V, i32 12, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="4">
<![CDATA[
:19  %zext_ln19_1 = zext i4 %p_Result_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln19_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %lut16_V_addr_2 = getelementptr [16 x i3]* @lut16_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="lut16_V_addr_2"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="4">
<![CDATA[
:21  %lut16_V_load_2 = load i3* %lut16_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="lut16_V_load_2"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %lut16_V_addr_3 = getelementptr [16 x i3]* @lut16_V, i64 0, i64 %zext_ln19_1

]]></Node>
<StgValue><ssdm name="lut16_V_addr_3"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="3" op_0_bw="4">
<![CDATA[
:24  %lut16_V_load_3 = load i3* %lut16_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="lut16_V_load_3"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:27  %p_Result_3 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %r_V, i32 16, i32 19)

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="4">
<![CDATA[
:28  %zext_ln20 = zext i4 %p_Result_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln20"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:29  %p_Result_4 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %r_V, i32 20, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="4">
<![CDATA[
:30  %zext_ln20_1 = zext i4 %p_Result_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln20_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %lut16_V_addr_4 = getelementptr [16 x i3]* @lut16_V, i64 0, i64 %zext_ln20

]]></Node>
<StgValue><ssdm name="lut16_V_addr_4"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="3" op_0_bw="4">
<![CDATA[
:32  %lut16_V_load_4 = load i3* %lut16_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="lut16_V_load_4"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %lut16_V_addr_5 = getelementptr [16 x i3]* @lut16_V, i64 0, i64 %zext_ln20_1

]]></Node>
<StgValue><ssdm name="lut16_V_addr_5"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="4">
<![CDATA[
:35  %lut16_V_load_5 = load i3* %lut16_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="lut16_V_load_5"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:38  %p_Result_5 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %r_V, i32 24, i32 27)

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="4">
<![CDATA[
:39  %zext_ln21 = zext i4 %p_Result_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln21"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:40  %p_Result_6 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %r_V, i32 28, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="4">
<![CDATA[
:41  %zext_ln21_1 = zext i4 %p_Result_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln21_1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:42  %lut16_V_addr_6 = getelementptr [16 x i3]* @lut16_V, i64 0, i64 %zext_ln21

]]></Node>
<StgValue><ssdm name="lut16_V_addr_6"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="3" op_0_bw="4">
<![CDATA[
:43  %lut16_V_load_6 = load i3* %lut16_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="lut16_V_load_6"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:45  %lut16_V_addr_7 = getelementptr [16 x i3]* @lut16_V, i64 0, i64 %zext_ln21_1

]]></Node>
<StgValue><ssdm name="lut16_V_addr_7"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="3" op_0_bw="4">
<![CDATA[
:46  %lut16_V_load_7 = load i3* %lut16_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="lut16_V_load_7"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln13"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="3" op_0_bw="4">
<![CDATA[
:10  %lut16_V_load = load i3* %lut16_V_addr, align 1

]]></Node>
<StgValue><ssdm name="lut16_V_load"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="3">
<![CDATA[
:11  %zext_ln215 = zext i3 %lut16_V_load to i4

]]></Node>
<StgValue><ssdm name="zext_ln215"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="3" op_0_bw="4">
<![CDATA[
:13  %lut16_V_load_1 = load i3* %lut16_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="lut16_V_load_1"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="3">
<![CDATA[
:14  %zext_ln215_1 = zext i3 %lut16_V_load_1 to i4

]]></Node>
<StgValue><ssdm name="zext_ln215_1"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:15  %add0_V = add i4 %zext_ln215, %zext_ln215_1

]]></Node>
<StgValue><ssdm name="add0_V"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="4">
<![CDATA[
:21  %lut16_V_load_2 = load i3* %lut16_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="lut16_V_load_2"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="3">
<![CDATA[
:22  %zext_ln215_2 = zext i3 %lut16_V_load_2 to i4

]]></Node>
<StgValue><ssdm name="zext_ln215_2"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="3" op_0_bw="4">
<![CDATA[
:24  %lut16_V_load_3 = load i3* %lut16_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="lut16_V_load_3"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="3">
<![CDATA[
:25  %zext_ln215_3 = zext i3 %lut16_V_load_3 to i4

]]></Node>
<StgValue><ssdm name="zext_ln215_3"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:26  %add1_V = add i4 %zext_ln215_2, %zext_ln215_3

]]></Node>
<StgValue><ssdm name="add1_V"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="3" op_0_bw="4">
<![CDATA[
:32  %lut16_V_load_4 = load i3* %lut16_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="lut16_V_load_4"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="3">
<![CDATA[
:33  %zext_ln215_4 = zext i3 %lut16_V_load_4 to i4

]]></Node>
<StgValue><ssdm name="zext_ln215_4"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="4">
<![CDATA[
:35  %lut16_V_load_5 = load i3* %lut16_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="lut16_V_load_5"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="3">
<![CDATA[
:36  %zext_ln215_5 = zext i3 %lut16_V_load_5 to i4

]]></Node>
<StgValue><ssdm name="zext_ln215_5"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:37  %add2_V = add i4 %zext_ln215_4, %zext_ln215_5

]]></Node>
<StgValue><ssdm name="add2_V"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="3" op_0_bw="4">
<![CDATA[
:43  %lut16_V_load_6 = load i3* %lut16_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="lut16_V_load_6"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="4" op_0_bw="3">
<![CDATA[
:44  %zext_ln215_6 = zext i3 %lut16_V_load_6 to i4

]]></Node>
<StgValue><ssdm name="zext_ln215_6"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="3" op_0_bw="4">
<![CDATA[
:46  %lut16_V_load_7 = load i3* %lut16_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="lut16_V_load_7"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="4" op_0_bw="3">
<![CDATA[
:47  %zext_ln215_7 = zext i3 %lut16_V_load_7 to i4

]]></Node>
<StgValue><ssdm name="zext_ln215_7"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:48  %add3_V = add i4 %zext_ln215_6, %zext_ln215_7

]]></Node>
<StgValue><ssdm name="add3_V"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="5" op_0_bw="4">
<![CDATA[
:49  %lhs_V = sext i4 %add0_V to i5

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="5" op_0_bw="4">
<![CDATA[
:50  %rhs_V = sext i4 %add1_V to i5

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:51  %ret_V_5 = add nsw i5 %lhs_V, %rhs_V

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="5" op_0_bw="4">
<![CDATA[
:52  %lhs_V_4 = sext i4 %add2_V to i5

]]></Node>
<StgValue><ssdm name="lhs_V_4"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="5" op_0_bw="4">
<![CDATA[
:53  %rhs_V_5 = sext i4 %add3_V to i5

]]></Node>
<StgValue><ssdm name="rhs_V_5"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:54  %ret_V_6 = add nsw i5 %lhs_V_4, %rhs_V_5

]]></Node>
<StgValue><ssdm name="ret_V_6"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="6" op_0_bw="5">
<![CDATA[
:55  %lhs_V_5 = sext i5 %ret_V_5 to i6

]]></Node>
<StgValue><ssdm name="lhs_V_5"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="6" op_0_bw="5">
<![CDATA[
:56  %rhs_V_6 = sext i5 %ret_V_6 to i6

]]></Node>
<StgValue><ssdm name="rhs_V_6"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:57  %ret_V = add nsw i6 %lhs_V_5, %rhs_V_6

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="6">
<![CDATA[
:58  ret i6 %ret_V

]]></Node>
<StgValue><ssdm name="ret_ln26"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
