module partsel_00307(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input signed [31:0] x0;
  input [31:0] x1;
  input [31:0] x2;
  input signed [31:0] x3;
  wire [1:28] x4;
  wire [6:26] x5;
  wire signed [24:4] x6;
  wire [4:24] x7;
  wire signed [26:6] x8;
  wire [5:25] x9;
  wire signed [4:29] x10;
  wire signed [0:29] x11;
  wire [27:0] x12;
  wire [24:5] x13;
  wire [3:30] x14;
  wire [7:28] x15;
  output [127:0] y;
  wire [31:0] y0;
  wire [31:0] y1;
  wire [31:0] y2;
  wire signed [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam [4:29] p0 = 993412416;
  localparam signed [2:26] p1 = 819371018;
  localparam [30:1] p2 = 163364518;
  localparam signed [29:2] p3 = 393064882;
  assign x4 = ((x2[9 +: 1] - x0[15 + s3]) + p0[3 + s2 +: 8]);
  assign x5 = {2{{x0[27 + s3 -: 3], {2{p3[17 + s1 -: 1]}}}}};
  assign x6 = {p0[7 + s3], {2{((p0 ^ p2) | ({p1[4 + s2], x0[18 + s1]} | (x5[18] ^ x3[7 + s1 +: 3])))}}};
  assign x7 = x3;
  assign x8 = x7;
  assign x9 = x0[11 + s2];
  assign x10 = ((p3[16 + s2] ^ x3[18 -: 1]) + (p1[19] & ((!ctrl[3] && ctrl[3] || !ctrl[1] ? (ctrl[0] || ctrl[3] && !ctrl[1] ? x3[3 + s0 +: 6] : x5[17 + s0]) : x0[15 -: 3]) + {2{p1[10 + s1]}})));
  assign x11 = x0[13 +: 2];
  assign x12 = p2;
  assign x13 = p2[12 -: 4];
  assign x14 = {p3, (x6[7 + s1 -: 1] + ((x2 & p3[9]) | p0[12 -: 4]))};
  assign x15 = p3;
  assign y0 = x12;
  assign y1 = (x11[5 + s2] & (ctrl[2] && !ctrl[1] && !ctrl[0] ? (ctrl[2] || ctrl[0] || ctrl[2] ? (((x6[19] - x8[15 + s3 +: 5]) & x4[10 + s1]) & {x0[11 + s1], x14}) : p3[29 + s1 -: 3]) : ((ctrl[2] && ctrl[1] && ctrl[1] ? x12[13] : {2{x7[9]}}) & {(x14[16] & x7[15 +: 4]), x8})));
  assign y2 = (x12[22 -: 1] & x7[9]);
  assign y3 = {x0[20 + s0 -: 2], p3[11]};
endmodule
