[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/PackedArrayAssign/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 114
LIB: work
FILE: ${SURELOG_DIR}/tests/PackedArrayAssign/dut.sv
n<> u<113> t<Top_level_rule> c<1> l<1:1> el<9:1>
  n<> u<1> t<Null_rule> p<113> s<112> l<1:1>
  n<> u<112> t<Source_text> p<113> c<111> l<1:1> el<8:10>
    n<> u<111> t<Description> p<112> c<110> l<1:1> el<8:10>
      n<> u<110> t<Module_declaration> p<111> c<24> l<1:1> el<8:10>
        n<> u<24> t<Module_ansi_header> p<110> c<2> s<53> l<1:1> el<1:34>
          n<module> u<2> t<Module_keyword> p<24> s<3> l<1:1> el<1:7>
          n<top> u<3> t<STRING_CONST> p<24> s<4> l<1:8> el<1:11>
          n<> u<4> t<Package_import_declaration_list> p<24> s<23> l<1:11> el<1:11>
          n<> u<23> t<Port_declaration_list> p<24> c<22> l<1:11> el<1:33>
            n<> u<22> t<Ansi_port_declaration> p<23> c<20> l<1:12> el<1:32>
              n<> u<20> t<Net_port_header> p<22> c<5> s<21> l<1:12> el<1:30>
                n<> u<5> t<PortDir_Out> p<20> s<19> l<1:12> el<1:18>
                n<> u<19> t<Net_port_type> p<20> c<18> l<1:19> el<1:30>
                  n<> u<18> t<Data_type_or_implicit> p<19> c<17> l<1:19> el<1:30>
                    n<> u<17> t<Data_type> p<18> c<6> l<1:19> el<1:30>
                      n<> u<6> t<IntVec_TypeLogic> p<17> s<16> l<1:19> el<1:24>
                      n<> u<16> t<Packed_dimension> p<17> c<15> l<1:25> el<1:30>
                        n<> u<15> t<Constant_range> p<16> c<10> l<1:26> el<1:29>
                          n<> u<10> t<Constant_expression> p<15> c<9> s<14> l<1:26> el<1:27>
                            n<> u<9> t<Constant_primary> p<10> c<8> l<1:26> el<1:27>
                              n<> u<8> t<Primary_literal> p<9> c<7> l<1:26> el<1:27>
                                n<9> u<7> t<INT_CONST> p<8> l<1:26> el<1:27>
                          n<> u<14> t<Constant_expression> p<15> c<13> l<1:28> el<1:29>
                            n<> u<13> t<Constant_primary> p<14> c<12> l<1:28> el<1:29>
                              n<> u<12> t<Primary_literal> p<13> c<11> l<1:28> el<1:29>
                                n<0> u<11> t<INT_CONST> p<12> l<1:28> el<1:29>
              n<o> u<21> t<STRING_CONST> p<22> l<1:31> el<1:32>
        n<> u<53> t<Non_port_module_item> p<110> c<52> s<87> l<2:4> el<4:19>
          n<> u<52> t<Module_or_generate_item> p<53> c<51> l<2:4> el<4:19>
            n<> u<51> t<Module_common_item> p<52> c<50> l<2:4> el<4:19>
              n<> u<50> t<Module_or_generate_item_declaration> p<51> c<49> l<2:4> el<4:19>
                n<> u<49> t<Package_or_generate_item_declaration> p<50> c<48> l<2:4> el<4:19>
                  n<> u<48> t<Data_declaration> p<49> c<47> l<2:4> el<4:19>
                    n<> u<47> t<Type_declaration> p<48> c<45> l<2:4> el<4:19>
                      n<> u<45> t<Data_type> p<47> c<26> s<46> l<2:12> el<4:5>
                        n<> u<26> t<Struct_union> p<45> c<25> s<27> l<2:12> el<2:18>
                          n<> u<25> t<Struct_keyword> p<26> l<2:12> el<2:18>
                        n<> u<27> t<Packed_keyword> p<45> s<44> l<2:19> el<2:25>
                        n<> u<44> t<Struct_union_member> p<45> c<40> l<3:7> el<3:25>
                          n<> u<40> t<Data_type_or_void> p<44> c<39> s<43> l<3:7> el<3:18>
                            n<> u<39> t<Data_type> p<40> c<28> l<3:7> el<3:18>
                              n<> u<28> t<IntVec_TypeLogic> p<39> s<38> l<3:7> el<3:12>
                              n<> u<38> t<Packed_dimension> p<39> c<37> l<3:13> el<3:18>
                                n<> u<37> t<Constant_range> p<38> c<32> l<3:14> el<3:17>
                                  n<> u<32> t<Constant_expression> p<37> c<31> s<36> l<3:14> el<3:15>
                                    n<> u<31> t<Constant_primary> p<32> c<30> l<3:14> el<3:15>
                                      n<> u<30> t<Primary_literal> p<31> c<29> l<3:14> el<3:15>
                                        n<9> u<29> t<INT_CONST> p<30> l<3:14> el<3:15>
                                  n<> u<36> t<Constant_expression> p<37> c<35> l<3:16> el<3:17>
                                    n<> u<35> t<Constant_primary> p<36> c<34> l<3:16> el<3:17>
                                      n<> u<34> t<Primary_literal> p<35> c<33> l<3:16> el<3:17>
                                        n<0> u<33> t<INT_CONST> p<34> l<3:16> el<3:17>
                          n<> u<43> t<Variable_decl_assignment_list> p<44> c<42> l<3:19> el<3:24>
                            n<> u<42> t<Variable_decl_assignment> p<43> c<41> l<3:19> el<3:24>
                              n<min_v> u<41> t<STRING_CONST> p<42> l<3:19> el<3:24>
                      n<filter_ctl_t> u<46> t<STRING_CONST> p<47> l<4:6> el<4:18>
        n<> u<87> t<Non_port_module_item> p<110> c<86> s<108> l<6:4> el<6:44>
          n<> u<86> t<Module_or_generate_item> p<87> c<85> l<6:4> el<6:44>
            n<> u<85> t<Module_common_item> p<86> c<84> l<6:4> el<6:44>
              n<> u<84> t<Module_or_generate_item_declaration> p<85> c<83> l<6:4> el<6:44>
                n<> u<83> t<Package_or_generate_item_declaration> p<84> c<82> l<6:4> el<6:44>
                  n<> u<82> t<Data_declaration> p<83> c<81> l<6:4> el<6:44>
                    n<> u<81> t<Variable_declaration> p<82> c<65> l<6:4> el<6:44>
                      n<filter_ctl_t> u<65> t<Data_type> p<81> c<54> s<80> l<6:4> el<6:22>
                        n<filter_ctl_t> u<54> t<STRING_CONST> p<65> s<64> l<6:4> el<6:16>
                        n<> u<64> t<Packed_dimension> p<65> c<63> l<6:17> el<6:22>
                          n<> u<63> t<Constant_range> p<64> c<58> l<6:18> el<6:21>
                            n<> u<58> t<Constant_expression> p<63> c<57> s<62> l<6:18> el<6:19>
                              n<> u<57> t<Constant_primary> p<58> c<56> l<6:18> el<6:19>
                                n<> u<56> t<Primary_literal> p<57> c<55> l<6:18> el<6:19>
                                  n<1> u<55> t<INT_CONST> p<56> l<6:18> el<6:19>
                            n<> u<62> t<Constant_expression> p<63> c<61> l<6:20> el<6:21>
                              n<> u<61> t<Constant_primary> p<62> c<60> l<6:20> el<6:21>
                                n<> u<60> t<Primary_literal> p<61> c<59> l<6:20> el<6:21>
                                  n<0> u<59> t<INT_CONST> p<60> l<6:20> el<6:21>
                      n<> u<80> t<Variable_decl_assignment_list> p<81> c<79> l<6:23> el<6:43>
                        n<> u<79> t<Variable_decl_assignment> p<80> c<66> l<6:23> el<6:43>
                          n<a> u<66> t<STRING_CONST> p<79> s<78> l<6:23> el<6:24>
                          n<> u<78> t<Expression> p<79> c<77> l<6:27> el<6:43>
                            n<> u<77> t<Primary> p<78> c<76> l<6:27> el<6:43>
                              n<> u<76> t<Assignment_pattern_expression> p<77> c<75> l<6:27> el<6:43>
                                n<> u<75> t<Assignment_pattern> p<76> c<70> l<6:27> el<6:43>
                                  n<> u<70> t<Expression> p<75> c<69> s<74> l<6:29> el<6:35>
                                    n<> u<69> t<Primary> p<70> c<68> l<6:29> el<6:35>
                                      n<> u<68> t<Primary_literal> p<69> c<67> l<6:29> el<6:35>
                                        n<10'd15> u<67> t<INT_CONST> p<68> l<6:29> el<6:35>
                                  n<> u<74> t<Expression> p<75> c<73> l<6:37> el<6:42>
                                    n<> u<73> t<Primary> p<74> c<72> l<6:37> el<6:42>
                                      n<> u<72> t<Primary_literal> p<73> c<71> l<6:37> el<6:42>
                                        n<10'd0> u<71> t<INT_CONST> p<72> l<6:37> el<6:42>
        n<> u<108> t<Non_port_module_item> p<110> c<107> s<109> l<7:4> el<7:20>
          n<> u<107> t<Module_or_generate_item> p<108> c<106> l<7:4> el<7:20>
            n<> u<106> t<Module_common_item> p<107> c<105> l<7:4> el<7:20>
              n<> u<105> t<Continuous_assign> p<106> c<104> l<7:4> el<7:20>
                n<> u<104> t<Net_assignment_list> p<105> c<103> l<7:11> el<7:19>
                  n<> u<103> t<Net_assignment> p<104> c<92> l<7:11> el<7:19>
                    n<> u<92> t<Net_lvalue> p<103> c<89> s<102> l<7:11> el<7:12>
                      n<> u<89> t<Ps_or_hierarchical_identifier> p<92> c<88> s<91> l<7:11> el<7:12>
                        n<o> u<88> t<STRING_CONST> p<89> l<7:11> el<7:12>
                      n<> u<91> t<Constant_select> p<92> c<90> l<7:13> el<7:13>
                        n<> u<90> t<Constant_bit_select> p<91> l<7:13> el<7:13>
                    n<> u<102> t<Expression> p<103> c<101> l<7:15> el<7:19>
                      n<> u<101> t<Primary> p<102> c<100> l<7:15> el<7:19>
                        n<> u<100> t<Complex_func_call> p<101> c<93> l<7:15> el<7:19>
                          n<a> u<93> t<STRING_CONST> p<100> s<99> l<7:15> el<7:16>
                          n<> u<99> t<Select> p<100> c<98> l<7:16> el<7:19>
                            n<> u<98> t<Bit_select> p<99> c<97> l<7:16> el<7:19>
                              n<> u<97> t<Expression> p<98> c<96> l<7:17> el<7:18>
                                n<> u<96> t<Primary> p<97> c<95> l<7:17> el<7:18>
                                  n<> u<95> t<Primary_literal> p<96> c<94> l<7:17> el<7:18>
                                    n<1> u<94> t<INT_CONST> p<95> l<7:17> el<7:18>
        n<> u<109> t<ENDMODULE> p<110> l<8:1> el<8:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/PackedArrayAssign/dut.sv:1:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/PackedArrayAssign/dut.sv:1:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
BitSelect                                              1
Constant                                               7
ContAssign                                             1
Design                                                 1
LogicNet                                               1
LogicTypespec                                          3
Module                                                 2
Operation                                              1
PackedArrayNet                                         1
PackedArrayTypespec                                    1
Port                                                   1
Range                                                  2
RefObj                                                 1
RefTypespec                                            6
StructTypespec                                         1
TypedefTypespec                                        1
TypespecMember                                         1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/PackedArrayAssign/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PackedArrayAssign/dut.sv, line:1:1, endln:8:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@top
  |vpiTypedef:
  \_TypedefTypespec: (filter_ctl_t), line:4:6, endln:4:18
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PackedArrayAssign/dut.sv, line:1:1, endln:8:10
    |vpiName:filter_ctl_t
    |vpiTypedefAlias:
    \_RefTypespec: (work@top.filter_ctl_t), line:2:12, endln:4:5
      |vpiParent:
      \_TypedefTypespec: (filter_ctl_t), line:4:6, endln:4:18
      |vpiFullName:work@top.filter_ctl_t
      |vpiActual:
      \_StructTypespec: , line:2:12, endln:4:5
  |vpiTypedef:
  \_StructTypespec: , line:2:12, endln:4:5
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PackedArrayAssign/dut.sv, line:1:1, endln:8:10
    |vpiPacked:1
    |vpiTypespecMember:
    \_TypespecMember: (min_v), line:3:19, endln:3:24
      |vpiParent:
      \_StructTypespec: , line:2:12, endln:4:5
      |vpiName:min_v
      |vpiTypespec:
      \_RefTypespec: (work@top.min_v), line:3:7, endln:3:18
        |vpiParent:
        \_TypespecMember: (min_v), line:3:19, endln:3:24
        |vpiFullName:work@top.min_v
        |vpiActual:
        \_LogicTypespec: 
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PackedArrayAssign/dut.sv, line:1:1, endln:8:10
    |vpiRange:
    \_Range: , line:3:13, endln:3:18
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Constant: , line:3:14, endln:3:15
        |vpiParent:
        \_Range: , line:3:13, endln:3:18
        |vpiDecompile:9
        |vpiSize:64
        |UINT:9
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:3:16, endln:3:17
        |vpiParent:
        \_Range: , line:3:13, endln:3:18
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PackedArrayAssign/dut.sv, line:1:1, endln:8:10
  |vpiTypedef:
  \_PackedArrayTypespec: 
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PackedArrayAssign/dut.sv, line:1:1, endln:8:10
    |vpiRange:
    \_Range: , line:6:17, endln:6:22
      |vpiParent:
      \_PackedArrayTypespec: 
      |vpiLeftRange:
      \_Constant: , line:6:18, endln:6:19
        |vpiParent:
        \_Range: , line:6:17, endln:6:22
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:6:20, endln:6:21
        |vpiParent:
        \_Range: , line:6:17, endln:6:22
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@top.filter_ctl_t), line:4:6, endln:4:18
      |vpiParent:
      \_PackedArrayTypespec: 
      |vpiName:filter_ctl_t
      |vpiFullName:work@top.filter_ctl_t
      |vpiActual:
      \_TypedefTypespec: (filter_ctl_t), line:4:6, endln:4:18
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PackedArrayAssign/dut.sv, line:1:1, endln:8:10
  |vpiImportTypespec:
  \_TypedefTypespec: (filter_ctl_t), line:4:6, endln:4:18
  |vpiImportTypespec:
  \_StructTypespec: , line:2:12, endln:4:5
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@top.o), line:1:31, endln:1:32
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PackedArrayAssign/dut.sv, line:1:1, endln:8:10
    |vpiTypespec:
    \_RefTypespec: (work@top.o), line:1:19, endln:1:24
      |vpiParent:
      \_LogicNet: (work@top.o), line:1:31, endln:1:32
      |vpiFullName:work@top.o
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:o
    |vpiFullName:work@top.o
    |vpiNetType:36
  |vpiImportTypespec:
  \_PackedArrayTypespec: 
  |vpiImportTypespec:
  \_PackedArrayNet: (work@top.a), line:6:23, endln:6:24
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PackedArrayAssign/dut.sv, line:1:1, endln:8:10
    |vpiTypespec:
    \_RefTypespec: (work@top.a.filter_ctl_t), line:6:4, endln:6:22
      |vpiParent:
      \_PackedArrayNet: (work@top.a), line:6:23, endln:6:24
      |vpiName:filter_ctl_t
      |vpiFullName:work@top.a.filter_ctl_t
      |vpiActual:
      \_PackedArrayTypespec: 
    |vpiName:a
    |vpiFullName:work@top.a
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiDefName:work@top
  |vpiNet:
  \_LogicNet: (work@top.o), line:1:31, endln:1:32
  |vpiNet:
  \_PackedArrayNet: (work@top.a), line:6:23, endln:6:24
  |vpiPort:
  \_Port: (o), line:1:31, endln:1:32
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PackedArrayAssign/dut.sv, line:1:1, endln:8:10
    |vpiName:o
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@top.o), line:1:19, endln:1:24
      |vpiParent:
      \_Port: (o), line:1:31, endln:1:32
      |vpiFullName:work@top.o
      |vpiActual:
      \_LogicTypespec: 
  |vpiContAssign:
  \_ContAssign: , line:7:11, endln:7:19
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PackedArrayAssign/dut.sv, line:1:1, endln:8:10
    |vpiRhs:
    \_BitSelect: (work@top.a), line:7:16, endln:7:19
      |vpiParent:
      \_ContAssign: , line:7:11, endln:7:19
      |vpiName:a
      |vpiFullName:work@top.a
      |vpiActual:
      \_PackedArrayNet: (work@top.a), line:6:23, endln:6:24
      |vpiIndex:
      \_Constant: , line:7:17, endln:7:18
        |vpiParent:
        \_BitSelect: (work@top.a), line:7:16, endln:7:19
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiLhs:
    \_RefObj: (work@top.o), line:7:11, endln:7:12
      |vpiParent:
      \_ContAssign: , line:7:11, endln:7:19
      |vpiName:o
      |vpiFullName:work@top.o
      |vpiActual:
      \_LogicNet: (work@top.o), line:1:31, endln:1:32
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
