<module name="WKUP_VTM0_COMMON_0_MMR_VBUSP_CFG1" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="MMR__VBUSP__CFG1_VTM_PID" acronym="MMR__VBUSP__CFG1_VTM_PID" offset="0x0" width="32" description="">
		<bitfield id="SCHEME" width="2" begin="31" end="30" resetval="0x1" description="PID follows new scheme" range="31 - 30" rwaccess="R"/> 
		<bitfield id="BU" width="2" begin="29" end="28" resetval="0x2" description="Business unit - Processors" range="29 - 28" rwaccess="R"/> 
		<bitfield id="FUNC" width="12" begin="27" end="16" resetval="0x1563" description="Module functional identifier - CTRL MMR" range="27 - 16" rwaccess="R"/> 
		<bitfield id="R_RTL" width="5" begin="15" end="11" resetval="0x16" description="RTL revision number - actual value determined by RTL" range="15 - 11" rwaccess="R"/> 
		<bitfield id="X_MAJOR" width="3" begin="10" end="8" resetval="0x1" description="Major revision number - actual value determined by RTL" range="10 - 8" rwaccess="R"/> 
		<bitfield id="CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="Custom revision number - actual value determined by RTL" range="7 - 6" rwaccess="R"/> 
		<bitfield id="Y_MINOR" width="6" begin="5" end="0" resetval="0x1" description="Minor revision number - actual value determined by RTL" range="5 - 0" rwaccess="R"/>
	</register>
	<register id="MMR__VBUSP__CFG1_VTM_DEVINFO_PWR0" acronym="MMR__VBUSP__CFG1_VTM_DEVINFO_PWR0" offset="0x4" width="32" description="">
		<bitfield id="VTM_VD_MAP" width="4" begin="19" end="16" resetval="0x0" description="Core voltage domain, cVD, global mapping 4-bit code, in the context of this SOC. It shows in which cVD this VTM is instantiated/placed. This field indicates in which core voltage domain, cVD, has been physically placed this VTM. Valid values: 0x0 to 0xE where: 0x0 = VD_RTC, not present is some SOCs, 0x1 = VD_WKUP, 0x2 = VD_MCU, 0x3 = VD_CORE, not present is some SOCs, 0x4-0xE = Mapping varies between SOCs, 0xF = not implemented. Reset value is a VTM tieoff, d_vtm_vd_map." range="19 - 16" rwaccess="R"/> 
		<bitfield id="VD_RTC" width="1" begin="12" end="12" resetval="0x0" description="RTC voltage domain presence. 0: There is NO VD_RTC in this SOC. 1: There is a VD_RTC in this SOC. Reset value is a VTM tieoff, d_vd_rtc." range="12" rwaccess="R"/> 
		<bitfield id="TMPSENS_CT" width="4" begin="7" end="4" resetval="0x0" description="Number of temperature sensors associated with this VTM. Valid values are 4'h0 - 4'h8. 0x0: NO temp-sensor associated to this VTM. 0x8: 8 temp-sensors associated to this VTM. 0x9 to 0xF: invalid values. Reset value is a VTM tieoff, d_vtm_tmpsens_ct." range="7 - 4" rwaccess="R"/> 
		<bitfield id="CVD_CT" width="4" begin="3" end="0" resetval="0x0" description="Number of core voltage domains in device. VD0 is always allocated to VD_RTC, if it exists, and VD1 always to VD_WKUP. The maximum number of cVDs in an SOC is 15, 0xF. Reset value is a VTM tieoff, d_device_cvd_ct." range="3 - 0" rwaccess="R"/>
	</register>
	<register id="MMR__VBUSP__CFG1_VTM_GT_TH1_INT_RAW_STAT_SET" acronym="MMR__VBUSP__CFG1_VTM_GT_TH1_INT_RAW_STAT_SET" offset="0x204" width="32" description="">
		<bitfield id="INT_VD" width="8" begin="7" end="0" resetval="0x0" description="Interrupt pending bit set for gt_th1_int from VD[7:0]. Write-operation: 0: Nothing happens. 1: Causes the interrupt flag to be set. Used to manually force/drive an interrupt pending event. Reads return the pending stats regardless of the corresponding enable setting." range="7 - 0" rwaccess="R/W1TS"/>
	</register>
	<register id="MMR__VBUSP__CFG1_VTM_GT_TH1_INT_EN_STAT_CLR" acronym="MMR__VBUSP__CFG1_VTM_GT_TH1_INT_EN_STAT_CLR" offset="0x208" width="32" description="">
		<bitfield id="INT_VD" width="8" begin="7" end="0" resetval="0x0" description="Interrupt masked pending bit for gt_th1_int from VD[7:0]. Write-operation: 0: Nothing happens. 1: Causes the pending bit to be cleared. Reads return the enabled pending status that includes the corresponding enable setting." range="7 - 0" rwaccess="R/W1TC"/>
	</register>
	<register id="MMR__VBUSP__CFG1_VTM_GT_TH1_INT_EN_SET" acronym="MMR__VBUSP__CFG1_VTM_GT_TH1_INT_EN_SET" offset="0x214" width="32" description="">
		<bitfield id="INT_VD" width="8" begin="7" end="0" resetval="0x0" description="Interrupt enable bit for gt_th1_int from VD[7:0]. Write-operation: 0: Nothing happens. 1: Causes the bit to be set to 1. Reads return the enable settings." range="7 - 0" rwaccess="R/W1TS"/>
	</register>
	<register id="MMR__VBUSP__CFG1_VTM_GT_TH1_INT_EN_CLR" acronym="MMR__VBUSP__CFG1_VTM_GT_TH1_INT_EN_CLR" offset="0x218" width="32" description="">
		<bitfield id="INT_VD" width="8" begin="7" end="0" resetval="0x0" description="Interrupt enable bit for gt_th1_int from VD[7:0]. Write-operation: 0: Nothing happens. 1: Causes the bit to be cleared. Reads return the enable settings." range="7 - 0" rwaccess="R/W1TC"/>
	</register>
	<register id="MMR__VBUSP__CFG1_VTM_GT_TH2_INT_RAW_STAT_SET" acronym="MMR__VBUSP__CFG1_VTM_GT_TH2_INT_RAW_STAT_SET" offset="0x224" width="32" description="">
		<bitfield id="INT_VD" width="8" begin="7" end="0" resetval="0x0" description="Interrupt pending bit set for gt_th2_int from VD[7:0]. Write-operation: 0: Nothing happens. 1: Causes the interrupt flag to be set. Used to manually force/drive an interrupt pending event. Reads return the pending status regardless of the enable setting." range="7 - 0" rwaccess="R/W1TS"/>
	</register>
	<register id="MMR__VBUSP__CFG1_VTM_GT_TH2_INT_EN_STAT_CLR" acronym="MMR__VBUSP__CFG1_VTM_GT_TH2_INT_EN_STAT_CLR" offset="0x228" width="32" description="">
		<bitfield id="INT_VD" width="8" begin="7" end="0" resetval="0x0" description="Interrupt enabled pending bit for gt_th2_int from VD[7:0]. Write-operation: 0: Nothing happens. 1: Causes the pending bit to be cleared. Reads return the enabled pending status including the corresponding enable setting." range="7 - 0" rwaccess="R/W1TC"/>
	</register>
	<register id="MMR__VBUSP__CFG1_VTM_GT_TH2_INT_EN_SET" acronym="MMR__VBUSP__CFG1_VTM_GT_TH2_INT_EN_SET" offset="0x234" width="32" description="">
		<bitfield id="INT_VD" width="8" begin="7" end="0" resetval="0x0" description="Interrupt enable bit for gt_th2_int from VD[7:0]. Write-operation: 0: Nothing happens. 1: Causes the bit to be set to 1. Reads return the enable settings." range="7 - 0" rwaccess="R/W1TS"/>
	</register>
	<register id="MMR__VBUSP__CFG1_VTM_GT_TH2_INT_EN_CLR" acronym="MMR__VBUSP__CFG1_VTM_GT_TH2_INT_EN_CLR" offset="0x238" width="32" description="">
		<bitfield id="INT_VD" width="8" begin="7" end="0" resetval="0x0" description="Interrupt enable bit for gt_th2_int from VD[7:0]. Write-operation: 0: Nothing happens. 1: Causes the bit to be cleared. Reads return the enable settings." range="7 - 0" rwaccess="R/W1TC"/>
	</register>
	<register id="MMR__VBUSP__CFG1_VTM_LT_TH0_INT_RAW_STAT_SET" acronym="MMR__VBUSP__CFG1_VTM_LT_TH0_INT_RAW_STAT_SET" offset="0x244" width="32" description="">
		<bitfield id="INT_VD" width="8" begin="7" end="0" resetval="0x0" description="Interrupt pending bit set for lt_th0_int from VD[7:0]. Write-operation: 0: Nothing happens. 1: Causes the interrupt flag to be set. Used to manually force/drive an interrupt pending event. Reads return the raw pending status regardless of the corresponding enable setting." range="7 - 0" rwaccess="R/W1TS"/>
	</register>
	<register id="MMR__VBUSP__CFG1_VTM_LT_TH0_INT_EN_STAT_CLR" acronym="MMR__VBUSP__CFG1_VTM_LT_TH0_INT_EN_STAT_CLR" offset="0x248" width="32" description="">
		<bitfield id="INT_VD" width="8" begin="7" end="0" resetval="0x0" description="Interrupt enabled pending status bit for lt_th0_int from VD[7:0]. Write-operation: 0: Nothing happens. 1: Causes the pending bit to be cleared. Reads return the enabled pending status that factors in the corresponding enable along with the pending status." range="7 - 0" rwaccess="R/W1TC"/>
	</register>
	<register id="MMR__VBUSP__CFG1_VTM_LT_TH0_INT_EN_SET" acronym="MMR__VBUSP__CFG1_VTM_LT_TH0_INT_EN_SET" offset="0x254" width="32" description="">
		<bitfield id="INT_VD" width="8" begin="7" end="0" resetval="0x0" description="Interrupt enable bit for lt_th0_int from VD[7:0]. Write-operation: 0: Nothing happens. 1: Causes the bit to be set to 1. Reads return the enable settings." range="7 - 0" rwaccess="R/W1TS"/>
	</register>
	<register id="MMR__VBUSP__CFG1_VTM_LT_TH0_INT_EN_CLR" acronym="MMR__VBUSP__CFG1_VTM_LT_TH0_INT_EN_CLR" offset="0x258" width="32" description="">
		<bitfield id="INT_VD" width="8" begin="7" end="0" resetval="0x0" description="Interrupt enable bit for lt_th0_int from VD[7:0]. Write-operation: 0: Nothing happens. 1: Causes the bit to be cleared. Reads return the enable settings." range="7 - 0" rwaccess="R/W1TC"/>
	</register>
	<register id="MMR__VBUSP__CFG1_DEVINFO" acronym="MMR__VBUSP__CFG1_DEVINFO" offset="0x100" width="32" description="">
		<bitfield id="AVS0_SUP" width="1" begin="12" end="12" resetval="0x0" description="Indicates VD0 AVS class0 support. Indicates if the cVD associated with this VTM's VD MMR supports AVS-Class0: 0: No AVS-Class0. 1: Supports-AVS-Class0. Reset value is from e-fuse at module reset, efuse_vd[a]_avs_sup." range="12" rwaccess="R/W"/> 
		<bitfield id="VD_MAP" width="4" begin="11" end="8" resetval="0x0" description="Indicates the core voltage domain mapping of VTM VD. Device specific field. This field indicates to which SOC cVD is this VD of this VTM map to. Valid values: 0x0 to 0xE where: 0x0 = VD_RTC, not present is some SOCs, 0x1 = VD_WKUP, 0x2 = VD_MCU, 0x3 = VD_CORE, not present is some SOCs, 0x4-0xE = Mapping varies between SOCs, 0xF = not implemented. Reset value is a VTM tieoff, d_vd[a]_vd_map_ipcfg." range="11 - 8" rwaccess="R"/>
	</register>
	<register id="MMR__VBUSP__CFG1_OPPVID" acronym="MMR__VBUSP__CFG1_OPPVID" offset="0x104" width="32" description="">
		<bitfield id="OPP_3" width="8" begin="31" end="24" resetval="0x0" description="OPP 3 default VID. VID code that represents the required VD value in this Voltage domain to operate at. Valid values are from 0x1e to 0x91. Any value outside that range indicates not implemented including 0x0. This is SOC and device/chip specific. Reset value is from e-fuse at POR, efuse_vd[a]_opp_3." range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="OPP_2" width="8" begin="23" end="16" resetval="0x0" description="OPP 2 default VID. VID code that represents the required VD value in this Voltage domain to operate at. Valid values are from 0x1e to 0x91. Any value outside that range indicates not implemented including 0x0. This is SOC and device/chip specific. Reset value is from e-fuse at POR, efuse_vd[a]_opp_2." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="OPP_1" width="8" begin="15" end="8" resetval="0x0" description="OPP 1 default VID. VID code that represents the required VD value in this Voltage domain to operate at. Valid values are from 0x1e to 0x91. Any value outside that range indicates not implemented including 0x0. This is SOC and device/chip specific. Reset value is from e-fuse at POR, efuse_vd[a]_opp_1." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="OPP_0" width="8" begin="7" end="0" resetval="0x0" description="OPP 0 default VID. VID code that represents the required VD value in this Voltage domain to operate at. Valid values are from 0x1e to 0x91. Any value outside that range indicates not implemented including 0x0. This is SOC and device/chip specific. Reset value is from e-fuse at POR, efuse_vd[a]_opp_0." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="MMR__VBUSP__CFG1_EVT_STAT" acronym="MMR__VBUSP__CFG1_EVT_STAT" offset="0x108" width="32" description="">
		<bitfield id="LT_TH0_ALERT" width="1" begin="2" end="2" resetval="0x0" description="This bit reflects the status of the TH0 undertemp alert resulting from the AND of all the similar alerts produced by the temp sensors selected by VTM_VD[a]_EVT_SEL_SET.tsens_evt_sel." range="2" rwaccess="R"/> 
		<bitfield id="GT_TH2_ALERT" width="1" begin="1" end="1" resetval="0x0" description="This bit reflects the status of the merged temperature alert resulting from the combination of all the similar alerts produced by the temp-monitors selected as showed in field VTM_VD[a]_EVT_SEL_SET.tsens_evt_sel. This field shows the actual present level of the resulting OR function of the combined selected signals." range="1" rwaccess="R"/> 
		<bitfield id="GT_TH1_ALERT" width="1" begin="0" end="0" resetval="0x0" description="This bit reflects the status of the merged temperature alert resulting from the OR of all the similar alerts produced by the temp-monitors selected as showed in field VTM_VD[a]_EVT_SEL_SET.tsens_evt_sel. This field shows the actual present value of the resulting OR function of the combined selected signals." range="0" rwaccess="R"/>
	</register>
	<register id="MMR__VBUSP__CFG1_EVT_SEL_SET" acronym="MMR__VBUSP__CFG1_EVT_SEL_SET" offset="0x10C" width="32" description="">
		<bitfield id="TSENS_EVT_SEL" width="8" begin="23" end="16" resetval="0x0" description="In this field we select which of the event contributions of the 8-maximum possible temp-monitors controlled by this VTM will contribute to generate the merged event/alerts of this VD. Any combination of them could be selected and varies between SOCs and VDs. Eg: 0x00 : No temp-monitor event contributes to generate the temperature events of this VD. 0x06: Temp-monitors[2,1] contribute to generate the temperature events of this VD. ... 0xFF: All 8 temp-monitors contribute to generate the temperature events of this VD. 0: Writing 0 to this field produces no effect. 1: Writing 1 to any of the bits in this field sets to 1 the corresponding bit in that field." range="23 - 16" rwaccess="R/W1TS"/>
	</register>
	<register id="MMR__VBUSP__CFG1_EVT_SEL_CLR" acronym="MMR__VBUSP__CFG1_EVT_SEL_CLR" offset="0x110" width="32" description="">
		<bitfield id="TSENS_EVT_SEL" width="8" begin="23" end="16" resetval="0x0" description="In this field we select which of the event contributions of the 8-maximum possible temp-monitors controlled by this VTM will contribute to generate the merged event/alerts of this VD. Any combination of them could be selected and varies between SOCs and VDs. Eg: 0x00 : No temp-monitor event contributes to generate the temperature events of this VD. 0x06: Temp-monitors[2,1] contribute to generate the temperature events of this VD. ... 0xFF: All 8 temp-monitors contribute to generate the temperature events of this VD. 0: Writing 0 to this field produces no effect. 1: Writing 1 to any of the bits in this field clears, = 0, the corresponding bit in that field." range="23 - 16" rwaccess="R/W1TC"/>
	</register>
	<register id="MMR__VBUSP__CFG1_CTRL" acronym="MMR__VBUSP__CFG1_CTRL" offset="0x300" width="32" description="">
		<bitfield id="LT_TH0_EN" width="1" begin="10" end="10" resetval="0x0" description="Enable under-threshold0 event. Temp event/level control: 0 = Don't generate output level. 1 = Enable generation of event/level high when temperature reading is &#60; value set for threshold point 0. Reset value is POR only." range="10" rwaccess="R/W"/> 
		<bitfield id="GT_TH2_EN" width="1" begin="9" end="9" resetval="0x0" description="Enable over-threshold2 event. Temp event/level control: 0 = Don't generate output level. 1 = Enable generation of event/level high when temperature reading is > value set for threshold point 2. Reset value is POR only." range="9" rwaccess="R/W"/> 
		<bitfield id="GT_TH1_EN" width="1" begin="8" end="8" resetval="0x0" description="Enable over-threshold1 event. Temp event/level control: 0 = Don't generate output level. 1 = Enable generation of event/level high when temperature reading is > value set for threshold point 1. Reset value is POR only." range="8" rwaccess="R/W"/>
	</register>
	<register id="MMR__VBUSP__CFG1_STAT" acronym="MMR__VBUSP__CFG1_STAT" offset="0x308" width="32" description="">
		<bitfield id="VD_MAP" width="4" begin="19" end="16" resetval="0x0" description="Indicates the core voltage domain placement of the temp sensor. Device specific field. This field indicates in which core voltage domain, cVD, has been physically placed the temp-monitor. Valid values: 0x0 to 0xE where: 0x0 = VD_RTC, not present is some SOCs, 0x1 = VD_WKUP, 0x2 = VD_MCU, 0x3 = VD_CORE, not present is some SOCs, 0x4-0xE = Mapping varies between SOCs, 0xF = not implemented. Reset value is a VTM tieoff at POR, d_VTM_TMPSENS[a]_STAT_vd_map_ipcfg." range="19 - 16" rwaccess="R"/> 
		<bitfield id="MAXT_OUTRG_ALERT" width="1" begin="15" end="15" resetval="0x0" description="This bit will be driven to a level 1 for a given temperature monitor if it has  its corresponding bit maxt_outrg_en = 1, and the temperature reading is reporting to be outside the max temperature supported, temp > programmed value. The level of this signal is a reflection, with some clock delays, of the temperature code reading. This is NOT an sticky bit. Reset value is POR only." range="15" rwaccess="R"/> 
		<bitfield id="LT_TH0_ALERT" width="1" begin="14" end="14" resetval="0x0" description="This field reflects the status of the lt_th0_alert comparator result. The control MMR field lt_th0_en = 1 is required for this field to become 1. Reset value is at POR or clrz." range="14" rwaccess="R"/> 
		<bitfield id="GT_TH2_ALERT" width="1" begin="13" end="13" resetval="0x0" description="This field reflects the status of the gt_th2_alert comparator result. The control MMR field gt_th2_en = 1 is required for this field to become 1. Reset value is at POR or clrz." range="13" rwaccess="R"/> 
		<bitfield id="GT_TH1_ALERT" width="1" begin="12" end="12" resetval="0x0" description="This field reflects the status of the gt_th1_alert comparator result. The control MMR field gt_th1_en = 1 is required for this field to become 1. Reset value is at POR or clrz." range="12" rwaccess="R"/> 
		<bitfield id="EOC_FC_UPDATE" width="1" begin="11" end="11" resetval="0x0" description="First time end of conversion. This field is reset to 0 every time VTM.por_rst_n or VTM_TMPSENS[a]_CTRL.clrz are active, or when continuous mode is deasserted. This bit will be set to 1 after the first time after reset release that data_valid transitions from 0 to 1, and remain at 1 until next time either of por_rst_n or VTM_TMPSENS[a]_CTRL.clrz are active, or when continuous mode is deasserted. Reset value is at POR or VTM_TMPSENS[a]_CTRL.clrz, or continuous mode deassertion." range="11" rwaccess="R"/> 
		<bitfield id="DATA_VALID" width="1" begin="10" end="10" resetval="0x0" description="Data_valid signal value from sensor: ADC End of Conversion. End of conversion indicated by 0 to 1 transition.  When high data_out(9:0) out of the temp-monitor is valid. This field doesn't reflect the instantaneous output from the temp-monitor. This field gets latched/updated in this VTM register when the data_valid value from temp-monitor toggles. Reset value is at POR or VTM_TMPSENS[a]_CTRL.clrz." range="10" rwaccess="R"/> 
		<bitfield id="DATA_OUT" width="10" begin="9" end="0" resetval="0x0" description="Data_out signal value from sensor: Temperature data from the ADC in monitor. Valid after VTM_TMPSENS[a]_STAT.eoc_fc_update = 1. This value will be latched in this VTM register every time monitor output data_valid transitions from 0 to 1. Reset value is POR only." range="9 - 0" rwaccess="R"/>
	</register>
	<register id="MMR__VBUSP__CFG1_TH" acronym="MMR__VBUSP__CFG1_TH" offset="0x30C" width="32" description="">
		<bitfield id="TH1_VAL" width="10" begin="25" end="16" resetval="0x0" description="Threshold point-1, thpt1, temp-value. Is a 10-bit temperature reference value. This is the 10-bit value that represents a high temperature point, as per sensor spec, with which to compare the present temperature reading, same 10-bit format. If the current temperature reading is > th1_val[9:0] and gt_th1_en=1, that will cause the VTM to set the gt_th1_alert output. Once the current temp reading =&#60; th1_val[9:0] then gt_th1_alert output will go to 0. Reset value is at POR only." range="25 - 16" rwaccess="R/W"/> 
		<bitfield id="TH0_VAL" width="10" begin="9" end="0" resetval="0x0" description="Threshold point-0, thpt0, temp-value. Is a 10-bit temperature reference value. This is the 10-bit value that represents a high temperature point, as per sensor spec, with which to compare the present temperature reading, same 10-bit format. If the current temperature reading is &#60; th0_val[9:0] and lt_th0_en=1, that will cause the VTM to set the lt_th0_alert output. Once the current temp reading => th0_val[9:0] then lt_th0_alert output will go to 0. Reset value is at POR only." range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="MMR__VBUSP__CFG1_TH2" acronym="MMR__VBUSP__CFG1_TH2" offset="0x310" width="32" description="">
		<bitfield id="TH2_VAL" width="10" begin="9" end="0" resetval="0x0" description="Threshold point-2, thpt2, temp-value. Is a 10-bit temperature reference value. This is the 10-bit value that represents a high temperature point, as per sensor spec, with which to compare the present temperature reading, same 10-bit format. If the current temperature reading is > th2_val[9:0] and gt_th2_en=1, that will cause the VTM to set the gt_th2_alert output. Once the current temp reading =&#60; th2_val[9:0] then gt_th2_alert output will go to 0. Reset value is at POR only." range="9 - 0" rwaccess="R/W"/>
	</register>
</module>