<html>
    <head>
        <style>
      body { font-family:arial; font-size:10pt; text-align:left; }
      h1, h2 {
          padding-top: 30px;
      }
      h3 {
          padding-top: 20px;
      }
      h4, h5, h6 {
          padding-top: 10px;
          font-size:12pt;
      }
      table {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          border-collapse:collapse;
      }
      table th, table td {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          padding: 4px;
      }
     </style>
    </head>
    <body>
        <h1 align="center">Timing Multi Corner Report Max Delay Analysis
</h1>
        <p>SmartTime Version 2025.1.0.14</p>
        <p>Microchip Technology Inc. - Microchip Libero Software Release 2025.1 (Version 2025.1.0.14)</p>
        <p>Date: Wed Jan  7 11:54:29 2026
</p>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Design</td>
                <td>BaseDesign</td>
            </tr>
            <tr>
                <td>Family</td>
                <td>PolarFireSoC</td>
            </tr>
            <tr>
                <td>Die</td>
                <td>MPFS095T</td>
            </tr>
            <tr>
                <td>Package</td>
                <td>FCSG325</td>
            </tr>
            <tr>
                <td>Temperature Range</td>
                <td>0 - 100 C</td>
            </tr>
            <tr>
                <td>Voltage Range</td>
                <td>0.97 - 1.03 V</td>
            </tr>
            <tr>
                <td>Speed Grade</td>
                <td>-1</td>
            </tr>
            <tr>
                <td>Design State</td>
                <td>Post-Layout</td>
            </tr>
            <tr>
                <td>Data source</td>
                <td>Production</td>
            </tr>
            <tr>
                <td>Multi Corner Report Operating Conditions</td>
                <td>slow_lv_lt,fast_hv_lt,slow_lv_ht</td>
            </tr>
        </table>
        <p/>
        <h2>Summary</h2>
        <table cellpadding="4">
            <tr>
                <th>Clock Domain</th>
                <th>Required Period (ns)</th>
                <th>Required Frequency (MHz)</th>
                <th>Worst Slack (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</td>
                <td>20.000</td>
                <td>50.000</td>
                <td>8.416</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>REF_CLK</td>
                <td>20.000</td>
                <td>50.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td>166.670</td>
                <td>6.000</td>
                <td>67.341</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <p/>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>Worst Slack (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Input to Output</td>
                <td/>
                <td/>
            </tr>
        </table>
        <h2>Clock Domain PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>Minimum Period (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/WideMult_0_0/MACC_PHYS_INST/INST_MACC_IP:CLK</td>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_alu_op_sel_ex[2]:SLn</td>
                <td>11.175</td>
                <td>8.416</td>
                <td>14.697</td>
                <td>23.113</td>
                <td>0.050</td>
                <td>11.449</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/WideMult_1_0/MACC_PHYS_INST/INST_MACC_IP:CLK</td>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_alu_op_sel_ex[2]:SLn</td>
                <td>11.126</td>
                <td>8.465</td>
                <td>14.648</td>
                <td>23.113</td>
                <td>0.050</td>
                <td>11.400</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/WideMult_0_0/MACC_PHYS_INST/INST_MACC_IP:CLK</td>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_alu_op_sel_ex[0]:SLn</td>
                <td>11.100</td>
                <td>8.493</td>
                <td>14.622</td>
                <td>23.115</td>
                <td>0.050</td>
                <td>11.372</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/WideMult_0_0/MACC_PHYS_INST/INST_MACC_IP:CLK</td>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_alu_op_sel_ex[3]:SLn</td>
                <td>11.099</td>
                <td>8.494</td>
                <td>14.621</td>
                <td>23.115</td>
                <td>0.050</td>
                <td>11.371</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/WideMult_0_0/MACC_PHYS_INST/INST_MACC_IP:CLK</td>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_alu_op_sel_ex[4]:SLn</td>
                <td>11.096</td>
                <td>8.497</td>
                <td>14.618</td>
                <td>23.115</td>
                <td>0.050</td>
                <td>11.368</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/WideMult_0_0/MACC_PHYS_INST/INST_MACC_IP:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_alu_op_sel_ex[2]:SLn</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>23.113</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>14.697</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>8.416</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>1.336</td>
                <td>1.336</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</td>
                <td/>
                <td>+</td>
                <td>0.229</td>
                <td>1.565</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.141</td>
                <td>1.706</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0:A</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET</td>
                <td/>
                <td>+</td>
                <td>0.609</td>
                <td>2.315</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.171</td>
                <td>2.486</td>
                <td>9</td>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB6:A</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_gbs_1</td>
                <td/>
                <td>+</td>
                <td>0.407</td>
                <td>2.893</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB6:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.058</td>
                <td>2.951</td>
                <td>888</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/WideMult_0_0/MACC_PHYS_INST/INST_MACC_IP:CLK</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB6_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.571</td>
                <td>3.522</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/WideMult_0_0/MACC_PHYS_INST/INST_MACC_IP:CDOUT[24]</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:MACC_IP</td>
                <td>+</td>
                <td>0.393</td>
                <td>3.915</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/WideMult_1_0/MACC_PHYS_INST/INST_MACC_IP:CDIN[24]</td>
                <td>net</td>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/WideMult_1_0_cas[24]</td>
                <td/>
                <td>+</td>
                <td>0.010</td>
                <td>3.925</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/WideMult_1_0/MACC_PHYS_INST/INST_MACC_IP:CDOUT[21]</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:MACC_IP</td>
                <td>+</td>
                <td>1.997</td>
                <td>5.922</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/WideMult_1_1/MACC_PHYS_INST/INST_MACC_IP:CDIN[21]</td>
                <td>net</td>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/WideMult_1_1_cas[21]</td>
                <td/>
                <td>+</td>
                <td>0.011</td>
                <td>5.933</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/WideMult_1_1/MACC_PHYS_INST/INST_MACC_IP:P[15]</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:MACC_IP</td>
                <td>+</td>
                <td>1.633</td>
                <td>7.566</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_7_1[0]:A</td>
                <td>net</td>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_sel[32]</td>
                <td/>
                <td>+</td>
                <td>0.365</td>
                <td>7.931</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_7_1[0]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.053</td>
                <td>7.984</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_7_2[0]:B</td>
                <td>net</td>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_7_1_Z[0]</td>
                <td/>
                <td>+</td>
                <td>0.124</td>
                <td>8.108</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_7_2[0]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG3</td>
                <td>+</td>
                <td>0.053</td>
                <td>8.161</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_RNO[0]:C</td>
                <td>net</td>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_7_2_Z[0]</td>
                <td/>
                <td>+</td>
                <td>0.059</td>
                <td>8.220</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_RNO[0]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG3</td>
                <td>+</td>
                <td>0.090</td>
                <td>8.310</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result[0]:A</td>
                <td>net</td>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/N_714</td>
                <td/>
                <td>+</td>
                <td>0.112</td>
                <td>8.422</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result[0]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG3</td>
                <td>+</td>
                <td>0.053</td>
                <td>8.475</td>
                <td>6</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.un3_branch_cond_ex_RNI2597SD[0]:A</td>
                <td>net</td>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/exu_result_flags_ex.cmp_cond</td>
                <td/>
                <td>+</td>
                <td>0.552</td>
                <td>9.027</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.un3_branch_cond_ex_RNI2597SD[0]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.053</td>
                <td>9.080</td>
                <td>12</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/sticky_branch_reg_RNI1VG1H:B</td>
                <td>net</td>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/ifu_expipe_req_branch_excpt_req_valid_net</td>
                <td/>
                <td>+</td>
                <td>0.075</td>
                <td>9.155</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/sticky_branch_reg_RNI1VG1H:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG3</td>
                <td>+</td>
                <td>0.051</td>
                <td>9.206</td>
                <td>40</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[6]:D</td>
                <td>net</td>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/un5_fetch_ptr_sel_i</td>
                <td/>
                <td>+</td>
                <td>0.654</td>
                <td>9.860</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[6]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.050</td>
                <td>9.910</td>
                <td>10</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/un24_cpu_i_req_is_apb_8:C</td>
                <td>net</td>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/ahb_i_req_addr_net[6]</td>
                <td/>
                <td>+</td>
                <td>0.170</td>
                <td>10.080</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/un24_cpu_i_req_is_apb_8:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.247</td>
                <td>10.327</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/un24_cpu_i_req_is_apb_1:C</td>
                <td>net</td>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/un24_cpu_i_req_is_apb_8_Z</td>
                <td/>
                <td>+</td>
                <td>0.499</td>
                <td>10.826</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/un24_cpu_i_req_is_apb_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG3</td>
                <td>+</td>
                <td>0.085</td>
                <td>10.911</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/un24_cpu_i_req_is_apb:A</td>
                <td>net</td>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/un24_cpu_i_req_is_apb_1_Z</td>
                <td/>
                <td>+</td>
                <td>0.118</td>
                <td>11.029</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/un24_cpu_i_req_is_apb:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.085</td>
                <td>11.114</td>
                <td>4</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/is_locked_RNIKCJSV21:B</td>
                <td>net</td>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/un24_cpu_i_req_is_apb</td>
                <td/>
                <td>+</td>
                <td>0.084</td>
                <td>11.198</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/is_locked_RNIKCJSV21:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.085</td>
                <td>11.283</td>
                <td>14</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_req_ready_1:D</td>
                <td>net</td>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/req_masked[0]</td>
                <td/>
                <td>+</td>
                <td>0.597</td>
                <td>11.880</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_req_ready_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.050</td>
                <td>11.930</td>
                <td>18</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un8_gpr_rd_rs2_completing_ex_s_0:A</td>
                <td>net</td>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/lsu_expipe_req_ready_net</td>
                <td/>
                <td>+</td>
                <td>0.093</td>
                <td>12.023</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un8_gpr_rd_rs2_completing_ex_s_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG3</td>
                <td>+</td>
                <td>0.053</td>
                <td>12.076</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un8_gpr_rd_rs2_completing_ex_1:D</td>
                <td>net</td>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un8_gpr_rd_rs2_completing_ex_out</td>
                <td/>
                <td>+</td>
                <td>0.387</td>
                <td>12.463</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un8_gpr_rd_rs2_completing_ex_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.200</td>
                <td>12.663</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_ex_0_1:C</td>
                <td>net</td>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un8_gpr_rd_rs2_completing_ex</td>
                <td/>
                <td>+</td>
                <td>0.128</td>
                <td>12.791</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_ex_0_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG3</td>
                <td>+</td>
                <td>0.051</td>
                <td>12.842</td>
                <td>2</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_ex_0_1_RNI6TR2G:A</td>
                <td>net</td>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_ex_0_1_Z</td>
                <td/>
                <td>+</td>
                <td>0.062</td>
                <td>12.904</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_ex_0_1_RNI6TR2G:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG3</td>
                <td>+</td>
                <td>0.050</td>
                <td>12.954</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_ex_6_5_RNII81CTI:A</td>
                <td>net</td>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_m3_0_1</td>
                <td/>
                <td>+</td>
                <td>0.229</td>
                <td>13.183</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_ex_6_5_RNII81CTI:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.051</td>
                <td>13.234</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_2_1_RNI009G05:C</td>
                <td>net</td>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_N_9_mux</td>
                <td/>
                <td>+</td>
                <td>0.058</td>
                <td>13.292</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_2_1_RNI009G05:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.091</td>
                <td>13.383</td>
                <td>143</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un8_alu_op_completing_ex_RNIBV4675:C</td>
                <td>net</td>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/N_3089_i</td>
                <td/>
                <td>+</td>
                <td>0.503</td>
                <td>13.886</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un8_alu_op_completing_ex_RNIBV4675:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.053</td>
                <td>13.939</td>
                <td>5</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_alu_op_sel_ex[2]:SLn</td>
                <td>net</td>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/N_3092_i</td>
                <td/>
                <td>+</td>
                <td>0.758</td>
                <td>14.697</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>14.697</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</td>
                <td>Clock Constraint</td>
                <td/>
                <td/>
                <td/>
                <td>20.000</td>
                <td>20.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>20.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>1.211</td>
                <td>21.211</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</td>
                <td/>
                <td>+</td>
                <td>0.209</td>
                <td>21.420</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.122</td>
                <td>21.542</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0:A</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET</td>
                <td/>
                <td>+</td>
                <td>0.553</td>
                <td>22.095</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.156</td>
                <td>22.251</td>
                <td>9</td>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB8:A</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_gbs_1</td>
                <td/>
                <td>+</td>
                <td>0.368</td>
                <td>22.619</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB8:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.052</td>
                <td>22.671</td>
                <td>242</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_alu_op_sel_ex[2]:CLK</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB8_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.389</td>
                <td>23.060</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>clock reconvergence pessimism</td>
                <td/>
                <td/>
                <td/>
                <td>+</td>
                <td>0.238</td>
                <td>23.298</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>clock jitter</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td>0.135</td>
                <td>23.163</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_alu_op_sel_ex[2]:SLn</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.050</td>
                <td>23.113</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>23.113</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <h3>SET External Setup</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>External Setup (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>RX</td>
                <td>MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/samples[2]:D</td>
                <td>1.596</td>
                <td/>
                <td>1.596</td>
                <td/>
                <td>0.000</td>
                <td>-0.247</td>
                <td>fast_hv_lt</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>SW_1</td>
                <td>MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS_0[0]:D</td>
                <td>1.391</td>
                <td/>
                <td>1.391</td>
                <td/>
                <td>0.000</td>
                <td>-0.423</td>
                <td>fast_hv_lt</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>SW_2</td>
                <td>MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS_0[1]:D</td>
                <td>1.296</td>
                <td/>
                <td>1.296</td>
                <td/>
                <td>0.000</td>
                <td>-0.518</td>
                <td>fast_hv_lt</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: RX</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/samples[2]:D</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>1.596</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>RX</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>RX_ibuf/U_IOPAD:PAD</td>
                <td>net</td>
                <td>RX</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>RX_ibuf/U_IOPAD:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_IN</td>
                <td>+</td>
                <td>0.643</td>
                <td>0.643</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>RX_ibuf/U_IOIN:YIN</td>
                <td>net</td>
                <td>RX_ibuf/YIN</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.643</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>RX_ibuf/U_IOIN:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOIN_IB_E</td>
                <td>+</td>
                <td>0.131</td>
                <td>0.774</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/samples[2]:D</td>
                <td>net</td>
                <td>RX_c</td>
                <td/>
                <td>+</td>
                <td>0.822</td>
                <td>1.596</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>1.596</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.680</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</td>
                <td/>
                <td>+</td>
                <td>0.131</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.087</td>
                <td>N/C</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0:A</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET</td>
                <td/>
                <td>+</td>
                <td>0.387</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.117</td>
                <td>N/C</td>
                <td>9</td>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB0:A</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_gbs_1</td>
                <td/>
                <td>+</td>
                <td>0.256</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.038</td>
                <td>N/C</td>
                <td>149</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/samples[2]:CLK</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB0_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.282</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>clock jitter</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td>0.135</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/samples[2]:D</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>fast_hv_lt</td>
            </tr>
        </table>
        <h3>SET Clock to Output</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Clock to Out (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS[1].APB_32.GPOUT_reg[1]:CLK</td>
                <td>LED_2</td>
                <td>4.826</td>
                <td/>
                <td>8.230</td>
                <td/>
                <td>8.230</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_TX/tx:CLK</td>
                <td>TX</td>
                <td>4.372</td>
                <td/>
                <td>7.789</td>
                <td/>
                <td>7.789</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS[3].APB_32.GPOUT_reg[3]:CLK</td>
                <td>LED_4</td>
                <td>3.914</td>
                <td/>
                <td>7.327</td>
                <td/>
                <td>7.327</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS[2].APB_32.GPOUT_reg[2]:CLK</td>
                <td>LED_3</td>
                <td>3.810</td>
                <td/>
                <td>7.223</td>
                <td/>
                <td>7.223</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS[0].APB_32.GPOUT_reg[0]:CLK</td>
                <td>LED_1</td>
                <td>3.804</td>
                <td/>
                <td>7.221</td>
                <td/>
                <td>7.221</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS[1].APB_32.GPOUT_reg[1]:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: LED_2</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>8.230</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>1.336</td>
                <td>1.336</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</td>
                <td/>
                <td>+</td>
                <td>0.229</td>
                <td>1.565</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.141</td>
                <td>1.706</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0:A</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET</td>
                <td/>
                <td>+</td>
                <td>0.609</td>
                <td>2.315</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.171</td>
                <td>2.486</td>
                <td>9</td>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB3:A</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_gbs_1</td>
                <td/>
                <td>+</td>
                <td>0.408</td>
                <td>2.894</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB3:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.058</td>
                <td>2.952</td>
                <td>1080</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS[1].APB_32.GPOUT_reg[1]:CLK</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB3_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.452</td>
                <td>3.404</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS[1].APB_32.GPOUT_reg[1]:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.190</td>
                <td>3.594</td>
                <td>2</td>
                <td>f</td>
            </tr>
            <tr>
                <td>LED_2_obuf/U_IOTRI:D</td>
                <td>net</td>
                <td>LED_2_c</td>
                <td/>
                <td>+</td>
                <td>1.652</td>
                <td>5.246</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>LED_2_obuf/U_IOTRI:DOUT</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOTRI_OB_EB</td>
                <td>+</td>
                <td>0.918</td>
                <td>6.164</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>LED_2_obuf/U_IOPAD:D</td>
                <td>net</td>
                <td>LED_2_obuf/DOUT</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>6.164</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>LED_2_obuf/U_IOPAD:PAD</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_TRI</td>
                <td>+</td>
                <td>2.066</td>
                <td>8.230</td>
                <td>0</td>
                <td>f</td>
            </tr>
            <tr>
                <td>LED_2</td>
                <td>net</td>
                <td>LED_2</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>8.230</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>8.230</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>LED_2</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <h3>SET Register to Asynchronous</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Recovery (ns)</th>
                <th>Minimum Period (ns)</th>
                <th>Skew (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15[0]:CLK</td>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[4]:ALn</td>
                <td>3.584</td>
                <td>16.009</td>
                <td>7.017</td>
                <td>23.026</td>
                <td>0.196</td>
                <td>3.856</td>
                <td>0.076</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15[0]:CLK</td>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[7]:ALn</td>
                <td>3.583</td>
                <td>16.010</td>
                <td>7.016</td>
                <td>23.026</td>
                <td>0.196</td>
                <td>3.855</td>
                <td>0.076</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15[0]:CLK</td>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[6]:ALn</td>
                <td>3.583</td>
                <td>16.010</td>
                <td>7.016</td>
                <td>23.026</td>
                <td>0.196</td>
                <td>3.855</td>
                <td>0.076</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15[0]:CLK</td>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[9]:ALn</td>
                <td>3.582</td>
                <td>16.011</td>
                <td>7.015</td>
                <td>23.026</td>
                <td>0.196</td>
                <td>3.854</td>
                <td>0.076</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15[0]:CLK</td>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_addr_reg[11]:ALn</td>
                <td>3.377</td>
                <td>16.229</td>
                <td>6.810</td>
                <td>23.039</td>
                <td>0.196</td>
                <td>3.636</td>
                <td>0.063</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15[0]:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[4]:ALn</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>23.026</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>7.017</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>16.009</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>1.336</td>
                <td>1.336</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</td>
                <td/>
                <td>+</td>
                <td>0.229</td>
                <td>1.565</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.141</td>
                <td>1.706</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0:A</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET</td>
                <td/>
                <td>+</td>
                <td>0.609</td>
                <td>2.315</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.171</td>
                <td>2.486</td>
                <td>9</td>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB3:A</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_gbs_1</td>
                <td/>
                <td>+</td>
                <td>0.408</td>
                <td>2.894</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB3:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.058</td>
                <td>2.952</td>
                <td>1080</td>
                <td>f</td>
            </tr>
            <tr>
                <td>CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15[0]:CLK</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB3_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.481</td>
                <td>3.433</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15[0]:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.201</td>
                <td>3.634</td>
                <td>876</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/subsys_resetn:A</td>
                <td>net</td>
                <td>CORERESET_PF_C0_0_CORERESET_PF_C0_0_dff</td>
                <td/>
                <td>+</td>
                <td>1.158</td>
                <td>4.792</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/subsys_resetn:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG2</td>
                <td>+</td>
                <td>0.078</td>
                <td>4.870</td>
                <td>398</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[4]:ALn</td>
                <td>net</td>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/subsys_resetn_Z</td>
                <td/>
                <td>+</td>
                <td>2.147</td>
                <td>7.017</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>7.017</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</td>
                <td>Clock Constraint</td>
                <td/>
                <td/>
                <td/>
                <td>20.000</td>
                <td>20.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>20.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>1.211</td>
                <td>21.211</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</td>
                <td/>
                <td>+</td>
                <td>0.209</td>
                <td>21.420</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.122</td>
                <td>21.542</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0:A</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET</td>
                <td/>
                <td>+</td>
                <td>0.553</td>
                <td>22.095</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.156</td>
                <td>22.251</td>
                <td>9</td>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB3:A</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_gbs_1</td>
                <td/>
                <td>+</td>
                <td>0.371</td>
                <td>22.622</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB3:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.052</td>
                <td>22.674</td>
                <td>1080</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[4]:CLK</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB3_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.396</td>
                <td>23.070</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>clock reconvergence pessimism</td>
                <td/>
                <td/>
                <td/>
                <td>+</td>
                <td>0.287</td>
                <td>23.357</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>clock jitter</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td>0.135</td>
                <td>23.222</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[4]:ALn</td>
                <td>Library recovery time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.196</td>
                <td>23.026</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>23.026</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <h3>SET External Recovery</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Recovery (ns)</th>
                <th>External Recovery (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>USER_RST</td>
                <td>CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15[0]:ALn</td>
                <td>2.998</td>
                <td/>
                <td>2.998</td>
                <td/>
                <td>0.196</td>
                <td>0.230</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>USER_RST</td>
                <td>CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_3[0]:ALn</td>
                <td>2.909</td>
                <td/>
                <td>2.909</td>
                <td/>
                <td>0.196</td>
                <td>0.148</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>USER_RST</td>
                <td>CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_2[0]:ALn</td>
                <td>2.908</td>
                <td/>
                <td>2.908</td>
                <td/>
                <td>0.196</td>
                <td>0.147</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>USER_RST</td>
                <td>CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_1[0]:ALn</td>
                <td>2.908</td>
                <td/>
                <td>2.908</td>
                <td/>
                <td>0.196</td>
                <td>0.147</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>USER_RST</td>
                <td>CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_0[0]:ALn</td>
                <td>2.908</td>
                <td/>
                <td>2.908</td>
                <td/>
                <td>0.196</td>
                <td>0.147</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: USER_RST</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15[0]:ALn</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>2.998</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>USER_RST</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>USER_RST_ibuf/U_IOPAD:PAD</td>
                <td>net</td>
                <td>USER_RST</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>USER_RST_ibuf/U_IOPAD:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_IN</td>
                <td>+</td>
                <td>0.610</td>
                <td>0.610</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>USER_RST_ibuf/U_IOIN:YIN</td>
                <td>net</td>
                <td>USER_RST_ibuf/YIN</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.610</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>USER_RST_ibuf/U_IOIN:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOIN_IB_E</td>
                <td>+</td>
                <td>0.336</td>
                <td>0.946</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CORERESET_PF_C0_0/CORERESET_PF_C0_0/un1_D:A</td>
                <td>net</td>
                <td>USER_RST_c</td>
                <td/>
                <td>+</td>
                <td>1.095</td>
                <td>2.041</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CORERESET_PF_C0_0/CORERESET_PF_C0_0/un1_D:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG3</td>
                <td>+</td>
                <td>0.090</td>
                <td>2.131</td>
                <td>16</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15[0]:ALn</td>
                <td>net</td>
                <td>CORERESET_PF_C0_0/CORERESET_PF_C0_0/un1_INTERNAL_RST_i</td>
                <td/>
                <td>+</td>
                <td>0.867</td>
                <td>2.998</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2.998</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>1.211</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</td>
                <td/>
                <td>+</td>
                <td>0.209</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.122</td>
                <td>N/C</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0:A</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET</td>
                <td/>
                <td>+</td>
                <td>0.553</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.156</td>
                <td>N/C</td>
                <td>9</td>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB3:A</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_gbs_1</td>
                <td/>
                <td>+</td>
                <td>0.371</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB3:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.052</td>
                <td>N/C</td>
                <td>1080</td>
                <td>f</td>
            </tr>
            <tr>
                <td>CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15[0]:CLK</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB3_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.425</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>clock jitter</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td>0.135</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15[0]:ALn</td>
                <td>Library recovery time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.196</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h3>SET TCK to PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</h3>
        <p>No Path</p>
        <h2>Clock Domain REF_CLK</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <p>No Path</p>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Clock Domain TCK</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>Minimum Period (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</td>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[40]:D</td>
                <td>19.972</td>
                <td>67.341</td>
                <td>22.531</td>
                <td>89.872</td>
                <td>0.000</td>
                <td>31.958</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</td>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftBP:D</td>
                <td>19.878</td>
                <td>67.459</td>
                <td>22.437</td>
                <td>89.896</td>
                <td>0.000</td>
                <td>31.722</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</td>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[31]:D</td>
                <td>19.810</td>
                <td>67.508</td>
                <td>22.369</td>
                <td>89.877</td>
                <td>0.000</td>
                <td>31.624</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</td>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftIR[4]:D</td>
                <td>19.686</td>
                <td>67.652</td>
                <td>22.245</td>
                <td>89.897</td>
                <td>0.000</td>
                <td>31.336</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</td>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState[5]:D</td>
                <td>19.673</td>
                <td>67.654</td>
                <td>22.232</td>
                <td>89.886</td>
                <td>0.000</td>
                <td>31.332</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[40]:D</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>89.872</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>22.531</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>67.341</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</td>
                <td>net</td>
                <td>TCK</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:UJTAG_SEC</td>
                <td>+</td>
                <td>2.559</td>
                <td>2.559</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:UTDI</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:UJTAG_SEC</td>
                <td>+</td>
                <td>6.136</td>
                <td>8.695</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_UTDI:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/UTDIInt_UTDI</td>
                <td/>
                <td>+</td>
                <td>1.193</td>
                <td>9.888</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_UTDI:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1D</td>
                <td>+</td>
                <td>0.238</td>
                <td>10.126</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_UTDI:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/UTDIInt_UTDI_2</td>
                <td/>
                <td>+</td>
                <td>0.154</td>
                <td>10.280</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_UTDI:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1D</td>
                <td>+</td>
                <td>0.238</td>
                <td>10.518</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_UTDI:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/UTDIInt_UTDI_3</td>
                <td/>
                <td>+</td>
                <td>0.150</td>
                <td>10.668</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_UTDI:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1D</td>
                <td>+</td>
                <td>0.238</td>
                <td>10.906</td>
                <td>6</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[0].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/UTDIInt</td>
                <td/>
                <td>+</td>
                <td>0.243</td>
                <td>11.149</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[0].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.078</td>
                <td>11.227</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[1].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[1]</td>
                <td/>
                <td>+</td>
                <td>0.143</td>
                <td>11.370</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[1].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.078</td>
                <td>11.448</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[2].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[2]</td>
                <td/>
                <td>+</td>
                <td>0.133</td>
                <td>11.581</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[2].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.078</td>
                <td>11.659</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[3].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[3]</td>
                <td/>
                <td>+</td>
                <td>0.120</td>
                <td>11.779</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[3].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.078</td>
                <td>11.857</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[4].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[4]</td>
                <td/>
                <td>+</td>
                <td>0.120</td>
                <td>11.977</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[4].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.078</td>
                <td>12.055</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[5].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[5]</td>
                <td/>
                <td>+</td>
                <td>0.140</td>
                <td>12.195</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[5].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.078</td>
                <td>12.273</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[6].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[6]</td>
                <td/>
                <td>+</td>
                <td>0.135</td>
                <td>12.408</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[6].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.135</td>
                <td>12.543</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[7].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[7]</td>
                <td/>
                <td>+</td>
                <td>0.122</td>
                <td>12.665</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[7].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.078</td>
                <td>12.743</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[8].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[8]</td>
                <td/>
                <td>+</td>
                <td>0.136</td>
                <td>12.879</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[8].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.078</td>
                <td>12.957</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[9].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[9]</td>
                <td/>
                <td>+</td>
                <td>0.067</td>
                <td>13.024</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[9].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.078</td>
                <td>13.102</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[10].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[10]</td>
                <td/>
                <td>+</td>
                <td>1.956</td>
                <td>15.058</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[10].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.078</td>
                <td>15.136</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[11].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[11]</td>
                <td/>
                <td>+</td>
                <td>0.128</td>
                <td>15.264</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[11].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.078</td>
                <td>15.342</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[12].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[12]</td>
                <td/>
                <td>+</td>
                <td>0.121</td>
                <td>15.463</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[12].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.078</td>
                <td>15.541</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[13].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[13]</td>
                <td/>
                <td>+</td>
                <td>0.131</td>
                <td>15.672</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[13].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.078</td>
                <td>15.750</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[14].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[14]</td>
                <td/>
                <td>+</td>
                <td>0.146</td>
                <td>15.896</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[14].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.078</td>
                <td>15.974</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[15].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[15]</td>
                <td/>
                <td>+</td>
                <td>0.120</td>
                <td>16.094</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[15].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.078</td>
                <td>16.172</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[16].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[16]</td>
                <td/>
                <td>+</td>
                <td>0.120</td>
                <td>16.292</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[16].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.078</td>
                <td>16.370</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[17].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[17]</td>
                <td/>
                <td>+</td>
                <td>0.078</td>
                <td>16.448</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[17].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.078</td>
                <td>16.526</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[18].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[18]</td>
                <td/>
                <td>+</td>
                <td>0.119</td>
                <td>16.645</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[18].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.078</td>
                <td>16.723</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[19].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[19]</td>
                <td/>
                <td>+</td>
                <td>0.076</td>
                <td>16.799</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[19].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.078</td>
                <td>16.877</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[20].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[20]</td>
                <td/>
                <td>+</td>
                <td>0.132</td>
                <td>17.009</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[20].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.078</td>
                <td>17.087</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[21].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[21]</td>
                <td/>
                <td>+</td>
                <td>0.120</td>
                <td>17.207</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[21].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.078</td>
                <td>17.285</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[22].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[22]</td>
                <td/>
                <td>+</td>
                <td>2.127</td>
                <td>19.412</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[22].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.135</td>
                <td>19.547</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[23].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[23]</td>
                <td/>
                <td>+</td>
                <td>0.132</td>
                <td>19.679</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[23].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.078</td>
                <td>19.757</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[24].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[24]</td>
                <td/>
                <td>+</td>
                <td>0.146</td>
                <td>19.903</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[24].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.078</td>
                <td>19.981</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[25].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[25]</td>
                <td/>
                <td>+</td>
                <td>0.120</td>
                <td>20.101</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[25].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.078</td>
                <td>20.179</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[26].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[26]</td>
                <td/>
                <td>+</td>
                <td>0.120</td>
                <td>20.299</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[26].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.078</td>
                <td>20.377</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[27].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[27]</td>
                <td/>
                <td>+</td>
                <td>0.124</td>
                <td>20.501</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[27].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.078</td>
                <td>20.579</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[28].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[28]</td>
                <td/>
                <td>+</td>
                <td>0.119</td>
                <td>20.698</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[28].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.078</td>
                <td>20.776</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[29].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[29]</td>
                <td/>
                <td>+</td>
                <td>0.076</td>
                <td>20.852</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[29].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.078</td>
                <td>20.930</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[30].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[30]</td>
                <td/>
                <td>+</td>
                <td>0.122</td>
                <td>21.052</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[30].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.078</td>
                <td>21.130</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[31].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[31]</td>
                <td/>
                <td>+</td>
                <td>0.128</td>
                <td>21.258</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[31].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.078</td>
                <td>21.336</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[32].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[32]</td>
                <td/>
                <td>+</td>
                <td>0.133</td>
                <td>21.469</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[32].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.078</td>
                <td>21.547</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[33].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[33]</td>
                <td/>
                <td>+</td>
                <td>0.118</td>
                <td>21.665</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[33].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.078</td>
                <td>21.743</td>
                <td>4</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[40]:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0_TGT_TDI_0</td>
                <td/>
                <td>+</td>
                <td>0.714</td>
                <td>22.457</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[40]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG2</td>
                <td>+</td>
                <td>0.053</td>
                <td>22.510</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[40]:D</td>
                <td>net</td>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/shiftDR_8_31_rep1</td>
                <td/>
                <td>+</td>
                <td>0.021</td>
                <td>22.531</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>22.531</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td>Clock Constraint</td>
                <td/>
                <td/>
                <td/>
                <td>83.340</td>
                <td>83.340</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>83.340</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</td>
                <td>net</td>
                <td>TCK</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>83.340</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:UJTAG_SEC</td>
                <td>+</td>
                <td>1.356</td>
                <td>84.696</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/N_2_inferred_clock_RNIMQNI2_1:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/N_2</td>
                <td/>
                <td>+</td>
                <td>0.265</td>
                <td>84.961</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/N_2_inferred_clock_RNIMQNI2_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.211</td>
                <td>85.172</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/N_2_inferred_clock_RNIMQNI2:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/N_2_inferred_clock_RNIMQNI2_NET</td>
                <td/>
                <td>+</td>
                <td>0.128</td>
                <td>85.300</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/N_2_inferred_clock_RNIMQNI2:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.147</td>
                <td>85.447</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/N_2_inferred_clock_RNIMQNI2/U0_RGB1:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/N_2_inferred_clock_RNIMQNI2/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.355</td>
                <td>85.802</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/N_2_inferred_clock_RNIMQNI2/U0_RGB1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.052</td>
                <td>85.854</td>
                <td>18</td>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/iUDRCK</td>
                <td/>
                <td>+</td>
                <td>0.440</td>
                <td>86.294</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.077</td>
                <td>86.371</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.TGT_TCK_GLB:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/un1_DUT_TCK</td>
                <td/>
                <td>+</td>
                <td>1.231</td>
                <td>87.602</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.TGT_TCK_GLB:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.121</td>
                <td>87.723</td>
                <td>4</td>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.TGT_TCK_GLB/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.371</td>
                <td>88.094</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.054</td>
                <td>88.148</td>
                <td>129</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[40]:CLK</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/TGT_TCK_GLB</td>
                <td/>
                <td>+</td>
                <td>0.427</td>
                <td>88.575</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>clock reconvergence pessimism</td>
                <td/>
                <td/>
                <td/>
                <td>+</td>
                <td>1.316</td>
                <td>89.891</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>clock jitter</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td>0.019</td>
                <td>89.872</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[40]:D</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.000</td>
                <td>89.872</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>89.872</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Recovery (ns)</th>
                <th>Minimum Period (ns)</th>
                <th>Skew (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</td>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/ir_and_Instruction_register.gen_ir_and_Instruction_register_active_low.irReg[4]:ALn</td>
                <td>15.232</td>
                <td>71.667</td>
                <td>17.904</td>
                <td>89.571</td>
                <td>0.209</td>
                <td>23.289</td>
                <td>-3.797</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</td>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/ir_and_Instruction_register.gen_ir_and_Instruction_register_active_low.irReg[0]:ALn</td>
                <td>15.232</td>
                <td>71.667</td>
                <td>17.904</td>
                <td>89.571</td>
                <td>0.209</td>
                <td>23.289</td>
                <td>-3.797</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</td>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/ir_and_Instruction_register.gen_ir_and_Instruction_register_active_low.irReg[3]:ALn</td>
                <td>15.231</td>
                <td>71.668</td>
                <td>17.903</td>
                <td>89.571</td>
                <td>0.209</td>
                <td>23.287</td>
                <td>-3.797</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</td>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/genblk3.shift_active_high.shift_active_low.shiftIR_ne_0:ALn</td>
                <td>15.236</td>
                <td>71.668</td>
                <td>17.908</td>
                <td>89.576</td>
                <td>0.196</td>
                <td>23.287</td>
                <td>-3.789</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</td>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/genblk3.shift_active_high.shift_active_low.shiftBP_ne_0:ALn</td>
                <td>15.235</td>
                <td>71.669</td>
                <td>17.907</td>
                <td>89.576</td>
                <td>0.196</td>
                <td>23.285</td>
                <td>-3.789</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/ir_and_Instruction_register.gen_ir_and_Instruction_register_active_low.irReg[4]:ALn</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>89.571</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>17.904</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>71.667</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</td>
                <td>net</td>
                <td>TCK</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:UJTAG_SEC</td>
                <td>+</td>
                <td>2.672</td>
                <td>2.672</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:URSTB</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:UJTAG_SEC</td>
                <td>+</td>
                <td>2.400</td>
                <td>5.072</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_URSTB:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/iURSTB_URSTB</td>
                <td/>
                <td>+</td>
                <td>1.048</td>
                <td>6.120</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_URSTB:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1D</td>
                <td>+</td>
                <td>0.200</td>
                <td>6.320</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_URSTB:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/iURSTB_URSTB_2</td>
                <td/>
                <td>+</td>
                <td>0.162</td>
                <td>6.482</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_URSTB:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1D</td>
                <td>+</td>
                <td>0.200</td>
                <td>6.682</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_URSTB:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/iURSTB_URSTB_3</td>
                <td/>
                <td>+</td>
                <td>0.163</td>
                <td>6.845</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_URSTB:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1D</td>
                <td>+</td>
                <td>0.200</td>
                <td>7.045</td>
                <td>18</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[0].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/iURSTB</td>
                <td/>
                <td>+</td>
                <td>0.129</td>
                <td>7.174</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[0].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.053</td>
                <td>7.227</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[1].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[1]</td>
                <td/>
                <td>+</td>
                <td>0.112</td>
                <td>7.339</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[1].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.053</td>
                <td>7.392</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[2].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[2]</td>
                <td/>
                <td>+</td>
                <td>0.126</td>
                <td>7.518</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[2].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.053</td>
                <td>7.571</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[3].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[3]</td>
                <td/>
                <td>+</td>
                <td>0.114</td>
                <td>7.685</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[3].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.053</td>
                <td>7.738</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[4].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[4]</td>
                <td/>
                <td>+</td>
                <td>0.128</td>
                <td>7.866</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[4].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.053</td>
                <td>7.919</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[5].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[5]</td>
                <td/>
                <td>+</td>
                <td>0.114</td>
                <td>8.033</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[5].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.053</td>
                <td>8.086</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[6].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[6]</td>
                <td/>
                <td>+</td>
                <td>0.125</td>
                <td>8.211</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[6].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.053</td>
                <td>8.264</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[7].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[7]</td>
                <td/>
                <td>+</td>
                <td>0.127</td>
                <td>8.391</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[7].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.053</td>
                <td>8.444</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[8].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[8]</td>
                <td/>
                <td>+</td>
                <td>0.115</td>
                <td>8.559</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[8].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.053</td>
                <td>8.612</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[9].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[9]</td>
                <td/>
                <td>+</td>
                <td>1.278</td>
                <td>9.890</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[9].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.078</td>
                <td>9.968</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[10].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[10]</td>
                <td/>
                <td>+</td>
                <td>0.133</td>
                <td>10.101</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[10].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.078</td>
                <td>10.179</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[11].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[11]</td>
                <td/>
                <td>+</td>
                <td>0.130</td>
                <td>10.309</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[11].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.078</td>
                <td>10.387</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[12].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[12]</td>
                <td/>
                <td>+</td>
                <td>0.064</td>
                <td>10.451</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[12].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.078</td>
                <td>10.529</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[13].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[13]</td>
                <td/>
                <td>+</td>
                <td>0.125</td>
                <td>10.654</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[13].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.078</td>
                <td>10.732</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[14].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[14]</td>
                <td/>
                <td>+</td>
                <td>0.131</td>
                <td>10.863</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[14].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.078</td>
                <td>10.941</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[15].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[15]</td>
                <td/>
                <td>+</td>
                <td>0.120</td>
                <td>11.061</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[15].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.078</td>
                <td>11.139</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[16].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[16]</td>
                <td/>
                <td>+</td>
                <td>0.119</td>
                <td>11.258</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[16].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.078</td>
                <td>11.336</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[17].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[17]</td>
                <td/>
                <td>+</td>
                <td>0.120</td>
                <td>11.456</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[17].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.078</td>
                <td>11.534</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[18].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[18]</td>
                <td/>
                <td>+</td>
                <td>2.408</td>
                <td>13.942</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[18].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.053</td>
                <td>13.995</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[19].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[19]</td>
                <td/>
                <td>+</td>
                <td>0.126</td>
                <td>14.121</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[19].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.053</td>
                <td>14.174</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[20].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[20]</td>
                <td/>
                <td>+</td>
                <td>0.115</td>
                <td>14.289</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[20].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.053</td>
                <td>14.342</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[21].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[21]</td>
                <td/>
                <td>+</td>
                <td>0.129</td>
                <td>14.471</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[21].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.053</td>
                <td>14.524</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[22].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[22]</td>
                <td/>
                <td>+</td>
                <td>0.116</td>
                <td>14.640</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[22].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.053</td>
                <td>14.693</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[23].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[23]</td>
                <td/>
                <td>+</td>
                <td>0.112</td>
                <td>14.805</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[23].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.053</td>
                <td>14.858</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[24].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[24]</td>
                <td/>
                <td>+</td>
                <td>0.113</td>
                <td>14.971</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[24].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.053</td>
                <td>15.024</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[25].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[25]</td>
                <td/>
                <td>+</td>
                <td>0.124</td>
                <td>15.148</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[25].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.053</td>
                <td>15.201</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[26].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[26]</td>
                <td/>
                <td>+</td>
                <td>0.124</td>
                <td>15.325</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[26].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.053</td>
                <td>15.378</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[27].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[27]</td>
                <td/>
                <td>+</td>
                <td>0.114</td>
                <td>15.492</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[27].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.053</td>
                <td>15.545</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[28].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[28]</td>
                <td/>
                <td>+</td>
                <td>0.975</td>
                <td>16.520</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[28].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.053</td>
                <td>16.573</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[29].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[29]</td>
                <td/>
                <td>+</td>
                <td>0.127</td>
                <td>16.700</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[29].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.053</td>
                <td>16.753</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[30].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[30]</td>
                <td/>
                <td>+</td>
                <td>0.111</td>
                <td>16.864</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[30].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.053</td>
                <td>16.917</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[31].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[31]</td>
                <td/>
                <td>+</td>
                <td>0.057</td>
                <td>16.974</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[31].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.053</td>
                <td>17.027</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[32].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[32]</td>
                <td/>
                <td>+</td>
                <td>0.065</td>
                <td>17.092</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[32].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.053</td>
                <td>17.145</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[33].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[33]</td>
                <td/>
                <td>+</td>
                <td>0.114</td>
                <td>17.259</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[33].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.053</td>
                <td>17.312</td>
                <td>109</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/ir_and_Instruction_register.gen_ir_and_Instruction_register_active_low.irReg[4]:ALn</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0_CoreJTAGDebug_TRSTN_C0_0_genblk2_genblk2_0__BUFD_TRST_delay_sel[34]</td>
                <td/>
                <td>+</td>
                <td>0.592</td>
                <td>17.904</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>17.904</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td>Clock Constraint</td>
                <td/>
                <td/>
                <td/>
                <td>83.330</td>
                <td>83.330</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>83.330</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</td>
                <td>net</td>
                <td>TCK</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>83.330</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:UJTAG_SEC</td>
                <td>+</td>
                <td>1.953</td>
                <td>85.283</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/N_2_inferred_clock_RNIMQNI2_1:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/N_2</td>
                <td/>
                <td>+</td>
                <td>0.275</td>
                <td>85.558</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/N_2_inferred_clock_RNIMQNI2_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.224</td>
                <td>85.782</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/N_2_inferred_clock_RNIMQNI2:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/N_2_inferred_clock_RNIMQNI2_NET</td>
                <td/>
                <td>+</td>
                <td>0.122</td>
                <td>85.904</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/N_2_inferred_clock_RNIMQNI2:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.141</td>
                <td>86.045</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/N_2_inferred_clock_RNIMQNI2/U0_RGB1:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/N_2_inferred_clock_RNIMQNI2/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.357</td>
                <td>86.402</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/N_2_inferred_clock_RNIMQNI2/U0_RGB1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.054</td>
                <td>86.456</td>
                <td>18</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/iUDRCK</td>
                <td/>
                <td>+</td>
                <td>0.444</td>
                <td>86.900</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.075</td>
                <td>86.975</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.TGT_TCK_GLB:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/un1_DUT_TCK</td>
                <td/>
                <td>+</td>
                <td>1.241</td>
                <td>88.216</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.TGT_TCK_GLB:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.129</td>
                <td>88.345</td>
                <td>4</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.TGT_TCK_GLB/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.369</td>
                <td>88.714</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.052</td>
                <td>88.766</td>
                <td>129</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/ir_and_Instruction_register.gen_ir_and_Instruction_register_active_low.irReg[4]:CLK</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/TGT_TCK_GLB</td>
                <td/>
                <td>+</td>
                <td>0.427</td>
                <td>89.193</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>clock reconvergence pessimism</td>
                <td/>
                <td/>
                <td/>
                <td>+</td>
                <td>0.606</td>
                <td>89.799</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>clock jitter</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td>0.019</td>
                <td>89.780</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/ir_and_Instruction_register.gen_ir_and_Instruction_register_active_low.irReg[4]:ALn</td>
                <td>Library recovery time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.209</td>
                <td>89.571</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>89.571</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h3>SET PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 to TCK</h3>
        <p>No Path</p>
        <h2>Path Set Pin to Pin</h2>
        <h3>SET Input to Output</h3>
        <p>No Path</p>
        <h2>Path Set User Sets</h2>
    </body>
</html>
