

================================================================
== Vivado HLS Report for 'xFHistogramKernel'
================================================================
* Date:           Wed Mar 18 11:35:45 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        WeedD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 50.00 ns | 9.060 ns |   6.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    59349|    59349| 2.967 ms | 2.967 ms |  59349|  59349|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- memset_tmp_hist       |      255|      255|         1|          -|          -|   256|    no    |
        |- memset_tmp_hist1      |      255|      255|         1|          -|          -|   256|    no    |
        |- HIST_INITIALIZE_LOOP  |      256|      256|         1|          1|          1|   256|    yes   |
        |- HISTOGRAM_ROW_LOOP    |    58320|    58320|       324|          -|          -|   180|    no    |
        | + HISTOGRAM_COL_LOOP   |      321|      321|         4|          2|          2|   160|    yes   |
        |- COPY_LOOP             |      256|      256|         2|          1|          1|   256|    yes   |
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    301|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        2|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    245|    -|
|Register         |        -|      -|     111|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|      0|     111|    546|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +---------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory    |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |tmp_hist_0_U   |xFHistogramKerneludo  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |tmp_hist1_0_U  |xFHistogramKerneludo  |        1|  0|   0|    0|   256|   32|     1|         8192|
    +---------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total          |                      |        2|  0|   0|    0|   512|   64|     2|        16384|
    +---------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |add_ln47_fu_242_p2                  |     +    |      0|  0|  15|           8|           1|
    |add_ln48_fu_259_p2                  |     +    |      0|  0|  15|           8|           1|
    |add_ln97_fu_328_p2                  |     +    |      0|  0|  39|          32|           1|
    |add_ln99_fu_335_p2                  |     +    |      0|  0|  39|          32|           1|
    |col_V_fu_317_p2                     |     +    |      0|  0|  15|           9|           2|
    |hist_array_d0                       |     +    |      0|  0|  39|          32|          32|
    |i_V_1_fu_348_p2                     |     +    |      0|  0|  15|           9|           1|
    |i_V_fu_282_p2                       |     +    |      0|  0|  15|           9|           1|
    |row_V_fu_300_p2                     |     +    |      0|  0|  15|           8|           1|
    |ap_block_pp1_stage0_11001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage1_11001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp2                        |    and   |      0|  0|   2|           1|           1|
    |ap_block_state8_pp1_stage1_iter0    |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state10_pp1_iter1_stage1  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state8_pp1_iter0_stage1   |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state9_pp1_iter1_stage0   |    and   |      0|  0|   2|           1|           1|
    |icmp_ln47_fu_253_p2                 |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln48_fu_270_p2                 |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln887_12_fu_294_p2             |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln887_13_fu_306_p2             |   icmp   |      0|  0|  13|           9|           9|
    |icmp_ln887_14_fu_342_p2             |   icmp   |      0|  0|  13|           9|          10|
    |icmp_ln887_fu_276_p2                |   icmp   |      0|  0|  13|           9|          10|
    |ap_block_pp1                        |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp1                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp2_iter1             |    xor   |      0|  0|   2|           2|           1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0| 301|         210|          95|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  53|         12|    1|         12|
    |ap_enable_reg_pp1_iter1            |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1            |  15|          3|    1|          3|
    |ap_phi_mux_p_0396_0_phi_fu_223_p4  |   9|          2|    9|         18|
    |p_0396_0_reg_219                   |   9|          2|    9|         18|
    |p_src_mat_data_V_blk_n             |   9|          2|    1|          2|
    |phi_ln47_reg_175                   |   9|          2|    8|         16|
    |phi_ln48_reg_186                   |   9|          2|    8|         16|
    |t_V_6_reg_208                      |   9|          2|    8|         16|
    |t_V_7_reg_231                      |   9|          2|    9|         18|
    |t_V_reg_197                        |   9|          2|    9|         18|
    |tmp_hist1_0_address0               |  33|          6|    8|         48|
    |tmp_hist1_0_d0                     |  15|          3|   32|         96|
    |tmp_hist_0_address0                |  33|          6|    8|         48|
    |tmp_hist_0_d0                      |  15|          3|   32|         96|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 245|         51|  144|        427|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                            |  11|   0|   11|          0|
    |ap_enable_reg_pp1_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1              |   1|   0|    1|          0|
    |col_V_reg_410                        |   9|   0|    9|          0|
    |icmp_ln887_13_reg_401                |   1|   0|    1|          0|
    |icmp_ln887_13_reg_401_pp1_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln887_14_reg_420                |   1|   0|    1|          0|
    |p_0396_0_reg_219                     |   9|   0|    9|          0|
    |phi_ln47_reg_175                     |   8|   0|    8|          0|
    |phi_ln48_reg_186                     |   8|   0|    8|          0|
    |row_V_reg_396                        |   8|   0|    8|          0|
    |t_V_6_reg_208                        |   8|   0|    8|          0|
    |t_V_7_reg_231                        |   9|   0|    9|          0|
    |t_V_reg_197                          |   9|   0|    9|          0|
    |tmp_hist1_0_addr_3_reg_415           |   8|   0|    8|          0|
    |tmp_hist_0_addr_3_reg_405            |   8|   0|    8|          0|
    |zext_ln544_4_reg_429                 |   9|   0|   64|         55|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 111|   0|  166|         55|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+--------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs | xFHistogramKernel | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs | xFHistogramKernel | return value |
|ap_start                  |  in |    1| ap_ctrl_hs | xFHistogramKernel | return value |
|ap_done                   | out |    1| ap_ctrl_hs | xFHistogramKernel | return value |
|ap_idle                   | out |    1| ap_ctrl_hs | xFHistogramKernel | return value |
|ap_ready                  | out |    1| ap_ctrl_hs | xFHistogramKernel | return value |
|p_src_mat_data_V_dout     |  in |    8|   ap_fifo  |  p_src_mat_data_V |    pointer   |
|p_src_mat_data_V_empty_n  |  in |    1|   ap_fifo  |  p_src_mat_data_V |    pointer   |
|p_src_mat_data_V_read     | out |    1|   ap_fifo  |  p_src_mat_data_V |    pointer   |
|hist_array_address0       | out |    8|  ap_memory |     hist_array    |     array    |
|hist_array_ce0            | out |    1|  ap_memory |     hist_array    |     array    |
|hist_array_we0            | out |    1|  ap_memory |     hist_array    |     array    |
|hist_array_d0             | out |   32|  ap_memory |     hist_array    |     array    |
+--------------------------+-----+-----+------------+-------------------+--------------+

