

================================================================
== Vivado HLS Report for 'A_IO_L3_in'
================================================================
* Date:           Sat Sep 14 23:31:23 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        hls_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 2.916 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1026|     1026| 5.130 us | 5.130 us |  1026|  1026|   none  |
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     1024|     1024|         2|          1|          1|  1024|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|       34|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       81|    -|
|Register             |        -|      -|       19|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|       19|      115|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln8_fu_77_p2                  |     +    |      0|  0|  11|          11|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln8_fu_71_p2                 |   icmp   |      0|  0|  13|          11|          12|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  34|          28|          19|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  21|          4|    1|          4|
    |ap_done                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1     |  15|          3|    1|          3|
    |fifo_A_in_V_V_blk_n         |   9|          2|    1|          2|
    |fifo_A_local_out_V_V_blk_n  |   9|          2|    1|          2|
    |indvar_flatten59_reg_60     |   9|          2|   11|         22|
    |real_start                  |   9|          2|    1|          2|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  81|         17|   17|         37|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |icmp_ln8_reg_83          |   1|   0|    1|          0|
    |indvar_flatten59_reg_60  |  11|   0|   11|          0|
    |start_once_reg           |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  19|   0|   19|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+----------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |      A_IO_L3_in      | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |      A_IO_L3_in      | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |      A_IO_L3_in      | return value |
|start_full_n                 |  in |    1| ap_ctrl_hs |      A_IO_L3_in      | return value |
|ap_done                      | out |    1| ap_ctrl_hs |      A_IO_L3_in      | return value |
|ap_continue                  |  in |    1| ap_ctrl_hs |      A_IO_L3_in      | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |      A_IO_L3_in      | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |      A_IO_L3_in      | return value |
|start_out                    | out |    1| ap_ctrl_hs |      A_IO_L3_in      | return value |
|start_write                  | out |    1| ap_ctrl_hs |      A_IO_L3_in      | return value |
|fifo_A_in_V_V_dout           |  in |  512|   ap_fifo  |     fifo_A_in_V_V    |    pointer   |
|fifo_A_in_V_V_empty_n        |  in |    1|   ap_fifo  |     fifo_A_in_V_V    |    pointer   |
|fifo_A_in_V_V_read           | out |    1|   ap_fifo  |     fifo_A_in_V_V    |    pointer   |
|fifo_A_local_out_V_V_din     | out |  512|   ap_fifo  | fifo_A_local_out_V_V |    pointer   |
|fifo_A_local_out_V_V_full_n  |  in |    1|   ap_fifo  | fifo_A_local_out_V_V |    pointer   |
|fifo_A_local_out_V_V_write   | out |    1|   ap_fifo  | fifo_A_local_out_V_V |    pointer   |
+-----------------------------+-----+-----+------------+----------------------+--------------+

