Chronologic VCS simulator copyright 1991-2011
Contains Synopsys proprietary information.
Compiler version F-2011.12_Full64; Runtime version F-2011.12_Full64;  Mar  3 05:55 2017
Message: From $vcdplusmemon at time 0 in file genesis_verif/testbench_unq1.v line 368: [VCD+-SFSL]: 
Setting file switch size limit to (100) megabytes.
Message: From $vcdplusmemon at time 0 in file genesis_verif/testbench_unq1.v line 368: [VCD+-SVBS]: 
Setting buffer size to (100) megabytes.
time=         0 ************** Driver Is Initializing Input Signals *****************
time=         0 ************** Loading Arguments *****************
Simulation run with default random seed=12345
Simulation will timout after 50000000 cycles
Simulation will use test file /usr/class/ee271/project/vect/vec_271_00_sv.dat
Seed=      12345 
RT Warning: No condition matches in 'unique case' statement.
        "genesis_synth/test_iterator_unq1.v", line 279, for top_rast.rast.test_iterator, at time     0.
RT Warning: No condition matches in 'unique case' statement.
        "genesis_synth/test_iterator_unq1.v", line 279, for top_rast.rast.test_iterator, at time     0.
time=     15000 ************** Driver Is Initializing Test from File *****************
Setting screen params: w=800 h=600 msaa=16
time=     30000 ************** Initializing FB and ZB *****************
time=     30010 ************** Finished Init FB and ZB *****************
time=     45000 ************** Runnning Test *****************
time=     45000 ************** Driver Is Runnning Test -->/usr/class/ee271/project/vect/vec_271_00_sv.dat<-- *****************
time=     49000 	         0 samples processed,          0 of them hit
time=     50000 	         0 samples processed,          0 of them hit
time=     51000 	         0 samples processed,          0 of them hit
time=     52000 	         0 samples processed,          0 of them hit
time=     53000 	         0 samples processed,          0 of them hit
time=     54000 	         0 samples processed,          0 of them hit
time=     55000 	         0 samples processed,          0 of them hit
time= 100090000 	    100000 samples processed,      50824 of them hit
time= 144132000 ************** Driver Is Done *****************
time= 144147010 ************** Writing Final Image to File *****************
time= 144147030 ************** Finished Final Image to File *****************
time= 144147040 ********************FINISH***********************
Cycles:      144099 uPoly:          34 sampleTests:      144018 sampleHits:       70736 

JJ: uPoly / cycle : 0.000236 
JJ: cycle / uPoly : 4238.205882 
$finish called from file "genesis_verif/testbench_unq1.v", line 327.
$finish at simulation time            144147040
           V C S   S i m u l a t i o n   R e p o r t 
Time: 144147040 ns
CPU Time:      4.060 seconds;       Data structure size:   0.2Mb
Fri Mar  3 05:55:50 2017
