// SPDX-License-Identifier: MIT
// Copyright (C) 2018-present iced project and contributors

// ‚ö†Ô∏èThis file was generated by GENERATOR!ü¶π‚Äç‚ôÇÔ∏è

#pragma once
#ifndef ICED_X86_MVEXREGMEMCONV_HPP
#define ICED_X86_MVEXREGMEMCONV_HPP

#include <cstdint>
#include <cstddef>

namespace iced_x86 {

/// @brief MVEX register/memory operand conversion
enum class MvexRegMemConv : uint8_t {
	/// @brief No operand conversion
	NONE = 0,
	/// @brief Register swizzle: @c zmm0 or @c zmm0 {dcba}
	REG_SWIZZLE_NONE = 1,
	/// @brief Register swizzle: @c zmm0 {cdab}
	REG_SWIZZLE_CDAB = 2,
	/// @brief Register swizzle: @c zmm0 {badc}
	REG_SWIZZLE_BADC = 3,
	/// @brief Register swizzle: @c zmm0 {dacb}
	REG_SWIZZLE_DACB = 4,
	/// @brief Register swizzle: @c zmm0 {aaaa}
	REG_SWIZZLE_AAAA = 5,
	/// @brief Register swizzle: @c zmm0 {bbbb}
	REG_SWIZZLE_BBBB = 6,
	/// @brief Register swizzle: @c zmm0 {cccc}
	REG_SWIZZLE_CCCC = 7,
	/// @brief Register swizzle: @c zmm0 {dddd}
	REG_SWIZZLE_DDDD = 8,
	/// @brief Memory Up/DownConv: @c [rax] / @c zmm0
	MEM_CONV_NONE = 9,
	/// @brief Memory UpConv: @c [rax] {1to16} or @c [rax] {1to8}
	MEM_CONV_BROADCAST1 = 10,
	/// @brief Memory UpConv: @c [rax] {4to16} or @c [rax] {4to8}
	MEM_CONV_BROADCAST4 = 11,
	/// @brief Memory Up/DownConv: @c [rax] {float16} / @c zmm0 {float16}
	MEM_CONV_FLOAT16 = 12,
	/// @brief Memory Up/DownConv: @c [rax] {uint8} / @c zmm0 {uint8}
	MEM_CONV_UINT8 = 13,
	/// @brief Memory Up/DownConv: @c [rax] {sint8} / @c zmm0 {sint8}
	MEM_CONV_SINT8 = 14,
	/// @brief Memory Up/DownConv: @c [rax] {uint16} / @c zmm0 {uint16}
	MEM_CONV_UINT16 = 15,
	/// @brief Memory Up/DownConv: @c [rax] {sint16} / @c zmm0 {sint16}
	MEM_CONV_SINT16 = 16
};

/// @brief Number of MvexRegMemConv enum values.
constexpr std::size_t MVEX_REG_MEM_CONV_COUNT = 17;

} // namespace iced_x86

#endif // ICED_X86_MVEXREGMEMCONV_HPP
