
06_Heap_653.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004668  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000064  08004808  08004808  00005808  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800486c  0800486c  0000600c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800486c  0800486c  0000600c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800486c  0800486c  0000600c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800486c  0800486c  0000586c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004870  08004870  00005870  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08004874  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000600c  2**0
                  CONTENTS
 10 .bss          0000076c  2000000c  2000000c  0000600c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000778  20000778  0000600c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000600c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00012a7d  00000000  00000000  0000603c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000026a0  00000000  00000000  00018ab9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000ea0  00000000  00000000  0001b160  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000b46  00000000  00000000  0001c000  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000235f5  00000000  00000000  0001cb46  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001223a  00000000  00000000  0004013b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000df3a9  00000000  00000000  00052375  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0013171e  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003c04  00000000  00000000  00131764  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 000000b3  00000000  00000000  00135368  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000000c 	.word	0x2000000c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080047f0 	.word	0x080047f0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000010 	.word	0x20000010
 80001dc:	080047f0 	.word	0x080047f0

080001e0 <SEGGER_RTT_ASM_WriteSkipNoLock>:
        //   R4 <Rem>
        //   R5 pRing->pBuffer
        //   R6 pRing (Points to active struct SEGGER_RTT_BUFFER_DOWN)
        //   R7 WrOff
        //
        PUSH     {R4-R7}
 80001e0:	b4f0      	push	{r4, r5, r6, r7}
        ADD      R3,R0,R0, LSL #+1
 80001e2:	eb00 0340 	add.w	r3, r0, r0, lsl #1
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 80001e6:	f8df 0088 	ldr.w	r0, [pc, #136]	@ 8000270 <_Case3+0x6>
        ADD      R0,R0,R3, LSL #+3
 80001ea:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
        ADD      R6,R0,#+24
 80001ee:	f100 0618 	add.w	r6, r0, #24
        LDR      R0,[R6, #+16]                   // RdOff = pRing->RdOff;
 80001f2:	6930      	ldr	r0, [r6, #16]
        LDR      R7,[R6, #+12]                   // WrOff = pRing->WrOff;
 80001f4:	68f7      	ldr	r7, [r6, #12]
        LDR      R5,[R6, #+4]                    // pRing->pBuffer
 80001f6:	6875      	ldr	r5, [r6, #4]
        CMP      R7,R0
 80001f8:	4287      	cmp	r7, r0
        BCC.N    _CheckCase4                     // if (RdOff <= WrOff) {                           => Case 1), 2) or 3)
 80001fa:	d332      	bcc.n	8000262 <_CheckCase4>
        //
        // Handling for case 1, later on identical to case 4
        //
        LDR      R3,[R6, #+8]                    //  Avail = pRing->SizeOfBuffer - WrOff - 1u;      => Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
 80001fc:	68b3      	ldr	r3, [r6, #8]
        SUBS     R4,R3,R7                        // <Rem> (Used in case we jump into case 2 afterwards)
 80001fe:	1bdc      	subs	r4, r3, r7
        SUBS     R3,R4,#+1                       // <Avail>
 8000200:	1e63      	subs	r3, r4, #1
        CMP      R3,R2
 8000202:	4293      	cmp	r3, r2
        BCC.N    _CheckCase2                     // if (Avail >= NumBytes) {  => Case 1)?
 8000204:	d314      	bcc.n	8000230 <_CheckCase2>

08000206 <_Case4>:
_Case4:
        ADDS     R5,R7,R5                        // pBuffer += WrOff
 8000206:	197d      	adds	r5, r7, r5
        ADDS     R0,R2,R7                        // v = WrOff + NumBytes
 8000208:	19d0      	adds	r0, r2, r7
 800020a:	bf00      	nop

0800020c <_LoopCopyStraight>:
        // 2x unrolling for the copy loop that is used most of the time
        // This is a special optimization for small SystemView packets and makes them even faster
        //
        _ALIGN(2)
_LoopCopyStraight:                               // memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
        LDRB     R3,[R1], #+1
 800020c:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 8000210:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000214:	3a01      	subs	r2, #1
        BEQ      _CSDone
 8000216:	d005      	beq.n	8000224 <_CSDone>
        LDRB     R3,[R1], #+1
 8000218:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800021c:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000220:	3a01      	subs	r2, #1
        BNE      _LoopCopyStraight
 8000222:	d1f3      	bne.n	800020c <_LoopCopyStraight>

08000224 <_CSDone>:
_CSDone:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000224:	f3bf 8f5f 	dmb	sy
#endif
        STR      R0,[R6, #+12]                   // pRing->WrOff = WrOff + NumBytes;
 8000228:	60f0      	str	r0, [r6, #12]
        MOVS     R0,#+1
 800022a:	2001      	movs	r0, #1
        POP      {R4-R7}
 800022c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 800022e:	4770      	bx	lr

08000230 <_CheckCase2>:
_CheckCase2:
        ADDS     R0,R0,R3                        // Avail += RdOff; => Space incl. wrap-around
 8000230:	18c0      	adds	r0, r0, r3
        CMP      R0,R2
 8000232:	4290      	cmp	r0, r2
        BCC.N    _Case3                          // if (Avail >= NumBytes) {           => Case 2? => If not, we have case 3) (does not fit)
 8000234:	d319      	bcc.n	800026a <_Case3>
        //
        // Handling for case 2
        //
        ADDS     R0,R7,R5                        // v = pRing->pBuffer + WrOff => Do not change pRing->pBuffer here because 2nd chunk needs org. value
 8000236:	1978      	adds	r0, r7, r5
        SUBS     R2,R2,R4                        // NumBytes -= Rem;  (Rem = pRing->SizeOfBuffer - WrOff; => Space until end of buffer)
 8000238:	1b12      	subs	r2, r2, r4

0800023a <_LoopCopyBeforeWrapAround>:
_LoopCopyBeforeWrapAround:                       // memcpy(pRing->pBuffer + WrOff, pData, Rem); => Copy 1st chunk
        LDRB     R3,[R1], #+1
 800023a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R0], #+1                    // *pDest++ = *pSrc++
 800023e:	f800 3b01 	strb.w	r3, [r0], #1
        SUBS     R4,R4,#+1
 8000242:	3c01      	subs	r4, #1
        BNE      _LoopCopyBeforeWrapAround
 8000244:	d1f9      	bne.n	800023a <_LoopCopyBeforeWrapAround>
        // Special case: First check that assumed RdOff == 0 calculated that last element before wrap-around could not be used
        // But 2nd check (considering space until wrap-around and until RdOff) revealed that RdOff is not 0, so we can use the last element
        // In this case, we may use a copy straight until buffer end anyway without needing to copy 2 chunks
        // Therefore, check if 2nd memcpy is necessary at all
        //
        ADDS     R4,R2,#+0                       // Save <NumBytes> (needed as counter in loop but must be written to <WrOff> after the loop). Also use this inst to update the flags to skip 2nd loop if possible
 8000246:	1c14      	adds	r4, r2, #0
        BEQ.N    _No2ChunkNeeded                 // if (NumBytes) {
 8000248:	d005      	beq.n	8000256 <_No2ChunkNeeded>

0800024a <_LoopCopyAfterWrapAround>:
_LoopCopyAfterWrapAround:                        // memcpy(pRing->pBuffer, pData + Rem, NumBytes);
        LDRB     R3,[R1], #+1                    // pData already points to the next src byte due to copy loop increment before this loop
 800024a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800024e:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000252:	3a01      	subs	r2, #1
        BNE      _LoopCopyAfterWrapAround
 8000254:	d1f9      	bne.n	800024a <_LoopCopyAfterWrapAround>

08000256 <_No2ChunkNeeded>:
_No2ChunkNeeded:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000256:	f3bf 8f5f 	dmb	sy
#endif
        STR      R4,[R6, #+12]                   // pRing->WrOff = NumBytes; => Must be written after copying data because J-Link may read control block asynchronously while writing into buffer
 800025a:	60f4      	str	r4, [r6, #12]
        MOVS     R0,#+1
 800025c:	2001      	movs	r0, #1
        POP      {R4-R7}
 800025e:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 8000260:	4770      	bx	lr

08000262 <_CheckCase4>:
_CheckCase4:
        SUBS     R0,R0,R7
 8000262:	1bc0      	subs	r0, r0, r7
        SUBS     R0,R0,#+1                       // Avail = RdOff - WrOff - 1u;
 8000264:	3801      	subs	r0, #1
        CMP      R0,R2
 8000266:	4290      	cmp	r0, r2
        BCS.N    _Case4                          // if (Avail >= NumBytes) {      => Case 4) == 1) ? => If not, we have case 5) == 3) (does not fit)
 8000268:	d2cd      	bcs.n	8000206 <_Case4>

0800026a <_Case3>:
_Case3:
        MOVS     R0,#+0
 800026a:	2000      	movs	r0, #0
        POP      {R4-R7}
 800026c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 0
 800026e:	4770      	bx	lr
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8000270:	200001ac 	.word	0x200001ac

08000274 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000274:	b580      	push	{r7, lr}
 8000276:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000278:	f000 fa6c 	bl	8000754 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800027c:	f000 f80a 	bl	8000294 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000280:	f000 f8d6 	bl	8000430 <MX_GPIO_Init>
  MX_DMA_Init();
 8000284:	f000 f8b6 	bl	80003f4 <MX_DMA_Init>
  MX_USART3_UART_Init();
 8000288:	f000 f884 	bl	8000394 <MX_USART3_UART_Init>
  MX_CRC_Init();
 800028c:	f000 f860 	bl	8000350 <MX_CRC_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000290:	bf00      	nop
 8000292:	e7fd      	b.n	8000290 <main+0x1c>

08000294 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000294:	b580      	push	{r7, lr}
 8000296:	b0a6      	sub	sp, #152	@ 0x98
 8000298:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800029a:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 800029e:	2228      	movs	r2, #40	@ 0x28
 80002a0:	2100      	movs	r1, #0
 80002a2:	4618      	mov	r0, r3
 80002a4:	f004 fa6a 	bl	800477c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002a8:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80002ac:	2200      	movs	r2, #0
 80002ae:	601a      	str	r2, [r3, #0]
 80002b0:	605a      	str	r2, [r3, #4]
 80002b2:	609a      	str	r2, [r3, #8]
 80002b4:	60da      	str	r2, [r3, #12]
 80002b6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80002b8:	1d3b      	adds	r3, r7, #4
 80002ba:	2258      	movs	r2, #88	@ 0x58
 80002bc:	2100      	movs	r1, #0
 80002be:	4618      	mov	r0, r3
 80002c0:	f004 fa5c 	bl	800477c <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80002c4:	2302      	movs	r3, #2
 80002c6:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002c8:	2301      	movs	r3, #1
 80002ca:	67fb      	str	r3, [r7, #124]	@ 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002cc:	2310      	movs	r3, #16
 80002ce:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002d2:	2302      	movs	r3, #2
 80002d4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80002d8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80002dc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80002e0:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80002e4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80002e8:	2300      	movs	r3, #0
 80002ea:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002ee:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 80002f2:	4618      	mov	r0, r3
 80002f4:	f000 ff4c 	bl	8001190 <HAL_RCC_OscConfig>
 80002f8:	4603      	mov	r3, r0
 80002fa:	2b00      	cmp	r3, #0
 80002fc:	d001      	beq.n	8000302 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80002fe:	f000 f90f 	bl	8000520 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000302:	230f      	movs	r3, #15
 8000304:	65fb      	str	r3, [r7, #92]	@ 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000306:	2302      	movs	r3, #2
 8000308:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800030a:	2300      	movs	r3, #0
 800030c:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800030e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000312:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000314:	2300      	movs	r3, #0
 8000316:	66fb      	str	r3, [r7, #108]	@ 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000318:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800031c:	2101      	movs	r1, #1
 800031e:	4618      	mov	r0, r3
 8000320:	f001 ff5a 	bl	80021d8 <HAL_RCC_ClockConfig>
 8000324:	4603      	mov	r3, r0
 8000326:	2b00      	cmp	r3, #0
 8000328:	d001      	beq.n	800032e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800032a:	f000 f8f9 	bl	8000520 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800032e:	2304      	movs	r3, #4
 8000330:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8000332:	2300      	movs	r3, #0
 8000334:	617b      	str	r3, [r7, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000336:	1d3b      	adds	r3, r7, #4
 8000338:	4618      	mov	r0, r3
 800033a:	f002 f95f 	bl	80025fc <HAL_RCCEx_PeriphCLKConfig>
 800033e:	4603      	mov	r3, r0
 8000340:	2b00      	cmp	r3, #0
 8000342:	d001      	beq.n	8000348 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8000344:	f000 f8ec 	bl	8000520 <Error_Handler>
  }
}
 8000348:	bf00      	nop
 800034a:	3798      	adds	r7, #152	@ 0x98
 800034c:	46bd      	mov	sp, r7
 800034e:	bd80      	pop	{r7, pc}

08000350 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8000350:	b580      	push	{r7, lr}
 8000352:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8000354:	4b0d      	ldr	r3, [pc, #52]	@ (800038c <MX_CRC_Init+0x3c>)
 8000356:	4a0e      	ldr	r2, [pc, #56]	@ (8000390 <MX_CRC_Init+0x40>)
 8000358:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 800035a:	4b0c      	ldr	r3, [pc, #48]	@ (800038c <MX_CRC_Init+0x3c>)
 800035c:	2200      	movs	r2, #0
 800035e:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8000360:	4b0a      	ldr	r3, [pc, #40]	@ (800038c <MX_CRC_Init+0x3c>)
 8000362:	2200      	movs	r2, #0
 8000364:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 8000366:	4b09      	ldr	r3, [pc, #36]	@ (800038c <MX_CRC_Init+0x3c>)
 8000368:	2200      	movs	r2, #0
 800036a:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 800036c:	4b07      	ldr	r3, [pc, #28]	@ (800038c <MX_CRC_Init+0x3c>)
 800036e:	2200      	movs	r2, #0
 8000370:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8000372:	4b06      	ldr	r3, [pc, #24]	@ (800038c <MX_CRC_Init+0x3c>)
 8000374:	2201      	movs	r2, #1
 8000376:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000378:	4804      	ldr	r0, [pc, #16]	@ (800038c <MX_CRC_Init+0x3c>)
 800037a:	f000 fb4f 	bl	8000a1c <HAL_CRC_Init>
 800037e:	4603      	mov	r3, r0
 8000380:	2b00      	cmp	r3, #0
 8000382:	d001      	beq.n	8000388 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 8000384:	f000 f8cc 	bl	8000520 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8000388:	bf00      	nop
 800038a:	bd80      	pop	{r7, pc}
 800038c:	20000028 	.word	0x20000028
 8000390:	40023000 	.word	0x40023000

08000394 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000394:	b580      	push	{r7, lr}
 8000396:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000398:	4b14      	ldr	r3, [pc, #80]	@ (80003ec <MX_USART3_UART_Init+0x58>)
 800039a:	4a15      	ldr	r2, [pc, #84]	@ (80003f0 <MX_USART3_UART_Init+0x5c>)
 800039c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800039e:	4b13      	ldr	r3, [pc, #76]	@ (80003ec <MX_USART3_UART_Init+0x58>)
 80003a0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80003a4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80003a6:	4b11      	ldr	r3, [pc, #68]	@ (80003ec <MX_USART3_UART_Init+0x58>)
 80003a8:	2200      	movs	r2, #0
 80003aa:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80003ac:	4b0f      	ldr	r3, [pc, #60]	@ (80003ec <MX_USART3_UART_Init+0x58>)
 80003ae:	2200      	movs	r2, #0
 80003b0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80003b2:	4b0e      	ldr	r3, [pc, #56]	@ (80003ec <MX_USART3_UART_Init+0x58>)
 80003b4:	2200      	movs	r2, #0
 80003b6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80003b8:	4b0c      	ldr	r3, [pc, #48]	@ (80003ec <MX_USART3_UART_Init+0x58>)
 80003ba:	220c      	movs	r2, #12
 80003bc:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80003be:	4b0b      	ldr	r3, [pc, #44]	@ (80003ec <MX_USART3_UART_Init+0x58>)
 80003c0:	2200      	movs	r2, #0
 80003c2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80003c4:	4b09      	ldr	r3, [pc, #36]	@ (80003ec <MX_USART3_UART_Init+0x58>)
 80003c6:	2200      	movs	r2, #0
 80003c8:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80003ca:	4b08      	ldr	r3, [pc, #32]	@ (80003ec <MX_USART3_UART_Init+0x58>)
 80003cc:	2200      	movs	r2, #0
 80003ce:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80003d0:	4b06      	ldr	r3, [pc, #24]	@ (80003ec <MX_USART3_UART_Init+0x58>)
 80003d2:	2200      	movs	r2, #0
 80003d4:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80003d6:	4805      	ldr	r0, [pc, #20]	@ (80003ec <MX_USART3_UART_Init+0x58>)
 80003d8:	f002 fb2c 	bl	8002a34 <HAL_UART_Init>
 80003dc:	4603      	mov	r3, r0
 80003de:	2b00      	cmp	r3, #0
 80003e0:	d001      	beq.n	80003e6 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80003e2:	f000 f89d 	bl	8000520 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80003e6:	bf00      	nop
 80003e8:	bd80      	pop	{r7, pc}
 80003ea:	bf00      	nop
 80003ec:	2000004c 	.word	0x2000004c
 80003f0:	40004800 	.word	0x40004800

080003f4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80003f4:	b580      	push	{r7, lr}
 80003f6:	b082      	sub	sp, #8
 80003f8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80003fa:	4b0c      	ldr	r3, [pc, #48]	@ (800042c <MX_DMA_Init+0x38>)
 80003fc:	695b      	ldr	r3, [r3, #20]
 80003fe:	4a0b      	ldr	r2, [pc, #44]	@ (800042c <MX_DMA_Init+0x38>)
 8000400:	f043 0301 	orr.w	r3, r3, #1
 8000404:	6153      	str	r3, [r2, #20]
 8000406:	4b09      	ldr	r3, [pc, #36]	@ (800042c <MX_DMA_Init+0x38>)
 8000408:	695b      	ldr	r3, [r3, #20]
 800040a:	f003 0301 	and.w	r3, r3, #1
 800040e:	607b      	str	r3, [r7, #4]
 8000410:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8000412:	2200      	movs	r2, #0
 8000414:	2100      	movs	r1, #0
 8000416:	200c      	movs	r0, #12
 8000418:	f000 fac9 	bl	80009ae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 800041c:	200c      	movs	r0, #12
 800041e:	f000 fae2 	bl	80009e6 <HAL_NVIC_EnableIRQ>

}
 8000422:	bf00      	nop
 8000424:	3708      	adds	r7, #8
 8000426:	46bd      	mov	sp, r7
 8000428:	bd80      	pop	{r7, pc}
 800042a:	bf00      	nop
 800042c:	40021000 	.word	0x40021000

08000430 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000430:	b580      	push	{r7, lr}
 8000432:	b08a      	sub	sp, #40	@ 0x28
 8000434:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000436:	f107 0314 	add.w	r3, r7, #20
 800043a:	2200      	movs	r2, #0
 800043c:	601a      	str	r2, [r3, #0]
 800043e:	605a      	str	r2, [r3, #4]
 8000440:	609a      	str	r2, [r3, #8]
 8000442:	60da      	str	r2, [r3, #12]
 8000444:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000446:	4b34      	ldr	r3, [pc, #208]	@ (8000518 <MX_GPIO_Init+0xe8>)
 8000448:	695b      	ldr	r3, [r3, #20]
 800044a:	4a33      	ldr	r2, [pc, #204]	@ (8000518 <MX_GPIO_Init+0xe8>)
 800044c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8000450:	6153      	str	r3, [r2, #20]
 8000452:	4b31      	ldr	r3, [pc, #196]	@ (8000518 <MX_GPIO_Init+0xe8>)
 8000454:	695b      	ldr	r3, [r3, #20]
 8000456:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800045a:	613b      	str	r3, [r7, #16]
 800045c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800045e:	4b2e      	ldr	r3, [pc, #184]	@ (8000518 <MX_GPIO_Init+0xe8>)
 8000460:	695b      	ldr	r3, [r3, #20]
 8000462:	4a2d      	ldr	r2, [pc, #180]	@ (8000518 <MX_GPIO_Init+0xe8>)
 8000464:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000468:	6153      	str	r3, [r2, #20]
 800046a:	4b2b      	ldr	r3, [pc, #172]	@ (8000518 <MX_GPIO_Init+0xe8>)
 800046c:	695b      	ldr	r3, [r3, #20]
 800046e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000472:	60fb      	str	r3, [r7, #12]
 8000474:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000476:	4b28      	ldr	r3, [pc, #160]	@ (8000518 <MX_GPIO_Init+0xe8>)
 8000478:	695b      	ldr	r3, [r3, #20]
 800047a:	4a27      	ldr	r2, [pc, #156]	@ (8000518 <MX_GPIO_Init+0xe8>)
 800047c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000480:	6153      	str	r3, [r2, #20]
 8000482:	4b25      	ldr	r3, [pc, #148]	@ (8000518 <MX_GPIO_Init+0xe8>)
 8000484:	695b      	ldr	r3, [r3, #20]
 8000486:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800048a:	60bb      	str	r3, [r7, #8]
 800048c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800048e:	4b22      	ldr	r3, [pc, #136]	@ (8000518 <MX_GPIO_Init+0xe8>)
 8000490:	695b      	ldr	r3, [r3, #20]
 8000492:	4a21      	ldr	r2, [pc, #132]	@ (8000518 <MX_GPIO_Init+0xe8>)
 8000494:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000498:	6153      	str	r3, [r2, #20]
 800049a:	4b1f      	ldr	r3, [pc, #124]	@ (8000518 <MX_GPIO_Init+0xe8>)
 800049c:	695b      	ldr	r3, [r3, #20]
 800049e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80004a2:	607b      	str	r3, [r7, #4]
 80004a4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80004a6:	2200      	movs	r2, #0
 80004a8:	2120      	movs	r1, #32
 80004aa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80004ae:	f000 fe57 	bl	8001160 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80004b2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80004b6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80004b8:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80004bc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004be:	2300      	movs	r3, #0
 80004c0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80004c2:	f107 0314 	add.w	r3, r7, #20
 80004c6:	4619      	mov	r1, r3
 80004c8:	4814      	ldr	r0, [pc, #80]	@ (800051c <MX_GPIO_Init+0xec>)
 80004ca:	f000 fcbf 	bl	8000e4c <HAL_GPIO_Init>

  /*Configure GPIO pins : USART_TX_Pin USART_RX_Pin */
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80004ce:	230c      	movs	r3, #12
 80004d0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80004d2:	2302      	movs	r3, #2
 80004d4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004d6:	2300      	movs	r3, #0
 80004d8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004da:	2300      	movs	r3, #0
 80004dc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80004de:	2307      	movs	r3, #7
 80004e0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004e2:	f107 0314 	add.w	r3, r7, #20
 80004e6:	4619      	mov	r1, r3
 80004e8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80004ec:	f000 fcae 	bl	8000e4c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80004f0:	2320      	movs	r3, #32
 80004f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004f4:	2301      	movs	r3, #1
 80004f6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004f8:	2300      	movs	r3, #0
 80004fa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004fc:	2300      	movs	r3, #0
 80004fe:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000500:	f107 0314 	add.w	r3, r7, #20
 8000504:	4619      	mov	r1, r3
 8000506:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800050a:	f000 fc9f 	bl	8000e4c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800050e:	bf00      	nop
 8000510:	3728      	adds	r7, #40	@ 0x28
 8000512:	46bd      	mov	sp, r7
 8000514:	bd80      	pop	{r7, pc}
 8000516:	bf00      	nop
 8000518:	40021000 	.word	0x40021000
 800051c:	48000800 	.word	0x48000800

08000520 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000520:	b480      	push	{r7}
 8000522:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000524:	b672      	cpsid	i
}
 8000526:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000528:	bf00      	nop
 800052a:	e7fd      	b.n	8000528 <Error_Handler+0x8>

0800052c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800052c:	b580      	push	{r7, lr}
 800052e:	b082      	sub	sp, #8
 8000530:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000532:	4b0f      	ldr	r3, [pc, #60]	@ (8000570 <HAL_MspInit+0x44>)
 8000534:	699b      	ldr	r3, [r3, #24]
 8000536:	4a0e      	ldr	r2, [pc, #56]	@ (8000570 <HAL_MspInit+0x44>)
 8000538:	f043 0301 	orr.w	r3, r3, #1
 800053c:	6193      	str	r3, [r2, #24]
 800053e:	4b0c      	ldr	r3, [pc, #48]	@ (8000570 <HAL_MspInit+0x44>)
 8000540:	699b      	ldr	r3, [r3, #24]
 8000542:	f003 0301 	and.w	r3, r3, #1
 8000546:	607b      	str	r3, [r7, #4]
 8000548:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800054a:	4b09      	ldr	r3, [pc, #36]	@ (8000570 <HAL_MspInit+0x44>)
 800054c:	69db      	ldr	r3, [r3, #28]
 800054e:	4a08      	ldr	r2, [pc, #32]	@ (8000570 <HAL_MspInit+0x44>)
 8000550:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000554:	61d3      	str	r3, [r2, #28]
 8000556:	4b06      	ldr	r3, [pc, #24]	@ (8000570 <HAL_MspInit+0x44>)
 8000558:	69db      	ldr	r3, [r3, #28]
 800055a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800055e:	603b      	str	r3, [r7, #0]
 8000560:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000562:	2007      	movs	r0, #7
 8000564:	f000 fa18 	bl	8000998 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000568:	bf00      	nop
 800056a:	3708      	adds	r7, #8
 800056c:	46bd      	mov	sp, r7
 800056e:	bd80      	pop	{r7, pc}
 8000570:	40021000 	.word	0x40021000

08000574 <HAL_CRC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8000574:	b480      	push	{r7}
 8000576:	b085      	sub	sp, #20
 8000578:	af00      	add	r7, sp, #0
 800057a:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 800057c:	687b      	ldr	r3, [r7, #4]
 800057e:	681b      	ldr	r3, [r3, #0]
 8000580:	4a0a      	ldr	r2, [pc, #40]	@ (80005ac <HAL_CRC_MspInit+0x38>)
 8000582:	4293      	cmp	r3, r2
 8000584:	d10b      	bne.n	800059e <HAL_CRC_MspInit+0x2a>
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8000586:	4b0a      	ldr	r3, [pc, #40]	@ (80005b0 <HAL_CRC_MspInit+0x3c>)
 8000588:	695b      	ldr	r3, [r3, #20]
 800058a:	4a09      	ldr	r2, [pc, #36]	@ (80005b0 <HAL_CRC_MspInit+0x3c>)
 800058c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000590:	6153      	str	r3, [r2, #20]
 8000592:	4b07      	ldr	r3, [pc, #28]	@ (80005b0 <HAL_CRC_MspInit+0x3c>)
 8000594:	695b      	ldr	r3, [r3, #20]
 8000596:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800059a:	60fb      	str	r3, [r7, #12]
 800059c:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 800059e:	bf00      	nop
 80005a0:	3714      	adds	r7, #20
 80005a2:	46bd      	mov	sp, r7
 80005a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop
 80005ac:	40023000 	.word	0x40023000
 80005b0:	40021000 	.word	0x40021000

080005b4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80005b4:	b580      	push	{r7, lr}
 80005b6:	b08a      	sub	sp, #40	@ 0x28
 80005b8:	af00      	add	r7, sp, #0
 80005ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005bc:	f107 0314 	add.w	r3, r7, #20
 80005c0:	2200      	movs	r2, #0
 80005c2:	601a      	str	r2, [r3, #0]
 80005c4:	605a      	str	r2, [r3, #4]
 80005c6:	609a      	str	r2, [r3, #8]
 80005c8:	60da      	str	r2, [r3, #12]
 80005ca:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 80005cc:	687b      	ldr	r3, [r7, #4]
 80005ce:	681b      	ldr	r3, [r3, #0]
 80005d0:	4a2a      	ldr	r2, [pc, #168]	@ (800067c <HAL_UART_MspInit+0xc8>)
 80005d2:	4293      	cmp	r3, r2
 80005d4:	d14e      	bne.n	8000674 <HAL_UART_MspInit+0xc0>
  {
    /* USER CODE BEGIN USART3_MspInit 0 */

    /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80005d6:	4b2a      	ldr	r3, [pc, #168]	@ (8000680 <HAL_UART_MspInit+0xcc>)
 80005d8:	69db      	ldr	r3, [r3, #28]
 80005da:	4a29      	ldr	r2, [pc, #164]	@ (8000680 <HAL_UART_MspInit+0xcc>)
 80005dc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80005e0:	61d3      	str	r3, [r2, #28]
 80005e2:	4b27      	ldr	r3, [pc, #156]	@ (8000680 <HAL_UART_MspInit+0xcc>)
 80005e4:	69db      	ldr	r3, [r3, #28]
 80005e6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80005ea:	613b      	str	r3, [r7, #16]
 80005ec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80005ee:	4b24      	ldr	r3, [pc, #144]	@ (8000680 <HAL_UART_MspInit+0xcc>)
 80005f0:	695b      	ldr	r3, [r3, #20]
 80005f2:	4a23      	ldr	r2, [pc, #140]	@ (8000680 <HAL_UART_MspInit+0xcc>)
 80005f4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80005f8:	6153      	str	r3, [r2, #20]
 80005fa:	4b21      	ldr	r3, [pc, #132]	@ (8000680 <HAL_UART_MspInit+0xcc>)
 80005fc:	695b      	ldr	r3, [r3, #20]
 80005fe:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000602:	60fb      	str	r3, [r7, #12]
 8000604:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000606:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800060a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800060c:	2302      	movs	r3, #2
 800060e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000610:	2300      	movs	r3, #0
 8000612:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000614:	2303      	movs	r3, #3
 8000616:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000618:	2307      	movs	r3, #7
 800061a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800061c:	f107 0314 	add.w	r3, r7, #20
 8000620:	4619      	mov	r1, r3
 8000622:	4818      	ldr	r0, [pc, #96]	@ (8000684 <HAL_UART_MspInit+0xd0>)
 8000624:	f000 fc12 	bl	8000e4c <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_TX Init */
    hdma_usart3_tx.Instance = DMA1_Channel2;
 8000628:	4b17      	ldr	r3, [pc, #92]	@ (8000688 <HAL_UART_MspInit+0xd4>)
 800062a:	4a18      	ldr	r2, [pc, #96]	@ (800068c <HAL_UART_MspInit+0xd8>)
 800062c:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800062e:	4b16      	ldr	r3, [pc, #88]	@ (8000688 <HAL_UART_MspInit+0xd4>)
 8000630:	2210      	movs	r2, #16
 8000632:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000634:	4b14      	ldr	r3, [pc, #80]	@ (8000688 <HAL_UART_MspInit+0xd4>)
 8000636:	2200      	movs	r2, #0
 8000638:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 800063a:	4b13      	ldr	r3, [pc, #76]	@ (8000688 <HAL_UART_MspInit+0xd4>)
 800063c:	2280      	movs	r2, #128	@ 0x80
 800063e:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000640:	4b11      	ldr	r3, [pc, #68]	@ (8000688 <HAL_UART_MspInit+0xd4>)
 8000642:	2200      	movs	r2, #0
 8000644:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000646:	4b10      	ldr	r3, [pc, #64]	@ (8000688 <HAL_UART_MspInit+0xd4>)
 8000648:	2200      	movs	r2, #0
 800064a:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.Mode = DMA_CIRCULAR;
 800064c:	4b0e      	ldr	r3, [pc, #56]	@ (8000688 <HAL_UART_MspInit+0xd4>)
 800064e:	2220      	movs	r2, #32
 8000650:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000652:	4b0d      	ldr	r3, [pc, #52]	@ (8000688 <HAL_UART_MspInit+0xd4>)
 8000654:	2200      	movs	r2, #0
 8000656:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8000658:	480b      	ldr	r0, [pc, #44]	@ (8000688 <HAL_UART_MspInit+0xd4>)
 800065a:	f000 fad1 	bl	8000c00 <HAL_DMA_Init>
 800065e:	4603      	mov	r3, r0
 8000660:	2b00      	cmp	r3, #0
 8000662:	d001      	beq.n	8000668 <HAL_UART_MspInit+0xb4>
    {
      Error_Handler();
 8000664:	f7ff ff5c 	bl	8000520 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	4a07      	ldr	r2, [pc, #28]	@ (8000688 <HAL_UART_MspInit+0xd4>)
 800066c:	671a      	str	r2, [r3, #112]	@ 0x70
 800066e:	4a06      	ldr	r2, [pc, #24]	@ (8000688 <HAL_UART_MspInit+0xd4>)
 8000670:	687b      	ldr	r3, [r7, #4]
 8000672:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USER CODE END USART3_MspInit 1 */

  }

}
 8000674:	bf00      	nop
 8000676:	3728      	adds	r7, #40	@ 0x28
 8000678:	46bd      	mov	sp, r7
 800067a:	bd80      	pop	{r7, pc}
 800067c:	40004800 	.word	0x40004800
 8000680:	40021000 	.word	0x40021000
 8000684:	48000400 	.word	0x48000400
 8000688:	200000d4 	.word	0x200000d4
 800068c:	4002001c 	.word	0x4002001c

08000690 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000690:	b480      	push	{r7}
 8000692:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000694:	bf00      	nop
 8000696:	e7fd      	b.n	8000694 <NMI_Handler+0x4>

08000698 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000698:	b480      	push	{r7}
 800069a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800069c:	bf00      	nop
 800069e:	e7fd      	b.n	800069c <HardFault_Handler+0x4>

080006a0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80006a0:	b480      	push	{r7}
 80006a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80006a4:	bf00      	nop
 80006a6:	e7fd      	b.n	80006a4 <MemManage_Handler+0x4>

080006a8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80006a8:	b480      	push	{r7}
 80006aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80006ac:	bf00      	nop
 80006ae:	e7fd      	b.n	80006ac <BusFault_Handler+0x4>

080006b0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80006b0:	b480      	push	{r7}
 80006b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80006b4:	bf00      	nop
 80006b6:	e7fd      	b.n	80006b4 <UsageFault_Handler+0x4>

080006b8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80006b8:	b480      	push	{r7}
 80006ba:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80006bc:	bf00      	nop
 80006be:	46bd      	mov	sp, r7
 80006c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c4:	4770      	bx	lr
	...

080006c8 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80006c8:	b580      	push	{r7, lr}
 80006ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 80006cc:	4802      	ldr	r0, [pc, #8]	@ (80006d8 <DMA1_Channel2_IRQHandler+0x10>)
 80006ce:	f000 fade 	bl	8000c8e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80006d2:	bf00      	nop
 80006d4:	bd80      	pop	{r7, pc}
 80006d6:	bf00      	nop
 80006d8:	200000d4 	.word	0x200000d4

080006dc <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80006dc:	b480      	push	{r7}
 80006de:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80006e0:	4b06      	ldr	r3, [pc, #24]	@ (80006fc <SystemInit+0x20>)
 80006e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80006e6:	4a05      	ldr	r2, [pc, #20]	@ (80006fc <SystemInit+0x20>)
 80006e8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80006ec:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80006f0:	bf00      	nop
 80006f2:	46bd      	mov	sp, r7
 80006f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f8:	4770      	bx	lr
 80006fa:	bf00      	nop
 80006fc:	e000ed00 	.word	0xe000ed00

08000700 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000700:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000738 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000704:	f7ff ffea 	bl	80006dc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000708:	480c      	ldr	r0, [pc, #48]	@ (800073c <LoopForever+0x6>)
  ldr r1, =_edata
 800070a:	490d      	ldr	r1, [pc, #52]	@ (8000740 <LoopForever+0xa>)
  ldr r2, =_sidata
 800070c:	4a0d      	ldr	r2, [pc, #52]	@ (8000744 <LoopForever+0xe>)
  movs r3, #0
 800070e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000710:	e002      	b.n	8000718 <LoopCopyDataInit>

08000712 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000712:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000714:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000716:	3304      	adds	r3, #4

08000718 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000718:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800071a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800071c:	d3f9      	bcc.n	8000712 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800071e:	4a0a      	ldr	r2, [pc, #40]	@ (8000748 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000720:	4c0a      	ldr	r4, [pc, #40]	@ (800074c <LoopForever+0x16>)
  movs r3, #0
 8000722:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000724:	e001      	b.n	800072a <LoopFillZerobss>

08000726 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000726:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000728:	3204      	adds	r2, #4

0800072a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800072a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800072c:	d3fb      	bcc.n	8000726 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800072e:	f004 f82d 	bl	800478c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000732:	f7ff fd9f 	bl	8000274 <main>

08000736 <LoopForever>:

LoopForever:
    b LoopForever
 8000736:	e7fe      	b.n	8000736 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000738:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 800073c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000740:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000744:	08004874 	.word	0x08004874
  ldr r2, =_sbss
 8000748:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 800074c:	20000778 	.word	0x20000778

08000750 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000750:	e7fe      	b.n	8000750 <ADC1_2_IRQHandler>
	...

08000754 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000754:	b580      	push	{r7, lr}
 8000756:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000758:	4b08      	ldr	r3, [pc, #32]	@ (800077c <HAL_Init+0x28>)
 800075a:	681b      	ldr	r3, [r3, #0]
 800075c:	4a07      	ldr	r2, [pc, #28]	@ (800077c <HAL_Init+0x28>)
 800075e:	f043 0310 	orr.w	r3, r3, #16
 8000762:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000764:	2003      	movs	r0, #3
 8000766:	f000 f917 	bl	8000998 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800076a:	2000      	movs	r0, #0
 800076c:	f000 f808 	bl	8000780 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000770:	f7ff fedc 	bl	800052c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000774:	2300      	movs	r3, #0
}
 8000776:	4618      	mov	r0, r3
 8000778:	bd80      	pop	{r7, pc}
 800077a:	bf00      	nop
 800077c:	40022000 	.word	0x40022000

08000780 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000780:	b580      	push	{r7, lr}
 8000782:	b082      	sub	sp, #8
 8000784:	af00      	add	r7, sp, #0
 8000786:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000788:	4b12      	ldr	r3, [pc, #72]	@ (80007d4 <HAL_InitTick+0x54>)
 800078a:	681a      	ldr	r2, [r3, #0]
 800078c:	4b12      	ldr	r3, [pc, #72]	@ (80007d8 <HAL_InitTick+0x58>)
 800078e:	781b      	ldrb	r3, [r3, #0]
 8000790:	4619      	mov	r1, r3
 8000792:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000796:	fbb3 f3f1 	udiv	r3, r3, r1
 800079a:	fbb2 f3f3 	udiv	r3, r2, r3
 800079e:	4618      	mov	r0, r3
 80007a0:	f000 f92f 	bl	8000a02 <HAL_SYSTICK_Config>
 80007a4:	4603      	mov	r3, r0
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	d001      	beq.n	80007ae <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80007aa:	2301      	movs	r3, #1
 80007ac:	e00e      	b.n	80007cc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80007ae:	687b      	ldr	r3, [r7, #4]
 80007b0:	2b0f      	cmp	r3, #15
 80007b2:	d80a      	bhi.n	80007ca <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80007b4:	2200      	movs	r2, #0
 80007b6:	6879      	ldr	r1, [r7, #4]
 80007b8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80007bc:	f000 f8f7 	bl	80009ae <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80007c0:	4a06      	ldr	r2, [pc, #24]	@ (80007dc <HAL_InitTick+0x5c>)
 80007c2:	687b      	ldr	r3, [r7, #4]
 80007c4:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80007c6:	2300      	movs	r3, #0
 80007c8:	e000      	b.n	80007cc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80007ca:	2301      	movs	r3, #1
}
 80007cc:	4618      	mov	r0, r3
 80007ce:	3708      	adds	r7, #8
 80007d0:	46bd      	mov	sp, r7
 80007d2:	bd80      	pop	{r7, pc}
 80007d4:	20000000 	.word	0x20000000
 80007d8:	20000008 	.word	0x20000008
 80007dc:	20000004 	.word	0x20000004

080007e0 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80007e0:	b480      	push	{r7}
 80007e2:	af00      	add	r7, sp, #0
  return uwTick;  
 80007e4:	4b03      	ldr	r3, [pc, #12]	@ (80007f4 <HAL_GetTick+0x14>)
 80007e6:	681b      	ldr	r3, [r3, #0]
}
 80007e8:	4618      	mov	r0, r3
 80007ea:	46bd      	mov	sp, r7
 80007ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f0:	4770      	bx	lr
 80007f2:	bf00      	nop
 80007f4:	20000118 	.word	0x20000118

080007f8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80007f8:	b480      	push	{r7}
 80007fa:	b085      	sub	sp, #20
 80007fc:	af00      	add	r7, sp, #0
 80007fe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000800:	687b      	ldr	r3, [r7, #4]
 8000802:	f003 0307 	and.w	r3, r3, #7
 8000806:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000808:	4b0c      	ldr	r3, [pc, #48]	@ (800083c <__NVIC_SetPriorityGrouping+0x44>)
 800080a:	68db      	ldr	r3, [r3, #12]
 800080c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800080e:	68ba      	ldr	r2, [r7, #8]
 8000810:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000814:	4013      	ands	r3, r2
 8000816:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000818:	68fb      	ldr	r3, [r7, #12]
 800081a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800081c:	68bb      	ldr	r3, [r7, #8]
 800081e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000820:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000824:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000828:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800082a:	4a04      	ldr	r2, [pc, #16]	@ (800083c <__NVIC_SetPriorityGrouping+0x44>)
 800082c:	68bb      	ldr	r3, [r7, #8]
 800082e:	60d3      	str	r3, [r2, #12]
}
 8000830:	bf00      	nop
 8000832:	3714      	adds	r7, #20
 8000834:	46bd      	mov	sp, r7
 8000836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800083a:	4770      	bx	lr
 800083c:	e000ed00 	.word	0xe000ed00

08000840 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000840:	b480      	push	{r7}
 8000842:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000844:	4b04      	ldr	r3, [pc, #16]	@ (8000858 <__NVIC_GetPriorityGrouping+0x18>)
 8000846:	68db      	ldr	r3, [r3, #12]
 8000848:	0a1b      	lsrs	r3, r3, #8
 800084a:	f003 0307 	and.w	r3, r3, #7
}
 800084e:	4618      	mov	r0, r3
 8000850:	46bd      	mov	sp, r7
 8000852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000856:	4770      	bx	lr
 8000858:	e000ed00 	.word	0xe000ed00

0800085c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800085c:	b480      	push	{r7}
 800085e:	b083      	sub	sp, #12
 8000860:	af00      	add	r7, sp, #0
 8000862:	4603      	mov	r3, r0
 8000864:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000866:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800086a:	2b00      	cmp	r3, #0
 800086c:	db0b      	blt.n	8000886 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800086e:	79fb      	ldrb	r3, [r7, #7]
 8000870:	f003 021f 	and.w	r2, r3, #31
 8000874:	4907      	ldr	r1, [pc, #28]	@ (8000894 <__NVIC_EnableIRQ+0x38>)
 8000876:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800087a:	095b      	lsrs	r3, r3, #5
 800087c:	2001      	movs	r0, #1
 800087e:	fa00 f202 	lsl.w	r2, r0, r2
 8000882:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000886:	bf00      	nop
 8000888:	370c      	adds	r7, #12
 800088a:	46bd      	mov	sp, r7
 800088c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000890:	4770      	bx	lr
 8000892:	bf00      	nop
 8000894:	e000e100 	.word	0xe000e100

08000898 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000898:	b480      	push	{r7}
 800089a:	b083      	sub	sp, #12
 800089c:	af00      	add	r7, sp, #0
 800089e:	4603      	mov	r3, r0
 80008a0:	6039      	str	r1, [r7, #0]
 80008a2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80008a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008a8:	2b00      	cmp	r3, #0
 80008aa:	db0a      	blt.n	80008c2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008ac:	683b      	ldr	r3, [r7, #0]
 80008ae:	b2da      	uxtb	r2, r3
 80008b0:	490c      	ldr	r1, [pc, #48]	@ (80008e4 <__NVIC_SetPriority+0x4c>)
 80008b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008b6:	0112      	lsls	r2, r2, #4
 80008b8:	b2d2      	uxtb	r2, r2
 80008ba:	440b      	add	r3, r1
 80008bc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80008c0:	e00a      	b.n	80008d8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008c2:	683b      	ldr	r3, [r7, #0]
 80008c4:	b2da      	uxtb	r2, r3
 80008c6:	4908      	ldr	r1, [pc, #32]	@ (80008e8 <__NVIC_SetPriority+0x50>)
 80008c8:	79fb      	ldrb	r3, [r7, #7]
 80008ca:	f003 030f 	and.w	r3, r3, #15
 80008ce:	3b04      	subs	r3, #4
 80008d0:	0112      	lsls	r2, r2, #4
 80008d2:	b2d2      	uxtb	r2, r2
 80008d4:	440b      	add	r3, r1
 80008d6:	761a      	strb	r2, [r3, #24]
}
 80008d8:	bf00      	nop
 80008da:	370c      	adds	r7, #12
 80008dc:	46bd      	mov	sp, r7
 80008de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e2:	4770      	bx	lr
 80008e4:	e000e100 	.word	0xe000e100
 80008e8:	e000ed00 	.word	0xe000ed00

080008ec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80008ec:	b480      	push	{r7}
 80008ee:	b089      	sub	sp, #36	@ 0x24
 80008f0:	af00      	add	r7, sp, #0
 80008f2:	60f8      	str	r0, [r7, #12]
 80008f4:	60b9      	str	r1, [r7, #8]
 80008f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80008f8:	68fb      	ldr	r3, [r7, #12]
 80008fa:	f003 0307 	and.w	r3, r3, #7
 80008fe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000900:	69fb      	ldr	r3, [r7, #28]
 8000902:	f1c3 0307 	rsb	r3, r3, #7
 8000906:	2b04      	cmp	r3, #4
 8000908:	bf28      	it	cs
 800090a:	2304      	movcs	r3, #4
 800090c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800090e:	69fb      	ldr	r3, [r7, #28]
 8000910:	3304      	adds	r3, #4
 8000912:	2b06      	cmp	r3, #6
 8000914:	d902      	bls.n	800091c <NVIC_EncodePriority+0x30>
 8000916:	69fb      	ldr	r3, [r7, #28]
 8000918:	3b03      	subs	r3, #3
 800091a:	e000      	b.n	800091e <NVIC_EncodePriority+0x32>
 800091c:	2300      	movs	r3, #0
 800091e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000920:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000924:	69bb      	ldr	r3, [r7, #24]
 8000926:	fa02 f303 	lsl.w	r3, r2, r3
 800092a:	43da      	mvns	r2, r3
 800092c:	68bb      	ldr	r3, [r7, #8]
 800092e:	401a      	ands	r2, r3
 8000930:	697b      	ldr	r3, [r7, #20]
 8000932:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000934:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000938:	697b      	ldr	r3, [r7, #20]
 800093a:	fa01 f303 	lsl.w	r3, r1, r3
 800093e:	43d9      	mvns	r1, r3
 8000940:	687b      	ldr	r3, [r7, #4]
 8000942:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000944:	4313      	orrs	r3, r2
         );
}
 8000946:	4618      	mov	r0, r3
 8000948:	3724      	adds	r7, #36	@ 0x24
 800094a:	46bd      	mov	sp, r7
 800094c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000950:	4770      	bx	lr
	...

08000954 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000954:	b580      	push	{r7, lr}
 8000956:	b082      	sub	sp, #8
 8000958:	af00      	add	r7, sp, #0
 800095a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	3b01      	subs	r3, #1
 8000960:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000964:	d301      	bcc.n	800096a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000966:	2301      	movs	r3, #1
 8000968:	e00f      	b.n	800098a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800096a:	4a0a      	ldr	r2, [pc, #40]	@ (8000994 <SysTick_Config+0x40>)
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	3b01      	subs	r3, #1
 8000970:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000972:	210f      	movs	r1, #15
 8000974:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000978:	f7ff ff8e 	bl	8000898 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800097c:	4b05      	ldr	r3, [pc, #20]	@ (8000994 <SysTick_Config+0x40>)
 800097e:	2200      	movs	r2, #0
 8000980:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000982:	4b04      	ldr	r3, [pc, #16]	@ (8000994 <SysTick_Config+0x40>)
 8000984:	2207      	movs	r2, #7
 8000986:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000988:	2300      	movs	r3, #0
}
 800098a:	4618      	mov	r0, r3
 800098c:	3708      	adds	r7, #8
 800098e:	46bd      	mov	sp, r7
 8000990:	bd80      	pop	{r7, pc}
 8000992:	bf00      	nop
 8000994:	e000e010 	.word	0xe000e010

08000998 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000998:	b580      	push	{r7, lr}
 800099a:	b082      	sub	sp, #8
 800099c:	af00      	add	r7, sp, #0
 800099e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80009a0:	6878      	ldr	r0, [r7, #4]
 80009a2:	f7ff ff29 	bl	80007f8 <__NVIC_SetPriorityGrouping>
}
 80009a6:	bf00      	nop
 80009a8:	3708      	adds	r7, #8
 80009aa:	46bd      	mov	sp, r7
 80009ac:	bd80      	pop	{r7, pc}

080009ae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80009ae:	b580      	push	{r7, lr}
 80009b0:	b086      	sub	sp, #24
 80009b2:	af00      	add	r7, sp, #0
 80009b4:	4603      	mov	r3, r0
 80009b6:	60b9      	str	r1, [r7, #8]
 80009b8:	607a      	str	r2, [r7, #4]
 80009ba:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80009bc:	2300      	movs	r3, #0
 80009be:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80009c0:	f7ff ff3e 	bl	8000840 <__NVIC_GetPriorityGrouping>
 80009c4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80009c6:	687a      	ldr	r2, [r7, #4]
 80009c8:	68b9      	ldr	r1, [r7, #8]
 80009ca:	6978      	ldr	r0, [r7, #20]
 80009cc:	f7ff ff8e 	bl	80008ec <NVIC_EncodePriority>
 80009d0:	4602      	mov	r2, r0
 80009d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80009d6:	4611      	mov	r1, r2
 80009d8:	4618      	mov	r0, r3
 80009da:	f7ff ff5d 	bl	8000898 <__NVIC_SetPriority>
}
 80009de:	bf00      	nop
 80009e0:	3718      	adds	r7, #24
 80009e2:	46bd      	mov	sp, r7
 80009e4:	bd80      	pop	{r7, pc}

080009e6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80009e6:	b580      	push	{r7, lr}
 80009e8:	b082      	sub	sp, #8
 80009ea:	af00      	add	r7, sp, #0
 80009ec:	4603      	mov	r3, r0
 80009ee:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80009f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009f4:	4618      	mov	r0, r3
 80009f6:	f7ff ff31 	bl	800085c <__NVIC_EnableIRQ>
}
 80009fa:	bf00      	nop
 80009fc:	3708      	adds	r7, #8
 80009fe:	46bd      	mov	sp, r7
 8000a00:	bd80      	pop	{r7, pc}

08000a02 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000a02:	b580      	push	{r7, lr}
 8000a04:	b082      	sub	sp, #8
 8000a06:	af00      	add	r7, sp, #0
 8000a08:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000a0a:	6878      	ldr	r0, [r7, #4]
 8000a0c:	f7ff ffa2 	bl	8000954 <SysTick_Config>
 8000a10:	4603      	mov	r3, r0
}
 8000a12:	4618      	mov	r0, r3
 8000a14:	3708      	adds	r7, #8
 8000a16:	46bd      	mov	sp, r7
 8000a18:	bd80      	pop	{r7, pc}
	...

08000a1c <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	b082      	sub	sp, #8
 8000a20:	af00      	add	r7, sp, #0
 8000a22:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	d101      	bne.n	8000a2e <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8000a2a:	2301      	movs	r3, #1
 8000a2c:	e054      	b.n	8000ad8 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	7f5b      	ldrb	r3, [r3, #29]
 8000a32:	b2db      	uxtb	r3, r3
 8000a34:	2b00      	cmp	r3, #0
 8000a36:	d105      	bne.n	8000a44 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8000a3e:	6878      	ldr	r0, [r7, #4]
 8000a40:	f7ff fd98 	bl	8000574 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	2202      	movs	r2, #2
 8000a48:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	791b      	ldrb	r3, [r3, #4]
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	d10c      	bne.n	8000a6c <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	681b      	ldr	r3, [r3, #0]
 8000a56:	4a22      	ldr	r2, [pc, #136]	@ (8000ae0 <HAL_CRC_Init+0xc4>)
 8000a58:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	681b      	ldr	r3, [r3, #0]
 8000a5e:	689a      	ldr	r2, [r3, #8]
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	681b      	ldr	r3, [r3, #0]
 8000a64:	f022 0218 	bic.w	r2, r2, #24
 8000a68:	609a      	str	r2, [r3, #8]
 8000a6a:	e00c      	b.n	8000a86 <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	6899      	ldr	r1, [r3, #8]
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	68db      	ldr	r3, [r3, #12]
 8000a74:	461a      	mov	r2, r3
 8000a76:	6878      	ldr	r0, [r7, #4]
 8000a78:	f000 f834 	bl	8000ae4 <HAL_CRCEx_Polynomial_Set>
 8000a7c:	4603      	mov	r3, r0
 8000a7e:	2b00      	cmp	r3, #0
 8000a80:	d001      	beq.n	8000a86 <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 8000a82:	2301      	movs	r3, #1
 8000a84:	e028      	b.n	8000ad8 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	795b      	ldrb	r3, [r3, #5]
 8000a8a:	2b00      	cmp	r3, #0
 8000a8c:	d105      	bne.n	8000a9a <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	681b      	ldr	r3, [r3, #0]
 8000a92:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000a96:	611a      	str	r2, [r3, #16]
 8000a98:	e004      	b.n	8000aa4 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	681b      	ldr	r3, [r3, #0]
 8000a9e:	687a      	ldr	r2, [r7, #4]
 8000aa0:	6912      	ldr	r2, [r2, #16]
 8000aa2:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	681b      	ldr	r3, [r3, #0]
 8000aa8:	689b      	ldr	r3, [r3, #8]
 8000aaa:	f023 0160 	bic.w	r1, r3, #96	@ 0x60
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	695a      	ldr	r2, [r3, #20]
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	681b      	ldr	r3, [r3, #0]
 8000ab6:	430a      	orrs	r2, r1
 8000ab8:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8000aba:	687b      	ldr	r3, [r7, #4]
 8000abc:	681b      	ldr	r3, [r3, #0]
 8000abe:	689b      	ldr	r3, [r3, #8]
 8000ac0:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	699a      	ldr	r2, [r3, #24]
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	681b      	ldr	r3, [r3, #0]
 8000acc:	430a      	orrs	r2, r1
 8000ace:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	2201      	movs	r2, #1
 8000ad4:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8000ad6:	2300      	movs	r3, #0
}
 8000ad8:	4618      	mov	r0, r3
 8000ada:	3708      	adds	r7, #8
 8000adc:	46bd      	mov	sp, r7
 8000ade:	bd80      	pop	{r7, pc}
 8000ae0:	04c11db7 	.word	0x04c11db7

08000ae4 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8000ae4:	b480      	push	{r7}
 8000ae6:	b087      	sub	sp, #28
 8000ae8:	af00      	add	r7, sp, #0
 8000aea:	60f8      	str	r0, [r7, #12]
 8000aec:	60b9      	str	r1, [r7, #8]
 8000aee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000af0:	2300      	movs	r3, #0
 8000af2:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8000af4:	231f      	movs	r3, #31
 8000af6:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 8000af8:	68bb      	ldr	r3, [r7, #8]
 8000afa:	f003 0301 	and.w	r3, r3, #1
 8000afe:	2b00      	cmp	r3, #0
 8000b00:	d102      	bne.n	8000b08 <HAL_CRCEx_Polynomial_Set+0x24>
  {
    status =  HAL_ERROR;
 8000b02:	2301      	movs	r3, #1
 8000b04:	75fb      	strb	r3, [r7, #23]
 8000b06:	e063      	b.n	8000bd0 <HAL_CRCEx_Polynomial_Set+0xec>
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8000b08:	bf00      	nop
 8000b0a:	693b      	ldr	r3, [r7, #16]
 8000b0c:	1e5a      	subs	r2, r3, #1
 8000b0e:	613a      	str	r2, [r7, #16]
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	d009      	beq.n	8000b28 <HAL_CRCEx_Polynomial_Set+0x44>
 8000b14:	693b      	ldr	r3, [r7, #16]
 8000b16:	f003 031f 	and.w	r3, r3, #31
 8000b1a:	68ba      	ldr	r2, [r7, #8]
 8000b1c:	fa22 f303 	lsr.w	r3, r2, r3
 8000b20:	f003 0301 	and.w	r3, r3, #1
 8000b24:	2b00      	cmp	r3, #0
 8000b26:	d0f0      	beq.n	8000b0a <HAL_CRCEx_Polynomial_Set+0x26>
    {
    }

    switch (PolyLength)
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	2b18      	cmp	r3, #24
 8000b2c:	d846      	bhi.n	8000bbc <HAL_CRCEx_Polynomial_Set+0xd8>
 8000b2e:	a201      	add	r2, pc, #4	@ (adr r2, 8000b34 <HAL_CRCEx_Polynomial_Set+0x50>)
 8000b30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b34:	08000bc3 	.word	0x08000bc3
 8000b38:	08000bbd 	.word	0x08000bbd
 8000b3c:	08000bbd 	.word	0x08000bbd
 8000b40:	08000bbd 	.word	0x08000bbd
 8000b44:	08000bbd 	.word	0x08000bbd
 8000b48:	08000bbd 	.word	0x08000bbd
 8000b4c:	08000bbd 	.word	0x08000bbd
 8000b50:	08000bbd 	.word	0x08000bbd
 8000b54:	08000bb1 	.word	0x08000bb1
 8000b58:	08000bbd 	.word	0x08000bbd
 8000b5c:	08000bbd 	.word	0x08000bbd
 8000b60:	08000bbd 	.word	0x08000bbd
 8000b64:	08000bbd 	.word	0x08000bbd
 8000b68:	08000bbd 	.word	0x08000bbd
 8000b6c:	08000bbd 	.word	0x08000bbd
 8000b70:	08000bbd 	.word	0x08000bbd
 8000b74:	08000ba5 	.word	0x08000ba5
 8000b78:	08000bbd 	.word	0x08000bbd
 8000b7c:	08000bbd 	.word	0x08000bbd
 8000b80:	08000bbd 	.word	0x08000bbd
 8000b84:	08000bbd 	.word	0x08000bbd
 8000b88:	08000bbd 	.word	0x08000bbd
 8000b8c:	08000bbd 	.word	0x08000bbd
 8000b90:	08000bbd 	.word	0x08000bbd
 8000b94:	08000b99 	.word	0x08000b99
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 8000b98:	693b      	ldr	r3, [r7, #16]
 8000b9a:	2b06      	cmp	r3, #6
 8000b9c:	d913      	bls.n	8000bc6 <HAL_CRCEx_Polynomial_Set+0xe2>
        {
          status =   HAL_ERROR;
 8000b9e:	2301      	movs	r3, #1
 8000ba0:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8000ba2:	e010      	b.n	8000bc6 <HAL_CRCEx_Polynomial_Set+0xe2>
      case CRC_POLYLENGTH_8B:
        if (msb >= HAL_CRC_LENGTH_8B)
 8000ba4:	693b      	ldr	r3, [r7, #16]
 8000ba6:	2b07      	cmp	r3, #7
 8000ba8:	d90f      	bls.n	8000bca <HAL_CRCEx_Polynomial_Set+0xe6>
        {
          status =   HAL_ERROR;
 8000baa:	2301      	movs	r3, #1
 8000bac:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8000bae:	e00c      	b.n	8000bca <HAL_CRCEx_Polynomial_Set+0xe6>
      case CRC_POLYLENGTH_16B:
        if (msb >= HAL_CRC_LENGTH_16B)
 8000bb0:	693b      	ldr	r3, [r7, #16]
 8000bb2:	2b0f      	cmp	r3, #15
 8000bb4:	d90b      	bls.n	8000bce <HAL_CRCEx_Polynomial_Set+0xea>
        {
          status =   HAL_ERROR;
 8000bb6:	2301      	movs	r3, #1
 8000bb8:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8000bba:	e008      	b.n	8000bce <HAL_CRCEx_Polynomial_Set+0xea>

      case CRC_POLYLENGTH_32B:
        /* no polynomial definition vs. polynomial length issue possible */
        break;
      default:
        status =  HAL_ERROR;
 8000bbc:	2301      	movs	r3, #1
 8000bbe:	75fb      	strb	r3, [r7, #23]
        break;
 8000bc0:	e006      	b.n	8000bd0 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8000bc2:	bf00      	nop
 8000bc4:	e004      	b.n	8000bd0 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8000bc6:	bf00      	nop
 8000bc8:	e002      	b.n	8000bd0 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8000bca:	bf00      	nop
 8000bcc:	e000      	b.n	8000bd0 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8000bce:	bf00      	nop
    }
  }
  if (status == HAL_OK)
 8000bd0:	7dfb      	ldrb	r3, [r7, #23]
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d10d      	bne.n	8000bf2 <HAL_CRCEx_Polynomial_Set+0x10e>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 8000bd6:	68fb      	ldr	r3, [r7, #12]
 8000bd8:	681b      	ldr	r3, [r3, #0]
 8000bda:	68ba      	ldr	r2, [r7, #8]
 8000bdc:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8000bde:	68fb      	ldr	r3, [r7, #12]
 8000be0:	681b      	ldr	r3, [r3, #0]
 8000be2:	689b      	ldr	r3, [r3, #8]
 8000be4:	f023 0118 	bic.w	r1, r3, #24
 8000be8:	68fb      	ldr	r3, [r7, #12]
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	687a      	ldr	r2, [r7, #4]
 8000bee:	430a      	orrs	r2, r1
 8000bf0:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 8000bf2:	7dfb      	ldrb	r3, [r7, #23]
}
 8000bf4:	4618      	mov	r0, r3
 8000bf6:	371c      	adds	r7, #28
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bfe:	4770      	bx	lr

08000c00 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	b084      	sub	sp, #16
 8000c04:	af00      	add	r7, sp, #0
 8000c06:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8000c08:	2300      	movs	r3, #0
 8000c0a:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	d101      	bne.n	8000c16 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8000c12:	2301      	movs	r3, #1
 8000c14:	e037      	b.n	8000c86 <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	2202      	movs	r2, #2
 8000c1a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	681b      	ldr	r3, [r3, #0]
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000c26:	68fb      	ldr	r3, [r7, #12]
 8000c28:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8000c2c:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8000c30:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8000c3a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	68db      	ldr	r3, [r3, #12]
 8000c40:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000c46:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	695b      	ldr	r3, [r3, #20]
 8000c4c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000c52:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	69db      	ldr	r3, [r3, #28]
 8000c58:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8000c5a:	68fa      	ldr	r2, [r7, #12]
 8000c5c:	4313      	orrs	r3, r2
 8000c5e:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	68fa      	ldr	r2, [r7, #12]
 8000c66:	601a      	str	r2, [r3, #0]

  /* Initialize DmaBaseAddress and ChannelIndex parameters used
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8000c68:	6878      	ldr	r0, [r7, #4]
 8000c6a:	f000 f8b3 	bl	8000dd4 <DMA_CalcBaseAndBitshift>

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	2200      	movs	r2, #0
 8000c72:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	2201      	movs	r2, #1
 8000c78:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	2200      	movs	r2, #0
 8000c80:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8000c84:	2300      	movs	r3, #0
}
 8000c86:	4618      	mov	r0, r3
 8000c88:	3710      	adds	r7, #16
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	bd80      	pop	{r7, pc}

08000c8e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8000c8e:	b580      	push	{r7, lr}
 8000c90:	b084      	sub	sp, #16
 8000c92:	af00      	add	r7, sp, #0
 8000c94:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	681b      	ldr	r3, [r3, #0]
 8000ca2:	681b      	ldr	r3, [r3, #0]
 8000ca4:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000caa:	2204      	movs	r2, #4
 8000cac:	409a      	lsls	r2, r3
 8000cae:	68fb      	ldr	r3, [r7, #12]
 8000cb0:	4013      	ands	r3, r2
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d024      	beq.n	8000d00 <HAL_DMA_IRQHandler+0x72>
 8000cb6:	68bb      	ldr	r3, [r7, #8]
 8000cb8:	f003 0304 	and.w	r3, r3, #4
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d01f      	beq.n	8000d00 <HAL_DMA_IRQHandler+0x72>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	681b      	ldr	r3, [r3, #0]
 8000cc6:	f003 0320 	and.w	r3, r3, #32
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d107      	bne.n	8000cde <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	681b      	ldr	r3, [r3, #0]
 8000cd2:	681a      	ldr	r2, [r3, #0]
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	f022 0204 	bic.w	r2, r2, #4
 8000cdc:	601a      	str	r2, [r3, #0]
    }

    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000ce6:	2104      	movs	r1, #4
 8000ce8:	fa01 f202 	lsl.w	r2, r1, r2
 8000cec:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* State is updated only in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d06a      	beq.n	8000dcc <HAL_DMA_IRQHandler+0x13e>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000cfa:	6878      	ldr	r0, [r7, #4]
 8000cfc:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8000cfe:	e065      	b.n	8000dcc <HAL_DMA_IRQHandler+0x13e>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d04:	2202      	movs	r2, #2
 8000d06:	409a      	lsls	r2, r3
 8000d08:	68fb      	ldr	r3, [r7, #12]
 8000d0a:	4013      	ands	r3, r2
 8000d0c:	2b00      	cmp	r3, #0
 8000d0e:	d02c      	beq.n	8000d6a <HAL_DMA_IRQHandler+0xdc>
 8000d10:	68bb      	ldr	r3, [r7, #8]
 8000d12:	f003 0302 	and.w	r3, r3, #2
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	d027      	beq.n	8000d6a <HAL_DMA_IRQHandler+0xdc>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	681b      	ldr	r3, [r3, #0]
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	f003 0320 	and.w	r3, r3, #32
 8000d24:	2b00      	cmp	r3, #0
 8000d26:	d10b      	bne.n	8000d40 <HAL_DMA_IRQHandler+0xb2>
    {
      /* Disable the transfer complete  & transfer error interrupts */
      /* if the DMA mode is not CIRCULAR */
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	681a      	ldr	r2, [r3, #0]
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	f022 020a 	bic.w	r2, r2, #10
 8000d36:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	2201      	movs	r2, #1
 8000d3c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }

    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000d48:	2102      	movs	r1, #2
 8000d4a:	fa01 f202 	lsl.w	r2, r1, r2
 8000d4e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	2200      	movs	r2, #0
 8000d54:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000d5c:	2b00      	cmp	r3, #0
 8000d5e:	d035      	beq.n	8000dcc <HAL_DMA_IRQHandler+0x13e>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000d64:	6878      	ldr	r0, [r7, #4]
 8000d66:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8000d68:	e030      	b.n	8000dcc <HAL_DMA_IRQHandler+0x13e>
    }
  }

  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d6e:	2208      	movs	r2, #8
 8000d70:	409a      	lsls	r2, r3
 8000d72:	68fb      	ldr	r3, [r7, #12]
 8000d74:	4013      	ands	r3, r2
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	d028      	beq.n	8000dcc <HAL_DMA_IRQHandler+0x13e>
 8000d7a:	68bb      	ldr	r3, [r7, #8]
 8000d7c:	f003 0308 	and.w	r3, r3, #8
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d023      	beq.n	8000dcc <HAL_DMA_IRQHandler+0x13e>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	681a      	ldr	r2, [r3, #0]
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	f022 020e 	bic.w	r2, r2, #14
 8000d92:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000d9c:	2101      	movs	r1, #1
 8000d9e:	fa01 f202 	lsl.w	r2, r1, r2
 8000da2:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	2201      	movs	r2, #1
 8000da8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	2201      	movs	r2, #1
 8000dae:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	2200      	movs	r2, #0
 8000db6:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferErrorCallback != NULL)
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d004      	beq.n	8000dcc <HAL_DMA_IRQHandler+0x13e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dc6:	6878      	ldr	r0, [r7, #4]
 8000dc8:	4798      	blx	r3
    }
  }
}
 8000dca:	e7ff      	b.n	8000dcc <HAL_DMA_IRQHandler+0x13e>
 8000dcc:	bf00      	nop
 8000dce:	3710      	adds	r7, #16
 8000dd0:	46bd      	mov	sp, r7
 8000dd2:	bd80      	pop	{r7, pc}

08000dd4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8000dd4:	b480      	push	{r7}
 8000dd6:	b083      	sub	sp, #12
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	6078      	str	r0, [r7, #4]
#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	681b      	ldr	r3, [r3, #0]
 8000de0:	461a      	mov	r2, r3
 8000de2:	4b14      	ldr	r3, [pc, #80]	@ (8000e34 <DMA_CalcBaseAndBitshift+0x60>)
 8000de4:	429a      	cmp	r2, r3
 8000de6:	d80f      	bhi.n	8000e08 <DMA_CalcBaseAndBitshift+0x34>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	681b      	ldr	r3, [r3, #0]
 8000dec:	461a      	mov	r2, r3
 8000dee:	4b12      	ldr	r3, [pc, #72]	@ (8000e38 <DMA_CalcBaseAndBitshift+0x64>)
 8000df0:	4413      	add	r3, r2
 8000df2:	4a12      	ldr	r2, [pc, #72]	@ (8000e3c <DMA_CalcBaseAndBitshift+0x68>)
 8000df4:	fba2 2303 	umull	r2, r3, r2, r3
 8000df8:	091b      	lsrs	r3, r3, #4
 8000dfa:	009a      	lsls	r2, r3, #2
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	641a      	str	r2, [r3, #64]	@ 0x40
    hdma->DmaBaseAddress = DMA1;
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	4a0f      	ldr	r2, [pc, #60]	@ (8000e40 <DMA_CalcBaseAndBitshift+0x6c>)
 8000e04:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif
}
 8000e06:	e00e      	b.n	8000e26 <DMA_CalcBaseAndBitshift+0x52>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	461a      	mov	r2, r3
 8000e0e:	4b0d      	ldr	r3, [pc, #52]	@ (8000e44 <DMA_CalcBaseAndBitshift+0x70>)
 8000e10:	4413      	add	r3, r2
 8000e12:	4a0a      	ldr	r2, [pc, #40]	@ (8000e3c <DMA_CalcBaseAndBitshift+0x68>)
 8000e14:	fba2 2303 	umull	r2, r3, r2, r3
 8000e18:	091b      	lsrs	r3, r3, #4
 8000e1a:	009a      	lsls	r2, r3, #2
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	641a      	str	r2, [r3, #64]	@ 0x40
    hdma->DmaBaseAddress = DMA2;
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	4a09      	ldr	r2, [pc, #36]	@ (8000e48 <DMA_CalcBaseAndBitshift+0x74>)
 8000e24:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8000e26:	bf00      	nop
 8000e28:	370c      	adds	r7, #12
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e30:	4770      	bx	lr
 8000e32:	bf00      	nop
 8000e34:	40020407 	.word	0x40020407
 8000e38:	bffdfff8 	.word	0xbffdfff8
 8000e3c:	cccccccd 	.word	0xcccccccd
 8000e40:	40020000 	.word	0x40020000
 8000e44:	bffdfbf8 	.word	0xbffdfbf8
 8000e48:	40020400 	.word	0x40020400

08000e4c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000e4c:	b480      	push	{r7}
 8000e4e:	b087      	sub	sp, #28
 8000e50:	af00      	add	r7, sp, #0
 8000e52:	6078      	str	r0, [r7, #4]
 8000e54:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000e56:	2300      	movs	r3, #0
 8000e58:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000e5a:	e160      	b.n	800111e <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000e5c:	683b      	ldr	r3, [r7, #0]
 8000e5e:	681a      	ldr	r2, [r3, #0]
 8000e60:	2101      	movs	r1, #1
 8000e62:	697b      	ldr	r3, [r7, #20]
 8000e64:	fa01 f303 	lsl.w	r3, r1, r3
 8000e68:	4013      	ands	r3, r2
 8000e6a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000e6c:	68fb      	ldr	r3, [r7, #12]
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	f000 8152 	beq.w	8001118 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000e74:	683b      	ldr	r3, [r7, #0]
 8000e76:	685b      	ldr	r3, [r3, #4]
 8000e78:	f003 0303 	and.w	r3, r3, #3
 8000e7c:	2b01      	cmp	r3, #1
 8000e7e:	d005      	beq.n	8000e8c <HAL_GPIO_Init+0x40>
 8000e80:	683b      	ldr	r3, [r7, #0]
 8000e82:	685b      	ldr	r3, [r3, #4]
 8000e84:	f003 0303 	and.w	r3, r3, #3
 8000e88:	2b02      	cmp	r3, #2
 8000e8a:	d130      	bne.n	8000eee <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	689b      	ldr	r3, [r3, #8]
 8000e90:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000e92:	697b      	ldr	r3, [r7, #20]
 8000e94:	005b      	lsls	r3, r3, #1
 8000e96:	2203      	movs	r2, #3
 8000e98:	fa02 f303 	lsl.w	r3, r2, r3
 8000e9c:	43db      	mvns	r3, r3
 8000e9e:	693a      	ldr	r2, [r7, #16]
 8000ea0:	4013      	ands	r3, r2
 8000ea2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000ea4:	683b      	ldr	r3, [r7, #0]
 8000ea6:	68da      	ldr	r2, [r3, #12]
 8000ea8:	697b      	ldr	r3, [r7, #20]
 8000eaa:	005b      	lsls	r3, r3, #1
 8000eac:	fa02 f303 	lsl.w	r3, r2, r3
 8000eb0:	693a      	ldr	r2, [r7, #16]
 8000eb2:	4313      	orrs	r3, r2
 8000eb4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	693a      	ldr	r2, [r7, #16]
 8000eba:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	685b      	ldr	r3, [r3, #4]
 8000ec0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000ec2:	2201      	movs	r2, #1
 8000ec4:	697b      	ldr	r3, [r7, #20]
 8000ec6:	fa02 f303 	lsl.w	r3, r2, r3
 8000eca:	43db      	mvns	r3, r3
 8000ecc:	693a      	ldr	r2, [r7, #16]
 8000ece:	4013      	ands	r3, r2
 8000ed0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000ed2:	683b      	ldr	r3, [r7, #0]
 8000ed4:	685b      	ldr	r3, [r3, #4]
 8000ed6:	091b      	lsrs	r3, r3, #4
 8000ed8:	f003 0201 	and.w	r2, r3, #1
 8000edc:	697b      	ldr	r3, [r7, #20]
 8000ede:	fa02 f303 	lsl.w	r3, r2, r3
 8000ee2:	693a      	ldr	r2, [r7, #16]
 8000ee4:	4313      	orrs	r3, r2
 8000ee6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	693a      	ldr	r2, [r7, #16]
 8000eec:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000eee:	683b      	ldr	r3, [r7, #0]
 8000ef0:	685b      	ldr	r3, [r3, #4]
 8000ef2:	f003 0303 	and.w	r3, r3, #3
 8000ef6:	2b03      	cmp	r3, #3
 8000ef8:	d017      	beq.n	8000f2a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	68db      	ldr	r3, [r3, #12]
 8000efe:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000f00:	697b      	ldr	r3, [r7, #20]
 8000f02:	005b      	lsls	r3, r3, #1
 8000f04:	2203      	movs	r2, #3
 8000f06:	fa02 f303 	lsl.w	r3, r2, r3
 8000f0a:	43db      	mvns	r3, r3
 8000f0c:	693a      	ldr	r2, [r7, #16]
 8000f0e:	4013      	ands	r3, r2
 8000f10:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000f12:	683b      	ldr	r3, [r7, #0]
 8000f14:	689a      	ldr	r2, [r3, #8]
 8000f16:	697b      	ldr	r3, [r7, #20]
 8000f18:	005b      	lsls	r3, r3, #1
 8000f1a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f1e:	693a      	ldr	r2, [r7, #16]
 8000f20:	4313      	orrs	r3, r2
 8000f22:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	693a      	ldr	r2, [r7, #16]
 8000f28:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f2a:	683b      	ldr	r3, [r7, #0]
 8000f2c:	685b      	ldr	r3, [r3, #4]
 8000f2e:	f003 0303 	and.w	r3, r3, #3
 8000f32:	2b02      	cmp	r3, #2
 8000f34:	d123      	bne.n	8000f7e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000f36:	697b      	ldr	r3, [r7, #20]
 8000f38:	08da      	lsrs	r2, r3, #3
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	3208      	adds	r2, #8
 8000f3e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000f42:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000f44:	697b      	ldr	r3, [r7, #20]
 8000f46:	f003 0307 	and.w	r3, r3, #7
 8000f4a:	009b      	lsls	r3, r3, #2
 8000f4c:	220f      	movs	r2, #15
 8000f4e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f52:	43db      	mvns	r3, r3
 8000f54:	693a      	ldr	r2, [r7, #16]
 8000f56:	4013      	ands	r3, r2
 8000f58:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000f5a:	683b      	ldr	r3, [r7, #0]
 8000f5c:	691a      	ldr	r2, [r3, #16]
 8000f5e:	697b      	ldr	r3, [r7, #20]
 8000f60:	f003 0307 	and.w	r3, r3, #7
 8000f64:	009b      	lsls	r3, r3, #2
 8000f66:	fa02 f303 	lsl.w	r3, r2, r3
 8000f6a:	693a      	ldr	r2, [r7, #16]
 8000f6c:	4313      	orrs	r3, r2
 8000f6e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000f70:	697b      	ldr	r3, [r7, #20]
 8000f72:	08da      	lsrs	r2, r3, #3
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	3208      	adds	r2, #8
 8000f78:	6939      	ldr	r1, [r7, #16]
 8000f7a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000f84:	697b      	ldr	r3, [r7, #20]
 8000f86:	005b      	lsls	r3, r3, #1
 8000f88:	2203      	movs	r2, #3
 8000f8a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f8e:	43db      	mvns	r3, r3
 8000f90:	693a      	ldr	r2, [r7, #16]
 8000f92:	4013      	ands	r3, r2
 8000f94:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000f96:	683b      	ldr	r3, [r7, #0]
 8000f98:	685b      	ldr	r3, [r3, #4]
 8000f9a:	f003 0203 	and.w	r2, r3, #3
 8000f9e:	697b      	ldr	r3, [r7, #20]
 8000fa0:	005b      	lsls	r3, r3, #1
 8000fa2:	fa02 f303 	lsl.w	r3, r2, r3
 8000fa6:	693a      	ldr	r2, [r7, #16]
 8000fa8:	4313      	orrs	r3, r2
 8000faa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	693a      	ldr	r2, [r7, #16]
 8000fb0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000fb2:	683b      	ldr	r3, [r7, #0]
 8000fb4:	685b      	ldr	r3, [r3, #4]
 8000fb6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	f000 80ac 	beq.w	8001118 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fc0:	4b5e      	ldr	r3, [pc, #376]	@ (800113c <HAL_GPIO_Init+0x2f0>)
 8000fc2:	699b      	ldr	r3, [r3, #24]
 8000fc4:	4a5d      	ldr	r2, [pc, #372]	@ (800113c <HAL_GPIO_Init+0x2f0>)
 8000fc6:	f043 0301 	orr.w	r3, r3, #1
 8000fca:	6193      	str	r3, [r2, #24]
 8000fcc:	4b5b      	ldr	r3, [pc, #364]	@ (800113c <HAL_GPIO_Init+0x2f0>)
 8000fce:	699b      	ldr	r3, [r3, #24]
 8000fd0:	f003 0301 	and.w	r3, r3, #1
 8000fd4:	60bb      	str	r3, [r7, #8]
 8000fd6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000fd8:	4a59      	ldr	r2, [pc, #356]	@ (8001140 <HAL_GPIO_Init+0x2f4>)
 8000fda:	697b      	ldr	r3, [r7, #20]
 8000fdc:	089b      	lsrs	r3, r3, #2
 8000fde:	3302      	adds	r3, #2
 8000fe0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000fe4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000fe6:	697b      	ldr	r3, [r7, #20]
 8000fe8:	f003 0303 	and.w	r3, r3, #3
 8000fec:	009b      	lsls	r3, r3, #2
 8000fee:	220f      	movs	r2, #15
 8000ff0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ff4:	43db      	mvns	r3, r3
 8000ff6:	693a      	ldr	r2, [r7, #16]
 8000ff8:	4013      	ands	r3, r2
 8000ffa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001002:	d025      	beq.n	8001050 <HAL_GPIO_Init+0x204>
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	4a4f      	ldr	r2, [pc, #316]	@ (8001144 <HAL_GPIO_Init+0x2f8>)
 8001008:	4293      	cmp	r3, r2
 800100a:	d01f      	beq.n	800104c <HAL_GPIO_Init+0x200>
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	4a4e      	ldr	r2, [pc, #312]	@ (8001148 <HAL_GPIO_Init+0x2fc>)
 8001010:	4293      	cmp	r3, r2
 8001012:	d019      	beq.n	8001048 <HAL_GPIO_Init+0x1fc>
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	4a4d      	ldr	r2, [pc, #308]	@ (800114c <HAL_GPIO_Init+0x300>)
 8001018:	4293      	cmp	r3, r2
 800101a:	d013      	beq.n	8001044 <HAL_GPIO_Init+0x1f8>
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	4a4c      	ldr	r2, [pc, #304]	@ (8001150 <HAL_GPIO_Init+0x304>)
 8001020:	4293      	cmp	r3, r2
 8001022:	d00d      	beq.n	8001040 <HAL_GPIO_Init+0x1f4>
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	4a4b      	ldr	r2, [pc, #300]	@ (8001154 <HAL_GPIO_Init+0x308>)
 8001028:	4293      	cmp	r3, r2
 800102a:	d007      	beq.n	800103c <HAL_GPIO_Init+0x1f0>
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	4a4a      	ldr	r2, [pc, #296]	@ (8001158 <HAL_GPIO_Init+0x30c>)
 8001030:	4293      	cmp	r3, r2
 8001032:	d101      	bne.n	8001038 <HAL_GPIO_Init+0x1ec>
 8001034:	2306      	movs	r3, #6
 8001036:	e00c      	b.n	8001052 <HAL_GPIO_Init+0x206>
 8001038:	2307      	movs	r3, #7
 800103a:	e00a      	b.n	8001052 <HAL_GPIO_Init+0x206>
 800103c:	2305      	movs	r3, #5
 800103e:	e008      	b.n	8001052 <HAL_GPIO_Init+0x206>
 8001040:	2304      	movs	r3, #4
 8001042:	e006      	b.n	8001052 <HAL_GPIO_Init+0x206>
 8001044:	2303      	movs	r3, #3
 8001046:	e004      	b.n	8001052 <HAL_GPIO_Init+0x206>
 8001048:	2302      	movs	r3, #2
 800104a:	e002      	b.n	8001052 <HAL_GPIO_Init+0x206>
 800104c:	2301      	movs	r3, #1
 800104e:	e000      	b.n	8001052 <HAL_GPIO_Init+0x206>
 8001050:	2300      	movs	r3, #0
 8001052:	697a      	ldr	r2, [r7, #20]
 8001054:	f002 0203 	and.w	r2, r2, #3
 8001058:	0092      	lsls	r2, r2, #2
 800105a:	4093      	lsls	r3, r2
 800105c:	693a      	ldr	r2, [r7, #16]
 800105e:	4313      	orrs	r3, r2
 8001060:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001062:	4937      	ldr	r1, [pc, #220]	@ (8001140 <HAL_GPIO_Init+0x2f4>)
 8001064:	697b      	ldr	r3, [r7, #20]
 8001066:	089b      	lsrs	r3, r3, #2
 8001068:	3302      	adds	r3, #2
 800106a:	693a      	ldr	r2, [r7, #16]
 800106c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001070:	4b3a      	ldr	r3, [pc, #232]	@ (800115c <HAL_GPIO_Init+0x310>)
 8001072:	689b      	ldr	r3, [r3, #8]
 8001074:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001076:	68fb      	ldr	r3, [r7, #12]
 8001078:	43db      	mvns	r3, r3
 800107a:	693a      	ldr	r2, [r7, #16]
 800107c:	4013      	ands	r3, r2
 800107e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001080:	683b      	ldr	r3, [r7, #0]
 8001082:	685b      	ldr	r3, [r3, #4]
 8001084:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001088:	2b00      	cmp	r3, #0
 800108a:	d003      	beq.n	8001094 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 800108c:	693a      	ldr	r2, [r7, #16]
 800108e:	68fb      	ldr	r3, [r7, #12]
 8001090:	4313      	orrs	r3, r2
 8001092:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001094:	4a31      	ldr	r2, [pc, #196]	@ (800115c <HAL_GPIO_Init+0x310>)
 8001096:	693b      	ldr	r3, [r7, #16]
 8001098:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800109a:	4b30      	ldr	r3, [pc, #192]	@ (800115c <HAL_GPIO_Init+0x310>)
 800109c:	68db      	ldr	r3, [r3, #12]
 800109e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80010a0:	68fb      	ldr	r3, [r7, #12]
 80010a2:	43db      	mvns	r3, r3
 80010a4:	693a      	ldr	r2, [r7, #16]
 80010a6:	4013      	ands	r3, r2
 80010a8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80010aa:	683b      	ldr	r3, [r7, #0]
 80010ac:	685b      	ldr	r3, [r3, #4]
 80010ae:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d003      	beq.n	80010be <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 80010b6:	693a      	ldr	r2, [r7, #16]
 80010b8:	68fb      	ldr	r3, [r7, #12]
 80010ba:	4313      	orrs	r3, r2
 80010bc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80010be:	4a27      	ldr	r2, [pc, #156]	@ (800115c <HAL_GPIO_Init+0x310>)
 80010c0:	693b      	ldr	r3, [r7, #16]
 80010c2:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80010c4:	4b25      	ldr	r3, [pc, #148]	@ (800115c <HAL_GPIO_Init+0x310>)
 80010c6:	685b      	ldr	r3, [r3, #4]
 80010c8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80010ca:	68fb      	ldr	r3, [r7, #12]
 80010cc:	43db      	mvns	r3, r3
 80010ce:	693a      	ldr	r2, [r7, #16]
 80010d0:	4013      	ands	r3, r2
 80010d2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80010d4:	683b      	ldr	r3, [r7, #0]
 80010d6:	685b      	ldr	r3, [r3, #4]
 80010d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d003      	beq.n	80010e8 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 80010e0:	693a      	ldr	r2, [r7, #16]
 80010e2:	68fb      	ldr	r3, [r7, #12]
 80010e4:	4313      	orrs	r3, r2
 80010e6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80010e8:	4a1c      	ldr	r2, [pc, #112]	@ (800115c <HAL_GPIO_Init+0x310>)
 80010ea:	693b      	ldr	r3, [r7, #16]
 80010ec:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80010ee:	4b1b      	ldr	r3, [pc, #108]	@ (800115c <HAL_GPIO_Init+0x310>)
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80010f4:	68fb      	ldr	r3, [r7, #12]
 80010f6:	43db      	mvns	r3, r3
 80010f8:	693a      	ldr	r2, [r7, #16]
 80010fa:	4013      	ands	r3, r2
 80010fc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80010fe:	683b      	ldr	r3, [r7, #0]
 8001100:	685b      	ldr	r3, [r3, #4]
 8001102:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001106:	2b00      	cmp	r3, #0
 8001108:	d003      	beq.n	8001112 <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 800110a:	693a      	ldr	r2, [r7, #16]
 800110c:	68fb      	ldr	r3, [r7, #12]
 800110e:	4313      	orrs	r3, r2
 8001110:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001112:	4a12      	ldr	r2, [pc, #72]	@ (800115c <HAL_GPIO_Init+0x310>)
 8001114:	693b      	ldr	r3, [r7, #16]
 8001116:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001118:	697b      	ldr	r3, [r7, #20]
 800111a:	3301      	adds	r3, #1
 800111c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800111e:	683b      	ldr	r3, [r7, #0]
 8001120:	681a      	ldr	r2, [r3, #0]
 8001122:	697b      	ldr	r3, [r7, #20]
 8001124:	fa22 f303 	lsr.w	r3, r2, r3
 8001128:	2b00      	cmp	r3, #0
 800112a:	f47f ae97 	bne.w	8000e5c <HAL_GPIO_Init+0x10>
  }
}
 800112e:	bf00      	nop
 8001130:	bf00      	nop
 8001132:	371c      	adds	r7, #28
 8001134:	46bd      	mov	sp, r7
 8001136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113a:	4770      	bx	lr
 800113c:	40021000 	.word	0x40021000
 8001140:	40010000 	.word	0x40010000
 8001144:	48000400 	.word	0x48000400
 8001148:	48000800 	.word	0x48000800
 800114c:	48000c00 	.word	0x48000c00
 8001150:	48001000 	.word	0x48001000
 8001154:	48001400 	.word	0x48001400
 8001158:	48001800 	.word	0x48001800
 800115c:	40010400 	.word	0x40010400

08001160 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001160:	b480      	push	{r7}
 8001162:	b083      	sub	sp, #12
 8001164:	af00      	add	r7, sp, #0
 8001166:	6078      	str	r0, [r7, #4]
 8001168:	460b      	mov	r3, r1
 800116a:	807b      	strh	r3, [r7, #2]
 800116c:	4613      	mov	r3, r2
 800116e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001170:	787b      	ldrb	r3, [r7, #1]
 8001172:	2b00      	cmp	r3, #0
 8001174:	d003      	beq.n	800117e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001176:	887a      	ldrh	r2, [r7, #2]
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800117c:	e002      	b.n	8001184 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800117e:	887a      	ldrh	r2, [r7, #2]
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001184:	bf00      	nop
 8001186:	370c      	adds	r7, #12
 8001188:	46bd      	mov	sp, r7
 800118a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118e:	4770      	bx	lr

08001190 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	f5ad 7d02 	sub.w	sp, sp, #520	@ 0x208
 8001196:	af00      	add	r7, sp, #0
 8001198:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800119c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80011a0:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80011a2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80011a6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d102      	bne.n	80011b6 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 80011b0:	2301      	movs	r3, #1
 80011b2:	f001 b80a 	b.w	80021ca <HAL_RCC_OscConfig+0x103a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80011b6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80011ba:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	f003 0301 	and.w	r3, r3, #1
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	f000 8161 	beq.w	800148e <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80011cc:	4bae      	ldr	r3, [pc, #696]	@ (8001488 <HAL_RCC_OscConfig+0x2f8>)
 80011ce:	685b      	ldr	r3, [r3, #4]
 80011d0:	f003 030c 	and.w	r3, r3, #12
 80011d4:	2b04      	cmp	r3, #4
 80011d6:	d00c      	beq.n	80011f2 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80011d8:	4bab      	ldr	r3, [pc, #684]	@ (8001488 <HAL_RCC_OscConfig+0x2f8>)
 80011da:	685b      	ldr	r3, [r3, #4]
 80011dc:	f003 030c 	and.w	r3, r3, #12
 80011e0:	2b08      	cmp	r3, #8
 80011e2:	d157      	bne.n	8001294 <HAL_RCC_OscConfig+0x104>
 80011e4:	4ba8      	ldr	r3, [pc, #672]	@ (8001488 <HAL_RCC_OscConfig+0x2f8>)
 80011e6:	685b      	ldr	r3, [r3, #4]
 80011e8:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 80011ec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80011f0:	d150      	bne.n	8001294 <HAL_RCC_OscConfig+0x104>
 80011f2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80011f6:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011fa:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 80011fe:	fa93 f3a3 	rbit	r3, r3
 8001202:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001206:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800120a:	fab3 f383 	clz	r3, r3
 800120e:	b2db      	uxtb	r3, r3
 8001210:	2b3f      	cmp	r3, #63	@ 0x3f
 8001212:	d802      	bhi.n	800121a <HAL_RCC_OscConfig+0x8a>
 8001214:	4b9c      	ldr	r3, [pc, #624]	@ (8001488 <HAL_RCC_OscConfig+0x2f8>)
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	e015      	b.n	8001246 <HAL_RCC_OscConfig+0xb6>
 800121a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800121e:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001222:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 8001226:	fa93 f3a3 	rbit	r3, r3
 800122a:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
 800122e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001232:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8001236:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 800123a:	fa93 f3a3 	rbit	r3, r3
 800123e:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8001242:	4b91      	ldr	r3, [pc, #580]	@ (8001488 <HAL_RCC_OscConfig+0x2f8>)
 8001244:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001246:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800124a:	f8c7 21dc 	str.w	r2, [r7, #476]	@ 0x1dc
 800124e:	f8d7 21dc 	ldr.w	r2, [r7, #476]	@ 0x1dc
 8001252:	fa92 f2a2 	rbit	r2, r2
 8001256:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
  return result;
 800125a:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 800125e:	fab2 f282 	clz	r2, r2
 8001262:	b2d2      	uxtb	r2, r2
 8001264:	f042 0220 	orr.w	r2, r2, #32
 8001268:	b2d2      	uxtb	r2, r2
 800126a:	f002 021f 	and.w	r2, r2, #31
 800126e:	2101      	movs	r1, #1
 8001270:	fa01 f202 	lsl.w	r2, r1, r2
 8001274:	4013      	ands	r3, r2
 8001276:	2b00      	cmp	r3, #0
 8001278:	f000 8108 	beq.w	800148c <HAL_RCC_OscConfig+0x2fc>
 800127c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001280:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	685b      	ldr	r3, [r3, #4]
 8001288:	2b00      	cmp	r3, #0
 800128a:	f040 80ff 	bne.w	800148c <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 800128e:	2301      	movs	r3, #1
 8001290:	f000 bf9b 	b.w	80021ca <HAL_RCC_OscConfig+0x103a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001294:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001298:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	685b      	ldr	r3, [r3, #4]
 80012a0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80012a4:	d106      	bne.n	80012b4 <HAL_RCC_OscConfig+0x124>
 80012a6:	4b78      	ldr	r3, [pc, #480]	@ (8001488 <HAL_RCC_OscConfig+0x2f8>)
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	4a77      	ldr	r2, [pc, #476]	@ (8001488 <HAL_RCC_OscConfig+0x2f8>)
 80012ac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80012b0:	6013      	str	r3, [r2, #0]
 80012b2:	e036      	b.n	8001322 <HAL_RCC_OscConfig+0x192>
 80012b4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80012b8:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	685b      	ldr	r3, [r3, #4]
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d10c      	bne.n	80012de <HAL_RCC_OscConfig+0x14e>
 80012c4:	4b70      	ldr	r3, [pc, #448]	@ (8001488 <HAL_RCC_OscConfig+0x2f8>)
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	4a6f      	ldr	r2, [pc, #444]	@ (8001488 <HAL_RCC_OscConfig+0x2f8>)
 80012ca:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80012ce:	6013      	str	r3, [r2, #0]
 80012d0:	4b6d      	ldr	r3, [pc, #436]	@ (8001488 <HAL_RCC_OscConfig+0x2f8>)
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	4a6c      	ldr	r2, [pc, #432]	@ (8001488 <HAL_RCC_OscConfig+0x2f8>)
 80012d6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80012da:	6013      	str	r3, [r2, #0]
 80012dc:	e021      	b.n	8001322 <HAL_RCC_OscConfig+0x192>
 80012de:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80012e2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	685b      	ldr	r3, [r3, #4]
 80012ea:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80012ee:	d10c      	bne.n	800130a <HAL_RCC_OscConfig+0x17a>
 80012f0:	4b65      	ldr	r3, [pc, #404]	@ (8001488 <HAL_RCC_OscConfig+0x2f8>)
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	4a64      	ldr	r2, [pc, #400]	@ (8001488 <HAL_RCC_OscConfig+0x2f8>)
 80012f6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80012fa:	6013      	str	r3, [r2, #0]
 80012fc:	4b62      	ldr	r3, [pc, #392]	@ (8001488 <HAL_RCC_OscConfig+0x2f8>)
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	4a61      	ldr	r2, [pc, #388]	@ (8001488 <HAL_RCC_OscConfig+0x2f8>)
 8001302:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001306:	6013      	str	r3, [r2, #0]
 8001308:	e00b      	b.n	8001322 <HAL_RCC_OscConfig+0x192>
 800130a:	4b5f      	ldr	r3, [pc, #380]	@ (8001488 <HAL_RCC_OscConfig+0x2f8>)
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	4a5e      	ldr	r2, [pc, #376]	@ (8001488 <HAL_RCC_OscConfig+0x2f8>)
 8001310:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001314:	6013      	str	r3, [r2, #0]
 8001316:	4b5c      	ldr	r3, [pc, #368]	@ (8001488 <HAL_RCC_OscConfig+0x2f8>)
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	4a5b      	ldr	r2, [pc, #364]	@ (8001488 <HAL_RCC_OscConfig+0x2f8>)
 800131c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001320:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001322:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001326:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	685b      	ldr	r3, [r3, #4]
 800132e:	2b00      	cmp	r3, #0
 8001330:	d054      	beq.n	80013dc <HAL_RCC_OscConfig+0x24c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001332:	f7ff fa55 	bl	80007e0 <HAL_GetTick>
 8001336:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800133a:	e00a      	b.n	8001352 <HAL_RCC_OscConfig+0x1c2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800133c:	f7ff fa50 	bl	80007e0 <HAL_GetTick>
 8001340:	4602      	mov	r2, r0
 8001342:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001346:	1ad3      	subs	r3, r2, r3
 8001348:	2b64      	cmp	r3, #100	@ 0x64
 800134a:	d902      	bls.n	8001352 <HAL_RCC_OscConfig+0x1c2>
          {
            return HAL_TIMEOUT;
 800134c:	2303      	movs	r3, #3
 800134e:	f000 bf3c 	b.w	80021ca <HAL_RCC_OscConfig+0x103a>
 8001352:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001356:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800135a:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 800135e:	fa93 f3a3 	rbit	r3, r3
 8001362:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
  return result;
 8001366:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800136a:	fab3 f383 	clz	r3, r3
 800136e:	b2db      	uxtb	r3, r3
 8001370:	2b3f      	cmp	r3, #63	@ 0x3f
 8001372:	d802      	bhi.n	800137a <HAL_RCC_OscConfig+0x1ea>
 8001374:	4b44      	ldr	r3, [pc, #272]	@ (8001488 <HAL_RCC_OscConfig+0x2f8>)
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	e015      	b.n	80013a6 <HAL_RCC_OscConfig+0x216>
 800137a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800137e:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001382:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 8001386:	fa93 f3a3 	rbit	r3, r3
 800138a:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
 800138e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001392:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8001396:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 800139a:	fa93 f3a3 	rbit	r3, r3
 800139e:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 80013a2:	4b39      	ldr	r3, [pc, #228]	@ (8001488 <HAL_RCC_OscConfig+0x2f8>)
 80013a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013a6:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80013aa:	f8c7 21bc 	str.w	r2, [r7, #444]	@ 0x1bc
 80013ae:	f8d7 21bc 	ldr.w	r2, [r7, #444]	@ 0x1bc
 80013b2:	fa92 f2a2 	rbit	r2, r2
 80013b6:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
  return result;
 80013ba:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 80013be:	fab2 f282 	clz	r2, r2
 80013c2:	b2d2      	uxtb	r2, r2
 80013c4:	f042 0220 	orr.w	r2, r2, #32
 80013c8:	b2d2      	uxtb	r2, r2
 80013ca:	f002 021f 	and.w	r2, r2, #31
 80013ce:	2101      	movs	r1, #1
 80013d0:	fa01 f202 	lsl.w	r2, r1, r2
 80013d4:	4013      	ands	r3, r2
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d0b0      	beq.n	800133c <HAL_RCC_OscConfig+0x1ac>
 80013da:	e058      	b.n	800148e <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013dc:	f7ff fa00 	bl	80007e0 <HAL_GetTick>
 80013e0:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80013e4:	e00a      	b.n	80013fc <HAL_RCC_OscConfig+0x26c>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80013e6:	f7ff f9fb 	bl	80007e0 <HAL_GetTick>
 80013ea:	4602      	mov	r2, r0
 80013ec:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80013f0:	1ad3      	subs	r3, r2, r3
 80013f2:	2b64      	cmp	r3, #100	@ 0x64
 80013f4:	d902      	bls.n	80013fc <HAL_RCC_OscConfig+0x26c>
          {
            return HAL_TIMEOUT;
 80013f6:	2303      	movs	r3, #3
 80013f8:	f000 bee7 	b.w	80021ca <HAL_RCC_OscConfig+0x103a>
 80013fc:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001400:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001404:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 8001408:	fa93 f3a3 	rbit	r3, r3
 800140c:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
  return result;
 8001410:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001414:	fab3 f383 	clz	r3, r3
 8001418:	b2db      	uxtb	r3, r3
 800141a:	2b3f      	cmp	r3, #63	@ 0x3f
 800141c:	d802      	bhi.n	8001424 <HAL_RCC_OscConfig+0x294>
 800141e:	4b1a      	ldr	r3, [pc, #104]	@ (8001488 <HAL_RCC_OscConfig+0x2f8>)
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	e015      	b.n	8001450 <HAL_RCC_OscConfig+0x2c0>
 8001424:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001428:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800142c:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 8001430:	fa93 f3a3 	rbit	r3, r3
 8001434:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
 8001438:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800143c:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8001440:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 8001444:	fa93 f3a3 	rbit	r3, r3
 8001448:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 800144c:	4b0e      	ldr	r3, [pc, #56]	@ (8001488 <HAL_RCC_OscConfig+0x2f8>)
 800144e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001450:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001454:	f8c7 219c 	str.w	r2, [r7, #412]	@ 0x19c
 8001458:	f8d7 219c 	ldr.w	r2, [r7, #412]	@ 0x19c
 800145c:	fa92 f2a2 	rbit	r2, r2
 8001460:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
  return result;
 8001464:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8001468:	fab2 f282 	clz	r2, r2
 800146c:	b2d2      	uxtb	r2, r2
 800146e:	f042 0220 	orr.w	r2, r2, #32
 8001472:	b2d2      	uxtb	r2, r2
 8001474:	f002 021f 	and.w	r2, r2, #31
 8001478:	2101      	movs	r1, #1
 800147a:	fa01 f202 	lsl.w	r2, r1, r2
 800147e:	4013      	ands	r3, r2
 8001480:	2b00      	cmp	r3, #0
 8001482:	d1b0      	bne.n	80013e6 <HAL_RCC_OscConfig+0x256>
 8001484:	e003      	b.n	800148e <HAL_RCC_OscConfig+0x2fe>
 8001486:	bf00      	nop
 8001488:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800148c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800148e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001492:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	f003 0302 	and.w	r3, r3, #2
 800149e:	2b00      	cmp	r3, #0
 80014a0:	f000 816d 	beq.w	800177e <HAL_RCC_OscConfig+0x5ee>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80014a4:	4bcd      	ldr	r3, [pc, #820]	@ (80017dc <HAL_RCC_OscConfig+0x64c>)
 80014a6:	685b      	ldr	r3, [r3, #4]
 80014a8:	f003 030c 	and.w	r3, r3, #12
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d00c      	beq.n	80014ca <HAL_RCC_OscConfig+0x33a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80014b0:	4bca      	ldr	r3, [pc, #808]	@ (80017dc <HAL_RCC_OscConfig+0x64c>)
 80014b2:	685b      	ldr	r3, [r3, #4]
 80014b4:	f003 030c 	and.w	r3, r3, #12
 80014b8:	2b08      	cmp	r3, #8
 80014ba:	d16e      	bne.n	800159a <HAL_RCC_OscConfig+0x40a>
 80014bc:	4bc7      	ldr	r3, [pc, #796]	@ (80017dc <HAL_RCC_OscConfig+0x64c>)
 80014be:	685b      	ldr	r3, [r3, #4]
 80014c0:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 80014c4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80014c8:	d167      	bne.n	800159a <HAL_RCC_OscConfig+0x40a>
 80014ca:	2302      	movs	r3, #2
 80014cc:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014d0:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 80014d4:	fa93 f3a3 	rbit	r3, r3
 80014d8:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
  return result;
 80014dc:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80014e0:	fab3 f383 	clz	r3, r3
 80014e4:	b2db      	uxtb	r3, r3
 80014e6:	2b3f      	cmp	r3, #63	@ 0x3f
 80014e8:	d802      	bhi.n	80014f0 <HAL_RCC_OscConfig+0x360>
 80014ea:	4bbc      	ldr	r3, [pc, #752]	@ (80017dc <HAL_RCC_OscConfig+0x64c>)
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	e013      	b.n	8001518 <HAL_RCC_OscConfig+0x388>
 80014f0:	2302      	movs	r3, #2
 80014f2:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014f6:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 80014fa:	fa93 f3a3 	rbit	r3, r3
 80014fe:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
 8001502:	2302      	movs	r3, #2
 8001504:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8001508:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 800150c:	fa93 f3a3 	rbit	r3, r3
 8001510:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8001514:	4bb1      	ldr	r3, [pc, #708]	@ (80017dc <HAL_RCC_OscConfig+0x64c>)
 8001516:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001518:	2202      	movs	r2, #2
 800151a:	f8c7 217c 	str.w	r2, [r7, #380]	@ 0x17c
 800151e:	f8d7 217c 	ldr.w	r2, [r7, #380]	@ 0x17c
 8001522:	fa92 f2a2 	rbit	r2, r2
 8001526:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
  return result;
 800152a:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 800152e:	fab2 f282 	clz	r2, r2
 8001532:	b2d2      	uxtb	r2, r2
 8001534:	f042 0220 	orr.w	r2, r2, #32
 8001538:	b2d2      	uxtb	r2, r2
 800153a:	f002 021f 	and.w	r2, r2, #31
 800153e:	2101      	movs	r1, #1
 8001540:	fa01 f202 	lsl.w	r2, r1, r2
 8001544:	4013      	ands	r3, r2
 8001546:	2b00      	cmp	r3, #0
 8001548:	d00a      	beq.n	8001560 <HAL_RCC_OscConfig+0x3d0>
 800154a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800154e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	68db      	ldr	r3, [r3, #12]
 8001556:	2b01      	cmp	r3, #1
 8001558:	d002      	beq.n	8001560 <HAL_RCC_OscConfig+0x3d0>
      {
        return HAL_ERROR;
 800155a:	2301      	movs	r3, #1
 800155c:	f000 be35 	b.w	80021ca <HAL_RCC_OscConfig+0x103a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001560:	4b9e      	ldr	r3, [pc, #632]	@ (80017dc <HAL_RCC_OscConfig+0x64c>)
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001568:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800156c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	691b      	ldr	r3, [r3, #16]
 8001574:	21f8      	movs	r1, #248	@ 0xf8
 8001576:	f8c7 1174 	str.w	r1, [r7, #372]	@ 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800157a:	f8d7 1174 	ldr.w	r1, [r7, #372]	@ 0x174
 800157e:	fa91 f1a1 	rbit	r1, r1
 8001582:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
  return result;
 8001586:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 800158a:	fab1 f181 	clz	r1, r1
 800158e:	b2c9      	uxtb	r1, r1
 8001590:	408b      	lsls	r3, r1
 8001592:	4992      	ldr	r1, [pc, #584]	@ (80017dc <HAL_RCC_OscConfig+0x64c>)
 8001594:	4313      	orrs	r3, r2
 8001596:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001598:	e0f1      	b.n	800177e <HAL_RCC_OscConfig+0x5ee>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800159a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800159e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	68db      	ldr	r3, [r3, #12]
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	f000 8083 	beq.w	80016b2 <HAL_RCC_OscConfig+0x522>
 80015ac:	2301      	movs	r3, #1
 80015ae:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015b2:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 80015b6:	fa93 f3a3 	rbit	r3, r3
 80015ba:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
  return result;
 80015be:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80015c2:	fab3 f383 	clz	r3, r3
 80015c6:	b2db      	uxtb	r3, r3
 80015c8:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80015cc:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80015d0:	009b      	lsls	r3, r3, #2
 80015d2:	461a      	mov	r2, r3
 80015d4:	2301      	movs	r3, #1
 80015d6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015d8:	f7ff f902 	bl	80007e0 <HAL_GetTick>
 80015dc:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80015e0:	e00a      	b.n	80015f8 <HAL_RCC_OscConfig+0x468>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80015e2:	f7ff f8fd 	bl	80007e0 <HAL_GetTick>
 80015e6:	4602      	mov	r2, r0
 80015e8:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80015ec:	1ad3      	subs	r3, r2, r3
 80015ee:	2b02      	cmp	r3, #2
 80015f0:	d902      	bls.n	80015f8 <HAL_RCC_OscConfig+0x468>
          {
            return HAL_TIMEOUT;
 80015f2:	2303      	movs	r3, #3
 80015f4:	f000 bde9 	b.w	80021ca <HAL_RCC_OscConfig+0x103a>
 80015f8:	2302      	movs	r3, #2
 80015fa:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015fe:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 8001602:	fa93 f3a3 	rbit	r3, r3
 8001606:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
  return result;
 800160a:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800160e:	fab3 f383 	clz	r3, r3
 8001612:	b2db      	uxtb	r3, r3
 8001614:	2b3f      	cmp	r3, #63	@ 0x3f
 8001616:	d802      	bhi.n	800161e <HAL_RCC_OscConfig+0x48e>
 8001618:	4b70      	ldr	r3, [pc, #448]	@ (80017dc <HAL_RCC_OscConfig+0x64c>)
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	e013      	b.n	8001646 <HAL_RCC_OscConfig+0x4b6>
 800161e:	2302      	movs	r3, #2
 8001620:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001624:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8001628:	fa93 f3a3 	rbit	r3, r3
 800162c:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 8001630:	2302      	movs	r3, #2
 8001632:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8001636:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 800163a:	fa93 f3a3 	rbit	r3, r3
 800163e:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8001642:	4b66      	ldr	r3, [pc, #408]	@ (80017dc <HAL_RCC_OscConfig+0x64c>)
 8001644:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001646:	2202      	movs	r2, #2
 8001648:	f8c7 214c 	str.w	r2, [r7, #332]	@ 0x14c
 800164c:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 8001650:	fa92 f2a2 	rbit	r2, r2
 8001654:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
  return result;
 8001658:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 800165c:	fab2 f282 	clz	r2, r2
 8001660:	b2d2      	uxtb	r2, r2
 8001662:	f042 0220 	orr.w	r2, r2, #32
 8001666:	b2d2      	uxtb	r2, r2
 8001668:	f002 021f 	and.w	r2, r2, #31
 800166c:	2101      	movs	r1, #1
 800166e:	fa01 f202 	lsl.w	r2, r1, r2
 8001672:	4013      	ands	r3, r2
 8001674:	2b00      	cmp	r3, #0
 8001676:	d0b4      	beq.n	80015e2 <HAL_RCC_OscConfig+0x452>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001678:	4b58      	ldr	r3, [pc, #352]	@ (80017dc <HAL_RCC_OscConfig+0x64c>)
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001680:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001684:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	691b      	ldr	r3, [r3, #16]
 800168c:	21f8      	movs	r1, #248	@ 0xf8
 800168e:	f8c7 1144 	str.w	r1, [r7, #324]	@ 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001692:	f8d7 1144 	ldr.w	r1, [r7, #324]	@ 0x144
 8001696:	fa91 f1a1 	rbit	r1, r1
 800169a:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
  return result;
 800169e:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 80016a2:	fab1 f181 	clz	r1, r1
 80016a6:	b2c9      	uxtb	r1, r1
 80016a8:	408b      	lsls	r3, r1
 80016aa:	494c      	ldr	r1, [pc, #304]	@ (80017dc <HAL_RCC_OscConfig+0x64c>)
 80016ac:	4313      	orrs	r3, r2
 80016ae:	600b      	str	r3, [r1, #0]
 80016b0:	e065      	b.n	800177e <HAL_RCC_OscConfig+0x5ee>
 80016b2:	2301      	movs	r3, #1
 80016b4:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016b8:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 80016bc:	fa93 f3a3 	rbit	r3, r3
 80016c0:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
  return result;
 80016c4:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80016c8:	fab3 f383 	clz	r3, r3
 80016cc:	b2db      	uxtb	r3, r3
 80016ce:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80016d2:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80016d6:	009b      	lsls	r3, r3, #2
 80016d8:	461a      	mov	r2, r3
 80016da:	2300      	movs	r3, #0
 80016dc:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016de:	f7ff f87f 	bl	80007e0 <HAL_GetTick>
 80016e2:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80016e6:	e00a      	b.n	80016fe <HAL_RCC_OscConfig+0x56e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80016e8:	f7ff f87a 	bl	80007e0 <HAL_GetTick>
 80016ec:	4602      	mov	r2, r0
 80016ee:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80016f2:	1ad3      	subs	r3, r2, r3
 80016f4:	2b02      	cmp	r3, #2
 80016f6:	d902      	bls.n	80016fe <HAL_RCC_OscConfig+0x56e>
          {
            return HAL_TIMEOUT;
 80016f8:	2303      	movs	r3, #3
 80016fa:	f000 bd66 	b.w	80021ca <HAL_RCC_OscConfig+0x103a>
 80016fe:	2302      	movs	r3, #2
 8001700:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001704:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8001708:	fa93 f3a3 	rbit	r3, r3
 800170c:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  return result;
 8001710:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001714:	fab3 f383 	clz	r3, r3
 8001718:	b2db      	uxtb	r3, r3
 800171a:	2b3f      	cmp	r3, #63	@ 0x3f
 800171c:	d802      	bhi.n	8001724 <HAL_RCC_OscConfig+0x594>
 800171e:	4b2f      	ldr	r3, [pc, #188]	@ (80017dc <HAL_RCC_OscConfig+0x64c>)
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	e013      	b.n	800174c <HAL_RCC_OscConfig+0x5bc>
 8001724:	2302      	movs	r3, #2
 8001726:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800172a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800172e:	fa93 f3a3 	rbit	r3, r3
 8001732:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 8001736:	2302      	movs	r3, #2
 8001738:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 800173c:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8001740:	fa93 f3a3 	rbit	r3, r3
 8001744:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8001748:	4b24      	ldr	r3, [pc, #144]	@ (80017dc <HAL_RCC_OscConfig+0x64c>)
 800174a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800174c:	2202      	movs	r2, #2
 800174e:	f8c7 211c 	str.w	r2, [r7, #284]	@ 0x11c
 8001752:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 8001756:	fa92 f2a2 	rbit	r2, r2
 800175a:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
  return result;
 800175e:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8001762:	fab2 f282 	clz	r2, r2
 8001766:	b2d2      	uxtb	r2, r2
 8001768:	f042 0220 	orr.w	r2, r2, #32
 800176c:	b2d2      	uxtb	r2, r2
 800176e:	f002 021f 	and.w	r2, r2, #31
 8001772:	2101      	movs	r1, #1
 8001774:	fa01 f202 	lsl.w	r2, r1, r2
 8001778:	4013      	ands	r3, r2
 800177a:	2b00      	cmp	r3, #0
 800177c:	d1b4      	bne.n	80016e8 <HAL_RCC_OscConfig+0x558>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800177e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001782:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	f003 0308 	and.w	r3, r3, #8
 800178e:	2b00      	cmp	r3, #0
 8001790:	f000 8119 	beq.w	80019c6 <HAL_RCC_OscConfig+0x836>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001794:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001798:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	695b      	ldr	r3, [r3, #20]
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	f000 8082 	beq.w	80018aa <HAL_RCC_OscConfig+0x71a>
 80017a6:	2301      	movs	r3, #1
 80017a8:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80017b0:	fa93 f3a3 	rbit	r3, r3
 80017b4:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
  return result;
 80017b8:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80017bc:	fab3 f383 	clz	r3, r3
 80017c0:	b2db      	uxtb	r3, r3
 80017c2:	461a      	mov	r2, r3
 80017c4:	4b06      	ldr	r3, [pc, #24]	@ (80017e0 <HAL_RCC_OscConfig+0x650>)
 80017c6:	4413      	add	r3, r2
 80017c8:	009b      	lsls	r3, r3, #2
 80017ca:	461a      	mov	r2, r3
 80017cc:	2301      	movs	r3, #1
 80017ce:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017d0:	f7ff f806 	bl	80007e0 <HAL_GetTick>
 80017d4:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80017d8:	e00f      	b.n	80017fa <HAL_RCC_OscConfig+0x66a>
 80017da:	bf00      	nop
 80017dc:	40021000 	.word	0x40021000
 80017e0:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80017e4:	f7fe fffc 	bl	80007e0 <HAL_GetTick>
 80017e8:	4602      	mov	r2, r0
 80017ea:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80017ee:	1ad3      	subs	r3, r2, r3
 80017f0:	2b02      	cmp	r3, #2
 80017f2:	d902      	bls.n	80017fa <HAL_RCC_OscConfig+0x66a>
        {
          return HAL_TIMEOUT;
 80017f4:	2303      	movs	r3, #3
 80017f6:	f000 bce8 	b.w	80021ca <HAL_RCC_OscConfig+0x103a>
 80017fa:	2302      	movs	r3, #2
 80017fc:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001800:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001804:	fa93 f2a3 	rbit	r2, r3
 8001808:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800180c:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8001810:	601a      	str	r2, [r3, #0]
 8001812:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001816:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800181a:	2202      	movs	r2, #2
 800181c:	601a      	str	r2, [r3, #0]
 800181e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001822:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	fa93 f2a3 	rbit	r2, r3
 800182c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001830:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8001834:	601a      	str	r2, [r3, #0]
 8001836:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800183a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800183e:	2202      	movs	r2, #2
 8001840:	601a      	str	r2, [r3, #0]
 8001842:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001846:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	fa93 f2a3 	rbit	r2, r3
 8001850:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001854:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8001858:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800185a:	4bb0      	ldr	r3, [pc, #704]	@ (8001b1c <HAL_RCC_OscConfig+0x98c>)
 800185c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800185e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001862:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001866:	2102      	movs	r1, #2
 8001868:	6019      	str	r1, [r3, #0]
 800186a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800186e:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	fa93 f1a3 	rbit	r1, r3
 8001878:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800187c:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001880:	6019      	str	r1, [r3, #0]
  return result;
 8001882:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001886:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	fab3 f383 	clz	r3, r3
 8001890:	b2db      	uxtb	r3, r3
 8001892:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8001896:	b2db      	uxtb	r3, r3
 8001898:	f003 031f 	and.w	r3, r3, #31
 800189c:	2101      	movs	r1, #1
 800189e:	fa01 f303 	lsl.w	r3, r1, r3
 80018a2:	4013      	ands	r3, r2
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d09d      	beq.n	80017e4 <HAL_RCC_OscConfig+0x654>
 80018a8:	e08d      	b.n	80019c6 <HAL_RCC_OscConfig+0x836>
 80018aa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80018ae:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80018b2:	2201      	movs	r2, #1
 80018b4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018b6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80018ba:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	fa93 f2a3 	rbit	r2, r3
 80018c4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80018c8:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80018cc:	601a      	str	r2, [r3, #0]
  return result;
 80018ce:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80018d2:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80018d6:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80018d8:	fab3 f383 	clz	r3, r3
 80018dc:	b2db      	uxtb	r3, r3
 80018de:	461a      	mov	r2, r3
 80018e0:	4b8f      	ldr	r3, [pc, #572]	@ (8001b20 <HAL_RCC_OscConfig+0x990>)
 80018e2:	4413      	add	r3, r2
 80018e4:	009b      	lsls	r3, r3, #2
 80018e6:	461a      	mov	r2, r3
 80018e8:	2300      	movs	r3, #0
 80018ea:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018ec:	f7fe ff78 	bl	80007e0 <HAL_GetTick>
 80018f0:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80018f4:	e00a      	b.n	800190c <HAL_RCC_OscConfig+0x77c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80018f6:	f7fe ff73 	bl	80007e0 <HAL_GetTick>
 80018fa:	4602      	mov	r2, r0
 80018fc:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001900:	1ad3      	subs	r3, r2, r3
 8001902:	2b02      	cmp	r3, #2
 8001904:	d902      	bls.n	800190c <HAL_RCC_OscConfig+0x77c>
        {
          return HAL_TIMEOUT;
 8001906:	2303      	movs	r3, #3
 8001908:	f000 bc5f 	b.w	80021ca <HAL_RCC_OscConfig+0x103a>
 800190c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001910:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8001914:	2202      	movs	r2, #2
 8001916:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001918:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800191c:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	fa93 f2a3 	rbit	r2, r3
 8001926:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800192a:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800192e:	601a      	str	r2, [r3, #0]
 8001930:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001934:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001938:	2202      	movs	r2, #2
 800193a:	601a      	str	r2, [r3, #0]
 800193c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001940:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	fa93 f2a3 	rbit	r2, r3
 800194a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800194e:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8001952:	601a      	str	r2, [r3, #0]
 8001954:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001958:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800195c:	2202      	movs	r2, #2
 800195e:	601a      	str	r2, [r3, #0]
 8001960:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001964:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	fa93 f2a3 	rbit	r2, r3
 800196e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001972:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8001976:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001978:	4b68      	ldr	r3, [pc, #416]	@ (8001b1c <HAL_RCC_OscConfig+0x98c>)
 800197a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800197c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001980:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8001984:	2102      	movs	r1, #2
 8001986:	6019      	str	r1, [r3, #0]
 8001988:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800198c:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	fa93 f1a3 	rbit	r1, r3
 8001996:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800199a:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 800199e:	6019      	str	r1, [r3, #0]
  return result;
 80019a0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80019a4:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	fab3 f383 	clz	r3, r3
 80019ae:	b2db      	uxtb	r3, r3
 80019b0:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80019b4:	b2db      	uxtb	r3, r3
 80019b6:	f003 031f 	and.w	r3, r3, #31
 80019ba:	2101      	movs	r1, #1
 80019bc:	fa01 f303 	lsl.w	r3, r1, r3
 80019c0:	4013      	ands	r3, r2
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d197      	bne.n	80018f6 <HAL_RCC_OscConfig+0x766>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80019c6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80019ca:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	f003 0304 	and.w	r3, r3, #4
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	f000 819c 	beq.w	8001d14 <HAL_RCC_OscConfig+0xb84>
  {
    FlagStatus       pwrclkchanged = RESET;
 80019dc:	2300      	movs	r3, #0
 80019de:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80019e2:	4b4e      	ldr	r3, [pc, #312]	@ (8001b1c <HAL_RCC_OscConfig+0x98c>)
 80019e4:	69db      	ldr	r3, [r3, #28]
 80019e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d116      	bne.n	8001a1c <HAL_RCC_OscConfig+0x88c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80019ee:	4b4b      	ldr	r3, [pc, #300]	@ (8001b1c <HAL_RCC_OscConfig+0x98c>)
 80019f0:	69db      	ldr	r3, [r3, #28]
 80019f2:	4a4a      	ldr	r2, [pc, #296]	@ (8001b1c <HAL_RCC_OscConfig+0x98c>)
 80019f4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80019f8:	61d3      	str	r3, [r2, #28]
 80019fa:	4b48      	ldr	r3, [pc, #288]	@ (8001b1c <HAL_RCC_OscConfig+0x98c>)
 80019fc:	69db      	ldr	r3, [r3, #28]
 80019fe:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8001a02:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001a06:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001a0a:	601a      	str	r2, [r3, #0]
 8001a0c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001a10:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001a14:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8001a16:	2301      	movs	r3, #1
 8001a18:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a1c:	4b41      	ldr	r3, [pc, #260]	@ (8001b24 <HAL_RCC_OscConfig+0x994>)
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d11a      	bne.n	8001a5e <HAL_RCC_OscConfig+0x8ce>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001a28:	4b3e      	ldr	r3, [pc, #248]	@ (8001b24 <HAL_RCC_OscConfig+0x994>)
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	4a3d      	ldr	r2, [pc, #244]	@ (8001b24 <HAL_RCC_OscConfig+0x994>)
 8001a2e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a32:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001a34:	f7fe fed4 	bl	80007e0 <HAL_GetTick>
 8001a38:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a3c:	e009      	b.n	8001a52 <HAL_RCC_OscConfig+0x8c2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a3e:	f7fe fecf 	bl	80007e0 <HAL_GetTick>
 8001a42:	4602      	mov	r2, r0
 8001a44:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001a48:	1ad3      	subs	r3, r2, r3
 8001a4a:	2b64      	cmp	r3, #100	@ 0x64
 8001a4c:	d901      	bls.n	8001a52 <HAL_RCC_OscConfig+0x8c2>
        {
          return HAL_TIMEOUT;
 8001a4e:	2303      	movs	r3, #3
 8001a50:	e3bb      	b.n	80021ca <HAL_RCC_OscConfig+0x103a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a52:	4b34      	ldr	r3, [pc, #208]	@ (8001b24 <HAL_RCC_OscConfig+0x994>)
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d0ef      	beq.n	8001a3e <HAL_RCC_OscConfig+0x8ae>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001a5e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001a62:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	689b      	ldr	r3, [r3, #8]
 8001a6a:	2b01      	cmp	r3, #1
 8001a6c:	d106      	bne.n	8001a7c <HAL_RCC_OscConfig+0x8ec>
 8001a6e:	4b2b      	ldr	r3, [pc, #172]	@ (8001b1c <HAL_RCC_OscConfig+0x98c>)
 8001a70:	6a1b      	ldr	r3, [r3, #32]
 8001a72:	4a2a      	ldr	r2, [pc, #168]	@ (8001b1c <HAL_RCC_OscConfig+0x98c>)
 8001a74:	f043 0301 	orr.w	r3, r3, #1
 8001a78:	6213      	str	r3, [r2, #32]
 8001a7a:	e035      	b.n	8001ae8 <HAL_RCC_OscConfig+0x958>
 8001a7c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001a80:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	689b      	ldr	r3, [r3, #8]
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d10c      	bne.n	8001aa6 <HAL_RCC_OscConfig+0x916>
 8001a8c:	4b23      	ldr	r3, [pc, #140]	@ (8001b1c <HAL_RCC_OscConfig+0x98c>)
 8001a8e:	6a1b      	ldr	r3, [r3, #32]
 8001a90:	4a22      	ldr	r2, [pc, #136]	@ (8001b1c <HAL_RCC_OscConfig+0x98c>)
 8001a92:	f023 0301 	bic.w	r3, r3, #1
 8001a96:	6213      	str	r3, [r2, #32]
 8001a98:	4b20      	ldr	r3, [pc, #128]	@ (8001b1c <HAL_RCC_OscConfig+0x98c>)
 8001a9a:	6a1b      	ldr	r3, [r3, #32]
 8001a9c:	4a1f      	ldr	r2, [pc, #124]	@ (8001b1c <HAL_RCC_OscConfig+0x98c>)
 8001a9e:	f023 0304 	bic.w	r3, r3, #4
 8001aa2:	6213      	str	r3, [r2, #32]
 8001aa4:	e020      	b.n	8001ae8 <HAL_RCC_OscConfig+0x958>
 8001aa6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001aaa:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	689b      	ldr	r3, [r3, #8]
 8001ab2:	2b05      	cmp	r3, #5
 8001ab4:	d10c      	bne.n	8001ad0 <HAL_RCC_OscConfig+0x940>
 8001ab6:	4b19      	ldr	r3, [pc, #100]	@ (8001b1c <HAL_RCC_OscConfig+0x98c>)
 8001ab8:	6a1b      	ldr	r3, [r3, #32]
 8001aba:	4a18      	ldr	r2, [pc, #96]	@ (8001b1c <HAL_RCC_OscConfig+0x98c>)
 8001abc:	f043 0304 	orr.w	r3, r3, #4
 8001ac0:	6213      	str	r3, [r2, #32]
 8001ac2:	4b16      	ldr	r3, [pc, #88]	@ (8001b1c <HAL_RCC_OscConfig+0x98c>)
 8001ac4:	6a1b      	ldr	r3, [r3, #32]
 8001ac6:	4a15      	ldr	r2, [pc, #84]	@ (8001b1c <HAL_RCC_OscConfig+0x98c>)
 8001ac8:	f043 0301 	orr.w	r3, r3, #1
 8001acc:	6213      	str	r3, [r2, #32]
 8001ace:	e00b      	b.n	8001ae8 <HAL_RCC_OscConfig+0x958>
 8001ad0:	4b12      	ldr	r3, [pc, #72]	@ (8001b1c <HAL_RCC_OscConfig+0x98c>)
 8001ad2:	6a1b      	ldr	r3, [r3, #32]
 8001ad4:	4a11      	ldr	r2, [pc, #68]	@ (8001b1c <HAL_RCC_OscConfig+0x98c>)
 8001ad6:	f023 0301 	bic.w	r3, r3, #1
 8001ada:	6213      	str	r3, [r2, #32]
 8001adc:	4b0f      	ldr	r3, [pc, #60]	@ (8001b1c <HAL_RCC_OscConfig+0x98c>)
 8001ade:	6a1b      	ldr	r3, [r3, #32]
 8001ae0:	4a0e      	ldr	r2, [pc, #56]	@ (8001b1c <HAL_RCC_OscConfig+0x98c>)
 8001ae2:	f023 0304 	bic.w	r3, r3, #4
 8001ae6:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001ae8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001aec:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	689b      	ldr	r3, [r3, #8]
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	f000 8085 	beq.w	8001c04 <HAL_RCC_OscConfig+0xa74>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001afa:	f7fe fe71 	bl	80007e0 <HAL_GetTick>
 8001afe:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b02:	e011      	b.n	8001b28 <HAL_RCC_OscConfig+0x998>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001b04:	f7fe fe6c 	bl	80007e0 <HAL_GetTick>
 8001b08:	4602      	mov	r2, r0
 8001b0a:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001b0e:	1ad3      	subs	r3, r2, r3
 8001b10:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b14:	4293      	cmp	r3, r2
 8001b16:	d907      	bls.n	8001b28 <HAL_RCC_OscConfig+0x998>
        {
          return HAL_TIMEOUT;
 8001b18:	2303      	movs	r3, #3
 8001b1a:	e356      	b.n	80021ca <HAL_RCC_OscConfig+0x103a>
 8001b1c:	40021000 	.word	0x40021000
 8001b20:	10908120 	.word	0x10908120
 8001b24:	40007000 	.word	0x40007000
 8001b28:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001b2c:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8001b30:	2202      	movs	r2, #2
 8001b32:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b34:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001b38:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	fa93 f2a3 	rbit	r2, r3
 8001b42:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001b46:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8001b4a:	601a      	str	r2, [r3, #0]
 8001b4c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001b50:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8001b54:	2202      	movs	r2, #2
 8001b56:	601a      	str	r2, [r3, #0]
 8001b58:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001b5c:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	fa93 f2a3 	rbit	r2, r3
 8001b66:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001b6a:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8001b6e:	601a      	str	r2, [r3, #0]
  return result;
 8001b70:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001b74:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8001b78:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b7a:	fab3 f383 	clz	r3, r3
 8001b7e:	b2db      	uxtb	r3, r3
 8001b80:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8001b84:	b2db      	uxtb	r3, r3
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d102      	bne.n	8001b90 <HAL_RCC_OscConfig+0xa00>
 8001b8a:	4b98      	ldr	r3, [pc, #608]	@ (8001dec <HAL_RCC_OscConfig+0xc5c>)
 8001b8c:	6a1b      	ldr	r3, [r3, #32]
 8001b8e:	e013      	b.n	8001bb8 <HAL_RCC_OscConfig+0xa28>
 8001b90:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001b94:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8001b98:	2202      	movs	r2, #2
 8001b9a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b9c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001ba0:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	fa93 f2a3 	rbit	r2, r3
 8001baa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001bae:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
 8001bb2:	601a      	str	r2, [r3, #0]
 8001bb4:	4b8d      	ldr	r3, [pc, #564]	@ (8001dec <HAL_RCC_OscConfig+0xc5c>)
 8001bb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bb8:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001bbc:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8001bc0:	2102      	movs	r1, #2
 8001bc2:	6011      	str	r1, [r2, #0]
 8001bc4:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001bc8:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8001bcc:	6812      	ldr	r2, [r2, #0]
 8001bce:	fa92 f1a2 	rbit	r1, r2
 8001bd2:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001bd6:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 8001bda:	6011      	str	r1, [r2, #0]
  return result;
 8001bdc:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001be0:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 8001be4:	6812      	ldr	r2, [r2, #0]
 8001be6:	fab2 f282 	clz	r2, r2
 8001bea:	b2d2      	uxtb	r2, r2
 8001bec:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001bf0:	b2d2      	uxtb	r2, r2
 8001bf2:	f002 021f 	and.w	r2, r2, #31
 8001bf6:	2101      	movs	r1, #1
 8001bf8:	fa01 f202 	lsl.w	r2, r1, r2
 8001bfc:	4013      	ands	r3, r2
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d080      	beq.n	8001b04 <HAL_RCC_OscConfig+0x974>
 8001c02:	e07d      	b.n	8001d00 <HAL_RCC_OscConfig+0xb70>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c04:	f7fe fdec 	bl	80007e0 <HAL_GetTick>
 8001c08:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c0c:	e00b      	b.n	8001c26 <HAL_RCC_OscConfig+0xa96>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001c0e:	f7fe fde7 	bl	80007e0 <HAL_GetTick>
 8001c12:	4602      	mov	r2, r0
 8001c14:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001c18:	1ad3      	subs	r3, r2, r3
 8001c1a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c1e:	4293      	cmp	r3, r2
 8001c20:	d901      	bls.n	8001c26 <HAL_RCC_OscConfig+0xa96>
        {
          return HAL_TIMEOUT;
 8001c22:	2303      	movs	r3, #3
 8001c24:	e2d1      	b.n	80021ca <HAL_RCC_OscConfig+0x103a>
 8001c26:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001c2a:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8001c2e:	2202      	movs	r2, #2
 8001c30:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c32:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001c36:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	fa93 f2a3 	rbit	r2, r3
 8001c40:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001c44:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8001c48:	601a      	str	r2, [r3, #0]
 8001c4a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001c4e:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8001c52:	2202      	movs	r2, #2
 8001c54:	601a      	str	r2, [r3, #0]
 8001c56:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001c5a:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	fa93 f2a3 	rbit	r2, r3
 8001c64:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001c68:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8001c6c:	601a      	str	r2, [r3, #0]
  return result;
 8001c6e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001c72:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8001c76:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c78:	fab3 f383 	clz	r3, r3
 8001c7c:	b2db      	uxtb	r3, r3
 8001c7e:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8001c82:	b2db      	uxtb	r3, r3
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d102      	bne.n	8001c8e <HAL_RCC_OscConfig+0xafe>
 8001c88:	4b58      	ldr	r3, [pc, #352]	@ (8001dec <HAL_RCC_OscConfig+0xc5c>)
 8001c8a:	6a1b      	ldr	r3, [r3, #32]
 8001c8c:	e013      	b.n	8001cb6 <HAL_RCC_OscConfig+0xb26>
 8001c8e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001c92:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8001c96:	2202      	movs	r2, #2
 8001c98:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c9a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001c9e:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	fa93 f2a3 	rbit	r2, r3
 8001ca8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001cac:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 8001cb0:	601a      	str	r2, [r3, #0]
 8001cb2:	4b4e      	ldr	r3, [pc, #312]	@ (8001dec <HAL_RCC_OscConfig+0xc5c>)
 8001cb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cb6:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001cba:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8001cbe:	2102      	movs	r1, #2
 8001cc0:	6011      	str	r1, [r2, #0]
 8001cc2:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001cc6:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8001cca:	6812      	ldr	r2, [r2, #0]
 8001ccc:	fa92 f1a2 	rbit	r1, r2
 8001cd0:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001cd4:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 8001cd8:	6011      	str	r1, [r2, #0]
  return result;
 8001cda:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001cde:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 8001ce2:	6812      	ldr	r2, [r2, #0]
 8001ce4:	fab2 f282 	clz	r2, r2
 8001ce8:	b2d2      	uxtb	r2, r2
 8001cea:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001cee:	b2d2      	uxtb	r2, r2
 8001cf0:	f002 021f 	and.w	r2, r2, #31
 8001cf4:	2101      	movs	r1, #1
 8001cf6:	fa01 f202 	lsl.w	r2, r1, r2
 8001cfa:	4013      	ands	r3, r2
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d186      	bne.n	8001c0e <HAL_RCC_OscConfig+0xa7e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001d00:	f897 3207 	ldrb.w	r3, [r7, #519]	@ 0x207
 8001d04:	2b01      	cmp	r3, #1
 8001d06:	d105      	bne.n	8001d14 <HAL_RCC_OscConfig+0xb84>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d08:	4b38      	ldr	r3, [pc, #224]	@ (8001dec <HAL_RCC_OscConfig+0xc5c>)
 8001d0a:	69db      	ldr	r3, [r3, #28]
 8001d0c:	4a37      	ldr	r2, [pc, #220]	@ (8001dec <HAL_RCC_OscConfig+0xc5c>)
 8001d0e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001d12:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001d14:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001d18:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	699b      	ldr	r3, [r3, #24]
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	f000 8251 	beq.w	80021c8 <HAL_RCC_OscConfig+0x1038>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001d26:	4b31      	ldr	r3, [pc, #196]	@ (8001dec <HAL_RCC_OscConfig+0xc5c>)
 8001d28:	685b      	ldr	r3, [r3, #4]
 8001d2a:	f003 030c 	and.w	r3, r3, #12
 8001d2e:	2b08      	cmp	r3, #8
 8001d30:	f000 820f 	beq.w	8002152 <HAL_RCC_OscConfig+0xfc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001d34:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001d38:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	699b      	ldr	r3, [r3, #24]
 8001d40:	2b02      	cmp	r3, #2
 8001d42:	f040 8165 	bne.w	8002010 <HAL_RCC_OscConfig+0xe80>
 8001d46:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001d4a:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8001d4e:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001d52:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d54:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001d58:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	fa93 f2a3 	rbit	r2, r3
 8001d62:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001d66:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8001d6a:	601a      	str	r2, [r3, #0]
  return result;
 8001d6c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001d70:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8001d74:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d76:	fab3 f383 	clz	r3, r3
 8001d7a:	b2db      	uxtb	r3, r3
 8001d7c:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001d80:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001d84:	009b      	lsls	r3, r3, #2
 8001d86:	461a      	mov	r2, r3
 8001d88:	2300      	movs	r3, #0
 8001d8a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d8c:	f7fe fd28 	bl	80007e0 <HAL_GetTick>
 8001d90:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d94:	e009      	b.n	8001daa <HAL_RCC_OscConfig+0xc1a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001d96:	f7fe fd23 	bl	80007e0 <HAL_GetTick>
 8001d9a:	4602      	mov	r2, r0
 8001d9c:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001da0:	1ad3      	subs	r3, r2, r3
 8001da2:	2b02      	cmp	r3, #2
 8001da4:	d901      	bls.n	8001daa <HAL_RCC_OscConfig+0xc1a>
          {
            return HAL_TIMEOUT;
 8001da6:	2303      	movs	r3, #3
 8001da8:	e20f      	b.n	80021ca <HAL_RCC_OscConfig+0x103a>
 8001daa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001dae:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8001db2:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001db6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001db8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001dbc:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	fa93 f2a3 	rbit	r2, r3
 8001dc6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001dca:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8001dce:	601a      	str	r2, [r3, #0]
  return result;
 8001dd0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001dd4:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8001dd8:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001dda:	fab3 f383 	clz	r3, r3
 8001dde:	b2db      	uxtb	r3, r3
 8001de0:	2b3f      	cmp	r3, #63	@ 0x3f
 8001de2:	d805      	bhi.n	8001df0 <HAL_RCC_OscConfig+0xc60>
 8001de4:	4b01      	ldr	r3, [pc, #4]	@ (8001dec <HAL_RCC_OscConfig+0xc5c>)
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	e02a      	b.n	8001e40 <HAL_RCC_OscConfig+0xcb0>
 8001dea:	bf00      	nop
 8001dec:	40021000 	.word	0x40021000
 8001df0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001df4:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8001df8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001dfc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dfe:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001e02:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	fa93 f2a3 	rbit	r2, r3
 8001e0c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001e10:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8001e14:	601a      	str	r2, [r3, #0]
 8001e16:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001e1a:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8001e1e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001e22:	601a      	str	r2, [r3, #0]
 8001e24:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001e28:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	fa93 f2a3 	rbit	r2, r3
 8001e32:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001e36:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 8001e3a:	601a      	str	r2, [r3, #0]
 8001e3c:	4bca      	ldr	r3, [pc, #808]	@ (8002168 <HAL_RCC_OscConfig+0xfd8>)
 8001e3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e40:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001e44:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8001e48:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8001e4c:	6011      	str	r1, [r2, #0]
 8001e4e:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001e52:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8001e56:	6812      	ldr	r2, [r2, #0]
 8001e58:	fa92 f1a2 	rbit	r1, r2
 8001e5c:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001e60:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 8001e64:	6011      	str	r1, [r2, #0]
  return result;
 8001e66:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001e6a:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 8001e6e:	6812      	ldr	r2, [r2, #0]
 8001e70:	fab2 f282 	clz	r2, r2
 8001e74:	b2d2      	uxtb	r2, r2
 8001e76:	f042 0220 	orr.w	r2, r2, #32
 8001e7a:	b2d2      	uxtb	r2, r2
 8001e7c:	f002 021f 	and.w	r2, r2, #31
 8001e80:	2101      	movs	r1, #1
 8001e82:	fa01 f202 	lsl.w	r2, r1, r2
 8001e86:	4013      	ands	r3, r2
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d184      	bne.n	8001d96 <HAL_RCC_OscConfig+0xc06>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001e8c:	4bb6      	ldr	r3, [pc, #728]	@ (8002168 <HAL_RCC_OscConfig+0xfd8>)
 8001e8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e90:	f023 020f 	bic.w	r2, r3, #15
 8001e94:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001e98:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ea0:	49b1      	ldr	r1, [pc, #708]	@ (8002168 <HAL_RCC_OscConfig+0xfd8>)
 8001ea2:	4313      	orrs	r3, r2
 8001ea4:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8001ea6:	4bb0      	ldr	r3, [pc, #704]	@ (8002168 <HAL_RCC_OscConfig+0xfd8>)
 8001ea8:	685b      	ldr	r3, [r3, #4]
 8001eaa:	f423 1276 	bic.w	r2, r3, #4030464	@ 0x3d8000
 8001eae:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001eb2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	6a19      	ldr	r1, [r3, #32]
 8001eba:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001ebe:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	69db      	ldr	r3, [r3, #28]
 8001ec6:	430b      	orrs	r3, r1
 8001ec8:	49a7      	ldr	r1, [pc, #668]	@ (8002168 <HAL_RCC_OscConfig+0xfd8>)
 8001eca:	4313      	orrs	r3, r2
 8001ecc:	604b      	str	r3, [r1, #4]
 8001ece:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001ed2:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8001ed6:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001eda:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001edc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001ee0:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	fa93 f2a3 	rbit	r2, r3
 8001eea:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001eee:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8001ef2:	601a      	str	r2, [r3, #0]
  return result;
 8001ef4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001ef8:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8001efc:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001efe:	fab3 f383 	clz	r3, r3
 8001f02:	b2db      	uxtb	r3, r3
 8001f04:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001f08:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001f0c:	009b      	lsls	r3, r3, #2
 8001f0e:	461a      	mov	r2, r3
 8001f10:	2301      	movs	r3, #1
 8001f12:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f14:	f7fe fc64 	bl	80007e0 <HAL_GetTick>
 8001f18:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001f1c:	e009      	b.n	8001f32 <HAL_RCC_OscConfig+0xda2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f1e:	f7fe fc5f 	bl	80007e0 <HAL_GetTick>
 8001f22:	4602      	mov	r2, r0
 8001f24:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001f28:	1ad3      	subs	r3, r2, r3
 8001f2a:	2b02      	cmp	r3, #2
 8001f2c:	d901      	bls.n	8001f32 <HAL_RCC_OscConfig+0xda2>
          {
            return HAL_TIMEOUT;
 8001f2e:	2303      	movs	r3, #3
 8001f30:	e14b      	b.n	80021ca <HAL_RCC_OscConfig+0x103a>
 8001f32:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001f36:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8001f3a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001f3e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f40:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001f44:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	fa93 f2a3 	rbit	r2, r3
 8001f4e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001f52:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8001f56:	601a      	str	r2, [r3, #0]
  return result;
 8001f58:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001f5c:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8001f60:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001f62:	fab3 f383 	clz	r3, r3
 8001f66:	b2db      	uxtb	r3, r3
 8001f68:	2b3f      	cmp	r3, #63	@ 0x3f
 8001f6a:	d802      	bhi.n	8001f72 <HAL_RCC_OscConfig+0xde2>
 8001f6c:	4b7e      	ldr	r3, [pc, #504]	@ (8002168 <HAL_RCC_OscConfig+0xfd8>)
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	e027      	b.n	8001fc2 <HAL_RCC_OscConfig+0xe32>
 8001f72:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001f76:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8001f7a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001f7e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f80:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001f84:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	fa93 f2a3 	rbit	r2, r3
 8001f8e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001f92:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8001f96:	601a      	str	r2, [r3, #0]
 8001f98:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001f9c:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8001fa0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001fa4:	601a      	str	r2, [r3, #0]
 8001fa6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001faa:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	fa93 f2a3 	rbit	r2, r3
 8001fb4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001fb8:	f5a3 73e4 	sub.w	r3, r3, #456	@ 0x1c8
 8001fbc:	601a      	str	r2, [r3, #0]
 8001fbe:	4b6a      	ldr	r3, [pc, #424]	@ (8002168 <HAL_RCC_OscConfig+0xfd8>)
 8001fc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fc2:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001fc6:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8001fca:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8001fce:	6011      	str	r1, [r2, #0]
 8001fd0:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001fd4:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8001fd8:	6812      	ldr	r2, [r2, #0]
 8001fda:	fa92 f1a2 	rbit	r1, r2
 8001fde:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001fe2:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 8001fe6:	6011      	str	r1, [r2, #0]
  return result;
 8001fe8:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001fec:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 8001ff0:	6812      	ldr	r2, [r2, #0]
 8001ff2:	fab2 f282 	clz	r2, r2
 8001ff6:	b2d2      	uxtb	r2, r2
 8001ff8:	f042 0220 	orr.w	r2, r2, #32
 8001ffc:	b2d2      	uxtb	r2, r2
 8001ffe:	f002 021f 	and.w	r2, r2, #31
 8002002:	2101      	movs	r1, #1
 8002004:	fa01 f202 	lsl.w	r2, r1, r2
 8002008:	4013      	ands	r3, r2
 800200a:	2b00      	cmp	r3, #0
 800200c:	d087      	beq.n	8001f1e <HAL_RCC_OscConfig+0xd8e>
 800200e:	e0db      	b.n	80021c8 <HAL_RCC_OscConfig+0x1038>
 8002010:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002014:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8002018:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800201c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800201e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002022:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	fa93 f2a3 	rbit	r2, r3
 800202c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002030:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8002034:	601a      	str	r2, [r3, #0]
  return result;
 8002036:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800203a:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 800203e:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002040:	fab3 f383 	clz	r3, r3
 8002044:	b2db      	uxtb	r3, r3
 8002046:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800204a:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800204e:	009b      	lsls	r3, r3, #2
 8002050:	461a      	mov	r2, r3
 8002052:	2300      	movs	r3, #0
 8002054:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002056:	f7fe fbc3 	bl	80007e0 <HAL_GetTick>
 800205a:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800205e:	e009      	b.n	8002074 <HAL_RCC_OscConfig+0xee4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002060:	f7fe fbbe 	bl	80007e0 <HAL_GetTick>
 8002064:	4602      	mov	r2, r0
 8002066:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800206a:	1ad3      	subs	r3, r2, r3
 800206c:	2b02      	cmp	r3, #2
 800206e:	d901      	bls.n	8002074 <HAL_RCC_OscConfig+0xee4>
          {
            return HAL_TIMEOUT;
 8002070:	2303      	movs	r3, #3
 8002072:	e0aa      	b.n	80021ca <HAL_RCC_OscConfig+0x103a>
 8002074:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002078:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 800207c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002080:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002082:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002086:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	fa93 f2a3 	rbit	r2, r3
 8002090:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002094:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8002098:	601a      	str	r2, [r3, #0]
  return result;
 800209a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800209e:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 80020a2:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80020a4:	fab3 f383 	clz	r3, r3
 80020a8:	b2db      	uxtb	r3, r3
 80020aa:	2b3f      	cmp	r3, #63	@ 0x3f
 80020ac:	d802      	bhi.n	80020b4 <HAL_RCC_OscConfig+0xf24>
 80020ae:	4b2e      	ldr	r3, [pc, #184]	@ (8002168 <HAL_RCC_OscConfig+0xfd8>)
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	e027      	b.n	8002104 <HAL_RCC_OscConfig+0xf74>
 80020b4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80020b8:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 80020bc:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80020c0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020c2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80020c6:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	fa93 f2a3 	rbit	r2, r3
 80020d0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80020d4:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 80020d8:	601a      	str	r2, [r3, #0]
 80020da:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80020de:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 80020e2:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80020e6:	601a      	str	r2, [r3, #0]
 80020e8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80020ec:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	fa93 f2a3 	rbit	r2, r3
 80020f6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80020fa:	f5a3 73f8 	sub.w	r3, r3, #496	@ 0x1f0
 80020fe:	601a      	str	r2, [r3, #0]
 8002100:	4b19      	ldr	r3, [pc, #100]	@ (8002168 <HAL_RCC_OscConfig+0xfd8>)
 8002102:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002104:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002108:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 800210c:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002110:	6011      	str	r1, [r2, #0]
 8002112:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002116:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 800211a:	6812      	ldr	r2, [r2, #0]
 800211c:	fa92 f1a2 	rbit	r1, r2
 8002120:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002124:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 8002128:	6011      	str	r1, [r2, #0]
  return result;
 800212a:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800212e:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 8002132:	6812      	ldr	r2, [r2, #0]
 8002134:	fab2 f282 	clz	r2, r2
 8002138:	b2d2      	uxtb	r2, r2
 800213a:	f042 0220 	orr.w	r2, r2, #32
 800213e:	b2d2      	uxtb	r2, r2
 8002140:	f002 021f 	and.w	r2, r2, #31
 8002144:	2101      	movs	r1, #1
 8002146:	fa01 f202 	lsl.w	r2, r1, r2
 800214a:	4013      	ands	r3, r2
 800214c:	2b00      	cmp	r3, #0
 800214e:	d187      	bne.n	8002060 <HAL_RCC_OscConfig+0xed0>
 8002150:	e03a      	b.n	80021c8 <HAL_RCC_OscConfig+0x1038>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002152:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002156:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	699b      	ldr	r3, [r3, #24]
 800215e:	2b01      	cmp	r3, #1
 8002160:	d104      	bne.n	800216c <HAL_RCC_OscConfig+0xfdc>
      {
        return HAL_ERROR;
 8002162:	2301      	movs	r3, #1
 8002164:	e031      	b.n	80021ca <HAL_RCC_OscConfig+0x103a>
 8002166:	bf00      	nop
 8002168:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800216c:	4b19      	ldr	r3, [pc, #100]	@ (80021d4 <HAL_RCC_OscConfig+0x1044>)
 800216e:	685b      	ldr	r3, [r3, #4]
 8002170:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 8002174:	4b17      	ldr	r3, [pc, #92]	@ (80021d4 <HAL_RCC_OscConfig+0x1044>)
 8002176:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002178:	f8c7 31f8 	str.w	r3, [r7, #504]	@ 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800217c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8002180:	f403 32c0 	and.w	r2, r3, #98304	@ 0x18000
 8002184:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002188:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	69db      	ldr	r3, [r3, #28]
 8002190:	429a      	cmp	r2, r3
 8002192:	d117      	bne.n	80021c4 <HAL_RCC_OscConfig+0x1034>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8002194:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8002198:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800219c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80021a0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80021a8:	429a      	cmp	r2, r3
 80021aa:	d10b      	bne.n	80021c4 <HAL_RCC_OscConfig+0x1034>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 80021ac:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80021b0:	f003 020f 	and.w	r2, r3, #15
 80021b4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80021b8:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 80021c0:	429a      	cmp	r2, r3
 80021c2:	d001      	beq.n	80021c8 <HAL_RCC_OscConfig+0x1038>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 80021c4:	2301      	movs	r3, #1
 80021c6:	e000      	b.n	80021ca <HAL_RCC_OscConfig+0x103a>
        }
      }
    }
  }

  return HAL_OK;
 80021c8:	2300      	movs	r3, #0
}
 80021ca:	4618      	mov	r0, r3
 80021cc:	f507 7702 	add.w	r7, r7, #520	@ 0x208
 80021d0:	46bd      	mov	sp, r7
 80021d2:	bd80      	pop	{r7, pc}
 80021d4:	40021000 	.word	0x40021000

080021d8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	b09e      	sub	sp, #120	@ 0x78
 80021dc:	af00      	add	r7, sp, #0
 80021de:	6078      	str	r0, [r7, #4]
 80021e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80021e2:	2300      	movs	r3, #0
 80021e4:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d101      	bne.n	80021f0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80021ec:	2301      	movs	r3, #1
 80021ee:	e154      	b.n	800249a <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80021f0:	4b89      	ldr	r3, [pc, #548]	@ (8002418 <HAL_RCC_ClockConfig+0x240>)
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	f003 0307 	and.w	r3, r3, #7
 80021f8:	683a      	ldr	r2, [r7, #0]
 80021fa:	429a      	cmp	r2, r3
 80021fc:	d910      	bls.n	8002220 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021fe:	4b86      	ldr	r3, [pc, #536]	@ (8002418 <HAL_RCC_ClockConfig+0x240>)
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	f023 0207 	bic.w	r2, r3, #7
 8002206:	4984      	ldr	r1, [pc, #528]	@ (8002418 <HAL_RCC_ClockConfig+0x240>)
 8002208:	683b      	ldr	r3, [r7, #0]
 800220a:	4313      	orrs	r3, r2
 800220c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800220e:	4b82      	ldr	r3, [pc, #520]	@ (8002418 <HAL_RCC_ClockConfig+0x240>)
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	f003 0307 	and.w	r3, r3, #7
 8002216:	683a      	ldr	r2, [r7, #0]
 8002218:	429a      	cmp	r2, r3
 800221a:	d001      	beq.n	8002220 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800221c:	2301      	movs	r3, #1
 800221e:	e13c      	b.n	800249a <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	f003 0302 	and.w	r3, r3, #2
 8002228:	2b00      	cmp	r3, #0
 800222a:	d008      	beq.n	800223e <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800222c:	4b7b      	ldr	r3, [pc, #492]	@ (800241c <HAL_RCC_ClockConfig+0x244>)
 800222e:	685b      	ldr	r3, [r3, #4]
 8002230:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	689b      	ldr	r3, [r3, #8]
 8002238:	4978      	ldr	r1, [pc, #480]	@ (800241c <HAL_RCC_ClockConfig+0x244>)
 800223a:	4313      	orrs	r3, r2
 800223c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	f003 0301 	and.w	r3, r3, #1
 8002246:	2b00      	cmp	r3, #0
 8002248:	f000 80cd 	beq.w	80023e6 <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	685b      	ldr	r3, [r3, #4]
 8002250:	2b01      	cmp	r3, #1
 8002252:	d137      	bne.n	80022c4 <HAL_RCC_ClockConfig+0xec>
 8002254:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002258:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800225a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800225c:	fa93 f3a3 	rbit	r3, r3
 8002260:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8002262:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002264:	fab3 f383 	clz	r3, r3
 8002268:	b2db      	uxtb	r3, r3
 800226a:	2b3f      	cmp	r3, #63	@ 0x3f
 800226c:	d802      	bhi.n	8002274 <HAL_RCC_ClockConfig+0x9c>
 800226e:	4b6b      	ldr	r3, [pc, #428]	@ (800241c <HAL_RCC_ClockConfig+0x244>)
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	e00f      	b.n	8002294 <HAL_RCC_ClockConfig+0xbc>
 8002274:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002278:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800227a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800227c:	fa93 f3a3 	rbit	r3, r3
 8002280:	667b      	str	r3, [r7, #100]	@ 0x64
 8002282:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002286:	663b      	str	r3, [r7, #96]	@ 0x60
 8002288:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800228a:	fa93 f3a3 	rbit	r3, r3
 800228e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002290:	4b62      	ldr	r3, [pc, #392]	@ (800241c <HAL_RCC_ClockConfig+0x244>)
 8002292:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002294:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002298:	65ba      	str	r2, [r7, #88]	@ 0x58
 800229a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800229c:	fa92 f2a2 	rbit	r2, r2
 80022a0:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 80022a2:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80022a4:	fab2 f282 	clz	r2, r2
 80022a8:	b2d2      	uxtb	r2, r2
 80022aa:	f042 0220 	orr.w	r2, r2, #32
 80022ae:	b2d2      	uxtb	r2, r2
 80022b0:	f002 021f 	and.w	r2, r2, #31
 80022b4:	2101      	movs	r1, #1
 80022b6:	fa01 f202 	lsl.w	r2, r1, r2
 80022ba:	4013      	ands	r3, r2
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d171      	bne.n	80023a4 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 80022c0:	2301      	movs	r3, #1
 80022c2:	e0ea      	b.n	800249a <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	685b      	ldr	r3, [r3, #4]
 80022c8:	2b02      	cmp	r3, #2
 80022ca:	d137      	bne.n	800233c <HAL_RCC_ClockConfig+0x164>
 80022cc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80022d0:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022d2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80022d4:	fa93 f3a3 	rbit	r3, r3
 80022d8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 80022da:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80022dc:	fab3 f383 	clz	r3, r3
 80022e0:	b2db      	uxtb	r3, r3
 80022e2:	2b3f      	cmp	r3, #63	@ 0x3f
 80022e4:	d802      	bhi.n	80022ec <HAL_RCC_ClockConfig+0x114>
 80022e6:	4b4d      	ldr	r3, [pc, #308]	@ (800241c <HAL_RCC_ClockConfig+0x244>)
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	e00f      	b.n	800230c <HAL_RCC_ClockConfig+0x134>
 80022ec:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80022f0:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022f2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80022f4:	fa93 f3a3 	rbit	r3, r3
 80022f8:	647b      	str	r3, [r7, #68]	@ 0x44
 80022fa:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80022fe:	643b      	str	r3, [r7, #64]	@ 0x40
 8002300:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002302:	fa93 f3a3 	rbit	r3, r3
 8002306:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002308:	4b44      	ldr	r3, [pc, #272]	@ (800241c <HAL_RCC_ClockConfig+0x244>)
 800230a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800230c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002310:	63ba      	str	r2, [r7, #56]	@ 0x38
 8002312:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002314:	fa92 f2a2 	rbit	r2, r2
 8002318:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 800231a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800231c:	fab2 f282 	clz	r2, r2
 8002320:	b2d2      	uxtb	r2, r2
 8002322:	f042 0220 	orr.w	r2, r2, #32
 8002326:	b2d2      	uxtb	r2, r2
 8002328:	f002 021f 	and.w	r2, r2, #31
 800232c:	2101      	movs	r1, #1
 800232e:	fa01 f202 	lsl.w	r2, r1, r2
 8002332:	4013      	ands	r3, r2
 8002334:	2b00      	cmp	r3, #0
 8002336:	d135      	bne.n	80023a4 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8002338:	2301      	movs	r3, #1
 800233a:	e0ae      	b.n	800249a <HAL_RCC_ClockConfig+0x2c2>
 800233c:	2302      	movs	r3, #2
 800233e:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002340:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002342:	fa93 f3a3 	rbit	r3, r3
 8002346:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8002348:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800234a:	fab3 f383 	clz	r3, r3
 800234e:	b2db      	uxtb	r3, r3
 8002350:	2b3f      	cmp	r3, #63	@ 0x3f
 8002352:	d802      	bhi.n	800235a <HAL_RCC_ClockConfig+0x182>
 8002354:	4b31      	ldr	r3, [pc, #196]	@ (800241c <HAL_RCC_ClockConfig+0x244>)
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	e00d      	b.n	8002376 <HAL_RCC_ClockConfig+0x19e>
 800235a:	2302      	movs	r3, #2
 800235c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800235e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002360:	fa93 f3a3 	rbit	r3, r3
 8002364:	627b      	str	r3, [r7, #36]	@ 0x24
 8002366:	2302      	movs	r3, #2
 8002368:	623b      	str	r3, [r7, #32]
 800236a:	6a3b      	ldr	r3, [r7, #32]
 800236c:	fa93 f3a3 	rbit	r3, r3
 8002370:	61fb      	str	r3, [r7, #28]
 8002372:	4b2a      	ldr	r3, [pc, #168]	@ (800241c <HAL_RCC_ClockConfig+0x244>)
 8002374:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002376:	2202      	movs	r2, #2
 8002378:	61ba      	str	r2, [r7, #24]
 800237a:	69ba      	ldr	r2, [r7, #24]
 800237c:	fa92 f2a2 	rbit	r2, r2
 8002380:	617a      	str	r2, [r7, #20]
  return result;
 8002382:	697a      	ldr	r2, [r7, #20]
 8002384:	fab2 f282 	clz	r2, r2
 8002388:	b2d2      	uxtb	r2, r2
 800238a:	f042 0220 	orr.w	r2, r2, #32
 800238e:	b2d2      	uxtb	r2, r2
 8002390:	f002 021f 	and.w	r2, r2, #31
 8002394:	2101      	movs	r1, #1
 8002396:	fa01 f202 	lsl.w	r2, r1, r2
 800239a:	4013      	ands	r3, r2
 800239c:	2b00      	cmp	r3, #0
 800239e:	d101      	bne.n	80023a4 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 80023a0:	2301      	movs	r3, #1
 80023a2:	e07a      	b.n	800249a <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80023a4:	4b1d      	ldr	r3, [pc, #116]	@ (800241c <HAL_RCC_ClockConfig+0x244>)
 80023a6:	685b      	ldr	r3, [r3, #4]
 80023a8:	f023 0203 	bic.w	r2, r3, #3
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	685b      	ldr	r3, [r3, #4]
 80023b0:	491a      	ldr	r1, [pc, #104]	@ (800241c <HAL_RCC_ClockConfig+0x244>)
 80023b2:	4313      	orrs	r3, r2
 80023b4:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80023b6:	f7fe fa13 	bl	80007e0 <HAL_GetTick>
 80023ba:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023bc:	e00a      	b.n	80023d4 <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80023be:	f7fe fa0f 	bl	80007e0 <HAL_GetTick>
 80023c2:	4602      	mov	r2, r0
 80023c4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80023c6:	1ad3      	subs	r3, r2, r3
 80023c8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80023cc:	4293      	cmp	r3, r2
 80023ce:	d901      	bls.n	80023d4 <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 80023d0:	2303      	movs	r3, #3
 80023d2:	e062      	b.n	800249a <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023d4:	4b11      	ldr	r3, [pc, #68]	@ (800241c <HAL_RCC_ClockConfig+0x244>)
 80023d6:	685b      	ldr	r3, [r3, #4]
 80023d8:	f003 020c 	and.w	r2, r3, #12
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	685b      	ldr	r3, [r3, #4]
 80023e0:	009b      	lsls	r3, r3, #2
 80023e2:	429a      	cmp	r2, r3
 80023e4:	d1eb      	bne.n	80023be <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80023e6:	4b0c      	ldr	r3, [pc, #48]	@ (8002418 <HAL_RCC_ClockConfig+0x240>)
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	f003 0307 	and.w	r3, r3, #7
 80023ee:	683a      	ldr	r2, [r7, #0]
 80023f0:	429a      	cmp	r2, r3
 80023f2:	d215      	bcs.n	8002420 <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023f4:	4b08      	ldr	r3, [pc, #32]	@ (8002418 <HAL_RCC_ClockConfig+0x240>)
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f023 0207 	bic.w	r2, r3, #7
 80023fc:	4906      	ldr	r1, [pc, #24]	@ (8002418 <HAL_RCC_ClockConfig+0x240>)
 80023fe:	683b      	ldr	r3, [r7, #0]
 8002400:	4313      	orrs	r3, r2
 8002402:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002404:	4b04      	ldr	r3, [pc, #16]	@ (8002418 <HAL_RCC_ClockConfig+0x240>)
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	f003 0307 	and.w	r3, r3, #7
 800240c:	683a      	ldr	r2, [r7, #0]
 800240e:	429a      	cmp	r2, r3
 8002410:	d006      	beq.n	8002420 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8002412:	2301      	movs	r3, #1
 8002414:	e041      	b.n	800249a <HAL_RCC_ClockConfig+0x2c2>
 8002416:	bf00      	nop
 8002418:	40022000 	.word	0x40022000
 800241c:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	f003 0304 	and.w	r3, r3, #4
 8002428:	2b00      	cmp	r3, #0
 800242a:	d008      	beq.n	800243e <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800242c:	4b1d      	ldr	r3, [pc, #116]	@ (80024a4 <HAL_RCC_ClockConfig+0x2cc>)
 800242e:	685b      	ldr	r3, [r3, #4]
 8002430:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	68db      	ldr	r3, [r3, #12]
 8002438:	491a      	ldr	r1, [pc, #104]	@ (80024a4 <HAL_RCC_ClockConfig+0x2cc>)
 800243a:	4313      	orrs	r3, r2
 800243c:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	f003 0308 	and.w	r3, r3, #8
 8002446:	2b00      	cmp	r3, #0
 8002448:	d009      	beq.n	800245e <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800244a:	4b16      	ldr	r3, [pc, #88]	@ (80024a4 <HAL_RCC_ClockConfig+0x2cc>)
 800244c:	685b      	ldr	r3, [r3, #4]
 800244e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	691b      	ldr	r3, [r3, #16]
 8002456:	00db      	lsls	r3, r3, #3
 8002458:	4912      	ldr	r1, [pc, #72]	@ (80024a4 <HAL_RCC_ClockConfig+0x2cc>)
 800245a:	4313      	orrs	r3, r2
 800245c:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800245e:	f000 f829 	bl	80024b4 <HAL_RCC_GetSysClockFreq>
 8002462:	4601      	mov	r1, r0
 8002464:	4b0f      	ldr	r3, [pc, #60]	@ (80024a4 <HAL_RCC_ClockConfig+0x2cc>)
 8002466:	685b      	ldr	r3, [r3, #4]
 8002468:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800246c:	22f0      	movs	r2, #240	@ 0xf0
 800246e:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002470:	693a      	ldr	r2, [r7, #16]
 8002472:	fa92 f2a2 	rbit	r2, r2
 8002476:	60fa      	str	r2, [r7, #12]
  return result;
 8002478:	68fa      	ldr	r2, [r7, #12]
 800247a:	fab2 f282 	clz	r2, r2
 800247e:	b2d2      	uxtb	r2, r2
 8002480:	40d3      	lsrs	r3, r2
 8002482:	4a09      	ldr	r2, [pc, #36]	@ (80024a8 <HAL_RCC_ClockConfig+0x2d0>)
 8002484:	5cd3      	ldrb	r3, [r2, r3]
 8002486:	fa21 f303 	lsr.w	r3, r1, r3
 800248a:	4a08      	ldr	r2, [pc, #32]	@ (80024ac <HAL_RCC_ClockConfig+0x2d4>)
 800248c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 800248e:	4b08      	ldr	r3, [pc, #32]	@ (80024b0 <HAL_RCC_ClockConfig+0x2d8>)
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	4618      	mov	r0, r3
 8002494:	f7fe f974 	bl	8000780 <HAL_InitTick>
  
  return HAL_OK;
 8002498:	2300      	movs	r3, #0
}
 800249a:	4618      	mov	r0, r3
 800249c:	3778      	adds	r7, #120	@ 0x78
 800249e:	46bd      	mov	sp, r7
 80024a0:	bd80      	pop	{r7, pc}
 80024a2:	bf00      	nop
 80024a4:	40021000 	.word	0x40021000
 80024a8:	08004814 	.word	0x08004814
 80024ac:	20000000 	.word	0x20000000
 80024b0:	20000004 	.word	0x20000004

080024b4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80024b4:	b480      	push	{r7}
 80024b6:	b087      	sub	sp, #28
 80024b8:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80024ba:	2300      	movs	r3, #0
 80024bc:	60fb      	str	r3, [r7, #12]
 80024be:	2300      	movs	r3, #0
 80024c0:	60bb      	str	r3, [r7, #8]
 80024c2:	2300      	movs	r3, #0
 80024c4:	617b      	str	r3, [r7, #20]
 80024c6:	2300      	movs	r3, #0
 80024c8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80024ca:	2300      	movs	r3, #0
 80024cc:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 80024ce:	4b1f      	ldr	r3, [pc, #124]	@ (800254c <HAL_RCC_GetSysClockFreq+0x98>)
 80024d0:	685b      	ldr	r3, [r3, #4]
 80024d2:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	f003 030c 	and.w	r3, r3, #12
 80024da:	2b04      	cmp	r3, #4
 80024dc:	d002      	beq.n	80024e4 <HAL_RCC_GetSysClockFreq+0x30>
 80024de:	2b08      	cmp	r3, #8
 80024e0:	d003      	beq.n	80024ea <HAL_RCC_GetSysClockFreq+0x36>
 80024e2:	e029      	b.n	8002538 <HAL_RCC_GetSysClockFreq+0x84>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80024e4:	4b1a      	ldr	r3, [pc, #104]	@ (8002550 <HAL_RCC_GetSysClockFreq+0x9c>)
 80024e6:	613b      	str	r3, [r7, #16]
      break;
 80024e8:	e029      	b.n	800253e <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	0c9b      	lsrs	r3, r3, #18
 80024ee:	f003 030f 	and.w	r3, r3, #15
 80024f2:	4a18      	ldr	r2, [pc, #96]	@ (8002554 <HAL_RCC_GetSysClockFreq+0xa0>)
 80024f4:	5cd3      	ldrb	r3, [r2, r3]
 80024f6:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 80024f8:	4b14      	ldr	r3, [pc, #80]	@ (800254c <HAL_RCC_GetSysClockFreq+0x98>)
 80024fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024fc:	f003 030f 	and.w	r3, r3, #15
 8002500:	4a15      	ldr	r2, [pc, #84]	@ (8002558 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002502:	5cd3      	ldrb	r3, [r2, r3]
 8002504:	60bb      	str	r3, [r7, #8]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800250c:	2b00      	cmp	r3, #0
 800250e:	d008      	beq.n	8002522 <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002510:	4a0f      	ldr	r2, [pc, #60]	@ (8002550 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002512:	68bb      	ldr	r3, [r7, #8]
 8002514:	fbb2 f2f3 	udiv	r2, r2, r3
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	fb02 f303 	mul.w	r3, r2, r3
 800251e:	617b      	str	r3, [r7, #20]
 8002520:	e007      	b.n	8002532 <HAL_RCC_GetSysClockFreq+0x7e>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002522:	4a0b      	ldr	r2, [pc, #44]	@ (8002550 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002524:	68bb      	ldr	r3, [r7, #8]
 8002526:	fbb2 f2f3 	udiv	r2, r2, r3
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	fb02 f303 	mul.w	r3, r2, r3
 8002530:	617b      	str	r3, [r7, #20]
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8002532:	697b      	ldr	r3, [r7, #20]
 8002534:	613b      	str	r3, [r7, #16]
      break;
 8002536:	e002      	b.n	800253e <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002538:	4b05      	ldr	r3, [pc, #20]	@ (8002550 <HAL_RCC_GetSysClockFreq+0x9c>)
 800253a:	613b      	str	r3, [r7, #16]
      break;
 800253c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800253e:	693b      	ldr	r3, [r7, #16]
}
 8002540:	4618      	mov	r0, r3
 8002542:	371c      	adds	r7, #28
 8002544:	46bd      	mov	sp, r7
 8002546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254a:	4770      	bx	lr
 800254c:	40021000 	.word	0x40021000
 8002550:	007a1200 	.word	0x007a1200
 8002554:	0800482c 	.word	0x0800482c
 8002558:	0800483c 	.word	0x0800483c

0800255c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800255c:	b480      	push	{r7}
 800255e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002560:	4b03      	ldr	r3, [pc, #12]	@ (8002570 <HAL_RCC_GetHCLKFreq+0x14>)
 8002562:	681b      	ldr	r3, [r3, #0]
}
 8002564:	4618      	mov	r0, r3
 8002566:	46bd      	mov	sp, r7
 8002568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800256c:	4770      	bx	lr
 800256e:	bf00      	nop
 8002570:	20000000 	.word	0x20000000

08002574 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002574:	b580      	push	{r7, lr}
 8002576:	b082      	sub	sp, #8
 8002578:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 800257a:	f7ff ffef 	bl	800255c <HAL_RCC_GetHCLKFreq>
 800257e:	4601      	mov	r1, r0
 8002580:	4b0b      	ldr	r3, [pc, #44]	@ (80025b0 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8002582:	685b      	ldr	r3, [r3, #4]
 8002584:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002588:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800258c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800258e:	687a      	ldr	r2, [r7, #4]
 8002590:	fa92 f2a2 	rbit	r2, r2
 8002594:	603a      	str	r2, [r7, #0]
  return result;
 8002596:	683a      	ldr	r2, [r7, #0]
 8002598:	fab2 f282 	clz	r2, r2
 800259c:	b2d2      	uxtb	r2, r2
 800259e:	40d3      	lsrs	r3, r2
 80025a0:	4a04      	ldr	r2, [pc, #16]	@ (80025b4 <HAL_RCC_GetPCLK1Freq+0x40>)
 80025a2:	5cd3      	ldrb	r3, [r2, r3]
 80025a4:	fa21 f303 	lsr.w	r3, r1, r3
}    
 80025a8:	4618      	mov	r0, r3
 80025aa:	3708      	adds	r7, #8
 80025ac:	46bd      	mov	sp, r7
 80025ae:	bd80      	pop	{r7, pc}
 80025b0:	40021000 	.word	0x40021000
 80025b4:	08004824 	.word	0x08004824

080025b8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b082      	sub	sp, #8
 80025bc:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 80025be:	f7ff ffcd 	bl	800255c <HAL_RCC_GetHCLKFreq>
 80025c2:	4601      	mov	r1, r0
 80025c4:	4b0b      	ldr	r3, [pc, #44]	@ (80025f4 <HAL_RCC_GetPCLK2Freq+0x3c>)
 80025c6:	685b      	ldr	r3, [r3, #4]
 80025c8:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 80025cc:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 80025d0:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025d2:	687a      	ldr	r2, [r7, #4]
 80025d4:	fa92 f2a2 	rbit	r2, r2
 80025d8:	603a      	str	r2, [r7, #0]
  return result;
 80025da:	683a      	ldr	r2, [r7, #0]
 80025dc:	fab2 f282 	clz	r2, r2
 80025e0:	b2d2      	uxtb	r2, r2
 80025e2:	40d3      	lsrs	r3, r2
 80025e4:	4a04      	ldr	r2, [pc, #16]	@ (80025f8 <HAL_RCC_GetPCLK2Freq+0x40>)
 80025e6:	5cd3      	ldrb	r3, [r2, r3]
 80025e8:	fa21 f303 	lsr.w	r3, r1, r3
} 
 80025ec:	4618      	mov	r0, r3
 80025ee:	3708      	adds	r7, #8
 80025f0:	46bd      	mov	sp, r7
 80025f2:	bd80      	pop	{r7, pc}
 80025f4:	40021000 	.word	0x40021000
 80025f8:	08004824 	.word	0x08004824

080025fc <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b092      	sub	sp, #72	@ 0x48
 8002600:	af00      	add	r7, sp, #0
 8002602:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002604:	2300      	movs	r3, #0
 8002606:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 8002608:	2300      	movs	r3, #0
 800260a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 800260c:	2300      	movs	r3, #0
 800260e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800261a:	2b00      	cmp	r3, #0
 800261c:	f000 80d2 	beq.w	80027c4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002620:	4b4d      	ldr	r3, [pc, #308]	@ (8002758 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8002622:	69db      	ldr	r3, [r3, #28]
 8002624:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002628:	2b00      	cmp	r3, #0
 800262a:	d10e      	bne.n	800264a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800262c:	4b4a      	ldr	r3, [pc, #296]	@ (8002758 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800262e:	69db      	ldr	r3, [r3, #28]
 8002630:	4a49      	ldr	r2, [pc, #292]	@ (8002758 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8002632:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002636:	61d3      	str	r3, [r2, #28]
 8002638:	4b47      	ldr	r3, [pc, #284]	@ (8002758 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800263a:	69db      	ldr	r3, [r3, #28]
 800263c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002640:	60bb      	str	r3, [r7, #8]
 8002642:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002644:	2301      	movs	r3, #1
 8002646:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800264a:	4b44      	ldr	r3, [pc, #272]	@ (800275c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002652:	2b00      	cmp	r3, #0
 8002654:	d118      	bne.n	8002688 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002656:	4b41      	ldr	r3, [pc, #260]	@ (800275c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	4a40      	ldr	r2, [pc, #256]	@ (800275c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800265c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002660:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002662:	f7fe f8bd 	bl	80007e0 <HAL_GetTick>
 8002666:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002668:	e008      	b.n	800267c <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800266a:	f7fe f8b9 	bl	80007e0 <HAL_GetTick>
 800266e:	4602      	mov	r2, r0
 8002670:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002672:	1ad3      	subs	r3, r2, r3
 8002674:	2b64      	cmp	r3, #100	@ 0x64
 8002676:	d901      	bls.n	800267c <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8002678:	2303      	movs	r3, #3
 800267a:	e1d4      	b.n	8002a26 <HAL_RCCEx_PeriphCLKConfig+0x42a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800267c:	4b37      	ldr	r3, [pc, #220]	@ (800275c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002684:	2b00      	cmp	r3, #0
 8002686:	d0f0      	beq.n	800266a <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002688:	4b33      	ldr	r3, [pc, #204]	@ (8002758 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800268a:	6a1b      	ldr	r3, [r3, #32]
 800268c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002690:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002692:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002694:	2b00      	cmp	r3, #0
 8002696:	f000 8082 	beq.w	800279e <HAL_RCCEx_PeriphCLKConfig+0x1a2>
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	685b      	ldr	r3, [r3, #4]
 800269e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80026a2:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80026a4:	429a      	cmp	r2, r3
 80026a6:	d07a      	beq.n	800279e <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80026a8:	4b2b      	ldr	r3, [pc, #172]	@ (8002758 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80026aa:	6a1b      	ldr	r3, [r3, #32]
 80026ac:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80026b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80026b2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80026b6:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80026ba:	fa93 f3a3 	rbit	r3, r3
 80026be:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 80026c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80026c2:	fab3 f383 	clz	r3, r3
 80026c6:	b2db      	uxtb	r3, r3
 80026c8:	461a      	mov	r2, r3
 80026ca:	4b25      	ldr	r3, [pc, #148]	@ (8002760 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80026cc:	4413      	add	r3, r2
 80026ce:	009b      	lsls	r3, r3, #2
 80026d0:	461a      	mov	r2, r3
 80026d2:	2301      	movs	r3, #1
 80026d4:	6013      	str	r3, [r2, #0]
 80026d6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80026da:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80026de:	fa93 f3a3 	rbit	r3, r3
 80026e2:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 80026e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 80026e6:	fab3 f383 	clz	r3, r3
 80026ea:	b2db      	uxtb	r3, r3
 80026ec:	461a      	mov	r2, r3
 80026ee:	4b1c      	ldr	r3, [pc, #112]	@ (8002760 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80026f0:	4413      	add	r3, r2
 80026f2:	009b      	lsls	r3, r3, #2
 80026f4:	461a      	mov	r2, r3
 80026f6:	2300      	movs	r3, #0
 80026f8:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80026fa:	4a17      	ldr	r2, [pc, #92]	@ (8002758 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80026fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80026fe:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002700:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002702:	f003 0301 	and.w	r3, r3, #1
 8002706:	2b00      	cmp	r3, #0
 8002708:	d049      	beq.n	800279e <HAL_RCCEx_PeriphCLKConfig+0x1a2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800270a:	f7fe f869 	bl	80007e0 <HAL_GetTick>
 800270e:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002710:	e00a      	b.n	8002728 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002712:	f7fe f865 	bl	80007e0 <HAL_GetTick>
 8002716:	4602      	mov	r2, r0
 8002718:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800271a:	1ad3      	subs	r3, r2, r3
 800271c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002720:	4293      	cmp	r3, r2
 8002722:	d901      	bls.n	8002728 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8002724:	2303      	movs	r3, #3
 8002726:	e17e      	b.n	8002a26 <HAL_RCCEx_PeriphCLKConfig+0x42a>
 8002728:	2302      	movs	r3, #2
 800272a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800272c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800272e:	fa93 f3a3 	rbit	r3, r3
 8002732:	627b      	str	r3, [r7, #36]	@ 0x24
 8002734:	2302      	movs	r3, #2
 8002736:	623b      	str	r3, [r7, #32]
 8002738:	6a3b      	ldr	r3, [r7, #32]
 800273a:	fa93 f3a3 	rbit	r3, r3
 800273e:	61fb      	str	r3, [r7, #28]
  return result;
 8002740:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002742:	fab3 f383 	clz	r3, r3
 8002746:	b2db      	uxtb	r3, r3
 8002748:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 800274c:	b2db      	uxtb	r3, r3
 800274e:	2b00      	cmp	r3, #0
 8002750:	d108      	bne.n	8002764 <HAL_RCCEx_PeriphCLKConfig+0x168>
 8002752:	4b01      	ldr	r3, [pc, #4]	@ (8002758 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8002754:	6a1b      	ldr	r3, [r3, #32]
 8002756:	e00d      	b.n	8002774 <HAL_RCCEx_PeriphCLKConfig+0x178>
 8002758:	40021000 	.word	0x40021000
 800275c:	40007000 	.word	0x40007000
 8002760:	10908100 	.word	0x10908100
 8002764:	2302      	movs	r3, #2
 8002766:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002768:	69bb      	ldr	r3, [r7, #24]
 800276a:	fa93 f3a3 	rbit	r3, r3
 800276e:	617b      	str	r3, [r7, #20]
 8002770:	4b9a      	ldr	r3, [pc, #616]	@ (80029dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002772:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002774:	2202      	movs	r2, #2
 8002776:	613a      	str	r2, [r7, #16]
 8002778:	693a      	ldr	r2, [r7, #16]
 800277a:	fa92 f2a2 	rbit	r2, r2
 800277e:	60fa      	str	r2, [r7, #12]
  return result;
 8002780:	68fa      	ldr	r2, [r7, #12]
 8002782:	fab2 f282 	clz	r2, r2
 8002786:	b2d2      	uxtb	r2, r2
 8002788:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800278c:	b2d2      	uxtb	r2, r2
 800278e:	f002 021f 	and.w	r2, r2, #31
 8002792:	2101      	movs	r1, #1
 8002794:	fa01 f202 	lsl.w	r2, r1, r2
 8002798:	4013      	ands	r3, r2
 800279a:	2b00      	cmp	r3, #0
 800279c:	d0b9      	beq.n	8002712 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 800279e:	4b8f      	ldr	r3, [pc, #572]	@ (80029dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80027a0:	6a1b      	ldr	r3, [r3, #32]
 80027a2:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	685b      	ldr	r3, [r3, #4]
 80027aa:	498c      	ldr	r1, [pc, #560]	@ (80029dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80027ac:	4313      	orrs	r3, r2
 80027ae:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80027b0:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80027b4:	2b01      	cmp	r3, #1
 80027b6:	d105      	bne.n	80027c4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80027b8:	4b88      	ldr	r3, [pc, #544]	@ (80029dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80027ba:	69db      	ldr	r3, [r3, #28]
 80027bc:	4a87      	ldr	r2, [pc, #540]	@ (80029dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80027be:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80027c2:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	f003 0301 	and.w	r3, r3, #1
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d008      	beq.n	80027e2 <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80027d0:	4b82      	ldr	r3, [pc, #520]	@ (80029dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80027d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027d4:	f023 0203 	bic.w	r2, r3, #3
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	689b      	ldr	r3, [r3, #8]
 80027dc:	497f      	ldr	r1, [pc, #508]	@ (80029dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80027de:	4313      	orrs	r3, r2
 80027e0:	630b      	str	r3, [r1, #48]	@ 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	f003 0302 	and.w	r3, r3, #2
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d008      	beq.n	8002800 <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80027ee:	4b7b      	ldr	r3, [pc, #492]	@ (80029dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80027f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027f2:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	68db      	ldr	r3, [r3, #12]
 80027fa:	4978      	ldr	r1, [pc, #480]	@ (80029dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80027fc:	4313      	orrs	r3, r2
 80027fe:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	f003 0304 	and.w	r3, r3, #4
 8002808:	2b00      	cmp	r3, #0
 800280a:	d008      	beq.n	800281e <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800280c:	4b73      	ldr	r3, [pc, #460]	@ (80029dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800280e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002810:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	691b      	ldr	r3, [r3, #16]
 8002818:	4970      	ldr	r1, [pc, #448]	@ (80029dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800281a:	4313      	orrs	r3, r2
 800281c:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f003 0320 	and.w	r3, r3, #32
 8002826:	2b00      	cmp	r3, #0
 8002828:	d008      	beq.n	800283c <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800282a:	4b6c      	ldr	r3, [pc, #432]	@ (80029dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800282c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800282e:	f023 0210 	bic.w	r2, r3, #16
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	69db      	ldr	r3, [r3, #28]
 8002836:	4969      	ldr	r1, [pc, #420]	@ (80029dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002838:	4313      	orrs	r3, r2
 800283a:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002844:	2b00      	cmp	r3, #0
 8002846:	d008      	beq.n	800285a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8002848:	4b64      	ldr	r3, [pc, #400]	@ (80029dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800284a:	685b      	ldr	r3, [r3, #4]
 800284c:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002854:	4961      	ldr	r1, [pc, #388]	@ (80029dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002856:	4313      	orrs	r3, r2
 8002858:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002862:	2b00      	cmp	r3, #0
 8002864:	d008      	beq.n	8002878 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002866:	4b5d      	ldr	r3, [pc, #372]	@ (80029dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002868:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800286a:	f023 0220 	bic.w	r2, r3, #32
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	6a1b      	ldr	r3, [r3, #32]
 8002872:	495a      	ldr	r1, [pc, #360]	@ (80029dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002874:	4313      	orrs	r3, r2
 8002876:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002880:	2b00      	cmp	r3, #0
 8002882:	d008      	beq.n	8002896 <HAL_RCCEx_PeriphCLKConfig+0x29a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002884:	4b55      	ldr	r3, [pc, #340]	@ (80029dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002886:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002888:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002890:	4952      	ldr	r1, [pc, #328]	@ (80029dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002892:	4313      	orrs	r3, r2
 8002894:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	f003 0308 	and.w	r3, r3, #8
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d008      	beq.n	80028b4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80028a2:	4b4e      	ldr	r3, [pc, #312]	@ (80029dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80028a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028a6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	695b      	ldr	r3, [r3, #20]
 80028ae:	494b      	ldr	r1, [pc, #300]	@ (80029dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80028b0:	4313      	orrs	r3, r2
 80028b2:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	f003 0310 	and.w	r3, r3, #16
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d008      	beq.n	80028d2 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80028c0:	4b46      	ldr	r3, [pc, #280]	@ (80029dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80028c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028c4:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	699b      	ldr	r3, [r3, #24]
 80028cc:	4943      	ldr	r1, [pc, #268]	@ (80029dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80028ce:	4313      	orrs	r3, r2
 80028d0:	630b      	str	r3, [r1, #48]	@ 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d008      	beq.n	80028f0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80028de:	4b3f      	ldr	r3, [pc, #252]	@ (80029dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80028e0:	685b      	ldr	r3, [r3, #4]
 80028e2:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028ea:	493c      	ldr	r1, [pc, #240]	@ (80029dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80028ec:	4313      	orrs	r3, r2
 80028ee:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d008      	beq.n	800290e <HAL_RCCEx_PeriphCLKConfig+0x312>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80028fc:	4b37      	ldr	r3, [pc, #220]	@ (80029dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80028fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002900:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002908:	4934      	ldr	r1, [pc, #208]	@ (80029dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800290a:	4313      	orrs	r3, r2
 800290c:	62cb      	str	r3, [r1, #44]	@ 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002916:	2b00      	cmp	r3, #0
 8002918:	d008      	beq.n	800292c <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 800291a:	4b30      	ldr	r3, [pc, #192]	@ (80029dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800291c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800291e:	f423 5278 	bic.w	r2, r3, #15872	@ 0x3e00
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002926:	492d      	ldr	r1, [pc, #180]	@ (80029dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002928:	4313      	orrs	r3, r2
 800292a:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002934:	2b00      	cmp	r3, #0
 8002936:	d008      	beq.n	800294a <HAL_RCCEx_PeriphCLKConfig+0x34e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8002938:	4b28      	ldr	r3, [pc, #160]	@ (80029dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800293a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800293c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002944:	4925      	ldr	r1, [pc, #148]	@ (80029dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002946:	4313      	orrs	r3, r2
 8002948:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002952:	2b00      	cmp	r3, #0
 8002954:	d008      	beq.n	8002968 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8002956:	4b21      	ldr	r3, [pc, #132]	@ (80029dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002958:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800295a:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002962:	491e      	ldr	r1, [pc, #120]	@ (80029dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002964:	4313      	orrs	r3, r2
 8002966:	630b      	str	r3, [r1, #48]	@ 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002970:	2b00      	cmp	r3, #0
 8002972:	d008      	beq.n	8002986 <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 8002974:	4b19      	ldr	r3, [pc, #100]	@ (80029dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002976:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002978:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002980:	4916      	ldr	r1, [pc, #88]	@ (80029dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002982:	4313      	orrs	r3, r2
 8002984:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800298e:	2b00      	cmp	r3, #0
 8002990:	d008      	beq.n	80029a4 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 8002992:	4b12      	ldr	r3, [pc, #72]	@ (80029dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002994:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002996:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800299e:	490f      	ldr	r1, [pc, #60]	@ (80029dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80029a0:	4313      	orrs	r3, r2
 80029a2:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d008      	beq.n	80029c2 <HAL_RCCEx_PeriphCLKConfig+0x3c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 80029b0:	4b0a      	ldr	r3, [pc, #40]	@ (80029dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80029b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029b4:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029bc:	4907      	ldr	r1, [pc, #28]	@ (80029dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80029be:	4313      	orrs	r3, r2
 80029c0:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d00c      	beq.n	80029e8 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 80029ce:	4b03      	ldr	r3, [pc, #12]	@ (80029dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80029d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029d2:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	e002      	b.n	80029e0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 80029da:	bf00      	nop
 80029dc:	40021000 	.word	0x40021000
 80029e0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80029e2:	4913      	ldr	r1, [pc, #76]	@ (8002a30 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 80029e4:	4313      	orrs	r3, r2
 80029e6:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d008      	beq.n	8002a06 <HAL_RCCEx_PeriphCLKConfig+0x40a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 80029f4:	4b0e      	ldr	r3, [pc, #56]	@ (8002a30 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 80029f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029f8:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a00:	490b      	ldr	r1, [pc, #44]	@ (8002a30 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8002a02:	4313      	orrs	r3, r2
 8002a04:	630b      	str	r3, [r1, #48]	@ 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d008      	beq.n	8002a24 <HAL_RCCEx_PeriphCLKConfig+0x428>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 8002a12:	4b07      	ldr	r3, [pc, #28]	@ (8002a30 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8002a14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a16:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002a1e:	4904      	ldr	r1, [pc, #16]	@ (8002a30 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8002a20:	4313      	orrs	r3, r2
 8002a22:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8002a24:	2300      	movs	r3, #0
}
 8002a26:	4618      	mov	r0, r3
 8002a28:	3748      	adds	r7, #72	@ 0x48
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	bd80      	pop	{r7, pc}
 8002a2e:	bf00      	nop
 8002a30:	40021000 	.word	0x40021000

08002a34 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002a34:	b580      	push	{r7, lr}
 8002a36:	b082      	sub	sp, #8
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d101      	bne.n	8002a46 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002a42:	2301      	movs	r3, #1
 8002a44:	e040      	b.n	8002ac8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d106      	bne.n	8002a5c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	2200      	movs	r2, #0
 8002a52:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002a56:	6878      	ldr	r0, [r7, #4]
 8002a58:	f7fd fdac 	bl	80005b4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	2224      	movs	r2, #36	@ 0x24
 8002a60:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	681a      	ldr	r2, [r3, #0]
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	f022 0201 	bic.w	r2, r2, #1
 8002a70:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d002      	beq.n	8002a80 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8002a7a:	6878      	ldr	r0, [r7, #4]
 8002a7c:	f000 f9fc 	bl	8002e78 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002a80:	6878      	ldr	r0, [r7, #4]
 8002a82:	f000 f825 	bl	8002ad0 <UART_SetConfig>
 8002a86:	4603      	mov	r3, r0
 8002a88:	2b01      	cmp	r3, #1
 8002a8a:	d101      	bne.n	8002a90 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8002a8c:	2301      	movs	r3, #1
 8002a8e:	e01b      	b.n	8002ac8 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	685a      	ldr	r2, [r3, #4]
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002a9e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	689a      	ldr	r2, [r3, #8]
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002aae:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	681a      	ldr	r2, [r3, #0]
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	f042 0201 	orr.w	r2, r2, #1
 8002abe:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002ac0:	6878      	ldr	r0, [r7, #4]
 8002ac2:	f000 fa7b 	bl	8002fbc <UART_CheckIdleState>
 8002ac6:	4603      	mov	r3, r0
}
 8002ac8:	4618      	mov	r0, r3
 8002aca:	3708      	adds	r7, #8
 8002acc:	46bd      	mov	sp, r7
 8002ace:	bd80      	pop	{r7, pc}

08002ad0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	b088      	sub	sp, #32
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002ad8:	2300      	movs	r3, #0
 8002ada:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	689a      	ldr	r2, [r3, #8]
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	691b      	ldr	r3, [r3, #16]
 8002ae4:	431a      	orrs	r2, r3
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	695b      	ldr	r3, [r3, #20]
 8002aea:	431a      	orrs	r2, r3
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	69db      	ldr	r3, [r3, #28]
 8002af0:	4313      	orrs	r3, r2
 8002af2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	681a      	ldr	r2, [r3, #0]
 8002afa:	4b92      	ldr	r3, [pc, #584]	@ (8002d44 <UART_SetConfig+0x274>)
 8002afc:	4013      	ands	r3, r2
 8002afe:	687a      	ldr	r2, [r7, #4]
 8002b00:	6812      	ldr	r2, [r2, #0]
 8002b02:	6979      	ldr	r1, [r7, #20]
 8002b04:	430b      	orrs	r3, r1
 8002b06:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	685b      	ldr	r3, [r3, #4]
 8002b0e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	68da      	ldr	r2, [r3, #12]
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	430a      	orrs	r2, r1
 8002b1c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	699b      	ldr	r3, [r3, #24]
 8002b22:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	6a1b      	ldr	r3, [r3, #32]
 8002b28:	697a      	ldr	r2, [r7, #20]
 8002b2a:	4313      	orrs	r3, r2
 8002b2c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	689b      	ldr	r3, [r3, #8]
 8002b34:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	697a      	ldr	r2, [r7, #20]
 8002b3e:	430a      	orrs	r2, r1
 8002b40:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	4a80      	ldr	r2, [pc, #512]	@ (8002d48 <UART_SetConfig+0x278>)
 8002b48:	4293      	cmp	r3, r2
 8002b4a:	d120      	bne.n	8002b8e <UART_SetConfig+0xbe>
 8002b4c:	4b7f      	ldr	r3, [pc, #508]	@ (8002d4c <UART_SetConfig+0x27c>)
 8002b4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b50:	f003 0303 	and.w	r3, r3, #3
 8002b54:	2b03      	cmp	r3, #3
 8002b56:	d817      	bhi.n	8002b88 <UART_SetConfig+0xb8>
 8002b58:	a201      	add	r2, pc, #4	@ (adr r2, 8002b60 <UART_SetConfig+0x90>)
 8002b5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b5e:	bf00      	nop
 8002b60:	08002b71 	.word	0x08002b71
 8002b64:	08002b7d 	.word	0x08002b7d
 8002b68:	08002b83 	.word	0x08002b83
 8002b6c:	08002b77 	.word	0x08002b77
 8002b70:	2301      	movs	r3, #1
 8002b72:	77fb      	strb	r3, [r7, #31]
 8002b74:	e0b5      	b.n	8002ce2 <UART_SetConfig+0x212>
 8002b76:	2302      	movs	r3, #2
 8002b78:	77fb      	strb	r3, [r7, #31]
 8002b7a:	e0b2      	b.n	8002ce2 <UART_SetConfig+0x212>
 8002b7c:	2304      	movs	r3, #4
 8002b7e:	77fb      	strb	r3, [r7, #31]
 8002b80:	e0af      	b.n	8002ce2 <UART_SetConfig+0x212>
 8002b82:	2308      	movs	r3, #8
 8002b84:	77fb      	strb	r3, [r7, #31]
 8002b86:	e0ac      	b.n	8002ce2 <UART_SetConfig+0x212>
 8002b88:	2310      	movs	r3, #16
 8002b8a:	77fb      	strb	r3, [r7, #31]
 8002b8c:	e0a9      	b.n	8002ce2 <UART_SetConfig+0x212>
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	4a6f      	ldr	r2, [pc, #444]	@ (8002d50 <UART_SetConfig+0x280>)
 8002b94:	4293      	cmp	r3, r2
 8002b96:	d124      	bne.n	8002be2 <UART_SetConfig+0x112>
 8002b98:	4b6c      	ldr	r3, [pc, #432]	@ (8002d4c <UART_SetConfig+0x27c>)
 8002b9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b9c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002ba0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002ba4:	d011      	beq.n	8002bca <UART_SetConfig+0xfa>
 8002ba6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002baa:	d817      	bhi.n	8002bdc <UART_SetConfig+0x10c>
 8002bac:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002bb0:	d011      	beq.n	8002bd6 <UART_SetConfig+0x106>
 8002bb2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002bb6:	d811      	bhi.n	8002bdc <UART_SetConfig+0x10c>
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d003      	beq.n	8002bc4 <UART_SetConfig+0xf4>
 8002bbc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002bc0:	d006      	beq.n	8002bd0 <UART_SetConfig+0x100>
 8002bc2:	e00b      	b.n	8002bdc <UART_SetConfig+0x10c>
 8002bc4:	2300      	movs	r3, #0
 8002bc6:	77fb      	strb	r3, [r7, #31]
 8002bc8:	e08b      	b.n	8002ce2 <UART_SetConfig+0x212>
 8002bca:	2302      	movs	r3, #2
 8002bcc:	77fb      	strb	r3, [r7, #31]
 8002bce:	e088      	b.n	8002ce2 <UART_SetConfig+0x212>
 8002bd0:	2304      	movs	r3, #4
 8002bd2:	77fb      	strb	r3, [r7, #31]
 8002bd4:	e085      	b.n	8002ce2 <UART_SetConfig+0x212>
 8002bd6:	2308      	movs	r3, #8
 8002bd8:	77fb      	strb	r3, [r7, #31]
 8002bda:	e082      	b.n	8002ce2 <UART_SetConfig+0x212>
 8002bdc:	2310      	movs	r3, #16
 8002bde:	77fb      	strb	r3, [r7, #31]
 8002be0:	e07f      	b.n	8002ce2 <UART_SetConfig+0x212>
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	4a5b      	ldr	r2, [pc, #364]	@ (8002d54 <UART_SetConfig+0x284>)
 8002be8:	4293      	cmp	r3, r2
 8002bea:	d124      	bne.n	8002c36 <UART_SetConfig+0x166>
 8002bec:	4b57      	ldr	r3, [pc, #348]	@ (8002d4c <UART_SetConfig+0x27c>)
 8002bee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bf0:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8002bf4:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8002bf8:	d011      	beq.n	8002c1e <UART_SetConfig+0x14e>
 8002bfa:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8002bfe:	d817      	bhi.n	8002c30 <UART_SetConfig+0x160>
 8002c00:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8002c04:	d011      	beq.n	8002c2a <UART_SetConfig+0x15a>
 8002c06:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8002c0a:	d811      	bhi.n	8002c30 <UART_SetConfig+0x160>
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d003      	beq.n	8002c18 <UART_SetConfig+0x148>
 8002c10:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002c14:	d006      	beq.n	8002c24 <UART_SetConfig+0x154>
 8002c16:	e00b      	b.n	8002c30 <UART_SetConfig+0x160>
 8002c18:	2300      	movs	r3, #0
 8002c1a:	77fb      	strb	r3, [r7, #31]
 8002c1c:	e061      	b.n	8002ce2 <UART_SetConfig+0x212>
 8002c1e:	2302      	movs	r3, #2
 8002c20:	77fb      	strb	r3, [r7, #31]
 8002c22:	e05e      	b.n	8002ce2 <UART_SetConfig+0x212>
 8002c24:	2304      	movs	r3, #4
 8002c26:	77fb      	strb	r3, [r7, #31]
 8002c28:	e05b      	b.n	8002ce2 <UART_SetConfig+0x212>
 8002c2a:	2308      	movs	r3, #8
 8002c2c:	77fb      	strb	r3, [r7, #31]
 8002c2e:	e058      	b.n	8002ce2 <UART_SetConfig+0x212>
 8002c30:	2310      	movs	r3, #16
 8002c32:	77fb      	strb	r3, [r7, #31]
 8002c34:	e055      	b.n	8002ce2 <UART_SetConfig+0x212>
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	4a47      	ldr	r2, [pc, #284]	@ (8002d58 <UART_SetConfig+0x288>)
 8002c3c:	4293      	cmp	r3, r2
 8002c3e:	d124      	bne.n	8002c8a <UART_SetConfig+0x1ba>
 8002c40:	4b42      	ldr	r3, [pc, #264]	@ (8002d4c <UART_SetConfig+0x27c>)
 8002c42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c44:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8002c48:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8002c4c:	d011      	beq.n	8002c72 <UART_SetConfig+0x1a2>
 8002c4e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8002c52:	d817      	bhi.n	8002c84 <UART_SetConfig+0x1b4>
 8002c54:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002c58:	d011      	beq.n	8002c7e <UART_SetConfig+0x1ae>
 8002c5a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002c5e:	d811      	bhi.n	8002c84 <UART_SetConfig+0x1b4>
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d003      	beq.n	8002c6c <UART_SetConfig+0x19c>
 8002c64:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002c68:	d006      	beq.n	8002c78 <UART_SetConfig+0x1a8>
 8002c6a:	e00b      	b.n	8002c84 <UART_SetConfig+0x1b4>
 8002c6c:	2300      	movs	r3, #0
 8002c6e:	77fb      	strb	r3, [r7, #31]
 8002c70:	e037      	b.n	8002ce2 <UART_SetConfig+0x212>
 8002c72:	2302      	movs	r3, #2
 8002c74:	77fb      	strb	r3, [r7, #31]
 8002c76:	e034      	b.n	8002ce2 <UART_SetConfig+0x212>
 8002c78:	2304      	movs	r3, #4
 8002c7a:	77fb      	strb	r3, [r7, #31]
 8002c7c:	e031      	b.n	8002ce2 <UART_SetConfig+0x212>
 8002c7e:	2308      	movs	r3, #8
 8002c80:	77fb      	strb	r3, [r7, #31]
 8002c82:	e02e      	b.n	8002ce2 <UART_SetConfig+0x212>
 8002c84:	2310      	movs	r3, #16
 8002c86:	77fb      	strb	r3, [r7, #31]
 8002c88:	e02b      	b.n	8002ce2 <UART_SetConfig+0x212>
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	4a33      	ldr	r2, [pc, #204]	@ (8002d5c <UART_SetConfig+0x28c>)
 8002c90:	4293      	cmp	r3, r2
 8002c92:	d124      	bne.n	8002cde <UART_SetConfig+0x20e>
 8002c94:	4b2d      	ldr	r3, [pc, #180]	@ (8002d4c <UART_SetConfig+0x27c>)
 8002c96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c98:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8002c9c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002ca0:	d011      	beq.n	8002cc6 <UART_SetConfig+0x1f6>
 8002ca2:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002ca6:	d817      	bhi.n	8002cd8 <UART_SetConfig+0x208>
 8002ca8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002cac:	d011      	beq.n	8002cd2 <UART_SetConfig+0x202>
 8002cae:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002cb2:	d811      	bhi.n	8002cd8 <UART_SetConfig+0x208>
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d003      	beq.n	8002cc0 <UART_SetConfig+0x1f0>
 8002cb8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002cbc:	d006      	beq.n	8002ccc <UART_SetConfig+0x1fc>
 8002cbe:	e00b      	b.n	8002cd8 <UART_SetConfig+0x208>
 8002cc0:	2300      	movs	r3, #0
 8002cc2:	77fb      	strb	r3, [r7, #31]
 8002cc4:	e00d      	b.n	8002ce2 <UART_SetConfig+0x212>
 8002cc6:	2302      	movs	r3, #2
 8002cc8:	77fb      	strb	r3, [r7, #31]
 8002cca:	e00a      	b.n	8002ce2 <UART_SetConfig+0x212>
 8002ccc:	2304      	movs	r3, #4
 8002cce:	77fb      	strb	r3, [r7, #31]
 8002cd0:	e007      	b.n	8002ce2 <UART_SetConfig+0x212>
 8002cd2:	2308      	movs	r3, #8
 8002cd4:	77fb      	strb	r3, [r7, #31]
 8002cd6:	e004      	b.n	8002ce2 <UART_SetConfig+0x212>
 8002cd8:	2310      	movs	r3, #16
 8002cda:	77fb      	strb	r3, [r7, #31]
 8002cdc:	e001      	b.n	8002ce2 <UART_SetConfig+0x212>
 8002cde:	2310      	movs	r3, #16
 8002ce0:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	69db      	ldr	r3, [r3, #28]
 8002ce6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002cea:	d16b      	bne.n	8002dc4 <UART_SetConfig+0x2f4>
  {
    switch (clocksource)
 8002cec:	7ffb      	ldrb	r3, [r7, #31]
 8002cee:	2b08      	cmp	r3, #8
 8002cf0:	d838      	bhi.n	8002d64 <UART_SetConfig+0x294>
 8002cf2:	a201      	add	r2, pc, #4	@ (adr r2, 8002cf8 <UART_SetConfig+0x228>)
 8002cf4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002cf8:	08002d1d 	.word	0x08002d1d
 8002cfc:	08002d25 	.word	0x08002d25
 8002d00:	08002d2d 	.word	0x08002d2d
 8002d04:	08002d65 	.word	0x08002d65
 8002d08:	08002d33 	.word	0x08002d33
 8002d0c:	08002d65 	.word	0x08002d65
 8002d10:	08002d65 	.word	0x08002d65
 8002d14:	08002d65 	.word	0x08002d65
 8002d18:	08002d3b 	.word	0x08002d3b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002d1c:	f7ff fc2a 	bl	8002574 <HAL_RCC_GetPCLK1Freq>
 8002d20:	61b8      	str	r0, [r7, #24]
        break;
 8002d22:	e024      	b.n	8002d6e <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002d24:	f7ff fc48 	bl	80025b8 <HAL_RCC_GetPCLK2Freq>
 8002d28:	61b8      	str	r0, [r7, #24]
        break;
 8002d2a:	e020      	b.n	8002d6e <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002d2c:	4b0c      	ldr	r3, [pc, #48]	@ (8002d60 <UART_SetConfig+0x290>)
 8002d2e:	61bb      	str	r3, [r7, #24]
        break;
 8002d30:	e01d      	b.n	8002d6e <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002d32:	f7ff fbbf 	bl	80024b4 <HAL_RCC_GetSysClockFreq>
 8002d36:	61b8      	str	r0, [r7, #24]
        break;
 8002d38:	e019      	b.n	8002d6e <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002d3a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002d3e:	61bb      	str	r3, [r7, #24]
        break;
 8002d40:	e015      	b.n	8002d6e <UART_SetConfig+0x29e>
 8002d42:	bf00      	nop
 8002d44:	efff69f3 	.word	0xefff69f3
 8002d48:	40013800 	.word	0x40013800
 8002d4c:	40021000 	.word	0x40021000
 8002d50:	40004400 	.word	0x40004400
 8002d54:	40004800 	.word	0x40004800
 8002d58:	40004c00 	.word	0x40004c00
 8002d5c:	40005000 	.word	0x40005000
 8002d60:	007a1200 	.word	0x007a1200
      default:
        pclk = 0U;
 8002d64:	2300      	movs	r3, #0
 8002d66:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002d68:	2301      	movs	r3, #1
 8002d6a:	77bb      	strb	r3, [r7, #30]
        break;
 8002d6c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002d6e:	69bb      	ldr	r3, [r7, #24]
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d073      	beq.n	8002e5c <UART_SetConfig+0x38c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002d74:	69bb      	ldr	r3, [r7, #24]
 8002d76:	005a      	lsls	r2, r3, #1
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	685b      	ldr	r3, [r3, #4]
 8002d7c:	085b      	lsrs	r3, r3, #1
 8002d7e:	441a      	add	r2, r3
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	685b      	ldr	r3, [r3, #4]
 8002d84:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d88:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002d8a:	693b      	ldr	r3, [r7, #16]
 8002d8c:	2b0f      	cmp	r3, #15
 8002d8e:	d916      	bls.n	8002dbe <UART_SetConfig+0x2ee>
 8002d90:	693b      	ldr	r3, [r7, #16]
 8002d92:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002d96:	d212      	bcs.n	8002dbe <UART_SetConfig+0x2ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002d98:	693b      	ldr	r3, [r7, #16]
 8002d9a:	b29b      	uxth	r3, r3
 8002d9c:	f023 030f 	bic.w	r3, r3, #15
 8002da0:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002da2:	693b      	ldr	r3, [r7, #16]
 8002da4:	085b      	lsrs	r3, r3, #1
 8002da6:	b29b      	uxth	r3, r3
 8002da8:	f003 0307 	and.w	r3, r3, #7
 8002dac:	b29a      	uxth	r2, r3
 8002dae:	89fb      	ldrh	r3, [r7, #14]
 8002db0:	4313      	orrs	r3, r2
 8002db2:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	89fa      	ldrh	r2, [r7, #14]
 8002dba:	60da      	str	r2, [r3, #12]
 8002dbc:	e04e      	b.n	8002e5c <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8002dbe:	2301      	movs	r3, #1
 8002dc0:	77bb      	strb	r3, [r7, #30]
 8002dc2:	e04b      	b.n	8002e5c <UART_SetConfig+0x38c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002dc4:	7ffb      	ldrb	r3, [r7, #31]
 8002dc6:	2b08      	cmp	r3, #8
 8002dc8:	d827      	bhi.n	8002e1a <UART_SetConfig+0x34a>
 8002dca:	a201      	add	r2, pc, #4	@ (adr r2, 8002dd0 <UART_SetConfig+0x300>)
 8002dcc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002dd0:	08002df5 	.word	0x08002df5
 8002dd4:	08002dfd 	.word	0x08002dfd
 8002dd8:	08002e05 	.word	0x08002e05
 8002ddc:	08002e1b 	.word	0x08002e1b
 8002de0:	08002e0b 	.word	0x08002e0b
 8002de4:	08002e1b 	.word	0x08002e1b
 8002de8:	08002e1b 	.word	0x08002e1b
 8002dec:	08002e1b 	.word	0x08002e1b
 8002df0:	08002e13 	.word	0x08002e13
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002df4:	f7ff fbbe 	bl	8002574 <HAL_RCC_GetPCLK1Freq>
 8002df8:	61b8      	str	r0, [r7, #24]
        break;
 8002dfa:	e013      	b.n	8002e24 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002dfc:	f7ff fbdc 	bl	80025b8 <HAL_RCC_GetPCLK2Freq>
 8002e00:	61b8      	str	r0, [r7, #24]
        break;
 8002e02:	e00f      	b.n	8002e24 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002e04:	4b1b      	ldr	r3, [pc, #108]	@ (8002e74 <UART_SetConfig+0x3a4>)
 8002e06:	61bb      	str	r3, [r7, #24]
        break;
 8002e08:	e00c      	b.n	8002e24 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002e0a:	f7ff fb53 	bl	80024b4 <HAL_RCC_GetSysClockFreq>
 8002e0e:	61b8      	str	r0, [r7, #24]
        break;
 8002e10:	e008      	b.n	8002e24 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002e12:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002e16:	61bb      	str	r3, [r7, #24]
        break;
 8002e18:	e004      	b.n	8002e24 <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 8002e1a:	2300      	movs	r3, #0
 8002e1c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002e1e:	2301      	movs	r3, #1
 8002e20:	77bb      	strb	r3, [r7, #30]
        break;
 8002e22:	bf00      	nop
    }

    if (pclk != 0U)
 8002e24:	69bb      	ldr	r3, [r7, #24]
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d018      	beq.n	8002e5c <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	685b      	ldr	r3, [r3, #4]
 8002e2e:	085a      	lsrs	r2, r3, #1
 8002e30:	69bb      	ldr	r3, [r7, #24]
 8002e32:	441a      	add	r2, r3
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	685b      	ldr	r3, [r3, #4]
 8002e38:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e3c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002e3e:	693b      	ldr	r3, [r7, #16]
 8002e40:	2b0f      	cmp	r3, #15
 8002e42:	d909      	bls.n	8002e58 <UART_SetConfig+0x388>
 8002e44:	693b      	ldr	r3, [r7, #16]
 8002e46:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002e4a:	d205      	bcs.n	8002e58 <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002e4c:	693b      	ldr	r3, [r7, #16]
 8002e4e:	b29a      	uxth	r2, r3
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	60da      	str	r2, [r3, #12]
 8002e56:	e001      	b.n	8002e5c <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8002e58:	2301      	movs	r3, #1
 8002e5a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	2200      	movs	r2, #0
 8002e60:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	2200      	movs	r2, #0
 8002e66:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8002e68:	7fbb      	ldrb	r3, [r7, #30]
}
 8002e6a:	4618      	mov	r0, r3
 8002e6c:	3720      	adds	r7, #32
 8002e6e:	46bd      	mov	sp, r7
 8002e70:	bd80      	pop	{r7, pc}
 8002e72:	bf00      	nop
 8002e74:	007a1200 	.word	0x007a1200

08002e78 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002e78:	b480      	push	{r7}
 8002e7a:	b083      	sub	sp, #12
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e84:	f003 0308 	and.w	r3, r3, #8
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d00a      	beq.n	8002ea2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	685b      	ldr	r3, [r3, #4]
 8002e92:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	430a      	orrs	r2, r1
 8002ea0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ea6:	f003 0301 	and.w	r3, r3, #1
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d00a      	beq.n	8002ec4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	685b      	ldr	r3, [r3, #4]
 8002eb4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	430a      	orrs	r2, r1
 8002ec2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ec8:	f003 0302 	and.w	r3, r3, #2
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d00a      	beq.n	8002ee6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	685b      	ldr	r3, [r3, #4]
 8002ed6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	430a      	orrs	r2, r1
 8002ee4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002eea:	f003 0304 	and.w	r3, r3, #4
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d00a      	beq.n	8002f08 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	685b      	ldr	r3, [r3, #4]
 8002ef8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	430a      	orrs	r2, r1
 8002f06:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f0c:	f003 0310 	and.w	r3, r3, #16
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d00a      	beq.n	8002f2a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	689b      	ldr	r3, [r3, #8]
 8002f1a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	430a      	orrs	r2, r1
 8002f28:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f2e:	f003 0320 	and.w	r3, r3, #32
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d00a      	beq.n	8002f4c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	689b      	ldr	r3, [r3, #8]
 8002f3c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	430a      	orrs	r2, r1
 8002f4a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f50:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d01a      	beq.n	8002f8e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	685b      	ldr	r3, [r3, #4]
 8002f5e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	430a      	orrs	r2, r1
 8002f6c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f72:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002f76:	d10a      	bne.n	8002f8e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	685b      	ldr	r3, [r3, #4]
 8002f7e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	430a      	orrs	r2, r1
 8002f8c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d00a      	beq.n	8002fb0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	685b      	ldr	r3, [r3, #4]
 8002fa0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	430a      	orrs	r2, r1
 8002fae:	605a      	str	r2, [r3, #4]
  }
}
 8002fb0:	bf00      	nop
 8002fb2:	370c      	adds	r7, #12
 8002fb4:	46bd      	mov	sp, r7
 8002fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fba:	4770      	bx	lr

08002fbc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002fbc:	b580      	push	{r7, lr}
 8002fbe:	b098      	sub	sp, #96	@ 0x60
 8002fc0:	af02      	add	r7, sp, #8
 8002fc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002fcc:	f7fd fc08 	bl	80007e0 <HAL_GetTick>
 8002fd0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	f003 0308 	and.w	r3, r3, #8
 8002fdc:	2b08      	cmp	r3, #8
 8002fde:	d12e      	bne.n	800303e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002fe0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8002fe4:	9300      	str	r3, [sp, #0]
 8002fe6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002fe8:	2200      	movs	r2, #0
 8002fea:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8002fee:	6878      	ldr	r0, [r7, #4]
 8002ff0:	f000 f88c 	bl	800310c <UART_WaitOnFlagUntilTimeout>
 8002ff4:	4603      	mov	r3, r0
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d021      	beq.n	800303e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003000:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003002:	e853 3f00 	ldrex	r3, [r3]
 8003006:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003008:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800300a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800300e:	653b      	str	r3, [r7, #80]	@ 0x50
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	461a      	mov	r2, r3
 8003016:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003018:	647b      	str	r3, [r7, #68]	@ 0x44
 800301a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800301c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800301e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003020:	e841 2300 	strex	r3, r2, [r1]
 8003024:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003026:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003028:	2b00      	cmp	r3, #0
 800302a:	d1e6      	bne.n	8002ffa <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	2220      	movs	r2, #32
 8003030:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	2200      	movs	r2, #0
 8003036:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800303a:	2303      	movs	r3, #3
 800303c:	e062      	b.n	8003104 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	f003 0304 	and.w	r3, r3, #4
 8003048:	2b04      	cmp	r3, #4
 800304a:	d149      	bne.n	80030e0 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800304c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003050:	9300      	str	r3, [sp, #0]
 8003052:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003054:	2200      	movs	r2, #0
 8003056:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800305a:	6878      	ldr	r0, [r7, #4]
 800305c:	f000 f856 	bl	800310c <UART_WaitOnFlagUntilTimeout>
 8003060:	4603      	mov	r3, r0
 8003062:	2b00      	cmp	r3, #0
 8003064:	d03c      	beq.n	80030e0 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800306c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800306e:	e853 3f00 	ldrex	r3, [r3]
 8003072:	623b      	str	r3, [r7, #32]
   return(result);
 8003074:	6a3b      	ldr	r3, [r7, #32]
 8003076:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800307a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	461a      	mov	r2, r3
 8003082:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003084:	633b      	str	r3, [r7, #48]	@ 0x30
 8003086:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003088:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800308a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800308c:	e841 2300 	strex	r3, r2, [r1]
 8003090:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003092:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003094:	2b00      	cmp	r3, #0
 8003096:	d1e6      	bne.n	8003066 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	3308      	adds	r3, #8
 800309e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030a0:	693b      	ldr	r3, [r7, #16]
 80030a2:	e853 3f00 	ldrex	r3, [r3]
 80030a6:	60fb      	str	r3, [r7, #12]
   return(result);
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	f023 0301 	bic.w	r3, r3, #1
 80030ae:	64bb      	str	r3, [r7, #72]	@ 0x48
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	3308      	adds	r3, #8
 80030b6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80030b8:	61fa      	str	r2, [r7, #28]
 80030ba:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030bc:	69b9      	ldr	r1, [r7, #24]
 80030be:	69fa      	ldr	r2, [r7, #28]
 80030c0:	e841 2300 	strex	r3, r2, [r1]
 80030c4:	617b      	str	r3, [r7, #20]
   return(result);
 80030c6:	697b      	ldr	r3, [r7, #20]
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d1e5      	bne.n	8003098 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	2220      	movs	r2, #32
 80030d0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	2200      	movs	r2, #0
 80030d8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80030dc:	2303      	movs	r3, #3
 80030de:	e011      	b.n	8003104 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	2220      	movs	r2, #32
 80030e4:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	2220      	movs	r2, #32
 80030ea:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	2200      	movs	r2, #0
 80030f2:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	2200      	movs	r2, #0
 80030f8:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	2200      	movs	r2, #0
 80030fe:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8003102:	2300      	movs	r3, #0
}
 8003104:	4618      	mov	r0, r3
 8003106:	3758      	adds	r7, #88	@ 0x58
 8003108:	46bd      	mov	sp, r7
 800310a:	bd80      	pop	{r7, pc}

0800310c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800310c:	b580      	push	{r7, lr}
 800310e:	b084      	sub	sp, #16
 8003110:	af00      	add	r7, sp, #0
 8003112:	60f8      	str	r0, [r7, #12]
 8003114:	60b9      	str	r1, [r7, #8]
 8003116:	603b      	str	r3, [r7, #0]
 8003118:	4613      	mov	r3, r2
 800311a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800311c:	e04f      	b.n	80031be <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800311e:	69bb      	ldr	r3, [r7, #24]
 8003120:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003124:	d04b      	beq.n	80031be <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003126:	f7fd fb5b 	bl	80007e0 <HAL_GetTick>
 800312a:	4602      	mov	r2, r0
 800312c:	683b      	ldr	r3, [r7, #0]
 800312e:	1ad3      	subs	r3, r2, r3
 8003130:	69ba      	ldr	r2, [r7, #24]
 8003132:	429a      	cmp	r2, r3
 8003134:	d302      	bcc.n	800313c <UART_WaitOnFlagUntilTimeout+0x30>
 8003136:	69bb      	ldr	r3, [r7, #24]
 8003138:	2b00      	cmp	r3, #0
 800313a:	d101      	bne.n	8003140 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800313c:	2303      	movs	r3, #3
 800313e:	e04e      	b.n	80031de <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	f003 0304 	and.w	r3, r3, #4
 800314a:	2b00      	cmp	r3, #0
 800314c:	d037      	beq.n	80031be <UART_WaitOnFlagUntilTimeout+0xb2>
 800314e:	68bb      	ldr	r3, [r7, #8]
 8003150:	2b80      	cmp	r3, #128	@ 0x80
 8003152:	d034      	beq.n	80031be <UART_WaitOnFlagUntilTimeout+0xb2>
 8003154:	68bb      	ldr	r3, [r7, #8]
 8003156:	2b40      	cmp	r3, #64	@ 0x40
 8003158:	d031      	beq.n	80031be <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	69db      	ldr	r3, [r3, #28]
 8003160:	f003 0308 	and.w	r3, r3, #8
 8003164:	2b08      	cmp	r3, #8
 8003166:	d110      	bne.n	800318a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	2208      	movs	r2, #8
 800316e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003170:	68f8      	ldr	r0, [r7, #12]
 8003172:	f000 f838 	bl	80031e6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	2208      	movs	r2, #8
 800317a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	2200      	movs	r2, #0
 8003182:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8003186:	2301      	movs	r3, #1
 8003188:	e029      	b.n	80031de <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	69db      	ldr	r3, [r3, #28]
 8003190:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003194:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003198:	d111      	bne.n	80031be <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80031a2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80031a4:	68f8      	ldr	r0, [r7, #12]
 80031a6:	f000 f81e 	bl	80031e6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	2220      	movs	r2, #32
 80031ae:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	2200      	movs	r2, #0
 80031b6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80031ba:	2303      	movs	r3, #3
 80031bc:	e00f      	b.n	80031de <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	69da      	ldr	r2, [r3, #28]
 80031c4:	68bb      	ldr	r3, [r7, #8]
 80031c6:	4013      	ands	r3, r2
 80031c8:	68ba      	ldr	r2, [r7, #8]
 80031ca:	429a      	cmp	r2, r3
 80031cc:	bf0c      	ite	eq
 80031ce:	2301      	moveq	r3, #1
 80031d0:	2300      	movne	r3, #0
 80031d2:	b2db      	uxtb	r3, r3
 80031d4:	461a      	mov	r2, r3
 80031d6:	79fb      	ldrb	r3, [r7, #7]
 80031d8:	429a      	cmp	r2, r3
 80031da:	d0a0      	beq.n	800311e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80031dc:	2300      	movs	r3, #0
}
 80031de:	4618      	mov	r0, r3
 80031e0:	3710      	adds	r7, #16
 80031e2:	46bd      	mov	sp, r7
 80031e4:	bd80      	pop	{r7, pc}

080031e6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80031e6:	b480      	push	{r7}
 80031e8:	b095      	sub	sp, #84	@ 0x54
 80031ea:	af00      	add	r7, sp, #0
 80031ec:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80031f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80031f6:	e853 3f00 	ldrex	r3, [r3]
 80031fa:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80031fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80031fe:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003202:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	461a      	mov	r2, r3
 800320a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800320c:	643b      	str	r3, [r7, #64]	@ 0x40
 800320e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003210:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003212:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003214:	e841 2300 	strex	r3, r2, [r1]
 8003218:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800321a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800321c:	2b00      	cmp	r3, #0
 800321e:	d1e6      	bne.n	80031ee <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	3308      	adds	r3, #8
 8003226:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003228:	6a3b      	ldr	r3, [r7, #32]
 800322a:	e853 3f00 	ldrex	r3, [r3]
 800322e:	61fb      	str	r3, [r7, #28]
   return(result);
 8003230:	69fb      	ldr	r3, [r7, #28]
 8003232:	f023 0301 	bic.w	r3, r3, #1
 8003236:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	3308      	adds	r3, #8
 800323e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003240:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003242:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003244:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003246:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003248:	e841 2300 	strex	r3, r2, [r1]
 800324c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800324e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003250:	2b00      	cmp	r3, #0
 8003252:	d1e5      	bne.n	8003220 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003258:	2b01      	cmp	r3, #1
 800325a:	d118      	bne.n	800328e <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	e853 3f00 	ldrex	r3, [r3]
 8003268:	60bb      	str	r3, [r7, #8]
   return(result);
 800326a:	68bb      	ldr	r3, [r7, #8]
 800326c:	f023 0310 	bic.w	r3, r3, #16
 8003270:	647b      	str	r3, [r7, #68]	@ 0x44
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	461a      	mov	r2, r3
 8003278:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800327a:	61bb      	str	r3, [r7, #24]
 800327c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800327e:	6979      	ldr	r1, [r7, #20]
 8003280:	69ba      	ldr	r2, [r7, #24]
 8003282:	e841 2300 	strex	r3, r2, [r1]
 8003286:	613b      	str	r3, [r7, #16]
   return(result);
 8003288:	693b      	ldr	r3, [r7, #16]
 800328a:	2b00      	cmp	r3, #0
 800328c:	d1e6      	bne.n	800325c <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	2220      	movs	r2, #32
 8003292:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	2200      	movs	r2, #0
 800329a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	2200      	movs	r2, #0
 80032a0:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80032a2:	bf00      	nop
 80032a4:	3754      	adds	r7, #84	@ 0x54
 80032a6:	46bd      	mov	sp, r7
 80032a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ac:	4770      	bx	lr
	...

080032b0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80032b0:	b580      	push	{r7, lr}
 80032b2:	b08a      	sub	sp, #40	@ 0x28
 80032b4:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 80032b6:	2300      	movs	r3, #0
 80032b8:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Tick increment should occur on every kernel timer event. Core 0 has the
     * responsibility to increment the tick, or increment the pended ticks if the
     * scheduler is suspended.  If pended ticks is greater than zero, the core that
     * calls xTaskResumeAll has the responsibility to increment the tick. */
    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 80032ba:	4b83      	ldr	r3, [pc, #524]	@ (80034c8 <xTaskIncrementTick+0x218>)
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	2b00      	cmp	r3, #0
 80032c0:	f040 80f3 	bne.w	80034aa <xTaskIncrementTick+0x1fa>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80032c4:	4b81      	ldr	r3, [pc, #516]	@ (80034cc <xTaskIncrementTick+0x21c>)
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	3301      	adds	r3, #1
 80032ca:	623b      	str	r3, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 80032cc:	4a7f      	ldr	r2, [pc, #508]	@ (80034cc <xTaskIncrementTick+0x21c>)
 80032ce:	6a3b      	ldr	r3, [r7, #32]
 80032d0:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U )
 80032d2:	6a3b      	ldr	r3, [r7, #32]
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d121      	bne.n	800331c <xTaskIncrementTick+0x6c>
        {
            taskSWITCH_DELAYED_LISTS();
 80032d8:	4b7d      	ldr	r3, [pc, #500]	@ (80034d0 <xTaskIncrementTick+0x220>)
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d00b      	beq.n	80032fa <xTaskIncrementTick+0x4a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
    uint32_t ulNewBASEPRI;

    __asm volatile
 80032e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80032e6:	f383 8811 	msr	BASEPRI, r3
 80032ea:	f3bf 8f6f 	isb	sy
 80032ee:	f3bf 8f4f 	dsb	sy
 80032f2:	607b      	str	r3, [r7, #4]
        "   msr basepri, %0                                         \n" \
        "   isb                                                     \n" \
        "   dsb                                                     \n" \
        : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
    );
}
 80032f4:	bf00      	nop
 80032f6:	bf00      	nop
 80032f8:	e7fd      	b.n	80032f6 <xTaskIncrementTick+0x46>
 80032fa:	4b75      	ldr	r3, [pc, #468]	@ (80034d0 <xTaskIncrementTick+0x220>)
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	61fb      	str	r3, [r7, #28]
 8003300:	4b74      	ldr	r3, [pc, #464]	@ (80034d4 <xTaskIncrementTick+0x224>)
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	4a72      	ldr	r2, [pc, #456]	@ (80034d0 <xTaskIncrementTick+0x220>)
 8003306:	6013      	str	r3, [r2, #0]
 8003308:	4a72      	ldr	r2, [pc, #456]	@ (80034d4 <xTaskIncrementTick+0x224>)
 800330a:	69fb      	ldr	r3, [r7, #28]
 800330c:	6013      	str	r3, [r2, #0]
 800330e:	4b72      	ldr	r3, [pc, #456]	@ (80034d8 <xTaskIncrementTick+0x228>)
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	3301      	adds	r3, #1
 8003314:	4a70      	ldr	r2, [pc, #448]	@ (80034d8 <xTaskIncrementTick+0x228>)
 8003316:	6013      	str	r3, [r2, #0]
 8003318:	f000 f958 	bl	80035cc <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 800331c:	4b6f      	ldr	r3, [pc, #444]	@ (80034dc <xTaskIncrementTick+0x22c>)
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	6a3a      	ldr	r2, [r7, #32]
 8003322:	429a      	cmp	r2, r3
 8003324:	f0c0 80ac 	bcc.w	8003480 <xTaskIncrementTick+0x1d0>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003328:	4b69      	ldr	r3, [pc, #420]	@ (80034d0 <xTaskIncrementTick+0x220>)
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	2b00      	cmp	r3, #0
 8003330:	d104      	bne.n	800333c <xTaskIncrementTick+0x8c>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY;
 8003332:	4b6a      	ldr	r3, [pc, #424]	@ (80034dc <xTaskIncrementTick+0x22c>)
 8003334:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003338:	601a      	str	r2, [r3, #0]
                    break;
 800333a:	e0a1      	b.n	8003480 <xTaskIncrementTick+0x1d0>
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    /* MISRA Ref 11.5.3 [Void pointer assignment] */
                    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                    /* coverity[misra_c_2012_rule_11_5_violation] */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800333c:	4b64      	ldr	r3, [pc, #400]	@ (80034d0 <xTaskIncrementTick+0x220>)
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	68db      	ldr	r3, [r3, #12]
 8003342:	68db      	ldr	r3, [r3, #12]
 8003344:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003346:	69bb      	ldr	r3, [r7, #24]
 8003348:	685b      	ldr	r3, [r3, #4]
 800334a:	617b      	str	r3, [r7, #20]

                    if( xConstTickCount < xItemValue )
 800334c:	6a3a      	ldr	r2, [r7, #32]
 800334e:	697b      	ldr	r3, [r7, #20]
 8003350:	429a      	cmp	r2, r3
 8003352:	d203      	bcs.n	800335c <xTaskIncrementTick+0xac>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8003354:	4a61      	ldr	r2, [pc, #388]	@ (80034dc <xTaskIncrementTick+0x22c>)
 8003356:	697b      	ldr	r3, [r7, #20]
 8003358:	6013      	str	r3, [r2, #0]
                        break;
 800335a:	e091      	b.n	8003480 <xTaskIncrementTick+0x1d0>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 800335c:	69bb      	ldr	r3, [r7, #24]
 800335e:	695b      	ldr	r3, [r3, #20]
 8003360:	613b      	str	r3, [r7, #16]
 8003362:	69bb      	ldr	r3, [r7, #24]
 8003364:	689b      	ldr	r3, [r3, #8]
 8003366:	69ba      	ldr	r2, [r7, #24]
 8003368:	68d2      	ldr	r2, [r2, #12]
 800336a:	609a      	str	r2, [r3, #8]
 800336c:	69bb      	ldr	r3, [r7, #24]
 800336e:	68db      	ldr	r3, [r3, #12]
 8003370:	69ba      	ldr	r2, [r7, #24]
 8003372:	6892      	ldr	r2, [r2, #8]
 8003374:	605a      	str	r2, [r3, #4]
 8003376:	693b      	ldr	r3, [r7, #16]
 8003378:	685a      	ldr	r2, [r3, #4]
 800337a:	69bb      	ldr	r3, [r7, #24]
 800337c:	3304      	adds	r3, #4
 800337e:	429a      	cmp	r2, r3
 8003380:	d103      	bne.n	800338a <xTaskIncrementTick+0xda>
 8003382:	69bb      	ldr	r3, [r7, #24]
 8003384:	68da      	ldr	r2, [r3, #12]
 8003386:	693b      	ldr	r3, [r7, #16]
 8003388:	605a      	str	r2, [r3, #4]
 800338a:	69bb      	ldr	r3, [r7, #24]
 800338c:	2200      	movs	r2, #0
 800338e:	615a      	str	r2, [r3, #20]
 8003390:	693b      	ldr	r3, [r7, #16]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	1e5a      	subs	r2, r3, #1
 8003396:	693b      	ldr	r3, [r7, #16]
 8003398:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800339a:	69bb      	ldr	r3, [r7, #24]
 800339c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d01e      	beq.n	80033e0 <xTaskIncrementTick+0x130>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 80033a2:	69bb      	ldr	r3, [r7, #24]
 80033a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033a6:	60fb      	str	r3, [r7, #12]
 80033a8:	69bb      	ldr	r3, [r7, #24]
 80033aa:	69db      	ldr	r3, [r3, #28]
 80033ac:	69ba      	ldr	r2, [r7, #24]
 80033ae:	6a12      	ldr	r2, [r2, #32]
 80033b0:	609a      	str	r2, [r3, #8]
 80033b2:	69bb      	ldr	r3, [r7, #24]
 80033b4:	6a1b      	ldr	r3, [r3, #32]
 80033b6:	69ba      	ldr	r2, [r7, #24]
 80033b8:	69d2      	ldr	r2, [r2, #28]
 80033ba:	605a      	str	r2, [r3, #4]
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	685a      	ldr	r2, [r3, #4]
 80033c0:	69bb      	ldr	r3, [r7, #24]
 80033c2:	3318      	adds	r3, #24
 80033c4:	429a      	cmp	r2, r3
 80033c6:	d103      	bne.n	80033d0 <xTaskIncrementTick+0x120>
 80033c8:	69bb      	ldr	r3, [r7, #24]
 80033ca:	6a1a      	ldr	r2, [r3, #32]
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	605a      	str	r2, [r3, #4]
 80033d0:	69bb      	ldr	r3, [r7, #24]
 80033d2:	2200      	movs	r2, #0
 80033d4:	629a      	str	r2, [r3, #40]	@ 0x28
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	1e5a      	subs	r2, r3, #1
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 80033e0:	69bb      	ldr	r3, [r7, #24]
 80033e2:	4618      	mov	r0, r3
 80033e4:	f001 f8a2 	bl	800452c <SEGGER_SYSVIEW_OnTaskStartReady>
 80033e8:	69bb      	ldr	r3, [r7, #24]
 80033ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033ec:	2201      	movs	r2, #1
 80033ee:	409a      	lsls	r2, r3
 80033f0:	4b3b      	ldr	r3, [pc, #236]	@ (80034e0 <xTaskIncrementTick+0x230>)
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	4313      	orrs	r3, r2
 80033f6:	4a3a      	ldr	r2, [pc, #232]	@ (80034e0 <xTaskIncrementTick+0x230>)
 80033f8:	6013      	str	r3, [r2, #0]
 80033fa:	69bb      	ldr	r3, [r7, #24]
 80033fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80033fe:	4939      	ldr	r1, [pc, #228]	@ (80034e4 <xTaskIncrementTick+0x234>)
 8003400:	4613      	mov	r3, r2
 8003402:	009b      	lsls	r3, r3, #2
 8003404:	4413      	add	r3, r2
 8003406:	009b      	lsls	r3, r3, #2
 8003408:	440b      	add	r3, r1
 800340a:	3304      	adds	r3, #4
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	60bb      	str	r3, [r7, #8]
 8003410:	69bb      	ldr	r3, [r7, #24]
 8003412:	68ba      	ldr	r2, [r7, #8]
 8003414:	609a      	str	r2, [r3, #8]
 8003416:	68bb      	ldr	r3, [r7, #8]
 8003418:	689a      	ldr	r2, [r3, #8]
 800341a:	69bb      	ldr	r3, [r7, #24]
 800341c:	60da      	str	r2, [r3, #12]
 800341e:	68bb      	ldr	r3, [r7, #8]
 8003420:	689b      	ldr	r3, [r3, #8]
 8003422:	69ba      	ldr	r2, [r7, #24]
 8003424:	3204      	adds	r2, #4
 8003426:	605a      	str	r2, [r3, #4]
 8003428:	69bb      	ldr	r3, [r7, #24]
 800342a:	1d1a      	adds	r2, r3, #4
 800342c:	68bb      	ldr	r3, [r7, #8]
 800342e:	609a      	str	r2, [r3, #8]
 8003430:	69bb      	ldr	r3, [r7, #24]
 8003432:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003434:	4613      	mov	r3, r2
 8003436:	009b      	lsls	r3, r3, #2
 8003438:	4413      	add	r3, r2
 800343a:	009b      	lsls	r3, r3, #2
 800343c:	4a29      	ldr	r2, [pc, #164]	@ (80034e4 <xTaskIncrementTick+0x234>)
 800343e:	441a      	add	r2, r3
 8003440:	69bb      	ldr	r3, [r7, #24]
 8003442:	615a      	str	r2, [r3, #20]
 8003444:	69bb      	ldr	r3, [r7, #24]
 8003446:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003448:	4926      	ldr	r1, [pc, #152]	@ (80034e4 <xTaskIncrementTick+0x234>)
 800344a:	4613      	mov	r3, r2
 800344c:	009b      	lsls	r3, r3, #2
 800344e:	4413      	add	r3, r2
 8003450:	009b      	lsls	r3, r3, #2
 8003452:	440b      	add	r3, r1
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	69ba      	ldr	r2, [r7, #24]
 8003458:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800345a:	1c59      	adds	r1, r3, #1
 800345c:	4821      	ldr	r0, [pc, #132]	@ (80034e4 <xTaskIncrementTick+0x234>)
 800345e:	4613      	mov	r3, r2
 8003460:	009b      	lsls	r3, r3, #2
 8003462:	4413      	add	r3, r2
 8003464:	009b      	lsls	r3, r3, #2
 8003466:	4403      	add	r3, r0
 8003468:	6019      	str	r1, [r3, #0]
                             * task.
                             * The case of equal priority tasks sharing
                             * processing time (which happens when both
                             * preemption and time slicing are on) is
                             * handled below.*/
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800346a:	69bb      	ldr	r3, [r7, #24]
 800346c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800346e:	4b1e      	ldr	r3, [pc, #120]	@ (80034e8 <xTaskIncrementTick+0x238>)
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003474:	429a      	cmp	r2, r3
 8003476:	f67f af57 	bls.w	8003328 <xTaskIncrementTick+0x78>
                            {
                                xSwitchRequired = pdTRUE;
 800347a:	2301      	movs	r3, #1
 800347c:	627b      	str	r3, [r7, #36]	@ 0x24
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800347e:	e753      	b.n	8003328 <xTaskIncrementTick+0x78>
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > 1U )
 8003480:	4b19      	ldr	r3, [pc, #100]	@ (80034e8 <xTaskIncrementTick+0x238>)
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003486:	4917      	ldr	r1, [pc, #92]	@ (80034e4 <xTaskIncrementTick+0x234>)
 8003488:	4613      	mov	r3, r2
 800348a:	009b      	lsls	r3, r3, #2
 800348c:	4413      	add	r3, r2
 800348e:	009b      	lsls	r3, r3, #2
 8003490:	440b      	add	r3, r1
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	2b01      	cmp	r3, #1
 8003496:	d901      	bls.n	800349c <xTaskIncrementTick+0x1ec>
                {
                    xSwitchRequired = pdTRUE;
 8003498:	2301      	movs	r3, #1
 800349a:	627b      	str	r3, [r7, #36]	@ 0x24
        #if ( configUSE_PREEMPTION == 1 )
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                /* For single core the core ID is always 0. */
                if( xYieldPendings[ 0 ] != pdFALSE )
 800349c:	4b13      	ldr	r3, [pc, #76]	@ (80034ec <xTaskIncrementTick+0x23c>)
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d007      	beq.n	80034b4 <xTaskIncrementTick+0x204>
                {
                    xSwitchRequired = pdTRUE;
 80034a4:	2301      	movs	r3, #1
 80034a6:	627b      	str	r3, [r7, #36]	@ 0x24
 80034a8:	e004      	b.n	80034b4 <xTaskIncrementTick+0x204>
        }
        #endif /* #if ( configUSE_PREEMPTION == 1 ) */
    }
    else
    {
        xPendedTicks += 1U;
 80034aa:	4b11      	ldr	r3, [pc, #68]	@ (80034f0 <xTaskIncrementTick+0x240>)
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	3301      	adds	r3, #1
 80034b0:	4a0f      	ldr	r2, [pc, #60]	@ (80034f0 <xTaskIncrementTick+0x240>)
 80034b2:	6013      	str	r3, [r2, #0]
            vApplicationTickHook();
        }
        #endif
    }

    traceRETURN_xTaskIncrementTick( xSwitchRequired );
 80034b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034b6:	4619      	mov	r1, r3
 80034b8:	20db      	movs	r0, #219	@ 0xdb
 80034ba:	f000 ff81 	bl	80043c0 <SEGGER_SYSVIEW_RecordEndCallU32>

    return xSwitchRequired;
 80034be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80034c0:	4618      	mov	r0, r3
 80034c2:	3728      	adds	r7, #40	@ 0x28
 80034c4:	46bd      	mov	sp, r7
 80034c6:	bd80      	pop	{r7, pc}
 80034c8:	200001a8 	.word	0x200001a8
 80034cc:	2000018c 	.word	0x2000018c
 80034d0:	20000184 	.word	0x20000184
 80034d4:	20000188 	.word	0x20000188
 80034d8:	2000019c 	.word	0x2000019c
 80034dc:	200001a0 	.word	0x200001a0
 80034e0:	20000190 	.word	0x20000190
 80034e4:	20000120 	.word	0x20000120
 80034e8:	2000011c 	.word	0x2000011c
 80034ec:	20000198 	.word	0x20000198
 80034f0:	20000194 	.word	0x20000194

080034f4 <vTaskSwitchContext>:
#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )
    void vTaskSwitchContext( void )
    {
 80034f4:	b580      	push	{r7, lr}
 80034f6:	b086      	sub	sp, #24
 80034f8:	af00      	add	r7, sp, #0
        traceENTER_vTaskSwitchContext();

        if( uxSchedulerSuspended != ( UBaseType_t ) 0U )
 80034fa:	4b2e      	ldr	r3, [pc, #184]	@ (80035b4 <vTaskSwitchContext+0xc0>)
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d003      	beq.n	800350a <vTaskSwitchContext+0x16>
        {
            /* The scheduler is currently suspended - do not allow a context
             * switch. */
            xYieldPendings[ 0 ] = pdTRUE;
 8003502:	4b2d      	ldr	r3, [pc, #180]	@ (80035b8 <vTaskSwitchContext+0xc4>)
 8003504:	2201      	movs	r2, #1
 8003506:	601a      	str	r2, [r3, #0]
            }
            #endif
        }

        traceRETURN_vTaskSwitchContext();
    }
 8003508:	e04f      	b.n	80035aa <vTaskSwitchContext+0xb6>
            xYieldPendings[ 0 ] = pdFALSE;
 800350a:	4b2b      	ldr	r3, [pc, #172]	@ (80035b8 <vTaskSwitchContext+0xc4>)
 800350c:	2200      	movs	r2, #0
 800350e:	601a      	str	r2, [r3, #0]
            taskSELECT_HIGHEST_PRIORITY_TASK();
 8003510:	4b2a      	ldr	r3, [pc, #168]	@ (80035bc <vTaskSwitchContext+0xc8>)
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	60fb      	str	r3, [r7, #12]
        __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	fab3 f383 	clz	r3, r3
 800351c:	72fb      	strb	r3, [r7, #11]
        return ucReturn;
 800351e:	7afb      	ldrb	r3, [r7, #11]
 8003520:	f1c3 031f 	rsb	r3, r3, #31
 8003524:	617b      	str	r3, [r7, #20]
 8003526:	4926      	ldr	r1, [pc, #152]	@ (80035c0 <vTaskSwitchContext+0xcc>)
 8003528:	697a      	ldr	r2, [r7, #20]
 800352a:	4613      	mov	r3, r2
 800352c:	009b      	lsls	r3, r3, #2
 800352e:	4413      	add	r3, r2
 8003530:	009b      	lsls	r3, r3, #2
 8003532:	440b      	add	r3, r1
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	2b00      	cmp	r3, #0
 8003538:	d10b      	bne.n	8003552 <vTaskSwitchContext+0x5e>
    __asm volatile
 800353a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800353e:	f383 8811 	msr	BASEPRI, r3
 8003542:	f3bf 8f6f 	isb	sy
 8003546:	f3bf 8f4f 	dsb	sy
 800354a:	607b      	str	r3, [r7, #4]
}
 800354c:	bf00      	nop
 800354e:	bf00      	nop
 8003550:	e7fd      	b.n	800354e <vTaskSwitchContext+0x5a>
 8003552:	697a      	ldr	r2, [r7, #20]
 8003554:	4613      	mov	r3, r2
 8003556:	009b      	lsls	r3, r3, #2
 8003558:	4413      	add	r3, r2
 800355a:	009b      	lsls	r3, r3, #2
 800355c:	4a18      	ldr	r2, [pc, #96]	@ (80035c0 <vTaskSwitchContext+0xcc>)
 800355e:	4413      	add	r3, r2
 8003560:	613b      	str	r3, [r7, #16]
 8003562:	693b      	ldr	r3, [r7, #16]
 8003564:	685b      	ldr	r3, [r3, #4]
 8003566:	685a      	ldr	r2, [r3, #4]
 8003568:	693b      	ldr	r3, [r7, #16]
 800356a:	605a      	str	r2, [r3, #4]
 800356c:	693b      	ldr	r3, [r7, #16]
 800356e:	685a      	ldr	r2, [r3, #4]
 8003570:	693b      	ldr	r3, [r7, #16]
 8003572:	3308      	adds	r3, #8
 8003574:	429a      	cmp	r2, r3
 8003576:	d103      	bne.n	8003580 <vTaskSwitchContext+0x8c>
 8003578:	693b      	ldr	r3, [r7, #16]
 800357a:	68da      	ldr	r2, [r3, #12]
 800357c:	693b      	ldr	r3, [r7, #16]
 800357e:	605a      	str	r2, [r3, #4]
 8003580:	693b      	ldr	r3, [r7, #16]
 8003582:	685b      	ldr	r3, [r3, #4]
 8003584:	68db      	ldr	r3, [r3, #12]
 8003586:	4a0f      	ldr	r2, [pc, #60]	@ (80035c4 <vTaskSwitchContext+0xd0>)
 8003588:	6013      	str	r3, [r2, #0]
            traceTASK_SWITCHED_IN();
 800358a:	4b0f      	ldr	r3, [pc, #60]	@ (80035c8 <vTaskSwitchContext+0xd4>)
 800358c:	681a      	ldr	r2, [r3, #0]
 800358e:	4b0d      	ldr	r3, [pc, #52]	@ (80035c4 <vTaskSwitchContext+0xd0>)
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	429a      	cmp	r2, r3
 8003594:	d102      	bne.n	800359c <vTaskSwitchContext+0xa8>
 8003596:	f000 ff6b 	bl	8004470 <SEGGER_SYSVIEW_OnIdle>
 800359a:	e004      	b.n	80035a6 <vTaskSwitchContext+0xb2>
 800359c:	4b09      	ldr	r3, [pc, #36]	@ (80035c4 <vTaskSwitchContext+0xd0>)
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	4618      	mov	r0, r3
 80035a2:	f000 ff81 	bl	80044a8 <SEGGER_SYSVIEW_OnTaskStartExec>
            portTASK_SWITCH_HOOK( pxCurrentTCB );
 80035a6:	4b07      	ldr	r3, [pc, #28]	@ (80035c4 <vTaskSwitchContext+0xd0>)
 80035a8:	681b      	ldr	r3, [r3, #0]
    }
 80035aa:	bf00      	nop
 80035ac:	3718      	adds	r7, #24
 80035ae:	46bd      	mov	sp, r7
 80035b0:	bd80      	pop	{r7, pc}
 80035b2:	bf00      	nop
 80035b4:	200001a8 	.word	0x200001a8
 80035b8:	20000198 	.word	0x20000198
 80035bc:	20000190 	.word	0x20000190
 80035c0:	20000120 	.word	0x20000120
 80035c4:	2000011c 	.word	0x2000011c
 80035c8:	200001a4 	.word	0x200001a4

080035cc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80035cc:	b480      	push	{r7}
 80035ce:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80035d0:	4b0a      	ldr	r3, [pc, #40]	@ (80035fc <prvResetNextTaskUnblockTime+0x30>)
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d104      	bne.n	80035e4 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 80035da:	4b09      	ldr	r3, [pc, #36]	@ (8003600 <prvResetNextTaskUnblockTime+0x34>)
 80035dc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80035e0:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 80035e2:	e005      	b.n	80035f0 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 80035e4:	4b05      	ldr	r3, [pc, #20]	@ (80035fc <prvResetNextTaskUnblockTime+0x30>)
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	68db      	ldr	r3, [r3, #12]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	4a04      	ldr	r2, [pc, #16]	@ (8003600 <prvResetNextTaskUnblockTime+0x34>)
 80035ee:	6013      	str	r3, [r2, #0]
}
 80035f0:	bf00      	nop
 80035f2:	46bd      	mov	sp, r7
 80035f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f8:	4770      	bx	lr
 80035fa:	bf00      	nop
 80035fc:	20000184 	.word	0x20000184
 8003600:	200001a0 	.word	0x200001a0
	...

08003610 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8003610:	4b07      	ldr	r3, [pc, #28]	@ (8003630 <pxCurrentTCBConst2>)
 8003612:	6819      	ldr	r1, [r3, #0]
 8003614:	6808      	ldr	r0, [r1, #0]
 8003616:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800361a:	f380 8809 	msr	PSP, r0
 800361e:	f3bf 8f6f 	isb	sy
 8003622:	f04f 0000 	mov.w	r0, #0
 8003626:	f380 8811 	msr	BASEPRI, r0
 800362a:	4770      	bx	lr
 800362c:	f3af 8000 	nop.w

08003630 <pxCurrentTCBConst2>:
 8003630:	2000011c 	.word	0x2000011c
        "   bx r14                          \n"
        "                                   \n"
        "   .align 4                        \n"
        "pxCurrentTCBConst2: .word pxCurrentTCB             \n"
        );
}
 8003634:	bf00      	nop
 8003636:	bf00      	nop
	...

08003640 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8003640:	f3ef 8009 	mrs	r0, PSP
 8003644:	f3bf 8f6f 	isb	sy
 8003648:	4b15      	ldr	r3, [pc, #84]	@ (80036a0 <pxCurrentTCBConst>)
 800364a:	681a      	ldr	r2, [r3, #0]
 800364c:	f01e 0f10 	tst.w	lr, #16
 8003650:	bf08      	it	eq
 8003652:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8003656:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800365a:	6010      	str	r0, [r2, #0]
 800365c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8003660:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8003664:	f380 8811 	msr	BASEPRI, r0
 8003668:	f3bf 8f4f 	dsb	sy
 800366c:	f3bf 8f6f 	isb	sy
 8003670:	f7ff ff40 	bl	80034f4 <vTaskSwitchContext>
 8003674:	f04f 0000 	mov.w	r0, #0
 8003678:	f380 8811 	msr	BASEPRI, r0
 800367c:	bc09      	pop	{r0, r3}
 800367e:	6819      	ldr	r1, [r3, #0]
 8003680:	6808      	ldr	r0, [r1, #0]
 8003682:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003686:	f01e 0f10 	tst.w	lr, #16
 800368a:	bf08      	it	eq
 800368c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8003690:	f380 8809 	msr	PSP, r0
 8003694:	f3bf 8f6f 	isb	sy
 8003698:	4770      	bx	lr
 800369a:	bf00      	nop
 800369c:	f3af 8000 	nop.w

080036a0 <pxCurrentTCBConst>:
 80036a0:	2000011c 	.word	0x2000011c
        "                                       \n"
        "   .align 4                            \n"
        "pxCurrentTCBConst: .word pxCurrentTCB  \n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 80036a4:	bf00      	nop
 80036a6:	bf00      	nop

080036a8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80036a8:	b580      	push	{r7, lr}
 80036aa:	b082      	sub	sp, #8
 80036ac:	af00      	add	r7, sp, #0
    __asm volatile
 80036ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80036b2:	f383 8811 	msr	BASEPRI, r3
 80036b6:	f3bf 8f6f 	isb	sy
 80036ba:	f3bf 8f4f 	dsb	sy
 80036be:	607b      	str	r3, [r7, #4]
}
 80036c0:	bf00      	nop
    /* The SysTick runs at the lowest interrupt priority, so when this interrupt
     * executes all interrupts must be unmasked.  There is therefore no need to
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
    traceISR_ENTER();
 80036c2:	f000 fe03 	bl	80042cc <SEGGER_SYSVIEW_RecordEnterISR>
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 80036c6:	f7ff fdf3 	bl	80032b0 <xTaskIncrementTick>
 80036ca:	4603      	mov	r3, r0
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d006      	beq.n	80036de <SysTick_Handler+0x36>
        {
            traceISR_EXIT_TO_SCHEDULER();
 80036d0:	f000 fe5a 	bl	8004388 <SEGGER_SYSVIEW_RecordExitISRToScheduler>

            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80036d4:	4b08      	ldr	r3, [pc, #32]	@ (80036f8 <SysTick_Handler+0x50>)
 80036d6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80036da:	601a      	str	r2, [r3, #0]
 80036dc:	e001      	b.n	80036e2 <SysTick_Handler+0x3a>
        }
        else
        {
            traceISR_EXIT();
 80036de:	f000 fe37 	bl	8004350 <SEGGER_SYSVIEW_RecordExitISR>
 80036e2:	2300      	movs	r3, #0
 80036e4:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
    __asm volatile
 80036e6:	683b      	ldr	r3, [r7, #0]
 80036e8:	f383 8811 	msr	BASEPRI, r3
    (
        "   msr basepri, %0 " ::"r" ( ulNewMaskValue ) : "memory"
    );
}
 80036ec:	bf00      	nop
        }
    }
    portENABLE_INTERRUPTS();
}
 80036ee:	bf00      	nop
 80036f0:	3708      	adds	r7, #8
 80036f2:	46bd      	mov	sp, r7
 80036f4:	bd80      	pop	{r7, pc}
 80036f6:	bf00      	nop
 80036f8:	e000ed04 	.word	0xe000ed04

080036fc <_DoInit>:
      if (pRTTCBInit->acID[0] != 'S') {                                                      \
        _DoInit();                                                                           \
      }                                                                                      \
    } while (0)

static void _DoInit(void) {
 80036fc:	b580      	push	{r7, lr}
 80036fe:	b082      	sub	sp, #8
 8003700:	af00      	add	r7, sp, #0
  static const char _aInitStr[] = "\0\0\0\0\0\0TTR REGGES";  // Init complete ID string to make sure that things also work if RTT is linked to a no-init memory area
  unsigned i;
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 8003702:	4b26      	ldr	r3, [pc, #152]	@ (800379c <_DoInit+0xa0>)
 8003704:	603b      	str	r3, [r7, #0]
  memset((SEGGER_RTT_CB*)p, 0, sizeof(_SEGGER_RTT));         // Make sure that the RTT CB is always zero initialized.
 8003706:	22a8      	movs	r2, #168	@ 0xa8
 8003708:	2100      	movs	r1, #0
 800370a:	6838      	ldr	r0, [r7, #0]
 800370c:	f001 f836 	bl	800477c <memset>
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 8003710:	683b      	ldr	r3, [r7, #0]
 8003712:	2203      	movs	r2, #3
 8003714:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 8003716:	683b      	ldr	r3, [r7, #0]
 8003718:	2203      	movs	r2, #3
 800371a:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 800371c:	683b      	ldr	r3, [r7, #0]
 800371e:	4a20      	ldr	r2, [pc, #128]	@ (80037a0 <_DoInit+0xa4>)
 8003720:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 8003722:	683b      	ldr	r3, [r7, #0]
 8003724:	4a1f      	ldr	r2, [pc, #124]	@ (80037a4 <_DoInit+0xa8>)
 8003726:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 8003728:	683b      	ldr	r3, [r7, #0]
 800372a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800372e:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 8003730:	683b      	ldr	r3, [r7, #0]
 8003732:	2200      	movs	r2, #0
 8003734:	629a      	str	r2, [r3, #40]	@ 0x28
  p->aUp[0].WrOff         = 0u;
 8003736:	683b      	ldr	r3, [r7, #0]
 8003738:	2200      	movs	r2, #0
 800373a:	625a      	str	r2, [r3, #36]	@ 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 800373c:	683b      	ldr	r3, [r7, #0]
 800373e:	2200      	movs	r2, #0
 8003740:	62da      	str	r2, [r3, #44]	@ 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 8003742:	683b      	ldr	r3, [r7, #0]
 8003744:	4a16      	ldr	r2, [pc, #88]	@ (80037a0 <_DoInit+0xa4>)
 8003746:	661a      	str	r2, [r3, #96]	@ 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 8003748:	683b      	ldr	r3, [r7, #0]
 800374a:	4a17      	ldr	r2, [pc, #92]	@ (80037a8 <_DoInit+0xac>)
 800374c:	665a      	str	r2, [r3, #100]	@ 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 800374e:	683b      	ldr	r3, [r7, #0]
 8003750:	2210      	movs	r2, #16
 8003752:	669a      	str	r2, [r3, #104]	@ 0x68
  p->aDown[0].RdOff         = 0u;
 8003754:	683b      	ldr	r3, [r7, #0]
 8003756:	2200      	movs	r2, #0
 8003758:	671a      	str	r2, [r3, #112]	@ 0x70
  p->aDown[0].WrOff         = 0u;
 800375a:	683b      	ldr	r3, [r7, #0]
 800375c:	2200      	movs	r2, #0
 800375e:	66da      	str	r2, [r3, #108]	@ 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8003760:	683b      	ldr	r3, [r7, #0]
 8003762:	2200      	movs	r2, #0
 8003764:	675a      	str	r2, [r3, #116]	@ 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string backwards to make sure that "SEGGER RTT" is not found in initializer memory (usually flash),
  // as this would cause J-Link to "find" the control block at a wrong address.
  //
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 8003766:	f3bf 8f5f 	dmb	sy
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 800376a:	2300      	movs	r3, #0
 800376c:	607b      	str	r3, [r7, #4]
 800376e:	e00c      	b.n	800378a <_DoInit+0x8e>
    p->acID[i] = _aInitStr[sizeof(_aInitStr) - 2 - i];  // Skip terminating \0 at the end of the array
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	f1c3 030f 	rsb	r3, r3, #15
 8003776:	4a0d      	ldr	r2, [pc, #52]	@ (80037ac <_DoInit+0xb0>)
 8003778:	5cd1      	ldrb	r1, [r2, r3]
 800377a:	683a      	ldr	r2, [r7, #0]
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	4413      	add	r3, r2
 8003780:	460a      	mov	r2, r1
 8003782:	701a      	strb	r2, [r3, #0]
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	3301      	adds	r3, #1
 8003788:	607b      	str	r3, [r7, #4]
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	2b0f      	cmp	r3, #15
 800378e:	d9ef      	bls.n	8003770 <_DoInit+0x74>
  }
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 8003790:	f3bf 8f5f 	dmb	sy
}
 8003794:	bf00      	nop
 8003796:	3708      	adds	r7, #8
 8003798:	46bd      	mov	sp, r7
 800379a:	bd80      	pop	{r7, pc}
 800379c:	200001ac 	.word	0x200001ac
 80037a0:	08004808 	.word	0x08004808
 80037a4:	20000254 	.word	0x20000254
 80037a8:	20000654 	.word	0x20000654
 80037ac:	0800484c 	.word	0x0800484c

080037b0 <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 80037b0:	b580      	push	{r7, lr}
 80037b2:	b08c      	sub	sp, #48	@ 0x30
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	60f8      	str	r0, [r7, #12]
 80037b8:	60b9      	str	r1, [r7, #8]
 80037ba:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_DOWN* pRing;
  volatile char*          pSrc;
  //
  INIT();
 80037bc:	4b3e      	ldr	r3, [pc, #248]	@ (80038b8 <SEGGER_RTT_ReadNoLock+0x108>)
 80037be:	623b      	str	r3, [r7, #32]
 80037c0:	6a3b      	ldr	r3, [r7, #32]
 80037c2:	781b      	ldrb	r3, [r3, #0]
 80037c4:	b2db      	uxtb	r3, r3
 80037c6:	2b53      	cmp	r3, #83	@ 0x53
 80037c8:	d001      	beq.n	80037ce <SEGGER_RTT_ReadNoLock+0x1e>
 80037ca:	f7ff ff97 	bl	80036fc <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_DOWN*)((uintptr_t)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 80037ce:	68fa      	ldr	r2, [r7, #12]
 80037d0:	4613      	mov	r3, r2
 80037d2:	005b      	lsls	r3, r3, #1
 80037d4:	4413      	add	r3, r2
 80037d6:	00db      	lsls	r3, r3, #3
 80037d8:	3360      	adds	r3, #96	@ 0x60
 80037da:	4a37      	ldr	r2, [pc, #220]	@ (80038b8 <SEGGER_RTT_ReadNoLock+0x108>)
 80037dc:	4413      	add	r3, r2
 80037de:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 80037e0:	68bb      	ldr	r3, [r7, #8]
 80037e2:	627b      	str	r3, [r7, #36]	@ 0x24
  RdOff = pRing->RdOff;
 80037e4:	69fb      	ldr	r3, [r7, #28]
 80037e6:	691b      	ldr	r3, [r3, #16]
 80037e8:	62bb      	str	r3, [r7, #40]	@ 0x28
  WrOff = pRing->WrOff;
 80037ea:	69fb      	ldr	r3, [r7, #28]
 80037ec:	68db      	ldr	r3, [r3, #12]
 80037ee:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 80037f0:	2300      	movs	r3, #0
 80037f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 80037f4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80037f6:	69bb      	ldr	r3, [r7, #24]
 80037f8:	429a      	cmp	r2, r3
 80037fa:	d92b      	bls.n	8003854 <SEGGER_RTT_ReadNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 80037fc:	69fb      	ldr	r3, [r7, #28]
 80037fe:	689a      	ldr	r2, [r3, #8]
 8003800:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003802:	1ad3      	subs	r3, r2, r3
 8003804:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 8003806:	697a      	ldr	r2, [r7, #20]
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	4293      	cmp	r3, r2
 800380c:	bf28      	it	cs
 800380e:	4613      	movcs	r3, r2
 8003810:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8003812:	69fb      	ldr	r3, [r7, #28]
 8003814:	685a      	ldr	r2, [r3, #4]
 8003816:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003818:	4413      	add	r3, r2
 800381a:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 800381c:	697a      	ldr	r2, [r7, #20]
 800381e:	6939      	ldr	r1, [r7, #16]
 8003820:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003822:	f000 ffd7 	bl	80047d4 <memcpy>
    NumBytesRead += NumBytesRem;
 8003826:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003828:	697b      	ldr	r3, [r7, #20]
 800382a:	4413      	add	r3, r2
 800382c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 800382e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003830:	697b      	ldr	r3, [r7, #20]
 8003832:	4413      	add	r3, r2
 8003834:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 8003836:	687a      	ldr	r2, [r7, #4]
 8003838:	697b      	ldr	r3, [r7, #20]
 800383a:	1ad3      	subs	r3, r2, r3
 800383c:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 800383e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003840:	697b      	ldr	r3, [r7, #20]
 8003842:	4413      	add	r3, r2
 8003844:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 8003846:	69fb      	ldr	r3, [r7, #28]
 8003848:	689b      	ldr	r3, [r3, #8]
 800384a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800384c:	429a      	cmp	r2, r3
 800384e:	d101      	bne.n	8003854 <SEGGER_RTT_ReadNoLock+0xa4>
      RdOff = 0u;
 8003850:	2300      	movs	r3, #0
 8003852:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 8003854:	69ba      	ldr	r2, [r7, #24]
 8003856:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003858:	1ad3      	subs	r3, r2, r3
 800385a:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 800385c:	697a      	ldr	r2, [r7, #20]
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	4293      	cmp	r3, r2
 8003862:	bf28      	it	cs
 8003864:	4613      	movcs	r3, r2
 8003866:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 8003868:	697b      	ldr	r3, [r7, #20]
 800386a:	2b00      	cmp	r3, #0
 800386c:	d019      	beq.n	80038a2 <SEGGER_RTT_ReadNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 800386e:	69fb      	ldr	r3, [r7, #28]
 8003870:	685a      	ldr	r2, [r3, #4]
 8003872:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003874:	4413      	add	r3, r2
 8003876:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8003878:	697a      	ldr	r2, [r7, #20]
 800387a:	6939      	ldr	r1, [r7, #16]
 800387c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800387e:	f000 ffa9 	bl	80047d4 <memcpy>
    NumBytesRead += NumBytesRem;
 8003882:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003884:	697b      	ldr	r3, [r7, #20]
 8003886:	4413      	add	r3, r2
 8003888:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 800388a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800388c:	697b      	ldr	r3, [r7, #20]
 800388e:	4413      	add	r3, r2
 8003890:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 8003892:	687a      	ldr	r2, [r7, #4]
 8003894:	697b      	ldr	r3, [r7, #20]
 8003896:	1ad3      	subs	r3, r2, r3
 8003898:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 800389a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800389c:	697b      	ldr	r3, [r7, #20]
 800389e:	4413      	add	r3, r2
 80038a0:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
  }
  if (NumBytesRead) {
 80038a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d002      	beq.n	80038ae <SEGGER_RTT_ReadNoLock+0xfe>
    pRing->RdOff = RdOff;
 80038a8:	69fb      	ldr	r3, [r7, #28]
 80038aa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80038ac:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 80038ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 80038b0:	4618      	mov	r0, r3
 80038b2:	3730      	adds	r7, #48	@ 0x30
 80038b4:	46bd      	mov	sp, r7
 80038b6:	bd80      	pop	{r7, pc}
 80038b8:	200001ac 	.word	0x200001ac

080038bc <_EncodeStr>:
*  Additional information
*    The string is encoded as a count byte followed by the contents
*    of the string.
*    No more than 1 + Limit bytes will be encoded to the payload.
*/
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 80038bc:	b480      	push	{r7}
 80038be:	b087      	sub	sp, #28
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	60f8      	str	r0, [r7, #12]
 80038c4:	60b9      	str	r1, [r7, #8]
 80038c6:	607a      	str	r2, [r7, #4]
  U8* pLen;
  const char* sStart;

  if (pText == NULL) {
 80038c8:	68bb      	ldr	r3, [r7, #8]
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d105      	bne.n	80038da <_EncodeStr+0x1e>
    *pPayload++ = (U8)0;
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	1c5a      	adds	r2, r3, #1
 80038d2:	60fa      	str	r2, [r7, #12]
 80038d4:	2200      	movs	r2, #0
 80038d6:	701a      	strb	r2, [r3, #0]
 80038d8:	e022      	b.n	8003920 <_EncodeStr+0x64>
  } else {
    sStart = pText; // Remember start of string.
 80038da:	68bb      	ldr	r3, [r7, #8]
 80038dc:	617b      	str	r3, [r7, #20]
    //
    // Save space to store count byte(s).
    //
    pLen = pPayload++;
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	1c5a      	adds	r2, r3, #1
 80038e2:	60fa      	str	r2, [r7, #12]
 80038e4:	613b      	str	r3, [r7, #16]
    pPayload += 2;
#endif
    //
    // Limit string to maximum length and copy into payload buffer.
    //
    if (Limit > SEGGER_SYSVIEW_MAX_STRING_LEN) {
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	2b80      	cmp	r3, #128	@ 0x80
 80038ea:	d90a      	bls.n	8003902 <_EncodeStr+0x46>
      Limit = SEGGER_SYSVIEW_MAX_STRING_LEN;
 80038ec:	2380      	movs	r3, #128	@ 0x80
 80038ee:	607b      	str	r3, [r7, #4]
    }
    while ((Limit-- > 0) && (*pText != '\0')) {
 80038f0:	e007      	b.n	8003902 <_EncodeStr+0x46>
      *pPayload++ = *pText++;
 80038f2:	68ba      	ldr	r2, [r7, #8]
 80038f4:	1c53      	adds	r3, r2, #1
 80038f6:	60bb      	str	r3, [r7, #8]
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	1c59      	adds	r1, r3, #1
 80038fc:	60f9      	str	r1, [r7, #12]
 80038fe:	7812      	ldrb	r2, [r2, #0]
 8003900:	701a      	strb	r2, [r3, #0]
    while ((Limit-- > 0) && (*pText != '\0')) {
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	1e5a      	subs	r2, r3, #1
 8003906:	607a      	str	r2, [r7, #4]
 8003908:	2b00      	cmp	r3, #0
 800390a:	d003      	beq.n	8003914 <_EncodeStr+0x58>
 800390c:	68bb      	ldr	r3, [r7, #8]
 800390e:	781b      	ldrb	r3, [r3, #0]
 8003910:	2b00      	cmp	r3, #0
 8003912:	d1ee      	bne.n	80038f2 <_EncodeStr+0x36>
    Limit = (unsigned int)(pText - sStart);
    *pLen++ = (U8)255;
    *pLen++ = (U8)((Limit >> 8) & 255);
    *pLen++ = (U8)(Limit & 255);
#else   // Length always encodes in 1 byte
    *pLen = (U8)(pText - sStart);
 8003914:	68ba      	ldr	r2, [r7, #8]
 8003916:	697b      	ldr	r3, [r7, #20]
 8003918:	1ad3      	subs	r3, r2, r3
 800391a:	b2da      	uxtb	r2, r3
 800391c:	693b      	ldr	r3, [r7, #16]
 800391e:	701a      	strb	r2, [r3, #0]
#endif
  }
  //
  return pPayload;
 8003920:	68fb      	ldr	r3, [r7, #12]
}
 8003922:	4618      	mov	r0, r3
 8003924:	371c      	adds	r7, #28
 8003926:	46bd      	mov	sp, r7
 8003928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800392c:	4770      	bx	lr

0800392e <_PreparePacket>:
*  Additional information
*    The payload length and evnetId are not initialized.
*    PreparePacket only reserves space for them and they are
*    computed and filled in by the sending function.
*/
static U8* _PreparePacket(U8* pPacket) {
 800392e:	b480      	push	{r7}
 8003930:	b083      	sub	sp, #12
 8003932:	af00      	add	r7, sp, #0
 8003934:	6078      	str	r0, [r7, #4]
  return pPacket + _MAX_ID_BYTES + _MAX_DATA_BYTES;
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	3307      	adds	r3, #7
}
 800393a:	4618      	mov	r0, r3
 800393c:	370c      	adds	r7, #12
 800393e:	46bd      	mov	sp, r7
 8003940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003944:	4770      	bx	lr
	...

08003948 <_HandleIncomingPacket>:
*    This function is called each time after sending a packet.
*    Processing incoming packets is done asynchronous. SystemView might
*    already have sent event packets after the host has sent a command.
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static void _HandleIncomingPacket(void) {
 8003948:	b580      	push	{r7, lr}
 800394a:	b082      	sub	sp, #8
 800394c:	af00      	add	r7, sp, #0
  U8  Cmd;
  unsigned int Status;
  //
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 800394e:	4b34      	ldr	r3, [pc, #208]	@ (8003a20 <_HandleIncomingPacket+0xd8>)
 8003950:	7e1b      	ldrb	r3, [r3, #24]
 8003952:	4618      	mov	r0, r3
 8003954:	1cfb      	adds	r3, r7, #3
 8003956:	2201      	movs	r2, #1
 8003958:	4619      	mov	r1, r3
 800395a:	f7ff ff29 	bl	80037b0 <SEGGER_RTT_ReadNoLock>
 800395e:	6078      	str	r0, [r7, #4]
  if (Status > 0) {
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	2b00      	cmp	r3, #0
 8003964:	d057      	beq.n	8003a16 <_HandleIncomingPacket+0xce>
    switch (Cmd) {
 8003966:	78fb      	ldrb	r3, [r7, #3]
 8003968:	2b80      	cmp	r3, #128	@ 0x80
 800396a:	d031      	beq.n	80039d0 <_HandleIncomingPacket+0x88>
 800396c:	2b80      	cmp	r3, #128	@ 0x80
 800396e:	dc40      	bgt.n	80039f2 <_HandleIncomingPacket+0xaa>
 8003970:	2b07      	cmp	r3, #7
 8003972:	dc15      	bgt.n	80039a0 <_HandleIncomingPacket+0x58>
 8003974:	2b00      	cmp	r3, #0
 8003976:	dd3c      	ble.n	80039f2 <_HandleIncomingPacket+0xaa>
 8003978:	3b01      	subs	r3, #1
 800397a:	2b06      	cmp	r3, #6
 800397c:	d839      	bhi.n	80039f2 <_HandleIncomingPacket+0xaa>
 800397e:	a201      	add	r2, pc, #4	@ (adr r2, 8003984 <_HandleIncomingPacket+0x3c>)
 8003980:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003984:	080039a7 	.word	0x080039a7
 8003988:	080039ad 	.word	0x080039ad
 800398c:	080039b3 	.word	0x080039b3
 8003990:	080039b9 	.word	0x080039b9
 8003994:	080039bf 	.word	0x080039bf
 8003998:	080039c5 	.word	0x080039c5
 800399c:	080039cb 	.word	0x080039cb
 80039a0:	2b7f      	cmp	r3, #127	@ 0x7f
 80039a2:	d033      	beq.n	8003a0c <_HandleIncomingPacket+0xc4>
 80039a4:	e025      	b.n	80039f2 <_HandleIncomingPacket+0xaa>
    case SEGGER_SYSVIEW_COMMAND_ID_START:
      SEGGER_SYSVIEW_Start();
 80039a6:	f000 fad1 	bl	8003f4c <SEGGER_SYSVIEW_Start>
      break;
 80039aa:	e034      	b.n	8003a16 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_STOP:
      SEGGER_SYSVIEW_Stop();
 80039ac:	f000 fb88 	bl	80040c0 <SEGGER_SYSVIEW_Stop>
      break;
 80039b0:	e031      	b.n	8003a16 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSTIME:
      SEGGER_SYSVIEW_RecordSystime();
 80039b2:	f000 fc59 	bl	8004268 <SEGGER_SYSVIEW_RecordSystime>
      break;
 80039b6:	e02e      	b.n	8003a16 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_TASKLIST:
      SEGGER_SYSVIEW_SendTaskList();
 80039b8:	f000 fc42 	bl	8004240 <SEGGER_SYSVIEW_SendTaskList>
      break;
 80039bc:	e02b      	b.n	8003a16 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSDESC:
      SEGGER_SYSVIEW_GetSysDesc();
 80039be:	f000 fba5 	bl	800410c <SEGGER_SYSVIEW_GetSysDesc>
      break;
 80039c2:	e028      	b.n	8003a16 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_NUMMODULES:
      SEGGER_SYSVIEW_SendNumModules();
 80039c4:	f000 fe9c 	bl	8004700 <SEGGER_SYSVIEW_SendNumModules>
      break;
 80039c8:	e025      	b.n	8003a16 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULEDESC:
      SEGGER_SYSVIEW_SendModuleDescription();
 80039ca:	f000 fe7b 	bl	80046c4 <SEGGER_SYSVIEW_SendModuleDescription>
      break;
 80039ce:	e022      	b.n	8003a16 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULE:
      Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 80039d0:	4b13      	ldr	r3, [pc, #76]	@ (8003a20 <_HandleIncomingPacket+0xd8>)
 80039d2:	7e1b      	ldrb	r3, [r3, #24]
 80039d4:	4618      	mov	r0, r3
 80039d6:	1cfb      	adds	r3, r7, #3
 80039d8:	2201      	movs	r2, #1
 80039da:	4619      	mov	r1, r3
 80039dc:	f7ff fee8 	bl	80037b0 <SEGGER_RTT_ReadNoLock>
 80039e0:	6078      	str	r0, [r7, #4]
      if (Status > 0) {
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d013      	beq.n	8003a10 <_HandleIncomingPacket+0xc8>
        SEGGER_SYSVIEW_SendModule(Cmd);
 80039e8:	78fb      	ldrb	r3, [r7, #3]
 80039ea:	4618      	mov	r0, r3
 80039ec:	f000 fde0 	bl	80045b0 <SEGGER_SYSVIEW_SendModule>
      }
      break;
 80039f0:	e00e      	b.n	8003a10 <_HandleIncomingPacket+0xc8>
    case SEGGER_SYSVIEW_COMMAND_ID_HEARTBEAT:
      break;
    default:
      if (Cmd >= 128) { // Unknown extended command. Dummy read its parameter.
 80039f2:	78fb      	ldrb	r3, [r7, #3]
 80039f4:	b25b      	sxtb	r3, r3
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	da0c      	bge.n	8003a14 <_HandleIncomingPacket+0xcc>
        SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 80039fa:	4b09      	ldr	r3, [pc, #36]	@ (8003a20 <_HandleIncomingPacket+0xd8>)
 80039fc:	7e1b      	ldrb	r3, [r3, #24]
 80039fe:	4618      	mov	r0, r3
 8003a00:	1cfb      	adds	r3, r7, #3
 8003a02:	2201      	movs	r2, #1
 8003a04:	4619      	mov	r1, r3
 8003a06:	f7ff fed3 	bl	80037b0 <SEGGER_RTT_ReadNoLock>
      }
      break;
 8003a0a:	e003      	b.n	8003a14 <_HandleIncomingPacket+0xcc>
      break;
 8003a0c:	bf00      	nop
 8003a0e:	e002      	b.n	8003a16 <_HandleIncomingPacket+0xce>
      break;
 8003a10:	bf00      	nop
 8003a12:	e000      	b.n	8003a16 <_HandleIncomingPacket+0xce>
      break;
 8003a14:	bf00      	nop
    }
  }
}
 8003a16:	bf00      	nop
 8003a18:	3708      	adds	r7, #8
 8003a1a:	46bd      	mov	sp, r7
 8003a1c:	bd80      	pop	{r7, pc}
 8003a1e:	bf00      	nop
 8003a20:	20000664 	.word	0x20000664

08003a24 <_TrySendOverflowPacket>:
*    !=0:  Success, Message sent (stored in RTT-Buffer)
*    ==0:  Buffer full, Message *NOT* stored
*
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static int _TrySendOverflowPacket(void) {
 8003a24:	b580      	push	{r7, lr}
 8003a26:	b08c      	sub	sp, #48	@ 0x30
 8003a28:	af00      	add	r7, sp, #0
  I32 Delta;
  int Status;
  U8  aPacket[11];
  U8* pPayload;

  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 8003a2a:	2301      	movs	r3, #1
 8003a2c:	713b      	strb	r3, [r7, #4]
  pPayload   = &aPacket[1];
 8003a2e:	1d3b      	adds	r3, r7, #4
 8003a30:	3301      	adds	r3, #1
 8003a32:	61fb      	str	r3, [r7, #28]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 8003a34:	69fb      	ldr	r3, [r7, #28]
 8003a36:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003a38:	4b31      	ldr	r3, [pc, #196]	@ (8003b00 <_TrySendOverflowPacket+0xdc>)
 8003a3a:	695b      	ldr	r3, [r3, #20]
 8003a3c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003a3e:	e00b      	b.n	8003a58 <_TrySendOverflowPacket+0x34>
 8003a40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a42:	b2da      	uxtb	r2, r3
 8003a44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a46:	1c59      	adds	r1, r3, #1
 8003a48:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8003a4a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8003a4e:	b2d2      	uxtb	r2, r2
 8003a50:	701a      	strb	r2, [r3, #0]
 8003a52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a54:	09db      	lsrs	r3, r3, #7
 8003a56:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003a58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a5a:	2b7f      	cmp	r3, #127	@ 0x7f
 8003a5c:	d8f0      	bhi.n	8003a40 <_TrySendOverflowPacket+0x1c>
 8003a5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a60:	1c5a      	adds	r2, r3, #1
 8003a62:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003a64:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003a66:	b2d2      	uxtb	r2, r2
 8003a68:	701a      	strb	r2, [r3, #0]
 8003a6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a6c:	61fb      	str	r3, [r7, #28]
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8003a6e:	4b25      	ldr	r3, [pc, #148]	@ (8003b04 <_TrySendOverflowPacket+0xe0>)
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	61bb      	str	r3, [r7, #24]
  Delta = (I32)(TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp);
 8003a74:	4b22      	ldr	r3, [pc, #136]	@ (8003b00 <_TrySendOverflowPacket+0xdc>)
 8003a76:	68db      	ldr	r3, [r3, #12]
 8003a78:	69ba      	ldr	r2, [r7, #24]
 8003a7a:	1ad3      	subs	r3, r2, r3
 8003a7c:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pPayload, Delta);
 8003a7e:	69fb      	ldr	r3, [r7, #28]
 8003a80:	627b      	str	r3, [r7, #36]	@ 0x24
 8003a82:	697b      	ldr	r3, [r7, #20]
 8003a84:	623b      	str	r3, [r7, #32]
 8003a86:	e00b      	b.n	8003aa0 <_TrySendOverflowPacket+0x7c>
 8003a88:	6a3b      	ldr	r3, [r7, #32]
 8003a8a:	b2da      	uxtb	r2, r3
 8003a8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a8e:	1c59      	adds	r1, r3, #1
 8003a90:	6279      	str	r1, [r7, #36]	@ 0x24
 8003a92:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8003a96:	b2d2      	uxtb	r2, r2
 8003a98:	701a      	strb	r2, [r3, #0]
 8003a9a:	6a3b      	ldr	r3, [r7, #32]
 8003a9c:	09db      	lsrs	r3, r3, #7
 8003a9e:	623b      	str	r3, [r7, #32]
 8003aa0:	6a3b      	ldr	r3, [r7, #32]
 8003aa2:	2b7f      	cmp	r3, #127	@ 0x7f
 8003aa4:	d8f0      	bhi.n	8003a88 <_TrySendOverflowPacket+0x64>
 8003aa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003aa8:	1c5a      	adds	r2, r3, #1
 8003aaa:	627a      	str	r2, [r7, #36]	@ 0x24
 8003aac:	6a3a      	ldr	r2, [r7, #32]
 8003aae:	b2d2      	uxtb	r2, r2
 8003ab0:	701a      	strb	r2, [r3, #0]
 8003ab2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ab4:	61fb      	str	r3, [r7, #28]
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = (int)SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, aPacket, (unsigned int)(pPayload - aPacket));
 8003ab6:	4b12      	ldr	r3, [pc, #72]	@ (8003b00 <_TrySendOverflowPacket+0xdc>)
 8003ab8:	785b      	ldrb	r3, [r3, #1]
 8003aba:	4618      	mov	r0, r3
 8003abc:	1d3b      	adds	r3, r7, #4
 8003abe:	69fa      	ldr	r2, [r7, #28]
 8003ac0:	1ad3      	subs	r3, r2, r3
 8003ac2:	461a      	mov	r2, r3
 8003ac4:	1d3b      	adds	r3, r7, #4
 8003ac6:	4619      	mov	r1, r3
 8003ac8:	f7fc fb8a 	bl	80001e0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8003acc:	4603      	mov	r3, r0
 8003ace:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pPayload - aPacket);
  if (Status) {
 8003ad0:	693b      	ldr	r3, [r7, #16]
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d009      	beq.n	8003aea <_TrySendOverflowPacket+0xc6>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8003ad6:	4a0a      	ldr	r2, [pc, #40]	@ (8003b00 <_TrySendOverflowPacket+0xdc>)
 8003ad8:	69bb      	ldr	r3, [r7, #24]
 8003ada:	60d3      	str	r3, [r2, #12]
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 8003adc:	4b08      	ldr	r3, [pc, #32]	@ (8003b00 <_TrySendOverflowPacket+0xdc>)
 8003ade:	781b      	ldrb	r3, [r3, #0]
 8003ae0:	3b01      	subs	r3, #1
 8003ae2:	b2da      	uxtb	r2, r3
 8003ae4:	4b06      	ldr	r3, [pc, #24]	@ (8003b00 <_TrySendOverflowPacket+0xdc>)
 8003ae6:	701a      	strb	r2, [r3, #0]
 8003ae8:	e004      	b.n	8003af4 <_TrySendOverflowPacket+0xd0>
  } else {
    _SYSVIEW_Globals.DropCount++;
 8003aea:	4b05      	ldr	r3, [pc, #20]	@ (8003b00 <_TrySendOverflowPacket+0xdc>)
 8003aec:	695b      	ldr	r3, [r3, #20]
 8003aee:	3301      	adds	r3, #1
 8003af0:	4a03      	ldr	r2, [pc, #12]	@ (8003b00 <_TrySendOverflowPacket+0xdc>)
 8003af2:	6153      	str	r3, [r2, #20]
  }
  //
  return Status;
 8003af4:	693b      	ldr	r3, [r7, #16]
}
 8003af6:	4618      	mov	r0, r3
 8003af8:	3730      	adds	r7, #48	@ 0x30
 8003afa:	46bd      	mov	sp, r7
 8003afc:	bd80      	pop	{r7, pc}
 8003afe:	bf00      	nop
 8003b00:	20000664 	.word	0x20000664
 8003b04:	e0001004 	.word	0xe0001004

08003b08 <_SendPacket>:
*                   There must be at least 4 bytes free to prepend Id and Length.
*    pEndPacket   - Pointer to end of packet payload.
*    EventId      - Id of the event to send.
*
*/
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 8003b08:	b580      	push	{r7, lr}
 8003b0a:	b08a      	sub	sp, #40	@ 0x28
 8003b0c:	af00      	add	r7, sp, #0
 8003b0e:	60f8      	str	r0, [r7, #12]
 8003b10:	60b9      	str	r1, [r7, #8]
 8003b12:	607a      	str	r2, [r7, #4]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
  if (_SYSVIEW_Globals.EnableState == 0) {
    goto SendDone;
  }
#else
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 8003b14:	4b98      	ldr	r3, [pc, #608]	@ (8003d78 <_SendPacket+0x270>)
 8003b16:	781b      	ldrb	r3, [r3, #0]
 8003b18:	2b01      	cmp	r3, #1
 8003b1a:	d010      	beq.n	8003b3e <_SendPacket+0x36>
    goto Send;
  }
  if (_SYSVIEW_Globals.EnableState == 0) {
 8003b1c:	4b96      	ldr	r3, [pc, #600]	@ (8003d78 <_SendPacket+0x270>)
 8003b1e:	781b      	ldrb	r3, [r3, #0]
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	f000 812d 	beq.w	8003d80 <_SendPacket+0x278>
  //
  // Handle buffer full situations:
  // Have packets been dropped before because buffer was full?
  // In this case try to send and overflow packet.
  //
  if (_SYSVIEW_Globals.EnableState == 2) {
 8003b26:	4b94      	ldr	r3, [pc, #592]	@ (8003d78 <_SendPacket+0x270>)
 8003b28:	781b      	ldrb	r3, [r3, #0]
 8003b2a:	2b02      	cmp	r3, #2
 8003b2c:	d109      	bne.n	8003b42 <_SendPacket+0x3a>
    _TrySendOverflowPacket();
 8003b2e:	f7ff ff79 	bl	8003a24 <_TrySendOverflowPacket>
    if (_SYSVIEW_Globals.EnableState != 1) {
 8003b32:	4b91      	ldr	r3, [pc, #580]	@ (8003d78 <_SendPacket+0x270>)
 8003b34:	781b      	ldrb	r3, [r3, #0]
 8003b36:	2b01      	cmp	r3, #1
 8003b38:	f040 8124 	bne.w	8003d84 <_SendPacket+0x27c>
      goto SendDone;
    }
  }
Send:
 8003b3c:	e001      	b.n	8003b42 <_SendPacket+0x3a>
    goto Send;
 8003b3e:	bf00      	nop
 8003b40:	e000      	b.n	8003b44 <_SendPacket+0x3c>
Send:
 8003b42:	bf00      	nop
#endif
  //
  // Check if event is disabled from being recorded.
  //
  if (EventId < 32) {
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	2b1f      	cmp	r3, #31
 8003b48:	d809      	bhi.n	8003b5e <_SendPacket+0x56>
    if (_SYSVIEW_Globals.DisabledEvents & ((U32)1u << EventId)) {
 8003b4a:	4b8b      	ldr	r3, [pc, #556]	@ (8003d78 <_SendPacket+0x270>)
 8003b4c:	69da      	ldr	r2, [r3, #28]
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	fa22 f303 	lsr.w	r3, r2, r3
 8003b54:	f003 0301 	and.w	r3, r3, #1
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	f040 8115 	bne.w	8003d88 <_SendPacket+0x280>
  //
  // Prepare actual packet.
  // If it is a known packet, prepend eventId only,
  // otherwise prepend packet length and eventId.
  //
  if (EventId < 24) {
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	2b17      	cmp	r3, #23
 8003b62:	d807      	bhi.n	8003b74 <_SendPacket+0x6c>
    *--pStartPacket = (U8)EventId;
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	3b01      	subs	r3, #1
 8003b68:	60fb      	str	r3, [r7, #12]
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	b2da      	uxtb	r2, r3
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	701a      	strb	r2, [r3, #0]
 8003b72:	e0c4      	b.n	8003cfe <_SendPacket+0x1f6>
  } else {
    //
    // Get data length and prepend it.
    //
    NumBytes = (unsigned int)(pEndPacket - pStartPacket);
 8003b74:	68ba      	ldr	r2, [r7, #8]
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	1ad3      	subs	r3, r2, r3
 8003b7a:	61fb      	str	r3, [r7, #28]
        *--pStartPacket = (U8)((NumBytes >>  7) | 0x80);
        *--pStartPacket = (U8)(NumBytes | 0x80);
      }
    }
#else
    if (NumBytes > 127) {
 8003b7c:	69fb      	ldr	r3, [r7, #28]
 8003b7e:	2b7f      	cmp	r3, #127	@ 0x7f
 8003b80:	d912      	bls.n	8003ba8 <_SendPacket+0xa0>
      *--pStartPacket = (U8)(NumBytes >> 7);
 8003b82:	69fb      	ldr	r3, [r7, #28]
 8003b84:	09da      	lsrs	r2, r3, #7
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	3b01      	subs	r3, #1
 8003b8a:	60fb      	str	r3, [r7, #12]
 8003b8c:	b2d2      	uxtb	r2, r2
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = (U8)(NumBytes | 0x80);
 8003b92:	69fb      	ldr	r3, [r7, #28]
 8003b94:	b2db      	uxtb	r3, r3
 8003b96:	68fa      	ldr	r2, [r7, #12]
 8003b98:	3a01      	subs	r2, #1
 8003b9a:	60fa      	str	r2, [r7, #12]
 8003b9c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003ba0:	b2da      	uxtb	r2, r3
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	701a      	strb	r2, [r3, #0]
 8003ba6:	e006      	b.n	8003bb6 <_SendPacket+0xae>
    } else {
      *--pStartPacket = (U8)NumBytes;
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	3b01      	subs	r3, #1
 8003bac:	60fb      	str	r3, [r7, #12]
 8003bae:	69fb      	ldr	r3, [r7, #28]
 8003bb0:	b2da      	uxtb	r2, r3
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	701a      	strb	r2, [r3, #0]
#endif
    //
    // Prepend EventId.
    //
#if SEGGER_SYSVIEW_SUPPORT_LONG_ID
    if (EventId < 127) {
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	2b7e      	cmp	r3, #126	@ 0x7e
 8003bba:	d807      	bhi.n	8003bcc <_SendPacket+0xc4>
      *--pStartPacket = (U8)EventId;
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	3b01      	subs	r3, #1
 8003bc0:	60fb      	str	r3, [r7, #12]
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	b2da      	uxtb	r2, r3
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	701a      	strb	r2, [r3, #0]
 8003bca:	e098      	b.n	8003cfe <_SendPacket+0x1f6>
    } else {
      //
      // Backwards U32 encode EventId.
      //
      if (EventId < (1u << 14)) { // Encodes in 2 bytes
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003bd2:	d212      	bcs.n	8003bfa <_SendPacket+0xf2>
        *--pStartPacket = (U8)(EventId >>  7);
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	09da      	lsrs	r2, r3, #7
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	3b01      	subs	r3, #1
 8003bdc:	60fb      	str	r3, [r7, #12]
 8003bde:	b2d2      	uxtb	r2, r2
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	b2db      	uxtb	r3, r3
 8003be8:	68fa      	ldr	r2, [r7, #12]
 8003bea:	3a01      	subs	r2, #1
 8003bec:	60fa      	str	r2, [r7, #12]
 8003bee:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003bf2:	b2da      	uxtb	r2, r3
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	701a      	strb	r2, [r3, #0]
 8003bf8:	e081      	b.n	8003cfe <_SendPacket+0x1f6>
      } else if (EventId < (1ul << 21)) {    // Encodes in 3 bytes
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003c00:	d21d      	bcs.n	8003c3e <_SendPacket+0x136>
        *--pStartPacket = (U8)(EventId >> 14);
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	0b9a      	lsrs	r2, r3, #14
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	3b01      	subs	r3, #1
 8003c0a:	60fb      	str	r3, [r7, #12]
 8003c0c:	b2d2      	uxtb	r2, r2
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	09db      	lsrs	r3, r3, #7
 8003c16:	b2db      	uxtb	r3, r3
 8003c18:	68fa      	ldr	r2, [r7, #12]
 8003c1a:	3a01      	subs	r2, #1
 8003c1c:	60fa      	str	r2, [r7, #12]
 8003c1e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003c22:	b2da      	uxtb	r2, r3
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	b2db      	uxtb	r3, r3
 8003c2c:	68fa      	ldr	r2, [r7, #12]
 8003c2e:	3a01      	subs	r2, #1
 8003c30:	60fa      	str	r2, [r7, #12]
 8003c32:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003c36:	b2da      	uxtb	r2, r3
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	701a      	strb	r2, [r3, #0]
 8003c3c:	e05f      	b.n	8003cfe <_SendPacket+0x1f6>
      } else if (EventId < (1ul << 28)) {    // Encodes in 4 bytes
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003c44:	d228      	bcs.n	8003c98 <_SendPacket+0x190>
        *--pStartPacket = (U8)(EventId >> 21);
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	0d5a      	lsrs	r2, r3, #21
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	3b01      	subs	r3, #1
 8003c4e:	60fb      	str	r3, [r7, #12]
 8003c50:	b2d2      	uxtb	r2, r2
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 14) | 0x80);
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	0b9b      	lsrs	r3, r3, #14
 8003c5a:	b2db      	uxtb	r3, r3
 8003c5c:	68fa      	ldr	r2, [r7, #12]
 8003c5e:	3a01      	subs	r2, #1
 8003c60:	60fa      	str	r2, [r7, #12]
 8003c62:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003c66:	b2da      	uxtb	r2, r3
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	09db      	lsrs	r3, r3, #7
 8003c70:	b2db      	uxtb	r3, r3
 8003c72:	68fa      	ldr	r2, [r7, #12]
 8003c74:	3a01      	subs	r2, #1
 8003c76:	60fa      	str	r2, [r7, #12]
 8003c78:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003c7c:	b2da      	uxtb	r2, r3
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	b2db      	uxtb	r3, r3
 8003c86:	68fa      	ldr	r2, [r7, #12]
 8003c88:	3a01      	subs	r2, #1
 8003c8a:	60fa      	str	r2, [r7, #12]
 8003c8c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003c90:	b2da      	uxtb	r2, r3
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	701a      	strb	r2, [r3, #0]
 8003c96:	e032      	b.n	8003cfe <_SendPacket+0x1f6>
      } else {                              // Encodes in 5 bytes
        *--pStartPacket = (U8)(EventId >> 28);
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	0f1a      	lsrs	r2, r3, #28
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	3b01      	subs	r3, #1
 8003ca0:	60fb      	str	r3, [r7, #12]
 8003ca2:	b2d2      	uxtb	r2, r2
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 21) | 0x80);
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	0d5b      	lsrs	r3, r3, #21
 8003cac:	b2db      	uxtb	r3, r3
 8003cae:	68fa      	ldr	r2, [r7, #12]
 8003cb0:	3a01      	subs	r2, #1
 8003cb2:	60fa      	str	r2, [r7, #12]
 8003cb4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003cb8:	b2da      	uxtb	r2, r3
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 14) | 0x80);
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	0b9b      	lsrs	r3, r3, #14
 8003cc2:	b2db      	uxtb	r3, r3
 8003cc4:	68fa      	ldr	r2, [r7, #12]
 8003cc6:	3a01      	subs	r2, #1
 8003cc8:	60fa      	str	r2, [r7, #12]
 8003cca:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003cce:	b2da      	uxtb	r2, r3
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	09db      	lsrs	r3, r3, #7
 8003cd8:	b2db      	uxtb	r3, r3
 8003cda:	68fa      	ldr	r2, [r7, #12]
 8003cdc:	3a01      	subs	r2, #1
 8003cde:	60fa      	str	r2, [r7, #12]
 8003ce0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003ce4:	b2da      	uxtb	r2, r3
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	b2db      	uxtb	r3, r3
 8003cee:	68fa      	ldr	r2, [r7, #12]
 8003cf0:	3a01      	subs	r2, #1
 8003cf2:	60fa      	str	r2, [r7, #12]
 8003cf4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003cf8:	b2da      	uxtb	r2, r3
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	701a      	strb	r2, [r3, #0]
#endif
  }
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8003cfe:	4b1f      	ldr	r3, [pc, #124]	@ (8003d7c <_SendPacket+0x274>)
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8003d04:	4b1c      	ldr	r3, [pc, #112]	@ (8003d78 <_SendPacket+0x270>)
 8003d06:	68db      	ldr	r3, [r3, #12]
 8003d08:	69ba      	ldr	r2, [r7, #24]
 8003d0a:	1ad3      	subs	r3, r2, r3
 8003d0c:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pEndPacket, Delta);
 8003d0e:	68bb      	ldr	r3, [r7, #8]
 8003d10:	627b      	str	r3, [r7, #36]	@ 0x24
 8003d12:	697b      	ldr	r3, [r7, #20]
 8003d14:	623b      	str	r3, [r7, #32]
 8003d16:	e00b      	b.n	8003d30 <_SendPacket+0x228>
 8003d18:	6a3b      	ldr	r3, [r7, #32]
 8003d1a:	b2da      	uxtb	r2, r3
 8003d1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d1e:	1c59      	adds	r1, r3, #1
 8003d20:	6279      	str	r1, [r7, #36]	@ 0x24
 8003d22:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8003d26:	b2d2      	uxtb	r2, r2
 8003d28:	701a      	strb	r2, [r3, #0]
 8003d2a:	6a3b      	ldr	r3, [r7, #32]
 8003d2c:	09db      	lsrs	r3, r3, #7
 8003d2e:	623b      	str	r3, [r7, #32]
 8003d30:	6a3b      	ldr	r3, [r7, #32]
 8003d32:	2b7f      	cmp	r3, #127	@ 0x7f
 8003d34:	d8f0      	bhi.n	8003d18 <_SendPacket+0x210>
 8003d36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d38:	1c5a      	adds	r2, r3, #1
 8003d3a:	627a      	str	r2, [r7, #36]	@ 0x24
 8003d3c:	6a3a      	ldr	r2, [r7, #32]
 8003d3e:	b2d2      	uxtb	r2, r2
 8003d40:	701a      	strb	r2, [r3, #0]
 8003d42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d44:	60bb      	str	r3, [r7, #8]
  _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
#else
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, pStartPacket, (unsigned int)(pEndPacket - pStartPacket));
 8003d46:	4b0c      	ldr	r3, [pc, #48]	@ (8003d78 <_SendPacket+0x270>)
 8003d48:	785b      	ldrb	r3, [r3, #1]
 8003d4a:	4618      	mov	r0, r3
 8003d4c:	68ba      	ldr	r2, [r7, #8]
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	1ad3      	subs	r3, r2, r3
 8003d52:	461a      	mov	r2, r3
 8003d54:	68f9      	ldr	r1, [r7, #12]
 8003d56:	f7fc fa43 	bl	80001e0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8003d5a:	6138      	str	r0, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pEndPacket - pStartPacket);
  if (Status) {
 8003d5c:	693b      	ldr	r3, [r7, #16]
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d003      	beq.n	8003d6a <_SendPacket+0x262>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8003d62:	4a05      	ldr	r2, [pc, #20]	@ (8003d78 <_SendPacket+0x270>)
 8003d64:	69bb      	ldr	r3, [r7, #24]
 8003d66:	60d3      	str	r3, [r2, #12]
 8003d68:	e00f      	b.n	8003d8a <_SendPacket+0x282>
  } else {
    _SYSVIEW_Globals.EnableState++; // EnableState has been 1, will be 2. Always.
 8003d6a:	4b03      	ldr	r3, [pc, #12]	@ (8003d78 <_SendPacket+0x270>)
 8003d6c:	781b      	ldrb	r3, [r3, #0]
 8003d6e:	3301      	adds	r3, #1
 8003d70:	b2da      	uxtb	r2, r3
 8003d72:	4b01      	ldr	r3, [pc, #4]	@ (8003d78 <_SendPacket+0x270>)
 8003d74:	701a      	strb	r2, [r3, #0]
 8003d76:	e008      	b.n	8003d8a <_SendPacket+0x282>
 8003d78:	20000664 	.word	0x20000664
 8003d7c:	e0001004 	.word	0xe0001004
    goto SendDone;
 8003d80:	bf00      	nop
 8003d82:	e002      	b.n	8003d8a <_SendPacket+0x282>
      goto SendDone;
 8003d84:	bf00      	nop
 8003d86:	e000      	b.n	8003d8a <_SendPacket+0x282>
      goto SendDone;
 8003d88:	bf00      	nop
  //
  // Check if host is sending data which needs to be processed.
  // Note that since this code is called for every packet, it is very time critical, so we do
  // only what is really needed here, which is checking if there is any data
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 8003d8a:	4b14      	ldr	r3, [pc, #80]	@ (8003ddc <_SendPacket+0x2d4>)
 8003d8c:	7e1b      	ldrb	r3, [r3, #24]
 8003d8e:	4619      	mov	r1, r3
 8003d90:	4a13      	ldr	r2, [pc, #76]	@ (8003de0 <_SendPacket+0x2d8>)
 8003d92:	460b      	mov	r3, r1
 8003d94:	005b      	lsls	r3, r3, #1
 8003d96:	440b      	add	r3, r1
 8003d98:	00db      	lsls	r3, r3, #3
 8003d9a:	4413      	add	r3, r2
 8003d9c:	336c      	adds	r3, #108	@ 0x6c
 8003d9e:	681a      	ldr	r2, [r3, #0]
 8003da0:	4b0e      	ldr	r3, [pc, #56]	@ (8003ddc <_SendPacket+0x2d4>)
 8003da2:	7e1b      	ldrb	r3, [r3, #24]
 8003da4:	4618      	mov	r0, r3
 8003da6:	490e      	ldr	r1, [pc, #56]	@ (8003de0 <_SendPacket+0x2d8>)
 8003da8:	4603      	mov	r3, r0
 8003daa:	005b      	lsls	r3, r3, #1
 8003dac:	4403      	add	r3, r0
 8003dae:	00db      	lsls	r3, r3, #3
 8003db0:	440b      	add	r3, r1
 8003db2:	3370      	adds	r3, #112	@ 0x70
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	429a      	cmp	r2, r3
 8003db8:	d00b      	beq.n	8003dd2 <_SendPacket+0x2ca>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 8003dba:	4b08      	ldr	r3, [pc, #32]	@ (8003ddc <_SendPacket+0x2d4>)
 8003dbc:	789b      	ldrb	r3, [r3, #2]
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d107      	bne.n	8003dd2 <_SendPacket+0x2ca>
      _SYSVIEW_Globals.RecursionCnt = 1;
 8003dc2:	4b06      	ldr	r3, [pc, #24]	@ (8003ddc <_SendPacket+0x2d4>)
 8003dc4:	2201      	movs	r2, #1
 8003dc6:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 8003dc8:	f7ff fdbe 	bl	8003948 <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 8003dcc:	4b03      	ldr	r3, [pc, #12]	@ (8003ddc <_SendPacket+0x2d4>)
 8003dce:	2200      	movs	r2, #0
 8003dd0:	709a      	strb	r2, [r3, #2]
#endif
  //
#if (SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0)
  SEGGER_SYSVIEW_UNLOCK();  // We are done. Unlock and return
#endif
}
 8003dd2:	bf00      	nop
 8003dd4:	3728      	adds	r7, #40	@ 0x28
 8003dd6:	46bd      	mov	sp, r7
 8003dd8:	bd80      	pop	{r7, pc}
 8003dda:	bf00      	nop
 8003ddc:	20000664 	.word	0x20000664
 8003de0:	200001ac 	.word	0x200001ac

08003de4 <SEGGER_SYSVIEW_RecordVoid>:
*    Formats and sends a SystemView packet with an empty payload.
*
*  Parameters
*    EventID - SystemView event ID.
*/
void SEGGER_SYSVIEW_RecordVoid(unsigned int EventID) {
 8003de4:	b580      	push	{r7, lr}
 8003de6:	b084      	sub	sp, #16
 8003de8:	af00      	add	r7, sp, #0
 8003dea:	6078      	str	r0, [r7, #4]
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8003dec:	f3ef 8311 	mrs	r3, BASEPRI
 8003df0:	f04f 0120 	mov.w	r1, #32
 8003df4:	f381 8811 	msr	BASEPRI, r1
 8003df8:	60fb      	str	r3, [r7, #12]
 8003dfa:	4808      	ldr	r0, [pc, #32]	@ (8003e1c <SEGGER_SYSVIEW_RecordVoid+0x38>)
 8003dfc:	f7ff fd97 	bl	800392e <_PreparePacket>
 8003e00:	60b8      	str	r0, [r7, #8]
  //
  _SendPacket(pPayloadStart, pPayloadStart, EventID);
 8003e02:	687a      	ldr	r2, [r7, #4]
 8003e04:	68b9      	ldr	r1, [r7, #8]
 8003e06:	68b8      	ldr	r0, [r7, #8]
 8003e08:	f7ff fe7e 	bl	8003b08 <_SendPacket>
  RECORD_END();
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	f383 8811 	msr	BASEPRI, r3
}
 8003e12:	bf00      	nop
 8003e14:	3710      	adds	r7, #16
 8003e16:	46bd      	mov	sp, r7
 8003e18:	bd80      	pop	{r7, pc}
 8003e1a:	bf00      	nop
 8003e1c:	20000694 	.word	0x20000694

08003e20 <SEGGER_SYSVIEW_RecordU32>:
*
*  Parameters
*    EventID - SystemView event ID.
*    Value   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32(unsigned int EventID, U32 Value) {
 8003e20:	b580      	push	{r7, lr}
 8003e22:	b088      	sub	sp, #32
 8003e24:	af00      	add	r7, sp, #0
 8003e26:	6078      	str	r0, [r7, #4]
 8003e28:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8003e2a:	f3ef 8311 	mrs	r3, BASEPRI
 8003e2e:	f04f 0120 	mov.w	r1, #32
 8003e32:	f381 8811 	msr	BASEPRI, r1
 8003e36:	617b      	str	r3, [r7, #20]
 8003e38:	4816      	ldr	r0, [pc, #88]	@ (8003e94 <SEGGER_SYSVIEW_RecordU32+0x74>)
 8003e3a:	f7ff fd78 	bl	800392e <_PreparePacket>
 8003e3e:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8003e40:	693b      	ldr	r3, [r7, #16]
 8003e42:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Value);
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	61fb      	str	r3, [r7, #28]
 8003e48:	683b      	ldr	r3, [r7, #0]
 8003e4a:	61bb      	str	r3, [r7, #24]
 8003e4c:	e00b      	b.n	8003e66 <SEGGER_SYSVIEW_RecordU32+0x46>
 8003e4e:	69bb      	ldr	r3, [r7, #24]
 8003e50:	b2da      	uxtb	r2, r3
 8003e52:	69fb      	ldr	r3, [r7, #28]
 8003e54:	1c59      	adds	r1, r3, #1
 8003e56:	61f9      	str	r1, [r7, #28]
 8003e58:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8003e5c:	b2d2      	uxtb	r2, r2
 8003e5e:	701a      	strb	r2, [r3, #0]
 8003e60:	69bb      	ldr	r3, [r7, #24]
 8003e62:	09db      	lsrs	r3, r3, #7
 8003e64:	61bb      	str	r3, [r7, #24]
 8003e66:	69bb      	ldr	r3, [r7, #24]
 8003e68:	2b7f      	cmp	r3, #127	@ 0x7f
 8003e6a:	d8f0      	bhi.n	8003e4e <SEGGER_SYSVIEW_RecordU32+0x2e>
 8003e6c:	69fb      	ldr	r3, [r7, #28]
 8003e6e:	1c5a      	adds	r2, r3, #1
 8003e70:	61fa      	str	r2, [r7, #28]
 8003e72:	69ba      	ldr	r2, [r7, #24]
 8003e74:	b2d2      	uxtb	r2, r2
 8003e76:	701a      	strb	r2, [r3, #0]
 8003e78:	69fb      	ldr	r3, [r7, #28]
 8003e7a:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8003e7c:	687a      	ldr	r2, [r7, #4]
 8003e7e:	68f9      	ldr	r1, [r7, #12]
 8003e80:	6938      	ldr	r0, [r7, #16]
 8003e82:	f7ff fe41 	bl	8003b08 <_SendPacket>
  RECORD_END();
 8003e86:	697b      	ldr	r3, [r7, #20]
 8003e88:	f383 8811 	msr	BASEPRI, r3
}
 8003e8c:	bf00      	nop
 8003e8e:	3720      	adds	r7, #32
 8003e90:	46bd      	mov	sp, r7
 8003e92:	bd80      	pop	{r7, pc}
 8003e94:	20000694 	.word	0x20000694

08003e98 <SEGGER_SYSVIEW_RecordU32x2>:
*  Parameters
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x2(unsigned int EventID, U32 Para0, U32 Para1) {
 8003e98:	b580      	push	{r7, lr}
 8003e9a:	b08c      	sub	sp, #48	@ 0x30
 8003e9c:	af00      	add	r7, sp, #0
 8003e9e:	60f8      	str	r0, [r7, #12]
 8003ea0:	60b9      	str	r1, [r7, #8]
 8003ea2:	607a      	str	r2, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8003ea4:	f3ef 8311 	mrs	r3, BASEPRI
 8003ea8:	f04f 0120 	mov.w	r1, #32
 8003eac:	f381 8811 	msr	BASEPRI, r1
 8003eb0:	61fb      	str	r3, [r7, #28]
 8003eb2:	4825      	ldr	r0, [pc, #148]	@ (8003f48 <SEGGER_SYSVIEW_RecordU32x2+0xb0>)
 8003eb4:	f7ff fd3b 	bl	800392e <_PreparePacket>
 8003eb8:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 8003eba:	69bb      	ldr	r3, [r7, #24]
 8003ebc:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 8003ebe:	697b      	ldr	r3, [r7, #20]
 8003ec0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003ec2:	68bb      	ldr	r3, [r7, #8]
 8003ec4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003ec6:	e00b      	b.n	8003ee0 <SEGGER_SYSVIEW_RecordU32x2+0x48>
 8003ec8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003eca:	b2da      	uxtb	r2, r3
 8003ecc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ece:	1c59      	adds	r1, r3, #1
 8003ed0:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8003ed2:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8003ed6:	b2d2      	uxtb	r2, r2
 8003ed8:	701a      	strb	r2, [r3, #0]
 8003eda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003edc:	09db      	lsrs	r3, r3, #7
 8003ede:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003ee0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ee2:	2b7f      	cmp	r3, #127	@ 0x7f
 8003ee4:	d8f0      	bhi.n	8003ec8 <SEGGER_SYSVIEW_RecordU32x2+0x30>
 8003ee6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ee8:	1c5a      	adds	r2, r3, #1
 8003eea:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003eec:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003eee:	b2d2      	uxtb	r2, r2
 8003ef0:	701a      	strb	r2, [r3, #0]
 8003ef2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ef4:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 8003ef6:	697b      	ldr	r3, [r7, #20]
 8003ef8:	627b      	str	r3, [r7, #36]	@ 0x24
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	623b      	str	r3, [r7, #32]
 8003efe:	e00b      	b.n	8003f18 <SEGGER_SYSVIEW_RecordU32x2+0x80>
 8003f00:	6a3b      	ldr	r3, [r7, #32]
 8003f02:	b2da      	uxtb	r2, r3
 8003f04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f06:	1c59      	adds	r1, r3, #1
 8003f08:	6279      	str	r1, [r7, #36]	@ 0x24
 8003f0a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8003f0e:	b2d2      	uxtb	r2, r2
 8003f10:	701a      	strb	r2, [r3, #0]
 8003f12:	6a3b      	ldr	r3, [r7, #32]
 8003f14:	09db      	lsrs	r3, r3, #7
 8003f16:	623b      	str	r3, [r7, #32]
 8003f18:	6a3b      	ldr	r3, [r7, #32]
 8003f1a:	2b7f      	cmp	r3, #127	@ 0x7f
 8003f1c:	d8f0      	bhi.n	8003f00 <SEGGER_SYSVIEW_RecordU32x2+0x68>
 8003f1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f20:	1c5a      	adds	r2, r3, #1
 8003f22:	627a      	str	r2, [r7, #36]	@ 0x24
 8003f24:	6a3a      	ldr	r2, [r7, #32]
 8003f26:	b2d2      	uxtb	r2, r2
 8003f28:	701a      	strb	r2, [r3, #0]
 8003f2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f2c:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8003f2e:	68fa      	ldr	r2, [r7, #12]
 8003f30:	6979      	ldr	r1, [r7, #20]
 8003f32:	69b8      	ldr	r0, [r7, #24]
 8003f34:	f7ff fde8 	bl	8003b08 <_SendPacket>
  RECORD_END();
 8003f38:	69fb      	ldr	r3, [r7, #28]
 8003f3a:	f383 8811 	msr	BASEPRI, r3
}
 8003f3e:	bf00      	nop
 8003f40:	3730      	adds	r7, #48	@ 0x30
 8003f42:	46bd      	mov	sp, r7
 8003f44:	bd80      	pop	{r7, pc}
 8003f46:	bf00      	nop
 8003f48:	20000694 	.word	0x20000694

08003f4c <SEGGER_SYSVIEW_Start>:
*    When SEGGER_SYSVIEW_CAN_RESTART is 1, each received start command
*    records the system information. This is required to enable restart
*    of recordings when SystemView unexpectedly disconnects without sending
*    a stop command before.
*/
void SEGGER_SYSVIEW_Start(void) {
 8003f4c:	b580      	push	{r7, lr}
 8003f4e:	b08c      	sub	sp, #48	@ 0x30
 8003f50:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  if (_SYSVIEW_Globals.EnableState == 0) {
#endif
    _SYSVIEW_Globals.EnableState = 1;
 8003f52:	4b58      	ldr	r3, [pc, #352]	@ (80040b4 <SEGGER_SYSVIEW_Start+0x168>)
 8003f54:	2201      	movs	r2, #1
 8003f56:	701a      	strb	r2, [r3, #0]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
    _SendSyncInfo();
#else
    SEGGER_SYSVIEW_LOCK();
 8003f58:	f3ef 8311 	mrs	r3, BASEPRI
 8003f5c:	f04f 0120 	mov.w	r1, #32
 8003f60:	f381 8811 	msr	BASEPRI, r1
 8003f64:	60fb      	str	r3, [r7, #12]
    SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, _abSync, 10);
 8003f66:	4b53      	ldr	r3, [pc, #332]	@ (80040b4 <SEGGER_SYSVIEW_Start+0x168>)
 8003f68:	785b      	ldrb	r3, [r3, #1]
 8003f6a:	220a      	movs	r2, #10
 8003f6c:	4952      	ldr	r1, [pc, #328]	@ (80040b8 <SEGGER_SYSVIEW_Start+0x16c>)
 8003f6e:	4618      	mov	r0, r3
 8003f70:	f7fc f936 	bl	80001e0 <SEGGER_RTT_ASM_WriteSkipNoLock>
    SEGGER_SYSVIEW_UNLOCK();
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	f383 8811 	msr	BASEPRI, r3
    SEGGER_SYSVIEW_ON_EVENT_RECORDED(10);
    SEGGER_SYSVIEW_RecordVoid(SYSVIEW_EVTID_TRACE_START);
 8003f7a:	200a      	movs	r0, #10
 8003f7c:	f7ff ff32 	bl	8003de4 <SEGGER_SYSVIEW_RecordVoid>
    {
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8003f80:	f3ef 8311 	mrs	r3, BASEPRI
 8003f84:	f04f 0120 	mov.w	r1, #32
 8003f88:	f381 8811 	msr	BASEPRI, r1
 8003f8c:	60bb      	str	r3, [r7, #8]
 8003f8e:	484b      	ldr	r0, [pc, #300]	@ (80040bc <SEGGER_SYSVIEW_Start+0x170>)
 8003f90:	f7ff fccd 	bl	800392e <_PreparePacket>
 8003f94:	6078      	str	r0, [r7, #4]
      //
      pPayload = pPayloadStart;
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 8003f9a:	683b      	ldr	r3, [r7, #0]
 8003f9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003f9e:	4b45      	ldr	r3, [pc, #276]	@ (80040b4 <SEGGER_SYSVIEW_Start+0x168>)
 8003fa0:	685b      	ldr	r3, [r3, #4]
 8003fa2:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003fa4:	e00b      	b.n	8003fbe <SEGGER_SYSVIEW_Start+0x72>
 8003fa6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fa8:	b2da      	uxtb	r2, r3
 8003faa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003fac:	1c59      	adds	r1, r3, #1
 8003fae:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8003fb0:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8003fb4:	b2d2      	uxtb	r2, r2
 8003fb6:	701a      	strb	r2, [r3, #0]
 8003fb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fba:	09db      	lsrs	r3, r3, #7
 8003fbc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003fbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fc0:	2b7f      	cmp	r3, #127	@ 0x7f
 8003fc2:	d8f0      	bhi.n	8003fa6 <SEGGER_SYSVIEW_Start+0x5a>
 8003fc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003fc6:	1c5a      	adds	r2, r3, #1
 8003fc8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003fca:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003fcc:	b2d2      	uxtb	r2, r2
 8003fce:	701a      	strb	r2, [r3, #0]
 8003fd0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003fd2:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 8003fd4:	683b      	ldr	r3, [r7, #0]
 8003fd6:	627b      	str	r3, [r7, #36]	@ 0x24
 8003fd8:	4b36      	ldr	r3, [pc, #216]	@ (80040b4 <SEGGER_SYSVIEW_Start+0x168>)
 8003fda:	689b      	ldr	r3, [r3, #8]
 8003fdc:	623b      	str	r3, [r7, #32]
 8003fde:	e00b      	b.n	8003ff8 <SEGGER_SYSVIEW_Start+0xac>
 8003fe0:	6a3b      	ldr	r3, [r7, #32]
 8003fe2:	b2da      	uxtb	r2, r3
 8003fe4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fe6:	1c59      	adds	r1, r3, #1
 8003fe8:	6279      	str	r1, [r7, #36]	@ 0x24
 8003fea:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8003fee:	b2d2      	uxtb	r2, r2
 8003ff0:	701a      	strb	r2, [r3, #0]
 8003ff2:	6a3b      	ldr	r3, [r7, #32]
 8003ff4:	09db      	lsrs	r3, r3, #7
 8003ff6:	623b      	str	r3, [r7, #32]
 8003ff8:	6a3b      	ldr	r3, [r7, #32]
 8003ffa:	2b7f      	cmp	r3, #127	@ 0x7f
 8003ffc:	d8f0      	bhi.n	8003fe0 <SEGGER_SYSVIEW_Start+0x94>
 8003ffe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004000:	1c5a      	adds	r2, r3, #1
 8004002:	627a      	str	r2, [r7, #36]	@ 0x24
 8004004:	6a3a      	ldr	r2, [r7, #32]
 8004006:	b2d2      	uxtb	r2, r2
 8004008:	701a      	strb	r2, [r3, #0]
 800400a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800400c:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 800400e:	683b      	ldr	r3, [r7, #0]
 8004010:	61fb      	str	r3, [r7, #28]
 8004012:	4b28      	ldr	r3, [pc, #160]	@ (80040b4 <SEGGER_SYSVIEW_Start+0x168>)
 8004014:	691b      	ldr	r3, [r3, #16]
 8004016:	61bb      	str	r3, [r7, #24]
 8004018:	e00b      	b.n	8004032 <SEGGER_SYSVIEW_Start+0xe6>
 800401a:	69bb      	ldr	r3, [r7, #24]
 800401c:	b2da      	uxtb	r2, r3
 800401e:	69fb      	ldr	r3, [r7, #28]
 8004020:	1c59      	adds	r1, r3, #1
 8004022:	61f9      	str	r1, [r7, #28]
 8004024:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004028:	b2d2      	uxtb	r2, r2
 800402a:	701a      	strb	r2, [r3, #0]
 800402c:	69bb      	ldr	r3, [r7, #24]
 800402e:	09db      	lsrs	r3, r3, #7
 8004030:	61bb      	str	r3, [r7, #24]
 8004032:	69bb      	ldr	r3, [r7, #24]
 8004034:	2b7f      	cmp	r3, #127	@ 0x7f
 8004036:	d8f0      	bhi.n	800401a <SEGGER_SYSVIEW_Start+0xce>
 8004038:	69fb      	ldr	r3, [r7, #28]
 800403a:	1c5a      	adds	r2, r3, #1
 800403c:	61fa      	str	r2, [r7, #28]
 800403e:	69ba      	ldr	r2, [r7, #24]
 8004040:	b2d2      	uxtb	r2, r2
 8004042:	701a      	strb	r2, [r3, #0]
 8004044:	69fb      	ldr	r3, [r7, #28]
 8004046:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 8004048:	683b      	ldr	r3, [r7, #0]
 800404a:	617b      	str	r3, [r7, #20]
 800404c:	2300      	movs	r3, #0
 800404e:	613b      	str	r3, [r7, #16]
 8004050:	e00b      	b.n	800406a <SEGGER_SYSVIEW_Start+0x11e>
 8004052:	693b      	ldr	r3, [r7, #16]
 8004054:	b2da      	uxtb	r2, r3
 8004056:	697b      	ldr	r3, [r7, #20]
 8004058:	1c59      	adds	r1, r3, #1
 800405a:	6179      	str	r1, [r7, #20]
 800405c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004060:	b2d2      	uxtb	r2, r2
 8004062:	701a      	strb	r2, [r3, #0]
 8004064:	693b      	ldr	r3, [r7, #16]
 8004066:	09db      	lsrs	r3, r3, #7
 8004068:	613b      	str	r3, [r7, #16]
 800406a:	693b      	ldr	r3, [r7, #16]
 800406c:	2b7f      	cmp	r3, #127	@ 0x7f
 800406e:	d8f0      	bhi.n	8004052 <SEGGER_SYSVIEW_Start+0x106>
 8004070:	697b      	ldr	r3, [r7, #20]
 8004072:	1c5a      	adds	r2, r3, #1
 8004074:	617a      	str	r2, [r7, #20]
 8004076:	693a      	ldr	r2, [r7, #16]
 8004078:	b2d2      	uxtb	r2, r2
 800407a:	701a      	strb	r2, [r3, #0]
 800407c:	697b      	ldr	r3, [r7, #20]
 800407e:	603b      	str	r3, [r7, #0]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 8004080:	2218      	movs	r2, #24
 8004082:	6839      	ldr	r1, [r7, #0]
 8004084:	6878      	ldr	r0, [r7, #4]
 8004086:	f7ff fd3f 	bl	8003b08 <_SendPacket>
      RECORD_END();
 800408a:	68bb      	ldr	r3, [r7, #8]
 800408c:	f383 8811 	msr	BASEPRI, r3
    }
    if (_SYSVIEW_Globals.pfSendSysDesc) {
 8004090:	4b08      	ldr	r3, [pc, #32]	@ (80040b4 <SEGGER_SYSVIEW_Start+0x168>)
 8004092:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004094:	2b00      	cmp	r3, #0
 8004096:	d002      	beq.n	800409e <SEGGER_SYSVIEW_Start+0x152>
      _SYSVIEW_Globals.pfSendSysDesc();
 8004098:	4b06      	ldr	r3, [pc, #24]	@ (80040b4 <SEGGER_SYSVIEW_Start+0x168>)
 800409a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800409c:	4798      	blx	r3
    }
    SEGGER_SYSVIEW_RecordSystime();
 800409e:	f000 f8e3 	bl	8004268 <SEGGER_SYSVIEW_RecordSystime>
    SEGGER_SYSVIEW_SendTaskList();
 80040a2:	f000 f8cd 	bl	8004240 <SEGGER_SYSVIEW_SendTaskList>
    SEGGER_SYSVIEW_SendNumModules();
 80040a6:	f000 fb2b 	bl	8004700 <SEGGER_SYSVIEW_SendNumModules>
#endif
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  }
#endif
}
 80040aa:	bf00      	nop
 80040ac:	3730      	adds	r7, #48	@ 0x30
 80040ae:	46bd      	mov	sp, r7
 80040b0:	bd80      	pop	{r7, pc}
 80040b2:	bf00      	nop
 80040b4:	20000664 	.word	0x20000664
 80040b8:	08004860 	.word	0x08004860
 80040bc:	20000694 	.word	0x20000694

080040c0 <SEGGER_SYSVIEW_Stop>:
*    This function disables transmission of SystemView packets recorded
*    by subsequent trace calls.  If transmission is enabled when
*    this function is called, a single SystemView Stop event is recorded
*    to the trace, send, and then trace transmission is halted.
*/
void SEGGER_SYSVIEW_Stop(void) {
 80040c0:	b580      	push	{r7, lr}
 80040c2:	b082      	sub	sp, #8
 80040c4:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 80040c6:	f3ef 8311 	mrs	r3, BASEPRI
 80040ca:	f04f 0120 	mov.w	r1, #32
 80040ce:	f381 8811 	msr	BASEPRI, r1
 80040d2:	607b      	str	r3, [r7, #4]
 80040d4:	480b      	ldr	r0, [pc, #44]	@ (8004104 <SEGGER_SYSVIEW_Stop+0x44>)
 80040d6:	f7ff fc2a 	bl	800392e <_PreparePacket>
 80040da:	6038      	str	r0, [r7, #0]
  //
  if (_SYSVIEW_Globals.EnableState) {
 80040dc:	4b0a      	ldr	r3, [pc, #40]	@ (8004108 <SEGGER_SYSVIEW_Stop+0x48>)
 80040de:	781b      	ldrb	r3, [r3, #0]
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d007      	beq.n	80040f4 <SEGGER_SYSVIEW_Stop+0x34>
    _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TRACE_STOP);
 80040e4:	220b      	movs	r2, #11
 80040e6:	6839      	ldr	r1, [r7, #0]
 80040e8:	6838      	ldr	r0, [r7, #0]
 80040ea:	f7ff fd0d 	bl	8003b08 <_SendPacket>
    _SYSVIEW_Globals.EnableState = 0;
 80040ee:	4b06      	ldr	r3, [pc, #24]	@ (8004108 <SEGGER_SYSVIEW_Stop+0x48>)
 80040f0:	2200      	movs	r2, #0
 80040f2:	701a      	strb	r2, [r3, #0]
  }
  RECORD_END();
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	f383 8811 	msr	BASEPRI, r3
}
 80040fa:	bf00      	nop
 80040fc:	3708      	adds	r7, #8
 80040fe:	46bd      	mov	sp, r7
 8004100:	bd80      	pop	{r7, pc}
 8004102:	bf00      	nop
 8004104:	20000694 	.word	0x20000694
 8004108:	20000664 	.word	0x20000664

0800410c <SEGGER_SYSVIEW_GetSysDesc>:
*
*  Function description
*    Triggers a send of the system information and description.
*
*/
void SEGGER_SYSVIEW_GetSysDesc(void) {
 800410c:	b580      	push	{r7, lr}
 800410e:	b08c      	sub	sp, #48	@ 0x30
 8004110:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8004112:	f3ef 8311 	mrs	r3, BASEPRI
 8004116:	f04f 0120 	mov.w	r1, #32
 800411a:	f381 8811 	msr	BASEPRI, r1
 800411e:	60fb      	str	r3, [r7, #12]
 8004120:	4845      	ldr	r0, [pc, #276]	@ (8004238 <SEGGER_SYSVIEW_GetSysDesc+0x12c>)
 8004122:	f7ff fc04 	bl	800392e <_PreparePacket>
 8004126:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 8004128:	68bb      	ldr	r3, [r7, #8]
 800412a:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004130:	4b42      	ldr	r3, [pc, #264]	@ (800423c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8004132:	685b      	ldr	r3, [r3, #4]
 8004134:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004136:	e00b      	b.n	8004150 <SEGGER_SYSVIEW_GetSysDesc+0x44>
 8004138:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800413a:	b2da      	uxtb	r2, r3
 800413c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800413e:	1c59      	adds	r1, r3, #1
 8004140:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8004142:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004146:	b2d2      	uxtb	r2, r2
 8004148:	701a      	strb	r2, [r3, #0]
 800414a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800414c:	09db      	lsrs	r3, r3, #7
 800414e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004150:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004152:	2b7f      	cmp	r3, #127	@ 0x7f
 8004154:	d8f0      	bhi.n	8004138 <SEGGER_SYSVIEW_GetSysDesc+0x2c>
 8004156:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004158:	1c5a      	adds	r2, r3, #1
 800415a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800415c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800415e:	b2d2      	uxtb	r2, r2
 8004160:	701a      	strb	r2, [r3, #0]
 8004162:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004164:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	627b      	str	r3, [r7, #36]	@ 0x24
 800416a:	4b34      	ldr	r3, [pc, #208]	@ (800423c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800416c:	689b      	ldr	r3, [r3, #8]
 800416e:	623b      	str	r3, [r7, #32]
 8004170:	e00b      	b.n	800418a <SEGGER_SYSVIEW_GetSysDesc+0x7e>
 8004172:	6a3b      	ldr	r3, [r7, #32]
 8004174:	b2da      	uxtb	r2, r3
 8004176:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004178:	1c59      	adds	r1, r3, #1
 800417a:	6279      	str	r1, [r7, #36]	@ 0x24
 800417c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004180:	b2d2      	uxtb	r2, r2
 8004182:	701a      	strb	r2, [r3, #0]
 8004184:	6a3b      	ldr	r3, [r7, #32]
 8004186:	09db      	lsrs	r3, r3, #7
 8004188:	623b      	str	r3, [r7, #32]
 800418a:	6a3b      	ldr	r3, [r7, #32]
 800418c:	2b7f      	cmp	r3, #127	@ 0x7f
 800418e:	d8f0      	bhi.n	8004172 <SEGGER_SYSVIEW_GetSysDesc+0x66>
 8004190:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004192:	1c5a      	adds	r2, r3, #1
 8004194:	627a      	str	r2, [r7, #36]	@ 0x24
 8004196:	6a3a      	ldr	r2, [r7, #32]
 8004198:	b2d2      	uxtb	r2, r2
 800419a:	701a      	strb	r2, [r3, #0]
 800419c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800419e:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	61fb      	str	r3, [r7, #28]
 80041a4:	4b25      	ldr	r3, [pc, #148]	@ (800423c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80041a6:	691b      	ldr	r3, [r3, #16]
 80041a8:	61bb      	str	r3, [r7, #24]
 80041aa:	e00b      	b.n	80041c4 <SEGGER_SYSVIEW_GetSysDesc+0xb8>
 80041ac:	69bb      	ldr	r3, [r7, #24]
 80041ae:	b2da      	uxtb	r2, r3
 80041b0:	69fb      	ldr	r3, [r7, #28]
 80041b2:	1c59      	adds	r1, r3, #1
 80041b4:	61f9      	str	r1, [r7, #28]
 80041b6:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80041ba:	b2d2      	uxtb	r2, r2
 80041bc:	701a      	strb	r2, [r3, #0]
 80041be:	69bb      	ldr	r3, [r7, #24]
 80041c0:	09db      	lsrs	r3, r3, #7
 80041c2:	61bb      	str	r3, [r7, #24]
 80041c4:	69bb      	ldr	r3, [r7, #24]
 80041c6:	2b7f      	cmp	r3, #127	@ 0x7f
 80041c8:	d8f0      	bhi.n	80041ac <SEGGER_SYSVIEW_GetSysDesc+0xa0>
 80041ca:	69fb      	ldr	r3, [r7, #28]
 80041cc:	1c5a      	adds	r2, r3, #1
 80041ce:	61fa      	str	r2, [r7, #28]
 80041d0:	69ba      	ldr	r2, [r7, #24]
 80041d2:	b2d2      	uxtb	r2, r2
 80041d4:	701a      	strb	r2, [r3, #0]
 80041d6:	69fb      	ldr	r3, [r7, #28]
 80041d8:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	617b      	str	r3, [r7, #20]
 80041de:	2300      	movs	r3, #0
 80041e0:	613b      	str	r3, [r7, #16]
 80041e2:	e00b      	b.n	80041fc <SEGGER_SYSVIEW_GetSysDesc+0xf0>
 80041e4:	693b      	ldr	r3, [r7, #16]
 80041e6:	b2da      	uxtb	r2, r3
 80041e8:	697b      	ldr	r3, [r7, #20]
 80041ea:	1c59      	adds	r1, r3, #1
 80041ec:	6179      	str	r1, [r7, #20]
 80041ee:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80041f2:	b2d2      	uxtb	r2, r2
 80041f4:	701a      	strb	r2, [r3, #0]
 80041f6:	693b      	ldr	r3, [r7, #16]
 80041f8:	09db      	lsrs	r3, r3, #7
 80041fa:	613b      	str	r3, [r7, #16]
 80041fc:	693b      	ldr	r3, [r7, #16]
 80041fe:	2b7f      	cmp	r3, #127	@ 0x7f
 8004200:	d8f0      	bhi.n	80041e4 <SEGGER_SYSVIEW_GetSysDesc+0xd8>
 8004202:	697b      	ldr	r3, [r7, #20]
 8004204:	1c5a      	adds	r2, r3, #1
 8004206:	617a      	str	r2, [r7, #20]
 8004208:	693a      	ldr	r2, [r7, #16]
 800420a:	b2d2      	uxtb	r2, r2
 800420c:	701a      	strb	r2, [r3, #0]
 800420e:	697b      	ldr	r3, [r7, #20]
 8004210:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 8004212:	2218      	movs	r2, #24
 8004214:	6879      	ldr	r1, [r7, #4]
 8004216:	68b8      	ldr	r0, [r7, #8]
 8004218:	f7ff fc76 	bl	8003b08 <_SendPacket>
  RECORD_END();
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	f383 8811 	msr	BASEPRI, r3
  if (_SYSVIEW_Globals.pfSendSysDesc) {
 8004222:	4b06      	ldr	r3, [pc, #24]	@ (800423c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8004224:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004226:	2b00      	cmp	r3, #0
 8004228:	d002      	beq.n	8004230 <SEGGER_SYSVIEW_GetSysDesc+0x124>
    _SYSVIEW_Globals.pfSendSysDesc();
 800422a:	4b04      	ldr	r3, [pc, #16]	@ (800423c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800422c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800422e:	4798      	blx	r3
  }
}
 8004230:	bf00      	nop
 8004232:	3730      	adds	r7, #48	@ 0x30
 8004234:	46bd      	mov	sp, r7
 8004236:	bd80      	pop	{r7, pc}
 8004238:	20000694 	.word	0x20000694
 800423c:	20000664 	.word	0x20000664

08004240 <SEGGER_SYSVIEW_SendTaskList>:
*       SEGGER_SYSVIEW_SendTaskList()
*
*  Function description
*    Send all tasks descriptors to the host.
*/
void SEGGER_SYSVIEW_SendTaskList(void) {
 8004240:	b580      	push	{r7, lr}
 8004242:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 8004244:	4b07      	ldr	r3, [pc, #28]	@ (8004264 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8004246:	6a1b      	ldr	r3, [r3, #32]
 8004248:	2b00      	cmp	r3, #0
 800424a:	d008      	beq.n	800425e <SEGGER_SYSVIEW_SendTaskList+0x1e>
 800424c:	4b05      	ldr	r3, [pc, #20]	@ (8004264 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 800424e:	6a1b      	ldr	r3, [r3, #32]
 8004250:	685b      	ldr	r3, [r3, #4]
 8004252:	2b00      	cmp	r3, #0
 8004254:	d003      	beq.n	800425e <SEGGER_SYSVIEW_SendTaskList+0x1e>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 8004256:	4b03      	ldr	r3, [pc, #12]	@ (8004264 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8004258:	6a1b      	ldr	r3, [r3, #32]
 800425a:	685b      	ldr	r3, [r3, #4]
 800425c:	4798      	blx	r3
  }
}
 800425e:	bf00      	nop
 8004260:	bd80      	pop	{r7, pc}
 8004262:	bf00      	nop
 8004264:	20000664 	.word	0x20000664

08004268 <SEGGER_SYSVIEW_RecordSystime>:
*
*  Function description
*    Formats and sends a SystemView Systime containing a single U64 or U32
*    parameter payload.
*/
void SEGGER_SYSVIEW_RecordSystime(void) {
 8004268:	b590      	push	{r4, r7, lr}
 800426a:	b083      	sub	sp, #12
 800426c:	af00      	add	r7, sp, #0
  U64 Systime;

  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
 800426e:	4b15      	ldr	r3, [pc, #84]	@ (80042c4 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8004270:	6a1b      	ldr	r3, [r3, #32]
 8004272:	2b00      	cmp	r3, #0
 8004274:	d01a      	beq.n	80042ac <SEGGER_SYSVIEW_RecordSystime+0x44>
 8004276:	4b13      	ldr	r3, [pc, #76]	@ (80042c4 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8004278:	6a1b      	ldr	r3, [r3, #32]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	2b00      	cmp	r3, #0
 800427e:	d015      	beq.n	80042ac <SEGGER_SYSVIEW_RecordSystime+0x44>
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 8004280:	4b10      	ldr	r3, [pc, #64]	@ (80042c4 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8004282:	6a1b      	ldr	r3, [r3, #32]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	4798      	blx	r3
 8004288:	e9c7 0100 	strd	r0, r1, [r7]
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 800428c:	683c      	ldr	r4, [r7, #0]
                               (U32)(Systime),
                               (U32)(Systime >> 32));
 800428e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004292:	f04f 0200 	mov.w	r2, #0
 8004296:	f04f 0300 	mov.w	r3, #0
 800429a:	000a      	movs	r2, r1
 800429c:	2300      	movs	r3, #0
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 800429e:	4613      	mov	r3, r2
 80042a0:	461a      	mov	r2, r3
 80042a2:	4621      	mov	r1, r4
 80042a4:	200d      	movs	r0, #13
 80042a6:	f7ff fdf7 	bl	8003e98 <SEGGER_SYSVIEW_RecordU32x2>
 80042aa:	e006      	b.n	80042ba <SEGGER_SYSVIEW_RecordSystime+0x52>
  } else {
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 80042ac:	4b06      	ldr	r3, [pc, #24]	@ (80042c8 <SEGGER_SYSVIEW_RecordSystime+0x60>)
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	4619      	mov	r1, r3
 80042b2:	200c      	movs	r0, #12
 80042b4:	f7ff fdb4 	bl	8003e20 <SEGGER_SYSVIEW_RecordU32>
  }
}
 80042b8:	bf00      	nop
 80042ba:	bf00      	nop
 80042bc:	370c      	adds	r7, #12
 80042be:	46bd      	mov	sp, r7
 80042c0:	bd90      	pop	{r4, r7, pc}
 80042c2:	bf00      	nop
 80042c4:	20000664 	.word	0x20000664
 80042c8:	e0001004 	.word	0xe0001004

080042cc <SEGGER_SYSVIEW_RecordEnterISR>:
*
*  Additional information
*    Example packets sent
*      02 0F 50              // ISR(15) Enter. Timestamp is 80 (0x50)
*/
void SEGGER_SYSVIEW_RecordEnterISR(void) {
 80042cc:	b580      	push	{r7, lr}
 80042ce:	b086      	sub	sp, #24
 80042d0:	af00      	add	r7, sp, #0
  unsigned v;
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 80042d2:	f3ef 8311 	mrs	r3, BASEPRI
 80042d6:	f04f 0120 	mov.w	r1, #32
 80042da:	f381 8811 	msr	BASEPRI, r1
 80042de:	60fb      	str	r3, [r7, #12]
 80042e0:	4819      	ldr	r0, [pc, #100]	@ (8004348 <SEGGER_SYSVIEW_RecordEnterISR+0x7c>)
 80042e2:	f7ff fb24 	bl	800392e <_PreparePacket>
 80042e6:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 80042e8:	68bb      	ldr	r3, [r7, #8]
 80042ea:	607b      	str	r3, [r7, #4]
  v = SEGGER_SYSVIEW_GET_INTERRUPT_ID();
 80042ec:	4b17      	ldr	r3, [pc, #92]	@ (800434c <SEGGER_SYSVIEW_RecordEnterISR+0x80>)
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80042f4:	603b      	str	r3, [r7, #0]
  ENCODE_U32(pPayload, v);
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	617b      	str	r3, [r7, #20]
 80042fa:	683b      	ldr	r3, [r7, #0]
 80042fc:	613b      	str	r3, [r7, #16]
 80042fe:	e00b      	b.n	8004318 <SEGGER_SYSVIEW_RecordEnterISR+0x4c>
 8004300:	693b      	ldr	r3, [r7, #16]
 8004302:	b2da      	uxtb	r2, r3
 8004304:	697b      	ldr	r3, [r7, #20]
 8004306:	1c59      	adds	r1, r3, #1
 8004308:	6179      	str	r1, [r7, #20]
 800430a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800430e:	b2d2      	uxtb	r2, r2
 8004310:	701a      	strb	r2, [r3, #0]
 8004312:	693b      	ldr	r3, [r7, #16]
 8004314:	09db      	lsrs	r3, r3, #7
 8004316:	613b      	str	r3, [r7, #16]
 8004318:	693b      	ldr	r3, [r7, #16]
 800431a:	2b7f      	cmp	r3, #127	@ 0x7f
 800431c:	d8f0      	bhi.n	8004300 <SEGGER_SYSVIEW_RecordEnterISR+0x34>
 800431e:	697b      	ldr	r3, [r7, #20]
 8004320:	1c5a      	adds	r2, r3, #1
 8004322:	617a      	str	r2, [r7, #20]
 8004324:	693a      	ldr	r2, [r7, #16]
 8004326:	b2d2      	uxtb	r2, r2
 8004328:	701a      	strb	r2, [r3, #0]
 800432a:	697b      	ldr	r3, [r7, #20]
 800432c:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_ISR_ENTER);
 800432e:	2202      	movs	r2, #2
 8004330:	6879      	ldr	r1, [r7, #4]
 8004332:	68b8      	ldr	r0, [r7, #8]
 8004334:	f7ff fbe8 	bl	8003b08 <_SendPacket>
  RECORD_END();
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	f383 8811 	msr	BASEPRI, r3
}
 800433e:	bf00      	nop
 8004340:	3718      	adds	r7, #24
 8004342:	46bd      	mov	sp, r7
 8004344:	bd80      	pop	{r7, pc}
 8004346:	bf00      	nop
 8004348:	20000694 	.word	0x20000694
 800434c:	e000ed04 	.word	0xe000ed04

08004350 <SEGGER_SYSVIEW_RecordExitISR>:
*      03 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      03 20                // ISR Exit. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISR(void) {
 8004350:	b580      	push	{r7, lr}
 8004352:	b082      	sub	sp, #8
 8004354:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8004356:	f3ef 8311 	mrs	r3, BASEPRI
 800435a:	f04f 0120 	mov.w	r1, #32
 800435e:	f381 8811 	msr	BASEPRI, r1
 8004362:	607b      	str	r3, [r7, #4]
 8004364:	4807      	ldr	r0, [pc, #28]	@ (8004384 <SEGGER_SYSVIEW_RecordExitISR+0x34>)
 8004366:	f7ff fae2 	bl	800392e <_PreparePacket>
 800436a:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_EXIT);
 800436c:	2203      	movs	r2, #3
 800436e:	6839      	ldr	r1, [r7, #0]
 8004370:	6838      	ldr	r0, [r7, #0]
 8004372:	f7ff fbc9 	bl	8003b08 <_SendPacket>
  RECORD_END();
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	f383 8811 	msr	BASEPRI, r3
}
 800437c:	bf00      	nop
 800437e:	3708      	adds	r7, #8
 8004380:	46bd      	mov	sp, r7
 8004382:	bd80      	pop	{r7, pc}
 8004384:	20000694 	.word	0x20000694

08004388 <SEGGER_SYSVIEW_RecordExitISRToScheduler>:
*      18 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      18 20                // ISR Exit to Scheduler. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISRToScheduler(void) {
 8004388:	b580      	push	{r7, lr}
 800438a:	b082      	sub	sp, #8
 800438c:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800438e:	f3ef 8311 	mrs	r3, BASEPRI
 8004392:	f04f 0120 	mov.w	r1, #32
 8004396:	f381 8811 	msr	BASEPRI, r1
 800439a:	607b      	str	r3, [r7, #4]
 800439c:	4807      	ldr	r0, [pc, #28]	@ (80043bc <SEGGER_SYSVIEW_RecordExitISRToScheduler+0x34>)
 800439e:	f7ff fac6 	bl	800392e <_PreparePacket>
 80043a2:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_TO_SCHEDULER);
 80043a4:	2212      	movs	r2, #18
 80043a6:	6839      	ldr	r1, [r7, #0]
 80043a8:	6838      	ldr	r0, [r7, #0]
 80043aa:	f7ff fbad 	bl	8003b08 <_SendPacket>
  RECORD_END();
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	f383 8811 	msr	BASEPRI, r3
}
 80043b4:	bf00      	nop
 80043b6:	3708      	adds	r7, #8
 80043b8:	46bd      	mov	sp, r7
 80043ba:	bd80      	pop	{r7, pc}
 80043bc:	20000694 	.word	0x20000694

080043c0 <SEGGER_SYSVIEW_RecordEndCallU32>:
*
*  Parameters
*    EventID      - Id of API function which ends.
*    Para0        - Return value which will be returned by the API function.
*/
void SEGGER_SYSVIEW_RecordEndCallU32(unsigned int EventID, U32 Para0) {
 80043c0:	b580      	push	{r7, lr}
 80043c2:	b08a      	sub	sp, #40	@ 0x28
 80043c4:	af00      	add	r7, sp, #0
 80043c6:	6078      	str	r0, [r7, #4]
 80043c8:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 80043ca:	f3ef 8311 	mrs	r3, BASEPRI
 80043ce:	f04f 0120 	mov.w	r1, #32
 80043d2:	f381 8811 	msr	BASEPRI, r1
 80043d6:	617b      	str	r3, [r7, #20]
 80043d8:	4824      	ldr	r0, [pc, #144]	@ (800446c <SEGGER_SYSVIEW_RecordEndCallU32+0xac>)
 80043da:	f7ff faa8 	bl	800392e <_PreparePacket>
 80043de:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80043e0:	693b      	ldr	r3, [r7, #16]
 80043e2:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, EventID);
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	627b      	str	r3, [r7, #36]	@ 0x24
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	623b      	str	r3, [r7, #32]
 80043ec:	e00b      	b.n	8004406 <SEGGER_SYSVIEW_RecordEndCallU32+0x46>
 80043ee:	6a3b      	ldr	r3, [r7, #32]
 80043f0:	b2da      	uxtb	r2, r3
 80043f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043f4:	1c59      	adds	r1, r3, #1
 80043f6:	6279      	str	r1, [r7, #36]	@ 0x24
 80043f8:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80043fc:	b2d2      	uxtb	r2, r2
 80043fe:	701a      	strb	r2, [r3, #0]
 8004400:	6a3b      	ldr	r3, [r7, #32]
 8004402:	09db      	lsrs	r3, r3, #7
 8004404:	623b      	str	r3, [r7, #32]
 8004406:	6a3b      	ldr	r3, [r7, #32]
 8004408:	2b7f      	cmp	r3, #127	@ 0x7f
 800440a:	d8f0      	bhi.n	80043ee <SEGGER_SYSVIEW_RecordEndCallU32+0x2e>
 800440c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800440e:	1c5a      	adds	r2, r3, #1
 8004410:	627a      	str	r2, [r7, #36]	@ 0x24
 8004412:	6a3a      	ldr	r2, [r7, #32]
 8004414:	b2d2      	uxtb	r2, r2
 8004416:	701a      	strb	r2, [r3, #0]
 8004418:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800441a:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Para0);
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	61fb      	str	r3, [r7, #28]
 8004420:	683b      	ldr	r3, [r7, #0]
 8004422:	61bb      	str	r3, [r7, #24]
 8004424:	e00b      	b.n	800443e <SEGGER_SYSVIEW_RecordEndCallU32+0x7e>
 8004426:	69bb      	ldr	r3, [r7, #24]
 8004428:	b2da      	uxtb	r2, r3
 800442a:	69fb      	ldr	r3, [r7, #28]
 800442c:	1c59      	adds	r1, r3, #1
 800442e:	61f9      	str	r1, [r7, #28]
 8004430:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004434:	b2d2      	uxtb	r2, r2
 8004436:	701a      	strb	r2, [r3, #0]
 8004438:	69bb      	ldr	r3, [r7, #24]
 800443a:	09db      	lsrs	r3, r3, #7
 800443c:	61bb      	str	r3, [r7, #24]
 800443e:	69bb      	ldr	r3, [r7, #24]
 8004440:	2b7f      	cmp	r3, #127	@ 0x7f
 8004442:	d8f0      	bhi.n	8004426 <SEGGER_SYSVIEW_RecordEndCallU32+0x66>
 8004444:	69fb      	ldr	r3, [r7, #28]
 8004446:	1c5a      	adds	r2, r3, #1
 8004448:	61fa      	str	r2, [r7, #28]
 800444a:	69ba      	ldr	r2, [r7, #24]
 800444c:	b2d2      	uxtb	r2, r2
 800444e:	701a      	strb	r2, [r3, #0]
 8004450:	69fb      	ldr	r3, [r7, #28]
 8004452:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_END_CALL);
 8004454:	221c      	movs	r2, #28
 8004456:	68f9      	ldr	r1, [r7, #12]
 8004458:	6938      	ldr	r0, [r7, #16]
 800445a:	f7ff fb55 	bl	8003b08 <_SendPacket>
  RECORD_END();
 800445e:	697b      	ldr	r3, [r7, #20]
 8004460:	f383 8811 	msr	BASEPRI, r3
}
 8004464:	bf00      	nop
 8004466:	3728      	adds	r7, #40	@ 0x28
 8004468:	46bd      	mov	sp, r7
 800446a:	bd80      	pop	{r7, pc}
 800446c:	20000694 	.word	0x20000694

08004470 <SEGGER_SYSVIEW_OnIdle>:
*       SEGGER_SYSVIEW_OnIdle()
*
*  Function description
*    Record an Idle event.
*/
void SEGGER_SYSVIEW_OnIdle(void) {
 8004470:	b580      	push	{r7, lr}
 8004472:	b082      	sub	sp, #8
 8004474:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8004476:	f3ef 8311 	mrs	r3, BASEPRI
 800447a:	f04f 0120 	mov.w	r1, #32
 800447e:	f381 8811 	msr	BASEPRI, r1
 8004482:	607b      	str	r3, [r7, #4]
 8004484:	4807      	ldr	r0, [pc, #28]	@ (80044a4 <SEGGER_SYSVIEW_OnIdle+0x34>)
 8004486:	f7ff fa52 	bl	800392e <_PreparePacket>
 800448a:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_IDLE);
 800448c:	2211      	movs	r2, #17
 800448e:	6839      	ldr	r1, [r7, #0]
 8004490:	6838      	ldr	r0, [r7, #0]
 8004492:	f7ff fb39 	bl	8003b08 <_SendPacket>
  RECORD_END();
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	f383 8811 	msr	BASEPRI, r3
}
 800449c:	bf00      	nop
 800449e:	3708      	adds	r7, #8
 80044a0:	46bd      	mov	sp, r7
 80044a2:	bd80      	pop	{r7, pc}
 80044a4:	20000694 	.word	0x20000694

080044a8 <SEGGER_SYSVIEW_OnTaskStartExec>:
*    when it is ready to execute.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartExec(U32 TaskId) {
 80044a8:	b580      	push	{r7, lr}
 80044aa:	b088      	sub	sp, #32
 80044ac:	af00      	add	r7, sp, #0
 80044ae:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 80044b0:	f3ef 8311 	mrs	r3, BASEPRI
 80044b4:	f04f 0120 	mov.w	r1, #32
 80044b8:	f381 8811 	msr	BASEPRI, r1
 80044bc:	617b      	str	r3, [r7, #20]
 80044be:	4819      	ldr	r0, [pc, #100]	@ (8004524 <SEGGER_SYSVIEW_OnTaskStartExec+0x7c>)
 80044c0:	f7ff fa35 	bl	800392e <_PreparePacket>
 80044c4:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80044c6:	693b      	ldr	r3, [r7, #16]
 80044c8:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 80044ca:	4b17      	ldr	r3, [pc, #92]	@ (8004528 <SEGGER_SYSVIEW_OnTaskStartExec+0x80>)
 80044cc:	691b      	ldr	r3, [r3, #16]
 80044ce:	687a      	ldr	r2, [r7, #4]
 80044d0:	1ad3      	subs	r3, r2, r3
 80044d2:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	61fb      	str	r3, [r7, #28]
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	61bb      	str	r3, [r7, #24]
 80044dc:	e00b      	b.n	80044f6 <SEGGER_SYSVIEW_OnTaskStartExec+0x4e>
 80044de:	69bb      	ldr	r3, [r7, #24]
 80044e0:	b2da      	uxtb	r2, r3
 80044e2:	69fb      	ldr	r3, [r7, #28]
 80044e4:	1c59      	adds	r1, r3, #1
 80044e6:	61f9      	str	r1, [r7, #28]
 80044e8:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80044ec:	b2d2      	uxtb	r2, r2
 80044ee:	701a      	strb	r2, [r3, #0]
 80044f0:	69bb      	ldr	r3, [r7, #24]
 80044f2:	09db      	lsrs	r3, r3, #7
 80044f4:	61bb      	str	r3, [r7, #24]
 80044f6:	69bb      	ldr	r3, [r7, #24]
 80044f8:	2b7f      	cmp	r3, #127	@ 0x7f
 80044fa:	d8f0      	bhi.n	80044de <SEGGER_SYSVIEW_OnTaskStartExec+0x36>
 80044fc:	69fb      	ldr	r3, [r7, #28]
 80044fe:	1c5a      	adds	r2, r3, #1
 8004500:	61fa      	str	r2, [r7, #28]
 8004502:	69ba      	ldr	r2, [r7, #24]
 8004504:	b2d2      	uxtb	r2, r2
 8004506:	701a      	strb	r2, [r3, #0]
 8004508:	69fb      	ldr	r3, [r7, #28]
 800450a:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_EXEC);
 800450c:	2204      	movs	r2, #4
 800450e:	68f9      	ldr	r1, [r7, #12]
 8004510:	6938      	ldr	r0, [r7, #16]
 8004512:	f7ff faf9 	bl	8003b08 <_SendPacket>
  RECORD_END();
 8004516:	697b      	ldr	r3, [r7, #20]
 8004518:	f383 8811 	msr	BASEPRI, r3
}
 800451c:	bf00      	nop
 800451e:	3720      	adds	r7, #32
 8004520:	46bd      	mov	sp, r7
 8004522:	bd80      	pop	{r7, pc}
 8004524:	20000694 	.word	0x20000694
 8004528:	20000664 	.word	0x20000664

0800452c <SEGGER_SYSVIEW_OnTaskStartReady>:
*    Record a Task Start Ready event.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartReady(U32 TaskId) {
 800452c:	b580      	push	{r7, lr}
 800452e:	b088      	sub	sp, #32
 8004530:	af00      	add	r7, sp, #0
 8004532:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8004534:	f3ef 8311 	mrs	r3, BASEPRI
 8004538:	f04f 0120 	mov.w	r1, #32
 800453c:	f381 8811 	msr	BASEPRI, r1
 8004540:	617b      	str	r3, [r7, #20]
 8004542:	4819      	ldr	r0, [pc, #100]	@ (80045a8 <SEGGER_SYSVIEW_OnTaskStartReady+0x7c>)
 8004544:	f7ff f9f3 	bl	800392e <_PreparePacket>
 8004548:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800454a:	693b      	ldr	r3, [r7, #16]
 800454c:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800454e:	4b17      	ldr	r3, [pc, #92]	@ (80045ac <SEGGER_SYSVIEW_OnTaskStartReady+0x80>)
 8004550:	691b      	ldr	r3, [r3, #16]
 8004552:	687a      	ldr	r2, [r7, #4]
 8004554:	1ad3      	subs	r3, r2, r3
 8004556:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	61fb      	str	r3, [r7, #28]
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	61bb      	str	r3, [r7, #24]
 8004560:	e00b      	b.n	800457a <SEGGER_SYSVIEW_OnTaskStartReady+0x4e>
 8004562:	69bb      	ldr	r3, [r7, #24]
 8004564:	b2da      	uxtb	r2, r3
 8004566:	69fb      	ldr	r3, [r7, #28]
 8004568:	1c59      	adds	r1, r3, #1
 800456a:	61f9      	str	r1, [r7, #28]
 800456c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004570:	b2d2      	uxtb	r2, r2
 8004572:	701a      	strb	r2, [r3, #0]
 8004574:	69bb      	ldr	r3, [r7, #24]
 8004576:	09db      	lsrs	r3, r3, #7
 8004578:	61bb      	str	r3, [r7, #24]
 800457a:	69bb      	ldr	r3, [r7, #24]
 800457c:	2b7f      	cmp	r3, #127	@ 0x7f
 800457e:	d8f0      	bhi.n	8004562 <SEGGER_SYSVIEW_OnTaskStartReady+0x36>
 8004580:	69fb      	ldr	r3, [r7, #28]
 8004582:	1c5a      	adds	r2, r3, #1
 8004584:	61fa      	str	r2, [r7, #28]
 8004586:	69ba      	ldr	r2, [r7, #24]
 8004588:	b2d2      	uxtb	r2, r2
 800458a:	701a      	strb	r2, [r3, #0]
 800458c:	69fb      	ldr	r3, [r7, #28]
 800458e:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_READY);
 8004590:	2206      	movs	r2, #6
 8004592:	68f9      	ldr	r1, [r7, #12]
 8004594:	6938      	ldr	r0, [r7, #16]
 8004596:	f7ff fab7 	bl	8003b08 <_SendPacket>
  RECORD_END();
 800459a:	697b      	ldr	r3, [r7, #20]
 800459c:	f383 8811 	msr	BASEPRI, r3
}
 80045a0:	bf00      	nop
 80045a2:	3720      	adds	r7, #32
 80045a4:	46bd      	mov	sp, r7
 80045a6:	bd80      	pop	{r7, pc}
 80045a8:	20000694 	.word	0x20000694
 80045ac:	20000664 	.word	0x20000664

080045b0 <SEGGER_SYSVIEW_SendModule>:
*    Sends the information of a registered module to the host.
*
*  Parameters
*    ModuleId   - Id of the requested module.
*/
void SEGGER_SYSVIEW_SendModule(U8 ModuleId) {
 80045b0:	b580      	push	{r7, lr}
 80045b2:	b08c      	sub	sp, #48	@ 0x30
 80045b4:	af00      	add	r7, sp, #0
 80045b6:	4603      	mov	r3, r0
 80045b8:	71fb      	strb	r3, [r7, #7]
  SEGGER_SYSVIEW_MODULE* pModule;
  U32 n;

  if (_pFirstModule != 0) {
 80045ba:	4b40      	ldr	r3, [pc, #256]	@ (80046bc <SEGGER_SYSVIEW_SendModule+0x10c>)
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d077      	beq.n	80046b2 <SEGGER_SYSVIEW_SendModule+0x102>
    pModule = _pFirstModule;
 80045c2:	4b3e      	ldr	r3, [pc, #248]	@ (80046bc <SEGGER_SYSVIEW_SendModule+0x10c>)
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    for (n = 0; n < ModuleId; n++) {
 80045c8:	2300      	movs	r3, #0
 80045ca:	62bb      	str	r3, [r7, #40]	@ 0x28
 80045cc:	e008      	b.n	80045e0 <SEGGER_SYSVIEW_SendModule+0x30>
      pModule = pModule->pNext;
 80045ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80045d0:	691b      	ldr	r3, [r3, #16]
 80045d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (pModule == 0) {
 80045d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d007      	beq.n	80045ea <SEGGER_SYSVIEW_SendModule+0x3a>
    for (n = 0; n < ModuleId; n++) {
 80045da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045dc:	3301      	adds	r3, #1
 80045de:	62bb      	str	r3, [r7, #40]	@ 0x28
 80045e0:	79fb      	ldrb	r3, [r7, #7]
 80045e2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80045e4:	429a      	cmp	r2, r3
 80045e6:	d3f2      	bcc.n	80045ce <SEGGER_SYSVIEW_SendModule+0x1e>
 80045e8:	e000      	b.n	80045ec <SEGGER_SYSVIEW_SendModule+0x3c>
        break;
 80045ea:	bf00      	nop
      }
    }
    if (pModule != 0) {
 80045ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d055      	beq.n	800469e <SEGGER_SYSVIEW_SendModule+0xee>
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 80045f2:	f3ef 8311 	mrs	r3, BASEPRI
 80045f6:	f04f 0120 	mov.w	r1, #32
 80045fa:	f381 8811 	msr	BASEPRI, r1
 80045fe:	617b      	str	r3, [r7, #20]
 8004600:	482f      	ldr	r0, [pc, #188]	@ (80046c0 <SEGGER_SYSVIEW_SendModule+0x110>)
 8004602:	f7ff f994 	bl	800392e <_PreparePacket>
 8004606:	6138      	str	r0, [r7, #16]
      //
      pPayload = pPayloadStart;
 8004608:	693b      	ldr	r3, [r7, #16]
 800460a:	60fb      	str	r3, [r7, #12]
      //
      // Send module description
      // Send event offset and number of events
      //
      ENCODE_U32(pPayload, ModuleId);
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004610:	79fb      	ldrb	r3, [r7, #7]
 8004612:	623b      	str	r3, [r7, #32]
 8004614:	e00b      	b.n	800462e <SEGGER_SYSVIEW_SendModule+0x7e>
 8004616:	6a3b      	ldr	r3, [r7, #32]
 8004618:	b2da      	uxtb	r2, r3
 800461a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800461c:	1c59      	adds	r1, r3, #1
 800461e:	6279      	str	r1, [r7, #36]	@ 0x24
 8004620:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004624:	b2d2      	uxtb	r2, r2
 8004626:	701a      	strb	r2, [r3, #0]
 8004628:	6a3b      	ldr	r3, [r7, #32]
 800462a:	09db      	lsrs	r3, r3, #7
 800462c:	623b      	str	r3, [r7, #32]
 800462e:	6a3b      	ldr	r3, [r7, #32]
 8004630:	2b7f      	cmp	r3, #127	@ 0x7f
 8004632:	d8f0      	bhi.n	8004616 <SEGGER_SYSVIEW_SendModule+0x66>
 8004634:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004636:	1c5a      	adds	r2, r3, #1
 8004638:	627a      	str	r2, [r7, #36]	@ 0x24
 800463a:	6a3a      	ldr	r2, [r7, #32]
 800463c:	b2d2      	uxtb	r2, r2
 800463e:	701a      	strb	r2, [r3, #0]
 8004640:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004642:	60fb      	str	r3, [r7, #12]
      ENCODE_U32(pPayload, (pModule->EventOffset));
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	61fb      	str	r3, [r7, #28]
 8004648:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800464a:	689b      	ldr	r3, [r3, #8]
 800464c:	61bb      	str	r3, [r7, #24]
 800464e:	e00b      	b.n	8004668 <SEGGER_SYSVIEW_SendModule+0xb8>
 8004650:	69bb      	ldr	r3, [r7, #24]
 8004652:	b2da      	uxtb	r2, r3
 8004654:	69fb      	ldr	r3, [r7, #28]
 8004656:	1c59      	adds	r1, r3, #1
 8004658:	61f9      	str	r1, [r7, #28]
 800465a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800465e:	b2d2      	uxtb	r2, r2
 8004660:	701a      	strb	r2, [r3, #0]
 8004662:	69bb      	ldr	r3, [r7, #24]
 8004664:	09db      	lsrs	r3, r3, #7
 8004666:	61bb      	str	r3, [r7, #24]
 8004668:	69bb      	ldr	r3, [r7, #24]
 800466a:	2b7f      	cmp	r3, #127	@ 0x7f
 800466c:	d8f0      	bhi.n	8004650 <SEGGER_SYSVIEW_SendModule+0xa0>
 800466e:	69fb      	ldr	r3, [r7, #28]
 8004670:	1c5a      	adds	r2, r3, #1
 8004672:	61fa      	str	r2, [r7, #28]
 8004674:	69ba      	ldr	r2, [r7, #24]
 8004676:	b2d2      	uxtb	r2, r2
 8004678:	701a      	strb	r2, [r3, #0]
 800467a:	69fb      	ldr	r3, [r7, #28]
 800467c:	60fb      	str	r3, [r7, #12]
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800467e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	2280      	movs	r2, #128	@ 0x80
 8004684:	4619      	mov	r1, r3
 8004686:	68f8      	ldr	r0, [r7, #12]
 8004688:	f7ff f918 	bl	80038bc <_EncodeStr>
 800468c:	60f8      	str	r0, [r7, #12]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 800468e:	2216      	movs	r2, #22
 8004690:	68f9      	ldr	r1, [r7, #12]
 8004692:	6938      	ldr	r0, [r7, #16]
 8004694:	f7ff fa38 	bl	8003b08 <_SendPacket>
      RECORD_END();
 8004698:	697b      	ldr	r3, [r7, #20]
 800469a:	f383 8811 	msr	BASEPRI, r3
    }
    if (pModule && pModule->pfSendModuleDesc) {
 800469e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d006      	beq.n	80046b2 <SEGGER_SYSVIEW_SendModule+0x102>
 80046a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046a6:	68db      	ldr	r3, [r3, #12]
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d002      	beq.n	80046b2 <SEGGER_SYSVIEW_SendModule+0x102>
      pModule->pfSendModuleDesc();
 80046ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046ae:	68db      	ldr	r3, [r3, #12]
 80046b0:	4798      	blx	r3
    }
  }
}
 80046b2:	bf00      	nop
 80046b4:	3730      	adds	r7, #48	@ 0x30
 80046b6:	46bd      	mov	sp, r7
 80046b8:	bd80      	pop	{r7, pc}
 80046ba:	bf00      	nop
 80046bc:	2000068c 	.word	0x2000068c
 80046c0:	20000694 	.word	0x20000694

080046c4 <SEGGER_SYSVIEW_SendModuleDescription>:
*
*  Function description
*    Triggers a send of the registered module descriptions.
*
*/
void SEGGER_SYSVIEW_SendModuleDescription(void) {
 80046c4:	b580      	push	{r7, lr}
 80046c6:	b082      	sub	sp, #8
 80046c8:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_MODULE* pModule;

  if (_pFirstModule != 0) {
 80046ca:	4b0c      	ldr	r3, [pc, #48]	@ (80046fc <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d00f      	beq.n	80046f2 <SEGGER_SYSVIEW_SendModuleDescription+0x2e>
    pModule = _pFirstModule;
 80046d2:	4b0a      	ldr	r3, [pc, #40]	@ (80046fc <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	607b      	str	r3, [r7, #4]
    do {
      if (pModule->pfSendModuleDesc) {
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	68db      	ldr	r3, [r3, #12]
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d002      	beq.n	80046e6 <SEGGER_SYSVIEW_SendModuleDescription+0x22>
        pModule->pfSendModuleDesc();
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	68db      	ldr	r3, [r3, #12]
 80046e4:	4798      	blx	r3
      }
      pModule = pModule->pNext;
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	691b      	ldr	r3, [r3, #16]
 80046ea:	607b      	str	r3, [r7, #4]
    } while (pModule);
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d1f2      	bne.n	80046d8 <SEGGER_SYSVIEW_SendModuleDescription+0x14>
  }
}
 80046f2:	bf00      	nop
 80046f4:	3708      	adds	r7, #8
 80046f6:	46bd      	mov	sp, r7
 80046f8:	bd80      	pop	{r7, pc}
 80046fa:	bf00      	nop
 80046fc:	2000068c 	.word	0x2000068c

08004700 <SEGGER_SYSVIEW_SendNumModules>:
*       SEGGER_SYSVIEW_SendNumModules()
*
*  Function description
*    Send the number of registered modules to the host.
*/
void SEGGER_SYSVIEW_SendNumModules(void) {
 8004700:	b580      	push	{r7, lr}
 8004702:	b086      	sub	sp, #24
 8004704:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2*SEGGER_SYSVIEW_QUANTA_U32);
 8004706:	f3ef 8311 	mrs	r3, BASEPRI
 800470a:	f04f 0120 	mov.w	r1, #32
 800470e:	f381 8811 	msr	BASEPRI, r1
 8004712:	60fb      	str	r3, [r7, #12]
 8004714:	4817      	ldr	r0, [pc, #92]	@ (8004774 <SEGGER_SYSVIEW_SendNumModules+0x74>)
 8004716:	f7ff f90a 	bl	800392e <_PreparePacket>
 800471a:	60b8      	str	r0, [r7, #8]
  pPayload = pPayloadStart;
 800471c:	68bb      	ldr	r3, [r7, #8]
 800471e:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _NumModules);
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	617b      	str	r3, [r7, #20]
 8004724:	4b14      	ldr	r3, [pc, #80]	@ (8004778 <SEGGER_SYSVIEW_SendNumModules+0x78>)
 8004726:	781b      	ldrb	r3, [r3, #0]
 8004728:	613b      	str	r3, [r7, #16]
 800472a:	e00b      	b.n	8004744 <SEGGER_SYSVIEW_SendNumModules+0x44>
 800472c:	693b      	ldr	r3, [r7, #16]
 800472e:	b2da      	uxtb	r2, r3
 8004730:	697b      	ldr	r3, [r7, #20]
 8004732:	1c59      	adds	r1, r3, #1
 8004734:	6179      	str	r1, [r7, #20]
 8004736:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800473a:	b2d2      	uxtb	r2, r2
 800473c:	701a      	strb	r2, [r3, #0]
 800473e:	693b      	ldr	r3, [r7, #16]
 8004740:	09db      	lsrs	r3, r3, #7
 8004742:	613b      	str	r3, [r7, #16]
 8004744:	693b      	ldr	r3, [r7, #16]
 8004746:	2b7f      	cmp	r3, #127	@ 0x7f
 8004748:	d8f0      	bhi.n	800472c <SEGGER_SYSVIEW_SendNumModules+0x2c>
 800474a:	697b      	ldr	r3, [r7, #20]
 800474c:	1c5a      	adds	r2, r3, #1
 800474e:	617a      	str	r2, [r7, #20]
 8004750:	693a      	ldr	r2, [r7, #16]
 8004752:	b2d2      	uxtb	r2, r2
 8004754:	701a      	strb	r2, [r3, #0]
 8004756:	697b      	ldr	r3, [r7, #20]
 8004758:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 800475a:	221b      	movs	r2, #27
 800475c:	6879      	ldr	r1, [r7, #4]
 800475e:	68b8      	ldr	r0, [r7, #8]
 8004760:	f7ff f9d2 	bl	8003b08 <_SendPacket>
  RECORD_END();
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	f383 8811 	msr	BASEPRI, r3
}
 800476a:	bf00      	nop
 800476c:	3718      	adds	r7, #24
 800476e:	46bd      	mov	sp, r7
 8004770:	bd80      	pop	{r7, pc}
 8004772:	bf00      	nop
 8004774:	20000694 	.word	0x20000694
 8004778:	20000690 	.word	0x20000690

0800477c <memset>:
 800477c:	4402      	add	r2, r0
 800477e:	4603      	mov	r3, r0
 8004780:	4293      	cmp	r3, r2
 8004782:	d100      	bne.n	8004786 <memset+0xa>
 8004784:	4770      	bx	lr
 8004786:	f803 1b01 	strb.w	r1, [r3], #1
 800478a:	e7f9      	b.n	8004780 <memset+0x4>

0800478c <__libc_init_array>:
 800478c:	b570      	push	{r4, r5, r6, lr}
 800478e:	4d0d      	ldr	r5, [pc, #52]	@ (80047c4 <__libc_init_array+0x38>)
 8004790:	4c0d      	ldr	r4, [pc, #52]	@ (80047c8 <__libc_init_array+0x3c>)
 8004792:	1b64      	subs	r4, r4, r5
 8004794:	10a4      	asrs	r4, r4, #2
 8004796:	2600      	movs	r6, #0
 8004798:	42a6      	cmp	r6, r4
 800479a:	d109      	bne.n	80047b0 <__libc_init_array+0x24>
 800479c:	4d0b      	ldr	r5, [pc, #44]	@ (80047cc <__libc_init_array+0x40>)
 800479e:	4c0c      	ldr	r4, [pc, #48]	@ (80047d0 <__libc_init_array+0x44>)
 80047a0:	f000 f826 	bl	80047f0 <_init>
 80047a4:	1b64      	subs	r4, r4, r5
 80047a6:	10a4      	asrs	r4, r4, #2
 80047a8:	2600      	movs	r6, #0
 80047aa:	42a6      	cmp	r6, r4
 80047ac:	d105      	bne.n	80047ba <__libc_init_array+0x2e>
 80047ae:	bd70      	pop	{r4, r5, r6, pc}
 80047b0:	f855 3b04 	ldr.w	r3, [r5], #4
 80047b4:	4798      	blx	r3
 80047b6:	3601      	adds	r6, #1
 80047b8:	e7ee      	b.n	8004798 <__libc_init_array+0xc>
 80047ba:	f855 3b04 	ldr.w	r3, [r5], #4
 80047be:	4798      	blx	r3
 80047c0:	3601      	adds	r6, #1
 80047c2:	e7f2      	b.n	80047aa <__libc_init_array+0x1e>
 80047c4:	0800486c 	.word	0x0800486c
 80047c8:	0800486c 	.word	0x0800486c
 80047cc:	0800486c 	.word	0x0800486c
 80047d0:	08004870 	.word	0x08004870

080047d4 <memcpy>:
 80047d4:	440a      	add	r2, r1
 80047d6:	4291      	cmp	r1, r2
 80047d8:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80047dc:	d100      	bne.n	80047e0 <memcpy+0xc>
 80047de:	4770      	bx	lr
 80047e0:	b510      	push	{r4, lr}
 80047e2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80047e6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80047ea:	4291      	cmp	r1, r2
 80047ec:	d1f9      	bne.n	80047e2 <memcpy+0xe>
 80047ee:	bd10      	pop	{r4, pc}

080047f0 <_init>:
 80047f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80047f2:	bf00      	nop
 80047f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80047f6:	bc08      	pop	{r3}
 80047f8:	469e      	mov	lr, r3
 80047fa:	4770      	bx	lr

080047fc <_fini>:
 80047fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80047fe:	bf00      	nop
 8004800:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004802:	bc08      	pop	{r3}
 8004804:	469e      	mov	lr, r3
 8004806:	4770      	bx	lr
