Command: vcs -R -sverilog /home/n26130126/Desktop/AOC_Final_Project/AIoC_Final_Project/./sim/token_PE_tb.sv \
-f /home/n26130126/Desktop/AOC_Final_Project/AIoC_Final_Project/./src/filelist.f \
-debug_access+all -full64 +incdir+/home/n26130126/Desktop/AOC_Final_Project/AIoC_Final_Project/./src+/home/n26130126/Desktop/AOC_Final_Project/AIoC_Final_Project/./include+/home/n26130126/Desktop/AOC_Final_Project/AIoC_Final_Project/./sim \
+notimingcheck -l /home/n26130126/Desktop/AOC_Final_Project/AIoC_Final_Project/./log/token_PE.log \
+define++FSDB_ALL+DEPTHWISE_TYPE
*** Using c compiler gcc instead of cc ...
                         Chronologic VCS (TM)
       Version W-2024.09-SP2_Full64 -- Tue Jun 24 19:05:58 2025

                    Copyright (c) 1991 - 2025 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

The design hasn't changed and need not be recompiled. 
If you really want to, delete file simv.daidir/.vcs.timestamp and
run VCS again.

Command: /home/n26130126/Desktop/AOC_Final_Project/AIoC_Final_Project/build/./simv +notimingcheck -a /home/n26130126/Desktop/AOC_Final_Project/AIoC_Final_Project/./log/token_PE.log +define++FSDB_ALL+DEPTHWISE_TYPE
Chronologic VCS simulator copyright 1991-2024
Contains Synopsys proprietary information.
Compiler version W-2024.09-SP2_Full64; Runtime version W-2024.09-SP2_Full64;  Jun 24 19:06 2025
*Verdi* Loading libsscore_vcs202409.so
FSDB Dumper for VCS, Release Verdi_W-2024.09-SP2, Linux x86_64/64bit, 03/03/2025
(C) 1996 - 2025 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file '../wave/top.fsdb'
*Verdi* : Begin traversing the scope (token_PE_tb.u_token_engine), layer (0).
*Verdi* : Enable +all, +struct and +mda dumping.
*Verdi* : End of traversing.
*Verdi* : Begin traversing the scope (token_PE_tb.u_conv_unit), layer (0).
*Verdi* : Enable +all, +struct and +mda dumping.
*Verdi* : End of traversing.
*Verdi* : Begin traversing the scope (token_PE_tb.u_SRAM), layer (0).
*Verdi* : Enable +all, +struct and +mda dumping.
*Verdi* : End of traversing.
===== SRAM initialized from depthwise_memory.hex =====
===== Golden data loaded from depthwise_golden.hex =====
===== SRAM initialized from memory.hex =====
Time=0 rst_n=0 pass_done_o=0
Time=20 rst_n=1 pass_done_o=0
Simulation finished successfully at time 371695
===== Verifying opsum data in SRAM with depthwise_golden.hex =====
Verification PASSED: All opsum data matches golden data!
$finish called from file "/home/n26130126/Desktop/AOC_Final_Project/AIoC_Final_Project/./sim/token_PE_tb.sv", line 404.
$finish at simulation time               371695
           V C S   S i m u l a t i o n   R e p o r t 
Time: 371695
CPU Time:     13.300 seconds;       Data structure size:   0.8Mb
Tue Jun 24 19:06:12 2025
CPU time: 13.332 seconds in simulation
