{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1581558640903 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1581558640912 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 12 17:50:40 2020 " "Processing started: Wed Feb 12 17:50:40 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1581558640912 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581558640912 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581558640912 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1581558641597 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1581558641598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sortinstruction.v 1 1 " "Found 1 design units, including 1 entities, in source file sortinstruction.v" { { "Info" "ISGN_ENTITY_NAME" "1 sortInstruction " "Found entity 1: sortInstruction" {  } { { "sortInstruction.v" "" { Text "C:/Users/Austin/Desktop/COMPUTER_ARCHITECTURE/LAB_2/EE469_Lab/sortInstruction.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581558660955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581558660955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "registerFile.v" "" { Text "C:/Users/Austin/Desktop/COMPUTER_ARCHITECTURE/LAB_2/EE469_Lab/registerFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581558660958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581558660958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/Users/Austin/Desktop/COMPUTER_ARCHITECTURE/LAB_2/EE469_Lab/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581558660961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581558660961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "readdata.v 1 1 " "Found 1 design units, including 1 entities, in source file readdata.v" { { "Info" "ISGN_ENTITY_NAME" "1 readData " "Found entity 1: readData" {  } { { "readData.v" "" { Text "C:/Users/Austin/Desktop/COMPUTER_ARCHITECTURE/LAB_2/EE469_Lab/readData.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581558660963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581558660963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file programcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 programCounter " "Found entity 1: programCounter" {  } { { "programCounter.v" "" { Text "C:/Users/Austin/Desktop/COMPUTER_ARCHITECTURE/LAB_2/EE469_Lab/programCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581558660965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581558660965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionMemory " "Found entity 1: instructionMemory" {  } { { "instructionMemory.v" "" { Text "C:/Users/Austin/Desktop/COMPUTER_ARCHITECTURE/LAB_2/EE469_Lab/instructionMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581558660968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581558660968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file d_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Found entity 1: D_FF" {  } { { "D_FF.v" "" { Text "C:/Users/Austin/Desktop/COMPUTER_ARCHITECTURE/LAB_2/EE469_Lab/D_FF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581558660970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581558660970 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "writeBack writeback cpu.v(34) " "Verilog HDL Declaration information at cpu.v(34): object \"writeBack\" differs only in case from object \"writeback\" in the same scope" {  } { { "cpu.v" "" { Text "C:/Users/Austin/Desktop/COMPUTER_ARCHITECTURE/LAB_2/EE469_Lab/cpu.v" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1581558660972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.v" "" { Text "C:/Users/Austin/Desktop/COMPUTER_ARCHITECTURE/LAB_2/EE469_Lab/cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581558660973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581558660973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conditiontest.v 1 1 " "Found 1 design units, including 1 entities, in source file conditiontest.v" { { "Info" "ISGN_ENTITY_NAME" "1 conditionTest " "Found entity 1: conditionTest" {  } { { "conditionTest.v" "" { Text "C:/Users/Austin/Desktop/COMPUTER_ARCHITECTURE/LAB_2/EE469_Lab/conditionTest.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581558660976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581558660976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/Austin/Desktop/COMPUTER_ARCHITECTURE/LAB_2/EE469_Lab/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581558660978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581558660978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flagregister.v 1 1 " "Found 1 design units, including 1 entities, in source file flagregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 flagRegister " "Found entity 1: flagRegister" {  } { { "flagRegister.v" "" { Text "C:/Users/Austin/Desktop/COMPUTER_ARCHITECTURE/LAB_2/EE469_Lab/flagRegister.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581558660980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581558660980 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1581558661033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "programCounter programCounter:PC " "Elaborating entity \"programCounter\" for hierarchy \"programCounter:PC\"" {  } { { "cpu.v" "PC" { Text "C:/Users/Austin/Desktop/COMPUTER_ARCHITECTURE/LAB_2/EE469_Lab/cpu.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581558661168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionMemory instructionMemory:Memory " "Elaborating entity \"instructionMemory\" for hierarchy \"instructionMemory:Memory\"" {  } { { "cpu.v" "Memory" { Text "C:/Users/Austin/Desktop/COMPUTER_ARCHITECTURE/LAB_2/EE469_Lab/cpu.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581558661174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sortInstruction sortInstruction:sortInstr " "Elaborating entity \"sortInstruction\" for hierarchy \"sortInstruction:sortInstr\"" {  } { { "cpu.v" "sortInstr" { Text "C:/Users/Austin/Desktop/COMPUTER_ARCHITECTURE/LAB_2/EE469_Lab/cpu.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581558661183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile registerFile:reg_file " "Elaborating entity \"registerFile\" for hierarchy \"registerFile:reg_file\"" {  } { { "cpu.v" "reg_file" { Text "C:/Users/Austin/Desktop/COMPUTER_ARCHITECTURE/LAB_2/EE469_Lab/cpu.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581558661186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register registerFile:reg_file\|register:R15 " "Elaborating entity \"register\" for hierarchy \"registerFile:reg_file\|register:R15\"" {  } { { "registerFile.v" "R15" { Text "C:/Users/Austin/Desktop/COMPUTER_ARCHITECTURE/LAB_2/EE469_Lab/registerFile.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581558661196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF registerFile:reg_file\|register:R15\|D_FF:bit31 " "Elaborating entity \"D_FF\" for hierarchy \"registerFile:reg_file\|register:R15\|D_FF:bit31\"" {  } { { "register.v" "bit31" { Text "C:/Users/Austin/Desktop/COMPUTER_ARCHITECTURE/LAB_2/EE469_Lab/register.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581558661199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "readData registerFile:reg_file\|readData:readDataOne " "Elaborating entity \"readData\" for hierarchy \"registerFile:reg_file\|readData:readDataOne\"" {  } { { "registerFile.v" "readDataOne" { Text "C:/Users/Austin/Desktop/COMPUTER_ARCHITECTURE/LAB_2/EE469_Lab/registerFile.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581558661391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conditionTest conditionTest:condTest " "Elaborating entity \"conditionTest\" for hierarchy \"conditionTest:condTest\"" {  } { { "cpu.v" "condTest" { Text "C:/Users/Austin/Desktop/COMPUTER_ARCHITECTURE/LAB_2/EE469_Lab/cpu.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581558661395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:numberCrunch " "Elaborating entity \"ALU\" for hierarchy \"ALU:numberCrunch\"" {  } { { "cpu.v" "numberCrunch" { Text "C:/Users/Austin/Desktop/COMPUTER_ARCHITECTURE/LAB_2/EE469_Lab/cpu.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581558661540 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "C ALU.v(12) " "Verilog HDL warning at ALU.v(12): object C used but never assigned" {  } { { "ALU.v" "" { Text "C:/Users/Austin/Desktop/COMPUTER_ARCHITECTURE/LAB_2/EE469_Lab/ALU.v" 12 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1581558661544 "|cpu|ALU:numberCrunch"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "C 0 ALU.v(12) " "Net \"C\" at ALU.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "ALU.v" "" { Text "C:/Users/Austin/Desktop/COMPUTER_ARCHITECTURE/LAB_2/EE469_Lab/ALU.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1581558661544 "|cpu|ALU:numberCrunch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flagRegister flagRegister:CPSRegister " "Elaborating entity \"flagRegister\" for hierarchy \"flagRegister:CPSRegister\"" {  } { { "cpu.v" "CPSRegister" { Text "C:/Users/Austin/Desktop/COMPUTER_ARCHITECTURE/LAB_2/EE469_Lab/cpu.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581558661545 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1581558664477 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led VCC " "Pin \"led\" is stuck at VCC" {  } { { "cpu.v" "" { Text "C:/Users/Austin/Desktop/COMPUTER_ARCHITECTURE/LAB_2/EE469_Lab/cpu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581558664576 "|cpu|led"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_port1\[0\] GND " "Pin \"debug_port1\[0\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/Users/Austin/Desktop/COMPUTER_ARCHITECTURE/LAB_2/EE469_Lab/cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581558664576 "|cpu|debug_port1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_port1\[1\] GND " "Pin \"debug_port1\[1\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/Users/Austin/Desktop/COMPUTER_ARCHITECTURE/LAB_2/EE469_Lab/cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581558664576 "|cpu|debug_port1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_port7\[0\] VCC " "Pin \"debug_port7\[0\]\" is stuck at VCC" {  } { { "cpu.v" "" { Text "C:/Users/Austin/Desktop/COMPUTER_ARCHITECTURE/LAB_2/EE469_Lab/cpu.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581558664576 "|cpu|debug_port7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_port7\[1\] VCC " "Pin \"debug_port7\[1\]\" is stuck at VCC" {  } { { "cpu.v" "" { Text "C:/Users/Austin/Desktop/COMPUTER_ARCHITECTURE/LAB_2/EE469_Lab/cpu.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581558664576 "|cpu|debug_port7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_port7\[2\] VCC " "Pin \"debug_port7\[2\]\" is stuck at VCC" {  } { { "cpu.v" "" { Text "C:/Users/Austin/Desktop/COMPUTER_ARCHITECTURE/LAB_2/EE469_Lab/cpu.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581558664576 "|cpu|debug_port7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_port7\[3\] GND " "Pin \"debug_port7\[3\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/Users/Austin/Desktop/COMPUTER_ARCHITECTURE/LAB_2/EE469_Lab/cpu.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581558664576 "|cpu|debug_port7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_port7\[4\] GND " "Pin \"debug_port7\[4\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/Users/Austin/Desktop/COMPUTER_ARCHITECTURE/LAB_2/EE469_Lab/cpu.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581558664576 "|cpu|debug_port7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_port7\[5\] GND " "Pin \"debug_port7\[5\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/Users/Austin/Desktop/COMPUTER_ARCHITECTURE/LAB_2/EE469_Lab/cpu.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581558664576 "|cpu|debug_port7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_port7\[6\] GND " "Pin \"debug_port7\[6\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/Users/Austin/Desktop/COMPUTER_ARCHITECTURE/LAB_2/EE469_Lab/cpu.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581558664576 "|cpu|debug_port7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_port7\[7\] GND " "Pin \"debug_port7\[7\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/Users/Austin/Desktop/COMPUTER_ARCHITECTURE/LAB_2/EE469_Lab/cpu.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581558664576 "|cpu|debug_port7[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1581558664576 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1581558664729 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "31 " "31 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1581558665154 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Austin/Desktop/COMPUTER_ARCHITECTURE/LAB_2/EE469_Lab/output_files/cpu.map.smsg " "Generated suppressed messages file C:/Users/Austin/Desktop/COMPUTER_ARCHITECTURE/LAB_2/EE469_Lab/output_files/cpu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581558665258 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1581558665926 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581558665926 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "98 " "Implemented 98 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1581558666212 ""} { "Info" "ICUT_CUT_TM_OPINS" "57 " "Implemented 57 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1581558666212 ""} { "Info" "ICUT_CUT_TM_LCELLS" "39 " "Implemented 39 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1581558666212 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1581558666212 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "661 " "Peak virtual memory: 661 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1581558666376 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 12 17:51:06 2020 " "Processing ended: Wed Feb 12 17:51:06 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1581558666376 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1581558666376 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1581558666376 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1581558666376 ""}
