#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Nov 20 11:14:50 2023
# Process ID: 25604
# Current directory: C:/Users/lastline/Downloads/RedPitaya-FPGA
# Command line: vivado.exe -source red_pitaya_vivado_project_Z10.tcl -tclargs v0.94 
# Log file: C:/Users/lastline/Downloads/RedPitaya-FPGA/vivado.log
# Journal file: C:/Users/lastline/Downloads/RedPitaya-FPGA\vivado.jou
#-----------------------------------------------------------
start_gui
source red_pitaya_vivado_project_Z10.tcl
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_run impl_1
report_utilization -name utilization_1
close_design
open_run synth_1 -name synth_1
close_design
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/lastline/Downloads/RedPitaya-FPGA/prj/v0.94/project/redpitaya.srcs/sources_1/bd/system/system.bd]
synth_design -rtl -name rtl_1
open_bd_design {C:/Users/lastline/Downloads/RedPitaya-FPGA/prj/v0.94/project/redpitaya.srcs/sources_1/bd/system/system.bd}
