* "simulator" "PrimeSim HSPICE"
* "version" "T-2022.06-SP1 linux64"
* "format" "HSP"
* "rundate" "00:27:13 12/06/2025 "
* "netlist" "./ece_482_proj_tb2.cir "
* "runtitle" "ece 482 project testbench"
* time =    0.            
* temperature =   25.0000        
*** BEGIN: Saved Operating Point ***                     
.option 
+ gmindc=   1.0000p       
.nodeset
+ _net0 =   1.8000        
+ _net1 =  27.9350p       
+ _net10 =   1.8000        
+ _net11 =  27.9350p       
+ _net12 =   1.8000        
+ _net13 =  27.9350p       
+ _net14 =   1.8000        
+ _net15 =  27.9350p       
+ _net16 =   1.8000        
+ _net17 =  27.9350p       
+ _net18 =   1.8000        
+ _net19 =  27.9350p       
+ _net2 =   1.8000        
+ _net20 =   1.8000        
+ _net21 =  27.9350p       
+ _net22 =   1.8000        
+ _net23 =  27.9350p       
+ _net24 =   1.8000        
+ _net25 =  27.9350p       
+ _net26 =   1.8000        
+ _net27 =  27.9350p       
+ _net28 =   1.8000        
+ _net29 =  27.9350p       
+ _net3 =  27.9350p       
+ _net30 =   1.8000        
+ _net31 =  27.9350p       
+ _net32 =   1.8000        
+ _net33 =  27.9350p       
+ _net34 =   1.8000        
+ _net35 =  27.9350p       
+ _net36 =   1.8000        
+ _net37 =  27.9350p       
+ _net38 =   1.8000        
+ _net39 =  27.9350p       
+ _net4 =   1.8000        
+ _net40 =   1.8000        
+ _net41 =  27.9350p       
+ _net42 =   1.8000        
+ _net43 =  27.9350p       
+ _net44 =   1.8000        
+ _net45 =  27.9350p       
+ _net46 =   1.8000        
+ _net47 =  27.9350p       
+ _net48 =   1.8000        
+ _net49 =  27.9350p       
+ _net5 =  27.9350p       
+ _net50 =   1.8000        
+ _net51 =  27.9350p       
+ _net52 =   1.8000        
+ _net53 =  27.9350p       
+ _net54 =   1.8000        
+ _net55 =  27.9350p       
+ _net56 =   1.8000        
+ _net57 =  27.9350p       
+ _net58 =   1.8000        
+ _net59 =  27.9350p       
+ _net6 =   1.8000        
+ _net60 =   1.8000        
+ _net61 =  27.9350p       
+ _net62 =   1.8000        
+ _net63 =  27.9350p       
+ _net64 =   1.8000        
+ _net65 =  27.9350p       
+ _net66 =   1.8000        
+ _net67 =  27.9350p       
+ _net68 =   1.8000        
+ _net69 =  27.9350p       
+ _net7 =  27.9350p       
+ _net70 =   1.8000        
+ _net71 =  27.9350p       
+ _net72 =   1.8000        
+ _net73 =  27.9350p       
+ _net74 =   1.8000        
+ _net75 =  27.9350p       
+ _net76 =   1.8000        
+ _net77 =  27.9350p       
+ _net78 =   1.8000        
+ _net79 =  27.9350p       
+ _net8 =   1.8000        
+ _net9 =  27.9350p       
+ a0 =   0.            
+ a0_bar =   1.8000        
+ a0_oc =   0.            
+ a0_oc1 =   0.            
+ a1 =   0.            
+ a1_bar =   1.8000        
+ a1_oc =   0.            
+ a1_oc1 =   0.            
+ a2 =   0.            
+ a2_bar =   1.8000        
+ a2_oc =   0.            
+ a2_oc1 =   0.            
+ a3 =   0.            
+ a3_bar =   1.8000        
+ a3_oc =   0.            
+ a3_oc1 =   0.            
+ a_0 =  40.9339n       
+ a_0_bar =   1.1000        
+ a_0_reg = 623.9586m       
+ a_0_reg_reg = 653.4183m       
+ a_0_reg_reg_reg = 592.0699m       
+ a_1 =  40.9339n       
+ a_1_bar =   1.1000        
+ a_1_reg = 623.9586m       
+ a_1_reg_reg = 653.4183m       
+ a_1_reg_reg_reg = 592.0699m       
+ a_2 =  40.9339n       
+ a_2_bar =   1.1000        
+ a_2_reg = 623.9586m       
+ a_2_reg_reg = 653.4183m       
+ a_2_reg_reg_reg = 592.0699m       
+ a_3 =  40.9339n       
+ a_3_bar =   1.1000        
+ a_3_reg = 623.9586m       
+ a_3_reg_reg = 653.4183m       
+ a_3_reg_reg_reg = 592.0699m       
+ b0 =   0.            
+ b0_bar =   1.8000        
+ b0_oc =   0.            
+ b0_oc1 =   0.            
+ b1 =   0.            
+ b1_bar =   1.8000        
+ b1_oc =   0.            
+ b1_oc1 =   0.            
+ b2 =   0.            
+ b2_bar =   1.8000        
+ b2_oc =   0.            
+ b2_oc1 =   0.            
+ b3 =   0.            
+ b3_bar =   1.8000        
+ b3_oc =   0.            
+ b3_oc1 =   0.            
+ b_0 =  40.9339n       
+ b_0_bar =   1.1000        
+ b_0_reg = 573.1736m       
+ b_1 =  40.9339n       
+ b_1_bar =   1.1000        
+ b_1_reg = 573.1736m       
+ b_2 =  40.9339n       
+ b_2_bar =   1.1000        
+ b_2_reg = 763.5052m       
+ b_2_reg_reg = 567.2645m       
+ b_3 =  40.9339n       
+ b_3_bar =   1.1000        
+ b_3_reg = 763.5052m       
+ b_3_reg_reg = 763.5052m       
+ b_3_reg_reg_reg = 586.7206m       
+ c_0_0 =   1.1000        
+ c_0_1 =   1.1000        
+ c_0_2 =   1.1000        
+ c_0_3 =   1.1000        
+ c_0_3_reg = 606.9746m       
+ c_1_0 =   1.0987        
+ c_1_1 =   1.0987        
+ c_1_2 =   1.0987        
+ c_1_3 =   1.0987        
+ c_1_3_reg = 606.9503m       
+ c_2_0 =   1.0985        
+ c_2_1 =   1.0985        
+ c_2_2 =   1.0985        
+ clk =  41.3866n       
+ clk_bar =   1.1000        
+ clk_in =   0.            
+ clk_oc =  41.3866n       
+ clk_oc1 =  41.3866n       
+ n16 =   0.            
+ n18 =   0.            
+ n20 =   0.            
+ n22 =   0.            
+ n24 =   0.            
+ n26 =   0.            
+ n28 =   0.            
+ n29 =   0.            
+ n30 =   0.            
+ n31 =   0.            
+ n32 =   0.            
+ n33 =   0.            
+ n34 =   0.            
+ net1 =   1.0985        
+ net10 =   1.1000        
+ net11 =   1.0985        
+ net13 =   1.1000        
+ net16 =  35.5583m       
+ net18 =   1.1000        
+ net2 =   1.0987        
+ net22 =   1.0987        
+ net24 =  35.5583m       
+ net3 =   1.0985        
+ net30 =  35.5583m       
+ net31782 =   1.1000        
+ net35 =   1.1000        
+ net38 =  35.5583m       
+ net4 =   1.0987        
+ net41 =   1.1000        
+ net45 =   1.1000        
+ net47 =  35.5583m       
+ net5 =   1.0987        
+ net53 =  35.5583m       
+ net59 =  35.5583m       
+ net6 =   1.0985        
+ net7 =  35.5583m       
+ net8 =   1.1000        
+ p0 =   1.8000        
+ p0_1_1 = 596.7722m       
+ p0_bar =  22.4539n       
+ p0_f =   1.8000        
+ p0_oc =   1.8000        
+ p0_oc1 =   1.8000        
+ p1 =   1.8000        
+ p1_1_1 = 596.7722m       
+ p1_bar =  22.4539n       
+ p1_f =   1.8000        
+ p1_oc =   1.8000        
+ p1_oc1 =   1.8000        
+ p2 =   1.8000        
+ p2_1_1 = 596.7722m       
+ p2_bar =  22.4539n       
+ p2_f =   1.8000        
+ p2_oc =   1.8000        
+ p2_oc1 =   1.8000        
+ p3 =   1.8000        
+ p3_1_1 = 596.7722m       
+ p3_bar =  22.4539n       
+ p3_f =   1.8000        
+ p3_oc =   1.8000        
+ p3_oc1 =   1.8000        
+ p4 =   1.8000        
+ p4_1_1 = 596.7722m       
+ p4_bar =  22.4539n       
+ p4_f =   1.8000        
+ p4_oc =   1.8000        
+ p4_oc1 =   1.8000        
+ p5 =   1.8000        
+ p5_1_1 = 596.7722m       
+ p5_bar =  22.4539n       
+ p5_f =   1.8000        
+ p5_oc =   1.8000        
+ p5_oc1 =   1.8000        
+ p6 =   1.8000        
+ p6_1_1 = 596.7722m       
+ p6_bar =  22.4539n       
+ p6_f =   1.8000        
+ p6_oc =   1.8000        
+ p6_oc1 =   1.8000        
+ p7 =   1.8000        
+ p7_1_1 = 596.7722m       
+ p7_bar =  22.4539n       
+ p7_f =   1.8000        
+ p7_oc =   1.8000        
+ p7_oc1 =   1.8000        
+ p_0 =   1.1000        
+ p_0_reg = 763.5052m       
+ p_0_reg_reg = 763.5052m       
+ p_1 = 259.6253n       
+ p_1_reg = 763.5052m       
+ p_1_reg_reg = 763.5052m       
+ p_2 =  19.6492m       
+ p_2_reg = 763.5052m       
+ p_3 =  19.6484m       
+ p_4 =   1.0985        
+ p_5 =   1.0985        
+ p_6 =   1.0985        
+ p_7 =   1.0985        
+ reset =   1.8000        
+ reset_bar =   5.8401n       
+ rst =   1.1000        
+ rst_bar =  30.0256n       
+ rst_oc =   1.8000        
+ rst_oc1 =   1.8000        
+ s_0_1 =   1.1000        
+ s_0_1_reg = 606.9749m       
+ s_0_2 =   1.1000        
+ s_0_2_reg = 606.9747m       
+ s_0_3 = 259.6253n       
+ s_0_3_reg = 606.9748m       
+ s_1_1 =   1.0987        
+ s_1_1_reg = 606.9512m       
+ s_1_2 =   1.0987        
+ s_1_2_reg = 606.9497m       
+ s_1_3 =   1.0987        
+ s_1_3_reg = 606.9501m       
+ vdd =   1.1000        
+ vdd1 =   1.1000        
+ vdd2 =   1.1000        
+ vdd3 =   1.1000        
+ vddio =   1.8000        
+ vddio1 =   1.8000        
+ vddio2 =   1.8000        
+ vddio3 =   1.8000        
+ vss =   0.            
+ vss1 =   0.            
+ vss2 =   0.            
+ vss3 =   0.            
+ vss4 =   0.            
+ vssio1 =   0.            
+ vssio2 =   0.            
+ vssio3 =   0.            
+ xi29.a_xor_b_bar =   1.1000        
+ xi29.net8 =  19.0895m       
+ xi20.a_xor_b_bar =   1.1000        
+ xi20.net8 =  19.0885m       
+ xi15.a_xor_b_bar =   1.1000        
+ xi15.net8 = 104.4100n       
+ xi137.a_xor_b_bar =   1.1000        
+ xi137.net8 = 104.4100n       
+ xi32.a_xor_b =  19.6492m       
+ xi32.a_xor_b_bar =   1.1000        
+ xi32.net1 =  27.6325n       
+ xi32.net4 =  19.0902m       
+ xi31.a_xor_b =  19.6494m       
+ xi31.a_xor_b_bar =   1.1000        
+ xi31.net1 =  27.6325n       
+ xi31.net4 =  19.0904m       
+ xi30.a_xor_b =  19.6497m       
+ xi30.a_xor_b_bar =   1.1000        
+ xi30.net1 =  27.6325n       
+ xi30.net4 =  19.0907m       
+ xi28.a_xor_b =  19.6494m       
+ xi28.a_xor_b_bar =   1.1000        
+ xi28.net1 =  27.6341n       
+ xi28.net4 =  19.0887m       
+ xi22.a_xor_b =  19.6493m       
+ xi22.a_xor_b_bar =   1.1000        
+ xi22.net1 =  27.6341n       
+ xi22.net4 =  19.0886m       
+ xi21.a_xor_b =  19.6494m       
+ xi21.a_xor_b_bar =   1.1000        
+ xi21.net1 =  27.6341n       
+ xi21.net4 =  19.0887m       
+ xi14.a_xor_b = 259.4610n       
+ xi14.a_xor_b_bar =   1.1000        
+ xi14.net1 =  27.4240n       
+ xi14.net4 = 104.3554n       
+ xi13.a_xor_b = 259.4610n       
+ xi13.a_xor_b_bar =   1.1000        
+ xi13.net1 =  27.4240n       
+ xi13.net4 = 104.3554n       
+ xi44.net1 = 106.6455m       
+ xi44.net10 =  16.6222m       
+ xi45.net1 = 106.6455m       
+ xi45.net10 =  16.6222m       
+ xi42.net1 = 106.6455m       
+ xi42.net10 =  16.6222m       
+ xi43.net1 = 106.6455m       
+ xi43.net10 =  16.6222m       
+ xi49.net1 =  89.3219m       
+ xi49.net10 =  10.9328m       
+ xi52.net1 =  89.3219m       
+ xi52.net10 =  10.9328m       
+ xi51.net1 =  89.3219m       
+ xi51.net10 =  10.9328m       
+ xi50.net1 =  89.3219m       
+ xi50.net10 =  10.9328m       
+ xi53.net1 = 146.9661m       
+ xi53.net10 =  30.0480m       
+ xi54.net1 = 146.9661m       
+ xi54.net10 =  30.0480m       
+ xi55.net1 = 146.9661m       
+ xi55.net10 =  30.0480m       
+ xi56.net1 = 146.9661m       
+ xi56.net10 =  30.0480m       
+ xi48.net1 = 106.6455m       
+ xi48.net10 =  16.6222m       
+ xi46.net1 = 106.6455m       
+ xi46.net10 =  16.6222m       
+ xi47.net1 = 106.6455m       
+ xi47.net10 =  16.6222m       
+ xi135.net1 = 106.6455m       
+ xi135.net10 =  16.6222m       
+ xi109.net17 =   1.0854        
+ xi109.net21 =   7.8146n       
+ xi109.net4 =   1.1000        
+ xi109.net5 =  63.1239n       
+ xi109.net8 =  64.2612n       
+ xi109.net9 = 900.3321m       
+ xi109.x =   1.1000        
+ xi108.net17 =   1.0854        
+ xi108.net21 =   7.8146n       
+ xi108.net4 =   1.1000        
+ xi108.net5 =  63.1239n       
+ xi108.net8 =  64.2612n       
+ xi108.net9 = 900.3321m       
+ xi108.x =   1.1000        
+ xi107.net17 =   1.0854        
+ xi107.net21 =   7.8146n       
+ xi107.net4 =   1.1000        
+ xi107.net5 =  63.1239n       
+ xi107.net8 =  64.2612n       
+ xi107.net9 = 900.3321m       
+ xi107.x =   1.1000        
+ xi106.net17 =   1.0854        
+ xi106.net21 =   7.8146n       
+ xi106.net4 =   1.1000        
+ xi106.net5 =  63.1239n       
+ xi106.net8 =  64.2612n       
+ xi106.net9 = 900.3321m       
+ xi106.x =   1.1000        
+ xi105.net17 =   1.0854        
+ xi105.net21 =   7.8146n       
+ xi105.net4 =   1.1000        
+ xi105.net5 =  63.1239n       
+ xi105.net8 =  64.2690n       
+ xi105.net9 = 900.3321m       
+ xi105.x =   1.1000        
+ xi104.net17 =   1.0854        
+ xi104.net21 =   7.8146n       
+ xi104.net4 =   1.1000        
+ xi104.net5 =  63.1239n       
+ xi104.net8 =  62.1422n       
+ xi104.net9 = 900.3321m       
+ xi104.x =   1.1000        
+ xi103.net17 =   1.0854        
+ xi103.net21 =   7.8146n       
+ xi103.net4 =   1.1000        
+ xi103.net5 =  63.1239n       
+ xi103.net8 =  64.2690n       
+ xi103.net9 = 900.3321m       
+ xi103.x =   1.1000        
+ xi102.net17 =   1.0854        
+ xi102.net21 =   7.8146n       
+ xi102.net4 =   1.1000        
+ xi102.net5 =  63.1239n       
+ xi102.net8 =  64.2690n       
+ xi102.net9 = 900.3321m       
+ xi102.x =   1.1000        
+ xi101.net17 =   1.0854        
+ xi101.net21 =   7.8063n       
+ xi101.net4 =   1.1000        
+ xi101.net5 =  63.1239n       
+ xi101.net8 =  64.2603n       
+ xi101.net9 = 900.3320m       
+ xi101.x =   1.1000        
+ xi100.net17 =   1.0854        
+ xi100.net21 =   7.8063n       
+ xi100.net4 =   1.1000        
+ xi100.net5 =  63.1239n       
+ xi100.net8 =  64.2603n       
+ xi100.net9 = 900.3320m       
+ xi100.x =   1.1000        
+ xi99.net17 =   1.0854        
+ xi99.net21 =   7.8063n       
+ xi99.net4 =   1.1000        
+ xi99.net5 =  63.1239n       
+ xi99.net8 =  64.2603n       
+ xi99.net9 = 900.3320m       
+ xi99.x =   1.1000        
+ xi98.net17 =   1.0854        
+ xi98.net21 =   7.8063n       
+ xi98.net4 =   1.1000        
+ xi98.net5 =  63.1239n       
+ xi98.net8 =  64.2603n       
+ xi98.net9 = 900.3320m       
+ xi98.x =   1.1000        
+ xi97.net17 =   1.0854        
+ xi97.net21 =   7.8063n       
+ xi97.net4 =   1.1000        
+ xi97.net5 =  63.1239n       
+ xi97.net8 =  62.1434n       
+ xi97.net9 = 900.3320m       
+ xi97.x =   1.1000        
+ xi96.net17 =   1.0868        
+ xi96.net21 =   7.9310n       
+ xi96.net4 =   1.1000        
+ xi96.net5 =  63.1239n       
+ xi96.net8 =  62.1434n       
+ xi96.net9 = 900.3321m       
+ xi96.x =   1.1000        
+ xi95.net17 =   1.0854        
+ xi95.net21 =   7.8063n       
+ xi95.net4 =   1.1000        
+ xi95.net5 =  63.1239n       
+ xi95.net8 =  62.8934n       
+ xi95.net9 = 900.3320m       
+ xi95.x =   1.1000        
+ xi94.net17 =   1.0868        
+ xi94.net21 =   7.9310n       
+ xi94.net4 =   1.1000        
+ xi94.net5 =  63.1239n       
+ xi94.net8 =  62.8934n       
+ xi94.net9 = 900.3321m       
+ xi94.x =   1.1000        
+ xi93.net17 =   1.0868        
+ xi93.net21 =   7.9310n       
+ xi93.net4 =   1.1000        
+ xi93.net5 =  63.1239n       
+ xi93.net8 =  62.8934n       
+ xi93.net9 = 900.3321m       
+ xi93.x =   1.1000        
+ xi92.net17 =   1.0868        
+ xi92.net21 =   7.9310n       
+ xi92.net4 =   1.1000        
+ xi92.net5 =  63.1239n       
+ xi92.net8 =  62.1422n       
+ xi92.net9 = 900.3321m       
+ xi92.x =   1.1000        
+ xi91.net17 =   1.0868        
+ xi91.net21 =   7.9310n       
+ xi91.net4 =   1.1000        
+ xi91.net5 =  63.1239n       
+ xi91.net8 =  64.2690n       
+ xi91.net9 = 900.3321m       
+ xi91.x =   1.1000        
+ xi89.net17 =   1.0853        
+ xi89.net21 =   7.8025n       
+ xi89.net4 =   1.1000        
+ xi89.net5 =  63.1239n       
+ xi89.net8 =  62.6416n       
+ xi89.net9 = 900.3320m       
+ xi89.x =   1.1000        
+ xi88.net17 =   1.0853        
+ xi88.net21 =   7.8025n       
+ xi88.net4 =   1.1000        
+ xi88.net5 =  63.1239n       
+ xi88.net8 =  62.6416n       
+ xi88.net9 = 900.3320m       
+ xi88.x =   1.1000        
+ xi87.net17 =   1.0853        
+ xi87.net21 =   7.8025n       
+ xi87.net4 =   1.1000        
+ xi87.net5 =  63.1239n       
+ xi87.net8 =  62.6416n       
+ xi87.net9 = 900.3320m       
+ xi87.x =   1.1000        
+ xi86.net17 =   1.0853        
+ xi86.net21 =   7.8025n       
+ xi86.net4 =   1.1000        
+ xi86.net5 =  63.1239n       
+ xi86.net8 =  62.6416n       
+ xi86.net9 = 900.3320m       
+ xi86.x =   1.1000        
+ xi85.net17 =   1.0853        
+ xi85.net21 =   7.7980n       
+ xi85.net4 =   1.1000        
+ xi85.net5 =  63.1239n       
+ xi85.net8 =  62.8934n       
+ xi85.net9 = 900.3321m       
+ xi85.x =   1.1000        
+ xi66.net17 =   1.0868        
+ xi66.net21 =   7.9310n       
+ xi66.net4 =   1.1000        
+ xi66.net5 =  63.1239n       
+ xi66.net8 =  62.8934n       
+ xi66.net9 = 900.3321m       
+ xi66.x =   1.1000        
+ xi65.net17 =   1.0851        
+ xi65.net21 =   7.7817n       
+ xi65.net4 =   1.1000        
+ xi65.net5 =  63.1239n       
+ xi65.net8 =  62.8934n       
+ xi65.net9 = 900.3321m       
+ xi65.x =   1.1000        
+ xi64.net17 =   1.0858        
+ xi64.net21 =   7.8513n       
+ xi64.net4 =   1.1000        
+ xi64.net5 =  63.1239n       
+ xi64.net8 =  62.5863n       
+ xi64.net9 = 900.3321m       
+ xi64.x =   1.1000        
+ xi63.net17 =   1.0858        
+ xi63.net21 =   7.8513n       
+ xi63.net4 =   1.1000        
+ xi63.net5 =  63.1239n       
+ xi63.net8 =  62.5863n       
+ xi63.net9 = 900.3321m       
+ xi63.x =   1.1000        
+ xi60.net17 =   1.0854        
+ xi60.net21 =   7.8063n       
+ xi60.net4 =   1.1000        
+ xi60.net5 =  63.1239n       
+ xi60.net8 =  62.8934n       
+ xi60.net9 = 900.3320m       
+ xi60.x =   1.1000        
+ xi62.net17 =   1.0858        
+ xi62.net21 =   7.8513n       
+ xi62.net4 =   1.1000        
+ xi62.net5 =  63.1239n       
+ xi62.net8 =  62.5863n       
+ xi62.net9 = 900.3321m       
+ xi62.x =   1.1000        
+ xi61.net17 =   1.0858        
+ xi61.net21 =   7.8513n       
+ xi61.net4 =   1.1000        
+ xi61.net5 =  63.1239n       
+ xi61.net8 =  62.5863n       
+ xi61.net9 = 900.3321m       
+ xi61.x =   1.1000        
+ xi57.net17 =   1.0854        
+ xi57.net21 =   7.8063n       
+ xi57.net4 =   1.1000        
+ xi57.net5 =  63.1239n       
+ xi57.net8 =  62.8934n       
+ xi57.net9 = 900.3320m       
+ xi57.x =   1.1000        
+ xi7.net17 =   1.0868        
+ xi7.net21 =   7.9310n       
+ xi7.net4 =   1.1000        
+ xi7.net5 =  63.1239n       
+ xi7.net8 =  62.1422n       
+ xi7.net9 = 900.3321m       
+ xi7.x =   1.1000        
+ xi6.net17 =   1.0852        
+ xi6.net21 =   7.7867n       
+ xi6.net4 =   1.1000        
+ xi6.net5 =  63.1239n       
+ xi6.net8 =  62.1422n       
+ xi6.net9 = 900.3321m       
+ xi6.x =   1.1000        
+ xi5.net17 =   1.0852        
+ xi5.net21 =   7.7867n       
+ xi5.net4 =   1.1000        
+ xi5.net5 =  63.1239n       
+ xi5.net8 =  62.1422n       
+ xi5.net9 = 900.3321m       
+ xi5.x =   1.1000        
+ xi4.net17 =   1.0868        
+ xi4.net21 =   7.9310n       
+ xi4.net4 =   1.1000        
+ xi4.net5 =  63.1239n       
+ xi4.net8 =  62.1422n       
+ xi4.net9 = 900.3321m       
+ xi4.x =   1.1000        
+ xi3.net17 =   1.0856        
+ xi3.net21 =   7.8283n       
+ xi3.net4 =   1.1000        
+ xi3.net5 =  63.1239n       
+ xi3.net8 =  62.1422n       
+ xi3.net9 = 900.3321m       
+ xi3.x =   1.1000        
+ xi2.net17 =   1.0856        
+ xi2.net21 =   7.8283n       
+ xi2.net4 =   1.1000        
+ xi2.net5 =  63.1239n       
+ xi2.net8 =  62.1422n       
+ xi2.net9 = 900.3321m       
+ xi2.x =   1.1000        
+ xi1.net17 =   1.0856        
+ xi1.net21 =   7.8283n       
+ xi1.net4 =   1.1000        
+ xi1.net5 =  63.1239n       
+ xi1.net8 =  62.1422n       
+ xi1.net9 = 900.3321m       
+ xi1.x =   1.1000        
+ xi0.net17 =   1.0856        
+ xi0.net21 =   7.8283n       
+ xi0.net4 =   1.1000        
+ xi0.net5 =  63.1239n       
+ xi0.net8 =  62.1422n       
+ xi0.net9 = 900.3321m       
+ xi0.x =   1.1000        
+ xi160.n1000__net1 =  12.8988n       
+ xi160.n1000__sbuf_out =   1.8000        
+ xi160.n1001__net1 =  12.8905n       
+ xi160.n1001__sbuf_out =   1.8000        
+ xi160.n1002__net1 =  12.8909n       
+ xi160.n1002__sbuf_out =   1.8000        
+ xi160.n1003__net1 =  12.8918n       
+ xi160.n1003__sbuf_out =   1.8000        
+ xi160.n1004__net1 =  12.8909n       
+ xi160.n1004__sbuf_out =   1.8000        
+ xi160.n1005__net1 =  12.8811n       
+ xi160.n1005__sbuf_out =   1.8000        
+ xi160.n1006__net1 =  12.8816n       
+ xi160.n1006__sbuf_out =   1.8000        
+ xi160.n1007__net1 =  12.8816n       
+ xi160.n1007__sbuf_out =   1.8000        
+ xi160.n1008__net1 =  12.8825n       
+ xi160.n1008__sbuf_out =   1.8000        
+ xi160.n1009__net1 =  12.8737n       
+ xi160.n1009__sbuf_out =   1.8000        
+ xi160.n100__net1 =  12.9348n       
+ xi160.n100__net17 =   1.8000        
+ xi160.n100__net7 =   7.3359n       
+ xi160.n100__sbuf_out =   1.8000        
+ xi160.n100__vddio1 =   1.8000        
+ xi160.n100__vss1 =   7.2826n       
+ xi160.n1010__net1 =  12.8742n       
+ xi160.n1010__sbuf_out =   1.8000        
+ xi160.n1011__net1 =  12.8751n       
+ xi160.n1011__sbuf_out =   1.8000        
+ xi160.n1012__net1 =  12.8742n       
+ xi160.n1012__sbuf_out =   1.8000        
+ xi160.n1013__net1 =  13.0530n       
+ xi160.n1013__sbuf_out =   1.8000        
+ xi160.n1014__net1 =  13.0535n       
+ xi160.n1014__sbuf_out =   1.8000        
+ xi160.n1015__net1 =  13.0543n       
+ xi160.n1015__sbuf_out =   1.8000        
+ xi160.n1016__net1 =  13.0535n       
+ xi160.n1016__sbuf_out =   1.8000        
+ xi160.n1017__net1 =  13.0527n       
+ xi160.n1017__sbuf_out =   1.8000        
+ xi160.n1018__net1 =  13.0532n       
+ xi160.n1018__sbuf_out =   1.8000        
+ xi160.n1019__net1 =  13.0532n       
+ xi160.n1019__sbuf_out =   1.8000        
+ xi160.n101__net1 =  12.9272n       
+ xi160.n101__net17 =   1.8000        
+ xi160.n101__net7 =   7.3304n       
+ xi160.n101__sbuf_out =   1.8000        
+ xi160.n101__vddio1 =   1.8000        
+ xi160.n101__vss1 =   7.3341n       
+ xi160.n1020__net1 =  13.0541n       
+ xi160.n1020__sbuf_out =   1.8000        
+ xi160.n1021__net1 =  13.0522n       
+ xi160.n1021__sbuf_out =   1.8000        
+ xi160.n1022__net1 =  13.0527n       
+ xi160.n1022__sbuf_out =   1.8000        
+ xi160.n1023__net1 =  13.0536n       
+ xi160.n1023__sbuf_out =   1.8000        
+ xi160.n1024__net1 =  13.0527n       
+ xi160.n1024__sbuf_out =   1.8000        
+ xi160.n1025__net1 =  13.0513n       
+ xi160.n1025__sbuf_out =   1.8000        
+ xi160.n1026__net1 =  13.0518n       
+ xi160.n1026__sbuf_out =   1.8000        
+ xi160.n1027__net1 =  13.0518n       
+ xi160.n1027__sbuf_out =   1.8000        
+ xi160.n1028__net1 =  13.0527n       
+ xi160.n1028__sbuf_out =   1.8000        
+ xi160.n1029__net1 =  13.0504n       
+ xi160.n1029__sbuf_out =   1.8000        
+ xi160.n102__net1 =  12.9273n       
+ xi160.n102__net17 =   1.8000        
+ xi160.n102__net7 =   7.3295n       
+ xi160.n102__sbuf_out =   1.8000        
+ xi160.n102__vddio1 =   1.8000        
+ xi160.n102__vss1 =   7.0787n       
+ xi160.n1030__net1 =  13.0509n       
+ xi160.n1030__sbuf_out =   1.8000        
+ xi160.n1031__net1 =  13.0518n       
+ xi160.n1031__sbuf_out =   1.8000        
+ xi160.n1032__net1 =  13.0509n       
+ xi160.n1032__sbuf_out =   1.8000        
+ xi160.n1033__net1 =  13.0489n       
+ xi160.n1033__sbuf_out =   1.8000        
+ xi160.n1034__net1 =  13.0494n       
+ xi160.n1034__sbuf_out =   1.8000        
+ xi160.n1035__net1 =  13.0494n       
+ xi160.n1035__sbuf_out =   1.8000        
+ xi160.n1036__net1 =  13.0503n       
+ xi160.n1036__sbuf_out =   1.8000        
+ xi160.n1037__net1 =  13.0475n       
+ xi160.n1037__sbuf_out =   1.8000        
+ xi160.n1038__net1 =  13.0480n       
+ xi160.n1038__sbuf_out =   1.8000        
+ xi160.n1039__net1 =  13.0489n       
+ xi160.n1039__sbuf_out =   1.8000        
+ xi160.n103__net1 =  12.9273n       
+ xi160.n103__net17 =   1.8000        
+ xi160.n103__net7 =   7.3654n       
+ xi160.n103__sbuf_out =   1.8000        
+ xi160.n103__vddio1 =   1.8000        
+ xi160.n103__vss1 =   7.0551n       
+ xi160.n1040__net1 =  13.0480n       
+ xi160.n1040__sbuf_out =   1.8000        
+ xi160.n1041__net1 =  13.0454n       
+ xi160.n1041__sbuf_out =   1.8000        
+ xi160.n1042__net1 =  13.0459n       
+ xi160.n1042__sbuf_out =   1.8000        
+ xi160.n1043__net1 =  13.0459n       
+ xi160.n1043__sbuf_out =   1.8000        
+ xi160.n1044__net1 =  13.0468n       
+ xi160.n1044__sbuf_out =   1.8000        
+ xi160.n1045__net1 =  13.0436n       
+ xi160.n1045__sbuf_out =   1.8000        
+ xi160.n1046__net1 =  13.0440n       
+ xi160.n1046__sbuf_out =   1.8000        
+ xi160.n1047__net1 =  13.0449n       
+ xi160.n1047__sbuf_out =   1.8000        
+ xi160.n1048__net1 =  13.0440n       
+ xi160.n1048__sbuf_out =   1.8000        
+ xi160.n1049__net1 =  13.0409n       
+ xi160.n1049__sbuf_out =   1.8000        
+ xi160.n104__net1 =  12.9282n       
+ xi160.n104__net17 =   1.8000        
+ xi160.n104__net7 =   7.3645n       
+ xi160.n104__sbuf_out =   1.8000        
+ xi160.n104__vddio1 =   1.8000        
+ xi160.n104__vss1 =   7.2240n       
+ xi160.n1050__net1 =  13.0413n       
+ xi160.n1050__sbuf_out =   1.8000        
+ xi160.n1051__net1 =  13.0413n       
+ xi160.n1051__sbuf_out =   1.8000        
+ xi160.n1052__net1 =  13.0422n       
+ xi160.n1052__sbuf_out =   1.8000        
+ xi160.n1053__net1 =  13.0385n       
+ xi160.n1053__sbuf_out =   1.8000        
+ xi160.n1054__net1 =  13.0390n       
+ xi160.n1054__sbuf_out =   1.8000        
+ xi160.n1055__net1 =  13.0399n       
+ xi160.n1055__sbuf_out =   1.8000        
+ xi160.n1056__net1 =  13.0390n       
+ xi160.n1056__sbuf_out =   1.8000        
+ xi160.n1057__net1 =  12.8284n       
+ xi160.n1057__sbuf_out =   1.8000        
+ xi160.n1058__net1 =  12.8276n       
+ xi160.n1058__sbuf_out =   1.8000        
+ xi160.n1059__net1 =  12.8271n       
+ xi160.n1059__sbuf_out =   1.8000        
+ xi160.n105__net1 =  12.9212n       
+ xi160.n105__net17 =   1.8000        
+ xi160.n105__net7 =   7.3640n       
+ xi160.n105__sbuf_out =   1.8000        
+ xi160.n105__vddio1 =   1.8000        
+ xi160.n105__vss1 =   7.2826n       
+ xi160.n1060__net1 =  12.8276n       
+ xi160.n1060__sbuf_out =   1.8000        
+ xi160.n1061__net1 =  12.8197n       
+ xi160.n1061__sbuf_out =   1.8000        
+ xi160.n1062__net1 =  12.8197n       
+ xi160.n1062__sbuf_out =   1.8000        
+ xi160.n1063__net1 =  12.8192n       
+ xi160.n1063__sbuf_out =   1.8000        
+ xi160.n1064__net1 =  12.8206n       
+ xi160.n1064__sbuf_out =   1.8000        
+ xi160.n1065__net1 =  12.8100n       
+ xi160.n1065__sbuf_out =   1.8000        
+ xi160.n1066__net1 =  12.8091n       
+ xi160.n1066__sbuf_out =   1.8000        
+ xi160.n1067__net1 =  12.8087n       
+ xi160.n1067__sbuf_out =   1.8000        
+ xi160.n1068__net1 =  12.8091n       
+ xi160.n1068__sbuf_out =   1.8000        
+ xi160.n1069__net1 =  12.8008n       
+ xi160.n1069__sbuf_out =   1.8000        
+ xi160.n106__net1 =  12.9212n       
+ xi160.n106__net17 =   1.8000        
+ xi160.n106__net7 =   7.3627n       
+ xi160.n106__sbuf_out =   1.8000        
+ xi160.n106__vddio1 =   1.8000        
+ xi160.n106__vss1 =   6.9844n       
+ xi160.n1070__net1 =  12.8008n       
+ xi160.n1070__sbuf_out =   1.8000        
+ xi160.n1071__net1 =  12.8003n       
+ xi160.n1071__sbuf_out =   1.8000        
+ xi160.n1072__net1 =  12.8017n       
+ xi160.n1072__sbuf_out =   1.8000        
+ xi160.n1073__net1 =  12.7906n       
+ xi160.n1073__sbuf_out =   1.8000        
+ xi160.n1074__net1 =  12.7897n       
+ xi160.n1074__sbuf_out =   1.8000        
+ xi160.n1075__net1 =  12.7892n       
+ xi160.n1075__sbuf_out =   1.8000        
+ xi160.n1076__net1 =  12.7897n       
+ xi160.n1076__sbuf_out =   1.8000        
+ xi160.n1077__net1 =  12.7809n       
+ xi160.n1077__sbuf_out =   1.8000        
+ xi160.n1078__net1 =  12.7809n       
+ xi160.n1078__sbuf_out =   1.8000        
+ xi160.n1079__net1 =  12.7804n       
+ xi160.n1079__sbuf_out =   1.8000        
+ xi160.n107__net1 =  12.9221n       
+ xi160.n107__net17 =   1.8000        
+ xi160.n107__net7 =   7.3608n       
+ xi160.n107__sbuf_out =   1.8000        
+ xi160.n107__vddio1 =   1.8000        
+ xi160.n107__vss1 =   7.0712n       
+ xi160.n1080__net1 =  12.7818n       
+ xi160.n1080__sbuf_out =   1.8000        
+ xi160.n1081__net1 =  12.7701n       
+ xi160.n1081__sbuf_out =   1.8000        
+ xi160.n1082__net1 =  12.7692n       
+ xi160.n1082__sbuf_out =   1.8000        
+ xi160.n1083__net1 =  12.7687n       
+ xi160.n1083__sbuf_out =   1.8000        
+ xi160.n1084__net1 =  12.7692n       
+ xi160.n1084__sbuf_out =   1.8000        
+ xi160.n1085__net1 =  12.7701n       
+ xi160.n1085__sbuf_out =   1.8000        
+ xi160.n1086__net1 =  12.7701n       
+ xi160.n1086__sbuf_out =   1.8000        
+ xi160.n1087__net1 =  12.7697n       
+ xi160.n1087__sbuf_out =   1.8000        
+ xi160.n1088__net1 =  12.7710n       
+ xi160.n1088__sbuf_out =   1.8000        
+ xi160.n1089__net1 =  12.7719n       
+ xi160.n1089__sbuf_out =   1.8000        
+ xi160.n108__net1 =  12.9212n       
+ xi160.n108__net17 =   1.8000        
+ xi160.n108__net7 =   7.3583n       
+ xi160.n108__sbuf_out =   1.8000        
+ xi160.n108__vddio1 =   1.8000        
+ xi160.n108__vss1 =   7.2241n       
+ xi160.n1090__net1 =  12.7710n       
+ xi160.n1090__sbuf_out =   1.8000        
+ xi160.n1091__net1 =  12.7706n       
+ xi160.n1091__sbuf_out =   1.8000        
+ xi160.n1092__net1 =  12.7710n       
+ xi160.n1092__sbuf_out =   1.8000        
+ xi160.n1093__net1 =  12.7715n       
+ xi160.n1093__sbuf_out =   1.8000        
+ xi160.n1094__net1 =  12.7715n       
+ xi160.n1094__sbuf_out =   1.8000        
+ xi160.n1095__net1 =  12.7710n       
+ xi160.n1095__sbuf_out =   1.8000        
+ xi160.n1096__net1 =  12.7724n       
+ xi160.n1096__sbuf_out =   1.8000        
+ xi160.n1097__net1 =  12.7727n       
+ xi160.n1097__sbuf_out =   1.8000        
+ xi160.n1098__net1 =  12.7718n       
+ xi160.n1098__sbuf_out =   1.8000        
+ xi160.n1099__net1 =  12.7713n       
+ xi160.n1099__sbuf_out =   1.8000        
+ xi160.n109__net1 =  12.9131n       
+ xi160.n109__net17 =   1.8000        
+ xi160.n109__net7 =   7.3551n       
+ xi160.n109__sbuf_out =   1.8000        
+ xi160.n109__vss1 =   6.9637n       
+ xi160.n10__net1 =  12.8090n       
+ xi160.n10__net17 =   1.8000        
+ xi160.n10__net3 =   1.8000        
+ xi160.n10__net7 =   7.3415n       
+ xi160.n10__sbuf_in =  22.4565n       
+ xi160.n10__sbuf_out =   1.8000        
+ xi160.n10__vddio1 =   1.8000        
+ xi160.n10__vss1 = 594.1147p       
+ xi160.n1100__net1 =  12.7718n       
+ xi160.n1100__sbuf_out =   1.8000        
+ xi160.n1101__net1 =  13.0240n       
+ xi160.n1101__sbuf_out =   1.8000        
+ xi160.n1102__net1 =  13.0231n       
+ xi160.n1102__sbuf_out =   1.8000        
+ xi160.n1103__net1 =  13.0226n       
+ xi160.n1103__sbuf_out =   1.8000        
+ xi160.n1104__net1 =  13.0231n       
+ xi160.n1104__sbuf_out =   1.8000        
+ xi160.n1105__net1 =  13.0203n       
+ xi160.n1105__sbuf_out =   1.8000        
+ xi160.n1106__net1 =  13.0203n       
+ xi160.n1106__sbuf_out =   1.8000        
+ xi160.n1107__net1 =  13.0199n       
+ xi160.n1107__sbuf_out =   1.8000        
+ xi160.n1108__net1 =  13.0212n       
+ xi160.n1108__sbuf_out =   1.8000        
+ xi160.n1109__net1 =  13.0173n       
+ xi160.n1109__sbuf_out =   1.8000        
+ xi160.n110__net1 =  12.9131n       
+ xi160.n110__net17 =   1.8000        
+ xi160.n110__net7 =   7.3513n       
+ xi160.n110__sbuf_out =   1.8000        
+ xi160.n110__vddio1 =   1.8000        
+ xi160.n110__vss1 =   7.0713n       
+ xi160.n1110__net1 =  13.0164n       
+ xi160.n1110__sbuf_out =   1.8000        
+ xi160.n1111__net1 =  13.0160n       
+ xi160.n1111__sbuf_out =   1.8000        
+ xi160.n1112__net1 =  13.0164n       
+ xi160.n1112__sbuf_out =   1.8000        
+ xi160.n1113__net1 =  13.0132n       
+ xi160.n1113__sbuf_out =   1.8000        
+ xi160.n1114__net1 =  13.0132n       
+ xi160.n1114__sbuf_out =   1.8000        
+ xi160.n1115__net1 =  13.0127n       
+ xi160.n1115__sbuf_out =   1.8000        
+ xi160.n1116__net1 =  13.0141n       
+ xi160.n1116__sbuf_out =   1.8000        
+ xi160.n1117__net1 =  13.0096n       
+ xi160.n1117__sbuf_out =   1.8000        
+ xi160.n1118__net1 =  13.0087n       
+ xi160.n1118__sbuf_out =   1.8000        
+ xi160.n1119__net1 =  13.0082n       
+ xi160.n1119__sbuf_out =   1.8000        
+ xi160.n111__net1 =  12.9131n       
+ xi160.n111__net17 =   1.8000        
+ xi160.n111__net7 =   7.3469n       
+ xi160.n111__sbuf_out =   1.8000        
+ xi160.n111__vddio1 =   1.8000        
+ xi160.n111__vss1 =   6.3816n       
+ xi160.n1120__net1 =  13.0087n       
+ xi160.n1120__sbuf_out =   1.8000        
+ xi160.n1121__net1 =  13.0050n       
+ xi160.n1121__sbuf_out =   1.8000        
+ xi160.n1122__net1 =  13.0050n       
+ xi160.n1122__sbuf_out =   1.8000        
+ xi160.n1123__net1 =  13.0045n       
+ xi160.n1123__sbuf_out =   1.8000        
+ xi160.n1124__net1 =  13.0059n       
+ xi160.n1124__sbuf_out =   1.8000        
+ xi160.n1125__net1 =  13.0008n       
+ xi160.n1125__sbuf_out =   1.8000        
+ xi160.n1126__net1 =  12.9999n       
+ xi160.n1126__sbuf_out =   1.8000        
+ xi160.n1127__net1 =  12.9994n       
+ xi160.n1127__sbuf_out =   1.8000        
+ xi160.n1128__net1 =  12.9999n       
+ xi160.n1128__sbuf_out =   1.8000        
+ xi160.n1129__net1 =  12.9957n       
+ xi160.n1129__sbuf_out =   1.8000        
+ xi160.n112__net1 =  12.9140n       
+ xi160.n112__net17 =   1.8000        
+ xi160.n112__net7 =   7.3418n       
+ xi160.n112__sbuf_out =   1.8000        
+ xi160.n112__vddio1 =   1.8000        
+ xi160.n112__vss1 =   6.4067n       
+ xi160.n1130__net1 =  12.9957n       
+ xi160.n1130__sbuf_out =   1.8000        
+ xi160.n1131__net1 =  12.9953n       
+ xi160.n1131__sbuf_out =   1.8000        
+ xi160.n1132__net1 =  12.9967n       
+ xi160.n1132__sbuf_out =   1.8000        
+ xi160.n1133__net1 =  12.9909n       
+ xi160.n1133__sbuf_out =   1.8000        
+ xi160.n1134__net1 =  12.9900n       
+ xi160.n1134__sbuf_out =   1.8000        
+ xi160.n1135__net1 =  12.9896n       
+ xi160.n1135__sbuf_out =   1.8000        
+ xi160.n1136__net1 =  12.9900n       
+ xi160.n1136__sbuf_out =   1.8000        
+ xi160.n1137__net1 =  12.9854n       
+ xi160.n1137__sbuf_out =   1.8000        
+ xi160.n1138__net1 =  12.9854n       
+ xi160.n1138__sbuf_out =   1.8000        
+ xi160.n1139__net1 =  12.9849n       
+ xi160.n1139__sbuf_out =   1.8000        
+ xi160.n113__net1 =  12.9066n       
+ xi160.n113__net17 =   1.8000        
+ xi160.n113__net7 =   7.3362n       
+ xi160.n113__sbuf_out =   1.8000        
+ xi160.n113__vddio1 =   1.8000        
+ xi160.n113__vss1 =   6.4045n       
+ xi160.n1140__net1 =  12.9863n       
+ xi160.n1140__sbuf_out =   1.8000        
+ xi160.n1141__net1 =  12.9800n       
+ xi160.n1141__sbuf_out =   1.8000        
+ xi160.n1142__net1 =  12.9791n       
+ xi160.n1142__sbuf_out =   1.8000        
+ xi160.n1143__net1 =  12.9786n       
+ xi160.n1143__sbuf_out =   1.8000        
+ xi160.n1144__net1 =  12.9791n       
+ xi160.n1144__sbuf_out =   1.8000        
+ xi160.n1145__net1 =  12.9467n       
+ xi160.n1145__sbuf_out =   1.8000        
+ xi160.n1146__net1 =  12.9472n       
+ xi160.n1146__sbuf_out =   1.8000        
+ xi160.n1147__net1 =  12.9481n       
+ xi160.n1147__sbuf_out =   1.8000        
+ xi160.n1148__net1 =  12.9472n       
+ xi160.n1148__sbuf_out =   1.8000        
+ xi160.n1149__net1 =  12.9398n       
+ xi160.n1149__sbuf_out =   1.8000        
+ xi160.n114__net1 =  12.9066n       
+ xi160.n114__net17 =   1.8000        
+ xi160.n114__net7 =   7.3298n       
+ xi160.n114__sbuf_out =   1.8000        
+ xi160.n114__vddio1 =   1.8000        
+ xi160.n114__vss1 =   6.3989n       
+ xi160.n1150__net1 =  12.9403n       
+ xi160.n1150__sbuf_out =   1.8000        
+ xi160.n1151__net1 =  12.9403n       
+ xi160.n1151__sbuf_out =   1.8000        
+ xi160.n1152__net1 =  12.9412n       
+ xi160.n1152__sbuf_out =   1.8000        
+ xi160.n1153__net1 =  12.9342n       
+ xi160.n1153__sbuf_out =   1.8000        
+ xi160.n1154__net1 =  12.9347n       
+ xi160.n1154__sbuf_out =   1.8000        
+ xi160.n1155__net1 =  12.9356n       
+ xi160.n1155__sbuf_out =   1.8000        
+ xi160.n1156__net1 =  12.9347n       
+ xi160.n1156__sbuf_out =   1.8000        
+ xi160.n1157__net1 =  12.9267n       
+ xi160.n1157__sbuf_out =   1.8000        
+ xi160.n1158__net1 =  12.9272n       
+ xi160.n1158__sbuf_out =   1.8000        
+ xi160.n1159__net1 =  12.9272n       
+ xi160.n1159__sbuf_out =   1.8000        
+ xi160.n115__net1 =  12.9075n       
+ xi160.n115__net17 =   1.8000        
+ xi160.n115__net7 =   7.3284n       
+ xi160.n115__sbuf_out =   1.8000        
+ xi160.n115__vddio1 =   1.8000        
+ xi160.n115__vss1 =   6.3970n       
+ xi160.n1160__net1 =  12.9281n       
+ xi160.n1160__sbuf_out =   1.8000        
+ xi160.n1161__net1 =  12.9207n       
+ xi160.n1161__sbuf_out =   1.8000        
+ xi160.n1162__net1 =  12.9212n       
+ xi160.n1162__sbuf_out =   1.8000        
+ xi160.n1163__net1 =  12.9221n       
+ xi160.n1163__sbuf_out =   1.8000        
+ xi160.n1164__net1 =  12.9212n       
+ xi160.n1164__sbuf_out =   1.8000        
+ xi160.n1165__net1 =  12.9126n       
+ xi160.n1165__sbuf_out =   1.8000        
+ xi160.n1166__net1 =  12.9131n       
+ xi160.n1166__sbuf_out =   1.8000        
+ xi160.n1167__net1 =  12.9131n       
+ xi160.n1167__sbuf_out =   1.8000        
+ xi160.n1168__net1 =  12.9140n       
+ xi160.n1168__sbuf_out =   1.8000        
+ xi160.n1169__net1 =  12.9061n       
+ xi160.n1169__sbuf_out =   1.8000        
+ xi160.n116__net1 =  12.9066n       
+ xi160.n116__net17 =   1.8000        
+ xi160.n116__net7 =   7.3645n       
+ xi160.n116__sbuf_out =   1.8000        
+ xi160.n116__vddio1 =   1.8000        
+ xi160.n116__vss1 =   6.3914n       
+ xi160.n1170__net1 =  12.9066n       
+ xi160.n1170__sbuf_out =   1.8000        
+ xi160.n1171__net1 =  12.9075n       
+ xi160.n1171__sbuf_out =   1.8000        
+ xi160.n1172__net1 =  12.9066n       
+ xi160.n1172__sbuf_out =   1.8000        
+ xi160.n1173__net1 =  12.8974n       
+ xi160.n1173__sbuf_out =   1.8000        
+ xi160.n1174__net1 =  12.8979n       
+ xi160.n1174__sbuf_out =   1.8000        
+ xi160.n1175__net1 =  12.8979n       
+ xi160.n1175__sbuf_out =   1.8000        
+ xi160.n1176__net1 =  12.8988n       
+ xi160.n1176__sbuf_out =   1.8000        
+ xi160.n1177__net1 =  12.8904n       
+ xi160.n1177__sbuf_out =   1.8000        
+ xi160.n1178__net1 =  12.8909n       
+ xi160.n1178__sbuf_out =   1.8000        
+ xi160.n1179__net1 =  12.8918n       
+ xi160.n1179__sbuf_out =   1.8000        
+ xi160.n117__net1 =  12.8979n       
+ xi160.n117__net17 =   1.8000        
+ xi160.n117__net7 =   7.3640n       
+ xi160.n117__sbuf_out =   1.8000        
+ xi160.n117__vddio1 =   1.8000        
+ xi160.n117__vss1 =   6.3810n       
+ xi160.n1180__net1 =  12.8909n       
+ xi160.n1180__sbuf_out =   1.8000        
+ xi160.n1181__net1 =  12.8811n       
+ xi160.n1181__sbuf_out =   1.8000        
+ xi160.n1182__net1 =  12.8816n       
+ xi160.n1182__sbuf_out =   1.8000        
+ xi160.n1183__net1 =  12.8816n       
+ xi160.n1183__sbuf_out =   1.8000        
+ xi160.n1184__net1 =  12.8825n       
+ xi160.n1184__sbuf_out =   1.8000        
+ xi160.n1185__net1 =  12.8737n       
+ xi160.n1185__sbuf_out =   1.8000        
+ xi160.n1186__net1 =  12.8742n       
+ xi160.n1186__sbuf_out =   1.8000        
+ xi160.n1187__net1 =  12.8751n       
+ xi160.n1187__sbuf_out =   1.8000        
+ xi160.n1188__net1 =  12.8742n       
+ xi160.n1188__sbuf_out =   1.8000        
+ xi160.n1189__net1 =  13.0530n       
+ xi160.n1189__sbuf_out =   1.8000        
+ xi160.n118__net1 =  12.8979n       
+ xi160.n118__net17 =   1.8000        
+ xi160.n118__net7 =   7.3648n       
+ xi160.n118__sbuf_out =   1.8000        
+ xi160.n118__vddio1 =   1.8000        
+ xi160.n118__vss1 =   6.3674n       
+ xi160.n1190__net1 =  13.0534n       
+ xi160.n1190__sbuf_out =   1.8000        
+ xi160.n1191__net1 =  13.0543n       
+ xi160.n1191__sbuf_out =   1.8000        
+ xi160.n1192__net1 =  13.0534n       
+ xi160.n1192__sbuf_out =   1.8000        
+ xi160.n1193__net1 =  13.0527n       
+ xi160.n1193__sbuf_out =   1.8000        
+ xi160.n1194__net1 =  13.0531n       
+ xi160.n1194__sbuf_out =   1.8000        
+ xi160.n1195__net1 =  13.0531n       
+ xi160.n1195__sbuf_out =   1.8000        
+ xi160.n1196__net1 =  13.0540n       
+ xi160.n1196__sbuf_out =   1.8000        
+ xi160.n1197__net1 =  13.0522n       
+ xi160.n1197__sbuf_out =   1.8000        
+ xi160.n1198__net1 =  13.0527n       
+ xi160.n1198__sbuf_out =   1.8000        
+ xi160.n1199__net1 =  13.0536n       
+ xi160.n1199__sbuf_out =   1.8000        
+ xi160.n119__net1 =  12.8979n       
+ xi160.n119__net17 =   1.8000        
+ xi160.n119__net7 =   7.3627n       
+ xi160.n119__sbuf_out =   1.8000        
+ xi160.n119__vddio1 =   1.8000        
+ xi160.n119__vss1 =   6.3562n       
+ xi160.n11__net1 =  12.8085n       
+ xi160.n11__net17 =   1.8000        
+ xi160.n11__net3 =   1.8000        
+ xi160.n11__net7 =   7.3358n       
+ xi160.n11__sbuf_out =   1.8000        
+ xi160.n11__vddio1 =   1.8000        
+ xi160.n11__vss1 = 400.8865p       
+ xi160.n1200__net1 =  13.0527n       
+ xi160.n1200__sbuf_out =   1.8000        
+ xi160.n1201__net1 =  13.0513n       
+ xi160.n1201__sbuf_out =   1.8000        
+ xi160.n1202__net1 =  13.0518n       
+ xi160.n1202__sbuf_out =   1.8000        
+ xi160.n1203__net1 =  13.0518n       
+ xi160.n1203__sbuf_out =   1.8000        
+ xi160.n1204__net1 =  13.0527n       
+ xi160.n1204__sbuf_out =   1.8000        
+ xi160.n1205__net1 =  13.0504n       
+ xi160.n1205__sbuf_out =   1.8000        
+ xi160.n1206__net1 =  13.0509n       
+ xi160.n1206__sbuf_out =   1.8000        
+ xi160.n1207__net1 =  13.0517n       
+ xi160.n1207__sbuf_out =   1.8000        
+ xi160.n1208__net1 =  13.0509n       
+ xi160.n1208__sbuf_out =   1.8000        
+ xi160.n1209__net1 =  13.0489n       
+ xi160.n1209__sbuf_out =   1.8000        
+ xi160.n120__net1 =  12.8988n       
+ xi160.n120__net17 =   1.8000        
+ xi160.n120__net7 =   7.3636n       
+ xi160.n120__sbuf_out =   1.8000        
+ xi160.n120__vddio1 =   1.8000        
+ xi160.n120__vss1 =   6.3495n       
+ xi160.n1210__net1 =  13.0494n       
+ xi160.n1210__sbuf_out =   1.8000        
+ xi160.n1211__net1 =  13.0494n       
+ xi160.n1211__sbuf_out =   1.8000        
+ xi160.n1212__net1 =  13.0503n       
+ xi160.n1212__sbuf_out =   1.8000        
+ xi160.n1213__net1 =  13.0475n       
+ xi160.n1213__sbuf_out =   1.8000        
+ xi160.n1214__net1 =  13.0480n       
+ xi160.n1214__sbuf_out =   1.8000        
+ xi160.n1215__net1 =  13.0489n       
+ xi160.n1215__sbuf_out =   1.8000        
+ xi160.n1216__net1 =  13.0480n       
+ xi160.n1216__sbuf_out =   1.8000        
+ xi160.n1217__net1 =  13.0454n       
+ xi160.n1217__sbuf_out =   1.8000        
+ xi160.n1218__net1 =  13.0459n       
+ xi160.n1218__sbuf_out =   1.8000        
+ xi160.n1219__net1 =  13.0459n       
+ xi160.n1219__sbuf_out =   1.8000        
+ xi160.n121__net1 =  12.8909n       
+ xi160.n121__net17 =   1.8000        
+ xi160.n121__net7 =   7.3608n       
+ xi160.n121__sbuf_out =   1.8000        
+ xi160.n121__vddio1 =   1.8000        
+ xi160.n121__vss1 =   6.3269n       
+ xi160.n1220__net1 =  13.0468n       
+ xi160.n1220__sbuf_out =   1.8000        
+ xi160.n1221__net1 =  13.0436n       
+ xi160.n1221__sbuf_out =   1.8000        
+ xi160.n1222__net1 =  13.0440n       
+ xi160.n1222__sbuf_out =   1.8000        
+ xi160.n1223__net1 =  13.0449n       
+ xi160.n1223__sbuf_out =   1.8000        
+ xi160.n1224__net1 =  13.0440n       
+ xi160.n1224__sbuf_out =   1.8000        
+ xi160.n1225__net1 =  13.0408n       
+ xi160.n1225__sbuf_out =   1.8000        
+ xi160.n1226__net1 =  13.0413n       
+ xi160.n1226__sbuf_out =   1.8000        
+ xi160.n1227__net1 =  13.0413n       
+ xi160.n1227__sbuf_out =   1.8000        
+ xi160.n1228__net1 =  13.0422n       
+ xi160.n1228__sbuf_out =   1.8000        
+ xi160.n1229__net1 =  13.0385n       
+ xi160.n1229__sbuf_out =   1.8000        
+ xi160.n122__net1 =  12.8910n       
+ xi160.n122__net17 =   1.8000        
+ xi160.n122__net7 =   7.3617n       
+ xi160.n122__sbuf_out =   1.8000        
+ xi160.n122__vddio1 =   1.8000        
+ xi160.n122__vss1 =   6.2826n       
+ xi160.n1230__net1 =  13.0390n       
+ xi160.n1230__sbuf_out =   1.8000        
+ xi160.n1231__net1 =  13.0399n       
+ xi160.n1231__sbuf_out =   1.8000        
+ xi160.n1232__net1 =  13.0390n       
+ xi160.n1232__sbuf_out =   1.8000        
+ xi160.n1233__net1 =  12.8285n       
+ xi160.n1233__sbuf_out =   1.8000        
+ xi160.n1234__net1 =  12.8276n       
+ xi160.n1234__sbuf_out =   1.8000        
+ xi160.n1235__net1 =  12.8271n       
+ xi160.n1235__sbuf_out =   1.8000        
+ xi160.n1236__net1 =  12.8276n       
+ xi160.n1236__sbuf_out =   1.8000        
+ xi160.n1237__net1 =  12.8197n       
+ xi160.n1237__sbuf_out =   1.8000        
+ xi160.n1238__net1 =  12.8197n       
+ xi160.n1238__sbuf_out =   1.8000        
+ xi160.n1239__net1 =  12.8192n       
+ xi160.n1239__sbuf_out =   1.8000        
+ xi160.n123__net1 =  12.8919n       
+ xi160.n123__net17 =   1.8000        
+ xi160.n123__net7 =   7.3583n       
+ xi160.n123__sbuf_out =   1.8000        
+ xi160.n123__vddio1 =   1.8000        
+ xi160.n123__vss1 =   6.5964n       
+ xi160.n1240__net1 =  12.8206n       
+ xi160.n1240__sbuf_out =   1.8000        
+ xi160.n1241__net1 =  12.8100n       
+ xi160.n1241__sbuf_out =   1.8000        
+ xi160.n1242__net1 =  12.8092n       
+ xi160.n1242__sbuf_out =   1.8000        
+ xi160.n1243__net1 =  12.8087n       
+ xi160.n1243__sbuf_out =   1.8000        
+ xi160.n1244__net1 =  12.8092n       
+ xi160.n1244__sbuf_out =   1.8000        
+ xi160.n1245__net1 =  12.8008n       
+ xi160.n1245__sbuf_out =   1.8000        
+ xi160.n1246__net1 =  12.8008n       
+ xi160.n1246__sbuf_out =   1.8000        
+ xi160.n1247__net1 =  12.8004n       
+ xi160.n1247__sbuf_out =   1.8000        
+ xi160.n1248__net1 =  12.8017n       
+ xi160.n1248__sbuf_out =   1.8000        
+ xi160.n1249__net1 =  12.7906n       
+ xi160.n1249__sbuf_out =   1.8000        
+ xi160.n124__net1 =  12.8910n       
+ xi160.n124__net17 =   1.8000        
+ xi160.n124__net7 =   7.3592n       
+ xi160.n124__sbuf_out =   1.8000        
+ xi160.n124__vddio1 =   1.8000        
+ xi160.n124__vss1 =   6.5966n       
+ xi160.n1250__net1 =  12.7897n       
+ xi160.n1250__sbuf_out =   1.8000        
+ xi160.n1251__net1 =  12.7892n       
+ xi160.n1251__sbuf_out =   1.8000        
+ xi160.n1252__net1 =  12.7897n       
+ xi160.n1252__sbuf_out =   1.8000        
+ xi160.n1253__net1 =  12.7809n       
+ xi160.n1253__sbuf_out =   1.8000        
+ xi160.n1254__net1 =  12.7809n       
+ xi160.n1254__sbuf_out =   1.8000        
+ xi160.n1255__net1 =  12.7804n       
+ xi160.n1255__sbuf_out =   1.8000        
+ xi160.n1256__net1 =  12.7818n       
+ xi160.n1256__sbuf_out =   1.8000        
+ xi160.n1257__net1 =  12.7701n       
+ xi160.n1257__sbuf_out =   1.8000        
+ xi160.n1258__net1 =  12.7692n       
+ xi160.n1258__sbuf_out =   1.8000        
+ xi160.n1259__net1 =  12.7688n       
+ xi160.n1259__sbuf_out =   1.8000        
+ xi160.n125__net1 =  12.8816n       
+ xi160.n125__net17 =   1.8000        
+ xi160.n125__net7 =   7.3551n       
+ xi160.n125__sbuf_out =   1.8000        
+ xi160.n125__vddio1 =   1.8000        
+ xi160.n125__vss1 =   6.5920n       
+ xi160.n1260__net1 =  12.7692n       
+ xi160.n1260__sbuf_out =   1.8000        
+ xi160.n1261__net1 =  12.7702n       
+ xi160.n1261__sbuf_out =   1.8000        
+ xi160.n1262__net1 =  12.7702n       
+ xi160.n1262__sbuf_out =   1.8000        
+ xi160.n1263__net1 =  12.7697n       
+ xi160.n1263__sbuf_out =   1.8000        
+ xi160.n1264__net1 =  12.7711n       
+ xi160.n1264__sbuf_out =   1.8000        
+ xi160.n1265__net1 =  12.7719n       
+ xi160.n1265__sbuf_out =   1.8000        
+ xi160.n1266__net1 =  12.7711n       
+ xi160.n1266__sbuf_out =   1.8000        
+ xi160.n1267__net1 =  12.7706n       
+ xi160.n1267__sbuf_out =   1.8000        
+ xi160.n1268__net1 =  12.7711n       
+ xi160.n1268__sbuf_out =   1.8000        
+ xi160.n1269__net1 =  12.7715n       
+ xi160.n1269__sbuf_out =   1.8000        
+ xi160.n126__net1 =  12.8816n       
+ xi160.n126__net17 =   1.8000        
+ xi160.n126__net7 =   7.3560n       
+ xi160.n126__sbuf_out =   1.8000        
+ xi160.n126__vddio1 =   1.8000        
+ xi160.n126__vss1 =   6.5921n       
+ xi160.n1270__net1 =  12.7715n       
+ xi160.n1270__sbuf_out =   1.8000        
+ xi160.n1271__net1 =  12.7710n       
+ xi160.n1271__sbuf_out =   1.8000        
+ xi160.n1272__net1 =  12.7724n       
+ xi160.n1272__sbuf_out =   1.8000        
+ xi160.n1273__net1 =  12.7727n       
+ xi160.n1273__sbuf_out =   1.8000        
+ xi160.n1274__net1 =  12.7718n       
+ xi160.n1274__sbuf_out =   1.8000        
+ xi160.n1275__net1 =  12.7713n       
+ xi160.n1275__sbuf_out =   1.8000        
+ xi160.n1276__net1 =  12.7718n       
+ xi160.n1276__sbuf_out =   1.8000        
+ xi160.n1277__net1 =  13.0240n       
+ xi160.n1277__sbuf_out =   1.8000        
+ xi160.n1278__net1 =  13.0231n       
+ xi160.n1278__sbuf_out =   1.8000        
+ xi160.n1279__net1 =  13.0227n       
+ xi160.n1279__sbuf_out =   1.8000        
+ xi160.n127__net1 =  12.8816n       
+ xi160.n127__net17 =   1.8000        
+ xi160.n127__net7 =   7.3513n       
+ xi160.n127__sbuf_out =   1.8000        
+ xi160.n127__vddio1 =   1.8000        
+ xi160.n127__vss1 =   6.5864n       
+ xi160.n1280__net1 =  13.0231n       
+ xi160.n1280__sbuf_out =   1.8000        
+ xi160.n1281__net1 =  13.0204n       
+ xi160.n1281__sbuf_out =   1.8000        
+ xi160.n1282__net1 =  13.0204n       
+ xi160.n1282__sbuf_out =   1.8000        
+ xi160.n1283__net1 =  13.0199n       
+ xi160.n1283__sbuf_out =   1.8000        
+ xi160.n1284__net1 =  13.0213n       
+ xi160.n1284__sbuf_out =   1.8000        
+ xi160.n1285__net1 =  13.0173n       
+ xi160.n1285__sbuf_out =   1.8000        
+ xi160.n1286__net1 =  13.0165n       
+ xi160.n1286__sbuf_out =   1.8000        
+ xi160.n1287__net1 =  13.0160n       
+ xi160.n1287__sbuf_out =   1.8000        
+ xi160.n1288__net1 =  13.0165n       
+ xi160.n1288__sbuf_out =   1.8000        
+ xi160.n1289__net1 =  13.0132n       
+ xi160.n1289__sbuf_out =   1.8000        
+ xi160.n128__net1 =  12.8825n       
+ xi160.n128__net17 =   1.8000        
+ xi160.n128__net7 =   7.3522n       
+ xi160.n128__sbuf_out =   1.8000        
+ xi160.n128__vddio1 =   1.8000        
+ xi160.n128__vss1 =   6.5865n       
+ xi160.n1290__net1 =  13.0132n       
+ xi160.n1290__sbuf_out =   1.8000        
+ xi160.n1291__net1 =  13.0127n       
+ xi160.n1291__sbuf_out =   1.8000        
+ xi160.n1292__net1 =  13.0141n       
+ xi160.n1292__sbuf_out =   1.8000        
+ xi160.n1293__net1 =  13.0096n       
+ xi160.n1293__sbuf_out =   1.8000        
+ xi160.n1294__net1 =  13.0087n       
+ xi160.n1294__sbuf_out =   1.8000        
+ xi160.n1295__net1 =  13.0082n       
+ xi160.n1295__sbuf_out =   1.8000        
+ xi160.n1296__net1 =  13.0087n       
+ xi160.n1296__sbuf_out =   1.8000        
+ xi160.n1297__net1 =  13.0050n       
+ xi160.n1297__sbuf_out =   1.8000        
+ xi160.n1298__net1 =  13.0050n       
+ xi160.n1298__sbuf_out =   1.8000        
+ xi160.n1299__net1 =  13.0045n       
+ xi160.n1299__sbuf_out =   1.8000        
+ xi160.n129__net1 =  12.8742n       
+ xi160.n129__net17 =   1.8000        
+ xi160.n129__net7 =   7.3469n       
+ xi160.n129__sbuf_out =   1.8000        
+ xi160.n129__vddio1 =   1.8000        
+ xi160.n129__vss1 =   6.5790n       
+ xi160.n12__net1 =  12.8090n       
+ xi160.n12__net17 =   1.8000        
+ xi160.n12__net3 =   1.8000        
+ xi160.n12__net7 =   7.3294n       
+ xi160.n12__sbuf_out =   1.8000        
+ xi160.n12__vddio1 =   1.8000        
+ xi160.n12__vss1 = 121.8668p       
+ xi160.n1300__net1 =  13.0059n       
+ xi160.n1300__sbuf_out =   1.8000        
+ xi160.n1301__net1 =  13.0008n       
+ xi160.n1301__sbuf_out =   1.8000        
+ xi160.n1302__net1 =  12.9999n       
+ xi160.n1302__sbuf_out =   1.8000        
+ xi160.n1303__net1 =  12.9994n       
+ xi160.n1303__sbuf_out =   1.8000        
+ xi160.n1304__net1 =  12.9999n       
+ xi160.n1304__sbuf_out =   1.8000        
+ xi160.n1305__net1 =  12.9958n       
+ xi160.n1305__sbuf_out =   1.8000        
+ xi160.n1306__net1 =  12.9958n       
+ xi160.n1306__sbuf_out =   1.8000        
+ xi160.n1307__net1 =  12.9953n       
+ xi160.n1307__sbuf_out =   1.8000        
+ xi160.n1308__net1 =  12.9967n       
+ xi160.n1308__sbuf_out =   1.8000        
+ xi160.n1309__net1 =  12.9909n       
+ xi160.n1309__sbuf_out =   1.8000        
+ xi160.n130__net1 =  12.8742n       
+ xi160.n130__net17 =   1.8000        
+ xi160.n130__net7 =   7.3478n       
+ xi160.n130__sbuf_out =   1.8000        
+ xi160.n130__vddio1 =   1.8000        
+ xi160.n130__vss1 =   6.5791n       
+ xi160.n1310__net1 =  12.9901n       
+ xi160.n1310__sbuf_out =   1.8000        
+ xi160.n1311__net1 =  12.9896n       
+ xi160.n1311__sbuf_out =   1.8000        
+ xi160.n1312__net1 =  12.9901n       
+ xi160.n1312__sbuf_out =   1.8000        
+ xi160.n1313__net1 =  12.9854n       
+ xi160.n1313__sbuf_out =   1.8000        
+ xi160.n1314__net1 =  12.9854n       
+ xi160.n1314__sbuf_out =   1.8000        
+ xi160.n1315__net1 =  12.9850n       
+ xi160.n1315__sbuf_out =   1.8000        
+ xi160.n1316__net1 =  12.9863n       
+ xi160.n1316__sbuf_out =   1.8000        
+ xi160.n1317__net1 =  12.9800n       
+ xi160.n1317__sbuf_out =   1.8000        
+ xi160.n1318__net1 =  12.9791n       
+ xi160.n1318__sbuf_out =   1.8000        
+ xi160.n1319__net1 =  12.9786n       
+ xi160.n1319__sbuf_out =   1.8000        
+ xi160.n131__net1 =  12.8751n       
+ xi160.n131__net17 =   1.8000        
+ xi160.n131__net7 =   7.3418n       
+ xi160.n131__sbuf_out =   1.8000        
+ xi160.n131__vddio1 =   1.8000        
+ xi160.n131__vss1 =   6.5687n       
+ xi160.n1320__net1 =  12.9791n       
+ xi160.n1320__sbuf_out =   1.8000        
+ xi160.n1321__net1 =  12.9467n       
+ xi160.n1321__sbuf_out =   1.8000        
+ xi160.n1322__net1 =  12.9472n       
+ xi160.n1322__sbuf_out =   1.8000        
+ xi160.n1323__net1 =  12.9481n       
+ xi160.n1323__sbuf_out =   1.8000        
+ xi160.n1324__net1 =  12.9472n       
+ xi160.n1324__sbuf_out =   1.8000        
+ xi160.n1325__net1 =  12.9398n       
+ xi160.n1325__sbuf_out =   1.8000        
+ xi160.n1326__net1 =  12.9402n       
+ xi160.n1326__sbuf_out =   1.8000        
+ xi160.n1327__net1 =  12.9402n       
+ xi160.n1327__sbuf_out =   1.8000        
+ xi160.n1328__net1 =  12.9411n       
+ xi160.n1328__sbuf_out =   1.8000        
+ xi160.n1329__net1 =  12.9342n       
+ xi160.n1329__sbuf_out =   1.8000        
+ xi160.n132__net1 =  12.8742n       
+ xi160.n132__net17 =   1.8000        
+ xi160.n132__net7 =   7.3427n       
+ xi160.n132__sbuf_out =   1.8000        
+ xi160.n132__vddio1 =   1.8000        
+ xi160.n132__vss1 =   6.5688n       
+ xi160.n1330__net1 =  12.9347n       
+ xi160.n1330__sbuf_out =   1.8000        
+ xi160.n1331__net1 =  12.9356n       
+ xi160.n1331__sbuf_out =   1.8000        
+ xi160.n1332__net1 =  12.9347n       
+ xi160.n1332__sbuf_out =   1.8000        
+ xi160.n1333__net1 =  12.9267n       
+ xi160.n1333__sbuf_out =   1.8000        
+ xi160.n1334__net1 =  12.9272n       
+ xi160.n1334__sbuf_out =   1.8000        
+ xi160.n1335__net1 =  12.9272n       
+ xi160.n1335__sbuf_out =   1.8000        
+ xi160.n1336__net1 =  12.9281n       
+ xi160.n1336__sbuf_out =   1.8000        
+ xi160.n1337__net1 =  12.9207n       
+ xi160.n1337__sbuf_out =   1.8000        
+ xi160.n1338__net1 =  12.9212n       
+ xi160.n1338__sbuf_out =   1.8000        
+ xi160.n1339__net1 =  12.9221n       
+ xi160.n1339__sbuf_out =   1.8000        
+ xi160.n133__net1 =  13.0535n       
+ xi160.n133__net17 =   1.8000        
+ xi160.n133__net7 =   7.3362n       
+ xi160.n133__sbuf_out =   1.8000        
+ xi160.n133__vddio1 =   1.8000        
+ xi160.n133__vss1 =   6.5554n       
+ xi160.n1340__net1 =  12.9212n       
+ xi160.n1340__sbuf_out =   1.8000        
+ xi160.n1341__net1 =  12.9126n       
+ xi160.n1341__sbuf_out =   1.8000        
+ xi160.n1342__net1 =  12.9131n       
+ xi160.n1342__sbuf_out =   1.8000        
+ xi160.n1343__net1 =  12.9131n       
+ xi160.n1343__sbuf_out =   1.8000        
+ xi160.n1344__net1 =  12.9139n       
+ xi160.n1344__sbuf_out =   1.8000        
+ xi160.n1345__net1 =  12.9061n       
+ xi160.n1345__sbuf_out =   1.8000        
+ xi160.n1346__net1 =  12.9066n       
+ xi160.n1346__sbuf_out =   1.8000        
+ xi160.n1347__net1 =  12.9075n       
+ xi160.n1347__sbuf_out =   1.8000        
+ xi160.n1348__net1 =  12.9066n       
+ xi160.n1348__sbuf_out =   1.8000        
+ xi160.n1349__net1 =  12.8974n       
+ xi160.n1349__sbuf_out =   1.8000        
+ xi160.n134__net1 =  13.0535n       
+ xi160.n134__net17 =   1.8000        
+ xi160.n134__net7 =   7.3370n       
+ xi160.n134__sbuf_out =   1.8000        
+ xi160.n134__vddio1 =   1.8000        
+ xi160.n134__vss1 =   6.5555n       
+ xi160.n1350__net1 =  12.8978n       
+ xi160.n1350__sbuf_out =   1.8000        
+ xi160.n1351__net1 =  12.8978n       
+ xi160.n1351__sbuf_out =   1.8000        
+ xi160.n1352__net1 =  12.8987n       
+ xi160.n1352__sbuf_out =   1.8000        
+ xi160.n1353__net1 =  12.8904n       
+ xi160.n1353__sbuf_out =   1.8000        
+ xi160.n1354__net1 =  12.8909n       
+ xi160.n1354__sbuf_out =   1.8000        
+ xi160.n1355__net1 =  12.8918n       
+ xi160.n1355__sbuf_out =   1.8000        
+ xi160.n1356__net1 =  12.8909n       
+ xi160.n1356__sbuf_out =   1.8000        
+ xi160.n1357__net1 =  12.8811n       
+ xi160.n1357__sbuf_out =   1.8000        
+ xi160.n1358__net1 =  12.8816n       
+ xi160.n1358__sbuf_out =   1.8000        
+ xi160.n1359__net1 =  12.8816n       
+ xi160.n1359__sbuf_out =   1.8000        
+ xi160.n135__net1 =  13.0544n       
+ xi160.n135__net17 =   1.8000        
+ xi160.n135__net7 =   7.3298n       
+ xi160.n135__sbuf_out =   1.8000        
+ xi160.n135__vddio1 =   1.8000        
+ xi160.n135__vss1 =   6.5380n       
+ xi160.n1360__net1 =  12.8825n       
+ xi160.n1360__sbuf_out =   1.8000        
+ xi160.n1361__net1 =  12.8737n       
+ xi160.n1361__sbuf_out =   1.8000        
+ xi160.n1362__net1 =  12.8742n       
+ xi160.n1362__sbuf_out =   1.8000        
+ xi160.n1363__net1 =  12.8751n       
+ xi160.n1363__sbuf_out =   1.8000        
+ xi160.n1364__net1 =  12.8742n       
+ xi160.n1364__sbuf_out =   1.8000        
+ xi160.n1365__net1 =  13.0529n       
+ xi160.n1365__sbuf_out =   1.8000        
+ xi160.n1366__net1 =  13.0534n       
+ xi160.n1366__sbuf_out =   1.8000        
+ xi160.n1367__net1 =  13.0543n       
+ xi160.n1367__sbuf_out =   1.8000        
+ xi160.n1368__net1 =  13.0534n       
+ xi160.n1368__sbuf_out =   1.8000        
+ xi160.n1369__net1 =  13.0526n       
+ xi160.n1369__sbuf_out =   1.8000        
+ xi160.n136__net1 =  13.0535n       
+ xi160.n136__net17 =   1.8000        
+ xi160.n136__net7 =   7.3306n       
+ xi160.n136__sbuf_out =   1.8000        
+ xi160.n136__vddio1 =   1.8000        
+ xi160.n136__vss1 =   6.5381n       
+ xi160.n1370__net1 =  13.0531n       
+ xi160.n1370__sbuf_out =   1.8000        
+ xi160.n1371__net1 =  13.0531n       
+ xi160.n1371__sbuf_out =   1.8000        
+ xi160.n1372__net1 =  13.0540n       
+ xi160.n1372__sbuf_out =   1.8000        
+ xi160.n1373__net1 =  13.0522n       
+ xi160.n1373__sbuf_out =   1.8000        
+ xi160.n1374__net1 =  13.0527n       
+ xi160.n1374__sbuf_out =   1.8000        
+ xi160.n1375__net1 =  13.0536n       
+ xi160.n1375__sbuf_out =   1.8000        
+ xi160.n1376__net1 =  13.0527n       
+ xi160.n1376__sbuf_out =   1.8000        
+ xi160.n1377__net1 =  13.0513n       
+ xi160.n1377__sbuf_out =   1.8000        
+ xi160.n1378__net1 =  13.0518n       
+ xi160.n1378__sbuf_out =   1.8000        
+ xi160.n1379__net1 =  13.0518n       
+ xi160.n1379__sbuf_out =   1.8000        
+ xi160.n137__net1 =  13.0532n       
+ xi160.n137__net17 =   1.8000        
+ xi160.n137__net7 =   7.3854n       
+ xi160.n137__sbuf_out =   1.8000        
+ xi160.n137__vddio1 =   1.8000        
+ xi160.n137__vss1 =   6.4229n       
+ xi160.n1380__net1 =  13.0527n       
+ xi160.n1380__sbuf_out =   1.8000        
+ xi160.n1381__net1 =  13.0504n       
+ xi160.n1381__sbuf_out =   1.8000        
+ xi160.n1382__net1 =  13.0508n       
+ xi160.n1382__sbuf_out =   1.8000        
+ xi160.n1383__net1 =  13.0517n       
+ xi160.n1383__sbuf_out =   1.8000        
+ xi160.n1384__net1 =  13.0508n       
+ xi160.n1384__sbuf_out =   1.8000        
+ xi160.n1385__net1 =  13.0489n       
+ xi160.n1385__sbuf_out =   1.8000        
+ xi160.n1386__net1 =  13.0493n       
+ xi160.n1386__sbuf_out =   1.8000        
+ xi160.n1387__net1 =  13.0493n       
+ xi160.n1387__sbuf_out =   1.8000        
+ xi160.n1388__net1 =  13.0502n       
+ xi160.n1388__sbuf_out =   1.8000        
+ xi160.n1389__net1 =  13.0475n       
+ xi160.n1389__sbuf_out =   1.8000        
+ xi160.n138__net1 =  13.0532n       
+ xi160.n138__net17 =   1.8000        
+ xi160.n138__net7 =   7.3224n       
+ xi160.n138__sbuf_out =   1.8000        
+ xi160.n138__vddio1 =   1.8000        
+ xi160.n138__vss1 =   6.4230n       
+ xi160.n1390__net1 =  13.0480n       
+ xi160.n1390__sbuf_out =   1.8000        
+ xi160.n1391__net1 =  13.0488n       
+ xi160.n1391__sbuf_out =   1.8000        
+ xi160.n1392__net1 =  13.0480n       
+ xi160.n1392__sbuf_out =   1.8000        
+ xi160.n1393__net1 =  13.0454n       
+ xi160.n1393__sbuf_out =   1.8000        
+ xi160.n1394__net1 =  13.0459n       
+ xi160.n1394__sbuf_out =   1.8000        
+ xi160.n1395__net1 =  13.0459n       
+ xi160.n1395__sbuf_out =   1.8000        
+ xi160.n1396__net1 =  13.0468n       
+ xi160.n1396__sbuf_out =   1.8000        
+ xi160.n1397__net1 =  13.0435n       
+ xi160.n1397__sbuf_out =   1.8000        
+ xi160.n1398__net1 =  13.0440n       
+ xi160.n1398__sbuf_out =   1.8000        
+ xi160.n1399__net1 =  13.0449n       
+ xi160.n1399__sbuf_out =   1.8000        
+ xi160.n139__net1 =  13.0532n       
+ xi160.n139__net17 =   1.8000        
+ xi160.n139__net7 =   7.3220n       
+ xi160.n139__sbuf_out =   1.8000        
+ xi160.n139__vss1 =   5.2464n       
+ xi160.n13__net1 =  12.8007n       
+ xi160.n13__net17 =   1.8000        
+ xi160.n13__net3 =   1.8000        
+ xi160.n13__net7 =   7.3281n       
+ xi160.n13__sbuf_out =   1.8000        
+ xi160.n1400__net1 =  13.0440n       
+ xi160.n1400__sbuf_out =   1.8000        
+ xi160.n1401__net1 =  13.0408n       
+ xi160.n1401__sbuf_out =   1.8000        
+ xi160.n1402__net1 =  13.0413n       
+ xi160.n1402__sbuf_out =   1.8000        
+ xi160.n1403__net1 =  13.0413n       
+ xi160.n1403__sbuf_out =   1.8000        
+ xi160.n1404__net1 =  13.0422n       
+ xi160.n1404__sbuf_out =   1.8000        
+ xi160.n1405__net1 =  13.0385n       
+ xi160.n1405__sbuf_out =   1.8000        
+ xi160.n1406__net1 =  13.0390n       
+ xi160.n1406__sbuf_out =   1.8000        
+ xi160.n1407__net1 =  13.0399n       
+ xi160.n1407__sbuf_out =   1.8000        
+ xi160.n1408__net1 =  13.0390n       
+ xi160.n1408__sbuf_out =   1.8000        
+ xi160.n1409__net1 =  12.8285n       
+ xi160.n1409__sbuf_out =   1.8000        
+ xi160.n140__net1 =  13.0541n       
+ xi160.n140__net17 =   1.8000        
+ xi160.n140__net7 =   7.3215n       
+ xi160.n140__sbuf_out =   1.8000        
+ xi160.n140__vddio1 =   1.8000        
+ xi160.n140__vss1 =   5.2759n       
+ xi160.n1410__net1 =  12.8276n       
+ xi160.n1410__sbuf_out =   1.8000        
+ xi160.n1411__net1 =  12.8271n       
+ xi160.n1411__sbuf_out =   1.8000        
+ xi160.n1412__net1 =  12.8276n       
+ xi160.n1412__sbuf_out =   1.8000        
+ xi160.n1413__net1 =  12.8197n       
+ xi160.n1413__sbuf_out =   1.8000        
+ xi160.n1414__net1 =  12.8197n       
+ xi160.n1414__sbuf_out =   1.8000        
+ xi160.n1415__net1 =  12.8192n       
+ xi160.n1415__sbuf_out =   1.8000        
+ xi160.n1416__net1 =  12.8206n       
+ xi160.n1416__sbuf_out =   1.8000        
+ xi160.n1417__net1 =  12.8101n       
+ xi160.n1417__sbuf_out =   1.8000        
+ xi160.n1418__net1 =  12.8092n       
+ xi160.n1418__sbuf_out =   1.8000        
+ xi160.n1419__net1 =  12.8087n       
+ xi160.n1419__sbuf_out =   1.8000        
+ xi160.n141__net1 =  13.0527n       
+ xi160.n141__net17 =   1.8000        
+ xi160.n141__net7 =   7.3210n       
+ xi160.n141__sbuf_out =   1.8000        
+ xi160.n141__vddio1 =   1.8000        
+ xi160.n141__vss1 =   5.2732n       
+ xi160.n1420__net1 =  12.8092n       
+ xi160.n1420__sbuf_out =   1.8000        
+ xi160.n1421__net1 =  12.8008n       
+ xi160.n1421__sbuf_out =   1.8000        
+ xi160.n1422__net1 =  12.8008n       
+ xi160.n1422__sbuf_out =   1.8000        
+ xi160.n1423__net1 =  12.8004n       
+ xi160.n1423__sbuf_out =   1.8000        
+ xi160.n1424__net1 =  12.8017n       
+ xi160.n1424__sbuf_out =   1.8000        
+ xi160.n1425__net1 =  12.7906n       
+ xi160.n1425__sbuf_out =   1.8000        
+ xi160.n1426__net1 =  12.7897n       
+ xi160.n1426__sbuf_out =   1.8000        
+ xi160.n1427__net1 =  12.7892n       
+ xi160.n1427__sbuf_out =   1.8000        
+ xi160.n1428__net1 =  12.7897n       
+ xi160.n1428__sbuf_out =   1.8000        
+ xi160.n1429__net1 =  12.7809n       
+ xi160.n1429__sbuf_out =   1.8000        
+ xi160.n142__net1 =  13.0527n       
+ xi160.n142__net17 =   1.8000        
+ xi160.n142__net7 =   7.3206n       
+ xi160.n142__sbuf_out =   1.8000        
+ xi160.n142__vddio1 =   1.8000        
+ xi160.n142__vss1 =   5.2668n       
+ xi160.n1430__net1 =  12.7809n       
+ xi160.n1430__sbuf_out =   1.8000        
+ xi160.n1431__net1 =  12.7804n       
+ xi160.n1431__sbuf_out =   1.8000        
+ xi160.n1432__net1 =  12.7818n       
+ xi160.n1432__sbuf_out =   1.8000        
+ xi160.n1433__net1 =  12.7701n       
+ xi160.n1433__sbuf_out =   1.8000        
+ xi160.n1434__net1 =  12.7693n       
+ xi160.n1434__sbuf_out =   1.8000        
+ xi160.n1435__net1 =  12.7688n       
+ xi160.n1435__sbuf_out =   1.8000        
+ xi160.n1436__net1 =  12.7693n       
+ xi160.n1436__sbuf_out =   1.8000        
+ xi160.n1437__net1 =  12.7702n       
+ xi160.n1437__sbuf_out =   1.8000        
+ xi160.n1438__net1 =  12.7702n       
+ xi160.n1438__sbuf_out =   1.8000        
+ xi160.n1439__net1 =  12.7697n       
+ xi160.n1439__sbuf_out =   1.8000        
+ xi160.n143__net1 =  13.0536n       
+ xi160.n143__net17 =   1.8000        
+ xi160.n143__net7 =   7.3204n       
+ xi160.n143__sbuf_out =   1.8000        
+ xi160.n143__vddio1 =   1.8000        
+ xi160.n143__vss1 =   5.2644n       
+ xi160.n1440__net1 =  12.7711n       
+ xi160.n1440__sbuf_out =   1.8000        
+ xi160.n1441__net1 =  12.7720n       
+ xi160.n1441__sbuf_out =   1.8000        
+ xi160.n1442__net1 =  12.7711n       
+ xi160.n1442__sbuf_out =   1.8000        
+ xi160.n1443__net1 =  12.7706n       
+ xi160.n1443__sbuf_out =   1.8000        
+ xi160.n1444__net1 =  12.7711n       
+ xi160.n1444__sbuf_out =   1.8000        
+ xi160.n1445__net1 =  12.7715n       
+ xi160.n1445__sbuf_out =   1.8000        
+ xi160.n1446__net1 =  12.7715n       
+ xi160.n1446__sbuf_out =   1.8000        
+ xi160.n1447__net1 =  12.7711n       
+ xi160.n1447__sbuf_out =   1.8000        
+ xi160.n1448__net1 =  12.7724n       
+ xi160.n1448__sbuf_out =   1.8000        
+ xi160.n1449__net1 =  12.7727n       
+ xi160.n1449__sbuf_out =   1.8000        
+ xi160.n144__net1 =  13.0527n       
+ xi160.n144__net17 =   1.8000        
+ xi160.n144__net7 =   7.1156n       
+ xi160.n144__sbuf_out =   1.8000        
+ xi160.n144__vddio1 =   1.8000        
+ xi160.n144__vss1 =   5.2580n       
+ xi160.n1450__net1 =  12.7718n       
+ xi160.n1450__sbuf_out =   1.8000        
+ xi160.n1451__net1 =  12.7714n       
+ xi160.n1451__sbuf_out =   1.8000        
+ xi160.n1452__net1 =  12.7718n       
+ xi160.n1452__sbuf_out =   1.8000        
+ xi160.n1453__net1 =  13.0240n       
+ xi160.n1453__sbuf_out =   1.8000        
+ xi160.n1454__net1 =  13.0232n       
+ xi160.n1454__sbuf_out =   1.8000        
+ xi160.n1455__net1 =  13.0227n       
+ xi160.n1455__sbuf_out =   1.8000        
+ xi160.n1456__net1 =  13.0232n       
+ xi160.n1456__sbuf_out =   1.8000        
+ xi160.n1457__net1 =  13.0204n       
+ xi160.n1457__sbuf_out =   1.8000        
+ xi160.n1458__net1 =  13.0204n       
+ xi160.n1458__sbuf_out =   1.8000        
+ xi160.n1459__net1 =  13.0199n       
+ xi160.n1459__sbuf_out =   1.8000        
+ xi160.n145__net1 =  13.0518n       
+ xi160.n145__net17 =   1.8000        
+ xi160.n145__net7 =   7.1442n       
+ xi160.n145__sbuf_out =   1.8000        
+ xi160.n145__vddio1 =   1.8000        
+ xi160.n145__vss1 =   5.2457n       
+ xi160.n1460__net1 =  13.0213n       
+ xi160.n1460__sbuf_out =   1.8000        
+ xi160.n1461__net1 =  13.0174n       
+ xi160.n1461__sbuf_out =   1.8000        
+ xi160.n1462__net1 =  13.0165n       
+ xi160.n1462__sbuf_out =   1.8000        
+ xi160.n1463__net1 =  13.0160n       
+ xi160.n1463__sbuf_out =   1.8000        
+ xi160.n1464__net1 =  13.0165n       
+ xi160.n1464__sbuf_out =   1.8000        
+ xi160.n1465__net1 =  13.0132n       
+ xi160.n1465__sbuf_out =   1.8000        
+ xi160.n1466__net1 =  13.0132n       
+ xi160.n1466__sbuf_out =   1.8000        
+ xi160.n1467__net1 =  13.0128n       
+ xi160.n1467__sbuf_out =   1.8000        
+ xi160.n1468__net1 =  13.0141n       
+ xi160.n1468__sbuf_out =   1.8000        
+ xi160.n1469__net1 =  13.0096n       
+ xi160.n1469__sbuf_out =   1.8000        
+ xi160.n146__net1 =  13.0518n       
+ xi160.n146__net17 =   1.8000        
+ xi160.n146__net7 =   7.3229n       
+ xi160.n146__sbuf_out =   1.8000        
+ xi160.n146__vddio1 =   1.8000        
+ xi160.n146__vss1 =   5.2297n       
+ xi160.n1470__net1 =  13.0087n       
+ xi160.n1470__sbuf_out =   1.8000        
+ xi160.n1471__net1 =  13.0083n       
+ xi160.n1471__sbuf_out =   1.8000        
+ xi160.n1472__net1 =  13.0087n       
+ xi160.n1472__sbuf_out =   1.8000        
+ xi160.n1473__net1 =  13.0050n       
+ xi160.n1473__sbuf_out =   1.8000        
+ xi160.n1474__net1 =  13.0050n       
+ xi160.n1474__sbuf_out =   1.8000        
+ xi160.n1475__net1 =  13.0046n       
+ xi160.n1475__sbuf_out =   1.8000        
+ xi160.n1476__net1 =  13.0059n       
+ xi160.n1476__sbuf_out =   1.8000        
+ xi160.n1477__net1 =  13.0008n       
+ xi160.n1477__sbuf_out =   1.8000        
+ xi160.n1478__net1 =  12.9999n       
+ xi160.n1478__sbuf_out =   1.8000        
+ xi160.n1479__net1 =  12.9995n       
+ xi160.n1479__sbuf_out =   1.8000        
+ xi160.n147__net1 =  13.0518n       
+ xi160.n147__net17 =   1.8000        
+ xi160.n147__net7 =   7.3232n       
+ xi160.n147__sbuf_out =   1.8000        
+ xi160.n147__vddio1 =   1.8000        
+ xi160.n147__vss1 =   5.2166n       
+ xi160.n1480__net1 =  12.9999n       
+ xi160.n1480__sbuf_out =   1.8000        
+ xi160.n1481__net1 =  12.9958n       
+ xi160.n1481__sbuf_out =   1.8000        
+ xi160.n1482__net1 =  12.9958n       
+ xi160.n1482__sbuf_out =   1.8000        
+ xi160.n1483__net1 =  12.9953n       
+ xi160.n1483__sbuf_out =   1.8000        
+ xi160.n1484__net1 =  12.9967n       
+ xi160.n1484__sbuf_out =   1.8000        
+ xi160.n1485__net1 =  12.9910n       
+ xi160.n1485__sbuf_out =   1.8000        
+ xi160.n1486__net1 =  12.9901n       
+ xi160.n1486__sbuf_out =   1.8000        
+ xi160.n1487__net1 =  12.9896n       
+ xi160.n1487__sbuf_out =   1.8000        
+ xi160.n1488__net1 =  12.9901n       
+ xi160.n1488__sbuf_out =   1.8000        
+ xi160.n1489__net1 =  12.9855n       
+ xi160.n1489__sbuf_out =   1.8000        
+ xi160.n148__net1 =  13.0527n       
+ xi160.n148__net17 =   1.8000        
+ xi160.n148__sbuf_out =   1.8000        
+ xi160.n148__vddio1 =   1.8000        
+ xi160.n148__vss1 =   5.2087n       
+ xi160.n1490__net1 =  12.9855n       
+ xi160.n1490__sbuf_out =   1.8000        
+ xi160.n1491__net1 =  12.9850n       
+ xi160.n1491__sbuf_out =   1.8000        
+ xi160.n1492__net1 =  12.9863n       
+ xi160.n1492__sbuf_out =   1.8000        
+ xi160.n1493__net1 =  12.9800n       
+ xi160.n1493__sbuf_out =   1.8000        
+ xi160.n1494__net1 =  12.9791n       
+ xi160.n1494__sbuf_out =   1.8000        
+ xi160.n1495__net1 =  12.9787n       
+ xi160.n1495__sbuf_out =   1.8000        
+ xi160.n1496__net1 =  12.9791n       
+ xi160.n1496__sbuf_out =   1.8000        
+ xi160.n1497__net1 =  12.9467n       
+ xi160.n1497__sbuf_out =   1.8000        
+ xi160.n1498__net1 =  12.9472n       
+ xi160.n1498__sbuf_out =   1.8000        
+ xi160.n1499__net1 =  12.9480n       
+ xi160.n1499__sbuf_out =   1.8000        
+ xi160.n149__net1 =  13.0509n       
+ xi160.n149__net17 =   1.8000        
+ xi160.n149__net7 =   7.1396n       
+ xi160.n149__sbuf_out =   1.8000        
+ xi160.n149__vddio1 =   1.8000        
+ xi160.n149__vss1 =   5.1895n       
+ xi160.n14__net1 =  12.8007n       
+ xi160.n14__net17 =   1.8000        
+ xi160.n14__net3 =   1.8000        
+ xi160.n14__net7 =   7.3651n       
+ xi160.n14__sbuf_out =   1.8000        
+ xi160.n14__vddio1 =   1.8000        
+ xi160.n14__vss1 =  65.7394p       
+ xi160.n1500__net1 =  12.9472n       
+ xi160.n1500__sbuf_out =   1.8000        
+ xi160.n1501__net1 =  12.9397n       
+ xi160.n1501__sbuf_out =   1.8000        
+ xi160.n1502__net1 =  12.9402n       
+ xi160.n1502__sbuf_out =   1.8000        
+ xi160.n1503__net1 =  12.9402n       
+ xi160.n1503__sbuf_out =   1.8000        
+ xi160.n1504__net1 =  12.9411n       
+ xi160.n1504__sbuf_out =   1.8000        
+ xi160.n1505__net1 =  12.9342n       
+ xi160.n1505__sbuf_out =   1.8000        
+ xi160.n1506__net1 =  12.9347n       
+ xi160.n1506__sbuf_out =   1.8000        
+ xi160.n1507__net1 =  12.9356n       
+ xi160.n1507__sbuf_out =   1.8000        
+ xi160.n1508__net1 =  12.9347n       
+ xi160.n1508__sbuf_out =   1.8000        
+ xi160.n1509__net1 =  12.9267n       
+ xi160.n1509__sbuf_out =   1.8000        
+ xi160.n150__net1 =  13.0509n       
+ xi160.n150__net17 =   1.8000        
+ xi160.n150__net7 =   7.3849n       
+ xi160.n150__sbuf_out =   1.8000        
+ xi160.n150__vddio1 =   1.8000        
+ xi160.n150__vss1 =   5.2330n       
+ xi160.n1510__net1 =  12.9272n       
+ xi160.n1510__sbuf_out =   1.8000        
+ xi160.n1511__net1 =  12.9272n       
+ xi160.n1511__sbuf_out =   1.8000        
+ xi160.n1512__net1 =  12.9281n       
+ xi160.n1512__sbuf_out =   1.8000        
+ xi160.n1513__net1 =  12.9207n       
+ xi160.n1513__sbuf_out =   1.8000        
+ xi160.n1514__net1 =  12.9212n       
+ xi160.n1514__sbuf_out =   1.8000        
+ xi160.n1515__net1 =  12.9220n       
+ xi160.n1515__sbuf_out =   1.8000        
+ xi160.n1516__net1 =  12.9212n       
+ xi160.n1516__sbuf_out =   1.8000        
+ xi160.n1517__net1 =  12.9126n       
+ xi160.n1517__sbuf_out =   1.8000        
+ xi160.n1518__net1 =  12.9130n       
+ xi160.n1518__sbuf_out =   1.8000        
+ xi160.n1519__net1 =  12.9130n       
+ xi160.n1519__sbuf_out =   1.8000        
+ xi160.n151__net1 =  13.0518n       
+ xi160.n151__net17 =   1.8000        
+ xi160.n151__net7 =   7.1340n       
+ xi160.n151__sbuf_out =   1.8000        
+ xi160.n151__vddio1 =   1.8000        
+ xi160.n151__vss1 =   5.5212n       
+ xi160.n1520__net1 =  12.9139n       
+ xi160.n1520__sbuf_out =   1.8000        
+ xi160.n1521__net1 =  12.9061n       
+ xi160.n1521__sbuf_out =   1.8000        
+ xi160.n1522__net1 =  12.9066n       
+ xi160.n1522__sbuf_out =   1.8000        
+ xi160.n1523__net1 =  12.9074n       
+ xi160.n1523__sbuf_out =   1.8000        
+ xi160.n1524__net1 =  12.9066n       
+ xi160.n1524__sbuf_out =   1.8000        
+ xi160.n1525__net1 =  12.8973n       
+ xi160.n1525__sbuf_out =   1.8000        
+ xi160.n1526__net1 =  12.8978n       
+ xi160.n1526__sbuf_out =   1.8000        
+ xi160.n1527__net1 =  12.8978n       
+ xi160.n1527__sbuf_out =   1.8000        
+ xi160.n1528__net1 =  12.8987n       
+ xi160.n1529__net1 =  12.8904n       
+ xi160.n1529__sbuf_out =   1.8000        
+ xi160.n152__net1 =  13.0509n       
+ xi160.n152__net17 =   1.8000        
+ xi160.n152__net7 =   7.3844n       
+ xi160.n152__sbuf_out =   1.8000        
+ xi160.n152__vddio1 =   1.8000        
+ xi160.n152__vss1 =   5.4987n       
+ xi160.n1530__net1 =  12.8909n       
+ xi160.n1531__net1 =  12.8918n       
+ xi160.n1531__sbuf_out =   1.8000        
+ xi160.n1532__net1 =  12.8909n       
+ xi160.n1533__net1 =  12.8811n       
+ xi160.n1533__sbuf_out =   1.8000        
+ xi160.n1534__net1 =  12.8816n       
+ xi160.n1535__net1 =  12.8816n       
+ xi160.n1535__sbuf_out =   1.8000        
+ xi160.n1536__net1 =  12.8825n       
+ xi160.n1537__net1 =  12.8737n       
+ xi160.n1537__sbuf_out =   1.8000        
+ xi160.n1538__net1 =  12.8741n       
+ xi160.n1539__net1 =  12.8750n       
+ xi160.n1539__sbuf_out =   1.8000        
+ xi160.n153__net1 =  13.0494n       
+ xi160.n153__net17 =   1.8000        
+ xi160.n153__net7 =   7.1286n       
+ xi160.n153__sbuf_out =   1.8000        
+ xi160.n153__vddio1 =   1.8000        
+ xi160.n153__vss1 =   5.4987n       
+ xi160.n1540__net1 =  12.8741n       
+ xi160.n1541__net1 =  13.0529n       
+ xi160.n1541__sbuf_out =   1.8000        
+ xi160.n1542__net1 =  13.0534n       
+ xi160.n1543__net1 =  13.0543n       
+ xi160.n1543__sbuf_out =   1.8000        
+ xi160.n1544__net1 =  13.0534n       
+ xi160.n1545__net1 =  13.0526n       
+ xi160.n1545__sbuf_out =   1.8000        
+ xi160.n1546__net1 =  13.0531n       
+ xi160.n1547__net1 =  13.0531n       
+ xi160.n1547__sbuf_out =   1.8000        
+ xi160.n1548__net1 =  13.0540n       
+ xi160.n1549__net1 =  13.0522n       
+ xi160.n1549__sbuf_out =   1.8000        
+ xi160.n154__net1 =  13.0494n       
+ xi160.n154__net17 =   1.8000        
+ xi160.n154__net7 =   7.3839n       
+ xi160.n154__sbuf_out =   1.8000        
+ xi160.n154__vddio1 =   1.8000        
+ xi160.n154__vss1 =   5.4935n       
+ xi160.n1550__net1 =  13.0526n       
+ xi160.n1551__net1 =  13.0535n       
+ xi160.n1551__sbuf_out =   1.8000        
+ xi160.n1552__net1 =  13.0527n       
+ xi160.n1553__net1 =  13.0513n       
+ xi160.n1553__sbuf_out =   1.8000        
+ xi160.n1554__net1 =  13.0517n       
+ xi160.n1555__net1 =  13.0518n       
+ xi160.n1555__sbuf_out =   1.8000        
+ xi160.n1556__net1 =  13.0527n       
+ xi160.n1557__net1 =  13.0503n       
+ xi160.n1557__sbuf_out =   1.8000        
+ xi160.n1558__net1 =  13.0508n       
+ xi160.n1559__net1 =  13.0517n       
+ xi160.n1559__sbuf_out =   1.8000        
+ xi160.n155__net1 =  13.0494n       
+ xi160.n155__net17 =   1.8000        
+ xi160.n155__net7 =   7.1230n       
+ xi160.n155__sbuf_out =   1.8000        
+ xi160.n155__vddio1 =   1.8000        
+ xi160.n155__vss1 =   5.4934n       
+ xi160.n1560__net1 =  13.0508n       
+ xi160.n1561__net1 =  13.0488n       
+ xi160.n1561__sbuf_out =   1.8000        
+ xi160.n1562__net1 =  13.0493n       
+ xi160.n1563__net1 =  13.0493n       
+ xi160.n1563__sbuf_out =   1.8000        
+ xi160.n1564__net1 =  13.0502n       
+ xi160.n1565__net1 =  13.0475n       
+ xi160.n1565__sbuf_out =   1.8000        
+ xi160.n1566__net1 =  13.0479n       
+ xi160.n1567__net1 =  13.0488n       
+ xi160.n1567__sbuf_out =   1.8000        
+ xi160.n1568__net1 =  13.0479n       
+ xi160.n1569__net1 =  13.0454n       
+ xi160.n1569__sbuf_out =   1.8000        
+ xi160.n156__net1 =  13.0503n       
+ xi160.n156__net17 =   1.8000        
+ xi160.n156__net7 =   7.3835n       
+ xi160.n156__sbuf_out =   1.8000        
+ xi160.n156__vddio1 =   1.8000        
+ xi160.n156__vss1 =   5.4869n       
+ xi160.n1570__net1 =  13.0458n       
+ xi160.n1571__net1 =  13.0458n       
+ xi160.n1571__sbuf_out =   1.8000        
+ xi160.n1572__net1 =  13.0467n       
+ xi160.n1573__net1 =  13.0435n       
+ xi160.n1573__sbuf_out =   1.8000        
+ xi160.n1574__net1 =  13.0440n       
+ xi160.n1575__net1 =  13.0449n       
+ xi160.n1575__sbuf_out =   1.8000        
+ xi160.n1576__net1 =  13.0440n       
+ xi160.n1577__net1 =  13.0408n       
+ xi160.n1577__sbuf_out =   1.8000        
+ xi160.n1578__net1 =  13.0413n       
+ xi160.n1579__net1 =  13.0413n       
+ xi160.n1579__sbuf_out =   1.8000        
+ xi160.n157__net1 =  13.0480n       
+ xi160.n157__net17 =   1.8000        
+ xi160.n157__net7 =   7.3834n       
+ xi160.n157__sbuf_out =   1.8000        
+ xi160.n157__vddio1 =   1.8000        
+ xi160.n157__vss1 =   5.4869n       
+ xi160.n1580__net1 =  13.0422n       
+ xi160.n1581__net1 =  13.0385n       
+ xi160.n1581__sbuf_out =   1.8000        
+ xi160.n1582__net1 =  13.0390n       
+ xi160.n1583__net1 =  13.0399n       
+ xi160.n1583__sbuf_out =   1.8000        
+ xi160.n1584__net1 =  13.0390n       
+ xi160.n1585__net1 =  12.8285n       
+ xi160.n1585__sbuf_out =   1.8000        
+ xi160.n1586__net1 =  12.8276n       
+ xi160.n1587__net1 =  12.8271n       
+ xi160.n1587__sbuf_out =   1.8000        
+ xi160.n1588__net1 =  12.8276n       
+ xi160.n1589__net1 =  12.8197n       
+ xi160.n1589__sbuf_out =   1.8000        
+ xi160.n158__net1 =  13.0480n       
+ xi160.n158__net17 =   1.8000        
+ xi160.n158__sbuf_out =   1.8000        
+ xi160.n158__vddio1 =   1.8000        
+ xi160.n158__vss1 =   5.4782n       
+ xi160.n1590__net1 =  12.8197n       
+ xi160.n1591__net1 =  12.8192n       
+ xi160.n1591__sbuf_out =   1.8000        
+ xi160.n1592__net1 =  12.8206n       
+ xi160.n1593__net1 =  12.8101n       
+ xi160.n1593__sbuf_out =   1.8000        
+ xi160.n1594__net1 =  12.8092n       
+ xi160.n1595__net1 =  12.8087n       
+ xi160.n1595__sbuf_out =   1.8000        
+ xi160.n1596__net1 =  12.8092n       
+ xi160.n1597__net1 =  12.8009n       
+ xi160.n1597__sbuf_out =   1.8000        
+ xi160.n1598__net1 =  12.8009n       
+ xi160.n1599__net1 =  12.8004n       
+ xi160.n1599__sbuf_out =   1.8000        
+ xi160.n159__net1 =  13.0489n       
+ xi160.n159__net17 =   1.8000        
+ xi160.n159__sbuf_out =   1.8000        
+ xi160.n159__vddio1 =   1.8000        
+ xi160.n159__vss1 =   5.4782n       
+ xi160.n15__net1 =  12.8002n       
+ xi160.n15__net17 =   1.8000        
+ xi160.n15__net3 =   1.8000        
+ xi160.n15__net7 =   7.3645n       
+ xi160.n15__sbuf_out =   1.8000        
+ xi160.n15__vddio1 =   1.8000        
+ xi160.n15__vss1 =   9.0149p       
+ xi160.n1600__net1 =  12.8018n       
+ xi160.n1601__net1 =  12.7906n       
+ xi160.n1601__sbuf_out =   1.8000        
+ xi160.n1602__net1 =  12.7897n       
+ xi160.n1603__net1 =  12.7892n       
+ xi160.n1603__sbuf_out =   1.8000        
+ xi160.n1604__net1 =  12.7897n       
+ xi160.n1605__net1 =  12.7809n       
+ xi160.n1605__sbuf_out =   1.8000        
+ xi160.n1606__net1 =  12.7809n       
+ xi160.n1607__net1 =  12.7805n       
+ xi160.n1607__sbuf_out =   1.8000        
+ xi160.n1608__net1 =  12.7818n       
+ xi160.n1609__net1 =  12.7702n       
+ xi160.n1609__sbuf_out =   1.8000        
+ xi160.n160__net1 =  13.0480n       
+ xi160.n160__net17 =   1.8000        
+ xi160.n160__sbuf_out =   1.8000        
+ xi160.n160__vddio1 =   1.8000        
+ xi160.n160__vss1 =   5.4662n       
+ xi160.n1610__net1 =  12.7693n       
+ xi160.n1611__net1 =  12.7688n       
+ xi160.n1611__sbuf_out =   1.8000        
+ xi160.n1612__net1 =  12.7693n       
+ xi160.n1613__net1 =  12.7702n       
+ xi160.n1613__sbuf_out =   1.8000        
+ xi160.n1614__net1 =  12.7702n       
+ xi160.n1615__net1 =  12.7697n       
+ xi160.n1615__sbuf_out =   1.8000        
+ xi160.n1616__net1 =  12.7711n       
+ xi160.n1617__net1 =  12.7720n       
+ xi160.n1617__sbuf_out =   1.8000        
+ xi160.n1618__net1 =  12.7711n       
+ xi160.n1619__net1 =  12.7706n       
+ xi160.n1619__sbuf_out =   1.8000        
+ xi160.n161__net1 =  13.0459n       
+ xi160.n161__net17 =   1.8000        
+ xi160.n161__sbuf_out =   1.8000        
+ xi160.n161__vddio1 =   1.8000        
+ xi160.n161__vss1 =   5.4661n       
+ xi160.n1620__net1 =  12.7711n       
+ xi160.n1621__net1 =  12.7715n       
+ xi160.n1621__sbuf_out =   1.8000        
+ xi160.n1622__net1 =  12.7715n       
+ xi160.n1623__net1 =  12.7711n       
+ xi160.n1623__sbuf_out =   1.8000        
+ xi160.n1624__net1 =  12.7724n       
+ xi160.n1625__net1 =  12.7727n       
+ xi160.n1625__sbuf_out =   1.8000        
+ xi160.n1626__net1 =  12.7718n       
+ xi160.n1627__net1 =  12.7714n       
+ xi160.n1627__sbuf_out =   1.8000        
+ xi160.n1628__net1 =  12.7718n       
+ xi160.n1629__net1 =  13.0241n       
+ xi160.n1629__sbuf_out =   1.8000        
+ xi160.n162__net1 =  13.0459n       
+ xi160.n162__net17 =   1.8000        
+ xi160.n162__sbuf_out =   1.8000        
+ xi160.n162__vddio1 =   1.8000        
+ xi160.n162__vss1 =   5.4505n       
+ xi160.n1630__net1 =  13.0232n       
+ xi160.n1631__net1 =  13.0227n       
+ xi160.n1631__sbuf_out =   1.8000        
+ xi160.n1632__net1 =  13.0232n       
+ xi160.n1633__net1 =  13.0204n       
+ xi160.n1633__sbuf_out =   1.8000        
+ xi160.n1634__net1 =  13.0204n       
+ xi160.n1635__net1 =  13.0199n       
+ xi160.n1635__sbuf_out =   1.8000        
+ xi160.n1636__net1 =  13.0213n       
+ xi160.n1637__net1 =  13.0174n       
+ xi160.n1637__sbuf_out =   1.8000        
+ xi160.n1638__net1 =  13.0165n       
+ xi160.n1639__net1 =  13.0160n       
+ xi160.n1639__sbuf_out =   1.8000        
+ xi160.n163__net1 =  13.0459n       
+ xi160.n163__net17 =   1.8000        
+ xi160.n163__sbuf_out =   1.8000        
+ xi160.n163__vddio1 =   1.8000        
+ xi160.n163__vss1 =   5.4505n       
+ xi160.n1640__net1 =  13.0165n       
+ xi160.n1641__net1 =  13.0133n       
+ xi160.n1641__sbuf_out =   1.8000        
+ xi160.n1642__net1 =  13.0133n       
+ xi160.n1643__net1 =  13.0128n       
+ xi160.n1643__sbuf_out =   1.8000        
+ xi160.n1644__net1 =  13.0141n       
+ xi160.n1645__net1 =  13.0096n       
+ xi160.n1645__sbuf_out =   1.8000        
+ xi160.n1646__net1 =  13.0087n       
+ xi160.n1647__net1 =  13.0083n       
+ xi160.n1647__sbuf_out =   1.8000        
+ xi160.n1648__net1 =  13.0087n       
+ xi160.n1649__net1 =  13.0051n       
+ xi160.n1649__sbuf_out =   1.8000        
+ xi160.n164__net1 =  13.0468n       
+ xi160.n164__net17 =   1.8000        
+ xi160.n164__sbuf_out =   1.8000        
+ xi160.n164__vddio1 =   1.8000        
+ xi160.n164__vss1 =   5.4300n       
+ xi160.n1650__net1 =  13.0051n       
+ xi160.n1651__net1 =  13.0046n       
+ xi160.n1651__sbuf_out =   1.8000        
+ xi160.n1652__net1 =  13.0059n       
+ xi160.n1653__net1 =  13.0008n       
+ xi160.n1653__sbuf_out =   1.8000        
+ xi160.n1654__net1 =  12.9999n       
+ xi160.n1655__net1 =  12.9995n       
+ xi160.n1655__sbuf_out =   1.8000        
+ xi160.n1656__net1 =  12.9999n       
+ xi160.n1657__net1 =  12.9958n       
+ xi160.n1657__sbuf_out =   1.8000        
+ xi160.n1658__net1 =  12.9958n       
+ xi160.n1659__net1 =  12.9953n       
+ xi160.n1659__sbuf_out =   1.8000        
+ xi160.n165__net1 =  13.0440n       
+ xi160.n165__net17 =   1.8000        
+ xi160.n165__sbuf_out =   1.8000        
+ xi160.n165__vddio1 =   1.8000        
+ xi160.n165__vss1 =   5.4300n       
+ xi160.n1660__net1 =  12.9967n       
+ xi160.n1661__net1 =  12.9910n       
+ xi160.n1661__sbuf_out =   1.8000        
+ xi160.n1662__net1 =  12.9901n       
+ xi160.n1663__net1 =  12.9896n       
+ xi160.n1663__sbuf_out =   1.8000        
+ xi160.n1664__net1 =  12.9901n       
+ xi160.n1665__net1 =  12.9855n       
+ xi160.n1665__sbuf_out =   1.8000        
+ xi160.n1666__net1 =  12.9855n       
+ xi160.n1667__net1 =  12.9850n       
+ xi160.n1667__sbuf_out =   1.8000        
+ xi160.n1668__net1 =  12.9864n       
+ xi160.n1669__net1 =  12.9800n       
+ xi160.n1669__sbuf_out =   1.8000        
+ xi160.n166__net1 =  13.0441n       
+ xi160.n166__net17 =   1.8000        
+ xi160.n166__sbuf_out =   1.8000        
+ xi160.n166__vddio1 =   1.8000        
+ xi160.n166__vss1 =   5.3450n       
+ xi160.n1670__net1 =  12.9792n       
+ xi160.n1671__net1 =  12.9787n       
+ xi160.n1671__sbuf_out =   1.8000        
+ xi160.n1672__net1 =  12.9792n       
+ xi160.n1673__net1 =  12.9467n       
+ xi160.n1673__sbuf_out =   1.8000        
+ xi160.n1674__net1 =  12.9471n       
+ xi160.n1675__net1 =  12.9480n       
+ xi160.n1675__sbuf_out =   1.8000        
+ xi160.n1676__net1 =  12.9471n       
+ xi160.n1677__net1 =  12.9397n       
+ xi160.n1677__sbuf_out =   1.8000        
+ xi160.n1678__net1 =  12.9402n       
+ xi160.n1679__net1 =  12.9402n       
+ xi160.n1679__sbuf_out =   1.8000        
+ xi160.n167__net1 =  13.0450n       
+ xi160.n167__net17 =   1.8000        
+ xi160.n167__sbuf_out =   1.8000        
+ xi160.n167__vddio1 =   1.8000        
+ xi160.n167__vss1 =   5.3450n       
+ xi160.n1680__net1 =  12.9411n       
+ xi160.n1681__net1 =  12.9342n       
+ xi160.n1681__sbuf_out =   1.8000        
+ xi160.n1682__net1 =  12.9347n       
+ xi160.n1683__net1 =  12.9356n       
+ xi160.n1683__sbuf_out =   1.8000        
+ xi160.n1684__net1 =  12.9347n       
+ xi160.n1685__net1 =  12.9267n       
+ xi160.n1685__sbuf_out =   1.8000        
+ xi160.n1686__net1 =  12.9272n       
+ xi160.n1687__net1 =  12.9272n       
+ xi160.n1687__sbuf_out =   1.8000        
+ xi160.n1688__net1 =  12.9281n       
+ xi160.n1689__net1 =  12.9207n       
+ xi160.n1689__sbuf_out =   1.8000        
+ xi160.n168__net1 =  13.0441n       
+ xi160.n168__net17 =   1.8000        
+ xi160.n168__sbuf_out =   1.8000        
+ xi160.n168__vss1 =   6.1090n       
+ xi160.n1690__net1 =  12.9211n       
+ xi160.n1691__net1 =  12.9220n       
+ xi160.n1691__sbuf_out =   1.8000        
+ xi160.n1692__net1 =  12.9211n       
+ xi160.n1693__net1 =  12.9125n       
+ xi160.n1693__sbuf_out =   1.8000        
+ xi160.n1694__net1 =  12.9130n       
+ xi160.n1695__net1 =  12.9130n       
+ xi160.n1695__sbuf_out =   1.8000        
+ xi160.n1696__net1 =  12.9139n       
+ xi160.n1697__net1 =  12.9061n       
+ xi160.n1697__sbuf_out =   1.8000        
+ xi160.n1698__net1 =  12.9065n       
+ xi160.n1699__net1 =  12.9074n       
+ xi160.n1699__sbuf_out =   1.8000        
+ xi160.n169__net1 =  13.0413n       
+ xi160.n169__net17 =   1.8000        
+ xi160.n169__sbuf_out =   1.8000        
+ xi160.n169__vddio1 =   1.8000        
+ xi160.n169__vss1 =   6.1351n       
+ xi160.n16__net1 =  12.8016n       
+ xi160.n16__net17 =   1.8000        
+ xi160.n16__net3 =   1.8000        
+ xi160.n16__net7 =   7.3636n       
+ xi160.n16__sbuf_out =   1.8000        
+ xi160.n16__vddio1 =   1.8000        
+ xi160.n16__vss1 =   1.5118n       
+ xi160.n1700__net1 =  12.9065n       
+ xi160.n1701__net1 =  12.8973n       
+ xi160.n1701__sbuf_out =   1.8000        
+ xi160.n1702__net1 =  12.8978n       
+ xi160.n1703__net1 =  12.8978n       
+ xi160.n1703__sbuf_out =   1.8000        
+ xi160.n1704__net1 =  12.8987n       
+ xi160.n1705__net1 =  12.8904n       
+ xi160.n1705__sbuf_out =   1.8000        
+ xi160.n1706__net1 =  12.8909n       
+ xi160.n1707__net1 =  12.8918n       
+ xi160.n1707__sbuf_out =   1.8000        
+ xi160.n1708__net1 =  12.8909n       
+ xi160.n1709__net1 =  12.8811n       
+ xi160.n1709__sbuf_out =   1.8000        
+ xi160.n170__net1 =  13.0414n       
+ xi160.n170__net17 =   1.8000        
+ xi160.n170__sbuf_out =   1.8000        
+ xi160.n170__vddio1 =   1.8000        
+ xi160.n170__vss1 =   6.1328n       
+ xi160.n1710__net1 =  12.8815n       
+ xi160.n1711__net1 =  12.8815n       
+ xi160.n1711__sbuf_out =   1.8000        
+ xi160.n1712__net1 =  12.8824n       
+ xi160.n1713__net1 =  12.8736n       
+ xi160.n1713__sbuf_out =   1.8000        
+ xi160.n1714__net1 =  12.8741n       
+ xi160.n1715__net1 =  12.8750n       
+ xi160.n1715__sbuf_out =   1.8000        
+ xi160.n1716__net1 =  12.8741n       
+ xi160.n1717__net1 =  13.0529n       
+ xi160.n1717__sbuf_out =   1.8000        
+ xi160.n1718__net1 =  13.0534n       
+ xi160.n1719__net1 =  13.0543n       
+ xi160.n1719__sbuf_out =   1.8000        
+ xi160.n171__net1 =  13.0414n       
+ xi160.n171__net17 =   1.8000        
+ xi160.n171__sbuf_out =   1.8000        
+ xi160.n171__vddio1 =   1.8000        
+ xi160.n171__vss1 =   6.1271n       
+ xi160.n1720__net1 =  13.0534n       
+ xi160.n1721__net1 =  13.0526n       
+ xi160.n1721__sbuf_out =   1.8000        
+ xi160.n1722__net1 =  13.0531n       
+ xi160.n1723__net1 =  13.0531n       
+ xi160.n1723__sbuf_out =   1.8000        
+ xi160.n1724__net1 =  13.0540n       
+ xi160.n1725__net1 =  13.0521n       
+ xi160.n1725__sbuf_out =   1.8000        
+ xi160.n1726__net1 =  13.0526n       
+ xi160.n1727__net1 =  13.0535n       
+ xi160.n1727__sbuf_out =   1.8000        
+ xi160.n1728__net1 =  13.0526n       
+ xi160.n1729__net1 =  13.0512n       
+ xi160.n1729__sbuf_out =   1.8000        
+ xi160.n172__net1 =  13.0423n       
+ xi160.n172__net17 =   1.8000        
+ xi160.n172__sbuf_out =   1.8000        
+ xi160.n172__vddio1 =   1.8000        
+ xi160.n172__vss1 =   6.1250n       
+ xi160.n1730__net1 =  13.0517n       
+ xi160.n1731__net1 =  13.0517n       
+ xi160.n1731__sbuf_out =   1.8000        
+ xi160.n1732__net1 =  13.0526n       
+ xi160.n1733__net1 =  13.0503n       
+ xi160.n1733__sbuf_out =   1.8000        
+ xi160.n1734__net1 =  13.0508n       
+ xi160.n1735__net1 =  13.0517n       
+ xi160.n1735__sbuf_out =   1.8000        
+ xi160.n1736__net1 =  13.0508n       
+ xi160.n1737__net1 =  13.0488n       
+ xi160.n1737__sbuf_out =   1.8000        
+ xi160.n1738__net1 =  13.0493n       
+ xi160.n1739__net1 =  13.0493n       
+ xi160.n1739__sbuf_out =   1.8000        
+ xi160.n173__net1 =  13.0390n       
+ xi160.n173__net17 =   1.8000        
+ xi160.n173__sbuf_out =   1.8000        
+ xi160.n173__vddio1 =   1.8000        
+ xi160.n173__vss1 =   6.1192n       
+ xi160.n1740__net1 =  13.0502n       
+ xi160.n1741__net1 =  13.0474n       
+ xi160.n1741__sbuf_out =   1.8000        
+ xi160.n1742__net1 =  13.0479n       
+ xi160.n1743__net1 =  13.0488n       
+ xi160.n1743__sbuf_out =   1.8000        
+ xi160.n1744__net1 =  13.0479n       
+ xi160.n1745__net1 =  13.0453n       
+ xi160.n1745__sbuf_out =   1.8000        
+ xi160.n1746__net1 =  13.0458n       
+ xi160.n1747__net1 =  13.0458n       
+ xi160.n1747__sbuf_out =   1.8000        
+ xi160.n1748__net1 =  13.0467n       
+ xi160.n1749__net1 =  13.0435n       
+ xi160.n1749__sbuf_out =   1.8000        
+ xi160.n174__net1 =  13.0391n       
+ xi160.n174__net17 =   1.8000        
+ xi160.n174__sbuf_out =   1.8000        
+ xi160.n174__vddio1 =   1.8000        
+ xi160.n174__vss1 =   6.1084n       
+ xi160.n1750__net1 =  13.0440n       
+ xi160.n1751__net1 =  13.0449n       
+ xi160.n1751__sbuf_out =   1.8000        
+ xi160.n1752__net1 =  13.0440n       
+ xi160.n1753__net1 =  13.0408n       
+ xi160.n1753__sbuf_out =   1.8000        
+ xi160.n1754__net1 =  13.0413n       
+ xi160.n1755__net1 =  13.0413n       
+ xi160.n1755__sbuf_out =   1.8000        
+ xi160.n1756__net1 =  13.0422n       
+ xi160.n1757__net1 =  13.0385n       
+ xi160.n1757__sbuf_out =   1.8000        
+ xi160.n1758__net1 =  13.0390n       
+ xi160.n1759__net1 =  13.0398n       
+ xi160.n1759__sbuf_out =   1.8000        
+ xi160.n175__net1 =  13.0399n       
+ xi160.n175__net17 =   1.8000        
+ xi160.n175__sbuf_out =   1.8000        
+ xi160.n175__vddio1 =   1.8000        
+ xi160.n175__vss1 =   6.0942n       
+ xi160.n1760__net1 =  13.0390n       
+ xi160.n1761__net1 =  12.8285n       
+ xi160.n1761__sbuf_out =   1.8000        
+ xi160.n1762__net1 =  12.8276n       
+ xi160.n1763__net1 =  12.8271n       
+ xi160.n1763__sbuf_out =   1.8000        
+ xi160.n1764__net1 =  12.8276n       
+ xi160.n1765__net1 =  12.8197n       
+ xi160.n1765__sbuf_out =   1.8000        
+ xi160.n1766__net1 =  12.8197n       
+ xi160.n1767__net1 =  12.8193n       
+ xi160.n1767__sbuf_out =   1.8000        
+ xi160.n1768__net1 =  12.8206n       
+ xi160.n1769__net1 =  12.8101n       
+ xi160.n1769__sbuf_out =   1.8000        
+ xi160.n176__net1 =  13.0391n       
+ xi160.n176__net17 =   1.8000        
+ xi160.n176__sbuf_out =   1.8000        
+ xi160.n176__vddio1 =   1.8000        
+ xi160.n176__vss1 =   6.0825n       
+ xi160.n1770__net1 =  12.8092n       
+ xi160.n1771__net1 =  12.8087n       
+ xi160.n1771__sbuf_out =   1.8000        
+ xi160.n1772__net1 =  12.8092n       
+ xi160.n1773__net1 =  12.8009n       
+ xi160.n1773__sbuf_out =   1.8000        
+ xi160.n1774__net1 =  12.8009n       
+ xi160.n1775__net1 =  12.8004n       
+ xi160.n1775__sbuf_out =   1.8000        
+ xi160.n1776__net1 =  12.8018n       
+ xi160.n1777__net1 =  12.7906n       
+ xi160.n1777__sbuf_out =   1.8000        
+ xi160.n1778__net1 =  12.7897n       
+ xi160.n1779__net1 =  12.7893n       
+ xi160.n1779__sbuf_out =   1.8000        
+ xi160.n177__net1 =  12.8283n       
+ xi160.n177__net17 =   1.8000        
+ xi160.n177__sbuf_out =   1.8000        
+ xi160.n177__vddio1 =   1.8000        
+ xi160.n177__vss1 =   6.0755n       
+ xi160.n1780__net1 =  12.7897n       
+ xi160.n1781__net1 =  12.7809n       
+ xi160.n1781__sbuf_out =   1.8000        
+ xi160.n1782__net1 =  12.7809n       
+ xi160.n1783__net1 =  12.7805n       
+ xi160.n1783__sbuf_out =   1.8000        
+ xi160.n1784__net1 =  12.7818n       
+ xi160.n1785__net1 =  12.7702n       
+ xi160.n1785__sbuf_out =   1.8000        
+ xi160.n1786__net1 =  12.7693n       
+ xi160.n1787__net1 =  12.7688n       
+ xi160.n1787__sbuf_out =   1.8000        
+ xi160.n1788__net1 =  12.7693n       
+ xi160.n1789__net1 =  12.7702n       
+ xi160.n1789__sbuf_out =   1.8000        
+ xi160.n178__net1 =  12.8274n       
+ xi160.n178__net17 =   1.8000        
+ xi160.n178__sbuf_out =   1.8000        
+ xi160.n178__vddio1 =   1.8000        
+ xi160.n178__vss1 =   6.0520n       
+ xi160.n1790__net1 =  12.7702n       
+ xi160.n1791__net1 =  12.7697n       
+ xi160.n1791__sbuf_out =   1.8000        
+ xi160.n1792__net1 =  12.7711n       
+ xi160.n1793__net1 =  12.7720n       
+ xi160.n1793__sbuf_out =   1.8000        
+ xi160.n1794__net1 =  12.7711n       
+ xi160.n1795__net1 =  12.7706n       
+ xi160.n1795__sbuf_out =   1.8000        
+ xi160.n1796__net1 =  12.7711n       
+ xi160.n1797__net1 =  12.7716n       
+ xi160.n1797__sbuf_out =   1.8000        
+ xi160.n1798__net1 =  12.7716n       
+ xi160.n1799__net1 =  12.7711n       
+ xi160.n1799__sbuf_out =   1.8000        
+ xi160.n179__net1 =  12.8270n       
+ xi160.n179__net17 =   1.8000        
+ xi160.n179__sbuf_out =   1.8000        
+ xi160.n179__vddio1 =   1.8000        
+ xi160.n179__vss1 =   6.0059n       
+ xi160.n17__net1 =  12.7904n       
+ xi160.n17__net17 =   1.8000        
+ xi160.n17__net3 =   1.8000        
+ xi160.n17__net7 =   7.3632n       
+ xi160.n17__sbuf_out =   1.8000        
+ xi160.n17__vddio1 =   1.8000        
+ xi160.n17__vss1 =   1.4679n       
+ xi160.n1800__net1 =  12.7725n       
+ xi160.n1801__net1 =  12.7727n       
+ xi160.n1801__sbuf_out =   1.8000        
+ xi160.n1802__net1 =  12.7719n       
+ xi160.n1803__net1 =  12.7714n       
+ xi160.n1803__sbuf_out =   1.8000        
+ xi160.n1804__net1 =  12.7719n       
+ xi160.n1805__net1 =  13.0241n       
+ xi160.n1805__sbuf_out =   1.8000        
+ xi160.n1806__net1 =  13.0232n       
+ xi160.n1807__net1 =  13.0227n       
+ xi160.n1807__sbuf_out =   1.8000        
+ xi160.n1808__net1 =  13.0232n       
+ xi160.n1809__net1 =  13.0204n       
+ xi160.n1809__sbuf_out =   1.8000        
+ xi160.n180__net1 =  12.8274n       
+ xi160.n180__net17 =   1.8000        
+ xi160.n180__sbuf_out =   1.8000        
+ xi160.n180__vddio1 =   1.8000        
+ xi160.n180__vss1 =   6.3328n       
+ xi160.n1810__net1 =  13.0204n       
+ xi160.n1811__net1 =  13.0199n       
+ xi160.n1811__sbuf_out =   1.8000        
+ xi160.n1812__net1 =  13.0213n       
+ xi160.n1813__net1 =  13.0174n       
+ xi160.n1813__sbuf_out =   1.8000        
+ xi160.n1814__net1 =  13.0165n       
+ xi160.n1815__net1 =  13.0160n       
+ xi160.n1815__sbuf_out =   1.8000        
+ xi160.n1816__net1 =  13.0165n       
+ xi160.n1817__net1 =  13.0133n       
+ xi160.n1817__sbuf_out =   1.8000        
+ xi160.n1818__net1 =  13.0133n       
+ xi160.n1819__net1 =  13.0128n       
+ xi160.n1819__sbuf_out =   1.8000        
+ xi160.n181__net1 =  12.8196n       
+ xi160.n181__net17 =   1.8000        
+ xi160.n181__sbuf_out =   1.8000        
+ xi160.n181__vddio1 =   1.8000        
+ xi160.n181__vss1 =   6.3329n       
+ xi160.n1820__net1 =  13.0142n       
+ xi160.n1821__net1 =  13.0096n       
+ xi160.n1821__sbuf_out =   1.8000        
+ xi160.n1822__net1 =  13.0088n       
+ xi160.n1823__net1 =  13.0083n       
+ xi160.n1823__sbuf_out =   1.8000        
+ xi160.n1824__net1 =  13.0088n       
+ xi160.n1825__net1 =  13.0051n       
+ xi160.n1825__sbuf_out =   1.8000        
+ xi160.n1826__net1 =  13.0051n       
+ xi160.n1827__net1 =  13.0046n       
+ xi160.n1827__sbuf_out =   1.8000        
+ xi160.n1828__net1 =  13.0060n       
+ xi160.n1829__net1 =  13.0008n       
+ xi160.n1829__sbuf_out =   1.8000        
+ xi160.n182__net1 =  12.8196n       
+ xi160.n182__net17 =   1.8000        
+ xi160.n182__sbuf_out =   1.8000        
+ xi160.n182__vddio1 =   1.8000        
+ xi160.n182__vss1 =   6.3281n       
+ xi160.n1830__net1 =  13.0000n       
+ xi160.n1831__net1 =  12.9995n       
+ xi160.n1831__sbuf_out =   1.8000        
+ xi160.n1832__net1 =  13.0000n       
+ xi160.n1833__net1 =  12.9958n       
+ xi160.n1833__sbuf_out =   1.8000        
+ xi160.n1834__net1 =  12.9958n       
+ xi160.n1835__net1 =  12.9953n       
+ xi160.n1835__sbuf_out =   1.8000        
+ xi160.n1836__net1 =  12.9967n       
+ xi160.n1837__net1 =  12.9910n       
+ xi160.n1837__sbuf_out =   1.8000        
+ xi160.n1838__net1 =  12.9901n       
+ xi160.n1839__net1 =  12.9896n       
+ xi160.n1839__sbuf_out =   1.8000        
+ xi160.n183__net1 =  12.8191n       
+ xi160.n183__net17 =   1.8000        
+ xi160.n183__sbuf_out =   1.8000        
+ xi160.n183__vddio1 =   1.8000        
+ xi160.n183__vss1 =   6.3282n       
+ xi160.n1840__net1 =  12.9901n       
+ xi160.n1841__net1 =  12.9855n       
+ xi160.n1841__sbuf_out =   1.8000        
+ xi160.n1842__net1 =  12.9855n       
+ xi160.n1843__net1 =  12.9850n       
+ xi160.n1843__sbuf_out =   1.8000        
+ xi160.n1844__net1 =  12.9864n       
+ xi160.n1845__net1 =  12.9801n       
+ xi160.n1845__sbuf_out =   1.8000        
+ xi160.n1846__net1 =  12.9792n       
+ xi160.n1847__net1 =  12.9787n       
+ xi160.n1847__sbuf_out =   1.8000        
+ xi160.n1848__net1 =  12.9792n       
+ xi160.n1849__net1 =  12.9466n       
+ xi160.n1849__sbuf_out =   1.8000        
+ xi160.n184__net1 =  12.8204n       
+ xi160.n184__net17 =   1.8000        
+ xi160.n184__sbuf_out =   1.8000        
+ xi160.n184__vddio1 =   1.8000        
+ xi160.n184__vss1 =   6.3223n       
+ xi160.n1850__net1 =  12.9471n       
+ xi160.n1851__net1 =  12.9480n       
+ xi160.n1851__sbuf_out =   1.8000        
+ xi160.n1852__net1 =  12.9471n       
+ xi160.n1853__net1 =  12.9397n       
+ xi160.n1853__sbuf_out =   1.8000        
+ xi160.n1854__net1 =  12.9402n       
+ xi160.n1855__net1 =  12.9402n       
+ xi160.n1855__sbuf_out =   1.8000        
+ xi160.n1856__net1 =  12.9411n       
+ xi160.n1857__net1 =  12.9342n       
+ xi160.n1857__sbuf_out =   1.8000        
+ xi160.n1858__net1 =  12.9346n       
+ xi160.n1859__net1 =  12.9355n       
+ xi160.n1859__sbuf_out =   1.8000        
+ xi160.n185__net1 =  12.8099n       
+ xi160.n185__net17 =   1.8000        
+ xi160.n185__sbuf_out =   1.8000        
+ xi160.n185__vddio1 =   1.8000        
+ xi160.n185__vss1 =   6.3224n       
+ xi160.n1860__net1 =  12.9346n       
+ xi160.n1861__net1 =  12.9266n       
+ xi160.n1861__sbuf_out =   1.8000        
+ xi160.n1862__net1 =  12.9271n       
+ xi160.n1863__net1 =  12.9271n       
+ xi160.n1863__sbuf_out =   1.8000        
+ xi160.n1864__net1 =  12.9280n       
+ xi160.n1865__net1 =  12.9206n       
+ xi160.n1865__sbuf_out =   1.8000        
+ xi160.n1866__net1 =  12.9211n       
+ xi160.n1867__net1 =  12.9220n       
+ xi160.n1867__sbuf_out =   1.8000        
+ xi160.n1868__net1 =  12.9211n       
+ xi160.n1869__net1 =  12.9125n       
+ xi160.n1869__sbuf_out =   1.8000        
+ xi160.n186__net1 =  12.8090n       
+ xi160.n186__net17 =   1.8000        
+ xi160.n186__sbuf_out =   1.8000        
+ xi160.n186__vddio1 =   1.8000        
+ xi160.n186__vss1 =   6.3146n       
+ xi160.n1870__net1 =  12.9130n       
+ xi160.n1871__net1 =  12.9130n       
+ xi160.n1871__sbuf_out =   1.8000        
+ xi160.n1872__net1 =  12.9139n       
+ xi160.n1873__net1 =  12.9060n       
+ xi160.n1873__sbuf_out =   1.8000        
+ xi160.n1874__net1 =  12.9065n       
+ xi160.n1875__net1 =  12.9074n       
+ xi160.n1875__sbuf_out =   1.8000        
+ xi160.n1876__net1 =  12.9065n       
+ xi160.n1877__net1 =  12.8973n       
+ xi160.n1877__sbuf_out =   1.8000        
+ xi160.n1878__net1 =  12.8978n       
+ xi160.n1879__net1 =  12.8978n       
+ xi160.n1879__sbuf_out =   1.8000        
+ xi160.n187__net1 =  12.8085n       
+ xi160.n187__net17 =   1.8000        
+ xi160.n187__sbuf_out =   1.8000        
+ xi160.n187__vddio1 =   1.8000        
+ xi160.n187__vss1 =   6.3146n       
+ xi160.n1880__net1 =  12.8987n       
+ xi160.n1881__net1 =  12.8904n       
+ xi160.n1881__sbuf_out =   1.8000        
+ xi160.n1882__net1 =  12.8909n       
+ xi160.n1883__net1 =  12.8917n       
+ xi160.n1883__sbuf_out =   1.8000        
+ xi160.n1884__net1 =  12.8909n       
+ xi160.n1885__net1 =  12.8810n       
+ xi160.n1885__sbuf_out =   1.8000        
+ xi160.n1886__net1 =  12.8815n       
+ xi160.n1887__net1 =  12.8815n       
+ xi160.n1887__sbuf_out =   1.8000        
+ xi160.n1888__net1 =  12.8824n       
+ xi160.n1889__net1 =  12.8736n       
+ xi160.n1889__sbuf_out =   1.8000        
+ xi160.n188__net1 =  12.8090n       
+ xi160.n188__net17 =   1.8000        
+ xi160.n188__sbuf_out =   1.8000        
+ xi160.n188__vddio1 =   1.8000        
+ xi160.n188__vss1 =   6.3039n       
+ xi160.n1890__net1 =  12.8741n       
+ xi160.n1891__net1 =  12.8750n       
+ xi160.n1891__sbuf_out =   1.8000        
+ xi160.n1892__net1 =  12.8741n       
+ xi160.n1893__net1 =  13.0529n       
+ xi160.n1893__sbuf_out =   1.8000        
+ xi160.n1894__net1 =  13.0534n       
+ xi160.n1895__net1 =  13.0543n       
+ xi160.n1895__sbuf_out =   1.8000        
+ xi160.n1896__net1 =  13.0534n       
+ xi160.n1897__net1 =  13.0526n       
+ xi160.n1897__sbuf_out =   1.8000        
+ xi160.n1898__net1 =  13.0531n       
+ xi160.n1899__net1 =  13.0531n       
+ xi160.n1899__sbuf_out =   1.8000        
+ xi160.n189__net1 =  12.8007n       
+ xi160.n189__net17 =   1.8000        
+ xi160.n189__sbuf_out =   1.8000        
+ xi160.n189__vddio1 =   1.8000        
+ xi160.n189__vss1 =   6.3040n       
+ xi160.n18__net1 =  12.7895n       
+ xi160.n18__net17 =   1.8000        
+ xi160.n18__net3 =   1.8000        
+ xi160.n18__net7 =   7.3624n       
+ xi160.n18__sbuf_out =   1.8000        
+ xi160.n18__vddio1 =   1.8000        
+ xi160.n18__vss1 =   1.2953n       
+ xi160.n1900__net1 =  13.0540n       
+ xi160.n1901__net1 =  13.0521n       
+ xi160.n1901__sbuf_out =   1.8000        
+ xi160.n1902__net1 =  13.0526n       
+ xi160.n1903__net1 =  13.0535n       
+ xi160.n1903__sbuf_out =   1.8000        
+ xi160.n1904__net1 =  13.0526n       
+ xi160.n1905__net1 =  13.0512n       
+ xi160.n1905__sbuf_out =   1.8000        
+ xi160.n1906__net1 =  13.0517n       
+ xi160.n1907__net1 =  13.0517n       
+ xi160.n1907__sbuf_out =   1.8000        
+ xi160.n1908__net1 =  13.0526n       
+ xi160.n1909__net1 =  13.0503n       
+ xi160.n1909__sbuf_out =   1.8000        
+ xi160.n190__net1 =  12.8007n       
+ xi160.n190__net17 =   1.8000        
+ xi160.n190__sbuf_out =   1.8000        
+ xi160.n190__vddio1 =   1.8000        
+ xi160.n190__vss1 =   6.2900n       
+ xi160.n1910__net1 =  13.0508n       
+ xi160.n1911__net1 =  13.0517n       
+ xi160.n1911__sbuf_out =   1.8000        
+ xi160.n1912__net1 =  13.0508n       
+ xi160.n1913__net1 =  13.0488n       
+ xi160.n1913__sbuf_out =   1.8000        
+ xi160.n1914__net1 =  13.0493n       
+ xi160.n1915__net1 =  13.0493n       
+ xi160.n1915__sbuf_out =   1.8000        
+ xi160.n1916__net1 =  13.0502n       
+ xi160.n1917__net1 =  13.0474n       
+ xi160.n1917__sbuf_out =   1.8000        
+ xi160.n1918__net1 =  13.0479n       
+ xi160.n1919__net1 =  13.0488n       
+ xi160.n1919__sbuf_out =   1.8000        
+ xi160.n191__net1 =  12.8002n       
+ xi160.n191__net17 =   1.8000        
+ xi160.n191__sbuf_out =   1.8000        
+ xi160.n191__vddio1 =   1.8000        
+ xi160.n191__vss1 =   6.2900n       
+ xi160.n1920__net1 =  13.0479n       
+ xi160.n1921__net1 =  13.0453n       
+ xi160.n1921__sbuf_out =   1.8000        
+ xi160.n1922__net1 =  13.0458n       
+ xi160.n1923__net1 =  13.0458n       
+ xi160.n1923__sbuf_out =   1.8000        
+ xi160.n1924__net1 =  13.0467n       
+ xi160.n1925__net1 =  13.0435n       
+ xi160.n1925__sbuf_out =   1.8000        
+ xi160.n1926__net1 =  13.0440n       
+ xi160.n1927__net1 =  13.0448n       
+ xi160.n1927__sbuf_out =   1.8000        
+ xi160.n1928__net1 =  13.0440n       
+ xi160.n1929__net1 =  13.0408n       
+ xi160.n1929__sbuf_out =   1.8000        
+ xi160.n192__net1 =  12.8016n       
+ xi160.n192__net17 =   1.8000        
+ xi160.n192__sbuf_out =   1.8000        
+ xi160.n192__vddio1 =   1.8000        
+ xi160.n192__vss1 =   6.2719n       
+ xi160.n1930__net1 =  13.0412n       
+ xi160.n1931__net1 =  13.0413n       
+ xi160.n1931__sbuf_out =   1.8000        
+ xi160.n1932__net1 =  13.0421n       
+ xi160.n1933__net1 =  13.0385n       
+ xi160.n1933__sbuf_out =   1.8000        
+ xi160.n1934__net1 =  13.0389n       
+ xi160.n1935__net1 =  13.0398n       
+ xi160.n1935__sbuf_out =   1.8000        
+ xi160.n1936__net1 =  13.0389n       
+ xi160.n1937__net1 =  12.8285n       
+ xi160.n1937__sbuf_out =   1.8000        
+ xi160.n1938__net1 =  12.8276n       
+ xi160.n1939__net1 =  12.8272n       
+ xi160.n1939__sbuf_out =   1.8000        
+ xi160.n193__net1 =  12.7904n       
+ xi160.n193__net17 =   1.8000        
+ xi160.n193__sbuf_out =   1.8000        
+ xi160.n193__vddio1 =   1.8000        
+ xi160.n193__vss1 =   6.2719n       
+ xi160.n1940__net1 =  12.8276n       
+ xi160.n1941__net1 =  12.8197n       
+ xi160.n1941__sbuf_out =   1.8000        
+ xi160.n1942__net1 =  12.8197n       
+ xi160.n1943__net1 =  12.8193n       
+ xi160.n1943__sbuf_out =   1.8000        
+ xi160.n1944__net1 =  12.8206n       
+ xi160.n1945__net1 =  12.8101n       
+ xi160.n1945__sbuf_out =   1.8000        
+ xi160.n1946__net1 =  12.8092n       
+ xi160.n1947__net1 =  12.8087n       
+ xi160.n1947__sbuf_out =   1.8000        
+ xi160.n1948__net1 =  12.8092n       
+ xi160.n1949__net1 =  12.8009n       
+ xi160.n1949__sbuf_out =   1.8000        
+ xi160.n194__net1 =  12.7895n       
+ xi160.n194__net17 =   1.8000        
+ xi160.n194__sbuf_out =   1.8000        
+ xi160.n194__vddio1 =   1.8000        
+ xi160.n194__vss1 =   6.1520n       
+ xi160.n1950__net1 =  12.8009n       
+ xi160.n1951__net1 =  12.8004n       
+ xi160.n1951__sbuf_out =   1.8000        
+ xi160.n1952__net1 =  12.8018n       
+ xi160.n1953__net1 =  12.7906n       
+ xi160.n1953__sbuf_out =   1.8000        
+ xi160.n1954__net1 =  12.7897n       
+ xi160.n1955__net1 =  12.7893n       
+ xi160.n1955__sbuf_out =   1.8000        
+ xi160.n1956__net1 =  12.7897n       
+ xi160.n1957__net1 =  12.7810n       
+ xi160.n1957__sbuf_out =   1.8000        
+ xi160.n1958__net1 =  12.7810n       
+ xi160.n1959__net1 =  12.7805n       
+ xi160.n1959__sbuf_out =   1.8000        
+ xi160.n195__net1 =  12.7891n       
+ xi160.n195__net17 =   1.8000        
+ xi160.n195__sbuf_out =   1.8000        
+ xi160.n195__vddio1 =   1.8000        
+ xi160.n195__vss1 =   6.1521n       
+ xi160.n1960__net1 =  12.7819n       
+ xi160.n1961__net1 =  12.7702n       
+ xi160.n1961__sbuf_out =   1.8000        
+ xi160.n1962__net1 =  12.7693n       
+ xi160.n1963__net1 =  12.7688n       
+ xi160.n1963__sbuf_out =   1.8000        
+ xi160.n1964__net1 =  12.7693n       
+ xi160.n1965__net1 =  12.7702n       
+ xi160.n1965__sbuf_out =   1.8000        
+ xi160.n1966__net1 =  12.7702n       
+ xi160.n1967__net1 =  12.7697n       
+ xi160.n1967__sbuf_out =   1.8000        
+ xi160.n1968__net1 =  12.7711n       
+ xi160.n1969__net1 =  12.7720n       
+ xi160.n1969__sbuf_out =   1.8000        
+ xi160.n196__net1 =  12.7895n       
+ xi160.n196__net17 =   1.8000        
+ xi160.n196__sbuf_out =   1.8000        
+ xi160.n196__vddio1 =   1.8000        
+ xi160.n196__vss1 =   6.3899n       
+ xi160.n1970__net1 =  12.7711n       
+ xi160.n1971__net1 =  12.7706n       
+ xi160.n1971__sbuf_out =   1.8000        
+ xi160.n1972__net1 =  12.7711n       
+ xi160.n1973__net1 =  12.7716n       
+ xi160.n1973__sbuf_out =   1.8000        
+ xi160.n1974__net1 =  12.7716n       
+ xi160.n1975__net1 =  12.7711n       
+ xi160.n1975__sbuf_out =   1.8000        
+ xi160.n1976__net1 =  12.7725n       
+ xi160.n1977__net1 =  12.7728n       
+ xi160.n1977__sbuf_out =   1.8000        
+ xi160.n1978__net1 =  12.7719n       
+ xi160.n1979__net1 =  12.7714n       
+ xi160.n1979__sbuf_out =   1.8000        
+ xi160.n197__net1 =  12.7808n       
+ xi160.n197__net17 =   1.8000        
+ xi160.n197__sbuf_out =   1.8000        
+ xi160.n197__vss1 =   6.4149n       
+ xi160.n1980__net1 =  12.7719n       
+ xi160.n1981__net1 =  13.0241n       
+ xi160.n1981__sbuf_out =   1.8000        
+ xi160.n1982__net1 =  13.0232n       
+ xi160.n1983__net1 =  13.0227n       
+ xi160.n1983__sbuf_out =   1.8000        
+ xi160.n1984__net1 =  13.0232n       
+ xi160.n1985__net1 =  13.0204n       
+ xi160.n1985__sbuf_out =   1.8000        
+ xi160.n1986__net1 =  13.0204n       
+ xi160.n1987__net1 =  13.0199n       
+ xi160.n1987__sbuf_out =   1.8000        
+ xi160.n1988__net1 =  13.0213n       
+ xi160.n1989__net1 =  13.0174n       
+ xi160.n1989__sbuf_out =   1.8000        
+ xi160.n198__net1 =  12.7808n       
+ xi160.n198__net17 =   1.8000        
+ xi160.n198__sbuf_out =   1.8000        
+ xi160.n198__vddio1 =   1.8000        
+ xi160.n198__vss1 =   6.4127n       
+ xi160.n1990__net1 =  13.0165n       
+ xi160.n1991__net1 =  13.0160n       
+ xi160.n1991__sbuf_out =   1.8000        
+ xi160.n1992__net1 =  13.0165n       
+ xi160.n1993__net1 =  13.0133n       
+ xi160.n1993__sbuf_out =   1.8000        
+ xi160.n1994__net1 =  13.0133n       
+ xi160.n1995__net1 =  13.0128n       
+ xi160.n1995__sbuf_out =   1.8000        
+ xi160.n1996__net1 =  13.0142n       
+ xi160.n1997__net1 =  13.0097n       
+ xi160.n1997__sbuf_out =   1.8000        
+ xi160.n1998__net1 =  13.0088n       
+ xi160.n1999__net1 =  13.0083n       
+ xi160.n1999__sbuf_out =   1.8000        
+ xi160.n199__net1 =  12.7803n       
+ xi160.n199__net17 =   1.8000        
+ xi160.n199__sbuf_out =   1.8000        
+ xi160.n199__vddio1 =   1.8000        
+ xi160.n199__vss1 =   6.4072n       
+ xi160.n19__net1 =  12.7890n       
+ xi160.n19__net17 =   1.8000        
+ xi160.n19__net3 =   1.8000        
+ xi160.n19__net7 =   7.3613n       
+ xi160.n19__sbuf_out =   1.8000        
+ xi160.n19__vddio1 =   1.8000        
+ xi160.n19__vss1 =   1.1330n       
+ xi160.n1__sbuf_in =  22.4584n       
+ xi160.n1__sbuf_out =   1.8000        
+ xi160.n1__vddio1 =   1.8000        
+ xi160.n1__vss1 =   1.5633n       
+ xi160.n2000__net1 =  13.0088n       
+ xi160.n2001__net1 =  13.0051n       
+ xi160.n2001__sbuf_out =   1.8000        
+ xi160.n2002__net1 =  13.0051n       
+ xi160.n2003__net1 =  13.0046n       
+ xi160.n2003__sbuf_out =   1.8000        
+ xi160.n2004__net1 =  13.0060n       
+ xi160.n2005__net1 =  13.0008n       
+ xi160.n2005__sbuf_out =   1.8000        
+ xi160.n2006__net1 =  13.0000n       
+ xi160.n2007__net1 =  12.9995n       
+ xi160.n2007__sbuf_out =   1.8000        
+ xi160.n2008__net1 =  13.0000n       
+ xi160.n2009__net1 =  12.9958n       
+ xi160.n2009__sbuf_out =   1.8000        
+ xi160.n200__net1 =  12.7817n       
+ xi160.n200__net17 =   1.8000        
+ xi160.n200__sbuf_out =   1.8000        
+ xi160.n200__vddio1 =   1.8000        
+ xi160.n200__vss1 =   6.4052n       
+ xi160.n2010__net1 =  12.9958n       
+ xi160.n2011__net1 =  12.9953n       
+ xi160.n2011__sbuf_out =   1.8000        
+ xi160.n2012__net1 =  12.9967n       
+ xi160.n2013__net1 =  12.9910n       
+ xi160.n2013__sbuf_out =   1.8000        
+ xi160.n2014__net1 =  12.9901n       
+ xi160.n2015__net1 =  12.9896n       
+ xi160.n2015__sbuf_out =   1.8000        
+ xi160.n2016__net1 =  12.9901n       
+ xi160.n2017__net1 =  12.9855n       
+ xi160.n2017__sbuf_out =   1.8000        
+ xi160.n2018__net1 =  12.9855n       
+ xi160.n2019__net1 =  12.9850n       
+ xi160.n2019__sbuf_out =   1.8000        
+ xi160.n201__net1 =  12.7700n       
+ xi160.n201__net17 =   1.8000        
+ xi160.n201__sbuf_out =   1.8000        
+ xi160.n201__vddio1 =   1.8000        
+ xi160.n201__vss1 =   6.3997n       
+ xi160.n2020__net1 =  12.9864n       
+ xi160.n2021__net1 =  12.9801n       
+ xi160.n2021__sbuf_out =   1.8000        
+ xi160.n2022__net1 =  12.9792n       
+ xi160.n2023__net1 =  12.9787n       
+ xi160.n2023__sbuf_out =   1.8000        
+ xi160.n2024__net1 =  12.9792n       
+ xi160.n2025__net1 =  12.9466n       
+ xi160.n2025__sbuf_out =   1.8000        
+ xi160.n2026__net1 =  12.9471n       
+ xi160.n2027__net1 =  12.9480n       
+ xi160.n2027__sbuf_out =   1.8000        
+ xi160.n2028__net1 =  12.9471n       
+ xi160.n2029__net1 =  12.9397n       
+ xi160.n2029__sbuf_out =   1.8000        
+ xi160.n202__net1 =  12.7691n       
+ xi160.n202__net17 =   1.8000        
+ xi160.n202__sbuf_out =   1.8000        
+ xi160.n202__vddio1 =   1.8000        
+ xi160.n202__vss1 =   6.3893n       
+ xi160.n2030__net1 =  12.9402n       
+ xi160.n2031__net1 =  12.9402n       
+ xi160.n2031__sbuf_out =   1.8000        
+ xi160.n2032__net1 =  12.9411n       
+ xi160.n2033__net1 =  12.9341n       
+ xi160.n2033__sbuf_out =   1.8000        
+ xi160.n2034__net1 =  12.9346n       
+ xi160.n2035__net1 =  12.9355n       
+ xi160.n2035__sbuf_out =   1.8000        
+ xi160.n2036__net1 =  12.9346n       
+ xi160.n2037__net1 =  12.9266n       
+ xi160.n2037__sbuf_out =   1.8000        
+ xi160.n2038__net1 =  12.9271n       
+ xi160.n2039__net1 =  12.9271n       
+ xi160.n2039__sbuf_out =   1.8000        
+ xi160.n203__net1 =  12.7686n       
+ xi160.n203__net17 =   1.8000        
+ xi160.n203__sbuf_out =   1.8000        
+ xi160.n203__vddio1 =   1.8000        
+ xi160.n203__vss1 =   6.3757n       
+ xi160.n2040__net1 =  12.9280n       
+ xi160.n2041__net1 =  12.9206n       
+ xi160.n2041__sbuf_out =   1.8000        
+ xi160.n2042__net1 =  12.9211n       
+ xi160.n2043__net1 =  12.9220n       
+ xi160.n2043__sbuf_out =   1.8000        
+ xi160.n2044__net1 =  12.9211n       
+ xi160.n2045__net1 =  12.9125n       
+ xi160.n2045__sbuf_out =   1.8000        
+ xi160.n2046__net1 =  12.9130n       
+ xi160.n2047__net1 =  12.9130n       
+ xi160.n2047__sbuf_out =   1.8000        
+ xi160.n2048__net1 =  12.9139n       
+ xi160.n2049__net1 =  12.9060n       
+ xi160.n2049__sbuf_out =   1.8000        
+ xi160.n204__net1 =  12.7691n       
+ xi160.n204__net17 =   1.8000        
+ xi160.n204__sbuf_out =   1.8000        
+ xi160.n204__vddio1 =   1.8000        
+ xi160.n204__vss1 =   6.3646n       
+ xi160.n2050__net1 =  12.9065n       
+ xi160.n2051__net1 =  12.9074n       
+ xi160.n2051__sbuf_out =   1.8000        
+ xi160.n2052__net1 =  12.9065n       
+ xi160.n2053__net1 =  12.8973n       
+ xi160.n2053__sbuf_out =   1.8000        
+ xi160.n2054__net1 =  12.8978n       
+ xi160.n2055__net1 =  12.8978n       
+ xi160.n2055__sbuf_out =   1.8000        
+ xi160.n2056__net1 =  12.8987n       
+ xi160.n2057__net1 =  12.8903n       
+ xi160.n2057__sbuf_out =   1.8000        
+ xi160.n2058__net1 =  12.8908n       
+ xi160.n2059__net1 =  12.8917n       
+ xi160.n2059__sbuf_out =   1.8000        
+ xi160.n205__net1 =  12.7700n       
+ xi160.n205__net17 =   1.8000        
+ xi160.n205__sbuf_out =   1.8000        
+ xi160.n205__vddio1 =   1.8000        
+ xi160.n205__vss1 =   6.3579n       
+ xi160.n2060__net1 =  12.8908n       
+ xi160.n2061__net1 =  12.8810n       
+ xi160.n2061__sbuf_out =   1.8000        
+ xi160.n2062__net1 =  12.8815n       
+ xi160.n2063__net1 =  12.8815n       
+ xi160.n2063__sbuf_out =   1.8000        
+ xi160.n2064__net1 =  12.8824n       
+ xi160.n2065__net1 =  12.8736n       
+ xi160.n2065__sbuf_out =   1.8000        
+ xi160.n2066__net1 =  12.8741n       
+ xi160.n2067__net1 =  12.8750n       
+ xi160.n2067__sbuf_out =   1.8000        
+ xi160.n2068__net1 =  12.8741n       
+ xi160.n2069__net1 =  13.0529n       
+ xi160.n2069__sbuf_out =   1.8000        
+ xi160.n206__net1 =  12.7700n       
+ xi160.n206__net17 =   1.8000        
+ xi160.n206__sbuf_out =   1.8000        
+ xi160.n206__vddio1 =   1.8000        
+ xi160.n206__vss1 =   6.3354n       
+ xi160.n2070__net1 =  13.0533n       
+ xi160.n2071__net1 =  13.0542n       
+ xi160.n2071__sbuf_out =   1.8000        
+ xi160.n2072__net1 =  13.0533n       
+ xi160.n2073__net1 =  13.0526n       
+ xi160.n2073__sbuf_out =   1.8000        
+ xi160.n2074__net1 =  13.0530n       
+ xi160.n2075__net1 =  13.0530n       
+ xi160.n2075__sbuf_out =   1.8000        
+ xi160.n2076__net1 =  13.0539n       
+ xi160.n2077__net1 =  13.0521n       
+ xi160.n2077__sbuf_out =   1.8000        
+ xi160.n2078__net1 =  13.0526n       
+ xi160.n2079__net1 =  13.0535n       
+ xi160.n2079__sbuf_out =   1.8000        
+ xi160.n207__net1 =  12.7695n       
+ xi160.n207__net17 =   1.8000        
+ xi160.n207__sbuf_out =   1.8000        
+ xi160.n207__vddio1 =   1.8000        
+ xi160.n207__vss1 =   6.2913n       
+ xi160.n2080__net1 =  13.0526n       
+ xi160.n2081__net1 =  13.0512n       
+ xi160.n2081__sbuf_out =   1.8000        
+ xi160.n2082__net1 =  13.0517n       
+ xi160.n2083__net1 =  13.0517n       
+ xi160.n2083__sbuf_out =   1.8000        
+ xi160.n2084__net1 =  13.0526n       
+ xi160.n2085__net1 =  13.0503n       
+ xi160.n2085__sbuf_out =   1.8000        
+ xi160.n2086__net1 =  13.0508n       
+ xi160.n2087__net1 =  13.0516n       
+ xi160.n2087__sbuf_out =   1.8000        
+ xi160.n2088__net1 =  13.0508n       
+ xi160.n2089__net1 =  13.0488n       
+ xi160.n2089__sbuf_out =   1.8000        
+ xi160.n208__net1 =  12.7709n       
+ xi160.n208__net17 =   1.8000        
+ xi160.n208__sbuf_out =   1.8000        
+ xi160.n208__vddio1 =   1.8000        
+ xi160.n208__vss1 =   6.6040n       
+ xi160.n2090__net1 =  13.0493n       
+ xi160.n2091__net1 =  13.0493n       
+ xi160.n2091__sbuf_out =   1.8000        
+ xi160.n2092__net1 =  13.0502n       
+ xi160.n2093__net1 =  13.0474n       
+ xi160.n2093__sbuf_out =   1.8000        
+ xi160.n2094__net1 =  13.0479n       
+ xi160.n2095__net1 =  13.0488n       
+ xi160.n2095__sbuf_out =   1.8000        
+ xi160.n2096__net1 =  13.0479n       
+ xi160.n2097__net1 =  13.0453n       
+ xi160.n2097__sbuf_out =   1.8000        
+ xi160.n2098__net1 =  13.0458n       
+ xi160.n2099__net1 =  13.0458n       
+ xi160.n2099__sbuf_out =   1.8000        
+ xi160.n209__net1 =  12.7718n       
+ xi160.n209__net17 =   1.8000        
+ xi160.n209__sbuf_out =   1.8000        
+ xi160.n209__vddio1 =   1.8000        
+ xi160.n209__vss1 =   6.6040n       
+ xi160.n20__net1 =  12.7895n       
+ xi160.n20__net17 =   1.8000        
+ xi160.n20__net3 =   1.8000        
+ xi160.n20__net7 =   7.3605n       
+ xi160.n20__sbuf_out =   1.8000        
+ xi160.n20__vddio1 =   1.8000        
+ xi160.n20__vss1 = 969.1858p       
+ xi160.n2100__net1 =  13.0467n       
+ xi160.n2101__net1 =  13.0434n       
+ xi160.n2101__sbuf_out =   1.8000        
+ xi160.n2102__net1 =  13.0439n       
+ xi160.n2103__net1 =  13.0448n       
+ xi160.n2103__sbuf_out =   1.8000        
+ xi160.n2104__net1 =  13.0439n       
+ xi160.n2105__net1 =  13.0407n       
+ xi160.n2105__sbuf_out =   1.8000        
+ xi160.n2106__net1 =  13.0412n       
+ xi160.n2107__net1 =  13.0412n       
+ xi160.n2107__sbuf_out =   1.8000        
+ xi160.n2108__net1 =  13.0421n       
+ xi160.n2109__net1 =  13.0384n       
+ xi160.n2109__sbuf_out =   1.8000        
+ xi160.n210__net1 =  12.7709n       
+ xi160.n210__net17 =   1.8000        
+ xi160.n210__sbuf_out =   1.8000        
+ xi160.n210__vddio1 =   1.8000        
+ xi160.n210__vss1 =   6.5995n       
+ xi160.n2110__net1 =  13.0389n       
+ xi160.n2111__net1 =  13.0398n       
+ xi160.n2111__sbuf_out =   1.8000        
+ xi160.n2112__net1 =  13.0389n       
+ xi160.n2113__net1 =  12.8285n       
+ xi160.n2113__sbuf_out =   1.8000        
+ xi160.n2114__net1 =  12.8276n       
+ xi160.n2115__net1 =  12.8272n       
+ xi160.n2115__sbuf_out =   1.8000        
+ xi160.n2116__net1 =  12.8276n       
+ xi160.n2117__net1 =  12.8198n       
+ xi160.n2117__sbuf_out =   1.8000        
+ xi160.n2118__net1 =  12.8198n       
+ xi160.n2119__net1 =  12.8193n       
+ xi160.n2119__sbuf_out =   1.8000        
+ xi160.n211__net1 =  12.7704n       
+ xi160.n211__net17 =   1.8000        
+ xi160.n211__sbuf_out =   1.8000        
+ xi160.n211__vddio1 =   1.8000        
+ xi160.n211__vss1 =   6.5995n       
+ xi160.n2120__net1 =  12.8206n       
+ xi160.n2121__net1 =  12.8101n       
+ xi160.n2121__sbuf_out =   1.8000        
+ xi160.n2122__net1 =  12.8092n       
+ xi160.n2123__net1 =  12.8087n       
+ xi160.n2123__sbuf_out =   1.8000        
+ xi160.n2124__net1 =  12.8092n       
+ xi160.n2125__net1 =  12.8009n       
+ xi160.n2125__sbuf_out =   1.8000        
+ xi160.n2126__net1 =  12.8009n       
+ xi160.n2127__net1 =  12.8004n       
+ xi160.n2127__sbuf_out =   1.8000        
+ xi160.n2128__net1 =  12.8018n       
+ xi160.n2129__net1 =  12.7906n       
+ xi160.n2129__sbuf_out =   1.8000        
+ xi160.n212__net1 =  12.7709n       
+ xi160.n212__net17 =   1.8000        
+ xi160.n212__sbuf_out =   1.8000        
+ xi160.n212__vddio1 =   1.8000        
+ xi160.n212__vss1 =   6.5940n       
+ xi160.n2130__net1 =  12.7897n       
+ xi160.n2131__net1 =  12.7893n       
+ xi160.n2131__sbuf_out =   1.8000        
+ xi160.n2132__net1 =  12.7897n       
+ xi160.n2133__net1 =  12.7810n       
+ xi160.n2133__sbuf_out =   1.8000        
+ xi160.n2134__net1 =  12.7810n       
+ xi160.n2135__net1 =  12.7805n       
+ xi160.n2135__sbuf_out =   1.8000        
+ xi160.n2136__net1 =  12.7819n       
+ xi160.n2137__net1 =  12.7702n       
+ xi160.n2137__sbuf_out =   1.8000        
+ xi160.n2138__net1 =  12.7693n       
+ xi160.n2139__net1 =  12.7688n       
+ xi160.n2139__sbuf_out =   1.8000        
+ xi160.n213__net1 =  12.7714n       
+ xi160.n213__net17 =   1.8000        
+ xi160.n213__sbuf_out =   1.8000        
+ xi160.n213__vddio1 =   1.8000        
+ xi160.n213__vss1 =   6.5940n       
+ xi160.n2140__net1 =  12.7693n       
+ xi160.n2141__net1 =  12.7702n       
+ xi160.n2141__sbuf_out =   1.8000        
+ xi160.n2142__net1 =  12.7702n       
+ xi160.n2143__net1 =  12.7697n       
+ xi160.n2143__sbuf_out =   1.8000        
+ xi160.n2144__net1 =  12.7711n       
+ xi160.n2145__net1 =  12.7720n       
+ xi160.n2145__sbuf_out =   1.8000        
+ xi160.n2146__net1 =  12.7711n       
+ xi160.n2147__net1 =  12.7706n       
+ xi160.n2147__sbuf_out =   1.8000        
+ xi160.n2148__net1 =  12.7711n       
+ xi160.n2149__net1 =  12.7716n       
+ xi160.n2149__sbuf_out =   1.8000        
+ xi160.n214__net1 =  12.7714n       
+ xi160.n214__net17 =   1.8000        
+ xi160.n214__sbuf_out =   1.8000        
+ xi160.n214__vddio1 =   1.8000        
+ xi160.n214__vss1 =   6.5866n       
+ xi160.n2150__net1 =  12.7716n       
+ xi160.n2151__net1 =  12.7711n       
+ xi160.n2151__sbuf_out =   1.8000        
+ xi160.n2152__net1 =  12.7725n       
+ xi160.n2153__net1 =  12.7728n       
+ xi160.n2153__sbuf_out =   1.8000        
+ xi160.n2154__net1 =  12.7719n       
+ xi160.n2155__net1 =  12.7714n       
+ xi160.n2155__sbuf_out =   1.8000        
+ xi160.n2156__net1 =  12.7719n       
+ xi160.n2157__net1 =  13.0241n       
+ xi160.n2157__sbuf_out =   1.8000        
+ xi160.n2158__net1 =  13.0232n       
+ xi160.n2159__net1 =  13.0227n       
+ xi160.n2159__sbuf_out =   1.8000        
+ xi160.n215__net1 =  12.7709n       
+ xi160.n215__net17 =   1.8000        
+ xi160.n215__sbuf_out =   1.8000        
+ xi160.n215__vddio1 =   1.8000        
+ xi160.n215__vss1 =   6.5866n       
+ xi160.n2160__net1 =  13.0232n       
+ xi160.n2161__net1 =  13.0204n       
+ xi160.n2161__sbuf_out =   1.8000        
+ xi160.n2162__net1 =  13.0204n       
+ xi160.n2163__net1 =  13.0199n       
+ xi160.n2163__sbuf_out =   1.8000        
+ xi160.n2164__net1 =  13.0213n       
+ xi160.n2165__net1 =  13.0174n       
+ xi160.n2165__sbuf_out =   1.8000        
+ xi160.n2166__net1 =  13.0165n       
+ xi160.n2167__net1 =  13.0160n       
+ xi160.n2167__sbuf_out =   1.8000        
+ xi160.n2168__net1 =  13.0165n       
+ xi160.n2169__net1 =  13.0133n       
+ xi160.n2169__sbuf_out =   1.8000        
+ xi160.n216__net1 =  12.7723n       
+ xi160.n216__net17 =   1.8000        
+ xi160.n216__sbuf_out =   1.8000        
+ xi160.n216__vddio1 =   1.8000        
+ xi160.n216__vss1 =   6.5764n       
+ xi160.n2170__net1 =  13.0133n       
+ xi160.n2171__net1 =  13.0128n       
+ xi160.n2171__sbuf_out =   1.8000        
+ xi160.n2172__net1 =  13.0142n       
+ xi160.n2173__net1 =  13.0097n       
+ xi160.n2173__sbuf_out =   1.8000        
+ xi160.n2174__net1 =  13.0088n       
+ xi160.n2175__net1 =  13.0083n       
+ xi160.n2175__sbuf_out =   1.8000        
+ xi160.n2176__net1 =  13.0088n       
+ xi160.n2177__net1 =  13.0051n       
+ xi160.n2177__sbuf_out =   1.8000        
+ xi160.n2178__net1 =  13.0051n       
+ xi160.n2179__net1 =  13.0046n       
+ xi160.n2179__sbuf_out =   1.8000        
+ xi160.n217__net1 =  12.7726n       
+ xi160.n217__net17 =   1.8000        
+ xi160.n217__sbuf_out =   1.8000        
+ xi160.n217__vddio1 =   1.8000        
+ xi160.n217__vss1 =   6.5764n       
+ xi160.n2180__net1 =  13.0060n       
+ xi160.n2181__net1 =  13.0009n       
+ xi160.n2181__sbuf_out =   1.8000        
+ xi160.n2182__net1 =  13.0000n       
+ xi160.n2183__net1 =  12.9995n       
+ xi160.n2183__sbuf_out =   1.8000        
+ xi160.n2184__net1 =  13.0000n       
+ xi160.n2185__net1 =  12.9958n       
+ xi160.n2185__sbuf_out =   1.8000        
+ xi160.n2186__net1 =  12.9958n       
+ xi160.n2187__net1 =  12.9953n       
+ xi160.n2187__sbuf_out =   1.8000        
+ xi160.n2188__net1 =  12.9967n       
+ xi160.n2189__net1 =  12.9910n       
+ xi160.n2189__sbuf_out =   1.8000        
+ xi160.n218__net1 =  12.7717n       
+ xi160.n218__net17 =   1.8000        
+ xi160.n218__sbuf_out =   1.8000        
+ xi160.n218__vddio1 =   1.8000        
+ xi160.n218__vss1 =   6.5631n       
+ xi160.n2190__net1 =  12.9901n       
+ xi160.n2191__net1 =  12.9896n       
+ xi160.n2191__sbuf_out =   1.8000        
+ xi160.n2192__net1 =  12.9901n       
+ xi160.n2193__net1 =  12.9855n       
+ xi160.n2193__sbuf_out =   1.8000        
+ xi160.n2194__net1 =  12.9855n       
+ xi160.n2195__net1 =  12.9850n       
+ xi160.n2195__sbuf_out =   1.8000        
+ xi160.n2196__net1 =  12.9864n       
+ xi160.n2197__net1 =  12.9801n       
+ xi160.n2197__sbuf_out =   1.8000        
+ xi160.n2198__net1 =  12.9792n       
+ xi160.n2199__net1 =  12.9787n       
+ xi160.n2199__sbuf_out =   1.8000        
+ xi160.n219__net1 =  12.7712n       
+ xi160.n219__net17 =   1.8000        
+ xi160.n219__sbuf_out =   1.8000        
+ xi160.n219__vddio1 =   1.8000        
+ xi160.n219__vss1 =   6.5631n       
+ xi160.n21__net1 =  12.7807n       
+ xi160.n21__net17 =   1.8000        
+ xi160.n21__net3 =   1.8000        
+ xi160.n21__net7 =   7.3588n       
+ xi160.n21__sbuf_out =   1.8000        
+ xi160.n21__vddio1 =   1.8000        
+ xi160.n21__vss1 = 794.4984p       
+ xi160.n2200__net1 =  12.9792n       
+ xi160.n2201__net1 =  12.9466n       
+ xi160.n2201__sbuf_out =   1.8000        
+ xi160.n2202__net1 =  12.9471n       
+ xi160.n2203__net1 =  12.9479n       
+ xi160.n2203__sbuf_out =   1.8000        
+ xi160.n2204__net1 =  12.9471n       
+ xi160.n2205__net1 =  12.9397n       
+ xi160.n2205__sbuf_out =   1.8000        
+ xi160.n2206__net1 =  12.9401n       
+ xi160.n2207__net1 =  12.9401n       
+ xi160.n2207__sbuf_out =   1.8000        
+ xi160.n2208__net1 =  12.9410n       
+ xi160.n2209__net1 =  12.9341n       
+ xi160.n2209__sbuf_out =   1.8000        
+ xi160.n220__net1 =  12.7717n       
+ xi160.n220__net17 =   1.8000        
+ xi160.n220__sbuf_out =   1.8000        
+ xi160.n220__vddio1 =   1.8000        
+ xi160.n220__vss1 =   6.5457n       
+ xi160.n2210__net1 =  12.9346n       
+ xi160.n2211__net1 =  12.9355n       
+ xi160.n2211__sbuf_out =   1.8000        
+ xi160.n2212__net1 =  12.9346n       
+ xi160.n2213__net1 =  12.9266n       
+ xi160.n2213__sbuf_out =   1.8000        
+ xi160.n2214__net1 =  12.9271n       
+ xi160.n2215__net1 =  12.9271n       
+ xi160.n2215__sbuf_out =   1.8000        
+ xi160.n2216__net1 =  12.9280n       
+ xi160.n2217__net1 =  12.9206n       
+ xi160.n2217__sbuf_out =   1.8000        
+ xi160.n2218__net1 =  12.9211n       
+ xi160.n2219__net1 =  12.9220n       
+ xi160.n2219__sbuf_out =   1.8000        
+ xi160.n221__net1 =  13.0239n       
+ xi160.n221__net17 =   1.8000        
+ xi160.n221__sbuf_out =   1.8000        
+ xi160.n221__vddio1 =   1.8000        
+ xi160.n221__vss1 =   6.5457n       
+ xi160.n2220__net1 =  12.9211n       
+ xi160.n2221__net1 =  12.9125n       
+ xi160.n2221__sbuf_out =   1.8000        
+ xi160.n2222__net1 =  12.9129n       
+ xi160.n2223__net1 =  12.9129n       
+ xi160.n2223__sbuf_out =   1.8000        
+ xi160.n2224__net1 =  12.9138n       
+ xi160.n2225__net1 =  12.9060n       
+ xi160.n2225__sbuf_out =   1.8000        
+ xi160.n2226__net1 =  12.9065n       
+ xi160.n2227__net1 =  12.9073n       
+ xi160.n2227__sbuf_out =   1.8000        
+ xi160.n2228__net1 =  12.9065n       
+ xi160.n2229__net1 =  12.8973n       
+ xi160.n2229__sbuf_out =   1.8000        
+ xi160.n222__net1 =  13.0230n       
+ xi160.n222__net17 =   1.8000        
+ xi160.n222__sbuf_out =   1.8000        
+ xi160.n222__vddio1 =   1.8000        
+ xi160.n222__vss1 =   6.4311n       
+ xi160.n2230__net1 =  12.8977n       
+ xi160.n2231__net1 =  12.8977n       
+ xi160.n2231__sbuf_out =   1.8000        
+ xi160.n2232__net1 =  12.8986n       
+ xi160.n2233__net1 =  12.8903n       
+ xi160.n2233__sbuf_out =   1.8000        
+ xi160.n2234__net1 =  12.8908n       
+ xi160.n2235__net1 =  12.8917n       
+ xi160.n2235__sbuf_out =   1.8000        
+ xi160.n2236__net1 =  12.8908n       
+ xi160.n2237__net1 =  12.8810n       
+ xi160.n2237__sbuf_out =   1.8000        
+ xi160.n2238__net1 =  12.8815n       
+ xi160.n2239__net1 =  12.8815n       
+ xi160.n2239__sbuf_out =   1.8000        
+ xi160.n223__net1 =  13.0225n       
+ xi160.n223__net17 =   1.8000        
+ xi160.n223__sbuf_out =   1.8000        
+ xi160.n223__vddio1 =   1.8000        
+ xi160.n223__vss1 =   6.4311n       
+ xi160.n2240__net1 =  12.8824n       
+ xi160.n2241__net1 =  12.8736n       
+ xi160.n2241__sbuf_out =   1.8000        
+ xi160.n2242__net1 =  12.8741n       
+ xi160.n2243__net1 =  12.8749n       
+ xi160.n2243__sbuf_out =   1.8000        
+ xi160.n2244__net1 =  12.8741n       
+ xi160.n2245__net1 =  13.0528n       
+ xi160.n2245__sbuf_out =   1.8000        
+ xi160.n2246__net1 =  13.0533n       
+ xi160.n2247__net1 =  13.0542n       
+ xi160.n2247__sbuf_out =   1.8000        
+ xi160.n2248__net1 =  13.0533n       
+ xi160.n2249__net1 =  13.0525n       
+ xi160.n2249__sbuf_out =   1.8000        
+ xi160.n224__net1 =  13.0230n       
+ xi160.n224__net17 =   1.8000        
+ xi160.n224__sbuf_out =   1.8000        
+ xi160.n224__vddio1 =   1.8000        
+ xi160.n224__vss1 =   6.4351n       
+ xi160.n2250__net1 =  13.0530n       
+ xi160.n2251__net1 =  13.0530n       
+ xi160.n2251__sbuf_out =   1.8000        
+ xi160.n2252__net1 =  13.0539n       
+ xi160.n2253__net1 =  13.0521n       
+ xi160.n2253__sbuf_out =   1.8000        
+ xi160.n2254__net1 =  13.0526n       
+ xi160.n2255__net1 =  13.0534n       
+ xi160.n2255__sbuf_out =   1.8000        
+ xi160.n2256__net1 =  13.0526n       
+ xi160.n2257__net1 =  13.0512n       
+ xi160.n2257__sbuf_out =   1.8000        
+ xi160.n2258__net1 =  13.0517n       
+ xi160.n2259__net1 =  13.0517n       
+ xi160.n2259__sbuf_out =   1.8000        
+ xi160.n225__net1 =  13.0202n       
+ xi160.n225__net17 =   1.8000        
+ xi160.n225__sbuf_out =   1.8000        
+ xi160.n225__vddio1 =   1.8000        
+ xi160.n225__vss1 =   6.4476n       
+ xi160.n2260__net1 =  13.0526n       
+ xi160.n2261__net1 =  13.0503n       
+ xi160.n2261__sbuf_out =   1.8000        
+ xi160.n2262__net1 =  13.0507n       
+ xi160.n2263__net1 =  13.0516n       
+ xi160.n2263__sbuf_out =   1.8000        
+ xi160.n2264__net1 =  13.0507n       
+ xi160.n2265__net1 =  13.0488n       
+ xi160.n2265__sbuf_out =   1.8000        
+ xi160.n2266__net1 =  13.0492n       
+ xi160.n2267__net1 =  13.0492n       
+ xi160.n2267__sbuf_out =   1.8000        
+ xi160.n2268__net1 =  13.0501n       
+ xi160.n2269__net1 =  13.0474n       
+ xi160.n2269__sbuf_out =   1.8000        
+ xi160.n226__net1 =  13.0202n       
+ xi160.n226__net17 =   1.8000        
+ xi160.n226__sbuf_out =   1.8000        
+ xi160.n226__vss1 =   6.4465n       
+ xi160.n2270__net1 =  13.0479n       
+ xi160.n2271__net1 =  13.0487n       
+ xi160.n2271__sbuf_out =   1.8000        
+ xi160.n2272__net1 =  13.0479n       
+ xi160.n2273__net1 =  13.0453n       
+ xi160.n2273__sbuf_out =   1.8000        
+ xi160.n2274__net1 =  13.0457n       
+ xi160.n2275__net1 =  13.0457n       
+ xi160.n2275__sbuf_out =   1.8000        
+ xi160.n2276__net1 =  13.0466n       
+ xi160.n2277__net1 =  13.0434n       
+ xi160.n2277__sbuf_out =   1.8000        
+ xi160.n2278__net1 =  13.0439n       
+ xi160.n2279__net1 =  13.0448n       
+ xi160.n2279__sbuf_out =   1.8000        
+ xi160.n227__net1 =  13.0197n       
+ xi160.n227__net17 =   1.8000        
+ xi160.n227__sbuf_out =   1.8000        
+ xi160.n227__vddio1 =   1.8000        
+ xi160.n227__vss1 =   6.4438n       
+ xi160.n2280__net1 =  13.0439n       
+ xi160.n2281__net1 =  13.0407n       
+ xi160.n2281__sbuf_out =   1.8000        
+ xi160.n2282__net1 =  13.0412n       
+ xi160.n2283__net1 =  13.0412n       
+ xi160.n2283__sbuf_out =   1.8000        
+ xi160.n2284__net1 =  13.0421n       
+ xi160.n2285__net1 =  13.0384n       
+ xi160.n2285__sbuf_out =   1.8000        
+ xi160.n2286__net1 =  13.0389n       
+ xi160.n2287__net1 =  13.0398n       
+ xi160.n2287__sbuf_out =   1.8000        
+ xi160.n2288__net1 =  13.0389n       
+ xi160.n2289__net1 =  12.8285n       
+ xi160.n2289__sbuf_out =   1.8000        
+ xi160.n228__net1 =  13.0211n       
+ xi160.n228__net17 =   1.8000        
+ xi160.n228__sbuf_out =   1.8000        
+ xi160.n228__vddio1 =   1.8000        
+ xi160.n228__vss1 =   6.4428n       
+ xi160.n2290__net1 =  12.8276n       
+ xi160.n2291__net1 =  12.8272n       
+ xi160.n2291__sbuf_out =   1.8000        
+ xi160.n2292__net1 =  12.8276n       
+ xi160.n2293__net1 =  12.8198n       
+ xi160.n2293__sbuf_out =   1.8000        
+ xi160.n2294__net1 =  12.8198n       
+ xi160.n2295__net1 =  12.8193n       
+ xi160.n2295__sbuf_out =   1.8000        
+ xi160.n2296__net1 =  12.8206n       
+ xi160.n2297__net1 =  12.8101n       
+ xi160.n2297__sbuf_out =   1.8000        
+ xi160.n2298__net1 =  12.8092n       
+ xi160.n2299__net1 =  12.8087n       
+ xi160.n2299__sbuf_out =   1.8000        
+ xi160.n229__net1 =  13.0172n       
+ xi160.n229__net17 =   1.8000        
+ xi160.n229__sbuf_out =   1.8000        
+ xi160.n229__vddio1 =   1.8000        
+ xi160.n229__vss1 =   6.4400n       
+ xi160.n22__net1 =  12.7807n       
+ xi160.n22__net17 =   1.8000        
+ xi160.n22__net3 =   1.8000        
+ xi160.n22__net7 =   7.3579n       
+ xi160.n22__sbuf_out =   1.8000        
+ xi160.n22__vddio1 =   1.8000        
+ xi160.n22__vss1 = 505.5946p       
+ xi160.n2300__net1 =  12.8092n       
+ xi160.n2301__net1 =  12.8009n       
+ xi160.n2301__sbuf_out =   1.8000        
+ xi160.n2302__net1 =  12.8009n       
+ xi160.n2303__net1 =  12.8004n       
+ xi160.n2303__sbuf_out =   1.8000        
+ xi160.n2304__net1 =  12.8018n       
+ xi160.n2305__net1 =  12.7906n       
+ xi160.n2305__sbuf_out =   1.8000        
+ xi160.n2306__net1 =  12.7898n       
+ xi160.n2307__net1 =  12.7893n       
+ xi160.n2307__sbuf_out =   1.8000        
+ xi160.n2308__net1 =  12.7898n       
+ xi160.n2309__net1 =  12.7810n       
+ xi160.n2309__sbuf_out =   1.8000        
+ xi160.n230__net1 =  13.0163n       
+ xi160.n230__net17 =   1.8000        
+ xi160.n230__sbuf_out =   1.8000        
+ xi160.n230__vddio1 =   1.8000        
+ xi160.n230__vss1 =   6.4349n       
+ xi160.n2310__net1 =  12.7810n       
+ xi160.n2311__net1 =  12.7805n       
+ xi160.n2311__sbuf_out =   1.8000        
+ xi160.n2312__net1 =  12.7819n       
+ xi160.n2313__net1 =  12.7702n       
+ xi160.n2313__sbuf_out =   1.8000        
+ xi160.n2314__net1 =  12.7693n       
+ xi160.n2315__net1 =  12.7688n       
+ xi160.n2315__sbuf_out =   1.8000        
+ xi160.n2316__net1 =  12.7693n       
+ xi160.n2317__net1 =  12.7702n       
+ xi160.n2317__sbuf_out =   1.8000        
+ xi160.n2318__net1 =  12.7702n       
+ xi160.n2319__net1 =  12.7697n       
+ xi160.n2319__sbuf_out =   1.8000        
+ xi160.n231__net1 =  13.0158n       
+ xi160.n231__net17 =   1.8000        
+ xi160.n231__sbuf_out =   1.8000        
+ xi160.n231__vddio1 =   1.8000        
+ xi160.n231__vss1 =   6.4281n       
+ xi160.n2320__net1 =  12.7711n       
+ xi160.n2321__net1 =  12.7720n       
+ xi160.n2321__sbuf_out =   1.8000        
+ xi160.n2322__net1 =  12.7711n       
+ xi160.n2323__net1 =  12.7706n       
+ xi160.n2323__sbuf_out =   1.8000        
+ xi160.n2324__net1 =  12.7711n       
+ xi160.n2325__net1 =  12.7716n       
+ xi160.n2325__sbuf_out =   1.8000        
+ xi160.n2326__net1 =  12.7716n       
+ xi160.n2327__net1 =  12.7711n       
+ xi160.n2327__sbuf_out =   1.8000        
+ xi160.n2328__net1 =  12.7725n       
+ xi160.n2329__net1 =  12.7728n       
+ xi160.n2329__sbuf_out =   1.8000        
+ xi160.n232__net1 =  13.0163n       
+ xi160.n232__net17 =   1.8000        
+ xi160.n232__sbuf_out =   1.8000        
+ xi160.n232__vddio1 =   1.8000        
+ xi160.n232__vss1 =   6.4225n       
+ xi160.n2330__net1 =  12.7719n       
+ xi160.n2331__net1 =  12.7714n       
+ xi160.n2331__sbuf_out =   1.8000        
+ xi160.n2332__net1 =  12.7719n       
+ xi160.n2333__net1 =  13.0241n       
+ xi160.n2333__sbuf_out =   1.8000        
+ xi160.n2334__net1 =  13.0232n       
+ xi160.n2335__net1 =  13.0227n       
+ xi160.n2335__sbuf_out =   1.8000        
+ xi160.n2336__net1 =  13.0232n       
+ xi160.n2337__net1 =  13.0204n       
+ xi160.n2337__sbuf_out =   1.8000        
+ xi160.n2338__net1 =  13.0204n       
+ xi160.n2339__net1 =  13.0199n       
+ xi160.n2339__sbuf_out =   1.8000        
+ xi160.n233__net1 =  13.0131n       
+ xi160.n233__net17 =   1.8000        
+ xi160.n233__sbuf_out =   1.8000        
+ xi160.n233__vddio1 =   1.8000        
+ xi160.n233__vss1 =   6.4192n       
+ xi160.n2340__net1 =  13.0213n       
+ xi160.n2341__net1 =  13.0174n       
+ xi160.n2341__sbuf_out =   1.8000        
+ xi160.n2342__net1 =  13.0165n       
+ xi160.n2343__net1 =  13.0160n       
+ xi160.n2343__sbuf_out =   1.8000        
+ xi160.n2344__net1 =  13.0165n       
+ xi160.n2345__net1 =  13.0133n       
+ xi160.n2345__sbuf_out =   1.8000        
+ xi160.n2346__net1 =  13.0133n       
+ xi160.n2347__net1 =  13.0128n       
+ xi160.n2347__sbuf_out =   1.8000        
+ xi160.n2348__net1 =  13.0142n       
+ xi160.n2349__net1 =  13.0097n       
+ xi160.n2349__sbuf_out =   1.8000        
+ xi160.n234__net1 =  13.0131n       
+ xi160.n234__net17 =   1.8000        
+ xi160.n234__sbuf_out =   1.8000        
+ xi160.n234__vddio1 =   1.8000        
+ xi160.n234__vss1 =   6.4079n       
+ xi160.n2350__net1 =  13.0088n       
+ xi160.n2351__net1 =  13.0083n       
+ xi160.n2351__sbuf_out =   1.8000        
+ xi160.n2352__net1 =  13.0088n       
+ xi160.n2353__net1 =  13.0051n       
+ xi160.n2353__sbuf_out =   1.8000        
+ xi160.n2354__net1 =  13.0051n       
+ xi160.n2355__net1 =  13.0046n       
+ xi160.n2355__sbuf_out =   1.8000        
+ xi160.n2356__net1 =  13.0060n       
+ xi160.n2357__net1 =  13.0009n       
+ xi160.n2357__sbuf_out =   1.8000        
+ xi160.n2358__net1 =  13.0000n       
+ xi160.n2359__net1 =  12.9995n       
+ xi160.n2359__sbuf_out =   1.8000        
+ xi160.n235__net1 =  13.0126n       
+ xi160.n235__net17 =   1.8000        
+ xi160.n235__sbuf_out =   1.8000        
+ xi160.n235__vddio1 =   1.8000        
+ xi160.n235__vss1 =   6.4045n       
+ xi160.n2360__net1 =  13.0000n       
+ xi160.n2361__net1 =  12.9958n       
+ xi160.n2361__sbuf_out =   1.8000        
+ xi160.n2362__net1 =  12.9958n       
+ xi160.n2363__net1 =  12.9953n       
+ xi160.n2363__sbuf_out =   1.8000        
+ xi160.n2364__net1 =  12.9967n       
+ xi160.n2365__net1 =  12.9910n       
+ xi160.n2365__sbuf_out =   1.8000        
+ xi160.n2366__net1 =  12.9901n       
+ xi160.n2367__net1 =  12.9896n       
+ xi160.n2367__sbuf_out =   1.8000        
+ xi160.n2368__net1 =  12.9901n       
+ xi160.n2369__net1 =  12.9855n       
+ xi160.n2369__sbuf_out =   1.8000        
+ xi160.n236__net1 =  13.0140n       
+ xi160.n236__net17 =   1.8000        
+ xi160.n236__sbuf_out =   1.8000        
+ xi160.n236__vddio1 =   1.8000        
+ xi160.n236__vss1 =   6.6356n       
+ xi160.n2370__net1 =  12.9855n       
+ xi160.n2371__net1 =  12.9850n       
+ xi160.n2371__sbuf_out =   1.8000        
+ xi160.n2372__net1 =  12.9864n       
+ xi160.n2373__net1 =  12.9801n       
+ xi160.n2373__sbuf_out =   1.8000        
+ xi160.n2374__net1 =  12.9792n       
+ xi160.n2375__net1 =  12.9787n       
+ xi160.n2375__sbuf_out =   1.8000        
+ xi160.n2376__net1 =  12.9792n       
+ xi160.n2377__net1 =  12.9465n       
+ xi160.n2377__sbuf_out =   1.8000        
+ xi160.n2378__net1 =  12.9470n       
+ xi160.n2379__net1 =  12.9479n       
+ xi160.n2379__sbuf_out =   1.8000        
+ xi160.n237__net1 =  13.0095n       
+ xi160.n237__net17 =   1.8000        
+ xi160.n237__sbuf_out =   1.8000        
+ xi160.n237__vddio1 =   1.8000        
+ xi160.n237__vss1 =   6.6323n       
+ xi160.n2380__net1 =  12.9470n       
+ xi160.n2381__net1 =  12.9396n       
+ xi160.n2381__sbuf_out =   1.8000        
+ xi160.n2382__net1 =  12.9401n       
+ xi160.n2383__net1 =  12.9401n       
+ xi160.n2383__sbuf_out =   1.8000        
+ xi160.n2384__net1 =  12.9410n       
+ xi160.n2385__net1 =  12.9341n       
+ xi160.n2385__sbuf_out =   1.8000        
+ xi160.n2386__net1 =  12.9346n       
+ xi160.n2387__net1 =  12.9355n       
+ xi160.n2387__sbuf_out =   1.8000        
+ xi160.n2388__net1 =  12.9346n       
+ xi160.n2389__net1 =  12.9266n       
+ xi160.n2389__sbuf_out =   1.8000        
+ xi160.n238__net1 =  13.0086n       
+ xi160.n238__net17 =   1.8000        
+ xi160.n238__sbuf_out =   1.8000        
+ xi160.n238__vddio1 =   1.8000        
+ xi160.n238__vss1 =   6.6294n       
+ xi160.n2390__net1 =  12.9270n       
+ xi160.n2391__net1 =  12.9270n       
+ xi160.n2391__sbuf_out =   1.8000        
+ xi160.n2392__net1 =  12.9280n       
+ xi160.n2393__net1 =  12.9206n       
+ xi160.n2393__sbuf_out =   1.8000        
+ xi160.n2394__net1 =  12.9210n       
+ xi160.n2395__net1 =  12.9219n       
+ xi160.n2395__sbuf_out =   1.8000        
+ xi160.n2396__net1 =  12.9210n       
+ xi160.n2397__net1 =  12.9124n       
+ xi160.n2397__sbuf_out =   1.8000        
+ xi160.n2398__net1 =  12.9129n       
+ xi160.n2399__net1 =  12.9129n       
+ xi160.n2399__sbuf_out =   1.8000        
+ xi160.n239__net1 =  13.0081n       
+ xi160.n239__net17 =   1.8000        
+ xi160.n239__sbuf_out =   1.8000        
+ xi160.n239__vddio1 =   1.8000        
+ xi160.n239__vss1 =   6.6256n       
+ xi160.n23__net1 =  12.7803n       
+ xi160.n23__net17 =   1.8000        
+ xi160.n23__net3 =   1.8000        
+ xi160.n23__net7 =   7.3557n       
+ xi160.n23__sbuf_out =   1.8000        
+ xi160.n23__vddio1 =   1.8000        
+ xi160.n23__vss1 = 139.8362p       
+ xi160.n2400__net1 =  12.9138n       
+ xi160.n2401__net1 =  12.9060n       
+ xi160.n2401__sbuf_out =   1.8000        
+ xi160.n2402__net1 =  12.9064n       
+ xi160.n2403__net1 =  12.9073n       
+ xi160.n2403__sbuf_out =   1.8000        
+ xi160.n2404__net1 =  12.9064n       
+ xi160.n2405__net1 =  12.8972n       
+ xi160.n2405__sbuf_out =   1.8000        
+ xi160.n2406__net1 =  12.8977n       
+ xi160.n2407__net1 =  12.8977n       
+ xi160.n2407__sbuf_out =   1.8000        
+ xi160.n2408__net1 =  12.8986n       
+ xi160.n2409__net1 =  12.8903n       
+ xi160.n2409__sbuf_out =   1.8000        
+ xi160.n240__net1 =  13.0086n       
+ xi160.n240__net17 =   1.8000        
+ xi160.n240__sbuf_out =   1.8000        
+ xi160.n240__vddio1 =   1.8000        
+ xi160.n240__vss1 =   6.6205n       
+ xi160.n2410__net1 =  12.8908n       
+ xi160.n2411__net1 =  12.8917n       
+ xi160.n2411__sbuf_out =   1.8000        
+ xi160.n2412__net1 =  12.8908n       
+ xi160.n2413__net1 =  12.8810n       
+ xi160.n2413__sbuf_out =   1.8000        
+ xi160.n2414__net1 =  12.8814n       
+ xi160.n2415__net1 =  12.8814n       
+ xi160.n2415__sbuf_out =   1.8000        
+ xi160.n2416__net1 =  12.8823n       
+ xi160.n2417__net1 =  12.8735n       
+ xi160.n2417__sbuf_out =   1.8000        
+ xi160.n2418__net1 =  12.8740n       
+ xi160.n2419__net1 =  12.8749n       
+ xi160.n2419__sbuf_out =   1.8000        
+ xi160.n241__net1 =  13.0049n       
+ xi160.n241__net17 =   1.8000        
+ xi160.n241__sbuf_out =   1.8000        
+ xi160.n241__vddio1 =   1.8000        
+ xi160.n241__vss1 =   6.6138n       
+ xi160.n2420__net1 =  12.8740n       
+ xi160.n2421__net1 =  13.0528n       
+ xi160.n2421__sbuf_out =   1.8000        
+ xi160.n2422__net1 =  13.0533n       
+ xi160.n2423__net1 =  13.0542n       
+ xi160.n2423__sbuf_out =   1.8000        
+ xi160.n2424__net1 =  13.0533n       
+ xi160.n2425__net1 =  13.0525n       
+ xi160.n2425__sbuf_out =   1.8000        
+ xi160.n2426__net1 =  13.0530n       
+ xi160.n2427__net1 =  13.0530n       
+ xi160.n2427__sbuf_out =   1.8000        
+ xi160.n2428__net1 =  13.0539n       
+ xi160.n2429__net1 =  13.0520n       
+ xi160.n2429__sbuf_out =   1.8000        
+ xi160.n242__net1 =  13.0049n       
+ xi160.n242__net17 =   1.8000        
+ xi160.n242__sbuf_out =   1.8000        
+ xi160.n242__vddio1 =   1.8000        
+ xi160.n242__vss1 =   6.6051n       
+ xi160.n2430__net1 =  13.0525n       
+ xi160.n2431__net1 =  13.0534n       
+ xi160.n2431__sbuf_out =   1.8000        
+ xi160.n2432__net1 =  13.0525n       
+ xi160.n2433__net1 =  13.0511n       
+ xi160.n2433__sbuf_out =   1.8000        
+ xi160.n2434__net1 =  13.0516n       
+ xi160.n2435__net1 =  13.0516n       
+ xi160.n2435__sbuf_out =   1.8000        
+ xi160.n2436__net1 =  13.0525n       
+ xi160.n2437__net1 =  13.0502n       
+ xi160.n2437__sbuf_out =   1.8000        
+ xi160.n2438__net1 =  13.0507n       
+ xi160.n2439__net1 =  13.0516n       
+ xi160.n2439__sbuf_out =   1.8000        
+ xi160.n243__net1 =  13.0044n       
+ xi160.n243__net17 =   1.8000        
+ xi160.n243__sbuf_out =   1.8000        
+ xi160.n243__vss1 =   6.5025n       
+ xi160.n2440__net1 =  13.0507n       
+ xi160.n2441__net1 =  13.0487n       
+ xi160.n2441__sbuf_out =   1.8000        
+ xi160.n2442__net1 =  13.0492n       
+ xi160.n2443__net1 =  13.0492n       
+ xi160.n2443__sbuf_out =   1.8000        
+ xi160.n2444__net1 =  13.0501n       
+ xi160.n2445__net1 =  13.0473n       
+ xi160.n2445__sbuf_out =   1.8000        
+ xi160.n2446__net1 =  13.0478n       
+ xi160.n2447__net1 =  13.0487n       
+ xi160.n2447__sbuf_out =   1.8000        
+ xi160.n2448__net1 =  13.0478n       
+ xi160.n2449__net1 =  13.0452n       
+ xi160.n2449__sbuf_out =   1.8000        
+ xi160.n244__net1 =  13.0058n       
+ xi160.n244__net17 =   1.8000        
+ xi160.n244__sbuf_out =   1.8000        
+ xi160.n244__vddio1 =   1.8000        
+ xi160.n244__vss1 =   9.6139n       
+ xi160.n2450__net1 =  13.0457n       
+ xi160.n2451__net1 =  13.0457n       
+ xi160.n2451__sbuf_out =   1.8000        
+ xi160.n2452__net1 =  13.0466n       
+ xi160.n2453__net1 =  13.0434n       
+ xi160.n2453__sbuf_out =   1.8000        
+ xi160.n2454__net1 =  13.0439n       
+ xi160.n2455__net1 =  13.0448n       
+ xi160.n2455__sbuf_out =   1.8000        
+ xi160.n2456__net1 =  13.0439n       
+ xi160.n2457__net1 =  13.0407n       
+ xi160.n2457__sbuf_out =   1.8000        
+ xi160.n2458__net1 =  13.0412n       
+ xi160.n2459__net1 =  13.0412n       
+ xi160.n2459__sbuf_out =   1.8000        
+ xi160.n245__net1 =  13.0007n       
+ xi160.n245__net17 =   1.8000        
+ xi160.n245__sbuf_out =   1.8000        
+ xi160.n245__vddio1 =   1.8000        
+ xi160.n245__vss1 =   9.6049n       
+ xi160.n2460__net1 =  13.0421n       
+ xi160.n2461__net1 =  13.0384n       
+ xi160.n2461__sbuf_out =   1.8000        
+ xi160.n2462__net1 =  13.0388n       
+ xi160.n2463__net1 =  13.0397n       
+ xi160.n2463__sbuf_out =   1.8000        
+ xi160.n2464__net1 =  13.0389n       
+ xi160.n2465__net1 =  12.8285n       
+ xi160.n2465__sbuf_out =   1.8000        
+ xi160.n2466__net1 =  12.8276n       
+ xi160.n2467__net1 =  12.8276n       
+ xi160.n2467__sbuf_out =   1.8000        
+ xi160.n2468__net1 =  12.8276n       
+ xi160.n2469__net1 =  12.8198n       
+ xi160.n2469__sbuf_out =   1.8000        
+ xi160.n246__net1 =  12.9998n       
+ xi160.n246__net17 =   1.8000        
+ xi160.n246__sbuf_out =   1.8000        
+ xi160.n246__vddio1 =   1.8000        
+ xi160.n246__vss1 =   9.6099n       
+ xi160.n2470__net1 =  12.8198n       
+ xi160.n2471__net1 =  12.8197n       
+ xi160.n2471__sbuf_out =   1.8000        
+ xi160.n2472__net1 =  12.8207n       
+ xi160.n2473__net1 =  12.8101n       
+ xi160.n2473__sbuf_out =   1.8000        
+ xi160.n2474__net1 =  12.8092n       
+ xi160.n2475__net1 =  12.8092n       
+ xi160.n2475__sbuf_out =   1.8000        
+ xi160.n2476__net1 =  12.8092n       
+ xi160.n2477__net1 =  12.8009n       
+ xi160.n2477__sbuf_out =   1.8000        
+ xi160.n2478__net1 =  12.8009n       
+ xi160.n2479__net1 =  12.8009n       
+ xi160.n2479__sbuf_out =   1.8000        
+ xi160.n247__net1 =  12.9993n       
+ xi160.n247__net17 =   1.8000        
+ xi160.n247__sbuf_out =   1.8000        
+ xi160.n247__vddio1 =   1.8000        
+ xi160.n247__vss1 =   9.6055n       
+ xi160.n2480__net1 =  12.8018n       
+ xi160.n2481__net1 =  12.7906n       
+ xi160.n2481__sbuf_out =   1.8000        
+ xi160.n2482__net1 =  12.7898n       
+ xi160.n2483__net1 =  12.7897n       
+ xi160.n2483__sbuf_out =   1.8000        
+ xi160.n2484__net1 =  12.7898n       
+ xi160.n2485__net1 =  12.7810n       
+ xi160.n2485__sbuf_out =   1.8000        
+ xi160.n2486__net1 =  12.7810n       
+ xi160.n2487__net1 =  12.7809n       
+ xi160.n2487__sbuf_out =   1.8000        
+ xi160.n2488__net1 =  12.7819n       
+ xi160.n2489__net1 =  12.7702n       
+ xi160.n2489__sbuf_out =   1.8000        
+ xi160.n248__net1 =  12.9998n       
+ xi160.n248__net17 =   1.8000        
+ xi160.n248__sbuf_out =   1.8000        
+ xi160.n248__vddio1 =   1.8000        
+ xi160.n248__vss1 =   9.6069n       
+ xi160.n2490__net1 =  12.7693n       
+ xi160.n2491__net1 =  12.7693n       
+ xi160.n2491__sbuf_out =   1.8000        
+ xi160.n2492__net1 =  12.7693n       
+ xi160.n2493__net1 =  12.7702n       
+ xi160.n2493__sbuf_out =   1.8000        
+ xi160.n2494__net1 =  12.7702n       
+ xi160.n2495__net1 =  12.7702n       
+ xi160.n2495__sbuf_out =   1.8000        
+ xi160.n2496__net1 =  12.7711n       
+ xi160.n2497__net1 =  12.7720n       
+ xi160.n2497__sbuf_out =   1.8000        
+ xi160.n2498__net1 =  12.7711n       
+ xi160.n2499__net1 =  12.7711n       
+ xi160.n2499__sbuf_out =   1.8000        
+ xi160.n249__net1 =  12.9956n       
+ xi160.n249__net17 =   1.8000        
+ xi160.n249__sbuf_out =   1.8000        
+ xi160.n249__vddio1 =   1.8000        
+ xi160.n249__vss1 =   9.6086n       
+ xi160.n24__net1 =  12.7816n       
+ xi160.n24__net17 =   1.8000        
+ xi160.n24__net3 =   1.8000        
+ xi160.n24__net7 =   7.3548n       
+ xi160.n24__sbuf_out =   1.8000        
+ xi160.n24__vddio1 =   1.8000        
+ xi160.n24__vss1 =   2.9288n       
+ xi160.n2500__net1 =  12.7711n       
+ xi160.n2501__net1 =  12.7716n       
+ xi160.n2501__sbuf_out =   1.8000        
+ xi160.n2502__net1 =  12.7716n       
+ xi160.n2503__net1 =  12.7715n       
+ xi160.n2503__sbuf_out =   1.8000        
+ xi160.n2504__net1 =  12.7725n       
+ xi160.n2505__net1 =  12.7728n       
+ xi160.n2505__sbuf_out =   1.8000        
+ xi160.n2506__net1 =  12.7719n       
+ xi160.n2507__net1 =  12.7719n       
+ xi160.n2507__sbuf_out =   1.8000        
+ xi160.n2508__net1 =  12.7719n       
+ xi160.n2509__net1 =  13.0241n       
+ xi160.n2509__sbuf_out =   1.8000        
+ xi160.n250__net1 =  12.9956n       
+ xi160.n250__net17 =   1.8000        
+ xi160.n250__sbuf_out =   1.8000        
+ xi160.n250__vddio1 =   1.8000        
+ xi160.n250__vss1 =   9.6096n       
+ xi160.n2510__net1 =  13.0232n       
+ xi160.n2511__net1 =  13.0232n       
+ xi160.n2511__sbuf_out =   1.8000        
+ xi160.n2512__net1 =  13.0232n       
+ xi160.n2513__net1 =  13.0204n       
+ xi160.n2513__sbuf_out =   1.8000        
+ xi160.n2514__net1 =  13.0204n       
+ xi160.n2515__net1 =  13.0204n       
+ xi160.n2515__sbuf_out =   1.8000        
+ xi160.n2516__net1 =  13.0213n       
+ xi160.n2517__net1 =  13.0174n       
+ xi160.n2517__sbuf_out =   1.8000        
+ xi160.n2518__net1 =  13.0165n       
+ xi160.n2519__net1 =  13.0165n       
+ xi160.n2519__sbuf_out =   1.8000        
+ xi160.n251__net1 =  12.9951n       
+ xi160.n251__net17 =   1.8000        
+ xi160.n251__sbuf_out =   1.8000        
+ xi160.n251__vddio1 =   1.8000        
+ xi160.n251__vss1 =   9.6099n       
+ xi160.n2520__net1 =  13.0165n       
+ xi160.n2521__net1 =  13.0133n       
+ xi160.n2521__sbuf_out =   1.8000        
+ xi160.n2522__net1 =  13.0133n       
+ xi160.n2523__net1 =  13.0133n       
+ xi160.n2523__sbuf_out =   1.8000        
+ xi160.n2524__net1 =  13.0142n       
+ xi160.n2525__net1 =  13.0097n       
+ xi160.n2525__sbuf_out =   1.8000        
+ xi160.n2526__net1 =  13.0088n       
+ xi160.n2527__net1 =  13.0087n       
+ xi160.n2527__sbuf_out =   1.8000        
+ xi160.n2528__net1 =  13.0088n       
+ xi160.n2529__net1 =  13.0051n       
+ xi160.n2529__sbuf_out =   1.8000        
+ xi160.n252__net1 =  12.9965n       
+ xi160.n252__net17 =   1.8000        
+ xi160.n252__sbuf_out =   1.8000        
+ xi160.n252__vddio1 =   1.8000        
+ xi160.n252__vss1 =   9.6110n       
+ xi160.n2530__net1 =  13.0051n       
+ xi160.n2531__net1 =  13.0051n       
+ xi160.n2531__sbuf_out =   1.8000        
+ xi160.n2532__net1 =  13.0060n       
+ xi160.n2533__net1 =  13.0009n       
+ xi160.n2533__sbuf_out =   1.8000        
+ xi160.n2534__net1 =  13.0000n       
+ xi160.n2535__net1 =  12.9999n       
+ xi160.n2535__sbuf_out =   1.8000        
+ xi160.n2536__net1 =  13.0000n       
+ xi160.n2537__net1 =  12.9958n       
+ xi160.n2537__sbuf_out =   1.8000        
+ xi160.n2538__net1 =  12.9958n       
+ xi160.n2539__net1 =  12.9958n       
+ xi160.n2539__sbuf_out =   1.8000        
+ xi160.n253__net1 =  12.9908n       
+ xi160.n253__net17 =   1.8000        
+ xi160.n253__sbuf_out =   1.8000        
+ xi160.n253__vddio1 =   1.8000        
+ xi160.n253__vss1 =   9.6117n       
+ xi160.n2540__net1 =  12.9967n       
+ xi160.n2541__net1 =  12.9910n       
+ xi160.n2541__sbuf_out =   1.8000        
+ xi160.n2542__net1 =  12.9901n       
+ xi160.n2543__net1 =  12.9901n       
+ xi160.n2543__sbuf_out =   1.8000        
+ xi160.n2544__net1 =  12.9901n       
+ xi160.n2545__net1 =  12.9855n       
+ xi160.n2545__sbuf_out =   1.8000        
+ xi160.n2546__net1 =  12.9855n       
+ xi160.n2547__net1 =  12.9855n       
+ xi160.n2547__sbuf_out =   1.8000        
+ xi160.n2548__net1 =  12.9864n       
+ xi160.n2549__net1 =  12.9801n       
+ xi160.n2549__sbuf_out =   1.8000        
+ xi160.n254__net1 =  12.9899n       
+ xi160.n254__net17 =   1.8000        
+ xi160.n254__sbuf_out =   1.8000        
+ xi160.n254__vddio1 =   1.8000        
+ xi160.n254__vss1 =   9.6121n       
+ xi160.n2550__net1 =  12.9792n       
+ xi160.n2551__net1 =  12.9792n       
+ xi160.n2551__sbuf_out =   1.8000        
+ xi160.n2552__net1 =  12.9792n       
+ xi160.n2553__net1 =  12.9465n       
+ xi160.n2553__sbuf_out =   1.8000        
+ xi160.n2554__net1 =  12.9470n       
+ xi160.n2555__net1 =  12.9479n       
+ xi160.n2555__sbuf_out =   1.8000        
+ xi160.n2556__net1 =  12.9470n       
+ xi160.n2557__net1 =  12.9396n       
+ xi160.n2557__sbuf_out =   1.8000        
+ xi160.n2558__net1 =  12.9401n       
+ xi160.n2559__net1 =  12.9401n       
+ xi160.n2559__sbuf_out =   1.8000        
+ xi160.n255__net1 =  12.9894n       
+ xi160.n255__net17 =   1.8000        
+ xi160.n255__sbuf_out =   1.8000        
+ xi160.n255__vddio1 =   1.8000        
+ xi160.n255__vss1 =   9.6121n       
+ xi160.n2560__net1 =  12.9410n       
+ xi160.n2561__net1 =  12.9341n       
+ xi160.n2561__sbuf_out =   1.8000        
+ xi160.n2562__net1 =  12.9345n       
+ xi160.n2563__net1 =  12.9354n       
+ xi160.n2563__sbuf_out =   1.8000        
+ xi160.n2564__net1 =  12.9345n       
+ xi160.n2565__net1 =  12.9265n       
+ xi160.n2565__sbuf_out =   1.8000        
+ xi160.n2566__net1 =  12.9270n       
+ xi160.n2567__net1 =  12.9270n       
+ xi160.n2567__sbuf_out =   1.8000        
+ xi160.n2568__net1 =  12.9279n       
+ xi160.n2569__net1 =  12.9205n       
+ xi160.n2569__sbuf_out =   1.8000        
+ xi160.n256__net1 =  12.9899n       
+ xi160.n256__net17 =   1.8000        
+ xi160.n256__sbuf_out =   1.8000        
+ xi160.n256__vddio1 =   1.8000        
+ xi160.n256__vss1 =   9.6123n       
+ xi160.n2570__net1 =  12.9210n       
+ xi160.n2571__net1 =  12.9219n       
+ xi160.n2571__sbuf_out =   1.8000        
+ xi160.n2572__net1 =  12.9210n       
+ xi160.n2573__net1 =  12.9124n       
+ xi160.n2573__sbuf_out =   1.8000        
+ xi160.n2574__net1 =  12.9129n       
+ xi160.n2575__net1 =  12.9129n       
+ xi160.n2575__sbuf_out =   1.8000        
+ xi160.n2576__net1 =  12.9138n       
+ xi160.n2577__net1 =  12.9059n       
+ xi160.n2577__sbuf_out =   1.8000        
+ xi160.n2578__net1 =  12.9064n       
+ xi160.n2579__net1 =  12.9073n       
+ xi160.n2579__sbuf_out =   1.8000        
+ xi160.n257__net1 =  12.9853n       
+ xi160.n257__net17 =   1.8000        
+ xi160.n257__sbuf_out =   1.8000        
+ xi160.n257__vddio1 =   1.8000        
+ xi160.n2580__net1 =  12.9064n       
+ xi160.n2581__net1 =  12.8972n       
+ xi160.n2581__sbuf_out =   1.8000        
+ xi160.n2582__net1 =  12.8977n       
+ xi160.n2583__net1 =  12.8977n       
+ xi160.n2583__sbuf_out =   1.8000        
+ xi160.n2584__net1 =  12.8986n       
+ xi160.n2585__net1 =  12.8903n       
+ xi160.n2585__sbuf_out =   1.8000        
+ xi160.n2586__net1 =  12.8907n       
+ xi160.n2587__net1 =  12.8916n       
+ xi160.n2587__sbuf_out =   1.8000        
+ xi160.n2588__net1 =  12.8907n       
+ xi160.n2589__net1 =  12.8809n       
+ xi160.n2589__sbuf_out =   1.8000        
+ xi160.n258__net1 =  12.9853n       
+ xi160.n258__net17 =   1.8000        
+ xi160.n258__sbuf_out =   1.8000        
+ xi160.n258__vddio1 =   1.8000        
+ xi160.n258__vss1 =   9.6139n       
+ xi160.n2590__net1 =  12.8814n       
+ xi160.n2591__net1 =  12.8814n       
+ xi160.n2591__sbuf_out =   1.8000        
+ xi160.n2592__net1 =  12.8823n       
+ xi160.n2593__net1 =  12.8735n       
+ xi160.n2593__sbuf_out =   1.8000        
+ xi160.n2594__net1 =  12.8740n       
+ xi160.n2595__net1 =  12.8749n       
+ xi160.n2595__sbuf_out =   1.8000        
+ xi160.n2596__net1 =  12.8740n       
+ xi160.n2597__net1 =  13.0528n       
+ xi160.n2597__sbuf_out =   1.8000        
+ xi160.n2598__net1 =  13.0533n       
+ xi160.n2599__net1 =  13.0541n       
+ xi160.n2599__sbuf_out =   1.8000        
+ xi160.n259__net1 =  12.9848n       
+ xi160.n259__net17 =   1.8000        
+ xi160.n259__sbuf_out =   1.8000        
+ xi160.n259__vddio1 =   1.8000        
+ xi160.n259__vss1 =   9.6006n       
+ xi160.n25__net1 =  12.7700n       
+ xi160.n25__net17 =   1.8000        
+ xi160.n25__net3 =   1.8000        
+ xi160.n25__net7 =   7.3519n       
+ xi160.n25__sbuf_out =   1.8000        
+ xi160.n25__vddio1 =   1.8000        
+ xi160.n25__vss1 =   2.9101n       
+ xi160.n2600__net1 =  13.0533n       
+ xi160.n2601__net1 =  13.0525n       
+ xi160.n2601__sbuf_out =   1.8000        
+ xi160.n2602__net1 =  13.0530n       
+ xi160.n2603__net1 =  13.0530n       
+ xi160.n2603__sbuf_out =   1.8000        
+ xi160.n2604__net1 =  13.0538n       
+ xi160.n2605__net1 =  13.0520n       
+ xi160.n2605__sbuf_out =   1.8000        
+ xi160.n2606__net1 =  13.0525n       
+ xi160.n2607__net1 =  13.0534n       
+ xi160.n2607__sbuf_out =   1.8000        
+ xi160.n2608__net1 =  13.0525n       
+ xi160.n2609__net1 =  13.0511n       
+ xi160.n2609__sbuf_out =   1.8000        
+ xi160.n260__net1 =  12.9862n       
+ xi160.n260__net17 =   1.8000        
+ xi160.n260__sbuf_out =   1.8000        
+ xi160.n260__vddio1 =   1.8000        
+ xi160.n260__vss1 =   9.6249n       
+ xi160.n2610__net1 =  13.0516n       
+ xi160.n2611__net1 =  13.0516n       
+ xi160.n2611__sbuf_out =   1.8000        
+ xi160.n2612__net1 =  13.0525n       
+ xi160.n2613__net1 =  13.0502n       
+ xi160.n2613__sbuf_out =   1.8000        
+ xi160.n2614__net1 =  13.0507n       
+ xi160.n2615__net1 =  13.0516n       
+ xi160.n2615__sbuf_out =   1.8000        
+ xi160.n2616__net1 =  13.0507n       
+ xi160.n2617__net1 =  13.0487n       
+ xi160.n2617__sbuf_out =   1.8000        
+ xi160.n2618__net1 =  13.0492n       
+ xi160.n2619__net1 =  13.0492n       
+ xi160.n2619__sbuf_out =   1.8000        
+ xi160.n261__net1 =  12.9799n       
+ xi160.n261__net17 =   1.8000        
+ xi160.n261__sbuf_out =   1.8000        
+ xi160.n261__vddio1 =   1.8000        
+ xi160.n261__vss1 =   9.6249n       
+ xi160.n2620__net1 =  13.0501n       
+ xi160.n2621__net1 =  13.0473n       
+ xi160.n2621__sbuf_out =   1.8000        
+ xi160.n2622__net1 =  13.0478n       
+ xi160.n2623__net1 =  13.0487n       
+ xi160.n2623__sbuf_out =   1.8000        
+ xi160.n2624__net1 =  13.0478n       
+ xi160.n2625__net1 =  13.0452n       
+ xi160.n2625__sbuf_out =   1.8000        
+ xi160.n2626__net1 =  13.0457n       
+ xi160.n2627__net1 =  13.0457n       
+ xi160.n2627__sbuf_out =   1.8000        
+ xi160.n2628__net1 =  13.0466n       
+ xi160.n2629__net1 =  13.0434n       
+ xi160.n2629__sbuf_out =   1.8000        
+ xi160.n262__net1 =  12.9790n       
+ xi160.n262__net17 =   1.8000        
+ xi160.n262__sbuf_out =   1.8000        
+ xi160.n262__vddio1 =   1.8000        
+ xi160.n262__vss1 =   9.6266n       
+ xi160.n2630__net1 =  13.0438n       
+ xi160.n2631__net1 =  13.0447n       
+ xi160.n2631__sbuf_out =   1.8000        
+ xi160.n2632__net1 =  13.0438n       
+ xi160.n2633__net1 =  13.0407n       
+ xi160.n2633__sbuf_out =   1.8000        
+ xi160.n2634__net1 =  13.0411n       
+ xi160.n2635__net1 =  13.0411n       
+ xi160.n2635__sbuf_out =   1.8000        
+ xi160.n2636__net1 =  13.0420n       
+ xi160.n2637__net1 =  13.0383n       
+ xi160.n2637__sbuf_out =   1.8000        
+ xi160.n2638__net1 =  13.0388n       
+ xi160.n2639__net1 =  13.0397n       
+ xi160.n2639__sbuf_out =   1.8000        
+ xi160.n263__net1 =  12.9785n       
+ xi160.n263__net17 =   1.8000        
+ xi160.n263__sbuf_out =   1.8000        
+ xi160.n263__vddio1 =   1.8000        
+ xi160.n263__vss1 =   9.6266n       
+ xi160.n2640__net1 =  13.0388n       
+ xi160.n2641__net1 =  12.9507n       
+ xi160.n2641__sbuf_out =   1.8000        
+ xi160.n2642__net1 =  12.8893n       
+ xi160.n2643__net1 =  12.5491n       
+ xi160.n2643__sbuf_out =   1.8000        
+ xi160.n2644__net1 =  12.7187n       
+ xi160.n2645__net1 =  12.7166n       
+ xi160.n2645__sbuf_out =   1.8000        
+ xi160.n2646__net1 =  12.5471n       
+ xi160.n2647__net1 =  12.7165n       
+ xi160.n2647__sbuf_out =   1.8000        
+ xi160.n2648__net1 =  12.9415n       
+ xi160.n2649__net1 =  12.8802n       
+ xi160.n2649__sbuf_out =   1.8000        
+ xi160.n264__net1 =  12.9790n       
+ xi160.n264__net17 =   1.8000        
+ xi160.n264__sbuf_out =   1.8000        
+ xi160.n264__vddio1 =   1.8000        
+ xi160.n264__vss1 =   9.6279n       
+ xi160.n2650__net1 =  12.9379n       
+ xi160.n2651__net1 =  12.8765n       
+ xi160.n2651__sbuf_out =   1.8000        
+ xi160.n2652__net1 =  12.4832n       
+ xi160.n2653__net1 =  12.6718n       
+ xi160.n2653__sbuf_out =   1.8000        
+ xi160.n2654__net1 =  12.4800n       
+ xi160.n2655__net1 =  12.6685n       
+ xi160.n2655__sbuf_out =   1.8000        
+ xi160.n2656__net1 =  12.9051n       
+ xi160.n2657__net1 =  12.8437n       
+ xi160.n2657__sbuf_out =   1.8000        
+ xi160.n2658__net1 =  12.9020n       
+ xi160.n2659__net1 =  12.8407n       
+ xi160.n2659__sbuf_out =   1.8000        
+ xi160.n265__net1 =  12.9468n       
+ xi160.n265__net17 =   1.8000        
+ xi160.n265__sbuf_out =   1.8000        
+ xi160.n265__vddio1 =   1.8000        
+ xi160.n265__vss1 =   9.6279n       
+ xi160.n2660__net1 =  12.4081n       
+ xi160.n2661__net1 =  12.6286n       
+ xi160.n2661__sbuf_out =   1.8000        
+ xi160.n2662__net1 =  12.4083n       
+ xi160.n2663__net1 =  12.6289n       
+ xi160.n2663__sbuf_out =   1.8000        
+ xi160.n2664__net1 =  12.9046n       
+ xi160.n2665__net1 =  12.8432n       
+ xi160.n2665__sbuf_out =   1.8000        
+ xi160.n2666__net1 =  12.9081n       
+ xi160.n2667__net1 =  12.8468n       
+ xi160.n2667__sbuf_out =   1.8000        
+ xi160.n2668__net1 =  12.4623n       
+ xi160.n2669__net1 =  12.6586n       
+ xi160.n2669__sbuf_out =   1.8000        
+ xi160.n266__net1 =  12.9472n       
+ xi160.n266__net17 =   1.8000        
+ xi160.n266__sbuf_out =   1.8000        
+ xi160.n266__vddio1 =   1.8000        
+ xi160.n266__vss1 =   9.6289n       
+ xi160.n2670__net1 =  12.4607n       
+ xi160.n2671__net1 =  12.6571n       
+ xi160.n2671__sbuf_out =   1.8000        
+ xi160.n2672__net1 =  12.9071n       
+ xi160.n2673__net1 =  12.8457n       
+ xi160.n2673__sbuf_out =   1.8000        
+ xi160.n2674__net1 =  12.9065n       
+ xi160.n2675__net1 =  12.8452n       
+ xi160.n2675__sbuf_out =   1.8000        
+ xi160.n2676__net1 =  12.4665n       
+ xi160.n2677__net1 =  12.6543n       
+ xi160.n2677__sbuf_out =   1.8000        
+ xi160.n2678__net1 =  12.4661n       
+ xi160.n2679__net1 =  12.6539n       
+ xi160.n2679__sbuf_out =   1.8000        
+ xi160.n267__net1 =  12.9481n       
+ xi160.n267__net17 =   1.8000        
+ xi160.n267__sbuf_out =   1.8000        
+ xi160.n267__vddio1 =   1.8000        
+ xi160.n267__vss1 =   9.6289n       
+ xi160.n2680__net1 =  12.9034n       
+ xi160.n2681__net1 =  12.8420n       
+ xi160.n2681__sbuf_out =   1.8000        
+ xi160.n2682__net1 =  12.9033n       
+ xi160.n2683__net1 =  12.8419n       
+ xi160.n2683__sbuf_out =   1.8000        
+ xi160.n2684__net1 =  12.4719n       
+ xi160.n2685__net1 =  12.6578n       
+ xi160.n2685__sbuf_out =   1.8000        
+ xi160.n2686__net1 =  12.9494n       
+ xi160.n2687__net1 =  12.8881n       
+ xi160.n2687__sbuf_out =   1.8000        
+ xi160.n2688__net1 =  12.5535n       
+ xi160.n2689__net1 =  12.7200n       
+ xi160.n2689__sbuf_out =   1.8000        
+ xi160.n268__net1 =  12.9472n       
+ xi160.n268__net17 =   1.8000        
+ xi160.n268__sbuf_out =   1.8000        
+ xi160.n268__vddio1 =   1.8000        
+ xi160.n268__vss1 =   9.6296n       
+ xi160.n2690__net1 =  12.7179n       
+ xi160.n2691__net1 =  12.5516n       
+ xi160.n2691__sbuf_out =   1.8000        
+ xi160.n2692__net1 =  12.7177n       
+ xi160.n2693__net1 =  12.9402n       
+ xi160.n2693__sbuf_out =   1.8000        
+ xi160.n2694__net1 =  12.8789n       
+ xi160.n2695__net1 =  12.9366n       
+ xi160.n2695__sbuf_out =   1.8000        
+ xi160.n2696__net1 =  12.8752n       
+ xi160.n2697__net1 =  12.4865n       
+ xi160.n2697__sbuf_out =   1.8000        
+ xi160.n2698__net1 =  12.6732n       
+ xi160.n2699__net1 =  12.4833n       
+ xi160.n2699__sbuf_out =   1.8000        
+ xi160.n269__net1 =  12.9398n       
+ xi160.n269__net17 =   1.8000        
+ xi160.n269__sbuf_out =   1.8000        
+ xi160.n269__vddio1 =   1.8000        
+ xi160.n269__vss1 =   9.6296n       
+ xi160.n26__net1 =  12.7691n       
+ xi160.n26__net17 =   1.8000        
+ xi160.n26__net3 =   1.8000        
+ xi160.n26__net7 =   7.3510n       
+ xi160.n26__sbuf_out =   1.8000        
+ xi160.n26__vddio1 =   1.8000        
+ xi160.n26__vss1 =   2.9107n       
+ xi160.n2700__net1 =  12.6699n       
+ xi160.n2701__net1 =  12.9038n       
+ xi160.n2701__sbuf_out =   1.8000        
+ xi160.n2702__net1 =  12.8424n       
+ xi160.n2703__net1 =  12.9007n       
+ xi160.n2703__sbuf_out =   1.8000        
+ xi160.n2704__net1 =  12.8394n       
+ xi160.n2705__net1 =  12.4112n       
+ xi160.n2705__sbuf_out =   1.8000        
+ xi160.n2706__net1 =  12.6302n       
+ xi160.n2707__net1 =  12.4114n       
+ xi160.n2707__sbuf_out =   1.8000        
+ xi160.n2708__net1 =  12.6304n       
+ xi160.n2709__net1 =  12.9033n       
+ xi160.n2709__sbuf_out =   1.8000        
+ xi160.n270__net1 =  12.9403n       
+ xi160.n270__net17 =   1.8000        
+ xi160.n270__sbuf_out =   1.8000        
+ xi160.n270__vddio1 =   1.8000        
+ xi160.n270__vss1 =   9.6300n       
+ xi160.n2710__net1 =  12.8420n       
+ xi160.n2711__net1 =  12.9068n       
+ xi160.n2711__sbuf_out =   1.8000        
+ xi160.n2712__net1 =  12.8455n       
+ xi160.n2713__net1 =  12.4657n       
+ xi160.n2713__sbuf_out =   1.8000        
+ xi160.n2714__net1 =  12.6600n       
+ xi160.n2715__net1 =  12.4642n       
+ xi160.n2715__sbuf_out =   1.8000        
+ xi160.n2716__net1 =  12.6585n       
+ xi160.n2717__net1 =  12.9058n       
+ xi160.n2717__sbuf_out =   1.8000        
+ xi160.n2718__net1 =  12.8444n       
+ xi160.n2719__net1 =  12.9052n       
+ xi160.n2719__sbuf_out =   1.8000        
+ xi160.n271__net1 =  12.9403n       
+ xi160.n271__net17 =   1.8000        
+ xi160.n271__sbuf_out =   1.8000        
+ xi160.n271__vss1 =   9.6300n       
+ xi160.n2720__net1 =  12.8439n       
+ xi160.n2721__net1 =  12.4698n       
+ xi160.n2721__sbuf_out =   1.8000        
+ xi160.n2722__net1 =  12.6556n       
+ xi160.n2723__net1 =  12.4695n       
+ xi160.n2723__sbuf_out =   1.8000        
+ xi160.n2724__net1 =  12.6553n       
+ xi160.n2725__net1 =  12.9021n       
+ xi160.n2725__sbuf_out =   1.8000        
+ xi160.n2726__net1 =  12.8407n       
+ xi160.n2727__net1 =  12.9020n       
+ xi160.n2727__sbuf_out =   1.8000        
+ xi160.n2728__net1 =  12.8406n       
+ xi160.n2729__net1 =  12.4749n       
+ xi160.n2729__sbuf_out =   1.8000        
+ xi160.n272__net1 =  12.9412n       
+ xi160.n272__net17 =   1.8000        
+ xi160.n272__sbuf_out =   1.8000        
+ xi160.n272__vddio1 =   1.8000        
+ xi160.n272__vss1 =   9.6303n       
+ xi160.n2730__net1 =  12.6591n       
+ xi160.n2731__net1 =  12.9468n       
+ xi160.n2731__sbuf_out =   1.8000        
+ xi160.n2732__net1 =  12.8855n       
+ xi160.n2733__net1 =  12.5575n       
+ xi160.n2733__sbuf_out =   1.8000        
+ xi160.n2734__net1 =  12.7224n       
+ xi160.n2735__net1 =  12.7203n       
+ xi160.n2735__sbuf_out =   1.8000        
+ xi160.n2736__net1 =  12.5556n       
+ xi160.n2737__net1 =  12.7201n       
+ xi160.n2737__sbuf_out =   1.8000        
+ xi160.n2738__net1 =  12.9377n       
+ xi160.n2739__net1 =  12.8763n       
+ xi160.n2739__sbuf_out =   1.8000        
+ xi160.n273__net1 =  12.9343n       
+ xi160.n273__net17 =   1.8000        
+ xi160.n273__sbuf_out =   1.8000        
+ xi160.n273__vss1 =   9.6303n       
+ xi160.n2740__net1 =  12.9340n       
+ xi160.n2741__net1 =  12.8727n       
+ xi160.n2741__sbuf_out =   1.8000        
+ xi160.n2742__net1 =  12.4896n       
+ xi160.n2743__net1 =  12.6758n       
+ xi160.n2743__sbuf_out =   1.8000        
+ xi160.n2744__net1 =  12.4863n       
+ xi160.n2745__net1 =  12.6725n       
+ xi160.n2745__sbuf_out =   1.8000        
+ xi160.n2746__net1 =  12.9012n       
+ xi160.n2747__net1 =  12.8399n       
+ xi160.n2747__sbuf_out =   1.8000        
+ xi160.n2748__net1 =  12.8982n       
+ xi160.n2749__net1 =  12.8368n       
+ xi160.n2749__sbuf_out =   1.8000        
+ xi160.n274__net1 =  12.9348n       
+ xi160.n274__net17 =   1.8000        
+ xi160.n274__sbuf_out =   1.8000        
+ xi160.n274__vddio1 =   1.8000        
+ xi160.n274__vss1 =   9.3854n       
+ xi160.n2750__net1 =  12.4147n       
+ xi160.n2751__net1 =  12.6333n       
+ xi160.n2751__sbuf_out =   1.8000        
+ xi160.n2752__net1 =  12.4149n       
+ xi160.n2753__net1 =  12.6335n       
+ xi160.n2753__sbuf_out =   1.8000        
+ xi160.n2754__net1 =  12.9008n       
+ xi160.n2755__net1 =  12.8394n       
+ xi160.n2755__sbuf_out =   1.8000        
+ xi160.n2756__net1 =  12.9043n       
+ xi160.n2757__net1 =  12.8429n       
+ xi160.n2757__sbuf_out =   1.8000        
+ xi160.n2758__net1 =  12.4689n       
+ xi160.n2759__net1 =  12.6628n       
+ xi160.n2759__sbuf_out =   1.8000        
+ xi160.n275__net1 =  12.9357n       
+ xi160.n275__net17 =   1.8000        
+ xi160.n275__sbuf_out =   1.8000        
+ xi160.n275__vddio1 =   1.8000        
+ xi160.n275__vss1 =   9.3765n       
+ xi160.n2760__net1 =  12.4674n       
+ xi160.n2761__net1 =  12.6612n       
+ xi160.n2761__sbuf_out =   1.8000        
+ xi160.n2762__net1 =  12.9033n       
+ xi160.n2763__net1 =  12.8419n       
+ xi160.n2763__sbuf_out =   1.8000        
+ xi160.n2764__net1 =  12.9027n       
+ xi160.n2765__net1 =  12.8413n       
+ xi160.n2765__sbuf_out =   1.8000        
+ xi160.n2766__net1 =  12.4728n       
+ xi160.n2767__net1 =  12.6583n       
+ xi160.n2767__sbuf_out =   1.8000        
+ xi160.n2768__net1 =  12.4725n       
+ xi160.n2769__net1 =  12.6579n       
+ xi160.n2769__sbuf_out =   1.8000        
+ xi160.n276__net1 =  12.9348n       
+ xi160.n276__net17 =   1.8000        
+ xi160.n276__sbuf_out =   1.8000        
+ xi160.n276__vddio1 =   1.8000        
+ xi160.n276__vss1 =   9.3815n       
+ xi160.n2770__net1 =  12.8995n       
+ xi160.n2771__net1 =  12.8382n       
+ xi160.n2771__sbuf_out =   1.8000        
+ xi160.n2772__net1 =  12.8994n       
+ xi160.n2773__net1 =  12.8381n       
+ xi160.n2773__sbuf_out =   1.8000        
+ xi160.n2774__net1 =  12.4776n       
+ xi160.n2775__net1 =  12.6617n       
+ xi160.n2775__sbuf_out =   1.8000        
+ xi160.n2776__net1 =  12.9430n       
+ xi160.n2777__net1 =  12.8817n       
+ xi160.n2777__sbuf_out =   1.8000        
+ xi160.n2778__net1 =  12.5625n       
+ xi160.n2779__net1 =  12.7260n       
+ xi160.n2779__sbuf_out =   1.8000        
+ xi160.n277__net1 =  12.9268n       
+ xi160.n277__net17 =   1.8000        
+ xi160.n277__sbuf_out =   1.8000        
+ xi160.n277__vddio1 =   1.8000        
+ xi160.n277__vss1 =   9.3771n       
+ xi160.n2780__net1 =  12.7238n       
+ xi160.n2781__net1 =  12.5605n       
+ xi160.n2781__sbuf_out =   1.8000        
+ xi160.n2782__net1 =  12.7237n       
+ xi160.n2783__net1 =  12.9338n       
+ xi160.n2783__sbuf_out =   1.8000        
+ xi160.n2784__net1 =  12.8725n       
+ xi160.n2785__net1 =  12.9302n       
+ xi160.n2785__sbuf_out =   1.8000        
+ xi160.n2786__net1 =  12.8688n       
+ xi160.n2787__net1 =  12.4937n       
+ xi160.n2787__sbuf_out =   1.8000        
+ xi160.n2788__net1 =  12.6797n       
+ xi160.n2789__net1 =  12.4905n       
+ xi160.n2789__sbuf_out =   1.8000        
+ xi160.n278__net1 =  12.9273n       
+ xi160.n278__net17 =   1.8000        
+ xi160.n278__sbuf_out =   1.8000        
+ xi160.n278__vddio1 =   1.8000        
+ xi160.n278__vss1 =   9.3785n       
+ xi160.n2790__net1 =  12.6764n       
+ xi160.n2791__net1 =  12.8974n       
+ xi160.n2791__sbuf_out =   1.8000        
+ xi160.n2792__net1 =  12.8360n       
+ xi160.n2793__net1 =  12.8943n       
+ xi160.n2793__sbuf_out =   1.8000        
+ xi160.n2794__net1 =  12.8330n       
+ xi160.n2795__net1 =  12.4196n       
+ xi160.n2795__sbuf_out =   1.8000        
+ xi160.n2796__net1 =  12.6379n       
+ xi160.n2797__net1 =  12.4198n       
+ xi160.n2797__sbuf_out =   1.8000        
+ xi160.n2798__net1 =  12.6381n       
+ xi160.n2799__net1 =  12.8969n       
+ xi160.n2799__sbuf_out =   1.8000        
+ xi160.n279__net1 =  12.9273n       
+ xi160.n279__net17 =   1.8000        
+ xi160.n279__sbuf_out =   1.8000        
+ xi160.n279__vddio1 =   1.8000        
+ xi160.n279__vss1 =   9.3802n       
+ xi160.n27__net1 =  12.7686n       
+ xi160.n27__net17 =   1.8000        
+ xi160.n27__net3 =   1.8000        
+ xi160.n27__net7 =   7.3474n       
+ xi160.n27__sbuf_out =   1.8000        
+ xi160.n27__vddio1 =   1.8000        
+ xi160.n27__vss1 =   2.9107n       
+ xi160.n2800__net1 =  12.8355n       
+ xi160.n2801__net1 =  12.9004n       
+ xi160.n2801__sbuf_out =   1.8000        
+ xi160.n2802__net1 =  12.8391n       
+ xi160.n2803__net1 =  12.4732n       
+ xi160.n2803__sbuf_out =   1.8000        
+ xi160.n2804__net1 =  12.6669n       
+ xi160.n2805__net1 =  12.4717n       
+ xi160.n2805__sbuf_out =   1.8000        
+ xi160.n2806__net1 =  12.6653n       
+ xi160.n2807__net1 =  12.8994n       
+ xi160.n2807__sbuf_out =   1.8000        
+ xi160.n2808__net1 =  12.8380n       
+ xi160.n2809__net1 =  12.8988n       
+ xi160.n2809__sbuf_out =   1.8000        
+ xi160.n280__net1 =  12.9282n       
+ xi160.n280__net17 =   1.8000        
+ xi160.n280__sbuf_out =   1.8000        
+ xi160.n280__vddio1 =   1.8000        
+ xi160.n280__vss1 =   9.3812n       
+ xi160.n2810__net1 =  12.8375n       
+ xi160.n2811__net1 =  12.4770n       
+ xi160.n2811__sbuf_out =   1.8000        
+ xi160.n2812__net1 =  12.6622n       
+ xi160.n2813__net1 =  12.4766n       
+ xi160.n2813__sbuf_out =   1.8000        
+ xi160.n2814__net1 =  12.6618n       
+ xi160.n2815__net1 =  12.8957n       
+ xi160.n2815__sbuf_out =   1.8000        
+ xi160.n2816__net1 =  12.8343n       
+ xi160.n2817__net1 =  12.8956n       
+ xi160.n2817__sbuf_out =   1.8000        
+ xi160.n2818__net1 =  12.8342n       
+ xi160.n2819__net1 =  12.4816n       
+ xi160.n2819__sbuf_out =   1.8000        
+ xi160.n281__net1 =  12.9208n       
+ xi160.n281__net17 =   1.8000        
+ xi160.n281__sbuf_out =   1.8000        
+ xi160.n281__vddio1 =   1.8000        
+ xi160.n281__vss1 =   9.3815n       
+ xi160.n2820__net1 =  12.6656n       
+ xi160.n2821__net1 =  12.9379n       
+ xi160.n2821__sbuf_out =   1.8000        
+ xi160.n2822__net1 =  12.8765n       
+ xi160.n2823__net1 =  12.5685n       
+ xi160.n2823__sbuf_out =   1.8000        
+ xi160.n2824__net1 =  12.7306n       
+ xi160.n2825__net1 =  12.7285n       
+ xi160.n2825__sbuf_out =   1.8000        
+ xi160.n2826__net1 =  12.5665n       
+ xi160.n2827__net1 =  12.7283n       
+ xi160.n2827__sbuf_out =   1.8000        
+ xi160.n2828__net1 =  12.9287n       
+ xi160.n2829__net1 =  12.8673n       
+ xi160.n2829__sbuf_out =   1.8000        
+ xi160.n282__net1 =  12.9212n       
+ xi160.n282__net17 =   1.8000        
+ xi160.n282__sbuf_out =   1.8000        
+ xi160.n282__vddio1 =   1.8000        
+ xi160.n282__vss1 =   9.3826n       
+ xi160.n2830__net1 =  12.9251n       
+ xi160.n2831__net1 =  12.8637n       
+ xi160.n2831__sbuf_out =   1.8000        
+ xi160.n2832__net1 =  12.4991n       
+ xi160.n2833__net1 =  12.6849n       
+ xi160.n2833__sbuf_out =   1.8000        
+ xi160.n2834__net1 =  12.4958n       
+ xi160.n2835__net1 =  12.6816n       
+ xi160.n2835__sbuf_out =   1.8000        
+ xi160.n2836__net1 =  12.8923n       
+ xi160.n2837__net1 =  12.8309n       
+ xi160.n2837__sbuf_out =   1.8000        
+ xi160.n2838__net1 =  12.8892n       
+ xi160.n2839__net1 =  12.8279n       
+ xi160.n2839__sbuf_out =   1.8000        
+ xi160.n283__net1 =  12.9221n       
+ xi160.n283__net17 =   1.8000        
+ xi160.n283__sbuf_out =   1.8000        
+ xi160.n283__vddio1 =   1.8000        
+ xi160.n283__vss1 =   9.3833n       
+ xi160.n2840__net1 =  12.4259n       
+ xi160.n2841__net1 =  12.6440n       
+ xi160.n2841__sbuf_out =   1.8000        
+ xi160.n2842__net1 =  12.4261n       
+ xi160.n2843__net1 =  12.6443n       
+ xi160.n2843__sbuf_out =   1.8000        
+ xi160.n2844__net1 =  12.8918n       
+ xi160.n2845__net1 =  12.8304n       
+ xi160.n2845__sbuf_out =   1.8000        
+ xi160.n2846__net1 =  12.8953n       
+ xi160.n2847__net1 =  12.8339n       
+ xi160.n2847__sbuf_out =   1.8000        
+ xi160.n2848__net1 =  12.4788n       
+ xi160.n2849__net1 =  12.6723n       
+ xi160.n2849__sbuf_out =   1.8000        
+ xi160.n284__net1 =  12.9212n       
+ xi160.n284__net17 =   1.8000        
+ xi160.n284__sbuf_out =   1.8000        
+ xi160.n284__vddio1 =   1.8000        
+ xi160.n284__vss1 =   9.3837n       
+ xi160.n2850__net1 =  12.4772n       
+ xi160.n2851__net1 =  12.6708n       
+ xi160.n2851__sbuf_out =   1.8000        
+ xi160.n2852__net1 =  12.8943n       
+ xi160.n2853__net1 =  12.8329n       
+ xi160.n2853__sbuf_out =   1.8000        
+ xi160.n2854__net1 =  12.8937n       
+ xi160.n2855__net1 =  12.8324n       
+ xi160.n2855__sbuf_out =   1.8000        
+ xi160.n2856__net1 =  12.4823n       
+ xi160.n2857__net1 =  12.6674n       
+ xi160.n2857__sbuf_out =   1.8000        
+ xi160.n2858__net1 =  12.4819n       
+ xi160.n2859__net1 =  12.6670n       
+ xi160.n2859__sbuf_out =   1.8000        
+ xi160.n285__net1 =  12.9126n       
+ xi160.n285__net17 =   1.8000        
+ xi160.n285__sbuf_out =   1.8000        
+ xi160.n285__vddio1 =   1.8000        
+ xi160.n285__vss1 =   9.3837n       
+ xi160.n2860__net1 =  12.8906n       
+ xi160.n2861__net1 =  12.8292n       
+ xi160.n2861__sbuf_out =   1.8000        
+ xi160.n2862__net1 =  12.8905n       
+ xi160.n2863__net1 =  12.8291n       
+ xi160.n2863__sbuf_out =   1.8000        
+ xi160.n2864__net1 =  12.4867n       
+ xi160.n2865__net1 =  12.6708n       
+ xi160.n2865__sbuf_out =   1.8000        
+ xi160.n2866__net1 =  12.9315n       
+ xi160.n2867__net1 =  12.8701n       
+ xi160.n2867__sbuf_out =   1.8000        
+ xi160.n2868__net1 =  12.5756n       
+ xi160.n2869__net1 =  12.7364n       
+ xi160.n2869__sbuf_out =   1.8000        
+ xi160.n286__net1 =  12.9131n       
+ xi160.n286__net17 =   1.8000        
+ xi160.n286__sbuf_out =   1.8000        
+ xi160.n286__vddio1 =   1.8000        
+ xi160.n286__vss1 =   9.3840n       
+ xi160.n2870__net1 =  12.7343n       
+ xi160.n2871__net1 =  12.5736n       
+ xi160.n2871__sbuf_out =   1.8000        
+ xi160.n2872__net1 =  12.7341n       
+ xi160.n2873__net1 =  12.9223n       
+ xi160.n2873__sbuf_out =   1.8000        
+ xi160.n2874__net1 =  12.8609n       
+ xi160.n2875__net1 =  12.9187n       
+ xi160.n2875__sbuf_out =   1.8000        
+ xi160.n2876__net1 =  12.8573n       
+ xi160.n2877__net1 =  12.5056n       
+ xi160.n2877__sbuf_out =   1.8000        
+ xi160.n2878__net1 =  12.6914n       
+ xi160.n2879__net1 =  12.5024n       
+ xi160.n2879__sbuf_out =   1.8000        
+ xi160.n287__net1 =  12.9131n       
+ xi160.n287__net17 =   1.8000        
+ xi160.n287__sbuf_out =   1.8000        
+ xi160.n287__vddio1 =   1.8000        
+ xi160.n2880__net1 =  12.6881n       
+ xi160.n2881__net1 =  12.8859n       
+ xi160.n2881__sbuf_out =   1.8000        
+ xi160.n2882__net1 =  12.8245n       
+ xi160.n2883__net1 =  12.8828n       
+ xi160.n2883__sbuf_out =   1.8000        
+ xi160.n2884__net1 =  12.8215n       
+ xi160.n2885__net1 =  12.4335n       
+ xi160.n2885__sbuf_out =   1.8000        
+ xi160.n2886__net1 =  12.6517n       
+ xi160.n2887__net1 =  12.4337n       
+ xi160.n2887__sbuf_out =   1.8000        
+ xi160.n2888__net1 =  12.6519n       
+ xi160.n2889__net1 =  12.8854n       
+ xi160.n2889__sbuf_out =   1.8000        
+ xi160.n288__net1 =  12.9140n       
+ xi160.n288__net17 =   1.8000        
+ xi160.n288__sbuf_out =   1.8000        
+ xi160.n288__vddio1 =   1.8000        
+ xi160.n288__vss1 =   9.3854n       
+ xi160.n2890__net1 =  12.8240n       
+ xi160.n2891__net1 =  12.8889n       
+ xi160.n2891__sbuf_out =   1.8000        
+ xi160.n2892__net1 =  12.8275n       
+ xi160.n2893__net1 =  12.4856n       
+ xi160.n2893__sbuf_out =   1.8000        
+ xi160.n2894__net1 =  12.6791n       
+ xi160.n2895__net1 =  12.4840n       
+ xi160.n2895__sbuf_out =   1.8000        
+ xi160.n2896__net1 =  12.6775n       
+ xi160.n2897__net1 =  12.8879n       
+ xi160.n2897__sbuf_out =   1.8000        
+ xi160.n2898__net1 =  12.8265n       
+ xi160.n2899__net1 =  12.8873n       
+ xi160.n2899__sbuf_out =   1.8000        
+ xi160.n289__net1 =  12.9062n       
+ xi160.n289__net17 =   1.8000        
+ xi160.n289__sbuf_out =   1.8000        
+ xi160.n289__vddio1 =   1.8000        
+ xi160.n289__vss1 =   9.3722n       
+ xi160.n28__net1 =  12.7691n       
+ xi160.n28__net17 =   1.8000        
+ xi160.n28__net3 =   1.8000        
+ xi160.n28__net7 =   7.3466n       
+ xi160.n28__sbuf_out =   1.8000        
+ xi160.n28__vddio1 =   1.8000        
+ xi160.n28__vss1 =   2.9104n       
+ xi160.n2900__net1 =  12.8259n       
+ xi160.n2901__net1 =  12.4888n       
+ xi160.n2901__sbuf_out =   1.8000        
+ xi160.n2902__net1 =  12.6739n       
+ xi160.n2903__net1 =  12.4884n       
+ xi160.n2903__sbuf_out =   1.8000        
+ xi160.n2904__net1 =  12.6735n       
+ xi160.n2905__net1 =  12.8842n       
+ xi160.n2905__sbuf_out =   1.8000        
+ xi160.n2906__net1 =  12.8228n       
+ xi160.n2907__net1 =  12.8840n       
+ xi160.n2907__sbuf_out =   1.8000        
+ xi160.n2908__net1 =  12.8227n       
+ xi160.n2909__net1 =  12.4930n       
+ xi160.n2909__sbuf_out =   1.8000        
+ xi160.n290__net1 =  12.9066n       
+ xi160.n290__net17 =   1.8000        
+ xi160.n290__sbuf_out =   1.8000        
+ xi160.n290__vddio1 =   1.8000        
+ xi160.n290__vss1 =   9.3965n       
+ xi160.n2910__net1 =  12.6772n       
+ xi160.n2911__net1 =  12.9238n       
+ xi160.n2911__sbuf_out =   1.8000        
+ xi160.n2912__net1 =  12.8624n       
+ xi160.n2913__net1 =  12.5837n       
+ xi160.n2913__sbuf_out =   1.8000        
+ xi160.n2914__net1 =  12.7434n       
+ xi160.n2915__net1 =  12.7412n       
+ xi160.n2915__sbuf_out =   1.8000        
+ xi160.n2916__net1 =  12.5818n       
+ xi160.n2917__net1 =  12.7411n       
+ xi160.n2917__sbuf_out =   1.8000        
+ xi160.n2918__net1 =  12.9146n       
+ xi160.n2919__net1 =  12.8533n       
+ xi160.n2919__sbuf_out =   1.8000        
+ xi160.n291__net1 =  12.9075n       
+ xi160.n291__net17 =   1.8000        
+ xi160.n291__sbuf_out =   1.8000        
+ xi160.n291__vddio1 =   1.8000        
+ xi160.n291__vss1 =   9.3965n       
+ xi160.n2920__net1 =  12.9110n       
+ xi160.n2921__net1 =  12.8496n       
+ xi160.n2921__sbuf_out =   1.8000        
+ xi160.n2922__net1 =  12.5133n       
+ xi160.n2923__net1 =  12.6993n       
+ xi160.n2923__sbuf_out =   1.8000        
+ xi160.n2924__net1 =  12.5101n       
+ xi160.n2925__net1 =  12.6959n       
+ xi160.n2925__sbuf_out =   1.8000        
+ xi160.n2926__net1 =  12.8782n       
+ xi160.n2927__net1 =  12.8168n       
+ xi160.n2927__sbuf_out =   1.8000        
+ xi160.n2928__net1 =  12.8751n       
+ xi160.n2929__net1 =  12.8138n       
+ xi160.n2929__sbuf_out =   1.8000        
+ xi160.n292__net1 =  12.9066n       
+ xi160.n292__net17 =   1.8000        
+ xi160.n292__sbuf_out =   1.8000        
+ xi160.n292__vddio1 =   1.8000        
+ xi160.n292__vss1 =   9.3982n       
+ xi160.n2930__net1 =  12.4426n       
+ xi160.n2931__net1 =  12.6608n       
+ xi160.n2931__sbuf_out =   1.8000        
+ xi160.n2932__net1 =  12.4428n       
+ xi160.n2933__net1 =  12.6611n       
+ xi160.n2933__sbuf_out =   1.8000        
+ xi160.n2934__net1 =  12.8777n       
+ xi160.n2935__net1 =  12.8163n       
+ xi160.n2935__sbuf_out =   1.8000        
+ xi160.n2936__net1 =  12.8812n       
+ xi160.n2937__net1 =  12.8198n       
+ xi160.n2937__sbuf_out =   1.8000        
+ xi160.n2938__net1 =  12.4936n       
+ xi160.n2939__net1 =  12.6872n       
+ xi160.n2939__sbuf_out =   1.8000        
+ xi160.n293__net1 =  12.8974n       
+ xi160.n293__net17 =   1.8000        
+ xi160.n293__sbuf_out =   1.8000        
+ xi160.n293__vddio1 =   1.8000        
+ xi160.n293__vss1 =   9.3982n       
+ xi160.n2940__net1 =  12.4921n       
+ xi160.n2941__net1 =  12.6857n       
+ xi160.n2941__sbuf_out =   1.8000        
+ xi160.n2942__net1 =  12.8802n       
+ xi160.n2943__net1 =  12.8188n       
+ xi160.n2943__sbuf_out =   1.8000        
+ xi160.n2944__net1 =  12.8796n       
+ xi160.n2945__net1 =  12.8183n       
+ xi160.n2946__net1 =  12.4964n       
+ xi160.n2947__net1 =  12.6816n       
+ xi160.n2948__net1 =  12.4961n       
+ xi160.n2949__net1 =  12.6813n       
+ xi160.n294__net1 =  12.8979n       
+ xi160.n294__net17 =   1.8000        
+ xi160.n294__sbuf_out =   1.8000        
+ xi160.n294__vddio1 =   1.8000        
+ xi160.n294__vss1 =   9.3995n       
+ xi160.n2950__net1 =  12.8765n       
+ xi160.n2951__net1 =  12.8151n       
+ xi160.n2952__net1 =  12.8764n       
+ xi160.n2953__net1 =  12.8150n       
+ xi160.n2954__net1 =  12.5006n       
+ xi160.n2955__net1 =  12.6849n       
+ xi160.n2956__net1 =  12.8452n       
+ xi160.n2957__net1 =  12.8145n       
+ xi160.n2958__net1 =  12.7088n       
+ xi160.n2959__net1 =  12.7901n       
+ xi160.n295__net1 =  12.8979n       
+ xi160.n295__net17 =   1.8000        
+ xi160.n295__sbuf_out =   1.8000        
+ xi160.n295__vddio1 =   1.8000        
+ xi160.n295__vss1 =   9.3995n       
+ xi160.n2960__net1 =  12.7880n       
+ xi160.n2961__net1 =  12.7819n       
+ xi160.n2962__net1 =  12.7007n       
+ xi160.n2963__net1 =  12.7819n       
+ xi160.n2964__net1 =  12.8353n       
+ xi160.n2965__net1 =  12.8050n       
+ xi160.n2966__net1 =  12.8093n       
+ xi160.n2967__net1 =  12.7978n       
+ xi160.n2968__net1 =  12.8214n       
+ xi160.n2969__net1 =  12.7911n       
+ xi160.n296__net1 =  12.8988n       
+ xi160.n296__net17 =   1.8000        
+ xi160.n296__sbuf_out =   1.8000        
+ xi160.n296__vddio1 =   1.8000        
+ xi160.n296__vss1 =   9.4005n       
+ xi160.n2970__net1 =  12.6590n       
+ xi160.n2971__net1 =  12.7541n       
+ xi160.n2972__net1 =  12.7516n       
+ xi160.n2973__net1 =  12.7410n       
+ xi160.n2974__net1 =  12.6478n       
+ xi160.n2975__net1 =  12.7427n       
+ xi160.n2976__net1 =  12.7980n       
+ xi160.n2977__net1 =  12.7677n       
+ xi160.n2978__net1 =  12.7722n       
+ xi160.n2979__net1 =  12.7626n       
+ xi160.n297__net1 =  12.8905n       
+ xi160.n297__net17 =   1.8000        
+ xi160.n297__sbuf_out =   1.8000        
+ xi160.n297__vddio1 =   1.8000        
+ xi160.n297__vss1 =   9.4005n       
+ xi160.n2980__net1 =  12.7863n       
+ xi160.n2981__net1 =  12.7561n       
+ xi160.n2982__net1 =  12.6086n       
+ xi160.n2983__net1 =  12.7201n       
+ xi160.n2984__net1 =  12.7177n       
+ xi160.n2985__net1 =  12.7184n       
+ xi160.n2986__net1 =  12.6095n       
+ xi160.n2987__net1 =  12.7210n       
+ xi160.n2988__net1 =  12.7881n       
+ xi160.n2989__net1 =  12.7578n       
+ xi160.n298__net1 =  12.8910n       
+ xi160.n298__net17 =   1.8000        
+ xi160.n298__sbuf_out =   1.8000        
+ xi160.n298__vddio1 =   1.8000        
+ xi160.n298__vss1 =   9.4013n       
+ xi160.n2990__net1 =  12.7646n       
+ xi160.n2991__net1 =  12.7346n       
+ xi160.n2992__net1 =  12.6378n       
+ xi160.n2993__net1 =  12.7367n       
+ xi160.n2994__net1 =  12.7965n       
+ xi160.n2995__net1 =  12.7662n       
+ xi160.n2996__net1 =  12.7715n       
+ xi160.n2997__net1 =  12.7697n       
+ xi160.n2998__net1 =  12.7944n       
+ xi160.n2999__net1 =  12.7641n       
+ xi160.n299__net1 =  12.8919n       
+ xi160.n299__net17 =   1.8000        
+ xi160.n299__sbuf_out =   1.8000        
+ xi160.n299__vddio1 =   1.8000        
+ xi160.n299__vss1 =   9.4013n       
+ xi160.n29__net1 =  12.7700n       
+ xi160.n29__net17 =   1.8000        
+ xi160.n29__net3 =   1.8000        
+ xi160.n29__net7 =   7.3424n       
+ xi160.n29__sbuf_out =   1.8000        
+ xi160.n29__vddio1 =   1.8000        
+ xi160.n29__vss1 =   2.9100n       
+ xi160.n2__net1 =  12.8274n       
+ xi160.n2__net17 =   1.8000        
+ xi160.n2__net3 =   1.8000        
+ xi160.n2__net7 =   7.3642n       
+ xi160.n2__sbuf_in =  22.4574n       
+ xi160.n2__sbuf_out =   1.8000        
+ xi160.n2__vddio1 =   1.8000        
+ xi160.n2__vss1 =   1.4749n       
+ xi160.n3000__net1 =  12.6380n       
+ xi160.n3001__net1 =  12.7326n       
+ xi160.n3002__net1 =  12.7305n       
+ xi160.n3003__net1 =  12.7294n       
+ xi160.n3004__net1 =  12.6369n       
+ xi160.n3005__net1 =  12.7315n       
+ xi160.n3006__net1 =  12.7921n       
+ xi160.n3007__net1 =  12.7618n       
+ xi160.n3008__net1 =  12.7673n       
+ xi160.n3009__net1 =  12.6388n       
+ xi160.n300__net1 =  12.8910n       
+ xi160.n300__net17 =   1.8000        
+ xi160.n300__sbuf_out =   1.8000        
+ xi160.n300__vddio1 =   1.8000        
+ xi160.n300__vss1 =   9.4017n       
+ xi160.n3010__net1 =  12.7331n       
+ xi160.n3011__net1 =  12.7918n       
+ xi160.n3012__net1 =  12.7615n       
+ xi160.n3013__net1 =  12.7670n       
+ xi160.n301__net1 =  12.8812n       
+ xi160.n301__net17 =   1.8000        
+ xi160.n301__sbuf_out =   1.8000        
+ xi160.n301__vss1 =   9.4017n       
+ xi160.n3029__net1 =  12.8269n       
+ xi160.n302__net1 =  12.8816n       
+ xi160.n302__net17 =   1.8000        
+ xi160.n302__sbuf_out =   1.8000        
+ xi160.n302__vddio1 =   1.8000        
+ xi160.n302__vss1 =   9.4019n       
+ xi160.n3030__net1 =  12.8190n       
+ xi160.n3031__net1 =  12.8085n       
+ xi160.n3032__net1 =  12.8001n       
+ xi160.n3033__net1 =  12.7890n       
+ xi160.n3034__net1 =  12.7802n       
+ xi160.n3035__net1 =  12.7685n       
+ xi160.n3036__net1 =  12.7573n       
+ xi160.n3037__net1 =  12.6430n       
+ xi160.n3038__net1 =  12.7420n       
+ xi160.n303__net1 =  12.8816n       
+ xi160.n303__net17 =   1.8000        
+ xi160.n303__sbuf_out =   1.8000        
+ xi160.n303__vss1 =   9.4019n       
+ xi160.n3044__net1 =  12.7695n       
+ xi160.n3045__net1 =  12.7704n       
+ xi160.n3046__net1 =  12.7708n       
+ xi160.n3049__net1 =  12.8018n       
+ xi160.n304__net1 =  12.8825n       
+ xi160.n304__net17 =   1.8000        
+ xi160.n304__sbuf_out =   1.8000        
+ xi160.n304__vddio1 =   1.8000        
+ xi160.n304__vss1 =   9.1388n       
+ xi160.n3050__net1 =  12.7715n       
+ xi160.n3051__net1 =  12.7757n       
+ xi160.n3052__net1 =  12.7396n       
+ xi160.n305__net1 =  12.8737n       
+ xi160.n305__net17 =   1.8000        
+ xi160.n305__sbuf_out =   1.8000        
+ xi160.n305__vddio1 =   1.8000        
+ xi160.n305__vss1 =   9.1298n       
+ xi160.n306__net1 =  12.8742n       
+ xi160.n306__net17 =   1.8000        
+ xi160.n306__sbuf_out =   1.8000        
+ xi160.n306__vddio1 =   1.8000        
+ xi160.n306__vss1 =   9.1348n       
+ xi160.n307__net1 =  12.8751n       
+ xi160.n307__net17 =   1.8000        
+ xi160.n307__sbuf_out =   1.8000        
+ xi160.n307__vddio1 =   1.8000        
+ xi160.n307__vss1 =   9.1304n       
+ xi160.n308__net1 =  12.8742n       
+ xi160.n308__net17 =   1.8000        
+ xi160.n308__sbuf_out =   1.8000        
+ xi160.n308__vddio1 =   1.8000        
+ xi160.n308__vss1 =   9.1318n       
+ xi160.n309__net1 =  13.0530n       
+ xi160.n309__net17 =   1.8000        
+ xi160.n309__sbuf_out =   1.8000        
+ xi160.n309__vddio1 =   1.8000        
+ xi160.n309__vss1 =   9.1335n       
+ xi160.n30__net1 =  12.7700n       
+ xi160.n30__net17 =   1.8000        
+ xi160.n30__net3 =   1.8000        
+ xi160.n30__net7 =   7.3415n       
+ xi160.n30__sbuf_out =   1.8000        
+ xi160.n30__vddio1 =   1.8000        
+ xi160.n30__vss1 =   2.9097n       
+ xi160.n310__net1 =  13.0535n       
+ xi160.n310__net17 =   1.8000        
+ xi160.n310__sbuf_out =   1.8000        
+ xi160.n310__vddio1 =   1.8000        
+ xi160.n310__vss1 =   9.1345n       
+ xi160.n311__net1 =  13.0544n       
+ xi160.n311__net17 =   1.8000        
+ xi160.n311__sbuf_out =   1.8000        
+ xi160.n311__vddio1 =   1.8000        
+ xi160.n311__vss1 =   9.1349n       
+ xi160.n312__net1 =  13.0535n       
+ xi160.n312__net17 =   1.8000        
+ xi160.n312__sbuf_out =   1.8000        
+ xi160.n312__vddio1 =   1.8000        
+ xi160.n312__vss1 =   9.1359n       
+ xi160.n313__net1 =  13.0527n       
+ xi160.n313__net17 =   1.8000        
+ xi160.n313__sbuf_out =   1.8000        
+ xi160.n313__vddio1 =   1.8000        
+ xi160.n313__vss1 =   9.1366n       
+ xi160.n314__net1 =  13.0532n       
+ xi160.n314__net17 =   1.8000        
+ xi160.n314__sbuf_out =   1.8000        
+ xi160.n314__vddio1 =   1.8000        
+ xi160.n314__vss1 =   9.1370n       
+ xi160.n315__net1 =  13.0532n       
+ xi160.n315__net17 =   1.8000        
+ xi160.n315__sbuf_out =   1.8000        
+ xi160.n315__vddio1 =   1.8000        
+ xi160.n315__vss1 =   9.1370n       
+ xi160.n316__net1 =  13.0541n       
+ xi160.n316__net17 =   1.8000        
+ xi160.n316__sbuf_out =   1.8000        
+ xi160.n316__vddio1 =   1.8000        
+ xi160.n316__vss1 =   9.1373n       
+ xi160.n317__net1 =  13.0522n       
+ xi160.n317__net17 =   1.8000        
+ xi160.n317__sbuf_out =   1.8000        
+ xi160.n317__vddio1 =   1.8000        
+ xi160.n318__net1 =  13.0527n       
+ xi160.n318__net17 =   1.8000        
+ xi160.n318__sbuf_out =   1.8000        
+ xi160.n318__vddio1 =   1.8000        
+ xi160.n318__vss1 =   9.1388n       
+ xi160.n319__net1 =  13.0536n       
+ xi160.n319__net17 =   1.8000        
+ xi160.n319__sbuf_out =   1.8000        
+ xi160.n319__vddio1 =   1.8000        
+ xi160.n319__vss1 =   9.1255n       
+ xi160.n31__net1 =  12.7695n       
+ xi160.n31__net17 =   1.8000        
+ xi160.n31__net3 =   1.8000        
+ xi160.n31__net7 =   7.3367n       
+ xi160.n31__sbuf_out =   1.8000        
+ xi160.n31__vddio1 =   1.8000        
+ xi160.n31__vss1 =   2.9094n       
+ xi160.n320__net1 =  13.0527n       
+ xi160.n320__net17 =   1.8000        
+ xi160.n320__sbuf_out =   1.8000        
+ xi160.n320__vddio1 =   1.8000        
+ xi160.n320__vss1 =   9.1498n       
+ xi160.n3211__net1 =  13.0224n       
+ xi160.n3212__net1 =  13.0197n       
+ xi160.n3213__net1 =  13.0158n       
+ xi160.n3214__net1 =  13.0125n       
+ xi160.n3215__net1 =  13.0080n       
+ xi160.n3216__net1 =  13.0043n       
+ xi160.n3217__net1 =  12.9992n       
+ xi160.n3218__net1 =  12.9951n       
+ xi160.n3219__net1 =  12.9894n       
+ xi160.n321__net1 =  13.0513n       
+ xi160.n321__net17 =   1.8000        
+ xi160.n321__sbuf_out =   1.8000        
+ xi160.n321__vddio1 =   1.8000        
+ xi160.n321__vss1 =   9.1498n       
+ xi160.n3220__net1 =  12.9847n       
+ xi160.n3221__net1 =  12.9784n       
+ xi160.n322__net1 =  13.0518n       
+ xi160.n322__net17 =   1.8000        
+ xi160.n322__sbuf_out =   1.8000        
+ xi160.n322__vddio1 =   1.8000        
+ xi160.n322__vss1 =   9.1515n       
+ xi160.n323__net1 =  13.0518n       
+ xi160.n323__net17 =   1.8000        
+ xi160.n323__sbuf_out =   1.8000        
+ xi160.n323__vddio1 =   1.8000        
+ xi160.n323__vss1 =   9.1515n       
+ xi160.n324__net1 =  13.0527n       
+ xi160.n324__net17 =   1.8000        
+ xi160.n324__sbuf_out =   1.8000        
+ xi160.n324__vddio1 =   1.8000        
+ xi160.n324__vss1 =   9.1528n       
+ xi160.n325__net1 =  13.0504n       
+ xi160.n325__net17 =   1.8000        
+ xi160.n325__sbuf_out =   1.8000        
+ xi160.n325__vddio1 =   1.8000        
+ xi160.n325__vss1 =   9.1528n       
+ xi160.n326__net1 =  13.0509n       
+ xi160.n326__net17 =   1.8000        
+ xi160.n326__sbuf_out =   1.8000        
+ xi160.n326__vddio1 =   1.8000        
+ xi160.n326__vss1 =   9.1539n       
+ xi160.n327__net1 =  13.0518n       
+ xi160.n327__net17 =   1.8000        
+ xi160.n327__sbuf_out =   1.8000        
+ xi160.n327__vddio1 =   1.8000        
+ xi160.n327__vss1 =   9.1539n       
+ xi160.n328__net1 =  13.0509n       
+ xi160.n328__net17 =   1.8000        
+ xi160.n328__sbuf_out =   1.8000        
+ xi160.n328__vddio1 =   1.8000        
+ xi160.n328__vss1 =   9.1546n       
+ xi160.n329__net1 =  13.0489n       
+ xi160.n329__net17 =   1.8000        
+ xi160.n329__sbuf_out =   1.8000        
+ xi160.n329__vddio1 =   1.8000        
+ xi160.n329__vss1 =   9.1546n       
+ xi160.n32__net1 =  12.7709n       
+ xi160.n32__net17 =   1.8000        
+ xi160.n32__net3 =   1.8000        
+ xi160.n32__net7 =   7.3358n       
+ xi160.n32__sbuf_out =   1.8000        
+ xi160.n32__vddio1 =   1.8000        
+ xi160.n32__vss1 =   2.9087n       
+ xi160.n330__net1 =  13.0494n       
+ xi160.n330__net17 =   1.8000        
+ xi160.n330__sbuf_out =   1.8000        
+ xi160.n330__vddio1 =   1.8000        
+ xi160.n330__vss1 =   9.1550n       
+ xi160.n331__net1 =  13.0494n       
+ xi160.n331__net17 =   1.8000        
+ xi160.n331__sbuf_out =   1.8000        
+ xi160.n331__vss1 =   9.1550n       
+ xi160.n332__net1 =  13.0503n       
+ xi160.n332__net17 =   1.8000        
+ xi160.n332__sbuf_out =   1.8000        
+ xi160.n332__vddio1 =   1.8000        
+ xi160.n332__vss1 =   9.1553n       
+ xi160.n333__net1 =  13.0475n       
+ xi160.n333__net17 =   1.8000        
+ xi160.n333__sbuf_out =   1.8000        
+ xi160.n333__vss1 =   9.1553n       
+ xi160.n334__net1 =  13.0480n       
+ xi160.n334__net17 =   1.8000        
+ xi160.n334__sbuf_out =   1.8000        
+ xi160.n334__vddio1 =   1.8000        
+ xi160.n334__vss1 =   8.8738n       
+ xi160.n335__net1 =  13.0489n       
+ xi160.n335__net17 =   1.8000        
+ xi160.n335__sbuf_out =   1.8000        
+ xi160.n335__vddio1 =   1.8000        
+ xi160.n335__vss1 =   8.8648n       
+ xi160.n336__net1 =  13.0480n       
+ xi160.n336__net17 =   1.8000        
+ xi160.n336__sbuf_out =   1.8000        
+ xi160.n336__vddio1 =   1.8000        
+ xi160.n336__vss1 =   8.8699n       
+ xi160.n3372__net1 =  12.8735n       
+ xi160.n337__net1 =  13.0454n       
+ xi160.n337__net17 =   1.8000        
+ xi160.n337__sbuf_out =   1.8000        
+ xi160.n337__vddio1 =   1.8000        
+ xi160.n337__vss1 =   8.8655n       
+ xi160.n3388__net1 =  12.8809n       
+ xi160.n338__net1 =  13.0459n       
+ xi160.n338__net17 =   1.8000        
+ xi160.n338__sbuf_out =   1.8000        
+ xi160.n338__vddio1 =   1.8000        
+ xi160.n338__vss1 =   8.8668n       
+ xi160.n3390__net1 =  12.8902n       
+ xi160.n3393__net1 =  12.8971n       
+ xi160.n3397__net1 =  12.9059n       
+ xi160.n339__net1 =  13.0459n       
+ xi160.n339__net17 =   1.8000        
+ xi160.n339__sbuf_out =   1.8000        
+ xi160.n339__vddio1 =   1.8000        
+ xi160.n339__vss1 =   8.8685n       
+ xi160.n33__net1 =  12.7718n       
+ xi160.n33__net17 =   1.8000        
+ xi160.n33__net3 =   1.8000        
+ xi160.n33__net7 =   7.3303n       
+ xi160.n33__sbuf_out =   1.8000        
+ xi160.n33__vddio1 =   1.8000        
+ xi160.n33__vss1 =   2.9084n       
+ xi160.n3402__net1 =  12.9124n       
+ xi160.n3408__net1 =  12.9205n       
+ xi160.n340__net1 =  13.0468n       
+ xi160.n340__net17 =   1.8000        
+ xi160.n340__sbuf_out =   1.8000        
+ xi160.n340__vddio1 =   1.8000        
+ xi160.n340__vss1 =   8.8695n       
+ xi160.n3415__net1 =  12.9265n       
+ xi160.n341__net1 =  13.0436n       
+ xi160.n341__net17 =   1.8000        
+ xi160.n341__sbuf_out =   1.8000        
+ xi160.n341__vddio1 =   1.8000        
+ xi160.n341__vss1 =   8.8699n       
+ xi160.n3423__net1 =  12.9340n       
+ xi160.n342__net1 =  13.0441n       
+ xi160.n342__net17 =   1.8000        
+ xi160.n342__sbuf_out =   1.8000        
+ xi160.n342__vddio1 =   1.8000        
+ xi160.n342__vss1 =   8.8709n       
+ xi160.n3432__net1 =  12.9395n       
+ xi160.n343__net1 =  13.0450n       
+ xi160.n343__net17 =   1.8000        
+ xi160.n343__sbuf_out =   1.8000        
+ xi160.n343__vddio1 =   1.8000        
+ xi160.n343__vss1 =   8.8716n       
+ xi160.n3442__net1 =  12.9465n       
+ xi160.n344__net1 =  13.0441n       
+ xi160.n344__net17 =   1.8000        
+ xi160.n344__sbuf_out =   1.8000        
+ xi160.n344__vddio1 =   1.8000        
+ xi160.n344__vss1 =   8.8720n       
+ xi160.n345__net1 =  13.0409n       
+ xi160.n345__net17 =   1.8000        
+ xi160.n345__sbuf_out =   1.8000        
+ xi160.n345__vddio1 =   1.8000        
+ xi160.n345__vss1 =   8.8720n       
+ xi160.n346__net1 =  13.0414n       
+ xi160.n346__net17 =   1.8000        
+ xi160.n346__sbuf_out =   1.8000        
+ xi160.n346__vddio1 =   1.8000        
+ xi160.n346__vss1 =   8.8723n       
+ xi160.n347__net1 =  13.0414n       
+ xi160.n347__net17 =   1.8000        
+ xi160.n347__sbuf_out =   1.8000        
+ xi160.n347__vddio1 =   1.8000        
+ xi160.n348__net1 =  13.0423n       
+ xi160.n348__net17 =   1.8000        
+ xi160.n348__sbuf_out =   1.8000        
+ xi160.n348__vddio1 =   1.8000        
+ xi160.n348__vss1 =   8.8738n       
+ xi160.n349__net1 =  13.0386n       
+ xi160.n349__net17 =   1.8000        
+ xi160.n349__sbuf_out =   1.8000        
+ xi160.n349__vddio1 =   1.8000        
+ xi160.n349__vss1 =   8.8606n       
+ xi160.n34__net1 =  12.7709n       
+ xi160.n34__net17 =   1.8000        
+ xi160.n34__net3 =   1.8000        
+ xi160.n34__net7 =   7.3294n       
+ xi160.n34__sbuf_out =   1.8000        
+ xi160.n34__vddio1 =   1.8000        
+ xi160.n34__vss1 =   2.9286n       
+ xi160.n350__net1 =  13.0391n       
+ xi160.n350__net17 =   1.8000        
+ xi160.n350__sbuf_out =   1.8000        
+ xi160.n350__vddio1 =   1.8000        
+ xi160.n350__vss1 =   8.8848n       
+ xi160.n351__net1 =  13.0399n       
+ xi160.n351__net17 =   1.8000        
+ xi160.n351__sbuf_out =   1.8000        
+ xi160.n351__vddio1 =   1.8000        
+ xi160.n351__vss1 =   8.8848n       
+ xi160.n352__net1 =  13.0391n       
+ xi160.n352__net17 =   1.8000        
+ xi160.n352__sbuf_out =   1.8000        
+ xi160.n352__vddio1 =   1.8000        
+ xi160.n352__vss1 =   8.8865n       
+ xi160.n353__net1 =  12.8284n       
+ xi160.n353__net17 =   1.8000        
+ xi160.n353__sbuf_out =   1.8000        
+ xi160.n353__vddio1 =   1.8000        
+ xi160.n353__vss1 =   8.8865n       
+ xi160.n3548__net1 =  13.0383n       
+ xi160.n354__net1 =  12.8275n       
+ xi160.n354__net17 =   1.8000        
+ xi160.n354__sbuf_out =   1.8000        
+ xi160.n354__vddio1 =   1.8000        
+ xi160.n354__vss1 =   8.8879n       
+ xi160.n355__net1 =  12.8270n       
+ xi160.n355__net17 =   1.8000        
+ xi160.n355__sbuf_out =   1.8000        
+ xi160.n355__vddio1 =   1.8000        
+ xi160.n355__vss1 =   8.8879n       
+ xi160.n3564__net1 =  13.0406n       
+ xi160.n3566__net1 =  13.0433n       
+ xi160.n3569__net1 =  13.0452n       
+ xi160.n356__net1 =  12.8275n       
+ xi160.n356__net17 =   1.8000        
+ xi160.n356__sbuf_out =   1.8000        
+ xi160.n356__vddio1 =   1.8000        
+ xi160.n356__vss1 =   8.8889n       
+ xi160.n3573__net1 =  13.0473n       
+ xi160.n3578__net1 =  13.0486n       
+ xi160.n357__net1 =  12.8196n       
+ xi160.n357__net17 =   1.8000        
+ xi160.n357__sbuf_out =   1.8000        
+ xi160.n357__vddio1 =   1.8000        
+ xi160.n357__vss1 =   8.8889n       
+ xi160.n3584__net1 =  13.0501n       
+ xi160.n358__net1 =  12.8196n       
+ xi160.n358__net17 =   1.8000        
+ xi160.n358__sbuf_out =   1.8000        
+ xi160.n358__vddio1 =   1.8000        
+ xi160.n358__vss1 =   8.8896n       
+ xi160.n3591__net1 =  13.0511n       
+ xi160.n3599__net1 =  13.0520n       
+ xi160.n359__net1 =  12.8191n       
+ xi160.n359__net17 =   1.8000        
+ xi160.n359__sbuf_out =   1.8000        
+ xi160.n359__vddio1 =   1.8000        
+ xi160.n359__vss1 =   8.8896n       
+ xi160.n35__net1 =  12.7704n       
+ xi160.n35__net17 =   1.8000        
+ xi160.n35__net3 =   1.8000        
+ xi160.n35__net7 =   7.3649n       
+ xi160.n35__sbuf_out =   1.8000        
+ xi160.n35__vddio1 =   1.8000        
+ xi160.n35__vss1 =   2.9284n       
+ xi160.n3608__net1 =  13.0524n       
+ xi160.n360__net1 =  12.8205n       
+ xi160.n360__net17 =   1.8000        
+ xi160.n360__sbuf_out =   1.8000        
+ xi160.n360__vddio1 =   1.8000        
+ xi160.n360__vss1 =   8.8900n       
+ xi160.n361__net1 =  12.8099n       
+ xi160.n361__net17 =   1.8000        
+ xi160.n361__sbuf_out =   1.8000        
+ xi160.n361__vss1 =   8.8900n       
+ xi160.n362__net1 =  12.8090n       
+ xi160.n362__net17 =   1.8000        
+ xi160.n362__sbuf_out =   1.8000        
+ xi160.n362__vddio1 =   1.8000        
+ xi160.n362__vss1 =   8.8903n       
+ xi160.n363__net1 =  12.8086n       
+ xi160.n363__net17 =   1.8000        
+ xi160.n363__sbuf_out =   1.8000        
+ xi160.n363__vss1 =   8.8903n       
+ xi160.n364__net1 =  12.8090n       
+ xi160.n364__net17 =   1.8000        
+ xi160.n364__sbuf_out =   1.8000        
+ xi160.n364__vddio1 =   1.8000        
+ xi160.n364__vss1 =   8.5208n       
+ xi160.n365__net1 =  12.8007n       
+ xi160.n365__net17 =   1.8000        
+ xi160.n365__sbuf_out =   1.8000        
+ xi160.n365__vddio1 =   1.8000        
+ xi160.n365__vss1 =   8.5118n       
+ xi160.n366__net1 =  12.8007n       
+ xi160.n366__net17 =   1.8000        
+ xi160.n366__sbuf_out =   1.8000        
+ xi160.n366__vddio1 =   1.8000        
+ xi160.n366__vss1 =   8.3934n       
+ xi160.n367__net1 =  12.8002n       
+ xi160.n367__net17 =   1.8000        
+ xi160.n367__sbuf_out =   1.8000        
+ xi160.n367__vddio1 =   1.8000        
+ xi160.n367__vss1 =   8.5009n       
+ xi160.n368__net1 =  12.8016n       
+ xi160.n368__net17 =   1.8000        
+ xi160.n368__sbuf_out =   1.8000        
+ xi160.n368__vddio1 =   1.8000        
+ xi160.n368__vss1 =   8.4789n       
+ xi160.n369__net1 =  12.7905n       
+ xi160.n369__net17 =   1.8000        
+ xi160.n369__sbuf_out =   1.8000        
+ xi160.n369__vddio1 =   1.8000        
+ xi160.n369__vss1 =   8.4466n       
+ xi160.n36__net1 =  12.7709n       
+ xi160.n36__net17 =   1.8000        
+ xi160.n36__net3 =   1.8000        
+ xi160.n36__net7 =   7.3640n       
+ xi160.n36__sbuf_out =   1.8000        
+ xi160.n36__vddio1 =   1.8000        
+ xi160.n36__vss1 =   2.9280n       
+ xi160.n370__net1 =  12.7896n       
+ xi160.n370__net17 =   1.8000        
+ xi160.n370__sbuf_out =   1.8000        
+ xi160.n370__vddio1 =   1.8000        
+ xi160.n370__vss1 =   8.4233n       
+ xi160.n371__net1 =  12.7891n       
+ xi160.n371__net17 =   1.8000        
+ xi160.n371__sbuf_out =   1.8000        
+ xi160.n371__vddio1 =   1.8000        
+ xi160.n371__vss1 =   8.4149n       
+ xi160.n3723__net1 =  12.8869n       
+ xi160.n3725__net1 =  12.7210n       
+ xi160.n3727__net1 =  12.7189n       
+ xi160.n3729__net1 =  12.8777n       
+ xi160.n372__net1 =  12.7896n       
+ xi160.n372__net17 =   1.8000        
+ xi160.n372__sbuf_out =   1.8000        
+ xi160.n372__vddio1 =   1.8000        
+ xi160.n372__vss1 =   8.3852n       
+ xi160.n3731__net1 =  12.8741n       
+ xi160.n3733__net1 =  12.6743n       
+ xi160.n3735__net1 =  12.6710n       
+ xi160.n3737__net1 =  12.8413n       
+ xi160.n3739__net1 =  12.8382n       
+ xi160.n373__net1 =  12.7808n       
+ xi160.n373__net17 =   1.8000        
+ xi160.n373__sbuf_out =   1.8000        
+ xi160.n373__vddio1 =   1.8000        
+ xi160.n373__vss1 =   8.3551n       
+ xi160.n3741__net1 =  12.6316n       
+ xi160.n3743__net1 =  12.6318n       
+ xi160.n3745__net1 =  12.8408n       
+ xi160.n3747__net1 =  12.8443n       
+ xi160.n3749__net1 =  12.6612n       
+ xi160.n374__net1 =  12.7808n       
+ xi160.n374__net17 =   1.8000        
+ xi160.n374__sbuf_out =   1.8000        
+ xi160.n374__vddio1 =   1.8000        
+ xi160.n374__vss1 =   8.3247n       
+ xi160.n3751__net1 =  12.6597n       
+ xi160.n3753__net1 =  12.8433n       
+ xi160.n3755__net1 =  12.8427n       
+ xi160.n3757__net1 =  12.6568n       
+ xi160.n3759__net1 =  12.6564n       
+ xi160.n375__net1 =  12.7803n       
+ xi160.n375__net17 =   1.8000        
+ xi160.n375__sbuf_out =   1.8000        
+ xi160.n375__vddio1 =   1.8000        
+ xi160.n375__vss1 =   8.3204n       
+ xi160.n3761__net1 =  12.8396n       
+ xi160.n3763__net1 =  12.8395n       
+ xi160.n3765__net1 =  12.6603n       
+ xi160.n3767__net1 =  12.8832n       
+ xi160.n3769__net1 =  12.7245n       
+ xi160.n376__net1 =  12.7817n       
+ xi160.n376__net17 =   1.8000        
+ xi160.n376__sbuf_out =   1.8000        
+ xi160.n376__vddio1 =   1.8000        
+ xi160.n376__vss1 =   8.2874n       
+ xi160.n3771__net1 =  12.7223n       
+ xi160.n3773__net1 =  12.8740n       
+ xi160.n3775__net1 =  12.8704n       
+ xi160.n3777__net1 =  12.6781n       
+ xi160.n3779__net1 =  12.6748n       
+ xi160.n377__net1 =  12.7700n       
+ xi160.n377__net17 =   1.8000        
+ xi160.n377__sbuf_out =   1.8000        
+ xi160.n377__vddio1 =   1.8000        
+ xi160.n377__vss1 =   8.2575n       
+ xi160.n3781__net1 =  12.8376n       
+ xi160.n3783__net1 =  12.8345n       
+ xi160.n3785__net1 =  12.6360n       
+ xi160.n3787__net1 =  12.6363n       
+ xi160.n3789__net1 =  12.8371n       
+ xi160.n378__net1 =  12.7691n       
+ xi160.n378__net17 =   1.8000        
+ xi160.n378__sbuf_out =   1.8000        
+ xi160.n378__vddio1 =   1.8000        
+ xi160.n378__vss1 =   8.5208n       
+ xi160.n3791__net1 =  12.8406n       
+ xi160.n3793__net1 =  12.6652n       
+ xi160.n3795__net1 =  12.6637n       
+ xi160.n3797__net1 =  12.8396n       
+ xi160.n3799__net1 =  12.8390n       
+ xi160.n379__net1 =  12.7686n       
+ xi160.n379__net17 =   1.8000        
+ xi160.n379__sbuf_out =   1.8000        
+ xi160.n379__vddio1 =   1.8000        
+ xi160.n379__vss1 =   8.5221n       
+ xi160.n37__net1 =  12.7713n       
+ xi160.n37__net17 =   1.8000        
+ xi160.n37__net3 =   1.8000        
+ xi160.n37__net7 =   7.3634n       
+ xi160.n37__sbuf_out =   1.8000        
+ xi160.n37__vss1 =   2.9274n       
+ xi160.n3801__net1 =  12.6606n       
+ xi160.n3803__net1 =  12.6602n       
+ xi160.n3805__net1 =  12.8359n       
+ xi160.n3807__net1 =  12.8357n       
+ xi160.n3809__net1 =  12.6640n       
+ xi160.n380__net1 =  12.7691n       
+ xi160.n380__net17 =   1.8000        
+ xi160.n380__sbuf_out =   1.8000        
+ xi160.n380__vddio1 =   1.8000        
+ xi160.n380__vss1 =   8.4969n       
+ xi160.n3811__net1 =  12.8806n       
+ xi160.n3813__net1 =  12.7268n       
+ xi160.n3815__net1 =  12.7247n       
+ xi160.n3817__net1 =  12.8714n       
+ xi160.n3819__net1 =  12.8678n       
+ xi160.n381__net1 =  12.7700n       
+ xi160.n381__net17 =   1.8000        
+ xi160.n381__sbuf_out =   1.8000        
+ xi160.n381__vddio1 =   1.8000        
+ xi160.n381__vss1 =   8.4969n       
+ xi160.n3821__net1 =  12.6807n       
+ xi160.n3823__net1 =  12.6774n       
+ xi160.n3825__net1 =  12.8350n       
+ xi160.n3827__net1 =  12.8319n       
+ xi160.n3829__net1 =  12.6391n       
+ xi160.n382__net1 =  12.7700n       
+ xi160.n382__net17 =   1.8000        
+ xi160.n382__sbuf_out =   1.8000        
+ xi160.n382__vddio1 =   1.8000        
+ xi160.n382__vss1 =   8.4646n       
+ xi160.n3831__net1 =  12.6393n       
+ xi160.n3833__net1 =  12.8345n       
+ xi160.n3835__net1 =  12.8380n       
+ xi160.n3837__net1 =  12.6679n       
+ xi160.n3839__net1 =  12.6664n       
+ xi160.n383__net1 =  12.7696n       
+ xi160.n383__net17 =   1.8000        
+ xi160.n383__sbuf_out =   1.8000        
+ xi160.n383__vddio1 =   1.8000        
+ xi160.n383__vss1 =   8.4646n       
+ xi160.n3841__net1 =  12.8370n       
+ xi160.n3843__net1 =  12.8364n       
+ xi160.n3845__net1 =  12.6632n       
+ xi160.n3847__net1 =  12.6629n       
+ xi160.n3849__net1 =  12.8333n       
+ xi160.n384__net1 =  12.7709n       
+ xi160.n384__net17 =   1.8000        
+ xi160.n384__sbuf_out =   1.8000        
+ xi160.n384__vddio1 =   1.8000        
+ xi160.n384__vss1 =   8.4329n       
+ xi160.n3851__net1 =  12.8332n       
+ xi160.n3853__net1 =  12.6666n       
+ xi160.n3855__net1 =  12.8768n       
+ xi160.n3857__net1 =  12.7303n       
+ xi160.n3859__net1 =  12.7282n       
+ xi160.n385__net1 =  12.7718n       
+ xi160.n385__net17 =   1.8000        
+ xi160.n385__sbuf_out =   1.8000        
+ xi160.n385__vddio1 =   1.8000        
+ xi160.n385__vss1 =   8.4329n       
+ xi160.n3861__net1 =  12.8676n       
+ xi160.n3863__net1 =  12.8640n       
+ xi160.n3865__net1 =  12.6847n       
+ xi160.n3867__net1 =  12.6814n       
+ xi160.n3869__net1 =  12.8311n       
+ xi160.n386__net1 =  12.7709n       
+ xi160.n386__net17 =   1.8000        
+ xi160.n386__sbuf_out =   1.8000        
+ xi160.n386__vddio1 =   1.8000        
+ xi160.n386__vss1 =   8.4032n       
+ xi160.n3871__net1 =  12.8281n       
+ xi160.n3873__net1 =  12.6437n       
+ xi160.n3875__net1 =  12.6439n       
+ xi160.n3877__net1 =  12.8307n       
+ xi160.n3879__net1 =  12.8342n       
+ xi160.n387__net1 =  12.7705n       
+ xi160.n387__net17 =   1.8000        
+ xi160.n387__sbuf_out =   1.8000        
+ xi160.n387__vddio1 =   1.8000        
+ xi160.n387__vss1 =   8.4032n       
+ xi160.n3881__net1 =  12.6720n       
+ xi160.n3883__net1 =  12.6705n       
+ xi160.n3885__net1 =  12.8332n       
+ xi160.n3887__net1 =  12.8326n       
+ xi160.n3889__net1 =  12.6671n       
+ xi160.n388__net1 =  12.7709n       
+ xi160.n388__net17 =   1.8000        
+ xi160.n388__sbuf_out =   1.8000        
+ xi160.n388__vddio1 =   1.8000        
+ xi160.n388__vss1 =   8.3731n       
+ xi160.n3891__net1 =  12.6668n       
+ xi160.n3893__net1 =  12.8295n       
+ xi160.n3895__net1 =  12.8293n       
+ xi160.n3897__net1 =  12.6705n       
+ xi160.n3899__net1 =  12.8716n       
+ xi160.n389__net1 =  12.7714n       
+ xi160.n389__net17 =   1.8000        
+ xi160.n389__sbuf_out =   1.8000        
+ xi160.n389__vddio1 =   1.8000        
+ xi160.n389__vss1 =   8.3731n       
+ xi160.n38__net1 =  12.7713n       
+ xi160.n38__net17 =   1.8000        
+ xi160.n38__net3 =   1.8000        
+ xi160.n38__net7 =   7.3622n       
+ xi160.n38__sbuf_out =   1.8000        
+ xi160.n38__vddio1 =   1.8000        
+ xi160.n38__vss1 =   2.9177n       
+ xi160.n3901__net1 =  12.7349n       
+ xi160.n3903__net1 =  12.7328n       
+ xi160.n3905__net1 =  12.8625n       
+ xi160.n3907__net1 =  12.8588n       
+ xi160.n3909__net1 =  12.6899n       
+ xi160.n390__net1 =  12.7714n       
+ xi160.n390__net17 =   1.8000        
+ xi160.n390__sbuf_out =   1.8000        
+ xi160.n390__vddio1 =   1.8000        
+ xi160.n390__vss1 =   8.3427n       
+ xi160.n3911__net1 =  12.6866n       
+ xi160.n3913__net1 =  12.8260n       
+ xi160.n3915__net1 =  12.8230n       
+ xi160.n3917__net1 =  12.6498n       
+ xi160.n3919__net1 =  12.6501n       
+ xi160.n391__net1 =  12.7709n       
+ xi160.n391__net17 =   1.8000        
+ xi160.n391__sbuf_out =   1.8000        
+ xi160.n391__vss1 =   8.3427n       
+ xi160.n3921__net1 =  12.8255n       
+ xi160.n3923__net1 =  12.8290n       
+ xi160.n3925__net1 =  12.6775n       
+ xi160.n3927__net1 =  12.6759n       
+ xi160.n3929__net1 =  12.8280n       
+ xi160.n392__net1 =  12.7723n       
+ xi160.n392__net17 =   1.8000        
+ xi160.n392__sbuf_out =   1.8000        
+ xi160.n392__vddio1 =   1.8000        
+ xi160.n392__vss1 =   8.3054n       
+ xi160.n3931__net1 =  12.8275n       
+ xi160.n3933__net1 =  12.6723n       
+ xi160.n3935__net1 =  12.6720n       
+ xi160.n3937__net1 =  12.8243n       
+ xi160.n3939__net1 =  12.8242n       
+ xi160.n393__net1 =  12.7726n       
+ xi160.n393__net17 =   1.8000        
+ xi160.n393__sbuf_out =   1.8000        
+ xi160.n393__vss1 =   8.3054n       
+ xi160.n3941__net1 =  12.6757n       
+ xi160.n3943__net1 =  12.8652n       
+ xi160.n3945__net1 =  12.7407n       
+ xi160.n3947__net1 =  12.7386n       
+ xi160.n3949__net1 =  12.8561n       
+ xi160.n394__net1 =  12.7717n       
+ xi160.n394__net17 =   1.8000        
+ xi160.n394__sbuf_out =   1.8000        
+ xi160.n394__vddio1 =   1.8000        
+ xi160.n394__vss1 =   7.8264n       
+ xi160.n3951__net1 =  12.8524n       
+ xi160.n3953__net1 =  12.6964n       
+ xi160.n3955__net1 =  12.6931n       
+ xi160.n3957__net1 =  12.8196n       
+ xi160.n3959__net1 =  12.8166n       
+ xi160.n395__net1 =  12.7712n       
+ xi160.n395__net17 =   1.8000        
+ xi160.n395__sbuf_out =   1.8000        
+ xi160.n395__vddio1 =   1.8000        
+ xi160.n395__vss1 =   7.8288n       
+ xi160.n3961__net1 =  12.6575n       
+ xi160.n3963__net1 =  12.6577n       
+ xi160.n3965__net1 =  12.8191n       
+ xi160.n3967__net1 =  12.8226n       
+ xi160.n3969__net1 =  12.6842n       
+ xi160.n396__net1 =  12.7717n       
+ xi160.n396__net17 =   1.8000        
+ xi160.n396__sbuf_out =   1.8000        
+ xi160.n396__vddio1 =   1.8000        
+ xi160.n396__vss1 =   7.8286n       
+ xi160.n3971__net1 =  12.6827n       
+ xi160.n3973__net1 =  12.8216n       
+ xi160.n3975__net1 =  12.8211n       
+ xi160.n3977__net1 =  12.6788n       
+ xi160.n3979__net1 =  12.6784n       
+ xi160.n397__net1 =  13.0239n       
+ xi160.n397__net17 =   1.8000        
+ xi160.n397__sbuf_out =   1.8000        
+ xi160.n397__vddio1 =   1.8000        
+ xi160.n397__vss1 =   7.8280n       
+ xi160.n3981__net1 =  12.8179n       
+ xi160.n3983__net1 =  12.8178n       
+ xi160.n3985__net1 =  12.6821n       
+ xi160.n3987__net1 =  12.8575n       
+ xi160.n3989__net1 =  12.7476n       
+ xi160.n398__net1 =  13.0230n       
+ xi160.n398__net17 =   1.8000        
+ xi160.n398__sbuf_out =   1.8000        
+ xi160.n398__vddio1 =   1.8000        
+ xi160.n398__vss1 =   7.8279n       
+ xi160.n3991__net1 =  12.7455n       
+ xi160.n3993__net1 =  12.8484n       
+ xi160.n3995__net1 =  12.8447n       
+ xi160.n3997__net1 =  12.7042n       
+ xi160.n3999__net1 =  12.7009n       
+ xi160.n399__net1 =  13.0226n       
+ xi160.n399__net17 =   1.8000        
+ xi160.n399__sbuf_out =   1.8000        
+ xi160.n399__vddio1 =   1.8000        
+ xi160.n399__vss1 =   7.8273n       
+ xi160.n39__net1 =  12.7709n       
+ xi160.n39__net17 =   1.8000        
+ xi160.n39__net3 =   1.8000        
+ xi160.n39__net7 =   7.3603n       
+ xi160.n39__sbuf_out =   1.8000        
+ xi160.n39__vddio1 =   1.8000        
+ xi160.n39__vss1 =   3.7330n       
+ xi160.n3__net1 =  12.8269n       
+ xi160.n3__net17 =   1.8000        
+ xi160.n3__net3 =   1.8000        
+ xi160.n3__net7 =   7.3636n       
+ xi160.n3__sbuf_in =  22.4569n       
+ xi160.n3__sbuf_out =   1.8000        
+ xi160.n3__vddio1 =   1.8000        
+ xi160.n3__vss1 =   1.2881n       
+ xi160.n4001__net1 =  12.8119n       
+ xi160.n4003__net1 =  12.8089n       
+ xi160.n4005__net1 =  12.6666n       
+ xi160.n4007__net1 =  12.6669n       
+ xi160.n4009__net1 =  12.8114n       
+ xi160.n400__net1 =  13.0230n       
+ xi160.n400__net17 =   1.8000        
+ xi160.n400__sbuf_out =   1.8000        
+ xi160.n400__vddio1 =   1.8000        
+ xi160.n400__vss1 =   7.8263n       
+ xi160.n4011__net1 =  12.8150n       
+ xi160.n4013__net1 =  12.6924n       
+ xi160.n4015__net1 =  12.6908n       
+ xi160.n4017__net1 =  12.8139n       
+ xi160.n4019__net1 =  12.8134n       
+ xi160.n401__net1 =  13.0203n       
+ xi160.n401__net17 =   1.8000        
+ xi160.n401__sbuf_out =   1.8000        
+ xi160.n401__vddio1 =   1.8000        
+ xi160.n401__vss1 =   7.8250n       
+ xi160.n4021__net1 =  12.6866n       
+ xi160.n4023__net1 =  12.6862n       
+ xi160.n4025__net1 =  12.8102n       
+ xi160.n4027__net1 =  12.8101n       
+ xi160.n4029__net1 =  12.6898n       
+ xi160.n402__net1 =  13.0202n       
+ xi160.n402__net17 =   1.8000        
+ xi160.n402__sbuf_out =   1.8000        
+ xi160.n402__vddio1 =   1.8000        
+ xi160.n402__vss1 =   7.8240n       
+ xi160.n4031__net1 =  12.8316n       
+ xi160.n4033__net1 =  12.7708n       
+ xi160.n4035__net1 =  12.7686n       
+ xi160.n4037__net1 =  12.8224n       
+ xi160.n4039__net1 =  12.8188n       
+ xi160.n403__net1 =  13.0198n       
+ xi160.n403__net17 =   1.8000        
+ xi160.n403__sbuf_out =   1.8000        
+ xi160.n403__vddio1 =   1.8000        
+ xi160.n403__vss1 =   7.8233n       
+ xi160.n4041__net1 =  12.7306n       
+ xi160.n4043__net1 =  12.7272n       
+ xi160.n4045__net1 =  12.7860n       
+ xi160.n4047__net1 =  12.7830n       
+ xi160.n4049__net1 =  12.6976n       
+ xi160.n404__net1 =  13.0211n       
+ xi160.n404__net17 =   1.8000        
+ xi160.n404__sbuf_out =   1.8000        
+ xi160.n404__vddio1 =   1.8000        
+ xi160.n404__vss1 =   7.8221n       
+ xi160.n4051__net1 =  12.6978n       
+ xi160.n4053__net1 =  12.7855n       
+ xi160.n4055__net1 =  12.7890n       
+ xi160.n4057__net1 =  12.7198n       
+ xi160.n4059__net1 =  12.7183n       
+ xi160.n405__net1 =  13.0172n       
+ xi160.n405__net17 =   1.8000        
+ xi160.n405__sbuf_out =   1.8000        
+ xi160.n405__vddio1 =   1.8000        
+ xi160.n405__vss1 =   7.8432n       
+ xi160.n4061__net1 =  12.7880n       
+ xi160.n4063__net1 =  12.7874n       
+ xi160.n4065__net1 =  12.7128n       
+ xi160.n4067__net1 =  12.7125n       
+ xi160.n4069__net1 =  12.7843n       
+ xi160.n406__net1 =  13.0163n       
+ xi160.n406__net17 =   1.8000        
+ xi160.n406__sbuf_out =   1.8000        
+ xi160.n406__vddio1 =   1.8000        
+ xi160.n406__vss1 =   7.9319n       
+ xi160.n4071__net1 =  12.7842n       
+ xi160.n4073__net1 =  12.7159n       
+ xi160.n4075__net1 =  12.8318n       
+ xi160.n4077__net1 =  13.0241n       
+ xi160.n4079__net1 =  12.9751n       
+ xi160.n407__net1 =  13.0159n       
+ xi160.n407__net17 =   1.8000        
+ xi160.n407__sbuf_out =   1.8000        
+ xi160.n407__vddio1 =   1.8000        
+ xi160.n407__vss1 =   7.8468n       
+ xi160.n4081__net1 =  13.0366n       
+ xi160.n4083__net1 =  12.9498n       
+ xi160.n4085__net1 =  12.8685n       
+ xi160.n408__net1 =  13.0163n       
+ xi160.n408__net17 =   1.8000        
+ xi160.n408__sbuf_out =   1.8000        
+ xi160.n408__vddio1 =   1.8000        
+ xi160.n408__vss1 =   7.8468n       
+ xi160.n409__net1 =  13.0131n       
+ xi160.n409__net17 =   1.8000        
+ xi160.n409__sbuf_out =   1.8000        
+ xi160.n409__vddio1 =   1.8000        
+ xi160.n409__vss1 =   7.8466n       
+ xi160.n40__net1 =  12.7722n       
+ xi160.n40__net17 =   1.8000        
+ xi160.n40__net3 =   1.8000        
+ xi160.n40__net7 =   7.3577n       
+ xi160.n40__sbuf_out =   1.8000        
+ xi160.n40__vddio1 =   1.8000        
+ xi160.n40__vss1 =   3.7150n       
+ xi160.n410__net1 =  13.0131n       
+ xi160.n410__net17 =   1.8000        
+ xi160.n410__sbuf_out =   1.8000        
+ xi160.n410__vddio1 =   1.8000        
+ xi160.n410__vss1 =   7.8466n       
+ xi160.n411__net1 =  13.0126n       
+ xi160.n411__net17 =   1.8000        
+ xi160.n411__sbuf_out =   1.8000        
+ xi160.n411__vddio1 =   1.8000        
+ xi160.n411__vss1 =   7.8460n       
+ xi160.n412__net1 =  13.0140n       
+ xi160.n412__net17 =   1.8000        
+ xi160.n412__sbuf_out =   1.8000        
+ xi160.n412__vddio1 =   1.8000        
+ xi160.n412__vss1 =   7.8460n       
+ xi160.n413__net1 =  13.0095n       
+ xi160.n413__net17 =   1.8000        
+ xi160.n413__sbuf_out =   1.8000        
+ xi160.n413__vddio1 =   1.8000        
+ xi160.n413__vss1 =   7.8453n       
+ xi160.n414__net1 =  13.0086n       
+ xi160.n414__net17 =   1.8000        
+ xi160.n414__sbuf_out =   1.8000        
+ xi160.n414__vddio1 =   1.8000        
+ xi160.n414__vss1 =   7.8453n       
+ xi160.n415__net1 =  13.0081n       
+ xi160.n415__net17 =   1.8000        
+ xi160.n415__sbuf_out =   1.8000        
+ xi160.n415__vddio1 =   1.8000        
+ xi160.n415__vss1 =   7.8443n       
+ xi160.n416__net1 =  13.0086n       
+ xi160.n416__net17 =   1.8000        
+ xi160.n416__sbuf_out =   1.8000        
+ xi160.n416__vddio1 =   1.8000        
+ xi160.n416__vss1 =   7.8443n       
+ xi160.n417__net1 =  13.0049n       
+ xi160.n417__net17 =   1.8000        
+ xi160.n417__sbuf_out =   1.8000        
+ xi160.n417__vddio1 =   1.8000        
+ xi160.n417__vss1 =   7.8430n       
+ xi160.n418__net1 =  13.0049n       
+ xi160.n418__net17 =   1.8000        
+ xi160.n418__sbuf_out =   1.8000        
+ xi160.n418__vddio1 =   1.8000        
+ xi160.n418__vss1 =   7.8430n       
+ xi160.n419__net1 =  13.0044n       
+ xi160.n419__net17 =   1.8000        
+ xi160.n419__sbuf_out =   1.8000        
+ xi160.n419__vddio1 =   1.8000        
+ xi160.n419__vss1 =   7.8413n       
+ xi160.n41__net1 =  12.7725n       
+ xi160.n41__net17 =   1.8000        
+ xi160.n41__net3 =   1.8000        
+ xi160.n41__net7 =   7.3546n       
+ xi160.n41__sbuf_out =   1.8000        
+ xi160.n41__vddio1 =   1.8000        
+ xi160.n41__vss1 =   3.3253n       
+ xi160.n420__net1 =  13.0058n       
+ xi160.n420__net17 =   1.8000        
+ xi160.n420__sbuf_out =   1.8000        
+ xi160.n420__vddio1 =   1.8000        
+ xi160.n420__vss1 =   7.8413n       
+ xi160.n421__net1 =  13.0007n       
+ xi160.n421__net17 =   1.8000        
+ xi160.n421__sbuf_out =   1.8000        
+ xi160.n421__vddio1 =   1.8000        
+ xi160.n421__vss1 =   7.8522n       
+ xi160.n422__net1 =  12.9998n       
+ xi160.n422__net17 =   1.8000        
+ xi160.n422__sbuf_out =   1.8000        
+ xi160.n422__vddio1 =   1.8000        
+ xi160.n422__vss1 =   7.8522n       
+ xi160.n423__net1 =  12.9993n       
+ xi160.n423__net17 =   1.8000        
+ xi160.n423__sbuf_out =   1.8000        
+ xi160.n423__vddio1 =   1.8000        
+ xi160.n423__vss1 =   8.0236n       
+ xi160.n424__net1 =  12.9998n       
+ xi160.n424__net17 =   1.8000        
+ xi160.n424__sbuf_out =   1.8000        
+ xi160.n424__vddio1 =   1.8000        
+ xi160.n424__vss1 =   8.0260n       
+ xi160.n425__net1 =  12.9957n       
+ xi160.n425__net17 =   1.8000        
+ xi160.n425__sbuf_out =   1.8000        
+ xi160.n425__vddio1 =   1.8000        
+ xi160.n425__vss1 =   8.0258n       
+ xi160.n426__net1 =  12.9957n       
+ xi160.n426__net17 =   1.8000        
+ xi160.n426__sbuf_out =   1.8000        
+ xi160.n426__vddio1 =   1.8000        
+ xi160.n426__vss1 =   8.0253n       
+ xi160.n427__net1 =  12.9952n       
+ xi160.n427__net17 =   1.8000        
+ xi160.n427__sbuf_out =   1.8000        
+ xi160.n427__vddio1 =   1.8000        
+ xi160.n427__vss1 =   8.0251n       
+ xi160.n428__net1 =  12.9966n       
+ xi160.n428__net17 =   1.8000        
+ xi160.n428__sbuf_out =   1.8000        
+ xi160.n428__vddio1 =   1.8000        
+ xi160.n428__vss1 =   8.0245n       
+ xi160.n429__net1 =  12.9908n       
+ xi160.n429__net17 =   1.8000        
+ xi160.n429__sbuf_out =   1.8000        
+ xi160.n429__vddio1 =   1.8000        
+ xi160.n429__vss1 =   8.0235n       
+ xi160.n42__net1 =  12.7716n       
+ xi160.n42__net17 =   1.8000        
+ xi160.n42__net3 =   1.8000        
+ xi160.n42__net7 =   7.3508n       
+ xi160.n42__sbuf_out =   1.8000        
+ xi160.n42__vddio1 =   1.8000        
+ xi160.n42__vss1 =   3.6094n       
+ xi160.n430__net1 =  12.9899n       
+ xi160.n430__net17 =   1.8000        
+ xi160.n430__sbuf_out =   1.8000        
+ xi160.n430__vddio1 =   1.8000        
+ xi160.n430__vss1 =   8.0222n       
+ xi160.n431__net1 =  12.9895n       
+ xi160.n431__net17 =   1.8000        
+ xi160.n431__sbuf_out =   1.8000        
+ xi160.n431__vddio1 =   1.8000        
+ xi160.n431__vss1 =   8.0212n       
+ xi160.n432__net1 =  12.9899n       
+ xi160.n432__net17 =   1.8000        
+ xi160.n432__sbuf_out =   1.8000        
+ xi160.n432__vss1 =   8.0205n       
+ xi160.n433__net1 =  12.9853n       
+ xi160.n433__net17 =   1.8000        
+ xi160.n433__sbuf_out =   1.8000        
+ xi160.n433__vddio1 =   1.8000        
+ xi160.n433__vss1 =   8.0184n       
+ xi160.n434__net1 =  12.9853n       
+ xi160.n434__net17 =   1.8000        
+ xi160.n434__sbuf_out =   1.8000        
+ xi160.n434__vddio1 =   1.8000        
+ xi160.n434__vss1 =   8.0141n       
+ xi160.n435__net1 =  12.9848n       
+ xi160.n435__net17 =   1.8000        
+ xi160.n435__sbuf_out =   1.8000        
+ xi160.n435__vddio1 =   1.8000        
+ xi160.n435__vss1 =   8.0440n       
+ xi160.n436__net1 =  12.9862n       
+ xi160.n436__net17 =   1.8000        
+ xi160.n436__sbuf_out =   1.8000        
+ xi160.n436__vddio1 =   1.8000        
+ xi160.n436__vss1 =   8.0440n       
+ xi160.n437__net1 =  12.9799n       
+ xi160.n437__net17 =   1.8000        
+ xi160.n437__sbuf_out =   1.8000        
+ xi160.n437__vddio1 =   1.8000        
+ xi160.n437__vss1 =   8.0438n       
+ xi160.n438__net1 =  12.9790n       
+ xi160.n438__net17 =   1.8000        
+ xi160.n438__sbuf_out =   1.8000        
+ xi160.n438__vddio1 =   1.8000        
+ xi160.n438__vss1 =   8.0438n       
+ xi160.n439__net1 =  12.9785n       
+ xi160.n439__net17 =   1.8000        
+ xi160.n439__sbuf_out =   1.8000        
+ xi160.n439__vddio1 =   1.8000        
+ xi160.n439__vss1 =   8.0432n       
+ xi160.n43__net1 =  12.7712n       
+ xi160.n43__net17 =   1.8000        
+ xi160.n43__net7 =   7.3463n       
+ xi160.n43__sbuf_out =   1.8000        
+ xi160.n43__vddio1 =   1.8000        
+ xi160.n43__vss1 =   3.5363n       
+ xi160.n440__net1 =  12.9790n       
+ xi160.n440__net17 =   1.8000        
+ xi160.n440__sbuf_out =   1.8000        
+ xi160.n440__vddio1 =   1.8000        
+ xi160.n440__vss1 =   8.0432n       
+ xi160.n441__net1 =  12.9467n       
+ xi160.n441__net17 =   1.8000        
+ xi160.n441__sbuf_out =   1.8000        
+ xi160.n441__vddio1 =   1.8000        
+ xi160.n441__vss1 =   8.0425n       
+ xi160.n442__net1 =  12.9472n       
+ xi160.n442__net17 =   1.8000        
+ xi160.n442__sbuf_out =   1.8000        
+ xi160.n442__vddio1 =   1.8000        
+ xi160.n442__vss1 =   8.0425n       
+ xi160.n443__net1 =  12.9481n       
+ xi160.n443__net17 =   1.8000        
+ xi160.n443__sbuf_out =   1.8000        
+ xi160.n443__vddio1 =   1.8000        
+ xi160.n443__vss1 =   8.0415n       
+ xi160.n444__net1 =  12.9472n       
+ xi160.n444__net17 =   1.8000        
+ xi160.n444__sbuf_out =   1.8000        
+ xi160.n444__vddio1 =   1.8000        
+ xi160.n444__vss1 =   8.0415n       
+ xi160.n445__net1 =  12.9398n       
+ xi160.n445__net17 =   1.8000        
+ xi160.n445__sbuf_out =   1.8000        
+ xi160.n445__vss1 =   8.0402n       
+ xi160.n446__net1 =  12.9403n       
+ xi160.n446__net17 =   1.8000        
+ xi160.n446__sbuf_out =   1.8000        
+ xi160.n446__vddio1 =   1.8000        
+ xi160.n446__vss1 =   8.0402n       
+ xi160.n447__net1 =  12.9403n       
+ xi160.n447__net17 =   1.8000        
+ xi160.n447__sbuf_out =   1.8000        
+ xi160.n447__vddio1 =   1.8000        
+ xi160.n447__vss1 =   8.0385n       
+ xi160.n448__net1 =  12.9412n       
+ xi160.n448__net17 =   1.8000        
+ xi160.n448__sbuf_out =   1.8000        
+ xi160.n448__vddio1 =   1.8000        
+ xi160.n448__vss1 =   8.0385n       
+ xi160.n449__net1 =  12.9343n       
+ xi160.n449__net17 =   1.8000        
+ xi160.n449__sbuf_out =   1.8000        
+ xi160.n449__vddio1 =   1.8000        
+ xi160.n449__vss1 =   8.0274n       
+ xi160.n44__net1 =  12.7716n       
+ xi160.n44__net17 =   1.8000        
+ xi160.n44__net3 =   1.8000        
+ xi160.n44__net7 =   7.3413n       
+ xi160.n44__sbuf_out =   1.8000        
+ xi160.n44__vddio1 =   1.8000        
+ xi160.n44__vss1 =   3.3708n       
+ xi160.n450__net1 =  12.9348n       
+ xi160.n450__net17 =   1.8000        
+ xi160.n450__sbuf_out =   1.8000        
+ xi160.n450__vddio1 =   1.8000        
+ xi160.n450__vss1 =   8.0274n       
+ xi160.n451__net1 =  12.9357n       
+ xi160.n451__net17 =   1.8000        
+ xi160.n451__sbuf_out =   1.8000        
+ xi160.n451__vddio1 =   1.8000        
+ xi160.n451__vss1 =   8.0875n       
+ xi160.n452__net1 =  12.9348n       
+ xi160.n452__net17 =   1.8000        
+ xi160.n452__sbuf_out =   1.8000        
+ xi160.n452__vddio1 =   1.8000        
+ xi160.n452__vss1 =   8.0899n       
+ xi160.n453__net1 =  12.9268n       
+ xi160.n453__net17 =   1.8000        
+ xi160.n453__sbuf_out =   1.8000        
+ xi160.n453__vddio1 =   1.8000        
+ xi160.n453__vss1 =   8.0897n       
+ xi160.n454__net1 =  12.9272n       
+ xi160.n454__net17 =   1.8000        
+ xi160.n454__sbuf_out =   1.8000        
+ xi160.n454__vddio1 =   1.8000        
+ xi160.n454__vss1 =   8.0892n       
+ xi160.n455__net1 =  12.9272n       
+ xi160.n455__net17 =   1.8000        
+ xi160.n455__sbuf_out =   1.8000        
+ xi160.n455__vddio1 =   1.8000        
+ xi160.n455__vss1 =   8.0890n       
+ xi160.n456__net1 =  12.9282n       
+ xi160.n456__net17 =   1.8000        
+ xi160.n456__sbuf_out =   1.8000        
+ xi160.n456__vddio1 =   1.8000        
+ xi160.n456__vss1 =   8.0885n       
+ xi160.n457__net1 =  12.9208n       
+ xi160.n457__net17 =   1.8000        
+ xi160.n457__sbuf_out =   1.8000        
+ xi160.n457__vddio1 =   1.8000        
+ xi160.n457__vss1 =   8.0875n       
+ xi160.n458__net1 =  12.9212n       
+ xi160.n458__net17 =   1.8000        
+ xi160.n458__sbuf_out =   1.8000        
+ xi160.n458__vddio1 =   1.8000        
+ xi160.n458__vss1 =   8.0862n       
+ xi160.n459__net1 =  12.9221n       
+ xi160.n459__net17 =   1.8000        
+ xi160.n459__sbuf_out =   1.8000        
+ xi160.n459__vddio1 =   1.8000        
+ xi160.n459__vss1 =   8.0851n       
+ xi160.n45__net1 =  13.0239n       
+ xi160.n45__net17 =   1.8000        
+ xi160.n45__net7 =   7.3356n       
+ xi160.n45__sbuf_out =   1.8000        
+ xi160.n45__vddio1 =   1.8000        
+ xi160.n45__vss1 =   3.2049n       
+ xi160.n460__net1 =  12.9212n       
+ xi160.n460__net17 =   1.8000        
+ xi160.n460__sbuf_out =   1.8000        
+ xi160.n460__vddio1 =   1.8000        
+ xi160.n460__vss1 =   8.0845n       
+ xi160.n461__net1 =  12.9126n       
+ xi160.n461__net17 =   1.8000        
+ xi160.n461__sbuf_out =   1.8000        
+ xi160.n461__vddio1 =   1.8000        
+ xi160.n461__vss1 =   8.0823n       
+ xi160.n462__net1 =  12.9131n       
+ xi160.n462__net17 =   1.8000        
+ xi160.n462__sbuf_out =   1.8000        
+ xi160.n462__vddio1 =   1.8000        
+ xi160.n462__vss1 =   8.0781n       
+ xi160.n463__net1 =  12.9131n       
+ xi160.n463__net17 =   1.8000        
+ xi160.n463__sbuf_out =   1.8000        
+ xi160.n463__vddio1 =   1.8000        
+ xi160.n463__vss1 =   8.1079n       
+ xi160.n464__net1 =  12.9140n       
+ xi160.n464__net17 =   1.8000        
+ xi160.n464__sbuf_out =   1.8000        
+ xi160.n464__vddio1 =   1.8000        
+ xi160.n464__vss1 =   8.1079n       
+ xi160.n465__net1 =  12.9062n       
+ xi160.n465__net17 =   1.8000        
+ xi160.n465__sbuf_out =   1.8000        
+ xi160.n465__vddio1 =   1.8000        
+ xi160.n465__vss1 =   8.1077n       
+ xi160.n466__net1 =  12.9066n       
+ xi160.n466__net17 =   1.8000        
+ xi160.n466__sbuf_out =   1.8000        
+ xi160.n466__vddio1 =   1.8000        
+ xi160.n466__vss1 =   8.1077n       
+ xi160.n467__net1 =  12.9075n       
+ xi160.n467__net17 =   1.8000        
+ xi160.n467__sbuf_out =   1.8000        
+ xi160.n467__vddio1 =   1.8000        
+ xi160.n467__vss1 =   8.1072n       
+ xi160.n468__net1 =  12.9066n       
+ xi160.n468__net17 =   1.8000        
+ xi160.n468__sbuf_out =   1.8000        
+ xi160.n468__vddio1 =   1.8000        
+ xi160.n468__vss1 =   8.1072n       
+ xi160.n469__net1 =  12.8974n       
+ xi160.n469__net17 =   1.8000        
+ xi160.n469__sbuf_out =   1.8000        
+ xi160.n469__vddio1 =   1.8000        
+ xi160.n469__vss1 =   8.1065n       
+ xi160.n46__net1 =  13.0230n       
+ xi160.n46__net17 =   1.8000        
+ xi160.n46__net7 =   7.3292n       
+ xi160.n46__sbuf_out =   1.8000        
+ xi160.n46__vddio1 =   1.8000        
+ xi160.n46__vss1 =   3.0980n       
+ xi160.n470__net1 =  12.8979n       
+ xi160.n470__net17 =   1.8000        
+ xi160.n470__sbuf_out =   1.8000        
+ xi160.n470__vddio1 =   1.8000        
+ xi160.n470__vss1 =   8.1065n       
+ xi160.n471__net1 =  12.8979n       
+ xi160.n471__net17 =   1.8000        
+ xi160.n471__sbuf_out =   1.8000        
+ xi160.n471__vddio1 =   1.8000        
+ xi160.n471__vss1 =   8.1055n       
+ xi160.n472__net1 =  12.8988n       
+ xi160.n472__net17 =   1.8000        
+ xi160.n472__sbuf_out =   1.8000        
+ xi160.n472__vddio1 =   1.8000        
+ xi160.n472__vss1 =   8.1055n       
+ xi160.n473__net1 =  12.8905n       
+ xi160.n473__net17 =   1.8000        
+ xi160.n473__sbuf_out =   1.8000        
+ xi160.n473__vddio1 =   1.8000        
+ xi160.n473__vss1 =   8.1042n       
+ xi160.n474__net1 =  12.8910n       
+ xi160.n474__net17 =   1.8000        
+ xi160.n474__sbuf_out =   1.8000        
+ xi160.n474__vss1 =   8.1042n       
+ xi160.n475__net1 =  12.8919n       
+ xi160.n475__net17 =   1.8000        
+ xi160.n475__sbuf_out =   1.8000        
+ xi160.n475__vddio1 =   1.8000        
+ xi160.n475__vss1 =   8.1025n       
+ xi160.n476__net1 =  12.8910n       
+ xi160.n476__net17 =   1.8000        
+ xi160.n476__sbuf_out =   1.8000        
+ xi160.n476__vddio1 =   1.8000        
+ xi160.n476__vss1 =   8.1025n       
+ xi160.n477__net1 =  12.8812n       
+ xi160.n477__net17 =   1.8000        
+ xi160.n477__sbuf_out =   1.8000        
+ xi160.n477__vddio1 =   1.8000        
+ xi160.n477__vss1 =   8.0913n       
+ xi160.n478__net1 =  12.8816n       
+ xi160.n478__net17 =   1.8000        
+ xi160.n478__sbuf_out =   1.8000        
+ xi160.n478__vddio1 =   1.8000        
+ xi160.n478__vss1 =   8.0913n       
+ xi160.n479__net1 =  12.8816n       
+ xi160.n479__net17 =   1.8000        
+ xi160.n479__sbuf_out =   1.8000        
+ xi160.n479__vddio1 =   1.8000        
+ xi160.n479__vss1 =   8.1332n       
+ xi160.n47__net1 =  13.0225n       
+ xi160.n47__net17 =   1.8000        
+ xi160.n47__net7 =   7.3278n       
+ xi160.n47__sbuf_out =   1.8000        
+ xi160.n47__vddio1 =   1.8000        
+ xi160.n47__vss1 =   3.0302n       
+ xi160.n480__net1 =  12.8825n       
+ xi160.n480__net17 =   1.8000        
+ xi160.n480__sbuf_out =   1.8000        
+ xi160.n480__vddio1 =   1.8000        
+ xi160.n480__vss1 =   8.1356n       
+ xi160.n481__net1 =  12.8737n       
+ xi160.n481__net17 =   1.8000        
+ xi160.n481__sbuf_out =   1.8000        
+ xi160.n481__vddio1 =   1.8000        
+ xi160.n481__vss1 =   8.1354n       
+ xi160.n482__net1 =  12.8742n       
+ xi160.n482__net17 =   1.8000        
+ xi160.n482__sbuf_out =   1.8000        
+ xi160.n482__vddio1 =   1.8000        
+ xi160.n482__vss1 =   8.1349n       
+ xi160.n483__net1 =  12.8751n       
+ xi160.n483__net17 =   1.8000        
+ xi160.n483__sbuf_out =   1.8000        
+ xi160.n483__vddio1 =   1.8000        
+ xi160.n483__vss1 =   8.1347n       
+ xi160.n484__net1 =  12.8742n       
+ xi160.n484__net17 =   1.8000        
+ xi160.n484__sbuf_out =   1.8000        
+ xi160.n484__vddio1 =   1.8000        
+ xi160.n484__vss1 =   8.1342n       
+ xi160.n485__net1 =  13.0530n       
+ xi160.n485__net17 =   1.8000        
+ xi160.n485__sbuf_out =   1.8000        
+ xi160.n485__vddio1 =   1.8000        
+ xi160.n485__vss1 =   8.1332n       
+ xi160.n486__net1 =  13.0535n       
+ xi160.n486__net17 =   1.8000        
+ xi160.n486__sbuf_out =   1.8000        
+ xi160.n486__vddio1 =   1.8000        
+ xi160.n486__vss1 =   8.1319n       
+ xi160.n487__net1 =  13.0544n       
+ xi160.n487__net17 =   1.8000        
+ xi160.n487__sbuf_out =   1.8000        
+ xi160.n487__vddio1 =   1.8000        
+ xi160.n487__vss1 =   8.1308n       
+ xi160.n488__net1 =  13.0535n       
+ xi160.n488__net17 =   1.8000        
+ xi160.n488__sbuf_out =   1.8000        
+ xi160.n488__vddio1 =   1.8000        
+ xi160.n488__vss1 =   8.1302n       
+ xi160.n489__net1 =  13.0527n       
+ xi160.n489__net17 =   1.8000        
+ xi160.n489__sbuf_out =   1.8000        
+ xi160.n489__vddio1 =   1.8000        
+ xi160.n489__vss1 =   8.1280n       
+ xi160.n48__net1 =  13.0230n       
+ xi160.n48__net17 =   1.8000        
+ xi160.n48__net7 =   7.3640n       
+ xi160.n48__sbuf_out =   1.8000        
+ xi160.n48__vddio1 =   1.8000        
+ xi160.n48__vss1 =   2.8968n       
+ xi160.n490__net1 =  13.0532n       
+ xi160.n490__net17 =   1.8000        
+ xi160.n490__sbuf_out =   1.8000        
+ xi160.n490__vddio1 =   1.8000        
+ xi160.n490__vss1 =   8.1238n       
+ xi160.n491__net1 =  13.0532n       
+ xi160.n491__net17 =   1.8000        
+ xi160.n491__sbuf_out =   1.8000        
+ xi160.n491__vddio1 =   1.8000        
+ xi160.n491__vss1 =   8.1536n       
+ xi160.n492__net1 =  13.0541n       
+ xi160.n492__net17 =   1.8000        
+ xi160.n492__sbuf_out =   1.8000        
+ xi160.n492__vddio1 =   1.8000        
+ xi160.n492__vss1 =   8.1536n       
+ xi160.n493__net1 =  13.0522n       
+ xi160.n493__net17 =   1.8000        
+ xi160.n493__sbuf_out =   1.8000        
+ xi160.n493__vddio1 =   1.8000        
+ xi160.n493__vss1 =   8.1534n       
+ xi160.n494__net1 =  13.0527n       
+ xi160.n494__net17 =   1.8000        
+ xi160.n494__sbuf_out =   1.8000        
+ xi160.n494__vddio1 =   1.8000        
+ xi160.n494__vss1 =   8.1534n       
+ xi160.n495__net1 =  13.0536n       
+ xi160.n495__net17 =   1.8000        
+ xi160.n495__sbuf_out =   1.8000        
+ xi160.n495__vddio1 =   1.8000        
+ xi160.n495__vss1 =   8.1529n       
+ xi160.n496__net1 =  13.0527n       
+ xi160.n496__net17 =   1.8000        
+ xi160.n496__sbuf_out =   1.8000        
+ xi160.n496__vddio1 =   1.8000        
+ xi160.n496__vss1 =   8.1529n       
+ xi160.n497__net1 =  13.0513n       
+ xi160.n497__net17 =   1.8000        
+ xi160.n497__sbuf_out =   1.8000        
+ xi160.n497__vddio1 =   1.8000        
+ xi160.n497__vss1 =   8.1522n       
+ xi160.n498__net1 =  13.0518n       
+ xi160.n498__net17 =   1.8000        
+ xi160.n498__sbuf_out =   1.8000        
+ xi160.n498__vddio1 =   1.8000        
+ xi160.n498__vss1 =   8.1522n       
+ xi160.n499__net1 =  13.0518n       
+ xi160.n499__net17 =   1.8000        
+ xi160.n499__sbuf_out =   1.8000        
+ xi160.n499__vddio1 =   1.8000        
+ xi160.n499__vss1 =   8.1512n       
+ xi160.n49__net1 =  13.0202n       
+ xi160.n49__net17 =   1.8000        
+ xi160.n49__net7 =   7.3634n       
+ xi160.n49__sbuf_out =   1.8000        
+ xi160.n49__vddio1 =   1.8000        
+ xi160.n49__vss1 =   2.8973n       
+ xi160.n4__net1 =  12.8274n       
+ xi160.n4__net17 =   1.8000        
+ xi160.n4__net3 =   1.8000        
+ xi160.n4__net7 =   7.3624n       
+ xi160.n4__sbuf_in =  22.4556n       
+ xi160.n4__sbuf_out =   1.8000        
+ xi160.n4__vddio1 =   1.8000        
+ xi160.n4__vss1 = 902.3688p       
+ xi160.n500__net1 =  13.0527n       
+ xi160.n500__net17 =   1.8000        
+ xi160.n500__sbuf_out =   1.8000        
+ xi160.n500__vddio1 =   1.8000        
+ xi160.n500__vss1 =   8.1512n       
+ xi160.n501__net1 =  13.0504n       
+ xi160.n501__net17 =   1.8000        
+ xi160.n501__sbuf_out =   1.8000        
+ xi160.n501__vddio1 =   1.8000        
+ xi160.n501__vss1 =   8.1499n       
+ xi160.n502__net1 =  13.0509n       
+ xi160.n502__net17 =   1.8000        
+ xi160.n502__sbuf_out =   1.8000        
+ xi160.n502__vddio1 =   1.8000        
+ xi160.n502__vss1 =   8.1499n       
+ xi160.n503__net1 =  13.0518n       
+ xi160.n503__net17 =   1.8000        
+ xi160.n503__sbuf_out =   1.8000        
+ xi160.n503__vss1 =   8.1481n       
+ xi160.n504__net1 =  13.0509n       
+ xi160.n504__net17 =   1.8000        
+ xi160.n504__sbuf_out =   1.8000        
+ xi160.n504__vddio1 =   1.8000        
+ xi160.n504__vss1 =   8.1481n       
+ xi160.n505__net1 =  13.0489n       
+ xi160.n505__net17 =   1.8000        
+ xi160.n505__sbuf_out =   1.8000        
+ xi160.n505__vddio1 =   1.8000        
+ xi160.n505__vss1 =   8.1370n       
+ xi160.n506__net1 =  13.0494n       
+ xi160.n506__net17 =   1.8000        
+ xi160.n506__sbuf_out =   1.8000        
+ xi160.n506__vddio1 =   1.8000        
+ xi160.n506__vss1 =   8.1370n       
+ xi160.n507__net1 =  13.0494n       
+ xi160.n507__net17 =   1.8000        
+ xi160.n507__sbuf_out =   1.8000        
+ xi160.n507__vddio1 =   1.8000        
+ xi160.n507__vss1 =   8.1606n       
+ xi160.n508__net1 =  13.0503n       
+ xi160.n508__net17 =   1.8000        
+ xi160.n508__sbuf_out =   1.8000        
+ xi160.n508__vddio1 =   1.8000        
+ xi160.n508__vss1 =   8.1630n       
+ xi160.n509__net1 =  13.0475n       
+ xi160.n509__net17 =   1.8000        
+ xi160.n509__sbuf_out =   1.8000        
+ xi160.n509__vddio1 =   1.8000        
+ xi160.n509__vss1 =   8.1628n       
+ xi160.n50__net1 =  13.0202n       
+ xi160.n50__net17 =   1.8000        
+ xi160.n50__net7 =   7.3643n       
+ xi160.n50__sbuf_out =   1.8000        
+ xi160.n50__vss1 =   2.9004n       
+ xi160.n510__net1 =  13.0480n       
+ xi160.n510__net17 =   1.8000        
+ xi160.n510__sbuf_out =   1.8000        
+ xi160.n510__vddio1 =   1.8000        
+ xi160.n510__vss1 =   8.1623n       
+ xi160.n511__net1 =  13.0489n       
+ xi160.n511__net17 =   1.8000        
+ xi160.n511__sbuf_out =   1.8000        
+ xi160.n511__vddio1 =   1.8000        
+ xi160.n511__vss1 =   8.1621n       
+ xi160.n512__net1 =  13.0480n       
+ xi160.n512__net17 =   1.8000        
+ xi160.n512__sbuf_out =   1.8000        
+ xi160.n512__vddio1 =   1.8000        
+ xi160.n512__vss1 =   8.1616n       
+ xi160.n513__net1 =  13.0454n       
+ xi160.n513__net17 =   1.8000        
+ xi160.n513__sbuf_out =   1.8000        
+ xi160.n513__vddio1 =   1.8000        
+ xi160.n513__vss1 =   8.1606n       
+ xi160.n514__net1 =  13.0459n       
+ xi160.n514__net17 =   1.8000        
+ xi160.n514__sbuf_out =   1.8000        
+ xi160.n514__vddio1 =   1.8000        
+ xi160.n514__vss1 =   8.1593n       
+ xi160.n515__net1 =  13.0459n       
+ xi160.n515__net17 =   1.8000        
+ xi160.n515__sbuf_out =   1.8000        
+ xi160.n515__vddio1 =   1.8000        
+ xi160.n515__vss1 =   8.1582n       
+ xi160.n516__net1 =  13.0468n       
+ xi160.n516__net17 =   1.8000        
+ xi160.n516__sbuf_out =   1.8000        
+ xi160.n516__vddio1 =   1.8000        
+ xi160.n516__vss1 =   8.1576n       
+ xi160.n517__net1 =  13.0436n       
+ xi160.n517__net17 =   1.8000        
+ xi160.n517__sbuf_out =   1.8000        
+ xi160.n517__vddio1 =   1.8000        
+ xi160.n517__vss1 =   8.1554n       
+ xi160.n518__net1 =  13.0441n       
+ xi160.n518__net17 =   1.8000        
+ xi160.n518__sbuf_out =   1.8000        
+ xi160.n518__vddio1 =   1.8000        
+ xi160.n518__vss1 =   8.1512n       
+ xi160.n519__net1 =  13.0450n       
+ xi160.n519__net17 =   1.8000        
+ xi160.n519__sbuf_out =   1.8000        
+ xi160.n519__vddio1 =   1.8000        
+ xi160.n519__vss1 =   8.1810n       
+ xi160.n51__net1 =  13.0197n       
+ xi160.n51__net17 =   1.8000        
+ xi160.n51__net7 =   7.3622n       
+ xi160.n51__sbuf_out =   1.8000        
+ xi160.n51__vddio1 =   1.8000        
+ xi160.n51__vss1 =   3.7330n       
+ xi160.n520__net1 =  13.0441n       
+ xi160.n520__net17 =   1.8000        
+ xi160.n520__sbuf_out =   1.8000        
+ xi160.n520__vddio1 =   1.8000        
+ xi160.n520__vss1 =   8.1810n       
+ xi160.n521__net1 =  13.0409n       
+ xi160.n521__net17 =   1.8000        
+ xi160.n521__sbuf_out =   1.8000        
+ xi160.n521__vddio1 =   1.8000        
+ xi160.n521__vss1 =   8.1808n       
+ xi160.n522__net1 =  13.0414n       
+ xi160.n522__net17 =   1.8000        
+ xi160.n522__sbuf_out =   1.8000        
+ xi160.n522__vddio1 =   1.8000        
+ xi160.n522__vss1 =   8.1808n       
+ xi160.n523__net1 =  13.0414n       
+ xi160.n523__net17 =   1.8000        
+ xi160.n523__sbuf_out =   1.8000        
+ xi160.n523__vddio1 =   1.8000        
+ xi160.n523__vss1 =   8.1803n       
+ xi160.n524__net1 =  13.0423n       
+ xi160.n524__net17 =   1.8000        
+ xi160.n524__sbuf_out =   1.8000        
+ xi160.n524__vddio1 =   1.8000        
+ xi160.n524__vss1 =   8.1803n       
+ xi160.n525__net1 =  13.0386n       
+ xi160.n525__net17 =   1.8000        
+ xi160.n525__sbuf_out =   1.8000        
+ xi160.n525__vddio1 =   1.8000        
+ xi160.n525__vss1 =   8.1796n       
+ xi160.n526__net1 =  13.0390n       
+ xi160.n526__net17 =   1.8000        
+ xi160.n526__sbuf_out =   1.8000        
+ xi160.n526__vddio1 =   1.8000        
+ xi160.n526__vss1 =   8.1796n       
+ xi160.n527__net1 =  13.0399n       
+ xi160.n527__net17 =   1.8000        
+ xi160.n527__sbuf_out =   1.8000        
+ xi160.n527__vddio1 =   1.8000        
+ xi160.n527__vss1 =   8.1786n       
+ xi160.n528__net1 =  13.0390n       
+ xi160.n528__net17 =   1.8000        
+ xi160.n528__sbuf_out =   1.8000        
+ xi160.n528__vddio1 =   1.8000        
+ xi160.n528__vss1 =   8.1786n       
+ xi160.n529__net1 =  12.8284n       
+ xi160.n529__net17 =   1.8000        
+ xi160.n529__sbuf_out =   1.8000        
+ xi160.n529__vddio1 =   1.8000        
+ xi160.n529__vss1 =   8.1773n       
+ xi160.n52__net1 =  13.0211n       
+ xi160.n52__net17 =   1.8000        
+ xi160.n52__net7 =   7.3630n       
+ xi160.n52__sbuf_out =   1.8000        
+ xi160.n52__vddio1 =   1.8000        
+ xi160.n52__vss1 =   3.8486n       
+ xi160.n530__net1 =  12.8275n       
+ xi160.n530__net17 =   1.8000        
+ xi160.n530__sbuf_out =   1.8000        
+ xi160.n530__vddio1 =   1.8000        
+ xi160.n530__vss1 =   8.1773n       
+ xi160.n531__net1 =  12.8270n       
+ xi160.n531__net17 =   1.8000        
+ xi160.n531__sbuf_out =   1.8000        
+ xi160.n531__vddio1 =   1.8000        
+ xi160.n531__vss1 =   8.1756n       
+ xi160.n532__net1 =  12.8275n       
+ xi160.n532__net17 =   1.8000        
+ xi160.n532__sbuf_out =   1.8000        
+ xi160.n532__vss1 =   8.1756n       
+ xi160.n533__net1 =  12.8196n       
+ xi160.n533__net17 =   1.8000        
+ xi160.n533__sbuf_out =   1.8000        
+ xi160.n533__vddio1 =   1.8000        
+ xi160.n533__vss1 =   8.1644n       
+ xi160.n534__net1 =  12.8196n       
+ xi160.n534__net17 =   1.8000        
+ xi160.n534__sbuf_out =   1.8000        
+ xi160.n534__vddio1 =   1.8000        
+ xi160.n534__vss1 =   8.1644n       
+ xi160.n535__net1 =  12.8191n       
+ xi160.n535__net17 =   1.8000        
+ xi160.n535__sbuf_out =   1.8000        
+ xi160.n535__vddio1 =   1.8000        
+ xi160.n535__vss1 =   8.1651n       
+ xi160.n536__net1 =  12.8205n       
+ xi160.n536__net17 =   1.8000        
+ xi160.n536__sbuf_out =   1.8000        
+ xi160.n536__vddio1 =   1.8000        
+ xi160.n536__vss1 =   8.1663n       
+ xi160.n537__net1 =  12.8100n       
+ xi160.n537__net17 =   1.8000        
+ xi160.n537__sbuf_out =   1.8000        
+ xi160.n537__vddio1 =   1.8000        
+ xi160.n537__vss1 =   8.1662n       
+ xi160.n538__net1 =  12.8091n       
+ xi160.n538__net17 =   1.8000        
+ xi160.n538__sbuf_out =   1.8000        
+ xi160.n538__vddio1 =   1.8000        
+ xi160.n538__vss1 =   8.1659n       
+ xi160.n539__net1 =  12.8086n       
+ xi160.n539__net17 =   1.8000        
+ xi160.n539__sbuf_out =   1.8000        
+ xi160.n539__vddio1 =   1.8000        
+ xi160.n539__vss1 =   8.1658n       
+ xi160.n53__net1 =  13.0172n       
+ xi160.n53__net17 =   1.8000        
+ xi160.n53__net7 =   7.3603n       
+ xi160.n53__sbuf_out =   1.8000        
+ xi160.n53__vddio1 =   1.8000        
+ xi160.n53__vss1 =   3.5543n       
+ xi160.n540__net1 =  12.8091n       
+ xi160.n540__net17 =   1.8000        
+ xi160.n540__sbuf_out =   1.8000        
+ xi160.n540__vddio1 =   1.8000        
+ xi160.n540__vss1 =   8.1655n       
+ xi160.n541__net1 =  12.8007n       
+ xi160.n541__net17 =   1.8000        
+ xi160.n541__sbuf_out =   1.8000        
+ xi160.n541__vddio1 =   1.8000        
+ xi160.n541__vss1 =   8.1650n       
+ xi160.n542__net1 =  12.8007n       
+ xi160.n542__net17 =   1.8000        
+ xi160.n542__sbuf_out =   1.8000        
+ xi160.n542__vddio1 =   1.8000        
+ xi160.n542__vss1 =   8.1644n       
+ xi160.n543__net1 =  12.8003n       
+ xi160.n543__net17 =   1.8000        
+ xi160.n543__sbuf_out =   1.8000        
+ xi160.n543__vddio1 =   1.8000        
+ xi160.n543__vss1 =   8.1638n       
+ xi160.n544__net1 =  12.8016n       
+ xi160.n544__net17 =   1.8000        
+ xi160.n544__sbuf_out =   1.8000        
+ xi160.n544__vddio1 =   1.8000        
+ xi160.n544__vss1 =   8.1635n       
+ xi160.n545__net1 =  12.7905n       
+ xi160.n545__net17 =   1.8000        
+ xi160.n545__sbuf_out =   1.8000        
+ xi160.n545__vddio1 =   1.8000        
+ xi160.n545__vss1 =   8.1624n       
+ xi160.n546__net1 =  12.7896n       
+ xi160.n546__net17 =   1.8000        
+ xi160.n546__sbuf_out =   1.8000        
+ xi160.n546__vddio1 =   1.8000        
+ xi160.n546__vss1 =   8.1621n       
+ xi160.n547__net1 =  12.7891n       
+ xi160.n547__net17 =   1.8000        
+ xi160.n547__sbuf_out =   1.8000        
+ xi160.n547__vddio1 =   1.8000        
+ xi160.n547__vss1 =   8.1842n       
+ xi160.n548__net1 =  12.7896n       
+ xi160.n548__net17 =   1.8000        
+ xi160.n548__sbuf_out =   1.8000        
+ xi160.n548__vddio1 =   1.8000        
+ xi160.n548__vss1 =   8.1841n       
+ xi160.n549__net1 =  12.7808n       
+ xi160.n549__net17 =   1.8000        
+ xi160.n549__sbuf_out =   1.8000        
+ xi160.n549__vddio1 =   1.8000        
+ xi160.n549__vss1 =   8.1839n       
+ xi160.n54__net1 =  13.0163n       
+ xi160.n54__net17 =   1.8000        
+ xi160.n54__net7 =   7.3611n       
+ xi160.n54__sbuf_out =   1.8000        
+ xi160.n54__vddio1 =   1.8000        
+ xi160.n54__vss1 =   3.5543n       
+ xi160.n550__net1 =  12.7808n       
+ xi160.n550__net17 =   1.8000        
+ xi160.n550__sbuf_out =   1.8000        
+ xi160.n550__vddio1 =   1.8000        
+ xi160.n550__vss1 =   8.1835n       
+ xi160.n551__net1 =  12.7803n       
+ xi160.n551__net17 =   1.8000        
+ xi160.n551__sbuf_out =   1.8000        
+ xi160.n551__vddio1 =   1.8000        
+ xi160.n551__vss1 =   8.1830n       
+ xi160.n552__net1 =  12.7817n       
+ xi160.n552__net17 =   1.8000        
+ xi160.n552__sbuf_out =   1.8000        
+ xi160.n552__vddio1 =   1.8000        
+ xi160.n552__vss1 =   8.1824n       
+ xi160.n553__net1 =  12.7700n       
+ xi160.n553__net17 =   1.8000        
+ xi160.n553__sbuf_out =   1.8000        
+ xi160.n553__vddio1 =   1.8000        
+ xi160.n553__vss1 =   8.1815n       
+ xi160.n554__net1 =  12.7692n       
+ xi160.n554__net17 =   1.8000        
+ xi160.n554__sbuf_out =   1.8000        
+ xi160.n554__vddio1 =   1.8000        
+ xi160.n554__vss1 =   8.1714n       
+ xi160.n555__net1 =  12.7687n       
+ xi160.n555__net17 =   1.8000        
+ xi160.n555__sbuf_out =   1.8000        
+ xi160.n555__vddio1 =   1.8000        
+ xi160.n555__vss1 =   9.8684n       
+ xi160.n556__net1 =  12.7692n       
+ xi160.n556__net17 =   1.8000        
+ xi160.n556__sbuf_out =   1.8000        
+ xi160.n556__vddio1 =   1.8000        
+ xi160.n556__vss1 =   9.8594n       
+ xi160.n557__net1 =  12.7701n       
+ xi160.n557__net17 =   1.8000        
+ xi160.n557__sbuf_out =   1.8000        
+ xi160.n557__vddio1 =   1.8000        
+ xi160.n557__vss1 =   9.9431n       
+ xi160.n558__net1 =  12.7701n       
+ xi160.n558__net17 =   1.8000        
+ xi160.n558__sbuf_out =   1.8000        
+ xi160.n558__vddio1 =   1.8000        
+ xi160.n558__vss1 =   9.8675n       
+ xi160.n559__net1 =  12.7696n       
+ xi160.n559__net17 =   1.8000        
+ xi160.n559__sbuf_out =   1.8000        
+ xi160.n559__vddio1 =   1.8000        
+ xi160.n559__vss1 =   9.8715n       
+ xi160.n55__net1 =  13.0158n       
+ xi160.n55__net17 =   1.8000        
+ xi160.n55__net7 =   7.3577n       
+ xi160.n55__sbuf_out =   1.8000        
+ xi160.n55__vddio1 =   1.8000        
+ xi160.n55__vss1 =   3.3888n       
+ xi160.n560__net1 =  12.7710n       
+ xi160.n560__net17 =   1.8000        
+ xi160.n560__sbuf_out =   1.8000        
+ xi160.n560__vddio1 =   1.8000        
+ xi160.n560__vss1 =   9.8837n       
+ xi160.n561__net1 =  12.7719n       
+ xi160.n561__net17 =   1.8000        
+ xi160.n561__sbuf_out =   1.8000        
+ xi160.n561__vss1 =   9.8950n       
+ xi160.n562__net1 =  12.7710n       
+ xi160.n562__net17 =   1.8000        
+ xi160.n562__sbuf_out =   1.8000        
+ xi160.n562__vddio1 =   1.8000        
+ xi160.n562__vss1 =   9.9070n       
+ xi160.n563__net1 =  12.7705n       
+ xi160.n563__net17 =   1.8000        
+ xi160.n563__sbuf_out =   1.8000        
+ xi160.n563__vddio1 =   1.8000        
+ xi160.n563__vss1 =   9.9182n       
+ xi160.n564__net1 =  12.7710n       
+ xi160.n564__net17 =   1.8000        
+ xi160.n564__sbuf_out =   1.8000        
+ xi160.n564__vddio1 =   1.8000        
+ xi160.n564__vss1 =   9.9234n       
+ xi160.n565__net1 =  12.7714n       
+ xi160.n565__net17 =   1.8000        
+ xi160.n565__sbuf_out =   1.8000        
+ xi160.n565__vddio1 =   1.8000        
+ xi160.n565__vss1 =   9.9294n       
+ xi160.n566__net1 =  12.7714n       
+ xi160.n566__net17 =   1.8000        
+ xi160.n566__sbuf_out =   1.8000        
+ xi160.n566__vddio1 =   1.8000        
+ xi160.n566__vss1 =   9.9394n       
+ xi160.n567__net1 =  12.7710n       
+ xi160.n567__net17 =   1.8000        
+ xi160.n567__sbuf_out =   1.8000        
+ xi160.n567__vddio1 =   1.8000        
+ xi160.n567__vss1 =   9.9500n       
+ xi160.n568__net1 =  12.7723n       
+ xi160.n568__net17 =   1.8000        
+ xi160.n568__sbuf_out =   1.8000        
+ xi160.n568__vddio1 =   1.8000        
+ xi160.n568__vss1 =   9.9599n       
+ xi160.n569__net1 =  12.7726n       
+ xi160.n569__net17 =   1.8000        
+ xi160.n569__sbuf_out =   1.8000        
+ xi160.n569__vddio1 =   1.8000        
+ xi160.n569__vss1 =   9.9703n       
+ xi160.n56__net1 =  13.0163n       
+ xi160.n56__net17 =   1.8000        
+ xi160.n56__net7 =   7.3586n       
+ xi160.n56__sbuf_out =   1.8000        
+ xi160.n56__vddio1 =   1.8000        
+ xi160.n56__vss1 =   3.3888n       
+ xi160.n570__net1 =  12.7717n       
+ xi160.n570__net17 =   1.8000        
+ xi160.n570__sbuf_out =   1.8000        
+ xi160.n570__vddio1 =   1.8000        
+ xi160.n570__vss1 =   9.9800n       
+ xi160.n571__net1 =  12.7713n       
+ xi160.n571__net17 =   1.8000        
+ xi160.n571__sbuf_out =   1.8000        
+ xi160.n571__vddio1 =   1.8000        
+ xi160.n571__vss1 =   9.9902n       
+ xi160.n572__net1 =  12.7717n       
+ xi160.n572__net17 =   1.8000        
+ xi160.n572__sbuf_out =   1.8000        
+ xi160.n572__vddio1 =   1.8000        
+ xi160.n572__vss1 =   9.9930n       
+ xi160.n573__net1 =  13.0239n       
+ xi160.n573__net17 =   1.8000        
+ xi160.n573__sbuf_out =   1.8000        
+ xi160.n573__vddio1 =   1.8000        
+ xi160.n573__vss1 =  10.0016n       
+ xi160.n574__net1 =  13.0231n       
+ xi160.n574__net17 =   1.8000        
+ xi160.n574__sbuf_out =   1.8000        
+ xi160.n574__vddio1 =   1.8000        
+ xi160.n574__vss1 =  10.0144n       
+ xi160.n575__net1 =  13.0226n       
+ xi160.n575__net17 =   1.8000        
+ xi160.n575__sbuf_out =   1.8000        
+ xi160.n575__vddio1 =   1.8000        
+ xi160.n575__vss1 =  10.0261n       
+ xi160.n576__net1 =  13.0231n       
+ xi160.n576__net17 =   1.8000        
+ xi160.n576__sbuf_out =   1.8000        
+ xi160.n576__vddio1 =   1.8000        
+ xi160.n576__vss1 =  10.0331n       
+ xi160.n577__net1 =  13.0203n       
+ xi160.n577__net17 =   1.8000        
+ xi160.n577__sbuf_out =   1.8000        
+ xi160.n577__vddio1 =   1.8000        
+ xi160.n577__vss1 =   9.8517n       
+ xi160.n578__net1 =  13.0203n       
+ xi160.n578__net17 =   1.8000        
+ xi160.n578__sbuf_out =   1.8000        
+ xi160.n578__vss1 =   9.8895n       
+ xi160.n579__net1 =  13.0198n       
+ xi160.n579__net17 =   1.8000        
+ xi160.n579__sbuf_out =   1.8000        
+ xi160.n579__vddio1 =   1.8000        
+ xi160.n579__vss1 =   9.9016n       
+ xi160.n57__net1 =  13.0131n       
+ xi160.n57__net17 =   1.8000        
+ xi160.n57__net7 =   7.3546n       
+ xi160.n57__sbuf_out =   1.8000        
+ xi160.n57__vddio1 =   1.8000        
+ xi160.n57__vss1 =   3.2229n       
+ xi160.n580__net1 =  13.0212n       
+ xi160.n580__net17 =   1.8000        
+ xi160.n580__sbuf_out =   1.8000        
+ xi160.n580__vddio1 =   1.8000        
+ xi160.n580__vss1 =   9.9130n       
+ xi160.n581__net1 =  13.0173n       
+ xi160.n581__net17 =   1.8000        
+ xi160.n581__sbuf_out =   1.8000        
+ xi160.n581__vddio1 =   1.8000        
+ xi160.n581__vss1 =   9.9249n       
+ xi160.n582__net1 =  13.0164n       
+ xi160.n582__net17 =   1.8000        
+ xi160.n582__sbuf_out =   1.8000        
+ xi160.n582__vddio1 =   1.8000        
+ xi160.n582__vss1 =   9.9362n       
+ xi160.n583__net1 =  13.0159n       
+ xi160.n583__net17 =   1.8000        
+ xi160.n583__sbuf_out =   1.8000        
+ xi160.n583__vddio1 =   1.8000        
+ xi160.n583__vss1 =   9.9474n       
+ xi160.n584__net1 =  13.0164n       
+ xi160.n584__net17 =   1.8000        
+ xi160.n584__sbuf_out =   1.8000        
+ xi160.n584__vddio1 =   1.8000        
+ xi160.n584__vss1 =   9.9574n       
+ xi160.n585__net1 =  13.0131n       
+ xi160.n585__net17 =   1.8000        
+ xi160.n585__sbuf_out =   1.8000        
+ xi160.n585__vddio1 =   1.8000        
+ xi160.n585__vss1 =   9.9679n       
+ xi160.n586__net1 =  13.0131n       
+ xi160.n586__net17 =   1.8000        
+ xi160.n586__sbuf_out =   1.8000        
+ xi160.n586__vddio1 =   1.8000        
+ xi160.n586__vss1 =   9.9778n       
+ xi160.n587__net1 =  13.0127n       
+ xi160.n587__net17 =   1.8000        
+ xi160.n587__sbuf_out =   1.8000        
+ xi160.n587__vddio1 =   1.8000        
+ xi160.n587__vss1 =   9.9882n       
+ xi160.n588__net1 =  13.0140n       
+ xi160.n588__net17 =   1.8000        
+ xi160.n588__sbuf_out =   1.8000        
+ xi160.n588__vddio1 =   1.8000        
+ xi160.n588__vss1 =   9.9980n       
+ xi160.n589__net1 =  13.0095n       
+ xi160.n589__net17 =   1.8000        
+ xi160.n589__sbuf_out =   1.8000        
+ xi160.n589__vddio1 =   1.8000        
+ xi160.n589__vss1 =  10.0082n       
+ xi160.n58__net1 =  13.0131n       
+ xi160.n58__net17 =   1.8000        
+ xi160.n58__net7 =   7.3554n       
+ xi160.n58__sbuf_out =   1.8000        
+ xi160.n58__vddio1 =   1.8000        
+ xi160.n58__vss1 =   3.2229n       
+ xi160.n590__net1 =  13.0086n       
+ xi160.n590__net17 =   1.8000        
+ xi160.n590__sbuf_out =   1.8000        
+ xi160.n590__vddio1 =   1.8000        
+ xi160.n590__vss1 =  10.0196n       
+ xi160.n591__net1 =  13.0082n       
+ xi160.n591__net17 =   1.8000        
+ xi160.n591__sbuf_out =   1.8000        
+ xi160.n591__vddio1 =   1.8000        
+ xi160.n591__vss1 =  10.0324n       
+ xi160.n592__net1 =  13.0086n       
+ xi160.n592__net17 =   1.8000        
+ xi160.n592__sbuf_out =   1.8000        
+ xi160.n592__vddio1 =   1.8000        
+ xi160.n592__vss1 =  10.0351n       
+ xi160.n593__net1 =  13.0049n       
+ xi160.n593__net17 =   1.8000        
+ xi160.n593__sbuf_out =   1.8000        
+ xi160.n593__vddio1 =   1.8000        
+ xi160.n593__vss1 =  11.2958n       
+ xi160.n594__net1 =  13.0049n       
+ xi160.n594__net17 =   1.8000        
+ xi160.n594__sbuf_out =   1.8000        
+ xi160.n594__vddio1 =   1.8000        
+ xi160.n594__vss1 =  11.2868n       
+ xi160.n595__net1 =  13.0045n       
+ xi160.n595__net17 =   1.8000        
+ xi160.n595__sbuf_out =   1.8000        
+ xi160.n595__vddio1 =   1.8000        
+ xi160.n595__vss1 =  11.2894n       
+ xi160.n596__net1 =  13.0058n       
+ xi160.n596__net17 =   1.8000        
+ xi160.n596__sbuf_out =   1.8000        
+ xi160.n596__vddio1 =   1.8000        
+ xi160.n596__vss1 =  11.2872n       
+ xi160.n597__net1 =  13.0007n       
+ xi160.n597__net17 =   1.8000        
+ xi160.n597__sbuf_out =   1.8000        
+ xi160.n597__vddio1 =   1.8000        
+ xi160.n597__vss1 =  11.2878n       
+ xi160.n598__net1 =  12.9998n       
+ xi160.n598__net17 =   1.8000        
+ xi160.n598__sbuf_out =   1.8000        
+ xi160.n598__vddio1 =   1.8000        
+ xi160.n598__vss1 =  11.2887n       
+ xi160.n599__net1 =  12.9993n       
+ xi160.n599__net17 =   1.8000        
+ xi160.n599__sbuf_out =   1.8000        
+ xi160.n599__vddio1 =   1.8000        
+ xi160.n599__vss1 =  11.2892n       
+ xi160.n59__net1 =  13.0126n       
+ xi160.n59__net17 =   1.8000        
+ xi160.n59__net7 =   7.3508n       
+ xi160.n59__sbuf_out =   1.8000        
+ xi160.n59__vddio1 =   1.8000        
+ xi160.n59__vss1 =   3.0481n       
+ xi160.n5__net1 =  12.8195n       
+ xi160.n5__net17 =   1.8000        
+ xi160.n5__net3 =   1.8000        
+ xi160.n5__net7 =   7.3605n       
+ xi160.n5__sbuf_in =  22.4552n       
+ xi160.n5__sbuf_out =   1.8000        
+ xi160.n5__vddio1 =   1.8000        
+ xi160.n5__vss1 =   1.1906n       
+ xi160.n600__net1 =  12.9998n       
+ xi160.n600__net17 =   1.8000        
+ xi160.n600__sbuf_out =   1.8000        
+ xi160.n600__vddio1 =   1.8000        
+ xi160.n600__vss1 =  11.2894n       
+ xi160.n601__net1 =  12.9957n       
+ xi160.n601__net17 =   1.8000        
+ xi160.n601__sbuf_out =   1.8000        
+ xi160.n601__vddio1 =   1.8000        
+ xi160.n601__vss1 =  11.2899n       
+ xi160.n602__net1 =  12.9957n       
+ xi160.n602__net17 =   1.8000        
+ xi160.n602__sbuf_out =   1.8000        
+ xi160.n602__vddio1 =   1.8000        
+ xi160.n602__vss1 =  11.2902n       
+ xi160.n603__net1 =  12.9952n       
+ xi160.n603__net17 =   1.8000        
+ xi160.n603__sbuf_out =   1.8000        
+ xi160.n603__vddio1 =   1.8000        
+ xi160.n603__vss1 =  11.2904n       
+ xi160.n604__net1 =  12.9966n       
+ xi160.n604__net17 =   1.8000        
+ xi160.n604__sbuf_out =   1.8000        
+ xi160.n604__vddio1 =   1.8000        
+ xi160.n604__vss1 =  11.2904n       
+ xi160.n605__net1 =  12.9909n       
+ xi160.n605__net17 =   1.8000        
+ xi160.n605__sbuf_out =   1.8000        
+ xi160.n605__vddio1 =   1.8000        
+ xi160.n605__vss1 =  11.2906n       
+ xi160.n606__net1 =  12.9900n       
+ xi160.n606__net17 =   1.8000        
+ xi160.n606__sbuf_out =   1.8000        
+ xi160.n607__net1 =  12.9895n       
+ xi160.n607__net17 =   1.8000        
+ xi160.n607__sbuf_out =   1.8000        
+ xi160.n607__vddio1 =   1.8000        
+ xi160.n607__vss1 =  11.2865n       
+ xi160.n608__net1 =  12.9900n       
+ xi160.n608__net17 =   1.8000        
+ xi160.n608__sbuf_out =   1.8000        
+ xi160.n608__vss1 =  11.3058n       
+ xi160.n609__net1 =  12.9854n       
+ xi160.n609__net17 =   1.8000        
+ xi160.n609__sbuf_out =   1.8000        
+ xi160.n609__vddio1 =   1.8000        
+ xi160.n609__vss1 =  11.3066n       
+ xi160.n60__net1 =  13.0139n       
+ xi160.n60__net17 =   1.8000        
+ xi160.n60__net7 =   7.3516n       
+ xi160.n60__sbuf_out =   1.8000        
+ xi160.n60__vddio1 =   1.8000        
+ xi160.n60__vss1 =   3.0481n       
+ xi160.n610__net1 =  12.9854n       
+ xi160.n610__net17 =   1.8000        
+ xi160.n610__sbuf_out =   1.8000        
+ xi160.n610__vddio1 =   1.8000        
+ xi160.n610__vss1 =  11.3073n       
+ xi160.n611__net1 =  12.9849n       
+ xi160.n611__net17 =   1.8000        
+ xi160.n611__sbuf_out =   1.8000        
+ xi160.n611__vddio1 =   1.8000        
+ xi160.n611__vss1 =  11.3078n       
+ xi160.n612__net1 =  12.9862n       
+ xi160.n612__net17 =   1.8000        
+ xi160.n612__sbuf_out =   1.8000        
+ xi160.n612__vddio1 =   1.8000        
+ xi160.n612__vss1 =  11.3082n       
+ xi160.n613__net1 =  12.9799n       
+ xi160.n613__net17 =   1.8000        
+ xi160.n613__sbuf_out =   1.8000        
+ xi160.n613__vddio1 =   1.8000        
+ xi160.n613__vss1 =  11.3084n       
+ xi160.n614__net1 =  12.9790n       
+ xi160.n614__net17 =   1.8000        
+ xi160.n614__sbuf_out =   1.8000        
+ xi160.n614__vddio1 =   1.8000        
+ xi160.n614__vss1 =  11.3085n       
+ xi160.n615__net1 =  12.9786n       
+ xi160.n615__net17 =   1.8000        
+ xi160.n615__sbuf_out =   1.8000        
+ xi160.n615__vddio1 =   1.8000        
+ xi160.n615__vss1 =  11.2888n       
+ xi160.n616__net1 =  12.9790n       
+ xi160.n616__net17 =   1.8000        
+ xi160.n616__sbuf_out =   1.8000        
+ xi160.n616__vddio1 =   1.8000        
+ xi160.n616__vss1 =  11.2798n       
+ xi160.n617__net1 =  12.9467n       
+ xi160.n617__net17 =   1.8000        
+ xi160.n617__sbuf_out =   1.8000        
+ xi160.n617__vddio1 =   1.8000        
+ xi160.n617__vss1 =  11.2848n       
+ xi160.n618__net1 =  12.9472n       
+ xi160.n618__net17 =   1.8000        
+ xi160.n618__sbuf_out =   1.8000        
+ xi160.n618__vddio1 =   1.8000        
+ xi160.n618__vss1 =  11.2804n       
+ xi160.n619__net1 =  12.9481n       
+ xi160.n619__net17 =   1.8000        
+ xi160.n619__sbuf_out =   1.8000        
+ xi160.n619__vddio1 =   1.8000        
+ xi160.n619__vss1 =  11.2818n       
+ xi160.n61__net1 =  13.0094n       
+ xi160.n61__net17 =   1.8000        
+ xi160.n61__net7 =   7.3463n       
+ xi160.n61__sbuf_out =   1.8000        
+ xi160.n61__vss1 =   2.9063n       
+ xi160.n620__net1 =  12.9472n       
+ xi160.n620__net17 =   1.8000        
+ xi160.n620__sbuf_out =   1.8000        
+ xi160.n620__vddio1 =   1.8000        
+ xi160.n620__vss1 =  11.2835n       
+ xi160.n621__net1 =  12.9398n       
+ xi160.n621__net17 =   1.8000        
+ xi160.n621__sbuf_out =   1.8000        
+ xi160.n621__vddio1 =   1.8000        
+ xi160.n621__vss1 =  11.2845n       
+ xi160.n622__net1 =  12.9403n       
+ xi160.n622__net17 =   1.8000        
+ xi160.n622__sbuf_out =   1.8000        
+ xi160.n622__vddio1 =   1.8000        
+ xi160.n622__vss1 =  11.2849n       
+ xi160.n623__net1 =  12.9403n       
+ xi160.n623__net17 =   1.8000        
+ xi160.n623__sbuf_out =   1.8000        
+ xi160.n623__vddio1 =   1.8000        
+ xi160.n623__vss1 =  11.2859n       
+ xi160.n624__net1 =  12.9412n       
+ xi160.n624__net17 =   1.8000        
+ xi160.n624__sbuf_out =   1.8000        
+ xi160.n624__vddio1 =   1.8000        
+ xi160.n624__vss1 =  11.2866n       
+ xi160.n625__net1 =  12.9343n       
+ xi160.n625__net17 =   1.8000        
+ xi160.n625__sbuf_out =   1.8000        
+ xi160.n625__vddio1 =   1.8000        
+ xi160.n625__vss1 =  11.2870n       
+ xi160.n626__net1 =  12.9348n       
+ xi160.n626__net17 =   1.8000        
+ xi160.n626__sbuf_out =   1.8000        
+ xi160.n626__vddio1 =   1.8000        
+ xi160.n626__vss1 =  11.2870n       
+ xi160.n627__net1 =  12.9356n       
+ xi160.n627__net17 =   1.8000        
+ xi160.n627__sbuf_out =   1.8000        
+ xi160.n627__vddio1 =   1.8000        
+ xi160.n627__vss1 =  11.2873n       
+ xi160.n628__net1 =  12.9348n       
+ xi160.n628__net17 =   1.8000        
+ xi160.n628__sbuf_out =   1.8000        
+ xi160.n628__vddio1 =   1.8000        
+ xi160.n629__net1 =  12.9268n       
+ xi160.n629__net17 =   1.8000        
+ xi160.n629__sbuf_out =   1.8000        
+ xi160.n629__vddio1 =   1.8000        
+ xi160.n629__vss1 =  11.2888n       
+ xi160.n62__net1 =  13.0085n       
+ xi160.n62__net17 =   1.8000        
+ xi160.n62__net7 =   7.3472n       
+ xi160.n62__sbuf_out =   1.8000        
+ xi160.n62__vddio1 =   1.8000        
+ xi160.n62__vss1 =   2.9063n       
+ xi160.n630__net1 =  12.9272n       
+ xi160.n630__net17 =   1.8000        
+ xi160.n630__sbuf_out =   1.8000        
+ xi160.n630__vddio1 =   1.8000        
+ xi160.n630__vss1 =  11.2756n       
+ xi160.n631__net1 =  12.9272n       
+ xi160.n631__net17 =   1.8000        
+ xi160.n631__sbuf_out =   1.8000        
+ xi160.n631__vddio1 =   1.8000        
+ xi160.n631__vss1 =  11.2998n       
+ xi160.n632__net1 =  12.9281n       
+ xi160.n632__net17 =   1.8000        
+ xi160.n632__sbuf_out =   1.8000        
+ xi160.n632__vddio1 =   1.8000        
+ xi160.n632__vss1 =  11.2998n       
+ xi160.n633__net1 =  12.9208n       
+ xi160.n633__net17 =   1.8000        
+ xi160.n633__sbuf_out =   1.8000        
+ xi160.n633__vddio1 =   1.8000        
+ xi160.n633__vss1 =  11.3015n       
+ xi160.n634__net1 =  12.9212n       
+ xi160.n634__net17 =   1.8000        
+ xi160.n634__sbuf_out =   1.8000        
+ xi160.n634__vddio1 =   1.8000        
+ xi160.n634__vss1 =  11.3015n       
+ xi160.n635__net1 =  12.9221n       
+ xi160.n635__net17 =   1.8000        
+ xi160.n635__sbuf_out =   1.8000        
+ xi160.n635__vddio1 =   1.8000        
+ xi160.n635__vss1 =  11.3028n       
+ xi160.n636__net1 =  12.9212n       
+ xi160.n636__net17 =   1.8000        
+ xi160.n636__sbuf_out =   1.8000        
+ xi160.n636__vss1 =  11.3028n       
+ xi160.n637__net1 =  12.9126n       
+ xi160.n637__net17 =   1.8000        
+ xi160.n637__sbuf_out =   1.8000        
+ xi160.n637__vddio1 =   1.8000        
+ xi160.n637__vss1 =  11.3039n       
+ xi160.n638__net1 =  12.9131n       
+ xi160.n638__net17 =   1.8000        
+ xi160.n638__sbuf_out =   1.8000        
+ xi160.n638__vss1 =  11.3039n       
+ xi160.n639__net1 =  12.9131n       
+ xi160.n639__net17 =   1.8000        
+ xi160.n639__sbuf_out =   1.8000        
+ xi160.n639__vddio1 =   1.8000        
+ xi160.n639__vss1 =  11.3046n       
+ xi160.n63__net1 =  13.0081n       
+ xi160.n63__net17 =   1.8000        
+ xi160.n63__net7 =   7.3413n       
+ xi160.n63__sbuf_out =   1.8000        
+ xi160.n63__vddio1 =   1.8000        
+ xi160.n640__net1 =  12.9140n       
+ xi160.n640__net17 =   1.8000        
+ xi160.n640__sbuf_out =   1.8000        
+ xi160.n640__vddio1 =   1.8000        
+ xi160.n640__vss1 =  11.3046n       
+ xi160.n641__net1 =  12.9061n       
+ xi160.n641__net17 =   1.8000        
+ xi160.n641__sbuf_out =   1.8000        
+ xi160.n641__vddio1 =   1.8000        
+ xi160.n641__vss1 =  11.3050n       
+ xi160.n642__net1 =  12.9066n       
+ xi160.n642__net17 =   1.8000        
+ xi160.n642__sbuf_out =   1.8000        
+ xi160.n642__vddio1 =   1.8000        
+ xi160.n642__vss1 =  11.3050n       
+ xi160.n643__net1 =  12.9075n       
+ xi160.n643__net17 =   1.8000        
+ xi160.n643__sbuf_out =   1.8000        
+ xi160.n643__vddio1 =   1.8000        
+ xi160.n643__vss1 =  11.3052n       
+ xi160.n644__net1 =  12.9066n       
+ xi160.n644__net17 =   1.8000        
+ xi160.n644__sbuf_out =   1.8000        
+ xi160.n644__vddio1 =   1.8000        
+ xi160.n644__vss1 =  11.3052n       
+ xi160.n645__net1 =  12.8974n       
+ xi160.n645__net17 =   1.8000        
+ xi160.n645__sbuf_out =   1.8000        
+ xi160.n645__vddio1 =   1.8000        
+ xi160.n645__vss1 =  11.2614n       
+ xi160.n646__net1 =  12.8979n       
+ xi160.n646__net17 =   1.8000        
+ xi160.n646__sbuf_out =   1.8000        
+ xi160.n646__vddio1 =   1.8000        
+ xi160.n646__vss1 =  11.2524n       
+ xi160.n647__net1 =  12.8979n       
+ xi160.n647__net17 =   1.8000        
+ xi160.n647__sbuf_out =   1.8000        
+ xi160.n647__vddio1 =   1.8000        
+ xi160.n647__vss1 =  11.2574n       
+ xi160.n648__net1 =  12.8988n       
+ xi160.n648__net17 =   1.8000        
+ xi160.n648__sbuf_out =   1.8000        
+ xi160.n648__vddio1 =   1.8000        
+ xi160.n648__vss1 =  11.2530n       
+ xi160.n649__net1 =  12.8905n       
+ xi160.n649__net17 =   1.8000        
+ xi160.n649__sbuf_out =   1.8000        
+ xi160.n649__vddio1 =   1.8000        
+ xi160.n649__vss1 =  11.2544n       
+ xi160.n64__net1 =  13.0085n       
+ xi160.n64__net17 =   1.8000        
+ xi160.n64__net7 =   7.3422n       
+ xi160.n64__sbuf_out =   1.8000        
+ xi160.n64__vddio1 =   1.8000        
+ xi160.n64__vss1 =   2.9109n       
+ xi160.n650__net1 =  12.8910n       
+ xi160.n650__net17 =   1.8000        
+ xi160.n650__sbuf_out =   1.8000        
+ xi160.n650__vddio1 =   1.8000        
+ xi160.n650__vss1 =  11.2561n       
+ xi160.n651__net1 =  12.8918n       
+ xi160.n651__net17 =   1.8000        
+ xi160.n651__sbuf_out =   1.8000        
+ xi160.n651__vddio1 =   1.8000        
+ xi160.n651__vss1 =  11.2571n       
+ xi160.n652__net1 =  12.8910n       
+ xi160.n652__net17 =   1.8000        
+ xi160.n652__sbuf_out =   1.8000        
+ xi160.n652__vddio1 =   1.8000        
+ xi160.n652__vss1 =  11.2574n       
+ xi160.n653__net1 =  12.8811n       
+ xi160.n653__net17 =   1.8000        
+ xi160.n653__sbuf_out =   1.8000        
+ xi160.n653__vddio1 =   1.8000        
+ xi160.n653__vss1 =  11.2585n       
+ xi160.n654__net1 =  12.8816n       
+ xi160.n654__net17 =   1.8000        
+ xi160.n654__sbuf_out =   1.8000        
+ xi160.n654__vddio1 =   1.8000        
+ xi160.n654__vss1 =  11.2592n       
+ xi160.n655__net1 =  12.8816n       
+ xi160.n655__net17 =   1.8000        
+ xi160.n655__sbuf_out =   1.8000        
+ xi160.n655__vddio1 =   1.8000        
+ xi160.n655__vss1 =  11.2596n       
+ xi160.n656__net1 =  12.8825n       
+ xi160.n656__net17 =   1.8000        
+ xi160.n656__sbuf_out =   1.8000        
+ xi160.n656__vddio1 =   1.8000        
+ xi160.n656__vss1 =  11.2596n       
+ xi160.n657__net1 =  12.8737n       
+ xi160.n657__net17 =   1.8000        
+ xi160.n657__sbuf_out =   1.8000        
+ xi160.n657__vddio1 =   1.8000        
+ xi160.n657__vss1 =  11.2598n       
+ xi160.n658__net1 =  12.8742n       
+ xi160.n658__net17 =   1.8000        
+ xi160.n658__sbuf_out =   1.8000        
+ xi160.n658__vddio1 =   1.8000        
+ xi160.n659__net1 =  12.8751n       
+ xi160.n659__net17 =   1.8000        
+ xi160.n659__sbuf_out =   1.8000        
+ xi160.n659__vddio1 =   1.8000        
+ xi160.n659__vss1 =  11.2614n       
+ xi160.n65__net1 =  13.0049n       
+ xi160.n65__net17 =   1.8000        
+ xi160.n65__net7 =   7.3356n       
+ xi160.n65__sbuf_out =   1.8000        
+ xi160.n65__vddio1 =   1.8000        
+ xi160.n65__vss1 =   2.9102n       
+ xi160.n660__net1 =  12.8742n       
+ xi160.n660__net17 =   1.8000        
+ xi160.n660__sbuf_out =   1.8000        
+ xi160.n660__vddio1 =   1.8000        
+ xi160.n660__vss1 =  11.2482n       
+ xi160.n661__net1 =  13.0530n       
+ xi160.n661__net17 =   1.8000        
+ xi160.n661__sbuf_out =   1.8000        
+ xi160.n661__vddio1 =   1.8000        
+ xi160.n661__vss1 =  11.2724n       
+ xi160.n662__net1 =  13.0535n       
+ xi160.n662__net17 =   1.8000        
+ xi160.n662__sbuf_out =   1.8000        
+ xi160.n662__vddio1 =   1.8000        
+ xi160.n662__vss1 =  11.2724n       
+ xi160.n663__net1 =  13.0544n       
+ xi160.n663__net17 =   1.8000        
+ xi160.n663__sbuf_out =   1.8000        
+ xi160.n663__vddio1 =   1.8000        
+ xi160.n663__vss1 =  11.2741n       
+ xi160.n664__net1 =  13.0535n       
+ xi160.n664__net17 =   1.8000        
+ xi160.n664__sbuf_out =   1.8000        
+ xi160.n664__vddio1 =   1.8000        
+ xi160.n664__vss1 =  11.2741n       
+ xi160.n665__net1 =  13.0527n       
+ xi160.n665__net17 =   1.8000        
+ xi160.n665__sbuf_out =   1.8000        
+ xi160.n665__vddio1 =   1.8000        
+ xi160.n665__vss1 =  11.2754n       
+ xi160.n666__net1 =  13.0532n       
+ xi160.n666__net17 =   1.8000        
+ xi160.n666__sbuf_out =   1.8000        
+ xi160.n666__vss1 =  11.2754n       
+ xi160.n667__net1 =  13.0532n       
+ xi160.n667__net17 =   1.8000        
+ xi160.n667__sbuf_out =   1.8000        
+ xi160.n667__vddio1 =   1.8000        
+ xi160.n667__vss1 =  11.2764n       
+ xi160.n668__net1 =  13.0541n       
+ xi160.n668__net17 =   1.8000        
+ xi160.n668__sbuf_out =   1.8000        
+ xi160.n668__vss1 =  11.2764n       
+ xi160.n669__net1 =  13.0522n       
+ xi160.n669__net17 =   1.8000        
+ xi160.n669__sbuf_out =   1.8000        
+ xi160.n669__vddio1 =   1.8000        
+ xi160.n669__vss1 =  11.2771n       
+ xi160.n66__net1 =  13.0049n       
+ xi160.n66__net17 =   1.8000        
+ xi160.n66__net7 =   7.3365n       
+ xi160.n66__sbuf_out =   1.8000        
+ xi160.n66__vddio1 =   1.8000        
+ xi160.n66__vss1 =   2.9108n       
+ xi160.n670__net1 =  13.0527n       
+ xi160.n670__net17 =   1.8000        
+ xi160.n670__sbuf_out =   1.8000        
+ xi160.n670__vddio1 =   1.8000        
+ xi160.n670__vss1 =  11.2771n       
+ xi160.n671__net1 =  13.0536n       
+ xi160.n671__net17 =   1.8000        
+ xi160.n671__sbuf_out =   1.8000        
+ xi160.n671__vddio1 =   1.8000        
+ xi160.n671__vss1 =  11.2775n       
+ xi160.n672__net1 =  13.0527n       
+ xi160.n672__net17 =   1.8000        
+ xi160.n672__sbuf_out =   1.8000        
+ xi160.n672__vddio1 =   1.8000        
+ xi160.n672__vss1 =  11.2775n       
+ xi160.n673__net1 =  13.0513n       
+ xi160.n673__net17 =   1.8000        
+ xi160.n673__sbuf_out =   1.8000        
+ xi160.n673__vddio1 =   1.8000        
+ xi160.n673__vss1 =  11.2778n       
+ xi160.n674__net1 =  13.0518n       
+ xi160.n674__net17 =   1.8000        
+ xi160.n674__sbuf_out =   1.8000        
+ xi160.n674__vddio1 =   1.8000        
+ xi160.n674__vss1 =  11.2778n       
+ xi160.n675__net1 =  13.0518n       
+ xi160.n675__net17 =   1.8000        
+ xi160.n675__sbuf_out =   1.8000        
+ xi160.n675__vddio1 =   1.8000        
+ xi160.n675__vss1 =  11.2157n       
+ xi160.n676__net1 =  13.0527n       
+ xi160.n676__net17 =   1.8000        
+ xi160.n676__sbuf_out =   1.8000        
+ xi160.n676__vddio1 =   1.8000        
+ xi160.n676__vss1 =  11.2067n       
+ xi160.n677__net1 =  13.0504n       
+ xi160.n677__net17 =   1.8000        
+ xi160.n677__sbuf_out =   1.8000        
+ xi160.n677__vddio1 =   1.8000        
+ xi160.n677__vss1 =  11.2118n       
+ xi160.n678__net1 =  13.0509n       
+ xi160.n678__net17 =   1.8000        
+ xi160.n678__sbuf_out =   1.8000        
+ xi160.n678__vddio1 =   1.8000        
+ xi160.n678__vss1 =  11.2074n       
+ xi160.n679__net1 =  13.0518n       
+ xi160.n679__net17 =   1.8000        
+ xi160.n679__sbuf_out =   1.8000        
+ xi160.n679__vddio1 =   1.8000        
+ xi160.n679__vss1 =  11.2087n       
+ xi160.n67__net1 =  13.0044n       
+ xi160.n67__net17 =   1.8000        
+ xi160.n67__net7 =   7.3292n       
+ xi160.n67__sbuf_out =   1.8000        
+ xi160.n67__vddio1 =   1.8000        
+ xi160.n67__vss1 =   2.9107n       
+ xi160.n680__net1 =  13.0509n       
+ xi160.n680__net17 =   1.8000        
+ xi160.n680__sbuf_out =   1.8000        
+ xi160.n680__vddio1 =   1.8000        
+ xi160.n680__vss1 =  11.2104n       
+ xi160.n681__net1 =  13.0489n       
+ xi160.n681__net17 =   1.8000        
+ xi160.n681__sbuf_out =   1.8000        
+ xi160.n681__vddio1 =   1.8000        
+ xi160.n681__vss1 =  11.2114n       
+ xi160.n682__net1 =  13.0494n       
+ xi160.n682__net17 =   1.8000        
+ xi160.n682__sbuf_out =   1.8000        
+ xi160.n682__vddio1 =   1.8000        
+ xi160.n682__vss1 =  11.2118n       
+ xi160.n683__net1 =  13.0494n       
+ xi160.n683__net17 =   1.8000        
+ xi160.n683__sbuf_out =   1.8000        
+ xi160.n683__vddio1 =   1.8000        
+ xi160.n683__vss1 =  11.2128n       
+ xi160.n684__net1 =  13.0503n       
+ xi160.n684__net17 =   1.8000        
+ xi160.n684__sbuf_out =   1.8000        
+ xi160.n684__vddio1 =   1.8000        
+ xi160.n684__vss1 =  11.2135n       
+ xi160.n685__net1 =  13.0475n       
+ xi160.n685__net17 =   1.8000        
+ xi160.n685__sbuf_out =   1.8000        
+ xi160.n685__vddio1 =   1.8000        
+ xi160.n685__vss1 =  11.2139n       
+ xi160.n686__net1 =  13.0480n       
+ xi160.n686__net17 =   1.8000        
+ xi160.n686__sbuf_out =   1.8000        
+ xi160.n686__vddio1 =   1.8000        
+ xi160.n686__vss1 =  11.2139n       
+ xi160.n687__net1 =  13.0489n       
+ xi160.n687__net17 =   1.8000        
+ xi160.n687__sbuf_out =   1.8000        
+ xi160.n687__vddio1 =   1.8000        
+ xi160.n687__vss1 =  11.2142n       
+ xi160.n688__net1 =  13.0480n       
+ xi160.n688__net17 =   1.8000        
+ xi160.n688__sbuf_out =   1.8000        
+ xi160.n688__vddio1 =   1.8000        
+ xi160.n689__net1 =  13.0454n       
+ xi160.n689__net17 =   1.8000        
+ xi160.n689__sbuf_out =   1.8000        
+ xi160.n689__vddio1 =   1.8000        
+ xi160.n689__vss1 =  11.2157n       
+ xi160.n68__net1 =  13.0057n       
+ xi160.n68__net17 =   1.8000        
+ xi160.n68__net7 =   7.3301n       
+ xi160.n68__sbuf_out =   1.8000        
+ xi160.n68__vddio1 =   1.8000        
+ xi160.n68__vss1 =   2.9105n       
+ xi160.n690__net1 =  13.0459n       
+ xi160.n690__net17 =   1.8000        
+ xi160.n690__sbuf_out =   1.8000        
+ xi160.n690__vddio1 =   1.8000        
+ xi160.n690__vss1 =  11.2025n       
+ xi160.n691__net1 =  13.0459n       
+ xi160.n691__net17 =   1.8000        
+ xi160.n691__sbuf_out =   1.8000        
+ xi160.n691__vddio1 =   1.8000        
+ xi160.n691__vss1 =  11.2267n       
+ xi160.n692__net1 =  13.0468n       
+ xi160.n692__net17 =   1.8000        
+ xi160.n692__sbuf_out =   1.8000        
+ xi160.n692__vddio1 =   1.8000        
+ xi160.n692__vss1 =  11.2267n       
+ xi160.n693__net1 =  13.0436n       
+ xi160.n693__net17 =   1.8000        
+ xi160.n693__sbuf_out =   1.8000        
+ xi160.n693__vddio1 =   1.8000        
+ xi160.n693__vss1 =  11.2284n       
+ xi160.n694__net1 =  13.0441n       
+ xi160.n694__net17 =   1.8000        
+ xi160.n694__sbuf_out =   1.8000        
+ xi160.n694__vddio1 =   1.8000        
+ xi160.n694__vss1 =  11.2284n       
+ xi160.n695__net1 =  13.0449n       
+ xi160.n695__net17 =   1.8000        
+ xi160.n695__sbuf_out =   1.8000        
+ xi160.n695__vddio1 =   1.8000        
+ xi160.n695__vss1 =  11.2297n       
+ xi160.n696__net1 =  13.0441n       
+ xi160.n696__net17 =   1.8000        
+ xi160.n696__sbuf_out =   1.8000        
+ xi160.n696__vss1 =  11.2297n       
+ xi160.n697__net1 =  13.0409n       
+ xi160.n697__net17 =   1.8000        
+ xi160.n697__sbuf_out =   1.8000        
+ xi160.n697__vddio1 =   1.8000        
+ xi160.n697__vss1 =  11.2308n       
+ xi160.n698__net1 =  13.0414n       
+ xi160.n698__net17 =   1.8000        
+ xi160.n698__sbuf_out =   1.8000        
+ xi160.n698__vss1 =  11.2308n       
+ xi160.n699__net1 =  13.0414n       
+ xi160.n699__net17 =   1.8000        
+ xi160.n699__sbuf_out =   1.8000        
+ xi160.n699__vddio1 =   1.8000        
+ xi160.n699__vss1 =  11.2315n       
+ xi160.n69__net1 =  13.0006n       
+ xi160.n69__net17 =   1.8000        
+ xi160.n69__net7 =   7.3643n       
+ xi160.n69__sbuf_out =   1.8000        
+ xi160.n69__vddio1 =   1.8000        
+ xi160.n69__vss1 =   2.9101n       
+ xi160.n6__net1 =  12.8195n       
+ xi160.n6__net17 =   1.8000        
+ xi160.n6__net3 =   1.8000        
+ xi160.n6__net7 =   7.3579n       
+ xi160.n6__sbuf_in =  22.4574n       
+ xi160.n6__sbuf_out =   1.8000        
+ xi160.n6__vddio1 =   1.8000        
+ xi160.n6__vss1 =   1.1102n       
+ xi160.n700__net1 =  13.0423n       
+ xi160.n700__net17 =   1.8000        
+ xi160.n700__sbuf_out =   1.8000        
+ xi160.n700__vddio1 =   1.8000        
+ xi160.n700__vss1 =  11.2315n       
+ xi160.n701__net1 =  13.0386n       
+ xi160.n701__net17 =   1.8000        
+ xi160.n701__sbuf_out =   1.8000        
+ xi160.n701__vddio1 =   1.8000        
+ xi160.n701__vss1 =  11.2319n       
+ xi160.n702__net1 =  13.0390n       
+ xi160.n702__net17 =   1.8000        
+ xi160.n702__sbuf_out =   1.8000        
+ xi160.n702__vddio1 =   1.8000        
+ xi160.n702__vss1 =  11.2319n       
+ xi160.n703__net1 =  13.0399n       
+ xi160.n703__net17 =   1.8000        
+ xi160.n703__sbuf_out =   1.8000        
+ xi160.n703__vddio1 =   1.8000        
+ xi160.n703__vss1 =  11.2321n       
+ xi160.n704__net1 =  13.0390n       
+ xi160.n704__net17 =   1.8000        
+ xi160.n704__sbuf_out =   1.8000        
+ xi160.n704__vddio1 =   1.8000        
+ xi160.n704__vss1 =  11.2321n       
+ xi160.n705__net1 =  12.8284n       
+ xi160.n705__net17 =   1.8000        
+ xi160.n705__sbuf_out =   1.8000        
+ xi160.n705__vddio1 =   1.8000        
+ xi160.n705__vss1 =  11.1517n       
+ xi160.n706__net1 =  12.8275n       
+ xi160.n706__net17 =   1.8000        
+ xi160.n706__sbuf_out =   1.8000        
+ xi160.n706__vddio1 =   1.8000        
+ xi160.n706__vss1 =  11.1428n       
+ xi160.n707__net1 =  12.8270n       
+ xi160.n707__net17 =   1.8000        
+ xi160.n707__sbuf_out =   1.8000        
+ xi160.n707__vddio1 =   1.8000        
+ xi160.n707__vss1 =  11.1478n       
+ xi160.n708__net1 =  12.8275n       
+ xi160.n708__net17 =   1.8000        
+ xi160.n708__sbuf_out =   1.8000        
+ xi160.n708__vddio1 =   1.8000        
+ xi160.n708__vss1 =  11.1434n       
+ xi160.n709__net1 =  12.8196n       
+ xi160.n709__net17 =   1.8000        
+ xi160.n709__sbuf_out =   1.8000        
+ xi160.n709__vddio1 =   1.8000        
+ xi160.n709__vss1 =  11.1448n       
+ xi160.n70__net1 =  12.9997n       
+ xi160.n70__net17 =   1.8000        
+ xi160.n70__net7 =   7.3643n       
+ xi160.n70__sbuf_out =   1.8000        
+ xi160.n70__vddio1 =   1.8000        
+ xi160.n70__vss1 =   2.9097n       
+ xi160.n710__net1 =  12.8196n       
+ xi160.n710__net17 =   1.8000        
+ xi160.n710__sbuf_out =   1.8000        
+ xi160.n710__vddio1 =   1.8000        
+ xi160.n710__vss1 =  11.1465n       
+ xi160.n711__net1 =  12.8192n       
+ xi160.n711__net17 =   1.8000        
+ xi160.n711__sbuf_out =   1.8000        
+ xi160.n711__vddio1 =   1.8000        
+ xi160.n711__vss1 =  11.1474n       
+ xi160.n712__net1 =  12.8205n       
+ xi160.n712__net17 =   1.8000        
+ xi160.n712__sbuf_out =   1.8000        
+ xi160.n712__vddio1 =   1.8000        
+ xi160.n712__vss1 =  11.1478n       
+ xi160.n713__net1 =  12.8100n       
+ xi160.n713__net17 =   1.8000        
+ xi160.n713__sbuf_out =   1.8000        
+ xi160.n713__vddio1 =   1.8000        
+ xi160.n713__vss1 =  11.1488n       
+ xi160.n714__net1 =  12.8091n       
+ xi160.n714__net17 =   1.8000        
+ xi160.n714__sbuf_out =   1.8000        
+ xi160.n714__vddio1 =   1.8000        
+ xi160.n714__vss1 =  11.1496n       
+ xi160.n715__net1 =  12.8086n       
+ xi160.n715__net17 =   1.8000        
+ xi160.n715__sbuf_out =   1.8000        
+ xi160.n715__vddio1 =   1.8000        
+ xi160.n715__vss1 =  11.1499n       
+ xi160.n716__net1 =  12.8091n       
+ xi160.n716__net17 =   1.8000        
+ xi160.n716__sbuf_out =   1.8000        
+ xi160.n716__vddio1 =   1.8000        
+ xi160.n716__vss1 =  11.1500n       
+ xi160.n717__net1 =  12.8008n       
+ xi160.n717__net17 =   1.8000        
+ xi160.n717__sbuf_out =   1.8000        
+ xi160.n717__vddio1 =   1.8000        
+ xi160.n717__vss1 =  11.1502n       
+ xi160.n718__net1 =  12.8008n       
+ xi160.n718__net17 =   1.8000        
+ xi160.n718__sbuf_out =   1.8000        
+ xi160.n718__vddio1 =   1.8000        
+ xi160.n719__net1 =  12.8003n       
+ xi160.n719__net17 =   1.8000        
+ xi160.n719__sbuf_out =   1.8000        
+ xi160.n719__vddio1 =   1.8000        
+ xi160.n719__vss1 =  11.1517n       
+ xi160.n71__net1 =  12.9993n       
+ xi160.n71__net17 =   1.8000        
+ xi160.n71__net7 =   7.3637n       
+ xi160.n71__sbuf_out =   1.8000        
+ xi160.n71__vddio1 =   1.8000        
+ xi160.n71__vss1 =   2.9095n       
+ xi160.n720__net1 =  12.8017n       
+ xi160.n720__net17 =   1.8000        
+ xi160.n720__sbuf_out =   1.8000        
+ xi160.n720__vddio1 =   1.8000        
+ xi160.n720__vss1 =  11.1385n       
+ xi160.n721__net1 =  12.7905n       
+ xi160.n721__net17 =   1.8000        
+ xi160.n721__sbuf_out =   1.8000        
+ xi160.n721__vddio1 =   1.8000        
+ xi160.n721__vss1 =  11.1628n       
+ xi160.n722__net1 =  12.7896n       
+ xi160.n722__net17 =   1.8000        
+ xi160.n722__sbuf_out =   1.8000        
+ xi160.n722__vddio1 =   1.8000        
+ xi160.n722__vss1 =  11.1628n       
+ xi160.n723__net1 =  12.7891n       
+ xi160.n723__net17 =   1.8000        
+ xi160.n723__sbuf_out =   1.8000        
+ xi160.n723__vddio1 =   1.8000        
+ xi160.n723__vss1 =  11.1644n       
+ xi160.n724__net1 =  12.7896n       
+ xi160.n724__net17 =   1.8000        
+ xi160.n724__sbuf_out =   1.8000        
+ xi160.n724__vddio1 =   1.8000        
+ xi160.n724__vss1 =  11.1644n       
+ xi160.n725__net1 =  12.7808n       
+ xi160.n725__net17 =   1.8000        
+ xi160.n725__sbuf_out =   1.8000        
+ xi160.n725__vddio1 =   1.8000        
+ xi160.n725__vss1 =  11.1658n       
+ xi160.n726__net1 =  12.7808n       
+ xi160.n726__net17 =   1.8000        
+ xi160.n726__sbuf_out =   1.8000        
+ xi160.n726__vss1 =  11.1658n       
+ xi160.n727__net1 =  12.7804n       
+ xi160.n727__net17 =   1.8000        
+ xi160.n727__sbuf_out =   1.8000        
+ xi160.n727__vddio1 =   1.8000        
+ xi160.n727__vss1 =  11.1668n       
+ xi160.n728__net1 =  12.7817n       
+ xi160.n728__net17 =   1.8000        
+ xi160.n728__sbuf_out =   1.8000        
+ xi160.n728__vss1 =  11.1668n       
+ xi160.n729__net1 =  12.7701n       
+ xi160.n729__net17 =   1.8000        
+ xi160.n729__sbuf_out =   1.8000        
+ xi160.n729__vddio1 =   1.8000        
+ xi160.n729__vss1 =  11.1675n       
+ xi160.n72__net1 =  12.9997n       
+ xi160.n72__net17 =   1.8000        
+ xi160.n72__net7 =   7.3625n       
+ xi160.n72__sbuf_out =   1.8000        
+ xi160.n72__vddio1 =   1.8000        
+ xi160.n72__vss1 =   2.9087n       
+ xi160.n730__net1 =  12.7692n       
+ xi160.n730__net17 =   1.8000        
+ xi160.n730__sbuf_out =   1.8000        
+ xi160.n730__vddio1 =   1.8000        
+ xi160.n730__vss1 =  11.1675n       
+ xi160.n731__net1 =  12.7687n       
+ xi160.n731__net17 =   1.8000        
+ xi160.n731__sbuf_out =   1.8000        
+ xi160.n731__vddio1 =   1.8000        
+ xi160.n731__vss1 =  11.1679n       
+ xi160.n732__net1 =  12.7692n       
+ xi160.n732__net17 =   1.8000        
+ xi160.n732__sbuf_out =   1.8000        
+ xi160.n732__vddio1 =   1.8000        
+ xi160.n732__vss1 =  11.1679n       
+ xi160.n733__net1 =  12.7701n       
+ xi160.n733__net17 =   1.8000        
+ xi160.n733__sbuf_out =   1.8000        
+ xi160.n733__vddio1 =   1.8000        
+ xi160.n733__vss1 =  11.1682n       
+ xi160.n734__net1 =  12.7701n       
+ xi160.n734__net17 =   1.8000        
+ xi160.n734__sbuf_out =   1.8000        
+ xi160.n734__vddio1 =   1.8000        
+ xi160.n734__vss1 =  11.1682n       
+ xi160.n735__net1 =  12.7696n       
+ xi160.n735__net17 =   1.8000        
+ xi160.n735__sbuf_out =   1.8000        
+ xi160.n735__vddio1 =   1.8000        
+ xi160.n735__vss1 =  11.0463n       
+ xi160.n736__net1 =  12.7710n       
+ xi160.n736__net17 =   1.8000        
+ xi160.n736__sbuf_out =   1.8000        
+ xi160.n736__vddio1 =   1.8000        
+ xi160.n736__vss1 =  11.0373n       
+ xi160.n737__net1 =  12.7719n       
+ xi160.n737__net17 =   1.8000        
+ xi160.n737__sbuf_out =   1.8000        
+ xi160.n737__vddio1 =   1.8000        
+ xi160.n737__vss1 =  11.0013n       
+ xi160.n738__net1 =  12.7710n       
+ xi160.n738__net17 =   1.8000        
+ xi160.n738__sbuf_out =   1.8000        
+ xi160.n738__vddio1 =   1.8000        
+ xi160.n738__vss1 =  11.0341n       
+ xi160.n739__net1 =  12.7705n       
+ xi160.n739__net17 =   1.8000        
+ xi160.n739__sbuf_out =   1.8000        
+ xi160.n739__vddio1 =   1.8000        
+ xi160.n739__vss1 =  11.0277n       
+ xi160.n73__net1 =  12.9956n       
+ xi160.n73__net17 =   1.8000        
+ xi160.n73__net7 =   7.3606n       
+ xi160.n73__sbuf_out =   1.8000        
+ xi160.n73__vddio1 =   1.8000        
+ xi160.n73__vss1 =   2.9084n       
+ xi160.n740__net1 =  12.7710n       
+ xi160.n740__net17 =   1.8000        
+ xi160.n740__sbuf_out =   1.8000        
+ xi160.n740__vddio1 =   1.8000        
+ xi160.n740__vss1 =  11.0181n       
+ xi160.n741__net1 =  12.7715n       
+ xi160.n741__net17 =   1.8000        
+ xi160.n741__sbuf_out =   1.8000        
+ xi160.n741__vddio1 =   1.8000        
+ xi160.n741__vss1 =  11.0110n       
+ xi160.n742__net1 =  12.7715n       
+ xi160.n742__net17 =   1.8000        
+ xi160.n742__sbuf_out =   1.8000        
+ xi160.n742__vddio1 =   1.8000        
+ xi160.n742__vss1 =  11.0085n       
+ xi160.n743__net1 =  12.7710n       
+ xi160.n743__net17 =   1.8000        
+ xi160.n743__sbuf_out =   1.8000        
+ xi160.n743__vddio1 =   1.8000        
+ xi160.n743__vss1 =  10.9993n       
+ xi160.n744__net1 =  12.7723n       
+ xi160.n744__net17 =   1.8000        
+ xi160.n744__sbuf_out =   1.8000        
+ xi160.n744__vddio1 =   1.8000        
+ xi160.n744__vss1 =  10.9898n       
+ xi160.n745__net1 =  12.7726n       
+ xi160.n745__net17 =   1.8000        
+ xi160.n745__sbuf_out =   1.8000        
+ xi160.n745__vddio1 =   1.8000        
+ xi160.n745__vss1 =  10.9799n       
+ xi160.n746__net1 =  12.7718n       
+ xi160.n746__net17 =   1.8000        
+ xi160.n746__sbuf_out =   1.8000        
+ xi160.n746__vddio1 =   1.8000        
+ xi160.n746__vss1 =  10.9785n       
+ xi160.n747__net1 =  12.7713n       
+ xi160.n747__net17 =   1.8000        
+ xi160.n747__sbuf_out =   1.8000        
+ xi160.n747__vddio1 =   1.8000        
+ xi160.n747__vss1 =  10.9677n       
+ xi160.n748__net1 =  12.7718n       
+ xi160.n748__net17 =   1.8000        
+ xi160.n748__sbuf_out =   1.8000        
+ xi160.n748__vddio1 =   1.8000        
+ xi160.n748__vss1 =  10.9577n       
+ xi160.n749__net1 =  13.0240n       
+ xi160.n749__net17 =   1.8000        
+ xi160.n749__sbuf_out =   1.8000        
+ xi160.n749__vddio1 =   1.8000        
+ xi160.n749__vss1 =  11.0463n       
+ xi160.n74__net1 =  12.9956n       
+ xi160.n74__net17 =   1.8000        
+ xi160.n74__net7 =   7.3581n       
+ xi160.n74__sbuf_out =   1.8000        
+ xi160.n74__vddio1 =   1.8000        
+ xi160.n74__vss1 =   2.9288n       
+ xi160.n750__net1 =  13.0231n       
+ xi160.n750__net17 =   1.8000        
+ xi160.n750__sbuf_out =   1.8000        
+ xi160.n750__vddio1 =   1.8000        
+ xi160.n750__vss1 =  11.0403n       
+ xi160.n751__net1 =  13.0226n       
+ xi160.n751__sbuf_out =   1.8000        
+ xi160.n751__vddio1 =   1.8000        
+ xi160.n751__vss1 =  11.0457n       
+ xi160.n752__net1 =  13.0231n       
+ xi160.n752__net17 =   1.8000        
+ xi160.n752__sbuf_out =   1.8000        
+ xi160.n752__vddio1 =   1.8000        
+ xi160.n752__vss1 =  11.0457n       
+ xi160.n753__net1 =  13.0203n       
+ xi160.n753__net17 =   1.8000        
+ xi160.n753__sbuf_out =   1.8000        
+ xi160.n753__vddio1 =   1.8000        
+ xi160.n753__vss1 =  11.0361n       
+ xi160.n754__net1 =  13.0203n       
+ xi160.n754__net17 =   1.8000        
+ xi160.n754__sbuf_out =   1.8000        
+ xi160.n754__vddio1 =   1.8000        
+ xi160.n754__vss1 =  11.0361n       
+ xi160.n755__net1 =  13.0198n       
+ xi160.n755__sbuf_out =   1.8000        
+ xi160.n755__vddio1 =   1.8000        
+ xi160.n755__vss1 =  11.0265n       
+ xi160.n756__net1 =  13.0212n       
+ xi160.n756__sbuf_out =   1.8000        
+ xi160.n756__vddio1 =   1.8000        
+ xi160.n756__vss1 =  11.0265n       
+ xi160.n757__net1 =  13.0173n       
+ xi160.n757__sbuf_out =   1.8000        
+ xi160.n757__vddio1 =   1.8000        
+ xi160.n757__vss1 =  11.0173n       
+ xi160.n758__net1 =  13.0164n       
+ xi160.n758__sbuf_out =   1.8000        
+ xi160.n758__vddio1 =   1.8000        
+ xi160.n758__vss1 =  11.0173n       
+ xi160.n759__net1 =  13.0159n       
+ xi160.n759__sbuf_out =   1.8000        
+ xi160.n759__vddio1 =   1.8000        
+ xi160.n759__vss1 =  11.0077n       
+ xi160.n75__net1 =  12.9951n       
+ xi160.n75__net17 =   1.8000        
+ xi160.n75__net7 =   7.3549n       
+ xi160.n75__sbuf_out =   1.8000        
+ xi160.n75__vddio1 =   1.8000        
+ xi160.n75__vss1 =   2.9287n       
+ xi160.n760__net1 =  13.0164n       
+ xi160.n760__sbuf_out =   1.8000        
+ xi160.n760__vddio1 =   1.8000        
+ xi160.n760__vss1 =  11.0077n       
+ xi160.n761__net1 =  13.0132n       
+ xi160.n761__sbuf_out =   1.8000        
+ xi160.n761__vddio1 =   1.8000        
+ xi160.n761__vss1 =  10.9979n       
+ xi160.n762__net1 =  13.0132n       
+ xi160.n762__sbuf_out =   1.8000        
+ xi160.n762__vddio1 =   1.8000        
+ xi160.n762__vss1 =  10.9979n       
+ xi160.n763__net1 =  13.0127n       
+ xi160.n763__sbuf_out =   1.8000        
+ xi160.n763__vddio1 =   1.8000        
+ xi160.n763__vss1 =  10.9857n       
+ xi160.n764__net1 =  13.0141n       
+ xi160.n764__sbuf_out =   1.8000        
+ xi160.n764__vddio1 =   1.8000        
+ xi160.n764__vss1 =  10.9857n       
+ xi160.n765__net1 =  13.0095n       
+ xi160.n765__sbuf_out =   1.8000        
+ xi160.n765__vddio1 =   1.8000        
+ xi160.n765__vss1 =  10.8565n       
+ xi160.n766__net1 =  13.0087n       
+ xi160.n766__sbuf_out =   1.8000        
+ xi160.n766__vss1 =  10.8589n       
+ xi160.n767__net1 =  13.0082n       
+ xi160.n767__sbuf_out =   1.8000        
+ xi160.n767__vddio1 =   1.8000        
+ xi160.n767__vss1 =  10.8587n       
+ xi160.n768__net1 =  13.0087n       
+ xi160.n768__sbuf_out =   1.8000        
+ xi160.n768__vddio1 =   1.8000        
+ xi160.n768__vss1 =  10.8581n       
+ xi160.n769__net1 =  13.0050n       
+ xi160.n769__sbuf_out =   1.8000        
+ xi160.n769__vddio1 =   1.8000        
+ xi160.n769__vss1 =  10.8579n       
+ xi160.n76__net1 =  12.9965n       
+ xi160.n76__net17 =   1.8000        
+ xi160.n76__net7 =   7.3511n       
+ xi160.n76__sbuf_out =   1.8000        
+ xi160.n76__vddio1 =   1.8000        
+ xi160.n76__vss1 =   2.9284n       
+ xi160.n770__net1 =  13.0050n       
+ xi160.n770__sbuf_out =   1.8000        
+ xi160.n770__vddio1 =   1.8000        
+ xi160.n770__vss1 =  10.8574n       
+ xi160.n771__net1 =  13.0045n       
+ xi160.n771__sbuf_out =   1.8000        
+ xi160.n771__vddio1 =   1.8000        
+ xi160.n771__vss1 =  10.8564n       
+ xi160.n772__net1 =  13.0059n       
+ xi160.n772__sbuf_out =   1.8000        
+ xi160.n772__vddio1 =   1.8000        
+ xi160.n772__vss1 =  10.8551n       
+ xi160.n773__net1 =  13.0007n       
+ xi160.n773__sbuf_out =   1.8000        
+ xi160.n773__vddio1 =   1.8000        
+ xi160.n773__vss1 =  10.8541n       
+ xi160.n774__net1 =  12.9999n       
+ xi160.n774__sbuf_out =   1.8000        
+ xi160.n774__vddio1 =   1.8000        
+ xi160.n774__vss1 =  10.8534n       
+ xi160.n775__net1 =  12.9994n       
+ xi160.n775__sbuf_out =   1.8000        
+ xi160.n775__vddio1 =   1.8000        
+ xi160.n775__vss1 =  10.8513n       
+ xi160.n776__net1 =  12.9999n       
+ xi160.n776__sbuf_out =   1.8000        
+ xi160.n776__vddio1 =   1.8000        
+ xi160.n776__vss1 =  10.8470n       
+ xi160.n777__net1 =  12.9957n       
+ xi160.n777__sbuf_out =   1.8000        
+ xi160.n777__vddio1 =   1.8000        
+ xi160.n777__vss1 =  10.8769n       
+ xi160.n778__net1 =  12.9957n       
+ xi160.n778__sbuf_out =   1.8000        
+ xi160.n778__vddio1 =   1.8000        
+ xi160.n778__vss1 =  10.8769n       
+ xi160.n779__net1 =  12.9952n       
+ xi160.n779__sbuf_out =   1.8000        
+ xi160.n779__vss1 =  10.8766n       
+ xi160.n77__net1 =  12.9908n       
+ xi160.n77__net17 =   1.8000        
+ xi160.n77__net7 =   7.3467n       
+ xi160.n77__sbuf_out =   1.8000        
+ xi160.n77__vddio1 =   1.8000        
+ xi160.n77__vss1 =   2.9280n       
+ xi160.n780__net1 =  12.9966n       
+ xi160.n780__sbuf_out =   1.8000        
+ xi160.n780__vddio1 =   1.8000        
+ xi160.n780__vss1 =  10.8766n       
+ xi160.n781__net1 =  12.9909n       
+ xi160.n781__sbuf_out =   1.8000        
+ xi160.n781__vddio1 =   1.8000        
+ xi160.n781__vss1 =  10.8761n       
+ xi160.n782__net1 =  12.9900n       
+ xi160.n782__sbuf_out =   1.8000        
+ xi160.n782__vddio1 =   1.8000        
+ xi160.n782__vss1 =  10.8761n       
+ xi160.n783__net1 =  12.9895n       
+ xi160.n783__sbuf_out =   1.8000        
+ xi160.n783__vddio1 =   1.8000        
+ xi160.n783__vss1 =  10.8754n       
+ xi160.n784__net1 =  12.9900n       
+ xi160.n784__sbuf_out =   1.8000        
+ xi160.n784__vddio1 =   1.8000        
+ xi160.n784__vss1 =  10.8754n       
+ xi160.n785__net1 =  12.9854n       
+ xi160.n785__sbuf_out =   1.8000        
+ xi160.n785__vddio1 =   1.8000        
+ xi160.n785__vss1 =  10.8744n       
+ xi160.n786__net1 =  12.9854n       
+ xi160.n786__sbuf_out =   1.8000        
+ xi160.n786__vddio1 =   1.8000        
+ xi160.n786__vss1 =  10.8744n       
+ xi160.n787__net1 =  12.9849n       
+ xi160.n787__sbuf_out =   1.8000        
+ xi160.n787__vddio1 =   1.8000        
+ xi160.n787__vss1 =  10.8731n       
+ xi160.n788__net1 =  12.9863n       
+ xi160.n788__sbuf_out =   1.8000        
+ xi160.n788__vddio1 =   1.8000        
+ xi160.n788__vss1 =  10.8731n       
+ xi160.n789__net1 =  12.9800n       
+ xi160.n789__sbuf_out =   1.8000        
+ xi160.n789__vddio1 =   1.8000        
+ xi160.n789__vss1 =  10.8714n       
+ xi160.n78__net1 =  12.9899n       
+ xi160.n78__net17 =   1.8000        
+ xi160.n78__net7 =   7.3416n       
+ xi160.n78__sbuf_out =   1.8000        
+ xi160.n78__vddio1 =   1.8000        
+ xi160.n78__vss1 =   2.9274n       
+ xi160.n790__net1 =  12.9791n       
+ xi160.n790__sbuf_out =   1.8000        
+ xi160.n790__vddio1 =   1.8000        
+ xi160.n790__vss1 =  10.8714n       
+ xi160.n791__net1 =  12.9786n       
+ xi160.n791__sbuf_out =   1.8000        
+ xi160.n791__vddio1 =   1.8000        
+ xi160.n791__vss1 =  10.8603n       
+ xi160.n792__net1 =  12.9791n       
+ xi160.n792__sbuf_out =   1.8000        
+ xi160.n792__vddio1 =   1.8000        
+ xi160.n792__vss1 =  10.8603n       
+ xi160.n793__net1 =  12.9467n       
+ xi160.n793__sbuf_out =   1.8000        
+ xi160.n793__vddio1 =   1.8000        
+ xi160.n793__vss1 =  10.7378n       
+ xi160.n794__net1 =  12.9472n       
+ xi160.n794__sbuf_out =   1.8000        
+ xi160.n794__vddio1 =   1.8000        
+ xi160.n794__vss1 =  10.7402n       
+ xi160.n795__net1 =  12.9481n       
+ xi160.n795__sbuf_out =   1.8000        
+ xi160.n795__vddio1 =   1.8000        
+ xi160.n795__vss1 =  10.7399n       
+ xi160.n796__net1 =  12.9472n       
+ xi160.n796__sbuf_out =   1.8000        
+ xi160.n796__vddio1 =   1.8000        
+ xi160.n796__vss1 =  10.7394n       
+ xi160.n797__net1 =  12.9398n       
+ xi160.n797__sbuf_out =   1.8000        
+ xi160.n797__vddio1 =   1.8000        
+ xi160.n797__vss1 =  10.7392n       
+ xi160.n798__net1 =  12.9403n       
+ xi160.n798__sbuf_out =   1.8000        
+ xi160.n798__vddio1 =   1.8000        
+ xi160.n798__vss1 =  10.7387n       
+ xi160.n799__net1 =  12.9403n       
+ xi160.n799__sbuf_out =   1.8000        
+ xi160.n799__vddio1 =   1.8000        
+ xi160.n799__vss1 =  10.7377n       
+ xi160.n79__net1 =  12.9894n       
+ xi160.n79__net17 =   1.8000        
+ xi160.n79__net7 =   7.3359n       
+ xi160.n79__sbuf_out =   1.8000        
+ xi160.n79__vddio1 =   1.8000        
+ xi160.n79__vss1 =   2.9177n       
+ xi160.n7__net1 =  12.8190n       
+ xi160.n7__net17 =   1.8000        
+ xi160.n7__net3 =   1.8000        
+ xi160.n7__net7 =   7.3548n       
+ xi160.n7__sbuf_in =  22.4569n       
+ xi160.n7__sbuf_out =   1.8000        
+ xi160.n7__vddio1 =   1.8000        
+ xi160.n7__vss1 = 942.9564p       
+ xi160.n800__net1 =  12.9412n       
+ xi160.n800__sbuf_out =   1.8000        
+ xi160.n800__vddio1 =   1.8000        
+ xi160.n800__vss1 =  10.7364n       
+ xi160.n801__net1 =  12.9343n       
+ xi160.n801__sbuf_out =   1.8000        
+ xi160.n801__vddio1 =   1.8000        
+ xi160.n801__vss1 =  10.7353n       
+ xi160.n802__net1 =  12.9348n       
+ xi160.n802__sbuf_out =   1.8000        
+ xi160.n802__vddio1 =   1.8000        
+ xi160.n802__vss1 =  10.7347n       
+ xi160.n803__net1 =  12.9356n       
+ xi160.n803__sbuf_out =   1.8000        
+ xi160.n803__vddio1 =   1.8000        
+ xi160.n803__vss1 =  10.7326n       
+ xi160.n804__net1 =  12.9348n       
+ xi160.n804__sbuf_out =   1.8000        
+ xi160.n804__vddio1 =   1.8000        
+ xi160.n804__vss1 =  10.7283n       
+ xi160.n805__net1 =  12.9268n       
+ xi160.n805__sbuf_out =   1.8000        
+ xi160.n805__vddio1 =   1.8000        
+ xi160.n805__vss1 =  10.7581n       
+ xi160.n806__net1 =  12.9272n       
+ xi160.n806__sbuf_out =   1.8000        
+ xi160.n806__vddio1 =   1.8000        
+ xi160.n806__vss1 =  10.7581n       
+ xi160.n807__net1 =  12.9272n       
+ xi160.n807__sbuf_out =   1.8000        
+ xi160.n807__vddio1 =   1.8000        
+ xi160.n807__vss1 =  10.7579n       
+ xi160.n808__net1 =  12.9281n       
+ xi160.n808__sbuf_out =   1.8000        
+ xi160.n808__vss1 =  10.7579n       
+ xi160.n809__net1 =  12.9207n       
+ xi160.n809__sbuf_out =   1.8000        
+ xi160.n809__vddio1 =   1.8000        
+ xi160.n809__vss1 =  10.7574n       
+ xi160.n80__net1 =  12.9899n       
+ xi160.n80__net17 =   1.8000        
+ xi160.n80__net7 =   7.3295n       
+ xi160.n80__sbuf_out =   1.8000        
+ xi160.n80__vddio1 =   1.8000        
+ xi160.n810__net1 =  12.9212n       
+ xi160.n810__sbuf_out =   1.8000        
+ xi160.n810__vddio1 =   1.8000        
+ xi160.n810__vss1 =  10.7574n       
+ xi160.n811__net1 =  12.9221n       
+ xi160.n811__sbuf_out =   1.8000        
+ xi160.n811__vddio1 =   1.8000        
+ xi160.n811__vss1 =  10.7567n       
+ xi160.n812__net1 =  12.9212n       
+ xi160.n812__sbuf_out =   1.8000        
+ xi160.n812__vddio1 =   1.8000        
+ xi160.n812__vss1 =  10.7567n       
+ xi160.n813__net1 =  12.9126n       
+ xi160.n813__sbuf_out =   1.8000        
+ xi160.n813__vddio1 =   1.8000        
+ xi160.n813__vss1 =  10.7557n       
+ xi160.n814__net1 =  12.9131n       
+ xi160.n814__sbuf_out =   1.8000        
+ xi160.n814__vddio1 =   1.8000        
+ xi160.n814__vss1 =  10.7557n       
+ xi160.n815__net1 =  12.9131n       
+ xi160.n815__sbuf_out =   1.8000        
+ xi160.n815__vddio1 =   1.8000        
+ xi160.n815__vss1 =  10.7544n       
+ xi160.n816__net1 =  12.9140n       
+ xi160.n816__sbuf_out =   1.8000        
+ xi160.n816__vddio1 =   1.8000        
+ xi160.n816__vss1 =  10.7544n       
+ xi160.n817__net1 =  12.9061n       
+ xi160.n817__sbuf_out =   1.8000        
+ xi160.n817__vddio1 =   1.8000        
+ xi160.n817__vss1 =  10.7527n       
+ xi160.n818__net1 =  12.9066n       
+ xi160.n818__sbuf_out =   1.8000        
+ xi160.n818__vddio1 =   1.8000        
+ xi160.n818__vss1 =  10.7527n       
+ xi160.n819__net1 =  12.9075n       
+ xi160.n819__sbuf_out =   1.8000        
+ xi160.n819__vddio1 =   1.8000        
+ xi160.n819__vss1 =  10.7415n       
+ xi160.n81__net1 =  12.9853n       
+ xi160.n81__net17 =   1.8000        
+ xi160.n81__net7 =   7.3282n       
+ xi160.n81__sbuf_out =   1.8000        
+ xi160.n81__vddio1 =   1.8000        
+ xi160.n81__vss1 =   7.3753n       
+ xi160.n820__net1 =  12.9066n       
+ xi160.n820__sbuf_out =   1.8000        
+ xi160.n820__vddio1 =   1.8000        
+ xi160.n820__vss1 =  10.7415n       
+ xi160.n821__net1 =  12.8974n       
+ xi160.n821__sbuf_out =   1.8000        
+ xi160.n821__vddio1 =   1.8000        
+ xi160.n821__vss1 =  10.6007n       
+ xi160.n822__net1 =  12.8979n       
+ xi160.n822__sbuf_out =   1.8000        
+ xi160.n822__vddio1 =   1.8000        
+ xi160.n822__vss1 =  10.6031n       
+ xi160.n823__net1 =  12.8979n       
+ xi160.n823__sbuf_out =   1.8000        
+ xi160.n823__vddio1 =   1.8000        
+ xi160.n823__vss1 =  10.6029n       
+ xi160.n824__net1 =  12.8988n       
+ xi160.n824__sbuf_out =   1.8000        
+ xi160.n824__vddio1 =   1.8000        
+ xi160.n824__vss1 =  10.6024n       
+ xi160.n825__net1 =  12.8905n       
+ xi160.n825__sbuf_out =   1.8000        
+ xi160.n825__vddio1 =   1.8000        
+ xi160.n825__vss1 =  10.6022n       
+ xi160.n826__net1 =  12.8910n       
+ xi160.n826__sbuf_out =   1.8000        
+ xi160.n826__vddio1 =   1.8000        
+ xi160.n826__vss1 =  10.6017n       
+ xi160.n827__net1 =  12.8918n       
+ xi160.n827__sbuf_out =   1.8000        
+ xi160.n827__vddio1 =   1.8000        
+ xi160.n827__vss1 =  10.6007n       
+ xi160.n828__net1 =  12.8910n       
+ xi160.n828__sbuf_out =   1.8000        
+ xi160.n828__vddio1 =   1.8000        
+ xi160.n828__vss1 =  10.5994n       
+ xi160.n829__net1 =  12.8811n       
+ xi160.n829__sbuf_out =   1.8000        
+ xi160.n829__vddio1 =   1.8000        
+ xi160.n829__vss1 =  10.5983n       
+ xi160.n82__net1 =  12.9853n       
+ xi160.n82__net17 =   1.8000        
+ xi160.n82__net7 =   7.3652n       
+ xi160.n82__sbuf_out =   1.8000        
+ xi160.n82__vddio1 =   1.8000        
+ xi160.n82__vss1 =   7.2009n       
+ xi160.n830__net1 =  12.8816n       
+ xi160.n830__sbuf_out =   1.8000        
+ xi160.n830__vddio1 =   1.8000        
+ xi160.n830__vss1 =  10.5977n       
+ xi160.n831__net1 =  12.8816n       
+ xi160.n831__sbuf_out =   1.8000        
+ xi160.n831__vddio1 =   1.8000        
+ xi160.n831__vss1 =  10.5955n       
+ xi160.n832__net1 =  12.8825n       
+ xi160.n832__sbuf_out =   1.8000        
+ xi160.n832__vddio1 =   1.8000        
+ xi160.n832__vss1 =  10.5913n       
+ xi160.n833__net1 =  12.8737n       
+ xi160.n833__sbuf_out =   1.8000        
+ xi160.n833__vddio1 =   1.8000        
+ xi160.n833__vss1 =  10.6211n       
+ xi160.n834__net1 =  12.8742n       
+ xi160.n834__sbuf_out =   1.8000        
+ xi160.n834__vddio1 =   1.8000        
+ xi160.n834__vss1 =  10.6211n       
+ xi160.n835__net1 =  12.8751n       
+ xi160.n835__sbuf_out =   1.8000        
+ xi160.n835__vddio1 =   1.8000        
+ xi160.n835__vss1 =  10.6209n       
+ xi160.n836__net1 =  12.8742n       
+ xi160.n836__sbuf_out =   1.8000        
+ xi160.n836__vddio1 =   1.8000        
+ xi160.n836__vss1 =  10.6209n       
+ xi160.n837__net1 =  13.0530n       
+ xi160.n837__sbuf_out =   1.8000        
+ xi160.n837__vss1 =  10.6204n       
+ xi160.n838__net1 =  13.0535n       
+ xi160.n838__sbuf_out =   1.8000        
+ xi160.n838__vddio1 =   1.8000        
+ xi160.n838__vss1 =  10.6204n       
+ xi160.n839__net1 =  13.0544n       
+ xi160.n839__sbuf_out =   1.8000        
+ xi160.n839__vddio1 =   1.8000        
+ xi160.n839__vss1 =  10.6196n       
+ xi160.n83__net1 =  12.9848n       
+ xi160.n83__net17 =   1.8000        
+ xi160.n83__net7 =   7.3646n       
+ xi160.n83__sbuf_out =   1.8000        
+ xi160.n83__vddio1 =   1.8000        
+ xi160.n83__vss1 =   7.3717n       
+ xi160.n840__net1 =  13.0535n       
+ xi160.n840__sbuf_out =   1.8000        
+ xi160.n840__vddio1 =   1.8000        
+ xi160.n840__vss1 =  10.6196n       
+ xi160.n841__net1 =  13.0527n       
+ xi160.n841__sbuf_out =   1.8000        
+ xi160.n841__vddio1 =   1.8000        
+ xi160.n841__vss1 =  10.6187n       
+ xi160.n842__net1 =  13.0532n       
+ xi160.n842__sbuf_out =   1.8000        
+ xi160.n842__vddio1 =   1.8000        
+ xi160.n842__vss1 =  10.6187n       
+ xi160.n843__net1 =  13.0532n       
+ xi160.n843__sbuf_out =   1.8000        
+ xi160.n843__vddio1 =   1.8000        
+ xi160.n843__vss1 =  10.6173n       
+ xi160.n844__net1 =  13.0541n       
+ xi160.n844__sbuf_out =   1.8000        
+ xi160.n844__vddio1 =   1.8000        
+ xi160.n844__vss1 =  10.6173n       
+ xi160.n845__net1 =  13.0522n       
+ xi160.n845__sbuf_out =   1.8000        
+ xi160.n845__vddio1 =   1.8000        
+ xi160.n845__vss1 =  10.6156n       
+ xi160.n846__net1 =  13.0527n       
+ xi160.n846__sbuf_out =   1.8000        
+ xi160.n846__vddio1 =   1.8000        
+ xi160.n846__vss1 =  10.6156n       
+ xi160.n847__net1 =  13.0536n       
+ xi160.n847__sbuf_out =   1.8000        
+ xi160.n847__vddio1 =   1.8000        
+ xi160.n847__vss1 =  10.6045n       
+ xi160.n848__net1 =  13.0527n       
+ xi160.n848__sbuf_out =   1.8000        
+ xi160.n848__vddio1 =   1.8000        
+ xi160.n848__vss1 =  10.6045n       
+ xi160.n849__net1 =  13.0513n       
+ xi160.n849__sbuf_out =   1.8000        
+ xi160.n849__vddio1 =   1.8000        
+ xi160.n849__vss1 =  10.4454n       
+ xi160.n84__net1 =  12.9862n       
+ xi160.n84__net17 =   1.8000        
+ xi160.n84__net7 =   7.3637n       
+ xi160.n84__sbuf_out =   1.8000        
+ xi160.n84__vddio1 =   1.8000        
+ xi160.n84__vss1 =   7.3641n       
+ xi160.n850__net1 =  13.0518n       
+ xi160.n850__sbuf_out =   1.8000        
+ xi160.n850__vddio1 =   1.8000        
+ xi160.n850__vss1 =  10.4478n       
+ xi160.n851__net1 =  13.0518n       
+ xi160.n851__sbuf_out =   1.8000        
+ xi160.n851__vddio1 =   1.8000        
+ xi160.n851__vss1 =  10.4476n       
+ xi160.n852__net1 =  13.0527n       
+ xi160.n852__sbuf_out =   1.8000        
+ xi160.n852__vddio1 =   1.8000        
+ xi160.n852__vss1 =  10.4471n       
+ xi160.n853__net1 =  13.0504n       
+ xi160.n853__sbuf_out =   1.8000        
+ xi160.n853__vddio1 =   1.8000        
+ xi160.n853__vss1 =  10.4469n       
+ xi160.n854__net1 =  13.0509n       
+ xi160.n854__sbuf_out =   1.8000        
+ xi160.n854__vddio1 =   1.8000        
+ xi160.n854__vss1 =  10.4463n       
+ xi160.n855__net1 =  13.0518n       
+ xi160.n855__sbuf_out =   1.8000        
+ xi160.n855__vddio1 =   1.8000        
+ xi160.n855__vss1 =  10.4453n       
+ xi160.n856__net1 =  13.0509n       
+ xi160.n856__sbuf_out =   1.8000        
+ xi160.n856__vddio1 =   1.8000        
+ xi160.n856__vss1 =  10.4440n       
+ xi160.n857__net1 =  13.0489n       
+ xi160.n857__sbuf_out =   1.8000        
+ xi160.n857__vddio1 =   1.8000        
+ xi160.n857__vss1 =  10.4430n       
+ xi160.n858__net1 =  13.0494n       
+ xi160.n858__sbuf_out =   1.8000        
+ xi160.n858__vddio1 =   1.8000        
+ xi160.n858__vss1 =  10.4423n       
+ xi160.n859__net1 =  13.0494n       
+ xi160.n859__sbuf_out =   1.8000        
+ xi160.n859__vddio1 =   1.8000        
+ xi160.n859__vss1 =  10.4402n       
+ xi160.n85__net1 =  12.9798n       
+ xi160.n85__net17 =   1.8000        
+ xi160.n85__net7 =   7.3634n       
+ xi160.n85__sbuf_out =   1.8000        
+ xi160.n85__vddio1 =   1.8000        
+ xi160.n85__vss1 =   7.5263n       
+ xi160.n860__net1 =  13.0503n       
+ xi160.n860__sbuf_out =   1.8000        
+ xi160.n860__vddio1 =   1.8000        
+ xi160.n860__vss1 =  10.4360n       
+ xi160.n861__net1 =  13.0475n       
+ xi160.n861__sbuf_out =   1.8000        
+ xi160.n861__vddio1 =   1.8000        
+ xi160.n861__vss1 =  10.4658n       
+ xi160.n862__net1 =  13.0480n       
+ xi160.n862__sbuf_out =   1.8000        
+ xi160.n862__vddio1 =   1.8000        
+ xi160.n862__vss1 =  10.4658n       
+ xi160.n863__net1 =  13.0489n       
+ xi160.n863__sbuf_out =   1.8000        
+ xi160.n863__vddio1 =   1.8000        
+ xi160.n863__vss1 =  10.4656n       
+ xi160.n864__net1 =  13.0480n       
+ xi160.n864__sbuf_out =   1.8000        
+ xi160.n864__vddio1 =   1.8000        
+ xi160.n864__vss1 =  10.4656n       
+ xi160.n865__net1 =  13.0454n       
+ xi160.n865__sbuf_out =   1.8000        
+ xi160.n865__vddio1 =   1.8000        
+ xi160.n865__vss1 =  10.4650n       
+ xi160.n866__net1 =  13.0459n       
+ xi160.n866__sbuf_out =   1.8000        
+ xi160.n866__vss1 =  10.4650n       
+ xi160.n867__net1 =  13.0459n       
+ xi160.n867__sbuf_out =   1.8000        
+ xi160.n867__vddio1 =   1.8000        
+ xi160.n867__vss1 =  10.4643n       
+ xi160.n868__net1 =  13.0468n       
+ xi160.n868__sbuf_out =   1.8000        
+ xi160.n868__vddio1 =   1.8000        
+ xi160.n868__vss1 =  10.4643n       
+ xi160.n869__net1 =  13.0436n       
+ xi160.n869__sbuf_out =   1.8000        
+ xi160.n869__vddio1 =   1.8000        
+ xi160.n869__vss1 =  10.4633n       
+ xi160.n86__net1 =  12.9790n       
+ xi160.n86__net17 =   1.8000        
+ xi160.n86__net7 =   7.3625n       
+ xi160.n86__sbuf_out =   1.8000        
+ xi160.n86__vddio1 =   1.8000        
+ xi160.n86__vss1 =   7.3169n       
+ xi160.n870__net1 =  13.0441n       
+ xi160.n870__sbuf_out =   1.8000        
+ xi160.n870__vddio1 =   1.8000        
+ xi160.n870__vss1 =  10.4633n       
+ xi160.n871__net1 =  13.0449n       
+ xi160.n871__sbuf_out =   1.8000        
+ xi160.n871__vddio1 =   1.8000        
+ xi160.n871__vss1 =  10.4620n       
+ xi160.n872__net1 =  13.0441n       
+ xi160.n872__sbuf_out =   1.8000        
+ xi160.n872__vddio1 =   1.8000        
+ xi160.n872__vss1 =  10.4620n       
+ xi160.n873__net1 =  13.0409n       
+ xi160.n873__sbuf_out =   1.8000        
+ xi160.n873__vddio1 =   1.8000        
+ xi160.n873__vss1 =  10.4603n       
+ xi160.n874__net1 =  13.0414n       
+ xi160.n874__sbuf_out =   1.8000        
+ xi160.n874__vddio1 =   1.8000        
+ xi160.n874__vss1 =  10.4603n       
+ xi160.n875__net1 =  13.0414n       
+ xi160.n875__sbuf_out =   1.8000        
+ xi160.n875__vddio1 =   1.8000        
+ xi160.n875__vss1 =  10.4492n       
+ xi160.n876__net1 =  13.0422n       
+ xi160.n876__sbuf_out =   1.8000        
+ xi160.n876__vddio1 =   1.8000        
+ xi160.n876__vss1 =  10.4492n       
+ xi160.n877__net1 =  13.0386n       
+ xi160.n877__sbuf_out =   1.8000        
+ xi160.n877__vddio1 =   1.8000        
+ xi160.n877__vss1 =  10.2718n       
+ xi160.n878__net1 =  13.0390n       
+ xi160.n878__sbuf_out =   1.8000        
+ xi160.n878__vddio1 =   1.8000        
+ xi160.n878__vss1 =  10.2742n       
+ xi160.n879__net1 =  13.0399n       
+ xi160.n879__sbuf_out =   1.8000        
+ xi160.n879__vddio1 =   1.8000        
+ xi160.n879__vss1 =  10.2740n       
+ xi160.n87__net1 =  12.9785n       
+ xi160.n87__net17 =   1.8000        
+ xi160.n87__net7 =   7.3615n       
+ xi160.n87__sbuf_out =   1.8000        
+ xi160.n87__vss1 =   7.4786n       
+ xi160.n880__net1 =  13.0390n       
+ xi160.n880__sbuf_out =   1.8000        
+ xi160.n880__vddio1 =   1.8000        
+ xi160.n880__vss1 =  10.2735n       
+ xi160.n881__net1 =  12.8284n       
+ xi160.n881__sbuf_out =   1.8000        
+ xi160.n881__vddio1 =   1.8000        
+ xi160.n881__vss1 =  10.2733n       
+ xi160.n882__net1 =  12.8275n       
+ xi160.n882__sbuf_out =   1.8000        
+ xi160.n882__vddio1 =   1.8000        
+ xi160.n882__vss1 =  10.2727n       
+ xi160.n883__net1 =  12.8271n       
+ xi160.n883__sbuf_out =   1.8000        
+ xi160.n883__vddio1 =   1.8000        
+ xi160.n883__vss1 =  10.2718n       
+ xi160.n884__net1 =  12.8275n       
+ xi160.n884__sbuf_out =   1.8000        
+ xi160.n884__vddio1 =   1.8000        
+ xi160.n884__vss1 =  10.2704n       
+ xi160.n885__net1 =  12.8197n       
+ xi160.n885__sbuf_out =   1.8000        
+ xi160.n885__vddio1 =   1.8000        
+ xi160.n885__vss1 =  10.2694n       
+ xi160.n886__net1 =  12.8197n       
+ xi160.n886__sbuf_out =   1.8000        
+ xi160.n886__vddio1 =   1.8000        
+ xi160.n886__vss1 =  10.2687n       
+ xi160.n887__net1 =  12.8192n       
+ xi160.n887__sbuf_out =   1.8000        
+ xi160.n887__vddio1 =   1.8000        
+ xi160.n887__vss1 =  10.2666n       
+ xi160.n888__net1 =  12.8205n       
+ xi160.n888__sbuf_out =   1.8000        
+ xi160.n888__vddio1 =   1.8000        
+ xi160.n888__vss1 =  10.2624n       
+ xi160.n889__net1 =  12.8100n       
+ xi160.n889__sbuf_out =   1.8000        
+ xi160.n889__vddio1 =   1.8000        
+ xi160.n889__vss1 =  10.2922n       
+ xi160.n88__net1 =  12.9790n       
+ xi160.n88__net17 =   1.8000        
+ xi160.n88__net7 =   7.3606n       
+ xi160.n88__sbuf_out =   1.8000        
+ xi160.n88__vddio1 =   1.8000        
+ xi160.n88__vss1 =   7.5265n       
+ xi160.n890__net1 =  12.8091n       
+ xi160.n890__sbuf_out =   1.8000        
+ xi160.n890__vddio1 =   1.8000        
+ xi160.n890__vss1 =  10.2922n       
+ xi160.n891__net1 =  12.8086n       
+ xi160.n891__sbuf_out =   1.8000        
+ xi160.n891__vddio1 =   1.8000        
+ xi160.n891__vss1 =  10.2920n       
+ xi160.n892__net1 =  12.8091n       
+ xi160.n892__sbuf_out =   1.8000        
+ xi160.n892__vddio1 =   1.8000        
+ xi160.n892__vss1 =  10.2920n       
+ xi160.n893__net1 =  12.8008n       
+ xi160.n893__sbuf_out =   1.8000        
+ xi160.n893__vddio1 =   1.8000        
+ xi160.n893__vss1 =  10.2914n       
+ xi160.n894__net1 =  12.8008n       
+ xi160.n894__sbuf_out =   1.8000        
+ xi160.n894__vddio1 =   1.8000        
+ xi160.n894__vss1 =  10.2914n       
+ xi160.n895__net1 =  12.8003n       
+ xi160.n895__sbuf_out =   1.8000        
+ xi160.n895__vddio1 =   1.8000        
+ xi160.n895__vss1 =  10.2907n       
+ xi160.n896__net1 =  12.8017n       
+ xi160.n896__sbuf_out =   1.8000        
+ xi160.n896__vss1 =  10.2907n       
+ xi160.n897__net1 =  12.7905n       
+ xi160.n897__sbuf_out =   1.8000        
+ xi160.n897__vddio1 =   1.8000        
+ xi160.n897__vss1 =  10.2897n       
+ xi160.n898__net1 =  12.7897n       
+ xi160.n898__sbuf_out =   1.8000        
+ xi160.n898__vddio1 =   1.8000        
+ xi160.n898__vss1 =  10.2897n       
+ xi160.n899__net1 =  12.7892n       
+ xi160.n899__sbuf_out =   1.8000        
+ xi160.n899__vddio1 =   1.8000        
+ xi160.n899__vss1 =  10.2884n       
+ xi160.n89__net1 =  12.9472n       
+ xi160.n89__net17 =   1.8000        
+ xi160.n89__net7 =   7.3589n       
+ xi160.n89__sbuf_out =   1.8000        
+ xi160.n89__vddio1 =   1.8000        
+ xi160.n89__vss1 =   7.2668n       
+ xi160.n8__net1 =  12.8204n       
+ xi160.n8__net17 =   1.8000        
+ xi160.n8__net3 =   1.8000        
+ xi160.n8__net7 =   7.3510n       
+ xi160.n8__sbuf_in =  22.4578n       
+ xi160.n8__sbuf_out =   1.8000        
+ xi160.n8__vddio1 =   1.8000        
+ xi160.n8__vss1 = 774.1295p       
+ xi160.n900__net1 =  12.7897n       
+ xi160.n900__sbuf_out =   1.8000        
+ xi160.n900__vddio1 =   1.8000        
+ xi160.n900__vss1 =  10.2884n       
+ xi160.n901__net1 =  12.7809n       
+ xi160.n901__sbuf_out =   1.8000        
+ xi160.n901__vddio1 =   1.8000        
+ xi160.n901__vss1 =  10.2867n       
+ xi160.n902__net1 =  12.7809n       
+ xi160.n902__sbuf_out =   1.8000        
+ xi160.n902__vddio1 =   1.8000        
+ xi160.n902__vss1 =  10.2867n       
+ xi160.n903__net1 =  12.7804n       
+ xi160.n903__sbuf_out =   1.8000        
+ xi160.n903__vddio1 =   1.8000        
+ xi160.n903__vss1 =  10.2756n       
+ xi160.n904__net1 =  12.7818n       
+ xi160.n904__sbuf_out =   1.8000        
+ xi160.n904__vddio1 =   1.8000        
+ xi160.n904__vss1 =  10.2756n       
+ xi160.n905__net1 =  12.7701n       
+ xi160.n905__sbuf_out =   1.8000        
+ xi160.n905__vddio1 =   1.8000        
+ xi160.n905__vss1 =   1.8037n       
+ xi160.n906__net1 =  12.7692n       
+ xi160.n906__sbuf_out =   1.8000        
+ xi160.n906__vddio1 =   1.8000        
+ xi160.n907__net1 =  12.7687n       
+ xi160.n907__sbuf_out =   1.8000        
+ xi160.n907__vddio1 =   1.8000        
+ xi160.n908__net1 =  12.7692n       
+ xi160.n908__sbuf_out =   1.8000        
+ xi160.n908__vddio1 =   1.8000        
+ xi160.n909__net1 =  12.7701n       
+ xi160.n909__sbuf_out =   1.8000        
+ xi160.n909__vddio1 =   1.8000        
+ xi160.n90__net1 =  12.9472n       
+ xi160.n90__net17 =   1.8000        
+ xi160.n90__net7 =   7.3581n       
+ xi160.n90__sbuf_out =   1.8000        
+ xi160.n90__vddio1 =   1.8000        
+ xi160.n90__vss1 =   7.4298n       
+ xi160.n910__net1 =  12.7701n       
+ xi160.n910__sbuf_out =   1.8000        
+ xi160.n910__vddio1 =   1.8000        
+ xi160.n910__vss1 =   2.6050n       
+ xi160.n911__net1 =  12.7696n       
+ xi160.n911__sbuf_out =   1.8000        
+ xi160.n911__vddio1 =   1.8000        
+ xi160.n912__net1 =  12.7710n       
+ xi160.n912__sbuf_out =   1.8000        
+ xi160.n912__vddio1 =   1.8000        
+ xi160.n912__vss1 =   4.1352n       
+ xi160.n913__net1 =  12.7719n       
+ xi160.n913__sbuf_out =   1.8000        
+ xi160.n913__vddio1 =   1.8000        
+ xi160.n914__net1 =  12.7710n       
+ xi160.n914__sbuf_out =   1.8000        
+ xi160.n915__net1 =  12.7705n       
+ xi160.n915__sbuf_out =   1.8000        
+ xi160.n915__vddio1 =   1.8000        
+ xi160.n916__net1 =  12.7710n       
+ xi160.n916__sbuf_out =   1.8000        
+ xi160.n917__net1 =  12.7715n       
+ xi160.n917__sbuf_out =   1.8000        
+ xi160.n918__net1 =  12.7715n       
+ xi160.n918__sbuf_out =   1.8000        
+ xi160.n919__net1 =  12.7710n       
+ xi160.n919__sbuf_out =   1.8000        
+ xi160.n919__vddio1 =   1.8000        
+ xi160.n91__net1 =  12.9481n       
+ xi160.n91__net17 =   1.8000        
+ xi160.n91__net7 =   7.3558n       
+ xi160.n91__sbuf_out =   1.8000        
+ xi160.n91__vddio1 =   1.8000        
+ xi160.n91__vss1 =   7.4787n       
+ xi160.n920__net1 =  12.7724n       
+ xi160.n920__sbuf_out =   1.8000        
+ xi160.n920__vss1 =   4.9029n       
+ xi160.n921__net1 =  12.7727n       
+ xi160.n921__sbuf_out =   1.8000        
+ xi160.n921__vddio1 =   1.8000        
+ xi160.n922__net1 =  12.7718n       
+ xi160.n922__sbuf_out =   1.8000        
+ xi160.n922__vss1 =   7.4536n       
+ xi160.n923__net1 =  12.7713n       
+ xi160.n923__sbuf_out =   1.8000        
+ xi160.n924__net1 =  12.7718n       
+ xi160.n924__sbuf_out =   1.8000        
+ xi160.n924__vddio1 =   1.8000        
+ xi160.n925__net1 =  13.0240n       
+ xi160.n925__sbuf_out =   1.8000        
+ xi160.n925__vddio1 =   1.8000        
+ xi160.n926__net1 =  13.0231n       
+ xi160.n926__sbuf_out =   1.8000        
+ xi160.n926__vddio1 =   1.8000        
+ xi160.n927__net1 =  13.0226n       
+ xi160.n927__sbuf_out =   1.8000        
+ xi160.n927__vddio1 =   1.8000        
+ xi160.n928__net1 =  13.0231n       
+ xi160.n928__sbuf_out =   1.8000        
+ xi160.n929__net1 =  13.0203n       
+ xi160.n929__sbuf_out =   1.8000        
+ xi160.n929__vddio1 =   1.8000        
+ xi160.n92__net1 =  12.9472n       
+ xi160.n92__net17 =   1.8000        
+ xi160.n92__net7 =   7.3549n       
+ xi160.n92__sbuf_out =   1.8000        
+ xi160.n92__vddio1 =   1.8000        
+ xi160.n92__vss1 =   7.2548n       
+ xi160.n930__net1 =  13.0203n       
+ xi160.n930__sbuf_out =   1.8000        
+ xi160.n931__net1 =  13.0198n       
+ xi160.n931__sbuf_out =   1.8000        
+ xi160.n931__vddio1 =   1.8000        
+ xi160.n932__net1 =  13.0212n       
+ xi160.n932__sbuf_out =   1.8000        
+ xi160.n933__net1 =  13.0173n       
+ xi160.n933__sbuf_out =   1.8000        
+ xi160.n934__net1 =  13.0164n       
+ xi160.n934__sbuf_out =   1.8000        
+ xi160.n934__vddio1 =   1.8000        
+ xi160.n935__net1 =  13.0159n       
+ xi160.n935__sbuf_out =   1.8000        
+ xi160.n935__vddio1 =   1.8000        
+ xi160.n936__net1 =  13.0164n       
+ xi160.n936__sbuf_out =   1.8000        
+ xi160.n936__vddio1 =   1.8000        
+ xi160.n937__net1 =  13.0132n       
+ xi160.n937__sbuf_out =   1.8000        
+ xi160.n937__vddio1 =   1.8000        
+ xi160.n938__net1 =  13.0132n       
+ xi160.n938__sbuf_out =   1.8000        
+ xi160.n938__vss1 =   7.7438n       
+ xi160.n939__net1 =  13.0127n       
+ xi160.n939__sbuf_out =   1.8000        
+ xi160.n93__net1 =  12.9403n       
+ xi160.n93__net17 =   1.8000        
+ xi160.n93__net7 =   7.3520n       
+ xi160.n93__sbuf_out =   1.8000        
+ xi160.n93__vddio1 =   1.8000        
+ xi160.n93__vss1 =   7.2184n       
+ xi160.n940__net1 =  13.0141n       
+ xi160.n940__sbuf_out =   1.8000        
+ xi160.n940__vddio1 =   1.8000        
+ xi160.n941__net1 =  13.0096n       
+ xi160.n941__sbuf_out =   1.8000        
+ xi160.n941__vddio1 =   1.8000        
+ xi160.n942__net1 =  13.0087n       
+ xi160.n942__sbuf_out =   1.8000        
+ xi160.n942__vddio1 =   1.8000        
+ xi160.n943__net1 =  13.0082n       
+ xi160.n943__sbuf_out =   1.8000        
+ xi160.n943__vddio1 =   1.8000        
+ xi160.n944__net1 =  13.0087n       
+ xi160.n944__sbuf_out =   1.8000        
+ xi160.n945__net1 =  13.0050n       
+ xi160.n945__sbuf_out =   1.8000        
+ xi160.n946__net1 =  13.0050n       
+ xi160.n946__sbuf_out =   1.8000        
+ xi160.n946__vddio1 =   1.8000        
+ xi160.n947__net1 =  13.0045n       
+ xi160.n947__sbuf_out =   1.8000        
+ xi160.n947__vddio1 =   1.8000        
+ xi160.n948__net1 =  13.0059n       
+ xi160.n948__sbuf_out =   1.8000        
+ xi160.n948__vddio1 =   1.8000        
+ xi160.n949__net1 =  13.0008n       
+ xi160.n949__sbuf_out =   1.8000        
+ xi160.n949__vddio1 =   1.8000        
+ xi160.n94__net1 =  12.9403n       
+ xi160.n94__net17 =   1.8000        
+ xi160.n94__net7 =   7.3511n       
+ xi160.n94__sbuf_out =   1.8000        
+ xi160.n94__vddio1 =   1.8000        
+ xi160.n94__vss1 =   7.3827n       
+ xi160.n950__net1 =  12.9999n       
+ xi160.n950__sbuf_out =   1.8000        
+ xi160.n951__net1 =  12.9994n       
+ xi160.n951__sbuf_out =   1.8000        
+ xi160.n952__net1 =  12.9999n       
+ xi160.n952__sbuf_out =   1.8000        
+ xi160.n952__vddio1 =   1.8000        
+ xi160.n953__net1 =  12.9957n       
+ xi160.n953__sbuf_out =   1.8000        
+ xi160.n953__vddio1 =   1.8000        
+ xi160.n954__net1 =  12.9957n       
+ xi160.n954__sbuf_out =   1.8000        
+ xi160.n954__vddio1 =   1.8000        
+ xi160.n955__net1 =  12.9952n       
+ xi160.n955__sbuf_out =   1.8000        
+ xi160.n955__vddio1 =   1.8000        
+ xi160.n956__net1 =  12.9966n       
+ xi160.n956__sbuf_out =   1.8000        
+ xi160.n956__vddio1 =   1.8000        
+ xi160.n957__net1 =  12.9909n       
+ xi160.n957__sbuf_out =   1.8000        
+ xi160.n958__net1 =  12.9900n       
+ xi160.n958__sbuf_out =   1.8000        
+ xi160.n959__net1 =  12.9895n       
+ xi160.n959__sbuf_out =   1.8000        
+ xi160.n95__net1 =  12.9403n       
+ xi160.n95__net17 =   1.8000        
+ xi160.n95__net7 =   7.3476n       
+ xi160.n95__sbuf_out =   1.8000        
+ xi160.n95__vddio1 =   1.8000        
+ xi160.n95__vss1 =   7.4299n       
+ xi160.n960__net1 =  12.9900n       
+ xi160.n960__sbuf_out =   1.8000        
+ xi160.n961__net1 =  12.9854n       
+ xi160.n961__sbuf_out =   1.8000        
+ xi160.n962__net1 =  12.9854n       
+ xi160.n962__sbuf_out =   1.8000        
+ xi160.n963__net1 =  12.9849n       
+ xi160.n963__sbuf_out =   1.8000        
+ xi160.n964__net1 =  12.9863n       
+ xi160.n964__sbuf_out =   1.8000        
+ xi160.n965__net1 =  12.9800n       
+ xi160.n965__sbuf_out =   1.8000        
+ xi160.n966__net1 =  12.9791n       
+ xi160.n966__sbuf_out =   1.8000        
+ xi160.n967__net1 =  12.9786n       
+ xi160.n967__sbuf_out =   1.8000        
+ xi160.n968__net1 =  12.9791n       
+ xi160.n968__sbuf_out =   1.8000        
+ xi160.n969__net1 =  12.9467n       
+ xi160.n969__sbuf_out =   1.8000        
+ xi160.n96__net1 =  12.9412n       
+ xi160.n96__net17 =   1.8000        
+ xi160.n96__net7 =   7.3467n       
+ xi160.n96__sbuf_out =   1.8000        
+ xi160.n96__vddio1 =   1.8000        
+ xi160.n96__vss1 =   7.1683n       
+ xi160.n970__net1 =  12.9472n       
+ xi160.n970__sbuf_out =   1.8000        
+ xi160.n971__net1 =  12.9481n       
+ xi160.n971__sbuf_out =   1.8000        
+ xi160.n972__net1 =  12.9472n       
+ xi160.n972__sbuf_out =   1.8000        
+ xi160.n973__net1 =  12.9398n       
+ xi160.n973__sbuf_out =   1.8000        
+ xi160.n974__net1 =  12.9403n       
+ xi160.n974__sbuf_out =   1.8000        
+ xi160.n975__net1 =  12.9403n       
+ xi160.n975__sbuf_out =   1.8000        
+ xi160.n976__net1 =  12.9412n       
+ xi160.n976__sbuf_out =   1.8000        
+ xi160.n977__net1 =  12.9343n       
+ xi160.n977__sbuf_out =   1.8000        
+ xi160.n978__net1 =  12.9347n       
+ xi160.n978__sbuf_out =   1.8000        
+ xi160.n979__net1 =  12.9356n       
+ xi160.n979__sbuf_out =   1.8000        
+ xi160.n97__net1 =  12.9347n       
+ xi160.n97__net17 =   1.8000        
+ xi160.n97__net7 =   7.3425n       
+ xi160.n97__sbuf_out =   1.8000        
+ xi160.n97__vddio1 =   1.8000        
+ xi160.n97__vss1 =   7.3340n       
+ xi160.n980__net1 =  12.9347n       
+ xi160.n980__sbuf_out =   1.8000        
+ xi160.n981__net1 =  12.9267n       
+ xi160.n981__sbuf_out =   1.8000        
+ xi160.n982__net1 =  12.9272n       
+ xi160.n982__sbuf_out =   1.8000        
+ xi160.n983__net1 =  12.9272n       
+ xi160.n983__sbuf_out =   1.8000        
+ xi160.n984__net1 =  12.9281n       
+ xi160.n984__sbuf_out =   1.8000        
+ xi160.n985__net1 =  12.9207n       
+ xi160.n985__sbuf_out =   1.8000        
+ xi160.n986__net1 =  12.9212n       
+ xi160.n986__sbuf_out =   1.8000        
+ xi160.n987__net1 =  12.9221n       
+ xi160.n987__sbuf_out =   1.8000        
+ xi160.n988__net1 =  12.9212n       
+ xi160.n988__sbuf_out =   1.8000        
+ xi160.n989__net1 =  12.9126n       
+ xi160.n989__sbuf_out =   1.8000        
+ xi160.n98__net1 =  12.9348n       
+ xi160.n98__net17 =   1.8000        
+ xi160.n98__net7 =   7.3416n       
+ xi160.n98__sbuf_out =   1.8000        
+ xi160.n98__vddio1 =   1.8000        
+ xi160.n98__vss1 =   7.3827n       
+ xi160.n990__net1 =  12.9131n       
+ xi160.n990__sbuf_out =   1.8000        
+ xi160.n991__net1 =  12.9131n       
+ xi160.n991__sbuf_out =   1.8000        
+ xi160.n992__net1 =  12.9140n       
+ xi160.n992__sbuf_out =   1.8000        
+ xi160.n993__net1 =  12.9061n       
+ xi160.n993__sbuf_out =   1.8000        
+ xi160.n994__net1 =  12.9066n       
+ xi160.n994__sbuf_out =   1.8000        
+ xi160.n995__net1 =  12.9075n       
+ xi160.n995__sbuf_out =   1.8000        
+ xi160.n996__net1 =  12.9066n       
+ xi160.n996__sbuf_out =   1.8000        
+ xi160.n997__net1 =  12.8974n       
+ xi160.n997__sbuf_out =   1.8000        
+ xi160.n998__net1 =  12.8979n       
+ xi160.n998__sbuf_out =   1.8000        
+ xi160.n999__net1 =  12.8979n       
+ xi160.n999__sbuf_out =   1.8000        
+ xi160.n99__net1 =  12.9357n       
+ xi160.n99__net17 =   1.8000        
+ xi160.n99__net7 =   7.3368n       
+ xi160.n99__sbuf_out =   1.8000        
+ xi160.n99__vddio1 =   1.8000        
+ xi160.n99__vss1 =   7.1154n       
+ xi160.n9__net1 =  12.8099n       
+ xi160.n9__net17 =   1.8000        
+ xi160.n9__net3 =   1.8000        
+ xi160.n9__net7 =   7.3466n       
+ xi160.n9__sbuf_in =  22.4556n       
+ xi160.n9__sbuf_out =   1.8000        
+ xi160.n9__vddio1 =   1.8000        
+ xi160.n9__vss1 = 671.7682p       
+ xi160.net1 =  12.8283n       
+ xi160.net17 =   1.8000        
+ xi160.net3 =   1.8000        
+ xi160.net7 =   7.3642n       
+ xi158.n1000__net1 =  12.8988n       
+ xi158.n1000__sbuf_out =   1.8000        
+ xi158.n1001__net1 =  12.8905n       
+ xi158.n1001__sbuf_out =   1.8000        
+ xi158.n1002__net1 =  12.8909n       
+ xi158.n1002__sbuf_out =   1.8000        
+ xi158.n1003__net1 =  12.8918n       
+ xi158.n1003__sbuf_out =   1.8000        
+ xi158.n1004__net1 =  12.8909n       
+ xi158.n1004__sbuf_out =   1.8000        
+ xi158.n1005__net1 =  12.8811n       
+ xi158.n1005__sbuf_out =   1.8000        
+ xi158.n1006__net1 =  12.8816n       
+ xi158.n1006__sbuf_out =   1.8000        
+ xi158.n1007__net1 =  12.8816n       
+ xi158.n1007__sbuf_out =   1.8000        
+ xi158.n1008__net1 =  12.8825n       
+ xi158.n1008__sbuf_out =   1.8000        
+ xi158.n1009__net1 =  12.8737n       
+ xi158.n1009__sbuf_out =   1.8000        
+ xi158.n100__net1 =  12.9348n       
+ xi158.n100__net17 =   1.8000        
+ xi158.n100__net7 =   7.3359n       
+ xi158.n100__sbuf_out =   1.8000        
+ xi158.n100__vddio1 =   1.8000        
+ xi158.n100__vss1 =   7.2826n       
+ xi158.n1010__net1 =  12.8742n       
+ xi158.n1010__sbuf_out =   1.8000        
+ xi158.n1011__net1 =  12.8751n       
+ xi158.n1011__sbuf_out =   1.8000        
+ xi158.n1012__net1 =  12.8742n       
+ xi158.n1012__sbuf_out =   1.8000        
+ xi158.n1013__net1 =  13.0530n       
+ xi158.n1013__sbuf_out =   1.8000        
+ xi158.n1014__net1 =  13.0535n       
+ xi158.n1014__sbuf_out =   1.8000        
+ xi158.n1015__net1 =  13.0543n       
+ xi158.n1015__sbuf_out =   1.8000        
+ xi158.n1016__net1 =  13.0535n       
+ xi158.n1016__sbuf_out =   1.8000        
+ xi158.n1017__net1 =  13.0527n       
+ xi158.n1017__sbuf_out =   1.8000        
+ xi158.n1018__net1 =  13.0532n       
+ xi158.n1018__sbuf_out =   1.8000        
+ xi158.n1019__net1 =  13.0532n       
+ xi158.n1019__sbuf_out =   1.8000        
+ xi158.n101__net1 =  12.9272n       
+ xi158.n101__net17 =   1.8000        
+ xi158.n101__net7 =   7.3304n       
+ xi158.n101__sbuf_out =   1.8000        
+ xi158.n101__vddio1 =   1.8000        
+ xi158.n101__vss1 =   7.3341n       
+ xi158.n1020__net1 =  13.0541n       
+ xi158.n1020__sbuf_out =   1.8000        
+ xi158.n1021__net1 =  13.0522n       
+ xi158.n1021__sbuf_out =   1.8000        
+ xi158.n1022__net1 =  13.0527n       
+ xi158.n1022__sbuf_out =   1.8000        
+ xi158.n1023__net1 =  13.0536n       
+ xi158.n1023__sbuf_out =   1.8000        
+ xi158.n1024__net1 =  13.0527n       
+ xi158.n1024__sbuf_out =   1.8000        
+ xi158.n1025__net1 =  13.0513n       
+ xi158.n1025__sbuf_out =   1.8000        
+ xi158.n1026__net1 =  13.0518n       
+ xi158.n1026__sbuf_out =   1.8000        
+ xi158.n1027__net1 =  13.0518n       
+ xi158.n1027__sbuf_out =   1.8000        
+ xi158.n1028__net1 =  13.0527n       
+ xi158.n1028__sbuf_out =   1.8000        
+ xi158.n1029__net1 =  13.0504n       
+ xi158.n1029__sbuf_out =   1.8000        
+ xi158.n102__net1 =  12.9273n       
+ xi158.n102__net17 =   1.8000        
+ xi158.n102__net7 =   7.3295n       
+ xi158.n102__sbuf_out =   1.8000        
+ xi158.n102__vddio1 =   1.8000        
+ xi158.n102__vss1 =   7.0787n       
+ xi158.n1030__net1 =  13.0509n       
+ xi158.n1030__sbuf_out =   1.8000        
+ xi158.n1031__net1 =  13.0518n       
+ xi158.n1031__sbuf_out =   1.8000        
+ xi158.n1032__net1 =  13.0509n       
+ xi158.n1032__sbuf_out =   1.8000        
+ xi158.n1033__net1 =  13.0489n       
+ xi158.n1033__sbuf_out =   1.8000        
+ xi158.n1034__net1 =  13.0494n       
+ xi158.n1034__sbuf_out =   1.8000        
+ xi158.n1035__net1 =  13.0494n       
+ xi158.n1035__sbuf_out =   1.8000        
+ xi158.n1036__net1 =  13.0503n       
+ xi158.n1036__sbuf_out =   1.8000        
+ xi158.n1037__net1 =  13.0475n       
+ xi158.n1037__sbuf_out =   1.8000        
+ xi158.n1038__net1 =  13.0480n       
+ xi158.n1038__sbuf_out =   1.8000        
+ xi158.n1039__net1 =  13.0489n       
+ xi158.n1039__sbuf_out =   1.8000        
+ xi158.n103__net1 =  12.9273n       
+ xi158.n103__net17 =   1.8000        
+ xi158.n103__net7 =   7.3654n       
+ xi158.n103__sbuf_out =   1.8000        
+ xi158.n103__vddio1 =   1.8000        
+ xi158.n103__vss1 =   7.0551n       
+ xi158.n1040__net1 =  13.0480n       
+ xi158.n1040__sbuf_out =   1.8000        
+ xi158.n1041__net1 =  13.0454n       
+ xi158.n1041__sbuf_out =   1.8000        
+ xi158.n1042__net1 =  13.0459n       
+ xi158.n1042__sbuf_out =   1.8000        
+ xi158.n1043__net1 =  13.0459n       
+ xi158.n1043__sbuf_out =   1.8000        
+ xi158.n1044__net1 =  13.0468n       
+ xi158.n1044__sbuf_out =   1.8000        
+ xi158.n1045__net1 =  13.0436n       
+ xi158.n1045__sbuf_out =   1.8000        
+ xi158.n1046__net1 =  13.0440n       
+ xi158.n1046__sbuf_out =   1.8000        
+ xi158.n1047__net1 =  13.0449n       
+ xi158.n1047__sbuf_out =   1.8000        
+ xi158.n1048__net1 =  13.0440n       
+ xi158.n1048__sbuf_out =   1.8000        
+ xi158.n1049__net1 =  13.0409n       
+ xi158.n1049__sbuf_out =   1.8000        
+ xi158.n104__net1 =  12.9282n       
+ xi158.n104__net17 =   1.8000        
+ xi158.n104__net7 =   7.3645n       
+ xi158.n104__sbuf_out =   1.8000        
+ xi158.n104__vddio1 =   1.8000        
+ xi158.n104__vss1 =   7.2240n       
+ xi158.n1050__net1 =  13.0413n       
+ xi158.n1050__sbuf_out =   1.8000        
+ xi158.n1051__net1 =  13.0413n       
+ xi158.n1051__sbuf_out =   1.8000        
+ xi158.n1052__net1 =  13.0422n       
+ xi158.n1052__sbuf_out =   1.8000        
+ xi158.n1053__net1 =  13.0385n       
+ xi158.n1053__sbuf_out =   1.8000        
+ xi158.n1054__net1 =  13.0390n       
+ xi158.n1054__sbuf_out =   1.8000        
+ xi158.n1055__net1 =  13.0399n       
+ xi158.n1055__sbuf_out =   1.8000        
+ xi158.n1056__net1 =  13.0390n       
+ xi158.n1056__sbuf_out =   1.8000        
+ xi158.n1057__net1 =  12.8284n       
+ xi158.n1057__sbuf_out =   1.8000        
+ xi158.n1058__net1 =  12.8276n       
+ xi158.n1058__sbuf_out =   1.8000        
+ xi158.n1059__net1 =  12.8271n       
+ xi158.n1059__sbuf_out =   1.8000        
+ xi158.n105__net1 =  12.9212n       
+ xi158.n105__net17 =   1.8000        
+ xi158.n105__net7 =   7.3640n       
+ xi158.n105__sbuf_out =   1.8000        
+ xi158.n105__vddio1 =   1.8000        
+ xi158.n105__vss1 =   7.2826n       
+ xi158.n1060__net1 =  12.8276n       
+ xi158.n1060__sbuf_out =   1.8000        
+ xi158.n1061__net1 =  12.8197n       
+ xi158.n1061__sbuf_out =   1.8000        
+ xi158.n1062__net1 =  12.8197n       
+ xi158.n1062__sbuf_out =   1.8000        
+ xi158.n1063__net1 =  12.8192n       
+ xi158.n1063__sbuf_out =   1.8000        
+ xi158.n1064__net1 =  12.8206n       
+ xi158.n1064__sbuf_out =   1.8000        
+ xi158.n1065__net1 =  12.8100n       
+ xi158.n1065__sbuf_out =   1.8000        
+ xi158.n1066__net1 =  12.8091n       
+ xi158.n1066__sbuf_out =   1.8000        
+ xi158.n1067__net1 =  12.8087n       
+ xi158.n1067__sbuf_out =   1.8000        
+ xi158.n1068__net1 =  12.8091n       
+ xi158.n1068__sbuf_out =   1.8000        
+ xi158.n1069__net1 =  12.8008n       
+ xi158.n1069__sbuf_out =   1.8000        
+ xi158.n106__net1 =  12.9212n       
+ xi158.n106__net17 =   1.8000        
+ xi158.n106__net7 =   7.3627n       
+ xi158.n106__sbuf_out =   1.8000        
+ xi158.n106__vddio1 =   1.8000        
+ xi158.n106__vss1 =   6.9844n       
+ xi158.n1070__net1 =  12.8008n       
+ xi158.n1070__sbuf_out =   1.8000        
+ xi158.n1071__net1 =  12.8003n       
+ xi158.n1071__sbuf_out =   1.8000        
+ xi158.n1072__net1 =  12.8017n       
+ xi158.n1072__sbuf_out =   1.8000        
+ xi158.n1073__net1 =  12.7906n       
+ xi158.n1073__sbuf_out =   1.8000        
+ xi158.n1074__net1 =  12.7897n       
+ xi158.n1074__sbuf_out =   1.8000        
+ xi158.n1075__net1 =  12.7892n       
+ xi158.n1075__sbuf_out =   1.8000        
+ xi158.n1076__net1 =  12.7897n       
+ xi158.n1076__sbuf_out =   1.8000        
+ xi158.n1077__net1 =  12.7809n       
+ xi158.n1077__sbuf_out =   1.8000        
+ xi158.n1078__net1 =  12.7809n       
+ xi158.n1078__sbuf_out =   1.8000        
+ xi158.n1079__net1 =  12.7804n       
+ xi158.n1079__sbuf_out =   1.8000        
+ xi158.n107__net1 =  12.9221n       
+ xi158.n107__net17 =   1.8000        
+ xi158.n107__net7 =   7.3608n       
+ xi158.n107__sbuf_out =   1.8000        
+ xi158.n107__vddio1 =   1.8000        
+ xi158.n107__vss1 =   7.0712n       
+ xi158.n1080__net1 =  12.7818n       
+ xi158.n1080__sbuf_out =   1.8000        
+ xi158.n1081__net1 =  12.7701n       
+ xi158.n1081__sbuf_out =   1.8000        
+ xi158.n1082__net1 =  12.7692n       
+ xi158.n1082__sbuf_out =   1.8000        
+ xi158.n1083__net1 =  12.7687n       
+ xi158.n1083__sbuf_out =   1.8000        
+ xi158.n1084__net1 =  12.7692n       
+ xi158.n1084__sbuf_out =   1.8000        
+ xi158.n1085__net1 =  12.7701n       
+ xi158.n1085__sbuf_out =   1.8000        
+ xi158.n1086__net1 =  12.7701n       
+ xi158.n1086__sbuf_out =   1.8000        
+ xi158.n1087__net1 =  12.7697n       
+ xi158.n1087__sbuf_out =   1.8000        
+ xi158.n1088__net1 =  12.7710n       
+ xi158.n1088__sbuf_out =   1.8000        
+ xi158.n1089__net1 =  12.7719n       
+ xi158.n1089__sbuf_out =   1.8000        
+ xi158.n108__net1 =  12.9212n       
+ xi158.n108__net17 =   1.8000        
+ xi158.n108__net7 =   7.3583n       
+ xi158.n108__sbuf_out =   1.8000        
+ xi158.n108__vddio1 =   1.8000        
+ xi158.n108__vss1 =   7.2241n       
+ xi158.n1090__net1 =  12.7710n       
+ xi158.n1090__sbuf_out =   1.8000        
+ xi158.n1091__net1 =  12.7706n       
+ xi158.n1091__sbuf_out =   1.8000        
+ xi158.n1092__net1 =  12.7710n       
+ xi158.n1092__sbuf_out =   1.8000        
+ xi158.n1093__net1 =  12.7715n       
+ xi158.n1093__sbuf_out =   1.8000        
+ xi158.n1094__net1 =  12.7715n       
+ xi158.n1094__sbuf_out =   1.8000        
+ xi158.n1095__net1 =  12.7710n       
+ xi158.n1095__sbuf_out =   1.8000        
+ xi158.n1096__net1 =  12.7724n       
+ xi158.n1096__sbuf_out =   1.8000        
+ xi158.n1097__net1 =  12.7727n       
+ xi158.n1097__sbuf_out =   1.8000        
+ xi158.n1098__net1 =  12.7718n       
+ xi158.n1098__sbuf_out =   1.8000        
+ xi158.n1099__net1 =  12.7713n       
+ xi158.n1099__sbuf_out =   1.8000        
+ xi158.n109__net1 =  12.9131n       
+ xi158.n109__net17 =   1.8000        
+ xi158.n109__net7 =   7.3551n       
+ xi158.n109__sbuf_out =   1.8000        
+ xi158.n109__vss1 =   6.9637n       
+ xi158.n10__net1 =  12.8090n       
+ xi158.n10__net17 =   1.8000        
+ xi158.n10__net3 =   1.8000        
+ xi158.n10__net7 =   7.3415n       
+ xi158.n10__sbuf_in =  22.4565n       
+ xi158.n10__sbuf_out =   1.8000        
+ xi158.n10__vddio1 =   1.8000        
+ xi158.n10__vss1 = 594.1147p       
+ xi158.n1100__net1 =  12.7718n       
+ xi158.n1100__sbuf_out =   1.8000        
+ xi158.n1101__net1 =  13.0240n       
+ xi158.n1101__sbuf_out =   1.8000        
+ xi158.n1102__net1 =  13.0231n       
+ xi158.n1102__sbuf_out =   1.8000        
+ xi158.n1103__net1 =  13.0226n       
+ xi158.n1103__sbuf_out =   1.8000        
+ xi158.n1104__net1 =  13.0231n       
+ xi158.n1104__sbuf_out =   1.8000        
+ xi158.n1105__net1 =  13.0203n       
+ xi158.n1105__sbuf_out =   1.8000        
+ xi158.n1106__net1 =  13.0203n       
+ xi158.n1106__sbuf_out =   1.8000        
+ xi158.n1107__net1 =  13.0199n       
+ xi158.n1107__sbuf_out =   1.8000        
+ xi158.n1108__net1 =  13.0212n       
+ xi158.n1108__sbuf_out =   1.8000        
+ xi158.n1109__net1 =  13.0173n       
+ xi158.n1109__sbuf_out =   1.8000        
+ xi158.n110__net1 =  12.9131n       
+ xi158.n110__net17 =   1.8000        
+ xi158.n110__net7 =   7.3513n       
+ xi158.n110__sbuf_out =   1.8000        
+ xi158.n110__vddio1 =   1.8000        
+ xi158.n110__vss1 =   7.0713n       
+ xi158.n1110__net1 =  13.0164n       
+ xi158.n1110__sbuf_out =   1.8000        
+ xi158.n1111__net1 =  13.0160n       
+ xi158.n1111__sbuf_out =   1.8000        
+ xi158.n1112__net1 =  13.0164n       
+ xi158.n1112__sbuf_out =   1.8000        
+ xi158.n1113__net1 =  13.0132n       
+ xi158.n1113__sbuf_out =   1.8000        
+ xi158.n1114__net1 =  13.0132n       
+ xi158.n1114__sbuf_out =   1.8000        
+ xi158.n1115__net1 =  13.0127n       
+ xi158.n1115__sbuf_out =   1.8000        
+ xi158.n1116__net1 =  13.0141n       
+ xi158.n1116__sbuf_out =   1.8000        
+ xi158.n1117__net1 =  13.0096n       
+ xi158.n1117__sbuf_out =   1.8000        
+ xi158.n1118__net1 =  13.0087n       
+ xi158.n1118__sbuf_out =   1.8000        
+ xi158.n1119__net1 =  13.0082n       
+ xi158.n1119__sbuf_out =   1.8000        
+ xi158.n111__net1 =  12.9131n       
+ xi158.n111__net17 =   1.8000        
+ xi158.n111__net7 =   7.3469n       
+ xi158.n111__sbuf_out =   1.8000        
+ xi158.n111__vddio1 =   1.8000        
+ xi158.n111__vss1 =   6.3816n       
+ xi158.n1120__net1 =  13.0087n       
+ xi158.n1120__sbuf_out =   1.8000        
+ xi158.n1121__net1 =  13.0050n       
+ xi158.n1121__sbuf_out =   1.8000        
+ xi158.n1122__net1 =  13.0050n       
+ xi158.n1122__sbuf_out =   1.8000        
+ xi158.n1123__net1 =  13.0045n       
+ xi158.n1123__sbuf_out =   1.8000        
+ xi158.n1124__net1 =  13.0059n       
+ xi158.n1124__sbuf_out =   1.8000        
+ xi158.n1125__net1 =  13.0008n       
+ xi158.n1125__sbuf_out =   1.8000        
+ xi158.n1126__net1 =  12.9999n       
+ xi158.n1126__sbuf_out =   1.8000        
+ xi158.n1127__net1 =  12.9994n       
+ xi158.n1127__sbuf_out =   1.8000        
+ xi158.n1128__net1 =  12.9999n       
+ xi158.n1128__sbuf_out =   1.8000        
+ xi158.n1129__net1 =  12.9957n       
+ xi158.n1129__sbuf_out =   1.8000        
+ xi158.n112__net1 =  12.9140n       
+ xi158.n112__net17 =   1.8000        
+ xi158.n112__net7 =   7.3418n       
+ xi158.n112__sbuf_out =   1.8000        
+ xi158.n112__vddio1 =   1.8000        
+ xi158.n112__vss1 =   6.4067n       
+ xi158.n1130__net1 =  12.9957n       
+ xi158.n1130__sbuf_out =   1.8000        
+ xi158.n1131__net1 =  12.9953n       
+ xi158.n1131__sbuf_out =   1.8000        
+ xi158.n1132__net1 =  12.9967n       
+ xi158.n1132__sbuf_out =   1.8000        
+ xi158.n1133__net1 =  12.9909n       
+ xi158.n1133__sbuf_out =   1.8000        
+ xi158.n1134__net1 =  12.9900n       
+ xi158.n1134__sbuf_out =   1.8000        
+ xi158.n1135__net1 =  12.9896n       
+ xi158.n1135__sbuf_out =   1.8000        
+ xi158.n1136__net1 =  12.9900n       
+ xi158.n1136__sbuf_out =   1.8000        
+ xi158.n1137__net1 =  12.9854n       
+ xi158.n1137__sbuf_out =   1.8000        
+ xi158.n1138__net1 =  12.9854n       
+ xi158.n1138__sbuf_out =   1.8000        
+ xi158.n1139__net1 =  12.9849n       
+ xi158.n1139__sbuf_out =   1.8000        
+ xi158.n113__net1 =  12.9066n       
+ xi158.n113__net17 =   1.8000        
+ xi158.n113__net7 =   7.3362n       
+ xi158.n113__sbuf_out =   1.8000        
+ xi158.n113__vddio1 =   1.8000        
+ xi158.n113__vss1 =   6.4045n       
+ xi158.n1140__net1 =  12.9863n       
+ xi158.n1140__sbuf_out =   1.8000        
+ xi158.n1141__net1 =  12.9800n       
+ xi158.n1141__sbuf_out =   1.8000        
+ xi158.n1142__net1 =  12.9791n       
+ xi158.n1142__sbuf_out =   1.8000        
+ xi158.n1143__net1 =  12.9786n       
+ xi158.n1143__sbuf_out =   1.8000        
+ xi158.n1144__net1 =  12.9791n       
+ xi158.n1144__sbuf_out =   1.8000        
+ xi158.n1145__net1 =  12.9467n       
+ xi158.n1145__sbuf_out =   1.8000        
+ xi158.n1146__net1 =  12.9472n       
+ xi158.n1146__sbuf_out =   1.8000        
+ xi158.n1147__net1 =  12.9481n       
+ xi158.n1147__sbuf_out =   1.8000        
+ xi158.n1148__net1 =  12.9472n       
+ xi158.n1148__sbuf_out =   1.8000        
+ xi158.n1149__net1 =  12.9398n       
+ xi158.n1149__sbuf_out =   1.8000        
+ xi158.n114__net1 =  12.9066n       
+ xi158.n114__net17 =   1.8000        
+ xi158.n114__net7 =   7.3298n       
+ xi158.n114__sbuf_out =   1.8000        
+ xi158.n114__vddio1 =   1.8000        
+ xi158.n114__vss1 =   6.3989n       
+ xi158.n1150__net1 =  12.9403n       
+ xi158.n1150__sbuf_out =   1.8000        
+ xi158.n1151__net1 =  12.9403n       
+ xi158.n1151__sbuf_out =   1.8000        
+ xi158.n1152__net1 =  12.9412n       
+ xi158.n1152__sbuf_out =   1.8000        
+ xi158.n1153__net1 =  12.9342n       
+ xi158.n1153__sbuf_out =   1.8000        
+ xi158.n1154__net1 =  12.9347n       
+ xi158.n1154__sbuf_out =   1.8000        
+ xi158.n1155__net1 =  12.9356n       
+ xi158.n1155__sbuf_out =   1.8000        
+ xi158.n1156__net1 =  12.9347n       
+ xi158.n1156__sbuf_out =   1.8000        
+ xi158.n1157__net1 =  12.9267n       
+ xi158.n1157__sbuf_out =   1.8000        
+ xi158.n1158__net1 =  12.9272n       
+ xi158.n1158__sbuf_out =   1.8000        
+ xi158.n1159__net1 =  12.9272n       
+ xi158.n1159__sbuf_out =   1.8000        
+ xi158.n115__net1 =  12.9075n       
+ xi158.n115__net17 =   1.8000        
+ xi158.n115__net7 =   7.3284n       
+ xi158.n115__sbuf_out =   1.8000        
+ xi158.n115__vddio1 =   1.8000        
+ xi158.n115__vss1 =   6.3970n       
+ xi158.n1160__net1 =  12.9281n       
+ xi158.n1160__sbuf_out =   1.8000        
+ xi158.n1161__net1 =  12.9207n       
+ xi158.n1161__sbuf_out =   1.8000        
+ xi158.n1162__net1 =  12.9212n       
+ xi158.n1162__sbuf_out =   1.8000        
+ xi158.n1163__net1 =  12.9221n       
+ xi158.n1163__sbuf_out =   1.8000        
+ xi158.n1164__net1 =  12.9212n       
+ xi158.n1164__sbuf_out =   1.8000        
+ xi158.n1165__net1 =  12.9126n       
+ xi158.n1165__sbuf_out =   1.8000        
+ xi158.n1166__net1 =  12.9131n       
+ xi158.n1166__sbuf_out =   1.8000        
+ xi158.n1167__net1 =  12.9131n       
+ xi158.n1167__sbuf_out =   1.8000        
+ xi158.n1168__net1 =  12.9140n       
+ xi158.n1168__sbuf_out =   1.8000        
+ xi158.n1169__net1 =  12.9061n       
+ xi158.n1169__sbuf_out =   1.8000        
+ xi158.n116__net1 =  12.9066n       
+ xi158.n116__net17 =   1.8000        
+ xi158.n116__net7 =   7.3645n       
+ xi158.n116__sbuf_out =   1.8000        
+ xi158.n116__vddio1 =   1.8000        
+ xi158.n116__vss1 =   6.3914n       
+ xi158.n1170__net1 =  12.9066n       
+ xi158.n1170__sbuf_out =   1.8000        
+ xi158.n1171__net1 =  12.9075n       
+ xi158.n1171__sbuf_out =   1.8000        
+ xi158.n1172__net1 =  12.9066n       
+ xi158.n1172__sbuf_out =   1.8000        
+ xi158.n1173__net1 =  12.8974n       
+ xi158.n1173__sbuf_out =   1.8000        
+ xi158.n1174__net1 =  12.8979n       
+ xi158.n1174__sbuf_out =   1.8000        
+ xi158.n1175__net1 =  12.8979n       
+ xi158.n1175__sbuf_out =   1.8000        
+ xi158.n1176__net1 =  12.8988n       
+ xi158.n1176__sbuf_out =   1.8000        
+ xi158.n1177__net1 =  12.8904n       
+ xi158.n1177__sbuf_out =   1.8000        
+ xi158.n1178__net1 =  12.8909n       
+ xi158.n1178__sbuf_out =   1.8000        
+ xi158.n1179__net1 =  12.8918n       
+ xi158.n1179__sbuf_out =   1.8000        
+ xi158.n117__net1 =  12.8979n       
+ xi158.n117__net17 =   1.8000        
+ xi158.n117__net7 =   7.3640n       
+ xi158.n117__sbuf_out =   1.8000        
+ xi158.n117__vddio1 =   1.8000        
+ xi158.n117__vss1 =   6.3810n       
+ xi158.n1180__net1 =  12.8909n       
+ xi158.n1180__sbuf_out =   1.8000        
+ xi158.n1181__net1 =  12.8811n       
+ xi158.n1181__sbuf_out =   1.8000        
+ xi158.n1182__net1 =  12.8816n       
+ xi158.n1182__sbuf_out =   1.8000        
+ xi158.n1183__net1 =  12.8816n       
+ xi158.n1183__sbuf_out =   1.8000        
+ xi158.n1184__net1 =  12.8825n       
+ xi158.n1184__sbuf_out =   1.8000        
+ xi158.n1185__net1 =  12.8737n       
+ xi158.n1185__sbuf_out =   1.8000        
+ xi158.n1186__net1 =  12.8742n       
+ xi158.n1186__sbuf_out =   1.8000        
+ xi158.n1187__net1 =  12.8751n       
+ xi158.n1187__sbuf_out =   1.8000        
+ xi158.n1188__net1 =  12.8742n       
+ xi158.n1188__sbuf_out =   1.8000        
+ xi158.n1189__net1 =  13.0530n       
+ xi158.n1189__sbuf_out =   1.8000        
+ xi158.n118__net1 =  12.8979n       
+ xi158.n118__net17 =   1.8000        
+ xi158.n118__net7 =   7.3648n       
+ xi158.n118__sbuf_out =   1.8000        
+ xi158.n118__vddio1 =   1.8000        
+ xi158.n118__vss1 =   6.3674n       
+ xi158.n1190__net1 =  13.0534n       
+ xi158.n1190__sbuf_out =   1.8000        
+ xi158.n1191__net1 =  13.0543n       
+ xi158.n1191__sbuf_out =   1.8000        
+ xi158.n1192__net1 =  13.0534n       
+ xi158.n1192__sbuf_out =   1.8000        
+ xi158.n1193__net1 =  13.0527n       
+ xi158.n1193__sbuf_out =   1.8000        
+ xi158.n1194__net1 =  13.0531n       
+ xi158.n1194__sbuf_out =   1.8000        
+ xi158.n1195__net1 =  13.0531n       
+ xi158.n1195__sbuf_out =   1.8000        
+ xi158.n1196__net1 =  13.0540n       
+ xi158.n1196__sbuf_out =   1.8000        
+ xi158.n1197__net1 =  13.0522n       
+ xi158.n1197__sbuf_out =   1.8000        
+ xi158.n1198__net1 =  13.0527n       
+ xi158.n1198__sbuf_out =   1.8000        
+ xi158.n1199__net1 =  13.0536n       
+ xi158.n1199__sbuf_out =   1.8000        
+ xi158.n119__net1 =  12.8979n       
+ xi158.n119__net17 =   1.8000        
+ xi158.n119__net7 =   7.3627n       
+ xi158.n119__sbuf_out =   1.8000        
+ xi158.n119__vddio1 =   1.8000        
+ xi158.n119__vss1 =   6.3562n       
+ xi158.n11__net1 =  12.8085n       
+ xi158.n11__net17 =   1.8000        
+ xi158.n11__net3 =   1.8000        
+ xi158.n11__net7 =   7.3358n       
+ xi158.n11__sbuf_out =   1.8000        
+ xi158.n11__vddio1 =   1.8000        
+ xi158.n11__vss1 = 400.8865p       
+ xi158.n1200__net1 =  13.0527n       
+ xi158.n1200__sbuf_out =   1.8000        
+ xi158.n1201__net1 =  13.0513n       
+ xi158.n1201__sbuf_out =   1.8000        
+ xi158.n1202__net1 =  13.0518n       
+ xi158.n1202__sbuf_out =   1.8000        
+ xi158.n1203__net1 =  13.0518n       
+ xi158.n1203__sbuf_out =   1.8000        
+ xi158.n1204__net1 =  13.0527n       
+ xi158.n1204__sbuf_out =   1.8000        
+ xi158.n1205__net1 =  13.0504n       
+ xi158.n1205__sbuf_out =   1.8000        
+ xi158.n1206__net1 =  13.0509n       
+ xi158.n1206__sbuf_out =   1.8000        
+ xi158.n1207__net1 =  13.0517n       
+ xi158.n1207__sbuf_out =   1.8000        
+ xi158.n1208__net1 =  13.0509n       
+ xi158.n1208__sbuf_out =   1.8000        
+ xi158.n1209__net1 =  13.0489n       
+ xi158.n1209__sbuf_out =   1.8000        
+ xi158.n120__net1 =  12.8988n       
+ xi158.n120__net17 =   1.8000        
+ xi158.n120__net7 =   7.3636n       
+ xi158.n120__sbuf_out =   1.8000        
+ xi158.n120__vddio1 =   1.8000        
+ xi158.n120__vss1 =   6.3495n       
+ xi158.n1210__net1 =  13.0494n       
+ xi158.n1210__sbuf_out =   1.8000        
+ xi158.n1211__net1 =  13.0494n       
+ xi158.n1211__sbuf_out =   1.8000        
+ xi158.n1212__net1 =  13.0503n       
+ xi158.n1212__sbuf_out =   1.8000        
+ xi158.n1213__net1 =  13.0475n       
+ xi158.n1213__sbuf_out =   1.8000        
+ xi158.n1214__net1 =  13.0480n       
+ xi158.n1214__sbuf_out =   1.8000        
+ xi158.n1215__net1 =  13.0489n       
+ xi158.n1215__sbuf_out =   1.8000        
+ xi158.n1216__net1 =  13.0480n       
+ xi158.n1216__sbuf_out =   1.8000        
+ xi158.n1217__net1 =  13.0454n       
+ xi158.n1217__sbuf_out =   1.8000        
+ xi158.n1218__net1 =  13.0459n       
+ xi158.n1218__sbuf_out =   1.8000        
+ xi158.n1219__net1 =  13.0459n       
+ xi158.n1219__sbuf_out =   1.8000        
+ xi158.n121__net1 =  12.8909n       
+ xi158.n121__net17 =   1.8000        
+ xi158.n121__net7 =   7.3608n       
+ xi158.n121__sbuf_out =   1.8000        
+ xi158.n121__vddio1 =   1.8000        
+ xi158.n121__vss1 =   6.3269n       
+ xi158.n1220__net1 =  13.0468n       
+ xi158.n1220__sbuf_out =   1.8000        
+ xi158.n1221__net1 =  13.0436n       
+ xi158.n1221__sbuf_out =   1.8000        
+ xi158.n1222__net1 =  13.0440n       
+ xi158.n1222__sbuf_out =   1.8000        
+ xi158.n1223__net1 =  13.0449n       
+ xi158.n1223__sbuf_out =   1.8000        
+ xi158.n1224__net1 =  13.0440n       
+ xi158.n1224__sbuf_out =   1.8000        
+ xi158.n1225__net1 =  13.0408n       
+ xi158.n1225__sbuf_out =   1.8000        
+ xi158.n1226__net1 =  13.0413n       
+ xi158.n1226__sbuf_out =   1.8000        
+ xi158.n1227__net1 =  13.0413n       
+ xi158.n1227__sbuf_out =   1.8000        
+ xi158.n1228__net1 =  13.0422n       
+ xi158.n1228__sbuf_out =   1.8000        
+ xi158.n1229__net1 =  13.0385n       
+ xi158.n1229__sbuf_out =   1.8000        
+ xi158.n122__net1 =  12.8910n       
+ xi158.n122__net17 =   1.8000        
+ xi158.n122__net7 =   7.3617n       
+ xi158.n122__sbuf_out =   1.8000        
+ xi158.n122__vddio1 =   1.8000        
+ xi158.n122__vss1 =   6.2826n       
+ xi158.n1230__net1 =  13.0390n       
+ xi158.n1230__sbuf_out =   1.8000        
+ xi158.n1231__net1 =  13.0399n       
+ xi158.n1231__sbuf_out =   1.8000        
+ xi158.n1232__net1 =  13.0390n       
+ xi158.n1232__sbuf_out =   1.8000        
+ xi158.n1233__net1 =  12.8285n       
+ xi158.n1233__sbuf_out =   1.8000        
+ xi158.n1234__net1 =  12.8276n       
+ xi158.n1234__sbuf_out =   1.8000        
+ xi158.n1235__net1 =  12.8271n       
+ xi158.n1235__sbuf_out =   1.8000        
+ xi158.n1236__net1 =  12.8276n       
+ xi158.n1236__sbuf_out =   1.8000        
+ xi158.n1237__net1 =  12.8197n       
+ xi158.n1237__sbuf_out =   1.8000        
+ xi158.n1238__net1 =  12.8197n       
+ xi158.n1238__sbuf_out =   1.8000        
+ xi158.n1239__net1 =  12.8192n       
+ xi158.n1239__sbuf_out =   1.8000        
+ xi158.n123__net1 =  12.8919n       
+ xi158.n123__net17 =   1.8000        
+ xi158.n123__net7 =   7.3583n       
+ xi158.n123__sbuf_out =   1.8000        
+ xi158.n123__vddio1 =   1.8000        
+ xi158.n123__vss1 =   6.5964n       
+ xi158.n1240__net1 =  12.8206n       
+ xi158.n1240__sbuf_out =   1.8000        
+ xi158.n1241__net1 =  12.8100n       
+ xi158.n1241__sbuf_out =   1.8000        
+ xi158.n1242__net1 =  12.8092n       
+ xi158.n1242__sbuf_out =   1.8000        
+ xi158.n1243__net1 =  12.8087n       
+ xi158.n1243__sbuf_out =   1.8000        
+ xi158.n1244__net1 =  12.8092n       
+ xi158.n1244__sbuf_out =   1.8000        
+ xi158.n1245__net1 =  12.8008n       
+ xi158.n1245__sbuf_out =   1.8000        
+ xi158.n1246__net1 =  12.8008n       
+ xi158.n1246__sbuf_out =   1.8000        
+ xi158.n1247__net1 =  12.8004n       
+ xi158.n1247__sbuf_out =   1.8000        
+ xi158.n1248__net1 =  12.8017n       
+ xi158.n1248__sbuf_out =   1.8000        
+ xi158.n1249__net1 =  12.7906n       
+ xi158.n1249__sbuf_out =   1.8000        
+ xi158.n124__net1 =  12.8910n       
+ xi158.n124__net17 =   1.8000        
+ xi158.n124__net7 =   7.3592n       
+ xi158.n124__sbuf_out =   1.8000        
+ xi158.n124__vddio1 =   1.8000        
+ xi158.n124__vss1 =   6.5966n       
+ xi158.n1250__net1 =  12.7897n       
+ xi158.n1250__sbuf_out =   1.8000        
+ xi158.n1251__net1 =  12.7892n       
+ xi158.n1251__sbuf_out =   1.8000        
+ xi158.n1252__net1 =  12.7897n       
+ xi158.n1252__sbuf_out =   1.8000        
+ xi158.n1253__net1 =  12.7809n       
+ xi158.n1253__sbuf_out =   1.8000        
+ xi158.n1254__net1 =  12.7809n       
+ xi158.n1254__sbuf_out =   1.8000        
+ xi158.n1255__net1 =  12.7804n       
+ xi158.n1255__sbuf_out =   1.8000        
+ xi158.n1256__net1 =  12.7818n       
+ xi158.n1256__sbuf_out =   1.8000        
+ xi158.n1257__net1 =  12.7701n       
+ xi158.n1257__sbuf_out =   1.8000        
+ xi158.n1258__net1 =  12.7692n       
+ xi158.n1258__sbuf_out =   1.8000        
+ xi158.n1259__net1 =  12.7688n       
+ xi158.n1259__sbuf_out =   1.8000        
+ xi158.n125__net1 =  12.8816n       
+ xi158.n125__net17 =   1.8000        
+ xi158.n125__net7 =   7.3551n       
+ xi158.n125__sbuf_out =   1.8000        
+ xi158.n125__vddio1 =   1.8000        
+ xi158.n125__vss1 =   6.5920n       
+ xi158.n1260__net1 =  12.7692n       
+ xi158.n1260__sbuf_out =   1.8000        
+ xi158.n1261__net1 =  12.7702n       
+ xi158.n1261__sbuf_out =   1.8000        
+ xi158.n1262__net1 =  12.7702n       
+ xi158.n1262__sbuf_out =   1.8000        
+ xi158.n1263__net1 =  12.7697n       
+ xi158.n1263__sbuf_out =   1.8000        
+ xi158.n1264__net1 =  12.7711n       
+ xi158.n1264__sbuf_out =   1.8000        
+ xi158.n1265__net1 =  12.7719n       
+ xi158.n1265__sbuf_out =   1.8000        
+ xi158.n1266__net1 =  12.7711n       
+ xi158.n1266__sbuf_out =   1.8000        
+ xi158.n1267__net1 =  12.7706n       
+ xi158.n1267__sbuf_out =   1.8000        
+ xi158.n1268__net1 =  12.7711n       
+ xi158.n1268__sbuf_out =   1.8000        
+ xi158.n1269__net1 =  12.7715n       
+ xi158.n1269__sbuf_out =   1.8000        
+ xi158.n126__net1 =  12.8816n       
+ xi158.n126__net17 =   1.8000        
+ xi158.n126__net7 =   7.3560n       
+ xi158.n126__sbuf_out =   1.8000        
+ xi158.n126__vddio1 =   1.8000        
+ xi158.n126__vss1 =   6.5921n       
+ xi158.n1270__net1 =  12.7715n       
+ xi158.n1270__sbuf_out =   1.8000        
+ xi158.n1271__net1 =  12.7710n       
+ xi158.n1271__sbuf_out =   1.8000        
+ xi158.n1272__net1 =  12.7724n       
+ xi158.n1272__sbuf_out =   1.8000        
+ xi158.n1273__net1 =  12.7727n       
+ xi158.n1273__sbuf_out =   1.8000        
+ xi158.n1274__net1 =  12.7718n       
+ xi158.n1274__sbuf_out =   1.8000        
+ xi158.n1275__net1 =  12.7713n       
+ xi158.n1275__sbuf_out =   1.8000        
+ xi158.n1276__net1 =  12.7718n       
+ xi158.n1276__sbuf_out =   1.8000        
+ xi158.n1277__net1 =  13.0240n       
+ xi158.n1277__sbuf_out =   1.8000        
+ xi158.n1278__net1 =  13.0231n       
+ xi158.n1278__sbuf_out =   1.8000        
+ xi158.n1279__net1 =  13.0227n       
+ xi158.n1279__sbuf_out =   1.8000        
+ xi158.n127__net1 =  12.8816n       
+ xi158.n127__net17 =   1.8000        
+ xi158.n127__net7 =   7.3513n       
+ xi158.n127__sbuf_out =   1.8000        
+ xi158.n127__vddio1 =   1.8000        
+ xi158.n127__vss1 =   6.5864n       
+ xi158.n1280__net1 =  13.0231n       
+ xi158.n1280__sbuf_out =   1.8000        
+ xi158.n1281__net1 =  13.0204n       
+ xi158.n1281__sbuf_out =   1.8000        
+ xi158.n1282__net1 =  13.0204n       
+ xi158.n1282__sbuf_out =   1.8000        
+ xi158.n1283__net1 =  13.0199n       
+ xi158.n1283__sbuf_out =   1.8000        
+ xi158.n1284__net1 =  13.0213n       
+ xi158.n1284__sbuf_out =   1.8000        
+ xi158.n1285__net1 =  13.0173n       
+ xi158.n1285__sbuf_out =   1.8000        
+ xi158.n1286__net1 =  13.0165n       
+ xi158.n1286__sbuf_out =   1.8000        
+ xi158.n1287__net1 =  13.0160n       
+ xi158.n1287__sbuf_out =   1.8000        
+ xi158.n1288__net1 =  13.0165n       
+ xi158.n1288__sbuf_out =   1.8000        
+ xi158.n1289__net1 =  13.0132n       
+ xi158.n1289__sbuf_out =   1.8000        
+ xi158.n128__net1 =  12.8825n       
+ xi158.n128__net17 =   1.8000        
+ xi158.n128__net7 =   7.3522n       
+ xi158.n128__sbuf_out =   1.8000        
+ xi158.n128__vddio1 =   1.8000        
+ xi158.n128__vss1 =   6.5865n       
+ xi158.n1290__net1 =  13.0132n       
+ xi158.n1290__sbuf_out =   1.8000        
+ xi158.n1291__net1 =  13.0127n       
+ xi158.n1291__sbuf_out =   1.8000        
+ xi158.n1292__net1 =  13.0141n       
+ xi158.n1292__sbuf_out =   1.8000        
+ xi158.n1293__net1 =  13.0096n       
+ xi158.n1293__sbuf_out =   1.8000        
+ xi158.n1294__net1 =  13.0087n       
+ xi158.n1294__sbuf_out =   1.8000        
+ xi158.n1295__net1 =  13.0082n       
+ xi158.n1295__sbuf_out =   1.8000        
+ xi158.n1296__net1 =  13.0087n       
+ xi158.n1296__sbuf_out =   1.8000        
+ xi158.n1297__net1 =  13.0050n       
+ xi158.n1297__sbuf_out =   1.8000        
+ xi158.n1298__net1 =  13.0050n       
+ xi158.n1298__sbuf_out =   1.8000        
+ xi158.n1299__net1 =  13.0045n       
+ xi158.n1299__sbuf_out =   1.8000        
+ xi158.n129__net1 =  12.8742n       
+ xi158.n129__net17 =   1.8000        
+ xi158.n129__net7 =   7.3469n       
+ xi158.n129__sbuf_out =   1.8000        
+ xi158.n129__vddio1 =   1.8000        
+ xi158.n129__vss1 =   6.5790n       
+ xi158.n12__net1 =  12.8090n       
+ xi158.n12__net17 =   1.8000        
+ xi158.n12__net3 =   1.8000        
+ xi158.n12__net7 =   7.3294n       
+ xi158.n12__sbuf_out =   1.8000        
+ xi158.n12__vddio1 =   1.8000        
+ xi158.n12__vss1 = 121.8668p       
+ xi158.n1300__net1 =  13.0059n       
+ xi158.n1300__sbuf_out =   1.8000        
+ xi158.n1301__net1 =  13.0008n       
+ xi158.n1301__sbuf_out =   1.8000        
+ xi158.n1302__net1 =  12.9999n       
+ xi158.n1302__sbuf_out =   1.8000        
+ xi158.n1303__net1 =  12.9994n       
+ xi158.n1303__sbuf_out =   1.8000        
+ xi158.n1304__net1 =  12.9999n       
+ xi158.n1304__sbuf_out =   1.8000        
+ xi158.n1305__net1 =  12.9958n       
+ xi158.n1305__sbuf_out =   1.8000        
+ xi158.n1306__net1 =  12.9958n       
+ xi158.n1306__sbuf_out =   1.8000        
+ xi158.n1307__net1 =  12.9953n       
+ xi158.n1307__sbuf_out =   1.8000        
+ xi158.n1308__net1 =  12.9967n       
+ xi158.n1308__sbuf_out =   1.8000        
+ xi158.n1309__net1 =  12.9909n       
+ xi158.n1309__sbuf_out =   1.8000        
+ xi158.n130__net1 =  12.8742n       
+ xi158.n130__net17 =   1.8000        
+ xi158.n130__net7 =   7.3478n       
+ xi158.n130__sbuf_out =   1.8000        
+ xi158.n130__vddio1 =   1.8000        
+ xi158.n130__vss1 =   6.5791n       
+ xi158.n1310__net1 =  12.9901n       
+ xi158.n1310__sbuf_out =   1.8000        
+ xi158.n1311__net1 =  12.9896n       
+ xi158.n1311__sbuf_out =   1.8000        
+ xi158.n1312__net1 =  12.9901n       
+ xi158.n1312__sbuf_out =   1.8000        
+ xi158.n1313__net1 =  12.9854n       
+ xi158.n1313__sbuf_out =   1.8000        
+ xi158.n1314__net1 =  12.9854n       
+ xi158.n1314__sbuf_out =   1.8000        
+ xi158.n1315__net1 =  12.9850n       
+ xi158.n1315__sbuf_out =   1.8000        
+ xi158.n1316__net1 =  12.9863n       
+ xi158.n1316__sbuf_out =   1.8000        
+ xi158.n1317__net1 =  12.9800n       
+ xi158.n1317__sbuf_out =   1.8000        
+ xi158.n1318__net1 =  12.9791n       
+ xi158.n1318__sbuf_out =   1.8000        
+ xi158.n1319__net1 =  12.9786n       
+ xi158.n1319__sbuf_out =   1.8000        
+ xi158.n131__net1 =  12.8751n       
+ xi158.n131__net17 =   1.8000        
+ xi158.n131__net7 =   7.3418n       
+ xi158.n131__sbuf_out =   1.8000        
+ xi158.n131__vddio1 =   1.8000        
+ xi158.n131__vss1 =   6.5687n       
+ xi158.n1320__net1 =  12.9791n       
+ xi158.n1320__sbuf_out =   1.8000        
+ xi158.n1321__net1 =  12.9467n       
+ xi158.n1321__sbuf_out =   1.8000        
+ xi158.n1322__net1 =  12.9472n       
+ xi158.n1322__sbuf_out =   1.8000        
+ xi158.n1323__net1 =  12.9481n       
+ xi158.n1323__sbuf_out =   1.8000        
+ xi158.n1324__net1 =  12.9472n       
+ xi158.n1324__sbuf_out =   1.8000        
+ xi158.n1325__net1 =  12.9398n       
+ xi158.n1325__sbuf_out =   1.8000        
+ xi158.n1326__net1 =  12.9402n       
+ xi158.n1326__sbuf_out =   1.8000        
+ xi158.n1327__net1 =  12.9402n       
+ xi158.n1327__sbuf_out =   1.8000        
+ xi158.n1328__net1 =  12.9411n       
+ xi158.n1328__sbuf_out =   1.8000        
+ xi158.n1329__net1 =  12.9342n       
+ xi158.n1329__sbuf_out =   1.8000        
+ xi158.n132__net1 =  12.8742n       
+ xi158.n132__net17 =   1.8000        
+ xi158.n132__net7 =   7.3427n       
+ xi158.n132__sbuf_out =   1.8000        
+ xi158.n132__vddio1 =   1.8000        
+ xi158.n132__vss1 =   6.5688n       
+ xi158.n1330__net1 =  12.9347n       
+ xi158.n1330__sbuf_out =   1.8000        
+ xi158.n1331__net1 =  12.9356n       
+ xi158.n1331__sbuf_out =   1.8000        
+ xi158.n1332__net1 =  12.9347n       
+ xi158.n1332__sbuf_out =   1.8000        
+ xi158.n1333__net1 =  12.9267n       
+ xi158.n1333__sbuf_out =   1.8000        
+ xi158.n1334__net1 =  12.9272n       
+ xi158.n1334__sbuf_out =   1.8000        
+ xi158.n1335__net1 =  12.9272n       
+ xi158.n1335__sbuf_out =   1.8000        
+ xi158.n1336__net1 =  12.9281n       
+ xi158.n1336__sbuf_out =   1.8000        
+ xi158.n1337__net1 =  12.9207n       
+ xi158.n1337__sbuf_out =   1.8000        
+ xi158.n1338__net1 =  12.9212n       
+ xi158.n1338__sbuf_out =   1.8000        
+ xi158.n1339__net1 =  12.9221n       
+ xi158.n1339__sbuf_out =   1.8000        
+ xi158.n133__net1 =  13.0535n       
+ xi158.n133__net17 =   1.8000        
+ xi158.n133__net7 =   7.3362n       
+ xi158.n133__sbuf_out =   1.8000        
+ xi158.n133__vddio1 =   1.8000        
+ xi158.n133__vss1 =   6.5554n       
+ xi158.n1340__net1 =  12.9212n       
+ xi158.n1340__sbuf_out =   1.8000        
+ xi158.n1341__net1 =  12.9126n       
+ xi158.n1341__sbuf_out =   1.8000        
+ xi158.n1342__net1 =  12.9131n       
+ xi158.n1342__sbuf_out =   1.8000        
+ xi158.n1343__net1 =  12.9131n       
+ xi158.n1343__sbuf_out =   1.8000        
+ xi158.n1344__net1 =  12.9139n       
+ xi158.n1344__sbuf_out =   1.8000        
+ xi158.n1345__net1 =  12.9061n       
+ xi158.n1345__sbuf_out =   1.8000        
+ xi158.n1346__net1 =  12.9066n       
+ xi158.n1346__sbuf_out =   1.8000        
+ xi158.n1347__net1 =  12.9075n       
+ xi158.n1347__sbuf_out =   1.8000        
+ xi158.n1348__net1 =  12.9066n       
+ xi158.n1348__sbuf_out =   1.8000        
+ xi158.n1349__net1 =  12.8974n       
+ xi158.n1349__sbuf_out =   1.8000        
+ xi158.n134__net1 =  13.0535n       
+ xi158.n134__net17 =   1.8000        
+ xi158.n134__net7 =   7.3370n       
+ xi158.n134__sbuf_out =   1.8000        
+ xi158.n134__vddio1 =   1.8000        
+ xi158.n134__vss1 =   6.5555n       
+ xi158.n1350__net1 =  12.8978n       
+ xi158.n1350__sbuf_out =   1.8000        
+ xi158.n1351__net1 =  12.8978n       
+ xi158.n1351__sbuf_out =   1.8000        
+ xi158.n1352__net1 =  12.8987n       
+ xi158.n1352__sbuf_out =   1.8000        
+ xi158.n1353__net1 =  12.8904n       
+ xi158.n1353__sbuf_out =   1.8000        
+ xi158.n1354__net1 =  12.8909n       
+ xi158.n1354__sbuf_out =   1.8000        
+ xi158.n1355__net1 =  12.8918n       
+ xi158.n1355__sbuf_out =   1.8000        
+ xi158.n1356__net1 =  12.8909n       
+ xi158.n1356__sbuf_out =   1.8000        
+ xi158.n1357__net1 =  12.8811n       
+ xi158.n1357__sbuf_out =   1.8000        
+ xi158.n1358__net1 =  12.8816n       
+ xi158.n1358__sbuf_out =   1.8000        
+ xi158.n1359__net1 =  12.8816n       
+ xi158.n1359__sbuf_out =   1.8000        
+ xi158.n135__net1 =  13.0544n       
+ xi158.n135__net17 =   1.8000        
+ xi158.n135__net7 =   7.3298n       
+ xi158.n135__sbuf_out =   1.8000        
+ xi158.n135__vddio1 =   1.8000        
+ xi158.n135__vss1 =   6.5380n       
+ xi158.n1360__net1 =  12.8825n       
+ xi158.n1360__sbuf_out =   1.8000        
+ xi158.n1361__net1 =  12.8737n       
+ xi158.n1361__sbuf_out =   1.8000        
+ xi158.n1362__net1 =  12.8742n       
+ xi158.n1362__sbuf_out =   1.8000        
+ xi158.n1363__net1 =  12.8751n       
+ xi158.n1363__sbuf_out =   1.8000        
+ xi158.n1364__net1 =  12.8742n       
+ xi158.n1364__sbuf_out =   1.8000        
+ xi158.n1365__net1 =  13.0529n       
+ xi158.n1365__sbuf_out =   1.8000        
+ xi158.n1366__net1 =  13.0534n       
+ xi158.n1366__sbuf_out =   1.8000        
+ xi158.n1367__net1 =  13.0543n       
+ xi158.n1367__sbuf_out =   1.8000        
+ xi158.n1368__net1 =  13.0534n       
+ xi158.n1368__sbuf_out =   1.8000        
+ xi158.n1369__net1 =  13.0526n       
+ xi158.n1369__sbuf_out =   1.8000        
+ xi158.n136__net1 =  13.0535n       
+ xi158.n136__net17 =   1.8000        
+ xi158.n136__net7 =   7.3306n       
+ xi158.n136__sbuf_out =   1.8000        
+ xi158.n136__vddio1 =   1.8000        
+ xi158.n136__vss1 =   6.5381n       
+ xi158.n1370__net1 =  13.0531n       
+ xi158.n1370__sbuf_out =   1.8000        
+ xi158.n1371__net1 =  13.0531n       
+ xi158.n1371__sbuf_out =   1.8000        
+ xi158.n1372__net1 =  13.0540n       
+ xi158.n1372__sbuf_out =   1.8000        
+ xi158.n1373__net1 =  13.0522n       
+ xi158.n1373__sbuf_out =   1.8000        
+ xi158.n1374__net1 =  13.0527n       
+ xi158.n1374__sbuf_out =   1.8000        
+ xi158.n1375__net1 =  13.0536n       
+ xi158.n1375__sbuf_out =   1.8000        
+ xi158.n1376__net1 =  13.0527n       
+ xi158.n1376__sbuf_out =   1.8000        
+ xi158.n1377__net1 =  13.0513n       
+ xi158.n1377__sbuf_out =   1.8000        
+ xi158.n1378__net1 =  13.0518n       
+ xi158.n1378__sbuf_out =   1.8000        
+ xi158.n1379__net1 =  13.0518n       
+ xi158.n1379__sbuf_out =   1.8000        
+ xi158.n137__net1 =  13.0532n       
+ xi158.n137__net17 =   1.8000        
+ xi158.n137__net7 =   7.3854n       
+ xi158.n137__sbuf_out =   1.8000        
+ xi158.n137__vddio1 =   1.8000        
+ xi158.n137__vss1 =   6.4229n       
+ xi158.n1380__net1 =  13.0527n       
+ xi158.n1380__sbuf_out =   1.8000        
+ xi158.n1381__net1 =  13.0504n       
+ xi158.n1381__sbuf_out =   1.8000        
+ xi158.n1382__net1 =  13.0508n       
+ xi158.n1382__sbuf_out =   1.8000        
+ xi158.n1383__net1 =  13.0517n       
+ xi158.n1383__sbuf_out =   1.8000        
+ xi158.n1384__net1 =  13.0508n       
+ xi158.n1384__sbuf_out =   1.8000        
+ xi158.n1385__net1 =  13.0489n       
+ xi158.n1385__sbuf_out =   1.8000        
+ xi158.n1386__net1 =  13.0493n       
+ xi158.n1386__sbuf_out =   1.8000        
+ xi158.n1387__net1 =  13.0493n       
+ xi158.n1387__sbuf_out =   1.8000        
+ xi158.n1388__net1 =  13.0502n       
+ xi158.n1388__sbuf_out =   1.8000        
+ xi158.n1389__net1 =  13.0475n       
+ xi158.n1389__sbuf_out =   1.8000        
+ xi158.n138__net1 =  13.0532n       
+ xi158.n138__net17 =   1.8000        
+ xi158.n138__net7 =   7.3224n       
+ xi158.n138__sbuf_out =   1.8000        
+ xi158.n138__vddio1 =   1.8000        
+ xi158.n138__vss1 =   6.4230n       
+ xi158.n1390__net1 =  13.0480n       
+ xi158.n1390__sbuf_out =   1.8000        
+ xi158.n1391__net1 =  13.0488n       
+ xi158.n1391__sbuf_out =   1.8000        
+ xi158.n1392__net1 =  13.0480n       
+ xi158.n1392__sbuf_out =   1.8000        
+ xi158.n1393__net1 =  13.0454n       
+ xi158.n1393__sbuf_out =   1.8000        
+ xi158.n1394__net1 =  13.0459n       
+ xi158.n1394__sbuf_out =   1.8000        
+ xi158.n1395__net1 =  13.0459n       
+ xi158.n1395__sbuf_out =   1.8000        
+ xi158.n1396__net1 =  13.0468n       
+ xi158.n1396__sbuf_out =   1.8000        
+ xi158.n1397__net1 =  13.0435n       
+ xi158.n1397__sbuf_out =   1.8000        
+ xi158.n1398__net1 =  13.0440n       
+ xi158.n1398__sbuf_out =   1.8000        
+ xi158.n1399__net1 =  13.0449n       
+ xi158.n1399__sbuf_out =   1.8000        
+ xi158.n139__net1 =  13.0532n       
+ xi158.n139__net17 =   1.8000        
+ xi158.n139__net7 =   7.3220n       
+ xi158.n139__sbuf_out =   1.8000        
+ xi158.n139__vss1 =   5.2464n       
+ xi158.n13__net1 =  12.8007n       
+ xi158.n13__net17 =   1.8000        
+ xi158.n13__net3 =   1.8000        
+ xi158.n13__net7 =   7.3281n       
+ xi158.n13__sbuf_out =   1.8000        
+ xi158.n1400__net1 =  13.0440n       
+ xi158.n1400__sbuf_out =   1.8000        
+ xi158.n1401__net1 =  13.0408n       
+ xi158.n1401__sbuf_out =   1.8000        
+ xi158.n1402__net1 =  13.0413n       
+ xi158.n1402__sbuf_out =   1.8000        
+ xi158.n1403__net1 =  13.0413n       
+ xi158.n1403__sbuf_out =   1.8000        
+ xi158.n1404__net1 =  13.0422n       
+ xi158.n1404__sbuf_out =   1.8000        
+ xi158.n1405__net1 =  13.0385n       
+ xi158.n1405__sbuf_out =   1.8000        
+ xi158.n1406__net1 =  13.0390n       
+ xi158.n1406__sbuf_out =   1.8000        
+ xi158.n1407__net1 =  13.0399n       
+ xi158.n1407__sbuf_out =   1.8000        
+ xi158.n1408__net1 =  13.0390n       
+ xi158.n1408__sbuf_out =   1.8000        
+ xi158.n1409__net1 =  12.8285n       
+ xi158.n1409__sbuf_out =   1.8000        
+ xi158.n140__net1 =  13.0541n       
+ xi158.n140__net17 =   1.8000        
+ xi158.n140__net7 =   7.3215n       
+ xi158.n140__sbuf_out =   1.8000        
+ xi158.n140__vddio1 =   1.8000        
+ xi158.n140__vss1 =   5.2759n       
+ xi158.n1410__net1 =  12.8276n       
+ xi158.n1410__sbuf_out =   1.8000        
+ xi158.n1411__net1 =  12.8271n       
+ xi158.n1411__sbuf_out =   1.8000        
+ xi158.n1412__net1 =  12.8276n       
+ xi158.n1412__sbuf_out =   1.8000        
+ xi158.n1413__net1 =  12.8197n       
+ xi158.n1413__sbuf_out =   1.8000        
+ xi158.n1414__net1 =  12.8197n       
+ xi158.n1414__sbuf_out =   1.8000        
+ xi158.n1415__net1 =  12.8192n       
+ xi158.n1415__sbuf_out =   1.8000        
+ xi158.n1416__net1 =  12.8206n       
+ xi158.n1416__sbuf_out =   1.8000        
+ xi158.n1417__net1 =  12.8101n       
+ xi158.n1417__sbuf_out =   1.8000        
+ xi158.n1418__net1 =  12.8092n       
+ xi158.n1418__sbuf_out =   1.8000        
+ xi158.n1419__net1 =  12.8087n       
+ xi158.n1419__sbuf_out =   1.8000        
+ xi158.n141__net1 =  13.0527n       
+ xi158.n141__net17 =   1.8000        
+ xi158.n141__net7 =   7.3210n       
+ xi158.n141__sbuf_out =   1.8000        
+ xi158.n141__vddio1 =   1.8000        
+ xi158.n141__vss1 =   5.2732n       
+ xi158.n1420__net1 =  12.8092n       
+ xi158.n1420__sbuf_out =   1.8000        
+ xi158.n1421__net1 =  12.8008n       
+ xi158.n1421__sbuf_out =   1.8000        
+ xi158.n1422__net1 =  12.8008n       
+ xi158.n1422__sbuf_out =   1.8000        
+ xi158.n1423__net1 =  12.8004n       
+ xi158.n1423__sbuf_out =   1.8000        
+ xi158.n1424__net1 =  12.8017n       
+ xi158.n1424__sbuf_out =   1.8000        
+ xi158.n1425__net1 =  12.7906n       
+ xi158.n1425__sbuf_out =   1.8000        
+ xi158.n1426__net1 =  12.7897n       
+ xi158.n1426__sbuf_out =   1.8000        
+ xi158.n1427__net1 =  12.7892n       
+ xi158.n1427__sbuf_out =   1.8000        
+ xi158.n1428__net1 =  12.7897n       
+ xi158.n1428__sbuf_out =   1.8000        
+ xi158.n1429__net1 =  12.7809n       
+ xi158.n1429__sbuf_out =   1.8000        
+ xi158.n142__net1 =  13.0527n       
+ xi158.n142__net17 =   1.8000        
+ xi158.n142__net7 =   7.3206n       
+ xi158.n142__sbuf_out =   1.8000        
+ xi158.n142__vddio1 =   1.8000        
+ xi158.n142__vss1 =   5.2668n       
+ xi158.n1430__net1 =  12.7809n       
+ xi158.n1430__sbuf_out =   1.8000        
+ xi158.n1431__net1 =  12.7804n       
+ xi158.n1431__sbuf_out =   1.8000        
+ xi158.n1432__net1 =  12.7818n       
+ xi158.n1432__sbuf_out =   1.8000        
+ xi158.n1433__net1 =  12.7701n       
+ xi158.n1433__sbuf_out =   1.8000        
+ xi158.n1434__net1 =  12.7693n       
+ xi158.n1434__sbuf_out =   1.8000        
+ xi158.n1435__net1 =  12.7688n       
+ xi158.n1435__sbuf_out =   1.8000        
+ xi158.n1436__net1 =  12.7693n       
+ xi158.n1436__sbuf_out =   1.8000        
+ xi158.n1437__net1 =  12.7702n       
+ xi158.n1437__sbuf_out =   1.8000        
+ xi158.n1438__net1 =  12.7702n       
+ xi158.n1438__sbuf_out =   1.8000        
+ xi158.n1439__net1 =  12.7697n       
+ xi158.n1439__sbuf_out =   1.8000        
+ xi158.n143__net1 =  13.0536n       
+ xi158.n143__net17 =   1.8000        
+ xi158.n143__net7 =   7.3204n       
+ xi158.n143__sbuf_out =   1.8000        
+ xi158.n143__vddio1 =   1.8000        
+ xi158.n143__vss1 =   5.2644n       
+ xi158.n1440__net1 =  12.7711n       
+ xi158.n1440__sbuf_out =   1.8000        
+ xi158.n1441__net1 =  12.7720n       
+ xi158.n1441__sbuf_out =   1.8000        
+ xi158.n1442__net1 =  12.7711n       
+ xi158.n1442__sbuf_out =   1.8000        
+ xi158.n1443__net1 =  12.7706n       
+ xi158.n1443__sbuf_out =   1.8000        
+ xi158.n1444__net1 =  12.7711n       
+ xi158.n1444__sbuf_out =   1.8000        
+ xi158.n1445__net1 =  12.7715n       
+ xi158.n1445__sbuf_out =   1.8000        
+ xi158.n1446__net1 =  12.7715n       
+ xi158.n1446__sbuf_out =   1.8000        
+ xi158.n1447__net1 =  12.7711n       
+ xi158.n1447__sbuf_out =   1.8000        
+ xi158.n1448__net1 =  12.7724n       
+ xi158.n1448__sbuf_out =   1.8000        
+ xi158.n1449__net1 =  12.7727n       
+ xi158.n1449__sbuf_out =   1.8000        
+ xi158.n144__net1 =  13.0527n       
+ xi158.n144__net17 =   1.8000        
+ xi158.n144__net7 =   7.1156n       
+ xi158.n144__sbuf_out =   1.8000        
+ xi158.n144__vddio1 =   1.8000        
+ xi158.n144__vss1 =   5.2580n       
+ xi158.n1450__net1 =  12.7718n       
+ xi158.n1450__sbuf_out =   1.8000        
+ xi158.n1451__net1 =  12.7714n       
+ xi158.n1451__sbuf_out =   1.8000        
+ xi158.n1452__net1 =  12.7718n       
+ xi158.n1452__sbuf_out =   1.8000        
+ xi158.n1453__net1 =  13.0240n       
+ xi158.n1453__sbuf_out =   1.8000        
+ xi158.n1454__net1 =  13.0232n       
+ xi158.n1454__sbuf_out =   1.8000        
+ xi158.n1455__net1 =  13.0227n       
+ xi158.n1455__sbuf_out =   1.8000        
+ xi158.n1456__net1 =  13.0232n       
+ xi158.n1456__sbuf_out =   1.8000        
+ xi158.n1457__net1 =  13.0204n       
+ xi158.n1457__sbuf_out =   1.8000        
+ xi158.n1458__net1 =  13.0204n       
+ xi158.n1458__sbuf_out =   1.8000        
+ xi158.n1459__net1 =  13.0199n       
+ xi158.n1459__sbuf_out =   1.8000        
+ xi158.n145__net1 =  13.0518n       
+ xi158.n145__net17 =   1.8000        
+ xi158.n145__net7 =   7.1442n       
+ xi158.n145__sbuf_out =   1.8000        
+ xi158.n145__vddio1 =   1.8000        
+ xi158.n145__vss1 =   5.2457n       
+ xi158.n1460__net1 =  13.0213n       
+ xi158.n1460__sbuf_out =   1.8000        
+ xi158.n1461__net1 =  13.0174n       
+ xi158.n1461__sbuf_out =   1.8000        
+ xi158.n1462__net1 =  13.0165n       
+ xi158.n1462__sbuf_out =   1.8000        
+ xi158.n1463__net1 =  13.0160n       
+ xi158.n1463__sbuf_out =   1.8000        
+ xi158.n1464__net1 =  13.0165n       
+ xi158.n1464__sbuf_out =   1.8000        
+ xi158.n1465__net1 =  13.0132n       
+ xi158.n1465__sbuf_out =   1.8000        
+ xi158.n1466__net1 =  13.0132n       
+ xi158.n1466__sbuf_out =   1.8000        
+ xi158.n1467__net1 =  13.0128n       
+ xi158.n1467__sbuf_out =   1.8000        
+ xi158.n1468__net1 =  13.0141n       
+ xi158.n1468__sbuf_out =   1.8000        
+ xi158.n1469__net1 =  13.0096n       
+ xi158.n1469__sbuf_out =   1.8000        
+ xi158.n146__net1 =  13.0518n       
+ xi158.n146__net17 =   1.8000        
+ xi158.n146__net7 =   7.3229n       
+ xi158.n146__sbuf_out =   1.8000        
+ xi158.n146__vddio1 =   1.8000        
+ xi158.n146__vss1 =   5.2297n       
+ xi158.n1470__net1 =  13.0087n       
+ xi158.n1470__sbuf_out =   1.8000        
+ xi158.n1471__net1 =  13.0083n       
+ xi158.n1471__sbuf_out =   1.8000        
+ xi158.n1472__net1 =  13.0087n       
+ xi158.n1472__sbuf_out =   1.8000        
+ xi158.n1473__net1 =  13.0050n       
+ xi158.n1473__sbuf_out =   1.8000        
+ xi158.n1474__net1 =  13.0050n       
+ xi158.n1474__sbuf_out =   1.8000        
+ xi158.n1475__net1 =  13.0046n       
+ xi158.n1475__sbuf_out =   1.8000        
+ xi158.n1476__net1 =  13.0059n       
+ xi158.n1476__sbuf_out =   1.8000        
+ xi158.n1477__net1 =  13.0008n       
+ xi158.n1477__sbuf_out =   1.8000        
+ xi158.n1478__net1 =  12.9999n       
+ xi158.n1478__sbuf_out =   1.8000        
+ xi158.n1479__net1 =  12.9995n       
+ xi158.n1479__sbuf_out =   1.8000        
+ xi158.n147__net1 =  13.0518n       
+ xi158.n147__net17 =   1.8000        
+ xi158.n147__net7 =   7.3232n       
+ xi158.n147__sbuf_out =   1.8000        
+ xi158.n147__vddio1 =   1.8000        
+ xi158.n147__vss1 =   5.2166n       
+ xi158.n1480__net1 =  12.9999n       
+ xi158.n1480__sbuf_out =   1.8000        
+ xi158.n1481__net1 =  12.9958n       
+ xi158.n1481__sbuf_out =   1.8000        
+ xi158.n1482__net1 =  12.9958n       
+ xi158.n1482__sbuf_out =   1.8000        
+ xi158.n1483__net1 =  12.9953n       
+ xi158.n1483__sbuf_out =   1.8000        
+ xi158.n1484__net1 =  12.9967n       
+ xi158.n1484__sbuf_out =   1.8000        
+ xi158.n1485__net1 =  12.9910n       
+ xi158.n1485__sbuf_out =   1.8000        
+ xi158.n1486__net1 =  12.9901n       
+ xi158.n1486__sbuf_out =   1.8000        
+ xi158.n1487__net1 =  12.9896n       
+ xi158.n1487__sbuf_out =   1.8000        
+ xi158.n1488__net1 =  12.9901n       
+ xi158.n1488__sbuf_out =   1.8000        
+ xi158.n1489__net1 =  12.9855n       
+ xi158.n1489__sbuf_out =   1.8000        
+ xi158.n148__net1 =  13.0527n       
+ xi158.n148__net17 =   1.8000        
+ xi158.n148__sbuf_out =   1.8000        
+ xi158.n148__vddio1 =   1.8000        
+ xi158.n148__vss1 =   5.2087n       
+ xi158.n1490__net1 =  12.9855n       
+ xi158.n1490__sbuf_out =   1.8000        
+ xi158.n1491__net1 =  12.9850n       
+ xi158.n1491__sbuf_out =   1.8000        
+ xi158.n1492__net1 =  12.9863n       
+ xi158.n1492__sbuf_out =   1.8000        
+ xi158.n1493__net1 =  12.9800n       
+ xi158.n1493__sbuf_out =   1.8000        
+ xi158.n1494__net1 =  12.9791n       
+ xi158.n1494__sbuf_out =   1.8000        
+ xi158.n1495__net1 =  12.9787n       
+ xi158.n1495__sbuf_out =   1.8000        
+ xi158.n1496__net1 =  12.9791n       
+ xi158.n1496__sbuf_out =   1.8000        
+ xi158.n1497__net1 =  12.9467n       
+ xi158.n1497__sbuf_out =   1.8000        
+ xi158.n1498__net1 =  12.9472n       
+ xi158.n1498__sbuf_out =   1.8000        
+ xi158.n1499__net1 =  12.9480n       
+ xi158.n1499__sbuf_out =   1.8000        
+ xi158.n149__net1 =  13.0509n       
+ xi158.n149__net17 =   1.8000        
+ xi158.n149__net7 =   7.1396n       
+ xi158.n149__sbuf_out =   1.8000        
+ xi158.n149__vddio1 =   1.8000        
+ xi158.n149__vss1 =   5.1895n       
+ xi158.n14__net1 =  12.8007n       
+ xi158.n14__net17 =   1.8000        
+ xi158.n14__net3 =   1.8000        
+ xi158.n14__net7 =   7.3651n       
+ xi158.n14__sbuf_out =   1.8000        
+ xi158.n14__vddio1 =   1.8000        
+ xi158.n14__vss1 =  65.7394p       
+ xi158.n1500__net1 =  12.9472n       
+ xi158.n1500__sbuf_out =   1.8000        
+ xi158.n1501__net1 =  12.9397n       
+ xi158.n1501__sbuf_out =   1.8000        
+ xi158.n1502__net1 =  12.9402n       
+ xi158.n1502__sbuf_out =   1.8000        
+ xi158.n1503__net1 =  12.9402n       
+ xi158.n1503__sbuf_out =   1.8000        
+ xi158.n1504__net1 =  12.9411n       
+ xi158.n1504__sbuf_out =   1.8000        
+ xi158.n1505__net1 =  12.9342n       
+ xi158.n1505__sbuf_out =   1.8000        
+ xi158.n1506__net1 =  12.9347n       
+ xi158.n1506__sbuf_out =   1.8000        
+ xi158.n1507__net1 =  12.9356n       
+ xi158.n1507__sbuf_out =   1.8000        
+ xi158.n1508__net1 =  12.9347n       
+ xi158.n1508__sbuf_out =   1.8000        
+ xi158.n1509__net1 =  12.9267n       
+ xi158.n1509__sbuf_out =   1.8000        
+ xi158.n150__net1 =  13.0509n       
+ xi158.n150__net17 =   1.8000        
+ xi158.n150__net7 =   7.3849n       
+ xi158.n150__sbuf_out =   1.8000        
+ xi158.n150__vddio1 =   1.8000        
+ xi158.n150__vss1 =   5.2330n       
+ xi158.n1510__net1 =  12.9272n       
+ xi158.n1510__sbuf_out =   1.8000        
+ xi158.n1511__net1 =  12.9272n       
+ xi158.n1511__sbuf_out =   1.8000        
+ xi158.n1512__net1 =  12.9281n       
+ xi158.n1512__sbuf_out =   1.8000        
+ xi158.n1513__net1 =  12.9207n       
+ xi158.n1513__sbuf_out =   1.8000        
+ xi158.n1514__net1 =  12.9212n       
+ xi158.n1514__sbuf_out =   1.8000        
+ xi158.n1515__net1 =  12.9220n       
+ xi158.n1515__sbuf_out =   1.8000        
+ xi158.n1516__net1 =  12.9212n       
+ xi158.n1516__sbuf_out =   1.8000        
+ xi158.n1517__net1 =  12.9126n       
+ xi158.n1517__sbuf_out =   1.8000        
+ xi158.n1518__net1 =  12.9130n       
+ xi158.n1518__sbuf_out =   1.8000        
+ xi158.n1519__net1 =  12.9130n       
+ xi158.n1519__sbuf_out =   1.8000        
+ xi158.n151__net1 =  13.0518n       
+ xi158.n151__net17 =   1.8000        
+ xi158.n151__net7 =   7.1340n       
+ xi158.n151__sbuf_out =   1.8000        
+ xi158.n151__vddio1 =   1.8000        
+ xi158.n151__vss1 =   5.5212n       
+ xi158.n1520__net1 =  12.9139n       
+ xi158.n1520__sbuf_out =   1.8000        
+ xi158.n1521__net1 =  12.9061n       
+ xi158.n1521__sbuf_out =   1.8000        
+ xi158.n1522__net1 =  12.9066n       
+ xi158.n1522__sbuf_out =   1.8000        
+ xi158.n1523__net1 =  12.9074n       
+ xi158.n1523__sbuf_out =   1.8000        
+ xi158.n1524__net1 =  12.9066n       
+ xi158.n1524__sbuf_out =   1.8000        
+ xi158.n1525__net1 =  12.8973n       
+ xi158.n1525__sbuf_out =   1.8000        
+ xi158.n1526__net1 =  12.8978n       
+ xi158.n1526__sbuf_out =   1.8000        
+ xi158.n1527__net1 =  12.8978n       
+ xi158.n1527__sbuf_out =   1.8000        
+ xi158.n1528__net1 =  12.8987n       
+ xi158.n1529__net1 =  12.8904n       
+ xi158.n1529__sbuf_out =   1.8000        
+ xi158.n152__net1 =  13.0509n       
+ xi158.n152__net17 =   1.8000        
+ xi158.n152__net7 =   7.3844n       
+ xi158.n152__sbuf_out =   1.8000        
+ xi158.n152__vddio1 =   1.8000        
+ xi158.n152__vss1 =   5.4987n       
+ xi158.n1530__net1 =  12.8909n       
+ xi158.n1531__net1 =  12.8918n       
+ xi158.n1531__sbuf_out =   1.8000        
+ xi158.n1532__net1 =  12.8909n       
+ xi158.n1533__net1 =  12.8811n       
+ xi158.n1533__sbuf_out =   1.8000        
+ xi158.n1534__net1 =  12.8816n       
+ xi158.n1535__net1 =  12.8816n       
+ xi158.n1535__sbuf_out =   1.8000        
+ xi158.n1536__net1 =  12.8825n       
+ xi158.n1537__net1 =  12.8737n       
+ xi158.n1537__sbuf_out =   1.8000        
+ xi158.n1538__net1 =  12.8741n       
+ xi158.n1539__net1 =  12.8750n       
+ xi158.n1539__sbuf_out =   1.8000        
+ xi158.n153__net1 =  13.0494n       
+ xi158.n153__net17 =   1.8000        
+ xi158.n153__net7 =   7.1286n       
+ xi158.n153__sbuf_out =   1.8000        
+ xi158.n153__vddio1 =   1.8000        
+ xi158.n153__vss1 =   5.4987n       
+ xi158.n1540__net1 =  12.8741n       
+ xi158.n1541__net1 =  13.0529n       
+ xi158.n1541__sbuf_out =   1.8000        
+ xi158.n1542__net1 =  13.0534n       
+ xi158.n1543__net1 =  13.0543n       
+ xi158.n1543__sbuf_out =   1.8000        
+ xi158.n1544__net1 =  13.0534n       
+ xi158.n1545__net1 =  13.0526n       
+ xi158.n1545__sbuf_out =   1.8000        
+ xi158.n1546__net1 =  13.0531n       
+ xi158.n1547__net1 =  13.0531n       
+ xi158.n1547__sbuf_out =   1.8000        
+ xi158.n1548__net1 =  13.0540n       
+ xi158.n1549__net1 =  13.0522n       
+ xi158.n1549__sbuf_out =   1.8000        
+ xi158.n154__net1 =  13.0494n       
+ xi158.n154__net17 =   1.8000        
+ xi158.n154__net7 =   7.3839n       
+ xi158.n154__sbuf_out =   1.8000        
+ xi158.n154__vddio1 =   1.8000        
+ xi158.n154__vss1 =   5.4935n       
+ xi158.n1550__net1 =  13.0526n       
+ xi158.n1551__net1 =  13.0535n       
+ xi158.n1551__sbuf_out =   1.8000        
+ xi158.n1552__net1 =  13.0527n       
+ xi158.n1553__net1 =  13.0513n       
+ xi158.n1553__sbuf_out =   1.8000        
+ xi158.n1554__net1 =  13.0517n       
+ xi158.n1555__net1 =  13.0518n       
+ xi158.n1555__sbuf_out =   1.8000        
+ xi158.n1556__net1 =  13.0527n       
+ xi158.n1557__net1 =  13.0503n       
+ xi158.n1557__sbuf_out =   1.8000        
+ xi158.n1558__net1 =  13.0508n       
+ xi158.n1559__net1 =  13.0517n       
+ xi158.n1559__sbuf_out =   1.8000        
+ xi158.n155__net1 =  13.0494n       
+ xi158.n155__net17 =   1.8000        
+ xi158.n155__net7 =   7.1230n       
+ xi158.n155__sbuf_out =   1.8000        
+ xi158.n155__vddio1 =   1.8000        
+ xi158.n155__vss1 =   5.4934n       
+ xi158.n1560__net1 =  13.0508n       
+ xi158.n1561__net1 =  13.0488n       
+ xi158.n1561__sbuf_out =   1.8000        
+ xi158.n1562__net1 =  13.0493n       
+ xi158.n1563__net1 =  13.0493n       
+ xi158.n1563__sbuf_out =   1.8000        
+ xi158.n1564__net1 =  13.0502n       
+ xi158.n1565__net1 =  13.0475n       
+ xi158.n1565__sbuf_out =   1.8000        
+ xi158.n1566__net1 =  13.0479n       
+ xi158.n1567__net1 =  13.0488n       
+ xi158.n1567__sbuf_out =   1.8000        
+ xi158.n1568__net1 =  13.0479n       
+ xi158.n1569__net1 =  13.0454n       
+ xi158.n1569__sbuf_out =   1.8000        
+ xi158.n156__net1 =  13.0503n       
+ xi158.n156__net17 =   1.8000        
+ xi158.n156__net7 =   7.3835n       
+ xi158.n156__sbuf_out =   1.8000        
+ xi158.n156__vddio1 =   1.8000        
+ xi158.n156__vss1 =   5.4869n       
+ xi158.n1570__net1 =  13.0458n       
+ xi158.n1571__net1 =  13.0458n       
+ xi158.n1571__sbuf_out =   1.8000        
+ xi158.n1572__net1 =  13.0467n       
+ xi158.n1573__net1 =  13.0435n       
+ xi158.n1573__sbuf_out =   1.8000        
+ xi158.n1574__net1 =  13.0440n       
+ xi158.n1575__net1 =  13.0449n       
+ xi158.n1575__sbuf_out =   1.8000        
+ xi158.n1576__net1 =  13.0440n       
+ xi158.n1577__net1 =  13.0408n       
+ xi158.n1577__sbuf_out =   1.8000        
+ xi158.n1578__net1 =  13.0413n       
+ xi158.n1579__net1 =  13.0413n       
+ xi158.n1579__sbuf_out =   1.8000        
+ xi158.n157__net1 =  13.0480n       
+ xi158.n157__net17 =   1.8000        
+ xi158.n157__net7 =   7.3834n       
+ xi158.n157__sbuf_out =   1.8000        
+ xi158.n157__vddio1 =   1.8000        
+ xi158.n157__vss1 =   5.4869n       
+ xi158.n1580__net1 =  13.0422n       
+ xi158.n1581__net1 =  13.0385n       
+ xi158.n1581__sbuf_out =   1.8000        
+ xi158.n1582__net1 =  13.0390n       
+ xi158.n1583__net1 =  13.0399n       
+ xi158.n1583__sbuf_out =   1.8000        
+ xi158.n1584__net1 =  13.0390n       
+ xi158.n1585__net1 =  12.8285n       
+ xi158.n1585__sbuf_out =   1.8000        
+ xi158.n1586__net1 =  12.8276n       
+ xi158.n1587__net1 =  12.8271n       
+ xi158.n1587__sbuf_out =   1.8000        
+ xi158.n1588__net1 =  12.8276n       
+ xi158.n1589__net1 =  12.8197n       
+ xi158.n1589__sbuf_out =   1.8000        
+ xi158.n158__net1 =  13.0480n       
+ xi158.n158__net17 =   1.8000        
+ xi158.n158__sbuf_out =   1.8000        
+ xi158.n158__vddio1 =   1.8000        
+ xi158.n158__vss1 =   5.4782n       
+ xi158.n1590__net1 =  12.8197n       
+ xi158.n1591__net1 =  12.8192n       
+ xi158.n1591__sbuf_out =   1.8000        
+ xi158.n1592__net1 =  12.8206n       
+ xi158.n1593__net1 =  12.8101n       
+ xi158.n1593__sbuf_out =   1.8000        
+ xi158.n1594__net1 =  12.8092n       
+ xi158.n1595__net1 =  12.8087n       
+ xi158.n1595__sbuf_out =   1.8000        
+ xi158.n1596__net1 =  12.8092n       
+ xi158.n1597__net1 =  12.8009n       
+ xi158.n1597__sbuf_out =   1.8000        
+ xi158.n1598__net1 =  12.8009n       
+ xi158.n1599__net1 =  12.8004n       
+ xi158.n1599__sbuf_out =   1.8000        
+ xi158.n159__net1 =  13.0489n       
+ xi158.n159__net17 =   1.8000        
+ xi158.n159__sbuf_out =   1.8000        
+ xi158.n159__vddio1 =   1.8000        
+ xi158.n159__vss1 =   5.4782n       
+ xi158.n15__net1 =  12.8002n       
+ xi158.n15__net17 =   1.8000        
+ xi158.n15__net3 =   1.8000        
+ xi158.n15__net7 =   7.3645n       
+ xi158.n15__sbuf_out =   1.8000        
+ xi158.n15__vddio1 =   1.8000        
+ xi158.n15__vss1 =   9.0149p       
+ xi158.n1600__net1 =  12.8018n       
+ xi158.n1601__net1 =  12.7906n       
+ xi158.n1601__sbuf_out =   1.8000        
+ xi158.n1602__net1 =  12.7897n       
+ xi158.n1603__net1 =  12.7892n       
+ xi158.n1603__sbuf_out =   1.8000        
+ xi158.n1604__net1 =  12.7897n       
+ xi158.n1605__net1 =  12.7809n       
+ xi158.n1605__sbuf_out =   1.8000        
+ xi158.n1606__net1 =  12.7809n       
+ xi158.n1607__net1 =  12.7805n       
+ xi158.n1607__sbuf_out =   1.8000        
+ xi158.n1608__net1 =  12.7818n       
+ xi158.n1609__net1 =  12.7702n       
+ xi158.n1609__sbuf_out =   1.8000        
+ xi158.n160__net1 =  13.0480n       
+ xi158.n160__net17 =   1.8000        
+ xi158.n160__sbuf_out =   1.8000        
+ xi158.n160__vddio1 =   1.8000        
+ xi158.n160__vss1 =   5.4662n       
+ xi158.n1610__net1 =  12.7693n       
+ xi158.n1611__net1 =  12.7688n       
+ xi158.n1611__sbuf_out =   1.8000        
+ xi158.n1612__net1 =  12.7693n       
+ xi158.n1613__net1 =  12.7702n       
+ xi158.n1613__sbuf_out =   1.8000        
+ xi158.n1614__net1 =  12.7702n       
+ xi158.n1615__net1 =  12.7697n       
+ xi158.n1615__sbuf_out =   1.8000        
+ xi158.n1616__net1 =  12.7711n       
+ xi158.n1617__net1 =  12.7720n       
+ xi158.n1617__sbuf_out =   1.8000        
+ xi158.n1618__net1 =  12.7711n       
+ xi158.n1619__net1 =  12.7706n       
+ xi158.n1619__sbuf_out =   1.8000        
+ xi158.n161__net1 =  13.0459n       
+ xi158.n161__net17 =   1.8000        
+ xi158.n161__sbuf_out =   1.8000        
+ xi158.n161__vddio1 =   1.8000        
+ xi158.n161__vss1 =   5.4661n       
+ xi158.n1620__net1 =  12.7711n       
+ xi158.n1621__net1 =  12.7715n       
+ xi158.n1621__sbuf_out =   1.8000        
+ xi158.n1622__net1 =  12.7715n       
+ xi158.n1623__net1 =  12.7711n       
+ xi158.n1623__sbuf_out =   1.8000        
+ xi158.n1624__net1 =  12.7724n       
+ xi158.n1625__net1 =  12.7727n       
+ xi158.n1625__sbuf_out =   1.8000        
+ xi158.n1626__net1 =  12.7718n       
+ xi158.n1627__net1 =  12.7714n       
+ xi158.n1627__sbuf_out =   1.8000        
+ xi158.n1628__net1 =  12.7718n       
+ xi158.n1629__net1 =  13.0241n       
+ xi158.n1629__sbuf_out =   1.8000        
+ xi158.n162__net1 =  13.0459n       
+ xi158.n162__net17 =   1.8000        
+ xi158.n162__sbuf_out =   1.8000        
+ xi158.n162__vddio1 =   1.8000        
+ xi158.n162__vss1 =   5.4505n       
+ xi158.n1630__net1 =  13.0232n       
+ xi158.n1631__net1 =  13.0227n       
+ xi158.n1631__sbuf_out =   1.8000        
+ xi158.n1632__net1 =  13.0232n       
+ xi158.n1633__net1 =  13.0204n       
+ xi158.n1633__sbuf_out =   1.8000        
+ xi158.n1634__net1 =  13.0204n       
+ xi158.n1635__net1 =  13.0199n       
+ xi158.n1635__sbuf_out =   1.8000        
+ xi158.n1636__net1 =  13.0213n       
+ xi158.n1637__net1 =  13.0174n       
+ xi158.n1637__sbuf_out =   1.8000        
+ xi158.n1638__net1 =  13.0165n       
+ xi158.n1639__net1 =  13.0160n       
+ xi158.n1639__sbuf_out =   1.8000        
+ xi158.n163__net1 =  13.0459n       
+ xi158.n163__net17 =   1.8000        
+ xi158.n163__sbuf_out =   1.8000        
+ xi158.n163__vddio1 =   1.8000        
+ xi158.n163__vss1 =   5.4505n       
+ xi158.n1640__net1 =  13.0165n       
+ xi158.n1641__net1 =  13.0133n       
+ xi158.n1641__sbuf_out =   1.8000        
+ xi158.n1642__net1 =  13.0133n       
+ xi158.n1643__net1 =  13.0128n       
+ xi158.n1643__sbuf_out =   1.8000        
+ xi158.n1644__net1 =  13.0141n       
+ xi158.n1645__net1 =  13.0096n       
+ xi158.n1645__sbuf_out =   1.8000        
+ xi158.n1646__net1 =  13.0087n       
+ xi158.n1647__net1 =  13.0083n       
+ xi158.n1647__sbuf_out =   1.8000        
+ xi158.n1648__net1 =  13.0087n       
+ xi158.n1649__net1 =  13.0051n       
+ xi158.n1649__sbuf_out =   1.8000        
+ xi158.n164__net1 =  13.0468n       
+ xi158.n164__net17 =   1.8000        
+ xi158.n164__sbuf_out =   1.8000        
+ xi158.n164__vddio1 =   1.8000        
+ xi158.n164__vss1 =   5.4300n       
+ xi158.n1650__net1 =  13.0051n       
+ xi158.n1651__net1 =  13.0046n       
+ xi158.n1651__sbuf_out =   1.8000        
+ xi158.n1652__net1 =  13.0059n       
+ xi158.n1653__net1 =  13.0008n       
+ xi158.n1653__sbuf_out =   1.8000        
+ xi158.n1654__net1 =  12.9999n       
+ xi158.n1655__net1 =  12.9995n       
+ xi158.n1655__sbuf_out =   1.8000        
+ xi158.n1656__net1 =  12.9999n       
+ xi158.n1657__net1 =  12.9958n       
+ xi158.n1657__sbuf_out =   1.8000        
+ xi158.n1658__net1 =  12.9958n       
+ xi158.n1659__net1 =  12.9953n       
+ xi158.n1659__sbuf_out =   1.8000        
+ xi158.n165__net1 =  13.0440n       
+ xi158.n165__net17 =   1.8000        
+ xi158.n165__sbuf_out =   1.8000        
+ xi158.n165__vddio1 =   1.8000        
+ xi158.n165__vss1 =   5.4300n       
+ xi158.n1660__net1 =  12.9967n       
+ xi158.n1661__net1 =  12.9910n       
+ xi158.n1661__sbuf_out =   1.8000        
+ xi158.n1662__net1 =  12.9901n       
+ xi158.n1663__net1 =  12.9896n       
+ xi158.n1663__sbuf_out =   1.8000        
+ xi158.n1664__net1 =  12.9901n       
+ xi158.n1665__net1 =  12.9855n       
+ xi158.n1665__sbuf_out =   1.8000        
+ xi158.n1666__net1 =  12.9855n       
+ xi158.n1667__net1 =  12.9850n       
+ xi158.n1667__sbuf_out =   1.8000        
+ xi158.n1668__net1 =  12.9864n       
+ xi158.n1669__net1 =  12.9800n       
+ xi158.n1669__sbuf_out =   1.8000        
+ xi158.n166__net1 =  13.0441n       
+ xi158.n166__net17 =   1.8000        
+ xi158.n166__sbuf_out =   1.8000        
+ xi158.n166__vddio1 =   1.8000        
+ xi158.n166__vss1 =   5.3450n       
+ xi158.n1670__net1 =  12.9792n       
+ xi158.n1671__net1 =  12.9787n       
+ xi158.n1671__sbuf_out =   1.8000        
+ xi158.n1672__net1 =  12.9792n       
+ xi158.n1673__net1 =  12.9467n       
+ xi158.n1673__sbuf_out =   1.8000        
+ xi158.n1674__net1 =  12.9471n       
+ xi158.n1675__net1 =  12.9480n       
+ xi158.n1675__sbuf_out =   1.8000        
+ xi158.n1676__net1 =  12.9471n       
+ xi158.n1677__net1 =  12.9397n       
+ xi158.n1677__sbuf_out =   1.8000        
+ xi158.n1678__net1 =  12.9402n       
+ xi158.n1679__net1 =  12.9402n       
+ xi158.n1679__sbuf_out =   1.8000        
+ xi158.n167__net1 =  13.0450n       
+ xi158.n167__net17 =   1.8000        
+ xi158.n167__sbuf_out =   1.8000        
+ xi158.n167__vddio1 =   1.8000        
+ xi158.n167__vss1 =   5.3450n       
+ xi158.n1680__net1 =  12.9411n       
+ xi158.n1681__net1 =  12.9342n       
+ xi158.n1681__sbuf_out =   1.8000        
+ xi158.n1682__net1 =  12.9347n       
+ xi158.n1683__net1 =  12.9356n       
+ xi158.n1683__sbuf_out =   1.8000        
+ xi158.n1684__net1 =  12.9347n       
+ xi158.n1685__net1 =  12.9267n       
+ xi158.n1685__sbuf_out =   1.8000        
+ xi158.n1686__net1 =  12.9272n       
+ xi158.n1687__net1 =  12.9272n       
+ xi158.n1687__sbuf_out =   1.8000        
+ xi158.n1688__net1 =  12.9281n       
+ xi158.n1689__net1 =  12.9207n       
+ xi158.n1689__sbuf_out =   1.8000        
+ xi158.n168__net1 =  13.0441n       
+ xi158.n168__net17 =   1.8000        
+ xi158.n168__sbuf_out =   1.8000        
+ xi158.n168__vss1 =   6.1090n       
+ xi158.n1690__net1 =  12.9211n       
+ xi158.n1691__net1 =  12.9220n       
+ xi158.n1691__sbuf_out =   1.8000        
+ xi158.n1692__net1 =  12.9211n       
+ xi158.n1693__net1 =  12.9125n       
+ xi158.n1693__sbuf_out =   1.8000        
+ xi158.n1694__net1 =  12.9130n       
+ xi158.n1695__net1 =  12.9130n       
+ xi158.n1695__sbuf_out =   1.8000        
+ xi158.n1696__net1 =  12.9139n       
+ xi158.n1697__net1 =  12.9061n       
+ xi158.n1697__sbuf_out =   1.8000        
+ xi158.n1698__net1 =  12.9065n       
+ xi158.n1699__net1 =  12.9074n       
+ xi158.n1699__sbuf_out =   1.8000        
+ xi158.n169__net1 =  13.0413n       
+ xi158.n169__net17 =   1.8000        
+ xi158.n169__sbuf_out =   1.8000        
+ xi158.n169__vddio1 =   1.8000        
+ xi158.n169__vss1 =   6.1351n       
+ xi158.n16__net1 =  12.8016n       
+ xi158.n16__net17 =   1.8000        
+ xi158.n16__net3 =   1.8000        
+ xi158.n16__net7 =   7.3636n       
+ xi158.n16__sbuf_out =   1.8000        
+ xi158.n16__vddio1 =   1.8000        
+ xi158.n16__vss1 =   1.5118n       
+ xi158.n1700__net1 =  12.9065n       
+ xi158.n1701__net1 =  12.8973n       
+ xi158.n1701__sbuf_out =   1.8000        
+ xi158.n1702__net1 =  12.8978n       
+ xi158.n1703__net1 =  12.8978n       
+ xi158.n1703__sbuf_out =   1.8000        
+ xi158.n1704__net1 =  12.8987n       
+ xi158.n1705__net1 =  12.8904n       
+ xi158.n1705__sbuf_out =   1.8000        
+ xi158.n1706__net1 =  12.8909n       
+ xi158.n1707__net1 =  12.8918n       
+ xi158.n1707__sbuf_out =   1.8000        
+ xi158.n1708__net1 =  12.8909n       
+ xi158.n1709__net1 =  12.8811n       
+ xi158.n1709__sbuf_out =   1.8000        
+ xi158.n170__net1 =  13.0414n       
+ xi158.n170__net17 =   1.8000        
+ xi158.n170__sbuf_out =   1.8000        
+ xi158.n170__vddio1 =   1.8000        
+ xi158.n170__vss1 =   6.1328n       
+ xi158.n1710__net1 =  12.8815n       
+ xi158.n1711__net1 =  12.8815n       
+ xi158.n1711__sbuf_out =   1.8000        
+ xi158.n1712__net1 =  12.8824n       
+ xi158.n1713__net1 =  12.8736n       
+ xi158.n1713__sbuf_out =   1.8000        
+ xi158.n1714__net1 =  12.8741n       
+ xi158.n1715__net1 =  12.8750n       
+ xi158.n1715__sbuf_out =   1.8000        
+ xi158.n1716__net1 =  12.8741n       
+ xi158.n1717__net1 =  13.0529n       
+ xi158.n1717__sbuf_out =   1.8000        
+ xi158.n1718__net1 =  13.0534n       
+ xi158.n1719__net1 =  13.0543n       
+ xi158.n1719__sbuf_out =   1.8000        
+ xi158.n171__net1 =  13.0414n       
+ xi158.n171__net17 =   1.8000        
+ xi158.n171__sbuf_out =   1.8000        
+ xi158.n171__vddio1 =   1.8000        
+ xi158.n171__vss1 =   6.1271n       
+ xi158.n1720__net1 =  13.0534n       
+ xi158.n1721__net1 =  13.0526n       
+ xi158.n1721__sbuf_out =   1.8000        
+ xi158.n1722__net1 =  13.0531n       
+ xi158.n1723__net1 =  13.0531n       
+ xi158.n1723__sbuf_out =   1.8000        
+ xi158.n1724__net1 =  13.0540n       
+ xi158.n1725__net1 =  13.0521n       
+ xi158.n1725__sbuf_out =   1.8000        
+ xi158.n1726__net1 =  13.0526n       
+ xi158.n1727__net1 =  13.0535n       
+ xi158.n1727__sbuf_out =   1.8000        
+ xi158.n1728__net1 =  13.0526n       
+ xi158.n1729__net1 =  13.0512n       
+ xi158.n1729__sbuf_out =   1.8000        
+ xi158.n172__net1 =  13.0423n       
+ xi158.n172__net17 =   1.8000        
+ xi158.n172__sbuf_out =   1.8000        
+ xi158.n172__vddio1 =   1.8000        
+ xi158.n172__vss1 =   6.1250n       
+ xi158.n1730__net1 =  13.0517n       
+ xi158.n1731__net1 =  13.0517n       
+ xi158.n1731__sbuf_out =   1.8000        
+ xi158.n1732__net1 =  13.0526n       
+ xi158.n1733__net1 =  13.0503n       
+ xi158.n1733__sbuf_out =   1.8000        
+ xi158.n1734__net1 =  13.0508n       
+ xi158.n1735__net1 =  13.0517n       
+ xi158.n1735__sbuf_out =   1.8000        
+ xi158.n1736__net1 =  13.0508n       
+ xi158.n1737__net1 =  13.0488n       
+ xi158.n1737__sbuf_out =   1.8000        
+ xi158.n1738__net1 =  13.0493n       
+ xi158.n1739__net1 =  13.0493n       
+ xi158.n1739__sbuf_out =   1.8000        
+ xi158.n173__net1 =  13.0390n       
+ xi158.n173__net17 =   1.8000        
+ xi158.n173__sbuf_out =   1.8000        
+ xi158.n173__vddio1 =   1.8000        
+ xi158.n173__vss1 =   6.1192n       
+ xi158.n1740__net1 =  13.0502n       
+ xi158.n1741__net1 =  13.0474n       
+ xi158.n1741__sbuf_out =   1.8000        
+ xi158.n1742__net1 =  13.0479n       
+ xi158.n1743__net1 =  13.0488n       
+ xi158.n1743__sbuf_out =   1.8000        
+ xi158.n1744__net1 =  13.0479n       
+ xi158.n1745__net1 =  13.0453n       
+ xi158.n1745__sbuf_out =   1.8000        
+ xi158.n1746__net1 =  13.0458n       
+ xi158.n1747__net1 =  13.0458n       
+ xi158.n1747__sbuf_out =   1.8000        
+ xi158.n1748__net1 =  13.0467n       
+ xi158.n1749__net1 =  13.0435n       
+ xi158.n1749__sbuf_out =   1.8000        
+ xi158.n174__net1 =  13.0391n       
+ xi158.n174__net17 =   1.8000        
+ xi158.n174__sbuf_out =   1.8000        
+ xi158.n174__vddio1 =   1.8000        
+ xi158.n174__vss1 =   6.1084n       
+ xi158.n1750__net1 =  13.0440n       
+ xi158.n1751__net1 =  13.0449n       
+ xi158.n1751__sbuf_out =   1.8000        
+ xi158.n1752__net1 =  13.0440n       
+ xi158.n1753__net1 =  13.0408n       
+ xi158.n1753__sbuf_out =   1.8000        
+ xi158.n1754__net1 =  13.0413n       
+ xi158.n1755__net1 =  13.0413n       
+ xi158.n1755__sbuf_out =   1.8000        
+ xi158.n1756__net1 =  13.0422n       
+ xi158.n1757__net1 =  13.0385n       
+ xi158.n1757__sbuf_out =   1.8000        
+ xi158.n1758__net1 =  13.0390n       
+ xi158.n1759__net1 =  13.0398n       
+ xi158.n1759__sbuf_out =   1.8000        
+ xi158.n175__net1 =  13.0399n       
+ xi158.n175__net17 =   1.8000        
+ xi158.n175__sbuf_out =   1.8000        
+ xi158.n175__vddio1 =   1.8000        
+ xi158.n175__vss1 =   6.0942n       
+ xi158.n1760__net1 =  13.0390n       
+ xi158.n1761__net1 =  12.8285n       
+ xi158.n1761__sbuf_out =   1.8000        
+ xi158.n1762__net1 =  12.8276n       
+ xi158.n1763__net1 =  12.8271n       
+ xi158.n1763__sbuf_out =   1.8000        
+ xi158.n1764__net1 =  12.8276n       
+ xi158.n1765__net1 =  12.8197n       
+ xi158.n1765__sbuf_out =   1.8000        
+ xi158.n1766__net1 =  12.8197n       
+ xi158.n1767__net1 =  12.8193n       
+ xi158.n1767__sbuf_out =   1.8000        
+ xi158.n1768__net1 =  12.8206n       
+ xi158.n1769__net1 =  12.8101n       
+ xi158.n1769__sbuf_out =   1.8000        
+ xi158.n176__net1 =  13.0391n       
+ xi158.n176__net17 =   1.8000        
+ xi158.n176__sbuf_out =   1.8000        
+ xi158.n176__vddio1 =   1.8000        
+ xi158.n176__vss1 =   6.0825n       
+ xi158.n1770__net1 =  12.8092n       
+ xi158.n1771__net1 =  12.8087n       
+ xi158.n1771__sbuf_out =   1.8000        
+ xi158.n1772__net1 =  12.8092n       
+ xi158.n1773__net1 =  12.8009n       
+ xi158.n1773__sbuf_out =   1.8000        
+ xi158.n1774__net1 =  12.8009n       
+ xi158.n1775__net1 =  12.8004n       
+ xi158.n1775__sbuf_out =   1.8000        
+ xi158.n1776__net1 =  12.8018n       
+ xi158.n1777__net1 =  12.7906n       
+ xi158.n1777__sbuf_out =   1.8000        
+ xi158.n1778__net1 =  12.7897n       
+ xi158.n1779__net1 =  12.7893n       
+ xi158.n1779__sbuf_out =   1.8000        
+ xi158.n177__net1 =  12.8283n       
+ xi158.n177__net17 =   1.8000        
+ xi158.n177__sbuf_out =   1.8000        
+ xi158.n177__vddio1 =   1.8000        
+ xi158.n177__vss1 =   6.0755n       
+ xi158.n1780__net1 =  12.7897n       
+ xi158.n1781__net1 =  12.7809n       
+ xi158.n1781__sbuf_out =   1.8000        
+ xi158.n1782__net1 =  12.7809n       
+ xi158.n1783__net1 =  12.7805n       
+ xi158.n1783__sbuf_out =   1.8000        
+ xi158.n1784__net1 =  12.7818n       
+ xi158.n1785__net1 =  12.7702n       
+ xi158.n1785__sbuf_out =   1.8000        
+ xi158.n1786__net1 =  12.7693n       
+ xi158.n1787__net1 =  12.7688n       
+ xi158.n1787__sbuf_out =   1.8000        
+ xi158.n1788__net1 =  12.7693n       
+ xi158.n1789__net1 =  12.7702n       
+ xi158.n1789__sbuf_out =   1.8000        
+ xi158.n178__net1 =  12.8274n       
+ xi158.n178__net17 =   1.8000        
+ xi158.n178__sbuf_out =   1.8000        
+ xi158.n178__vddio1 =   1.8000        
+ xi158.n178__vss1 =   6.0520n       
+ xi158.n1790__net1 =  12.7702n       
+ xi158.n1791__net1 =  12.7697n       
+ xi158.n1791__sbuf_out =   1.8000        
+ xi158.n1792__net1 =  12.7711n       
+ xi158.n1793__net1 =  12.7720n       
+ xi158.n1793__sbuf_out =   1.8000        
+ xi158.n1794__net1 =  12.7711n       
+ xi158.n1795__net1 =  12.7706n       
+ xi158.n1795__sbuf_out =   1.8000        
+ xi158.n1796__net1 =  12.7711n       
+ xi158.n1797__net1 =  12.7716n       
+ xi158.n1797__sbuf_out =   1.8000        
+ xi158.n1798__net1 =  12.7716n       
+ xi158.n1799__net1 =  12.7711n       
+ xi158.n1799__sbuf_out =   1.8000        
+ xi158.n179__net1 =  12.8270n       
+ xi158.n179__net17 =   1.8000        
+ xi158.n179__sbuf_out =   1.8000        
+ xi158.n179__vddio1 =   1.8000        
+ xi158.n179__vss1 =   6.0059n       
+ xi158.n17__net1 =  12.7904n       
+ xi158.n17__net17 =   1.8000        
+ xi158.n17__net3 =   1.8000        
+ xi158.n17__net7 =   7.3632n       
+ xi158.n17__sbuf_out =   1.8000        
+ xi158.n17__vddio1 =   1.8000        
+ xi158.n17__vss1 =   1.4679n       
+ xi158.n1800__net1 =  12.7725n       
+ xi158.n1801__net1 =  12.7727n       
+ xi158.n1801__sbuf_out =   1.8000        
+ xi158.n1802__net1 =  12.7719n       
+ xi158.n1803__net1 =  12.7714n       
+ xi158.n1803__sbuf_out =   1.8000        
+ xi158.n1804__net1 =  12.7719n       
+ xi158.n1805__net1 =  13.0241n       
+ xi158.n1805__sbuf_out =   1.8000        
+ xi158.n1806__net1 =  13.0232n       
+ xi158.n1807__net1 =  13.0227n       
+ xi158.n1807__sbuf_out =   1.8000        
+ xi158.n1808__net1 =  13.0232n       
+ xi158.n1809__net1 =  13.0204n       
+ xi158.n1809__sbuf_out =   1.8000        
+ xi158.n180__net1 =  12.8274n       
+ xi158.n180__net17 =   1.8000        
+ xi158.n180__sbuf_out =   1.8000        
+ xi158.n180__vddio1 =   1.8000        
+ xi158.n180__vss1 =   6.3328n       
+ xi158.n1810__net1 =  13.0204n       
+ xi158.n1811__net1 =  13.0199n       
+ xi158.n1811__sbuf_out =   1.8000        
+ xi158.n1812__net1 =  13.0213n       
+ xi158.n1813__net1 =  13.0174n       
+ xi158.n1813__sbuf_out =   1.8000        
+ xi158.n1814__net1 =  13.0165n       
+ xi158.n1815__net1 =  13.0160n       
+ xi158.n1815__sbuf_out =   1.8000        
+ xi158.n1816__net1 =  13.0165n       
+ xi158.n1817__net1 =  13.0133n       
+ xi158.n1817__sbuf_out =   1.8000        
+ xi158.n1818__net1 =  13.0133n       
+ xi158.n1819__net1 =  13.0128n       
+ xi158.n1819__sbuf_out =   1.8000        
+ xi158.n181__net1 =  12.8196n       
+ xi158.n181__net17 =   1.8000        
+ xi158.n181__sbuf_out =   1.8000        
+ xi158.n181__vddio1 =   1.8000        
+ xi158.n181__vss1 =   6.3329n       
+ xi158.n1820__net1 =  13.0142n       
+ xi158.n1821__net1 =  13.0096n       
+ xi158.n1821__sbuf_out =   1.8000        
+ xi158.n1822__net1 =  13.0088n       
+ xi158.n1823__net1 =  13.0083n       
+ xi158.n1823__sbuf_out =   1.8000        
+ xi158.n1824__net1 =  13.0088n       
+ xi158.n1825__net1 =  13.0051n       
+ xi158.n1825__sbuf_out =   1.8000        
+ xi158.n1826__net1 =  13.0051n       
+ xi158.n1827__net1 =  13.0046n       
+ xi158.n1827__sbuf_out =   1.8000        
+ xi158.n1828__net1 =  13.0060n       
+ xi158.n1829__net1 =  13.0008n       
+ xi158.n1829__sbuf_out =   1.8000        
+ xi158.n182__net1 =  12.8196n       
+ xi158.n182__net17 =   1.8000        
+ xi158.n182__sbuf_out =   1.8000        
+ xi158.n182__vddio1 =   1.8000        
+ xi158.n182__vss1 =   6.3281n       
+ xi158.n1830__net1 =  13.0000n       
+ xi158.n1831__net1 =  12.9995n       
+ xi158.n1831__sbuf_out =   1.8000        
+ xi158.n1832__net1 =  13.0000n       
+ xi158.n1833__net1 =  12.9958n       
+ xi158.n1833__sbuf_out =   1.8000        
+ xi158.n1834__net1 =  12.9958n       
+ xi158.n1835__net1 =  12.9953n       
+ xi158.n1835__sbuf_out =   1.8000        
+ xi158.n1836__net1 =  12.9967n       
+ xi158.n1837__net1 =  12.9910n       
+ xi158.n1837__sbuf_out =   1.8000        
+ xi158.n1838__net1 =  12.9901n       
+ xi158.n1839__net1 =  12.9896n       
+ xi158.n1839__sbuf_out =   1.8000        
+ xi158.n183__net1 =  12.8191n       
+ xi158.n183__net17 =   1.8000        
+ xi158.n183__sbuf_out =   1.8000        
+ xi158.n183__vddio1 =   1.8000        
+ xi158.n183__vss1 =   6.3282n       
+ xi158.n1840__net1 =  12.9901n       
+ xi158.n1841__net1 =  12.9855n       
+ xi158.n1841__sbuf_out =   1.8000        
+ xi158.n1842__net1 =  12.9855n       
+ xi158.n1843__net1 =  12.9850n       
+ xi158.n1843__sbuf_out =   1.8000        
+ xi158.n1844__net1 =  12.9864n       
+ xi158.n1845__net1 =  12.9801n       
+ xi158.n1845__sbuf_out =   1.8000        
+ xi158.n1846__net1 =  12.9792n       
+ xi158.n1847__net1 =  12.9787n       
+ xi158.n1847__sbuf_out =   1.8000        
+ xi158.n1848__net1 =  12.9792n       
+ xi158.n1849__net1 =  12.9466n       
+ xi158.n1849__sbuf_out =   1.8000        
+ xi158.n184__net1 =  12.8204n       
+ xi158.n184__net17 =   1.8000        
+ xi158.n184__sbuf_out =   1.8000        
+ xi158.n184__vddio1 =   1.8000        
+ xi158.n184__vss1 =   6.3223n       
+ xi158.n1850__net1 =  12.9471n       
+ xi158.n1851__net1 =  12.9480n       
+ xi158.n1851__sbuf_out =   1.8000        
+ xi158.n1852__net1 =  12.9471n       
+ xi158.n1853__net1 =  12.9397n       
+ xi158.n1853__sbuf_out =   1.8000        
+ xi158.n1854__net1 =  12.9402n       
+ xi158.n1855__net1 =  12.9402n       
+ xi158.n1855__sbuf_out =   1.8000        
+ xi158.n1856__net1 =  12.9411n       
+ xi158.n1857__net1 =  12.9342n       
+ xi158.n1857__sbuf_out =   1.8000        
+ xi158.n1858__net1 =  12.9346n       
+ xi158.n1859__net1 =  12.9355n       
+ xi158.n1859__sbuf_out =   1.8000        
+ xi158.n185__net1 =  12.8099n       
+ xi158.n185__net17 =   1.8000        
+ xi158.n185__sbuf_out =   1.8000        
+ xi158.n185__vddio1 =   1.8000        
+ xi158.n185__vss1 =   6.3224n       
+ xi158.n1860__net1 =  12.9346n       
+ xi158.n1861__net1 =  12.9266n       
+ xi158.n1861__sbuf_out =   1.8000        
+ xi158.n1862__net1 =  12.9271n       
+ xi158.n1863__net1 =  12.9271n       
+ xi158.n1863__sbuf_out =   1.8000        
+ xi158.n1864__net1 =  12.9280n       
+ xi158.n1865__net1 =  12.9206n       
+ xi158.n1865__sbuf_out =   1.8000        
+ xi158.n1866__net1 =  12.9211n       
+ xi158.n1867__net1 =  12.9220n       
+ xi158.n1867__sbuf_out =   1.8000        
+ xi158.n1868__net1 =  12.9211n       
+ xi158.n1869__net1 =  12.9125n       
+ xi158.n1869__sbuf_out =   1.8000        
+ xi158.n186__net1 =  12.8090n       
+ xi158.n186__net17 =   1.8000        
+ xi158.n186__sbuf_out =   1.8000        
+ xi158.n186__vddio1 =   1.8000        
+ xi158.n186__vss1 =   6.3146n       
+ xi158.n1870__net1 =  12.9130n       
+ xi158.n1871__net1 =  12.9130n       
+ xi158.n1871__sbuf_out =   1.8000        
+ xi158.n1872__net1 =  12.9139n       
+ xi158.n1873__net1 =  12.9060n       
+ xi158.n1873__sbuf_out =   1.8000        
+ xi158.n1874__net1 =  12.9065n       
+ xi158.n1875__net1 =  12.9074n       
+ xi158.n1875__sbuf_out =   1.8000        
+ xi158.n1876__net1 =  12.9065n       
+ xi158.n1877__net1 =  12.8973n       
+ xi158.n1877__sbuf_out =   1.8000        
+ xi158.n1878__net1 =  12.8978n       
+ xi158.n1879__net1 =  12.8978n       
+ xi158.n1879__sbuf_out =   1.8000        
+ xi158.n187__net1 =  12.8085n       
+ xi158.n187__net17 =   1.8000        
+ xi158.n187__sbuf_out =   1.8000        
+ xi158.n187__vddio1 =   1.8000        
+ xi158.n187__vss1 =   6.3146n       
+ xi158.n1880__net1 =  12.8987n       
+ xi158.n1881__net1 =  12.8904n       
+ xi158.n1881__sbuf_out =   1.8000        
+ xi158.n1882__net1 =  12.8909n       
+ xi158.n1883__net1 =  12.8917n       
+ xi158.n1883__sbuf_out =   1.8000        
+ xi158.n1884__net1 =  12.8909n       
+ xi158.n1885__net1 =  12.8810n       
+ xi158.n1885__sbuf_out =   1.8000        
+ xi158.n1886__net1 =  12.8815n       
+ xi158.n1887__net1 =  12.8815n       
+ xi158.n1887__sbuf_out =   1.8000        
+ xi158.n1888__net1 =  12.8824n       
+ xi158.n1889__net1 =  12.8736n       
+ xi158.n1889__sbuf_out =   1.8000        
+ xi158.n188__net1 =  12.8090n       
+ xi158.n188__net17 =   1.8000        
+ xi158.n188__sbuf_out =   1.8000        
+ xi158.n188__vddio1 =   1.8000        
+ xi158.n188__vss1 =   6.3039n       
+ xi158.n1890__net1 =  12.8741n       
+ xi158.n1891__net1 =  12.8750n       
+ xi158.n1891__sbuf_out =   1.8000        
+ xi158.n1892__net1 =  12.8741n       
+ xi158.n1893__net1 =  13.0529n       
+ xi158.n1893__sbuf_out =   1.8000        
+ xi158.n1894__net1 =  13.0534n       
+ xi158.n1895__net1 =  13.0543n       
+ xi158.n1895__sbuf_out =   1.8000        
+ xi158.n1896__net1 =  13.0534n       
+ xi158.n1897__net1 =  13.0526n       
+ xi158.n1897__sbuf_out =   1.8000        
+ xi158.n1898__net1 =  13.0531n       
+ xi158.n1899__net1 =  13.0531n       
+ xi158.n1899__sbuf_out =   1.8000        
+ xi158.n189__net1 =  12.8007n       
+ xi158.n189__net17 =   1.8000        
+ xi158.n189__sbuf_out =   1.8000        
+ xi158.n189__vddio1 =   1.8000        
+ xi158.n189__vss1 =   6.3040n       
+ xi158.n18__net1 =  12.7895n       
+ xi158.n18__net17 =   1.8000        
+ xi158.n18__net3 =   1.8000        
+ xi158.n18__net7 =   7.3624n       
+ xi158.n18__sbuf_out =   1.8000        
+ xi158.n18__vddio1 =   1.8000        
+ xi158.n18__vss1 =   1.2953n       
+ xi158.n1900__net1 =  13.0540n       
+ xi158.n1901__net1 =  13.0521n       
+ xi158.n1901__sbuf_out =   1.8000        
+ xi158.n1902__net1 =  13.0526n       
+ xi158.n1903__net1 =  13.0535n       
+ xi158.n1903__sbuf_out =   1.8000        
+ xi158.n1904__net1 =  13.0526n       
+ xi158.n1905__net1 =  13.0512n       
+ xi158.n1905__sbuf_out =   1.8000        
+ xi158.n1906__net1 =  13.0517n       
+ xi158.n1907__net1 =  13.0517n       
+ xi158.n1907__sbuf_out =   1.8000        
+ xi158.n1908__net1 =  13.0526n       
+ xi158.n1909__net1 =  13.0503n       
+ xi158.n1909__sbuf_out =   1.8000        
+ xi158.n190__net1 =  12.8007n       
+ xi158.n190__net17 =   1.8000        
+ xi158.n190__sbuf_out =   1.8000        
+ xi158.n190__vddio1 =   1.8000        
+ xi158.n190__vss1 =   6.2900n       
+ xi158.n1910__net1 =  13.0508n       
+ xi158.n1911__net1 =  13.0517n       
+ xi158.n1911__sbuf_out =   1.8000        
+ xi158.n1912__net1 =  13.0508n       
+ xi158.n1913__net1 =  13.0488n       
+ xi158.n1913__sbuf_out =   1.8000        
+ xi158.n1914__net1 =  13.0493n       
+ xi158.n1915__net1 =  13.0493n       
+ xi158.n1915__sbuf_out =   1.8000        
+ xi158.n1916__net1 =  13.0502n       
+ xi158.n1917__net1 =  13.0474n       
+ xi158.n1917__sbuf_out =   1.8000        
+ xi158.n1918__net1 =  13.0479n       
+ xi158.n1919__net1 =  13.0488n       
+ xi158.n1919__sbuf_out =   1.8000        
+ xi158.n191__net1 =  12.8002n       
+ xi158.n191__net17 =   1.8000        
+ xi158.n191__sbuf_out =   1.8000        
+ xi158.n191__vddio1 =   1.8000        
+ xi158.n191__vss1 =   6.2900n       
+ xi158.n1920__net1 =  13.0479n       
+ xi158.n1921__net1 =  13.0453n       
+ xi158.n1921__sbuf_out =   1.8000        
+ xi158.n1922__net1 =  13.0458n       
+ xi158.n1923__net1 =  13.0458n       
+ xi158.n1923__sbuf_out =   1.8000        
+ xi158.n1924__net1 =  13.0467n       
+ xi158.n1925__net1 =  13.0435n       
+ xi158.n1925__sbuf_out =   1.8000        
+ xi158.n1926__net1 =  13.0440n       
+ xi158.n1927__net1 =  13.0448n       
+ xi158.n1927__sbuf_out =   1.8000        
+ xi158.n1928__net1 =  13.0440n       
+ xi158.n1929__net1 =  13.0408n       
+ xi158.n1929__sbuf_out =   1.8000        
+ xi158.n192__net1 =  12.8016n       
+ xi158.n192__net17 =   1.8000        
+ xi158.n192__sbuf_out =   1.8000        
+ xi158.n192__vddio1 =   1.8000        
+ xi158.n192__vss1 =   6.2719n       
+ xi158.n1930__net1 =  13.0412n       
+ xi158.n1931__net1 =  13.0413n       
+ xi158.n1931__sbuf_out =   1.8000        
+ xi158.n1932__net1 =  13.0421n       
+ xi158.n1933__net1 =  13.0385n       
+ xi158.n1933__sbuf_out =   1.8000        
+ xi158.n1934__net1 =  13.0389n       
+ xi158.n1935__net1 =  13.0398n       
+ xi158.n1935__sbuf_out =   1.8000        
+ xi158.n1936__net1 =  13.0389n       
+ xi158.n1937__net1 =  12.8285n       
+ xi158.n1937__sbuf_out =   1.8000        
+ xi158.n1938__net1 =  12.8276n       
+ xi158.n1939__net1 =  12.8272n       
+ xi158.n1939__sbuf_out =   1.8000        
+ xi158.n193__net1 =  12.7904n       
+ xi158.n193__net17 =   1.8000        
+ xi158.n193__sbuf_out =   1.8000        
+ xi158.n193__vddio1 =   1.8000        
+ xi158.n193__vss1 =   6.2719n       
+ xi158.n1940__net1 =  12.8276n       
+ xi158.n1941__net1 =  12.8197n       
+ xi158.n1941__sbuf_out =   1.8000        
+ xi158.n1942__net1 =  12.8197n       
+ xi158.n1943__net1 =  12.8193n       
+ xi158.n1943__sbuf_out =   1.8000        
+ xi158.n1944__net1 =  12.8206n       
+ xi158.n1945__net1 =  12.8101n       
+ xi158.n1945__sbuf_out =   1.8000        
+ xi158.n1946__net1 =  12.8092n       
+ xi158.n1947__net1 =  12.8087n       
+ xi158.n1947__sbuf_out =   1.8000        
+ xi158.n1948__net1 =  12.8092n       
+ xi158.n1949__net1 =  12.8009n       
+ xi158.n1949__sbuf_out =   1.8000        
+ xi158.n194__net1 =  12.7895n       
+ xi158.n194__net17 =   1.8000        
+ xi158.n194__sbuf_out =   1.8000        
+ xi158.n194__vddio1 =   1.8000        
+ xi158.n194__vss1 =   6.1520n       
+ xi158.n1950__net1 =  12.8009n       
+ xi158.n1951__net1 =  12.8004n       
+ xi158.n1951__sbuf_out =   1.8000        
+ xi158.n1952__net1 =  12.8018n       
+ xi158.n1953__net1 =  12.7906n       
+ xi158.n1953__sbuf_out =   1.8000        
+ xi158.n1954__net1 =  12.7897n       
+ xi158.n1955__net1 =  12.7893n       
+ xi158.n1955__sbuf_out =   1.8000        
+ xi158.n1956__net1 =  12.7897n       
+ xi158.n1957__net1 =  12.7810n       
+ xi158.n1957__sbuf_out =   1.8000        
+ xi158.n1958__net1 =  12.7810n       
+ xi158.n1959__net1 =  12.7805n       
+ xi158.n1959__sbuf_out =   1.8000        
+ xi158.n195__net1 =  12.7891n       
+ xi158.n195__net17 =   1.8000        
+ xi158.n195__sbuf_out =   1.8000        
+ xi158.n195__vddio1 =   1.8000        
+ xi158.n195__vss1 =   6.1521n       
+ xi158.n1960__net1 =  12.7819n       
+ xi158.n1961__net1 =  12.7702n       
+ xi158.n1961__sbuf_out =   1.8000        
+ xi158.n1962__net1 =  12.7693n       
+ xi158.n1963__net1 =  12.7688n       
+ xi158.n1963__sbuf_out =   1.8000        
+ xi158.n1964__net1 =  12.7693n       
+ xi158.n1965__net1 =  12.7702n       
+ xi158.n1965__sbuf_out =   1.8000        
+ xi158.n1966__net1 =  12.7702n       
+ xi158.n1967__net1 =  12.7697n       
+ xi158.n1967__sbuf_out =   1.8000        
+ xi158.n1968__net1 =  12.7711n       
+ xi158.n1969__net1 =  12.7720n       
+ xi158.n1969__sbuf_out =   1.8000        
+ xi158.n196__net1 =  12.7895n       
+ xi158.n196__net17 =   1.8000        
+ xi158.n196__sbuf_out =   1.8000        
+ xi158.n196__vddio1 =   1.8000        
+ xi158.n196__vss1 =   6.3899n       
+ xi158.n1970__net1 =  12.7711n       
+ xi158.n1971__net1 =  12.7706n       
+ xi158.n1971__sbuf_out =   1.8000        
+ xi158.n1972__net1 =  12.7711n       
+ xi158.n1973__net1 =  12.7716n       
+ xi158.n1973__sbuf_out =   1.8000        
+ xi158.n1974__net1 =  12.7716n       
+ xi158.n1975__net1 =  12.7711n       
+ xi158.n1975__sbuf_out =   1.8000        
+ xi158.n1976__net1 =  12.7725n       
+ xi158.n1977__net1 =  12.7728n       
+ xi158.n1977__sbuf_out =   1.8000        
+ xi158.n1978__net1 =  12.7719n       
+ xi158.n1979__net1 =  12.7714n       
+ xi158.n1979__sbuf_out =   1.8000        
+ xi158.n197__net1 =  12.7808n       
+ xi158.n197__net17 =   1.8000        
+ xi158.n197__sbuf_out =   1.8000        
+ xi158.n197__vss1 =   6.4149n       
+ xi158.n1980__net1 =  12.7719n       
+ xi158.n1981__net1 =  13.0241n       
+ xi158.n1981__sbuf_out =   1.8000        
+ xi158.n1982__net1 =  13.0232n       
+ xi158.n1983__net1 =  13.0227n       
+ xi158.n1983__sbuf_out =   1.8000        
+ xi158.n1984__net1 =  13.0232n       
+ xi158.n1985__net1 =  13.0204n       
+ xi158.n1985__sbuf_out =   1.8000        
+ xi158.n1986__net1 =  13.0204n       
+ xi158.n1987__net1 =  13.0199n       
+ xi158.n1987__sbuf_out =   1.8000        
+ xi158.n1988__net1 =  13.0213n       
+ xi158.n1989__net1 =  13.0174n       
+ xi158.n1989__sbuf_out =   1.8000        
+ xi158.n198__net1 =  12.7808n       
+ xi158.n198__net17 =   1.8000        
+ xi158.n198__sbuf_out =   1.8000        
+ xi158.n198__vddio1 =   1.8000        
+ xi158.n198__vss1 =   6.4127n       
+ xi158.n1990__net1 =  13.0165n       
+ xi158.n1991__net1 =  13.0160n       
+ xi158.n1991__sbuf_out =   1.8000        
+ xi158.n1992__net1 =  13.0165n       
+ xi158.n1993__net1 =  13.0133n       
+ xi158.n1993__sbuf_out =   1.8000        
+ xi158.n1994__net1 =  13.0133n       
+ xi158.n1995__net1 =  13.0128n       
+ xi158.n1995__sbuf_out =   1.8000        
+ xi158.n1996__net1 =  13.0142n       
+ xi158.n1997__net1 =  13.0097n       
+ xi158.n1997__sbuf_out =   1.8000        
+ xi158.n1998__net1 =  13.0088n       
+ xi158.n1999__net1 =  13.0083n       
+ xi158.n1999__sbuf_out =   1.8000        
+ xi158.n199__net1 =  12.7803n       
+ xi158.n199__net17 =   1.8000        
+ xi158.n199__sbuf_out =   1.8000        
+ xi158.n199__vddio1 =   1.8000        
+ xi158.n199__vss1 =   6.4072n       
+ xi158.n19__net1 =  12.7890n       
+ xi158.n19__net17 =   1.8000        
+ xi158.n19__net3 =   1.8000        
+ xi158.n19__net7 =   7.3613n       
+ xi158.n19__sbuf_out =   1.8000        
+ xi158.n19__vddio1 =   1.8000        
+ xi158.n19__vss1 =   1.1330n       
+ xi158.n1__sbuf_in =  22.4584n       
+ xi158.n1__sbuf_out =   1.8000        
+ xi158.n1__vddio1 =   1.8000        
+ xi158.n1__vss1 =   1.5633n       
+ xi158.n2000__net1 =  13.0088n       
+ xi158.n2001__net1 =  13.0051n       
+ xi158.n2001__sbuf_out =   1.8000        
+ xi158.n2002__net1 =  13.0051n       
+ xi158.n2003__net1 =  13.0046n       
+ xi158.n2003__sbuf_out =   1.8000        
+ xi158.n2004__net1 =  13.0060n       
+ xi158.n2005__net1 =  13.0008n       
+ xi158.n2005__sbuf_out =   1.8000        
+ xi158.n2006__net1 =  13.0000n       
+ xi158.n2007__net1 =  12.9995n       
+ xi158.n2007__sbuf_out =   1.8000        
+ xi158.n2008__net1 =  13.0000n       
+ xi158.n2009__net1 =  12.9958n       
+ xi158.n2009__sbuf_out =   1.8000        
+ xi158.n200__net1 =  12.7817n       
+ xi158.n200__net17 =   1.8000        
+ xi158.n200__sbuf_out =   1.8000        
+ xi158.n200__vddio1 =   1.8000        
+ xi158.n200__vss1 =   6.4052n       
+ xi158.n2010__net1 =  12.9958n       
+ xi158.n2011__net1 =  12.9953n       
+ xi158.n2011__sbuf_out =   1.8000        
+ xi158.n2012__net1 =  12.9967n       
+ xi158.n2013__net1 =  12.9910n       
+ xi158.n2013__sbuf_out =   1.8000        
+ xi158.n2014__net1 =  12.9901n       
+ xi158.n2015__net1 =  12.9896n       
+ xi158.n2015__sbuf_out =   1.8000        
+ xi158.n2016__net1 =  12.9901n       
+ xi158.n2017__net1 =  12.9855n       
+ xi158.n2017__sbuf_out =   1.8000        
+ xi158.n2018__net1 =  12.9855n       
+ xi158.n2019__net1 =  12.9850n       
+ xi158.n2019__sbuf_out =   1.8000        
+ xi158.n201__net1 =  12.7700n       
+ xi158.n201__net17 =   1.8000        
+ xi158.n201__sbuf_out =   1.8000        
+ xi158.n201__vddio1 =   1.8000        
+ xi158.n201__vss1 =   6.3997n       
+ xi158.n2020__net1 =  12.9864n       
+ xi158.n2021__net1 =  12.9801n       
+ xi158.n2021__sbuf_out =   1.8000        
+ xi158.n2022__net1 =  12.9792n       
+ xi158.n2023__net1 =  12.9787n       
+ xi158.n2023__sbuf_out =   1.8000        
+ xi158.n2024__net1 =  12.9792n       
+ xi158.n2025__net1 =  12.9466n       
+ xi158.n2025__sbuf_out =   1.8000        
+ xi158.n2026__net1 =  12.9471n       
+ xi158.n2027__net1 =  12.9480n       
+ xi158.n2027__sbuf_out =   1.8000        
+ xi158.n2028__net1 =  12.9471n       
+ xi158.n2029__net1 =  12.9397n       
+ xi158.n2029__sbuf_out =   1.8000        
+ xi158.n202__net1 =  12.7691n       
+ xi158.n202__net17 =   1.8000        
+ xi158.n202__sbuf_out =   1.8000        
+ xi158.n202__vddio1 =   1.8000        
+ xi158.n202__vss1 =   6.3893n       
+ xi158.n2030__net1 =  12.9402n       
+ xi158.n2031__net1 =  12.9402n       
+ xi158.n2031__sbuf_out =   1.8000        
+ xi158.n2032__net1 =  12.9411n       
+ xi158.n2033__net1 =  12.9341n       
+ xi158.n2033__sbuf_out =   1.8000        
+ xi158.n2034__net1 =  12.9346n       
+ xi158.n2035__net1 =  12.9355n       
+ xi158.n2035__sbuf_out =   1.8000        
+ xi158.n2036__net1 =  12.9346n       
+ xi158.n2037__net1 =  12.9266n       
+ xi158.n2037__sbuf_out =   1.8000        
+ xi158.n2038__net1 =  12.9271n       
+ xi158.n2039__net1 =  12.9271n       
+ xi158.n2039__sbuf_out =   1.8000        
+ xi158.n203__net1 =  12.7686n       
+ xi158.n203__net17 =   1.8000        
+ xi158.n203__sbuf_out =   1.8000        
+ xi158.n203__vddio1 =   1.8000        
+ xi158.n203__vss1 =   6.3757n       
+ xi158.n2040__net1 =  12.9280n       
+ xi158.n2041__net1 =  12.9206n       
+ xi158.n2041__sbuf_out =   1.8000        
+ xi158.n2042__net1 =  12.9211n       
+ xi158.n2043__net1 =  12.9220n       
+ xi158.n2043__sbuf_out =   1.8000        
+ xi158.n2044__net1 =  12.9211n       
+ xi158.n2045__net1 =  12.9125n       
+ xi158.n2045__sbuf_out =   1.8000        
+ xi158.n2046__net1 =  12.9130n       
+ xi158.n2047__net1 =  12.9130n       
+ xi158.n2047__sbuf_out =   1.8000        
+ xi158.n2048__net1 =  12.9139n       
+ xi158.n2049__net1 =  12.9060n       
+ xi158.n2049__sbuf_out =   1.8000        
+ xi158.n204__net1 =  12.7691n       
+ xi158.n204__net17 =   1.8000        
+ xi158.n204__sbuf_out =   1.8000        
+ xi158.n204__vddio1 =   1.8000        
+ xi158.n204__vss1 =   6.3646n       
+ xi158.n2050__net1 =  12.9065n       
+ xi158.n2051__net1 =  12.9074n       
+ xi158.n2051__sbuf_out =   1.8000        
+ xi158.n2052__net1 =  12.9065n       
+ xi158.n2053__net1 =  12.8973n       
+ xi158.n2053__sbuf_out =   1.8000        
+ xi158.n2054__net1 =  12.8978n       
+ xi158.n2055__net1 =  12.8978n       
+ xi158.n2055__sbuf_out =   1.8000        
+ xi158.n2056__net1 =  12.8987n       
+ xi158.n2057__net1 =  12.8903n       
+ xi158.n2057__sbuf_out =   1.8000        
+ xi158.n2058__net1 =  12.8908n       
+ xi158.n2059__net1 =  12.8917n       
+ xi158.n2059__sbuf_out =   1.8000        
+ xi158.n205__net1 =  12.7700n       
+ xi158.n205__net17 =   1.8000        
+ xi158.n205__sbuf_out =   1.8000        
+ xi158.n205__vddio1 =   1.8000        
+ xi158.n205__vss1 =   6.3579n       
+ xi158.n2060__net1 =  12.8908n       
+ xi158.n2061__net1 =  12.8810n       
+ xi158.n2061__sbuf_out =   1.8000        
+ xi158.n2062__net1 =  12.8815n       
+ xi158.n2063__net1 =  12.8815n       
+ xi158.n2063__sbuf_out =   1.8000        
+ xi158.n2064__net1 =  12.8824n       
+ xi158.n2065__net1 =  12.8736n       
+ xi158.n2065__sbuf_out =   1.8000        
+ xi158.n2066__net1 =  12.8741n       
+ xi158.n2067__net1 =  12.8750n       
+ xi158.n2067__sbuf_out =   1.8000        
+ xi158.n2068__net1 =  12.8741n       
+ xi158.n2069__net1 =  13.0529n       
+ xi158.n2069__sbuf_out =   1.8000        
+ xi158.n206__net1 =  12.7700n       
+ xi158.n206__net17 =   1.8000        
+ xi158.n206__sbuf_out =   1.8000        
+ xi158.n206__vddio1 =   1.8000        
+ xi158.n206__vss1 =   6.3354n       
+ xi158.n2070__net1 =  13.0533n       
+ xi158.n2071__net1 =  13.0542n       
+ xi158.n2071__sbuf_out =   1.8000        
+ xi158.n2072__net1 =  13.0533n       
+ xi158.n2073__net1 =  13.0526n       
+ xi158.n2073__sbuf_out =   1.8000        
+ xi158.n2074__net1 =  13.0530n       
+ xi158.n2075__net1 =  13.0530n       
+ xi158.n2075__sbuf_out =   1.8000        
+ xi158.n2076__net1 =  13.0539n       
+ xi158.n2077__net1 =  13.0521n       
+ xi158.n2077__sbuf_out =   1.8000        
+ xi158.n2078__net1 =  13.0526n       
+ xi158.n2079__net1 =  13.0535n       
+ xi158.n2079__sbuf_out =   1.8000        
+ xi158.n207__net1 =  12.7695n       
+ xi158.n207__net17 =   1.8000        
+ xi158.n207__sbuf_out =   1.8000        
+ xi158.n207__vddio1 =   1.8000        
+ xi158.n207__vss1 =   6.2913n       
+ xi158.n2080__net1 =  13.0526n       
+ xi158.n2081__net1 =  13.0512n       
+ xi158.n2081__sbuf_out =   1.8000        
+ xi158.n2082__net1 =  13.0517n       
+ xi158.n2083__net1 =  13.0517n       
+ xi158.n2083__sbuf_out =   1.8000        
+ xi158.n2084__net1 =  13.0526n       
+ xi158.n2085__net1 =  13.0503n       
+ xi158.n2085__sbuf_out =   1.8000        
+ xi158.n2086__net1 =  13.0508n       
+ xi158.n2087__net1 =  13.0516n       
+ xi158.n2087__sbuf_out =   1.8000        
+ xi158.n2088__net1 =  13.0508n       
+ xi158.n2089__net1 =  13.0488n       
+ xi158.n2089__sbuf_out =   1.8000        
+ xi158.n208__net1 =  12.7709n       
+ xi158.n208__net17 =   1.8000        
+ xi158.n208__sbuf_out =   1.8000        
+ xi158.n208__vddio1 =   1.8000        
+ xi158.n208__vss1 =   6.6040n       
+ xi158.n2090__net1 =  13.0493n       
+ xi158.n2091__net1 =  13.0493n       
+ xi158.n2091__sbuf_out =   1.8000        
+ xi158.n2092__net1 =  13.0502n       
+ xi158.n2093__net1 =  13.0474n       
+ xi158.n2093__sbuf_out =   1.8000        
+ xi158.n2094__net1 =  13.0479n       
+ xi158.n2095__net1 =  13.0488n       
+ xi158.n2095__sbuf_out =   1.8000        
+ xi158.n2096__net1 =  13.0479n       
+ xi158.n2097__net1 =  13.0453n       
+ xi158.n2097__sbuf_out =   1.8000        
+ xi158.n2098__net1 =  13.0458n       
+ xi158.n2099__net1 =  13.0458n       
+ xi158.n2099__sbuf_out =   1.8000        
+ xi158.n209__net1 =  12.7718n       
+ xi158.n209__net17 =   1.8000        
+ xi158.n209__sbuf_out =   1.8000        
+ xi158.n209__vddio1 =   1.8000        
+ xi158.n209__vss1 =   6.6040n       
+ xi158.n20__net1 =  12.7895n       
+ xi158.n20__net17 =   1.8000        
+ xi158.n20__net3 =   1.8000        
+ xi158.n20__net7 =   7.3605n       
+ xi158.n20__sbuf_out =   1.8000        
+ xi158.n20__vddio1 =   1.8000        
+ xi158.n20__vss1 = 969.1858p       
+ xi158.n2100__net1 =  13.0467n       
+ xi158.n2101__net1 =  13.0434n       
+ xi158.n2101__sbuf_out =   1.8000        
+ xi158.n2102__net1 =  13.0439n       
+ xi158.n2103__net1 =  13.0448n       
+ xi158.n2103__sbuf_out =   1.8000        
+ xi158.n2104__net1 =  13.0439n       
+ xi158.n2105__net1 =  13.0407n       
+ xi158.n2105__sbuf_out =   1.8000        
+ xi158.n2106__net1 =  13.0412n       
+ xi158.n2107__net1 =  13.0412n       
+ xi158.n2107__sbuf_out =   1.8000        
+ xi158.n2108__net1 =  13.0421n       
+ xi158.n2109__net1 =  13.0384n       
+ xi158.n2109__sbuf_out =   1.8000        
+ xi158.n210__net1 =  12.7709n       
+ xi158.n210__net17 =   1.8000        
+ xi158.n210__sbuf_out =   1.8000        
+ xi158.n210__vddio1 =   1.8000        
+ xi158.n210__vss1 =   6.5995n       
+ xi158.n2110__net1 =  13.0389n       
+ xi158.n2111__net1 =  13.0398n       
+ xi158.n2111__sbuf_out =   1.8000        
+ xi158.n2112__net1 =  13.0389n       
+ xi158.n2113__net1 =  12.8285n       
+ xi158.n2113__sbuf_out =   1.8000        
+ xi158.n2114__net1 =  12.8276n       
+ xi158.n2115__net1 =  12.8272n       
+ xi158.n2115__sbuf_out =   1.8000        
+ xi158.n2116__net1 =  12.8276n       
+ xi158.n2117__net1 =  12.8198n       
+ xi158.n2117__sbuf_out =   1.8000        
+ xi158.n2118__net1 =  12.8198n       
+ xi158.n2119__net1 =  12.8193n       
+ xi158.n2119__sbuf_out =   1.8000        
+ xi158.n211__net1 =  12.7704n       
+ xi158.n211__net17 =   1.8000        
+ xi158.n211__sbuf_out =   1.8000        
+ xi158.n211__vddio1 =   1.8000        
+ xi158.n211__vss1 =   6.5995n       
+ xi158.n2120__net1 =  12.8206n       
+ xi158.n2121__net1 =  12.8101n       
+ xi158.n2121__sbuf_out =   1.8000        
+ xi158.n2122__net1 =  12.8092n       
+ xi158.n2123__net1 =  12.8087n       
+ xi158.n2123__sbuf_out =   1.8000        
+ xi158.n2124__net1 =  12.8092n       
+ xi158.n2125__net1 =  12.8009n       
+ xi158.n2125__sbuf_out =   1.8000        
+ xi158.n2126__net1 =  12.8009n       
+ xi158.n2127__net1 =  12.8004n       
+ xi158.n2127__sbuf_out =   1.8000        
+ xi158.n2128__net1 =  12.8018n       
+ xi158.n2129__net1 =  12.7906n       
+ xi158.n2129__sbuf_out =   1.8000        
+ xi158.n212__net1 =  12.7709n       
+ xi158.n212__net17 =   1.8000        
+ xi158.n212__sbuf_out =   1.8000        
+ xi158.n212__vddio1 =   1.8000        
+ xi158.n212__vss1 =   6.5940n       
+ xi158.n2130__net1 =  12.7897n       
+ xi158.n2131__net1 =  12.7893n       
+ xi158.n2131__sbuf_out =   1.8000        
+ xi158.n2132__net1 =  12.7897n       
+ xi158.n2133__net1 =  12.7810n       
+ xi158.n2133__sbuf_out =   1.8000        
+ xi158.n2134__net1 =  12.7810n       
+ xi158.n2135__net1 =  12.7805n       
+ xi158.n2135__sbuf_out =   1.8000        
+ xi158.n2136__net1 =  12.7819n       
+ xi158.n2137__net1 =  12.7702n       
+ xi158.n2137__sbuf_out =   1.8000        
+ xi158.n2138__net1 =  12.7693n       
+ xi158.n2139__net1 =  12.7688n       
+ xi158.n2139__sbuf_out =   1.8000        
+ xi158.n213__net1 =  12.7714n       
+ xi158.n213__net17 =   1.8000        
+ xi158.n213__sbuf_out =   1.8000        
+ xi158.n213__vddio1 =   1.8000        
+ xi158.n213__vss1 =   6.5940n       
+ xi158.n2140__net1 =  12.7693n       
+ xi158.n2141__net1 =  12.7702n       
+ xi158.n2141__sbuf_out =   1.8000        
+ xi158.n2142__net1 =  12.7702n       
+ xi158.n2143__net1 =  12.7697n       
+ xi158.n2143__sbuf_out =   1.8000        
+ xi158.n2144__net1 =  12.7711n       
+ xi158.n2145__net1 =  12.7720n       
+ xi158.n2145__sbuf_out =   1.8000        
+ xi158.n2146__net1 =  12.7711n       
+ xi158.n2147__net1 =  12.7706n       
+ xi158.n2147__sbuf_out =   1.8000        
+ xi158.n2148__net1 =  12.7711n       
+ xi158.n2149__net1 =  12.7716n       
+ xi158.n2149__sbuf_out =   1.8000        
+ xi158.n214__net1 =  12.7714n       
+ xi158.n214__net17 =   1.8000        
+ xi158.n214__sbuf_out =   1.8000        
+ xi158.n214__vddio1 =   1.8000        
+ xi158.n214__vss1 =   6.5866n       
+ xi158.n2150__net1 =  12.7716n       
+ xi158.n2151__net1 =  12.7711n       
+ xi158.n2151__sbuf_out =   1.8000        
+ xi158.n2152__net1 =  12.7725n       
+ xi158.n2153__net1 =  12.7728n       
+ xi158.n2153__sbuf_out =   1.8000        
+ xi158.n2154__net1 =  12.7719n       
+ xi158.n2155__net1 =  12.7714n       
+ xi158.n2155__sbuf_out =   1.8000        
+ xi158.n2156__net1 =  12.7719n       
+ xi158.n2157__net1 =  13.0241n       
+ xi158.n2157__sbuf_out =   1.8000        
+ xi158.n2158__net1 =  13.0232n       
+ xi158.n2159__net1 =  13.0227n       
+ xi158.n2159__sbuf_out =   1.8000        
+ xi158.n215__net1 =  12.7709n       
+ xi158.n215__net17 =   1.8000        
+ xi158.n215__sbuf_out =   1.8000        
+ xi158.n215__vddio1 =   1.8000        
+ xi158.n215__vss1 =   6.5866n       
+ xi158.n2160__net1 =  13.0232n       
+ xi158.n2161__net1 =  13.0204n       
+ xi158.n2161__sbuf_out =   1.8000        
+ xi158.n2162__net1 =  13.0204n       
+ xi158.n2163__net1 =  13.0199n       
+ xi158.n2163__sbuf_out =   1.8000        
+ xi158.n2164__net1 =  13.0213n       
+ xi158.n2165__net1 =  13.0174n       
+ xi158.n2165__sbuf_out =   1.8000        
+ xi158.n2166__net1 =  13.0165n       
+ xi158.n2167__net1 =  13.0160n       
+ xi158.n2167__sbuf_out =   1.8000        
+ xi158.n2168__net1 =  13.0165n       
+ xi158.n2169__net1 =  13.0133n       
+ xi158.n2169__sbuf_out =   1.8000        
+ xi158.n216__net1 =  12.7723n       
+ xi158.n216__net17 =   1.8000        
+ xi158.n216__sbuf_out =   1.8000        
+ xi158.n216__vddio1 =   1.8000        
+ xi158.n216__vss1 =   6.5764n       
+ xi158.n2170__net1 =  13.0133n       
+ xi158.n2171__net1 =  13.0128n       
+ xi158.n2171__sbuf_out =   1.8000        
+ xi158.n2172__net1 =  13.0142n       
+ xi158.n2173__net1 =  13.0097n       
+ xi158.n2173__sbuf_out =   1.8000        
+ xi158.n2174__net1 =  13.0088n       
+ xi158.n2175__net1 =  13.0083n       
+ xi158.n2175__sbuf_out =   1.8000        
+ xi158.n2176__net1 =  13.0088n       
+ xi158.n2177__net1 =  13.0051n       
+ xi158.n2177__sbuf_out =   1.8000        
+ xi158.n2178__net1 =  13.0051n       
+ xi158.n2179__net1 =  13.0046n       
+ xi158.n2179__sbuf_out =   1.8000        
+ xi158.n217__net1 =  12.7726n       
+ xi158.n217__net17 =   1.8000        
+ xi158.n217__sbuf_out =   1.8000        
+ xi158.n217__vddio1 =   1.8000        
+ xi158.n217__vss1 =   6.5764n       
+ xi158.n2180__net1 =  13.0060n       
+ xi158.n2181__net1 =  13.0009n       
+ xi158.n2181__sbuf_out =   1.8000        
+ xi158.n2182__net1 =  13.0000n       
+ xi158.n2183__net1 =  12.9995n       
+ xi158.n2183__sbuf_out =   1.8000        
+ xi158.n2184__net1 =  13.0000n       
+ xi158.n2185__net1 =  12.9958n       
+ xi158.n2185__sbuf_out =   1.8000        
+ xi158.n2186__net1 =  12.9958n       
+ xi158.n2187__net1 =  12.9953n       
+ xi158.n2187__sbuf_out =   1.8000        
+ xi158.n2188__net1 =  12.9967n       
+ xi158.n2189__net1 =  12.9910n       
+ xi158.n2189__sbuf_out =   1.8000        
+ xi158.n218__net1 =  12.7717n       
+ xi158.n218__net17 =   1.8000        
+ xi158.n218__sbuf_out =   1.8000        
+ xi158.n218__vddio1 =   1.8000        
+ xi158.n218__vss1 =   6.5631n       
+ xi158.n2190__net1 =  12.9901n       
+ xi158.n2191__net1 =  12.9896n       
+ xi158.n2191__sbuf_out =   1.8000        
+ xi158.n2192__net1 =  12.9901n       
+ xi158.n2193__net1 =  12.9855n       
+ xi158.n2193__sbuf_out =   1.8000        
+ xi158.n2194__net1 =  12.9855n       
+ xi158.n2195__net1 =  12.9850n       
+ xi158.n2195__sbuf_out =   1.8000        
+ xi158.n2196__net1 =  12.9864n       
+ xi158.n2197__net1 =  12.9801n       
+ xi158.n2197__sbuf_out =   1.8000        
+ xi158.n2198__net1 =  12.9792n       
+ xi158.n2199__net1 =  12.9787n       
+ xi158.n2199__sbuf_out =   1.8000        
+ xi158.n219__net1 =  12.7712n       
+ xi158.n219__net17 =   1.8000        
+ xi158.n219__sbuf_out =   1.8000        
+ xi158.n219__vddio1 =   1.8000        
+ xi158.n219__vss1 =   6.5631n       
+ xi158.n21__net1 =  12.7807n       
+ xi158.n21__net17 =   1.8000        
+ xi158.n21__net3 =   1.8000        
+ xi158.n21__net7 =   7.3588n       
+ xi158.n21__sbuf_out =   1.8000        
+ xi158.n21__vddio1 =   1.8000        
+ xi158.n21__vss1 = 794.4984p       
+ xi158.n2200__net1 =  12.9792n       
+ xi158.n2201__net1 =  12.9466n       
+ xi158.n2201__sbuf_out =   1.8000        
+ xi158.n2202__net1 =  12.9471n       
+ xi158.n2203__net1 =  12.9479n       
+ xi158.n2203__sbuf_out =   1.8000        
+ xi158.n2204__net1 =  12.9471n       
+ xi158.n2205__net1 =  12.9397n       
+ xi158.n2205__sbuf_out =   1.8000        
+ xi158.n2206__net1 =  12.9401n       
+ xi158.n2207__net1 =  12.9401n       
+ xi158.n2207__sbuf_out =   1.8000        
+ xi158.n2208__net1 =  12.9410n       
+ xi158.n2209__net1 =  12.9341n       
+ xi158.n2209__sbuf_out =   1.8000        
+ xi158.n220__net1 =  12.7717n       
+ xi158.n220__net17 =   1.8000        
+ xi158.n220__sbuf_out =   1.8000        
+ xi158.n220__vddio1 =   1.8000        
+ xi158.n220__vss1 =   6.5457n       
+ xi158.n2210__net1 =  12.9346n       
+ xi158.n2211__net1 =  12.9355n       
+ xi158.n2211__sbuf_out =   1.8000        
+ xi158.n2212__net1 =  12.9346n       
+ xi158.n2213__net1 =  12.9266n       
+ xi158.n2213__sbuf_out =   1.8000        
+ xi158.n2214__net1 =  12.9271n       
+ xi158.n2215__net1 =  12.9271n       
+ xi158.n2215__sbuf_out =   1.8000        
+ xi158.n2216__net1 =  12.9280n       
+ xi158.n2217__net1 =  12.9206n       
+ xi158.n2217__sbuf_out =   1.8000        
+ xi158.n2218__net1 =  12.9211n       
+ xi158.n2219__net1 =  12.9220n       
+ xi158.n2219__sbuf_out =   1.8000        
+ xi158.n221__net1 =  13.0239n       
+ xi158.n221__net17 =   1.8000        
+ xi158.n221__sbuf_out =   1.8000        
+ xi158.n221__vddio1 =   1.8000        
+ xi158.n221__vss1 =   6.5457n       
+ xi158.n2220__net1 =  12.9211n       
+ xi158.n2221__net1 =  12.9125n       
+ xi158.n2221__sbuf_out =   1.8000        
+ xi158.n2222__net1 =  12.9129n       
+ xi158.n2223__net1 =  12.9129n       
+ xi158.n2223__sbuf_out =   1.8000        
+ xi158.n2224__net1 =  12.9138n       
+ xi158.n2225__net1 =  12.9060n       
+ xi158.n2225__sbuf_out =   1.8000        
+ xi158.n2226__net1 =  12.9065n       
+ xi158.n2227__net1 =  12.9073n       
+ xi158.n2227__sbuf_out =   1.8000        
+ xi158.n2228__net1 =  12.9065n       
+ xi158.n2229__net1 =  12.8973n       
+ xi158.n2229__sbuf_out =   1.8000        
+ xi158.n222__net1 =  13.0230n       
+ xi158.n222__net17 =   1.8000        
+ xi158.n222__sbuf_out =   1.8000        
+ xi158.n222__vddio1 =   1.8000        
+ xi158.n222__vss1 =   6.4311n       
+ xi158.n2230__net1 =  12.8977n       
+ xi158.n2231__net1 =  12.8977n       
+ xi158.n2231__sbuf_out =   1.8000        
+ xi158.n2232__net1 =  12.8986n       
+ xi158.n2233__net1 =  12.8903n       
+ xi158.n2233__sbuf_out =   1.8000        
+ xi158.n2234__net1 =  12.8908n       
+ xi158.n2235__net1 =  12.8917n       
+ xi158.n2235__sbuf_out =   1.8000        
+ xi158.n2236__net1 =  12.8908n       
+ xi158.n2237__net1 =  12.8810n       
+ xi158.n2237__sbuf_out =   1.8000        
+ xi158.n2238__net1 =  12.8815n       
+ xi158.n2239__net1 =  12.8815n       
+ xi158.n2239__sbuf_out =   1.8000        
+ xi158.n223__net1 =  13.0225n       
+ xi158.n223__net17 =   1.8000        
+ xi158.n223__sbuf_out =   1.8000        
+ xi158.n223__vddio1 =   1.8000        
+ xi158.n223__vss1 =   6.4311n       
+ xi158.n2240__net1 =  12.8824n       
+ xi158.n2241__net1 =  12.8736n       
+ xi158.n2241__sbuf_out =   1.8000        
+ xi158.n2242__net1 =  12.8741n       
+ xi158.n2243__net1 =  12.8749n       
+ xi158.n2243__sbuf_out =   1.8000        
+ xi158.n2244__net1 =  12.8741n       
+ xi158.n2245__net1 =  13.0528n       
+ xi158.n2245__sbuf_out =   1.8000        
+ xi158.n2246__net1 =  13.0533n       
+ xi158.n2247__net1 =  13.0542n       
+ xi158.n2247__sbuf_out =   1.8000        
+ xi158.n2248__net1 =  13.0533n       
+ xi158.n2249__net1 =  13.0525n       
+ xi158.n2249__sbuf_out =   1.8000        
+ xi158.n224__net1 =  13.0230n       
+ xi158.n224__net17 =   1.8000        
+ xi158.n224__sbuf_out =   1.8000        
+ xi158.n224__vddio1 =   1.8000        
+ xi158.n224__vss1 =   6.4351n       
+ xi158.n2250__net1 =  13.0530n       
+ xi158.n2251__net1 =  13.0530n       
+ xi158.n2251__sbuf_out =   1.8000        
+ xi158.n2252__net1 =  13.0539n       
+ xi158.n2253__net1 =  13.0521n       
+ xi158.n2253__sbuf_out =   1.8000        
+ xi158.n2254__net1 =  13.0526n       
+ xi158.n2255__net1 =  13.0534n       
+ xi158.n2255__sbuf_out =   1.8000        
+ xi158.n2256__net1 =  13.0526n       
+ xi158.n2257__net1 =  13.0512n       
+ xi158.n2257__sbuf_out =   1.8000        
+ xi158.n2258__net1 =  13.0517n       
+ xi158.n2259__net1 =  13.0517n       
+ xi158.n2259__sbuf_out =   1.8000        
+ xi158.n225__net1 =  13.0202n       
+ xi158.n225__net17 =   1.8000        
+ xi158.n225__sbuf_out =   1.8000        
+ xi158.n225__vddio1 =   1.8000        
+ xi158.n225__vss1 =   6.4476n       
+ xi158.n2260__net1 =  13.0526n       
+ xi158.n2261__net1 =  13.0503n       
+ xi158.n2261__sbuf_out =   1.8000        
+ xi158.n2262__net1 =  13.0507n       
+ xi158.n2263__net1 =  13.0516n       
+ xi158.n2263__sbuf_out =   1.8000        
+ xi158.n2264__net1 =  13.0507n       
+ xi158.n2265__net1 =  13.0488n       
+ xi158.n2265__sbuf_out =   1.8000        
+ xi158.n2266__net1 =  13.0492n       
+ xi158.n2267__net1 =  13.0492n       
+ xi158.n2267__sbuf_out =   1.8000        
+ xi158.n2268__net1 =  13.0501n       
+ xi158.n2269__net1 =  13.0474n       
+ xi158.n2269__sbuf_out =   1.8000        
+ xi158.n226__net1 =  13.0202n       
+ xi158.n226__net17 =   1.8000        
+ xi158.n226__sbuf_out =   1.8000        
+ xi158.n226__vss1 =   6.4465n       
+ xi158.n2270__net1 =  13.0479n       
+ xi158.n2271__net1 =  13.0487n       
+ xi158.n2271__sbuf_out =   1.8000        
+ xi158.n2272__net1 =  13.0479n       
+ xi158.n2273__net1 =  13.0453n       
+ xi158.n2273__sbuf_out =   1.8000        
+ xi158.n2274__net1 =  13.0457n       
+ xi158.n2275__net1 =  13.0457n       
+ xi158.n2275__sbuf_out =   1.8000        
+ xi158.n2276__net1 =  13.0466n       
+ xi158.n2277__net1 =  13.0434n       
+ xi158.n2277__sbuf_out =   1.8000        
+ xi158.n2278__net1 =  13.0439n       
+ xi158.n2279__net1 =  13.0448n       
+ xi158.n2279__sbuf_out =   1.8000        
+ xi158.n227__net1 =  13.0197n       
+ xi158.n227__net17 =   1.8000        
+ xi158.n227__sbuf_out =   1.8000        
+ xi158.n227__vddio1 =   1.8000        
+ xi158.n227__vss1 =   6.4438n       
+ xi158.n2280__net1 =  13.0439n       
+ xi158.n2281__net1 =  13.0407n       
+ xi158.n2281__sbuf_out =   1.8000        
+ xi158.n2282__net1 =  13.0412n       
+ xi158.n2283__net1 =  13.0412n       
+ xi158.n2283__sbuf_out =   1.8000        
+ xi158.n2284__net1 =  13.0421n       
+ xi158.n2285__net1 =  13.0384n       
+ xi158.n2285__sbuf_out =   1.8000        
+ xi158.n2286__net1 =  13.0389n       
+ xi158.n2287__net1 =  13.0398n       
+ xi158.n2287__sbuf_out =   1.8000        
+ xi158.n2288__net1 =  13.0389n       
+ xi158.n2289__net1 =  12.8285n       
+ xi158.n2289__sbuf_out =   1.8000        
+ xi158.n228__net1 =  13.0211n       
+ xi158.n228__net17 =   1.8000        
+ xi158.n228__sbuf_out =   1.8000        
+ xi158.n228__vddio1 =   1.8000        
+ xi158.n228__vss1 =   6.4428n       
+ xi158.n2290__net1 =  12.8276n       
+ xi158.n2291__net1 =  12.8272n       
+ xi158.n2291__sbuf_out =   1.8000        
+ xi158.n2292__net1 =  12.8276n       
+ xi158.n2293__net1 =  12.8198n       
+ xi158.n2293__sbuf_out =   1.8000        
+ xi158.n2294__net1 =  12.8198n       
+ xi158.n2295__net1 =  12.8193n       
+ xi158.n2295__sbuf_out =   1.8000        
+ xi158.n2296__net1 =  12.8206n       
+ xi158.n2297__net1 =  12.8101n       
+ xi158.n2297__sbuf_out =   1.8000        
+ xi158.n2298__net1 =  12.8092n       
+ xi158.n2299__net1 =  12.8087n       
+ xi158.n2299__sbuf_out =   1.8000        
+ xi158.n229__net1 =  13.0172n       
+ xi158.n229__net17 =   1.8000        
+ xi158.n229__sbuf_out =   1.8000        
+ xi158.n229__vddio1 =   1.8000        
+ xi158.n229__vss1 =   6.4400n       
+ xi158.n22__net1 =  12.7807n       
+ xi158.n22__net17 =   1.8000        
+ xi158.n22__net3 =   1.8000        
+ xi158.n22__net7 =   7.3579n       
+ xi158.n22__sbuf_out =   1.8000        
+ xi158.n22__vddio1 =   1.8000        
+ xi158.n22__vss1 = 505.5946p       
+ xi158.n2300__net1 =  12.8092n       
+ xi158.n2301__net1 =  12.8009n       
+ xi158.n2301__sbuf_out =   1.8000        
+ xi158.n2302__net1 =  12.8009n       
+ xi158.n2303__net1 =  12.8004n       
+ xi158.n2303__sbuf_out =   1.8000        
+ xi158.n2304__net1 =  12.8018n       
+ xi158.n2305__net1 =  12.7906n       
+ xi158.n2305__sbuf_out =   1.8000        
+ xi158.n2306__net1 =  12.7898n       
+ xi158.n2307__net1 =  12.7893n       
+ xi158.n2307__sbuf_out =   1.8000        
+ xi158.n2308__net1 =  12.7898n       
+ xi158.n2309__net1 =  12.7810n       
+ xi158.n2309__sbuf_out =   1.8000        
+ xi158.n230__net1 =  13.0163n       
+ xi158.n230__net17 =   1.8000        
+ xi158.n230__sbuf_out =   1.8000        
+ xi158.n230__vddio1 =   1.8000        
+ xi158.n230__vss1 =   6.4349n       
+ xi158.n2310__net1 =  12.7810n       
+ xi158.n2311__net1 =  12.7805n       
+ xi158.n2311__sbuf_out =   1.8000        
+ xi158.n2312__net1 =  12.7819n       
+ xi158.n2313__net1 =  12.7702n       
+ xi158.n2313__sbuf_out =   1.8000        
+ xi158.n2314__net1 =  12.7693n       
+ xi158.n2315__net1 =  12.7688n       
+ xi158.n2315__sbuf_out =   1.8000        
+ xi158.n2316__net1 =  12.7693n       
+ xi158.n2317__net1 =  12.7702n       
+ xi158.n2317__sbuf_out =   1.8000        
+ xi158.n2318__net1 =  12.7702n       
+ xi158.n2319__net1 =  12.7697n       
+ xi158.n2319__sbuf_out =   1.8000        
+ xi158.n231__net1 =  13.0158n       
+ xi158.n231__net17 =   1.8000        
+ xi158.n231__sbuf_out =   1.8000        
+ xi158.n231__vddio1 =   1.8000        
+ xi158.n231__vss1 =   6.4281n       
+ xi158.n2320__net1 =  12.7711n       
+ xi158.n2321__net1 =  12.7720n       
+ xi158.n2321__sbuf_out =   1.8000        
+ xi158.n2322__net1 =  12.7711n       
+ xi158.n2323__net1 =  12.7706n       
+ xi158.n2323__sbuf_out =   1.8000        
+ xi158.n2324__net1 =  12.7711n       
+ xi158.n2325__net1 =  12.7716n       
+ xi158.n2325__sbuf_out =   1.8000        
+ xi158.n2326__net1 =  12.7716n       
+ xi158.n2327__net1 =  12.7711n       
+ xi158.n2327__sbuf_out =   1.8000        
+ xi158.n2328__net1 =  12.7725n       
+ xi158.n2329__net1 =  12.7728n       
+ xi158.n2329__sbuf_out =   1.8000        
+ xi158.n232__net1 =  13.0163n       
+ xi158.n232__net17 =   1.8000        
+ xi158.n232__sbuf_out =   1.8000        
+ xi158.n232__vddio1 =   1.8000        
+ xi158.n232__vss1 =   6.4225n       
+ xi158.n2330__net1 =  12.7719n       
+ xi158.n2331__net1 =  12.7714n       
+ xi158.n2331__sbuf_out =   1.8000        
+ xi158.n2332__net1 =  12.7719n       
+ xi158.n2333__net1 =  13.0241n       
+ xi158.n2333__sbuf_out =   1.8000        
+ xi158.n2334__net1 =  13.0232n       
+ xi158.n2335__net1 =  13.0227n       
+ xi158.n2335__sbuf_out =   1.8000        
+ xi158.n2336__net1 =  13.0232n       
+ xi158.n2337__net1 =  13.0204n       
+ xi158.n2337__sbuf_out =   1.8000        
+ xi158.n2338__net1 =  13.0204n       
+ xi158.n2339__net1 =  13.0199n       
+ xi158.n2339__sbuf_out =   1.8000        
+ xi158.n233__net1 =  13.0131n       
+ xi158.n233__net17 =   1.8000        
+ xi158.n233__sbuf_out =   1.8000        
+ xi158.n233__vddio1 =   1.8000        
+ xi158.n233__vss1 =   6.4192n       
+ xi158.n2340__net1 =  13.0213n       
+ xi158.n2341__net1 =  13.0174n       
+ xi158.n2341__sbuf_out =   1.8000        
+ xi158.n2342__net1 =  13.0165n       
+ xi158.n2343__net1 =  13.0160n       
+ xi158.n2343__sbuf_out =   1.8000        
+ xi158.n2344__net1 =  13.0165n       
+ xi158.n2345__net1 =  13.0133n       
+ xi158.n2345__sbuf_out =   1.8000        
+ xi158.n2346__net1 =  13.0133n       
+ xi158.n2347__net1 =  13.0128n       
+ xi158.n2347__sbuf_out =   1.8000        
+ xi158.n2348__net1 =  13.0142n       
+ xi158.n2349__net1 =  13.0097n       
+ xi158.n2349__sbuf_out =   1.8000        
+ xi158.n234__net1 =  13.0131n       
+ xi158.n234__net17 =   1.8000        
+ xi158.n234__sbuf_out =   1.8000        
+ xi158.n234__vddio1 =   1.8000        
+ xi158.n234__vss1 =   6.4079n       
+ xi158.n2350__net1 =  13.0088n       
+ xi158.n2351__net1 =  13.0083n       
+ xi158.n2351__sbuf_out =   1.8000        
+ xi158.n2352__net1 =  13.0088n       
+ xi158.n2353__net1 =  13.0051n       
+ xi158.n2353__sbuf_out =   1.8000        
+ xi158.n2354__net1 =  13.0051n       
+ xi158.n2355__net1 =  13.0046n       
+ xi158.n2355__sbuf_out =   1.8000        
+ xi158.n2356__net1 =  13.0060n       
+ xi158.n2357__net1 =  13.0009n       
+ xi158.n2357__sbuf_out =   1.8000        
+ xi158.n2358__net1 =  13.0000n       
+ xi158.n2359__net1 =  12.9995n       
+ xi158.n2359__sbuf_out =   1.8000        
+ xi158.n235__net1 =  13.0126n       
+ xi158.n235__net17 =   1.8000        
+ xi158.n235__sbuf_out =   1.8000        
+ xi158.n235__vddio1 =   1.8000        
+ xi158.n235__vss1 =   6.4045n       
+ xi158.n2360__net1 =  13.0000n       
+ xi158.n2361__net1 =  12.9958n       
+ xi158.n2361__sbuf_out =   1.8000        
+ xi158.n2362__net1 =  12.9958n       
+ xi158.n2363__net1 =  12.9953n       
+ xi158.n2363__sbuf_out =   1.8000        
+ xi158.n2364__net1 =  12.9967n       
+ xi158.n2365__net1 =  12.9910n       
+ xi158.n2365__sbuf_out =   1.8000        
+ xi158.n2366__net1 =  12.9901n       
+ xi158.n2367__net1 =  12.9896n       
+ xi158.n2367__sbuf_out =   1.8000        
+ xi158.n2368__net1 =  12.9901n       
+ xi158.n2369__net1 =  12.9855n       
+ xi158.n2369__sbuf_out =   1.8000        
+ xi158.n236__net1 =  13.0140n       
+ xi158.n236__net17 =   1.8000        
+ xi158.n236__sbuf_out =   1.8000        
+ xi158.n236__vddio1 =   1.8000        
+ xi158.n236__vss1 =   6.6356n       
+ xi158.n2370__net1 =  12.9855n       
+ xi158.n2371__net1 =  12.9850n       
+ xi158.n2371__sbuf_out =   1.8000        
+ xi158.n2372__net1 =  12.9864n       
+ xi158.n2373__net1 =  12.9801n       
+ xi158.n2373__sbuf_out =   1.8000        
+ xi158.n2374__net1 =  12.9792n       
+ xi158.n2375__net1 =  12.9787n       
+ xi158.n2375__sbuf_out =   1.8000        
+ xi158.n2376__net1 =  12.9792n       
+ xi158.n2377__net1 =  12.9465n       
+ xi158.n2377__sbuf_out =   1.8000        
+ xi158.n2378__net1 =  12.9470n       
+ xi158.n2379__net1 =  12.9479n       
+ xi158.n2379__sbuf_out =   1.8000        
+ xi158.n237__net1 =  13.0095n       
+ xi158.n237__net17 =   1.8000        
+ xi158.n237__sbuf_out =   1.8000        
+ xi158.n237__vddio1 =   1.8000        
+ xi158.n237__vss1 =   6.6323n       
+ xi158.n2380__net1 =  12.9470n       
+ xi158.n2381__net1 =  12.9396n       
+ xi158.n2381__sbuf_out =   1.8000        
+ xi158.n2382__net1 =  12.9401n       
+ xi158.n2383__net1 =  12.9401n       
+ xi158.n2383__sbuf_out =   1.8000        
+ xi158.n2384__net1 =  12.9410n       
+ xi158.n2385__net1 =  12.9341n       
+ xi158.n2385__sbuf_out =   1.8000        
+ xi158.n2386__net1 =  12.9346n       
+ xi158.n2387__net1 =  12.9355n       
+ xi158.n2387__sbuf_out =   1.8000        
+ xi158.n2388__net1 =  12.9346n       
+ xi158.n2389__net1 =  12.9266n       
+ xi158.n2389__sbuf_out =   1.8000        
+ xi158.n238__net1 =  13.0086n       
+ xi158.n238__net17 =   1.8000        
+ xi158.n238__sbuf_out =   1.8000        
+ xi158.n238__vddio1 =   1.8000        
+ xi158.n238__vss1 =   6.6294n       
+ xi158.n2390__net1 =  12.9270n       
+ xi158.n2391__net1 =  12.9270n       
+ xi158.n2391__sbuf_out =   1.8000        
+ xi158.n2392__net1 =  12.9280n       
+ xi158.n2393__net1 =  12.9206n       
+ xi158.n2393__sbuf_out =   1.8000        
+ xi158.n2394__net1 =  12.9210n       
+ xi158.n2395__net1 =  12.9219n       
+ xi158.n2395__sbuf_out =   1.8000        
+ xi158.n2396__net1 =  12.9210n       
+ xi158.n2397__net1 =  12.9124n       
+ xi158.n2397__sbuf_out =   1.8000        
+ xi158.n2398__net1 =  12.9129n       
+ xi158.n2399__net1 =  12.9129n       
+ xi158.n2399__sbuf_out =   1.8000        
+ xi158.n239__net1 =  13.0081n       
+ xi158.n239__net17 =   1.8000        
+ xi158.n239__sbuf_out =   1.8000        
+ xi158.n239__vddio1 =   1.8000        
+ xi158.n239__vss1 =   6.6256n       
+ xi158.n23__net1 =  12.7803n       
+ xi158.n23__net17 =   1.8000        
+ xi158.n23__net3 =   1.8000        
+ xi158.n23__net7 =   7.3557n       
+ xi158.n23__sbuf_out =   1.8000        
+ xi158.n23__vddio1 =   1.8000        
+ xi158.n23__vss1 = 139.8362p       
+ xi158.n2400__net1 =  12.9138n       
+ xi158.n2401__net1 =  12.9060n       
+ xi158.n2401__sbuf_out =   1.8000        
+ xi158.n2402__net1 =  12.9064n       
+ xi158.n2403__net1 =  12.9073n       
+ xi158.n2403__sbuf_out =   1.8000        
+ xi158.n2404__net1 =  12.9064n       
+ xi158.n2405__net1 =  12.8972n       
+ xi158.n2405__sbuf_out =   1.8000        
+ xi158.n2406__net1 =  12.8977n       
+ xi158.n2407__net1 =  12.8977n       
+ xi158.n2407__sbuf_out =   1.8000        
+ xi158.n2408__net1 =  12.8986n       
+ xi158.n2409__net1 =  12.8903n       
+ xi158.n2409__sbuf_out =   1.8000        
+ xi158.n240__net1 =  13.0086n       
+ xi158.n240__net17 =   1.8000        
+ xi158.n240__sbuf_out =   1.8000        
+ xi158.n240__vddio1 =   1.8000        
+ xi158.n240__vss1 =   6.6205n       
+ xi158.n2410__net1 =  12.8908n       
+ xi158.n2411__net1 =  12.8917n       
+ xi158.n2411__sbuf_out =   1.8000        
+ xi158.n2412__net1 =  12.8908n       
+ xi158.n2413__net1 =  12.8810n       
+ xi158.n2413__sbuf_out =   1.8000        
+ xi158.n2414__net1 =  12.8814n       
+ xi158.n2415__net1 =  12.8814n       
+ xi158.n2415__sbuf_out =   1.8000        
+ xi158.n2416__net1 =  12.8823n       
+ xi158.n2417__net1 =  12.8735n       
+ xi158.n2417__sbuf_out =   1.8000        
+ xi158.n2418__net1 =  12.8740n       
+ xi158.n2419__net1 =  12.8749n       
+ xi158.n2419__sbuf_out =   1.8000        
+ xi158.n241__net1 =  13.0049n       
+ xi158.n241__net17 =   1.8000        
+ xi158.n241__sbuf_out =   1.8000        
+ xi158.n241__vddio1 =   1.8000        
+ xi158.n241__vss1 =   6.6138n       
+ xi158.n2420__net1 =  12.8740n       
+ xi158.n2421__net1 =  13.0528n       
+ xi158.n2421__sbuf_out =   1.8000        
+ xi158.n2422__net1 =  13.0533n       
+ xi158.n2423__net1 =  13.0542n       
+ xi158.n2423__sbuf_out =   1.8000        
+ xi158.n2424__net1 =  13.0533n       
+ xi158.n2425__net1 =  13.0525n       
+ xi158.n2425__sbuf_out =   1.8000        
+ xi158.n2426__net1 =  13.0530n       
+ xi158.n2427__net1 =  13.0530n       
+ xi158.n2427__sbuf_out =   1.8000        
+ xi158.n2428__net1 =  13.0539n       
+ xi158.n2429__net1 =  13.0520n       
+ xi158.n2429__sbuf_out =   1.8000        
+ xi158.n242__net1 =  13.0049n       
+ xi158.n242__net17 =   1.8000        
+ xi158.n242__sbuf_out =   1.8000        
+ xi158.n242__vddio1 =   1.8000        
+ xi158.n242__vss1 =   6.6051n       
+ xi158.n2430__net1 =  13.0525n       
+ xi158.n2431__net1 =  13.0534n       
+ xi158.n2431__sbuf_out =   1.8000        
+ xi158.n2432__net1 =  13.0525n       
+ xi158.n2433__net1 =  13.0511n       
+ xi158.n2433__sbuf_out =   1.8000        
+ xi158.n2434__net1 =  13.0516n       
+ xi158.n2435__net1 =  13.0516n       
+ xi158.n2435__sbuf_out =   1.8000        
+ xi158.n2436__net1 =  13.0525n       
+ xi158.n2437__net1 =  13.0502n       
+ xi158.n2437__sbuf_out =   1.8000        
+ xi158.n2438__net1 =  13.0507n       
+ xi158.n2439__net1 =  13.0516n       
+ xi158.n2439__sbuf_out =   1.8000        
+ xi158.n243__net1 =  13.0044n       
+ xi158.n243__net17 =   1.8000        
+ xi158.n243__sbuf_out =   1.8000        
+ xi158.n243__vss1 =   6.5025n       
+ xi158.n2440__net1 =  13.0507n       
+ xi158.n2441__net1 =  13.0487n       
+ xi158.n2441__sbuf_out =   1.8000        
+ xi158.n2442__net1 =  13.0492n       
+ xi158.n2443__net1 =  13.0492n       
+ xi158.n2443__sbuf_out =   1.8000        
+ xi158.n2444__net1 =  13.0501n       
+ xi158.n2445__net1 =  13.0473n       
+ xi158.n2445__sbuf_out =   1.8000        
+ xi158.n2446__net1 =  13.0478n       
+ xi158.n2447__net1 =  13.0487n       
+ xi158.n2447__sbuf_out =   1.8000        
+ xi158.n2448__net1 =  13.0478n       
+ xi158.n2449__net1 =  13.0452n       
+ xi158.n2449__sbuf_out =   1.8000        
+ xi158.n244__net1 =  13.0058n       
+ xi158.n244__net17 =   1.8000        
+ xi158.n244__sbuf_out =   1.8000        
+ xi158.n244__vddio1 =   1.8000        
+ xi158.n244__vss1 =   9.6139n       
+ xi158.n2450__net1 =  13.0457n       
+ xi158.n2451__net1 =  13.0457n       
+ xi158.n2451__sbuf_out =   1.8000        
+ xi158.n2452__net1 =  13.0466n       
+ xi158.n2453__net1 =  13.0434n       
+ xi158.n2453__sbuf_out =   1.8000        
+ xi158.n2454__net1 =  13.0439n       
+ xi158.n2455__net1 =  13.0448n       
+ xi158.n2455__sbuf_out =   1.8000        
+ xi158.n2456__net1 =  13.0439n       
+ xi158.n2457__net1 =  13.0407n       
+ xi158.n2457__sbuf_out =   1.8000        
+ xi158.n2458__net1 =  13.0412n       
+ xi158.n2459__net1 =  13.0412n       
+ xi158.n2459__sbuf_out =   1.8000        
+ xi158.n245__net1 =  13.0007n       
+ xi158.n245__net17 =   1.8000        
+ xi158.n245__sbuf_out =   1.8000        
+ xi158.n245__vddio1 =   1.8000        
+ xi158.n245__vss1 =   9.6049n       
+ xi158.n2460__net1 =  13.0421n       
+ xi158.n2461__net1 =  13.0384n       
+ xi158.n2461__sbuf_out =   1.8000        
+ xi158.n2462__net1 =  13.0388n       
+ xi158.n2463__net1 =  13.0397n       
+ xi158.n2463__sbuf_out =   1.8000        
+ xi158.n2464__net1 =  13.0389n       
+ xi158.n2465__net1 =  12.8285n       
+ xi158.n2465__sbuf_out =   1.8000        
+ xi158.n2466__net1 =  12.8276n       
+ xi158.n2467__net1 =  12.8276n       
+ xi158.n2467__sbuf_out =   1.8000        
+ xi158.n2468__net1 =  12.8276n       
+ xi158.n2469__net1 =  12.8198n       
+ xi158.n2469__sbuf_out =   1.8000        
+ xi158.n246__net1 =  12.9998n       
+ xi158.n246__net17 =   1.8000        
+ xi158.n246__sbuf_out =   1.8000        
+ xi158.n246__vddio1 =   1.8000        
+ xi158.n246__vss1 =   9.6099n       
+ xi158.n2470__net1 =  12.8198n       
+ xi158.n2471__net1 =  12.8197n       
+ xi158.n2471__sbuf_out =   1.8000        
+ xi158.n2472__net1 =  12.8207n       
+ xi158.n2473__net1 =  12.8101n       
+ xi158.n2473__sbuf_out =   1.8000        
+ xi158.n2474__net1 =  12.8092n       
+ xi158.n2475__net1 =  12.8092n       
+ xi158.n2475__sbuf_out =   1.8000        
+ xi158.n2476__net1 =  12.8092n       
+ xi158.n2477__net1 =  12.8009n       
+ xi158.n2477__sbuf_out =   1.8000        
+ xi158.n2478__net1 =  12.8009n       
+ xi158.n2479__net1 =  12.8009n       
+ xi158.n2479__sbuf_out =   1.8000        
+ xi158.n247__net1 =  12.9993n       
+ xi158.n247__net17 =   1.8000        
+ xi158.n247__sbuf_out =   1.8000        
+ xi158.n247__vddio1 =   1.8000        
+ xi158.n247__vss1 =   9.6055n       
+ xi158.n2480__net1 =  12.8018n       
+ xi158.n2481__net1 =  12.7906n       
+ xi158.n2481__sbuf_out =   1.8000        
+ xi158.n2482__net1 =  12.7898n       
+ xi158.n2483__net1 =  12.7897n       
+ xi158.n2483__sbuf_out =   1.8000        
+ xi158.n2484__net1 =  12.7898n       
+ xi158.n2485__net1 =  12.7810n       
+ xi158.n2485__sbuf_out =   1.8000        
+ xi158.n2486__net1 =  12.7810n       
+ xi158.n2487__net1 =  12.7809n       
+ xi158.n2487__sbuf_out =   1.8000        
+ xi158.n2488__net1 =  12.7819n       
+ xi158.n2489__net1 =  12.7702n       
+ xi158.n2489__sbuf_out =   1.8000        
+ xi158.n248__net1 =  12.9998n       
+ xi158.n248__net17 =   1.8000        
+ xi158.n248__sbuf_out =   1.8000        
+ xi158.n248__vddio1 =   1.8000        
+ xi158.n248__vss1 =   9.6069n       
+ xi158.n2490__net1 =  12.7693n       
+ xi158.n2491__net1 =  12.7693n       
+ xi158.n2491__sbuf_out =   1.8000        
+ xi158.n2492__net1 =  12.7693n       
+ xi158.n2493__net1 =  12.7702n       
+ xi158.n2493__sbuf_out =   1.8000        
+ xi158.n2494__net1 =  12.7702n       
+ xi158.n2495__net1 =  12.7702n       
+ xi158.n2495__sbuf_out =   1.8000        
+ xi158.n2496__net1 =  12.7711n       
+ xi158.n2497__net1 =  12.7720n       
+ xi158.n2497__sbuf_out =   1.8000        
+ xi158.n2498__net1 =  12.7711n       
+ xi158.n2499__net1 =  12.7711n       
+ xi158.n2499__sbuf_out =   1.8000        
+ xi158.n249__net1 =  12.9956n       
+ xi158.n249__net17 =   1.8000        
+ xi158.n249__sbuf_out =   1.8000        
+ xi158.n249__vddio1 =   1.8000        
+ xi158.n249__vss1 =   9.6086n       
+ xi158.n24__net1 =  12.7816n       
+ xi158.n24__net17 =   1.8000        
+ xi158.n24__net3 =   1.8000        
+ xi158.n24__net7 =   7.3548n       
+ xi158.n24__sbuf_out =   1.8000        
+ xi158.n24__vddio1 =   1.8000        
+ xi158.n24__vss1 =   2.9288n       
+ xi158.n2500__net1 =  12.7711n       
+ xi158.n2501__net1 =  12.7716n       
+ xi158.n2501__sbuf_out =   1.8000        
+ xi158.n2502__net1 =  12.7716n       
+ xi158.n2503__net1 =  12.7715n       
+ xi158.n2503__sbuf_out =   1.8000        
+ xi158.n2504__net1 =  12.7725n       
+ xi158.n2505__net1 =  12.7728n       
+ xi158.n2505__sbuf_out =   1.8000        
+ xi158.n2506__net1 =  12.7719n       
+ xi158.n2507__net1 =  12.7719n       
+ xi158.n2507__sbuf_out =   1.8000        
+ xi158.n2508__net1 =  12.7719n       
+ xi158.n2509__net1 =  13.0241n       
+ xi158.n2509__sbuf_out =   1.8000        
+ xi158.n250__net1 =  12.9956n       
+ xi158.n250__net17 =   1.8000        
+ xi158.n250__sbuf_out =   1.8000        
+ xi158.n250__vddio1 =   1.8000        
+ xi158.n250__vss1 =   9.6096n       
+ xi158.n2510__net1 =  13.0232n       
+ xi158.n2511__net1 =  13.0232n       
+ xi158.n2511__sbuf_out =   1.8000        
+ xi158.n2512__net1 =  13.0232n       
+ xi158.n2513__net1 =  13.0204n       
+ xi158.n2513__sbuf_out =   1.8000        
+ xi158.n2514__net1 =  13.0204n       
+ xi158.n2515__net1 =  13.0204n       
+ xi158.n2515__sbuf_out =   1.8000        
+ xi158.n2516__net1 =  13.0213n       
+ xi158.n2517__net1 =  13.0174n       
+ xi158.n2517__sbuf_out =   1.8000        
+ xi158.n2518__net1 =  13.0165n       
+ xi158.n2519__net1 =  13.0165n       
+ xi158.n2519__sbuf_out =   1.8000        
+ xi158.n251__net1 =  12.9951n       
+ xi158.n251__net17 =   1.8000        
+ xi158.n251__sbuf_out =   1.8000        
+ xi158.n251__vddio1 =   1.8000        
+ xi158.n251__vss1 =   9.6099n       
+ xi158.n2520__net1 =  13.0165n       
+ xi158.n2521__net1 =  13.0133n       
+ xi158.n2521__sbuf_out =   1.8000        
+ xi158.n2522__net1 =  13.0133n       
+ xi158.n2523__net1 =  13.0133n       
+ xi158.n2523__sbuf_out =   1.8000        
+ xi158.n2524__net1 =  13.0142n       
+ xi158.n2525__net1 =  13.0097n       
+ xi158.n2525__sbuf_out =   1.8000        
+ xi158.n2526__net1 =  13.0088n       
+ xi158.n2527__net1 =  13.0087n       
+ xi158.n2527__sbuf_out =   1.8000        
+ xi158.n2528__net1 =  13.0088n       
+ xi158.n2529__net1 =  13.0051n       
+ xi158.n2529__sbuf_out =   1.8000        
+ xi158.n252__net1 =  12.9965n       
+ xi158.n252__net17 =   1.8000        
+ xi158.n252__sbuf_out =   1.8000        
+ xi158.n252__vddio1 =   1.8000        
+ xi158.n252__vss1 =   9.6110n       
+ xi158.n2530__net1 =  13.0051n       
+ xi158.n2531__net1 =  13.0051n       
+ xi158.n2531__sbuf_out =   1.8000        
+ xi158.n2532__net1 =  13.0060n       
+ xi158.n2533__net1 =  13.0009n       
+ xi158.n2533__sbuf_out =   1.8000        
+ xi158.n2534__net1 =  13.0000n       
+ xi158.n2535__net1 =  12.9999n       
+ xi158.n2535__sbuf_out =   1.8000        
+ xi158.n2536__net1 =  13.0000n       
+ xi158.n2537__net1 =  12.9958n       
+ xi158.n2537__sbuf_out =   1.8000        
+ xi158.n2538__net1 =  12.9958n       
+ xi158.n2539__net1 =  12.9958n       
+ xi158.n2539__sbuf_out =   1.8000        
+ xi158.n253__net1 =  12.9908n       
+ xi158.n253__net17 =   1.8000        
+ xi158.n253__sbuf_out =   1.8000        
+ xi158.n253__vddio1 =   1.8000        
+ xi158.n253__vss1 =   9.6117n       
+ xi158.n2540__net1 =  12.9967n       
+ xi158.n2541__net1 =  12.9910n       
+ xi158.n2541__sbuf_out =   1.8000        
+ xi158.n2542__net1 =  12.9901n       
+ xi158.n2543__net1 =  12.9901n       
+ xi158.n2543__sbuf_out =   1.8000        
+ xi158.n2544__net1 =  12.9901n       
+ xi158.n2545__net1 =  12.9855n       
+ xi158.n2545__sbuf_out =   1.8000        
+ xi158.n2546__net1 =  12.9855n       
+ xi158.n2547__net1 =  12.9855n       
+ xi158.n2547__sbuf_out =   1.8000        
+ xi158.n2548__net1 =  12.9864n       
+ xi158.n2549__net1 =  12.9801n       
+ xi158.n2549__sbuf_out =   1.8000        
+ xi158.n254__net1 =  12.9899n       
+ xi158.n254__net17 =   1.8000        
+ xi158.n254__sbuf_out =   1.8000        
+ xi158.n254__vddio1 =   1.8000        
+ xi158.n254__vss1 =   9.6121n       
+ xi158.n2550__net1 =  12.9792n       
+ xi158.n2551__net1 =  12.9792n       
+ xi158.n2551__sbuf_out =   1.8000        
+ xi158.n2552__net1 =  12.9792n       
+ xi158.n2553__net1 =  12.9465n       
+ xi158.n2553__sbuf_out =   1.8000        
+ xi158.n2554__net1 =  12.9470n       
+ xi158.n2555__net1 =  12.9479n       
+ xi158.n2555__sbuf_out =   1.8000        
+ xi158.n2556__net1 =  12.9470n       
+ xi158.n2557__net1 =  12.9396n       
+ xi158.n2557__sbuf_out =   1.8000        
+ xi158.n2558__net1 =  12.9401n       
+ xi158.n2559__net1 =  12.9401n       
+ xi158.n2559__sbuf_out =   1.8000        
+ xi158.n255__net1 =  12.9894n       
+ xi158.n255__net17 =   1.8000        
+ xi158.n255__sbuf_out =   1.8000        
+ xi158.n255__vddio1 =   1.8000        
+ xi158.n255__vss1 =   9.6121n       
+ xi158.n2560__net1 =  12.9410n       
+ xi158.n2561__net1 =  12.9341n       
+ xi158.n2561__sbuf_out =   1.8000        
+ xi158.n2562__net1 =  12.9345n       
+ xi158.n2563__net1 =  12.9354n       
+ xi158.n2563__sbuf_out =   1.8000        
+ xi158.n2564__net1 =  12.9345n       
+ xi158.n2565__net1 =  12.9265n       
+ xi158.n2565__sbuf_out =   1.8000        
+ xi158.n2566__net1 =  12.9270n       
+ xi158.n2567__net1 =  12.9270n       
+ xi158.n2567__sbuf_out =   1.8000        
+ xi158.n2568__net1 =  12.9279n       
+ xi158.n2569__net1 =  12.9205n       
+ xi158.n2569__sbuf_out =   1.8000        
+ xi158.n256__net1 =  12.9899n       
+ xi158.n256__net17 =   1.8000        
+ xi158.n256__sbuf_out =   1.8000        
+ xi158.n256__vddio1 =   1.8000        
+ xi158.n256__vss1 =   9.6123n       
+ xi158.n2570__net1 =  12.9210n       
+ xi158.n2571__net1 =  12.9219n       
+ xi158.n2571__sbuf_out =   1.8000        
+ xi158.n2572__net1 =  12.9210n       
+ xi158.n2573__net1 =  12.9124n       
+ xi158.n2573__sbuf_out =   1.8000        
+ xi158.n2574__net1 =  12.9129n       
+ xi158.n2575__net1 =  12.9129n       
+ xi158.n2575__sbuf_out =   1.8000        
+ xi158.n2576__net1 =  12.9138n       
+ xi158.n2577__net1 =  12.9059n       
+ xi158.n2577__sbuf_out =   1.8000        
+ xi158.n2578__net1 =  12.9064n       
+ xi158.n2579__net1 =  12.9073n       
+ xi158.n2579__sbuf_out =   1.8000        
+ xi158.n257__net1 =  12.9853n       
+ xi158.n257__net17 =   1.8000        
+ xi158.n257__sbuf_out =   1.8000        
+ xi158.n257__vddio1 =   1.8000        
+ xi158.n2580__net1 =  12.9064n       
+ xi158.n2581__net1 =  12.8972n       
+ xi158.n2581__sbuf_out =   1.8000        
+ xi158.n2582__net1 =  12.8977n       
+ xi158.n2583__net1 =  12.8977n       
+ xi158.n2583__sbuf_out =   1.8000        
+ xi158.n2584__net1 =  12.8986n       
+ xi158.n2585__net1 =  12.8903n       
+ xi158.n2585__sbuf_out =   1.8000        
+ xi158.n2586__net1 =  12.8907n       
+ xi158.n2587__net1 =  12.8916n       
+ xi158.n2587__sbuf_out =   1.8000        
+ xi158.n2588__net1 =  12.8907n       
+ xi158.n2589__net1 =  12.8809n       
+ xi158.n2589__sbuf_out =   1.8000        
+ xi158.n258__net1 =  12.9853n       
+ xi158.n258__net17 =   1.8000        
+ xi158.n258__sbuf_out =   1.8000        
+ xi158.n258__vddio1 =   1.8000        
+ xi158.n258__vss1 =   9.6139n       
+ xi158.n2590__net1 =  12.8814n       
+ xi158.n2591__net1 =  12.8814n       
+ xi158.n2591__sbuf_out =   1.8000        
+ xi158.n2592__net1 =  12.8823n       
+ xi158.n2593__net1 =  12.8735n       
+ xi158.n2593__sbuf_out =   1.8000        
+ xi158.n2594__net1 =  12.8740n       
+ xi158.n2595__net1 =  12.8749n       
+ xi158.n2595__sbuf_out =   1.8000        
+ xi158.n2596__net1 =  12.8740n       
+ xi158.n2597__net1 =  13.0528n       
+ xi158.n2597__sbuf_out =   1.8000        
+ xi158.n2598__net1 =  13.0533n       
+ xi158.n2599__net1 =  13.0541n       
+ xi158.n2599__sbuf_out =   1.8000        
+ xi158.n259__net1 =  12.9848n       
+ xi158.n259__net17 =   1.8000        
+ xi158.n259__sbuf_out =   1.8000        
+ xi158.n259__vddio1 =   1.8000        
+ xi158.n259__vss1 =   9.6006n       
+ xi158.n25__net1 =  12.7700n       
+ xi158.n25__net17 =   1.8000        
+ xi158.n25__net3 =   1.8000        
+ xi158.n25__net7 =   7.3519n       
+ xi158.n25__sbuf_out =   1.8000        
+ xi158.n25__vddio1 =   1.8000        
+ xi158.n25__vss1 =   2.9101n       
+ xi158.n2600__net1 =  13.0533n       
+ xi158.n2601__net1 =  13.0525n       
+ xi158.n2601__sbuf_out =   1.8000        
+ xi158.n2602__net1 =  13.0530n       
+ xi158.n2603__net1 =  13.0530n       
+ xi158.n2603__sbuf_out =   1.8000        
+ xi158.n2604__net1 =  13.0538n       
+ xi158.n2605__net1 =  13.0520n       
+ xi158.n2605__sbuf_out =   1.8000        
+ xi158.n2606__net1 =  13.0525n       
+ xi158.n2607__net1 =  13.0534n       
+ xi158.n2607__sbuf_out =   1.8000        
+ xi158.n2608__net1 =  13.0525n       
+ xi158.n2609__net1 =  13.0511n       
+ xi158.n2609__sbuf_out =   1.8000        
+ xi158.n260__net1 =  12.9862n       
+ xi158.n260__net17 =   1.8000        
+ xi158.n260__sbuf_out =   1.8000        
+ xi158.n260__vddio1 =   1.8000        
+ xi158.n260__vss1 =   9.6249n       
+ xi158.n2610__net1 =  13.0516n       
+ xi158.n2611__net1 =  13.0516n       
+ xi158.n2611__sbuf_out =   1.8000        
+ xi158.n2612__net1 =  13.0525n       
+ xi158.n2613__net1 =  13.0502n       
+ xi158.n2613__sbuf_out =   1.8000        
+ xi158.n2614__net1 =  13.0507n       
+ xi158.n2615__net1 =  13.0516n       
+ xi158.n2615__sbuf_out =   1.8000        
+ xi158.n2616__net1 =  13.0507n       
+ xi158.n2617__net1 =  13.0487n       
+ xi158.n2617__sbuf_out =   1.8000        
+ xi158.n2618__net1 =  13.0492n       
+ xi158.n2619__net1 =  13.0492n       
+ xi158.n2619__sbuf_out =   1.8000        
+ xi158.n261__net1 =  12.9799n       
+ xi158.n261__net17 =   1.8000        
+ xi158.n261__sbuf_out =   1.8000        
+ xi158.n261__vddio1 =   1.8000        
+ xi158.n261__vss1 =   9.6249n       
+ xi158.n2620__net1 =  13.0501n       
+ xi158.n2621__net1 =  13.0473n       
+ xi158.n2621__sbuf_out =   1.8000        
+ xi158.n2622__net1 =  13.0478n       
+ xi158.n2623__net1 =  13.0487n       
+ xi158.n2623__sbuf_out =   1.8000        
+ xi158.n2624__net1 =  13.0478n       
+ xi158.n2625__net1 =  13.0452n       
+ xi158.n2625__sbuf_out =   1.8000        
+ xi158.n2626__net1 =  13.0457n       
+ xi158.n2627__net1 =  13.0457n       
+ xi158.n2627__sbuf_out =   1.8000        
+ xi158.n2628__net1 =  13.0466n       
+ xi158.n2629__net1 =  13.0434n       
+ xi158.n2629__sbuf_out =   1.8000        
+ xi158.n262__net1 =  12.9790n       
+ xi158.n262__net17 =   1.8000        
+ xi158.n262__sbuf_out =   1.8000        
+ xi158.n262__vddio1 =   1.8000        
+ xi158.n262__vss1 =   9.6266n       
+ xi158.n2630__net1 =  13.0438n       
+ xi158.n2631__net1 =  13.0447n       
+ xi158.n2631__sbuf_out =   1.8000        
+ xi158.n2632__net1 =  13.0438n       
+ xi158.n2633__net1 =  13.0407n       
+ xi158.n2633__sbuf_out =   1.8000        
+ xi158.n2634__net1 =  13.0411n       
+ xi158.n2635__net1 =  13.0411n       
+ xi158.n2635__sbuf_out =   1.8000        
+ xi158.n2636__net1 =  13.0420n       
+ xi158.n2637__net1 =  13.0383n       
+ xi158.n2637__sbuf_out =   1.8000        
+ xi158.n2638__net1 =  13.0388n       
+ xi158.n2639__net1 =  13.0397n       
+ xi158.n2639__sbuf_out =   1.8000        
+ xi158.n263__net1 =  12.9785n       
+ xi158.n263__net17 =   1.8000        
+ xi158.n263__sbuf_out =   1.8000        
+ xi158.n263__vddio1 =   1.8000        
+ xi158.n263__vss1 =   9.6266n       
+ xi158.n2640__net1 =  13.0388n       
+ xi158.n2641__net1 =  12.9507n       
+ xi158.n2641__sbuf_out =   1.8000        
+ xi158.n2642__net1 =  12.8893n       
+ xi158.n2643__net1 =  12.5491n       
+ xi158.n2643__sbuf_out =   1.8000        
+ xi158.n2644__net1 =  12.7187n       
+ xi158.n2645__net1 =  12.7166n       
+ xi158.n2645__sbuf_out =   1.8000        
+ xi158.n2646__net1 =  12.5471n       
+ xi158.n2647__net1 =  12.7165n       
+ xi158.n2647__sbuf_out =   1.8000        
+ xi158.n2648__net1 =  12.9415n       
+ xi158.n2649__net1 =  12.8802n       
+ xi158.n2649__sbuf_out =   1.8000        
+ xi158.n264__net1 =  12.9790n       
+ xi158.n264__net17 =   1.8000        
+ xi158.n264__sbuf_out =   1.8000        
+ xi158.n264__vddio1 =   1.8000        
+ xi158.n264__vss1 =   9.6279n       
+ xi158.n2650__net1 =  12.9379n       
+ xi158.n2651__net1 =  12.8765n       
+ xi158.n2651__sbuf_out =   1.8000        
+ xi158.n2652__net1 =  12.4832n       
+ xi158.n2653__net1 =  12.6718n       
+ xi158.n2653__sbuf_out =   1.8000        
+ xi158.n2654__net1 =  12.4800n       
+ xi158.n2655__net1 =  12.6685n       
+ xi158.n2655__sbuf_out =   1.8000        
+ xi158.n2656__net1 =  12.9051n       
+ xi158.n2657__net1 =  12.8437n       
+ xi158.n2657__sbuf_out =   1.8000        
+ xi158.n2658__net1 =  12.9020n       
+ xi158.n2659__net1 =  12.8407n       
+ xi158.n2659__sbuf_out =   1.8000        
+ xi158.n265__net1 =  12.9468n       
+ xi158.n265__net17 =   1.8000        
+ xi158.n265__sbuf_out =   1.8000        
+ xi158.n265__vddio1 =   1.8000        
+ xi158.n265__vss1 =   9.6279n       
+ xi158.n2660__net1 =  12.4081n       
+ xi158.n2661__net1 =  12.6286n       
+ xi158.n2661__sbuf_out =   1.8000        
+ xi158.n2662__net1 =  12.4083n       
+ xi158.n2663__net1 =  12.6289n       
+ xi158.n2663__sbuf_out =   1.8000        
+ xi158.n2664__net1 =  12.9046n       
+ xi158.n2665__net1 =  12.8432n       
+ xi158.n2665__sbuf_out =   1.8000        
+ xi158.n2666__net1 =  12.9081n       
+ xi158.n2667__net1 =  12.8468n       
+ xi158.n2667__sbuf_out =   1.8000        
+ xi158.n2668__net1 =  12.4623n       
+ xi158.n2669__net1 =  12.6586n       
+ xi158.n2669__sbuf_out =   1.8000        
+ xi158.n266__net1 =  12.9472n       
+ xi158.n266__net17 =   1.8000        
+ xi158.n266__sbuf_out =   1.8000        
+ xi158.n266__vddio1 =   1.8000        
+ xi158.n266__vss1 =   9.6289n       
+ xi158.n2670__net1 =  12.4607n       
+ xi158.n2671__net1 =  12.6571n       
+ xi158.n2671__sbuf_out =   1.8000        
+ xi158.n2672__net1 =  12.9071n       
+ xi158.n2673__net1 =  12.8457n       
+ xi158.n2673__sbuf_out =   1.8000        
+ xi158.n2674__net1 =  12.9065n       
+ xi158.n2675__net1 =  12.8452n       
+ xi158.n2675__sbuf_out =   1.8000        
+ xi158.n2676__net1 =  12.4665n       
+ xi158.n2677__net1 =  12.6543n       
+ xi158.n2677__sbuf_out =   1.8000        
+ xi158.n2678__net1 =  12.4661n       
+ xi158.n2679__net1 =  12.6539n       
+ xi158.n2679__sbuf_out =   1.8000        
+ xi158.n267__net1 =  12.9481n       
+ xi158.n267__net17 =   1.8000        
+ xi158.n267__sbuf_out =   1.8000        
+ xi158.n267__vddio1 =   1.8000        
+ xi158.n267__vss1 =   9.6289n       
+ xi158.n2680__net1 =  12.9034n       
+ xi158.n2681__net1 =  12.8420n       
+ xi158.n2681__sbuf_out =   1.8000        
+ xi158.n2682__net1 =  12.9033n       
+ xi158.n2683__net1 =  12.8419n       
+ xi158.n2683__sbuf_out =   1.8000        
+ xi158.n2684__net1 =  12.4719n       
+ xi158.n2685__net1 =  12.6578n       
+ xi158.n2685__sbuf_out =   1.8000        
+ xi158.n2686__net1 =  12.9494n       
+ xi158.n2687__net1 =  12.8881n       
+ xi158.n2687__sbuf_out =   1.8000        
+ xi158.n2688__net1 =  12.5535n       
+ xi158.n2689__net1 =  12.7200n       
+ xi158.n2689__sbuf_out =   1.8000        
+ xi158.n268__net1 =  12.9472n       
+ xi158.n268__net17 =   1.8000        
+ xi158.n268__sbuf_out =   1.8000        
+ xi158.n268__vddio1 =   1.8000        
+ xi158.n268__vss1 =   9.6296n       
+ xi158.n2690__net1 =  12.7179n       
+ xi158.n2691__net1 =  12.5516n       
+ xi158.n2691__sbuf_out =   1.8000        
+ xi158.n2692__net1 =  12.7177n       
+ xi158.n2693__net1 =  12.9402n       
+ xi158.n2693__sbuf_out =   1.8000        
+ xi158.n2694__net1 =  12.8789n       
+ xi158.n2695__net1 =  12.9366n       
+ xi158.n2695__sbuf_out =   1.8000        
+ xi158.n2696__net1 =  12.8752n       
+ xi158.n2697__net1 =  12.4865n       
+ xi158.n2697__sbuf_out =   1.8000        
+ xi158.n2698__net1 =  12.6732n       
+ xi158.n2699__net1 =  12.4833n       
+ xi158.n2699__sbuf_out =   1.8000        
+ xi158.n269__net1 =  12.9398n       
+ xi158.n269__net17 =   1.8000        
+ xi158.n269__sbuf_out =   1.8000        
+ xi158.n269__vddio1 =   1.8000        
+ xi158.n269__vss1 =   9.6296n       
+ xi158.n26__net1 =  12.7691n       
+ xi158.n26__net17 =   1.8000        
+ xi158.n26__net3 =   1.8000        
+ xi158.n26__net7 =   7.3510n       
+ xi158.n26__sbuf_out =   1.8000        
+ xi158.n26__vddio1 =   1.8000        
+ xi158.n26__vss1 =   2.9107n       
+ xi158.n2700__net1 =  12.6699n       
+ xi158.n2701__net1 =  12.9038n       
+ xi158.n2701__sbuf_out =   1.8000        
+ xi158.n2702__net1 =  12.8424n       
+ xi158.n2703__net1 =  12.9007n       
+ xi158.n2703__sbuf_out =   1.8000        
+ xi158.n2704__net1 =  12.8394n       
+ xi158.n2705__net1 =  12.4112n       
+ xi158.n2705__sbuf_out =   1.8000        
+ xi158.n2706__net1 =  12.6302n       
+ xi158.n2707__net1 =  12.4114n       
+ xi158.n2707__sbuf_out =   1.8000        
+ xi158.n2708__net1 =  12.6304n       
+ xi158.n2709__net1 =  12.9033n       
+ xi158.n2709__sbuf_out =   1.8000        
+ xi158.n270__net1 =  12.9403n       
+ xi158.n270__net17 =   1.8000        
+ xi158.n270__sbuf_out =   1.8000        
+ xi158.n270__vddio1 =   1.8000        
+ xi158.n270__vss1 =   9.6300n       
+ xi158.n2710__net1 =  12.8420n       
+ xi158.n2711__net1 =  12.9068n       
+ xi158.n2711__sbuf_out =   1.8000        
+ xi158.n2712__net1 =  12.8455n       
+ xi158.n2713__net1 =  12.4657n       
+ xi158.n2713__sbuf_out =   1.8000        
+ xi158.n2714__net1 =  12.6600n       
+ xi158.n2715__net1 =  12.4642n       
+ xi158.n2715__sbuf_out =   1.8000        
+ xi158.n2716__net1 =  12.6585n       
+ xi158.n2717__net1 =  12.9058n       
+ xi158.n2717__sbuf_out =   1.8000        
+ xi158.n2718__net1 =  12.8444n       
+ xi158.n2719__net1 =  12.9052n       
+ xi158.n2719__sbuf_out =   1.8000        
+ xi158.n271__net1 =  12.9403n       
+ xi158.n271__net17 =   1.8000        
+ xi158.n271__sbuf_out =   1.8000        
+ xi158.n271__vss1 =   9.6300n       
+ xi158.n2720__net1 =  12.8439n       
+ xi158.n2721__net1 =  12.4698n       
+ xi158.n2721__sbuf_out =   1.8000        
+ xi158.n2722__net1 =  12.6556n       
+ xi158.n2723__net1 =  12.4695n       
+ xi158.n2723__sbuf_out =   1.8000        
+ xi158.n2724__net1 =  12.6553n       
+ xi158.n2725__net1 =  12.9021n       
+ xi158.n2725__sbuf_out =   1.8000        
+ xi158.n2726__net1 =  12.8407n       
+ xi158.n2727__net1 =  12.9020n       
+ xi158.n2727__sbuf_out =   1.8000        
+ xi158.n2728__net1 =  12.8406n       
+ xi158.n2729__net1 =  12.4749n       
+ xi158.n2729__sbuf_out =   1.8000        
+ xi158.n272__net1 =  12.9412n       
+ xi158.n272__net17 =   1.8000        
+ xi158.n272__sbuf_out =   1.8000        
+ xi158.n272__vddio1 =   1.8000        
+ xi158.n272__vss1 =   9.6303n       
+ xi158.n2730__net1 =  12.6591n       
+ xi158.n2731__net1 =  12.9468n       
+ xi158.n2731__sbuf_out =   1.8000        
+ xi158.n2732__net1 =  12.8855n       
+ xi158.n2733__net1 =  12.5575n       
+ xi158.n2733__sbuf_out =   1.8000        
+ xi158.n2734__net1 =  12.7224n       
+ xi158.n2735__net1 =  12.7203n       
+ xi158.n2735__sbuf_out =   1.8000        
+ xi158.n2736__net1 =  12.5556n       
+ xi158.n2737__net1 =  12.7201n       
+ xi158.n2737__sbuf_out =   1.8000        
+ xi158.n2738__net1 =  12.9377n       
+ xi158.n2739__net1 =  12.8763n       
+ xi158.n2739__sbuf_out =   1.8000        
+ xi158.n273__net1 =  12.9343n       
+ xi158.n273__net17 =   1.8000        
+ xi158.n273__sbuf_out =   1.8000        
+ xi158.n273__vss1 =   9.6303n       
+ xi158.n2740__net1 =  12.9340n       
+ xi158.n2741__net1 =  12.8727n       
+ xi158.n2741__sbuf_out =   1.8000        
+ xi158.n2742__net1 =  12.4896n       
+ xi158.n2743__net1 =  12.6758n       
+ xi158.n2743__sbuf_out =   1.8000        
+ xi158.n2744__net1 =  12.4863n       
+ xi158.n2745__net1 =  12.6725n       
+ xi158.n2745__sbuf_out =   1.8000        
+ xi158.n2746__net1 =  12.9012n       
+ xi158.n2747__net1 =  12.8399n       
+ xi158.n2747__sbuf_out =   1.8000        
+ xi158.n2748__net1 =  12.8982n       
+ xi158.n2749__net1 =  12.8368n       
+ xi158.n2749__sbuf_out =   1.8000        
+ xi158.n274__net1 =  12.9348n       
+ xi158.n274__net17 =   1.8000        
+ xi158.n274__sbuf_out =   1.8000        
+ xi158.n274__vddio1 =   1.8000        
+ xi158.n274__vss1 =   9.3854n       
+ xi158.n2750__net1 =  12.4147n       
+ xi158.n2751__net1 =  12.6333n       
+ xi158.n2751__sbuf_out =   1.8000        
+ xi158.n2752__net1 =  12.4149n       
+ xi158.n2753__net1 =  12.6335n       
+ xi158.n2753__sbuf_out =   1.8000        
+ xi158.n2754__net1 =  12.9008n       
+ xi158.n2755__net1 =  12.8394n       
+ xi158.n2755__sbuf_out =   1.8000        
+ xi158.n2756__net1 =  12.9043n       
+ xi158.n2757__net1 =  12.8429n       
+ xi158.n2757__sbuf_out =   1.8000        
+ xi158.n2758__net1 =  12.4689n       
+ xi158.n2759__net1 =  12.6628n       
+ xi158.n2759__sbuf_out =   1.8000        
+ xi158.n275__net1 =  12.9357n       
+ xi158.n275__net17 =   1.8000        
+ xi158.n275__sbuf_out =   1.8000        
+ xi158.n275__vddio1 =   1.8000        
+ xi158.n275__vss1 =   9.3765n       
+ xi158.n2760__net1 =  12.4674n       
+ xi158.n2761__net1 =  12.6612n       
+ xi158.n2761__sbuf_out =   1.8000        
+ xi158.n2762__net1 =  12.9033n       
+ xi158.n2763__net1 =  12.8419n       
+ xi158.n2763__sbuf_out =   1.8000        
+ xi158.n2764__net1 =  12.9027n       
+ xi158.n2765__net1 =  12.8413n       
+ xi158.n2765__sbuf_out =   1.8000        
+ xi158.n2766__net1 =  12.4728n       
+ xi158.n2767__net1 =  12.6583n       
+ xi158.n2767__sbuf_out =   1.8000        
+ xi158.n2768__net1 =  12.4725n       
+ xi158.n2769__net1 =  12.6579n       
+ xi158.n2769__sbuf_out =   1.8000        
+ xi158.n276__net1 =  12.9348n       
+ xi158.n276__net17 =   1.8000        
+ xi158.n276__sbuf_out =   1.8000        
+ xi158.n276__vddio1 =   1.8000        
+ xi158.n276__vss1 =   9.3815n       
+ xi158.n2770__net1 =  12.8995n       
+ xi158.n2771__net1 =  12.8382n       
+ xi158.n2771__sbuf_out =   1.8000        
+ xi158.n2772__net1 =  12.8994n       
+ xi158.n2773__net1 =  12.8381n       
+ xi158.n2773__sbuf_out =   1.8000        
+ xi158.n2774__net1 =  12.4776n       
+ xi158.n2775__net1 =  12.6617n       
+ xi158.n2775__sbuf_out =   1.8000        
+ xi158.n2776__net1 =  12.9430n       
+ xi158.n2777__net1 =  12.8817n       
+ xi158.n2777__sbuf_out =   1.8000        
+ xi158.n2778__net1 =  12.5625n       
+ xi158.n2779__net1 =  12.7260n       
+ xi158.n2779__sbuf_out =   1.8000        
+ xi158.n277__net1 =  12.9268n       
+ xi158.n277__net17 =   1.8000        
+ xi158.n277__sbuf_out =   1.8000        
+ xi158.n277__vddio1 =   1.8000        
+ xi158.n277__vss1 =   9.3771n       
+ xi158.n2780__net1 =  12.7238n       
+ xi158.n2781__net1 =  12.5605n       
+ xi158.n2781__sbuf_out =   1.8000        
+ xi158.n2782__net1 =  12.7237n       
+ xi158.n2783__net1 =  12.9338n       
+ xi158.n2783__sbuf_out =   1.8000        
+ xi158.n2784__net1 =  12.8725n       
+ xi158.n2785__net1 =  12.9302n       
+ xi158.n2785__sbuf_out =   1.8000        
+ xi158.n2786__net1 =  12.8688n       
+ xi158.n2787__net1 =  12.4937n       
+ xi158.n2787__sbuf_out =   1.8000        
+ xi158.n2788__net1 =  12.6797n       
+ xi158.n2789__net1 =  12.4905n       
+ xi158.n2789__sbuf_out =   1.8000        
+ xi158.n278__net1 =  12.9273n       
+ xi158.n278__net17 =   1.8000        
+ xi158.n278__sbuf_out =   1.8000        
+ xi158.n278__vddio1 =   1.8000        
+ xi158.n278__vss1 =   9.3785n       
+ xi158.n2790__net1 =  12.6764n       
+ xi158.n2791__net1 =  12.8974n       
+ xi158.n2791__sbuf_out =   1.8000        
+ xi158.n2792__net1 =  12.8360n       
+ xi158.n2793__net1 =  12.8943n       
+ xi158.n2793__sbuf_out =   1.8000        
+ xi158.n2794__net1 =  12.8330n       
+ xi158.n2795__net1 =  12.4196n       
+ xi158.n2795__sbuf_out =   1.8000        
+ xi158.n2796__net1 =  12.6379n       
+ xi158.n2797__net1 =  12.4198n       
+ xi158.n2797__sbuf_out =   1.8000        
+ xi158.n2798__net1 =  12.6381n       
+ xi158.n2799__net1 =  12.8969n       
+ xi158.n2799__sbuf_out =   1.8000        
+ xi158.n279__net1 =  12.9273n       
+ xi158.n279__net17 =   1.8000        
+ xi158.n279__sbuf_out =   1.8000        
+ xi158.n279__vddio1 =   1.8000        
+ xi158.n279__vss1 =   9.3802n       
+ xi158.n27__net1 =  12.7686n       
+ xi158.n27__net17 =   1.8000        
+ xi158.n27__net3 =   1.8000        
+ xi158.n27__net7 =   7.3474n       
+ xi158.n27__sbuf_out =   1.8000        
+ xi158.n27__vddio1 =   1.8000        
+ xi158.n27__vss1 =   2.9107n       
+ xi158.n2800__net1 =  12.8355n       
+ xi158.n2801__net1 =  12.9004n       
+ xi158.n2801__sbuf_out =   1.8000        
+ xi158.n2802__net1 =  12.8391n       
+ xi158.n2803__net1 =  12.4732n       
+ xi158.n2803__sbuf_out =   1.8000        
+ xi158.n2804__net1 =  12.6669n       
+ xi158.n2805__net1 =  12.4717n       
+ xi158.n2805__sbuf_out =   1.8000        
+ xi158.n2806__net1 =  12.6653n       
+ xi158.n2807__net1 =  12.8994n       
+ xi158.n2807__sbuf_out =   1.8000        
+ xi158.n2808__net1 =  12.8380n       
+ xi158.n2809__net1 =  12.8988n       
+ xi158.n2809__sbuf_out =   1.8000        
+ xi158.n280__net1 =  12.9282n       
+ xi158.n280__net17 =   1.8000        
+ xi158.n280__sbuf_out =   1.8000        
+ xi158.n280__vddio1 =   1.8000        
+ xi158.n280__vss1 =   9.3812n       
+ xi158.n2810__net1 =  12.8375n       
+ xi158.n2811__net1 =  12.4770n       
+ xi158.n2811__sbuf_out =   1.8000        
+ xi158.n2812__net1 =  12.6622n       
+ xi158.n2813__net1 =  12.4766n       
+ xi158.n2813__sbuf_out =   1.8000        
+ xi158.n2814__net1 =  12.6618n       
+ xi158.n2815__net1 =  12.8957n       
+ xi158.n2815__sbuf_out =   1.8000        
+ xi158.n2816__net1 =  12.8343n       
+ xi158.n2817__net1 =  12.8956n       
+ xi158.n2817__sbuf_out =   1.8000        
+ xi158.n2818__net1 =  12.8342n       
+ xi158.n2819__net1 =  12.4816n       
+ xi158.n2819__sbuf_out =   1.8000        
+ xi158.n281__net1 =  12.9208n       
+ xi158.n281__net17 =   1.8000        
+ xi158.n281__sbuf_out =   1.8000        
+ xi158.n281__vddio1 =   1.8000        
+ xi158.n281__vss1 =   9.3815n       
+ xi158.n2820__net1 =  12.6656n       
+ xi158.n2821__net1 =  12.9379n       
+ xi158.n2821__sbuf_out =   1.8000        
+ xi158.n2822__net1 =  12.8765n       
+ xi158.n2823__net1 =  12.5685n       
+ xi158.n2823__sbuf_out =   1.8000        
+ xi158.n2824__net1 =  12.7306n       
+ xi158.n2825__net1 =  12.7285n       
+ xi158.n2825__sbuf_out =   1.8000        
+ xi158.n2826__net1 =  12.5665n       
+ xi158.n2827__net1 =  12.7283n       
+ xi158.n2827__sbuf_out =   1.8000        
+ xi158.n2828__net1 =  12.9287n       
+ xi158.n2829__net1 =  12.8673n       
+ xi158.n2829__sbuf_out =   1.8000        
+ xi158.n282__net1 =  12.9212n       
+ xi158.n282__net17 =   1.8000        
+ xi158.n282__sbuf_out =   1.8000        
+ xi158.n282__vddio1 =   1.8000        
+ xi158.n282__vss1 =   9.3826n       
+ xi158.n2830__net1 =  12.9251n       
+ xi158.n2831__net1 =  12.8637n       
+ xi158.n2831__sbuf_out =   1.8000        
+ xi158.n2832__net1 =  12.4991n       
+ xi158.n2833__net1 =  12.6849n       
+ xi158.n2833__sbuf_out =   1.8000        
+ xi158.n2834__net1 =  12.4958n       
+ xi158.n2835__net1 =  12.6816n       
+ xi158.n2835__sbuf_out =   1.8000        
+ xi158.n2836__net1 =  12.8923n       
+ xi158.n2837__net1 =  12.8309n       
+ xi158.n2837__sbuf_out =   1.8000        
+ xi158.n2838__net1 =  12.8892n       
+ xi158.n2839__net1 =  12.8279n       
+ xi158.n2839__sbuf_out =   1.8000        
+ xi158.n283__net1 =  12.9221n       
+ xi158.n283__net17 =   1.8000        
+ xi158.n283__sbuf_out =   1.8000        
+ xi158.n283__vddio1 =   1.8000        
+ xi158.n283__vss1 =   9.3833n       
+ xi158.n2840__net1 =  12.4259n       
+ xi158.n2841__net1 =  12.6440n       
+ xi158.n2841__sbuf_out =   1.8000        
+ xi158.n2842__net1 =  12.4261n       
+ xi158.n2843__net1 =  12.6443n       
+ xi158.n2843__sbuf_out =   1.8000        
+ xi158.n2844__net1 =  12.8918n       
+ xi158.n2845__net1 =  12.8304n       
+ xi158.n2845__sbuf_out =   1.8000        
+ xi158.n2846__net1 =  12.8953n       
+ xi158.n2847__net1 =  12.8339n       
+ xi158.n2847__sbuf_out =   1.8000        
+ xi158.n2848__net1 =  12.4788n       
+ xi158.n2849__net1 =  12.6723n       
+ xi158.n2849__sbuf_out =   1.8000        
+ xi158.n284__net1 =  12.9212n       
+ xi158.n284__net17 =   1.8000        
+ xi158.n284__sbuf_out =   1.8000        
+ xi158.n284__vddio1 =   1.8000        
+ xi158.n284__vss1 =   9.3837n       
+ xi158.n2850__net1 =  12.4772n       
+ xi158.n2851__net1 =  12.6708n       
+ xi158.n2851__sbuf_out =   1.8000        
+ xi158.n2852__net1 =  12.8943n       
+ xi158.n2853__net1 =  12.8329n       
+ xi158.n2853__sbuf_out =   1.8000        
+ xi158.n2854__net1 =  12.8937n       
+ xi158.n2855__net1 =  12.8324n       
+ xi158.n2855__sbuf_out =   1.8000        
+ xi158.n2856__net1 =  12.4823n       
+ xi158.n2857__net1 =  12.6674n       
+ xi158.n2857__sbuf_out =   1.8000        
+ xi158.n2858__net1 =  12.4819n       
+ xi158.n2859__net1 =  12.6670n       
+ xi158.n2859__sbuf_out =   1.8000        
+ xi158.n285__net1 =  12.9126n       
+ xi158.n285__net17 =   1.8000        
+ xi158.n285__sbuf_out =   1.8000        
+ xi158.n285__vddio1 =   1.8000        
+ xi158.n285__vss1 =   9.3837n       
+ xi158.n2860__net1 =  12.8906n       
+ xi158.n2861__net1 =  12.8292n       
+ xi158.n2861__sbuf_out =   1.8000        
+ xi158.n2862__net1 =  12.8905n       
+ xi158.n2863__net1 =  12.8291n       
+ xi158.n2863__sbuf_out =   1.8000        
+ xi158.n2864__net1 =  12.4867n       
+ xi158.n2865__net1 =  12.6708n       
+ xi158.n2865__sbuf_out =   1.8000        
+ xi158.n2866__net1 =  12.9315n       
+ xi158.n2867__net1 =  12.8701n       
+ xi158.n2867__sbuf_out =   1.8000        
+ xi158.n2868__net1 =  12.5756n       
+ xi158.n2869__net1 =  12.7364n       
+ xi158.n2869__sbuf_out =   1.8000        
+ xi158.n286__net1 =  12.9131n       
+ xi158.n286__net17 =   1.8000        
+ xi158.n286__sbuf_out =   1.8000        
+ xi158.n286__vddio1 =   1.8000        
+ xi158.n286__vss1 =   9.3840n       
+ xi158.n2870__net1 =  12.7343n       
+ xi158.n2871__net1 =  12.5736n       
+ xi158.n2871__sbuf_out =   1.8000        
+ xi158.n2872__net1 =  12.7341n       
+ xi158.n2873__net1 =  12.9223n       
+ xi158.n2873__sbuf_out =   1.8000        
+ xi158.n2874__net1 =  12.8609n       
+ xi158.n2875__net1 =  12.9187n       
+ xi158.n2875__sbuf_out =   1.8000        
+ xi158.n2876__net1 =  12.8573n       
+ xi158.n2877__net1 =  12.5056n       
+ xi158.n2877__sbuf_out =   1.8000        
+ xi158.n2878__net1 =  12.6914n       
+ xi158.n2879__net1 =  12.5024n       
+ xi158.n2879__sbuf_out =   1.8000        
+ xi158.n287__net1 =  12.9131n       
+ xi158.n287__net17 =   1.8000        
+ xi158.n287__sbuf_out =   1.8000        
+ xi158.n287__vddio1 =   1.8000        
+ xi158.n2880__net1 =  12.6881n       
+ xi158.n2881__net1 =  12.8859n       
+ xi158.n2881__sbuf_out =   1.8000        
+ xi158.n2882__net1 =  12.8245n       
+ xi158.n2883__net1 =  12.8828n       
+ xi158.n2883__sbuf_out =   1.8000        
+ xi158.n2884__net1 =  12.8215n       
+ xi158.n2885__net1 =  12.4335n       
+ xi158.n2885__sbuf_out =   1.8000        
+ xi158.n2886__net1 =  12.6517n       
+ xi158.n2887__net1 =  12.4337n       
+ xi158.n2887__sbuf_out =   1.8000        
+ xi158.n2888__net1 =  12.6519n       
+ xi158.n2889__net1 =  12.8854n       
+ xi158.n2889__sbuf_out =   1.8000        
+ xi158.n288__net1 =  12.9140n       
+ xi158.n288__net17 =   1.8000        
+ xi158.n288__sbuf_out =   1.8000        
+ xi158.n288__vddio1 =   1.8000        
+ xi158.n288__vss1 =   9.3854n       
+ xi158.n2890__net1 =  12.8240n       
+ xi158.n2891__net1 =  12.8889n       
+ xi158.n2891__sbuf_out =   1.8000        
+ xi158.n2892__net1 =  12.8275n       
+ xi158.n2893__net1 =  12.4856n       
+ xi158.n2893__sbuf_out =   1.8000        
+ xi158.n2894__net1 =  12.6791n       
+ xi158.n2895__net1 =  12.4840n       
+ xi158.n2895__sbuf_out =   1.8000        
+ xi158.n2896__net1 =  12.6775n       
+ xi158.n2897__net1 =  12.8879n       
+ xi158.n2897__sbuf_out =   1.8000        
+ xi158.n2898__net1 =  12.8265n       
+ xi158.n2899__net1 =  12.8873n       
+ xi158.n2899__sbuf_out =   1.8000        
+ xi158.n289__net1 =  12.9062n       
+ xi158.n289__net17 =   1.8000        
+ xi158.n289__sbuf_out =   1.8000        
+ xi158.n289__vddio1 =   1.8000        
+ xi158.n289__vss1 =   9.3722n       
+ xi158.n28__net1 =  12.7691n       
+ xi158.n28__net17 =   1.8000        
+ xi158.n28__net3 =   1.8000        
+ xi158.n28__net7 =   7.3466n       
+ xi158.n28__sbuf_out =   1.8000        
+ xi158.n28__vddio1 =   1.8000        
+ xi158.n28__vss1 =   2.9104n       
+ xi158.n2900__net1 =  12.8259n       
+ xi158.n2901__net1 =  12.4888n       
+ xi158.n2901__sbuf_out =   1.8000        
+ xi158.n2902__net1 =  12.6739n       
+ xi158.n2903__net1 =  12.4884n       
+ xi158.n2903__sbuf_out =   1.8000        
+ xi158.n2904__net1 =  12.6735n       
+ xi158.n2905__net1 =  12.8842n       
+ xi158.n2905__sbuf_out =   1.8000        
+ xi158.n2906__net1 =  12.8228n       
+ xi158.n2907__net1 =  12.8840n       
+ xi158.n2907__sbuf_out =   1.8000        
+ xi158.n2908__net1 =  12.8227n       
+ xi158.n2909__net1 =  12.4930n       
+ xi158.n2909__sbuf_out =   1.8000        
+ xi158.n290__net1 =  12.9066n       
+ xi158.n290__net17 =   1.8000        
+ xi158.n290__sbuf_out =   1.8000        
+ xi158.n290__vddio1 =   1.8000        
+ xi158.n290__vss1 =   9.3965n       
+ xi158.n2910__net1 =  12.6772n       
+ xi158.n2911__net1 =  12.9238n       
+ xi158.n2911__sbuf_out =   1.8000        
+ xi158.n2912__net1 =  12.8624n       
+ xi158.n2913__net1 =  12.5837n       
+ xi158.n2913__sbuf_out =   1.8000        
+ xi158.n2914__net1 =  12.7434n       
+ xi158.n2915__net1 =  12.7412n       
+ xi158.n2915__sbuf_out =   1.8000        
+ xi158.n2916__net1 =  12.5818n       
+ xi158.n2917__net1 =  12.7411n       
+ xi158.n2917__sbuf_out =   1.8000        
+ xi158.n2918__net1 =  12.9146n       
+ xi158.n2919__net1 =  12.8533n       
+ xi158.n2919__sbuf_out =   1.8000        
+ xi158.n291__net1 =  12.9075n       
+ xi158.n291__net17 =   1.8000        
+ xi158.n291__sbuf_out =   1.8000        
+ xi158.n291__vddio1 =   1.8000        
+ xi158.n291__vss1 =   9.3965n       
+ xi158.n2920__net1 =  12.9110n       
+ xi158.n2921__net1 =  12.8496n       
+ xi158.n2921__sbuf_out =   1.8000        
+ xi158.n2922__net1 =  12.5133n       
+ xi158.n2923__net1 =  12.6993n       
+ xi158.n2923__sbuf_out =   1.8000        
+ xi158.n2924__net1 =  12.5101n       
+ xi158.n2925__net1 =  12.6959n       
+ xi158.n2925__sbuf_out =   1.8000        
+ xi158.n2926__net1 =  12.8782n       
+ xi158.n2927__net1 =  12.8168n       
+ xi158.n2927__sbuf_out =   1.8000        
+ xi158.n2928__net1 =  12.8751n       
+ xi158.n2929__net1 =  12.8138n       
+ xi158.n2929__sbuf_out =   1.8000        
+ xi158.n292__net1 =  12.9066n       
+ xi158.n292__net17 =   1.8000        
+ xi158.n292__sbuf_out =   1.8000        
+ xi158.n292__vddio1 =   1.8000        
+ xi158.n292__vss1 =   9.3982n       
+ xi158.n2930__net1 =  12.4426n       
+ xi158.n2931__net1 =  12.6608n       
+ xi158.n2931__sbuf_out =   1.8000        
+ xi158.n2932__net1 =  12.4428n       
+ xi158.n2933__net1 =  12.6611n       
+ xi158.n2933__sbuf_out =   1.8000        
+ xi158.n2934__net1 =  12.8777n       
+ xi158.n2935__net1 =  12.8163n       
+ xi158.n2935__sbuf_out =   1.8000        
+ xi158.n2936__net1 =  12.8812n       
+ xi158.n2937__net1 =  12.8198n       
+ xi158.n2937__sbuf_out =   1.8000        
+ xi158.n2938__net1 =  12.4936n       
+ xi158.n2939__net1 =  12.6872n       
+ xi158.n2939__sbuf_out =   1.8000        
+ xi158.n293__net1 =  12.8974n       
+ xi158.n293__net17 =   1.8000        
+ xi158.n293__sbuf_out =   1.8000        
+ xi158.n293__vddio1 =   1.8000        
+ xi158.n293__vss1 =   9.3982n       
+ xi158.n2940__net1 =  12.4921n       
+ xi158.n2941__net1 =  12.6857n       
+ xi158.n2941__sbuf_out =   1.8000        
+ xi158.n2942__net1 =  12.8802n       
+ xi158.n2943__net1 =  12.8188n       
+ xi158.n2943__sbuf_out =   1.8000        
+ xi158.n2944__net1 =  12.8796n       
+ xi158.n2945__net1 =  12.8183n       
+ xi158.n2946__net1 =  12.4964n       
+ xi158.n2947__net1 =  12.6816n       
+ xi158.n2948__net1 =  12.4961n       
+ xi158.n2949__net1 =  12.6813n       
+ xi158.n294__net1 =  12.8979n       
+ xi158.n294__net17 =   1.8000        
+ xi158.n294__sbuf_out =   1.8000        
+ xi158.n294__vddio1 =   1.8000        
+ xi158.n294__vss1 =   9.3995n       
+ xi158.n2950__net1 =  12.8765n       
+ xi158.n2951__net1 =  12.8151n       
+ xi158.n2952__net1 =  12.8764n       
+ xi158.n2953__net1 =  12.8150n       
+ xi158.n2954__net1 =  12.5006n       
+ xi158.n2955__net1 =  12.6849n       
+ xi158.n2956__net1 =  12.8452n       
+ xi158.n2957__net1 =  12.8145n       
+ xi158.n2958__net1 =  12.7088n       
+ xi158.n2959__net1 =  12.7901n       
+ xi158.n295__net1 =  12.8979n       
+ xi158.n295__net17 =   1.8000        
+ xi158.n295__sbuf_out =   1.8000        
+ xi158.n295__vddio1 =   1.8000        
+ xi158.n295__vss1 =   9.3995n       
+ xi158.n2960__net1 =  12.7880n       
+ xi158.n2961__net1 =  12.7819n       
+ xi158.n2962__net1 =  12.7007n       
+ xi158.n2963__net1 =  12.7819n       
+ xi158.n2964__net1 =  12.8353n       
+ xi158.n2965__net1 =  12.8050n       
+ xi158.n2966__net1 =  12.8093n       
+ xi158.n2967__net1 =  12.7978n       
+ xi158.n2968__net1 =  12.8214n       
+ xi158.n2969__net1 =  12.7911n       
+ xi158.n296__net1 =  12.8988n       
+ xi158.n296__net17 =   1.8000        
+ xi158.n296__sbuf_out =   1.8000        
+ xi158.n296__vddio1 =   1.8000        
+ xi158.n296__vss1 =   9.4005n       
+ xi158.n2970__net1 =  12.6590n       
+ xi158.n2971__net1 =  12.7541n       
+ xi158.n2972__net1 =  12.7516n       
+ xi158.n2973__net1 =  12.7410n       
+ xi158.n2974__net1 =  12.6478n       
+ xi158.n2975__net1 =  12.7427n       
+ xi158.n2976__net1 =  12.7980n       
+ xi158.n2977__net1 =  12.7677n       
+ xi158.n2978__net1 =  12.7722n       
+ xi158.n2979__net1 =  12.7626n       
+ xi158.n297__net1 =  12.8905n       
+ xi158.n297__net17 =   1.8000        
+ xi158.n297__sbuf_out =   1.8000        
+ xi158.n297__vddio1 =   1.8000        
+ xi158.n297__vss1 =   9.4005n       
+ xi158.n2980__net1 =  12.7863n       
+ xi158.n2981__net1 =  12.7561n       
+ xi158.n2982__net1 =  12.6086n       
+ xi158.n2983__net1 =  12.7201n       
+ xi158.n2984__net1 =  12.7177n       
+ xi158.n2985__net1 =  12.7184n       
+ xi158.n2986__net1 =  12.6095n       
+ xi158.n2987__net1 =  12.7210n       
+ xi158.n2988__net1 =  12.7881n       
+ xi158.n2989__net1 =  12.7578n       
+ xi158.n298__net1 =  12.8910n       
+ xi158.n298__net17 =   1.8000        
+ xi158.n298__sbuf_out =   1.8000        
+ xi158.n298__vddio1 =   1.8000        
+ xi158.n298__vss1 =   9.4013n       
+ xi158.n2990__net1 =  12.7646n       
+ xi158.n2991__net1 =  12.7346n       
+ xi158.n2992__net1 =  12.6378n       
+ xi158.n2993__net1 =  12.7367n       
+ xi158.n2994__net1 =  12.7965n       
+ xi158.n2995__net1 =  12.7662n       
+ xi158.n2996__net1 =  12.7715n       
+ xi158.n2997__net1 =  12.7697n       
+ xi158.n2998__net1 =  12.7944n       
+ xi158.n2999__net1 =  12.7641n       
+ xi158.n299__net1 =  12.8919n       
+ xi158.n299__net17 =   1.8000        
+ xi158.n299__sbuf_out =   1.8000        
+ xi158.n299__vddio1 =   1.8000        
+ xi158.n299__vss1 =   9.4013n       
+ xi158.n29__net1 =  12.7700n       
+ xi158.n29__net17 =   1.8000        
+ xi158.n29__net3 =   1.8000        
+ xi158.n29__net7 =   7.3424n       
+ xi158.n29__sbuf_out =   1.8000        
+ xi158.n29__vddio1 =   1.8000        
+ xi158.n29__vss1 =   2.9100n       
+ xi158.n2__net1 =  12.8274n       
+ xi158.n2__net17 =   1.8000        
+ xi158.n2__net3 =   1.8000        
+ xi158.n2__net7 =   7.3642n       
+ xi158.n2__sbuf_in =  22.4574n       
+ xi158.n2__sbuf_out =   1.8000        
+ xi158.n2__vddio1 =   1.8000        
+ xi158.n2__vss1 =   1.4749n       
+ xi158.n3000__net1 =  12.6380n       
+ xi158.n3001__net1 =  12.7326n       
+ xi158.n3002__net1 =  12.7305n       
+ xi158.n3003__net1 =  12.7294n       
+ xi158.n3004__net1 =  12.6369n       
+ xi158.n3005__net1 =  12.7315n       
+ xi158.n3006__net1 =  12.7921n       
+ xi158.n3007__net1 =  12.7618n       
+ xi158.n3008__net1 =  12.7673n       
+ xi158.n3009__net1 =  12.6388n       
+ xi158.n300__net1 =  12.8910n       
+ xi158.n300__net17 =   1.8000        
+ xi158.n300__sbuf_out =   1.8000        
+ xi158.n300__vddio1 =   1.8000        
+ xi158.n300__vss1 =   9.4017n       
+ xi158.n3010__net1 =  12.7331n       
+ xi158.n3011__net1 =  12.7918n       
+ xi158.n3012__net1 =  12.7615n       
+ xi158.n3013__net1 =  12.7670n       
+ xi158.n301__net1 =  12.8812n       
+ xi158.n301__net17 =   1.8000        
+ xi158.n301__sbuf_out =   1.8000        
+ xi158.n301__vss1 =   9.4017n       
+ xi158.n3029__net1 =  12.8269n       
+ xi158.n302__net1 =  12.8816n       
+ xi158.n302__net17 =   1.8000        
+ xi158.n302__sbuf_out =   1.8000        
+ xi158.n302__vddio1 =   1.8000        
+ xi158.n302__vss1 =   9.4019n       
+ xi158.n3030__net1 =  12.8190n       
+ xi158.n3031__net1 =  12.8085n       
+ xi158.n3032__net1 =  12.8001n       
+ xi158.n3033__net1 =  12.7890n       
+ xi158.n3034__net1 =  12.7802n       
+ xi158.n3035__net1 =  12.7685n       
+ xi158.n3036__net1 =  12.7573n       
+ xi158.n3037__net1 =  12.6430n       
+ xi158.n3038__net1 =  12.7420n       
+ xi158.n303__net1 =  12.8816n       
+ xi158.n303__net17 =   1.8000        
+ xi158.n303__sbuf_out =   1.8000        
+ xi158.n303__vss1 =   9.4019n       
+ xi158.n3044__net1 =  12.7695n       
+ xi158.n3045__net1 =  12.7704n       
+ xi158.n3046__net1 =  12.7708n       
+ xi158.n3049__net1 =  12.8018n       
+ xi158.n304__net1 =  12.8825n       
+ xi158.n304__net17 =   1.8000        
+ xi158.n304__sbuf_out =   1.8000        
+ xi158.n304__vddio1 =   1.8000        
+ xi158.n304__vss1 =   9.1388n       
+ xi158.n3050__net1 =  12.7715n       
+ xi158.n3051__net1 =  12.7757n       
+ xi158.n3052__net1 =  12.7396n       
+ xi158.n305__net1 =  12.8737n       
+ xi158.n305__net17 =   1.8000        
+ xi158.n305__sbuf_out =   1.8000        
+ xi158.n305__vddio1 =   1.8000        
+ xi158.n305__vss1 =   9.1298n       
+ xi158.n306__net1 =  12.8742n       
+ xi158.n306__net17 =   1.8000        
+ xi158.n306__sbuf_out =   1.8000        
+ xi158.n306__vddio1 =   1.8000        
+ xi158.n306__vss1 =   9.1348n       
+ xi158.n307__net1 =  12.8751n       
+ xi158.n307__net17 =   1.8000        
+ xi158.n307__sbuf_out =   1.8000        
+ xi158.n307__vddio1 =   1.8000        
+ xi158.n307__vss1 =   9.1304n       
+ xi158.n308__net1 =  12.8742n       
+ xi158.n308__net17 =   1.8000        
+ xi158.n308__sbuf_out =   1.8000        
+ xi158.n308__vddio1 =   1.8000        
+ xi158.n308__vss1 =   9.1318n       
+ xi158.n309__net1 =  13.0530n       
+ xi158.n309__net17 =   1.8000        
+ xi158.n309__sbuf_out =   1.8000        
+ xi158.n309__vddio1 =   1.8000        
+ xi158.n309__vss1 =   9.1335n       
+ xi158.n30__net1 =  12.7700n       
+ xi158.n30__net17 =   1.8000        
+ xi158.n30__net3 =   1.8000        
+ xi158.n30__net7 =   7.3415n       
+ xi158.n30__sbuf_out =   1.8000        
+ xi158.n30__vddio1 =   1.8000        
+ xi158.n30__vss1 =   2.9097n       
+ xi158.n310__net1 =  13.0535n       
+ xi158.n310__net17 =   1.8000        
+ xi158.n310__sbuf_out =   1.8000        
+ xi158.n310__vddio1 =   1.8000        
+ xi158.n310__vss1 =   9.1345n       
+ xi158.n311__net1 =  13.0544n       
+ xi158.n311__net17 =   1.8000        
+ xi158.n311__sbuf_out =   1.8000        
+ xi158.n311__vddio1 =   1.8000        
+ xi158.n311__vss1 =   9.1349n       
+ xi158.n312__net1 =  13.0535n       
+ xi158.n312__net17 =   1.8000        
+ xi158.n312__sbuf_out =   1.8000        
+ xi158.n312__vddio1 =   1.8000        
+ xi158.n312__vss1 =   9.1359n       
+ xi158.n313__net1 =  13.0527n       
+ xi158.n313__net17 =   1.8000        
+ xi158.n313__sbuf_out =   1.8000        
+ xi158.n313__vddio1 =   1.8000        
+ xi158.n313__vss1 =   9.1366n       
+ xi158.n314__net1 =  13.0532n       
+ xi158.n314__net17 =   1.8000        
+ xi158.n314__sbuf_out =   1.8000        
+ xi158.n314__vddio1 =   1.8000        
+ xi158.n314__vss1 =   9.1370n       
+ xi158.n315__net1 =  13.0532n       
+ xi158.n315__net17 =   1.8000        
+ xi158.n315__sbuf_out =   1.8000        
+ xi158.n315__vddio1 =   1.8000        
+ xi158.n315__vss1 =   9.1370n       
+ xi158.n316__net1 =  13.0541n       
+ xi158.n316__net17 =   1.8000        
+ xi158.n316__sbuf_out =   1.8000        
+ xi158.n316__vddio1 =   1.8000        
+ xi158.n316__vss1 =   9.1373n       
+ xi158.n317__net1 =  13.0522n       
+ xi158.n317__net17 =   1.8000        
+ xi158.n317__sbuf_out =   1.8000        
+ xi158.n317__vddio1 =   1.8000        
+ xi158.n318__net1 =  13.0527n       
+ xi158.n318__net17 =   1.8000        
+ xi158.n318__sbuf_out =   1.8000        
+ xi158.n318__vddio1 =   1.8000        
+ xi158.n318__vss1 =   9.1388n       
+ xi158.n319__net1 =  13.0536n       
+ xi158.n319__net17 =   1.8000        
+ xi158.n319__sbuf_out =   1.8000        
+ xi158.n319__vddio1 =   1.8000        
+ xi158.n319__vss1 =   9.1255n       
+ xi158.n31__net1 =  12.7695n       
+ xi158.n31__net17 =   1.8000        
+ xi158.n31__net3 =   1.8000        
+ xi158.n31__net7 =   7.3367n       
+ xi158.n31__sbuf_out =   1.8000        
+ xi158.n31__vddio1 =   1.8000        
+ xi158.n31__vss1 =   2.9094n       
+ xi158.n320__net1 =  13.0527n       
+ xi158.n320__net17 =   1.8000        
+ xi158.n320__sbuf_out =   1.8000        
+ xi158.n320__vddio1 =   1.8000        
+ xi158.n320__vss1 =   9.1498n       
+ xi158.n3211__net1 =  13.0224n       
+ xi158.n3212__net1 =  13.0197n       
+ xi158.n3213__net1 =  13.0158n       
+ xi158.n3214__net1 =  13.0125n       
+ xi158.n3215__net1 =  13.0080n       
+ xi158.n3216__net1 =  13.0043n       
+ xi158.n3217__net1 =  12.9992n       
+ xi158.n3218__net1 =  12.9951n       
+ xi158.n3219__net1 =  12.9894n       
+ xi158.n321__net1 =  13.0513n       
+ xi158.n321__net17 =   1.8000        
+ xi158.n321__sbuf_out =   1.8000        
+ xi158.n321__vddio1 =   1.8000        
+ xi158.n321__vss1 =   9.1498n       
+ xi158.n3220__net1 =  12.9847n       
+ xi158.n3221__net1 =  12.9784n       
+ xi158.n322__net1 =  13.0518n       
+ xi158.n322__net17 =   1.8000        
+ xi158.n322__sbuf_out =   1.8000        
+ xi158.n322__vddio1 =   1.8000        
+ xi158.n322__vss1 =   9.1515n       
+ xi158.n323__net1 =  13.0518n       
+ xi158.n323__net17 =   1.8000        
+ xi158.n323__sbuf_out =   1.8000        
+ xi158.n323__vddio1 =   1.8000        
+ xi158.n323__vss1 =   9.1515n       
+ xi158.n324__net1 =  13.0527n       
+ xi158.n324__net17 =   1.8000        
+ xi158.n324__sbuf_out =   1.8000        
+ xi158.n324__vddio1 =   1.8000        
+ xi158.n324__vss1 =   9.1528n       
+ xi158.n325__net1 =  13.0504n       
+ xi158.n325__net17 =   1.8000        
+ xi158.n325__sbuf_out =   1.8000        
+ xi158.n325__vddio1 =   1.8000        
+ xi158.n325__vss1 =   9.1528n       
+ xi158.n326__net1 =  13.0509n       
+ xi158.n326__net17 =   1.8000        
+ xi158.n326__sbuf_out =   1.8000        
+ xi158.n326__vddio1 =   1.8000        
+ xi158.n326__vss1 =   9.1539n       
+ xi158.n327__net1 =  13.0518n       
+ xi158.n327__net17 =   1.8000        
+ xi158.n327__sbuf_out =   1.8000        
+ xi158.n327__vddio1 =   1.8000        
+ xi158.n327__vss1 =   9.1539n       
+ xi158.n328__net1 =  13.0509n       
+ xi158.n328__net17 =   1.8000        
+ xi158.n328__sbuf_out =   1.8000        
+ xi158.n328__vddio1 =   1.8000        
+ xi158.n328__vss1 =   9.1546n       
+ xi158.n329__net1 =  13.0489n       
+ xi158.n329__net17 =   1.8000        
+ xi158.n329__sbuf_out =   1.8000        
+ xi158.n329__vddio1 =   1.8000        
+ xi158.n329__vss1 =   9.1546n       
+ xi158.n32__net1 =  12.7709n       
+ xi158.n32__net17 =   1.8000        
+ xi158.n32__net3 =   1.8000        
+ xi158.n32__net7 =   7.3358n       
+ xi158.n32__sbuf_out =   1.8000        
+ xi158.n32__vddio1 =   1.8000        
+ xi158.n32__vss1 =   2.9087n       
+ xi158.n330__net1 =  13.0494n       
+ xi158.n330__net17 =   1.8000        
+ xi158.n330__sbuf_out =   1.8000        
+ xi158.n330__vddio1 =   1.8000        
+ xi158.n330__vss1 =   9.1550n       
+ xi158.n331__net1 =  13.0494n       
+ xi158.n331__net17 =   1.8000        
+ xi158.n331__sbuf_out =   1.8000        
+ xi158.n331__vss1 =   9.1550n       
+ xi158.n332__net1 =  13.0503n       
+ xi158.n332__net17 =   1.8000        
+ xi158.n332__sbuf_out =   1.8000        
+ xi158.n332__vddio1 =   1.8000        
+ xi158.n332__vss1 =   9.1553n       
+ xi158.n333__net1 =  13.0475n       
+ xi158.n333__net17 =   1.8000        
+ xi158.n333__sbuf_out =   1.8000        
+ xi158.n333__vss1 =   9.1553n       
+ xi158.n334__net1 =  13.0480n       
+ xi158.n334__net17 =   1.8000        
+ xi158.n334__sbuf_out =   1.8000        
+ xi158.n334__vddio1 =   1.8000        
+ xi158.n334__vss1 =   8.8738n       
+ xi158.n335__net1 =  13.0489n       
+ xi158.n335__net17 =   1.8000        
+ xi158.n335__sbuf_out =   1.8000        
+ xi158.n335__vddio1 =   1.8000        
+ xi158.n335__vss1 =   8.8648n       
+ xi158.n336__net1 =  13.0480n       
+ xi158.n336__net17 =   1.8000        
+ xi158.n336__sbuf_out =   1.8000        
+ xi158.n336__vddio1 =   1.8000        
+ xi158.n336__vss1 =   8.8699n       
+ xi158.n3372__net1 =  12.8735n       
+ xi158.n337__net1 =  13.0454n       
+ xi158.n337__net17 =   1.8000        
+ xi158.n337__sbuf_out =   1.8000        
+ xi158.n337__vddio1 =   1.8000        
+ xi158.n337__vss1 =   8.8655n       
+ xi158.n3388__net1 =  12.8809n       
+ xi158.n338__net1 =  13.0459n       
+ xi158.n338__net17 =   1.8000        
+ xi158.n338__sbuf_out =   1.8000        
+ xi158.n338__vddio1 =   1.8000        
+ xi158.n338__vss1 =   8.8668n       
+ xi158.n3390__net1 =  12.8902n       
+ xi158.n3393__net1 =  12.8971n       
+ xi158.n3397__net1 =  12.9059n       
+ xi158.n339__net1 =  13.0459n       
+ xi158.n339__net17 =   1.8000        
+ xi158.n339__sbuf_out =   1.8000        
+ xi158.n339__vddio1 =   1.8000        
+ xi158.n339__vss1 =   8.8685n       
+ xi158.n33__net1 =  12.7718n       
+ xi158.n33__net17 =   1.8000        
+ xi158.n33__net3 =   1.8000        
+ xi158.n33__net7 =   7.3303n       
+ xi158.n33__sbuf_out =   1.8000        
+ xi158.n33__vddio1 =   1.8000        
+ xi158.n33__vss1 =   2.9084n       
+ xi158.n3402__net1 =  12.9124n       
+ xi158.n3408__net1 =  12.9205n       
+ xi158.n340__net1 =  13.0468n       
+ xi158.n340__net17 =   1.8000        
+ xi158.n340__sbuf_out =   1.8000        
+ xi158.n340__vddio1 =   1.8000        
+ xi158.n340__vss1 =   8.8695n       
+ xi158.n3415__net1 =  12.9265n       
+ xi158.n341__net1 =  13.0436n       
+ xi158.n341__net17 =   1.8000        
+ xi158.n341__sbuf_out =   1.8000        
+ xi158.n341__vddio1 =   1.8000        
+ xi158.n341__vss1 =   8.8699n       
+ xi158.n3423__net1 =  12.9340n       
+ xi158.n342__net1 =  13.0441n       
+ xi158.n342__net17 =   1.8000        
+ xi158.n342__sbuf_out =   1.8000        
+ xi158.n342__vddio1 =   1.8000        
+ xi158.n342__vss1 =   8.8709n       
+ xi158.n3432__net1 =  12.9395n       
+ xi158.n343__net1 =  13.0450n       
+ xi158.n343__net17 =   1.8000        
+ xi158.n343__sbuf_out =   1.8000        
+ xi158.n343__vddio1 =   1.8000        
+ xi158.n343__vss1 =   8.8716n       
+ xi158.n3442__net1 =  12.9465n       
+ xi158.n344__net1 =  13.0441n       
+ xi158.n344__net17 =   1.8000        
+ xi158.n344__sbuf_out =   1.8000        
+ xi158.n344__vddio1 =   1.8000        
+ xi158.n344__vss1 =   8.8720n       
+ xi158.n345__net1 =  13.0409n       
+ xi158.n345__net17 =   1.8000        
+ xi158.n345__sbuf_out =   1.8000        
+ xi158.n345__vddio1 =   1.8000        
+ xi158.n345__vss1 =   8.8720n       
+ xi158.n346__net1 =  13.0414n       
+ xi158.n346__net17 =   1.8000        
+ xi158.n346__sbuf_out =   1.8000        
+ xi158.n346__vddio1 =   1.8000        
+ xi158.n346__vss1 =   8.8723n       
+ xi158.n347__net1 =  13.0414n       
+ xi158.n347__net17 =   1.8000        
+ xi158.n347__sbuf_out =   1.8000        
+ xi158.n347__vddio1 =   1.8000        
+ xi158.n348__net1 =  13.0423n       
+ xi158.n348__net17 =   1.8000        
+ xi158.n348__sbuf_out =   1.8000        
+ xi158.n348__vddio1 =   1.8000        
+ xi158.n348__vss1 =   8.8738n       
+ xi158.n349__net1 =  13.0386n       
+ xi158.n349__net17 =   1.8000        
+ xi158.n349__sbuf_out =   1.8000        
+ xi158.n349__vddio1 =   1.8000        
+ xi158.n349__vss1 =   8.8606n       
+ xi158.n34__net1 =  12.7709n       
+ xi158.n34__net17 =   1.8000        
+ xi158.n34__net3 =   1.8000        
+ xi158.n34__net7 =   7.3294n       
+ xi158.n34__sbuf_out =   1.8000        
+ xi158.n34__vddio1 =   1.8000        
+ xi158.n34__vss1 =   2.9286n       
+ xi158.n350__net1 =  13.0391n       
+ xi158.n350__net17 =   1.8000        
+ xi158.n350__sbuf_out =   1.8000        
+ xi158.n350__vddio1 =   1.8000        
+ xi158.n350__vss1 =   8.8848n       
+ xi158.n351__net1 =  13.0399n       
+ xi158.n351__net17 =   1.8000        
+ xi158.n351__sbuf_out =   1.8000        
+ xi158.n351__vddio1 =   1.8000        
+ xi158.n351__vss1 =   8.8848n       
+ xi158.n352__net1 =  13.0391n       
+ xi158.n352__net17 =   1.8000        
+ xi158.n352__sbuf_out =   1.8000        
+ xi158.n352__vddio1 =   1.8000        
+ xi158.n352__vss1 =   8.8865n       
+ xi158.n353__net1 =  12.8284n       
+ xi158.n353__net17 =   1.8000        
+ xi158.n353__sbuf_out =   1.8000        
+ xi158.n353__vddio1 =   1.8000        
+ xi158.n353__vss1 =   8.8865n       
+ xi158.n3548__net1 =  13.0383n       
+ xi158.n354__net1 =  12.8275n       
+ xi158.n354__net17 =   1.8000        
+ xi158.n354__sbuf_out =   1.8000        
+ xi158.n354__vddio1 =   1.8000        
+ xi158.n354__vss1 =   8.8879n       
+ xi158.n355__net1 =  12.8270n       
+ xi158.n355__net17 =   1.8000        
+ xi158.n355__sbuf_out =   1.8000        
+ xi158.n355__vddio1 =   1.8000        
+ xi158.n355__vss1 =   8.8879n       
+ xi158.n3564__net1 =  13.0406n       
+ xi158.n3566__net1 =  13.0433n       
+ xi158.n3569__net1 =  13.0452n       
+ xi158.n356__net1 =  12.8275n       
+ xi158.n356__net17 =   1.8000        
+ xi158.n356__sbuf_out =   1.8000        
+ xi158.n356__vddio1 =   1.8000        
+ xi158.n356__vss1 =   8.8889n       
+ xi158.n3573__net1 =  13.0473n       
+ xi158.n3578__net1 =  13.0486n       
+ xi158.n357__net1 =  12.8196n       
+ xi158.n357__net17 =   1.8000        
+ xi158.n357__sbuf_out =   1.8000        
+ xi158.n357__vddio1 =   1.8000        
+ xi158.n357__vss1 =   8.8889n       
+ xi158.n3584__net1 =  13.0501n       
+ xi158.n358__net1 =  12.8196n       
+ xi158.n358__net17 =   1.8000        
+ xi158.n358__sbuf_out =   1.8000        
+ xi158.n358__vddio1 =   1.8000        
+ xi158.n358__vss1 =   8.8896n       
+ xi158.n3591__net1 =  13.0511n       
+ xi158.n3599__net1 =  13.0520n       
+ xi158.n359__net1 =  12.8191n       
+ xi158.n359__net17 =   1.8000        
+ xi158.n359__sbuf_out =   1.8000        
+ xi158.n359__vddio1 =   1.8000        
+ xi158.n359__vss1 =   8.8896n       
+ xi158.n35__net1 =  12.7704n       
+ xi158.n35__net17 =   1.8000        
+ xi158.n35__net3 =   1.8000        
+ xi158.n35__net7 =   7.3649n       
+ xi158.n35__sbuf_out =   1.8000        
+ xi158.n35__vddio1 =   1.8000        
+ xi158.n35__vss1 =   2.9284n       
+ xi158.n3608__net1 =  13.0524n       
+ xi158.n360__net1 =  12.8205n       
+ xi158.n360__net17 =   1.8000        
+ xi158.n360__sbuf_out =   1.8000        
+ xi158.n360__vddio1 =   1.8000        
+ xi158.n360__vss1 =   8.8900n       
+ xi158.n361__net1 =  12.8099n       
+ xi158.n361__net17 =   1.8000        
+ xi158.n361__sbuf_out =   1.8000        
+ xi158.n361__vss1 =   8.8900n       
+ xi158.n362__net1 =  12.8090n       
+ xi158.n362__net17 =   1.8000        
+ xi158.n362__sbuf_out =   1.8000        
+ xi158.n362__vddio1 =   1.8000        
+ xi158.n362__vss1 =   8.8903n       
+ xi158.n363__net1 =  12.8086n       
+ xi158.n363__net17 =   1.8000        
+ xi158.n363__sbuf_out =   1.8000        
+ xi158.n363__vss1 =   8.8903n       
+ xi158.n364__net1 =  12.8090n       
+ xi158.n364__net17 =   1.8000        
+ xi158.n364__sbuf_out =   1.8000        
+ xi158.n364__vddio1 =   1.8000        
+ xi158.n364__vss1 =   8.5208n       
+ xi158.n365__net1 =  12.8007n       
+ xi158.n365__net17 =   1.8000        
+ xi158.n365__sbuf_out =   1.8000        
+ xi158.n365__vddio1 =   1.8000        
+ xi158.n365__vss1 =   8.5118n       
+ xi158.n366__net1 =  12.8007n       
+ xi158.n366__net17 =   1.8000        
+ xi158.n366__sbuf_out =   1.8000        
+ xi158.n366__vddio1 =   1.8000        
+ xi158.n366__vss1 =   8.3934n       
+ xi158.n367__net1 =  12.8002n       
+ xi158.n367__net17 =   1.8000        
+ xi158.n367__sbuf_out =   1.8000        
+ xi158.n367__vddio1 =   1.8000        
+ xi158.n367__vss1 =   8.5009n       
+ xi158.n368__net1 =  12.8016n       
+ xi158.n368__net17 =   1.8000        
+ xi158.n368__sbuf_out =   1.8000        
+ xi158.n368__vddio1 =   1.8000        
+ xi158.n368__vss1 =   8.4789n       
+ xi158.n369__net1 =  12.7905n       
+ xi158.n369__net17 =   1.8000        
+ xi158.n369__sbuf_out =   1.8000        
+ xi158.n369__vddio1 =   1.8000        
+ xi158.n369__vss1 =   8.4466n       
+ xi158.n36__net1 =  12.7709n       
+ xi158.n36__net17 =   1.8000        
+ xi158.n36__net3 =   1.8000        
+ xi158.n36__net7 =   7.3640n       
+ xi158.n36__sbuf_out =   1.8000        
+ xi158.n36__vddio1 =   1.8000        
+ xi158.n36__vss1 =   2.9280n       
+ xi158.n370__net1 =  12.7896n       
+ xi158.n370__net17 =   1.8000        
+ xi158.n370__sbuf_out =   1.8000        
+ xi158.n370__vddio1 =   1.8000        
+ xi158.n370__vss1 =   8.4233n       
+ xi158.n371__net1 =  12.7891n       
+ xi158.n371__net17 =   1.8000        
+ xi158.n371__sbuf_out =   1.8000        
+ xi158.n371__vddio1 =   1.8000        
+ xi158.n371__vss1 =   8.4149n       
+ xi158.n3723__net1 =  12.8869n       
+ xi158.n3725__net1 =  12.7210n       
+ xi158.n3727__net1 =  12.7189n       
+ xi158.n3729__net1 =  12.8777n       
+ xi158.n372__net1 =  12.7896n       
+ xi158.n372__net17 =   1.8000        
+ xi158.n372__sbuf_out =   1.8000        
+ xi158.n372__vddio1 =   1.8000        
+ xi158.n372__vss1 =   8.3852n       
+ xi158.n3731__net1 =  12.8741n       
+ xi158.n3733__net1 =  12.6743n       
+ xi158.n3735__net1 =  12.6710n       
+ xi158.n3737__net1 =  12.8413n       
+ xi158.n3739__net1 =  12.8382n       
+ xi158.n373__net1 =  12.7808n       
+ xi158.n373__net17 =   1.8000        
+ xi158.n373__sbuf_out =   1.8000        
+ xi158.n373__vddio1 =   1.8000        
+ xi158.n373__vss1 =   8.3551n       
+ xi158.n3741__net1 =  12.6316n       
+ xi158.n3743__net1 =  12.6318n       
+ xi158.n3745__net1 =  12.8408n       
+ xi158.n3747__net1 =  12.8443n       
+ xi158.n3749__net1 =  12.6612n       
+ xi158.n374__net1 =  12.7808n       
+ xi158.n374__net17 =   1.8000        
+ xi158.n374__sbuf_out =   1.8000        
+ xi158.n374__vddio1 =   1.8000        
+ xi158.n374__vss1 =   8.3247n       
+ xi158.n3751__net1 =  12.6597n       
+ xi158.n3753__net1 =  12.8433n       
+ xi158.n3755__net1 =  12.8427n       
+ xi158.n3757__net1 =  12.6568n       
+ xi158.n3759__net1 =  12.6564n       
+ xi158.n375__net1 =  12.7803n       
+ xi158.n375__net17 =   1.8000        
+ xi158.n375__sbuf_out =   1.8000        
+ xi158.n375__vddio1 =   1.8000        
+ xi158.n375__vss1 =   8.3204n       
+ xi158.n3761__net1 =  12.8396n       
+ xi158.n3763__net1 =  12.8395n       
+ xi158.n3765__net1 =  12.6603n       
+ xi158.n3767__net1 =  12.8832n       
+ xi158.n3769__net1 =  12.7245n       
+ xi158.n376__net1 =  12.7817n       
+ xi158.n376__net17 =   1.8000        
+ xi158.n376__sbuf_out =   1.8000        
+ xi158.n376__vddio1 =   1.8000        
+ xi158.n376__vss1 =   8.2874n       
+ xi158.n3771__net1 =  12.7223n       
+ xi158.n3773__net1 =  12.8740n       
+ xi158.n3775__net1 =  12.8704n       
+ xi158.n3777__net1 =  12.6781n       
+ xi158.n3779__net1 =  12.6748n       
+ xi158.n377__net1 =  12.7700n       
+ xi158.n377__net17 =   1.8000        
+ xi158.n377__sbuf_out =   1.8000        
+ xi158.n377__vddio1 =   1.8000        
+ xi158.n377__vss1 =   8.2575n       
+ xi158.n3781__net1 =  12.8376n       
+ xi158.n3783__net1 =  12.8345n       
+ xi158.n3785__net1 =  12.6360n       
+ xi158.n3787__net1 =  12.6363n       
+ xi158.n3789__net1 =  12.8371n       
+ xi158.n378__net1 =  12.7691n       
+ xi158.n378__net17 =   1.8000        
+ xi158.n378__sbuf_out =   1.8000        
+ xi158.n378__vddio1 =   1.8000        
+ xi158.n378__vss1 =   8.5208n       
+ xi158.n3791__net1 =  12.8406n       
+ xi158.n3793__net1 =  12.6652n       
+ xi158.n3795__net1 =  12.6637n       
+ xi158.n3797__net1 =  12.8396n       
+ xi158.n3799__net1 =  12.8390n       
+ xi158.n379__net1 =  12.7686n       
+ xi158.n379__net17 =   1.8000        
+ xi158.n379__sbuf_out =   1.8000        
+ xi158.n379__vddio1 =   1.8000        
+ xi158.n379__vss1 =   8.5221n       
+ xi158.n37__net1 =  12.7713n       
+ xi158.n37__net17 =   1.8000        
+ xi158.n37__net3 =   1.8000        
+ xi158.n37__net7 =   7.3634n       
+ xi158.n37__sbuf_out =   1.8000        
+ xi158.n37__vss1 =   2.9274n       
+ xi158.n3801__net1 =  12.6606n       
+ xi158.n3803__net1 =  12.6602n       
+ xi158.n3805__net1 =  12.8359n       
+ xi158.n3807__net1 =  12.8357n       
+ xi158.n3809__net1 =  12.6640n       
+ xi158.n380__net1 =  12.7691n       
+ xi158.n380__net17 =   1.8000        
+ xi158.n380__sbuf_out =   1.8000        
+ xi158.n380__vddio1 =   1.8000        
+ xi158.n380__vss1 =   8.4969n       
+ xi158.n3811__net1 =  12.8806n       
+ xi158.n3813__net1 =  12.7268n       
+ xi158.n3815__net1 =  12.7247n       
+ xi158.n3817__net1 =  12.8714n       
+ xi158.n3819__net1 =  12.8678n       
+ xi158.n381__net1 =  12.7700n       
+ xi158.n381__net17 =   1.8000        
+ xi158.n381__sbuf_out =   1.8000        
+ xi158.n381__vddio1 =   1.8000        
+ xi158.n381__vss1 =   8.4969n       
+ xi158.n3821__net1 =  12.6807n       
+ xi158.n3823__net1 =  12.6774n       
+ xi158.n3825__net1 =  12.8350n       
+ xi158.n3827__net1 =  12.8319n       
+ xi158.n3829__net1 =  12.6391n       
+ xi158.n382__net1 =  12.7700n       
+ xi158.n382__net17 =   1.8000        
+ xi158.n382__sbuf_out =   1.8000        
+ xi158.n382__vddio1 =   1.8000        
+ xi158.n382__vss1 =   8.4646n       
+ xi158.n3831__net1 =  12.6393n       
+ xi158.n3833__net1 =  12.8345n       
+ xi158.n3835__net1 =  12.8380n       
+ xi158.n3837__net1 =  12.6679n       
+ xi158.n3839__net1 =  12.6664n       
+ xi158.n383__net1 =  12.7696n       
+ xi158.n383__net17 =   1.8000        
+ xi158.n383__sbuf_out =   1.8000        
+ xi158.n383__vddio1 =   1.8000        
+ xi158.n383__vss1 =   8.4646n       
+ xi158.n3841__net1 =  12.8370n       
+ xi158.n3843__net1 =  12.8364n       
+ xi158.n3845__net1 =  12.6632n       
+ xi158.n3847__net1 =  12.6629n       
+ xi158.n3849__net1 =  12.8333n       
+ xi158.n384__net1 =  12.7709n       
+ xi158.n384__net17 =   1.8000        
+ xi158.n384__sbuf_out =   1.8000        
+ xi158.n384__vddio1 =   1.8000        
+ xi158.n384__vss1 =   8.4329n       
+ xi158.n3851__net1 =  12.8332n       
+ xi158.n3853__net1 =  12.6666n       
+ xi158.n3855__net1 =  12.8768n       
+ xi158.n3857__net1 =  12.7303n       
+ xi158.n3859__net1 =  12.7282n       
+ xi158.n385__net1 =  12.7718n       
+ xi158.n385__net17 =   1.8000        
+ xi158.n385__sbuf_out =   1.8000        
+ xi158.n385__vddio1 =   1.8000        
+ xi158.n385__vss1 =   8.4329n       
+ xi158.n3861__net1 =  12.8676n       
+ xi158.n3863__net1 =  12.8640n       
+ xi158.n3865__net1 =  12.6847n       
+ xi158.n3867__net1 =  12.6814n       
+ xi158.n3869__net1 =  12.8311n       
+ xi158.n386__net1 =  12.7709n       
+ xi158.n386__net17 =   1.8000        
+ xi158.n386__sbuf_out =   1.8000        
+ xi158.n386__vddio1 =   1.8000        
+ xi158.n386__vss1 =   8.4032n       
+ xi158.n3871__net1 =  12.8281n       
+ xi158.n3873__net1 =  12.6437n       
+ xi158.n3875__net1 =  12.6439n       
+ xi158.n3877__net1 =  12.8307n       
+ xi158.n3879__net1 =  12.8342n       
+ xi158.n387__net1 =  12.7705n       
+ xi158.n387__net17 =   1.8000        
+ xi158.n387__sbuf_out =   1.8000        
+ xi158.n387__vddio1 =   1.8000        
+ xi158.n387__vss1 =   8.4032n       
+ xi158.n3881__net1 =  12.6720n       
+ xi158.n3883__net1 =  12.6705n       
+ xi158.n3885__net1 =  12.8332n       
+ xi158.n3887__net1 =  12.8326n       
+ xi158.n3889__net1 =  12.6671n       
+ xi158.n388__net1 =  12.7709n       
+ xi158.n388__net17 =   1.8000        
+ xi158.n388__sbuf_out =   1.8000        
+ xi158.n388__vddio1 =   1.8000        
+ xi158.n388__vss1 =   8.3731n       
+ xi158.n3891__net1 =  12.6668n       
+ xi158.n3893__net1 =  12.8295n       
+ xi158.n3895__net1 =  12.8293n       
+ xi158.n3897__net1 =  12.6705n       
+ xi158.n3899__net1 =  12.8716n       
+ xi158.n389__net1 =  12.7714n       
+ xi158.n389__net17 =   1.8000        
+ xi158.n389__sbuf_out =   1.8000        
+ xi158.n389__vddio1 =   1.8000        
+ xi158.n389__vss1 =   8.3731n       
+ xi158.n38__net1 =  12.7713n       
+ xi158.n38__net17 =   1.8000        
+ xi158.n38__net3 =   1.8000        
+ xi158.n38__net7 =   7.3622n       
+ xi158.n38__sbuf_out =   1.8000        
+ xi158.n38__vddio1 =   1.8000        
+ xi158.n38__vss1 =   2.9177n       
+ xi158.n3901__net1 =  12.7349n       
+ xi158.n3903__net1 =  12.7328n       
+ xi158.n3905__net1 =  12.8625n       
+ xi158.n3907__net1 =  12.8588n       
+ xi158.n3909__net1 =  12.6899n       
+ xi158.n390__net1 =  12.7714n       
+ xi158.n390__net17 =   1.8000        
+ xi158.n390__sbuf_out =   1.8000        
+ xi158.n390__vddio1 =   1.8000        
+ xi158.n390__vss1 =   8.3427n       
+ xi158.n3911__net1 =  12.6866n       
+ xi158.n3913__net1 =  12.8260n       
+ xi158.n3915__net1 =  12.8230n       
+ xi158.n3917__net1 =  12.6498n       
+ xi158.n3919__net1 =  12.6501n       
+ xi158.n391__net1 =  12.7709n       
+ xi158.n391__net17 =   1.8000        
+ xi158.n391__sbuf_out =   1.8000        
+ xi158.n391__vss1 =   8.3427n       
+ xi158.n3921__net1 =  12.8255n       
+ xi158.n3923__net1 =  12.8290n       
+ xi158.n3925__net1 =  12.6775n       
+ xi158.n3927__net1 =  12.6759n       
+ xi158.n3929__net1 =  12.8280n       
+ xi158.n392__net1 =  12.7723n       
+ xi158.n392__net17 =   1.8000        
+ xi158.n392__sbuf_out =   1.8000        
+ xi158.n392__vddio1 =   1.8000        
+ xi158.n392__vss1 =   8.3054n       
+ xi158.n3931__net1 =  12.8275n       
+ xi158.n3933__net1 =  12.6723n       
+ xi158.n3935__net1 =  12.6720n       
+ xi158.n3937__net1 =  12.8243n       
+ xi158.n3939__net1 =  12.8242n       
+ xi158.n393__net1 =  12.7726n       
+ xi158.n393__net17 =   1.8000        
+ xi158.n393__sbuf_out =   1.8000        
+ xi158.n393__vss1 =   8.3054n       
+ xi158.n3941__net1 =  12.6757n       
+ xi158.n3943__net1 =  12.8652n       
+ xi158.n3945__net1 =  12.7407n       
+ xi158.n3947__net1 =  12.7386n       
+ xi158.n3949__net1 =  12.8561n       
+ xi158.n394__net1 =  12.7717n       
+ xi158.n394__net17 =   1.8000        
+ xi158.n394__sbuf_out =   1.8000        
+ xi158.n394__vddio1 =   1.8000        
+ xi158.n394__vss1 =   7.8264n       
+ xi158.n3951__net1 =  12.8524n       
+ xi158.n3953__net1 =  12.6964n       
+ xi158.n3955__net1 =  12.6931n       
+ xi158.n3957__net1 =  12.8196n       
+ xi158.n3959__net1 =  12.8166n       
+ xi158.n395__net1 =  12.7712n       
+ xi158.n395__net17 =   1.8000        
+ xi158.n395__sbuf_out =   1.8000        
+ xi158.n395__vddio1 =   1.8000        
+ xi158.n395__vss1 =   7.8288n       
+ xi158.n3961__net1 =  12.6575n       
+ xi158.n3963__net1 =  12.6577n       
+ xi158.n3965__net1 =  12.8191n       
+ xi158.n3967__net1 =  12.8226n       
+ xi158.n3969__net1 =  12.6842n       
+ xi158.n396__net1 =  12.7717n       
+ xi158.n396__net17 =   1.8000        
+ xi158.n396__sbuf_out =   1.8000        
+ xi158.n396__vddio1 =   1.8000        
+ xi158.n396__vss1 =   7.8286n       
+ xi158.n3971__net1 =  12.6827n       
+ xi158.n3973__net1 =  12.8216n       
+ xi158.n3975__net1 =  12.8211n       
+ xi158.n3977__net1 =  12.6788n       
+ xi158.n3979__net1 =  12.6784n       
+ xi158.n397__net1 =  13.0239n       
+ xi158.n397__net17 =   1.8000        
+ xi158.n397__sbuf_out =   1.8000        
+ xi158.n397__vddio1 =   1.8000        
+ xi158.n397__vss1 =   7.8280n       
+ xi158.n3981__net1 =  12.8179n       
+ xi158.n3983__net1 =  12.8178n       
+ xi158.n3985__net1 =  12.6821n       
+ xi158.n3987__net1 =  12.8575n       
+ xi158.n3989__net1 =  12.7476n       
+ xi158.n398__net1 =  13.0230n       
+ xi158.n398__net17 =   1.8000        
+ xi158.n398__sbuf_out =   1.8000        
+ xi158.n398__vddio1 =   1.8000        
+ xi158.n398__vss1 =   7.8279n       
+ xi158.n3991__net1 =  12.7455n       
+ xi158.n3993__net1 =  12.8484n       
+ xi158.n3995__net1 =  12.8447n       
+ xi158.n3997__net1 =  12.7042n       
+ xi158.n3999__net1 =  12.7009n       
+ xi158.n399__net1 =  13.0226n       
+ xi158.n399__net17 =   1.8000        
+ xi158.n399__sbuf_out =   1.8000        
+ xi158.n399__vddio1 =   1.8000        
+ xi158.n399__vss1 =   7.8273n       
+ xi158.n39__net1 =  12.7709n       
+ xi158.n39__net17 =   1.8000        
+ xi158.n39__net3 =   1.8000        
+ xi158.n39__net7 =   7.3603n       
+ xi158.n39__sbuf_out =   1.8000        
+ xi158.n39__vddio1 =   1.8000        
+ xi158.n39__vss1 =   3.7330n       
+ xi158.n3__net1 =  12.8269n       
+ xi158.n3__net17 =   1.8000        
+ xi158.n3__net3 =   1.8000        
+ xi158.n3__net7 =   7.3636n       
+ xi158.n3__sbuf_in =  22.4569n       
+ xi158.n3__sbuf_out =   1.8000        
+ xi158.n3__vddio1 =   1.8000        
+ xi158.n3__vss1 =   1.2881n       
+ xi158.n4001__net1 =  12.8119n       
+ xi158.n4003__net1 =  12.8089n       
+ xi158.n4005__net1 =  12.6666n       
+ xi158.n4007__net1 =  12.6669n       
+ xi158.n4009__net1 =  12.8114n       
+ xi158.n400__net1 =  13.0230n       
+ xi158.n400__net17 =   1.8000        
+ xi158.n400__sbuf_out =   1.8000        
+ xi158.n400__vddio1 =   1.8000        
+ xi158.n400__vss1 =   7.8263n       
+ xi158.n4011__net1 =  12.8150n       
+ xi158.n4013__net1 =  12.6924n       
+ xi158.n4015__net1 =  12.6908n       
+ xi158.n4017__net1 =  12.8139n       
+ xi158.n4019__net1 =  12.8134n       
+ xi158.n401__net1 =  13.0203n       
+ xi158.n401__net17 =   1.8000        
+ xi158.n401__sbuf_out =   1.8000        
+ xi158.n401__vddio1 =   1.8000        
+ xi158.n401__vss1 =   7.8250n       
+ xi158.n4021__net1 =  12.6866n       
+ xi158.n4023__net1 =  12.6862n       
+ xi158.n4025__net1 =  12.8102n       
+ xi158.n4027__net1 =  12.8101n       
+ xi158.n4029__net1 =  12.6898n       
+ xi158.n402__net1 =  13.0202n       
+ xi158.n402__net17 =   1.8000        
+ xi158.n402__sbuf_out =   1.8000        
+ xi158.n402__vddio1 =   1.8000        
+ xi158.n402__vss1 =   7.8240n       
+ xi158.n4031__net1 =  12.8316n       
+ xi158.n4033__net1 =  12.7708n       
+ xi158.n4035__net1 =  12.7686n       
+ xi158.n4037__net1 =  12.8224n       
+ xi158.n4039__net1 =  12.8188n       
+ xi158.n403__net1 =  13.0198n       
+ xi158.n403__net17 =   1.8000        
+ xi158.n403__sbuf_out =   1.8000        
+ xi158.n403__vddio1 =   1.8000        
+ xi158.n403__vss1 =   7.8233n       
+ xi158.n4041__net1 =  12.7306n       
+ xi158.n4043__net1 =  12.7272n       
+ xi158.n4045__net1 =  12.7860n       
+ xi158.n4047__net1 =  12.7830n       
+ xi158.n4049__net1 =  12.6976n       
+ xi158.n404__net1 =  13.0211n       
+ xi158.n404__net17 =   1.8000        
+ xi158.n404__sbuf_out =   1.8000        
+ xi158.n404__vddio1 =   1.8000        
+ xi158.n404__vss1 =   7.8221n       
+ xi158.n4051__net1 =  12.6978n       
+ xi158.n4053__net1 =  12.7855n       
+ xi158.n4055__net1 =  12.7890n       
+ xi158.n4057__net1 =  12.7198n       
+ xi158.n4059__net1 =  12.7183n       
+ xi158.n405__net1 =  13.0172n       
+ xi158.n405__net17 =   1.8000        
+ xi158.n405__sbuf_out =   1.8000        
+ xi158.n405__vddio1 =   1.8000        
+ xi158.n405__vss1 =   7.8432n       
+ xi158.n4061__net1 =  12.7880n       
+ xi158.n4063__net1 =  12.7874n       
+ xi158.n4065__net1 =  12.7128n       
+ xi158.n4067__net1 =  12.7125n       
+ xi158.n4069__net1 =  12.7843n       
+ xi158.n406__net1 =  13.0163n       
+ xi158.n406__net17 =   1.8000        
+ xi158.n406__sbuf_out =   1.8000        
+ xi158.n406__vddio1 =   1.8000        
+ xi158.n406__vss1 =   7.9319n       
+ xi158.n4071__net1 =  12.7842n       
+ xi158.n4073__net1 =  12.7159n       
+ xi158.n4075__net1 =  12.8318n       
+ xi158.n4077__net1 =  13.0241n       
+ xi158.n4079__net1 =  12.9751n       
+ xi158.n407__net1 =  13.0159n       
+ xi158.n407__net17 =   1.8000        
+ xi158.n407__sbuf_out =   1.8000        
+ xi158.n407__vddio1 =   1.8000        
+ xi158.n407__vss1 =   7.8468n       
+ xi158.n4081__net1 =  13.0366n       
+ xi158.n4083__net1 =  12.9498n       
+ xi158.n4085__net1 =  12.8685n       
+ xi158.n408__net1 =  13.0163n       
+ xi158.n408__net17 =   1.8000        
+ xi158.n408__sbuf_out =   1.8000        
+ xi158.n408__vddio1 =   1.8000        
+ xi158.n408__vss1 =   7.8468n       
+ xi158.n409__net1 =  13.0131n       
+ xi158.n409__net17 =   1.8000        
+ xi158.n409__sbuf_out =   1.8000        
+ xi158.n409__vddio1 =   1.8000        
+ xi158.n409__vss1 =   7.8466n       
+ xi158.n40__net1 =  12.7722n       
+ xi158.n40__net17 =   1.8000        
+ xi158.n40__net3 =   1.8000        
+ xi158.n40__net7 =   7.3577n       
+ xi158.n40__sbuf_out =   1.8000        
+ xi158.n40__vddio1 =   1.8000        
+ xi158.n40__vss1 =   3.7150n       
+ xi158.n410__net1 =  13.0131n       
+ xi158.n410__net17 =   1.8000        
+ xi158.n410__sbuf_out =   1.8000        
+ xi158.n410__vddio1 =   1.8000        
+ xi158.n410__vss1 =   7.8466n       
+ xi158.n411__net1 =  13.0126n       
+ xi158.n411__net17 =   1.8000        
+ xi158.n411__sbuf_out =   1.8000        
+ xi158.n411__vddio1 =   1.8000        
+ xi158.n411__vss1 =   7.8460n       
+ xi158.n412__net1 =  13.0140n       
+ xi158.n412__net17 =   1.8000        
+ xi158.n412__sbuf_out =   1.8000        
+ xi158.n412__vddio1 =   1.8000        
+ xi158.n412__vss1 =   7.8460n       
+ xi158.n413__net1 =  13.0095n       
+ xi158.n413__net17 =   1.8000        
+ xi158.n413__sbuf_out =   1.8000        
+ xi158.n413__vddio1 =   1.8000        
+ xi158.n413__vss1 =   7.8453n       
+ xi158.n414__net1 =  13.0086n       
+ xi158.n414__net17 =   1.8000        
+ xi158.n414__sbuf_out =   1.8000        
+ xi158.n414__vddio1 =   1.8000        
+ xi158.n414__vss1 =   7.8453n       
+ xi158.n415__net1 =  13.0081n       
+ xi158.n415__net17 =   1.8000        
+ xi158.n415__sbuf_out =   1.8000        
+ xi158.n415__vddio1 =   1.8000        
+ xi158.n415__vss1 =   7.8443n       
+ xi158.n416__net1 =  13.0086n       
+ xi158.n416__net17 =   1.8000        
+ xi158.n416__sbuf_out =   1.8000        
+ xi158.n416__vddio1 =   1.8000        
+ xi158.n416__vss1 =   7.8443n       
+ xi158.n417__net1 =  13.0049n       
+ xi158.n417__net17 =   1.8000        
+ xi158.n417__sbuf_out =   1.8000        
+ xi158.n417__vddio1 =   1.8000        
+ xi158.n417__vss1 =   7.8430n       
+ xi158.n418__net1 =  13.0049n       
+ xi158.n418__net17 =   1.8000        
+ xi158.n418__sbuf_out =   1.8000        
+ xi158.n418__vddio1 =   1.8000        
+ xi158.n418__vss1 =   7.8430n       
+ xi158.n419__net1 =  13.0044n       
+ xi158.n419__net17 =   1.8000        
+ xi158.n419__sbuf_out =   1.8000        
+ xi158.n419__vddio1 =   1.8000        
+ xi158.n419__vss1 =   7.8413n       
+ xi158.n41__net1 =  12.7725n       
+ xi158.n41__net17 =   1.8000        
+ xi158.n41__net3 =   1.8000        
+ xi158.n41__net7 =   7.3546n       
+ xi158.n41__sbuf_out =   1.8000        
+ xi158.n41__vddio1 =   1.8000        
+ xi158.n41__vss1 =   3.3253n       
+ xi158.n420__net1 =  13.0058n       
+ xi158.n420__net17 =   1.8000        
+ xi158.n420__sbuf_out =   1.8000        
+ xi158.n420__vddio1 =   1.8000        
+ xi158.n420__vss1 =   7.8413n       
+ xi158.n421__net1 =  13.0007n       
+ xi158.n421__net17 =   1.8000        
+ xi158.n421__sbuf_out =   1.8000        
+ xi158.n421__vddio1 =   1.8000        
+ xi158.n421__vss1 =   7.8522n       
+ xi158.n422__net1 =  12.9998n       
+ xi158.n422__net17 =   1.8000        
+ xi158.n422__sbuf_out =   1.8000        
+ xi158.n422__vddio1 =   1.8000        
+ xi158.n422__vss1 =   7.8522n       
+ xi158.n423__net1 =  12.9993n       
+ xi158.n423__net17 =   1.8000        
+ xi158.n423__sbuf_out =   1.8000        
+ xi158.n423__vddio1 =   1.8000        
+ xi158.n423__vss1 =   8.0236n       
+ xi158.n424__net1 =  12.9998n       
+ xi158.n424__net17 =   1.8000        
+ xi158.n424__sbuf_out =   1.8000        
+ xi158.n424__vddio1 =   1.8000        
+ xi158.n424__vss1 =   8.0260n       
+ xi158.n425__net1 =  12.9957n       
+ xi158.n425__net17 =   1.8000        
+ xi158.n425__sbuf_out =   1.8000        
+ xi158.n425__vddio1 =   1.8000        
+ xi158.n425__vss1 =   8.0258n       
+ xi158.n426__net1 =  12.9957n       
+ xi158.n426__net17 =   1.8000        
+ xi158.n426__sbuf_out =   1.8000        
+ xi158.n426__vddio1 =   1.8000        
+ xi158.n426__vss1 =   8.0253n       
+ xi158.n427__net1 =  12.9952n       
+ xi158.n427__net17 =   1.8000        
+ xi158.n427__sbuf_out =   1.8000        
+ xi158.n427__vddio1 =   1.8000        
+ xi158.n427__vss1 =   8.0251n       
+ xi158.n428__net1 =  12.9966n       
+ xi158.n428__net17 =   1.8000        
+ xi158.n428__sbuf_out =   1.8000        
+ xi158.n428__vddio1 =   1.8000        
+ xi158.n428__vss1 =   8.0245n       
+ xi158.n429__net1 =  12.9908n       
+ xi158.n429__net17 =   1.8000        
+ xi158.n429__sbuf_out =   1.8000        
+ xi158.n429__vddio1 =   1.8000        
+ xi158.n429__vss1 =   8.0235n       
+ xi158.n42__net1 =  12.7716n       
+ xi158.n42__net17 =   1.8000        
+ xi158.n42__net3 =   1.8000        
+ xi158.n42__net7 =   7.3508n       
+ xi158.n42__sbuf_out =   1.8000        
+ xi158.n42__vddio1 =   1.8000        
+ xi158.n42__vss1 =   3.6094n       
+ xi158.n430__net1 =  12.9899n       
+ xi158.n430__net17 =   1.8000        
+ xi158.n430__sbuf_out =   1.8000        
+ xi158.n430__vddio1 =   1.8000        
+ xi158.n430__vss1 =   8.0222n       
+ xi158.n431__net1 =  12.9895n       
+ xi158.n431__net17 =   1.8000        
+ xi158.n431__sbuf_out =   1.8000        
+ xi158.n431__vddio1 =   1.8000        
+ xi158.n431__vss1 =   8.0212n       
+ xi158.n432__net1 =  12.9899n       
+ xi158.n432__net17 =   1.8000        
+ xi158.n432__sbuf_out =   1.8000        
+ xi158.n432__vss1 =   8.0205n       
+ xi158.n433__net1 =  12.9853n       
+ xi158.n433__net17 =   1.8000        
+ xi158.n433__sbuf_out =   1.8000        
+ xi158.n433__vddio1 =   1.8000        
+ xi158.n433__vss1 =   8.0184n       
+ xi158.n434__net1 =  12.9853n       
+ xi158.n434__net17 =   1.8000        
+ xi158.n434__sbuf_out =   1.8000        
+ xi158.n434__vddio1 =   1.8000        
+ xi158.n434__vss1 =   8.0141n       
+ xi158.n435__net1 =  12.9848n       
+ xi158.n435__net17 =   1.8000        
+ xi158.n435__sbuf_out =   1.8000        
+ xi158.n435__vddio1 =   1.8000        
+ xi158.n435__vss1 =   8.0440n       
+ xi158.n436__net1 =  12.9862n       
+ xi158.n436__net17 =   1.8000        
+ xi158.n436__sbuf_out =   1.8000        
+ xi158.n436__vddio1 =   1.8000        
+ xi158.n436__vss1 =   8.0440n       
+ xi158.n437__net1 =  12.9799n       
+ xi158.n437__net17 =   1.8000        
+ xi158.n437__sbuf_out =   1.8000        
+ xi158.n437__vddio1 =   1.8000        
+ xi158.n437__vss1 =   8.0438n       
+ xi158.n438__net1 =  12.9790n       
+ xi158.n438__net17 =   1.8000        
+ xi158.n438__sbuf_out =   1.8000        
+ xi158.n438__vddio1 =   1.8000        
+ xi158.n438__vss1 =   8.0438n       
+ xi158.n439__net1 =  12.9785n       
+ xi158.n439__net17 =   1.8000        
+ xi158.n439__sbuf_out =   1.8000        
+ xi158.n439__vddio1 =   1.8000        
+ xi158.n439__vss1 =   8.0432n       
+ xi158.n43__net1 =  12.7712n       
+ xi158.n43__net17 =   1.8000        
+ xi158.n43__net7 =   7.3463n       
+ xi158.n43__sbuf_out =   1.8000        
+ xi158.n43__vddio1 =   1.8000        
+ xi158.n43__vss1 =   3.5363n       
+ xi158.n440__net1 =  12.9790n       
+ xi158.n440__net17 =   1.8000        
+ xi158.n440__sbuf_out =   1.8000        
+ xi158.n440__vddio1 =   1.8000        
+ xi158.n440__vss1 =   8.0432n       
+ xi158.n441__net1 =  12.9467n       
+ xi158.n441__net17 =   1.8000        
+ xi158.n441__sbuf_out =   1.8000        
+ xi158.n441__vddio1 =   1.8000        
+ xi158.n441__vss1 =   8.0425n       
+ xi158.n442__net1 =  12.9472n       
+ xi158.n442__net17 =   1.8000        
+ xi158.n442__sbuf_out =   1.8000        
+ xi158.n442__vddio1 =   1.8000        
+ xi158.n442__vss1 =   8.0425n       
+ xi158.n443__net1 =  12.9481n       
+ xi158.n443__net17 =   1.8000        
+ xi158.n443__sbuf_out =   1.8000        
+ xi158.n443__vddio1 =   1.8000        
+ xi158.n443__vss1 =   8.0415n       
+ xi158.n444__net1 =  12.9472n       
+ xi158.n444__net17 =   1.8000        
+ xi158.n444__sbuf_out =   1.8000        
+ xi158.n444__vddio1 =   1.8000        
+ xi158.n444__vss1 =   8.0415n       
+ xi158.n445__net1 =  12.9398n       
+ xi158.n445__net17 =   1.8000        
+ xi158.n445__sbuf_out =   1.8000        
+ xi158.n445__vss1 =   8.0402n       
+ xi158.n446__net1 =  12.9403n       
+ xi158.n446__net17 =   1.8000        
+ xi158.n446__sbuf_out =   1.8000        
+ xi158.n446__vddio1 =   1.8000        
+ xi158.n446__vss1 =   8.0402n       
+ xi158.n447__net1 =  12.9403n       
+ xi158.n447__net17 =   1.8000        
+ xi158.n447__sbuf_out =   1.8000        
+ xi158.n447__vddio1 =   1.8000        
+ xi158.n447__vss1 =   8.0385n       
+ xi158.n448__net1 =  12.9412n       
+ xi158.n448__net17 =   1.8000        
+ xi158.n448__sbuf_out =   1.8000        
+ xi158.n448__vddio1 =   1.8000        
+ xi158.n448__vss1 =   8.0385n       
+ xi158.n449__net1 =  12.9343n       
+ xi158.n449__net17 =   1.8000        
+ xi158.n449__sbuf_out =   1.8000        
+ xi158.n449__vddio1 =   1.8000        
+ xi158.n449__vss1 =   8.0274n       
+ xi158.n44__net1 =  12.7716n       
+ xi158.n44__net17 =   1.8000        
+ xi158.n44__net3 =   1.8000        
+ xi158.n44__net7 =   7.3413n       
+ xi158.n44__sbuf_out =   1.8000        
+ xi158.n44__vddio1 =   1.8000        
+ xi158.n44__vss1 =   3.3708n       
+ xi158.n450__net1 =  12.9348n       
+ xi158.n450__net17 =   1.8000        
+ xi158.n450__sbuf_out =   1.8000        
+ xi158.n450__vddio1 =   1.8000        
+ xi158.n450__vss1 =   8.0274n       
+ xi158.n451__net1 =  12.9357n       
+ xi158.n451__net17 =   1.8000        
+ xi158.n451__sbuf_out =   1.8000        
+ xi158.n451__vddio1 =   1.8000        
+ xi158.n451__vss1 =   8.0875n       
+ xi158.n452__net1 =  12.9348n       
+ xi158.n452__net17 =   1.8000        
+ xi158.n452__sbuf_out =   1.8000        
+ xi158.n452__vddio1 =   1.8000        
+ xi158.n452__vss1 =   8.0899n       
+ xi158.n453__net1 =  12.9268n       
+ xi158.n453__net17 =   1.8000        
+ xi158.n453__sbuf_out =   1.8000        
+ xi158.n453__vddio1 =   1.8000        
+ xi158.n453__vss1 =   8.0897n       
+ xi158.n454__net1 =  12.9272n       
+ xi158.n454__net17 =   1.8000        
+ xi158.n454__sbuf_out =   1.8000        
+ xi158.n454__vddio1 =   1.8000        
+ xi158.n454__vss1 =   8.0892n       
+ xi158.n455__net1 =  12.9272n       
+ xi158.n455__net17 =   1.8000        
+ xi158.n455__sbuf_out =   1.8000        
+ xi158.n455__vddio1 =   1.8000        
+ xi158.n455__vss1 =   8.0890n       
+ xi158.n456__net1 =  12.9282n       
+ xi158.n456__net17 =   1.8000        
+ xi158.n456__sbuf_out =   1.8000        
+ xi158.n456__vddio1 =   1.8000        
+ xi158.n456__vss1 =   8.0885n       
+ xi158.n457__net1 =  12.9208n       
+ xi158.n457__net17 =   1.8000        
+ xi158.n457__sbuf_out =   1.8000        
+ xi158.n457__vddio1 =   1.8000        
+ xi158.n457__vss1 =   8.0875n       
+ xi158.n458__net1 =  12.9212n       
+ xi158.n458__net17 =   1.8000        
+ xi158.n458__sbuf_out =   1.8000        
+ xi158.n458__vddio1 =   1.8000        
+ xi158.n458__vss1 =   8.0862n       
+ xi158.n459__net1 =  12.9221n       
+ xi158.n459__net17 =   1.8000        
+ xi158.n459__sbuf_out =   1.8000        
+ xi158.n459__vddio1 =   1.8000        
+ xi158.n459__vss1 =   8.0851n       
+ xi158.n45__net1 =  13.0239n       
+ xi158.n45__net17 =   1.8000        
+ xi158.n45__net7 =   7.3356n       
+ xi158.n45__sbuf_out =   1.8000        
+ xi158.n45__vddio1 =   1.8000        
+ xi158.n45__vss1 =   3.2049n       
+ xi158.n460__net1 =  12.9212n       
+ xi158.n460__net17 =   1.8000        
+ xi158.n460__sbuf_out =   1.8000        
+ xi158.n460__vddio1 =   1.8000        
+ xi158.n460__vss1 =   8.0845n       
+ xi158.n461__net1 =  12.9126n       
+ xi158.n461__net17 =   1.8000        
+ xi158.n461__sbuf_out =   1.8000        
+ xi158.n461__vddio1 =   1.8000        
+ xi158.n461__vss1 =   8.0823n       
+ xi158.n462__net1 =  12.9131n       
+ xi158.n462__net17 =   1.8000        
+ xi158.n462__sbuf_out =   1.8000        
+ xi158.n462__vddio1 =   1.8000        
+ xi158.n462__vss1 =   8.0781n       
+ xi158.n463__net1 =  12.9131n       
+ xi158.n463__net17 =   1.8000        
+ xi158.n463__sbuf_out =   1.8000        
+ xi158.n463__vddio1 =   1.8000        
+ xi158.n463__vss1 =   8.1079n       
+ xi158.n464__net1 =  12.9140n       
+ xi158.n464__net17 =   1.8000        
+ xi158.n464__sbuf_out =   1.8000        
+ xi158.n464__vddio1 =   1.8000        
+ xi158.n464__vss1 =   8.1079n       
+ xi158.n465__net1 =  12.9062n       
+ xi158.n465__net17 =   1.8000        
+ xi158.n465__sbuf_out =   1.8000        
+ xi158.n465__vddio1 =   1.8000        
+ xi158.n465__vss1 =   8.1077n       
+ xi158.n466__net1 =  12.9066n       
+ xi158.n466__net17 =   1.8000        
+ xi158.n466__sbuf_out =   1.8000        
+ xi158.n466__vddio1 =   1.8000        
+ xi158.n466__vss1 =   8.1077n       
+ xi158.n467__net1 =  12.9075n       
+ xi158.n467__net17 =   1.8000        
+ xi158.n467__sbuf_out =   1.8000        
+ xi158.n467__vddio1 =   1.8000        
+ xi158.n467__vss1 =   8.1072n       
+ xi158.n468__net1 =  12.9066n       
+ xi158.n468__net17 =   1.8000        
+ xi158.n468__sbuf_out =   1.8000        
+ xi158.n468__vddio1 =   1.8000        
+ xi158.n468__vss1 =   8.1072n       
+ xi158.n469__net1 =  12.8974n       
+ xi158.n469__net17 =   1.8000        
+ xi158.n469__sbuf_out =   1.8000        
+ xi158.n469__vddio1 =   1.8000        
+ xi158.n469__vss1 =   8.1065n       
+ xi158.n46__net1 =  13.0230n       
+ xi158.n46__net17 =   1.8000        
+ xi158.n46__net7 =   7.3292n       
+ xi158.n46__sbuf_out =   1.8000        
+ xi158.n46__vddio1 =   1.8000        
+ xi158.n46__vss1 =   3.0980n       
+ xi158.n470__net1 =  12.8979n       
+ xi158.n470__net17 =   1.8000        
+ xi158.n470__sbuf_out =   1.8000        
+ xi158.n470__vddio1 =   1.8000        
+ xi158.n470__vss1 =   8.1065n       
+ xi158.n471__net1 =  12.8979n       
+ xi158.n471__net17 =   1.8000        
+ xi158.n471__sbuf_out =   1.8000        
+ xi158.n471__vddio1 =   1.8000        
+ xi158.n471__vss1 =   8.1055n       
+ xi158.n472__net1 =  12.8988n       
+ xi158.n472__net17 =   1.8000        
+ xi158.n472__sbuf_out =   1.8000        
+ xi158.n472__vddio1 =   1.8000        
+ xi158.n472__vss1 =   8.1055n       
+ xi158.n473__net1 =  12.8905n       
+ xi158.n473__net17 =   1.8000        
+ xi158.n473__sbuf_out =   1.8000        
+ xi158.n473__vddio1 =   1.8000        
+ xi158.n473__vss1 =   8.1042n       
+ xi158.n474__net1 =  12.8910n       
+ xi158.n474__net17 =   1.8000        
+ xi158.n474__sbuf_out =   1.8000        
+ xi158.n474__vss1 =   8.1042n       
+ xi158.n475__net1 =  12.8919n       
+ xi158.n475__net17 =   1.8000        
+ xi158.n475__sbuf_out =   1.8000        
+ xi158.n475__vddio1 =   1.8000        
+ xi158.n475__vss1 =   8.1025n       
+ xi158.n476__net1 =  12.8910n       
+ xi158.n476__net17 =   1.8000        
+ xi158.n476__sbuf_out =   1.8000        
+ xi158.n476__vddio1 =   1.8000        
+ xi158.n476__vss1 =   8.1025n       
+ xi158.n477__net1 =  12.8812n       
+ xi158.n477__net17 =   1.8000        
+ xi158.n477__sbuf_out =   1.8000        
+ xi158.n477__vddio1 =   1.8000        
+ xi158.n477__vss1 =   8.0913n       
+ xi158.n478__net1 =  12.8816n       
+ xi158.n478__net17 =   1.8000        
+ xi158.n478__sbuf_out =   1.8000        
+ xi158.n478__vddio1 =   1.8000        
+ xi158.n478__vss1 =   8.0913n       
+ xi158.n479__net1 =  12.8816n       
+ xi158.n479__net17 =   1.8000        
+ xi158.n479__sbuf_out =   1.8000        
+ xi158.n479__vddio1 =   1.8000        
+ xi158.n479__vss1 =   8.1332n       
+ xi158.n47__net1 =  13.0225n       
+ xi158.n47__net17 =   1.8000        
+ xi158.n47__net7 =   7.3278n       
+ xi158.n47__sbuf_out =   1.8000        
+ xi158.n47__vddio1 =   1.8000        
+ xi158.n47__vss1 =   3.0302n       
+ xi158.n480__net1 =  12.8825n       
+ xi158.n480__net17 =   1.8000        
+ xi158.n480__sbuf_out =   1.8000        
+ xi158.n480__vddio1 =   1.8000        
+ xi158.n480__vss1 =   8.1356n       
+ xi158.n481__net1 =  12.8737n       
+ xi158.n481__net17 =   1.8000        
+ xi158.n481__sbuf_out =   1.8000        
+ xi158.n481__vddio1 =   1.8000        
+ xi158.n481__vss1 =   8.1354n       
+ xi158.n482__net1 =  12.8742n       
+ xi158.n482__net17 =   1.8000        
+ xi158.n482__sbuf_out =   1.8000        
+ xi158.n482__vddio1 =   1.8000        
+ xi158.n482__vss1 =   8.1349n       
+ xi158.n483__net1 =  12.8751n       
+ xi158.n483__net17 =   1.8000        
+ xi158.n483__sbuf_out =   1.8000        
+ xi158.n483__vddio1 =   1.8000        
+ xi158.n483__vss1 =   8.1347n       
+ xi158.n484__net1 =  12.8742n       
+ xi158.n484__net17 =   1.8000        
+ xi158.n484__sbuf_out =   1.8000        
+ xi158.n484__vddio1 =   1.8000        
+ xi158.n484__vss1 =   8.1342n       
+ xi158.n485__net1 =  13.0530n       
+ xi158.n485__net17 =   1.8000        
+ xi158.n485__sbuf_out =   1.8000        
+ xi158.n485__vddio1 =   1.8000        
+ xi158.n485__vss1 =   8.1332n       
+ xi158.n486__net1 =  13.0535n       
+ xi158.n486__net17 =   1.8000        
+ xi158.n486__sbuf_out =   1.8000        
+ xi158.n486__vddio1 =   1.8000        
+ xi158.n486__vss1 =   8.1319n       
+ xi158.n487__net1 =  13.0544n       
+ xi158.n487__net17 =   1.8000        
+ xi158.n487__sbuf_out =   1.8000        
+ xi158.n487__vddio1 =   1.8000        
+ xi158.n487__vss1 =   8.1308n       
+ xi158.n488__net1 =  13.0535n       
+ xi158.n488__net17 =   1.8000        
+ xi158.n488__sbuf_out =   1.8000        
+ xi158.n488__vddio1 =   1.8000        
+ xi158.n488__vss1 =   8.1302n       
+ xi158.n489__net1 =  13.0527n       
+ xi158.n489__net17 =   1.8000        
+ xi158.n489__sbuf_out =   1.8000        
+ xi158.n489__vddio1 =   1.8000        
+ xi158.n489__vss1 =   8.1280n       
+ xi158.n48__net1 =  13.0230n       
+ xi158.n48__net17 =   1.8000        
+ xi158.n48__net7 =   7.3640n       
+ xi158.n48__sbuf_out =   1.8000        
+ xi158.n48__vddio1 =   1.8000        
+ xi158.n48__vss1 =   2.8968n       
+ xi158.n490__net1 =  13.0532n       
+ xi158.n490__net17 =   1.8000        
+ xi158.n490__sbuf_out =   1.8000        
+ xi158.n490__vddio1 =   1.8000        
+ xi158.n490__vss1 =   8.1238n       
+ xi158.n491__net1 =  13.0532n       
+ xi158.n491__net17 =   1.8000        
+ xi158.n491__sbuf_out =   1.8000        
+ xi158.n491__vddio1 =   1.8000        
+ xi158.n491__vss1 =   8.1536n       
+ xi158.n492__net1 =  13.0541n       
+ xi158.n492__net17 =   1.8000        
+ xi158.n492__sbuf_out =   1.8000        
+ xi158.n492__vddio1 =   1.8000        
+ xi158.n492__vss1 =   8.1536n       
+ xi158.n493__net1 =  13.0522n       
+ xi158.n493__net17 =   1.8000        
+ xi158.n493__sbuf_out =   1.8000        
+ xi158.n493__vddio1 =   1.8000        
+ xi158.n493__vss1 =   8.1534n       
+ xi158.n494__net1 =  13.0527n       
+ xi158.n494__net17 =   1.8000        
+ xi158.n494__sbuf_out =   1.8000        
+ xi158.n494__vddio1 =   1.8000        
+ xi158.n494__vss1 =   8.1534n       
+ xi158.n495__net1 =  13.0536n       
+ xi158.n495__net17 =   1.8000        
+ xi158.n495__sbuf_out =   1.8000        
+ xi158.n495__vddio1 =   1.8000        
+ xi158.n495__vss1 =   8.1529n       
+ xi158.n496__net1 =  13.0527n       
+ xi158.n496__net17 =   1.8000        
+ xi158.n496__sbuf_out =   1.8000        
+ xi158.n496__vddio1 =   1.8000        
+ xi158.n496__vss1 =   8.1529n       
+ xi158.n497__net1 =  13.0513n       
+ xi158.n497__net17 =   1.8000        
+ xi158.n497__sbuf_out =   1.8000        
+ xi158.n497__vddio1 =   1.8000        
+ xi158.n497__vss1 =   8.1522n       
+ xi158.n498__net1 =  13.0518n       
+ xi158.n498__net17 =   1.8000        
+ xi158.n498__sbuf_out =   1.8000        
+ xi158.n498__vddio1 =   1.8000        
+ xi158.n498__vss1 =   8.1522n       
+ xi158.n499__net1 =  13.0518n       
+ xi158.n499__net17 =   1.8000        
+ xi158.n499__sbuf_out =   1.8000        
+ xi158.n499__vddio1 =   1.8000        
+ xi158.n499__vss1 =   8.1512n       
+ xi158.n49__net1 =  13.0202n       
+ xi158.n49__net17 =   1.8000        
+ xi158.n49__net7 =   7.3634n       
+ xi158.n49__sbuf_out =   1.8000        
+ xi158.n49__vddio1 =   1.8000        
+ xi158.n49__vss1 =   2.8973n       
+ xi158.n4__net1 =  12.8274n       
+ xi158.n4__net17 =   1.8000        
+ xi158.n4__net3 =   1.8000        
+ xi158.n4__net7 =   7.3624n       
+ xi158.n4__sbuf_in =  22.4556n       
+ xi158.n4__sbuf_out =   1.8000        
+ xi158.n4__vddio1 =   1.8000        
+ xi158.n4__vss1 = 902.3688p       
+ xi158.n500__net1 =  13.0527n       
+ xi158.n500__net17 =   1.8000        
+ xi158.n500__sbuf_out =   1.8000        
+ xi158.n500__vddio1 =   1.8000        
+ xi158.n500__vss1 =   8.1512n       
+ xi158.n501__net1 =  13.0504n       
+ xi158.n501__net17 =   1.8000        
+ xi158.n501__sbuf_out =   1.8000        
+ xi158.n501__vddio1 =   1.8000        
+ xi158.n501__vss1 =   8.1499n       
+ xi158.n502__net1 =  13.0509n       
+ xi158.n502__net17 =   1.8000        
+ xi158.n502__sbuf_out =   1.8000        
+ xi158.n502__vddio1 =   1.8000        
+ xi158.n502__vss1 =   8.1499n       
+ xi158.n503__net1 =  13.0518n       
+ xi158.n503__net17 =   1.8000        
+ xi158.n503__sbuf_out =   1.8000        
+ xi158.n503__vss1 =   8.1481n       
+ xi158.n504__net1 =  13.0509n       
+ xi158.n504__net17 =   1.8000        
+ xi158.n504__sbuf_out =   1.8000        
+ xi158.n504__vddio1 =   1.8000        
+ xi158.n504__vss1 =   8.1481n       
+ xi158.n505__net1 =  13.0489n       
+ xi158.n505__net17 =   1.8000        
+ xi158.n505__sbuf_out =   1.8000        
+ xi158.n505__vddio1 =   1.8000        
+ xi158.n505__vss1 =   8.1370n       
+ xi158.n506__net1 =  13.0494n       
+ xi158.n506__net17 =   1.8000        
+ xi158.n506__sbuf_out =   1.8000        
+ xi158.n506__vddio1 =   1.8000        
+ xi158.n506__vss1 =   8.1370n       
+ xi158.n507__net1 =  13.0494n       
+ xi158.n507__net17 =   1.8000        
+ xi158.n507__sbuf_out =   1.8000        
+ xi158.n507__vddio1 =   1.8000        
+ xi158.n507__vss1 =   8.1606n       
+ xi158.n508__net1 =  13.0503n       
+ xi158.n508__net17 =   1.8000        
+ xi158.n508__sbuf_out =   1.8000        
+ xi158.n508__vddio1 =   1.8000        
+ xi158.n508__vss1 =   8.1630n       
+ xi158.n509__net1 =  13.0475n       
+ xi158.n509__net17 =   1.8000        
+ xi158.n509__sbuf_out =   1.8000        
+ xi158.n509__vddio1 =   1.8000        
+ xi158.n509__vss1 =   8.1628n       
+ xi158.n50__net1 =  13.0202n       
+ xi158.n50__net17 =   1.8000        
+ xi158.n50__net7 =   7.3643n       
+ xi158.n50__sbuf_out =   1.8000        
+ xi158.n50__vss1 =   2.9004n       
+ xi158.n510__net1 =  13.0480n       
+ xi158.n510__net17 =   1.8000        
+ xi158.n510__sbuf_out =   1.8000        
+ xi158.n510__vddio1 =   1.8000        
+ xi158.n510__vss1 =   8.1623n       
+ xi158.n511__net1 =  13.0489n       
+ xi158.n511__net17 =   1.8000        
+ xi158.n511__sbuf_out =   1.8000        
+ xi158.n511__vddio1 =   1.8000        
+ xi158.n511__vss1 =   8.1621n       
+ xi158.n512__net1 =  13.0480n       
+ xi158.n512__net17 =   1.8000        
+ xi158.n512__sbuf_out =   1.8000        
+ xi158.n512__vddio1 =   1.8000        
+ xi158.n512__vss1 =   8.1616n       
+ xi158.n513__net1 =  13.0454n       
+ xi158.n513__net17 =   1.8000        
+ xi158.n513__sbuf_out =   1.8000        
+ xi158.n513__vddio1 =   1.8000        
+ xi158.n513__vss1 =   8.1606n       
+ xi158.n514__net1 =  13.0459n       
+ xi158.n514__net17 =   1.8000        
+ xi158.n514__sbuf_out =   1.8000        
+ xi158.n514__vddio1 =   1.8000        
+ xi158.n514__vss1 =   8.1593n       
+ xi158.n515__net1 =  13.0459n       
+ xi158.n515__net17 =   1.8000        
+ xi158.n515__sbuf_out =   1.8000        
+ xi158.n515__vddio1 =   1.8000        
+ xi158.n515__vss1 =   8.1582n       
+ xi158.n516__net1 =  13.0468n       
+ xi158.n516__net17 =   1.8000        
+ xi158.n516__sbuf_out =   1.8000        
+ xi158.n516__vddio1 =   1.8000        
+ xi158.n516__vss1 =   8.1576n       
+ xi158.n517__net1 =  13.0436n       
+ xi158.n517__net17 =   1.8000        
+ xi158.n517__sbuf_out =   1.8000        
+ xi158.n517__vddio1 =   1.8000        
+ xi158.n517__vss1 =   8.1554n       
+ xi158.n518__net1 =  13.0441n       
+ xi158.n518__net17 =   1.8000        
+ xi158.n518__sbuf_out =   1.8000        
+ xi158.n518__vddio1 =   1.8000        
+ xi158.n518__vss1 =   8.1512n       
+ xi158.n519__net1 =  13.0450n       
+ xi158.n519__net17 =   1.8000        
+ xi158.n519__sbuf_out =   1.8000        
+ xi158.n519__vddio1 =   1.8000        
+ xi158.n519__vss1 =   8.1810n       
+ xi158.n51__net1 =  13.0197n       
+ xi158.n51__net17 =   1.8000        
+ xi158.n51__net7 =   7.3622n       
+ xi158.n51__sbuf_out =   1.8000        
+ xi158.n51__vddio1 =   1.8000        
+ xi158.n51__vss1 =   3.7330n       
+ xi158.n520__net1 =  13.0441n       
+ xi158.n520__net17 =   1.8000        
+ xi158.n520__sbuf_out =   1.8000        
+ xi158.n520__vddio1 =   1.8000        
+ xi158.n520__vss1 =   8.1810n       
+ xi158.n521__net1 =  13.0409n       
+ xi158.n521__net17 =   1.8000        
+ xi158.n521__sbuf_out =   1.8000        
+ xi158.n521__vddio1 =   1.8000        
+ xi158.n521__vss1 =   8.1808n       
+ xi158.n522__net1 =  13.0414n       
+ xi158.n522__net17 =   1.8000        
+ xi158.n522__sbuf_out =   1.8000        
+ xi158.n522__vddio1 =   1.8000        
+ xi158.n522__vss1 =   8.1808n       
+ xi158.n523__net1 =  13.0414n       
+ xi158.n523__net17 =   1.8000        
+ xi158.n523__sbuf_out =   1.8000        
+ xi158.n523__vddio1 =   1.8000        
+ xi158.n523__vss1 =   8.1803n       
+ xi158.n524__net1 =  13.0423n       
+ xi158.n524__net17 =   1.8000        
+ xi158.n524__sbuf_out =   1.8000        
+ xi158.n524__vddio1 =   1.8000        
+ xi158.n524__vss1 =   8.1803n       
+ xi158.n525__net1 =  13.0386n       
+ xi158.n525__net17 =   1.8000        
+ xi158.n525__sbuf_out =   1.8000        
+ xi158.n525__vddio1 =   1.8000        
+ xi158.n525__vss1 =   8.1796n       
+ xi158.n526__net1 =  13.0390n       
+ xi158.n526__net17 =   1.8000        
+ xi158.n526__sbuf_out =   1.8000        
+ xi158.n526__vddio1 =   1.8000        
+ xi158.n526__vss1 =   8.1796n       
+ xi158.n527__net1 =  13.0399n       
+ xi158.n527__net17 =   1.8000        
+ xi158.n527__sbuf_out =   1.8000        
+ xi158.n527__vddio1 =   1.8000        
+ xi158.n527__vss1 =   8.1786n       
+ xi158.n528__net1 =  13.0390n       
+ xi158.n528__net17 =   1.8000        
+ xi158.n528__sbuf_out =   1.8000        
+ xi158.n528__vddio1 =   1.8000        
+ xi158.n528__vss1 =   8.1786n       
+ xi158.n529__net1 =  12.8284n       
+ xi158.n529__net17 =   1.8000        
+ xi158.n529__sbuf_out =   1.8000        
+ xi158.n529__vddio1 =   1.8000        
+ xi158.n529__vss1 =   8.1773n       
+ xi158.n52__net1 =  13.0211n       
+ xi158.n52__net17 =   1.8000        
+ xi158.n52__net7 =   7.3630n       
+ xi158.n52__sbuf_out =   1.8000        
+ xi158.n52__vddio1 =   1.8000        
+ xi158.n52__vss1 =   3.8486n       
+ xi158.n530__net1 =  12.8275n       
+ xi158.n530__net17 =   1.8000        
+ xi158.n530__sbuf_out =   1.8000        
+ xi158.n530__vddio1 =   1.8000        
+ xi158.n530__vss1 =   8.1773n       
+ xi158.n531__net1 =  12.8270n       
+ xi158.n531__net17 =   1.8000        
+ xi158.n531__sbuf_out =   1.8000        
+ xi158.n531__vddio1 =   1.8000        
+ xi158.n531__vss1 =   8.1756n       
+ xi158.n532__net1 =  12.8275n       
+ xi158.n532__net17 =   1.8000        
+ xi158.n532__sbuf_out =   1.8000        
+ xi158.n532__vss1 =   8.1756n       
+ xi158.n533__net1 =  12.8196n       
+ xi158.n533__net17 =   1.8000        
+ xi158.n533__sbuf_out =   1.8000        
+ xi158.n533__vddio1 =   1.8000        
+ xi158.n533__vss1 =   8.1644n       
+ xi158.n534__net1 =  12.8196n       
+ xi158.n534__net17 =   1.8000        
+ xi158.n534__sbuf_out =   1.8000        
+ xi158.n534__vddio1 =   1.8000        
+ xi158.n534__vss1 =   8.1644n       
+ xi158.n535__net1 =  12.8191n       
+ xi158.n535__net17 =   1.8000        
+ xi158.n535__sbuf_out =   1.8000        
+ xi158.n535__vddio1 =   1.8000        
+ xi158.n535__vss1 =   8.1651n       
+ xi158.n536__net1 =  12.8205n       
+ xi158.n536__net17 =   1.8000        
+ xi158.n536__sbuf_out =   1.8000        
+ xi158.n536__vddio1 =   1.8000        
+ xi158.n536__vss1 =   8.1663n       
+ xi158.n537__net1 =  12.8100n       
+ xi158.n537__net17 =   1.8000        
+ xi158.n537__sbuf_out =   1.8000        
+ xi158.n537__vddio1 =   1.8000        
+ xi158.n537__vss1 =   8.1662n       
+ xi158.n538__net1 =  12.8091n       
+ xi158.n538__net17 =   1.8000        
+ xi158.n538__sbuf_out =   1.8000        
+ xi158.n538__vddio1 =   1.8000        
+ xi158.n538__vss1 =   8.1659n       
+ xi158.n539__net1 =  12.8086n       
+ xi158.n539__net17 =   1.8000        
+ xi158.n539__sbuf_out =   1.8000        
+ xi158.n539__vddio1 =   1.8000        
+ xi158.n539__vss1 =   8.1658n       
+ xi158.n53__net1 =  13.0172n       
+ xi158.n53__net17 =   1.8000        
+ xi158.n53__net7 =   7.3603n       
+ xi158.n53__sbuf_out =   1.8000        
+ xi158.n53__vddio1 =   1.8000        
+ xi158.n53__vss1 =   3.5543n       
+ xi158.n540__net1 =  12.8091n       
+ xi158.n540__net17 =   1.8000        
+ xi158.n540__sbuf_out =   1.8000        
+ xi158.n540__vddio1 =   1.8000        
+ xi158.n540__vss1 =   8.1655n       
+ xi158.n541__net1 =  12.8007n       
+ xi158.n541__net17 =   1.8000        
+ xi158.n541__sbuf_out =   1.8000        
+ xi158.n541__vddio1 =   1.8000        
+ xi158.n541__vss1 =   8.1650n       
+ xi158.n542__net1 =  12.8007n       
+ xi158.n542__net17 =   1.8000        
+ xi158.n542__sbuf_out =   1.8000        
+ xi158.n542__vddio1 =   1.8000        
+ xi158.n542__vss1 =   8.1644n       
+ xi158.n543__net1 =  12.8003n       
+ xi158.n543__net17 =   1.8000        
+ xi158.n543__sbuf_out =   1.8000        
+ xi158.n543__vddio1 =   1.8000        
+ xi158.n543__vss1 =   8.1638n       
+ xi158.n544__net1 =  12.8016n       
+ xi158.n544__net17 =   1.8000        
+ xi158.n544__sbuf_out =   1.8000        
+ xi158.n544__vddio1 =   1.8000        
+ xi158.n544__vss1 =   8.1635n       
+ xi158.n545__net1 =  12.7905n       
+ xi158.n545__net17 =   1.8000        
+ xi158.n545__sbuf_out =   1.8000        
+ xi158.n545__vddio1 =   1.8000        
+ xi158.n545__vss1 =   8.1624n       
+ xi158.n546__net1 =  12.7896n       
+ xi158.n546__net17 =   1.8000        
+ xi158.n546__sbuf_out =   1.8000        
+ xi158.n546__vddio1 =   1.8000        
+ xi158.n546__vss1 =   8.1621n       
+ xi158.n547__net1 =  12.7891n       
+ xi158.n547__net17 =   1.8000        
+ xi158.n547__sbuf_out =   1.8000        
+ xi158.n547__vddio1 =   1.8000        
+ xi158.n547__vss1 =   8.1842n       
+ xi158.n548__net1 =  12.7896n       
+ xi158.n548__net17 =   1.8000        
+ xi158.n548__sbuf_out =   1.8000        
+ xi158.n548__vddio1 =   1.8000        
+ xi158.n548__vss1 =   8.1841n       
+ xi158.n549__net1 =  12.7808n       
+ xi158.n549__net17 =   1.8000        
+ xi158.n549__sbuf_out =   1.8000        
+ xi158.n549__vddio1 =   1.8000        
+ xi158.n549__vss1 =   8.1839n       
+ xi158.n54__net1 =  13.0163n       
+ xi158.n54__net17 =   1.8000        
+ xi158.n54__net7 =   7.3611n       
+ xi158.n54__sbuf_out =   1.8000        
+ xi158.n54__vddio1 =   1.8000        
+ xi158.n54__vss1 =   3.5543n       
+ xi158.n550__net1 =  12.7808n       
+ xi158.n550__net17 =   1.8000        
+ xi158.n550__sbuf_out =   1.8000        
+ xi158.n550__vddio1 =   1.8000        
+ xi158.n550__vss1 =   8.1835n       
+ xi158.n551__net1 =  12.7803n       
+ xi158.n551__net17 =   1.8000        
+ xi158.n551__sbuf_out =   1.8000        
+ xi158.n551__vddio1 =   1.8000        
+ xi158.n551__vss1 =   8.1830n       
+ xi158.n552__net1 =  12.7817n       
+ xi158.n552__net17 =   1.8000        
+ xi158.n552__sbuf_out =   1.8000        
+ xi158.n552__vddio1 =   1.8000        
+ xi158.n552__vss1 =   8.1824n       
+ xi158.n553__net1 =  12.7700n       
+ xi158.n553__net17 =   1.8000        
+ xi158.n553__sbuf_out =   1.8000        
+ xi158.n553__vddio1 =   1.8000        
+ xi158.n553__vss1 =   8.1815n       
+ xi158.n554__net1 =  12.7692n       
+ xi158.n554__net17 =   1.8000        
+ xi158.n554__sbuf_out =   1.8000        
+ xi158.n554__vddio1 =   1.8000        
+ xi158.n554__vss1 =   8.1714n       
+ xi158.n555__net1 =  12.7687n       
+ xi158.n555__net17 =   1.8000        
+ xi158.n555__sbuf_out =   1.8000        
+ xi158.n555__vddio1 =   1.8000        
+ xi158.n555__vss1 =   9.8684n       
+ xi158.n556__net1 =  12.7692n       
+ xi158.n556__net17 =   1.8000        
+ xi158.n556__sbuf_out =   1.8000        
+ xi158.n556__vddio1 =   1.8000        
+ xi158.n556__vss1 =   9.8594n       
+ xi158.n557__net1 =  12.7701n       
+ xi158.n557__net17 =   1.8000        
+ xi158.n557__sbuf_out =   1.8000        
+ xi158.n557__vddio1 =   1.8000        
+ xi158.n557__vss1 =   9.9431n       
+ xi158.n558__net1 =  12.7701n       
+ xi158.n558__net17 =   1.8000        
+ xi158.n558__sbuf_out =   1.8000        
+ xi158.n558__vddio1 =   1.8000        
+ xi158.n558__vss1 =   9.8675n       
+ xi158.n559__net1 =  12.7696n       
+ xi158.n559__net17 =   1.8000        
+ xi158.n559__sbuf_out =   1.8000        
+ xi158.n559__vddio1 =   1.8000        
+ xi158.n559__vss1 =   9.8715n       
+ xi158.n55__net1 =  13.0158n       
+ xi158.n55__net17 =   1.8000        
+ xi158.n55__net7 =   7.3577n       
+ xi158.n55__sbuf_out =   1.8000        
+ xi158.n55__vddio1 =   1.8000        
+ xi158.n55__vss1 =   3.3888n       
+ xi158.n560__net1 =  12.7710n       
+ xi158.n560__net17 =   1.8000        
+ xi158.n560__sbuf_out =   1.8000        
+ xi158.n560__vddio1 =   1.8000        
+ xi158.n560__vss1 =   9.8837n       
+ xi158.n561__net1 =  12.7719n       
+ xi158.n561__net17 =   1.8000        
+ xi158.n561__sbuf_out =   1.8000        
+ xi158.n561__vss1 =   9.8950n       
+ xi158.n562__net1 =  12.7710n       
+ xi158.n562__net17 =   1.8000        
+ xi158.n562__sbuf_out =   1.8000        
+ xi158.n562__vddio1 =   1.8000        
+ xi158.n562__vss1 =   9.9070n       
+ xi158.n563__net1 =  12.7705n       
+ xi158.n563__net17 =   1.8000        
+ xi158.n563__sbuf_out =   1.8000        
+ xi158.n563__vddio1 =   1.8000        
+ xi158.n563__vss1 =   9.9182n       
+ xi158.n564__net1 =  12.7710n       
+ xi158.n564__net17 =   1.8000        
+ xi158.n564__sbuf_out =   1.8000        
+ xi158.n564__vddio1 =   1.8000        
+ xi158.n564__vss1 =   9.9234n       
+ xi158.n565__net1 =  12.7714n       
+ xi158.n565__net17 =   1.8000        
+ xi158.n565__sbuf_out =   1.8000        
+ xi158.n565__vddio1 =   1.8000        
+ xi158.n565__vss1 =   9.9294n       
+ xi158.n566__net1 =  12.7714n       
+ xi158.n566__net17 =   1.8000        
+ xi158.n566__sbuf_out =   1.8000        
+ xi158.n566__vddio1 =   1.8000        
+ xi158.n566__vss1 =   9.9394n       
+ xi158.n567__net1 =  12.7710n       
+ xi158.n567__net17 =   1.8000        
+ xi158.n567__sbuf_out =   1.8000        
+ xi158.n567__vddio1 =   1.8000        
+ xi158.n567__vss1 =   9.9500n       
+ xi158.n568__net1 =  12.7723n       
+ xi158.n568__net17 =   1.8000        
+ xi158.n568__sbuf_out =   1.8000        
+ xi158.n568__vddio1 =   1.8000        
+ xi158.n568__vss1 =   9.9599n       
+ xi158.n569__net1 =  12.7726n       
+ xi158.n569__net17 =   1.8000        
+ xi158.n569__sbuf_out =   1.8000        
+ xi158.n569__vddio1 =   1.8000        
+ xi158.n569__vss1 =   9.9703n       
+ xi158.n56__net1 =  13.0163n       
+ xi158.n56__net17 =   1.8000        
+ xi158.n56__net7 =   7.3586n       
+ xi158.n56__sbuf_out =   1.8000        
+ xi158.n56__vddio1 =   1.8000        
+ xi158.n56__vss1 =   3.3888n       
+ xi158.n570__net1 =  12.7717n       
+ xi158.n570__net17 =   1.8000        
+ xi158.n570__sbuf_out =   1.8000        
+ xi158.n570__vddio1 =   1.8000        
+ xi158.n570__vss1 =   9.9800n       
+ xi158.n571__net1 =  12.7713n       
+ xi158.n571__net17 =   1.8000        
+ xi158.n571__sbuf_out =   1.8000        
+ xi158.n571__vddio1 =   1.8000        
+ xi158.n571__vss1 =   9.9902n       
+ xi158.n572__net1 =  12.7717n       
+ xi158.n572__net17 =   1.8000        
+ xi158.n572__sbuf_out =   1.8000        
+ xi158.n572__vddio1 =   1.8000        
+ xi158.n572__vss1 =   9.9930n       
+ xi158.n573__net1 =  13.0239n       
+ xi158.n573__net17 =   1.8000        
+ xi158.n573__sbuf_out =   1.8000        
+ xi158.n573__vddio1 =   1.8000        
+ xi158.n573__vss1 =  10.0016n       
+ xi158.n574__net1 =  13.0231n       
+ xi158.n574__net17 =   1.8000        
+ xi158.n574__sbuf_out =   1.8000        
+ xi158.n574__vddio1 =   1.8000        
+ xi158.n574__vss1 =  10.0144n       
+ xi158.n575__net1 =  13.0226n       
+ xi158.n575__net17 =   1.8000        
+ xi158.n575__sbuf_out =   1.8000        
+ xi158.n575__vddio1 =   1.8000        
+ xi158.n575__vss1 =  10.0261n       
+ xi158.n576__net1 =  13.0231n       
+ xi158.n576__net17 =   1.8000        
+ xi158.n576__sbuf_out =   1.8000        
+ xi158.n576__vddio1 =   1.8000        
+ xi158.n576__vss1 =  10.0331n       
+ xi158.n577__net1 =  13.0203n       
+ xi158.n577__net17 =   1.8000        
+ xi158.n577__sbuf_out =   1.8000        
+ xi158.n577__vddio1 =   1.8000        
+ xi158.n577__vss1 =   9.8517n       
+ xi158.n578__net1 =  13.0203n       
+ xi158.n578__net17 =   1.8000        
+ xi158.n578__sbuf_out =   1.8000        
+ xi158.n578__vss1 =   9.8895n       
+ xi158.n579__net1 =  13.0198n       
+ xi158.n579__net17 =   1.8000        
+ xi158.n579__sbuf_out =   1.8000        
+ xi158.n579__vddio1 =   1.8000        
+ xi158.n579__vss1 =   9.9016n       
+ xi158.n57__net1 =  13.0131n       
+ xi158.n57__net17 =   1.8000        
+ xi158.n57__net7 =   7.3546n       
+ xi158.n57__sbuf_out =   1.8000        
+ xi158.n57__vddio1 =   1.8000        
+ xi158.n57__vss1 =   3.2229n       
+ xi158.n580__net1 =  13.0212n       
+ xi158.n580__net17 =   1.8000        
+ xi158.n580__sbuf_out =   1.8000        
+ xi158.n580__vddio1 =   1.8000        
+ xi158.n580__vss1 =   9.9130n       
+ xi158.n581__net1 =  13.0173n       
+ xi158.n581__net17 =   1.8000        
+ xi158.n581__sbuf_out =   1.8000        
+ xi158.n581__vddio1 =   1.8000        
+ xi158.n581__vss1 =   9.9249n       
+ xi158.n582__net1 =  13.0164n       
+ xi158.n582__net17 =   1.8000        
+ xi158.n582__sbuf_out =   1.8000        
+ xi158.n582__vddio1 =   1.8000        
+ xi158.n582__vss1 =   9.9362n       
+ xi158.n583__net1 =  13.0159n       
+ xi158.n583__net17 =   1.8000        
+ xi158.n583__sbuf_out =   1.8000        
+ xi158.n583__vddio1 =   1.8000        
+ xi158.n583__vss1 =   9.9474n       
+ xi158.n584__net1 =  13.0164n       
+ xi158.n584__net17 =   1.8000        
+ xi158.n584__sbuf_out =   1.8000        
+ xi158.n584__vddio1 =   1.8000        
+ xi158.n584__vss1 =   9.9574n       
+ xi158.n585__net1 =  13.0131n       
+ xi158.n585__net17 =   1.8000        
+ xi158.n585__sbuf_out =   1.8000        
+ xi158.n585__vddio1 =   1.8000        
+ xi158.n585__vss1 =   9.9679n       
+ xi158.n586__net1 =  13.0131n       
+ xi158.n586__net17 =   1.8000        
+ xi158.n586__sbuf_out =   1.8000        
+ xi158.n586__vddio1 =   1.8000        
+ xi158.n586__vss1 =   9.9778n       
+ xi158.n587__net1 =  13.0127n       
+ xi158.n587__net17 =   1.8000        
+ xi158.n587__sbuf_out =   1.8000        
+ xi158.n587__vddio1 =   1.8000        
+ xi158.n587__vss1 =   9.9882n       
+ xi158.n588__net1 =  13.0140n       
+ xi158.n588__net17 =   1.8000        
+ xi158.n588__sbuf_out =   1.8000        
+ xi158.n588__vddio1 =   1.8000        
+ xi158.n588__vss1 =   9.9980n       
+ xi158.n589__net1 =  13.0095n       
+ xi158.n589__net17 =   1.8000        
+ xi158.n589__sbuf_out =   1.8000        
+ xi158.n589__vddio1 =   1.8000        
+ xi158.n589__vss1 =  10.0082n       
+ xi158.n58__net1 =  13.0131n       
+ xi158.n58__net17 =   1.8000        
+ xi158.n58__net7 =   7.3554n       
+ xi158.n58__sbuf_out =   1.8000        
+ xi158.n58__vddio1 =   1.8000        
+ xi158.n58__vss1 =   3.2229n       
+ xi158.n590__net1 =  13.0086n       
+ xi158.n590__net17 =   1.8000        
+ xi158.n590__sbuf_out =   1.8000        
+ xi158.n590__vddio1 =   1.8000        
+ xi158.n590__vss1 =  10.0196n       
+ xi158.n591__net1 =  13.0082n       
+ xi158.n591__net17 =   1.8000        
+ xi158.n591__sbuf_out =   1.8000        
+ xi158.n591__vddio1 =   1.8000        
+ xi158.n591__vss1 =  10.0324n       
+ xi158.n592__net1 =  13.0086n       
+ xi158.n592__net17 =   1.8000        
+ xi158.n592__sbuf_out =   1.8000        
+ xi158.n592__vddio1 =   1.8000        
+ xi158.n592__vss1 =  10.0351n       
+ xi158.n593__net1 =  13.0049n       
+ xi158.n593__net17 =   1.8000        
+ xi158.n593__sbuf_out =   1.8000        
+ xi158.n593__vddio1 =   1.8000        
+ xi158.n593__vss1 =  11.2958n       
+ xi158.n594__net1 =  13.0049n       
+ xi158.n594__net17 =   1.8000        
+ xi158.n594__sbuf_out =   1.8000        
+ xi158.n594__vddio1 =   1.8000        
+ xi158.n594__vss1 =  11.2868n       
+ xi158.n595__net1 =  13.0045n       
+ xi158.n595__net17 =   1.8000        
+ xi158.n595__sbuf_out =   1.8000        
+ xi158.n595__vddio1 =   1.8000        
+ xi158.n595__vss1 =  11.2894n       
+ xi158.n596__net1 =  13.0058n       
+ xi158.n596__net17 =   1.8000        
+ xi158.n596__sbuf_out =   1.8000        
+ xi158.n596__vddio1 =   1.8000        
+ xi158.n596__vss1 =  11.2872n       
+ xi158.n597__net1 =  13.0007n       
+ xi158.n597__net17 =   1.8000        
+ xi158.n597__sbuf_out =   1.8000        
+ xi158.n597__vddio1 =   1.8000        
+ xi158.n597__vss1 =  11.2878n       
+ xi158.n598__net1 =  12.9998n       
+ xi158.n598__net17 =   1.8000        
+ xi158.n598__sbuf_out =   1.8000        
+ xi158.n598__vddio1 =   1.8000        
+ xi158.n598__vss1 =  11.2887n       
+ xi158.n599__net1 =  12.9993n       
+ xi158.n599__net17 =   1.8000        
+ xi158.n599__sbuf_out =   1.8000        
+ xi158.n599__vddio1 =   1.8000        
+ xi158.n599__vss1 =  11.2892n       
+ xi158.n59__net1 =  13.0126n       
+ xi158.n59__net17 =   1.8000        
+ xi158.n59__net7 =   7.3508n       
+ xi158.n59__sbuf_out =   1.8000        
+ xi158.n59__vddio1 =   1.8000        
+ xi158.n59__vss1 =   3.0481n       
+ xi158.n5__net1 =  12.8195n       
+ xi158.n5__net17 =   1.8000        
+ xi158.n5__net3 =   1.8000        
+ xi158.n5__net7 =   7.3605n       
+ xi158.n5__sbuf_in =  22.4552n       
+ xi158.n5__sbuf_out =   1.8000        
+ xi158.n5__vddio1 =   1.8000        
+ xi158.n5__vss1 =   1.1906n       
+ xi158.n600__net1 =  12.9998n       
+ xi158.n600__net17 =   1.8000        
+ xi158.n600__sbuf_out =   1.8000        
+ xi158.n600__vddio1 =   1.8000        
+ xi158.n600__vss1 =  11.2894n       
+ xi158.n601__net1 =  12.9957n       
+ xi158.n601__net17 =   1.8000        
+ xi158.n601__sbuf_out =   1.8000        
+ xi158.n601__vddio1 =   1.8000        
+ xi158.n601__vss1 =  11.2899n       
+ xi158.n602__net1 =  12.9957n       
+ xi158.n602__net17 =   1.8000        
+ xi158.n602__sbuf_out =   1.8000        
+ xi158.n602__vddio1 =   1.8000        
+ xi158.n602__vss1 =  11.2902n       
+ xi158.n603__net1 =  12.9952n       
+ xi158.n603__net17 =   1.8000        
+ xi158.n603__sbuf_out =   1.8000        
+ xi158.n603__vddio1 =   1.8000        
+ xi158.n603__vss1 =  11.2904n       
+ xi158.n604__net1 =  12.9966n       
+ xi158.n604__net17 =   1.8000        
+ xi158.n604__sbuf_out =   1.8000        
+ xi158.n604__vddio1 =   1.8000        
+ xi158.n604__vss1 =  11.2904n       
+ xi158.n605__net1 =  12.9909n       
+ xi158.n605__net17 =   1.8000        
+ xi158.n605__sbuf_out =   1.8000        
+ xi158.n605__vddio1 =   1.8000        
+ xi158.n605__vss1 =  11.2906n       
+ xi158.n606__net1 =  12.9900n       
+ xi158.n606__net17 =   1.8000        
+ xi158.n606__sbuf_out =   1.8000        
+ xi158.n607__net1 =  12.9895n       
+ xi158.n607__net17 =   1.8000        
+ xi158.n607__sbuf_out =   1.8000        
+ xi158.n607__vddio1 =   1.8000        
+ xi158.n607__vss1 =  11.2865n       
+ xi158.n608__net1 =  12.9900n       
+ xi158.n608__net17 =   1.8000        
+ xi158.n608__sbuf_out =   1.8000        
+ xi158.n608__vss1 =  11.3058n       
+ xi158.n609__net1 =  12.9854n       
+ xi158.n609__net17 =   1.8000        
+ xi158.n609__sbuf_out =   1.8000        
+ xi158.n609__vddio1 =   1.8000        
+ xi158.n609__vss1 =  11.3066n       
+ xi158.n60__net1 =  13.0139n       
+ xi158.n60__net17 =   1.8000        
+ xi158.n60__net7 =   7.3516n       
+ xi158.n60__sbuf_out =   1.8000        
+ xi158.n60__vddio1 =   1.8000        
+ xi158.n60__vss1 =   3.0481n       
+ xi158.n610__net1 =  12.9854n       
+ xi158.n610__net17 =   1.8000        
+ xi158.n610__sbuf_out =   1.8000        
+ xi158.n610__vddio1 =   1.8000        
+ xi158.n610__vss1 =  11.3073n       
+ xi158.n611__net1 =  12.9849n       
+ xi158.n611__net17 =   1.8000        
+ xi158.n611__sbuf_out =   1.8000        
+ xi158.n611__vddio1 =   1.8000        
+ xi158.n611__vss1 =  11.3078n       
+ xi158.n612__net1 =  12.9862n       
+ xi158.n612__net17 =   1.8000        
+ xi158.n612__sbuf_out =   1.8000        
+ xi158.n612__vddio1 =   1.8000        
+ xi158.n612__vss1 =  11.3082n       
+ xi158.n613__net1 =  12.9799n       
+ xi158.n613__net17 =   1.8000        
+ xi158.n613__sbuf_out =   1.8000        
+ xi158.n613__vddio1 =   1.8000        
+ xi158.n613__vss1 =  11.3084n       
+ xi158.n614__net1 =  12.9790n       
+ xi158.n614__net17 =   1.8000        
+ xi158.n614__sbuf_out =   1.8000        
+ xi158.n614__vddio1 =   1.8000        
+ xi158.n614__vss1 =  11.3085n       
+ xi158.n615__net1 =  12.9786n       
+ xi158.n615__net17 =   1.8000        
+ xi158.n615__sbuf_out =   1.8000        
+ xi158.n615__vddio1 =   1.8000        
+ xi158.n615__vss1 =  11.2888n       
+ xi158.n616__net1 =  12.9790n       
+ xi158.n616__net17 =   1.8000        
+ xi158.n616__sbuf_out =   1.8000        
+ xi158.n616__vddio1 =   1.8000        
+ xi158.n616__vss1 =  11.2798n       
+ xi158.n617__net1 =  12.9467n       
+ xi158.n617__net17 =   1.8000        
+ xi158.n617__sbuf_out =   1.8000        
+ xi158.n617__vddio1 =   1.8000        
+ xi158.n617__vss1 =  11.2848n       
+ xi158.n618__net1 =  12.9472n       
+ xi158.n618__net17 =   1.8000        
+ xi158.n618__sbuf_out =   1.8000        
+ xi158.n618__vddio1 =   1.8000        
+ xi158.n618__vss1 =  11.2804n       
+ xi158.n619__net1 =  12.9481n       
+ xi158.n619__net17 =   1.8000        
+ xi158.n619__sbuf_out =   1.8000        
+ xi158.n619__vddio1 =   1.8000        
+ xi158.n619__vss1 =  11.2818n       
+ xi158.n61__net1 =  13.0094n       
+ xi158.n61__net17 =   1.8000        
+ xi158.n61__net7 =   7.3463n       
+ xi158.n61__sbuf_out =   1.8000        
+ xi158.n61__vss1 =   2.9063n       
+ xi158.n620__net1 =  12.9472n       
+ xi158.n620__net17 =   1.8000        
+ xi158.n620__sbuf_out =   1.8000        
+ xi158.n620__vddio1 =   1.8000        
+ xi158.n620__vss1 =  11.2835n       
+ xi158.n621__net1 =  12.9398n       
+ xi158.n621__net17 =   1.8000        
+ xi158.n621__sbuf_out =   1.8000        
+ xi158.n621__vddio1 =   1.8000        
+ xi158.n621__vss1 =  11.2845n       
+ xi158.n622__net1 =  12.9403n       
+ xi158.n622__net17 =   1.8000        
+ xi158.n622__sbuf_out =   1.8000        
+ xi158.n622__vddio1 =   1.8000        
+ xi158.n622__vss1 =  11.2849n       
+ xi158.n623__net1 =  12.9403n       
+ xi158.n623__net17 =   1.8000        
+ xi158.n623__sbuf_out =   1.8000        
+ xi158.n623__vddio1 =   1.8000        
+ xi158.n623__vss1 =  11.2859n       
+ xi158.n624__net1 =  12.9412n       
+ xi158.n624__net17 =   1.8000        
+ xi158.n624__sbuf_out =   1.8000        
+ xi158.n624__vddio1 =   1.8000        
+ xi158.n624__vss1 =  11.2866n       
+ xi158.n625__net1 =  12.9343n       
+ xi158.n625__net17 =   1.8000        
+ xi158.n625__sbuf_out =   1.8000        
+ xi158.n625__vddio1 =   1.8000        
+ xi158.n625__vss1 =  11.2870n       
+ xi158.n626__net1 =  12.9348n       
+ xi158.n626__net17 =   1.8000        
+ xi158.n626__sbuf_out =   1.8000        
+ xi158.n626__vddio1 =   1.8000        
+ xi158.n626__vss1 =  11.2870n       
+ xi158.n627__net1 =  12.9356n       
+ xi158.n627__net17 =   1.8000        
+ xi158.n627__sbuf_out =   1.8000        
+ xi158.n627__vddio1 =   1.8000        
+ xi158.n627__vss1 =  11.2873n       
+ xi158.n628__net1 =  12.9348n       
+ xi158.n628__net17 =   1.8000        
+ xi158.n628__sbuf_out =   1.8000        
+ xi158.n628__vddio1 =   1.8000        
+ xi158.n629__net1 =  12.9268n       
+ xi158.n629__net17 =   1.8000        
+ xi158.n629__sbuf_out =   1.8000        
+ xi158.n629__vddio1 =   1.8000        
+ xi158.n629__vss1 =  11.2888n       
+ xi158.n62__net1 =  13.0085n       
+ xi158.n62__net17 =   1.8000        
+ xi158.n62__net7 =   7.3472n       
+ xi158.n62__sbuf_out =   1.8000        
+ xi158.n62__vddio1 =   1.8000        
+ xi158.n62__vss1 =   2.9063n       
+ xi158.n630__net1 =  12.9272n       
+ xi158.n630__net17 =   1.8000        
+ xi158.n630__sbuf_out =   1.8000        
+ xi158.n630__vddio1 =   1.8000        
+ xi158.n630__vss1 =  11.2756n       
+ xi158.n631__net1 =  12.9272n       
+ xi158.n631__net17 =   1.8000        
+ xi158.n631__sbuf_out =   1.8000        
+ xi158.n631__vddio1 =   1.8000        
+ xi158.n631__vss1 =  11.2998n       
+ xi158.n632__net1 =  12.9281n       
+ xi158.n632__net17 =   1.8000        
+ xi158.n632__sbuf_out =   1.8000        
+ xi158.n632__vddio1 =   1.8000        
+ xi158.n632__vss1 =  11.2998n       
+ xi158.n633__net1 =  12.9208n       
+ xi158.n633__net17 =   1.8000        
+ xi158.n633__sbuf_out =   1.8000        
+ xi158.n633__vddio1 =   1.8000        
+ xi158.n633__vss1 =  11.3015n       
+ xi158.n634__net1 =  12.9212n       
+ xi158.n634__net17 =   1.8000        
+ xi158.n634__sbuf_out =   1.8000        
+ xi158.n634__vddio1 =   1.8000        
+ xi158.n634__vss1 =  11.3015n       
+ xi158.n635__net1 =  12.9221n       
+ xi158.n635__net17 =   1.8000        
+ xi158.n635__sbuf_out =   1.8000        
+ xi158.n635__vddio1 =   1.8000        
+ xi158.n635__vss1 =  11.3028n       
+ xi158.n636__net1 =  12.9212n       
+ xi158.n636__net17 =   1.8000        
+ xi158.n636__sbuf_out =   1.8000        
+ xi158.n636__vss1 =  11.3028n       
+ xi158.n637__net1 =  12.9126n       
+ xi158.n637__net17 =   1.8000        
+ xi158.n637__sbuf_out =   1.8000        
+ xi158.n637__vddio1 =   1.8000        
+ xi158.n637__vss1 =  11.3039n       
+ xi158.n638__net1 =  12.9131n       
+ xi158.n638__net17 =   1.8000        
+ xi158.n638__sbuf_out =   1.8000        
+ xi158.n638__vss1 =  11.3039n       
+ xi158.n639__net1 =  12.9131n       
+ xi158.n639__net17 =   1.8000        
+ xi158.n639__sbuf_out =   1.8000        
+ xi158.n639__vddio1 =   1.8000        
+ xi158.n639__vss1 =  11.3046n       
+ xi158.n63__net1 =  13.0081n       
+ xi158.n63__net17 =   1.8000        
+ xi158.n63__net7 =   7.3413n       
+ xi158.n63__sbuf_out =   1.8000        
+ xi158.n63__vddio1 =   1.8000        
+ xi158.n640__net1 =  12.9140n       
+ xi158.n640__net17 =   1.8000        
+ xi158.n640__sbuf_out =   1.8000        
+ xi158.n640__vddio1 =   1.8000        
+ xi158.n640__vss1 =  11.3046n       
+ xi158.n641__net1 =  12.9061n       
+ xi158.n641__net17 =   1.8000        
+ xi158.n641__sbuf_out =   1.8000        
+ xi158.n641__vddio1 =   1.8000        
+ xi158.n641__vss1 =  11.3050n       
+ xi158.n642__net1 =  12.9066n       
+ xi158.n642__net17 =   1.8000        
+ xi158.n642__sbuf_out =   1.8000        
+ xi158.n642__vddio1 =   1.8000        
+ xi158.n642__vss1 =  11.3050n       
+ xi158.n643__net1 =  12.9075n       
+ xi158.n643__net17 =   1.8000        
+ xi158.n643__sbuf_out =   1.8000        
+ xi158.n643__vddio1 =   1.8000        
+ xi158.n643__vss1 =  11.3052n       
+ xi158.n644__net1 =  12.9066n       
+ xi158.n644__net17 =   1.8000        
+ xi158.n644__sbuf_out =   1.8000        
+ xi158.n644__vddio1 =   1.8000        
+ xi158.n644__vss1 =  11.3052n       
+ xi158.n645__net1 =  12.8974n       
+ xi158.n645__net17 =   1.8000        
+ xi158.n645__sbuf_out =   1.8000        
+ xi158.n645__vddio1 =   1.8000        
+ xi158.n645__vss1 =  11.2614n       
+ xi158.n646__net1 =  12.8979n       
+ xi158.n646__net17 =   1.8000        
+ xi158.n646__sbuf_out =   1.8000        
+ xi158.n646__vddio1 =   1.8000        
+ xi158.n646__vss1 =  11.2524n       
+ xi158.n647__net1 =  12.8979n       
+ xi158.n647__net17 =   1.8000        
+ xi158.n647__sbuf_out =   1.8000        
+ xi158.n647__vddio1 =   1.8000        
+ xi158.n647__vss1 =  11.2574n       
+ xi158.n648__net1 =  12.8988n       
+ xi158.n648__net17 =   1.8000        
+ xi158.n648__sbuf_out =   1.8000        
+ xi158.n648__vddio1 =   1.8000        
+ xi158.n648__vss1 =  11.2530n       
+ xi158.n649__net1 =  12.8905n       
+ xi158.n649__net17 =   1.8000        
+ xi158.n649__sbuf_out =   1.8000        
+ xi158.n649__vddio1 =   1.8000        
+ xi158.n649__vss1 =  11.2544n       
+ xi158.n64__net1 =  13.0085n       
+ xi158.n64__net17 =   1.8000        
+ xi158.n64__net7 =   7.3422n       
+ xi158.n64__sbuf_out =   1.8000        
+ xi158.n64__vddio1 =   1.8000        
+ xi158.n64__vss1 =   2.9109n       
+ xi158.n650__net1 =  12.8910n       
+ xi158.n650__net17 =   1.8000        
+ xi158.n650__sbuf_out =   1.8000        
+ xi158.n650__vddio1 =   1.8000        
+ xi158.n650__vss1 =  11.2561n       
+ xi158.n651__net1 =  12.8918n       
+ xi158.n651__net17 =   1.8000        
+ xi158.n651__sbuf_out =   1.8000        
+ xi158.n651__vddio1 =   1.8000        
+ xi158.n651__vss1 =  11.2571n       
+ xi158.n652__net1 =  12.8910n       
+ xi158.n652__net17 =   1.8000        
+ xi158.n652__sbuf_out =   1.8000        
+ xi158.n652__vddio1 =   1.8000        
+ xi158.n652__vss1 =  11.2574n       
+ xi158.n653__net1 =  12.8811n       
+ xi158.n653__net17 =   1.8000        
+ xi158.n653__sbuf_out =   1.8000        
+ xi158.n653__vddio1 =   1.8000        
+ xi158.n653__vss1 =  11.2585n       
+ xi158.n654__net1 =  12.8816n       
+ xi158.n654__net17 =   1.8000        
+ xi158.n654__sbuf_out =   1.8000        
+ xi158.n654__vddio1 =   1.8000        
+ xi158.n654__vss1 =  11.2592n       
+ xi158.n655__net1 =  12.8816n       
+ xi158.n655__net17 =   1.8000        
+ xi158.n655__sbuf_out =   1.8000        
+ xi158.n655__vddio1 =   1.8000        
+ xi158.n655__vss1 =  11.2596n       
+ xi158.n656__net1 =  12.8825n       
+ xi158.n656__net17 =   1.8000        
+ xi158.n656__sbuf_out =   1.8000        
+ xi158.n656__vddio1 =   1.8000        
+ xi158.n656__vss1 =  11.2596n       
+ xi158.n657__net1 =  12.8737n       
+ xi158.n657__net17 =   1.8000        
+ xi158.n657__sbuf_out =   1.8000        
+ xi158.n657__vddio1 =   1.8000        
+ xi158.n657__vss1 =  11.2598n       
+ xi158.n658__net1 =  12.8742n       
+ xi158.n658__net17 =   1.8000        
+ xi158.n658__sbuf_out =   1.8000        
+ xi158.n658__vddio1 =   1.8000        
+ xi158.n659__net1 =  12.8751n       
+ xi158.n659__net17 =   1.8000        
+ xi158.n659__sbuf_out =   1.8000        
+ xi158.n659__vddio1 =   1.8000        
+ xi158.n659__vss1 =  11.2614n       
+ xi158.n65__net1 =  13.0049n       
+ xi158.n65__net17 =   1.8000        
+ xi158.n65__net7 =   7.3356n       
+ xi158.n65__sbuf_out =   1.8000        
+ xi158.n65__vddio1 =   1.8000        
+ xi158.n65__vss1 =   2.9102n       
+ xi158.n660__net1 =  12.8742n       
+ xi158.n660__net17 =   1.8000        
+ xi158.n660__sbuf_out =   1.8000        
+ xi158.n660__vddio1 =   1.8000        
+ xi158.n660__vss1 =  11.2482n       
+ xi158.n661__net1 =  13.0530n       
+ xi158.n661__net17 =   1.8000        
+ xi158.n661__sbuf_out =   1.8000        
+ xi158.n661__vddio1 =   1.8000        
+ xi158.n661__vss1 =  11.2724n       
+ xi158.n662__net1 =  13.0535n       
+ xi158.n662__net17 =   1.8000        
+ xi158.n662__sbuf_out =   1.8000        
+ xi158.n662__vddio1 =   1.8000        
+ xi158.n662__vss1 =  11.2724n       
+ xi158.n663__net1 =  13.0544n       
+ xi158.n663__net17 =   1.8000        
+ xi158.n663__sbuf_out =   1.8000        
+ xi158.n663__vddio1 =   1.8000        
+ xi158.n663__vss1 =  11.2741n       
+ xi158.n664__net1 =  13.0535n       
+ xi158.n664__net17 =   1.8000        
+ xi158.n664__sbuf_out =   1.8000        
+ xi158.n664__vddio1 =   1.8000        
+ xi158.n664__vss1 =  11.2741n       
+ xi158.n665__net1 =  13.0527n       
+ xi158.n665__net17 =   1.8000        
+ xi158.n665__sbuf_out =   1.8000        
+ xi158.n665__vddio1 =   1.8000        
+ xi158.n665__vss1 =  11.2754n       
+ xi158.n666__net1 =  13.0532n       
+ xi158.n666__net17 =   1.8000        
+ xi158.n666__sbuf_out =   1.8000        
+ xi158.n666__vss1 =  11.2754n       
+ xi158.n667__net1 =  13.0532n       
+ xi158.n667__net17 =   1.8000        
+ xi158.n667__sbuf_out =   1.8000        
+ xi158.n667__vddio1 =   1.8000        
+ xi158.n667__vss1 =  11.2764n       
+ xi158.n668__net1 =  13.0541n       
+ xi158.n668__net17 =   1.8000        
+ xi158.n668__sbuf_out =   1.8000        
+ xi158.n668__vss1 =  11.2764n       
+ xi158.n669__net1 =  13.0522n       
+ xi158.n669__net17 =   1.8000        
+ xi158.n669__sbuf_out =   1.8000        
+ xi158.n669__vddio1 =   1.8000        
+ xi158.n669__vss1 =  11.2771n       
+ xi158.n66__net1 =  13.0049n       
+ xi158.n66__net17 =   1.8000        
+ xi158.n66__net7 =   7.3365n       
+ xi158.n66__sbuf_out =   1.8000        
+ xi158.n66__vddio1 =   1.8000        
+ xi158.n66__vss1 =   2.9108n       
+ xi158.n670__net1 =  13.0527n       
+ xi158.n670__net17 =   1.8000        
+ xi158.n670__sbuf_out =   1.8000        
+ xi158.n670__vddio1 =   1.8000        
+ xi158.n670__vss1 =  11.2771n       
+ xi158.n671__net1 =  13.0536n       
+ xi158.n671__net17 =   1.8000        
+ xi158.n671__sbuf_out =   1.8000        
+ xi158.n671__vddio1 =   1.8000        
+ xi158.n671__vss1 =  11.2775n       
+ xi158.n672__net1 =  13.0527n       
+ xi158.n672__net17 =   1.8000        
+ xi158.n672__sbuf_out =   1.8000        
+ xi158.n672__vddio1 =   1.8000        
+ xi158.n672__vss1 =  11.2775n       
+ xi158.n673__net1 =  13.0513n       
+ xi158.n673__net17 =   1.8000        
+ xi158.n673__sbuf_out =   1.8000        
+ xi158.n673__vddio1 =   1.8000        
+ xi158.n673__vss1 =  11.2778n       
+ xi158.n674__net1 =  13.0518n       
+ xi158.n674__net17 =   1.8000        
+ xi158.n674__sbuf_out =   1.8000        
+ xi158.n674__vddio1 =   1.8000        
+ xi158.n674__vss1 =  11.2778n       
+ xi158.n675__net1 =  13.0518n       
+ xi158.n675__net17 =   1.8000        
+ xi158.n675__sbuf_out =   1.8000        
+ xi158.n675__vddio1 =   1.8000        
+ xi158.n675__vss1 =  11.2157n       
+ xi158.n676__net1 =  13.0527n       
+ xi158.n676__net17 =   1.8000        
+ xi158.n676__sbuf_out =   1.8000        
+ xi158.n676__vddio1 =   1.8000        
+ xi158.n676__vss1 =  11.2067n       
+ xi158.n677__net1 =  13.0504n       
+ xi158.n677__net17 =   1.8000        
+ xi158.n677__sbuf_out =   1.8000        
+ xi158.n677__vddio1 =   1.8000        
+ xi158.n677__vss1 =  11.2118n       
+ xi158.n678__net1 =  13.0509n       
+ xi158.n678__net17 =   1.8000        
+ xi158.n678__sbuf_out =   1.8000        
+ xi158.n678__vddio1 =   1.8000        
+ xi158.n678__vss1 =  11.2074n       
+ xi158.n679__net1 =  13.0518n       
+ xi158.n679__net17 =   1.8000        
+ xi158.n679__sbuf_out =   1.8000        
+ xi158.n679__vddio1 =   1.8000        
+ xi158.n679__vss1 =  11.2087n       
+ xi158.n67__net1 =  13.0044n       
+ xi158.n67__net17 =   1.8000        
+ xi158.n67__net7 =   7.3292n       
+ xi158.n67__sbuf_out =   1.8000        
+ xi158.n67__vddio1 =   1.8000        
+ xi158.n67__vss1 =   2.9107n       
+ xi158.n680__net1 =  13.0509n       
+ xi158.n680__net17 =   1.8000        
+ xi158.n680__sbuf_out =   1.8000        
+ xi158.n680__vddio1 =   1.8000        
+ xi158.n680__vss1 =  11.2104n       
+ xi158.n681__net1 =  13.0489n       
+ xi158.n681__net17 =   1.8000        
+ xi158.n681__sbuf_out =   1.8000        
+ xi158.n681__vddio1 =   1.8000        
+ xi158.n681__vss1 =  11.2114n       
+ xi158.n682__net1 =  13.0494n       
+ xi158.n682__net17 =   1.8000        
+ xi158.n682__sbuf_out =   1.8000        
+ xi158.n682__vddio1 =   1.8000        
+ xi158.n682__vss1 =  11.2118n       
+ xi158.n683__net1 =  13.0494n       
+ xi158.n683__net17 =   1.8000        
+ xi158.n683__sbuf_out =   1.8000        
+ xi158.n683__vddio1 =   1.8000        
+ xi158.n683__vss1 =  11.2128n       
+ xi158.n684__net1 =  13.0503n       
+ xi158.n684__net17 =   1.8000        
+ xi158.n684__sbuf_out =   1.8000        
+ xi158.n684__vddio1 =   1.8000        
+ xi158.n684__vss1 =  11.2135n       
+ xi158.n685__net1 =  13.0475n       
+ xi158.n685__net17 =   1.8000        
+ xi158.n685__sbuf_out =   1.8000        
+ xi158.n685__vddio1 =   1.8000        
+ xi158.n685__vss1 =  11.2139n       
+ xi158.n686__net1 =  13.0480n       
+ xi158.n686__net17 =   1.8000        
+ xi158.n686__sbuf_out =   1.8000        
+ xi158.n686__vddio1 =   1.8000        
+ xi158.n686__vss1 =  11.2139n       
+ xi158.n687__net1 =  13.0489n       
+ xi158.n687__net17 =   1.8000        
+ xi158.n687__sbuf_out =   1.8000        
+ xi158.n687__vddio1 =   1.8000        
+ xi158.n687__vss1 =  11.2142n       
+ xi158.n688__net1 =  13.0480n       
+ xi158.n688__net17 =   1.8000        
+ xi158.n688__sbuf_out =   1.8000        
+ xi158.n688__vddio1 =   1.8000        
+ xi158.n689__net1 =  13.0454n       
+ xi158.n689__net17 =   1.8000        
+ xi158.n689__sbuf_out =   1.8000        
+ xi158.n689__vddio1 =   1.8000        
+ xi158.n689__vss1 =  11.2157n       
+ xi158.n68__net1 =  13.0057n       
+ xi158.n68__net17 =   1.8000        
+ xi158.n68__net7 =   7.3301n       
+ xi158.n68__sbuf_out =   1.8000        
+ xi158.n68__vddio1 =   1.8000        
+ xi158.n68__vss1 =   2.9105n       
+ xi158.n690__net1 =  13.0459n       
+ xi158.n690__net17 =   1.8000        
+ xi158.n690__sbuf_out =   1.8000        
+ xi158.n690__vddio1 =   1.8000        
+ xi158.n690__vss1 =  11.2025n       
+ xi158.n691__net1 =  13.0459n       
+ xi158.n691__net17 =   1.8000        
+ xi158.n691__sbuf_out =   1.8000        
+ xi158.n691__vddio1 =   1.8000        
+ xi158.n691__vss1 =  11.2267n       
+ xi158.n692__net1 =  13.0468n       
+ xi158.n692__net17 =   1.8000        
+ xi158.n692__sbuf_out =   1.8000        
+ xi158.n692__vddio1 =   1.8000        
+ xi158.n692__vss1 =  11.2267n       
+ xi158.n693__net1 =  13.0436n       
+ xi158.n693__net17 =   1.8000        
+ xi158.n693__sbuf_out =   1.8000        
+ xi158.n693__vddio1 =   1.8000        
+ xi158.n693__vss1 =  11.2284n       
+ xi158.n694__net1 =  13.0441n       
+ xi158.n694__net17 =   1.8000        
+ xi158.n694__sbuf_out =   1.8000        
+ xi158.n694__vddio1 =   1.8000        
+ xi158.n694__vss1 =  11.2284n       
+ xi158.n695__net1 =  13.0449n       
+ xi158.n695__net17 =   1.8000        
+ xi158.n695__sbuf_out =   1.8000        
+ xi158.n695__vddio1 =   1.8000        
+ xi158.n695__vss1 =  11.2297n       
+ xi158.n696__net1 =  13.0441n       
+ xi158.n696__net17 =   1.8000        
+ xi158.n696__sbuf_out =   1.8000        
+ xi158.n696__vss1 =  11.2297n       
+ xi158.n697__net1 =  13.0409n       
+ xi158.n697__net17 =   1.8000        
+ xi158.n697__sbuf_out =   1.8000        
+ xi158.n697__vddio1 =   1.8000        
+ xi158.n697__vss1 =  11.2308n       
+ xi158.n698__net1 =  13.0414n       
+ xi158.n698__net17 =   1.8000        
+ xi158.n698__sbuf_out =   1.8000        
+ xi158.n698__vss1 =  11.2308n       
+ xi158.n699__net1 =  13.0414n       
+ xi158.n699__net17 =   1.8000        
+ xi158.n699__sbuf_out =   1.8000        
+ xi158.n699__vddio1 =   1.8000        
+ xi158.n699__vss1 =  11.2315n       
+ xi158.n69__net1 =  13.0006n       
+ xi158.n69__net17 =   1.8000        
+ xi158.n69__net7 =   7.3643n       
+ xi158.n69__sbuf_out =   1.8000        
+ xi158.n69__vddio1 =   1.8000        
+ xi158.n69__vss1 =   2.9101n       
+ xi158.n6__net1 =  12.8195n       
+ xi158.n6__net17 =   1.8000        
+ xi158.n6__net3 =   1.8000        
+ xi158.n6__net7 =   7.3579n       
+ xi158.n6__sbuf_in =  22.4574n       
+ xi158.n6__sbuf_out =   1.8000        
+ xi158.n6__vddio1 =   1.8000        
+ xi158.n6__vss1 =   1.1102n       
+ xi158.n700__net1 =  13.0423n       
+ xi158.n700__net17 =   1.8000        
+ xi158.n700__sbuf_out =   1.8000        
+ xi158.n700__vddio1 =   1.8000        
+ xi158.n700__vss1 =  11.2315n       
+ xi158.n701__net1 =  13.0386n       
+ xi158.n701__net17 =   1.8000        
+ xi158.n701__sbuf_out =   1.8000        
+ xi158.n701__vddio1 =   1.8000        
+ xi158.n701__vss1 =  11.2319n       
+ xi158.n702__net1 =  13.0390n       
+ xi158.n702__net17 =   1.8000        
+ xi158.n702__sbuf_out =   1.8000        
+ xi158.n702__vddio1 =   1.8000        
+ xi158.n702__vss1 =  11.2319n       
+ xi158.n703__net1 =  13.0399n       
+ xi158.n703__net17 =   1.8000        
+ xi158.n703__sbuf_out =   1.8000        
+ xi158.n703__vddio1 =   1.8000        
+ xi158.n703__vss1 =  11.2321n       
+ xi158.n704__net1 =  13.0390n       
+ xi158.n704__net17 =   1.8000        
+ xi158.n704__sbuf_out =   1.8000        
+ xi158.n704__vddio1 =   1.8000        
+ xi158.n704__vss1 =  11.2321n       
+ xi158.n705__net1 =  12.8284n       
+ xi158.n705__net17 =   1.8000        
+ xi158.n705__sbuf_out =   1.8000        
+ xi158.n705__vddio1 =   1.8000        
+ xi158.n705__vss1 =  11.1517n       
+ xi158.n706__net1 =  12.8275n       
+ xi158.n706__net17 =   1.8000        
+ xi158.n706__sbuf_out =   1.8000        
+ xi158.n706__vddio1 =   1.8000        
+ xi158.n706__vss1 =  11.1428n       
+ xi158.n707__net1 =  12.8270n       
+ xi158.n707__net17 =   1.8000        
+ xi158.n707__sbuf_out =   1.8000        
+ xi158.n707__vddio1 =   1.8000        
+ xi158.n707__vss1 =  11.1478n       
+ xi158.n708__net1 =  12.8275n       
+ xi158.n708__net17 =   1.8000        
+ xi158.n708__sbuf_out =   1.8000        
+ xi158.n708__vddio1 =   1.8000        
+ xi158.n708__vss1 =  11.1434n       
+ xi158.n709__net1 =  12.8196n       
+ xi158.n709__net17 =   1.8000        
+ xi158.n709__sbuf_out =   1.8000        
+ xi158.n709__vddio1 =   1.8000        
+ xi158.n709__vss1 =  11.1448n       
+ xi158.n70__net1 =  12.9997n       
+ xi158.n70__net17 =   1.8000        
+ xi158.n70__net7 =   7.3643n       
+ xi158.n70__sbuf_out =   1.8000        
+ xi158.n70__vddio1 =   1.8000        
+ xi158.n70__vss1 =   2.9097n       
+ xi158.n710__net1 =  12.8196n       
+ xi158.n710__net17 =   1.8000        
+ xi158.n710__sbuf_out =   1.8000        
+ xi158.n710__vddio1 =   1.8000        
+ xi158.n710__vss1 =  11.1465n       
+ xi158.n711__net1 =  12.8192n       
+ xi158.n711__net17 =   1.8000        
+ xi158.n711__sbuf_out =   1.8000        
+ xi158.n711__vddio1 =   1.8000        
+ xi158.n711__vss1 =  11.1474n       
+ xi158.n712__net1 =  12.8205n       
+ xi158.n712__net17 =   1.8000        
+ xi158.n712__sbuf_out =   1.8000        
+ xi158.n712__vddio1 =   1.8000        
+ xi158.n712__vss1 =  11.1478n       
+ xi158.n713__net1 =  12.8100n       
+ xi158.n713__net17 =   1.8000        
+ xi158.n713__sbuf_out =   1.8000        
+ xi158.n713__vddio1 =   1.8000        
+ xi158.n713__vss1 =  11.1488n       
+ xi158.n714__net1 =  12.8091n       
+ xi158.n714__net17 =   1.8000        
+ xi158.n714__sbuf_out =   1.8000        
+ xi158.n714__vddio1 =   1.8000        
+ xi158.n714__vss1 =  11.1496n       
+ xi158.n715__net1 =  12.8086n       
+ xi158.n715__net17 =   1.8000        
+ xi158.n715__sbuf_out =   1.8000        
+ xi158.n715__vddio1 =   1.8000        
+ xi158.n715__vss1 =  11.1499n       
+ xi158.n716__net1 =  12.8091n       
+ xi158.n716__net17 =   1.8000        
+ xi158.n716__sbuf_out =   1.8000        
+ xi158.n716__vddio1 =   1.8000        
+ xi158.n716__vss1 =  11.1500n       
+ xi158.n717__net1 =  12.8008n       
+ xi158.n717__net17 =   1.8000        
+ xi158.n717__sbuf_out =   1.8000        
+ xi158.n717__vddio1 =   1.8000        
+ xi158.n717__vss1 =  11.1502n       
+ xi158.n718__net1 =  12.8008n       
+ xi158.n718__net17 =   1.8000        
+ xi158.n718__sbuf_out =   1.8000        
+ xi158.n718__vddio1 =   1.8000        
+ xi158.n719__net1 =  12.8003n       
+ xi158.n719__net17 =   1.8000        
+ xi158.n719__sbuf_out =   1.8000        
+ xi158.n719__vddio1 =   1.8000        
+ xi158.n719__vss1 =  11.1517n       
+ xi158.n71__net1 =  12.9993n       
+ xi158.n71__net17 =   1.8000        
+ xi158.n71__net7 =   7.3637n       
+ xi158.n71__sbuf_out =   1.8000        
+ xi158.n71__vddio1 =   1.8000        
+ xi158.n71__vss1 =   2.9095n       
+ xi158.n720__net1 =  12.8017n       
+ xi158.n720__net17 =   1.8000        
+ xi158.n720__sbuf_out =   1.8000        
+ xi158.n720__vddio1 =   1.8000        
+ xi158.n720__vss1 =  11.1385n       
+ xi158.n721__net1 =  12.7905n       
+ xi158.n721__net17 =   1.8000        
+ xi158.n721__sbuf_out =   1.8000        
+ xi158.n721__vddio1 =   1.8000        
+ xi158.n721__vss1 =  11.1628n       
+ xi158.n722__net1 =  12.7896n       
+ xi158.n722__net17 =   1.8000        
+ xi158.n722__sbuf_out =   1.8000        
+ xi158.n722__vddio1 =   1.8000        
+ xi158.n722__vss1 =  11.1628n       
+ xi158.n723__net1 =  12.7891n       
+ xi158.n723__net17 =   1.8000        
+ xi158.n723__sbuf_out =   1.8000        
+ xi158.n723__vddio1 =   1.8000        
+ xi158.n723__vss1 =  11.1644n       
+ xi158.n724__net1 =  12.7896n       
+ xi158.n724__net17 =   1.8000        
+ xi158.n724__sbuf_out =   1.8000        
+ xi158.n724__vddio1 =   1.8000        
+ xi158.n724__vss1 =  11.1644n       
+ xi158.n725__net1 =  12.7808n       
+ xi158.n725__net17 =   1.8000        
+ xi158.n725__sbuf_out =   1.8000        
+ xi158.n725__vddio1 =   1.8000        
+ xi158.n725__vss1 =  11.1658n       
+ xi158.n726__net1 =  12.7808n       
+ xi158.n726__net17 =   1.8000        
+ xi158.n726__sbuf_out =   1.8000        
+ xi158.n726__vss1 =  11.1658n       
+ xi158.n727__net1 =  12.7804n       
+ xi158.n727__net17 =   1.8000        
+ xi158.n727__sbuf_out =   1.8000        
+ xi158.n727__vddio1 =   1.8000        
+ xi158.n727__vss1 =  11.1668n       
+ xi158.n728__net1 =  12.7817n       
+ xi158.n728__net17 =   1.8000        
+ xi158.n728__sbuf_out =   1.8000        
+ xi158.n728__vss1 =  11.1668n       
+ xi158.n729__net1 =  12.7701n       
+ xi158.n729__net17 =   1.8000        
+ xi158.n729__sbuf_out =   1.8000        
+ xi158.n729__vddio1 =   1.8000        
+ xi158.n729__vss1 =  11.1675n       
+ xi158.n72__net1 =  12.9997n       
+ xi158.n72__net17 =   1.8000        
+ xi158.n72__net7 =   7.3625n       
+ xi158.n72__sbuf_out =   1.8000        
+ xi158.n72__vddio1 =   1.8000        
+ xi158.n72__vss1 =   2.9087n       
+ xi158.n730__net1 =  12.7692n       
+ xi158.n730__net17 =   1.8000        
+ xi158.n730__sbuf_out =   1.8000        
+ xi158.n730__vddio1 =   1.8000        
+ xi158.n730__vss1 =  11.1675n       
+ xi158.n731__net1 =  12.7687n       
+ xi158.n731__net17 =   1.8000        
+ xi158.n731__sbuf_out =   1.8000        
+ xi158.n731__vddio1 =   1.8000        
+ xi158.n731__vss1 =  11.1679n       
+ xi158.n732__net1 =  12.7692n       
+ xi158.n732__net17 =   1.8000        
+ xi158.n732__sbuf_out =   1.8000        
+ xi158.n732__vddio1 =   1.8000        
+ xi158.n732__vss1 =  11.1679n       
+ xi158.n733__net1 =  12.7701n       
+ xi158.n733__net17 =   1.8000        
+ xi158.n733__sbuf_out =   1.8000        
+ xi158.n733__vddio1 =   1.8000        
+ xi158.n733__vss1 =  11.1682n       
+ xi158.n734__net1 =  12.7701n       
+ xi158.n734__net17 =   1.8000        
+ xi158.n734__sbuf_out =   1.8000        
+ xi158.n734__vddio1 =   1.8000        
+ xi158.n734__vss1 =  11.1682n       
+ xi158.n735__net1 =  12.7696n       
+ xi158.n735__net17 =   1.8000        
+ xi158.n735__sbuf_out =   1.8000        
+ xi158.n735__vddio1 =   1.8000        
+ xi158.n735__vss1 =  11.0463n       
+ xi158.n736__net1 =  12.7710n       
+ xi158.n736__net17 =   1.8000        
+ xi158.n736__sbuf_out =   1.8000        
+ xi158.n736__vddio1 =   1.8000        
+ xi158.n736__vss1 =  11.0373n       
+ xi158.n737__net1 =  12.7719n       
+ xi158.n737__net17 =   1.8000        
+ xi158.n737__sbuf_out =   1.8000        
+ xi158.n737__vddio1 =   1.8000        
+ xi158.n737__vss1 =  11.0013n       
+ xi158.n738__net1 =  12.7710n       
+ xi158.n738__net17 =   1.8000        
+ xi158.n738__sbuf_out =   1.8000        
+ xi158.n738__vddio1 =   1.8000        
+ xi158.n738__vss1 =  11.0341n       
+ xi158.n739__net1 =  12.7705n       
+ xi158.n739__net17 =   1.8000        
+ xi158.n739__sbuf_out =   1.8000        
+ xi158.n739__vddio1 =   1.8000        
+ xi158.n739__vss1 =  11.0277n       
+ xi158.n73__net1 =  12.9956n       
+ xi158.n73__net17 =   1.8000        
+ xi158.n73__net7 =   7.3606n       
+ xi158.n73__sbuf_out =   1.8000        
+ xi158.n73__vddio1 =   1.8000        
+ xi158.n73__vss1 =   2.9084n       
+ xi158.n740__net1 =  12.7710n       
+ xi158.n740__net17 =   1.8000        
+ xi158.n740__sbuf_out =   1.8000        
+ xi158.n740__vddio1 =   1.8000        
+ xi158.n740__vss1 =  11.0181n       
+ xi158.n741__net1 =  12.7715n       
+ xi158.n741__net17 =   1.8000        
+ xi158.n741__sbuf_out =   1.8000        
+ xi158.n741__vddio1 =   1.8000        
+ xi158.n741__vss1 =  11.0110n       
+ xi158.n742__net1 =  12.7715n       
+ xi158.n742__net17 =   1.8000        
+ xi158.n742__sbuf_out =   1.8000        
+ xi158.n742__vddio1 =   1.8000        
+ xi158.n742__vss1 =  11.0085n       
+ xi158.n743__net1 =  12.7710n       
+ xi158.n743__net17 =   1.8000        
+ xi158.n743__sbuf_out =   1.8000        
+ xi158.n743__vddio1 =   1.8000        
+ xi158.n743__vss1 =  10.9993n       
+ xi158.n744__net1 =  12.7723n       
+ xi158.n744__net17 =   1.8000        
+ xi158.n744__sbuf_out =   1.8000        
+ xi158.n744__vddio1 =   1.8000        
+ xi158.n744__vss1 =  10.9898n       
+ xi158.n745__net1 =  12.7726n       
+ xi158.n745__net17 =   1.8000        
+ xi158.n745__sbuf_out =   1.8000        
+ xi158.n745__vddio1 =   1.8000        
+ xi158.n745__vss1 =  10.9799n       
+ xi158.n746__net1 =  12.7718n       
+ xi158.n746__net17 =   1.8000        
+ xi158.n746__sbuf_out =   1.8000        
+ xi158.n746__vddio1 =   1.8000        
+ xi158.n746__vss1 =  10.9785n       
+ xi158.n747__net1 =  12.7713n       
+ xi158.n747__net17 =   1.8000        
+ xi158.n747__sbuf_out =   1.8000        
+ xi158.n747__vddio1 =   1.8000        
+ xi158.n747__vss1 =  10.9677n       
+ xi158.n748__net1 =  12.7718n       
+ xi158.n748__net17 =   1.8000        
+ xi158.n748__sbuf_out =   1.8000        
+ xi158.n748__vddio1 =   1.8000        
+ xi158.n748__vss1 =  10.9577n       
+ xi158.n749__net1 =  13.0240n       
+ xi158.n749__net17 =   1.8000        
+ xi158.n749__sbuf_out =   1.8000        
+ xi158.n749__vddio1 =   1.8000        
+ xi158.n749__vss1 =  11.0463n       
+ xi158.n74__net1 =  12.9956n       
+ xi158.n74__net17 =   1.8000        
+ xi158.n74__net7 =   7.3581n       
+ xi158.n74__sbuf_out =   1.8000        
+ xi158.n74__vddio1 =   1.8000        
+ xi158.n74__vss1 =   2.9288n       
+ xi158.n750__net1 =  13.0231n       
+ xi158.n750__net17 =   1.8000        
+ xi158.n750__sbuf_out =   1.8000        
+ xi158.n750__vddio1 =   1.8000        
+ xi158.n750__vss1 =  11.0403n       
+ xi158.n751__net1 =  13.0226n       
+ xi158.n751__sbuf_out =   1.8000        
+ xi158.n751__vddio1 =   1.8000        
+ xi158.n751__vss1 =  11.0457n       
+ xi158.n752__net1 =  13.0231n       
+ xi158.n752__net17 =   1.8000        
+ xi158.n752__sbuf_out =   1.8000        
+ xi158.n752__vddio1 =   1.8000        
+ xi158.n752__vss1 =  11.0457n       
+ xi158.n753__net1 =  13.0203n       
+ xi158.n753__net17 =   1.8000        
+ xi158.n753__sbuf_out =   1.8000        
+ xi158.n753__vddio1 =   1.8000        
+ xi158.n753__vss1 =  11.0361n       
+ xi158.n754__net1 =  13.0203n       
+ xi158.n754__net17 =   1.8000        
+ xi158.n754__sbuf_out =   1.8000        
+ xi158.n754__vddio1 =   1.8000        
+ xi158.n754__vss1 =  11.0361n       
+ xi158.n755__net1 =  13.0198n       
+ xi158.n755__sbuf_out =   1.8000        
+ xi158.n755__vddio1 =   1.8000        
+ xi158.n755__vss1 =  11.0265n       
+ xi158.n756__net1 =  13.0212n       
+ xi158.n756__sbuf_out =   1.8000        
+ xi158.n756__vddio1 =   1.8000        
+ xi158.n756__vss1 =  11.0265n       
+ xi158.n757__net1 =  13.0173n       
+ xi158.n757__sbuf_out =   1.8000        
+ xi158.n757__vddio1 =   1.8000        
+ xi158.n757__vss1 =  11.0173n       
+ xi158.n758__net1 =  13.0164n       
+ xi158.n758__sbuf_out =   1.8000        
+ xi158.n758__vddio1 =   1.8000        
+ xi158.n758__vss1 =  11.0173n       
+ xi158.n759__net1 =  13.0159n       
+ xi158.n759__sbuf_out =   1.8000        
+ xi158.n759__vddio1 =   1.8000        
+ xi158.n759__vss1 =  11.0077n       
+ xi158.n75__net1 =  12.9951n       
+ xi158.n75__net17 =   1.8000        
+ xi158.n75__net7 =   7.3549n       
+ xi158.n75__sbuf_out =   1.8000        
+ xi158.n75__vddio1 =   1.8000        
+ xi158.n75__vss1 =   2.9287n       
+ xi158.n760__net1 =  13.0164n       
+ xi158.n760__sbuf_out =   1.8000        
+ xi158.n760__vddio1 =   1.8000        
+ xi158.n760__vss1 =  11.0077n       
+ xi158.n761__net1 =  13.0132n       
+ xi158.n761__sbuf_out =   1.8000        
+ xi158.n761__vddio1 =   1.8000        
+ xi158.n761__vss1 =  10.9979n       
+ xi158.n762__net1 =  13.0132n       
+ xi158.n762__sbuf_out =   1.8000        
+ xi158.n762__vddio1 =   1.8000        
+ xi158.n762__vss1 =  10.9979n       
+ xi158.n763__net1 =  13.0127n       
+ xi158.n763__sbuf_out =   1.8000        
+ xi158.n763__vddio1 =   1.8000        
+ xi158.n763__vss1 =  10.9857n       
+ xi158.n764__net1 =  13.0141n       
+ xi158.n764__sbuf_out =   1.8000        
+ xi158.n764__vddio1 =   1.8000        
+ xi158.n764__vss1 =  10.9857n       
+ xi158.n765__net1 =  13.0095n       
+ xi158.n765__sbuf_out =   1.8000        
+ xi158.n765__vddio1 =   1.8000        
+ xi158.n765__vss1 =  10.8565n       
+ xi158.n766__net1 =  13.0087n       
+ xi158.n766__sbuf_out =   1.8000        
+ xi158.n766__vss1 =  10.8589n       
+ xi158.n767__net1 =  13.0082n       
+ xi158.n767__sbuf_out =   1.8000        
+ xi158.n767__vddio1 =   1.8000        
+ xi158.n767__vss1 =  10.8587n       
+ xi158.n768__net1 =  13.0087n       
+ xi158.n768__sbuf_out =   1.8000        
+ xi158.n768__vddio1 =   1.8000        
+ xi158.n768__vss1 =  10.8581n       
+ xi158.n769__net1 =  13.0050n       
+ xi158.n769__sbuf_out =   1.8000        
+ xi158.n769__vddio1 =   1.8000        
+ xi158.n769__vss1 =  10.8579n       
+ xi158.n76__net1 =  12.9965n       
+ xi158.n76__net17 =   1.8000        
+ xi158.n76__net7 =   7.3511n       
+ xi158.n76__sbuf_out =   1.8000        
+ xi158.n76__vddio1 =   1.8000        
+ xi158.n76__vss1 =   2.9284n       
+ xi158.n770__net1 =  13.0050n       
+ xi158.n770__sbuf_out =   1.8000        
+ xi158.n770__vddio1 =   1.8000        
+ xi158.n770__vss1 =  10.8574n       
+ xi158.n771__net1 =  13.0045n       
+ xi158.n771__sbuf_out =   1.8000        
+ xi158.n771__vddio1 =   1.8000        
+ xi158.n771__vss1 =  10.8564n       
+ xi158.n772__net1 =  13.0059n       
+ xi158.n772__sbuf_out =   1.8000        
+ xi158.n772__vddio1 =   1.8000        
+ xi158.n772__vss1 =  10.8551n       
+ xi158.n773__net1 =  13.0007n       
+ xi158.n773__sbuf_out =   1.8000        
+ xi158.n773__vddio1 =   1.8000        
+ xi158.n773__vss1 =  10.8541n       
+ xi158.n774__net1 =  12.9999n       
+ xi158.n774__sbuf_out =   1.8000        
+ xi158.n774__vddio1 =   1.8000        
+ xi158.n774__vss1 =  10.8534n       
+ xi158.n775__net1 =  12.9994n       
+ xi158.n775__sbuf_out =   1.8000        
+ xi158.n775__vddio1 =   1.8000        
+ xi158.n775__vss1 =  10.8513n       
+ xi158.n776__net1 =  12.9999n       
+ xi158.n776__sbuf_out =   1.8000        
+ xi158.n776__vddio1 =   1.8000        
+ xi158.n776__vss1 =  10.8470n       
+ xi158.n777__net1 =  12.9957n       
+ xi158.n777__sbuf_out =   1.8000        
+ xi158.n777__vddio1 =   1.8000        
+ xi158.n777__vss1 =  10.8769n       
+ xi158.n778__net1 =  12.9957n       
+ xi158.n778__sbuf_out =   1.8000        
+ xi158.n778__vddio1 =   1.8000        
+ xi158.n778__vss1 =  10.8769n       
+ xi158.n779__net1 =  12.9952n       
+ xi158.n779__sbuf_out =   1.8000        
+ xi158.n779__vss1 =  10.8766n       
+ xi158.n77__net1 =  12.9908n       
+ xi158.n77__net17 =   1.8000        
+ xi158.n77__net7 =   7.3467n       
+ xi158.n77__sbuf_out =   1.8000        
+ xi158.n77__vddio1 =   1.8000        
+ xi158.n77__vss1 =   2.9280n       
+ xi158.n780__net1 =  12.9966n       
+ xi158.n780__sbuf_out =   1.8000        
+ xi158.n780__vddio1 =   1.8000        
+ xi158.n780__vss1 =  10.8766n       
+ xi158.n781__net1 =  12.9909n       
+ xi158.n781__sbuf_out =   1.8000        
+ xi158.n781__vddio1 =   1.8000        
+ xi158.n781__vss1 =  10.8761n       
+ xi158.n782__net1 =  12.9900n       
+ xi158.n782__sbuf_out =   1.8000        
+ xi158.n782__vddio1 =   1.8000        
+ xi158.n782__vss1 =  10.8761n       
+ xi158.n783__net1 =  12.9895n       
+ xi158.n783__sbuf_out =   1.8000        
+ xi158.n783__vddio1 =   1.8000        
+ xi158.n783__vss1 =  10.8754n       
+ xi158.n784__net1 =  12.9900n       
+ xi158.n784__sbuf_out =   1.8000        
+ xi158.n784__vddio1 =   1.8000        
+ xi158.n784__vss1 =  10.8754n       
+ xi158.n785__net1 =  12.9854n       
+ xi158.n785__sbuf_out =   1.8000        
+ xi158.n785__vddio1 =   1.8000        
+ xi158.n785__vss1 =  10.8744n       
+ xi158.n786__net1 =  12.9854n       
+ xi158.n786__sbuf_out =   1.8000        
+ xi158.n786__vddio1 =   1.8000        
+ xi158.n786__vss1 =  10.8744n       
+ xi158.n787__net1 =  12.9849n       
+ xi158.n787__sbuf_out =   1.8000        
+ xi158.n787__vddio1 =   1.8000        
+ xi158.n787__vss1 =  10.8731n       
+ xi158.n788__net1 =  12.9863n       
+ xi158.n788__sbuf_out =   1.8000        
+ xi158.n788__vddio1 =   1.8000        
+ xi158.n788__vss1 =  10.8731n       
+ xi158.n789__net1 =  12.9800n       
+ xi158.n789__sbuf_out =   1.8000        
+ xi158.n789__vddio1 =   1.8000        
+ xi158.n789__vss1 =  10.8714n       
+ xi158.n78__net1 =  12.9899n       
+ xi158.n78__net17 =   1.8000        
+ xi158.n78__net7 =   7.3416n       
+ xi158.n78__sbuf_out =   1.8000        
+ xi158.n78__vddio1 =   1.8000        
+ xi158.n78__vss1 =   2.9274n       
+ xi158.n790__net1 =  12.9791n       
+ xi158.n790__sbuf_out =   1.8000        
+ xi158.n790__vddio1 =   1.8000        
+ xi158.n790__vss1 =  10.8714n       
+ xi158.n791__net1 =  12.9786n       
+ xi158.n791__sbuf_out =   1.8000        
+ xi158.n791__vddio1 =   1.8000        
+ xi158.n791__vss1 =  10.8603n       
+ xi158.n792__net1 =  12.9791n       
+ xi158.n792__sbuf_out =   1.8000        
+ xi158.n792__vddio1 =   1.8000        
+ xi158.n792__vss1 =  10.8603n       
+ xi158.n793__net1 =  12.9467n       
+ xi158.n793__sbuf_out =   1.8000        
+ xi158.n793__vddio1 =   1.8000        
+ xi158.n793__vss1 =  10.7378n       
+ xi158.n794__net1 =  12.9472n       
+ xi158.n794__sbuf_out =   1.8000        
+ xi158.n794__vddio1 =   1.8000        
+ xi158.n794__vss1 =  10.7402n       
+ xi158.n795__net1 =  12.9481n       
+ xi158.n795__sbuf_out =   1.8000        
+ xi158.n795__vddio1 =   1.8000        
+ xi158.n795__vss1 =  10.7399n       
+ xi158.n796__net1 =  12.9472n       
+ xi158.n796__sbuf_out =   1.8000        
+ xi158.n796__vddio1 =   1.8000        
+ xi158.n796__vss1 =  10.7394n       
+ xi158.n797__net1 =  12.9398n       
+ xi158.n797__sbuf_out =   1.8000        
+ xi158.n797__vddio1 =   1.8000        
+ xi158.n797__vss1 =  10.7392n       
+ xi158.n798__net1 =  12.9403n       
+ xi158.n798__sbuf_out =   1.8000        
+ xi158.n798__vddio1 =   1.8000        
+ xi158.n798__vss1 =  10.7387n       
+ xi158.n799__net1 =  12.9403n       
+ xi158.n799__sbuf_out =   1.8000        
+ xi158.n799__vddio1 =   1.8000        
+ xi158.n799__vss1 =  10.7377n       
+ xi158.n79__net1 =  12.9894n       
+ xi158.n79__net17 =   1.8000        
+ xi158.n79__net7 =   7.3359n       
+ xi158.n79__sbuf_out =   1.8000        
+ xi158.n79__vddio1 =   1.8000        
+ xi158.n79__vss1 =   2.9177n       
+ xi158.n7__net1 =  12.8190n       
+ xi158.n7__net17 =   1.8000        
+ xi158.n7__net3 =   1.8000        
+ xi158.n7__net7 =   7.3548n       
+ xi158.n7__sbuf_in =  22.4569n       
+ xi158.n7__sbuf_out =   1.8000        
+ xi158.n7__vddio1 =   1.8000        
+ xi158.n7__vss1 = 942.9564p       
+ xi158.n800__net1 =  12.9412n       
+ xi158.n800__sbuf_out =   1.8000        
+ xi158.n800__vddio1 =   1.8000        
+ xi158.n800__vss1 =  10.7364n       
+ xi158.n801__net1 =  12.9343n       
+ xi158.n801__sbuf_out =   1.8000        
+ xi158.n801__vddio1 =   1.8000        
+ xi158.n801__vss1 =  10.7353n       
+ xi158.n802__net1 =  12.9348n       
+ xi158.n802__sbuf_out =   1.8000        
+ xi158.n802__vddio1 =   1.8000        
+ xi158.n802__vss1 =  10.7347n       
+ xi158.n803__net1 =  12.9356n       
+ xi158.n803__sbuf_out =   1.8000        
+ xi158.n803__vddio1 =   1.8000        
+ xi158.n803__vss1 =  10.7326n       
+ xi158.n804__net1 =  12.9348n       
+ xi158.n804__sbuf_out =   1.8000        
+ xi158.n804__vddio1 =   1.8000        
+ xi158.n804__vss1 =  10.7283n       
+ xi158.n805__net1 =  12.9268n       
+ xi158.n805__sbuf_out =   1.8000        
+ xi158.n805__vddio1 =   1.8000        
+ xi158.n805__vss1 =  10.7581n       
+ xi158.n806__net1 =  12.9272n       
+ xi158.n806__sbuf_out =   1.8000        
+ xi158.n806__vddio1 =   1.8000        
+ xi158.n806__vss1 =  10.7581n       
+ xi158.n807__net1 =  12.9272n       
+ xi158.n807__sbuf_out =   1.8000        
+ xi158.n807__vddio1 =   1.8000        
+ xi158.n807__vss1 =  10.7579n       
+ xi158.n808__net1 =  12.9281n       
+ xi158.n808__sbuf_out =   1.8000        
+ xi158.n808__vss1 =  10.7579n       
+ xi158.n809__net1 =  12.9207n       
+ xi158.n809__sbuf_out =   1.8000        
+ xi158.n809__vddio1 =   1.8000        
+ xi158.n809__vss1 =  10.7574n       
+ xi158.n80__net1 =  12.9899n       
+ xi158.n80__net17 =   1.8000        
+ xi158.n80__net7 =   7.3295n       
+ xi158.n80__sbuf_out =   1.8000        
+ xi158.n80__vddio1 =   1.8000        
+ xi158.n810__net1 =  12.9212n       
+ xi158.n810__sbuf_out =   1.8000        
+ xi158.n810__vddio1 =   1.8000        
+ xi158.n810__vss1 =  10.7574n       
+ xi158.n811__net1 =  12.9221n       
+ xi158.n811__sbuf_out =   1.8000        
+ xi158.n811__vddio1 =   1.8000        
+ xi158.n811__vss1 =  10.7567n       
+ xi158.n812__net1 =  12.9212n       
+ xi158.n812__sbuf_out =   1.8000        
+ xi158.n812__vddio1 =   1.8000        
+ xi158.n812__vss1 =  10.7567n       
+ xi158.n813__net1 =  12.9126n       
+ xi158.n813__sbuf_out =   1.8000        
+ xi158.n813__vddio1 =   1.8000        
+ xi158.n813__vss1 =  10.7557n       
+ xi158.n814__net1 =  12.9131n       
+ xi158.n814__sbuf_out =   1.8000        
+ xi158.n814__vddio1 =   1.8000        
+ xi158.n814__vss1 =  10.7557n       
+ xi158.n815__net1 =  12.9131n       
+ xi158.n815__sbuf_out =   1.8000        
+ xi158.n815__vddio1 =   1.8000        
+ xi158.n815__vss1 =  10.7544n       
+ xi158.n816__net1 =  12.9140n       
+ xi158.n816__sbuf_out =   1.8000        
+ xi158.n816__vddio1 =   1.8000        
+ xi158.n816__vss1 =  10.7544n       
+ xi158.n817__net1 =  12.9061n       
+ xi158.n817__sbuf_out =   1.8000        
+ xi158.n817__vddio1 =   1.8000        
+ xi158.n817__vss1 =  10.7527n       
+ xi158.n818__net1 =  12.9066n       
+ xi158.n818__sbuf_out =   1.8000        
+ xi158.n818__vddio1 =   1.8000        
+ xi158.n818__vss1 =  10.7527n       
+ xi158.n819__net1 =  12.9075n       
+ xi158.n819__sbuf_out =   1.8000        
+ xi158.n819__vddio1 =   1.8000        
+ xi158.n819__vss1 =  10.7415n       
+ xi158.n81__net1 =  12.9853n       
+ xi158.n81__net17 =   1.8000        
+ xi158.n81__net7 =   7.3282n       
+ xi158.n81__sbuf_out =   1.8000        
+ xi158.n81__vddio1 =   1.8000        
+ xi158.n81__vss1 =   7.3753n       
+ xi158.n820__net1 =  12.9066n       
+ xi158.n820__sbuf_out =   1.8000        
+ xi158.n820__vddio1 =   1.8000        
+ xi158.n820__vss1 =  10.7415n       
+ xi158.n821__net1 =  12.8974n       
+ xi158.n821__sbuf_out =   1.8000        
+ xi158.n821__vddio1 =   1.8000        
+ xi158.n821__vss1 =  10.6007n       
+ xi158.n822__net1 =  12.8979n       
+ xi158.n822__sbuf_out =   1.8000        
+ xi158.n822__vddio1 =   1.8000        
+ xi158.n822__vss1 =  10.6031n       
+ xi158.n823__net1 =  12.8979n       
+ xi158.n823__sbuf_out =   1.8000        
+ xi158.n823__vddio1 =   1.8000        
+ xi158.n823__vss1 =  10.6029n       
+ xi158.n824__net1 =  12.8988n       
+ xi158.n824__sbuf_out =   1.8000        
+ xi158.n824__vddio1 =   1.8000        
+ xi158.n824__vss1 =  10.6024n       
+ xi158.n825__net1 =  12.8905n       
+ xi158.n825__sbuf_out =   1.8000        
+ xi158.n825__vddio1 =   1.8000        
+ xi158.n825__vss1 =  10.6022n       
+ xi158.n826__net1 =  12.8910n       
+ xi158.n826__sbuf_out =   1.8000        
+ xi158.n826__vddio1 =   1.8000        
+ xi158.n826__vss1 =  10.6017n       
+ xi158.n827__net1 =  12.8918n       
+ xi158.n827__sbuf_out =   1.8000        
+ xi158.n827__vddio1 =   1.8000        
+ xi158.n827__vss1 =  10.6007n       
+ xi158.n828__net1 =  12.8910n       
+ xi158.n828__sbuf_out =   1.8000        
+ xi158.n828__vddio1 =   1.8000        
+ xi158.n828__vss1 =  10.5994n       
+ xi158.n829__net1 =  12.8811n       
+ xi158.n829__sbuf_out =   1.8000        
+ xi158.n829__vddio1 =   1.8000        
+ xi158.n829__vss1 =  10.5983n       
+ xi158.n82__net1 =  12.9853n       
+ xi158.n82__net17 =   1.8000        
+ xi158.n82__net7 =   7.3652n       
+ xi158.n82__sbuf_out =   1.8000        
+ xi158.n82__vddio1 =   1.8000        
+ xi158.n82__vss1 =   7.2009n       
+ xi158.n830__net1 =  12.8816n       
+ xi158.n830__sbuf_out =   1.8000        
+ xi158.n830__vddio1 =   1.8000        
+ xi158.n830__vss1 =  10.5977n       
+ xi158.n831__net1 =  12.8816n       
+ xi158.n831__sbuf_out =   1.8000        
+ xi158.n831__vddio1 =   1.8000        
+ xi158.n831__vss1 =  10.5955n       
+ xi158.n832__net1 =  12.8825n       
+ xi158.n832__sbuf_out =   1.8000        
+ xi158.n832__vddio1 =   1.8000        
+ xi158.n832__vss1 =  10.5913n       
+ xi158.n833__net1 =  12.8737n       
+ xi158.n833__sbuf_out =   1.8000        
+ xi158.n833__vddio1 =   1.8000        
+ xi158.n833__vss1 =  10.6211n       
+ xi158.n834__net1 =  12.8742n       
+ xi158.n834__sbuf_out =   1.8000        
+ xi158.n834__vddio1 =   1.8000        
+ xi158.n834__vss1 =  10.6211n       
+ xi158.n835__net1 =  12.8751n       
+ xi158.n835__sbuf_out =   1.8000        
+ xi158.n835__vddio1 =   1.8000        
+ xi158.n835__vss1 =  10.6209n       
+ xi158.n836__net1 =  12.8742n       
+ xi158.n836__sbuf_out =   1.8000        
+ xi158.n836__vddio1 =   1.8000        
+ xi158.n836__vss1 =  10.6209n       
+ xi158.n837__net1 =  13.0530n       
+ xi158.n837__sbuf_out =   1.8000        
+ xi158.n837__vss1 =  10.6204n       
+ xi158.n838__net1 =  13.0535n       
+ xi158.n838__sbuf_out =   1.8000        
+ xi158.n838__vddio1 =   1.8000        
+ xi158.n838__vss1 =  10.6204n       
+ xi158.n839__net1 =  13.0544n       
+ xi158.n839__sbuf_out =   1.8000        
+ xi158.n839__vddio1 =   1.8000        
+ xi158.n839__vss1 =  10.6196n       
+ xi158.n83__net1 =  12.9848n       
+ xi158.n83__net17 =   1.8000        
+ xi158.n83__net7 =   7.3646n       
+ xi158.n83__sbuf_out =   1.8000        
+ xi158.n83__vddio1 =   1.8000        
+ xi158.n83__vss1 =   7.3717n       
+ xi158.n840__net1 =  13.0535n       
+ xi158.n840__sbuf_out =   1.8000        
+ xi158.n840__vddio1 =   1.8000        
+ xi158.n840__vss1 =  10.6196n       
+ xi158.n841__net1 =  13.0527n       
+ xi158.n841__sbuf_out =   1.8000        
+ xi158.n841__vddio1 =   1.8000        
+ xi158.n841__vss1 =  10.6187n       
+ xi158.n842__net1 =  13.0532n       
+ xi158.n842__sbuf_out =   1.8000        
+ xi158.n842__vddio1 =   1.8000        
+ xi158.n842__vss1 =  10.6187n       
+ xi158.n843__net1 =  13.0532n       
+ xi158.n843__sbuf_out =   1.8000        
+ xi158.n843__vddio1 =   1.8000        
+ xi158.n843__vss1 =  10.6173n       
+ xi158.n844__net1 =  13.0541n       
+ xi158.n844__sbuf_out =   1.8000        
+ xi158.n844__vddio1 =   1.8000        
+ xi158.n844__vss1 =  10.6173n       
+ xi158.n845__net1 =  13.0522n       
+ xi158.n845__sbuf_out =   1.8000        
+ xi158.n845__vddio1 =   1.8000        
+ xi158.n845__vss1 =  10.6156n       
+ xi158.n846__net1 =  13.0527n       
+ xi158.n846__sbuf_out =   1.8000        
+ xi158.n846__vddio1 =   1.8000        
+ xi158.n846__vss1 =  10.6156n       
+ xi158.n847__net1 =  13.0536n       
+ xi158.n847__sbuf_out =   1.8000        
+ xi158.n847__vddio1 =   1.8000        
+ xi158.n847__vss1 =  10.6045n       
+ xi158.n848__net1 =  13.0527n       
+ xi158.n848__sbuf_out =   1.8000        
+ xi158.n848__vddio1 =   1.8000        
+ xi158.n848__vss1 =  10.6045n       
+ xi158.n849__net1 =  13.0513n       
+ xi158.n849__sbuf_out =   1.8000        
+ xi158.n849__vddio1 =   1.8000        
+ xi158.n849__vss1 =  10.4454n       
+ xi158.n84__net1 =  12.9862n       
+ xi158.n84__net17 =   1.8000        
+ xi158.n84__net7 =   7.3637n       
+ xi158.n84__sbuf_out =   1.8000        
+ xi158.n84__vddio1 =   1.8000        
+ xi158.n84__vss1 =   7.3641n       
+ xi158.n850__net1 =  13.0518n       
+ xi158.n850__sbuf_out =   1.8000        
+ xi158.n850__vddio1 =   1.8000        
+ xi158.n850__vss1 =  10.4478n       
+ xi158.n851__net1 =  13.0518n       
+ xi158.n851__sbuf_out =   1.8000        
+ xi158.n851__vddio1 =   1.8000        
+ xi158.n851__vss1 =  10.4476n       
+ xi158.n852__net1 =  13.0527n       
+ xi158.n852__sbuf_out =   1.8000        
+ xi158.n852__vddio1 =   1.8000        
+ xi158.n852__vss1 =  10.4471n       
+ xi158.n853__net1 =  13.0504n       
+ xi158.n853__sbuf_out =   1.8000        
+ xi158.n853__vddio1 =   1.8000        
+ xi158.n853__vss1 =  10.4469n       
+ xi158.n854__net1 =  13.0509n       
+ xi158.n854__sbuf_out =   1.8000        
+ xi158.n854__vddio1 =   1.8000        
+ xi158.n854__vss1 =  10.4463n       
+ xi158.n855__net1 =  13.0518n       
+ xi158.n855__sbuf_out =   1.8000        
+ xi158.n855__vddio1 =   1.8000        
+ xi158.n855__vss1 =  10.4453n       
+ xi158.n856__net1 =  13.0509n       
+ xi158.n856__sbuf_out =   1.8000        
+ xi158.n856__vddio1 =   1.8000        
+ xi158.n856__vss1 =  10.4440n       
+ xi158.n857__net1 =  13.0489n       
+ xi158.n857__sbuf_out =   1.8000        
+ xi158.n857__vddio1 =   1.8000        
+ xi158.n857__vss1 =  10.4430n       
+ xi158.n858__net1 =  13.0494n       
+ xi158.n858__sbuf_out =   1.8000        
+ xi158.n858__vddio1 =   1.8000        
+ xi158.n858__vss1 =  10.4423n       
+ xi158.n859__net1 =  13.0494n       
+ xi158.n859__sbuf_out =   1.8000        
+ xi158.n859__vddio1 =   1.8000        
+ xi158.n859__vss1 =  10.4402n       
+ xi158.n85__net1 =  12.9798n       
+ xi158.n85__net17 =   1.8000        
+ xi158.n85__net7 =   7.3634n       
+ xi158.n85__sbuf_out =   1.8000        
+ xi158.n85__vddio1 =   1.8000        
+ xi158.n85__vss1 =   7.5263n       
+ xi158.n860__net1 =  13.0503n       
+ xi158.n860__sbuf_out =   1.8000        
+ xi158.n860__vddio1 =   1.8000        
+ xi158.n860__vss1 =  10.4360n       
+ xi158.n861__net1 =  13.0475n       
+ xi158.n861__sbuf_out =   1.8000        
+ xi158.n861__vddio1 =   1.8000        
+ xi158.n861__vss1 =  10.4658n       
+ xi158.n862__net1 =  13.0480n       
+ xi158.n862__sbuf_out =   1.8000        
+ xi158.n862__vddio1 =   1.8000        
+ xi158.n862__vss1 =  10.4658n       
+ xi158.n863__net1 =  13.0489n       
+ xi158.n863__sbuf_out =   1.8000        
+ xi158.n863__vddio1 =   1.8000        
+ xi158.n863__vss1 =  10.4656n       
+ xi158.n864__net1 =  13.0480n       
+ xi158.n864__sbuf_out =   1.8000        
+ xi158.n864__vddio1 =   1.8000        
+ xi158.n864__vss1 =  10.4656n       
+ xi158.n865__net1 =  13.0454n       
+ xi158.n865__sbuf_out =   1.8000        
+ xi158.n865__vddio1 =   1.8000        
+ xi158.n865__vss1 =  10.4650n       
+ xi158.n866__net1 =  13.0459n       
+ xi158.n866__sbuf_out =   1.8000        
+ xi158.n866__vss1 =  10.4650n       
+ xi158.n867__net1 =  13.0459n       
+ xi158.n867__sbuf_out =   1.8000        
+ xi158.n867__vddio1 =   1.8000        
+ xi158.n867__vss1 =  10.4643n       
+ xi158.n868__net1 =  13.0468n       
+ xi158.n868__sbuf_out =   1.8000        
+ xi158.n868__vddio1 =   1.8000        
+ xi158.n868__vss1 =  10.4643n       
+ xi158.n869__net1 =  13.0436n       
+ xi158.n869__sbuf_out =   1.8000        
+ xi158.n869__vddio1 =   1.8000        
+ xi158.n869__vss1 =  10.4633n       
+ xi158.n86__net1 =  12.9790n       
+ xi158.n86__net17 =   1.8000        
+ xi158.n86__net7 =   7.3625n       
+ xi158.n86__sbuf_out =   1.8000        
+ xi158.n86__vddio1 =   1.8000        
+ xi158.n86__vss1 =   7.3169n       
+ xi158.n870__net1 =  13.0441n       
+ xi158.n870__sbuf_out =   1.8000        
+ xi158.n870__vddio1 =   1.8000        
+ xi158.n870__vss1 =  10.4633n       
+ xi158.n871__net1 =  13.0449n       
+ xi158.n871__sbuf_out =   1.8000        
+ xi158.n871__vddio1 =   1.8000        
+ xi158.n871__vss1 =  10.4620n       
+ xi158.n872__net1 =  13.0441n       
+ xi158.n872__sbuf_out =   1.8000        
+ xi158.n872__vddio1 =   1.8000        
+ xi158.n872__vss1 =  10.4620n       
+ xi158.n873__net1 =  13.0409n       
+ xi158.n873__sbuf_out =   1.8000        
+ xi158.n873__vddio1 =   1.8000        
+ xi158.n873__vss1 =  10.4603n       
+ xi158.n874__net1 =  13.0414n       
+ xi158.n874__sbuf_out =   1.8000        
+ xi158.n874__vddio1 =   1.8000        
+ xi158.n874__vss1 =  10.4603n       
+ xi158.n875__net1 =  13.0414n       
+ xi158.n875__sbuf_out =   1.8000        
+ xi158.n875__vddio1 =   1.8000        
+ xi158.n875__vss1 =  10.4492n       
+ xi158.n876__net1 =  13.0422n       
+ xi158.n876__sbuf_out =   1.8000        
+ xi158.n876__vddio1 =   1.8000        
+ xi158.n876__vss1 =  10.4492n       
+ xi158.n877__net1 =  13.0386n       
+ xi158.n877__sbuf_out =   1.8000        
+ xi158.n877__vddio1 =   1.8000        
+ xi158.n877__vss1 =  10.2718n       
+ xi158.n878__net1 =  13.0390n       
+ xi158.n878__sbuf_out =   1.8000        
+ xi158.n878__vddio1 =   1.8000        
+ xi158.n878__vss1 =  10.2742n       
+ xi158.n879__net1 =  13.0399n       
+ xi158.n879__sbuf_out =   1.8000        
+ xi158.n879__vddio1 =   1.8000        
+ xi158.n879__vss1 =  10.2740n       
+ xi158.n87__net1 =  12.9785n       
+ xi158.n87__net17 =   1.8000        
+ xi158.n87__net7 =   7.3615n       
+ xi158.n87__sbuf_out =   1.8000        
+ xi158.n87__vss1 =   7.4786n       
+ xi158.n880__net1 =  13.0390n       
+ xi158.n880__sbuf_out =   1.8000        
+ xi158.n880__vddio1 =   1.8000        
+ xi158.n880__vss1 =  10.2735n       
+ xi158.n881__net1 =  12.8284n       
+ xi158.n881__sbuf_out =   1.8000        
+ xi158.n881__vddio1 =   1.8000        
+ xi158.n881__vss1 =  10.2733n       
+ xi158.n882__net1 =  12.8275n       
+ xi158.n882__sbuf_out =   1.8000        
+ xi158.n882__vddio1 =   1.8000        
+ xi158.n882__vss1 =  10.2727n       
+ xi158.n883__net1 =  12.8271n       
+ xi158.n883__sbuf_out =   1.8000        
+ xi158.n883__vddio1 =   1.8000        
+ xi158.n883__vss1 =  10.2718n       
+ xi158.n884__net1 =  12.8275n       
+ xi158.n884__sbuf_out =   1.8000        
+ xi158.n884__vddio1 =   1.8000        
+ xi158.n884__vss1 =  10.2704n       
+ xi158.n885__net1 =  12.8197n       
+ xi158.n885__sbuf_out =   1.8000        
+ xi158.n885__vddio1 =   1.8000        
+ xi158.n885__vss1 =  10.2694n       
+ xi158.n886__net1 =  12.8197n       
+ xi158.n886__sbuf_out =   1.8000        
+ xi158.n886__vddio1 =   1.8000        
+ xi158.n886__vss1 =  10.2687n       
+ xi158.n887__net1 =  12.8192n       
+ xi158.n887__sbuf_out =   1.8000        
+ xi158.n887__vddio1 =   1.8000        
+ xi158.n887__vss1 =  10.2666n       
+ xi158.n888__net1 =  12.8205n       
+ xi158.n888__sbuf_out =   1.8000        
+ xi158.n888__vddio1 =   1.8000        
+ xi158.n888__vss1 =  10.2624n       
+ xi158.n889__net1 =  12.8100n       
+ xi158.n889__sbuf_out =   1.8000        
+ xi158.n889__vddio1 =   1.8000        
+ xi158.n889__vss1 =  10.2922n       
+ xi158.n88__net1 =  12.9790n       
+ xi158.n88__net17 =   1.8000        
+ xi158.n88__net7 =   7.3606n       
+ xi158.n88__sbuf_out =   1.8000        
+ xi158.n88__vddio1 =   1.8000        
+ xi158.n88__vss1 =   7.5265n       
+ xi158.n890__net1 =  12.8091n       
+ xi158.n890__sbuf_out =   1.8000        
+ xi158.n890__vddio1 =   1.8000        
+ xi158.n890__vss1 =  10.2922n       
+ xi158.n891__net1 =  12.8086n       
+ xi158.n891__sbuf_out =   1.8000        
+ xi158.n891__vddio1 =   1.8000        
+ xi158.n891__vss1 =  10.2920n       
+ xi158.n892__net1 =  12.8091n       
+ xi158.n892__sbuf_out =   1.8000        
+ xi158.n892__vddio1 =   1.8000        
+ xi158.n892__vss1 =  10.2920n       
+ xi158.n893__net1 =  12.8008n       
+ xi158.n893__sbuf_out =   1.8000        
+ xi158.n893__vddio1 =   1.8000        
+ xi158.n893__vss1 =  10.2914n       
+ xi158.n894__net1 =  12.8008n       
+ xi158.n894__sbuf_out =   1.8000        
+ xi158.n894__vddio1 =   1.8000        
+ xi158.n894__vss1 =  10.2914n       
+ xi158.n895__net1 =  12.8003n       
+ xi158.n895__sbuf_out =   1.8000        
+ xi158.n895__vddio1 =   1.8000        
+ xi158.n895__vss1 =  10.2907n       
+ xi158.n896__net1 =  12.8017n       
+ xi158.n896__sbuf_out =   1.8000        
+ xi158.n896__vss1 =  10.2907n       
+ xi158.n897__net1 =  12.7905n       
+ xi158.n897__sbuf_out =   1.8000        
+ xi158.n897__vddio1 =   1.8000        
+ xi158.n897__vss1 =  10.2897n       
+ xi158.n898__net1 =  12.7897n       
+ xi158.n898__sbuf_out =   1.8000        
+ xi158.n898__vddio1 =   1.8000        
+ xi158.n898__vss1 =  10.2897n       
+ xi158.n899__net1 =  12.7892n       
+ xi158.n899__sbuf_out =   1.8000        
+ xi158.n899__vddio1 =   1.8000        
+ xi158.n899__vss1 =  10.2884n       
+ xi158.n89__net1 =  12.9472n       
+ xi158.n89__net17 =   1.8000        
+ xi158.n89__net7 =   7.3589n       
+ xi158.n89__sbuf_out =   1.8000        
+ xi158.n89__vddio1 =   1.8000        
+ xi158.n89__vss1 =   7.2668n       
+ xi158.n8__net1 =  12.8204n       
+ xi158.n8__net17 =   1.8000        
+ xi158.n8__net3 =   1.8000        
+ xi158.n8__net7 =   7.3510n       
+ xi158.n8__sbuf_in =  22.4578n       
+ xi158.n8__sbuf_out =   1.8000        
+ xi158.n8__vddio1 =   1.8000        
+ xi158.n8__vss1 = 774.1295p       
+ xi158.n900__net1 =  12.7897n       
+ xi158.n900__sbuf_out =   1.8000        
+ xi158.n900__vddio1 =   1.8000        
+ xi158.n900__vss1 =  10.2884n       
+ xi158.n901__net1 =  12.7809n       
+ xi158.n901__sbuf_out =   1.8000        
+ xi158.n901__vddio1 =   1.8000        
+ xi158.n901__vss1 =  10.2867n       
+ xi158.n902__net1 =  12.7809n       
+ xi158.n902__sbuf_out =   1.8000        
+ xi158.n902__vddio1 =   1.8000        
+ xi158.n902__vss1 =  10.2867n       
+ xi158.n903__net1 =  12.7804n       
+ xi158.n903__sbuf_out =   1.8000        
+ xi158.n903__vddio1 =   1.8000        
+ xi158.n903__vss1 =  10.2756n       
+ xi158.n904__net1 =  12.7818n       
+ xi158.n904__sbuf_out =   1.8000        
+ xi158.n904__vddio1 =   1.8000        
+ xi158.n904__vss1 =  10.2756n       
+ xi158.n905__net1 =  12.7701n       
+ xi158.n905__sbuf_out =   1.8000        
+ xi158.n905__vddio1 =   1.8000        
+ xi158.n905__vss1 =   1.8037n       
+ xi158.n906__net1 =  12.7692n       
+ xi158.n906__sbuf_out =   1.8000        
+ xi158.n906__vddio1 =   1.8000        
+ xi158.n907__net1 =  12.7687n       
+ xi158.n907__sbuf_out =   1.8000        
+ xi158.n907__vddio1 =   1.8000        
+ xi158.n908__net1 =  12.7692n       
+ xi158.n908__sbuf_out =   1.8000        
+ xi158.n908__vddio1 =   1.8000        
+ xi158.n909__net1 =  12.7701n       
+ xi158.n909__sbuf_out =   1.8000        
+ xi158.n909__vddio1 =   1.8000        
+ xi158.n90__net1 =  12.9472n       
+ xi158.n90__net17 =   1.8000        
+ xi158.n90__net7 =   7.3581n       
+ xi158.n90__sbuf_out =   1.8000        
+ xi158.n90__vddio1 =   1.8000        
+ xi158.n90__vss1 =   7.4298n       
+ xi158.n910__net1 =  12.7701n       
+ xi158.n910__sbuf_out =   1.8000        
+ xi158.n910__vddio1 =   1.8000        
+ xi158.n910__vss1 =   2.6050n       
+ xi158.n911__net1 =  12.7696n       
+ xi158.n911__sbuf_out =   1.8000        
+ xi158.n911__vddio1 =   1.8000        
+ xi158.n912__net1 =  12.7710n       
+ xi158.n912__sbuf_out =   1.8000        
+ xi158.n912__vddio1 =   1.8000        
+ xi158.n912__vss1 =   4.1352n       
+ xi158.n913__net1 =  12.7719n       
+ xi158.n913__sbuf_out =   1.8000        
+ xi158.n913__vddio1 =   1.8000        
+ xi158.n914__net1 =  12.7710n       
+ xi158.n914__sbuf_out =   1.8000        
+ xi158.n915__net1 =  12.7705n       
+ xi158.n915__sbuf_out =   1.8000        
+ xi158.n915__vddio1 =   1.8000        
+ xi158.n916__net1 =  12.7710n       
+ xi158.n916__sbuf_out =   1.8000        
+ xi158.n917__net1 =  12.7715n       
+ xi158.n917__sbuf_out =   1.8000        
+ xi158.n918__net1 =  12.7715n       
+ xi158.n918__sbuf_out =   1.8000        
+ xi158.n919__net1 =  12.7710n       
+ xi158.n919__sbuf_out =   1.8000        
+ xi158.n919__vddio1 =   1.8000        
+ xi158.n91__net1 =  12.9481n       
+ xi158.n91__net17 =   1.8000        
+ xi158.n91__net7 =   7.3558n       
+ xi158.n91__sbuf_out =   1.8000        
+ xi158.n91__vddio1 =   1.8000        
+ xi158.n91__vss1 =   7.4787n       
+ xi158.n920__net1 =  12.7724n       
+ xi158.n920__sbuf_out =   1.8000        
+ xi158.n920__vss1 =   4.9029n       
+ xi158.n921__net1 =  12.7727n       
+ xi158.n921__sbuf_out =   1.8000        
+ xi158.n921__vddio1 =   1.8000        
+ xi158.n922__net1 =  12.7718n       
+ xi158.n922__sbuf_out =   1.8000        
+ xi158.n922__vss1 =   7.4536n       
+ xi158.n923__net1 =  12.7713n       
+ xi158.n923__sbuf_out =   1.8000        
+ xi158.n924__net1 =  12.7718n       
+ xi158.n924__sbuf_out =   1.8000        
+ xi158.n924__vddio1 =   1.8000        
+ xi158.n925__net1 =  13.0240n       
+ xi158.n925__sbuf_out =   1.8000        
+ xi158.n925__vddio1 =   1.8000        
+ xi158.n926__net1 =  13.0231n       
+ xi158.n926__sbuf_out =   1.8000        
+ xi158.n926__vddio1 =   1.8000        
+ xi158.n927__net1 =  13.0226n       
+ xi158.n927__sbuf_out =   1.8000        
+ xi158.n927__vddio1 =   1.8000        
+ xi158.n928__net1 =  13.0231n       
+ xi158.n928__sbuf_out =   1.8000        
+ xi158.n929__net1 =  13.0203n       
+ xi158.n929__sbuf_out =   1.8000        
+ xi158.n929__vddio1 =   1.8000        
+ xi158.n92__net1 =  12.9472n       
+ xi158.n92__net17 =   1.8000        
+ xi158.n92__net7 =   7.3549n       
+ xi158.n92__sbuf_out =   1.8000        
+ xi158.n92__vddio1 =   1.8000        
+ xi158.n92__vss1 =   7.2548n       
+ xi158.n930__net1 =  13.0203n       
+ xi158.n930__sbuf_out =   1.8000        
+ xi158.n931__net1 =  13.0198n       
+ xi158.n931__sbuf_out =   1.8000        
+ xi158.n931__vddio1 =   1.8000        
+ xi158.n932__net1 =  13.0212n       
+ xi158.n932__sbuf_out =   1.8000        
+ xi158.n933__net1 =  13.0173n       
+ xi158.n933__sbuf_out =   1.8000        
+ xi158.n934__net1 =  13.0164n       
+ xi158.n934__sbuf_out =   1.8000        
+ xi158.n934__vddio1 =   1.8000        
+ xi158.n935__net1 =  13.0159n       
+ xi158.n935__sbuf_out =   1.8000        
+ xi158.n935__vddio1 =   1.8000        
+ xi158.n936__net1 =  13.0164n       
+ xi158.n936__sbuf_out =   1.8000        
+ xi158.n936__vddio1 =   1.8000        
+ xi158.n937__net1 =  13.0132n       
+ xi158.n937__sbuf_out =   1.8000        
+ xi158.n937__vddio1 =   1.8000        
+ xi158.n938__net1 =  13.0132n       
+ xi158.n938__sbuf_out =   1.8000        
+ xi158.n938__vss1 =   7.7438n       
+ xi158.n939__net1 =  13.0127n       
+ xi158.n939__sbuf_out =   1.8000        
+ xi158.n93__net1 =  12.9403n       
+ xi158.n93__net17 =   1.8000        
+ xi158.n93__net7 =   7.3520n       
+ xi158.n93__sbuf_out =   1.8000        
+ xi158.n93__vddio1 =   1.8000        
+ xi158.n93__vss1 =   7.2184n       
+ xi158.n940__net1 =  13.0141n       
+ xi158.n940__sbuf_out =   1.8000        
+ xi158.n940__vddio1 =   1.8000        
+ xi158.n941__net1 =  13.0096n       
+ xi158.n941__sbuf_out =   1.8000        
+ xi158.n941__vddio1 =   1.8000        
+ xi158.n942__net1 =  13.0087n       
+ xi158.n942__sbuf_out =   1.8000        
+ xi158.n942__vddio1 =   1.8000        
+ xi158.n943__net1 =  13.0082n       
+ xi158.n943__sbuf_out =   1.8000        
+ xi158.n943__vddio1 =   1.8000        
+ xi158.n944__net1 =  13.0087n       
+ xi158.n944__sbuf_out =   1.8000        
+ xi158.n945__net1 =  13.0050n       
+ xi158.n945__sbuf_out =   1.8000        
+ xi158.n946__net1 =  13.0050n       
+ xi158.n946__sbuf_out =   1.8000        
+ xi158.n946__vddio1 =   1.8000        
+ xi158.n947__net1 =  13.0045n       
+ xi158.n947__sbuf_out =   1.8000        
+ xi158.n947__vddio1 =   1.8000        
+ xi158.n948__net1 =  13.0059n       
+ xi158.n948__sbuf_out =   1.8000        
+ xi158.n948__vddio1 =   1.8000        
+ xi158.n949__net1 =  13.0008n       
+ xi158.n949__sbuf_out =   1.8000        
+ xi158.n949__vddio1 =   1.8000        
+ xi158.n94__net1 =  12.9403n       
+ xi158.n94__net17 =   1.8000        
+ xi158.n94__net7 =   7.3511n       
+ xi158.n94__sbuf_out =   1.8000        
+ xi158.n94__vddio1 =   1.8000        
+ xi158.n94__vss1 =   7.3827n       
+ xi158.n950__net1 =  12.9999n       
+ xi158.n950__sbuf_out =   1.8000        
+ xi158.n951__net1 =  12.9994n       
+ xi158.n951__sbuf_out =   1.8000        
+ xi158.n952__net1 =  12.9999n       
+ xi158.n952__sbuf_out =   1.8000        
+ xi158.n952__vddio1 =   1.8000        
+ xi158.n953__net1 =  12.9957n       
+ xi158.n953__sbuf_out =   1.8000        
+ xi158.n953__vddio1 =   1.8000        
+ xi158.n954__net1 =  12.9957n       
+ xi158.n954__sbuf_out =   1.8000        
+ xi158.n954__vddio1 =   1.8000        
+ xi158.n955__net1 =  12.9952n       
+ xi158.n955__sbuf_out =   1.8000        
+ xi158.n955__vddio1 =   1.8000        
+ xi158.n956__net1 =  12.9966n       
+ xi158.n956__sbuf_out =   1.8000        
+ xi158.n956__vddio1 =   1.8000        
+ xi158.n957__net1 =  12.9909n       
+ xi158.n957__sbuf_out =   1.8000        
+ xi158.n958__net1 =  12.9900n       
+ xi158.n958__sbuf_out =   1.8000        
+ xi158.n959__net1 =  12.9895n       
+ xi158.n959__sbuf_out =   1.8000        
+ xi158.n95__net1 =  12.9403n       
+ xi158.n95__net17 =   1.8000        
+ xi158.n95__net7 =   7.3476n       
+ xi158.n95__sbuf_out =   1.8000        
+ xi158.n95__vddio1 =   1.8000        
+ xi158.n95__vss1 =   7.4299n       
+ xi158.n960__net1 =  12.9900n       
+ xi158.n960__sbuf_out =   1.8000        
+ xi158.n961__net1 =  12.9854n       
+ xi158.n961__sbuf_out =   1.8000        
+ xi158.n962__net1 =  12.9854n       
+ xi158.n962__sbuf_out =   1.8000        
+ xi158.n963__net1 =  12.9849n       
+ xi158.n963__sbuf_out =   1.8000        
+ xi158.n964__net1 =  12.9863n       
+ xi158.n964__sbuf_out =   1.8000        
+ xi158.n965__net1 =  12.9800n       
+ xi158.n965__sbuf_out =   1.8000        
+ xi158.n966__net1 =  12.9791n       
+ xi158.n966__sbuf_out =   1.8000        
+ xi158.n967__net1 =  12.9786n       
+ xi158.n967__sbuf_out =   1.8000        
+ xi158.n968__net1 =  12.9791n       
+ xi158.n968__sbuf_out =   1.8000        
+ xi158.n969__net1 =  12.9467n       
+ xi158.n969__sbuf_out =   1.8000        
+ xi158.n96__net1 =  12.9412n       
+ xi158.n96__net17 =   1.8000        
+ xi158.n96__net7 =   7.3467n       
+ xi158.n96__sbuf_out =   1.8000        
+ xi158.n96__vddio1 =   1.8000        
+ xi158.n96__vss1 =   7.1683n       
+ xi158.n970__net1 =  12.9472n       
+ xi158.n970__sbuf_out =   1.8000        
+ xi158.n971__net1 =  12.9481n       
+ xi158.n971__sbuf_out =   1.8000        
+ xi158.n972__net1 =  12.9472n       
+ xi158.n972__sbuf_out =   1.8000        
+ xi158.n973__net1 =  12.9398n       
+ xi158.n973__sbuf_out =   1.8000        
+ xi158.n974__net1 =  12.9403n       
+ xi158.n974__sbuf_out =   1.8000        
+ xi158.n975__net1 =  12.9403n       
+ xi158.n975__sbuf_out =   1.8000        
+ xi158.n976__net1 =  12.9412n       
+ xi158.n976__sbuf_out =   1.8000        
+ xi158.n977__net1 =  12.9343n       
+ xi158.n977__sbuf_out =   1.8000        
+ xi158.n978__net1 =  12.9347n       
+ xi158.n978__sbuf_out =   1.8000        
+ xi158.n979__net1 =  12.9356n       
+ xi158.n979__sbuf_out =   1.8000        
+ xi158.n97__net1 =  12.9347n       
+ xi158.n97__net17 =   1.8000        
+ xi158.n97__net7 =   7.3425n       
+ xi158.n97__sbuf_out =   1.8000        
+ xi158.n97__vddio1 =   1.8000        
+ xi158.n97__vss1 =   7.3340n       
+ xi158.n980__net1 =  12.9347n       
+ xi158.n980__sbuf_out =   1.8000        
+ xi158.n981__net1 =  12.9267n       
+ xi158.n981__sbuf_out =   1.8000        
+ xi158.n982__net1 =  12.9272n       
+ xi158.n982__sbuf_out =   1.8000        
+ xi158.n983__net1 =  12.9272n       
+ xi158.n983__sbuf_out =   1.8000        
+ xi158.n984__net1 =  12.9281n       
+ xi158.n984__sbuf_out =   1.8000        
+ xi158.n985__net1 =  12.9207n       
+ xi158.n985__sbuf_out =   1.8000        
+ xi158.n986__net1 =  12.9212n       
+ xi158.n986__sbuf_out =   1.8000        
+ xi158.n987__net1 =  12.9221n       
+ xi158.n987__sbuf_out =   1.8000        
+ xi158.n988__net1 =  12.9212n       
+ xi158.n988__sbuf_out =   1.8000        
+ xi158.n989__net1 =  12.9126n       
+ xi158.n989__sbuf_out =   1.8000        
+ xi158.n98__net1 =  12.9348n       
+ xi158.n98__net17 =   1.8000        
+ xi158.n98__net7 =   7.3416n       
+ xi158.n98__sbuf_out =   1.8000        
+ xi158.n98__vddio1 =   1.8000        
+ xi158.n98__vss1 =   7.3827n       
+ xi158.n990__net1 =  12.9131n       
+ xi158.n990__sbuf_out =   1.8000        
+ xi158.n991__net1 =  12.9131n       
+ xi158.n991__sbuf_out =   1.8000        
+ xi158.n992__net1 =  12.9140n       
+ xi158.n992__sbuf_out =   1.8000        
+ xi158.n993__net1 =  12.9061n       
+ xi158.n993__sbuf_out =   1.8000        
+ xi158.n994__net1 =  12.9066n       
+ xi158.n994__sbuf_out =   1.8000        
+ xi158.n995__net1 =  12.9075n       
+ xi158.n995__sbuf_out =   1.8000        
+ xi158.n996__net1 =  12.9066n       
+ xi158.n996__sbuf_out =   1.8000        
+ xi158.n997__net1 =  12.8974n       
+ xi158.n997__sbuf_out =   1.8000        
+ xi158.n998__net1 =  12.8979n       
+ xi158.n998__sbuf_out =   1.8000        
+ xi158.n999__net1 =  12.8979n       
+ xi158.n999__sbuf_out =   1.8000        
+ xi158.n99__net1 =  12.9357n       
+ xi158.n99__net17 =   1.8000        
+ xi158.n99__net7 =   7.3368n       
+ xi158.n99__sbuf_out =   1.8000        
+ xi158.n99__vddio1 =   1.8000        
+ xi158.n99__vss1 =   7.1154n       
+ xi158.n9__net1 =  12.8099n       
+ xi158.n9__net17 =   1.8000        
+ xi158.n9__net3 =   1.8000        
+ xi158.n9__net7 =   7.3466n       
+ xi158.n9__sbuf_in =  22.4556n       
+ xi158.n9__sbuf_out =   1.8000        
+ xi158.n9__vddio1 =   1.8000        
+ xi158.n9__vss1 = 671.7682p       
+ xi158.net1 =  12.8283n       
+ xi158.net17 =   1.8000        
+ xi158.net3 =   1.8000        
+ xi158.net7 =   7.3642n       
+ xi155.n1000__net1 =  12.8988n       
+ xi155.n1000__sbuf_out =   1.8000        
+ xi155.n1001__net1 =  12.8905n       
+ xi155.n1001__sbuf_out =   1.8000        
+ xi155.n1002__net1 =  12.8909n       
+ xi155.n1002__sbuf_out =   1.8000        
+ xi155.n1003__net1 =  12.8918n       
+ xi155.n1003__sbuf_out =   1.8000        
+ xi155.n1004__net1 =  12.8909n       
+ xi155.n1004__sbuf_out =   1.8000        
+ xi155.n1005__net1 =  12.8811n       
+ xi155.n1005__sbuf_out =   1.8000        
+ xi155.n1006__net1 =  12.8816n       
+ xi155.n1006__sbuf_out =   1.8000        
+ xi155.n1007__net1 =  12.8816n       
+ xi155.n1007__sbuf_out =   1.8000        
+ xi155.n1008__net1 =  12.8825n       
+ xi155.n1008__sbuf_out =   1.8000        
+ xi155.n1009__net1 =  12.8737n       
+ xi155.n1009__sbuf_out =   1.8000        
+ xi155.n100__net1 =  12.9348n       
+ xi155.n100__net17 =   1.8000        
+ xi155.n100__net7 =   7.3359n       
+ xi155.n100__sbuf_out =   1.8000        
+ xi155.n100__vddio1 =   1.8000        
+ xi155.n100__vss1 =   7.2826n       
+ xi155.n1010__net1 =  12.8742n       
+ xi155.n1010__sbuf_out =   1.8000        
+ xi155.n1011__net1 =  12.8751n       
+ xi155.n1011__sbuf_out =   1.8000        
+ xi155.n1012__net1 =  12.8742n       
+ xi155.n1012__sbuf_out =   1.8000        
+ xi155.n1013__net1 =  13.0530n       
+ xi155.n1013__sbuf_out =   1.8000        
+ xi155.n1014__net1 =  13.0535n       
+ xi155.n1014__sbuf_out =   1.8000        
+ xi155.n1015__net1 =  13.0543n       
+ xi155.n1015__sbuf_out =   1.8000        
+ xi155.n1016__net1 =  13.0535n       
+ xi155.n1016__sbuf_out =   1.8000        
+ xi155.n1017__net1 =  13.0527n       
+ xi155.n1017__sbuf_out =   1.8000        
+ xi155.n1018__net1 =  13.0532n       
+ xi155.n1018__sbuf_out =   1.8000        
+ xi155.n1019__net1 =  13.0532n       
+ xi155.n1019__sbuf_out =   1.8000        
+ xi155.n101__net1 =  12.9272n       
+ xi155.n101__net17 =   1.8000        
+ xi155.n101__net7 =   7.3304n       
+ xi155.n101__sbuf_out =   1.8000        
+ xi155.n101__vddio1 =   1.8000        
+ xi155.n101__vss1 =   7.3341n       
+ xi155.n1020__net1 =  13.0541n       
+ xi155.n1020__sbuf_out =   1.8000        
+ xi155.n1021__net1 =  13.0522n       
+ xi155.n1021__sbuf_out =   1.8000        
+ xi155.n1022__net1 =  13.0527n       
+ xi155.n1022__sbuf_out =   1.8000        
+ xi155.n1023__net1 =  13.0536n       
+ xi155.n1023__sbuf_out =   1.8000        
+ xi155.n1024__net1 =  13.0527n       
+ xi155.n1024__sbuf_out =   1.8000        
+ xi155.n1025__net1 =  13.0513n       
+ xi155.n1025__sbuf_out =   1.8000        
+ xi155.n1026__net1 =  13.0518n       
+ xi155.n1026__sbuf_out =   1.8000        
+ xi155.n1027__net1 =  13.0518n       
+ xi155.n1027__sbuf_out =   1.8000        
+ xi155.n1028__net1 =  13.0527n       
+ xi155.n1028__sbuf_out =   1.8000        
+ xi155.n1029__net1 =  13.0504n       
+ xi155.n1029__sbuf_out =   1.8000        
+ xi155.n102__net1 =  12.9273n       
+ xi155.n102__net17 =   1.8000        
+ xi155.n102__net7 =   7.3295n       
+ xi155.n102__sbuf_out =   1.8000        
+ xi155.n102__vddio1 =   1.8000        
+ xi155.n102__vss1 =   7.0787n       
+ xi155.n1030__net1 =  13.0509n       
+ xi155.n1030__sbuf_out =   1.8000        
+ xi155.n1031__net1 =  13.0518n       
+ xi155.n1031__sbuf_out =   1.8000        
+ xi155.n1032__net1 =  13.0509n       
+ xi155.n1032__sbuf_out =   1.8000        
+ xi155.n1033__net1 =  13.0489n       
+ xi155.n1033__sbuf_out =   1.8000        
+ xi155.n1034__net1 =  13.0494n       
+ xi155.n1034__sbuf_out =   1.8000        
+ xi155.n1035__net1 =  13.0494n       
+ xi155.n1035__sbuf_out =   1.8000        
+ xi155.n1036__net1 =  13.0503n       
+ xi155.n1036__sbuf_out =   1.8000        
+ xi155.n1037__net1 =  13.0475n       
+ xi155.n1037__sbuf_out =   1.8000        
+ xi155.n1038__net1 =  13.0480n       
+ xi155.n1038__sbuf_out =   1.8000        
+ xi155.n1039__net1 =  13.0489n       
+ xi155.n1039__sbuf_out =   1.8000        
+ xi155.n103__net1 =  12.9273n       
+ xi155.n103__net17 =   1.8000        
+ xi155.n103__net7 =   7.3654n       
+ xi155.n103__sbuf_out =   1.8000        
+ xi155.n103__vddio1 =   1.8000        
+ xi155.n103__vss1 =   7.0551n       
+ xi155.n1040__net1 =  13.0480n       
+ xi155.n1040__sbuf_out =   1.8000        
+ xi155.n1041__net1 =  13.0454n       
+ xi155.n1041__sbuf_out =   1.8000        
+ xi155.n1042__net1 =  13.0459n       
+ xi155.n1042__sbuf_out =   1.8000        
+ xi155.n1043__net1 =  13.0459n       
+ xi155.n1043__sbuf_out =   1.8000        
+ xi155.n1044__net1 =  13.0468n       
+ xi155.n1044__sbuf_out =   1.8000        
+ xi155.n1045__net1 =  13.0436n       
+ xi155.n1045__sbuf_out =   1.8000        
+ xi155.n1046__net1 =  13.0440n       
+ xi155.n1046__sbuf_out =   1.8000        
+ xi155.n1047__net1 =  13.0449n       
+ xi155.n1047__sbuf_out =   1.8000        
+ xi155.n1048__net1 =  13.0440n       
+ xi155.n1048__sbuf_out =   1.8000        
+ xi155.n1049__net1 =  13.0409n       
+ xi155.n1049__sbuf_out =   1.8000        
+ xi155.n104__net1 =  12.9282n       
+ xi155.n104__net17 =   1.8000        
+ xi155.n104__net7 =   7.3645n       
+ xi155.n104__sbuf_out =   1.8000        
+ xi155.n104__vddio1 =   1.8000        
+ xi155.n104__vss1 =   7.2240n       
+ xi155.n1050__net1 =  13.0413n       
+ xi155.n1050__sbuf_out =   1.8000        
+ xi155.n1051__net1 =  13.0413n       
+ xi155.n1051__sbuf_out =   1.8000        
+ xi155.n1052__net1 =  13.0422n       
+ xi155.n1052__sbuf_out =   1.8000        
+ xi155.n1053__net1 =  13.0385n       
+ xi155.n1053__sbuf_out =   1.8000        
+ xi155.n1054__net1 =  13.0390n       
+ xi155.n1054__sbuf_out =   1.8000        
+ xi155.n1055__net1 =  13.0399n       
+ xi155.n1055__sbuf_out =   1.8000        
+ xi155.n1056__net1 =  13.0390n       
+ xi155.n1056__sbuf_out =   1.8000        
+ xi155.n1057__net1 =  12.8284n       
+ xi155.n1057__sbuf_out =   1.8000        
+ xi155.n1058__net1 =  12.8276n       
+ xi155.n1058__sbuf_out =   1.8000        
+ xi155.n1059__net1 =  12.8271n       
+ xi155.n1059__sbuf_out =   1.8000        
+ xi155.n105__net1 =  12.9212n       
+ xi155.n105__net17 =   1.8000        
+ xi155.n105__net7 =   7.3640n       
+ xi155.n105__sbuf_out =   1.8000        
+ xi155.n105__vddio1 =   1.8000        
+ xi155.n105__vss1 =   7.2826n       
+ xi155.n1060__net1 =  12.8276n       
+ xi155.n1060__sbuf_out =   1.8000        
+ xi155.n1061__net1 =  12.8197n       
+ xi155.n1061__sbuf_out =   1.8000        
+ xi155.n1062__net1 =  12.8197n       
+ xi155.n1062__sbuf_out =   1.8000        
+ xi155.n1063__net1 =  12.8192n       
+ xi155.n1063__sbuf_out =   1.8000        
+ xi155.n1064__net1 =  12.8206n       
+ xi155.n1064__sbuf_out =   1.8000        
+ xi155.n1065__net1 =  12.8100n       
+ xi155.n1065__sbuf_out =   1.8000        
+ xi155.n1066__net1 =  12.8091n       
+ xi155.n1066__sbuf_out =   1.8000        
+ xi155.n1067__net1 =  12.8087n       
+ xi155.n1067__sbuf_out =   1.8000        
+ xi155.n1068__net1 =  12.8091n       
+ xi155.n1068__sbuf_out =   1.8000        
+ xi155.n1069__net1 =  12.8008n       
+ xi155.n1069__sbuf_out =   1.8000        
+ xi155.n106__net1 =  12.9212n       
+ xi155.n106__net17 =   1.8000        
+ xi155.n106__net7 =   7.3627n       
+ xi155.n106__sbuf_out =   1.8000        
+ xi155.n106__vddio1 =   1.8000        
+ xi155.n106__vss1 =   6.9844n       
+ xi155.n1070__net1 =  12.8008n       
+ xi155.n1070__sbuf_out =   1.8000        
+ xi155.n1071__net1 =  12.8003n       
+ xi155.n1071__sbuf_out =   1.8000        
+ xi155.n1072__net1 =  12.8017n       
+ xi155.n1072__sbuf_out =   1.8000        
+ xi155.n1073__net1 =  12.7906n       
+ xi155.n1073__sbuf_out =   1.8000        
+ xi155.n1074__net1 =  12.7897n       
+ xi155.n1074__sbuf_out =   1.8000        
+ xi155.n1075__net1 =  12.7892n       
+ xi155.n1075__sbuf_out =   1.8000        
+ xi155.n1076__net1 =  12.7897n       
+ xi155.n1076__sbuf_out =   1.8000        
+ xi155.n1077__net1 =  12.7809n       
+ xi155.n1077__sbuf_out =   1.8000        
+ xi155.n1078__net1 =  12.7809n       
+ xi155.n1078__sbuf_out =   1.8000        
+ xi155.n1079__net1 =  12.7804n       
+ xi155.n1079__sbuf_out =   1.8000        
+ xi155.n107__net1 =  12.9221n       
+ xi155.n107__net17 =   1.8000        
+ xi155.n107__net7 =   7.3608n       
+ xi155.n107__sbuf_out =   1.8000        
+ xi155.n107__vddio1 =   1.8000        
+ xi155.n107__vss1 =   7.0712n       
+ xi155.n1080__net1 =  12.7818n       
+ xi155.n1080__sbuf_out =   1.8000        
+ xi155.n1081__net1 =  12.7701n       
+ xi155.n1081__sbuf_out =   1.8000        
+ xi155.n1082__net1 =  12.7692n       
+ xi155.n1082__sbuf_out =   1.8000        
+ xi155.n1083__net1 =  12.7687n       
+ xi155.n1083__sbuf_out =   1.8000        
+ xi155.n1084__net1 =  12.7692n       
+ xi155.n1084__sbuf_out =   1.8000        
+ xi155.n1085__net1 =  12.7701n       
+ xi155.n1085__sbuf_out =   1.8000        
+ xi155.n1086__net1 =  12.7701n       
+ xi155.n1086__sbuf_out =   1.8000        
+ xi155.n1087__net1 =  12.7697n       
+ xi155.n1087__sbuf_out =   1.8000        
+ xi155.n1088__net1 =  12.7710n       
+ xi155.n1088__sbuf_out =   1.8000        
+ xi155.n1089__net1 =  12.7719n       
+ xi155.n1089__sbuf_out =   1.8000        
+ xi155.n108__net1 =  12.9212n       
+ xi155.n108__net17 =   1.8000        
+ xi155.n108__net7 =   7.3583n       
+ xi155.n108__sbuf_out =   1.8000        
+ xi155.n108__vddio1 =   1.8000        
+ xi155.n108__vss1 =   7.2241n       
+ xi155.n1090__net1 =  12.7710n       
+ xi155.n1090__sbuf_out =   1.8000        
+ xi155.n1091__net1 =  12.7706n       
+ xi155.n1091__sbuf_out =   1.8000        
+ xi155.n1092__net1 =  12.7710n       
+ xi155.n1092__sbuf_out =   1.8000        
+ xi155.n1093__net1 =  12.7715n       
+ xi155.n1093__sbuf_out =   1.8000        
+ xi155.n1094__net1 =  12.7715n       
+ xi155.n1094__sbuf_out =   1.8000        
+ xi155.n1095__net1 =  12.7710n       
+ xi155.n1095__sbuf_out =   1.8000        
+ xi155.n1096__net1 =  12.7724n       
+ xi155.n1096__sbuf_out =   1.8000        
+ xi155.n1097__net1 =  12.7727n       
+ xi155.n1097__sbuf_out =   1.8000        
+ xi155.n1098__net1 =  12.7718n       
+ xi155.n1098__sbuf_out =   1.8000        
+ xi155.n1099__net1 =  12.7713n       
+ xi155.n1099__sbuf_out =   1.8000        
+ xi155.n109__net1 =  12.9131n       
+ xi155.n109__net17 =   1.8000        
+ xi155.n109__net7 =   7.3551n       
+ xi155.n109__sbuf_out =   1.8000        
+ xi155.n109__vss1 =   6.9637n       
+ xi155.n10__net1 =  12.8090n       
+ xi155.n10__net17 =   1.8000        
+ xi155.n10__net3 =   1.8000        
+ xi155.n10__net7 =   7.3415n       
+ xi155.n10__sbuf_in =  22.4565n       
+ xi155.n10__sbuf_out =   1.8000        
+ xi155.n10__vddio1 =   1.8000        
+ xi155.n10__vss1 = 594.1147p       
+ xi155.n1100__net1 =  12.7718n       
+ xi155.n1100__sbuf_out =   1.8000        
+ xi155.n1101__net1 =  13.0240n       
+ xi155.n1101__sbuf_out =   1.8000        
+ xi155.n1102__net1 =  13.0231n       
+ xi155.n1102__sbuf_out =   1.8000        
+ xi155.n1103__net1 =  13.0226n       
+ xi155.n1103__sbuf_out =   1.8000        
+ xi155.n1104__net1 =  13.0231n       
+ xi155.n1104__sbuf_out =   1.8000        
+ xi155.n1105__net1 =  13.0203n       
+ xi155.n1105__sbuf_out =   1.8000        
+ xi155.n1106__net1 =  13.0203n       
+ xi155.n1106__sbuf_out =   1.8000        
+ xi155.n1107__net1 =  13.0199n       
+ xi155.n1107__sbuf_out =   1.8000        
+ xi155.n1108__net1 =  13.0212n       
+ xi155.n1108__sbuf_out =   1.8000        
+ xi155.n1109__net1 =  13.0173n       
+ xi155.n1109__sbuf_out =   1.8000        
+ xi155.n110__net1 =  12.9131n       
+ xi155.n110__net17 =   1.8000        
+ xi155.n110__net7 =   7.3513n       
+ xi155.n110__sbuf_out =   1.8000        
+ xi155.n110__vddio1 =   1.8000        
+ xi155.n110__vss1 =   7.0713n       
+ xi155.n1110__net1 =  13.0164n       
+ xi155.n1110__sbuf_out =   1.8000        
+ xi155.n1111__net1 =  13.0160n       
+ xi155.n1111__sbuf_out =   1.8000        
+ xi155.n1112__net1 =  13.0164n       
+ xi155.n1112__sbuf_out =   1.8000        
+ xi155.n1113__net1 =  13.0132n       
+ xi155.n1113__sbuf_out =   1.8000        
+ xi155.n1114__net1 =  13.0132n       
+ xi155.n1114__sbuf_out =   1.8000        
+ xi155.n1115__net1 =  13.0127n       
+ xi155.n1115__sbuf_out =   1.8000        
+ xi155.n1116__net1 =  13.0141n       
+ xi155.n1116__sbuf_out =   1.8000        
+ xi155.n1117__net1 =  13.0096n       
+ xi155.n1117__sbuf_out =   1.8000        
+ xi155.n1118__net1 =  13.0087n       
+ xi155.n1118__sbuf_out =   1.8000        
+ xi155.n1119__net1 =  13.0082n       
+ xi155.n1119__sbuf_out =   1.8000        
+ xi155.n111__net1 =  12.9131n       
+ xi155.n111__net17 =   1.8000        
+ xi155.n111__net7 =   7.3469n       
+ xi155.n111__sbuf_out =   1.8000        
+ xi155.n111__vddio1 =   1.8000        
+ xi155.n111__vss1 =   6.3816n       
+ xi155.n1120__net1 =  13.0087n       
+ xi155.n1120__sbuf_out =   1.8000        
+ xi155.n1121__net1 =  13.0050n       
+ xi155.n1121__sbuf_out =   1.8000        
+ xi155.n1122__net1 =  13.0050n       
+ xi155.n1122__sbuf_out =   1.8000        
+ xi155.n1123__net1 =  13.0045n       
+ xi155.n1123__sbuf_out =   1.8000        
+ xi155.n1124__net1 =  13.0059n       
+ xi155.n1124__sbuf_out =   1.8000        
+ xi155.n1125__net1 =  13.0008n       
+ xi155.n1125__sbuf_out =   1.8000        
+ xi155.n1126__net1 =  12.9999n       
+ xi155.n1126__sbuf_out =   1.8000        
+ xi155.n1127__net1 =  12.9994n       
+ xi155.n1127__sbuf_out =   1.8000        
+ xi155.n1128__net1 =  12.9999n       
+ xi155.n1128__sbuf_out =   1.8000        
+ xi155.n1129__net1 =  12.9957n       
+ xi155.n1129__sbuf_out =   1.8000        
+ xi155.n112__net1 =  12.9140n       
+ xi155.n112__net17 =   1.8000        
+ xi155.n112__net7 =   7.3418n       
+ xi155.n112__sbuf_out =   1.8000        
+ xi155.n112__vddio1 =   1.8000        
+ xi155.n112__vss1 =   6.4067n       
+ xi155.n1130__net1 =  12.9957n       
+ xi155.n1130__sbuf_out =   1.8000        
+ xi155.n1131__net1 =  12.9953n       
+ xi155.n1131__sbuf_out =   1.8000        
+ xi155.n1132__net1 =  12.9967n       
+ xi155.n1132__sbuf_out =   1.8000        
+ xi155.n1133__net1 =  12.9909n       
+ xi155.n1133__sbuf_out =   1.8000        
+ xi155.n1134__net1 =  12.9900n       
+ xi155.n1134__sbuf_out =   1.8000        
+ xi155.n1135__net1 =  12.9896n       
+ xi155.n1135__sbuf_out =   1.8000        
+ xi155.n1136__net1 =  12.9900n       
+ xi155.n1136__sbuf_out =   1.8000        
+ xi155.n1137__net1 =  12.9854n       
+ xi155.n1137__sbuf_out =   1.8000        
+ xi155.n1138__net1 =  12.9854n       
+ xi155.n1138__sbuf_out =   1.8000        
+ xi155.n1139__net1 =  12.9849n       
+ xi155.n1139__sbuf_out =   1.8000        
+ xi155.n113__net1 =  12.9066n       
+ xi155.n113__net17 =   1.8000        
+ xi155.n113__net7 =   7.3362n       
+ xi155.n113__sbuf_out =   1.8000        
+ xi155.n113__vddio1 =   1.8000        
+ xi155.n113__vss1 =   6.4045n       
+ xi155.n1140__net1 =  12.9863n       
+ xi155.n1140__sbuf_out =   1.8000        
+ xi155.n1141__net1 =  12.9800n       
+ xi155.n1141__sbuf_out =   1.8000        
+ xi155.n1142__net1 =  12.9791n       
+ xi155.n1142__sbuf_out =   1.8000        
+ xi155.n1143__net1 =  12.9786n       
+ xi155.n1143__sbuf_out =   1.8000        
+ xi155.n1144__net1 =  12.9791n       
+ xi155.n1144__sbuf_out =   1.8000        
+ xi155.n1145__net1 =  12.9467n       
+ xi155.n1145__sbuf_out =   1.8000        
+ xi155.n1146__net1 =  12.9472n       
+ xi155.n1146__sbuf_out =   1.8000        
+ xi155.n1147__net1 =  12.9481n       
+ xi155.n1147__sbuf_out =   1.8000        
+ xi155.n1148__net1 =  12.9472n       
+ xi155.n1148__sbuf_out =   1.8000        
+ xi155.n1149__net1 =  12.9398n       
+ xi155.n1149__sbuf_out =   1.8000        
+ xi155.n114__net1 =  12.9066n       
+ xi155.n114__net17 =   1.8000        
+ xi155.n114__net7 =   7.3298n       
+ xi155.n114__sbuf_out =   1.8000        
+ xi155.n114__vddio1 =   1.8000        
+ xi155.n114__vss1 =   6.3989n       
+ xi155.n1150__net1 =  12.9403n       
+ xi155.n1150__sbuf_out =   1.8000        
+ xi155.n1151__net1 =  12.9403n       
+ xi155.n1151__sbuf_out =   1.8000        
+ xi155.n1152__net1 =  12.9412n       
+ xi155.n1152__sbuf_out =   1.8000        
+ xi155.n1153__net1 =  12.9342n       
+ xi155.n1153__sbuf_out =   1.8000        
+ xi155.n1154__net1 =  12.9347n       
+ xi155.n1154__sbuf_out =   1.8000        
+ xi155.n1155__net1 =  12.9356n       
+ xi155.n1155__sbuf_out =   1.8000        
+ xi155.n1156__net1 =  12.9347n       
+ xi155.n1156__sbuf_out =   1.8000        
+ xi155.n1157__net1 =  12.9267n       
+ xi155.n1157__sbuf_out =   1.8000        
+ xi155.n1158__net1 =  12.9272n       
+ xi155.n1158__sbuf_out =   1.8000        
+ xi155.n1159__net1 =  12.9272n       
+ xi155.n1159__sbuf_out =   1.8000        
+ xi155.n115__net1 =  12.9075n       
+ xi155.n115__net17 =   1.8000        
+ xi155.n115__net7 =   7.3284n       
+ xi155.n115__sbuf_out =   1.8000        
+ xi155.n115__vddio1 =   1.8000        
+ xi155.n115__vss1 =   6.3970n       
+ xi155.n1160__net1 =  12.9281n       
+ xi155.n1160__sbuf_out =   1.8000        
+ xi155.n1161__net1 =  12.9207n       
+ xi155.n1161__sbuf_out =   1.8000        
+ xi155.n1162__net1 =  12.9212n       
+ xi155.n1162__sbuf_out =   1.8000        
+ xi155.n1163__net1 =  12.9221n       
+ xi155.n1163__sbuf_out =   1.8000        
+ xi155.n1164__net1 =  12.9212n       
+ xi155.n1164__sbuf_out =   1.8000        
+ xi155.n1165__net1 =  12.9126n       
+ xi155.n1165__sbuf_out =   1.8000        
+ xi155.n1166__net1 =  12.9131n       
+ xi155.n1166__sbuf_out =   1.8000        
+ xi155.n1167__net1 =  12.9131n       
+ xi155.n1167__sbuf_out =   1.8000        
+ xi155.n1168__net1 =  12.9140n       
+ xi155.n1168__sbuf_out =   1.8000        
+ xi155.n1169__net1 =  12.9061n       
+ xi155.n1169__sbuf_out =   1.8000        
+ xi155.n116__net1 =  12.9066n       
+ xi155.n116__net17 =   1.8000        
+ xi155.n116__net7 =   7.3645n       
+ xi155.n116__sbuf_out =   1.8000        
+ xi155.n116__vddio1 =   1.8000        
+ xi155.n116__vss1 =   6.3914n       
+ xi155.n1170__net1 =  12.9066n       
+ xi155.n1170__sbuf_out =   1.8000        
+ xi155.n1171__net1 =  12.9075n       
+ xi155.n1171__sbuf_out =   1.8000        
+ xi155.n1172__net1 =  12.9066n       
+ xi155.n1172__sbuf_out =   1.8000        
+ xi155.n1173__net1 =  12.8974n       
+ xi155.n1173__sbuf_out =   1.8000        
+ xi155.n1174__net1 =  12.8979n       
+ xi155.n1174__sbuf_out =   1.8000        
+ xi155.n1175__net1 =  12.8979n       
+ xi155.n1175__sbuf_out =   1.8000        
+ xi155.n1176__net1 =  12.8988n       
+ xi155.n1176__sbuf_out =   1.8000        
+ xi155.n1177__net1 =  12.8904n       
+ xi155.n1177__sbuf_out =   1.8000        
+ xi155.n1178__net1 =  12.8909n       
+ xi155.n1178__sbuf_out =   1.8000        
+ xi155.n1179__net1 =  12.8918n       
+ xi155.n1179__sbuf_out =   1.8000        
+ xi155.n117__net1 =  12.8979n       
+ xi155.n117__net17 =   1.8000        
+ xi155.n117__net7 =   7.3640n       
+ xi155.n117__sbuf_out =   1.8000        
+ xi155.n117__vddio1 =   1.8000        
+ xi155.n117__vss1 =   6.3810n       
+ xi155.n1180__net1 =  12.8909n       
+ xi155.n1180__sbuf_out =   1.8000        
+ xi155.n1181__net1 =  12.8811n       
+ xi155.n1181__sbuf_out =   1.8000        
+ xi155.n1182__net1 =  12.8816n       
+ xi155.n1182__sbuf_out =   1.8000        
+ xi155.n1183__net1 =  12.8816n       
+ xi155.n1183__sbuf_out =   1.8000        
+ xi155.n1184__net1 =  12.8825n       
+ xi155.n1184__sbuf_out =   1.8000        
+ xi155.n1185__net1 =  12.8737n       
+ xi155.n1185__sbuf_out =   1.8000        
+ xi155.n1186__net1 =  12.8742n       
+ xi155.n1186__sbuf_out =   1.8000        
+ xi155.n1187__net1 =  12.8751n       
+ xi155.n1187__sbuf_out =   1.8000        
+ xi155.n1188__net1 =  12.8742n       
+ xi155.n1188__sbuf_out =   1.8000        
+ xi155.n1189__net1 =  13.0530n       
+ xi155.n1189__sbuf_out =   1.8000        
+ xi155.n118__net1 =  12.8979n       
+ xi155.n118__net17 =   1.8000        
+ xi155.n118__net7 =   7.3648n       
+ xi155.n118__sbuf_out =   1.8000        
+ xi155.n118__vddio1 =   1.8000        
+ xi155.n118__vss1 =   6.3674n       
+ xi155.n1190__net1 =  13.0534n       
+ xi155.n1190__sbuf_out =   1.8000        
+ xi155.n1191__net1 =  13.0543n       
+ xi155.n1191__sbuf_out =   1.8000        
+ xi155.n1192__net1 =  13.0534n       
+ xi155.n1192__sbuf_out =   1.8000        
+ xi155.n1193__net1 =  13.0527n       
+ xi155.n1193__sbuf_out =   1.8000        
+ xi155.n1194__net1 =  13.0531n       
+ xi155.n1194__sbuf_out =   1.8000        
+ xi155.n1195__net1 =  13.0531n       
+ xi155.n1195__sbuf_out =   1.8000        
+ xi155.n1196__net1 =  13.0540n       
+ xi155.n1196__sbuf_out =   1.8000        
+ xi155.n1197__net1 =  13.0522n       
+ xi155.n1197__sbuf_out =   1.8000        
+ xi155.n1198__net1 =  13.0527n       
+ xi155.n1198__sbuf_out =   1.8000        
+ xi155.n1199__net1 =  13.0536n       
+ xi155.n1199__sbuf_out =   1.8000        
+ xi155.n119__net1 =  12.8979n       
+ xi155.n119__net17 =   1.8000        
+ xi155.n119__net7 =   7.3627n       
+ xi155.n119__sbuf_out =   1.8000        
+ xi155.n119__vddio1 =   1.8000        
+ xi155.n119__vss1 =   6.3562n       
+ xi155.n11__net1 =  12.8085n       
+ xi155.n11__net17 =   1.8000        
+ xi155.n11__net3 =   1.8000        
+ xi155.n11__net7 =   7.3358n       
+ xi155.n11__sbuf_out =   1.8000        
+ xi155.n11__vddio1 =   1.8000        
+ xi155.n11__vss1 = 400.8865p       
+ xi155.n1200__net1 =  13.0527n       
+ xi155.n1200__sbuf_out =   1.8000        
+ xi155.n1201__net1 =  13.0513n       
+ xi155.n1201__sbuf_out =   1.8000        
+ xi155.n1202__net1 =  13.0518n       
+ xi155.n1202__sbuf_out =   1.8000        
+ xi155.n1203__net1 =  13.0518n       
+ xi155.n1203__sbuf_out =   1.8000        
+ xi155.n1204__net1 =  13.0527n       
+ xi155.n1204__sbuf_out =   1.8000        
+ xi155.n1205__net1 =  13.0504n       
+ xi155.n1205__sbuf_out =   1.8000        
+ xi155.n1206__net1 =  13.0509n       
+ xi155.n1206__sbuf_out =   1.8000        
+ xi155.n1207__net1 =  13.0517n       
+ xi155.n1207__sbuf_out =   1.8000        
+ xi155.n1208__net1 =  13.0509n       
+ xi155.n1208__sbuf_out =   1.8000        
+ xi155.n1209__net1 =  13.0489n       
+ xi155.n1209__sbuf_out =   1.8000        
+ xi155.n120__net1 =  12.8988n       
+ xi155.n120__net17 =   1.8000        
+ xi155.n120__net7 =   7.3636n       
+ xi155.n120__sbuf_out =   1.8000        
+ xi155.n120__vddio1 =   1.8000        
+ xi155.n120__vss1 =   6.3495n       
+ xi155.n1210__net1 =  13.0494n       
+ xi155.n1210__sbuf_out =   1.8000        
+ xi155.n1211__net1 =  13.0494n       
+ xi155.n1211__sbuf_out =   1.8000        
+ xi155.n1212__net1 =  13.0503n       
+ xi155.n1212__sbuf_out =   1.8000        
+ xi155.n1213__net1 =  13.0475n       
+ xi155.n1213__sbuf_out =   1.8000        
+ xi155.n1214__net1 =  13.0480n       
+ xi155.n1214__sbuf_out =   1.8000        
+ xi155.n1215__net1 =  13.0489n       
+ xi155.n1215__sbuf_out =   1.8000        
+ xi155.n1216__net1 =  13.0480n       
+ xi155.n1216__sbuf_out =   1.8000        
+ xi155.n1217__net1 =  13.0454n       
+ xi155.n1217__sbuf_out =   1.8000        
+ xi155.n1218__net1 =  13.0459n       
+ xi155.n1218__sbuf_out =   1.8000        
+ xi155.n1219__net1 =  13.0459n       
+ xi155.n1219__sbuf_out =   1.8000        
+ xi155.n121__net1 =  12.8909n       
+ xi155.n121__net17 =   1.8000        
+ xi155.n121__net7 =   7.3608n       
+ xi155.n121__sbuf_out =   1.8000        
+ xi155.n121__vddio1 =   1.8000        
+ xi155.n121__vss1 =   6.3269n       
+ xi155.n1220__net1 =  13.0468n       
+ xi155.n1220__sbuf_out =   1.8000        
+ xi155.n1221__net1 =  13.0436n       
+ xi155.n1221__sbuf_out =   1.8000        
+ xi155.n1222__net1 =  13.0440n       
+ xi155.n1222__sbuf_out =   1.8000        
+ xi155.n1223__net1 =  13.0449n       
+ xi155.n1223__sbuf_out =   1.8000        
+ xi155.n1224__net1 =  13.0440n       
+ xi155.n1224__sbuf_out =   1.8000        
+ xi155.n1225__net1 =  13.0408n       
+ xi155.n1225__sbuf_out =   1.8000        
+ xi155.n1226__net1 =  13.0413n       
+ xi155.n1226__sbuf_out =   1.8000        
+ xi155.n1227__net1 =  13.0413n       
+ xi155.n1227__sbuf_out =   1.8000        
+ xi155.n1228__net1 =  13.0422n       
+ xi155.n1228__sbuf_out =   1.8000        
+ xi155.n1229__net1 =  13.0385n       
+ xi155.n1229__sbuf_out =   1.8000        
+ xi155.n122__net1 =  12.8910n       
+ xi155.n122__net17 =   1.8000        
+ xi155.n122__net7 =   7.3617n       
+ xi155.n122__sbuf_out =   1.8000        
+ xi155.n122__vddio1 =   1.8000        
+ xi155.n122__vss1 =   6.2826n       
+ xi155.n1230__net1 =  13.0390n       
+ xi155.n1230__sbuf_out =   1.8000        
+ xi155.n1231__net1 =  13.0399n       
+ xi155.n1231__sbuf_out =   1.8000        
+ xi155.n1232__net1 =  13.0390n       
+ xi155.n1232__sbuf_out =   1.8000        
+ xi155.n1233__net1 =  12.8285n       
+ xi155.n1233__sbuf_out =   1.8000        
+ xi155.n1234__net1 =  12.8276n       
+ xi155.n1234__sbuf_out =   1.8000        
+ xi155.n1235__net1 =  12.8271n       
+ xi155.n1235__sbuf_out =   1.8000        
+ xi155.n1236__net1 =  12.8276n       
+ xi155.n1236__sbuf_out =   1.8000        
+ xi155.n1237__net1 =  12.8197n       
+ xi155.n1237__sbuf_out =   1.8000        
+ xi155.n1238__net1 =  12.8197n       
+ xi155.n1238__sbuf_out =   1.8000        
+ xi155.n1239__net1 =  12.8192n       
+ xi155.n1239__sbuf_out =   1.8000        
+ xi155.n123__net1 =  12.8919n       
+ xi155.n123__net17 =   1.8000        
+ xi155.n123__net7 =   7.3583n       
+ xi155.n123__sbuf_out =   1.8000        
+ xi155.n123__vddio1 =   1.8000        
+ xi155.n123__vss1 =   6.5964n       
+ xi155.n1240__net1 =  12.8206n       
+ xi155.n1240__sbuf_out =   1.8000        
+ xi155.n1241__net1 =  12.8100n       
+ xi155.n1241__sbuf_out =   1.8000        
+ xi155.n1242__net1 =  12.8092n       
+ xi155.n1242__sbuf_out =   1.8000        
+ xi155.n1243__net1 =  12.8087n       
+ xi155.n1243__sbuf_out =   1.8000        
+ xi155.n1244__net1 =  12.8092n       
+ xi155.n1244__sbuf_out =   1.8000        
+ xi155.n1245__net1 =  12.8008n       
+ xi155.n1245__sbuf_out =   1.8000        
+ xi155.n1246__net1 =  12.8008n       
+ xi155.n1246__sbuf_out =   1.8000        
+ xi155.n1247__net1 =  12.8004n       
+ xi155.n1247__sbuf_out =   1.8000        
+ xi155.n1248__net1 =  12.8017n       
+ xi155.n1248__sbuf_out =   1.8000        
+ xi155.n1249__net1 =  12.7906n       
+ xi155.n1249__sbuf_out =   1.8000        
+ xi155.n124__net1 =  12.8910n       
+ xi155.n124__net17 =   1.8000        
+ xi155.n124__net7 =   7.3592n       
+ xi155.n124__sbuf_out =   1.8000        
+ xi155.n124__vddio1 =   1.8000        
+ xi155.n124__vss1 =   6.5966n       
+ xi155.n1250__net1 =  12.7897n       
+ xi155.n1250__sbuf_out =   1.8000        
+ xi155.n1251__net1 =  12.7892n       
+ xi155.n1251__sbuf_out =   1.8000        
+ xi155.n1252__net1 =  12.7897n       
+ xi155.n1252__sbuf_out =   1.8000        
+ xi155.n1253__net1 =  12.7809n       
+ xi155.n1253__sbuf_out =   1.8000        
+ xi155.n1254__net1 =  12.7809n       
+ xi155.n1254__sbuf_out =   1.8000        
+ xi155.n1255__net1 =  12.7804n       
+ xi155.n1255__sbuf_out =   1.8000        
+ xi155.n1256__net1 =  12.7818n       
+ xi155.n1256__sbuf_out =   1.8000        
+ xi155.n1257__net1 =  12.7701n       
+ xi155.n1257__sbuf_out =   1.8000        
+ xi155.n1258__net1 =  12.7692n       
+ xi155.n1258__sbuf_out =   1.8000        
+ xi155.n1259__net1 =  12.7688n       
+ xi155.n1259__sbuf_out =   1.8000        
+ xi155.n125__net1 =  12.8816n       
+ xi155.n125__net17 =   1.8000        
+ xi155.n125__net7 =   7.3551n       
+ xi155.n125__sbuf_out =   1.8000        
+ xi155.n125__vddio1 =   1.8000        
+ xi155.n125__vss1 =   6.5920n       
+ xi155.n1260__net1 =  12.7692n       
+ xi155.n1260__sbuf_out =   1.8000        
+ xi155.n1261__net1 =  12.7702n       
+ xi155.n1261__sbuf_out =   1.8000        
+ xi155.n1262__net1 =  12.7702n       
+ xi155.n1262__sbuf_out =   1.8000        
+ xi155.n1263__net1 =  12.7697n       
+ xi155.n1263__sbuf_out =   1.8000        
+ xi155.n1264__net1 =  12.7711n       
+ xi155.n1264__sbuf_out =   1.8000        
+ xi155.n1265__net1 =  12.7719n       
+ xi155.n1265__sbuf_out =   1.8000        
+ xi155.n1266__net1 =  12.7711n       
+ xi155.n1266__sbuf_out =   1.8000        
+ xi155.n1267__net1 =  12.7706n       
+ xi155.n1267__sbuf_out =   1.8000        
+ xi155.n1268__net1 =  12.7711n       
+ xi155.n1268__sbuf_out =   1.8000        
+ xi155.n1269__net1 =  12.7715n       
+ xi155.n1269__sbuf_out =   1.8000        
+ xi155.n126__net1 =  12.8816n       
+ xi155.n126__net17 =   1.8000        
+ xi155.n126__net7 =   7.3560n       
+ xi155.n126__sbuf_out =   1.8000        
+ xi155.n126__vddio1 =   1.8000        
+ xi155.n126__vss1 =   6.5921n       
+ xi155.n1270__net1 =  12.7715n       
+ xi155.n1270__sbuf_out =   1.8000        
+ xi155.n1271__net1 =  12.7710n       
+ xi155.n1271__sbuf_out =   1.8000        
+ xi155.n1272__net1 =  12.7724n       
+ xi155.n1272__sbuf_out =   1.8000        
+ xi155.n1273__net1 =  12.7727n       
+ xi155.n1273__sbuf_out =   1.8000        
+ xi155.n1274__net1 =  12.7718n       
+ xi155.n1274__sbuf_out =   1.8000        
+ xi155.n1275__net1 =  12.7713n       
+ xi155.n1275__sbuf_out =   1.8000        
+ xi155.n1276__net1 =  12.7718n       
+ xi155.n1276__sbuf_out =   1.8000        
+ xi155.n1277__net1 =  13.0240n       
+ xi155.n1277__sbuf_out =   1.8000        
+ xi155.n1278__net1 =  13.0231n       
+ xi155.n1278__sbuf_out =   1.8000        
+ xi155.n1279__net1 =  13.0227n       
+ xi155.n1279__sbuf_out =   1.8000        
+ xi155.n127__net1 =  12.8816n       
+ xi155.n127__net17 =   1.8000        
+ xi155.n127__net7 =   7.3513n       
+ xi155.n127__sbuf_out =   1.8000        
+ xi155.n127__vddio1 =   1.8000        
+ xi155.n127__vss1 =   6.5864n       
+ xi155.n1280__net1 =  13.0231n       
+ xi155.n1280__sbuf_out =   1.8000        
+ xi155.n1281__net1 =  13.0204n       
+ xi155.n1281__sbuf_out =   1.8000        
+ xi155.n1282__net1 =  13.0204n       
+ xi155.n1282__sbuf_out =   1.8000        
+ xi155.n1283__net1 =  13.0199n       
+ xi155.n1283__sbuf_out =   1.8000        
+ xi155.n1284__net1 =  13.0213n       
+ xi155.n1284__sbuf_out =   1.8000        
+ xi155.n1285__net1 =  13.0173n       
+ xi155.n1285__sbuf_out =   1.8000        
+ xi155.n1286__net1 =  13.0165n       
+ xi155.n1286__sbuf_out =   1.8000        
+ xi155.n1287__net1 =  13.0160n       
+ xi155.n1287__sbuf_out =   1.8000        
+ xi155.n1288__net1 =  13.0165n       
+ xi155.n1288__sbuf_out =   1.8000        
+ xi155.n1289__net1 =  13.0132n       
+ xi155.n1289__sbuf_out =   1.8000        
+ xi155.n128__net1 =  12.8825n       
+ xi155.n128__net17 =   1.8000        
+ xi155.n128__net7 =   7.3522n       
+ xi155.n128__sbuf_out =   1.8000        
+ xi155.n128__vddio1 =   1.8000        
+ xi155.n128__vss1 =   6.5865n       
+ xi155.n1290__net1 =  13.0132n       
+ xi155.n1290__sbuf_out =   1.8000        
+ xi155.n1291__net1 =  13.0127n       
+ xi155.n1291__sbuf_out =   1.8000        
+ xi155.n1292__net1 =  13.0141n       
+ xi155.n1292__sbuf_out =   1.8000        
+ xi155.n1293__net1 =  13.0096n       
+ xi155.n1293__sbuf_out =   1.8000        
+ xi155.n1294__net1 =  13.0087n       
+ xi155.n1294__sbuf_out =   1.8000        
+ xi155.n1295__net1 =  13.0082n       
+ xi155.n1295__sbuf_out =   1.8000        
+ xi155.n1296__net1 =  13.0087n       
+ xi155.n1296__sbuf_out =   1.8000        
+ xi155.n1297__net1 =  13.0050n       
+ xi155.n1297__sbuf_out =   1.8000        
+ xi155.n1298__net1 =  13.0050n       
+ xi155.n1298__sbuf_out =   1.8000        
+ xi155.n1299__net1 =  13.0045n       
+ xi155.n1299__sbuf_out =   1.8000        
+ xi155.n129__net1 =  12.8742n       
+ xi155.n129__net17 =   1.8000        
+ xi155.n129__net7 =   7.3469n       
+ xi155.n129__sbuf_out =   1.8000        
+ xi155.n129__vddio1 =   1.8000        
+ xi155.n129__vss1 =   6.5790n       
+ xi155.n12__net1 =  12.8090n       
+ xi155.n12__net17 =   1.8000        
+ xi155.n12__net3 =   1.8000        
+ xi155.n12__net7 =   7.3294n       
+ xi155.n12__sbuf_out =   1.8000        
+ xi155.n12__vddio1 =   1.8000        
+ xi155.n12__vss1 = 121.8668p       
+ xi155.n1300__net1 =  13.0059n       
+ xi155.n1300__sbuf_out =   1.8000        
+ xi155.n1301__net1 =  13.0008n       
+ xi155.n1301__sbuf_out =   1.8000        
+ xi155.n1302__net1 =  12.9999n       
+ xi155.n1302__sbuf_out =   1.8000        
+ xi155.n1303__net1 =  12.9994n       
+ xi155.n1303__sbuf_out =   1.8000        
+ xi155.n1304__net1 =  12.9999n       
+ xi155.n1304__sbuf_out =   1.8000        
+ xi155.n1305__net1 =  12.9958n       
+ xi155.n1305__sbuf_out =   1.8000        
+ xi155.n1306__net1 =  12.9958n       
+ xi155.n1306__sbuf_out =   1.8000        
+ xi155.n1307__net1 =  12.9953n       
+ xi155.n1307__sbuf_out =   1.8000        
+ xi155.n1308__net1 =  12.9967n       
+ xi155.n1308__sbuf_out =   1.8000        
+ xi155.n1309__net1 =  12.9909n       
+ xi155.n1309__sbuf_out =   1.8000        
+ xi155.n130__net1 =  12.8742n       
+ xi155.n130__net17 =   1.8000        
+ xi155.n130__net7 =   7.3478n       
+ xi155.n130__sbuf_out =   1.8000        
+ xi155.n130__vddio1 =   1.8000        
+ xi155.n130__vss1 =   6.5791n       
+ xi155.n1310__net1 =  12.9901n       
+ xi155.n1310__sbuf_out =   1.8000        
+ xi155.n1311__net1 =  12.9896n       
+ xi155.n1311__sbuf_out =   1.8000        
+ xi155.n1312__net1 =  12.9901n       
+ xi155.n1312__sbuf_out =   1.8000        
+ xi155.n1313__net1 =  12.9854n       
+ xi155.n1313__sbuf_out =   1.8000        
+ xi155.n1314__net1 =  12.9854n       
+ xi155.n1314__sbuf_out =   1.8000        
+ xi155.n1315__net1 =  12.9850n       
+ xi155.n1315__sbuf_out =   1.8000        
+ xi155.n1316__net1 =  12.9863n       
+ xi155.n1316__sbuf_out =   1.8000        
+ xi155.n1317__net1 =  12.9800n       
+ xi155.n1317__sbuf_out =   1.8000        
+ xi155.n1318__net1 =  12.9791n       
+ xi155.n1318__sbuf_out =   1.8000        
+ xi155.n1319__net1 =  12.9786n       
+ xi155.n1319__sbuf_out =   1.8000        
+ xi155.n131__net1 =  12.8751n       
+ xi155.n131__net17 =   1.8000        
+ xi155.n131__net7 =   7.3418n       
+ xi155.n131__sbuf_out =   1.8000        
+ xi155.n131__vddio1 =   1.8000        
+ xi155.n131__vss1 =   6.5687n       
+ xi155.n1320__net1 =  12.9791n       
+ xi155.n1320__sbuf_out =   1.8000        
+ xi155.n1321__net1 =  12.9467n       
+ xi155.n1321__sbuf_out =   1.8000        
+ xi155.n1322__net1 =  12.9472n       
+ xi155.n1322__sbuf_out =   1.8000        
+ xi155.n1323__net1 =  12.9481n       
+ xi155.n1323__sbuf_out =   1.8000        
+ xi155.n1324__net1 =  12.9472n       
+ xi155.n1324__sbuf_out =   1.8000        
+ xi155.n1325__net1 =  12.9398n       
+ xi155.n1325__sbuf_out =   1.8000        
+ xi155.n1326__net1 =  12.9402n       
+ xi155.n1326__sbuf_out =   1.8000        
+ xi155.n1327__net1 =  12.9402n       
+ xi155.n1327__sbuf_out =   1.8000        
+ xi155.n1328__net1 =  12.9411n       
+ xi155.n1328__sbuf_out =   1.8000        
+ xi155.n1329__net1 =  12.9342n       
+ xi155.n1329__sbuf_out =   1.8000        
+ xi155.n132__net1 =  12.8742n       
+ xi155.n132__net17 =   1.8000        
+ xi155.n132__net7 =   7.3427n       
+ xi155.n132__sbuf_out =   1.8000        
+ xi155.n132__vddio1 =   1.8000        
+ xi155.n132__vss1 =   6.5688n       
+ xi155.n1330__net1 =  12.9347n       
+ xi155.n1330__sbuf_out =   1.8000        
+ xi155.n1331__net1 =  12.9356n       
+ xi155.n1331__sbuf_out =   1.8000        
+ xi155.n1332__net1 =  12.9347n       
+ xi155.n1332__sbuf_out =   1.8000        
+ xi155.n1333__net1 =  12.9267n       
+ xi155.n1333__sbuf_out =   1.8000        
+ xi155.n1334__net1 =  12.9272n       
+ xi155.n1334__sbuf_out =   1.8000        
+ xi155.n1335__net1 =  12.9272n       
+ xi155.n1335__sbuf_out =   1.8000        
+ xi155.n1336__net1 =  12.9281n       
+ xi155.n1336__sbuf_out =   1.8000        
+ xi155.n1337__net1 =  12.9207n       
+ xi155.n1337__sbuf_out =   1.8000        
+ xi155.n1338__net1 =  12.9212n       
+ xi155.n1338__sbuf_out =   1.8000        
+ xi155.n1339__net1 =  12.9221n       
+ xi155.n1339__sbuf_out =   1.8000        
+ xi155.n133__net1 =  13.0535n       
+ xi155.n133__net17 =   1.8000        
+ xi155.n133__net7 =   7.3362n       
+ xi155.n133__sbuf_out =   1.8000        
+ xi155.n133__vddio1 =   1.8000        
+ xi155.n133__vss1 =   6.5554n       
+ xi155.n1340__net1 =  12.9212n       
+ xi155.n1340__sbuf_out =   1.8000        
+ xi155.n1341__net1 =  12.9126n       
+ xi155.n1341__sbuf_out =   1.8000        
+ xi155.n1342__net1 =  12.9131n       
+ xi155.n1342__sbuf_out =   1.8000        
+ xi155.n1343__net1 =  12.9131n       
+ xi155.n1343__sbuf_out =   1.8000        
+ xi155.n1344__net1 =  12.9139n       
+ xi155.n1344__sbuf_out =   1.8000        
+ xi155.n1345__net1 =  12.9061n       
+ xi155.n1345__sbuf_out =   1.8000        
+ xi155.n1346__net1 =  12.9066n       
+ xi155.n1346__sbuf_out =   1.8000        
+ xi155.n1347__net1 =  12.9075n       
+ xi155.n1347__sbuf_out =   1.8000        
+ xi155.n1348__net1 =  12.9066n       
+ xi155.n1348__sbuf_out =   1.8000        
+ xi155.n1349__net1 =  12.8974n       
+ xi155.n1349__sbuf_out =   1.8000        
+ xi155.n134__net1 =  13.0535n       
+ xi155.n134__net17 =   1.8000        
+ xi155.n134__net7 =   7.3370n       
+ xi155.n134__sbuf_out =   1.8000        
+ xi155.n134__vddio1 =   1.8000        
+ xi155.n134__vss1 =   6.5555n       
+ xi155.n1350__net1 =  12.8978n       
+ xi155.n1350__sbuf_out =   1.8000        
+ xi155.n1351__net1 =  12.8978n       
+ xi155.n1351__sbuf_out =   1.8000        
+ xi155.n1352__net1 =  12.8987n       
+ xi155.n1352__sbuf_out =   1.8000        
+ xi155.n1353__net1 =  12.8904n       
+ xi155.n1353__sbuf_out =   1.8000        
+ xi155.n1354__net1 =  12.8909n       
+ xi155.n1354__sbuf_out =   1.8000        
+ xi155.n1355__net1 =  12.8918n       
+ xi155.n1355__sbuf_out =   1.8000        
+ xi155.n1356__net1 =  12.8909n       
+ xi155.n1356__sbuf_out =   1.8000        
+ xi155.n1357__net1 =  12.8811n       
+ xi155.n1357__sbuf_out =   1.8000        
+ xi155.n1358__net1 =  12.8816n       
+ xi155.n1358__sbuf_out =   1.8000        
+ xi155.n1359__net1 =  12.8816n       
+ xi155.n1359__sbuf_out =   1.8000        
+ xi155.n135__net1 =  13.0544n       
+ xi155.n135__net17 =   1.8000        
+ xi155.n135__net7 =   7.3298n       
+ xi155.n135__sbuf_out =   1.8000        
+ xi155.n135__vddio1 =   1.8000        
+ xi155.n135__vss1 =   6.5380n       
+ xi155.n1360__net1 =  12.8825n       
+ xi155.n1360__sbuf_out =   1.8000        
+ xi155.n1361__net1 =  12.8737n       
+ xi155.n1361__sbuf_out =   1.8000        
+ xi155.n1362__net1 =  12.8742n       
+ xi155.n1362__sbuf_out =   1.8000        
+ xi155.n1363__net1 =  12.8751n       
+ xi155.n1363__sbuf_out =   1.8000        
+ xi155.n1364__net1 =  12.8742n       
+ xi155.n1364__sbuf_out =   1.8000        
+ xi155.n1365__net1 =  13.0529n       
+ xi155.n1365__sbuf_out =   1.8000        
+ xi155.n1366__net1 =  13.0534n       
+ xi155.n1366__sbuf_out =   1.8000        
+ xi155.n1367__net1 =  13.0543n       
+ xi155.n1367__sbuf_out =   1.8000        
+ xi155.n1368__net1 =  13.0534n       
+ xi155.n1368__sbuf_out =   1.8000        
+ xi155.n1369__net1 =  13.0526n       
+ xi155.n1369__sbuf_out =   1.8000        
+ xi155.n136__net1 =  13.0535n       
+ xi155.n136__net17 =   1.8000        
+ xi155.n136__net7 =   7.3306n       
+ xi155.n136__sbuf_out =   1.8000        
+ xi155.n136__vddio1 =   1.8000        
+ xi155.n136__vss1 =   6.5381n       
+ xi155.n1370__net1 =  13.0531n       
+ xi155.n1370__sbuf_out =   1.8000        
+ xi155.n1371__net1 =  13.0531n       
+ xi155.n1371__sbuf_out =   1.8000        
+ xi155.n1372__net1 =  13.0540n       
+ xi155.n1372__sbuf_out =   1.8000        
+ xi155.n1373__net1 =  13.0522n       
+ xi155.n1373__sbuf_out =   1.8000        
+ xi155.n1374__net1 =  13.0527n       
+ xi155.n1374__sbuf_out =   1.8000        
+ xi155.n1375__net1 =  13.0536n       
+ xi155.n1375__sbuf_out =   1.8000        
+ xi155.n1376__net1 =  13.0527n       
+ xi155.n1376__sbuf_out =   1.8000        
+ xi155.n1377__net1 =  13.0513n       
+ xi155.n1377__sbuf_out =   1.8000        
+ xi155.n1378__net1 =  13.0518n       
+ xi155.n1378__sbuf_out =   1.8000        
+ xi155.n1379__net1 =  13.0518n       
+ xi155.n1379__sbuf_out =   1.8000        
+ xi155.n137__net1 =  13.0532n       
+ xi155.n137__net17 =   1.8000        
+ xi155.n137__net7 =   7.3854n       
+ xi155.n137__sbuf_out =   1.8000        
+ xi155.n137__vddio1 =   1.8000        
+ xi155.n137__vss1 =   6.4229n       
+ xi155.n1380__net1 =  13.0527n       
+ xi155.n1380__sbuf_out =   1.8000        
+ xi155.n1381__net1 =  13.0504n       
+ xi155.n1381__sbuf_out =   1.8000        
+ xi155.n1382__net1 =  13.0508n       
+ xi155.n1382__sbuf_out =   1.8000        
+ xi155.n1383__net1 =  13.0517n       
+ xi155.n1383__sbuf_out =   1.8000        
+ xi155.n1384__net1 =  13.0508n       
+ xi155.n1384__sbuf_out =   1.8000        
+ xi155.n1385__net1 =  13.0489n       
+ xi155.n1385__sbuf_out =   1.8000        
+ xi155.n1386__net1 =  13.0493n       
+ xi155.n1386__sbuf_out =   1.8000        
+ xi155.n1387__net1 =  13.0493n       
+ xi155.n1387__sbuf_out =   1.8000        
+ xi155.n1388__net1 =  13.0502n       
+ xi155.n1388__sbuf_out =   1.8000        
+ xi155.n1389__net1 =  13.0475n       
+ xi155.n1389__sbuf_out =   1.8000        
+ xi155.n138__net1 =  13.0532n       
+ xi155.n138__net17 =   1.8000        
+ xi155.n138__net7 =   7.3224n       
+ xi155.n138__sbuf_out =   1.8000        
+ xi155.n138__vddio1 =   1.8000        
+ xi155.n138__vss1 =   6.4230n       
+ xi155.n1390__net1 =  13.0480n       
+ xi155.n1390__sbuf_out =   1.8000        
+ xi155.n1391__net1 =  13.0488n       
+ xi155.n1391__sbuf_out =   1.8000        
+ xi155.n1392__net1 =  13.0480n       
+ xi155.n1392__sbuf_out =   1.8000        
+ xi155.n1393__net1 =  13.0454n       
+ xi155.n1393__sbuf_out =   1.8000        
+ xi155.n1394__net1 =  13.0459n       
+ xi155.n1394__sbuf_out =   1.8000        
+ xi155.n1395__net1 =  13.0459n       
+ xi155.n1395__sbuf_out =   1.8000        
+ xi155.n1396__net1 =  13.0468n       
+ xi155.n1396__sbuf_out =   1.8000        
+ xi155.n1397__net1 =  13.0435n       
+ xi155.n1397__sbuf_out =   1.8000        
+ xi155.n1398__net1 =  13.0440n       
+ xi155.n1398__sbuf_out =   1.8000        
+ xi155.n1399__net1 =  13.0449n       
+ xi155.n1399__sbuf_out =   1.8000        
+ xi155.n139__net1 =  13.0532n       
+ xi155.n139__net17 =   1.8000        
+ xi155.n139__net7 =   7.3220n       
+ xi155.n139__sbuf_out =   1.8000        
+ xi155.n139__vss1 =   5.2464n       
+ xi155.n13__net1 =  12.8007n       
+ xi155.n13__net17 =   1.8000        
+ xi155.n13__net3 =   1.8000        
+ xi155.n13__net7 =   7.3281n       
+ xi155.n13__sbuf_out =   1.8000        
+ xi155.n1400__net1 =  13.0440n       
+ xi155.n1400__sbuf_out =   1.8000        
+ xi155.n1401__net1 =  13.0408n       
+ xi155.n1401__sbuf_out =   1.8000        
+ xi155.n1402__net1 =  13.0413n       
+ xi155.n1402__sbuf_out =   1.8000        
+ xi155.n1403__net1 =  13.0413n       
+ xi155.n1403__sbuf_out =   1.8000        
+ xi155.n1404__net1 =  13.0422n       
+ xi155.n1404__sbuf_out =   1.8000        
+ xi155.n1405__net1 =  13.0385n       
+ xi155.n1405__sbuf_out =   1.8000        
+ xi155.n1406__net1 =  13.0390n       
+ xi155.n1406__sbuf_out =   1.8000        
+ xi155.n1407__net1 =  13.0399n       
+ xi155.n1407__sbuf_out =   1.8000        
+ xi155.n1408__net1 =  13.0390n       
+ xi155.n1408__sbuf_out =   1.8000        
+ xi155.n1409__net1 =  12.8285n       
+ xi155.n1409__sbuf_out =   1.8000        
+ xi155.n140__net1 =  13.0541n       
+ xi155.n140__net17 =   1.8000        
+ xi155.n140__net7 =   7.3215n       
+ xi155.n140__sbuf_out =   1.8000        
+ xi155.n140__vddio1 =   1.8000        
+ xi155.n140__vss1 =   5.2759n       
+ xi155.n1410__net1 =  12.8276n       
+ xi155.n1410__sbuf_out =   1.8000        
+ xi155.n1411__net1 =  12.8271n       
+ xi155.n1411__sbuf_out =   1.8000        
+ xi155.n1412__net1 =  12.8276n       
+ xi155.n1412__sbuf_out =   1.8000        
+ xi155.n1413__net1 =  12.8197n       
+ xi155.n1413__sbuf_out =   1.8000        
+ xi155.n1414__net1 =  12.8197n       
+ xi155.n1414__sbuf_out =   1.8000        
+ xi155.n1415__net1 =  12.8192n       
+ xi155.n1415__sbuf_out =   1.8000        
+ xi155.n1416__net1 =  12.8206n       
+ xi155.n1416__sbuf_out =   1.8000        
+ xi155.n1417__net1 =  12.8101n       
+ xi155.n1417__sbuf_out =   1.8000        
+ xi155.n1418__net1 =  12.8092n       
+ xi155.n1418__sbuf_out =   1.8000        
+ xi155.n1419__net1 =  12.8087n       
+ xi155.n1419__sbuf_out =   1.8000        
+ xi155.n141__net1 =  13.0527n       
+ xi155.n141__net17 =   1.8000        
+ xi155.n141__net7 =   7.3210n       
+ xi155.n141__sbuf_out =   1.8000        
+ xi155.n141__vddio1 =   1.8000        
+ xi155.n141__vss1 =   5.2732n       
+ xi155.n1420__net1 =  12.8092n       
+ xi155.n1420__sbuf_out =   1.8000        
+ xi155.n1421__net1 =  12.8008n       
+ xi155.n1421__sbuf_out =   1.8000        
+ xi155.n1422__net1 =  12.8008n       
+ xi155.n1422__sbuf_out =   1.8000        
+ xi155.n1423__net1 =  12.8004n       
+ xi155.n1423__sbuf_out =   1.8000        
+ xi155.n1424__net1 =  12.8017n       
+ xi155.n1424__sbuf_out =   1.8000        
+ xi155.n1425__net1 =  12.7906n       
+ xi155.n1425__sbuf_out =   1.8000        
+ xi155.n1426__net1 =  12.7897n       
+ xi155.n1426__sbuf_out =   1.8000        
+ xi155.n1427__net1 =  12.7892n       
+ xi155.n1427__sbuf_out =   1.8000        
+ xi155.n1428__net1 =  12.7897n       
+ xi155.n1428__sbuf_out =   1.8000        
+ xi155.n1429__net1 =  12.7809n       
+ xi155.n1429__sbuf_out =   1.8000        
+ xi155.n142__net1 =  13.0527n       
+ xi155.n142__net17 =   1.8000        
+ xi155.n142__net7 =   7.3206n       
+ xi155.n142__sbuf_out =   1.8000        
+ xi155.n142__vddio1 =   1.8000        
+ xi155.n142__vss1 =   5.2668n       
+ xi155.n1430__net1 =  12.7809n       
+ xi155.n1430__sbuf_out =   1.8000        
+ xi155.n1431__net1 =  12.7804n       
+ xi155.n1431__sbuf_out =   1.8000        
+ xi155.n1432__net1 =  12.7818n       
+ xi155.n1432__sbuf_out =   1.8000        
+ xi155.n1433__net1 =  12.7701n       
+ xi155.n1433__sbuf_out =   1.8000        
+ xi155.n1434__net1 =  12.7693n       
+ xi155.n1434__sbuf_out =   1.8000        
+ xi155.n1435__net1 =  12.7688n       
+ xi155.n1435__sbuf_out =   1.8000        
+ xi155.n1436__net1 =  12.7693n       
+ xi155.n1436__sbuf_out =   1.8000        
+ xi155.n1437__net1 =  12.7702n       
+ xi155.n1437__sbuf_out =   1.8000        
+ xi155.n1438__net1 =  12.7702n       
+ xi155.n1438__sbuf_out =   1.8000        
+ xi155.n1439__net1 =  12.7697n       
+ xi155.n1439__sbuf_out =   1.8000        
+ xi155.n143__net1 =  13.0536n       
+ xi155.n143__net17 =   1.8000        
+ xi155.n143__net7 =   7.3204n       
+ xi155.n143__sbuf_out =   1.8000        
+ xi155.n143__vddio1 =   1.8000        
+ xi155.n143__vss1 =   5.2644n       
+ xi155.n1440__net1 =  12.7711n       
+ xi155.n1440__sbuf_out =   1.8000        
+ xi155.n1441__net1 =  12.7720n       
+ xi155.n1441__sbuf_out =   1.8000        
+ xi155.n1442__net1 =  12.7711n       
+ xi155.n1442__sbuf_out =   1.8000        
+ xi155.n1443__net1 =  12.7706n       
+ xi155.n1443__sbuf_out =   1.8000        
+ xi155.n1444__net1 =  12.7711n       
+ xi155.n1444__sbuf_out =   1.8000        
+ xi155.n1445__net1 =  12.7715n       
+ xi155.n1445__sbuf_out =   1.8000        
+ xi155.n1446__net1 =  12.7715n       
+ xi155.n1446__sbuf_out =   1.8000        
+ xi155.n1447__net1 =  12.7711n       
+ xi155.n1447__sbuf_out =   1.8000        
+ xi155.n1448__net1 =  12.7724n       
+ xi155.n1448__sbuf_out =   1.8000        
+ xi155.n1449__net1 =  12.7727n       
+ xi155.n1449__sbuf_out =   1.8000        
+ xi155.n144__net1 =  13.0527n       
+ xi155.n144__net17 =   1.8000        
+ xi155.n144__net7 =   7.1156n       
+ xi155.n144__sbuf_out =   1.8000        
+ xi155.n144__vddio1 =   1.8000        
+ xi155.n144__vss1 =   5.2580n       
+ xi155.n1450__net1 =  12.7718n       
+ xi155.n1450__sbuf_out =   1.8000        
+ xi155.n1451__net1 =  12.7714n       
+ xi155.n1451__sbuf_out =   1.8000        
+ xi155.n1452__net1 =  12.7718n       
+ xi155.n1452__sbuf_out =   1.8000        
+ xi155.n1453__net1 =  13.0240n       
+ xi155.n1453__sbuf_out =   1.8000        
+ xi155.n1454__net1 =  13.0232n       
+ xi155.n1454__sbuf_out =   1.8000        
+ xi155.n1455__net1 =  13.0227n       
+ xi155.n1455__sbuf_out =   1.8000        
+ xi155.n1456__net1 =  13.0232n       
+ xi155.n1456__sbuf_out =   1.8000        
+ xi155.n1457__net1 =  13.0204n       
+ xi155.n1457__sbuf_out =   1.8000        
+ xi155.n1458__net1 =  13.0204n       
+ xi155.n1458__sbuf_out =   1.8000        
+ xi155.n1459__net1 =  13.0199n       
+ xi155.n1459__sbuf_out =   1.8000        
+ xi155.n145__net1 =  13.0518n       
+ xi155.n145__net17 =   1.8000        
+ xi155.n145__net7 =   7.1442n       
+ xi155.n145__sbuf_out =   1.8000        
+ xi155.n145__vddio1 =   1.8000        
+ xi155.n145__vss1 =   5.2457n       
+ xi155.n1460__net1 =  13.0213n       
+ xi155.n1460__sbuf_out =   1.8000        
+ xi155.n1461__net1 =  13.0174n       
+ xi155.n1461__sbuf_out =   1.8000        
+ xi155.n1462__net1 =  13.0165n       
+ xi155.n1462__sbuf_out =   1.8000        
+ xi155.n1463__net1 =  13.0160n       
+ xi155.n1463__sbuf_out =   1.8000        
+ xi155.n1464__net1 =  13.0165n       
+ xi155.n1464__sbuf_out =   1.8000        
+ xi155.n1465__net1 =  13.0132n       
+ xi155.n1465__sbuf_out =   1.8000        
+ xi155.n1466__net1 =  13.0132n       
+ xi155.n1466__sbuf_out =   1.8000        
+ xi155.n1467__net1 =  13.0128n       
+ xi155.n1467__sbuf_out =   1.8000        
+ xi155.n1468__net1 =  13.0141n       
+ xi155.n1468__sbuf_out =   1.8000        
+ xi155.n1469__net1 =  13.0096n       
+ xi155.n1469__sbuf_out =   1.8000        
+ xi155.n146__net1 =  13.0518n       
+ xi155.n146__net17 =   1.8000        
+ xi155.n146__net7 =   7.3229n       
+ xi155.n146__sbuf_out =   1.8000        
+ xi155.n146__vddio1 =   1.8000        
+ xi155.n146__vss1 =   5.2297n       
+ xi155.n1470__net1 =  13.0087n       
+ xi155.n1470__sbuf_out =   1.8000        
+ xi155.n1471__net1 =  13.0083n       
+ xi155.n1471__sbuf_out =   1.8000        
+ xi155.n1472__net1 =  13.0087n       
+ xi155.n1472__sbuf_out =   1.8000        
+ xi155.n1473__net1 =  13.0050n       
+ xi155.n1473__sbuf_out =   1.8000        
+ xi155.n1474__net1 =  13.0050n       
+ xi155.n1474__sbuf_out =   1.8000        
+ xi155.n1475__net1 =  13.0046n       
+ xi155.n1475__sbuf_out =   1.8000        
+ xi155.n1476__net1 =  13.0059n       
+ xi155.n1476__sbuf_out =   1.8000        
+ xi155.n1477__net1 =  13.0008n       
+ xi155.n1477__sbuf_out =   1.8000        
+ xi155.n1478__net1 =  12.9999n       
+ xi155.n1478__sbuf_out =   1.8000        
+ xi155.n1479__net1 =  12.9995n       
+ xi155.n1479__sbuf_out =   1.8000        
+ xi155.n147__net1 =  13.0518n       
+ xi155.n147__net17 =   1.8000        
+ xi155.n147__net7 =   7.3232n       
+ xi155.n147__sbuf_out =   1.8000        
+ xi155.n147__vddio1 =   1.8000        
+ xi155.n147__vss1 =   5.2166n       
+ xi155.n1480__net1 =  12.9999n       
+ xi155.n1480__sbuf_out =   1.8000        
+ xi155.n1481__net1 =  12.9958n       
+ xi155.n1481__sbuf_out =   1.8000        
+ xi155.n1482__net1 =  12.9958n       
+ xi155.n1482__sbuf_out =   1.8000        
+ xi155.n1483__net1 =  12.9953n       
+ xi155.n1483__sbuf_out =   1.8000        
+ xi155.n1484__net1 =  12.9967n       
+ xi155.n1484__sbuf_out =   1.8000        
+ xi155.n1485__net1 =  12.9910n       
+ xi155.n1485__sbuf_out =   1.8000        
+ xi155.n1486__net1 =  12.9901n       
+ xi155.n1486__sbuf_out =   1.8000        
+ xi155.n1487__net1 =  12.9896n       
+ xi155.n1487__sbuf_out =   1.8000        
+ xi155.n1488__net1 =  12.9901n       
+ xi155.n1488__sbuf_out =   1.8000        
+ xi155.n1489__net1 =  12.9855n       
+ xi155.n1489__sbuf_out =   1.8000        
+ xi155.n148__net1 =  13.0527n       
+ xi155.n148__net17 =   1.8000        
+ xi155.n148__sbuf_out =   1.8000        
+ xi155.n148__vddio1 =   1.8000        
+ xi155.n148__vss1 =   5.2087n       
+ xi155.n1490__net1 =  12.9855n       
+ xi155.n1490__sbuf_out =   1.8000        
+ xi155.n1491__net1 =  12.9850n       
+ xi155.n1491__sbuf_out =   1.8000        
+ xi155.n1492__net1 =  12.9863n       
+ xi155.n1492__sbuf_out =   1.8000        
+ xi155.n1493__net1 =  12.9800n       
+ xi155.n1493__sbuf_out =   1.8000        
+ xi155.n1494__net1 =  12.9791n       
+ xi155.n1494__sbuf_out =   1.8000        
+ xi155.n1495__net1 =  12.9787n       
+ xi155.n1495__sbuf_out =   1.8000        
+ xi155.n1496__net1 =  12.9791n       
+ xi155.n1496__sbuf_out =   1.8000        
+ xi155.n1497__net1 =  12.9467n       
+ xi155.n1497__sbuf_out =   1.8000        
+ xi155.n1498__net1 =  12.9472n       
+ xi155.n1498__sbuf_out =   1.8000        
+ xi155.n1499__net1 =  12.9480n       
+ xi155.n1499__sbuf_out =   1.8000        
+ xi155.n149__net1 =  13.0509n       
+ xi155.n149__net17 =   1.8000        
+ xi155.n149__net7 =   7.1396n       
+ xi155.n149__sbuf_out =   1.8000        
+ xi155.n149__vddio1 =   1.8000        
+ xi155.n149__vss1 =   5.1895n       
+ xi155.n14__net1 =  12.8007n       
+ xi155.n14__net17 =   1.8000        
+ xi155.n14__net3 =   1.8000        
+ xi155.n14__net7 =   7.3651n       
+ xi155.n14__sbuf_out =   1.8000        
+ xi155.n14__vddio1 =   1.8000        
+ xi155.n14__vss1 =  65.7394p       
+ xi155.n1500__net1 =  12.9472n       
+ xi155.n1500__sbuf_out =   1.8000        
+ xi155.n1501__net1 =  12.9397n       
+ xi155.n1501__sbuf_out =   1.8000        
+ xi155.n1502__net1 =  12.9402n       
+ xi155.n1502__sbuf_out =   1.8000        
+ xi155.n1503__net1 =  12.9402n       
+ xi155.n1503__sbuf_out =   1.8000        
+ xi155.n1504__net1 =  12.9411n       
+ xi155.n1504__sbuf_out =   1.8000        
+ xi155.n1505__net1 =  12.9342n       
+ xi155.n1505__sbuf_out =   1.8000        
+ xi155.n1506__net1 =  12.9347n       
+ xi155.n1506__sbuf_out =   1.8000        
+ xi155.n1507__net1 =  12.9356n       
+ xi155.n1507__sbuf_out =   1.8000        
+ xi155.n1508__net1 =  12.9347n       
+ xi155.n1508__sbuf_out =   1.8000        
+ xi155.n1509__net1 =  12.9267n       
+ xi155.n1509__sbuf_out =   1.8000        
+ xi155.n150__net1 =  13.0509n       
+ xi155.n150__net17 =   1.8000        
+ xi155.n150__net7 =   7.3849n       
+ xi155.n150__sbuf_out =   1.8000        
+ xi155.n150__vddio1 =   1.8000        
+ xi155.n150__vss1 =   5.2330n       
+ xi155.n1510__net1 =  12.9272n       
+ xi155.n1510__sbuf_out =   1.8000        
+ xi155.n1511__net1 =  12.9272n       
+ xi155.n1511__sbuf_out =   1.8000        
+ xi155.n1512__net1 =  12.9281n       
+ xi155.n1512__sbuf_out =   1.8000        
+ xi155.n1513__net1 =  12.9207n       
+ xi155.n1513__sbuf_out =   1.8000        
+ xi155.n1514__net1 =  12.9212n       
+ xi155.n1514__sbuf_out =   1.8000        
+ xi155.n1515__net1 =  12.9220n       
+ xi155.n1515__sbuf_out =   1.8000        
+ xi155.n1516__net1 =  12.9212n       
+ xi155.n1516__sbuf_out =   1.8000        
+ xi155.n1517__net1 =  12.9126n       
+ xi155.n1517__sbuf_out =   1.8000        
+ xi155.n1518__net1 =  12.9130n       
+ xi155.n1518__sbuf_out =   1.8000        
+ xi155.n1519__net1 =  12.9130n       
+ xi155.n1519__sbuf_out =   1.8000        
+ xi155.n151__net1 =  13.0518n       
+ xi155.n151__net17 =   1.8000        
+ xi155.n151__net7 =   7.1340n       
+ xi155.n151__sbuf_out =   1.8000        
+ xi155.n151__vddio1 =   1.8000        
+ xi155.n151__vss1 =   5.5212n       
+ xi155.n1520__net1 =  12.9139n       
+ xi155.n1520__sbuf_out =   1.8000        
+ xi155.n1521__net1 =  12.9061n       
+ xi155.n1521__sbuf_out =   1.8000        
+ xi155.n1522__net1 =  12.9066n       
+ xi155.n1522__sbuf_out =   1.8000        
+ xi155.n1523__net1 =  12.9074n       
+ xi155.n1523__sbuf_out =   1.8000        
+ xi155.n1524__net1 =  12.9066n       
+ xi155.n1524__sbuf_out =   1.8000        
+ xi155.n1525__net1 =  12.8973n       
+ xi155.n1525__sbuf_out =   1.8000        
+ xi155.n1526__net1 =  12.8978n       
+ xi155.n1526__sbuf_out =   1.8000        
+ xi155.n1527__net1 =  12.8978n       
+ xi155.n1527__sbuf_out =   1.8000        
+ xi155.n1528__net1 =  12.8987n       
+ xi155.n1529__net1 =  12.8904n       
+ xi155.n1529__sbuf_out =   1.8000        
+ xi155.n152__net1 =  13.0509n       
+ xi155.n152__net17 =   1.8000        
+ xi155.n152__net7 =   7.3844n       
+ xi155.n152__sbuf_out =   1.8000        
+ xi155.n152__vddio1 =   1.8000        
+ xi155.n152__vss1 =   5.4987n       
+ xi155.n1530__net1 =  12.8909n       
+ xi155.n1531__net1 =  12.8918n       
+ xi155.n1531__sbuf_out =   1.8000        
+ xi155.n1532__net1 =  12.8909n       
+ xi155.n1533__net1 =  12.8811n       
+ xi155.n1533__sbuf_out =   1.8000        
+ xi155.n1534__net1 =  12.8816n       
+ xi155.n1535__net1 =  12.8816n       
+ xi155.n1535__sbuf_out =   1.8000        
+ xi155.n1536__net1 =  12.8825n       
+ xi155.n1537__net1 =  12.8737n       
+ xi155.n1537__sbuf_out =   1.8000        
+ xi155.n1538__net1 =  12.8741n       
+ xi155.n1539__net1 =  12.8750n       
+ xi155.n1539__sbuf_out =   1.8000        
+ xi155.n153__net1 =  13.0494n       
+ xi155.n153__net17 =   1.8000        
+ xi155.n153__net7 =   7.1286n       
+ xi155.n153__sbuf_out =   1.8000        
+ xi155.n153__vddio1 =   1.8000        
+ xi155.n153__vss1 =   5.4987n       
+ xi155.n1540__net1 =  12.8741n       
+ xi155.n1541__net1 =  13.0529n       
+ xi155.n1541__sbuf_out =   1.8000        
+ xi155.n1542__net1 =  13.0534n       
+ xi155.n1543__net1 =  13.0543n       
+ xi155.n1543__sbuf_out =   1.8000        
+ xi155.n1544__net1 =  13.0534n       
+ xi155.n1545__net1 =  13.0526n       
+ xi155.n1545__sbuf_out =   1.8000        
+ xi155.n1546__net1 =  13.0531n       
+ xi155.n1547__net1 =  13.0531n       
+ xi155.n1547__sbuf_out =   1.8000        
+ xi155.n1548__net1 =  13.0540n       
+ xi155.n1549__net1 =  13.0522n       
+ xi155.n1549__sbuf_out =   1.8000        
+ xi155.n154__net1 =  13.0494n       
+ xi155.n154__net17 =   1.8000        
+ xi155.n154__net7 =   7.3839n       
+ xi155.n154__sbuf_out =   1.8000        
+ xi155.n154__vddio1 =   1.8000        
+ xi155.n154__vss1 =   5.4935n       
+ xi155.n1550__net1 =  13.0526n       
+ xi155.n1551__net1 =  13.0535n       
+ xi155.n1551__sbuf_out =   1.8000        
+ xi155.n1552__net1 =  13.0527n       
+ xi155.n1553__net1 =  13.0513n       
+ xi155.n1553__sbuf_out =   1.8000        
+ xi155.n1554__net1 =  13.0517n       
+ xi155.n1555__net1 =  13.0518n       
+ xi155.n1555__sbuf_out =   1.8000        
+ xi155.n1556__net1 =  13.0527n       
+ xi155.n1557__net1 =  13.0503n       
+ xi155.n1557__sbuf_out =   1.8000        
+ xi155.n1558__net1 =  13.0508n       
+ xi155.n1559__net1 =  13.0517n       
+ xi155.n1559__sbuf_out =   1.8000        
+ xi155.n155__net1 =  13.0494n       
+ xi155.n155__net17 =   1.8000        
+ xi155.n155__net7 =   7.1230n       
+ xi155.n155__sbuf_out =   1.8000        
+ xi155.n155__vddio1 =   1.8000        
+ xi155.n155__vss1 =   5.4934n       
+ xi155.n1560__net1 =  13.0508n       
+ xi155.n1561__net1 =  13.0488n       
+ xi155.n1561__sbuf_out =   1.8000        
+ xi155.n1562__net1 =  13.0493n       
+ xi155.n1563__net1 =  13.0493n       
+ xi155.n1563__sbuf_out =   1.8000        
+ xi155.n1564__net1 =  13.0502n       
+ xi155.n1565__net1 =  13.0475n       
+ xi155.n1565__sbuf_out =   1.8000        
+ xi155.n1566__net1 =  13.0479n       
+ xi155.n1567__net1 =  13.0488n       
+ xi155.n1567__sbuf_out =   1.8000        
+ xi155.n1568__net1 =  13.0479n       
+ xi155.n1569__net1 =  13.0454n       
+ xi155.n1569__sbuf_out =   1.8000        
+ xi155.n156__net1 =  13.0503n       
+ xi155.n156__net17 =   1.8000        
+ xi155.n156__net7 =   7.3835n       
+ xi155.n156__sbuf_out =   1.8000        
+ xi155.n156__vddio1 =   1.8000        
+ xi155.n156__vss1 =   5.4869n       
+ xi155.n1570__net1 =  13.0458n       
+ xi155.n1571__net1 =  13.0458n       
+ xi155.n1571__sbuf_out =   1.8000        
+ xi155.n1572__net1 =  13.0467n       
+ xi155.n1573__net1 =  13.0435n       
+ xi155.n1573__sbuf_out =   1.8000        
+ xi155.n1574__net1 =  13.0440n       
+ xi155.n1575__net1 =  13.0449n       
+ xi155.n1575__sbuf_out =   1.8000        
+ xi155.n1576__net1 =  13.0440n       
+ xi155.n1577__net1 =  13.0408n       
+ xi155.n1577__sbuf_out =   1.8000        
+ xi155.n1578__net1 =  13.0413n       
+ xi155.n1579__net1 =  13.0413n       
+ xi155.n1579__sbuf_out =   1.8000        
+ xi155.n157__net1 =  13.0480n       
+ xi155.n157__net17 =   1.8000        
+ xi155.n157__net7 =   7.3834n       
+ xi155.n157__sbuf_out =   1.8000        
+ xi155.n157__vddio1 =   1.8000        
+ xi155.n157__vss1 =   5.4869n       
+ xi155.n1580__net1 =  13.0422n       
+ xi155.n1581__net1 =  13.0385n       
+ xi155.n1581__sbuf_out =   1.8000        
+ xi155.n1582__net1 =  13.0390n       
+ xi155.n1583__net1 =  13.0399n       
+ xi155.n1583__sbuf_out =   1.8000        
+ xi155.n1584__net1 =  13.0390n       
+ xi155.n1585__net1 =  12.8285n       
+ xi155.n1585__sbuf_out =   1.8000        
+ xi155.n1586__net1 =  12.8276n       
+ xi155.n1587__net1 =  12.8271n       
+ xi155.n1587__sbuf_out =   1.8000        
+ xi155.n1588__net1 =  12.8276n       
+ xi155.n1589__net1 =  12.8197n       
+ xi155.n1589__sbuf_out =   1.8000        
+ xi155.n158__net1 =  13.0480n       
+ xi155.n158__net17 =   1.8000        
+ xi155.n158__sbuf_out =   1.8000        
+ xi155.n158__vddio1 =   1.8000        
+ xi155.n158__vss1 =   5.4782n       
+ xi155.n1590__net1 =  12.8197n       
+ xi155.n1591__net1 =  12.8192n       
+ xi155.n1591__sbuf_out =   1.8000        
+ xi155.n1592__net1 =  12.8206n       
+ xi155.n1593__net1 =  12.8101n       
+ xi155.n1593__sbuf_out =   1.8000        
+ xi155.n1594__net1 =  12.8092n       
+ xi155.n1595__net1 =  12.8087n       
+ xi155.n1595__sbuf_out =   1.8000        
+ xi155.n1596__net1 =  12.8092n       
+ xi155.n1597__net1 =  12.8009n       
+ xi155.n1597__sbuf_out =   1.8000        
+ xi155.n1598__net1 =  12.8009n       
+ xi155.n1599__net1 =  12.8004n       
+ xi155.n1599__sbuf_out =   1.8000        
+ xi155.n159__net1 =  13.0489n       
+ xi155.n159__net17 =   1.8000        
+ xi155.n159__sbuf_out =   1.8000        
+ xi155.n159__vddio1 =   1.8000        
+ xi155.n159__vss1 =   5.4782n       
+ xi155.n15__net1 =  12.8002n       
+ xi155.n15__net17 =   1.8000        
+ xi155.n15__net3 =   1.8000        
+ xi155.n15__net7 =   7.3645n       
+ xi155.n15__sbuf_out =   1.8000        
+ xi155.n15__vddio1 =   1.8000        
+ xi155.n15__vss1 =   9.0149p       
+ xi155.n1600__net1 =  12.8018n       
+ xi155.n1601__net1 =  12.7906n       
+ xi155.n1601__sbuf_out =   1.8000        
+ xi155.n1602__net1 =  12.7897n       
+ xi155.n1603__net1 =  12.7892n       
+ xi155.n1603__sbuf_out =   1.8000        
+ xi155.n1604__net1 =  12.7897n       
+ xi155.n1605__net1 =  12.7809n       
+ xi155.n1605__sbuf_out =   1.8000        
+ xi155.n1606__net1 =  12.7809n       
+ xi155.n1607__net1 =  12.7805n       
+ xi155.n1607__sbuf_out =   1.8000        
+ xi155.n1608__net1 =  12.7818n       
+ xi155.n1609__net1 =  12.7702n       
+ xi155.n1609__sbuf_out =   1.8000        
+ xi155.n160__net1 =  13.0480n       
+ xi155.n160__net17 =   1.8000        
+ xi155.n160__sbuf_out =   1.8000        
+ xi155.n160__vddio1 =   1.8000        
+ xi155.n160__vss1 =   5.4662n       
+ xi155.n1610__net1 =  12.7693n       
+ xi155.n1611__net1 =  12.7688n       
+ xi155.n1611__sbuf_out =   1.8000        
+ xi155.n1612__net1 =  12.7693n       
+ xi155.n1613__net1 =  12.7702n       
+ xi155.n1613__sbuf_out =   1.8000        
+ xi155.n1614__net1 =  12.7702n       
+ xi155.n1615__net1 =  12.7697n       
+ xi155.n1615__sbuf_out =   1.8000        
+ xi155.n1616__net1 =  12.7711n       
+ xi155.n1617__net1 =  12.7720n       
+ xi155.n1617__sbuf_out =   1.8000        
+ xi155.n1618__net1 =  12.7711n       
+ xi155.n1619__net1 =  12.7706n       
+ xi155.n1619__sbuf_out =   1.8000        
+ xi155.n161__net1 =  13.0459n       
+ xi155.n161__net17 =   1.8000        
+ xi155.n161__sbuf_out =   1.8000        
+ xi155.n161__vddio1 =   1.8000        
+ xi155.n161__vss1 =   5.4661n       
+ xi155.n1620__net1 =  12.7711n       
+ xi155.n1621__net1 =  12.7715n       
+ xi155.n1621__sbuf_out =   1.8000        
+ xi155.n1622__net1 =  12.7715n       
+ xi155.n1623__net1 =  12.7711n       
+ xi155.n1623__sbuf_out =   1.8000        
+ xi155.n1624__net1 =  12.7724n       
+ xi155.n1625__net1 =  12.7727n       
+ xi155.n1625__sbuf_out =   1.8000        
+ xi155.n1626__net1 =  12.7718n       
+ xi155.n1627__net1 =  12.7714n       
+ xi155.n1627__sbuf_out =   1.8000        
+ xi155.n1628__net1 =  12.7718n       
+ xi155.n1629__net1 =  13.0241n       
+ xi155.n1629__sbuf_out =   1.8000        
+ xi155.n162__net1 =  13.0459n       
+ xi155.n162__net17 =   1.8000        
+ xi155.n162__sbuf_out =   1.8000        
+ xi155.n162__vddio1 =   1.8000        
+ xi155.n162__vss1 =   5.4505n       
+ xi155.n1630__net1 =  13.0232n       
+ xi155.n1631__net1 =  13.0227n       
+ xi155.n1631__sbuf_out =   1.8000        
+ xi155.n1632__net1 =  13.0232n       
+ xi155.n1633__net1 =  13.0204n       
+ xi155.n1633__sbuf_out =   1.8000        
+ xi155.n1634__net1 =  13.0204n       
+ xi155.n1635__net1 =  13.0199n       
+ xi155.n1635__sbuf_out =   1.8000        
+ xi155.n1636__net1 =  13.0213n       
+ xi155.n1637__net1 =  13.0174n       
+ xi155.n1637__sbuf_out =   1.8000        
+ xi155.n1638__net1 =  13.0165n       
+ xi155.n1639__net1 =  13.0160n       
+ xi155.n1639__sbuf_out =   1.8000        
+ xi155.n163__net1 =  13.0459n       
+ xi155.n163__net17 =   1.8000        
+ xi155.n163__sbuf_out =   1.8000        
+ xi155.n163__vddio1 =   1.8000        
+ xi155.n163__vss1 =   5.4505n       
+ xi155.n1640__net1 =  13.0165n       
+ xi155.n1641__net1 =  13.0133n       
+ xi155.n1641__sbuf_out =   1.8000        
+ xi155.n1642__net1 =  13.0133n       
+ xi155.n1643__net1 =  13.0128n       
+ xi155.n1643__sbuf_out =   1.8000        
+ xi155.n1644__net1 =  13.0141n       
+ xi155.n1645__net1 =  13.0096n       
+ xi155.n1645__sbuf_out =   1.8000        
+ xi155.n1646__net1 =  13.0087n       
+ xi155.n1647__net1 =  13.0083n       
+ xi155.n1647__sbuf_out =   1.8000        
+ xi155.n1648__net1 =  13.0087n       
+ xi155.n1649__net1 =  13.0051n       
+ xi155.n1649__sbuf_out =   1.8000        
+ xi155.n164__net1 =  13.0468n       
+ xi155.n164__net17 =   1.8000        
+ xi155.n164__sbuf_out =   1.8000        
+ xi155.n164__vddio1 =   1.8000        
+ xi155.n164__vss1 =   5.4300n       
+ xi155.n1650__net1 =  13.0051n       
+ xi155.n1651__net1 =  13.0046n       
+ xi155.n1651__sbuf_out =   1.8000        
+ xi155.n1652__net1 =  13.0059n       
+ xi155.n1653__net1 =  13.0008n       
+ xi155.n1653__sbuf_out =   1.8000        
+ xi155.n1654__net1 =  12.9999n       
+ xi155.n1655__net1 =  12.9995n       
+ xi155.n1655__sbuf_out =   1.8000        
+ xi155.n1656__net1 =  12.9999n       
+ xi155.n1657__net1 =  12.9958n       
+ xi155.n1657__sbuf_out =   1.8000        
+ xi155.n1658__net1 =  12.9958n       
+ xi155.n1659__net1 =  12.9953n       
+ xi155.n1659__sbuf_out =   1.8000        
+ xi155.n165__net1 =  13.0440n       
+ xi155.n165__net17 =   1.8000        
+ xi155.n165__sbuf_out =   1.8000        
+ xi155.n165__vddio1 =   1.8000        
+ xi155.n165__vss1 =   5.4300n       
+ xi155.n1660__net1 =  12.9967n       
+ xi155.n1661__net1 =  12.9910n       
+ xi155.n1661__sbuf_out =   1.8000        
+ xi155.n1662__net1 =  12.9901n       
+ xi155.n1663__net1 =  12.9896n       
+ xi155.n1663__sbuf_out =   1.8000        
+ xi155.n1664__net1 =  12.9901n       
+ xi155.n1665__net1 =  12.9855n       
+ xi155.n1665__sbuf_out =   1.8000        
+ xi155.n1666__net1 =  12.9855n       
+ xi155.n1667__net1 =  12.9850n       
+ xi155.n1667__sbuf_out =   1.8000        
+ xi155.n1668__net1 =  12.9864n       
+ xi155.n1669__net1 =  12.9800n       
+ xi155.n1669__sbuf_out =   1.8000        
+ xi155.n166__net1 =  13.0441n       
+ xi155.n166__net17 =   1.8000        
+ xi155.n166__sbuf_out =   1.8000        
+ xi155.n166__vddio1 =   1.8000        
+ xi155.n166__vss1 =   5.3450n       
+ xi155.n1670__net1 =  12.9792n       
+ xi155.n1671__net1 =  12.9787n       
+ xi155.n1671__sbuf_out =   1.8000        
+ xi155.n1672__net1 =  12.9792n       
+ xi155.n1673__net1 =  12.9467n       
+ xi155.n1673__sbuf_out =   1.8000        
+ xi155.n1674__net1 =  12.9471n       
+ xi155.n1675__net1 =  12.9480n       
+ xi155.n1675__sbuf_out =   1.8000        
+ xi155.n1676__net1 =  12.9471n       
+ xi155.n1677__net1 =  12.9397n       
+ xi155.n1677__sbuf_out =   1.8000        
+ xi155.n1678__net1 =  12.9402n       
+ xi155.n1679__net1 =  12.9402n       
+ xi155.n1679__sbuf_out =   1.8000        
+ xi155.n167__net1 =  13.0450n       
+ xi155.n167__net17 =   1.8000        
+ xi155.n167__sbuf_out =   1.8000        
+ xi155.n167__vddio1 =   1.8000        
+ xi155.n167__vss1 =   5.3450n       
+ xi155.n1680__net1 =  12.9411n       
+ xi155.n1681__net1 =  12.9342n       
+ xi155.n1681__sbuf_out =   1.8000        
+ xi155.n1682__net1 =  12.9347n       
+ xi155.n1683__net1 =  12.9356n       
+ xi155.n1683__sbuf_out =   1.8000        
+ xi155.n1684__net1 =  12.9347n       
+ xi155.n1685__net1 =  12.9267n       
+ xi155.n1685__sbuf_out =   1.8000        
+ xi155.n1686__net1 =  12.9272n       
+ xi155.n1687__net1 =  12.9272n       
+ xi155.n1687__sbuf_out =   1.8000        
+ xi155.n1688__net1 =  12.9281n       
+ xi155.n1689__net1 =  12.9207n       
+ xi155.n1689__sbuf_out =   1.8000        
+ xi155.n168__net1 =  13.0441n       
+ xi155.n168__net17 =   1.8000        
+ xi155.n168__sbuf_out =   1.8000        
+ xi155.n168__vss1 =   6.1090n       
+ xi155.n1690__net1 =  12.9211n       
+ xi155.n1691__net1 =  12.9220n       
+ xi155.n1691__sbuf_out =   1.8000        
+ xi155.n1692__net1 =  12.9211n       
+ xi155.n1693__net1 =  12.9125n       
+ xi155.n1693__sbuf_out =   1.8000        
+ xi155.n1694__net1 =  12.9130n       
+ xi155.n1695__net1 =  12.9130n       
+ xi155.n1695__sbuf_out =   1.8000        
+ xi155.n1696__net1 =  12.9139n       
+ xi155.n1697__net1 =  12.9061n       
+ xi155.n1697__sbuf_out =   1.8000        
+ xi155.n1698__net1 =  12.9065n       
+ xi155.n1699__net1 =  12.9074n       
+ xi155.n1699__sbuf_out =   1.8000        
+ xi155.n169__net1 =  13.0413n       
+ xi155.n169__net17 =   1.8000        
+ xi155.n169__sbuf_out =   1.8000        
+ xi155.n169__vddio1 =   1.8000        
+ xi155.n169__vss1 =   6.1351n       
+ xi155.n16__net1 =  12.8016n       
+ xi155.n16__net17 =   1.8000        
+ xi155.n16__net3 =   1.8000        
+ xi155.n16__net7 =   7.3636n       
+ xi155.n16__sbuf_out =   1.8000        
+ xi155.n16__vddio1 =   1.8000        
+ xi155.n16__vss1 =   1.5118n       
+ xi155.n1700__net1 =  12.9065n       
+ xi155.n1701__net1 =  12.8973n       
+ xi155.n1701__sbuf_out =   1.8000        
+ xi155.n1702__net1 =  12.8978n       
+ xi155.n1703__net1 =  12.8978n       
+ xi155.n1703__sbuf_out =   1.8000        
+ xi155.n1704__net1 =  12.8987n       
+ xi155.n1705__net1 =  12.8904n       
+ xi155.n1705__sbuf_out =   1.8000        
+ xi155.n1706__net1 =  12.8909n       
+ xi155.n1707__net1 =  12.8918n       
+ xi155.n1707__sbuf_out =   1.8000        
+ xi155.n1708__net1 =  12.8909n       
+ xi155.n1709__net1 =  12.8811n       
+ xi155.n1709__sbuf_out =   1.8000        
+ xi155.n170__net1 =  13.0414n       
+ xi155.n170__net17 =   1.8000        
+ xi155.n170__sbuf_out =   1.8000        
+ xi155.n170__vddio1 =   1.8000        
+ xi155.n170__vss1 =   6.1328n       
+ xi155.n1710__net1 =  12.8815n       
+ xi155.n1711__net1 =  12.8815n       
+ xi155.n1711__sbuf_out =   1.8000        
+ xi155.n1712__net1 =  12.8824n       
+ xi155.n1713__net1 =  12.8736n       
+ xi155.n1713__sbuf_out =   1.8000        
+ xi155.n1714__net1 =  12.8741n       
+ xi155.n1715__net1 =  12.8750n       
+ xi155.n1715__sbuf_out =   1.8000        
+ xi155.n1716__net1 =  12.8741n       
+ xi155.n1717__net1 =  13.0529n       
+ xi155.n1717__sbuf_out =   1.8000        
+ xi155.n1718__net1 =  13.0534n       
+ xi155.n1719__net1 =  13.0543n       
+ xi155.n1719__sbuf_out =   1.8000        
+ xi155.n171__net1 =  13.0414n       
+ xi155.n171__net17 =   1.8000        
+ xi155.n171__sbuf_out =   1.8000        
+ xi155.n171__vddio1 =   1.8000        
+ xi155.n171__vss1 =   6.1271n       
+ xi155.n1720__net1 =  13.0534n       
+ xi155.n1721__net1 =  13.0526n       
+ xi155.n1721__sbuf_out =   1.8000        
+ xi155.n1722__net1 =  13.0531n       
+ xi155.n1723__net1 =  13.0531n       
+ xi155.n1723__sbuf_out =   1.8000        
+ xi155.n1724__net1 =  13.0540n       
+ xi155.n1725__net1 =  13.0521n       
+ xi155.n1725__sbuf_out =   1.8000        
+ xi155.n1726__net1 =  13.0526n       
+ xi155.n1727__net1 =  13.0535n       
+ xi155.n1727__sbuf_out =   1.8000        
+ xi155.n1728__net1 =  13.0526n       
+ xi155.n1729__net1 =  13.0512n       
+ xi155.n1729__sbuf_out =   1.8000        
+ xi155.n172__net1 =  13.0423n       
+ xi155.n172__net17 =   1.8000        
+ xi155.n172__sbuf_out =   1.8000        
+ xi155.n172__vddio1 =   1.8000        
+ xi155.n172__vss1 =   6.1250n       
+ xi155.n1730__net1 =  13.0517n       
+ xi155.n1731__net1 =  13.0517n       
+ xi155.n1731__sbuf_out =   1.8000        
+ xi155.n1732__net1 =  13.0526n       
+ xi155.n1733__net1 =  13.0503n       
+ xi155.n1733__sbuf_out =   1.8000        
+ xi155.n1734__net1 =  13.0508n       
+ xi155.n1735__net1 =  13.0517n       
+ xi155.n1735__sbuf_out =   1.8000        
+ xi155.n1736__net1 =  13.0508n       
+ xi155.n1737__net1 =  13.0488n       
+ xi155.n1737__sbuf_out =   1.8000        
+ xi155.n1738__net1 =  13.0493n       
+ xi155.n1739__net1 =  13.0493n       
+ xi155.n1739__sbuf_out =   1.8000        
+ xi155.n173__net1 =  13.0390n       
+ xi155.n173__net17 =   1.8000        
+ xi155.n173__sbuf_out =   1.8000        
+ xi155.n173__vddio1 =   1.8000        
+ xi155.n173__vss1 =   6.1192n       
+ xi155.n1740__net1 =  13.0502n       
+ xi155.n1741__net1 =  13.0474n       
+ xi155.n1741__sbuf_out =   1.8000        
+ xi155.n1742__net1 =  13.0479n       
+ xi155.n1743__net1 =  13.0488n       
+ xi155.n1743__sbuf_out =   1.8000        
+ xi155.n1744__net1 =  13.0479n       
+ xi155.n1745__net1 =  13.0453n       
+ xi155.n1745__sbuf_out =   1.8000        
+ xi155.n1746__net1 =  13.0458n       
+ xi155.n1747__net1 =  13.0458n       
+ xi155.n1747__sbuf_out =   1.8000        
+ xi155.n1748__net1 =  13.0467n       
+ xi155.n1749__net1 =  13.0435n       
+ xi155.n1749__sbuf_out =   1.8000        
+ xi155.n174__net1 =  13.0391n       
+ xi155.n174__net17 =   1.8000        
+ xi155.n174__sbuf_out =   1.8000        
+ xi155.n174__vddio1 =   1.8000        
+ xi155.n174__vss1 =   6.1084n       
+ xi155.n1750__net1 =  13.0440n       
+ xi155.n1751__net1 =  13.0449n       
+ xi155.n1751__sbuf_out =   1.8000        
+ xi155.n1752__net1 =  13.0440n       
+ xi155.n1753__net1 =  13.0408n       
+ xi155.n1753__sbuf_out =   1.8000        
+ xi155.n1754__net1 =  13.0413n       
+ xi155.n1755__net1 =  13.0413n       
+ xi155.n1755__sbuf_out =   1.8000        
+ xi155.n1756__net1 =  13.0422n       
+ xi155.n1757__net1 =  13.0385n       
+ xi155.n1757__sbuf_out =   1.8000        
+ xi155.n1758__net1 =  13.0390n       
+ xi155.n1759__net1 =  13.0398n       
+ xi155.n1759__sbuf_out =   1.8000        
+ xi155.n175__net1 =  13.0399n       
+ xi155.n175__net17 =   1.8000        
+ xi155.n175__sbuf_out =   1.8000        
+ xi155.n175__vddio1 =   1.8000        
+ xi155.n175__vss1 =   6.0942n       
+ xi155.n1760__net1 =  13.0390n       
+ xi155.n1761__net1 =  12.8285n       
+ xi155.n1761__sbuf_out =   1.8000        
+ xi155.n1762__net1 =  12.8276n       
+ xi155.n1763__net1 =  12.8271n       
+ xi155.n1763__sbuf_out =   1.8000        
+ xi155.n1764__net1 =  12.8276n       
+ xi155.n1765__net1 =  12.8197n       
+ xi155.n1765__sbuf_out =   1.8000        
+ xi155.n1766__net1 =  12.8197n       
+ xi155.n1767__net1 =  12.8193n       
+ xi155.n1767__sbuf_out =   1.8000        
+ xi155.n1768__net1 =  12.8206n       
+ xi155.n1769__net1 =  12.8101n       
+ xi155.n1769__sbuf_out =   1.8000        
+ xi155.n176__net1 =  13.0391n       
+ xi155.n176__net17 =   1.8000        
+ xi155.n176__sbuf_out =   1.8000        
+ xi155.n176__vddio1 =   1.8000        
+ xi155.n176__vss1 =   6.0825n       
+ xi155.n1770__net1 =  12.8092n       
+ xi155.n1771__net1 =  12.8087n       
+ xi155.n1771__sbuf_out =   1.8000        
+ xi155.n1772__net1 =  12.8092n       
+ xi155.n1773__net1 =  12.8009n       
+ xi155.n1773__sbuf_out =   1.8000        
+ xi155.n1774__net1 =  12.8009n       
+ xi155.n1775__net1 =  12.8004n       
+ xi155.n1775__sbuf_out =   1.8000        
+ xi155.n1776__net1 =  12.8018n       
+ xi155.n1777__net1 =  12.7906n       
+ xi155.n1777__sbuf_out =   1.8000        
+ xi155.n1778__net1 =  12.7897n       
+ xi155.n1779__net1 =  12.7893n       
+ xi155.n1779__sbuf_out =   1.8000        
+ xi155.n177__net1 =  12.8283n       
+ xi155.n177__net17 =   1.8000        
+ xi155.n177__sbuf_out =   1.8000        
+ xi155.n177__vddio1 =   1.8000        
+ xi155.n177__vss1 =   6.0755n       
+ xi155.n1780__net1 =  12.7897n       
+ xi155.n1781__net1 =  12.7809n       
+ xi155.n1781__sbuf_out =   1.8000        
+ xi155.n1782__net1 =  12.7809n       
+ xi155.n1783__net1 =  12.7805n       
+ xi155.n1783__sbuf_out =   1.8000        
+ xi155.n1784__net1 =  12.7818n       
+ xi155.n1785__net1 =  12.7702n       
+ xi155.n1785__sbuf_out =   1.8000        
+ xi155.n1786__net1 =  12.7693n       
+ xi155.n1787__net1 =  12.7688n       
+ xi155.n1787__sbuf_out =   1.8000        
+ xi155.n1788__net1 =  12.7693n       
+ xi155.n1789__net1 =  12.7702n       
+ xi155.n1789__sbuf_out =   1.8000        
+ xi155.n178__net1 =  12.8274n       
+ xi155.n178__net17 =   1.8000        
+ xi155.n178__sbuf_out =   1.8000        
+ xi155.n178__vddio1 =   1.8000        
+ xi155.n178__vss1 =   6.0520n       
+ xi155.n1790__net1 =  12.7702n       
+ xi155.n1791__net1 =  12.7697n       
+ xi155.n1791__sbuf_out =   1.8000        
+ xi155.n1792__net1 =  12.7711n       
+ xi155.n1793__net1 =  12.7720n       
+ xi155.n1793__sbuf_out =   1.8000        
+ xi155.n1794__net1 =  12.7711n       
+ xi155.n1795__net1 =  12.7706n       
+ xi155.n1795__sbuf_out =   1.8000        
+ xi155.n1796__net1 =  12.7711n       
+ xi155.n1797__net1 =  12.7716n       
+ xi155.n1797__sbuf_out =   1.8000        
+ xi155.n1798__net1 =  12.7716n       
+ xi155.n1799__net1 =  12.7711n       
+ xi155.n1799__sbuf_out =   1.8000        
+ xi155.n179__net1 =  12.8270n       
+ xi155.n179__net17 =   1.8000        
+ xi155.n179__sbuf_out =   1.8000        
+ xi155.n179__vddio1 =   1.8000        
+ xi155.n179__vss1 =   6.0059n       
+ xi155.n17__net1 =  12.7904n       
+ xi155.n17__net17 =   1.8000        
+ xi155.n17__net3 =   1.8000        
+ xi155.n17__net7 =   7.3632n       
+ xi155.n17__sbuf_out =   1.8000        
+ xi155.n17__vddio1 =   1.8000        
+ xi155.n17__vss1 =   1.4679n       
+ xi155.n1800__net1 =  12.7725n       
+ xi155.n1801__net1 =  12.7727n       
+ xi155.n1801__sbuf_out =   1.8000        
+ xi155.n1802__net1 =  12.7719n       
+ xi155.n1803__net1 =  12.7714n       
+ xi155.n1803__sbuf_out =   1.8000        
+ xi155.n1804__net1 =  12.7719n       
+ xi155.n1805__net1 =  13.0241n       
+ xi155.n1805__sbuf_out =   1.8000        
+ xi155.n1806__net1 =  13.0232n       
+ xi155.n1807__net1 =  13.0227n       
+ xi155.n1807__sbuf_out =   1.8000        
+ xi155.n1808__net1 =  13.0232n       
+ xi155.n1809__net1 =  13.0204n       
+ xi155.n1809__sbuf_out =   1.8000        
+ xi155.n180__net1 =  12.8274n       
+ xi155.n180__net17 =   1.8000        
+ xi155.n180__sbuf_out =   1.8000        
+ xi155.n180__vddio1 =   1.8000        
+ xi155.n180__vss1 =   6.3328n       
+ xi155.n1810__net1 =  13.0204n       
+ xi155.n1811__net1 =  13.0199n       
+ xi155.n1811__sbuf_out =   1.8000        
+ xi155.n1812__net1 =  13.0213n       
+ xi155.n1813__net1 =  13.0174n       
+ xi155.n1813__sbuf_out =   1.8000        
+ xi155.n1814__net1 =  13.0165n       
+ xi155.n1815__net1 =  13.0160n       
+ xi155.n1815__sbuf_out =   1.8000        
+ xi155.n1816__net1 =  13.0165n       
+ xi155.n1817__net1 =  13.0133n       
+ xi155.n1817__sbuf_out =   1.8000        
+ xi155.n1818__net1 =  13.0133n       
+ xi155.n1819__net1 =  13.0128n       
+ xi155.n1819__sbuf_out =   1.8000        
+ xi155.n181__net1 =  12.8196n       
+ xi155.n181__net17 =   1.8000        
+ xi155.n181__sbuf_out =   1.8000        
+ xi155.n181__vddio1 =   1.8000        
+ xi155.n181__vss1 =   6.3329n       
+ xi155.n1820__net1 =  13.0142n       
+ xi155.n1821__net1 =  13.0096n       
+ xi155.n1821__sbuf_out =   1.8000        
+ xi155.n1822__net1 =  13.0088n       
+ xi155.n1823__net1 =  13.0083n       
+ xi155.n1823__sbuf_out =   1.8000        
+ xi155.n1824__net1 =  13.0088n       
+ xi155.n1825__net1 =  13.0051n       
+ xi155.n1825__sbuf_out =   1.8000        
+ xi155.n1826__net1 =  13.0051n       
+ xi155.n1827__net1 =  13.0046n       
+ xi155.n1827__sbuf_out =   1.8000        
+ xi155.n1828__net1 =  13.0060n       
+ xi155.n1829__net1 =  13.0008n       
+ xi155.n1829__sbuf_out =   1.8000        
+ xi155.n182__net1 =  12.8196n       
+ xi155.n182__net17 =   1.8000        
+ xi155.n182__sbuf_out =   1.8000        
+ xi155.n182__vddio1 =   1.8000        
+ xi155.n182__vss1 =   6.3281n       
+ xi155.n1830__net1 =  13.0000n       
+ xi155.n1831__net1 =  12.9995n       
+ xi155.n1831__sbuf_out =   1.8000        
+ xi155.n1832__net1 =  13.0000n       
+ xi155.n1833__net1 =  12.9958n       
+ xi155.n1833__sbuf_out =   1.8000        
+ xi155.n1834__net1 =  12.9958n       
+ xi155.n1835__net1 =  12.9953n       
+ xi155.n1835__sbuf_out =   1.8000        
+ xi155.n1836__net1 =  12.9967n       
+ xi155.n1837__net1 =  12.9910n       
+ xi155.n1837__sbuf_out =   1.8000        
+ xi155.n1838__net1 =  12.9901n       
+ xi155.n1839__net1 =  12.9896n       
+ xi155.n1839__sbuf_out =   1.8000        
+ xi155.n183__net1 =  12.8191n       
+ xi155.n183__net17 =   1.8000        
+ xi155.n183__sbuf_out =   1.8000        
+ xi155.n183__vddio1 =   1.8000        
+ xi155.n183__vss1 =   6.3282n       
+ xi155.n1840__net1 =  12.9901n       
+ xi155.n1841__net1 =  12.9855n       
+ xi155.n1841__sbuf_out =   1.8000        
+ xi155.n1842__net1 =  12.9855n       
+ xi155.n1843__net1 =  12.9850n       
+ xi155.n1843__sbuf_out =   1.8000        
+ xi155.n1844__net1 =  12.9864n       
+ xi155.n1845__net1 =  12.9801n       
+ xi155.n1845__sbuf_out =   1.8000        
+ xi155.n1846__net1 =  12.9792n       
+ xi155.n1847__net1 =  12.9787n       
+ xi155.n1847__sbuf_out =   1.8000        
+ xi155.n1848__net1 =  12.9792n       
+ xi155.n1849__net1 =  12.9466n       
+ xi155.n1849__sbuf_out =   1.8000        
+ xi155.n184__net1 =  12.8204n       
+ xi155.n184__net17 =   1.8000        
+ xi155.n184__sbuf_out =   1.8000        
+ xi155.n184__vddio1 =   1.8000        
+ xi155.n184__vss1 =   6.3223n       
+ xi155.n1850__net1 =  12.9471n       
+ xi155.n1851__net1 =  12.9480n       
+ xi155.n1851__sbuf_out =   1.8000        
+ xi155.n1852__net1 =  12.9471n       
+ xi155.n1853__net1 =  12.9397n       
+ xi155.n1853__sbuf_out =   1.8000        
+ xi155.n1854__net1 =  12.9402n       
+ xi155.n1855__net1 =  12.9402n       
+ xi155.n1855__sbuf_out =   1.8000        
+ xi155.n1856__net1 =  12.9411n       
+ xi155.n1857__net1 =  12.9342n       
+ xi155.n1857__sbuf_out =   1.8000        
+ xi155.n1858__net1 =  12.9346n       
+ xi155.n1859__net1 =  12.9355n       
+ xi155.n1859__sbuf_out =   1.8000        
+ xi155.n185__net1 =  12.8099n       
+ xi155.n185__net17 =   1.8000        
+ xi155.n185__sbuf_out =   1.8000        
+ xi155.n185__vddio1 =   1.8000        
+ xi155.n185__vss1 =   6.3224n       
+ xi155.n1860__net1 =  12.9346n       
+ xi155.n1861__net1 =  12.9266n       
+ xi155.n1861__sbuf_out =   1.8000        
+ xi155.n1862__net1 =  12.9271n       
+ xi155.n1863__net1 =  12.9271n       
+ xi155.n1863__sbuf_out =   1.8000        
+ xi155.n1864__net1 =  12.9280n       
+ xi155.n1865__net1 =  12.9206n       
+ xi155.n1865__sbuf_out =   1.8000        
+ xi155.n1866__net1 =  12.9211n       
+ xi155.n1867__net1 =  12.9220n       
+ xi155.n1867__sbuf_out =   1.8000        
+ xi155.n1868__net1 =  12.9211n       
+ xi155.n1869__net1 =  12.9125n       
+ xi155.n1869__sbuf_out =   1.8000        
+ xi155.n186__net1 =  12.8090n       
+ xi155.n186__net17 =   1.8000        
+ xi155.n186__sbuf_out =   1.8000        
+ xi155.n186__vddio1 =   1.8000        
+ xi155.n186__vss1 =   6.3146n       
+ xi155.n1870__net1 =  12.9130n       
+ xi155.n1871__net1 =  12.9130n       
+ xi155.n1871__sbuf_out =   1.8000        
+ xi155.n1872__net1 =  12.9139n       
+ xi155.n1873__net1 =  12.9060n       
+ xi155.n1873__sbuf_out =   1.8000        
+ xi155.n1874__net1 =  12.9065n       
+ xi155.n1875__net1 =  12.9074n       
+ xi155.n1875__sbuf_out =   1.8000        
+ xi155.n1876__net1 =  12.9065n       
+ xi155.n1877__net1 =  12.8973n       
+ xi155.n1877__sbuf_out =   1.8000        
+ xi155.n1878__net1 =  12.8978n       
+ xi155.n1879__net1 =  12.8978n       
+ xi155.n1879__sbuf_out =   1.8000        
+ xi155.n187__net1 =  12.8085n       
+ xi155.n187__net17 =   1.8000        
+ xi155.n187__sbuf_out =   1.8000        
+ xi155.n187__vddio1 =   1.8000        
+ xi155.n187__vss1 =   6.3146n       
+ xi155.n1880__net1 =  12.8987n       
+ xi155.n1881__net1 =  12.8904n       
+ xi155.n1881__sbuf_out =   1.8000        
+ xi155.n1882__net1 =  12.8909n       
+ xi155.n1883__net1 =  12.8917n       
+ xi155.n1883__sbuf_out =   1.8000        
+ xi155.n1884__net1 =  12.8909n       
+ xi155.n1885__net1 =  12.8810n       
+ xi155.n1885__sbuf_out =   1.8000        
+ xi155.n1886__net1 =  12.8815n       
+ xi155.n1887__net1 =  12.8815n       
+ xi155.n1887__sbuf_out =   1.8000        
+ xi155.n1888__net1 =  12.8824n       
+ xi155.n1889__net1 =  12.8736n       
+ xi155.n1889__sbuf_out =   1.8000        
+ xi155.n188__net1 =  12.8090n       
+ xi155.n188__net17 =   1.8000        
+ xi155.n188__sbuf_out =   1.8000        
+ xi155.n188__vddio1 =   1.8000        
+ xi155.n188__vss1 =   6.3039n       
+ xi155.n1890__net1 =  12.8741n       
+ xi155.n1891__net1 =  12.8750n       
+ xi155.n1891__sbuf_out =   1.8000        
+ xi155.n1892__net1 =  12.8741n       
+ xi155.n1893__net1 =  13.0529n       
+ xi155.n1893__sbuf_out =   1.8000        
+ xi155.n1894__net1 =  13.0534n       
+ xi155.n1895__net1 =  13.0543n       
+ xi155.n1895__sbuf_out =   1.8000        
+ xi155.n1896__net1 =  13.0534n       
+ xi155.n1897__net1 =  13.0526n       
+ xi155.n1897__sbuf_out =   1.8000        
+ xi155.n1898__net1 =  13.0531n       
+ xi155.n1899__net1 =  13.0531n       
+ xi155.n1899__sbuf_out =   1.8000        
+ xi155.n189__net1 =  12.8007n       
+ xi155.n189__net17 =   1.8000        
+ xi155.n189__sbuf_out =   1.8000        
+ xi155.n189__vddio1 =   1.8000        
+ xi155.n189__vss1 =   6.3040n       
+ xi155.n18__net1 =  12.7895n       
+ xi155.n18__net17 =   1.8000        
+ xi155.n18__net3 =   1.8000        
+ xi155.n18__net7 =   7.3624n       
+ xi155.n18__sbuf_out =   1.8000        
+ xi155.n18__vddio1 =   1.8000        
+ xi155.n18__vss1 =   1.2953n       
+ xi155.n1900__net1 =  13.0540n       
+ xi155.n1901__net1 =  13.0521n       
+ xi155.n1901__sbuf_out =   1.8000        
+ xi155.n1902__net1 =  13.0526n       
+ xi155.n1903__net1 =  13.0535n       
+ xi155.n1903__sbuf_out =   1.8000        
+ xi155.n1904__net1 =  13.0526n       
+ xi155.n1905__net1 =  13.0512n       
+ xi155.n1905__sbuf_out =   1.8000        
+ xi155.n1906__net1 =  13.0517n       
+ xi155.n1907__net1 =  13.0517n       
+ xi155.n1907__sbuf_out =   1.8000        
+ xi155.n1908__net1 =  13.0526n       
+ xi155.n1909__net1 =  13.0503n       
+ xi155.n1909__sbuf_out =   1.8000        
+ xi155.n190__net1 =  12.8007n       
+ xi155.n190__net17 =   1.8000        
+ xi155.n190__sbuf_out =   1.8000        
+ xi155.n190__vddio1 =   1.8000        
+ xi155.n190__vss1 =   6.2900n       
+ xi155.n1910__net1 =  13.0508n       
+ xi155.n1911__net1 =  13.0517n       
+ xi155.n1911__sbuf_out =   1.8000        
+ xi155.n1912__net1 =  13.0508n       
+ xi155.n1913__net1 =  13.0488n       
+ xi155.n1913__sbuf_out =   1.8000        
+ xi155.n1914__net1 =  13.0493n       
+ xi155.n1915__net1 =  13.0493n       
+ xi155.n1915__sbuf_out =   1.8000        
+ xi155.n1916__net1 =  13.0502n       
+ xi155.n1917__net1 =  13.0474n       
+ xi155.n1917__sbuf_out =   1.8000        
+ xi155.n1918__net1 =  13.0479n       
+ xi155.n1919__net1 =  13.0488n       
+ xi155.n1919__sbuf_out =   1.8000        
+ xi155.n191__net1 =  12.8002n       
+ xi155.n191__net17 =   1.8000        
+ xi155.n191__sbuf_out =   1.8000        
+ xi155.n191__vddio1 =   1.8000        
+ xi155.n191__vss1 =   6.2900n       
+ xi155.n1920__net1 =  13.0479n       
+ xi155.n1921__net1 =  13.0453n       
+ xi155.n1921__sbuf_out =   1.8000        
+ xi155.n1922__net1 =  13.0458n       
+ xi155.n1923__net1 =  13.0458n       
+ xi155.n1923__sbuf_out =   1.8000        
+ xi155.n1924__net1 =  13.0467n       
+ xi155.n1925__net1 =  13.0435n       
+ xi155.n1925__sbuf_out =   1.8000        
+ xi155.n1926__net1 =  13.0440n       
+ xi155.n1927__net1 =  13.0448n       
+ xi155.n1927__sbuf_out =   1.8000        
+ xi155.n1928__net1 =  13.0440n       
+ xi155.n1929__net1 =  13.0408n       
+ xi155.n1929__sbuf_out =   1.8000        
+ xi155.n192__net1 =  12.8016n       
+ xi155.n192__net17 =   1.8000        
+ xi155.n192__sbuf_out =   1.8000        
+ xi155.n192__vddio1 =   1.8000        
+ xi155.n192__vss1 =   6.2719n       
+ xi155.n1930__net1 =  13.0412n       
+ xi155.n1931__net1 =  13.0413n       
+ xi155.n1931__sbuf_out =   1.8000        
+ xi155.n1932__net1 =  13.0421n       
+ xi155.n1933__net1 =  13.0385n       
+ xi155.n1933__sbuf_out =   1.8000        
+ xi155.n1934__net1 =  13.0389n       
+ xi155.n1935__net1 =  13.0398n       
+ xi155.n1935__sbuf_out =   1.8000        
+ xi155.n1936__net1 =  13.0389n       
+ xi155.n1937__net1 =  12.8285n       
+ xi155.n1937__sbuf_out =   1.8000        
+ xi155.n1938__net1 =  12.8276n       
+ xi155.n1939__net1 =  12.8272n       
+ xi155.n1939__sbuf_out =   1.8000        
+ xi155.n193__net1 =  12.7904n       
+ xi155.n193__net17 =   1.8000        
+ xi155.n193__sbuf_out =   1.8000        
+ xi155.n193__vddio1 =   1.8000        
+ xi155.n193__vss1 =   6.2719n       
+ xi155.n1940__net1 =  12.8276n       
+ xi155.n1941__net1 =  12.8197n       
+ xi155.n1941__sbuf_out =   1.8000        
+ xi155.n1942__net1 =  12.8197n       
+ xi155.n1943__net1 =  12.8193n       
+ xi155.n1943__sbuf_out =   1.8000        
+ xi155.n1944__net1 =  12.8206n       
+ xi155.n1945__net1 =  12.8101n       
+ xi155.n1945__sbuf_out =   1.8000        
+ xi155.n1946__net1 =  12.8092n       
+ xi155.n1947__net1 =  12.8087n       
+ xi155.n1947__sbuf_out =   1.8000        
+ xi155.n1948__net1 =  12.8092n       
+ xi155.n1949__net1 =  12.8009n       
+ xi155.n1949__sbuf_out =   1.8000        
+ xi155.n194__net1 =  12.7895n       
+ xi155.n194__net17 =   1.8000        
+ xi155.n194__sbuf_out =   1.8000        
+ xi155.n194__vddio1 =   1.8000        
+ xi155.n194__vss1 =   6.1520n       
+ xi155.n1950__net1 =  12.8009n       
+ xi155.n1951__net1 =  12.8004n       
+ xi155.n1951__sbuf_out =   1.8000        
+ xi155.n1952__net1 =  12.8018n       
+ xi155.n1953__net1 =  12.7906n       
+ xi155.n1953__sbuf_out =   1.8000        
+ xi155.n1954__net1 =  12.7897n       
+ xi155.n1955__net1 =  12.7893n       
+ xi155.n1955__sbuf_out =   1.8000        
+ xi155.n1956__net1 =  12.7897n       
+ xi155.n1957__net1 =  12.7810n       
+ xi155.n1957__sbuf_out =   1.8000        
+ xi155.n1958__net1 =  12.7810n       
+ xi155.n1959__net1 =  12.7805n       
+ xi155.n1959__sbuf_out =   1.8000        
+ xi155.n195__net1 =  12.7891n       
+ xi155.n195__net17 =   1.8000        
+ xi155.n195__sbuf_out =   1.8000        
+ xi155.n195__vddio1 =   1.8000        
+ xi155.n195__vss1 =   6.1521n       
+ xi155.n1960__net1 =  12.7819n       
+ xi155.n1961__net1 =  12.7702n       
+ xi155.n1961__sbuf_out =   1.8000        
+ xi155.n1962__net1 =  12.7693n       
+ xi155.n1963__net1 =  12.7688n       
+ xi155.n1963__sbuf_out =   1.8000        
+ xi155.n1964__net1 =  12.7693n       
+ xi155.n1965__net1 =  12.7702n       
+ xi155.n1965__sbuf_out =   1.8000        
+ xi155.n1966__net1 =  12.7702n       
+ xi155.n1967__net1 =  12.7697n       
+ xi155.n1967__sbuf_out =   1.8000        
+ xi155.n1968__net1 =  12.7711n       
+ xi155.n1969__net1 =  12.7720n       
+ xi155.n1969__sbuf_out =   1.8000        
+ xi155.n196__net1 =  12.7895n       
+ xi155.n196__net17 =   1.8000        
+ xi155.n196__sbuf_out =   1.8000        
+ xi155.n196__vddio1 =   1.8000        
+ xi155.n196__vss1 =   6.3899n       
+ xi155.n1970__net1 =  12.7711n       
+ xi155.n1971__net1 =  12.7706n       
+ xi155.n1971__sbuf_out =   1.8000        
+ xi155.n1972__net1 =  12.7711n       
+ xi155.n1973__net1 =  12.7716n       
+ xi155.n1973__sbuf_out =   1.8000        
+ xi155.n1974__net1 =  12.7716n       
+ xi155.n1975__net1 =  12.7711n       
+ xi155.n1975__sbuf_out =   1.8000        
+ xi155.n1976__net1 =  12.7725n       
+ xi155.n1977__net1 =  12.7728n       
+ xi155.n1977__sbuf_out =   1.8000        
+ xi155.n1978__net1 =  12.7719n       
+ xi155.n1979__net1 =  12.7714n       
+ xi155.n1979__sbuf_out =   1.8000        
+ xi155.n197__net1 =  12.7808n       
+ xi155.n197__net17 =   1.8000        
+ xi155.n197__sbuf_out =   1.8000        
+ xi155.n197__vss1 =   6.4149n       
+ xi155.n1980__net1 =  12.7719n       
+ xi155.n1981__net1 =  13.0241n       
+ xi155.n1981__sbuf_out =   1.8000        
+ xi155.n1982__net1 =  13.0232n       
+ xi155.n1983__net1 =  13.0227n       
+ xi155.n1983__sbuf_out =   1.8000        
+ xi155.n1984__net1 =  13.0232n       
+ xi155.n1985__net1 =  13.0204n       
+ xi155.n1985__sbuf_out =   1.8000        
+ xi155.n1986__net1 =  13.0204n       
+ xi155.n1987__net1 =  13.0199n       
+ xi155.n1987__sbuf_out =   1.8000        
+ xi155.n1988__net1 =  13.0213n       
+ xi155.n1989__net1 =  13.0174n       
+ xi155.n1989__sbuf_out =   1.8000        
+ xi155.n198__net1 =  12.7808n       
+ xi155.n198__net17 =   1.8000        
+ xi155.n198__sbuf_out =   1.8000        
+ xi155.n198__vddio1 =   1.8000        
+ xi155.n198__vss1 =   6.4127n       
+ xi155.n1990__net1 =  13.0165n       
+ xi155.n1991__net1 =  13.0160n       
+ xi155.n1991__sbuf_out =   1.8000        
+ xi155.n1992__net1 =  13.0165n       
+ xi155.n1993__net1 =  13.0133n       
+ xi155.n1993__sbuf_out =   1.8000        
+ xi155.n1994__net1 =  13.0133n       
+ xi155.n1995__net1 =  13.0128n       
+ xi155.n1995__sbuf_out =   1.8000        
+ xi155.n1996__net1 =  13.0142n       
+ xi155.n1997__net1 =  13.0097n       
+ xi155.n1997__sbuf_out =   1.8000        
+ xi155.n1998__net1 =  13.0088n       
+ xi155.n1999__net1 =  13.0083n       
+ xi155.n1999__sbuf_out =   1.8000        
+ xi155.n199__net1 =  12.7803n       
+ xi155.n199__net17 =   1.8000        
+ xi155.n199__sbuf_out =   1.8000        
+ xi155.n199__vddio1 =   1.8000        
+ xi155.n199__vss1 =   6.4072n       
+ xi155.n19__net1 =  12.7890n       
+ xi155.n19__net17 =   1.8000        
+ xi155.n19__net3 =   1.8000        
+ xi155.n19__net7 =   7.3613n       
+ xi155.n19__sbuf_out =   1.8000        
+ xi155.n19__vddio1 =   1.8000        
+ xi155.n19__vss1 =   1.1330n       
+ xi155.n1__sbuf_in =  22.4584n       
+ xi155.n1__sbuf_out =   1.8000        
+ xi155.n1__vddio1 =   1.8000        
+ xi155.n1__vss1 =   1.5633n       
+ xi155.n2000__net1 =  13.0088n       
+ xi155.n2001__net1 =  13.0051n       
+ xi155.n2001__sbuf_out =   1.8000        
+ xi155.n2002__net1 =  13.0051n       
+ xi155.n2003__net1 =  13.0046n       
+ xi155.n2003__sbuf_out =   1.8000        
+ xi155.n2004__net1 =  13.0060n       
+ xi155.n2005__net1 =  13.0008n       
+ xi155.n2005__sbuf_out =   1.8000        
+ xi155.n2006__net1 =  13.0000n       
+ xi155.n2007__net1 =  12.9995n       
+ xi155.n2007__sbuf_out =   1.8000        
+ xi155.n2008__net1 =  13.0000n       
+ xi155.n2009__net1 =  12.9958n       
+ xi155.n2009__sbuf_out =   1.8000        
+ xi155.n200__net1 =  12.7817n       
+ xi155.n200__net17 =   1.8000        
+ xi155.n200__sbuf_out =   1.8000        
+ xi155.n200__vddio1 =   1.8000        
+ xi155.n200__vss1 =   6.4052n       
+ xi155.n2010__net1 =  12.9958n       
+ xi155.n2011__net1 =  12.9953n       
+ xi155.n2011__sbuf_out =   1.8000        
+ xi155.n2012__net1 =  12.9967n       
+ xi155.n2013__net1 =  12.9910n       
+ xi155.n2013__sbuf_out =   1.8000        
+ xi155.n2014__net1 =  12.9901n       
+ xi155.n2015__net1 =  12.9896n       
+ xi155.n2015__sbuf_out =   1.8000        
+ xi155.n2016__net1 =  12.9901n       
+ xi155.n2017__net1 =  12.9855n       
+ xi155.n2017__sbuf_out =   1.8000        
+ xi155.n2018__net1 =  12.9855n       
+ xi155.n2019__net1 =  12.9850n       
+ xi155.n2019__sbuf_out =   1.8000        
+ xi155.n201__net1 =  12.7700n       
+ xi155.n201__net17 =   1.8000        
+ xi155.n201__sbuf_out =   1.8000        
+ xi155.n201__vddio1 =   1.8000        
+ xi155.n201__vss1 =   6.3997n       
+ xi155.n2020__net1 =  12.9864n       
+ xi155.n2021__net1 =  12.9801n       
+ xi155.n2021__sbuf_out =   1.8000        
+ xi155.n2022__net1 =  12.9792n       
+ xi155.n2023__net1 =  12.9787n       
+ xi155.n2023__sbuf_out =   1.8000        
+ xi155.n2024__net1 =  12.9792n       
+ xi155.n2025__net1 =  12.9466n       
+ xi155.n2025__sbuf_out =   1.8000        
+ xi155.n2026__net1 =  12.9471n       
+ xi155.n2027__net1 =  12.9480n       
+ xi155.n2027__sbuf_out =   1.8000        
+ xi155.n2028__net1 =  12.9471n       
+ xi155.n2029__net1 =  12.9397n       
+ xi155.n2029__sbuf_out =   1.8000        
+ xi155.n202__net1 =  12.7691n       
+ xi155.n202__net17 =   1.8000        
+ xi155.n202__sbuf_out =   1.8000        
+ xi155.n202__vddio1 =   1.8000        
+ xi155.n202__vss1 =   6.3893n       
+ xi155.n2030__net1 =  12.9402n       
+ xi155.n2031__net1 =  12.9402n       
+ xi155.n2031__sbuf_out =   1.8000        
+ xi155.n2032__net1 =  12.9411n       
+ xi155.n2033__net1 =  12.9341n       
+ xi155.n2033__sbuf_out =   1.8000        
+ xi155.n2034__net1 =  12.9346n       
+ xi155.n2035__net1 =  12.9355n       
+ xi155.n2035__sbuf_out =   1.8000        
+ xi155.n2036__net1 =  12.9346n       
+ xi155.n2037__net1 =  12.9266n       
+ xi155.n2037__sbuf_out =   1.8000        
+ xi155.n2038__net1 =  12.9271n       
+ xi155.n2039__net1 =  12.9271n       
+ xi155.n2039__sbuf_out =   1.8000        
+ xi155.n203__net1 =  12.7686n       
+ xi155.n203__net17 =   1.8000        
+ xi155.n203__sbuf_out =   1.8000        
+ xi155.n203__vddio1 =   1.8000        
+ xi155.n203__vss1 =   6.3757n       
+ xi155.n2040__net1 =  12.9280n       
+ xi155.n2041__net1 =  12.9206n       
+ xi155.n2041__sbuf_out =   1.8000        
+ xi155.n2042__net1 =  12.9211n       
+ xi155.n2043__net1 =  12.9220n       
+ xi155.n2043__sbuf_out =   1.8000        
+ xi155.n2044__net1 =  12.9211n       
+ xi155.n2045__net1 =  12.9125n       
+ xi155.n2045__sbuf_out =   1.8000        
+ xi155.n2046__net1 =  12.9130n       
+ xi155.n2047__net1 =  12.9130n       
+ xi155.n2047__sbuf_out =   1.8000        
+ xi155.n2048__net1 =  12.9139n       
+ xi155.n2049__net1 =  12.9060n       
+ xi155.n2049__sbuf_out =   1.8000        
+ xi155.n204__net1 =  12.7691n       
+ xi155.n204__net17 =   1.8000        
+ xi155.n204__sbuf_out =   1.8000        
+ xi155.n204__vddio1 =   1.8000        
+ xi155.n204__vss1 =   6.3646n       
+ xi155.n2050__net1 =  12.9065n       
+ xi155.n2051__net1 =  12.9074n       
+ xi155.n2051__sbuf_out =   1.8000        
+ xi155.n2052__net1 =  12.9065n       
+ xi155.n2053__net1 =  12.8973n       
+ xi155.n2053__sbuf_out =   1.8000        
+ xi155.n2054__net1 =  12.8978n       
+ xi155.n2055__net1 =  12.8978n       
+ xi155.n2055__sbuf_out =   1.8000        
+ xi155.n2056__net1 =  12.8987n       
+ xi155.n2057__net1 =  12.8903n       
+ xi155.n2057__sbuf_out =   1.8000        
+ xi155.n2058__net1 =  12.8908n       
+ xi155.n2059__net1 =  12.8917n       
+ xi155.n2059__sbuf_out =   1.8000        
+ xi155.n205__net1 =  12.7700n       
+ xi155.n205__net17 =   1.8000        
+ xi155.n205__sbuf_out =   1.8000        
+ xi155.n205__vddio1 =   1.8000        
+ xi155.n205__vss1 =   6.3579n       
+ xi155.n2060__net1 =  12.8908n       
+ xi155.n2061__net1 =  12.8810n       
+ xi155.n2061__sbuf_out =   1.8000        
+ xi155.n2062__net1 =  12.8815n       
+ xi155.n2063__net1 =  12.8815n       
+ xi155.n2063__sbuf_out =   1.8000        
+ xi155.n2064__net1 =  12.8824n       
+ xi155.n2065__net1 =  12.8736n       
+ xi155.n2065__sbuf_out =   1.8000        
+ xi155.n2066__net1 =  12.8741n       
+ xi155.n2067__net1 =  12.8750n       
+ xi155.n2067__sbuf_out =   1.8000        
+ xi155.n2068__net1 =  12.8741n       
+ xi155.n2069__net1 =  13.0529n       
+ xi155.n2069__sbuf_out =   1.8000        
+ xi155.n206__net1 =  12.7700n       
+ xi155.n206__net17 =   1.8000        
+ xi155.n206__sbuf_out =   1.8000        
+ xi155.n206__vddio1 =   1.8000        
+ xi155.n206__vss1 =   6.3354n       
+ xi155.n2070__net1 =  13.0533n       
+ xi155.n2071__net1 =  13.0542n       
+ xi155.n2071__sbuf_out =   1.8000        
+ xi155.n2072__net1 =  13.0533n       
+ xi155.n2073__net1 =  13.0526n       
+ xi155.n2073__sbuf_out =   1.8000        
+ xi155.n2074__net1 =  13.0530n       
+ xi155.n2075__net1 =  13.0530n       
+ xi155.n2075__sbuf_out =   1.8000        
+ xi155.n2076__net1 =  13.0539n       
+ xi155.n2077__net1 =  13.0521n       
+ xi155.n2077__sbuf_out =   1.8000        
+ xi155.n2078__net1 =  13.0526n       
+ xi155.n2079__net1 =  13.0535n       
+ xi155.n2079__sbuf_out =   1.8000        
+ xi155.n207__net1 =  12.7695n       
+ xi155.n207__net17 =   1.8000        
+ xi155.n207__sbuf_out =   1.8000        
+ xi155.n207__vddio1 =   1.8000        
+ xi155.n207__vss1 =   6.2913n       
+ xi155.n2080__net1 =  13.0526n       
+ xi155.n2081__net1 =  13.0512n       
+ xi155.n2081__sbuf_out =   1.8000        
+ xi155.n2082__net1 =  13.0517n       
+ xi155.n2083__net1 =  13.0517n       
+ xi155.n2083__sbuf_out =   1.8000        
+ xi155.n2084__net1 =  13.0526n       
+ xi155.n2085__net1 =  13.0503n       
+ xi155.n2085__sbuf_out =   1.8000        
+ xi155.n2086__net1 =  13.0508n       
+ xi155.n2087__net1 =  13.0516n       
+ xi155.n2087__sbuf_out =   1.8000        
+ xi155.n2088__net1 =  13.0508n       
+ xi155.n2089__net1 =  13.0488n       
+ xi155.n2089__sbuf_out =   1.8000        
+ xi155.n208__net1 =  12.7709n       
+ xi155.n208__net17 =   1.8000        
+ xi155.n208__sbuf_out =   1.8000        
+ xi155.n208__vddio1 =   1.8000        
+ xi155.n208__vss1 =   6.6040n       
+ xi155.n2090__net1 =  13.0493n       
+ xi155.n2091__net1 =  13.0493n       
+ xi155.n2091__sbuf_out =   1.8000        
+ xi155.n2092__net1 =  13.0502n       
+ xi155.n2093__net1 =  13.0474n       
+ xi155.n2093__sbuf_out =   1.8000        
+ xi155.n2094__net1 =  13.0479n       
+ xi155.n2095__net1 =  13.0488n       
+ xi155.n2095__sbuf_out =   1.8000        
+ xi155.n2096__net1 =  13.0479n       
+ xi155.n2097__net1 =  13.0453n       
+ xi155.n2097__sbuf_out =   1.8000        
+ xi155.n2098__net1 =  13.0458n       
+ xi155.n2099__net1 =  13.0458n       
+ xi155.n2099__sbuf_out =   1.8000        
+ xi155.n209__net1 =  12.7718n       
+ xi155.n209__net17 =   1.8000        
+ xi155.n209__sbuf_out =   1.8000        
+ xi155.n209__vddio1 =   1.8000        
+ xi155.n209__vss1 =   6.6040n       
+ xi155.n20__net1 =  12.7895n       
+ xi155.n20__net17 =   1.8000        
+ xi155.n20__net3 =   1.8000        
+ xi155.n20__net7 =   7.3605n       
+ xi155.n20__sbuf_out =   1.8000        
+ xi155.n20__vddio1 =   1.8000        
+ xi155.n20__vss1 = 969.1858p       
+ xi155.n2100__net1 =  13.0467n       
+ xi155.n2101__net1 =  13.0434n       
+ xi155.n2101__sbuf_out =   1.8000        
+ xi155.n2102__net1 =  13.0439n       
+ xi155.n2103__net1 =  13.0448n       
+ xi155.n2103__sbuf_out =   1.8000        
+ xi155.n2104__net1 =  13.0439n       
+ xi155.n2105__net1 =  13.0407n       
+ xi155.n2105__sbuf_out =   1.8000        
+ xi155.n2106__net1 =  13.0412n       
+ xi155.n2107__net1 =  13.0412n       
+ xi155.n2107__sbuf_out =   1.8000        
+ xi155.n2108__net1 =  13.0421n       
+ xi155.n2109__net1 =  13.0384n       
+ xi155.n2109__sbuf_out =   1.8000        
+ xi155.n210__net1 =  12.7709n       
+ xi155.n210__net17 =   1.8000        
+ xi155.n210__sbuf_out =   1.8000        
+ xi155.n210__vddio1 =   1.8000        
+ xi155.n210__vss1 =   6.5995n       
+ xi155.n2110__net1 =  13.0389n       
+ xi155.n2111__net1 =  13.0398n       
+ xi155.n2111__sbuf_out =   1.8000        
+ xi155.n2112__net1 =  13.0389n       
+ xi155.n2113__net1 =  12.8285n       
+ xi155.n2113__sbuf_out =   1.8000        
+ xi155.n2114__net1 =  12.8276n       
+ xi155.n2115__net1 =  12.8272n       
+ xi155.n2115__sbuf_out =   1.8000        
+ xi155.n2116__net1 =  12.8276n       
+ xi155.n2117__net1 =  12.8198n       
+ xi155.n2117__sbuf_out =   1.8000        
+ xi155.n2118__net1 =  12.8198n       
+ xi155.n2119__net1 =  12.8193n       
+ xi155.n2119__sbuf_out =   1.8000        
+ xi155.n211__net1 =  12.7704n       
+ xi155.n211__net17 =   1.8000        
+ xi155.n211__sbuf_out =   1.8000        
+ xi155.n211__vddio1 =   1.8000        
+ xi155.n211__vss1 =   6.5995n       
+ xi155.n2120__net1 =  12.8206n       
+ xi155.n2121__net1 =  12.8101n       
+ xi155.n2121__sbuf_out =   1.8000        
+ xi155.n2122__net1 =  12.8092n       
+ xi155.n2123__net1 =  12.8087n       
+ xi155.n2123__sbuf_out =   1.8000        
+ xi155.n2124__net1 =  12.8092n       
+ xi155.n2125__net1 =  12.8009n       
+ xi155.n2125__sbuf_out =   1.8000        
+ xi155.n2126__net1 =  12.8009n       
+ xi155.n2127__net1 =  12.8004n       
+ xi155.n2127__sbuf_out =   1.8000        
+ xi155.n2128__net1 =  12.8018n       
+ xi155.n2129__net1 =  12.7906n       
+ xi155.n2129__sbuf_out =   1.8000        
+ xi155.n212__net1 =  12.7709n       
+ xi155.n212__net17 =   1.8000        
+ xi155.n212__sbuf_out =   1.8000        
+ xi155.n212__vddio1 =   1.8000        
+ xi155.n212__vss1 =   6.5940n       
+ xi155.n2130__net1 =  12.7897n       
+ xi155.n2131__net1 =  12.7893n       
+ xi155.n2131__sbuf_out =   1.8000        
+ xi155.n2132__net1 =  12.7897n       
+ xi155.n2133__net1 =  12.7810n       
+ xi155.n2133__sbuf_out =   1.8000        
+ xi155.n2134__net1 =  12.7810n       
+ xi155.n2135__net1 =  12.7805n       
+ xi155.n2135__sbuf_out =   1.8000        
+ xi155.n2136__net1 =  12.7819n       
+ xi155.n2137__net1 =  12.7702n       
+ xi155.n2137__sbuf_out =   1.8000        
+ xi155.n2138__net1 =  12.7693n       
+ xi155.n2139__net1 =  12.7688n       
+ xi155.n2139__sbuf_out =   1.8000        
+ xi155.n213__net1 =  12.7714n       
+ xi155.n213__net17 =   1.8000        
+ xi155.n213__sbuf_out =   1.8000        
+ xi155.n213__vddio1 =   1.8000        
+ xi155.n213__vss1 =   6.5940n       
+ xi155.n2140__net1 =  12.7693n       
+ xi155.n2141__net1 =  12.7702n       
+ xi155.n2141__sbuf_out =   1.8000        
+ xi155.n2142__net1 =  12.7702n       
+ xi155.n2143__net1 =  12.7697n       
+ xi155.n2143__sbuf_out =   1.8000        
+ xi155.n2144__net1 =  12.7711n       
+ xi155.n2145__net1 =  12.7720n       
+ xi155.n2145__sbuf_out =   1.8000        
+ xi155.n2146__net1 =  12.7711n       
+ xi155.n2147__net1 =  12.7706n       
+ xi155.n2147__sbuf_out =   1.8000        
+ xi155.n2148__net1 =  12.7711n       
+ xi155.n2149__net1 =  12.7716n       
+ xi155.n2149__sbuf_out =   1.8000        
+ xi155.n214__net1 =  12.7714n       
+ xi155.n214__net17 =   1.8000        
+ xi155.n214__sbuf_out =   1.8000        
+ xi155.n214__vddio1 =   1.8000        
+ xi155.n214__vss1 =   6.5866n       
+ xi155.n2150__net1 =  12.7716n       
+ xi155.n2151__net1 =  12.7711n       
+ xi155.n2151__sbuf_out =   1.8000        
+ xi155.n2152__net1 =  12.7725n       
+ xi155.n2153__net1 =  12.7728n       
+ xi155.n2153__sbuf_out =   1.8000        
+ xi155.n2154__net1 =  12.7719n       
+ xi155.n2155__net1 =  12.7714n       
+ xi155.n2155__sbuf_out =   1.8000        
+ xi155.n2156__net1 =  12.7719n       
+ xi155.n2157__net1 =  13.0241n       
+ xi155.n2157__sbuf_out =   1.8000        
+ xi155.n2158__net1 =  13.0232n       
+ xi155.n2159__net1 =  13.0227n       
+ xi155.n2159__sbuf_out =   1.8000        
+ xi155.n215__net1 =  12.7709n       
+ xi155.n215__net17 =   1.8000        
+ xi155.n215__sbuf_out =   1.8000        
+ xi155.n215__vddio1 =   1.8000        
+ xi155.n215__vss1 =   6.5866n       
+ xi155.n2160__net1 =  13.0232n       
+ xi155.n2161__net1 =  13.0204n       
+ xi155.n2161__sbuf_out =   1.8000        
+ xi155.n2162__net1 =  13.0204n       
+ xi155.n2163__net1 =  13.0199n       
+ xi155.n2163__sbuf_out =   1.8000        
+ xi155.n2164__net1 =  13.0213n       
+ xi155.n2165__net1 =  13.0174n       
+ xi155.n2165__sbuf_out =   1.8000        
+ xi155.n2166__net1 =  13.0165n       
+ xi155.n2167__net1 =  13.0160n       
+ xi155.n2167__sbuf_out =   1.8000        
+ xi155.n2168__net1 =  13.0165n       
+ xi155.n2169__net1 =  13.0133n       
+ xi155.n2169__sbuf_out =   1.8000        
+ xi155.n216__net1 =  12.7723n       
+ xi155.n216__net17 =   1.8000        
+ xi155.n216__sbuf_out =   1.8000        
+ xi155.n216__vddio1 =   1.8000        
+ xi155.n216__vss1 =   6.5764n       
+ xi155.n2170__net1 =  13.0133n       
+ xi155.n2171__net1 =  13.0128n       
+ xi155.n2171__sbuf_out =   1.8000        
+ xi155.n2172__net1 =  13.0142n       
+ xi155.n2173__net1 =  13.0097n       
+ xi155.n2173__sbuf_out =   1.8000        
+ xi155.n2174__net1 =  13.0088n       
+ xi155.n2175__net1 =  13.0083n       
+ xi155.n2175__sbuf_out =   1.8000        
+ xi155.n2176__net1 =  13.0088n       
+ xi155.n2177__net1 =  13.0051n       
+ xi155.n2177__sbuf_out =   1.8000        
+ xi155.n2178__net1 =  13.0051n       
+ xi155.n2179__net1 =  13.0046n       
+ xi155.n2179__sbuf_out =   1.8000        
+ xi155.n217__net1 =  12.7726n       
+ xi155.n217__net17 =   1.8000        
+ xi155.n217__sbuf_out =   1.8000        
+ xi155.n217__vddio1 =   1.8000        
+ xi155.n217__vss1 =   6.5764n       
+ xi155.n2180__net1 =  13.0060n       
+ xi155.n2181__net1 =  13.0009n       
+ xi155.n2181__sbuf_out =   1.8000        
+ xi155.n2182__net1 =  13.0000n       
+ xi155.n2183__net1 =  12.9995n       
+ xi155.n2183__sbuf_out =   1.8000        
+ xi155.n2184__net1 =  13.0000n       
+ xi155.n2185__net1 =  12.9958n       
+ xi155.n2185__sbuf_out =   1.8000        
+ xi155.n2186__net1 =  12.9958n       
+ xi155.n2187__net1 =  12.9953n       
+ xi155.n2187__sbuf_out =   1.8000        
+ xi155.n2188__net1 =  12.9967n       
+ xi155.n2189__net1 =  12.9910n       
+ xi155.n2189__sbuf_out =   1.8000        
+ xi155.n218__net1 =  12.7717n       
+ xi155.n218__net17 =   1.8000        
+ xi155.n218__sbuf_out =   1.8000        
+ xi155.n218__vddio1 =   1.8000        
+ xi155.n218__vss1 =   6.5631n       
+ xi155.n2190__net1 =  12.9901n       
+ xi155.n2191__net1 =  12.9896n       
+ xi155.n2191__sbuf_out =   1.8000        
+ xi155.n2192__net1 =  12.9901n       
+ xi155.n2193__net1 =  12.9855n       
+ xi155.n2193__sbuf_out =   1.8000        
+ xi155.n2194__net1 =  12.9855n       
+ xi155.n2195__net1 =  12.9850n       
+ xi155.n2195__sbuf_out =   1.8000        
+ xi155.n2196__net1 =  12.9864n       
+ xi155.n2197__net1 =  12.9801n       
+ xi155.n2197__sbuf_out =   1.8000        
+ xi155.n2198__net1 =  12.9792n       
+ xi155.n2199__net1 =  12.9787n       
+ xi155.n2199__sbuf_out =   1.8000        
+ xi155.n219__net1 =  12.7712n       
+ xi155.n219__net17 =   1.8000        
+ xi155.n219__sbuf_out =   1.8000        
+ xi155.n219__vddio1 =   1.8000        
+ xi155.n219__vss1 =   6.5631n       
+ xi155.n21__net1 =  12.7807n       
+ xi155.n21__net17 =   1.8000        
+ xi155.n21__net3 =   1.8000        
+ xi155.n21__net7 =   7.3588n       
+ xi155.n21__sbuf_out =   1.8000        
+ xi155.n21__vddio1 =   1.8000        
+ xi155.n21__vss1 = 794.4984p       
+ xi155.n2200__net1 =  12.9792n       
+ xi155.n2201__net1 =  12.9466n       
+ xi155.n2201__sbuf_out =   1.8000        
+ xi155.n2202__net1 =  12.9471n       
+ xi155.n2203__net1 =  12.9479n       
+ xi155.n2203__sbuf_out =   1.8000        
+ xi155.n2204__net1 =  12.9471n       
+ xi155.n2205__net1 =  12.9397n       
+ xi155.n2205__sbuf_out =   1.8000        
+ xi155.n2206__net1 =  12.9401n       
+ xi155.n2207__net1 =  12.9401n       
+ xi155.n2207__sbuf_out =   1.8000        
+ xi155.n2208__net1 =  12.9410n       
+ xi155.n2209__net1 =  12.9341n       
+ xi155.n2209__sbuf_out =   1.8000        
+ xi155.n220__net1 =  12.7717n       
+ xi155.n220__net17 =   1.8000        
+ xi155.n220__sbuf_out =   1.8000        
+ xi155.n220__vddio1 =   1.8000        
+ xi155.n220__vss1 =   6.5457n       
+ xi155.n2210__net1 =  12.9346n       
+ xi155.n2211__net1 =  12.9355n       
+ xi155.n2211__sbuf_out =   1.8000        
+ xi155.n2212__net1 =  12.9346n       
+ xi155.n2213__net1 =  12.9266n       
+ xi155.n2213__sbuf_out =   1.8000        
+ xi155.n2214__net1 =  12.9271n       
+ xi155.n2215__net1 =  12.9271n       
+ xi155.n2215__sbuf_out =   1.8000        
+ xi155.n2216__net1 =  12.9280n       
+ xi155.n2217__net1 =  12.9206n       
+ xi155.n2217__sbuf_out =   1.8000        
+ xi155.n2218__net1 =  12.9211n       
+ xi155.n2219__net1 =  12.9220n       
+ xi155.n2219__sbuf_out =   1.8000        
+ xi155.n221__net1 =  13.0239n       
+ xi155.n221__net17 =   1.8000        
+ xi155.n221__sbuf_out =   1.8000        
+ xi155.n221__vddio1 =   1.8000        
+ xi155.n221__vss1 =   6.5457n       
+ xi155.n2220__net1 =  12.9211n       
+ xi155.n2221__net1 =  12.9125n       
+ xi155.n2221__sbuf_out =   1.8000        
+ xi155.n2222__net1 =  12.9129n       
+ xi155.n2223__net1 =  12.9129n       
+ xi155.n2223__sbuf_out =   1.8000        
+ xi155.n2224__net1 =  12.9138n       
+ xi155.n2225__net1 =  12.9060n       
+ xi155.n2225__sbuf_out =   1.8000        
+ xi155.n2226__net1 =  12.9065n       
+ xi155.n2227__net1 =  12.9073n       
+ xi155.n2227__sbuf_out =   1.8000        
+ xi155.n2228__net1 =  12.9065n       
+ xi155.n2229__net1 =  12.8973n       
+ xi155.n2229__sbuf_out =   1.8000        
+ xi155.n222__net1 =  13.0230n       
+ xi155.n222__net17 =   1.8000        
+ xi155.n222__sbuf_out =   1.8000        
+ xi155.n222__vddio1 =   1.8000        
+ xi155.n222__vss1 =   6.4311n       
+ xi155.n2230__net1 =  12.8977n       
+ xi155.n2231__net1 =  12.8977n       
+ xi155.n2231__sbuf_out =   1.8000        
+ xi155.n2232__net1 =  12.8986n       
+ xi155.n2233__net1 =  12.8903n       
+ xi155.n2233__sbuf_out =   1.8000        
+ xi155.n2234__net1 =  12.8908n       
+ xi155.n2235__net1 =  12.8917n       
+ xi155.n2235__sbuf_out =   1.8000        
+ xi155.n2236__net1 =  12.8908n       
+ xi155.n2237__net1 =  12.8810n       
+ xi155.n2237__sbuf_out =   1.8000        
+ xi155.n2238__net1 =  12.8815n       
+ xi155.n2239__net1 =  12.8815n       
+ xi155.n2239__sbuf_out =   1.8000        
+ xi155.n223__net1 =  13.0225n       
+ xi155.n223__net17 =   1.8000        
+ xi155.n223__sbuf_out =   1.8000        
+ xi155.n223__vddio1 =   1.8000        
+ xi155.n223__vss1 =   6.4311n       
+ xi155.n2240__net1 =  12.8824n       
+ xi155.n2241__net1 =  12.8736n       
+ xi155.n2241__sbuf_out =   1.8000        
+ xi155.n2242__net1 =  12.8741n       
+ xi155.n2243__net1 =  12.8749n       
+ xi155.n2243__sbuf_out =   1.8000        
+ xi155.n2244__net1 =  12.8741n       
+ xi155.n2245__net1 =  13.0528n       
+ xi155.n2245__sbuf_out =   1.8000        
+ xi155.n2246__net1 =  13.0533n       
+ xi155.n2247__net1 =  13.0542n       
+ xi155.n2247__sbuf_out =   1.8000        
+ xi155.n2248__net1 =  13.0533n       
+ xi155.n2249__net1 =  13.0525n       
+ xi155.n2249__sbuf_out =   1.8000        
+ xi155.n224__net1 =  13.0230n       
+ xi155.n224__net17 =   1.8000        
+ xi155.n224__sbuf_out =   1.8000        
+ xi155.n224__vddio1 =   1.8000        
+ xi155.n224__vss1 =   6.4351n       
+ xi155.n2250__net1 =  13.0530n       
+ xi155.n2251__net1 =  13.0530n       
+ xi155.n2251__sbuf_out =   1.8000        
+ xi155.n2252__net1 =  13.0539n       
+ xi155.n2253__net1 =  13.0521n       
+ xi155.n2253__sbuf_out =   1.8000        
+ xi155.n2254__net1 =  13.0526n       
+ xi155.n2255__net1 =  13.0534n       
+ xi155.n2255__sbuf_out =   1.8000        
+ xi155.n2256__net1 =  13.0526n       
+ xi155.n2257__net1 =  13.0512n       
+ xi155.n2257__sbuf_out =   1.8000        
+ xi155.n2258__net1 =  13.0517n       
+ xi155.n2259__net1 =  13.0517n       
+ xi155.n2259__sbuf_out =   1.8000        
+ xi155.n225__net1 =  13.0202n       
+ xi155.n225__net17 =   1.8000        
+ xi155.n225__sbuf_out =   1.8000        
+ xi155.n225__vddio1 =   1.8000        
+ xi155.n225__vss1 =   6.4476n       
+ xi155.n2260__net1 =  13.0526n       
+ xi155.n2261__net1 =  13.0503n       
+ xi155.n2261__sbuf_out =   1.8000        
+ xi155.n2262__net1 =  13.0507n       
+ xi155.n2263__net1 =  13.0516n       
+ xi155.n2263__sbuf_out =   1.8000        
+ xi155.n2264__net1 =  13.0507n       
+ xi155.n2265__net1 =  13.0488n       
+ xi155.n2265__sbuf_out =   1.8000        
+ xi155.n2266__net1 =  13.0492n       
+ xi155.n2267__net1 =  13.0492n       
+ xi155.n2267__sbuf_out =   1.8000        
+ xi155.n2268__net1 =  13.0501n       
+ xi155.n2269__net1 =  13.0474n       
+ xi155.n2269__sbuf_out =   1.8000        
+ xi155.n226__net1 =  13.0202n       
+ xi155.n226__net17 =   1.8000        
+ xi155.n226__sbuf_out =   1.8000        
+ xi155.n226__vss1 =   6.4465n       
+ xi155.n2270__net1 =  13.0479n       
+ xi155.n2271__net1 =  13.0487n       
+ xi155.n2271__sbuf_out =   1.8000        
+ xi155.n2272__net1 =  13.0479n       
+ xi155.n2273__net1 =  13.0453n       
+ xi155.n2273__sbuf_out =   1.8000        
+ xi155.n2274__net1 =  13.0457n       
+ xi155.n2275__net1 =  13.0457n       
+ xi155.n2275__sbuf_out =   1.8000        
+ xi155.n2276__net1 =  13.0466n       
+ xi155.n2277__net1 =  13.0434n       
+ xi155.n2277__sbuf_out =   1.8000        
+ xi155.n2278__net1 =  13.0439n       
+ xi155.n2279__net1 =  13.0448n       
+ xi155.n2279__sbuf_out =   1.8000        
+ xi155.n227__net1 =  13.0197n       
+ xi155.n227__net17 =   1.8000        
+ xi155.n227__sbuf_out =   1.8000        
+ xi155.n227__vddio1 =   1.8000        
+ xi155.n227__vss1 =   6.4438n       
+ xi155.n2280__net1 =  13.0439n       
+ xi155.n2281__net1 =  13.0407n       
+ xi155.n2281__sbuf_out =   1.8000        
+ xi155.n2282__net1 =  13.0412n       
+ xi155.n2283__net1 =  13.0412n       
+ xi155.n2283__sbuf_out =   1.8000        
+ xi155.n2284__net1 =  13.0421n       
+ xi155.n2285__net1 =  13.0384n       
+ xi155.n2285__sbuf_out =   1.8000        
+ xi155.n2286__net1 =  13.0389n       
+ xi155.n2287__net1 =  13.0398n       
+ xi155.n2287__sbuf_out =   1.8000        
+ xi155.n2288__net1 =  13.0389n       
+ xi155.n2289__net1 =  12.8285n       
+ xi155.n2289__sbuf_out =   1.8000        
+ xi155.n228__net1 =  13.0211n       
+ xi155.n228__net17 =   1.8000        
+ xi155.n228__sbuf_out =   1.8000        
+ xi155.n228__vddio1 =   1.8000        
+ xi155.n228__vss1 =   6.4428n       
+ xi155.n2290__net1 =  12.8276n       
+ xi155.n2291__net1 =  12.8272n       
+ xi155.n2291__sbuf_out =   1.8000        
+ xi155.n2292__net1 =  12.8276n       
+ xi155.n2293__net1 =  12.8198n       
+ xi155.n2293__sbuf_out =   1.8000        
+ xi155.n2294__net1 =  12.8198n       
+ xi155.n2295__net1 =  12.8193n       
+ xi155.n2295__sbuf_out =   1.8000        
+ xi155.n2296__net1 =  12.8206n       
+ xi155.n2297__net1 =  12.8101n       
+ xi155.n2297__sbuf_out =   1.8000        
+ xi155.n2298__net1 =  12.8092n       
+ xi155.n2299__net1 =  12.8087n       
+ xi155.n2299__sbuf_out =   1.8000        
+ xi155.n229__net1 =  13.0172n       
+ xi155.n229__net17 =   1.8000        
+ xi155.n229__sbuf_out =   1.8000        
+ xi155.n229__vddio1 =   1.8000        
+ xi155.n229__vss1 =   6.4400n       
+ xi155.n22__net1 =  12.7807n       
+ xi155.n22__net17 =   1.8000        
+ xi155.n22__net3 =   1.8000        
+ xi155.n22__net7 =   7.3579n       
+ xi155.n22__sbuf_out =   1.8000        
+ xi155.n22__vddio1 =   1.8000        
+ xi155.n22__vss1 = 505.5946p       
+ xi155.n2300__net1 =  12.8092n       
+ xi155.n2301__net1 =  12.8009n       
+ xi155.n2301__sbuf_out =   1.8000        
+ xi155.n2302__net1 =  12.8009n       
+ xi155.n2303__net1 =  12.8004n       
+ xi155.n2303__sbuf_out =   1.8000        
+ xi155.n2304__net1 =  12.8018n       
+ xi155.n2305__net1 =  12.7906n       
+ xi155.n2305__sbuf_out =   1.8000        
+ xi155.n2306__net1 =  12.7898n       
+ xi155.n2307__net1 =  12.7893n       
+ xi155.n2307__sbuf_out =   1.8000        
+ xi155.n2308__net1 =  12.7898n       
+ xi155.n2309__net1 =  12.7810n       
+ xi155.n2309__sbuf_out =   1.8000        
+ xi155.n230__net1 =  13.0163n       
+ xi155.n230__net17 =   1.8000        
+ xi155.n230__sbuf_out =   1.8000        
+ xi155.n230__vddio1 =   1.8000        
+ xi155.n230__vss1 =   6.4349n       
+ xi155.n2310__net1 =  12.7810n       
+ xi155.n2311__net1 =  12.7805n       
+ xi155.n2311__sbuf_out =   1.8000        
+ xi155.n2312__net1 =  12.7819n       
+ xi155.n2313__net1 =  12.7702n       
+ xi155.n2313__sbuf_out =   1.8000        
+ xi155.n2314__net1 =  12.7693n       
+ xi155.n2315__net1 =  12.7688n       
+ xi155.n2315__sbuf_out =   1.8000        
+ xi155.n2316__net1 =  12.7693n       
+ xi155.n2317__net1 =  12.7702n       
+ xi155.n2317__sbuf_out =   1.8000        
+ xi155.n2318__net1 =  12.7702n       
+ xi155.n2319__net1 =  12.7697n       
+ xi155.n2319__sbuf_out =   1.8000        
+ xi155.n231__net1 =  13.0158n       
+ xi155.n231__net17 =   1.8000        
+ xi155.n231__sbuf_out =   1.8000        
+ xi155.n231__vddio1 =   1.8000        
+ xi155.n231__vss1 =   6.4281n       
+ xi155.n2320__net1 =  12.7711n       
+ xi155.n2321__net1 =  12.7720n       
+ xi155.n2321__sbuf_out =   1.8000        
+ xi155.n2322__net1 =  12.7711n       
+ xi155.n2323__net1 =  12.7706n       
+ xi155.n2323__sbuf_out =   1.8000        
+ xi155.n2324__net1 =  12.7711n       
+ xi155.n2325__net1 =  12.7716n       
+ xi155.n2325__sbuf_out =   1.8000        
+ xi155.n2326__net1 =  12.7716n       
+ xi155.n2327__net1 =  12.7711n       
+ xi155.n2327__sbuf_out =   1.8000        
+ xi155.n2328__net1 =  12.7725n       
+ xi155.n2329__net1 =  12.7728n       
+ xi155.n2329__sbuf_out =   1.8000        
+ xi155.n232__net1 =  13.0163n       
+ xi155.n232__net17 =   1.8000        
+ xi155.n232__sbuf_out =   1.8000        
+ xi155.n232__vddio1 =   1.8000        
+ xi155.n232__vss1 =   6.4225n       
+ xi155.n2330__net1 =  12.7719n       
+ xi155.n2331__net1 =  12.7714n       
+ xi155.n2331__sbuf_out =   1.8000        
+ xi155.n2332__net1 =  12.7719n       
+ xi155.n2333__net1 =  13.0241n       
+ xi155.n2333__sbuf_out =   1.8000        
+ xi155.n2334__net1 =  13.0232n       
+ xi155.n2335__net1 =  13.0227n       
+ xi155.n2335__sbuf_out =   1.8000        
+ xi155.n2336__net1 =  13.0232n       
+ xi155.n2337__net1 =  13.0204n       
+ xi155.n2337__sbuf_out =   1.8000        
+ xi155.n2338__net1 =  13.0204n       
+ xi155.n2339__net1 =  13.0199n       
+ xi155.n2339__sbuf_out =   1.8000        
+ xi155.n233__net1 =  13.0131n       
+ xi155.n233__net17 =   1.8000        
+ xi155.n233__sbuf_out =   1.8000        
+ xi155.n233__vddio1 =   1.8000        
+ xi155.n233__vss1 =   6.4192n       
+ xi155.n2340__net1 =  13.0213n       
+ xi155.n2341__net1 =  13.0174n       
+ xi155.n2341__sbuf_out =   1.8000        
+ xi155.n2342__net1 =  13.0165n       
+ xi155.n2343__net1 =  13.0160n       
+ xi155.n2343__sbuf_out =   1.8000        
+ xi155.n2344__net1 =  13.0165n       
+ xi155.n2345__net1 =  13.0133n       
+ xi155.n2345__sbuf_out =   1.8000        
+ xi155.n2346__net1 =  13.0133n       
+ xi155.n2347__net1 =  13.0128n       
+ xi155.n2347__sbuf_out =   1.8000        
+ xi155.n2348__net1 =  13.0142n       
+ xi155.n2349__net1 =  13.0097n       
+ xi155.n2349__sbuf_out =   1.8000        
+ xi155.n234__net1 =  13.0131n       
+ xi155.n234__net17 =   1.8000        
+ xi155.n234__sbuf_out =   1.8000        
+ xi155.n234__vddio1 =   1.8000        
+ xi155.n234__vss1 =   6.4079n       
+ xi155.n2350__net1 =  13.0088n       
+ xi155.n2351__net1 =  13.0083n       
+ xi155.n2351__sbuf_out =   1.8000        
+ xi155.n2352__net1 =  13.0088n       
+ xi155.n2353__net1 =  13.0051n       
+ xi155.n2353__sbuf_out =   1.8000        
+ xi155.n2354__net1 =  13.0051n       
+ xi155.n2355__net1 =  13.0046n       
+ xi155.n2355__sbuf_out =   1.8000        
+ xi155.n2356__net1 =  13.0060n       
+ xi155.n2357__net1 =  13.0009n       
+ xi155.n2357__sbuf_out =   1.8000        
+ xi155.n2358__net1 =  13.0000n       
+ xi155.n2359__net1 =  12.9995n       
+ xi155.n2359__sbuf_out =   1.8000        
+ xi155.n235__net1 =  13.0126n       
+ xi155.n235__net17 =   1.8000        
+ xi155.n235__sbuf_out =   1.8000        
+ xi155.n235__vddio1 =   1.8000        
+ xi155.n235__vss1 =   6.4045n       
+ xi155.n2360__net1 =  13.0000n       
+ xi155.n2361__net1 =  12.9958n       
+ xi155.n2361__sbuf_out =   1.8000        
+ xi155.n2362__net1 =  12.9958n       
+ xi155.n2363__net1 =  12.9953n       
+ xi155.n2363__sbuf_out =   1.8000        
+ xi155.n2364__net1 =  12.9967n       
+ xi155.n2365__net1 =  12.9910n       
+ xi155.n2365__sbuf_out =   1.8000        
+ xi155.n2366__net1 =  12.9901n       
+ xi155.n2367__net1 =  12.9896n       
+ xi155.n2367__sbuf_out =   1.8000        
+ xi155.n2368__net1 =  12.9901n       
+ xi155.n2369__net1 =  12.9855n       
+ xi155.n2369__sbuf_out =   1.8000        
+ xi155.n236__net1 =  13.0140n       
+ xi155.n236__net17 =   1.8000        
+ xi155.n236__sbuf_out =   1.8000        
+ xi155.n236__vddio1 =   1.8000        
+ xi155.n236__vss1 =   6.6356n       
+ xi155.n2370__net1 =  12.9855n       
+ xi155.n2371__net1 =  12.9850n       
+ xi155.n2371__sbuf_out =   1.8000        
+ xi155.n2372__net1 =  12.9864n       
+ xi155.n2373__net1 =  12.9801n       
+ xi155.n2373__sbuf_out =   1.8000        
+ xi155.n2374__net1 =  12.9792n       
+ xi155.n2375__net1 =  12.9787n       
+ xi155.n2375__sbuf_out =   1.8000        
+ xi155.n2376__net1 =  12.9792n       
+ xi155.n2377__net1 =  12.9465n       
+ xi155.n2377__sbuf_out =   1.8000        
+ xi155.n2378__net1 =  12.9470n       
+ xi155.n2379__net1 =  12.9479n       
+ xi155.n2379__sbuf_out =   1.8000        
+ xi155.n237__net1 =  13.0095n       
+ xi155.n237__net17 =   1.8000        
+ xi155.n237__sbuf_out =   1.8000        
+ xi155.n237__vddio1 =   1.8000        
+ xi155.n237__vss1 =   6.6323n       
+ xi155.n2380__net1 =  12.9470n       
+ xi155.n2381__net1 =  12.9396n       
+ xi155.n2381__sbuf_out =   1.8000        
+ xi155.n2382__net1 =  12.9401n       
+ xi155.n2383__net1 =  12.9401n       
+ xi155.n2383__sbuf_out =   1.8000        
+ xi155.n2384__net1 =  12.9410n       
+ xi155.n2385__net1 =  12.9341n       
+ xi155.n2385__sbuf_out =   1.8000        
+ xi155.n2386__net1 =  12.9346n       
+ xi155.n2387__net1 =  12.9355n       
+ xi155.n2387__sbuf_out =   1.8000        
+ xi155.n2388__net1 =  12.9346n       
+ xi155.n2389__net1 =  12.9266n       
+ xi155.n2389__sbuf_out =   1.8000        
+ xi155.n238__net1 =  13.0086n       
+ xi155.n238__net17 =   1.8000        
+ xi155.n238__sbuf_out =   1.8000        
+ xi155.n238__vddio1 =   1.8000        
+ xi155.n238__vss1 =   6.6294n       
+ xi155.n2390__net1 =  12.9270n       
+ xi155.n2391__net1 =  12.9270n       
+ xi155.n2391__sbuf_out =   1.8000        
+ xi155.n2392__net1 =  12.9280n       
+ xi155.n2393__net1 =  12.9206n       
+ xi155.n2393__sbuf_out =   1.8000        
+ xi155.n2394__net1 =  12.9210n       
+ xi155.n2395__net1 =  12.9219n       
+ xi155.n2395__sbuf_out =   1.8000        
+ xi155.n2396__net1 =  12.9210n       
+ xi155.n2397__net1 =  12.9124n       
+ xi155.n2397__sbuf_out =   1.8000        
+ xi155.n2398__net1 =  12.9129n       
+ xi155.n2399__net1 =  12.9129n       
+ xi155.n2399__sbuf_out =   1.8000        
+ xi155.n239__net1 =  13.0081n       
+ xi155.n239__net17 =   1.8000        
+ xi155.n239__sbuf_out =   1.8000        
+ xi155.n239__vddio1 =   1.8000        
+ xi155.n239__vss1 =   6.6256n       
+ xi155.n23__net1 =  12.7803n       
+ xi155.n23__net17 =   1.8000        
+ xi155.n23__net3 =   1.8000        
+ xi155.n23__net7 =   7.3557n       
+ xi155.n23__sbuf_out =   1.8000        
+ xi155.n23__vddio1 =   1.8000        
+ xi155.n23__vss1 = 139.8362p       
+ xi155.n2400__net1 =  12.9138n       
+ xi155.n2401__net1 =  12.9060n       
+ xi155.n2401__sbuf_out =   1.8000        
+ xi155.n2402__net1 =  12.9064n       
+ xi155.n2403__net1 =  12.9073n       
+ xi155.n2403__sbuf_out =   1.8000        
+ xi155.n2404__net1 =  12.9064n       
+ xi155.n2405__net1 =  12.8972n       
+ xi155.n2405__sbuf_out =   1.8000        
+ xi155.n2406__net1 =  12.8977n       
+ xi155.n2407__net1 =  12.8977n       
+ xi155.n2407__sbuf_out =   1.8000        
+ xi155.n2408__net1 =  12.8986n       
+ xi155.n2409__net1 =  12.8903n       
+ xi155.n2409__sbuf_out =   1.8000        
+ xi155.n240__net1 =  13.0086n       
+ xi155.n240__net17 =   1.8000        
+ xi155.n240__sbuf_out =   1.8000        
+ xi155.n240__vddio1 =   1.8000        
+ xi155.n240__vss1 =   6.6205n       
+ xi155.n2410__net1 =  12.8908n       
+ xi155.n2411__net1 =  12.8917n       
+ xi155.n2411__sbuf_out =   1.8000        
+ xi155.n2412__net1 =  12.8908n       
+ xi155.n2413__net1 =  12.8810n       
+ xi155.n2413__sbuf_out =   1.8000        
+ xi155.n2414__net1 =  12.8814n       
+ xi155.n2415__net1 =  12.8814n       
+ xi155.n2415__sbuf_out =   1.8000        
+ xi155.n2416__net1 =  12.8823n       
+ xi155.n2417__net1 =  12.8735n       
+ xi155.n2417__sbuf_out =   1.8000        
+ xi155.n2418__net1 =  12.8740n       
+ xi155.n2419__net1 =  12.8749n       
+ xi155.n2419__sbuf_out =   1.8000        
+ xi155.n241__net1 =  13.0049n       
+ xi155.n241__net17 =   1.8000        
+ xi155.n241__sbuf_out =   1.8000        
+ xi155.n241__vddio1 =   1.8000        
+ xi155.n241__vss1 =   6.6138n       
+ xi155.n2420__net1 =  12.8740n       
+ xi155.n2421__net1 =  13.0528n       
+ xi155.n2421__sbuf_out =   1.8000        
+ xi155.n2422__net1 =  13.0533n       
+ xi155.n2423__net1 =  13.0542n       
+ xi155.n2423__sbuf_out =   1.8000        
+ xi155.n2424__net1 =  13.0533n       
+ xi155.n2425__net1 =  13.0525n       
+ xi155.n2425__sbuf_out =   1.8000        
+ xi155.n2426__net1 =  13.0530n       
+ xi155.n2427__net1 =  13.0530n       
+ xi155.n2427__sbuf_out =   1.8000        
+ xi155.n2428__net1 =  13.0539n       
+ xi155.n2429__net1 =  13.0520n       
+ xi155.n2429__sbuf_out =   1.8000        
+ xi155.n242__net1 =  13.0049n       
+ xi155.n242__net17 =   1.8000        
+ xi155.n242__sbuf_out =   1.8000        
+ xi155.n242__vddio1 =   1.8000        
+ xi155.n242__vss1 =   6.6051n       
+ xi155.n2430__net1 =  13.0525n       
+ xi155.n2431__net1 =  13.0534n       
+ xi155.n2431__sbuf_out =   1.8000        
+ xi155.n2432__net1 =  13.0525n       
+ xi155.n2433__net1 =  13.0511n       
+ xi155.n2433__sbuf_out =   1.8000        
+ xi155.n2434__net1 =  13.0516n       
+ xi155.n2435__net1 =  13.0516n       
+ xi155.n2435__sbuf_out =   1.8000        
+ xi155.n2436__net1 =  13.0525n       
+ xi155.n2437__net1 =  13.0502n       
+ xi155.n2437__sbuf_out =   1.8000        
+ xi155.n2438__net1 =  13.0507n       
+ xi155.n2439__net1 =  13.0516n       
+ xi155.n2439__sbuf_out =   1.8000        
+ xi155.n243__net1 =  13.0044n       
+ xi155.n243__net17 =   1.8000        
+ xi155.n243__sbuf_out =   1.8000        
+ xi155.n243__vss1 =   6.5025n       
+ xi155.n2440__net1 =  13.0507n       
+ xi155.n2441__net1 =  13.0487n       
+ xi155.n2441__sbuf_out =   1.8000        
+ xi155.n2442__net1 =  13.0492n       
+ xi155.n2443__net1 =  13.0492n       
+ xi155.n2443__sbuf_out =   1.8000        
+ xi155.n2444__net1 =  13.0501n       
+ xi155.n2445__net1 =  13.0473n       
+ xi155.n2445__sbuf_out =   1.8000        
+ xi155.n2446__net1 =  13.0478n       
+ xi155.n2447__net1 =  13.0487n       
+ xi155.n2447__sbuf_out =   1.8000        
+ xi155.n2448__net1 =  13.0478n       
+ xi155.n2449__net1 =  13.0452n       
+ xi155.n2449__sbuf_out =   1.8000        
+ xi155.n244__net1 =  13.0058n       
+ xi155.n244__net17 =   1.8000        
+ xi155.n244__sbuf_out =   1.8000        
+ xi155.n244__vddio1 =   1.8000        
+ xi155.n244__vss1 =   9.6139n       
+ xi155.n2450__net1 =  13.0457n       
+ xi155.n2451__net1 =  13.0457n       
+ xi155.n2451__sbuf_out =   1.8000        
+ xi155.n2452__net1 =  13.0466n       
+ xi155.n2453__net1 =  13.0434n       
+ xi155.n2453__sbuf_out =   1.8000        
+ xi155.n2454__net1 =  13.0439n       
+ xi155.n2455__net1 =  13.0448n       
+ xi155.n2455__sbuf_out =   1.8000        
+ xi155.n2456__net1 =  13.0439n       
+ xi155.n2457__net1 =  13.0407n       
+ xi155.n2457__sbuf_out =   1.8000        
+ xi155.n2458__net1 =  13.0412n       
+ xi155.n2459__net1 =  13.0412n       
+ xi155.n2459__sbuf_out =   1.8000        
+ xi155.n245__net1 =  13.0007n       
+ xi155.n245__net17 =   1.8000        
+ xi155.n245__sbuf_out =   1.8000        
+ xi155.n245__vddio1 =   1.8000        
+ xi155.n245__vss1 =   9.6049n       
+ xi155.n2460__net1 =  13.0421n       
+ xi155.n2461__net1 =  13.0384n       
+ xi155.n2461__sbuf_out =   1.8000        
+ xi155.n2462__net1 =  13.0388n       
+ xi155.n2463__net1 =  13.0397n       
+ xi155.n2463__sbuf_out =   1.8000        
+ xi155.n2464__net1 =  13.0389n       
+ xi155.n2465__net1 =  12.8285n       
+ xi155.n2465__sbuf_out =   1.8000        
+ xi155.n2466__net1 =  12.8276n       
+ xi155.n2467__net1 =  12.8276n       
+ xi155.n2467__sbuf_out =   1.8000        
+ xi155.n2468__net1 =  12.8276n       
+ xi155.n2469__net1 =  12.8198n       
+ xi155.n2469__sbuf_out =   1.8000        
+ xi155.n246__net1 =  12.9998n       
+ xi155.n246__net17 =   1.8000        
+ xi155.n246__sbuf_out =   1.8000        
+ xi155.n246__vddio1 =   1.8000        
+ xi155.n246__vss1 =   9.6099n       
+ xi155.n2470__net1 =  12.8198n       
+ xi155.n2471__net1 =  12.8197n       
+ xi155.n2471__sbuf_out =   1.8000        
+ xi155.n2472__net1 =  12.8207n       
+ xi155.n2473__net1 =  12.8101n       
+ xi155.n2473__sbuf_out =   1.8000        
+ xi155.n2474__net1 =  12.8092n       
+ xi155.n2475__net1 =  12.8092n       
+ xi155.n2475__sbuf_out =   1.8000        
+ xi155.n2476__net1 =  12.8092n       
+ xi155.n2477__net1 =  12.8009n       
+ xi155.n2477__sbuf_out =   1.8000        
+ xi155.n2478__net1 =  12.8009n       
+ xi155.n2479__net1 =  12.8009n       
+ xi155.n2479__sbuf_out =   1.8000        
+ xi155.n247__net1 =  12.9993n       
+ xi155.n247__net17 =   1.8000        
+ xi155.n247__sbuf_out =   1.8000        
+ xi155.n247__vddio1 =   1.8000        
+ xi155.n247__vss1 =   9.6055n       
+ xi155.n2480__net1 =  12.8018n       
+ xi155.n2481__net1 =  12.7906n       
+ xi155.n2481__sbuf_out =   1.8000        
+ xi155.n2482__net1 =  12.7898n       
+ xi155.n2483__net1 =  12.7897n       
+ xi155.n2483__sbuf_out =   1.8000        
+ xi155.n2484__net1 =  12.7898n       
+ xi155.n2485__net1 =  12.7810n       
+ xi155.n2485__sbuf_out =   1.8000        
+ xi155.n2486__net1 =  12.7810n       
+ xi155.n2487__net1 =  12.7809n       
+ xi155.n2487__sbuf_out =   1.8000        
+ xi155.n2488__net1 =  12.7819n       
+ xi155.n2489__net1 =  12.7702n       
+ xi155.n2489__sbuf_out =   1.8000        
+ xi155.n248__net1 =  12.9998n       
+ xi155.n248__net17 =   1.8000        
+ xi155.n248__sbuf_out =   1.8000        
+ xi155.n248__vddio1 =   1.8000        
+ xi155.n248__vss1 =   9.6069n       
+ xi155.n2490__net1 =  12.7693n       
+ xi155.n2491__net1 =  12.7693n       
+ xi155.n2491__sbuf_out =   1.8000        
+ xi155.n2492__net1 =  12.7693n       
+ xi155.n2493__net1 =  12.7702n       
+ xi155.n2493__sbuf_out =   1.8000        
+ xi155.n2494__net1 =  12.7702n       
+ xi155.n2495__net1 =  12.7702n       
+ xi155.n2495__sbuf_out =   1.8000        
+ xi155.n2496__net1 =  12.7711n       
+ xi155.n2497__net1 =  12.7720n       
+ xi155.n2497__sbuf_out =   1.8000        
+ xi155.n2498__net1 =  12.7711n       
+ xi155.n2499__net1 =  12.7711n       
+ xi155.n2499__sbuf_out =   1.8000        
+ xi155.n249__net1 =  12.9956n       
+ xi155.n249__net17 =   1.8000        
+ xi155.n249__sbuf_out =   1.8000        
+ xi155.n249__vddio1 =   1.8000        
+ xi155.n249__vss1 =   9.6086n       
+ xi155.n24__net1 =  12.7816n       
+ xi155.n24__net17 =   1.8000        
+ xi155.n24__net3 =   1.8000        
+ xi155.n24__net7 =   7.3548n       
+ xi155.n24__sbuf_out =   1.8000        
+ xi155.n24__vddio1 =   1.8000        
+ xi155.n24__vss1 =   2.9288n       
+ xi155.n2500__net1 =  12.7711n       
+ xi155.n2501__net1 =  12.7716n       
+ xi155.n2501__sbuf_out =   1.8000        
+ xi155.n2502__net1 =  12.7716n       
+ xi155.n2503__net1 =  12.7715n       
+ xi155.n2503__sbuf_out =   1.8000        
+ xi155.n2504__net1 =  12.7725n       
+ xi155.n2505__net1 =  12.7728n       
+ xi155.n2505__sbuf_out =   1.8000        
+ xi155.n2506__net1 =  12.7719n       
+ xi155.n2507__net1 =  12.7719n       
+ xi155.n2507__sbuf_out =   1.8000        
+ xi155.n2508__net1 =  12.7719n       
+ xi155.n2509__net1 =  13.0241n       
+ xi155.n2509__sbuf_out =   1.8000        
+ xi155.n250__net1 =  12.9956n       
+ xi155.n250__net17 =   1.8000        
+ xi155.n250__sbuf_out =   1.8000        
+ xi155.n250__vddio1 =   1.8000        
+ xi155.n250__vss1 =   9.6096n       
+ xi155.n2510__net1 =  13.0232n       
+ xi155.n2511__net1 =  13.0232n       
+ xi155.n2511__sbuf_out =   1.8000        
+ xi155.n2512__net1 =  13.0232n       
+ xi155.n2513__net1 =  13.0204n       
+ xi155.n2513__sbuf_out =   1.8000        
+ xi155.n2514__net1 =  13.0204n       
+ xi155.n2515__net1 =  13.0204n       
+ xi155.n2515__sbuf_out =   1.8000        
+ xi155.n2516__net1 =  13.0213n       
+ xi155.n2517__net1 =  13.0174n       
+ xi155.n2517__sbuf_out =   1.8000        
+ xi155.n2518__net1 =  13.0165n       
+ xi155.n2519__net1 =  13.0165n       
+ xi155.n2519__sbuf_out =   1.8000        
+ xi155.n251__net1 =  12.9951n       
+ xi155.n251__net17 =   1.8000        
+ xi155.n251__sbuf_out =   1.8000        
+ xi155.n251__vddio1 =   1.8000        
+ xi155.n251__vss1 =   9.6099n       
+ xi155.n2520__net1 =  13.0165n       
+ xi155.n2521__net1 =  13.0133n       
+ xi155.n2521__sbuf_out =   1.8000        
+ xi155.n2522__net1 =  13.0133n       
+ xi155.n2523__net1 =  13.0133n       
+ xi155.n2523__sbuf_out =   1.8000        
+ xi155.n2524__net1 =  13.0142n       
+ xi155.n2525__net1 =  13.0097n       
+ xi155.n2525__sbuf_out =   1.8000        
+ xi155.n2526__net1 =  13.0088n       
+ xi155.n2527__net1 =  13.0087n       
+ xi155.n2527__sbuf_out =   1.8000        
+ xi155.n2528__net1 =  13.0088n       
+ xi155.n2529__net1 =  13.0051n       
+ xi155.n2529__sbuf_out =   1.8000        
+ xi155.n252__net1 =  12.9965n       
+ xi155.n252__net17 =   1.8000        
+ xi155.n252__sbuf_out =   1.8000        
+ xi155.n252__vddio1 =   1.8000        
+ xi155.n252__vss1 =   9.6110n       
+ xi155.n2530__net1 =  13.0051n       
+ xi155.n2531__net1 =  13.0051n       
+ xi155.n2531__sbuf_out =   1.8000        
+ xi155.n2532__net1 =  13.0060n       
+ xi155.n2533__net1 =  13.0009n       
+ xi155.n2533__sbuf_out =   1.8000        
+ xi155.n2534__net1 =  13.0000n       
+ xi155.n2535__net1 =  12.9999n       
+ xi155.n2535__sbuf_out =   1.8000        
+ xi155.n2536__net1 =  13.0000n       
+ xi155.n2537__net1 =  12.9958n       
+ xi155.n2537__sbuf_out =   1.8000        
+ xi155.n2538__net1 =  12.9958n       
+ xi155.n2539__net1 =  12.9958n       
+ xi155.n2539__sbuf_out =   1.8000        
+ xi155.n253__net1 =  12.9908n       
+ xi155.n253__net17 =   1.8000        
+ xi155.n253__sbuf_out =   1.8000        
+ xi155.n253__vddio1 =   1.8000        
+ xi155.n253__vss1 =   9.6117n       
+ xi155.n2540__net1 =  12.9967n       
+ xi155.n2541__net1 =  12.9910n       
+ xi155.n2541__sbuf_out =   1.8000        
+ xi155.n2542__net1 =  12.9901n       
+ xi155.n2543__net1 =  12.9901n       
+ xi155.n2543__sbuf_out =   1.8000        
+ xi155.n2544__net1 =  12.9901n       
+ xi155.n2545__net1 =  12.9855n       
+ xi155.n2545__sbuf_out =   1.8000        
+ xi155.n2546__net1 =  12.9855n       
+ xi155.n2547__net1 =  12.9855n       
+ xi155.n2547__sbuf_out =   1.8000        
+ xi155.n2548__net1 =  12.9864n       
+ xi155.n2549__net1 =  12.9801n       
+ xi155.n2549__sbuf_out =   1.8000        
+ xi155.n254__net1 =  12.9899n       
+ xi155.n254__net17 =   1.8000        
+ xi155.n254__sbuf_out =   1.8000        
+ xi155.n254__vddio1 =   1.8000        
+ xi155.n254__vss1 =   9.6121n       
+ xi155.n2550__net1 =  12.9792n       
+ xi155.n2551__net1 =  12.9792n       
+ xi155.n2551__sbuf_out =   1.8000        
+ xi155.n2552__net1 =  12.9792n       
+ xi155.n2553__net1 =  12.9465n       
+ xi155.n2553__sbuf_out =   1.8000        
+ xi155.n2554__net1 =  12.9470n       
+ xi155.n2555__net1 =  12.9479n       
+ xi155.n2555__sbuf_out =   1.8000        
+ xi155.n2556__net1 =  12.9470n       
+ xi155.n2557__net1 =  12.9396n       
+ xi155.n2557__sbuf_out =   1.8000        
+ xi155.n2558__net1 =  12.9401n       
+ xi155.n2559__net1 =  12.9401n       
+ xi155.n2559__sbuf_out =   1.8000        
+ xi155.n255__net1 =  12.9894n       
+ xi155.n255__net17 =   1.8000        
+ xi155.n255__sbuf_out =   1.8000        
+ xi155.n255__vddio1 =   1.8000        
+ xi155.n255__vss1 =   9.6121n       
+ xi155.n2560__net1 =  12.9410n       
+ xi155.n2561__net1 =  12.9341n       
+ xi155.n2561__sbuf_out =   1.8000        
+ xi155.n2562__net1 =  12.9345n       
+ xi155.n2563__net1 =  12.9354n       
+ xi155.n2563__sbuf_out =   1.8000        
+ xi155.n2564__net1 =  12.9345n       
+ xi155.n2565__net1 =  12.9265n       
+ xi155.n2565__sbuf_out =   1.8000        
+ xi155.n2566__net1 =  12.9270n       
+ xi155.n2567__net1 =  12.9270n       
+ xi155.n2567__sbuf_out =   1.8000        
+ xi155.n2568__net1 =  12.9279n       
+ xi155.n2569__net1 =  12.9205n       
+ xi155.n2569__sbuf_out =   1.8000        
+ xi155.n256__net1 =  12.9899n       
+ xi155.n256__net17 =   1.8000        
+ xi155.n256__sbuf_out =   1.8000        
+ xi155.n256__vddio1 =   1.8000        
+ xi155.n256__vss1 =   9.6123n       
+ xi155.n2570__net1 =  12.9210n       
+ xi155.n2571__net1 =  12.9219n       
+ xi155.n2571__sbuf_out =   1.8000        
+ xi155.n2572__net1 =  12.9210n       
+ xi155.n2573__net1 =  12.9124n       
+ xi155.n2573__sbuf_out =   1.8000        
+ xi155.n2574__net1 =  12.9129n       
+ xi155.n2575__net1 =  12.9129n       
+ xi155.n2575__sbuf_out =   1.8000        
+ xi155.n2576__net1 =  12.9138n       
+ xi155.n2577__net1 =  12.9059n       
+ xi155.n2577__sbuf_out =   1.8000        
+ xi155.n2578__net1 =  12.9064n       
+ xi155.n2579__net1 =  12.9073n       
+ xi155.n2579__sbuf_out =   1.8000        
+ xi155.n257__net1 =  12.9853n       
+ xi155.n257__net17 =   1.8000        
+ xi155.n257__sbuf_out =   1.8000        
+ xi155.n257__vddio1 =   1.8000        
+ xi155.n2580__net1 =  12.9064n       
+ xi155.n2581__net1 =  12.8972n       
+ xi155.n2581__sbuf_out =   1.8000        
+ xi155.n2582__net1 =  12.8977n       
+ xi155.n2583__net1 =  12.8977n       
+ xi155.n2583__sbuf_out =   1.8000        
+ xi155.n2584__net1 =  12.8986n       
+ xi155.n2585__net1 =  12.8903n       
+ xi155.n2585__sbuf_out =   1.8000        
+ xi155.n2586__net1 =  12.8907n       
+ xi155.n2587__net1 =  12.8916n       
+ xi155.n2587__sbuf_out =   1.8000        
+ xi155.n2588__net1 =  12.8907n       
+ xi155.n2589__net1 =  12.8809n       
+ xi155.n2589__sbuf_out =   1.8000        
+ xi155.n258__net1 =  12.9853n       
+ xi155.n258__net17 =   1.8000        
+ xi155.n258__sbuf_out =   1.8000        
+ xi155.n258__vddio1 =   1.8000        
+ xi155.n258__vss1 =   9.6139n       
+ xi155.n2590__net1 =  12.8814n       
+ xi155.n2591__net1 =  12.8814n       
+ xi155.n2591__sbuf_out =   1.8000        
+ xi155.n2592__net1 =  12.8823n       
+ xi155.n2593__net1 =  12.8735n       
+ xi155.n2593__sbuf_out =   1.8000        
+ xi155.n2594__net1 =  12.8740n       
+ xi155.n2595__net1 =  12.8749n       
+ xi155.n2595__sbuf_out =   1.8000        
+ xi155.n2596__net1 =  12.8740n       
+ xi155.n2597__net1 =  13.0528n       
+ xi155.n2597__sbuf_out =   1.8000        
+ xi155.n2598__net1 =  13.0533n       
+ xi155.n2599__net1 =  13.0541n       
+ xi155.n2599__sbuf_out =   1.8000        
+ xi155.n259__net1 =  12.9848n       
+ xi155.n259__net17 =   1.8000        
+ xi155.n259__sbuf_out =   1.8000        
+ xi155.n259__vddio1 =   1.8000        
+ xi155.n259__vss1 =   9.6006n       
+ xi155.n25__net1 =  12.7700n       
+ xi155.n25__net17 =   1.8000        
+ xi155.n25__net3 =   1.8000        
+ xi155.n25__net7 =   7.3519n       
+ xi155.n25__sbuf_out =   1.8000        
+ xi155.n25__vddio1 =   1.8000        
+ xi155.n25__vss1 =   2.9101n       
+ xi155.n2600__net1 =  13.0533n       
+ xi155.n2601__net1 =  13.0525n       
+ xi155.n2601__sbuf_out =   1.8000        
+ xi155.n2602__net1 =  13.0530n       
+ xi155.n2603__net1 =  13.0530n       
+ xi155.n2603__sbuf_out =   1.8000        
+ xi155.n2604__net1 =  13.0538n       
+ xi155.n2605__net1 =  13.0520n       
+ xi155.n2605__sbuf_out =   1.8000        
+ xi155.n2606__net1 =  13.0525n       
+ xi155.n2607__net1 =  13.0534n       
+ xi155.n2607__sbuf_out =   1.8000        
+ xi155.n2608__net1 =  13.0525n       
+ xi155.n2609__net1 =  13.0511n       
+ xi155.n2609__sbuf_out =   1.8000        
+ xi155.n260__net1 =  12.9862n       
+ xi155.n260__net17 =   1.8000        
+ xi155.n260__sbuf_out =   1.8000        
+ xi155.n260__vddio1 =   1.8000        
+ xi155.n260__vss1 =   9.6249n       
+ xi155.n2610__net1 =  13.0516n       
+ xi155.n2611__net1 =  13.0516n       
+ xi155.n2611__sbuf_out =   1.8000        
+ xi155.n2612__net1 =  13.0525n       
+ xi155.n2613__net1 =  13.0502n       
+ xi155.n2613__sbuf_out =   1.8000        
+ xi155.n2614__net1 =  13.0507n       
+ xi155.n2615__net1 =  13.0516n       
+ xi155.n2615__sbuf_out =   1.8000        
+ xi155.n2616__net1 =  13.0507n       
+ xi155.n2617__net1 =  13.0487n       
+ xi155.n2617__sbuf_out =   1.8000        
+ xi155.n2618__net1 =  13.0492n       
+ xi155.n2619__net1 =  13.0492n       
+ xi155.n2619__sbuf_out =   1.8000        
+ xi155.n261__net1 =  12.9799n       
+ xi155.n261__net17 =   1.8000        
+ xi155.n261__sbuf_out =   1.8000        
+ xi155.n261__vddio1 =   1.8000        
+ xi155.n261__vss1 =   9.6249n       
+ xi155.n2620__net1 =  13.0501n       
+ xi155.n2621__net1 =  13.0473n       
+ xi155.n2621__sbuf_out =   1.8000        
+ xi155.n2622__net1 =  13.0478n       
+ xi155.n2623__net1 =  13.0487n       
+ xi155.n2623__sbuf_out =   1.8000        
+ xi155.n2624__net1 =  13.0478n       
+ xi155.n2625__net1 =  13.0452n       
+ xi155.n2625__sbuf_out =   1.8000        
+ xi155.n2626__net1 =  13.0457n       
+ xi155.n2627__net1 =  13.0457n       
+ xi155.n2627__sbuf_out =   1.8000        
+ xi155.n2628__net1 =  13.0466n       
+ xi155.n2629__net1 =  13.0434n       
+ xi155.n2629__sbuf_out =   1.8000        
+ xi155.n262__net1 =  12.9790n       
+ xi155.n262__net17 =   1.8000        
+ xi155.n262__sbuf_out =   1.8000        
+ xi155.n262__vddio1 =   1.8000        
+ xi155.n262__vss1 =   9.6266n       
+ xi155.n2630__net1 =  13.0438n       
+ xi155.n2631__net1 =  13.0447n       
+ xi155.n2631__sbuf_out =   1.8000        
+ xi155.n2632__net1 =  13.0438n       
+ xi155.n2633__net1 =  13.0407n       
+ xi155.n2633__sbuf_out =   1.8000        
+ xi155.n2634__net1 =  13.0411n       
+ xi155.n2635__net1 =  13.0411n       
+ xi155.n2635__sbuf_out =   1.8000        
+ xi155.n2636__net1 =  13.0420n       
+ xi155.n2637__net1 =  13.0383n       
+ xi155.n2637__sbuf_out =   1.8000        
+ xi155.n2638__net1 =  13.0388n       
+ xi155.n2639__net1 =  13.0397n       
+ xi155.n2639__sbuf_out =   1.8000        
+ xi155.n263__net1 =  12.9785n       
+ xi155.n263__net17 =   1.8000        
+ xi155.n263__sbuf_out =   1.8000        
+ xi155.n263__vddio1 =   1.8000        
+ xi155.n263__vss1 =   9.6266n       
+ xi155.n2640__net1 =  13.0388n       
+ xi155.n2641__net1 =  12.9507n       
+ xi155.n2641__sbuf_out =   1.8000        
+ xi155.n2642__net1 =  12.8893n       
+ xi155.n2643__net1 =  12.5491n       
+ xi155.n2643__sbuf_out =   1.8000        
+ xi155.n2644__net1 =  12.7187n       
+ xi155.n2645__net1 =  12.7166n       
+ xi155.n2645__sbuf_out =   1.8000        
+ xi155.n2646__net1 =  12.5471n       
+ xi155.n2647__net1 =  12.7165n       
+ xi155.n2647__sbuf_out =   1.8000        
+ xi155.n2648__net1 =  12.9415n       
+ xi155.n2649__net1 =  12.8802n       
+ xi155.n2649__sbuf_out =   1.8000        
+ xi155.n264__net1 =  12.9790n       
+ xi155.n264__net17 =   1.8000        
+ xi155.n264__sbuf_out =   1.8000        
+ xi155.n264__vddio1 =   1.8000        
+ xi155.n264__vss1 =   9.6279n       
+ xi155.n2650__net1 =  12.9379n       
+ xi155.n2651__net1 =  12.8765n       
+ xi155.n2651__sbuf_out =   1.8000        
+ xi155.n2652__net1 =  12.4832n       
+ xi155.n2653__net1 =  12.6718n       
+ xi155.n2653__sbuf_out =   1.8000        
+ xi155.n2654__net1 =  12.4800n       
+ xi155.n2655__net1 =  12.6685n       
+ xi155.n2655__sbuf_out =   1.8000        
+ xi155.n2656__net1 =  12.9051n       
+ xi155.n2657__net1 =  12.8437n       
+ xi155.n2657__sbuf_out =   1.8000        
+ xi155.n2658__net1 =  12.9020n       
+ xi155.n2659__net1 =  12.8407n       
+ xi155.n2659__sbuf_out =   1.8000        
+ xi155.n265__net1 =  12.9468n       
+ xi155.n265__net17 =   1.8000        
+ xi155.n265__sbuf_out =   1.8000        
+ xi155.n265__vddio1 =   1.8000        
+ xi155.n265__vss1 =   9.6279n       
+ xi155.n2660__net1 =  12.4081n       
+ xi155.n2661__net1 =  12.6286n       
+ xi155.n2661__sbuf_out =   1.8000        
+ xi155.n2662__net1 =  12.4083n       
+ xi155.n2663__net1 =  12.6289n       
+ xi155.n2663__sbuf_out =   1.8000        
+ xi155.n2664__net1 =  12.9046n       
+ xi155.n2665__net1 =  12.8432n       
+ xi155.n2665__sbuf_out =   1.8000        
+ xi155.n2666__net1 =  12.9081n       
+ xi155.n2667__net1 =  12.8468n       
+ xi155.n2667__sbuf_out =   1.8000        
+ xi155.n2668__net1 =  12.4623n       
+ xi155.n2669__net1 =  12.6586n       
+ xi155.n2669__sbuf_out =   1.8000        
+ xi155.n266__net1 =  12.9472n       
+ xi155.n266__net17 =   1.8000        
+ xi155.n266__sbuf_out =   1.8000        
+ xi155.n266__vddio1 =   1.8000        
+ xi155.n266__vss1 =   9.6289n       
+ xi155.n2670__net1 =  12.4607n       
+ xi155.n2671__net1 =  12.6571n       
+ xi155.n2671__sbuf_out =   1.8000        
+ xi155.n2672__net1 =  12.9071n       
+ xi155.n2673__net1 =  12.8457n       
+ xi155.n2673__sbuf_out =   1.8000        
+ xi155.n2674__net1 =  12.9065n       
+ xi155.n2675__net1 =  12.8452n       
+ xi155.n2675__sbuf_out =   1.8000        
+ xi155.n2676__net1 =  12.4665n       
+ xi155.n2677__net1 =  12.6543n       
+ xi155.n2677__sbuf_out =   1.8000        
+ xi155.n2678__net1 =  12.4661n       
+ xi155.n2679__net1 =  12.6539n       
+ xi155.n2679__sbuf_out =   1.8000        
+ xi155.n267__net1 =  12.9481n       
+ xi155.n267__net17 =   1.8000        
+ xi155.n267__sbuf_out =   1.8000        
+ xi155.n267__vddio1 =   1.8000        
+ xi155.n267__vss1 =   9.6289n       
+ xi155.n2680__net1 =  12.9034n       
+ xi155.n2681__net1 =  12.8420n       
+ xi155.n2681__sbuf_out =   1.8000        
+ xi155.n2682__net1 =  12.9033n       
+ xi155.n2683__net1 =  12.8419n       
+ xi155.n2683__sbuf_out =   1.8000        
+ xi155.n2684__net1 =  12.4719n       
+ xi155.n2685__net1 =  12.6578n       
+ xi155.n2685__sbuf_out =   1.8000        
+ xi155.n2686__net1 =  12.9494n       
+ xi155.n2687__net1 =  12.8881n       
+ xi155.n2687__sbuf_out =   1.8000        
+ xi155.n2688__net1 =  12.5535n       
+ xi155.n2689__net1 =  12.7200n       
+ xi155.n2689__sbuf_out =   1.8000        
+ xi155.n268__net1 =  12.9472n       
+ xi155.n268__net17 =   1.8000        
+ xi155.n268__sbuf_out =   1.8000        
+ xi155.n268__vddio1 =   1.8000        
+ xi155.n268__vss1 =   9.6296n       
+ xi155.n2690__net1 =  12.7179n       
+ xi155.n2691__net1 =  12.5516n       
+ xi155.n2691__sbuf_out =   1.8000        
+ xi155.n2692__net1 =  12.7177n       
+ xi155.n2693__net1 =  12.9402n       
+ xi155.n2693__sbuf_out =   1.8000        
+ xi155.n2694__net1 =  12.8789n       
+ xi155.n2695__net1 =  12.9366n       
+ xi155.n2695__sbuf_out =   1.8000        
+ xi155.n2696__net1 =  12.8752n       
+ xi155.n2697__net1 =  12.4865n       
+ xi155.n2697__sbuf_out =   1.8000        
+ xi155.n2698__net1 =  12.6732n       
+ xi155.n2699__net1 =  12.4833n       
+ xi155.n2699__sbuf_out =   1.8000        
+ xi155.n269__net1 =  12.9398n       
+ xi155.n269__net17 =   1.8000        
+ xi155.n269__sbuf_out =   1.8000        
+ xi155.n269__vddio1 =   1.8000        
+ xi155.n269__vss1 =   9.6296n       
+ xi155.n26__net1 =  12.7691n       
+ xi155.n26__net17 =   1.8000        
+ xi155.n26__net3 =   1.8000        
+ xi155.n26__net7 =   7.3510n       
+ xi155.n26__sbuf_out =   1.8000        
+ xi155.n26__vddio1 =   1.8000        
+ xi155.n26__vss1 =   2.9107n       
+ xi155.n2700__net1 =  12.6699n       
+ xi155.n2701__net1 =  12.9038n       
+ xi155.n2701__sbuf_out =   1.8000        
+ xi155.n2702__net1 =  12.8424n       
+ xi155.n2703__net1 =  12.9007n       
+ xi155.n2703__sbuf_out =   1.8000        
+ xi155.n2704__net1 =  12.8394n       
+ xi155.n2705__net1 =  12.4112n       
+ xi155.n2705__sbuf_out =   1.8000        
+ xi155.n2706__net1 =  12.6302n       
+ xi155.n2707__net1 =  12.4114n       
+ xi155.n2707__sbuf_out =   1.8000        
+ xi155.n2708__net1 =  12.6304n       
+ xi155.n2709__net1 =  12.9033n       
+ xi155.n2709__sbuf_out =   1.8000        
+ xi155.n270__net1 =  12.9403n       
+ xi155.n270__net17 =   1.8000        
+ xi155.n270__sbuf_out =   1.8000        
+ xi155.n270__vddio1 =   1.8000        
+ xi155.n270__vss1 =   9.6300n       
+ xi155.n2710__net1 =  12.8420n       
+ xi155.n2711__net1 =  12.9068n       
+ xi155.n2711__sbuf_out =   1.8000        
+ xi155.n2712__net1 =  12.8455n       
+ xi155.n2713__net1 =  12.4657n       
+ xi155.n2713__sbuf_out =   1.8000        
+ xi155.n2714__net1 =  12.6600n       
+ xi155.n2715__net1 =  12.4642n       
+ xi155.n2715__sbuf_out =   1.8000        
+ xi155.n2716__net1 =  12.6585n       
+ xi155.n2717__net1 =  12.9058n       
+ xi155.n2717__sbuf_out =   1.8000        
+ xi155.n2718__net1 =  12.8444n       
+ xi155.n2719__net1 =  12.9052n       
+ xi155.n2719__sbuf_out =   1.8000        
+ xi155.n271__net1 =  12.9403n       
+ xi155.n271__net17 =   1.8000        
+ xi155.n271__sbuf_out =   1.8000        
+ xi155.n271__vss1 =   9.6300n       
+ xi155.n2720__net1 =  12.8439n       
+ xi155.n2721__net1 =  12.4698n       
+ xi155.n2721__sbuf_out =   1.8000        
+ xi155.n2722__net1 =  12.6556n       
+ xi155.n2723__net1 =  12.4695n       
+ xi155.n2723__sbuf_out =   1.8000        
+ xi155.n2724__net1 =  12.6553n       
+ xi155.n2725__net1 =  12.9021n       
+ xi155.n2725__sbuf_out =   1.8000        
+ xi155.n2726__net1 =  12.8407n       
+ xi155.n2727__net1 =  12.9020n       
+ xi155.n2727__sbuf_out =   1.8000        
+ xi155.n2728__net1 =  12.8406n       
+ xi155.n2729__net1 =  12.4749n       
+ xi155.n2729__sbuf_out =   1.8000        
+ xi155.n272__net1 =  12.9412n       
+ xi155.n272__net17 =   1.8000        
+ xi155.n272__sbuf_out =   1.8000        
+ xi155.n272__vddio1 =   1.8000        
+ xi155.n272__vss1 =   9.6303n       
+ xi155.n2730__net1 =  12.6591n       
+ xi155.n2731__net1 =  12.9468n       
+ xi155.n2731__sbuf_out =   1.8000        
+ xi155.n2732__net1 =  12.8855n       
+ xi155.n2733__net1 =  12.5575n       
+ xi155.n2733__sbuf_out =   1.8000        
+ xi155.n2734__net1 =  12.7224n       
+ xi155.n2735__net1 =  12.7203n       
+ xi155.n2735__sbuf_out =   1.8000        
+ xi155.n2736__net1 =  12.5556n       
+ xi155.n2737__net1 =  12.7201n       
+ xi155.n2737__sbuf_out =   1.8000        
+ xi155.n2738__net1 =  12.9377n       
+ xi155.n2739__net1 =  12.8763n       
+ xi155.n2739__sbuf_out =   1.8000        
+ xi155.n273__net1 =  12.9343n       
+ xi155.n273__net17 =   1.8000        
+ xi155.n273__sbuf_out =   1.8000        
+ xi155.n273__vss1 =   9.6303n       
+ xi155.n2740__net1 =  12.9340n       
+ xi155.n2741__net1 =  12.8727n       
+ xi155.n2741__sbuf_out =   1.8000        
+ xi155.n2742__net1 =  12.4896n       
+ xi155.n2743__net1 =  12.6758n       
+ xi155.n2743__sbuf_out =   1.8000        
+ xi155.n2744__net1 =  12.4863n       
+ xi155.n2745__net1 =  12.6725n       
+ xi155.n2745__sbuf_out =   1.8000        
+ xi155.n2746__net1 =  12.9012n       
+ xi155.n2747__net1 =  12.8399n       
+ xi155.n2747__sbuf_out =   1.8000        
+ xi155.n2748__net1 =  12.8982n       
+ xi155.n2749__net1 =  12.8368n       
+ xi155.n2749__sbuf_out =   1.8000        
+ xi155.n274__net1 =  12.9348n       
+ xi155.n274__net17 =   1.8000        
+ xi155.n274__sbuf_out =   1.8000        
+ xi155.n274__vddio1 =   1.8000        
+ xi155.n274__vss1 =   9.3854n       
+ xi155.n2750__net1 =  12.4147n       
+ xi155.n2751__net1 =  12.6333n       
+ xi155.n2751__sbuf_out =   1.8000        
+ xi155.n2752__net1 =  12.4149n       
+ xi155.n2753__net1 =  12.6335n       
+ xi155.n2753__sbuf_out =   1.8000        
+ xi155.n2754__net1 =  12.9008n       
+ xi155.n2755__net1 =  12.8394n       
+ xi155.n2755__sbuf_out =   1.8000        
+ xi155.n2756__net1 =  12.9043n       
+ xi155.n2757__net1 =  12.8429n       
+ xi155.n2757__sbuf_out =   1.8000        
+ xi155.n2758__net1 =  12.4689n       
+ xi155.n2759__net1 =  12.6628n       
+ xi155.n2759__sbuf_out =   1.8000        
+ xi155.n275__net1 =  12.9357n       
+ xi155.n275__net17 =   1.8000        
+ xi155.n275__sbuf_out =   1.8000        
+ xi155.n275__vddio1 =   1.8000        
+ xi155.n275__vss1 =   9.3765n       
+ xi155.n2760__net1 =  12.4674n       
+ xi155.n2761__net1 =  12.6612n       
+ xi155.n2761__sbuf_out =   1.8000        
+ xi155.n2762__net1 =  12.9033n       
+ xi155.n2763__net1 =  12.8419n       
+ xi155.n2763__sbuf_out =   1.8000        
+ xi155.n2764__net1 =  12.9027n       
+ xi155.n2765__net1 =  12.8413n       
+ xi155.n2765__sbuf_out =   1.8000        
+ xi155.n2766__net1 =  12.4728n       
+ xi155.n2767__net1 =  12.6583n       
+ xi155.n2767__sbuf_out =   1.8000        
+ xi155.n2768__net1 =  12.4725n       
+ xi155.n2769__net1 =  12.6579n       
+ xi155.n2769__sbuf_out =   1.8000        
+ xi155.n276__net1 =  12.9348n       
+ xi155.n276__net17 =   1.8000        
+ xi155.n276__sbuf_out =   1.8000        
+ xi155.n276__vddio1 =   1.8000        
+ xi155.n276__vss1 =   9.3815n       
+ xi155.n2770__net1 =  12.8995n       
+ xi155.n2771__net1 =  12.8382n       
+ xi155.n2771__sbuf_out =   1.8000        
+ xi155.n2772__net1 =  12.8994n       
+ xi155.n2773__net1 =  12.8381n       
+ xi155.n2773__sbuf_out =   1.8000        
+ xi155.n2774__net1 =  12.4776n       
+ xi155.n2775__net1 =  12.6617n       
+ xi155.n2775__sbuf_out =   1.8000        
+ xi155.n2776__net1 =  12.9430n       
+ xi155.n2777__net1 =  12.8817n       
+ xi155.n2777__sbuf_out =   1.8000        
+ xi155.n2778__net1 =  12.5625n       
+ xi155.n2779__net1 =  12.7260n       
+ xi155.n2779__sbuf_out =   1.8000        
+ xi155.n277__net1 =  12.9268n       
+ xi155.n277__net17 =   1.8000        
+ xi155.n277__sbuf_out =   1.8000        
+ xi155.n277__vddio1 =   1.8000        
+ xi155.n277__vss1 =   9.3771n       
+ xi155.n2780__net1 =  12.7238n       
+ xi155.n2781__net1 =  12.5605n       
+ xi155.n2781__sbuf_out =   1.8000        
+ xi155.n2782__net1 =  12.7237n       
+ xi155.n2783__net1 =  12.9338n       
+ xi155.n2783__sbuf_out =   1.8000        
+ xi155.n2784__net1 =  12.8725n       
+ xi155.n2785__net1 =  12.9302n       
+ xi155.n2785__sbuf_out =   1.8000        
+ xi155.n2786__net1 =  12.8688n       
+ xi155.n2787__net1 =  12.4937n       
+ xi155.n2787__sbuf_out =   1.8000        
+ xi155.n2788__net1 =  12.6797n       
+ xi155.n2789__net1 =  12.4905n       
+ xi155.n2789__sbuf_out =   1.8000        
+ xi155.n278__net1 =  12.9273n       
+ xi155.n278__net17 =   1.8000        
+ xi155.n278__sbuf_out =   1.8000        
+ xi155.n278__vddio1 =   1.8000        
+ xi155.n278__vss1 =   9.3785n       
+ xi155.n2790__net1 =  12.6764n       
+ xi155.n2791__net1 =  12.8974n       
+ xi155.n2791__sbuf_out =   1.8000        
+ xi155.n2792__net1 =  12.8360n       
+ xi155.n2793__net1 =  12.8943n       
+ xi155.n2793__sbuf_out =   1.8000        
+ xi155.n2794__net1 =  12.8330n       
+ xi155.n2795__net1 =  12.4196n       
+ xi155.n2795__sbuf_out =   1.8000        
+ xi155.n2796__net1 =  12.6379n       
+ xi155.n2797__net1 =  12.4198n       
+ xi155.n2797__sbuf_out =   1.8000        
+ xi155.n2798__net1 =  12.6381n       
+ xi155.n2799__net1 =  12.8969n       
+ xi155.n2799__sbuf_out =   1.8000        
+ xi155.n279__net1 =  12.9273n       
+ xi155.n279__net17 =   1.8000        
+ xi155.n279__sbuf_out =   1.8000        
+ xi155.n279__vddio1 =   1.8000        
+ xi155.n279__vss1 =   9.3802n       
+ xi155.n27__net1 =  12.7686n       
+ xi155.n27__net17 =   1.8000        
+ xi155.n27__net3 =   1.8000        
+ xi155.n27__net7 =   7.3474n       
+ xi155.n27__sbuf_out =   1.8000        
+ xi155.n27__vddio1 =   1.8000        
+ xi155.n27__vss1 =   2.9107n       
+ xi155.n2800__net1 =  12.8355n       
+ xi155.n2801__net1 =  12.9004n       
+ xi155.n2801__sbuf_out =   1.8000        
+ xi155.n2802__net1 =  12.8391n       
+ xi155.n2803__net1 =  12.4732n       
+ xi155.n2803__sbuf_out =   1.8000        
+ xi155.n2804__net1 =  12.6669n       
+ xi155.n2805__net1 =  12.4717n       
+ xi155.n2805__sbuf_out =   1.8000        
+ xi155.n2806__net1 =  12.6653n       
+ xi155.n2807__net1 =  12.8994n       
+ xi155.n2807__sbuf_out =   1.8000        
+ xi155.n2808__net1 =  12.8380n       
+ xi155.n2809__net1 =  12.8988n       
+ xi155.n2809__sbuf_out =   1.8000        
+ xi155.n280__net1 =  12.9282n       
+ xi155.n280__net17 =   1.8000        
+ xi155.n280__sbuf_out =   1.8000        
+ xi155.n280__vddio1 =   1.8000        
+ xi155.n280__vss1 =   9.3812n       
+ xi155.n2810__net1 =  12.8375n       
+ xi155.n2811__net1 =  12.4770n       
+ xi155.n2811__sbuf_out =   1.8000        
+ xi155.n2812__net1 =  12.6622n       
+ xi155.n2813__net1 =  12.4766n       
+ xi155.n2813__sbuf_out =   1.8000        
+ xi155.n2814__net1 =  12.6618n       
+ xi155.n2815__net1 =  12.8957n       
+ xi155.n2815__sbuf_out =   1.8000        
+ xi155.n2816__net1 =  12.8343n       
+ xi155.n2817__net1 =  12.8956n       
+ xi155.n2817__sbuf_out =   1.8000        
+ xi155.n2818__net1 =  12.8342n       
+ xi155.n2819__net1 =  12.4816n       
+ xi155.n2819__sbuf_out =   1.8000        
+ xi155.n281__net1 =  12.9208n       
+ xi155.n281__net17 =   1.8000        
+ xi155.n281__sbuf_out =   1.8000        
+ xi155.n281__vddio1 =   1.8000        
+ xi155.n281__vss1 =   9.3815n       
+ xi155.n2820__net1 =  12.6656n       
+ xi155.n2821__net1 =  12.9379n       
+ xi155.n2821__sbuf_out =   1.8000        
+ xi155.n2822__net1 =  12.8765n       
+ xi155.n2823__net1 =  12.5685n       
+ xi155.n2823__sbuf_out =   1.8000        
+ xi155.n2824__net1 =  12.7306n       
+ xi155.n2825__net1 =  12.7285n       
+ xi155.n2825__sbuf_out =   1.8000        
+ xi155.n2826__net1 =  12.5665n       
+ xi155.n2827__net1 =  12.7283n       
+ xi155.n2827__sbuf_out =   1.8000        
+ xi155.n2828__net1 =  12.9287n       
+ xi155.n2829__net1 =  12.8673n       
+ xi155.n2829__sbuf_out =   1.8000        
+ xi155.n282__net1 =  12.9212n       
+ xi155.n282__net17 =   1.8000        
+ xi155.n282__sbuf_out =   1.8000        
+ xi155.n282__vddio1 =   1.8000        
+ xi155.n282__vss1 =   9.3826n       
+ xi155.n2830__net1 =  12.9251n       
+ xi155.n2831__net1 =  12.8637n       
+ xi155.n2831__sbuf_out =   1.8000        
+ xi155.n2832__net1 =  12.4991n       
+ xi155.n2833__net1 =  12.6849n       
+ xi155.n2833__sbuf_out =   1.8000        
+ xi155.n2834__net1 =  12.4958n       
+ xi155.n2835__net1 =  12.6816n       
+ xi155.n2835__sbuf_out =   1.8000        
+ xi155.n2836__net1 =  12.8923n       
+ xi155.n2837__net1 =  12.8309n       
+ xi155.n2837__sbuf_out =   1.8000        
+ xi155.n2838__net1 =  12.8892n       
+ xi155.n2839__net1 =  12.8279n       
+ xi155.n2839__sbuf_out =   1.8000        
+ xi155.n283__net1 =  12.9221n       
+ xi155.n283__net17 =   1.8000        
+ xi155.n283__sbuf_out =   1.8000        
+ xi155.n283__vddio1 =   1.8000        
+ xi155.n283__vss1 =   9.3833n       
+ xi155.n2840__net1 =  12.4259n       
+ xi155.n2841__net1 =  12.6440n       
+ xi155.n2841__sbuf_out =   1.8000        
+ xi155.n2842__net1 =  12.4261n       
+ xi155.n2843__net1 =  12.6443n       
+ xi155.n2843__sbuf_out =   1.8000        
+ xi155.n2844__net1 =  12.8918n       
+ xi155.n2845__net1 =  12.8304n       
+ xi155.n2845__sbuf_out =   1.8000        
+ xi155.n2846__net1 =  12.8953n       
+ xi155.n2847__net1 =  12.8339n       
+ xi155.n2847__sbuf_out =   1.8000        
+ xi155.n2848__net1 =  12.4788n       
+ xi155.n2849__net1 =  12.6723n       
+ xi155.n2849__sbuf_out =   1.8000        
+ xi155.n284__net1 =  12.9212n       
+ xi155.n284__net17 =   1.8000        
+ xi155.n284__sbuf_out =   1.8000        
+ xi155.n284__vddio1 =   1.8000        
+ xi155.n284__vss1 =   9.3837n       
+ xi155.n2850__net1 =  12.4772n       
+ xi155.n2851__net1 =  12.6708n       
+ xi155.n2851__sbuf_out =   1.8000        
+ xi155.n2852__net1 =  12.8943n       
+ xi155.n2853__net1 =  12.8329n       
+ xi155.n2853__sbuf_out =   1.8000        
+ xi155.n2854__net1 =  12.8937n       
+ xi155.n2855__net1 =  12.8324n       
+ xi155.n2855__sbuf_out =   1.8000        
+ xi155.n2856__net1 =  12.4823n       
+ xi155.n2857__net1 =  12.6674n       
+ xi155.n2857__sbuf_out =   1.8000        
+ xi155.n2858__net1 =  12.4819n       
+ xi155.n2859__net1 =  12.6670n       
+ xi155.n2859__sbuf_out =   1.8000        
+ xi155.n285__net1 =  12.9126n       
+ xi155.n285__net17 =   1.8000        
+ xi155.n285__sbuf_out =   1.8000        
+ xi155.n285__vddio1 =   1.8000        
+ xi155.n285__vss1 =   9.3837n       
+ xi155.n2860__net1 =  12.8906n       
+ xi155.n2861__net1 =  12.8292n       
+ xi155.n2861__sbuf_out =   1.8000        
+ xi155.n2862__net1 =  12.8905n       
+ xi155.n2863__net1 =  12.8291n       
+ xi155.n2863__sbuf_out =   1.8000        
+ xi155.n2864__net1 =  12.4867n       
+ xi155.n2865__net1 =  12.6708n       
+ xi155.n2865__sbuf_out =   1.8000        
+ xi155.n2866__net1 =  12.9315n       
+ xi155.n2867__net1 =  12.8701n       
+ xi155.n2867__sbuf_out =   1.8000        
+ xi155.n2868__net1 =  12.5756n       
+ xi155.n2869__net1 =  12.7364n       
+ xi155.n2869__sbuf_out =   1.8000        
+ xi155.n286__net1 =  12.9131n       
+ xi155.n286__net17 =   1.8000        
+ xi155.n286__sbuf_out =   1.8000        
+ xi155.n286__vddio1 =   1.8000        
+ xi155.n286__vss1 =   9.3840n       
+ xi155.n2870__net1 =  12.7343n       
+ xi155.n2871__net1 =  12.5736n       
+ xi155.n2871__sbuf_out =   1.8000        
+ xi155.n2872__net1 =  12.7341n       
+ xi155.n2873__net1 =  12.9223n       
+ xi155.n2873__sbuf_out =   1.8000        
+ xi155.n2874__net1 =  12.8609n       
+ xi155.n2875__net1 =  12.9187n       
+ xi155.n2875__sbuf_out =   1.8000        
+ xi155.n2876__net1 =  12.8573n       
+ xi155.n2877__net1 =  12.5056n       
+ xi155.n2877__sbuf_out =   1.8000        
+ xi155.n2878__net1 =  12.6914n       
+ xi155.n2879__net1 =  12.5024n       
+ xi155.n2879__sbuf_out =   1.8000        
+ xi155.n287__net1 =  12.9131n       
+ xi155.n287__net17 =   1.8000        
+ xi155.n287__sbuf_out =   1.8000        
+ xi155.n287__vddio1 =   1.8000        
+ xi155.n2880__net1 =  12.6881n       
+ xi155.n2881__net1 =  12.8859n       
+ xi155.n2881__sbuf_out =   1.8000        
+ xi155.n2882__net1 =  12.8245n       
+ xi155.n2883__net1 =  12.8828n       
+ xi155.n2883__sbuf_out =   1.8000        
+ xi155.n2884__net1 =  12.8215n       
+ xi155.n2885__net1 =  12.4335n       
+ xi155.n2885__sbuf_out =   1.8000        
+ xi155.n2886__net1 =  12.6517n       
+ xi155.n2887__net1 =  12.4337n       
+ xi155.n2887__sbuf_out =   1.8000        
+ xi155.n2888__net1 =  12.6519n       
+ xi155.n2889__net1 =  12.8854n       
+ xi155.n2889__sbuf_out =   1.8000        
+ xi155.n288__net1 =  12.9140n       
+ xi155.n288__net17 =   1.8000        
+ xi155.n288__sbuf_out =   1.8000        
+ xi155.n288__vddio1 =   1.8000        
+ xi155.n288__vss1 =   9.3854n       
+ xi155.n2890__net1 =  12.8240n       
+ xi155.n2891__net1 =  12.8889n       
+ xi155.n2891__sbuf_out =   1.8000        
+ xi155.n2892__net1 =  12.8275n       
+ xi155.n2893__net1 =  12.4856n       
+ xi155.n2893__sbuf_out =   1.8000        
+ xi155.n2894__net1 =  12.6791n       
+ xi155.n2895__net1 =  12.4840n       
+ xi155.n2895__sbuf_out =   1.8000        
+ xi155.n2896__net1 =  12.6775n       
+ xi155.n2897__net1 =  12.8879n       
+ xi155.n2897__sbuf_out =   1.8000        
+ xi155.n2898__net1 =  12.8265n       
+ xi155.n2899__net1 =  12.8873n       
+ xi155.n2899__sbuf_out =   1.8000        
+ xi155.n289__net1 =  12.9062n       
+ xi155.n289__net17 =   1.8000        
+ xi155.n289__sbuf_out =   1.8000        
+ xi155.n289__vddio1 =   1.8000        
+ xi155.n289__vss1 =   9.3722n       
+ xi155.n28__net1 =  12.7691n       
+ xi155.n28__net17 =   1.8000        
+ xi155.n28__net3 =   1.8000        
+ xi155.n28__net7 =   7.3466n       
+ xi155.n28__sbuf_out =   1.8000        
+ xi155.n28__vddio1 =   1.8000        
+ xi155.n28__vss1 =   2.9104n       
+ xi155.n2900__net1 =  12.8259n       
+ xi155.n2901__net1 =  12.4888n       
+ xi155.n2901__sbuf_out =   1.8000        
+ xi155.n2902__net1 =  12.6739n       
+ xi155.n2903__net1 =  12.4884n       
+ xi155.n2903__sbuf_out =   1.8000        
+ xi155.n2904__net1 =  12.6735n       
+ xi155.n2905__net1 =  12.8842n       
+ xi155.n2905__sbuf_out =   1.8000        
+ xi155.n2906__net1 =  12.8228n       
+ xi155.n2907__net1 =  12.8840n       
+ xi155.n2907__sbuf_out =   1.8000        
+ xi155.n2908__net1 =  12.8227n       
+ xi155.n2909__net1 =  12.4930n       
+ xi155.n2909__sbuf_out =   1.8000        
+ xi155.n290__net1 =  12.9066n       
+ xi155.n290__net17 =   1.8000        
+ xi155.n290__sbuf_out =   1.8000        
+ xi155.n290__vddio1 =   1.8000        
+ xi155.n290__vss1 =   9.3965n       
+ xi155.n2910__net1 =  12.6772n       
+ xi155.n2911__net1 =  12.9238n       
+ xi155.n2911__sbuf_out =   1.8000        
+ xi155.n2912__net1 =  12.8624n       
+ xi155.n2913__net1 =  12.5837n       
+ xi155.n2913__sbuf_out =   1.8000        
+ xi155.n2914__net1 =  12.7434n       
+ xi155.n2915__net1 =  12.7412n       
+ xi155.n2915__sbuf_out =   1.8000        
+ xi155.n2916__net1 =  12.5818n       
+ xi155.n2917__net1 =  12.7411n       
+ xi155.n2917__sbuf_out =   1.8000        
+ xi155.n2918__net1 =  12.9146n       
+ xi155.n2919__net1 =  12.8533n       
+ xi155.n2919__sbuf_out =   1.8000        
+ xi155.n291__net1 =  12.9075n       
+ xi155.n291__net17 =   1.8000        
+ xi155.n291__sbuf_out =   1.8000        
+ xi155.n291__vddio1 =   1.8000        
+ xi155.n291__vss1 =   9.3965n       
+ xi155.n2920__net1 =  12.9110n       
+ xi155.n2921__net1 =  12.8496n       
+ xi155.n2921__sbuf_out =   1.8000        
+ xi155.n2922__net1 =  12.5133n       
+ xi155.n2923__net1 =  12.6993n       
+ xi155.n2923__sbuf_out =   1.8000        
+ xi155.n2924__net1 =  12.5101n       
+ xi155.n2925__net1 =  12.6959n       
+ xi155.n2925__sbuf_out =   1.8000        
+ xi155.n2926__net1 =  12.8782n       
+ xi155.n2927__net1 =  12.8168n       
+ xi155.n2927__sbuf_out =   1.8000        
+ xi155.n2928__net1 =  12.8751n       
+ xi155.n2929__net1 =  12.8138n       
+ xi155.n2929__sbuf_out =   1.8000        
+ xi155.n292__net1 =  12.9066n       
+ xi155.n292__net17 =   1.8000        
+ xi155.n292__sbuf_out =   1.8000        
+ xi155.n292__vddio1 =   1.8000        
+ xi155.n292__vss1 =   9.3982n       
+ xi155.n2930__net1 =  12.4426n       
+ xi155.n2931__net1 =  12.6608n       
+ xi155.n2931__sbuf_out =   1.8000        
+ xi155.n2932__net1 =  12.4428n       
+ xi155.n2933__net1 =  12.6611n       
+ xi155.n2933__sbuf_out =   1.8000        
+ xi155.n2934__net1 =  12.8777n       
+ xi155.n2935__net1 =  12.8163n       
+ xi155.n2935__sbuf_out =   1.8000        
+ xi155.n2936__net1 =  12.8812n       
+ xi155.n2937__net1 =  12.8198n       
+ xi155.n2937__sbuf_out =   1.8000        
+ xi155.n2938__net1 =  12.4936n       
+ xi155.n2939__net1 =  12.6872n       
+ xi155.n2939__sbuf_out =   1.8000        
+ xi155.n293__net1 =  12.8974n       
+ xi155.n293__net17 =   1.8000        
+ xi155.n293__sbuf_out =   1.8000        
+ xi155.n293__vddio1 =   1.8000        
+ xi155.n293__vss1 =   9.3982n       
+ xi155.n2940__net1 =  12.4921n       
+ xi155.n2941__net1 =  12.6857n       
+ xi155.n2941__sbuf_out =   1.8000        
+ xi155.n2942__net1 =  12.8802n       
+ xi155.n2943__net1 =  12.8188n       
+ xi155.n2943__sbuf_out =   1.8000        
+ xi155.n2944__net1 =  12.8796n       
+ xi155.n2945__net1 =  12.8183n       
+ xi155.n2946__net1 =  12.4964n       
+ xi155.n2947__net1 =  12.6816n       
+ xi155.n2948__net1 =  12.4961n       
+ xi155.n2949__net1 =  12.6813n       
+ xi155.n294__net1 =  12.8979n       
+ xi155.n294__net17 =   1.8000        
+ xi155.n294__sbuf_out =   1.8000        
+ xi155.n294__vddio1 =   1.8000        
+ xi155.n294__vss1 =   9.3995n       
+ xi155.n2950__net1 =  12.8765n       
+ xi155.n2951__net1 =  12.8151n       
+ xi155.n2952__net1 =  12.8764n       
+ xi155.n2953__net1 =  12.8150n       
+ xi155.n2954__net1 =  12.5006n       
+ xi155.n2955__net1 =  12.6849n       
+ xi155.n2956__net1 =  12.8452n       
+ xi155.n2957__net1 =  12.8145n       
+ xi155.n2958__net1 =  12.7088n       
+ xi155.n2959__net1 =  12.7901n       
+ xi155.n295__net1 =  12.8979n       
+ xi155.n295__net17 =   1.8000        
+ xi155.n295__sbuf_out =   1.8000        
+ xi155.n295__vddio1 =   1.8000        
+ xi155.n295__vss1 =   9.3995n       
+ xi155.n2960__net1 =  12.7880n       
+ xi155.n2961__net1 =  12.7819n       
+ xi155.n2962__net1 =  12.7007n       
+ xi155.n2963__net1 =  12.7819n       
+ xi155.n2964__net1 =  12.8353n       
+ xi155.n2965__net1 =  12.8050n       
+ xi155.n2966__net1 =  12.8093n       
+ xi155.n2967__net1 =  12.7978n       
+ xi155.n2968__net1 =  12.8214n       
+ xi155.n2969__net1 =  12.7911n       
+ xi155.n296__net1 =  12.8988n       
+ xi155.n296__net17 =   1.8000        
+ xi155.n296__sbuf_out =   1.8000        
+ xi155.n296__vddio1 =   1.8000        
+ xi155.n296__vss1 =   9.4005n       
+ xi155.n2970__net1 =  12.6590n       
+ xi155.n2971__net1 =  12.7541n       
+ xi155.n2972__net1 =  12.7516n       
+ xi155.n2973__net1 =  12.7410n       
+ xi155.n2974__net1 =  12.6478n       
+ xi155.n2975__net1 =  12.7427n       
+ xi155.n2976__net1 =  12.7980n       
+ xi155.n2977__net1 =  12.7677n       
+ xi155.n2978__net1 =  12.7722n       
+ xi155.n2979__net1 =  12.7626n       
+ xi155.n297__net1 =  12.8905n       
+ xi155.n297__net17 =   1.8000        
+ xi155.n297__sbuf_out =   1.8000        
+ xi155.n297__vddio1 =   1.8000        
+ xi155.n297__vss1 =   9.4005n       
+ xi155.n2980__net1 =  12.7863n       
+ xi155.n2981__net1 =  12.7561n       
+ xi155.n2982__net1 =  12.6086n       
+ xi155.n2983__net1 =  12.7201n       
+ xi155.n2984__net1 =  12.7177n       
+ xi155.n2985__net1 =  12.7184n       
+ xi155.n2986__net1 =  12.6095n       
+ xi155.n2987__net1 =  12.7210n       
+ xi155.n2988__net1 =  12.7881n       
+ xi155.n2989__net1 =  12.7578n       
+ xi155.n298__net1 =  12.8910n       
+ xi155.n298__net17 =   1.8000        
+ xi155.n298__sbuf_out =   1.8000        
+ xi155.n298__vddio1 =   1.8000        
+ xi155.n298__vss1 =   9.4013n       
+ xi155.n2990__net1 =  12.7646n       
+ xi155.n2991__net1 =  12.7346n       
+ xi155.n2992__net1 =  12.6378n       
+ xi155.n2993__net1 =  12.7367n       
+ xi155.n2994__net1 =  12.7965n       
+ xi155.n2995__net1 =  12.7662n       
+ xi155.n2996__net1 =  12.7715n       
+ xi155.n2997__net1 =  12.7697n       
+ xi155.n2998__net1 =  12.7944n       
+ xi155.n2999__net1 =  12.7641n       
+ xi155.n299__net1 =  12.8919n       
+ xi155.n299__net17 =   1.8000        
+ xi155.n299__sbuf_out =   1.8000        
+ xi155.n299__vddio1 =   1.8000        
+ xi155.n299__vss1 =   9.4013n       
+ xi155.n29__net1 =  12.7700n       
+ xi155.n29__net17 =   1.8000        
+ xi155.n29__net3 =   1.8000        
+ xi155.n29__net7 =   7.3424n       
+ xi155.n29__sbuf_out =   1.8000        
+ xi155.n29__vddio1 =   1.8000        
+ xi155.n29__vss1 =   2.9100n       
+ xi155.n2__net1 =  12.8274n       
+ xi155.n2__net17 =   1.8000        
+ xi155.n2__net3 =   1.8000        
+ xi155.n2__net7 =   7.3642n       
+ xi155.n2__sbuf_in =  22.4574n       
+ xi155.n2__sbuf_out =   1.8000        
+ xi155.n2__vddio1 =   1.8000        
+ xi155.n2__vss1 =   1.4749n       
+ xi155.n3000__net1 =  12.6380n       
+ xi155.n3001__net1 =  12.7326n       
+ xi155.n3002__net1 =  12.7305n       
+ xi155.n3003__net1 =  12.7294n       
+ xi155.n3004__net1 =  12.6369n       
+ xi155.n3005__net1 =  12.7315n       
+ xi155.n3006__net1 =  12.7921n       
+ xi155.n3007__net1 =  12.7618n       
+ xi155.n3008__net1 =  12.7673n       
+ xi155.n3009__net1 =  12.6388n       
+ xi155.n300__net1 =  12.8910n       
+ xi155.n300__net17 =   1.8000        
+ xi155.n300__sbuf_out =   1.8000        
+ xi155.n300__vddio1 =   1.8000        
+ xi155.n300__vss1 =   9.4017n       
+ xi155.n3010__net1 =  12.7331n       
+ xi155.n3011__net1 =  12.7918n       
+ xi155.n3012__net1 =  12.7615n       
+ xi155.n3013__net1 =  12.7670n       
+ xi155.n301__net1 =  12.8812n       
+ xi155.n301__net17 =   1.8000        
+ xi155.n301__sbuf_out =   1.8000        
+ xi155.n301__vss1 =   9.4017n       
+ xi155.n3029__net1 =  12.8269n       
+ xi155.n302__net1 =  12.8816n       
+ xi155.n302__net17 =   1.8000        
+ xi155.n302__sbuf_out =   1.8000        
+ xi155.n302__vddio1 =   1.8000        
+ xi155.n302__vss1 =   9.4019n       
+ xi155.n3030__net1 =  12.8190n       
+ xi155.n3031__net1 =  12.8085n       
+ xi155.n3032__net1 =  12.8001n       
+ xi155.n3033__net1 =  12.7890n       
+ xi155.n3034__net1 =  12.7802n       
+ xi155.n3035__net1 =  12.7685n       
+ xi155.n3036__net1 =  12.7573n       
+ xi155.n3037__net1 =  12.6430n       
+ xi155.n3038__net1 =  12.7420n       
+ xi155.n303__net1 =  12.8816n       
+ xi155.n303__net17 =   1.8000        
+ xi155.n303__sbuf_out =   1.8000        
+ xi155.n303__vss1 =   9.4019n       
+ xi155.n3044__net1 =  12.7695n       
+ xi155.n3045__net1 =  12.7704n       
+ xi155.n3046__net1 =  12.7708n       
+ xi155.n3049__net1 =  12.8018n       
+ xi155.n304__net1 =  12.8825n       
+ xi155.n304__net17 =   1.8000        
+ xi155.n304__sbuf_out =   1.8000        
+ xi155.n304__vddio1 =   1.8000        
+ xi155.n304__vss1 =   9.1388n       
+ xi155.n3050__net1 =  12.7715n       
+ xi155.n3051__net1 =  12.7757n       
+ xi155.n3052__net1 =  12.7396n       
+ xi155.n305__net1 =  12.8737n       
+ xi155.n305__net17 =   1.8000        
+ xi155.n305__sbuf_out =   1.8000        
+ xi155.n305__vddio1 =   1.8000        
+ xi155.n305__vss1 =   9.1298n       
+ xi155.n306__net1 =  12.8742n       
+ xi155.n306__net17 =   1.8000        
+ xi155.n306__sbuf_out =   1.8000        
+ xi155.n306__vddio1 =   1.8000        
+ xi155.n306__vss1 =   9.1348n       
+ xi155.n307__net1 =  12.8751n       
+ xi155.n307__net17 =   1.8000        
+ xi155.n307__sbuf_out =   1.8000        
+ xi155.n307__vddio1 =   1.8000        
+ xi155.n307__vss1 =   9.1304n       
+ xi155.n308__net1 =  12.8742n       
+ xi155.n308__net17 =   1.8000        
+ xi155.n308__sbuf_out =   1.8000        
+ xi155.n308__vddio1 =   1.8000        
+ xi155.n308__vss1 =   9.1318n       
+ xi155.n309__net1 =  13.0530n       
+ xi155.n309__net17 =   1.8000        
+ xi155.n309__sbuf_out =   1.8000        
+ xi155.n309__vddio1 =   1.8000        
+ xi155.n309__vss1 =   9.1335n       
+ xi155.n30__net1 =  12.7700n       
+ xi155.n30__net17 =   1.8000        
+ xi155.n30__net3 =   1.8000        
+ xi155.n30__net7 =   7.3415n       
+ xi155.n30__sbuf_out =   1.8000        
+ xi155.n30__vddio1 =   1.8000        
+ xi155.n30__vss1 =   2.9097n       
+ xi155.n310__net1 =  13.0535n       
+ xi155.n310__net17 =   1.8000        
+ xi155.n310__sbuf_out =   1.8000        
+ xi155.n310__vddio1 =   1.8000        
+ xi155.n310__vss1 =   9.1345n       
+ xi155.n311__net1 =  13.0544n       
+ xi155.n311__net17 =   1.8000        
+ xi155.n311__sbuf_out =   1.8000        
+ xi155.n311__vddio1 =   1.8000        
+ xi155.n311__vss1 =   9.1349n       
+ xi155.n312__net1 =  13.0535n       
+ xi155.n312__net17 =   1.8000        
+ xi155.n312__sbuf_out =   1.8000        
+ xi155.n312__vddio1 =   1.8000        
+ xi155.n312__vss1 =   9.1359n       
+ xi155.n313__net1 =  13.0527n       
+ xi155.n313__net17 =   1.8000        
+ xi155.n313__sbuf_out =   1.8000        
+ xi155.n313__vddio1 =   1.8000        
+ xi155.n313__vss1 =   9.1366n       
+ xi155.n314__net1 =  13.0532n       
+ xi155.n314__net17 =   1.8000        
+ xi155.n314__sbuf_out =   1.8000        
+ xi155.n314__vddio1 =   1.8000        
+ xi155.n314__vss1 =   9.1370n       
+ xi155.n315__net1 =  13.0532n       
+ xi155.n315__net17 =   1.8000        
+ xi155.n315__sbuf_out =   1.8000        
+ xi155.n315__vddio1 =   1.8000        
+ xi155.n315__vss1 =   9.1370n       
+ xi155.n316__net1 =  13.0541n       
+ xi155.n316__net17 =   1.8000        
+ xi155.n316__sbuf_out =   1.8000        
+ xi155.n316__vddio1 =   1.8000        
+ xi155.n316__vss1 =   9.1373n       
+ xi155.n317__net1 =  13.0522n       
+ xi155.n317__net17 =   1.8000        
+ xi155.n317__sbuf_out =   1.8000        
+ xi155.n317__vddio1 =   1.8000        
+ xi155.n318__net1 =  13.0527n       
+ xi155.n318__net17 =   1.8000        
+ xi155.n318__sbuf_out =   1.8000        
+ xi155.n318__vddio1 =   1.8000        
+ xi155.n318__vss1 =   9.1388n       
+ xi155.n319__net1 =  13.0536n       
+ xi155.n319__net17 =   1.8000        
+ xi155.n319__sbuf_out =   1.8000        
+ xi155.n319__vddio1 =   1.8000        
+ xi155.n319__vss1 =   9.1255n       
+ xi155.n31__net1 =  12.7695n       
+ xi155.n31__net17 =   1.8000        
+ xi155.n31__net3 =   1.8000        
+ xi155.n31__net7 =   7.3367n       
+ xi155.n31__sbuf_out =   1.8000        
+ xi155.n31__vddio1 =   1.8000        
+ xi155.n31__vss1 =   2.9094n       
+ xi155.n320__net1 =  13.0527n       
+ xi155.n320__net17 =   1.8000        
+ xi155.n320__sbuf_out =   1.8000        
+ xi155.n320__vddio1 =   1.8000        
+ xi155.n320__vss1 =   9.1498n       
+ xi155.n3211__net1 =  13.0224n       
+ xi155.n3212__net1 =  13.0197n       
+ xi155.n3213__net1 =  13.0158n       
+ xi155.n3214__net1 =  13.0125n       
+ xi155.n3215__net1 =  13.0080n       
+ xi155.n3216__net1 =  13.0043n       
+ xi155.n3217__net1 =  12.9992n       
+ xi155.n3218__net1 =  12.9951n       
+ xi155.n3219__net1 =  12.9894n       
+ xi155.n321__net1 =  13.0513n       
+ xi155.n321__net17 =   1.8000        
+ xi155.n321__sbuf_out =   1.8000        
+ xi155.n321__vddio1 =   1.8000        
+ xi155.n321__vss1 =   9.1498n       
+ xi155.n3220__net1 =  12.9847n       
+ xi155.n3221__net1 =  12.9784n       
+ xi155.n322__net1 =  13.0518n       
+ xi155.n322__net17 =   1.8000        
+ xi155.n322__sbuf_out =   1.8000        
+ xi155.n322__vddio1 =   1.8000        
+ xi155.n322__vss1 =   9.1515n       
+ xi155.n323__net1 =  13.0518n       
+ xi155.n323__net17 =   1.8000        
+ xi155.n323__sbuf_out =   1.8000        
+ xi155.n323__vddio1 =   1.8000        
+ xi155.n323__vss1 =   9.1515n       
+ xi155.n324__net1 =  13.0527n       
+ xi155.n324__net17 =   1.8000        
+ xi155.n324__sbuf_out =   1.8000        
+ xi155.n324__vddio1 =   1.8000        
+ xi155.n324__vss1 =   9.1528n       
+ xi155.n325__net1 =  13.0504n       
+ xi155.n325__net17 =   1.8000        
+ xi155.n325__sbuf_out =   1.8000        
+ xi155.n325__vddio1 =   1.8000        
+ xi155.n325__vss1 =   9.1528n       
+ xi155.n326__net1 =  13.0509n       
+ xi155.n326__net17 =   1.8000        
+ xi155.n326__sbuf_out =   1.8000        
+ xi155.n326__vddio1 =   1.8000        
+ xi155.n326__vss1 =   9.1539n       
+ xi155.n327__net1 =  13.0518n       
+ xi155.n327__net17 =   1.8000        
+ xi155.n327__sbuf_out =   1.8000        
+ xi155.n327__vddio1 =   1.8000        
+ xi155.n327__vss1 =   9.1539n       
+ xi155.n328__net1 =  13.0509n       
+ xi155.n328__net17 =   1.8000        
+ xi155.n328__sbuf_out =   1.8000        
+ xi155.n328__vddio1 =   1.8000        
+ xi155.n328__vss1 =   9.1546n       
+ xi155.n329__net1 =  13.0489n       
+ xi155.n329__net17 =   1.8000        
+ xi155.n329__sbuf_out =   1.8000        
+ xi155.n329__vddio1 =   1.8000        
+ xi155.n329__vss1 =   9.1546n       
+ xi155.n32__net1 =  12.7709n       
+ xi155.n32__net17 =   1.8000        
+ xi155.n32__net3 =   1.8000        
+ xi155.n32__net7 =   7.3358n       
+ xi155.n32__sbuf_out =   1.8000        
+ xi155.n32__vddio1 =   1.8000        
+ xi155.n32__vss1 =   2.9087n       
+ xi155.n330__net1 =  13.0494n       
+ xi155.n330__net17 =   1.8000        
+ xi155.n330__sbuf_out =   1.8000        
+ xi155.n330__vddio1 =   1.8000        
+ xi155.n330__vss1 =   9.1550n       
+ xi155.n331__net1 =  13.0494n       
+ xi155.n331__net17 =   1.8000        
+ xi155.n331__sbuf_out =   1.8000        
+ xi155.n331__vss1 =   9.1550n       
+ xi155.n332__net1 =  13.0503n       
+ xi155.n332__net17 =   1.8000        
+ xi155.n332__sbuf_out =   1.8000        
+ xi155.n332__vddio1 =   1.8000        
+ xi155.n332__vss1 =   9.1553n       
+ xi155.n333__net1 =  13.0475n       
+ xi155.n333__net17 =   1.8000        
+ xi155.n333__sbuf_out =   1.8000        
+ xi155.n333__vss1 =   9.1553n       
+ xi155.n334__net1 =  13.0480n       
+ xi155.n334__net17 =   1.8000        
+ xi155.n334__sbuf_out =   1.8000        
+ xi155.n334__vddio1 =   1.8000        
+ xi155.n334__vss1 =   8.8738n       
+ xi155.n335__net1 =  13.0489n       
+ xi155.n335__net17 =   1.8000        
+ xi155.n335__sbuf_out =   1.8000        
+ xi155.n335__vddio1 =   1.8000        
+ xi155.n335__vss1 =   8.8648n       
+ xi155.n336__net1 =  13.0480n       
+ xi155.n336__net17 =   1.8000        
+ xi155.n336__sbuf_out =   1.8000        
+ xi155.n336__vddio1 =   1.8000        
+ xi155.n336__vss1 =   8.8699n       
+ xi155.n3372__net1 =  12.8735n       
+ xi155.n337__net1 =  13.0454n       
+ xi155.n337__net17 =   1.8000        
+ xi155.n337__sbuf_out =   1.8000        
+ xi155.n337__vddio1 =   1.8000        
+ xi155.n337__vss1 =   8.8655n       
+ xi155.n3388__net1 =  12.8809n       
+ xi155.n338__net1 =  13.0459n       
+ xi155.n338__net17 =   1.8000        
+ xi155.n338__sbuf_out =   1.8000        
+ xi155.n338__vddio1 =   1.8000        
+ xi155.n338__vss1 =   8.8668n       
+ xi155.n3390__net1 =  12.8902n       
+ xi155.n3393__net1 =  12.8971n       
+ xi155.n3397__net1 =  12.9059n       
+ xi155.n339__net1 =  13.0459n       
+ xi155.n339__net17 =   1.8000        
+ xi155.n339__sbuf_out =   1.8000        
+ xi155.n339__vddio1 =   1.8000        
+ xi155.n339__vss1 =   8.8685n       
+ xi155.n33__net1 =  12.7718n       
+ xi155.n33__net17 =   1.8000        
+ xi155.n33__net3 =   1.8000        
+ xi155.n33__net7 =   7.3303n       
+ xi155.n33__sbuf_out =   1.8000        
+ xi155.n33__vddio1 =   1.8000        
+ xi155.n33__vss1 =   2.9084n       
+ xi155.n3402__net1 =  12.9124n       
+ xi155.n3408__net1 =  12.9205n       
+ xi155.n340__net1 =  13.0468n       
+ xi155.n340__net17 =   1.8000        
+ xi155.n340__sbuf_out =   1.8000        
+ xi155.n340__vddio1 =   1.8000        
+ xi155.n340__vss1 =   8.8695n       
+ xi155.n3415__net1 =  12.9265n       
+ xi155.n341__net1 =  13.0436n       
+ xi155.n341__net17 =   1.8000        
+ xi155.n341__sbuf_out =   1.8000        
+ xi155.n341__vddio1 =   1.8000        
+ xi155.n341__vss1 =   8.8699n       
+ xi155.n3423__net1 =  12.9340n       
+ xi155.n342__net1 =  13.0441n       
+ xi155.n342__net17 =   1.8000        
+ xi155.n342__sbuf_out =   1.8000        
+ xi155.n342__vddio1 =   1.8000        
+ xi155.n342__vss1 =   8.8709n       
+ xi155.n3432__net1 =  12.9395n       
+ xi155.n343__net1 =  13.0450n       
+ xi155.n343__net17 =   1.8000        
+ xi155.n343__sbuf_out =   1.8000        
+ xi155.n343__vddio1 =   1.8000        
+ xi155.n343__vss1 =   8.8716n       
+ xi155.n3442__net1 =  12.9465n       
+ xi155.n344__net1 =  13.0441n       
+ xi155.n344__net17 =   1.8000        
+ xi155.n344__sbuf_out =   1.8000        
+ xi155.n344__vddio1 =   1.8000        
+ xi155.n344__vss1 =   8.8720n       
+ xi155.n345__net1 =  13.0409n       
+ xi155.n345__net17 =   1.8000        
+ xi155.n345__sbuf_out =   1.8000        
+ xi155.n345__vddio1 =   1.8000        
+ xi155.n345__vss1 =   8.8720n       
+ xi155.n346__net1 =  13.0414n       
+ xi155.n346__net17 =   1.8000        
+ xi155.n346__sbuf_out =   1.8000        
+ xi155.n346__vddio1 =   1.8000        
+ xi155.n346__vss1 =   8.8723n       
+ xi155.n347__net1 =  13.0414n       
+ xi155.n347__net17 =   1.8000        
+ xi155.n347__sbuf_out =   1.8000        
+ xi155.n347__vddio1 =   1.8000        
+ xi155.n348__net1 =  13.0423n       
+ xi155.n348__net17 =   1.8000        
+ xi155.n348__sbuf_out =   1.8000        
+ xi155.n348__vddio1 =   1.8000        
+ xi155.n348__vss1 =   8.8738n       
+ xi155.n349__net1 =  13.0386n       
+ xi155.n349__net17 =   1.8000        
+ xi155.n349__sbuf_out =   1.8000        
+ xi155.n349__vddio1 =   1.8000        
+ xi155.n349__vss1 =   8.8606n       
+ xi155.n34__net1 =  12.7709n       
+ xi155.n34__net17 =   1.8000        
+ xi155.n34__net3 =   1.8000        
+ xi155.n34__net7 =   7.3294n       
+ xi155.n34__sbuf_out =   1.8000        
+ xi155.n34__vddio1 =   1.8000        
+ xi155.n34__vss1 =   2.9286n       
+ xi155.n350__net1 =  13.0391n       
+ xi155.n350__net17 =   1.8000        
+ xi155.n350__sbuf_out =   1.8000        
+ xi155.n350__vddio1 =   1.8000        
+ xi155.n350__vss1 =   8.8848n       
+ xi155.n351__net1 =  13.0399n       
+ xi155.n351__net17 =   1.8000        
+ xi155.n351__sbuf_out =   1.8000        
+ xi155.n351__vddio1 =   1.8000        
+ xi155.n351__vss1 =   8.8848n       
+ xi155.n352__net1 =  13.0391n       
+ xi155.n352__net17 =   1.8000        
+ xi155.n352__sbuf_out =   1.8000        
+ xi155.n352__vddio1 =   1.8000        
+ xi155.n352__vss1 =   8.8865n       
+ xi155.n353__net1 =  12.8284n       
+ xi155.n353__net17 =   1.8000        
+ xi155.n353__sbuf_out =   1.8000        
+ xi155.n353__vddio1 =   1.8000        
+ xi155.n353__vss1 =   8.8865n       
+ xi155.n3548__net1 =  13.0383n       
+ xi155.n354__net1 =  12.8275n       
+ xi155.n354__net17 =   1.8000        
+ xi155.n354__sbuf_out =   1.8000        
+ xi155.n354__vddio1 =   1.8000        
+ xi155.n354__vss1 =   8.8879n       
+ xi155.n355__net1 =  12.8270n       
+ xi155.n355__net17 =   1.8000        
+ xi155.n355__sbuf_out =   1.8000        
+ xi155.n355__vddio1 =   1.8000        
+ xi155.n355__vss1 =   8.8879n       
+ xi155.n3564__net1 =  13.0406n       
+ xi155.n3566__net1 =  13.0433n       
+ xi155.n3569__net1 =  13.0452n       
+ xi155.n356__net1 =  12.8275n       
+ xi155.n356__net17 =   1.8000        
+ xi155.n356__sbuf_out =   1.8000        
+ xi155.n356__vddio1 =   1.8000        
+ xi155.n356__vss1 =   8.8889n       
+ xi155.n3573__net1 =  13.0473n       
+ xi155.n3578__net1 =  13.0486n       
+ xi155.n357__net1 =  12.8196n       
+ xi155.n357__net17 =   1.8000        
+ xi155.n357__sbuf_out =   1.8000        
+ xi155.n357__vddio1 =   1.8000        
+ xi155.n357__vss1 =   8.8889n       
+ xi155.n3584__net1 =  13.0501n       
+ xi155.n358__net1 =  12.8196n       
+ xi155.n358__net17 =   1.8000        
+ xi155.n358__sbuf_out =   1.8000        
+ xi155.n358__vddio1 =   1.8000        
+ xi155.n358__vss1 =   8.8896n       
+ xi155.n3591__net1 =  13.0511n       
+ xi155.n3599__net1 =  13.0520n       
+ xi155.n359__net1 =  12.8191n       
+ xi155.n359__net17 =   1.8000        
+ xi155.n359__sbuf_out =   1.8000        
+ xi155.n359__vddio1 =   1.8000        
+ xi155.n359__vss1 =   8.8896n       
+ xi155.n35__net1 =  12.7704n       
+ xi155.n35__net17 =   1.8000        
+ xi155.n35__net3 =   1.8000        
+ xi155.n35__net7 =   7.3649n       
+ xi155.n35__sbuf_out =   1.8000        
+ xi155.n35__vddio1 =   1.8000        
+ xi155.n35__vss1 =   2.9284n       
+ xi155.n3608__net1 =  13.0524n       
+ xi155.n360__net1 =  12.8205n       
+ xi155.n360__net17 =   1.8000        
+ xi155.n360__sbuf_out =   1.8000        
+ xi155.n360__vddio1 =   1.8000        
+ xi155.n360__vss1 =   8.8900n       
+ xi155.n361__net1 =  12.8099n       
+ xi155.n361__net17 =   1.8000        
+ xi155.n361__sbuf_out =   1.8000        
+ xi155.n361__vss1 =   8.8900n       
+ xi155.n362__net1 =  12.8090n       
+ xi155.n362__net17 =   1.8000        
+ xi155.n362__sbuf_out =   1.8000        
+ xi155.n362__vddio1 =   1.8000        
+ xi155.n362__vss1 =   8.8903n       
+ xi155.n363__net1 =  12.8086n       
+ xi155.n363__net17 =   1.8000        
+ xi155.n363__sbuf_out =   1.8000        
+ xi155.n363__vss1 =   8.8903n       
+ xi155.n364__net1 =  12.8090n       
+ xi155.n364__net17 =   1.8000        
+ xi155.n364__sbuf_out =   1.8000        
+ xi155.n364__vddio1 =   1.8000        
+ xi155.n364__vss1 =   8.5208n       
+ xi155.n365__net1 =  12.8007n       
+ xi155.n365__net17 =   1.8000        
+ xi155.n365__sbuf_out =   1.8000        
+ xi155.n365__vddio1 =   1.8000        
+ xi155.n365__vss1 =   8.5118n       
+ xi155.n366__net1 =  12.8007n       
+ xi155.n366__net17 =   1.8000        
+ xi155.n366__sbuf_out =   1.8000        
+ xi155.n366__vddio1 =   1.8000        
+ xi155.n366__vss1 =   8.3934n       
+ xi155.n367__net1 =  12.8002n       
+ xi155.n367__net17 =   1.8000        
+ xi155.n367__sbuf_out =   1.8000        
+ xi155.n367__vddio1 =   1.8000        
+ xi155.n367__vss1 =   8.5009n       
+ xi155.n368__net1 =  12.8016n       
+ xi155.n368__net17 =   1.8000        
+ xi155.n368__sbuf_out =   1.8000        
+ xi155.n368__vddio1 =   1.8000        
+ xi155.n368__vss1 =   8.4789n       
+ xi155.n369__net1 =  12.7905n       
+ xi155.n369__net17 =   1.8000        
+ xi155.n369__sbuf_out =   1.8000        
+ xi155.n369__vddio1 =   1.8000        
+ xi155.n369__vss1 =   8.4466n       
+ xi155.n36__net1 =  12.7709n       
+ xi155.n36__net17 =   1.8000        
+ xi155.n36__net3 =   1.8000        
+ xi155.n36__net7 =   7.3640n       
+ xi155.n36__sbuf_out =   1.8000        
+ xi155.n36__vddio1 =   1.8000        
+ xi155.n36__vss1 =   2.9280n       
+ xi155.n370__net1 =  12.7896n       
+ xi155.n370__net17 =   1.8000        
+ xi155.n370__sbuf_out =   1.8000        
+ xi155.n370__vddio1 =   1.8000        
+ xi155.n370__vss1 =   8.4233n       
+ xi155.n371__net1 =  12.7891n       
+ xi155.n371__net17 =   1.8000        
+ xi155.n371__sbuf_out =   1.8000        
+ xi155.n371__vddio1 =   1.8000        
+ xi155.n371__vss1 =   8.4149n       
+ xi155.n3723__net1 =  12.8869n       
+ xi155.n3725__net1 =  12.7210n       
+ xi155.n3727__net1 =  12.7189n       
+ xi155.n3729__net1 =  12.8777n       
+ xi155.n372__net1 =  12.7896n       
+ xi155.n372__net17 =   1.8000        
+ xi155.n372__sbuf_out =   1.8000        
+ xi155.n372__vddio1 =   1.8000        
+ xi155.n372__vss1 =   8.3852n       
+ xi155.n3731__net1 =  12.8741n       
+ xi155.n3733__net1 =  12.6743n       
+ xi155.n3735__net1 =  12.6710n       
+ xi155.n3737__net1 =  12.8413n       
+ xi155.n3739__net1 =  12.8382n       
+ xi155.n373__net1 =  12.7808n       
+ xi155.n373__net17 =   1.8000        
+ xi155.n373__sbuf_out =   1.8000        
+ xi155.n373__vddio1 =   1.8000        
+ xi155.n373__vss1 =   8.3551n       
+ xi155.n3741__net1 =  12.6316n       
+ xi155.n3743__net1 =  12.6318n       
+ xi155.n3745__net1 =  12.8408n       
+ xi155.n3747__net1 =  12.8443n       
+ xi155.n3749__net1 =  12.6612n       
+ xi155.n374__net1 =  12.7808n       
+ xi155.n374__net17 =   1.8000        
+ xi155.n374__sbuf_out =   1.8000        
+ xi155.n374__vddio1 =   1.8000        
+ xi155.n374__vss1 =   8.3247n       
+ xi155.n3751__net1 =  12.6597n       
+ xi155.n3753__net1 =  12.8433n       
+ xi155.n3755__net1 =  12.8427n       
+ xi155.n3757__net1 =  12.6568n       
+ xi155.n3759__net1 =  12.6564n       
+ xi155.n375__net1 =  12.7803n       
+ xi155.n375__net17 =   1.8000        
+ xi155.n375__sbuf_out =   1.8000        
+ xi155.n375__vddio1 =   1.8000        
+ xi155.n375__vss1 =   8.3204n       
+ xi155.n3761__net1 =  12.8396n       
+ xi155.n3763__net1 =  12.8395n       
+ xi155.n3765__net1 =  12.6603n       
+ xi155.n3767__net1 =  12.8832n       
+ xi155.n3769__net1 =  12.7245n       
+ xi155.n376__net1 =  12.7817n       
+ xi155.n376__net17 =   1.8000        
+ xi155.n376__sbuf_out =   1.8000        
+ xi155.n376__vddio1 =   1.8000        
+ xi155.n376__vss1 =   8.2874n       
+ xi155.n3771__net1 =  12.7223n       
+ xi155.n3773__net1 =  12.8740n       
+ xi155.n3775__net1 =  12.8704n       
+ xi155.n3777__net1 =  12.6781n       
+ xi155.n3779__net1 =  12.6748n       
+ xi155.n377__net1 =  12.7700n       
+ xi155.n377__net17 =   1.8000        
+ xi155.n377__sbuf_out =   1.8000        
+ xi155.n377__vddio1 =   1.8000        
+ xi155.n377__vss1 =   8.2575n       
+ xi155.n3781__net1 =  12.8376n       
+ xi155.n3783__net1 =  12.8345n       
+ xi155.n3785__net1 =  12.6360n       
+ xi155.n3787__net1 =  12.6363n       
+ xi155.n3789__net1 =  12.8371n       
+ xi155.n378__net1 =  12.7691n       
+ xi155.n378__net17 =   1.8000        
+ xi155.n378__sbuf_out =   1.8000        
+ xi155.n378__vddio1 =   1.8000        
+ xi155.n378__vss1 =   8.5208n       
+ xi155.n3791__net1 =  12.8406n       
+ xi155.n3793__net1 =  12.6652n       
+ xi155.n3795__net1 =  12.6637n       
+ xi155.n3797__net1 =  12.8396n       
+ xi155.n3799__net1 =  12.8390n       
+ xi155.n379__net1 =  12.7686n       
+ xi155.n379__net17 =   1.8000        
+ xi155.n379__sbuf_out =   1.8000        
+ xi155.n379__vddio1 =   1.8000        
+ xi155.n379__vss1 =   8.5221n       
+ xi155.n37__net1 =  12.7713n       
+ xi155.n37__net17 =   1.8000        
+ xi155.n37__net3 =   1.8000        
+ xi155.n37__net7 =   7.3634n       
+ xi155.n37__sbuf_out =   1.8000        
+ xi155.n37__vss1 =   2.9274n       
+ xi155.n3801__net1 =  12.6606n       
+ xi155.n3803__net1 =  12.6602n       
+ xi155.n3805__net1 =  12.8359n       
+ xi155.n3807__net1 =  12.8357n       
+ xi155.n3809__net1 =  12.6640n       
+ xi155.n380__net1 =  12.7691n       
+ xi155.n380__net17 =   1.8000        
+ xi155.n380__sbuf_out =   1.8000        
+ xi155.n380__vddio1 =   1.8000        
+ xi155.n380__vss1 =   8.4969n       
+ xi155.n3811__net1 =  12.8806n       
+ xi155.n3813__net1 =  12.7268n       
+ xi155.n3815__net1 =  12.7247n       
+ xi155.n3817__net1 =  12.8714n       
+ xi155.n3819__net1 =  12.8678n       
+ xi155.n381__net1 =  12.7700n       
+ xi155.n381__net17 =   1.8000        
+ xi155.n381__sbuf_out =   1.8000        
+ xi155.n381__vddio1 =   1.8000        
+ xi155.n381__vss1 =   8.4969n       
+ xi155.n3821__net1 =  12.6807n       
+ xi155.n3823__net1 =  12.6774n       
+ xi155.n3825__net1 =  12.8350n       
+ xi155.n3827__net1 =  12.8319n       
+ xi155.n3829__net1 =  12.6391n       
+ xi155.n382__net1 =  12.7700n       
+ xi155.n382__net17 =   1.8000        
+ xi155.n382__sbuf_out =   1.8000        
+ xi155.n382__vddio1 =   1.8000        
+ xi155.n382__vss1 =   8.4646n       
+ xi155.n3831__net1 =  12.6393n       
+ xi155.n3833__net1 =  12.8345n       
+ xi155.n3835__net1 =  12.8380n       
+ xi155.n3837__net1 =  12.6679n       
+ xi155.n3839__net1 =  12.6664n       
+ xi155.n383__net1 =  12.7696n       
+ xi155.n383__net17 =   1.8000        
+ xi155.n383__sbuf_out =   1.8000        
+ xi155.n383__vddio1 =   1.8000        
+ xi155.n383__vss1 =   8.4646n       
+ xi155.n3841__net1 =  12.8370n       
+ xi155.n3843__net1 =  12.8364n       
+ xi155.n3845__net1 =  12.6632n       
+ xi155.n3847__net1 =  12.6629n       
+ xi155.n3849__net1 =  12.8333n       
+ xi155.n384__net1 =  12.7709n       
+ xi155.n384__net17 =   1.8000        
+ xi155.n384__sbuf_out =   1.8000        
+ xi155.n384__vddio1 =   1.8000        
+ xi155.n384__vss1 =   8.4329n       
+ xi155.n3851__net1 =  12.8332n       
+ xi155.n3853__net1 =  12.6666n       
+ xi155.n3855__net1 =  12.8768n       
+ xi155.n3857__net1 =  12.7303n       
+ xi155.n3859__net1 =  12.7282n       
+ xi155.n385__net1 =  12.7718n       
+ xi155.n385__net17 =   1.8000        
+ xi155.n385__sbuf_out =   1.8000        
+ xi155.n385__vddio1 =   1.8000        
+ xi155.n385__vss1 =   8.4329n       
+ xi155.n3861__net1 =  12.8676n       
+ xi155.n3863__net1 =  12.8640n       
+ xi155.n3865__net1 =  12.6847n       
+ xi155.n3867__net1 =  12.6814n       
+ xi155.n3869__net1 =  12.8311n       
+ xi155.n386__net1 =  12.7709n       
+ xi155.n386__net17 =   1.8000        
+ xi155.n386__sbuf_out =   1.8000        
+ xi155.n386__vddio1 =   1.8000        
+ xi155.n386__vss1 =   8.4032n       
+ xi155.n3871__net1 =  12.8281n       
+ xi155.n3873__net1 =  12.6437n       
+ xi155.n3875__net1 =  12.6439n       
+ xi155.n3877__net1 =  12.8307n       
+ xi155.n3879__net1 =  12.8342n       
+ xi155.n387__net1 =  12.7705n       
+ xi155.n387__net17 =   1.8000        
+ xi155.n387__sbuf_out =   1.8000        
+ xi155.n387__vddio1 =   1.8000        
+ xi155.n387__vss1 =   8.4032n       
+ xi155.n3881__net1 =  12.6720n       
+ xi155.n3883__net1 =  12.6705n       
+ xi155.n3885__net1 =  12.8332n       
+ xi155.n3887__net1 =  12.8326n       
+ xi155.n3889__net1 =  12.6671n       
+ xi155.n388__net1 =  12.7709n       
+ xi155.n388__net17 =   1.8000        
+ xi155.n388__sbuf_out =   1.8000        
+ xi155.n388__vddio1 =   1.8000        
+ xi155.n388__vss1 =   8.3731n       
+ xi155.n3891__net1 =  12.6668n       
+ xi155.n3893__net1 =  12.8295n       
+ xi155.n3895__net1 =  12.8293n       
+ xi155.n3897__net1 =  12.6705n       
+ xi155.n3899__net1 =  12.8716n       
+ xi155.n389__net1 =  12.7714n       
+ xi155.n389__net17 =   1.8000        
+ xi155.n389__sbuf_out =   1.8000        
+ xi155.n389__vddio1 =   1.8000        
+ xi155.n389__vss1 =   8.3731n       
+ xi155.n38__net1 =  12.7713n       
+ xi155.n38__net17 =   1.8000        
+ xi155.n38__net3 =   1.8000        
+ xi155.n38__net7 =   7.3622n       
+ xi155.n38__sbuf_out =   1.8000        
+ xi155.n38__vddio1 =   1.8000        
+ xi155.n38__vss1 =   2.9177n       
+ xi155.n3901__net1 =  12.7349n       
+ xi155.n3903__net1 =  12.7328n       
+ xi155.n3905__net1 =  12.8625n       
+ xi155.n3907__net1 =  12.8588n       
+ xi155.n3909__net1 =  12.6899n       
+ xi155.n390__net1 =  12.7714n       
+ xi155.n390__net17 =   1.8000        
+ xi155.n390__sbuf_out =   1.8000        
+ xi155.n390__vddio1 =   1.8000        
+ xi155.n390__vss1 =   8.3427n       
+ xi155.n3911__net1 =  12.6866n       
+ xi155.n3913__net1 =  12.8260n       
+ xi155.n3915__net1 =  12.8230n       
+ xi155.n3917__net1 =  12.6498n       
+ xi155.n3919__net1 =  12.6501n       
+ xi155.n391__net1 =  12.7709n       
+ xi155.n391__net17 =   1.8000        
+ xi155.n391__sbuf_out =   1.8000        
+ xi155.n391__vss1 =   8.3427n       
+ xi155.n3921__net1 =  12.8255n       
+ xi155.n3923__net1 =  12.8290n       
+ xi155.n3925__net1 =  12.6775n       
+ xi155.n3927__net1 =  12.6759n       
+ xi155.n3929__net1 =  12.8280n       
+ xi155.n392__net1 =  12.7723n       
+ xi155.n392__net17 =   1.8000        
+ xi155.n392__sbuf_out =   1.8000        
+ xi155.n392__vddio1 =   1.8000        
+ xi155.n392__vss1 =   8.3054n       
+ xi155.n3931__net1 =  12.8275n       
+ xi155.n3933__net1 =  12.6723n       
+ xi155.n3935__net1 =  12.6720n       
+ xi155.n3937__net1 =  12.8243n       
+ xi155.n3939__net1 =  12.8242n       
+ xi155.n393__net1 =  12.7726n       
+ xi155.n393__net17 =   1.8000        
+ xi155.n393__sbuf_out =   1.8000        
+ xi155.n393__vss1 =   8.3054n       
+ xi155.n3941__net1 =  12.6757n       
+ xi155.n3943__net1 =  12.8652n       
+ xi155.n3945__net1 =  12.7407n       
+ xi155.n3947__net1 =  12.7386n       
+ xi155.n3949__net1 =  12.8561n       
+ xi155.n394__net1 =  12.7717n       
+ xi155.n394__net17 =   1.8000        
+ xi155.n394__sbuf_out =   1.8000        
+ xi155.n394__vddio1 =   1.8000        
+ xi155.n394__vss1 =   7.8264n       
+ xi155.n3951__net1 =  12.8524n       
+ xi155.n3953__net1 =  12.6964n       
+ xi155.n3955__net1 =  12.6931n       
+ xi155.n3957__net1 =  12.8196n       
+ xi155.n3959__net1 =  12.8166n       
+ xi155.n395__net1 =  12.7712n       
+ xi155.n395__net17 =   1.8000        
+ xi155.n395__sbuf_out =   1.8000        
+ xi155.n395__vddio1 =   1.8000        
+ xi155.n395__vss1 =   7.8288n       
+ xi155.n3961__net1 =  12.6575n       
+ xi155.n3963__net1 =  12.6577n       
+ xi155.n3965__net1 =  12.8191n       
+ xi155.n3967__net1 =  12.8226n       
+ xi155.n3969__net1 =  12.6842n       
+ xi155.n396__net1 =  12.7717n       
+ xi155.n396__net17 =   1.8000        
+ xi155.n396__sbuf_out =   1.8000        
+ xi155.n396__vddio1 =   1.8000        
+ xi155.n396__vss1 =   7.8286n       
+ xi155.n3971__net1 =  12.6827n       
+ xi155.n3973__net1 =  12.8216n       
+ xi155.n3975__net1 =  12.8211n       
+ xi155.n3977__net1 =  12.6788n       
+ xi155.n3979__net1 =  12.6784n       
+ xi155.n397__net1 =  13.0239n       
+ xi155.n397__net17 =   1.8000        
+ xi155.n397__sbuf_out =   1.8000        
+ xi155.n397__vddio1 =   1.8000        
+ xi155.n397__vss1 =   7.8280n       
+ xi155.n3981__net1 =  12.8179n       
+ xi155.n3983__net1 =  12.8178n       
+ xi155.n3985__net1 =  12.6821n       
+ xi155.n3987__net1 =  12.8575n       
+ xi155.n3989__net1 =  12.7476n       
+ xi155.n398__net1 =  13.0230n       
+ xi155.n398__net17 =   1.8000        
+ xi155.n398__sbuf_out =   1.8000        
+ xi155.n398__vddio1 =   1.8000        
+ xi155.n398__vss1 =   7.8279n       
+ xi155.n3991__net1 =  12.7455n       
+ xi155.n3993__net1 =  12.8484n       
+ xi155.n3995__net1 =  12.8447n       
+ xi155.n3997__net1 =  12.7042n       
+ xi155.n3999__net1 =  12.7009n       
+ xi155.n399__net1 =  13.0226n       
+ xi155.n399__net17 =   1.8000        
+ xi155.n399__sbuf_out =   1.8000        
+ xi155.n399__vddio1 =   1.8000        
+ xi155.n399__vss1 =   7.8273n       
+ xi155.n39__net1 =  12.7709n       
+ xi155.n39__net17 =   1.8000        
+ xi155.n39__net3 =   1.8000        
+ xi155.n39__net7 =   7.3603n       
+ xi155.n39__sbuf_out =   1.8000        
+ xi155.n39__vddio1 =   1.8000        
+ xi155.n39__vss1 =   3.7330n       
+ xi155.n3__net1 =  12.8269n       
+ xi155.n3__net17 =   1.8000        
+ xi155.n3__net3 =   1.8000        
+ xi155.n3__net7 =   7.3636n       
+ xi155.n3__sbuf_in =  22.4569n       
+ xi155.n3__sbuf_out =   1.8000        
+ xi155.n3__vddio1 =   1.8000        
+ xi155.n3__vss1 =   1.2881n       
+ xi155.n4001__net1 =  12.8119n       
+ xi155.n4003__net1 =  12.8089n       
+ xi155.n4005__net1 =  12.6666n       
+ xi155.n4007__net1 =  12.6669n       
+ xi155.n4009__net1 =  12.8114n       
+ xi155.n400__net1 =  13.0230n       
+ xi155.n400__net17 =   1.8000        
+ xi155.n400__sbuf_out =   1.8000        
+ xi155.n400__vddio1 =   1.8000        
+ xi155.n400__vss1 =   7.8263n       
+ xi155.n4011__net1 =  12.8150n       
+ xi155.n4013__net1 =  12.6924n       
+ xi155.n4015__net1 =  12.6908n       
+ xi155.n4017__net1 =  12.8139n       
+ xi155.n4019__net1 =  12.8134n       
+ xi155.n401__net1 =  13.0203n       
+ xi155.n401__net17 =   1.8000        
+ xi155.n401__sbuf_out =   1.8000        
+ xi155.n401__vddio1 =   1.8000        
+ xi155.n401__vss1 =   7.8250n       
+ xi155.n4021__net1 =  12.6866n       
+ xi155.n4023__net1 =  12.6862n       
+ xi155.n4025__net1 =  12.8102n       
+ xi155.n4027__net1 =  12.8101n       
+ xi155.n4029__net1 =  12.6898n       
+ xi155.n402__net1 =  13.0202n       
+ xi155.n402__net17 =   1.8000        
+ xi155.n402__sbuf_out =   1.8000        
+ xi155.n402__vddio1 =   1.8000        
+ xi155.n402__vss1 =   7.8240n       
+ xi155.n4031__net1 =  12.8316n       
+ xi155.n4033__net1 =  12.7708n       
+ xi155.n4035__net1 =  12.7686n       
+ xi155.n4037__net1 =  12.8224n       
+ xi155.n4039__net1 =  12.8188n       
+ xi155.n403__net1 =  13.0198n       
+ xi155.n403__net17 =   1.8000        
+ xi155.n403__sbuf_out =   1.8000        
+ xi155.n403__vddio1 =   1.8000        
+ xi155.n403__vss1 =   7.8233n       
+ xi155.n4041__net1 =  12.7306n       
+ xi155.n4043__net1 =  12.7272n       
+ xi155.n4045__net1 =  12.7860n       
+ xi155.n4047__net1 =  12.7830n       
+ xi155.n4049__net1 =  12.6976n       
+ xi155.n404__net1 =  13.0211n       
+ xi155.n404__net17 =   1.8000        
+ xi155.n404__sbuf_out =   1.8000        
+ xi155.n404__vddio1 =   1.8000        
+ xi155.n404__vss1 =   7.8221n       
+ xi155.n4051__net1 =  12.6978n       
+ xi155.n4053__net1 =  12.7855n       
+ xi155.n4055__net1 =  12.7890n       
+ xi155.n4057__net1 =  12.7198n       
+ xi155.n4059__net1 =  12.7183n       
+ xi155.n405__net1 =  13.0172n       
+ xi155.n405__net17 =   1.8000        
+ xi155.n405__sbuf_out =   1.8000        
+ xi155.n405__vddio1 =   1.8000        
+ xi155.n405__vss1 =   7.8432n       
+ xi155.n4061__net1 =  12.7880n       
+ xi155.n4063__net1 =  12.7874n       
+ xi155.n4065__net1 =  12.7128n       
+ xi155.n4067__net1 =  12.7125n       
+ xi155.n4069__net1 =  12.7843n       
+ xi155.n406__net1 =  13.0163n       
+ xi155.n406__net17 =   1.8000        
+ xi155.n406__sbuf_out =   1.8000        
+ xi155.n406__vddio1 =   1.8000        
+ xi155.n406__vss1 =   7.9319n       
+ xi155.n4071__net1 =  12.7842n       
+ xi155.n4073__net1 =  12.7159n       
+ xi155.n4075__net1 =  12.8318n       
+ xi155.n4077__net1 =  13.0241n       
+ xi155.n4079__net1 =  12.9751n       
+ xi155.n407__net1 =  13.0159n       
+ xi155.n407__net17 =   1.8000        
+ xi155.n407__sbuf_out =   1.8000        
+ xi155.n407__vddio1 =   1.8000        
+ xi155.n407__vss1 =   7.8468n       
+ xi155.n4081__net1 =  13.0366n       
+ xi155.n4083__net1 =  12.9498n       
+ xi155.n4085__net1 =  12.8685n       
+ xi155.n408__net1 =  13.0163n       
+ xi155.n408__net17 =   1.8000        
+ xi155.n408__sbuf_out =   1.8000        
+ xi155.n408__vddio1 =   1.8000        
+ xi155.n408__vss1 =   7.8468n       
+ xi155.n409__net1 =  13.0131n       
+ xi155.n409__net17 =   1.8000        
+ xi155.n409__sbuf_out =   1.8000        
+ xi155.n409__vddio1 =   1.8000        
+ xi155.n409__vss1 =   7.8466n       
+ xi155.n40__net1 =  12.7722n       
+ xi155.n40__net17 =   1.8000        
+ xi155.n40__net3 =   1.8000        
+ xi155.n40__net7 =   7.3577n       
+ xi155.n40__sbuf_out =   1.8000        
+ xi155.n40__vddio1 =   1.8000        
+ xi155.n40__vss1 =   3.7150n       
+ xi155.n410__net1 =  13.0131n       
+ xi155.n410__net17 =   1.8000        
+ xi155.n410__sbuf_out =   1.8000        
+ xi155.n410__vddio1 =   1.8000        
+ xi155.n410__vss1 =   7.8466n       
+ xi155.n411__net1 =  13.0126n       
+ xi155.n411__net17 =   1.8000        
+ xi155.n411__sbuf_out =   1.8000        
+ xi155.n411__vddio1 =   1.8000        
+ xi155.n411__vss1 =   7.8460n       
+ xi155.n412__net1 =  13.0140n       
+ xi155.n412__net17 =   1.8000        
+ xi155.n412__sbuf_out =   1.8000        
+ xi155.n412__vddio1 =   1.8000        
+ xi155.n412__vss1 =   7.8460n       
+ xi155.n413__net1 =  13.0095n       
+ xi155.n413__net17 =   1.8000        
+ xi155.n413__sbuf_out =   1.8000        
+ xi155.n413__vddio1 =   1.8000        
+ xi155.n413__vss1 =   7.8453n       
+ xi155.n414__net1 =  13.0086n       
+ xi155.n414__net17 =   1.8000        
+ xi155.n414__sbuf_out =   1.8000        
+ xi155.n414__vddio1 =   1.8000        
+ xi155.n414__vss1 =   7.8453n       
+ xi155.n415__net1 =  13.0081n       
+ xi155.n415__net17 =   1.8000        
+ xi155.n415__sbuf_out =   1.8000        
+ xi155.n415__vddio1 =   1.8000        
+ xi155.n415__vss1 =   7.8443n       
+ xi155.n416__net1 =  13.0086n       
+ xi155.n416__net17 =   1.8000        
+ xi155.n416__sbuf_out =   1.8000        
+ xi155.n416__vddio1 =   1.8000        
+ xi155.n416__vss1 =   7.8443n       
+ xi155.n417__net1 =  13.0049n       
+ xi155.n417__net17 =   1.8000        
+ xi155.n417__sbuf_out =   1.8000        
+ xi155.n417__vddio1 =   1.8000        
+ xi155.n417__vss1 =   7.8430n       
+ xi155.n418__net1 =  13.0049n       
+ xi155.n418__net17 =   1.8000        
+ xi155.n418__sbuf_out =   1.8000        
+ xi155.n418__vddio1 =   1.8000        
+ xi155.n418__vss1 =   7.8430n       
+ xi155.n419__net1 =  13.0044n       
+ xi155.n419__net17 =   1.8000        
+ xi155.n419__sbuf_out =   1.8000        
+ xi155.n419__vddio1 =   1.8000        
+ xi155.n419__vss1 =   7.8413n       
+ xi155.n41__net1 =  12.7725n       
+ xi155.n41__net17 =   1.8000        
+ xi155.n41__net3 =   1.8000        
+ xi155.n41__net7 =   7.3546n       
+ xi155.n41__sbuf_out =   1.8000        
+ xi155.n41__vddio1 =   1.8000        
+ xi155.n41__vss1 =   3.3253n       
+ xi155.n420__net1 =  13.0058n       
+ xi155.n420__net17 =   1.8000        
+ xi155.n420__sbuf_out =   1.8000        
+ xi155.n420__vddio1 =   1.8000        
+ xi155.n420__vss1 =   7.8413n       
+ xi155.n421__net1 =  13.0007n       
+ xi155.n421__net17 =   1.8000        
+ xi155.n421__sbuf_out =   1.8000        
+ xi155.n421__vddio1 =   1.8000        
+ xi155.n421__vss1 =   7.8522n       
+ xi155.n422__net1 =  12.9998n       
+ xi155.n422__net17 =   1.8000        
+ xi155.n422__sbuf_out =   1.8000        
+ xi155.n422__vddio1 =   1.8000        
+ xi155.n422__vss1 =   7.8522n       
+ xi155.n423__net1 =  12.9993n       
+ xi155.n423__net17 =   1.8000        
+ xi155.n423__sbuf_out =   1.8000        
+ xi155.n423__vddio1 =   1.8000        
+ xi155.n423__vss1 =   8.0236n       
+ xi155.n424__net1 =  12.9998n       
+ xi155.n424__net17 =   1.8000        
+ xi155.n424__sbuf_out =   1.8000        
+ xi155.n424__vddio1 =   1.8000        
+ xi155.n424__vss1 =   8.0260n       
+ xi155.n425__net1 =  12.9957n       
+ xi155.n425__net17 =   1.8000        
+ xi155.n425__sbuf_out =   1.8000        
+ xi155.n425__vddio1 =   1.8000        
+ xi155.n425__vss1 =   8.0258n       
+ xi155.n426__net1 =  12.9957n       
+ xi155.n426__net17 =   1.8000        
+ xi155.n426__sbuf_out =   1.8000        
+ xi155.n426__vddio1 =   1.8000        
+ xi155.n426__vss1 =   8.0253n       
+ xi155.n427__net1 =  12.9952n       
+ xi155.n427__net17 =   1.8000        
+ xi155.n427__sbuf_out =   1.8000        
+ xi155.n427__vddio1 =   1.8000        
+ xi155.n427__vss1 =   8.0251n       
+ xi155.n428__net1 =  12.9966n       
+ xi155.n428__net17 =   1.8000        
+ xi155.n428__sbuf_out =   1.8000        
+ xi155.n428__vddio1 =   1.8000        
+ xi155.n428__vss1 =   8.0245n       
+ xi155.n429__net1 =  12.9908n       
+ xi155.n429__net17 =   1.8000        
+ xi155.n429__sbuf_out =   1.8000        
+ xi155.n429__vddio1 =   1.8000        
+ xi155.n429__vss1 =   8.0235n       
+ xi155.n42__net1 =  12.7716n       
+ xi155.n42__net17 =   1.8000        
+ xi155.n42__net3 =   1.8000        
+ xi155.n42__net7 =   7.3508n       
+ xi155.n42__sbuf_out =   1.8000        
+ xi155.n42__vddio1 =   1.8000        
+ xi155.n42__vss1 =   3.6094n       
+ xi155.n430__net1 =  12.9899n       
+ xi155.n430__net17 =   1.8000        
+ xi155.n430__sbuf_out =   1.8000        
+ xi155.n430__vddio1 =   1.8000        
+ xi155.n430__vss1 =   8.0222n       
+ xi155.n431__net1 =  12.9895n       
+ xi155.n431__net17 =   1.8000        
+ xi155.n431__sbuf_out =   1.8000        
+ xi155.n431__vddio1 =   1.8000        
+ xi155.n431__vss1 =   8.0212n       
+ xi155.n432__net1 =  12.9899n       
+ xi155.n432__net17 =   1.8000        
+ xi155.n432__sbuf_out =   1.8000        
+ xi155.n432__vss1 =   8.0205n       
+ xi155.n433__net1 =  12.9853n       
+ xi155.n433__net17 =   1.8000        
+ xi155.n433__sbuf_out =   1.8000        
+ xi155.n433__vddio1 =   1.8000        
+ xi155.n433__vss1 =   8.0184n       
+ xi155.n434__net1 =  12.9853n       
+ xi155.n434__net17 =   1.8000        
+ xi155.n434__sbuf_out =   1.8000        
+ xi155.n434__vddio1 =   1.8000        
+ xi155.n434__vss1 =   8.0141n       
+ xi155.n435__net1 =  12.9848n       
+ xi155.n435__net17 =   1.8000        
+ xi155.n435__sbuf_out =   1.8000        
+ xi155.n435__vddio1 =   1.8000        
+ xi155.n435__vss1 =   8.0440n       
+ xi155.n436__net1 =  12.9862n       
+ xi155.n436__net17 =   1.8000        
+ xi155.n436__sbuf_out =   1.8000        
+ xi155.n436__vddio1 =   1.8000        
+ xi155.n436__vss1 =   8.0440n       
+ xi155.n437__net1 =  12.9799n       
+ xi155.n437__net17 =   1.8000        
+ xi155.n437__sbuf_out =   1.8000        
+ xi155.n437__vddio1 =   1.8000        
+ xi155.n437__vss1 =   8.0438n       
+ xi155.n438__net1 =  12.9790n       
+ xi155.n438__net17 =   1.8000        
+ xi155.n438__sbuf_out =   1.8000        
+ xi155.n438__vddio1 =   1.8000        
+ xi155.n438__vss1 =   8.0438n       
+ xi155.n439__net1 =  12.9785n       
+ xi155.n439__net17 =   1.8000        
+ xi155.n439__sbuf_out =   1.8000        
+ xi155.n439__vddio1 =   1.8000        
+ xi155.n439__vss1 =   8.0432n       
+ xi155.n43__net1 =  12.7712n       
+ xi155.n43__net17 =   1.8000        
+ xi155.n43__net7 =   7.3463n       
+ xi155.n43__sbuf_out =   1.8000        
+ xi155.n43__vddio1 =   1.8000        
+ xi155.n43__vss1 =   3.5363n       
+ xi155.n440__net1 =  12.9790n       
+ xi155.n440__net17 =   1.8000        
+ xi155.n440__sbuf_out =   1.8000        
+ xi155.n440__vddio1 =   1.8000        
+ xi155.n440__vss1 =   8.0432n       
+ xi155.n441__net1 =  12.9467n       
+ xi155.n441__net17 =   1.8000        
+ xi155.n441__sbuf_out =   1.8000        
+ xi155.n441__vddio1 =   1.8000        
+ xi155.n441__vss1 =   8.0425n       
+ xi155.n442__net1 =  12.9472n       
+ xi155.n442__net17 =   1.8000        
+ xi155.n442__sbuf_out =   1.8000        
+ xi155.n442__vddio1 =   1.8000        
+ xi155.n442__vss1 =   8.0425n       
+ xi155.n443__net1 =  12.9481n       
+ xi155.n443__net17 =   1.8000        
+ xi155.n443__sbuf_out =   1.8000        
+ xi155.n443__vddio1 =   1.8000        
+ xi155.n443__vss1 =   8.0415n       
+ xi155.n444__net1 =  12.9472n       
+ xi155.n444__net17 =   1.8000        
+ xi155.n444__sbuf_out =   1.8000        
+ xi155.n444__vddio1 =   1.8000        
+ xi155.n444__vss1 =   8.0415n       
+ xi155.n445__net1 =  12.9398n       
+ xi155.n445__net17 =   1.8000        
+ xi155.n445__sbuf_out =   1.8000        
+ xi155.n445__vss1 =   8.0402n       
+ xi155.n446__net1 =  12.9403n       
+ xi155.n446__net17 =   1.8000        
+ xi155.n446__sbuf_out =   1.8000        
+ xi155.n446__vddio1 =   1.8000        
+ xi155.n446__vss1 =   8.0402n       
+ xi155.n447__net1 =  12.9403n       
+ xi155.n447__net17 =   1.8000        
+ xi155.n447__sbuf_out =   1.8000        
+ xi155.n447__vddio1 =   1.8000        
+ xi155.n447__vss1 =   8.0385n       
+ xi155.n448__net1 =  12.9412n       
+ xi155.n448__net17 =   1.8000        
+ xi155.n448__sbuf_out =   1.8000        
+ xi155.n448__vddio1 =   1.8000        
+ xi155.n448__vss1 =   8.0385n       
+ xi155.n449__net1 =  12.9343n       
+ xi155.n449__net17 =   1.8000        
+ xi155.n449__sbuf_out =   1.8000        
+ xi155.n449__vddio1 =   1.8000        
+ xi155.n449__vss1 =   8.0274n       
+ xi155.n44__net1 =  12.7716n       
+ xi155.n44__net17 =   1.8000        
+ xi155.n44__net3 =   1.8000        
+ xi155.n44__net7 =   7.3413n       
+ xi155.n44__sbuf_out =   1.8000        
+ xi155.n44__vddio1 =   1.8000        
+ xi155.n44__vss1 =   3.3708n       
+ xi155.n450__net1 =  12.9348n       
+ xi155.n450__net17 =   1.8000        
+ xi155.n450__sbuf_out =   1.8000        
+ xi155.n450__vddio1 =   1.8000        
+ xi155.n450__vss1 =   8.0274n       
+ xi155.n451__net1 =  12.9357n       
+ xi155.n451__net17 =   1.8000        
+ xi155.n451__sbuf_out =   1.8000        
+ xi155.n451__vddio1 =   1.8000        
+ xi155.n451__vss1 =   8.0875n       
+ xi155.n452__net1 =  12.9348n       
+ xi155.n452__net17 =   1.8000        
+ xi155.n452__sbuf_out =   1.8000        
+ xi155.n452__vddio1 =   1.8000        
+ xi155.n452__vss1 =   8.0899n       
+ xi155.n453__net1 =  12.9268n       
+ xi155.n453__net17 =   1.8000        
+ xi155.n453__sbuf_out =   1.8000        
+ xi155.n453__vddio1 =   1.8000        
+ xi155.n453__vss1 =   8.0897n       
+ xi155.n454__net1 =  12.9272n       
+ xi155.n454__net17 =   1.8000        
+ xi155.n454__sbuf_out =   1.8000        
+ xi155.n454__vddio1 =   1.8000        
+ xi155.n454__vss1 =   8.0892n       
+ xi155.n455__net1 =  12.9272n       
+ xi155.n455__net17 =   1.8000        
+ xi155.n455__sbuf_out =   1.8000        
+ xi155.n455__vddio1 =   1.8000        
+ xi155.n455__vss1 =   8.0890n       
+ xi155.n456__net1 =  12.9282n       
+ xi155.n456__net17 =   1.8000        
+ xi155.n456__sbuf_out =   1.8000        
+ xi155.n456__vddio1 =   1.8000        
+ xi155.n456__vss1 =   8.0885n       
+ xi155.n457__net1 =  12.9208n       
+ xi155.n457__net17 =   1.8000        
+ xi155.n457__sbuf_out =   1.8000        
+ xi155.n457__vddio1 =   1.8000        
+ xi155.n457__vss1 =   8.0875n       
+ xi155.n458__net1 =  12.9212n       
+ xi155.n458__net17 =   1.8000        
+ xi155.n458__sbuf_out =   1.8000        
+ xi155.n458__vddio1 =   1.8000        
+ xi155.n458__vss1 =   8.0862n       
+ xi155.n459__net1 =  12.9221n       
+ xi155.n459__net17 =   1.8000        
+ xi155.n459__sbuf_out =   1.8000        
+ xi155.n459__vddio1 =   1.8000        
+ xi155.n459__vss1 =   8.0851n       
+ xi155.n45__net1 =  13.0239n       
+ xi155.n45__net17 =   1.8000        
+ xi155.n45__net7 =   7.3356n       
+ xi155.n45__sbuf_out =   1.8000        
+ xi155.n45__vddio1 =   1.8000        
+ xi155.n45__vss1 =   3.2049n       
+ xi155.n460__net1 =  12.9212n       
+ xi155.n460__net17 =   1.8000        
+ xi155.n460__sbuf_out =   1.8000        
+ xi155.n460__vddio1 =   1.8000        
+ xi155.n460__vss1 =   8.0845n       
+ xi155.n461__net1 =  12.9126n       
+ xi155.n461__net17 =   1.8000        
+ xi155.n461__sbuf_out =   1.8000        
+ xi155.n461__vddio1 =   1.8000        
+ xi155.n461__vss1 =   8.0823n       
+ xi155.n462__net1 =  12.9131n       
+ xi155.n462__net17 =   1.8000        
+ xi155.n462__sbuf_out =   1.8000        
+ xi155.n462__vddio1 =   1.8000        
+ xi155.n462__vss1 =   8.0781n       
+ xi155.n463__net1 =  12.9131n       
+ xi155.n463__net17 =   1.8000        
+ xi155.n463__sbuf_out =   1.8000        
+ xi155.n463__vddio1 =   1.8000        
+ xi155.n463__vss1 =   8.1079n       
+ xi155.n464__net1 =  12.9140n       
+ xi155.n464__net17 =   1.8000        
+ xi155.n464__sbuf_out =   1.8000        
+ xi155.n464__vddio1 =   1.8000        
+ xi155.n464__vss1 =   8.1079n       
+ xi155.n465__net1 =  12.9062n       
+ xi155.n465__net17 =   1.8000        
+ xi155.n465__sbuf_out =   1.8000        
+ xi155.n465__vddio1 =   1.8000        
+ xi155.n465__vss1 =   8.1077n       
+ xi155.n466__net1 =  12.9066n       
+ xi155.n466__net17 =   1.8000        
+ xi155.n466__sbuf_out =   1.8000        
+ xi155.n466__vddio1 =   1.8000        
+ xi155.n466__vss1 =   8.1077n       
+ xi155.n467__net1 =  12.9075n       
+ xi155.n467__net17 =   1.8000        
+ xi155.n467__sbuf_out =   1.8000        
+ xi155.n467__vddio1 =   1.8000        
+ xi155.n467__vss1 =   8.1072n       
+ xi155.n468__net1 =  12.9066n       
+ xi155.n468__net17 =   1.8000        
+ xi155.n468__sbuf_out =   1.8000        
+ xi155.n468__vddio1 =   1.8000        
+ xi155.n468__vss1 =   8.1072n       
+ xi155.n469__net1 =  12.8974n       
+ xi155.n469__net17 =   1.8000        
+ xi155.n469__sbuf_out =   1.8000        
+ xi155.n469__vddio1 =   1.8000        
+ xi155.n469__vss1 =   8.1065n       
+ xi155.n46__net1 =  13.0230n       
+ xi155.n46__net17 =   1.8000        
+ xi155.n46__net7 =   7.3292n       
+ xi155.n46__sbuf_out =   1.8000        
+ xi155.n46__vddio1 =   1.8000        
+ xi155.n46__vss1 =   3.0980n       
+ xi155.n470__net1 =  12.8979n       
+ xi155.n470__net17 =   1.8000        
+ xi155.n470__sbuf_out =   1.8000        
+ xi155.n470__vddio1 =   1.8000        
+ xi155.n470__vss1 =   8.1065n       
+ xi155.n471__net1 =  12.8979n       
+ xi155.n471__net17 =   1.8000        
+ xi155.n471__sbuf_out =   1.8000        
+ xi155.n471__vddio1 =   1.8000        
+ xi155.n471__vss1 =   8.1055n       
+ xi155.n472__net1 =  12.8988n       
+ xi155.n472__net17 =   1.8000        
+ xi155.n472__sbuf_out =   1.8000        
+ xi155.n472__vddio1 =   1.8000        
+ xi155.n472__vss1 =   8.1055n       
+ xi155.n473__net1 =  12.8905n       
+ xi155.n473__net17 =   1.8000        
+ xi155.n473__sbuf_out =   1.8000        
+ xi155.n473__vddio1 =   1.8000        
+ xi155.n473__vss1 =   8.1042n       
+ xi155.n474__net1 =  12.8910n       
+ xi155.n474__net17 =   1.8000        
+ xi155.n474__sbuf_out =   1.8000        
+ xi155.n474__vss1 =   8.1042n       
+ xi155.n475__net1 =  12.8919n       
+ xi155.n475__net17 =   1.8000        
+ xi155.n475__sbuf_out =   1.8000        
+ xi155.n475__vddio1 =   1.8000        
+ xi155.n475__vss1 =   8.1025n       
+ xi155.n476__net1 =  12.8910n       
+ xi155.n476__net17 =   1.8000        
+ xi155.n476__sbuf_out =   1.8000        
+ xi155.n476__vddio1 =   1.8000        
+ xi155.n476__vss1 =   8.1025n       
+ xi155.n477__net1 =  12.8812n       
+ xi155.n477__net17 =   1.8000        
+ xi155.n477__sbuf_out =   1.8000        
+ xi155.n477__vddio1 =   1.8000        
+ xi155.n477__vss1 =   8.0913n       
+ xi155.n478__net1 =  12.8816n       
+ xi155.n478__net17 =   1.8000        
+ xi155.n478__sbuf_out =   1.8000        
+ xi155.n478__vddio1 =   1.8000        
+ xi155.n478__vss1 =   8.0913n       
+ xi155.n479__net1 =  12.8816n       
+ xi155.n479__net17 =   1.8000        
+ xi155.n479__sbuf_out =   1.8000        
+ xi155.n479__vddio1 =   1.8000        
+ xi155.n479__vss1 =   8.1332n       
+ xi155.n47__net1 =  13.0225n       
+ xi155.n47__net17 =   1.8000        
+ xi155.n47__net7 =   7.3278n       
+ xi155.n47__sbuf_out =   1.8000        
+ xi155.n47__vddio1 =   1.8000        
+ xi155.n47__vss1 =   3.0302n       
+ xi155.n480__net1 =  12.8825n       
+ xi155.n480__net17 =   1.8000        
+ xi155.n480__sbuf_out =   1.8000        
+ xi155.n480__vddio1 =   1.8000        
+ xi155.n480__vss1 =   8.1356n       
+ xi155.n481__net1 =  12.8737n       
+ xi155.n481__net17 =   1.8000        
+ xi155.n481__sbuf_out =   1.8000        
+ xi155.n481__vddio1 =   1.8000        
+ xi155.n481__vss1 =   8.1354n       
+ xi155.n482__net1 =  12.8742n       
+ xi155.n482__net17 =   1.8000        
+ xi155.n482__sbuf_out =   1.8000        
+ xi155.n482__vddio1 =   1.8000        
+ xi155.n482__vss1 =   8.1349n       
+ xi155.n483__net1 =  12.8751n       
+ xi155.n483__net17 =   1.8000        
+ xi155.n483__sbuf_out =   1.8000        
+ xi155.n483__vddio1 =   1.8000        
+ xi155.n483__vss1 =   8.1347n       
+ xi155.n484__net1 =  12.8742n       
+ xi155.n484__net17 =   1.8000        
+ xi155.n484__sbuf_out =   1.8000        
+ xi155.n484__vddio1 =   1.8000        
+ xi155.n484__vss1 =   8.1342n       
+ xi155.n485__net1 =  13.0530n       
+ xi155.n485__net17 =   1.8000        
+ xi155.n485__sbuf_out =   1.8000        
+ xi155.n485__vddio1 =   1.8000        
+ xi155.n485__vss1 =   8.1332n       
+ xi155.n486__net1 =  13.0535n       
+ xi155.n486__net17 =   1.8000        
+ xi155.n486__sbuf_out =   1.8000        
+ xi155.n486__vddio1 =   1.8000        
+ xi155.n486__vss1 =   8.1319n       
+ xi155.n487__net1 =  13.0544n       
+ xi155.n487__net17 =   1.8000        
+ xi155.n487__sbuf_out =   1.8000        
+ xi155.n487__vddio1 =   1.8000        
+ xi155.n487__vss1 =   8.1308n       
+ xi155.n488__net1 =  13.0535n       
+ xi155.n488__net17 =   1.8000        
+ xi155.n488__sbuf_out =   1.8000        
+ xi155.n488__vddio1 =   1.8000        
+ xi155.n488__vss1 =   8.1302n       
+ xi155.n489__net1 =  13.0527n       
+ xi155.n489__net17 =   1.8000        
+ xi155.n489__sbuf_out =   1.8000        
+ xi155.n489__vddio1 =   1.8000        
+ xi155.n489__vss1 =   8.1280n       
+ xi155.n48__net1 =  13.0230n       
+ xi155.n48__net17 =   1.8000        
+ xi155.n48__net7 =   7.3640n       
+ xi155.n48__sbuf_out =   1.8000        
+ xi155.n48__vddio1 =   1.8000        
+ xi155.n48__vss1 =   2.8968n       
+ xi155.n490__net1 =  13.0532n       
+ xi155.n490__net17 =   1.8000        
+ xi155.n490__sbuf_out =   1.8000        
+ xi155.n490__vddio1 =   1.8000        
+ xi155.n490__vss1 =   8.1238n       
+ xi155.n491__net1 =  13.0532n       
+ xi155.n491__net17 =   1.8000        
+ xi155.n491__sbuf_out =   1.8000        
+ xi155.n491__vddio1 =   1.8000        
+ xi155.n491__vss1 =   8.1536n       
+ xi155.n492__net1 =  13.0541n       
+ xi155.n492__net17 =   1.8000        
+ xi155.n492__sbuf_out =   1.8000        
+ xi155.n492__vddio1 =   1.8000        
+ xi155.n492__vss1 =   8.1536n       
+ xi155.n493__net1 =  13.0522n       
+ xi155.n493__net17 =   1.8000        
+ xi155.n493__sbuf_out =   1.8000        
+ xi155.n493__vddio1 =   1.8000        
+ xi155.n493__vss1 =   8.1534n       
+ xi155.n494__net1 =  13.0527n       
+ xi155.n494__net17 =   1.8000        
+ xi155.n494__sbuf_out =   1.8000        
+ xi155.n494__vddio1 =   1.8000        
+ xi155.n494__vss1 =   8.1534n       
+ xi155.n495__net1 =  13.0536n       
+ xi155.n495__net17 =   1.8000        
+ xi155.n495__sbuf_out =   1.8000        
+ xi155.n495__vddio1 =   1.8000        
+ xi155.n495__vss1 =   8.1529n       
+ xi155.n496__net1 =  13.0527n       
+ xi155.n496__net17 =   1.8000        
+ xi155.n496__sbuf_out =   1.8000        
+ xi155.n496__vddio1 =   1.8000        
+ xi155.n496__vss1 =   8.1529n       
+ xi155.n497__net1 =  13.0513n       
+ xi155.n497__net17 =   1.8000        
+ xi155.n497__sbuf_out =   1.8000        
+ xi155.n497__vddio1 =   1.8000        
+ xi155.n497__vss1 =   8.1522n       
+ xi155.n498__net1 =  13.0518n       
+ xi155.n498__net17 =   1.8000        
+ xi155.n498__sbuf_out =   1.8000        
+ xi155.n498__vddio1 =   1.8000        
+ xi155.n498__vss1 =   8.1522n       
+ xi155.n499__net1 =  13.0518n       
+ xi155.n499__net17 =   1.8000        
+ xi155.n499__sbuf_out =   1.8000        
+ xi155.n499__vddio1 =   1.8000        
+ xi155.n499__vss1 =   8.1512n       
+ xi155.n49__net1 =  13.0202n       
+ xi155.n49__net17 =   1.8000        
+ xi155.n49__net7 =   7.3634n       
+ xi155.n49__sbuf_out =   1.8000        
+ xi155.n49__vddio1 =   1.8000        
+ xi155.n49__vss1 =   2.8973n       
+ xi155.n4__net1 =  12.8274n       
+ xi155.n4__net17 =   1.8000        
+ xi155.n4__net3 =   1.8000        
+ xi155.n4__net7 =   7.3624n       
+ xi155.n4__sbuf_in =  22.4556n       
+ xi155.n4__sbuf_out =   1.8000        
+ xi155.n4__vddio1 =   1.8000        
+ xi155.n4__vss1 = 902.3688p       
+ xi155.n500__net1 =  13.0527n       
+ xi155.n500__net17 =   1.8000        
+ xi155.n500__sbuf_out =   1.8000        
+ xi155.n500__vddio1 =   1.8000        
+ xi155.n500__vss1 =   8.1512n       
+ xi155.n501__net1 =  13.0504n       
+ xi155.n501__net17 =   1.8000        
+ xi155.n501__sbuf_out =   1.8000        
+ xi155.n501__vddio1 =   1.8000        
+ xi155.n501__vss1 =   8.1499n       
+ xi155.n502__net1 =  13.0509n       
+ xi155.n502__net17 =   1.8000        
+ xi155.n502__sbuf_out =   1.8000        
+ xi155.n502__vddio1 =   1.8000        
+ xi155.n502__vss1 =   8.1499n       
+ xi155.n503__net1 =  13.0518n       
+ xi155.n503__net17 =   1.8000        
+ xi155.n503__sbuf_out =   1.8000        
+ xi155.n503__vss1 =   8.1481n       
+ xi155.n504__net1 =  13.0509n       
+ xi155.n504__net17 =   1.8000        
+ xi155.n504__sbuf_out =   1.8000        
+ xi155.n504__vddio1 =   1.8000        
+ xi155.n504__vss1 =   8.1481n       
+ xi155.n505__net1 =  13.0489n       
+ xi155.n505__net17 =   1.8000        
+ xi155.n505__sbuf_out =   1.8000        
+ xi155.n505__vddio1 =   1.8000        
+ xi155.n505__vss1 =   8.1370n       
+ xi155.n506__net1 =  13.0494n       
+ xi155.n506__net17 =   1.8000        
+ xi155.n506__sbuf_out =   1.8000        
+ xi155.n506__vddio1 =   1.8000        
+ xi155.n506__vss1 =   8.1370n       
+ xi155.n507__net1 =  13.0494n       
+ xi155.n507__net17 =   1.8000        
+ xi155.n507__sbuf_out =   1.8000        
+ xi155.n507__vddio1 =   1.8000        
+ xi155.n507__vss1 =   8.1606n       
+ xi155.n508__net1 =  13.0503n       
+ xi155.n508__net17 =   1.8000        
+ xi155.n508__sbuf_out =   1.8000        
+ xi155.n508__vddio1 =   1.8000        
+ xi155.n508__vss1 =   8.1630n       
+ xi155.n509__net1 =  13.0475n       
+ xi155.n509__net17 =   1.8000        
+ xi155.n509__sbuf_out =   1.8000        
+ xi155.n509__vddio1 =   1.8000        
+ xi155.n509__vss1 =   8.1628n       
+ xi155.n50__net1 =  13.0202n       
+ xi155.n50__net17 =   1.8000        
+ xi155.n50__net7 =   7.3643n       
+ xi155.n50__sbuf_out =   1.8000        
+ xi155.n50__vss1 =   2.9004n       
+ xi155.n510__net1 =  13.0480n       
+ xi155.n510__net17 =   1.8000        
+ xi155.n510__sbuf_out =   1.8000        
+ xi155.n510__vddio1 =   1.8000        
+ xi155.n510__vss1 =   8.1623n       
+ xi155.n511__net1 =  13.0489n       
+ xi155.n511__net17 =   1.8000        
+ xi155.n511__sbuf_out =   1.8000        
+ xi155.n511__vddio1 =   1.8000        
+ xi155.n511__vss1 =   8.1621n       
+ xi155.n512__net1 =  13.0480n       
+ xi155.n512__net17 =   1.8000        
+ xi155.n512__sbuf_out =   1.8000        
+ xi155.n512__vddio1 =   1.8000        
+ xi155.n512__vss1 =   8.1616n       
+ xi155.n513__net1 =  13.0454n       
+ xi155.n513__net17 =   1.8000        
+ xi155.n513__sbuf_out =   1.8000        
+ xi155.n513__vddio1 =   1.8000        
+ xi155.n513__vss1 =   8.1606n       
+ xi155.n514__net1 =  13.0459n       
+ xi155.n514__net17 =   1.8000        
+ xi155.n514__sbuf_out =   1.8000        
+ xi155.n514__vddio1 =   1.8000        
+ xi155.n514__vss1 =   8.1593n       
+ xi155.n515__net1 =  13.0459n       
+ xi155.n515__net17 =   1.8000        
+ xi155.n515__sbuf_out =   1.8000        
+ xi155.n515__vddio1 =   1.8000        
+ xi155.n515__vss1 =   8.1582n       
+ xi155.n516__net1 =  13.0468n       
+ xi155.n516__net17 =   1.8000        
+ xi155.n516__sbuf_out =   1.8000        
+ xi155.n516__vddio1 =   1.8000        
+ xi155.n516__vss1 =   8.1576n       
+ xi155.n517__net1 =  13.0436n       
+ xi155.n517__net17 =   1.8000        
+ xi155.n517__sbuf_out =   1.8000        
+ xi155.n517__vddio1 =   1.8000        
+ xi155.n517__vss1 =   8.1554n       
+ xi155.n518__net1 =  13.0441n       
+ xi155.n518__net17 =   1.8000        
+ xi155.n518__sbuf_out =   1.8000        
+ xi155.n518__vddio1 =   1.8000        
+ xi155.n518__vss1 =   8.1512n       
+ xi155.n519__net1 =  13.0450n       
+ xi155.n519__net17 =   1.8000        
+ xi155.n519__sbuf_out =   1.8000        
+ xi155.n519__vddio1 =   1.8000        
+ xi155.n519__vss1 =   8.1810n       
+ xi155.n51__net1 =  13.0197n       
+ xi155.n51__net17 =   1.8000        
+ xi155.n51__net7 =   7.3622n       
+ xi155.n51__sbuf_out =   1.8000        
+ xi155.n51__vddio1 =   1.8000        
+ xi155.n51__vss1 =   3.7330n       
+ xi155.n520__net1 =  13.0441n       
+ xi155.n520__net17 =   1.8000        
+ xi155.n520__sbuf_out =   1.8000        
+ xi155.n520__vddio1 =   1.8000        
+ xi155.n520__vss1 =   8.1810n       
+ xi155.n521__net1 =  13.0409n       
+ xi155.n521__net17 =   1.8000        
+ xi155.n521__sbuf_out =   1.8000        
+ xi155.n521__vddio1 =   1.8000        
+ xi155.n521__vss1 =   8.1808n       
+ xi155.n522__net1 =  13.0414n       
+ xi155.n522__net17 =   1.8000        
+ xi155.n522__sbuf_out =   1.8000        
+ xi155.n522__vddio1 =   1.8000        
+ xi155.n522__vss1 =   8.1808n       
+ xi155.n523__net1 =  13.0414n       
+ xi155.n523__net17 =   1.8000        
+ xi155.n523__sbuf_out =   1.8000        
+ xi155.n523__vddio1 =   1.8000        
+ xi155.n523__vss1 =   8.1803n       
+ xi155.n524__net1 =  13.0423n       
+ xi155.n524__net17 =   1.8000        
+ xi155.n524__sbuf_out =   1.8000        
+ xi155.n524__vddio1 =   1.8000        
+ xi155.n524__vss1 =   8.1803n       
+ xi155.n525__net1 =  13.0386n       
+ xi155.n525__net17 =   1.8000        
+ xi155.n525__sbuf_out =   1.8000        
+ xi155.n525__vddio1 =   1.8000        
+ xi155.n525__vss1 =   8.1796n       
+ xi155.n526__net1 =  13.0390n       
+ xi155.n526__net17 =   1.8000        
+ xi155.n526__sbuf_out =   1.8000        
+ xi155.n526__vddio1 =   1.8000        
+ xi155.n526__vss1 =   8.1796n       
+ xi155.n527__net1 =  13.0399n       
+ xi155.n527__net17 =   1.8000        
+ xi155.n527__sbuf_out =   1.8000        
+ xi155.n527__vddio1 =   1.8000        
+ xi155.n527__vss1 =   8.1786n       
+ xi155.n528__net1 =  13.0390n       
+ xi155.n528__net17 =   1.8000        
+ xi155.n528__sbuf_out =   1.8000        
+ xi155.n528__vddio1 =   1.8000        
+ xi155.n528__vss1 =   8.1786n       
+ xi155.n529__net1 =  12.8284n       
+ xi155.n529__net17 =   1.8000        
+ xi155.n529__sbuf_out =   1.8000        
+ xi155.n529__vddio1 =   1.8000        
+ xi155.n529__vss1 =   8.1773n       
+ xi155.n52__net1 =  13.0211n       
+ xi155.n52__net17 =   1.8000        
+ xi155.n52__net7 =   7.3630n       
+ xi155.n52__sbuf_out =   1.8000        
+ xi155.n52__vddio1 =   1.8000        
+ xi155.n52__vss1 =   3.8486n       
+ xi155.n530__net1 =  12.8275n       
+ xi155.n530__net17 =   1.8000        
+ xi155.n530__sbuf_out =   1.8000        
+ xi155.n530__vddio1 =   1.8000        
+ xi155.n530__vss1 =   8.1773n       
+ xi155.n531__net1 =  12.8270n       
+ xi155.n531__net17 =   1.8000        
+ xi155.n531__sbuf_out =   1.8000        
+ xi155.n531__vddio1 =   1.8000        
+ xi155.n531__vss1 =   8.1756n       
+ xi155.n532__net1 =  12.8275n       
+ xi155.n532__net17 =   1.8000        
+ xi155.n532__sbuf_out =   1.8000        
+ xi155.n532__vss1 =   8.1756n       
+ xi155.n533__net1 =  12.8196n       
+ xi155.n533__net17 =   1.8000        
+ xi155.n533__sbuf_out =   1.8000        
+ xi155.n533__vddio1 =   1.8000        
+ xi155.n533__vss1 =   8.1644n       
+ xi155.n534__net1 =  12.8196n       
+ xi155.n534__net17 =   1.8000        
+ xi155.n534__sbuf_out =   1.8000        
+ xi155.n534__vddio1 =   1.8000        
+ xi155.n534__vss1 =   8.1644n       
+ xi155.n535__net1 =  12.8191n       
+ xi155.n535__net17 =   1.8000        
+ xi155.n535__sbuf_out =   1.8000        
+ xi155.n535__vddio1 =   1.8000        
+ xi155.n535__vss1 =   8.1651n       
+ xi155.n536__net1 =  12.8205n       
+ xi155.n536__net17 =   1.8000        
+ xi155.n536__sbuf_out =   1.8000        
+ xi155.n536__vddio1 =   1.8000        
+ xi155.n536__vss1 =   8.1663n       
+ xi155.n537__net1 =  12.8100n       
+ xi155.n537__net17 =   1.8000        
+ xi155.n537__sbuf_out =   1.8000        
+ xi155.n537__vddio1 =   1.8000        
+ xi155.n537__vss1 =   8.1662n       
+ xi155.n538__net1 =  12.8091n       
+ xi155.n538__net17 =   1.8000        
+ xi155.n538__sbuf_out =   1.8000        
+ xi155.n538__vddio1 =   1.8000        
+ xi155.n538__vss1 =   8.1659n       
+ xi155.n539__net1 =  12.8086n       
+ xi155.n539__net17 =   1.8000        
+ xi155.n539__sbuf_out =   1.8000        
+ xi155.n539__vddio1 =   1.8000        
+ xi155.n539__vss1 =   8.1658n       
+ xi155.n53__net1 =  13.0172n       
+ xi155.n53__net17 =   1.8000        
+ xi155.n53__net7 =   7.3603n       
+ xi155.n53__sbuf_out =   1.8000        
+ xi155.n53__vddio1 =   1.8000        
+ xi155.n53__vss1 =   3.5543n       
+ xi155.n540__net1 =  12.8091n       
+ xi155.n540__net17 =   1.8000        
+ xi155.n540__sbuf_out =   1.8000        
+ xi155.n540__vddio1 =   1.8000        
+ xi155.n540__vss1 =   8.1655n       
+ xi155.n541__net1 =  12.8007n       
+ xi155.n541__net17 =   1.8000        
+ xi155.n541__sbuf_out =   1.8000        
+ xi155.n541__vddio1 =   1.8000        
+ xi155.n541__vss1 =   8.1650n       
+ xi155.n542__net1 =  12.8007n       
+ xi155.n542__net17 =   1.8000        
+ xi155.n542__sbuf_out =   1.8000        
+ xi155.n542__vddio1 =   1.8000        
+ xi155.n542__vss1 =   8.1644n       
+ xi155.n543__net1 =  12.8003n       
+ xi155.n543__net17 =   1.8000        
+ xi155.n543__sbuf_out =   1.8000        
+ xi155.n543__vddio1 =   1.8000        
+ xi155.n543__vss1 =   8.1638n       
+ xi155.n544__net1 =  12.8016n       
+ xi155.n544__net17 =   1.8000        
+ xi155.n544__sbuf_out =   1.8000        
+ xi155.n544__vddio1 =   1.8000        
+ xi155.n544__vss1 =   8.1635n       
+ xi155.n545__net1 =  12.7905n       
+ xi155.n545__net17 =   1.8000        
+ xi155.n545__sbuf_out =   1.8000        
+ xi155.n545__vddio1 =   1.8000        
+ xi155.n545__vss1 =   8.1624n       
+ xi155.n546__net1 =  12.7896n       
+ xi155.n546__net17 =   1.8000        
+ xi155.n546__sbuf_out =   1.8000        
+ xi155.n546__vddio1 =   1.8000        
+ xi155.n546__vss1 =   8.1621n       
+ xi155.n547__net1 =  12.7891n       
+ xi155.n547__net17 =   1.8000        
+ xi155.n547__sbuf_out =   1.8000        
+ xi155.n547__vddio1 =   1.8000        
+ xi155.n547__vss1 =   8.1842n       
+ xi155.n548__net1 =  12.7896n       
+ xi155.n548__net17 =   1.8000        
+ xi155.n548__sbuf_out =   1.8000        
+ xi155.n548__vddio1 =   1.8000        
+ xi155.n548__vss1 =   8.1841n       
+ xi155.n549__net1 =  12.7808n       
+ xi155.n549__net17 =   1.8000        
+ xi155.n549__sbuf_out =   1.8000        
+ xi155.n549__vddio1 =   1.8000        
+ xi155.n549__vss1 =   8.1839n       
+ xi155.n54__net1 =  13.0163n       
+ xi155.n54__net17 =   1.8000        
+ xi155.n54__net7 =   7.3611n       
+ xi155.n54__sbuf_out =   1.8000        
+ xi155.n54__vddio1 =   1.8000        
+ xi155.n54__vss1 =   3.5543n       
+ xi155.n550__net1 =  12.7808n       
+ xi155.n550__net17 =   1.8000        
+ xi155.n550__sbuf_out =   1.8000        
+ xi155.n550__vddio1 =   1.8000        
+ xi155.n550__vss1 =   8.1835n       
+ xi155.n551__net1 =  12.7803n       
+ xi155.n551__net17 =   1.8000        
+ xi155.n551__sbuf_out =   1.8000        
+ xi155.n551__vddio1 =   1.8000        
+ xi155.n551__vss1 =   8.1830n       
+ xi155.n552__net1 =  12.7817n       
+ xi155.n552__net17 =   1.8000        
+ xi155.n552__sbuf_out =   1.8000        
+ xi155.n552__vddio1 =   1.8000        
+ xi155.n552__vss1 =   8.1824n       
+ xi155.n553__net1 =  12.7700n       
+ xi155.n553__net17 =   1.8000        
+ xi155.n553__sbuf_out =   1.8000        
+ xi155.n553__vddio1 =   1.8000        
+ xi155.n553__vss1 =   8.1815n       
+ xi155.n554__net1 =  12.7692n       
+ xi155.n554__net17 =   1.8000        
+ xi155.n554__sbuf_out =   1.8000        
+ xi155.n554__vddio1 =   1.8000        
+ xi155.n554__vss1 =   8.1714n       
+ xi155.n555__net1 =  12.7687n       
+ xi155.n555__net17 =   1.8000        
+ xi155.n555__sbuf_out =   1.8000        
+ xi155.n555__vddio1 =   1.8000        
+ xi155.n555__vss1 =   9.8684n       
+ xi155.n556__net1 =  12.7692n       
+ xi155.n556__net17 =   1.8000        
+ xi155.n556__sbuf_out =   1.8000        
+ xi155.n556__vddio1 =   1.8000        
+ xi155.n556__vss1 =   9.8594n       
+ xi155.n557__net1 =  12.7701n       
+ xi155.n557__net17 =   1.8000        
+ xi155.n557__sbuf_out =   1.8000        
+ xi155.n557__vddio1 =   1.8000        
+ xi155.n557__vss1 =   9.9431n       
+ xi155.n558__net1 =  12.7701n       
+ xi155.n558__net17 =   1.8000        
+ xi155.n558__sbuf_out =   1.8000        
+ xi155.n558__vddio1 =   1.8000        
+ xi155.n558__vss1 =   9.8675n       
+ xi155.n559__net1 =  12.7696n       
+ xi155.n559__net17 =   1.8000        
+ xi155.n559__sbuf_out =   1.8000        
+ xi155.n559__vddio1 =   1.8000        
+ xi155.n559__vss1 =   9.8715n       
+ xi155.n55__net1 =  13.0158n       
+ xi155.n55__net17 =   1.8000        
+ xi155.n55__net7 =   7.3577n       
+ xi155.n55__sbuf_out =   1.8000        
+ xi155.n55__vddio1 =   1.8000        
+ xi155.n55__vss1 =   3.3888n       
+ xi155.n560__net1 =  12.7710n       
+ xi155.n560__net17 =   1.8000        
+ xi155.n560__sbuf_out =   1.8000        
+ xi155.n560__vddio1 =   1.8000        
+ xi155.n560__vss1 =   9.8837n       
+ xi155.n561__net1 =  12.7719n       
+ xi155.n561__net17 =   1.8000        
+ xi155.n561__sbuf_out =   1.8000        
+ xi155.n561__vss1 =   9.8950n       
+ xi155.n562__net1 =  12.7710n       
+ xi155.n562__net17 =   1.8000        
+ xi155.n562__sbuf_out =   1.8000        
+ xi155.n562__vddio1 =   1.8000        
+ xi155.n562__vss1 =   9.9070n       
+ xi155.n563__net1 =  12.7705n       
+ xi155.n563__net17 =   1.8000        
+ xi155.n563__sbuf_out =   1.8000        
+ xi155.n563__vddio1 =   1.8000        
+ xi155.n563__vss1 =   9.9182n       
+ xi155.n564__net1 =  12.7710n       
+ xi155.n564__net17 =   1.8000        
+ xi155.n564__sbuf_out =   1.8000        
+ xi155.n564__vddio1 =   1.8000        
+ xi155.n564__vss1 =   9.9234n       
+ xi155.n565__net1 =  12.7714n       
+ xi155.n565__net17 =   1.8000        
+ xi155.n565__sbuf_out =   1.8000        
+ xi155.n565__vddio1 =   1.8000        
+ xi155.n565__vss1 =   9.9294n       
+ xi155.n566__net1 =  12.7714n       
+ xi155.n566__net17 =   1.8000        
+ xi155.n566__sbuf_out =   1.8000        
+ xi155.n566__vddio1 =   1.8000        
+ xi155.n566__vss1 =   9.9394n       
+ xi155.n567__net1 =  12.7710n       
+ xi155.n567__net17 =   1.8000        
+ xi155.n567__sbuf_out =   1.8000        
+ xi155.n567__vddio1 =   1.8000        
+ xi155.n567__vss1 =   9.9500n       
+ xi155.n568__net1 =  12.7723n       
+ xi155.n568__net17 =   1.8000        
+ xi155.n568__sbuf_out =   1.8000        
+ xi155.n568__vddio1 =   1.8000        
+ xi155.n568__vss1 =   9.9599n       
+ xi155.n569__net1 =  12.7726n       
+ xi155.n569__net17 =   1.8000        
+ xi155.n569__sbuf_out =   1.8000        
+ xi155.n569__vddio1 =   1.8000        
+ xi155.n569__vss1 =   9.9703n       
+ xi155.n56__net1 =  13.0163n       
+ xi155.n56__net17 =   1.8000        
+ xi155.n56__net7 =   7.3586n       
+ xi155.n56__sbuf_out =   1.8000        
+ xi155.n56__vddio1 =   1.8000        
+ xi155.n56__vss1 =   3.3888n       
+ xi155.n570__net1 =  12.7717n       
+ xi155.n570__net17 =   1.8000        
+ xi155.n570__sbuf_out =   1.8000        
+ xi155.n570__vddio1 =   1.8000        
+ xi155.n570__vss1 =   9.9800n       
+ xi155.n571__net1 =  12.7713n       
+ xi155.n571__net17 =   1.8000        
+ xi155.n571__sbuf_out =   1.8000        
+ xi155.n571__vddio1 =   1.8000        
+ xi155.n571__vss1 =   9.9902n       
+ xi155.n572__net1 =  12.7717n       
+ xi155.n572__net17 =   1.8000        
+ xi155.n572__sbuf_out =   1.8000        
+ xi155.n572__vddio1 =   1.8000        
+ xi155.n572__vss1 =   9.9930n       
+ xi155.n573__net1 =  13.0239n       
+ xi155.n573__net17 =   1.8000        
+ xi155.n573__sbuf_out =   1.8000        
+ xi155.n573__vddio1 =   1.8000        
+ xi155.n573__vss1 =  10.0016n       
+ xi155.n574__net1 =  13.0231n       
+ xi155.n574__net17 =   1.8000        
+ xi155.n574__sbuf_out =   1.8000        
+ xi155.n574__vddio1 =   1.8000        
+ xi155.n574__vss1 =  10.0144n       
+ xi155.n575__net1 =  13.0226n       
+ xi155.n575__net17 =   1.8000        
+ xi155.n575__sbuf_out =   1.8000        
+ xi155.n575__vddio1 =   1.8000        
+ xi155.n575__vss1 =  10.0261n       
+ xi155.n576__net1 =  13.0231n       
+ xi155.n576__net17 =   1.8000        
+ xi155.n576__sbuf_out =   1.8000        
+ xi155.n576__vddio1 =   1.8000        
+ xi155.n576__vss1 =  10.0331n       
+ xi155.n577__net1 =  13.0203n       
+ xi155.n577__net17 =   1.8000        
+ xi155.n577__sbuf_out =   1.8000        
+ xi155.n577__vddio1 =   1.8000        
+ xi155.n577__vss1 =   9.8517n       
+ xi155.n578__net1 =  13.0203n       
+ xi155.n578__net17 =   1.8000        
+ xi155.n578__sbuf_out =   1.8000        
+ xi155.n578__vss1 =   9.8895n       
+ xi155.n579__net1 =  13.0198n       
+ xi155.n579__net17 =   1.8000        
+ xi155.n579__sbuf_out =   1.8000        
+ xi155.n579__vddio1 =   1.8000        
+ xi155.n579__vss1 =   9.9016n       
+ xi155.n57__net1 =  13.0131n       
+ xi155.n57__net17 =   1.8000        
+ xi155.n57__net7 =   7.3546n       
+ xi155.n57__sbuf_out =   1.8000        
+ xi155.n57__vddio1 =   1.8000        
+ xi155.n57__vss1 =   3.2229n       
+ xi155.n580__net1 =  13.0212n       
+ xi155.n580__net17 =   1.8000        
+ xi155.n580__sbuf_out =   1.8000        
+ xi155.n580__vddio1 =   1.8000        
+ xi155.n580__vss1 =   9.9130n       
+ xi155.n581__net1 =  13.0173n       
+ xi155.n581__net17 =   1.8000        
+ xi155.n581__sbuf_out =   1.8000        
+ xi155.n581__vddio1 =   1.8000        
+ xi155.n581__vss1 =   9.9249n       
+ xi155.n582__net1 =  13.0164n       
+ xi155.n582__net17 =   1.8000        
+ xi155.n582__sbuf_out =   1.8000        
+ xi155.n582__vddio1 =   1.8000        
+ xi155.n582__vss1 =   9.9362n       
+ xi155.n583__net1 =  13.0159n       
+ xi155.n583__net17 =   1.8000        
+ xi155.n583__sbuf_out =   1.8000        
+ xi155.n583__vddio1 =   1.8000        
+ xi155.n583__vss1 =   9.9474n       
+ xi155.n584__net1 =  13.0164n       
+ xi155.n584__net17 =   1.8000        
+ xi155.n584__sbuf_out =   1.8000        
+ xi155.n584__vddio1 =   1.8000        
+ xi155.n584__vss1 =   9.9574n       
+ xi155.n585__net1 =  13.0131n       
+ xi155.n585__net17 =   1.8000        
+ xi155.n585__sbuf_out =   1.8000        
+ xi155.n585__vddio1 =   1.8000        
+ xi155.n585__vss1 =   9.9679n       
+ xi155.n586__net1 =  13.0131n       
+ xi155.n586__net17 =   1.8000        
+ xi155.n586__sbuf_out =   1.8000        
+ xi155.n586__vddio1 =   1.8000        
+ xi155.n586__vss1 =   9.9778n       
+ xi155.n587__net1 =  13.0127n       
+ xi155.n587__net17 =   1.8000        
+ xi155.n587__sbuf_out =   1.8000        
+ xi155.n587__vddio1 =   1.8000        
+ xi155.n587__vss1 =   9.9882n       
+ xi155.n588__net1 =  13.0140n       
+ xi155.n588__net17 =   1.8000        
+ xi155.n588__sbuf_out =   1.8000        
+ xi155.n588__vddio1 =   1.8000        
+ xi155.n588__vss1 =   9.9980n       
+ xi155.n589__net1 =  13.0095n       
+ xi155.n589__net17 =   1.8000        
+ xi155.n589__sbuf_out =   1.8000        
+ xi155.n589__vddio1 =   1.8000        
+ xi155.n589__vss1 =  10.0082n       
+ xi155.n58__net1 =  13.0131n       
+ xi155.n58__net17 =   1.8000        
+ xi155.n58__net7 =   7.3554n       
+ xi155.n58__sbuf_out =   1.8000        
+ xi155.n58__vddio1 =   1.8000        
+ xi155.n58__vss1 =   3.2229n       
+ xi155.n590__net1 =  13.0086n       
+ xi155.n590__net17 =   1.8000        
+ xi155.n590__sbuf_out =   1.8000        
+ xi155.n590__vddio1 =   1.8000        
+ xi155.n590__vss1 =  10.0196n       
+ xi155.n591__net1 =  13.0082n       
+ xi155.n591__net17 =   1.8000        
+ xi155.n591__sbuf_out =   1.8000        
+ xi155.n591__vddio1 =   1.8000        
+ xi155.n591__vss1 =  10.0324n       
+ xi155.n592__net1 =  13.0086n       
+ xi155.n592__net17 =   1.8000        
+ xi155.n592__sbuf_out =   1.8000        
+ xi155.n592__vddio1 =   1.8000        
+ xi155.n592__vss1 =  10.0351n       
+ xi155.n593__net1 =  13.0049n       
+ xi155.n593__net17 =   1.8000        
+ xi155.n593__sbuf_out =   1.8000        
+ xi155.n593__vddio1 =   1.8000        
+ xi155.n593__vss1 =  11.2958n       
+ xi155.n594__net1 =  13.0049n       
+ xi155.n594__net17 =   1.8000        
+ xi155.n594__sbuf_out =   1.8000        
+ xi155.n594__vddio1 =   1.8000        
+ xi155.n594__vss1 =  11.2868n       
+ xi155.n595__net1 =  13.0045n       
+ xi155.n595__net17 =   1.8000        
+ xi155.n595__sbuf_out =   1.8000        
+ xi155.n595__vddio1 =   1.8000        
+ xi155.n595__vss1 =  11.2894n       
+ xi155.n596__net1 =  13.0058n       
+ xi155.n596__net17 =   1.8000        
+ xi155.n596__sbuf_out =   1.8000        
+ xi155.n596__vddio1 =   1.8000        
+ xi155.n596__vss1 =  11.2872n       
+ xi155.n597__net1 =  13.0007n       
+ xi155.n597__net17 =   1.8000        
+ xi155.n597__sbuf_out =   1.8000        
+ xi155.n597__vddio1 =   1.8000        
+ xi155.n597__vss1 =  11.2878n       
+ xi155.n598__net1 =  12.9998n       
+ xi155.n598__net17 =   1.8000        
+ xi155.n598__sbuf_out =   1.8000        
+ xi155.n598__vddio1 =   1.8000        
+ xi155.n598__vss1 =  11.2887n       
+ xi155.n599__net1 =  12.9993n       
+ xi155.n599__net17 =   1.8000        
+ xi155.n599__sbuf_out =   1.8000        
+ xi155.n599__vddio1 =   1.8000        
+ xi155.n599__vss1 =  11.2892n       
+ xi155.n59__net1 =  13.0126n       
+ xi155.n59__net17 =   1.8000        
+ xi155.n59__net7 =   7.3508n       
+ xi155.n59__sbuf_out =   1.8000        
+ xi155.n59__vddio1 =   1.8000        
+ xi155.n59__vss1 =   3.0481n       
+ xi155.n5__net1 =  12.8195n       
+ xi155.n5__net17 =   1.8000        
+ xi155.n5__net3 =   1.8000        
+ xi155.n5__net7 =   7.3605n       
+ xi155.n5__sbuf_in =  22.4552n       
+ xi155.n5__sbuf_out =   1.8000        
+ xi155.n5__vddio1 =   1.8000        
+ xi155.n5__vss1 =   1.1906n       
+ xi155.n600__net1 =  12.9998n       
+ xi155.n600__net17 =   1.8000        
+ xi155.n600__sbuf_out =   1.8000        
+ xi155.n600__vddio1 =   1.8000        
+ xi155.n600__vss1 =  11.2894n       
+ xi155.n601__net1 =  12.9957n       
+ xi155.n601__net17 =   1.8000        
+ xi155.n601__sbuf_out =   1.8000        
+ xi155.n601__vddio1 =   1.8000        
+ xi155.n601__vss1 =  11.2899n       
+ xi155.n602__net1 =  12.9957n       
+ xi155.n602__net17 =   1.8000        
+ xi155.n602__sbuf_out =   1.8000        
+ xi155.n602__vddio1 =   1.8000        
+ xi155.n602__vss1 =  11.2902n       
+ xi155.n603__net1 =  12.9952n       
+ xi155.n603__net17 =   1.8000        
+ xi155.n603__sbuf_out =   1.8000        
+ xi155.n603__vddio1 =   1.8000        
+ xi155.n603__vss1 =  11.2904n       
+ xi155.n604__net1 =  12.9966n       
+ xi155.n604__net17 =   1.8000        
+ xi155.n604__sbuf_out =   1.8000        
+ xi155.n604__vddio1 =   1.8000        
+ xi155.n604__vss1 =  11.2904n       
+ xi155.n605__net1 =  12.9909n       
+ xi155.n605__net17 =   1.8000        
+ xi155.n605__sbuf_out =   1.8000        
+ xi155.n605__vddio1 =   1.8000        
+ xi155.n605__vss1 =  11.2906n       
+ xi155.n606__net1 =  12.9900n       
+ xi155.n606__net17 =   1.8000        
+ xi155.n606__sbuf_out =   1.8000        
+ xi155.n607__net1 =  12.9895n       
+ xi155.n607__net17 =   1.8000        
+ xi155.n607__sbuf_out =   1.8000        
+ xi155.n607__vddio1 =   1.8000        
+ xi155.n607__vss1 =  11.2865n       
+ xi155.n608__net1 =  12.9900n       
+ xi155.n608__net17 =   1.8000        
+ xi155.n608__sbuf_out =   1.8000        
+ xi155.n608__vss1 =  11.3058n       
+ xi155.n609__net1 =  12.9854n       
+ xi155.n609__net17 =   1.8000        
+ xi155.n609__sbuf_out =   1.8000        
+ xi155.n609__vddio1 =   1.8000        
+ xi155.n609__vss1 =  11.3066n       
+ xi155.n60__net1 =  13.0139n       
+ xi155.n60__net17 =   1.8000        
+ xi155.n60__net7 =   7.3516n       
+ xi155.n60__sbuf_out =   1.8000        
+ xi155.n60__vddio1 =   1.8000        
+ xi155.n60__vss1 =   3.0481n       
+ xi155.n610__net1 =  12.9854n       
+ xi155.n610__net17 =   1.8000        
+ xi155.n610__sbuf_out =   1.8000        
+ xi155.n610__vddio1 =   1.8000        
+ xi155.n610__vss1 =  11.3073n       
+ xi155.n611__net1 =  12.9849n       
+ xi155.n611__net17 =   1.8000        
+ xi155.n611__sbuf_out =   1.8000        
+ xi155.n611__vddio1 =   1.8000        
+ xi155.n611__vss1 =  11.3078n       
+ xi155.n612__net1 =  12.9862n       
+ xi155.n612__net17 =   1.8000        
+ xi155.n612__sbuf_out =   1.8000        
+ xi155.n612__vddio1 =   1.8000        
+ xi155.n612__vss1 =  11.3082n       
+ xi155.n613__net1 =  12.9799n       
+ xi155.n613__net17 =   1.8000        
+ xi155.n613__sbuf_out =   1.8000        
+ xi155.n613__vddio1 =   1.8000        
+ xi155.n613__vss1 =  11.3084n       
+ xi155.n614__net1 =  12.9790n       
+ xi155.n614__net17 =   1.8000        
+ xi155.n614__sbuf_out =   1.8000        
+ xi155.n614__vddio1 =   1.8000        
+ xi155.n614__vss1 =  11.3085n       
+ xi155.n615__net1 =  12.9786n       
+ xi155.n615__net17 =   1.8000        
+ xi155.n615__sbuf_out =   1.8000        
+ xi155.n615__vddio1 =   1.8000        
+ xi155.n615__vss1 =  11.2888n       
+ xi155.n616__net1 =  12.9790n       
+ xi155.n616__net17 =   1.8000        
+ xi155.n616__sbuf_out =   1.8000        
+ xi155.n616__vddio1 =   1.8000        
+ xi155.n616__vss1 =  11.2798n       
+ xi155.n617__net1 =  12.9467n       
+ xi155.n617__net17 =   1.8000        
+ xi155.n617__sbuf_out =   1.8000        
+ xi155.n617__vddio1 =   1.8000        
+ xi155.n617__vss1 =  11.2848n       
+ xi155.n618__net1 =  12.9472n       
+ xi155.n618__net17 =   1.8000        
+ xi155.n618__sbuf_out =   1.8000        
+ xi155.n618__vddio1 =   1.8000        
+ xi155.n618__vss1 =  11.2804n       
+ xi155.n619__net1 =  12.9481n       
+ xi155.n619__net17 =   1.8000        
+ xi155.n619__sbuf_out =   1.8000        
+ xi155.n619__vddio1 =   1.8000        
+ xi155.n619__vss1 =  11.2818n       
+ xi155.n61__net1 =  13.0094n       
+ xi155.n61__net17 =   1.8000        
+ xi155.n61__net7 =   7.3463n       
+ xi155.n61__sbuf_out =   1.8000        
+ xi155.n61__vss1 =   2.9063n       
+ xi155.n620__net1 =  12.9472n       
+ xi155.n620__net17 =   1.8000        
+ xi155.n620__sbuf_out =   1.8000        
+ xi155.n620__vddio1 =   1.8000        
+ xi155.n620__vss1 =  11.2835n       
+ xi155.n621__net1 =  12.9398n       
+ xi155.n621__net17 =   1.8000        
+ xi155.n621__sbuf_out =   1.8000        
+ xi155.n621__vddio1 =   1.8000        
+ xi155.n621__vss1 =  11.2845n       
+ xi155.n622__net1 =  12.9403n       
+ xi155.n622__net17 =   1.8000        
+ xi155.n622__sbuf_out =   1.8000        
+ xi155.n622__vddio1 =   1.8000        
+ xi155.n622__vss1 =  11.2849n       
+ xi155.n623__net1 =  12.9403n       
+ xi155.n623__net17 =   1.8000        
+ xi155.n623__sbuf_out =   1.8000        
+ xi155.n623__vddio1 =   1.8000        
+ xi155.n623__vss1 =  11.2859n       
+ xi155.n624__net1 =  12.9412n       
+ xi155.n624__net17 =   1.8000        
+ xi155.n624__sbuf_out =   1.8000        
+ xi155.n624__vddio1 =   1.8000        
+ xi155.n624__vss1 =  11.2866n       
+ xi155.n625__net1 =  12.9343n       
+ xi155.n625__net17 =   1.8000        
+ xi155.n625__sbuf_out =   1.8000        
+ xi155.n625__vddio1 =   1.8000        
+ xi155.n625__vss1 =  11.2870n       
+ xi155.n626__net1 =  12.9348n       
+ xi155.n626__net17 =   1.8000        
+ xi155.n626__sbuf_out =   1.8000        
+ xi155.n626__vddio1 =   1.8000        
+ xi155.n626__vss1 =  11.2870n       
+ xi155.n627__net1 =  12.9356n       
+ xi155.n627__net17 =   1.8000        
+ xi155.n627__sbuf_out =   1.8000        
+ xi155.n627__vddio1 =   1.8000        
+ xi155.n627__vss1 =  11.2873n       
+ xi155.n628__net1 =  12.9348n       
+ xi155.n628__net17 =   1.8000        
+ xi155.n628__sbuf_out =   1.8000        
+ xi155.n628__vddio1 =   1.8000        
+ xi155.n629__net1 =  12.9268n       
+ xi155.n629__net17 =   1.8000        
+ xi155.n629__sbuf_out =   1.8000        
+ xi155.n629__vddio1 =   1.8000        
+ xi155.n629__vss1 =  11.2888n       
+ xi155.n62__net1 =  13.0085n       
+ xi155.n62__net17 =   1.8000        
+ xi155.n62__net7 =   7.3472n       
+ xi155.n62__sbuf_out =   1.8000        
+ xi155.n62__vddio1 =   1.8000        
+ xi155.n62__vss1 =   2.9063n       
+ xi155.n630__net1 =  12.9272n       
+ xi155.n630__net17 =   1.8000        
+ xi155.n630__sbuf_out =   1.8000        
+ xi155.n630__vddio1 =   1.8000        
+ xi155.n630__vss1 =  11.2756n       
+ xi155.n631__net1 =  12.9272n       
+ xi155.n631__net17 =   1.8000        
+ xi155.n631__sbuf_out =   1.8000        
+ xi155.n631__vddio1 =   1.8000        
+ xi155.n631__vss1 =  11.2998n       
+ xi155.n632__net1 =  12.9281n       
+ xi155.n632__net17 =   1.8000        
+ xi155.n632__sbuf_out =   1.8000        
+ xi155.n632__vddio1 =   1.8000        
+ xi155.n632__vss1 =  11.2998n       
+ xi155.n633__net1 =  12.9208n       
+ xi155.n633__net17 =   1.8000        
+ xi155.n633__sbuf_out =   1.8000        
+ xi155.n633__vddio1 =   1.8000        
+ xi155.n633__vss1 =  11.3015n       
+ xi155.n634__net1 =  12.9212n       
+ xi155.n634__net17 =   1.8000        
+ xi155.n634__sbuf_out =   1.8000        
+ xi155.n634__vddio1 =   1.8000        
+ xi155.n634__vss1 =  11.3015n       
+ xi155.n635__net1 =  12.9221n       
+ xi155.n635__net17 =   1.8000        
+ xi155.n635__sbuf_out =   1.8000        
+ xi155.n635__vddio1 =   1.8000        
+ xi155.n635__vss1 =  11.3028n       
+ xi155.n636__net1 =  12.9212n       
+ xi155.n636__net17 =   1.8000        
+ xi155.n636__sbuf_out =   1.8000        
+ xi155.n636__vss1 =  11.3028n       
+ xi155.n637__net1 =  12.9126n       
+ xi155.n637__net17 =   1.8000        
+ xi155.n637__sbuf_out =   1.8000        
+ xi155.n637__vddio1 =   1.8000        
+ xi155.n637__vss1 =  11.3039n       
+ xi155.n638__net1 =  12.9131n       
+ xi155.n638__net17 =   1.8000        
+ xi155.n638__sbuf_out =   1.8000        
+ xi155.n638__vss1 =  11.3039n       
+ xi155.n639__net1 =  12.9131n       
+ xi155.n639__net17 =   1.8000        
+ xi155.n639__sbuf_out =   1.8000        
+ xi155.n639__vddio1 =   1.8000        
+ xi155.n639__vss1 =  11.3046n       
+ xi155.n63__net1 =  13.0081n       
+ xi155.n63__net17 =   1.8000        
+ xi155.n63__net7 =   7.3413n       
+ xi155.n63__sbuf_out =   1.8000        
+ xi155.n63__vddio1 =   1.8000        
+ xi155.n640__net1 =  12.9140n       
+ xi155.n640__net17 =   1.8000        
+ xi155.n640__sbuf_out =   1.8000        
+ xi155.n640__vddio1 =   1.8000        
+ xi155.n640__vss1 =  11.3046n       
+ xi155.n641__net1 =  12.9061n       
+ xi155.n641__net17 =   1.8000        
+ xi155.n641__sbuf_out =   1.8000        
+ xi155.n641__vddio1 =   1.8000        
+ xi155.n641__vss1 =  11.3050n       
+ xi155.n642__net1 =  12.9066n       
+ xi155.n642__net17 =   1.8000        
+ xi155.n642__sbuf_out =   1.8000        
+ xi155.n642__vddio1 =   1.8000        
+ xi155.n642__vss1 =  11.3050n       
+ xi155.n643__net1 =  12.9075n       
+ xi155.n643__net17 =   1.8000        
+ xi155.n643__sbuf_out =   1.8000        
+ xi155.n643__vddio1 =   1.8000        
+ xi155.n643__vss1 =  11.3052n       
+ xi155.n644__net1 =  12.9066n       
+ xi155.n644__net17 =   1.8000        
+ xi155.n644__sbuf_out =   1.8000        
+ xi155.n644__vddio1 =   1.8000        
+ xi155.n644__vss1 =  11.3052n       
+ xi155.n645__net1 =  12.8974n       
+ xi155.n645__net17 =   1.8000        
+ xi155.n645__sbuf_out =   1.8000        
+ xi155.n645__vddio1 =   1.8000        
+ xi155.n645__vss1 =  11.2614n       
+ xi155.n646__net1 =  12.8979n       
+ xi155.n646__net17 =   1.8000        
+ xi155.n646__sbuf_out =   1.8000        
+ xi155.n646__vddio1 =   1.8000        
+ xi155.n646__vss1 =  11.2524n       
+ xi155.n647__net1 =  12.8979n       
+ xi155.n647__net17 =   1.8000        
+ xi155.n647__sbuf_out =   1.8000        
+ xi155.n647__vddio1 =   1.8000        
+ xi155.n647__vss1 =  11.2574n       
+ xi155.n648__net1 =  12.8988n       
+ xi155.n648__net17 =   1.8000        
+ xi155.n648__sbuf_out =   1.8000        
+ xi155.n648__vddio1 =   1.8000        
+ xi155.n648__vss1 =  11.2530n       
+ xi155.n649__net1 =  12.8905n       
+ xi155.n649__net17 =   1.8000        
+ xi155.n649__sbuf_out =   1.8000        
+ xi155.n649__vddio1 =   1.8000        
+ xi155.n649__vss1 =  11.2544n       
+ xi155.n64__net1 =  13.0085n       
+ xi155.n64__net17 =   1.8000        
+ xi155.n64__net7 =   7.3422n       
+ xi155.n64__sbuf_out =   1.8000        
+ xi155.n64__vddio1 =   1.8000        
+ xi155.n64__vss1 =   2.9109n       
+ xi155.n650__net1 =  12.8910n       
+ xi155.n650__net17 =   1.8000        
+ xi155.n650__sbuf_out =   1.8000        
+ xi155.n650__vddio1 =   1.8000        
+ xi155.n650__vss1 =  11.2561n       
+ xi155.n651__net1 =  12.8918n       
+ xi155.n651__net17 =   1.8000        
+ xi155.n651__sbuf_out =   1.8000        
+ xi155.n651__vddio1 =   1.8000        
+ xi155.n651__vss1 =  11.2571n       
+ xi155.n652__net1 =  12.8910n       
+ xi155.n652__net17 =   1.8000        
+ xi155.n652__sbuf_out =   1.8000        
+ xi155.n652__vddio1 =   1.8000        
+ xi155.n652__vss1 =  11.2574n       
+ xi155.n653__net1 =  12.8811n       
+ xi155.n653__net17 =   1.8000        
+ xi155.n653__sbuf_out =   1.8000        
+ xi155.n653__vddio1 =   1.8000        
+ xi155.n653__vss1 =  11.2585n       
+ xi155.n654__net1 =  12.8816n       
+ xi155.n654__net17 =   1.8000        
+ xi155.n654__sbuf_out =   1.8000        
+ xi155.n654__vddio1 =   1.8000        
+ xi155.n654__vss1 =  11.2592n       
+ xi155.n655__net1 =  12.8816n       
+ xi155.n655__net17 =   1.8000        
+ xi155.n655__sbuf_out =   1.8000        
+ xi155.n655__vddio1 =   1.8000        
+ xi155.n655__vss1 =  11.2596n       
+ xi155.n656__net1 =  12.8825n       
+ xi155.n656__net17 =   1.8000        
+ xi155.n656__sbuf_out =   1.8000        
+ xi155.n656__vddio1 =   1.8000        
+ xi155.n656__vss1 =  11.2596n       
+ xi155.n657__net1 =  12.8737n       
+ xi155.n657__net17 =   1.8000        
+ xi155.n657__sbuf_out =   1.8000        
+ xi155.n657__vddio1 =   1.8000        
+ xi155.n657__vss1 =  11.2598n       
+ xi155.n658__net1 =  12.8742n       
+ xi155.n658__net17 =   1.8000        
+ xi155.n658__sbuf_out =   1.8000        
+ xi155.n658__vddio1 =   1.8000        
+ xi155.n659__net1 =  12.8751n       
+ xi155.n659__net17 =   1.8000        
+ xi155.n659__sbuf_out =   1.8000        
+ xi155.n659__vddio1 =   1.8000        
+ xi155.n659__vss1 =  11.2614n       
+ xi155.n65__net1 =  13.0049n       
+ xi155.n65__net17 =   1.8000        
+ xi155.n65__net7 =   7.3356n       
+ xi155.n65__sbuf_out =   1.8000        
+ xi155.n65__vddio1 =   1.8000        
+ xi155.n65__vss1 =   2.9102n       
+ xi155.n660__net1 =  12.8742n       
+ xi155.n660__net17 =   1.8000        
+ xi155.n660__sbuf_out =   1.8000        
+ xi155.n660__vddio1 =   1.8000        
+ xi155.n660__vss1 =  11.2482n       
+ xi155.n661__net1 =  13.0530n       
+ xi155.n661__net17 =   1.8000        
+ xi155.n661__sbuf_out =   1.8000        
+ xi155.n661__vddio1 =   1.8000        
+ xi155.n661__vss1 =  11.2724n       
+ xi155.n662__net1 =  13.0535n       
+ xi155.n662__net17 =   1.8000        
+ xi155.n662__sbuf_out =   1.8000        
+ xi155.n662__vddio1 =   1.8000        
+ xi155.n662__vss1 =  11.2724n       
+ xi155.n663__net1 =  13.0544n       
+ xi155.n663__net17 =   1.8000        
+ xi155.n663__sbuf_out =   1.8000        
+ xi155.n663__vddio1 =   1.8000        
+ xi155.n663__vss1 =  11.2741n       
+ xi155.n664__net1 =  13.0535n       
+ xi155.n664__net17 =   1.8000        
+ xi155.n664__sbuf_out =   1.8000        
+ xi155.n664__vddio1 =   1.8000        
+ xi155.n664__vss1 =  11.2741n       
+ xi155.n665__net1 =  13.0527n       
+ xi155.n665__net17 =   1.8000        
+ xi155.n665__sbuf_out =   1.8000        
+ xi155.n665__vddio1 =   1.8000        
+ xi155.n665__vss1 =  11.2754n       
+ xi155.n666__net1 =  13.0532n       
+ xi155.n666__net17 =   1.8000        
+ xi155.n666__sbuf_out =   1.8000        
+ xi155.n666__vss1 =  11.2754n       
+ xi155.n667__net1 =  13.0532n       
+ xi155.n667__net17 =   1.8000        
+ xi155.n667__sbuf_out =   1.8000        
+ xi155.n667__vddio1 =   1.8000        
+ xi155.n667__vss1 =  11.2764n       
+ xi155.n668__net1 =  13.0541n       
+ xi155.n668__net17 =   1.8000        
+ xi155.n668__sbuf_out =   1.8000        
+ xi155.n668__vss1 =  11.2764n       
+ xi155.n669__net1 =  13.0522n       
+ xi155.n669__net17 =   1.8000        
+ xi155.n669__sbuf_out =   1.8000        
+ xi155.n669__vddio1 =   1.8000        
+ xi155.n669__vss1 =  11.2771n       
+ xi155.n66__net1 =  13.0049n       
+ xi155.n66__net17 =   1.8000        
+ xi155.n66__net7 =   7.3365n       
+ xi155.n66__sbuf_out =   1.8000        
+ xi155.n66__vddio1 =   1.8000        
+ xi155.n66__vss1 =   2.9108n       
+ xi155.n670__net1 =  13.0527n       
+ xi155.n670__net17 =   1.8000        
+ xi155.n670__sbuf_out =   1.8000        
+ xi155.n670__vddio1 =   1.8000        
+ xi155.n670__vss1 =  11.2771n       
+ xi155.n671__net1 =  13.0536n       
+ xi155.n671__net17 =   1.8000        
+ xi155.n671__sbuf_out =   1.8000        
+ xi155.n671__vddio1 =   1.8000        
+ xi155.n671__vss1 =  11.2775n       
+ xi155.n672__net1 =  13.0527n       
+ xi155.n672__net17 =   1.8000        
+ xi155.n672__sbuf_out =   1.8000        
+ xi155.n672__vddio1 =   1.8000        
+ xi155.n672__vss1 =  11.2775n       
+ xi155.n673__net1 =  13.0513n       
+ xi155.n673__net17 =   1.8000        
+ xi155.n673__sbuf_out =   1.8000        
+ xi155.n673__vddio1 =   1.8000        
+ xi155.n673__vss1 =  11.2778n       
+ xi155.n674__net1 =  13.0518n       
+ xi155.n674__net17 =   1.8000        
+ xi155.n674__sbuf_out =   1.8000        
+ xi155.n674__vddio1 =   1.8000        
+ xi155.n674__vss1 =  11.2778n       
+ xi155.n675__net1 =  13.0518n       
+ xi155.n675__net17 =   1.8000        
+ xi155.n675__sbuf_out =   1.8000        
+ xi155.n675__vddio1 =   1.8000        
+ xi155.n675__vss1 =  11.2157n       
+ xi155.n676__net1 =  13.0527n       
+ xi155.n676__net17 =   1.8000        
+ xi155.n676__sbuf_out =   1.8000        
+ xi155.n676__vddio1 =   1.8000        
+ xi155.n676__vss1 =  11.2067n       
+ xi155.n677__net1 =  13.0504n       
+ xi155.n677__net17 =   1.8000        
+ xi155.n677__sbuf_out =   1.8000        
+ xi155.n677__vddio1 =   1.8000        
+ xi155.n677__vss1 =  11.2118n       
+ xi155.n678__net1 =  13.0509n       
+ xi155.n678__net17 =   1.8000        
+ xi155.n678__sbuf_out =   1.8000        
+ xi155.n678__vddio1 =   1.8000        
+ xi155.n678__vss1 =  11.2074n       
+ xi155.n679__net1 =  13.0518n       
+ xi155.n679__net17 =   1.8000        
+ xi155.n679__sbuf_out =   1.8000        
+ xi155.n679__vddio1 =   1.8000        
+ xi155.n679__vss1 =  11.2087n       
+ xi155.n67__net1 =  13.0044n       
+ xi155.n67__net17 =   1.8000        
+ xi155.n67__net7 =   7.3292n       
+ xi155.n67__sbuf_out =   1.8000        
+ xi155.n67__vddio1 =   1.8000        
+ xi155.n67__vss1 =   2.9107n       
+ xi155.n680__net1 =  13.0509n       
+ xi155.n680__net17 =   1.8000        
+ xi155.n680__sbuf_out =   1.8000        
+ xi155.n680__vddio1 =   1.8000        
+ xi155.n680__vss1 =  11.2104n       
+ xi155.n681__net1 =  13.0489n       
+ xi155.n681__net17 =   1.8000        
+ xi155.n681__sbuf_out =   1.8000        
+ xi155.n681__vddio1 =   1.8000        
+ xi155.n681__vss1 =  11.2114n       
+ xi155.n682__net1 =  13.0494n       
+ xi155.n682__net17 =   1.8000        
+ xi155.n682__sbuf_out =   1.8000        
+ xi155.n682__vddio1 =   1.8000        
+ xi155.n682__vss1 =  11.2118n       
+ xi155.n683__net1 =  13.0494n       
+ xi155.n683__net17 =   1.8000        
+ xi155.n683__sbuf_out =   1.8000        
+ xi155.n683__vddio1 =   1.8000        
+ xi155.n683__vss1 =  11.2128n       
+ xi155.n684__net1 =  13.0503n       
+ xi155.n684__net17 =   1.8000        
+ xi155.n684__sbuf_out =   1.8000        
+ xi155.n684__vddio1 =   1.8000        
+ xi155.n684__vss1 =  11.2135n       
+ xi155.n685__net1 =  13.0475n       
+ xi155.n685__net17 =   1.8000        
+ xi155.n685__sbuf_out =   1.8000        
+ xi155.n685__vddio1 =   1.8000        
+ xi155.n685__vss1 =  11.2139n       
+ xi155.n686__net1 =  13.0480n       
+ xi155.n686__net17 =   1.8000        
+ xi155.n686__sbuf_out =   1.8000        
+ xi155.n686__vddio1 =   1.8000        
+ xi155.n686__vss1 =  11.2139n       
+ xi155.n687__net1 =  13.0489n       
+ xi155.n687__net17 =   1.8000        
+ xi155.n687__sbuf_out =   1.8000        
+ xi155.n687__vddio1 =   1.8000        
+ xi155.n687__vss1 =  11.2142n       
+ xi155.n688__net1 =  13.0480n       
+ xi155.n688__net17 =   1.8000        
+ xi155.n688__sbuf_out =   1.8000        
+ xi155.n688__vddio1 =   1.8000        
+ xi155.n689__net1 =  13.0454n       
+ xi155.n689__net17 =   1.8000        
+ xi155.n689__sbuf_out =   1.8000        
+ xi155.n689__vddio1 =   1.8000        
+ xi155.n689__vss1 =  11.2157n       
+ xi155.n68__net1 =  13.0057n       
+ xi155.n68__net17 =   1.8000        
+ xi155.n68__net7 =   7.3301n       
+ xi155.n68__sbuf_out =   1.8000        
+ xi155.n68__vddio1 =   1.8000        
+ xi155.n68__vss1 =   2.9105n       
+ xi155.n690__net1 =  13.0459n       
+ xi155.n690__net17 =   1.8000        
+ xi155.n690__sbuf_out =   1.8000        
+ xi155.n690__vddio1 =   1.8000        
+ xi155.n690__vss1 =  11.2025n       
+ xi155.n691__net1 =  13.0459n       
+ xi155.n691__net17 =   1.8000        
+ xi155.n691__sbuf_out =   1.8000        
+ xi155.n691__vddio1 =   1.8000        
+ xi155.n691__vss1 =  11.2267n       
+ xi155.n692__net1 =  13.0468n       
+ xi155.n692__net17 =   1.8000        
+ xi155.n692__sbuf_out =   1.8000        
+ xi155.n692__vddio1 =   1.8000        
+ xi155.n692__vss1 =  11.2267n       
+ xi155.n693__net1 =  13.0436n       
+ xi155.n693__net17 =   1.8000        
+ xi155.n693__sbuf_out =   1.8000        
+ xi155.n693__vddio1 =   1.8000        
+ xi155.n693__vss1 =  11.2284n       
+ xi155.n694__net1 =  13.0441n       
+ xi155.n694__net17 =   1.8000        
+ xi155.n694__sbuf_out =   1.8000        
+ xi155.n694__vddio1 =   1.8000        
+ xi155.n694__vss1 =  11.2284n       
+ xi155.n695__net1 =  13.0449n       
+ xi155.n695__net17 =   1.8000        
+ xi155.n695__sbuf_out =   1.8000        
+ xi155.n695__vddio1 =   1.8000        
+ xi155.n695__vss1 =  11.2297n       
+ xi155.n696__net1 =  13.0441n       
+ xi155.n696__net17 =   1.8000        
+ xi155.n696__sbuf_out =   1.8000        
+ xi155.n696__vss1 =  11.2297n       
+ xi155.n697__net1 =  13.0409n       
+ xi155.n697__net17 =   1.8000        
+ xi155.n697__sbuf_out =   1.8000        
+ xi155.n697__vddio1 =   1.8000        
+ xi155.n697__vss1 =  11.2308n       
+ xi155.n698__net1 =  13.0414n       
+ xi155.n698__net17 =   1.8000        
+ xi155.n698__sbuf_out =   1.8000        
+ xi155.n698__vss1 =  11.2308n       
+ xi155.n699__net1 =  13.0414n       
+ xi155.n699__net17 =   1.8000        
+ xi155.n699__sbuf_out =   1.8000        
+ xi155.n699__vddio1 =   1.8000        
+ xi155.n699__vss1 =  11.2315n       
+ xi155.n69__net1 =  13.0006n       
+ xi155.n69__net17 =   1.8000        
+ xi155.n69__net7 =   7.3643n       
+ xi155.n69__sbuf_out =   1.8000        
+ xi155.n69__vddio1 =   1.8000        
+ xi155.n69__vss1 =   2.9101n       
+ xi155.n6__net1 =  12.8195n       
+ xi155.n6__net17 =   1.8000        
+ xi155.n6__net3 =   1.8000        
+ xi155.n6__net7 =   7.3579n       
+ xi155.n6__sbuf_in =  22.4574n       
+ xi155.n6__sbuf_out =   1.8000        
+ xi155.n6__vddio1 =   1.8000        
+ xi155.n6__vss1 =   1.1102n       
+ xi155.n700__net1 =  13.0423n       
+ xi155.n700__net17 =   1.8000        
+ xi155.n700__sbuf_out =   1.8000        
+ xi155.n700__vddio1 =   1.8000        
+ xi155.n700__vss1 =  11.2315n       
+ xi155.n701__net1 =  13.0386n       
+ xi155.n701__net17 =   1.8000        
+ xi155.n701__sbuf_out =   1.8000        
+ xi155.n701__vddio1 =   1.8000        
+ xi155.n701__vss1 =  11.2319n       
+ xi155.n702__net1 =  13.0390n       
+ xi155.n702__net17 =   1.8000        
+ xi155.n702__sbuf_out =   1.8000        
+ xi155.n702__vddio1 =   1.8000        
+ xi155.n702__vss1 =  11.2319n       
+ xi155.n703__net1 =  13.0399n       
+ xi155.n703__net17 =   1.8000        
+ xi155.n703__sbuf_out =   1.8000        
+ xi155.n703__vddio1 =   1.8000        
+ xi155.n703__vss1 =  11.2321n       
+ xi155.n704__net1 =  13.0390n       
+ xi155.n704__net17 =   1.8000        
+ xi155.n704__sbuf_out =   1.8000        
+ xi155.n704__vddio1 =   1.8000        
+ xi155.n704__vss1 =  11.2321n       
+ xi155.n705__net1 =  12.8284n       
+ xi155.n705__net17 =   1.8000        
+ xi155.n705__sbuf_out =   1.8000        
+ xi155.n705__vddio1 =   1.8000        
+ xi155.n705__vss1 =  11.1517n       
+ xi155.n706__net1 =  12.8275n       
+ xi155.n706__net17 =   1.8000        
+ xi155.n706__sbuf_out =   1.8000        
+ xi155.n706__vddio1 =   1.8000        
+ xi155.n706__vss1 =  11.1428n       
+ xi155.n707__net1 =  12.8270n       
+ xi155.n707__net17 =   1.8000        
+ xi155.n707__sbuf_out =   1.8000        
+ xi155.n707__vddio1 =   1.8000        
+ xi155.n707__vss1 =  11.1478n       
+ xi155.n708__net1 =  12.8275n       
+ xi155.n708__net17 =   1.8000        
+ xi155.n708__sbuf_out =   1.8000        
+ xi155.n708__vddio1 =   1.8000        
+ xi155.n708__vss1 =  11.1434n       
+ xi155.n709__net1 =  12.8196n       
+ xi155.n709__net17 =   1.8000        
+ xi155.n709__sbuf_out =   1.8000        
+ xi155.n709__vddio1 =   1.8000        
+ xi155.n709__vss1 =  11.1448n       
+ xi155.n70__net1 =  12.9997n       
+ xi155.n70__net17 =   1.8000        
+ xi155.n70__net7 =   7.3643n       
+ xi155.n70__sbuf_out =   1.8000        
+ xi155.n70__vddio1 =   1.8000        
+ xi155.n70__vss1 =   2.9097n       
+ xi155.n710__net1 =  12.8196n       
+ xi155.n710__net17 =   1.8000        
+ xi155.n710__sbuf_out =   1.8000        
+ xi155.n710__vddio1 =   1.8000        
+ xi155.n710__vss1 =  11.1465n       
+ xi155.n711__net1 =  12.8192n       
+ xi155.n711__net17 =   1.8000        
+ xi155.n711__sbuf_out =   1.8000        
+ xi155.n711__vddio1 =   1.8000        
+ xi155.n711__vss1 =  11.1474n       
+ xi155.n712__net1 =  12.8205n       
+ xi155.n712__net17 =   1.8000        
+ xi155.n712__sbuf_out =   1.8000        
+ xi155.n712__vddio1 =   1.8000        
+ xi155.n712__vss1 =  11.1478n       
+ xi155.n713__net1 =  12.8100n       
+ xi155.n713__net17 =   1.8000        
+ xi155.n713__sbuf_out =   1.8000        
+ xi155.n713__vddio1 =   1.8000        
+ xi155.n713__vss1 =  11.1488n       
+ xi155.n714__net1 =  12.8091n       
+ xi155.n714__net17 =   1.8000        
+ xi155.n714__sbuf_out =   1.8000        
+ xi155.n714__vddio1 =   1.8000        
+ xi155.n714__vss1 =  11.1496n       
+ xi155.n715__net1 =  12.8086n       
+ xi155.n715__net17 =   1.8000        
+ xi155.n715__sbuf_out =   1.8000        
+ xi155.n715__vddio1 =   1.8000        
+ xi155.n715__vss1 =  11.1499n       
+ xi155.n716__net1 =  12.8091n       
+ xi155.n716__net17 =   1.8000        
+ xi155.n716__sbuf_out =   1.8000        
+ xi155.n716__vddio1 =   1.8000        
+ xi155.n716__vss1 =  11.1500n       
+ xi155.n717__net1 =  12.8008n       
+ xi155.n717__net17 =   1.8000        
+ xi155.n717__sbuf_out =   1.8000        
+ xi155.n717__vddio1 =   1.8000        
+ xi155.n717__vss1 =  11.1502n       
+ xi155.n718__net1 =  12.8008n       
+ xi155.n718__net17 =   1.8000        
+ xi155.n718__sbuf_out =   1.8000        
+ xi155.n718__vddio1 =   1.8000        
+ xi155.n719__net1 =  12.8003n       
+ xi155.n719__net17 =   1.8000        
+ xi155.n719__sbuf_out =   1.8000        
+ xi155.n719__vddio1 =   1.8000        
+ xi155.n719__vss1 =  11.1517n       
+ xi155.n71__net1 =  12.9993n       
+ xi155.n71__net17 =   1.8000        
+ xi155.n71__net7 =   7.3637n       
+ xi155.n71__sbuf_out =   1.8000        
+ xi155.n71__vddio1 =   1.8000        
+ xi155.n71__vss1 =   2.9095n       
+ xi155.n720__net1 =  12.8017n       
+ xi155.n720__net17 =   1.8000        
+ xi155.n720__sbuf_out =   1.8000        
+ xi155.n720__vddio1 =   1.8000        
+ xi155.n720__vss1 =  11.1385n       
+ xi155.n721__net1 =  12.7905n       
+ xi155.n721__net17 =   1.8000        
+ xi155.n721__sbuf_out =   1.8000        
+ xi155.n721__vddio1 =   1.8000        
+ xi155.n721__vss1 =  11.1628n       
+ xi155.n722__net1 =  12.7896n       
+ xi155.n722__net17 =   1.8000        
+ xi155.n722__sbuf_out =   1.8000        
+ xi155.n722__vddio1 =   1.8000        
+ xi155.n722__vss1 =  11.1628n       
+ xi155.n723__net1 =  12.7891n       
+ xi155.n723__net17 =   1.8000        
+ xi155.n723__sbuf_out =   1.8000        
+ xi155.n723__vddio1 =   1.8000        
+ xi155.n723__vss1 =  11.1644n       
+ xi155.n724__net1 =  12.7896n       
+ xi155.n724__net17 =   1.8000        
+ xi155.n724__sbuf_out =   1.8000        
+ xi155.n724__vddio1 =   1.8000        
+ xi155.n724__vss1 =  11.1644n       
+ xi155.n725__net1 =  12.7808n       
+ xi155.n725__net17 =   1.8000        
+ xi155.n725__sbuf_out =   1.8000        
+ xi155.n725__vddio1 =   1.8000        
+ xi155.n725__vss1 =  11.1658n       
+ xi155.n726__net1 =  12.7808n       
+ xi155.n726__net17 =   1.8000        
+ xi155.n726__sbuf_out =   1.8000        
+ xi155.n726__vss1 =  11.1658n       
+ xi155.n727__net1 =  12.7804n       
+ xi155.n727__net17 =   1.8000        
+ xi155.n727__sbuf_out =   1.8000        
+ xi155.n727__vddio1 =   1.8000        
+ xi155.n727__vss1 =  11.1668n       
+ xi155.n728__net1 =  12.7817n       
+ xi155.n728__net17 =   1.8000        
+ xi155.n728__sbuf_out =   1.8000        
+ xi155.n728__vss1 =  11.1668n       
+ xi155.n729__net1 =  12.7701n       
+ xi155.n729__net17 =   1.8000        
+ xi155.n729__sbuf_out =   1.8000        
+ xi155.n729__vddio1 =   1.8000        
+ xi155.n729__vss1 =  11.1675n       
+ xi155.n72__net1 =  12.9997n       
+ xi155.n72__net17 =   1.8000        
+ xi155.n72__net7 =   7.3625n       
+ xi155.n72__sbuf_out =   1.8000        
+ xi155.n72__vddio1 =   1.8000        
+ xi155.n72__vss1 =   2.9087n       
+ xi155.n730__net1 =  12.7692n       
+ xi155.n730__net17 =   1.8000        
+ xi155.n730__sbuf_out =   1.8000        
+ xi155.n730__vddio1 =   1.8000        
+ xi155.n730__vss1 =  11.1675n       
+ xi155.n731__net1 =  12.7687n       
+ xi155.n731__net17 =   1.8000        
+ xi155.n731__sbuf_out =   1.8000        
+ xi155.n731__vddio1 =   1.8000        
+ xi155.n731__vss1 =  11.1679n       
+ xi155.n732__net1 =  12.7692n       
+ xi155.n732__net17 =   1.8000        
+ xi155.n732__sbuf_out =   1.8000        
+ xi155.n732__vddio1 =   1.8000        
+ xi155.n732__vss1 =  11.1679n       
+ xi155.n733__net1 =  12.7701n       
+ xi155.n733__net17 =   1.8000        
+ xi155.n733__sbuf_out =   1.8000        
+ xi155.n733__vddio1 =   1.8000        
+ xi155.n733__vss1 =  11.1682n       
+ xi155.n734__net1 =  12.7701n       
+ xi155.n734__net17 =   1.8000        
+ xi155.n734__sbuf_out =   1.8000        
+ xi155.n734__vddio1 =   1.8000        
+ xi155.n734__vss1 =  11.1682n       
+ xi155.n735__net1 =  12.7696n       
+ xi155.n735__net17 =   1.8000        
+ xi155.n735__sbuf_out =   1.8000        
+ xi155.n735__vddio1 =   1.8000        
+ xi155.n735__vss1 =  11.0463n       
+ xi155.n736__net1 =  12.7710n       
+ xi155.n736__net17 =   1.8000        
+ xi155.n736__sbuf_out =   1.8000        
+ xi155.n736__vddio1 =   1.8000        
+ xi155.n736__vss1 =  11.0373n       
+ xi155.n737__net1 =  12.7719n       
+ xi155.n737__net17 =   1.8000        
+ xi155.n737__sbuf_out =   1.8000        
+ xi155.n737__vddio1 =   1.8000        
+ xi155.n737__vss1 =  11.0013n       
+ xi155.n738__net1 =  12.7710n       
+ xi155.n738__net17 =   1.8000        
+ xi155.n738__sbuf_out =   1.8000        
+ xi155.n738__vddio1 =   1.8000        
+ xi155.n738__vss1 =  11.0341n       
+ xi155.n739__net1 =  12.7705n       
+ xi155.n739__net17 =   1.8000        
+ xi155.n739__sbuf_out =   1.8000        
+ xi155.n739__vddio1 =   1.8000        
+ xi155.n739__vss1 =  11.0277n       
+ xi155.n73__net1 =  12.9956n       
+ xi155.n73__net17 =   1.8000        
+ xi155.n73__net7 =   7.3606n       
+ xi155.n73__sbuf_out =   1.8000        
+ xi155.n73__vddio1 =   1.8000        
+ xi155.n73__vss1 =   2.9084n       
+ xi155.n740__net1 =  12.7710n       
+ xi155.n740__net17 =   1.8000        
+ xi155.n740__sbuf_out =   1.8000        
+ xi155.n740__vddio1 =   1.8000        
+ xi155.n740__vss1 =  11.0181n       
+ xi155.n741__net1 =  12.7715n       
+ xi155.n741__net17 =   1.8000        
+ xi155.n741__sbuf_out =   1.8000        
+ xi155.n741__vddio1 =   1.8000        
+ xi155.n741__vss1 =  11.0110n       
+ xi155.n742__net1 =  12.7715n       
+ xi155.n742__net17 =   1.8000        
+ xi155.n742__sbuf_out =   1.8000        
+ xi155.n742__vddio1 =   1.8000        
+ xi155.n742__vss1 =  11.0085n       
+ xi155.n743__net1 =  12.7710n       
+ xi155.n743__net17 =   1.8000        
+ xi155.n743__sbuf_out =   1.8000        
+ xi155.n743__vddio1 =   1.8000        
+ xi155.n743__vss1 =  10.9993n       
+ xi155.n744__net1 =  12.7723n       
+ xi155.n744__net17 =   1.8000        
+ xi155.n744__sbuf_out =   1.8000        
+ xi155.n744__vddio1 =   1.8000        
+ xi155.n744__vss1 =  10.9898n       
+ xi155.n745__net1 =  12.7726n       
+ xi155.n745__net17 =   1.8000        
+ xi155.n745__sbuf_out =   1.8000        
+ xi155.n745__vddio1 =   1.8000        
+ xi155.n745__vss1 =  10.9799n       
+ xi155.n746__net1 =  12.7718n       
+ xi155.n746__net17 =   1.8000        
+ xi155.n746__sbuf_out =   1.8000        
+ xi155.n746__vddio1 =   1.8000        
+ xi155.n746__vss1 =  10.9785n       
+ xi155.n747__net1 =  12.7713n       
+ xi155.n747__net17 =   1.8000        
+ xi155.n747__sbuf_out =   1.8000        
+ xi155.n747__vddio1 =   1.8000        
+ xi155.n747__vss1 =  10.9677n       
+ xi155.n748__net1 =  12.7718n       
+ xi155.n748__net17 =   1.8000        
+ xi155.n748__sbuf_out =   1.8000        
+ xi155.n748__vddio1 =   1.8000        
+ xi155.n748__vss1 =  10.9577n       
+ xi155.n749__net1 =  13.0240n       
+ xi155.n749__net17 =   1.8000        
+ xi155.n749__sbuf_out =   1.8000        
+ xi155.n749__vddio1 =   1.8000        
+ xi155.n749__vss1 =  11.0463n       
+ xi155.n74__net1 =  12.9956n       
+ xi155.n74__net17 =   1.8000        
+ xi155.n74__net7 =   7.3581n       
+ xi155.n74__sbuf_out =   1.8000        
+ xi155.n74__vddio1 =   1.8000        
+ xi155.n74__vss1 =   2.9288n       
+ xi155.n750__net1 =  13.0231n       
+ xi155.n750__net17 =   1.8000        
+ xi155.n750__sbuf_out =   1.8000        
+ xi155.n750__vddio1 =   1.8000        
+ xi155.n750__vss1 =  11.0403n       
+ xi155.n751__net1 =  13.0226n       
+ xi155.n751__sbuf_out =   1.8000        
+ xi155.n751__vddio1 =   1.8000        
+ xi155.n751__vss1 =  11.0457n       
+ xi155.n752__net1 =  13.0231n       
+ xi155.n752__net17 =   1.8000        
+ xi155.n752__sbuf_out =   1.8000        
+ xi155.n752__vddio1 =   1.8000        
+ xi155.n752__vss1 =  11.0457n       
+ xi155.n753__net1 =  13.0203n       
+ xi155.n753__net17 =   1.8000        
+ xi155.n753__sbuf_out =   1.8000        
+ xi155.n753__vddio1 =   1.8000        
+ xi155.n753__vss1 =  11.0361n       
+ xi155.n754__net1 =  13.0203n       
+ xi155.n754__net17 =   1.8000        
+ xi155.n754__sbuf_out =   1.8000        
+ xi155.n754__vddio1 =   1.8000        
+ xi155.n754__vss1 =  11.0361n       
+ xi155.n755__net1 =  13.0198n       
+ xi155.n755__sbuf_out =   1.8000        
+ xi155.n755__vddio1 =   1.8000        
+ xi155.n755__vss1 =  11.0265n       
+ xi155.n756__net1 =  13.0212n       
+ xi155.n756__sbuf_out =   1.8000        
+ xi155.n756__vddio1 =   1.8000        
+ xi155.n756__vss1 =  11.0265n       
+ xi155.n757__net1 =  13.0173n       
+ xi155.n757__sbuf_out =   1.8000        
+ xi155.n757__vddio1 =   1.8000        
+ xi155.n757__vss1 =  11.0173n       
+ xi155.n758__net1 =  13.0164n       
+ xi155.n758__sbuf_out =   1.8000        
+ xi155.n758__vddio1 =   1.8000        
+ xi155.n758__vss1 =  11.0173n       
+ xi155.n759__net1 =  13.0159n       
+ xi155.n759__sbuf_out =   1.8000        
+ xi155.n759__vddio1 =   1.8000        
+ xi155.n759__vss1 =  11.0077n       
+ xi155.n75__net1 =  12.9951n       
+ xi155.n75__net17 =   1.8000        
+ xi155.n75__net7 =   7.3549n       
+ xi155.n75__sbuf_out =   1.8000        
+ xi155.n75__vddio1 =   1.8000        
+ xi155.n75__vss1 =   2.9287n       
+ xi155.n760__net1 =  13.0164n       
+ xi155.n760__sbuf_out =   1.8000        
+ xi155.n760__vddio1 =   1.8000        
+ xi155.n760__vss1 =  11.0077n       
+ xi155.n761__net1 =  13.0132n       
+ xi155.n761__sbuf_out =   1.8000        
+ xi155.n761__vddio1 =   1.8000        
+ xi155.n761__vss1 =  10.9979n       
+ xi155.n762__net1 =  13.0132n       
+ xi155.n762__sbuf_out =   1.8000        
+ xi155.n762__vddio1 =   1.8000        
+ xi155.n762__vss1 =  10.9979n       
+ xi155.n763__net1 =  13.0127n       
+ xi155.n763__sbuf_out =   1.8000        
+ xi155.n763__vddio1 =   1.8000        
+ xi155.n763__vss1 =  10.9857n       
+ xi155.n764__net1 =  13.0141n       
+ xi155.n764__sbuf_out =   1.8000        
+ xi155.n764__vddio1 =   1.8000        
+ xi155.n764__vss1 =  10.9857n       
+ xi155.n765__net1 =  13.0095n       
+ xi155.n765__sbuf_out =   1.8000        
+ xi155.n765__vddio1 =   1.8000        
+ xi155.n765__vss1 =  10.8565n       
+ xi155.n766__net1 =  13.0087n       
+ xi155.n766__sbuf_out =   1.8000        
+ xi155.n766__vss1 =  10.8589n       
+ xi155.n767__net1 =  13.0082n       
+ xi155.n767__sbuf_out =   1.8000        
+ xi155.n767__vddio1 =   1.8000        
+ xi155.n767__vss1 =  10.8587n       
+ xi155.n768__net1 =  13.0087n       
+ xi155.n768__sbuf_out =   1.8000        
+ xi155.n768__vddio1 =   1.8000        
+ xi155.n768__vss1 =  10.8581n       
+ xi155.n769__net1 =  13.0050n       
+ xi155.n769__sbuf_out =   1.8000        
+ xi155.n769__vddio1 =   1.8000        
+ xi155.n769__vss1 =  10.8579n       
+ xi155.n76__net1 =  12.9965n       
+ xi155.n76__net17 =   1.8000        
+ xi155.n76__net7 =   7.3511n       
+ xi155.n76__sbuf_out =   1.8000        
+ xi155.n76__vddio1 =   1.8000        
+ xi155.n76__vss1 =   2.9284n       
+ xi155.n770__net1 =  13.0050n       
+ xi155.n770__sbuf_out =   1.8000        
+ xi155.n770__vddio1 =   1.8000        
+ xi155.n770__vss1 =  10.8574n       
+ xi155.n771__net1 =  13.0045n       
+ xi155.n771__sbuf_out =   1.8000        
+ xi155.n771__vddio1 =   1.8000        
+ xi155.n771__vss1 =  10.8564n       
+ xi155.n772__net1 =  13.0059n       
+ xi155.n772__sbuf_out =   1.8000        
+ xi155.n772__vddio1 =   1.8000        
+ xi155.n772__vss1 =  10.8551n       
+ xi155.n773__net1 =  13.0007n       
+ xi155.n773__sbuf_out =   1.8000        
+ xi155.n773__vddio1 =   1.8000        
+ xi155.n773__vss1 =  10.8541n       
+ xi155.n774__net1 =  12.9999n       
+ xi155.n774__sbuf_out =   1.8000        
+ xi155.n774__vddio1 =   1.8000        
+ xi155.n774__vss1 =  10.8534n       
+ xi155.n775__net1 =  12.9994n       
+ xi155.n775__sbuf_out =   1.8000        
+ xi155.n775__vddio1 =   1.8000        
+ xi155.n775__vss1 =  10.8513n       
+ xi155.n776__net1 =  12.9999n       
+ xi155.n776__sbuf_out =   1.8000        
+ xi155.n776__vddio1 =   1.8000        
+ xi155.n776__vss1 =  10.8470n       
+ xi155.n777__net1 =  12.9957n       
+ xi155.n777__sbuf_out =   1.8000        
+ xi155.n777__vddio1 =   1.8000        
+ xi155.n777__vss1 =  10.8769n       
+ xi155.n778__net1 =  12.9957n       
+ xi155.n778__sbuf_out =   1.8000        
+ xi155.n778__vddio1 =   1.8000        
+ xi155.n778__vss1 =  10.8769n       
+ xi155.n779__net1 =  12.9952n       
+ xi155.n779__sbuf_out =   1.8000        
+ xi155.n779__vss1 =  10.8766n       
+ xi155.n77__net1 =  12.9908n       
+ xi155.n77__net17 =   1.8000        
+ xi155.n77__net7 =   7.3467n       
+ xi155.n77__sbuf_out =   1.8000        
+ xi155.n77__vddio1 =   1.8000        
+ xi155.n77__vss1 =   2.9280n       
+ xi155.n780__net1 =  12.9966n       
+ xi155.n780__sbuf_out =   1.8000        
+ xi155.n780__vddio1 =   1.8000        
+ xi155.n780__vss1 =  10.8766n       
+ xi155.n781__net1 =  12.9909n       
+ xi155.n781__sbuf_out =   1.8000        
+ xi155.n781__vddio1 =   1.8000        
+ xi155.n781__vss1 =  10.8761n       
+ xi155.n782__net1 =  12.9900n       
+ xi155.n782__sbuf_out =   1.8000        
+ xi155.n782__vddio1 =   1.8000        
+ xi155.n782__vss1 =  10.8761n       
+ xi155.n783__net1 =  12.9895n       
+ xi155.n783__sbuf_out =   1.8000        
+ xi155.n783__vddio1 =   1.8000        
+ xi155.n783__vss1 =  10.8754n       
+ xi155.n784__net1 =  12.9900n       
+ xi155.n784__sbuf_out =   1.8000        
+ xi155.n784__vddio1 =   1.8000        
+ xi155.n784__vss1 =  10.8754n       
+ xi155.n785__net1 =  12.9854n       
+ xi155.n785__sbuf_out =   1.8000        
+ xi155.n785__vddio1 =   1.8000        
+ xi155.n785__vss1 =  10.8744n       
+ xi155.n786__net1 =  12.9854n       
+ xi155.n786__sbuf_out =   1.8000        
+ xi155.n786__vddio1 =   1.8000        
+ xi155.n786__vss1 =  10.8744n       
+ xi155.n787__net1 =  12.9849n       
+ xi155.n787__sbuf_out =   1.8000        
+ xi155.n787__vddio1 =   1.8000        
+ xi155.n787__vss1 =  10.8731n       
+ xi155.n788__net1 =  12.9863n       
+ xi155.n788__sbuf_out =   1.8000        
+ xi155.n788__vddio1 =   1.8000        
+ xi155.n788__vss1 =  10.8731n       
+ xi155.n789__net1 =  12.9800n       
+ xi155.n789__sbuf_out =   1.8000        
+ xi155.n789__vddio1 =   1.8000        
+ xi155.n789__vss1 =  10.8714n       
+ xi155.n78__net1 =  12.9899n       
+ xi155.n78__net17 =   1.8000        
+ xi155.n78__net7 =   7.3416n       
+ xi155.n78__sbuf_out =   1.8000        
+ xi155.n78__vddio1 =   1.8000        
+ xi155.n78__vss1 =   2.9274n       
+ xi155.n790__net1 =  12.9791n       
+ xi155.n790__sbuf_out =   1.8000        
+ xi155.n790__vddio1 =   1.8000        
+ xi155.n790__vss1 =  10.8714n       
+ xi155.n791__net1 =  12.9786n       
+ xi155.n791__sbuf_out =   1.8000        
+ xi155.n791__vddio1 =   1.8000        
+ xi155.n791__vss1 =  10.8603n       
+ xi155.n792__net1 =  12.9791n       
+ xi155.n792__sbuf_out =   1.8000        
+ xi155.n792__vddio1 =   1.8000        
+ xi155.n792__vss1 =  10.8603n       
+ xi155.n793__net1 =  12.9467n       
+ xi155.n793__sbuf_out =   1.8000        
+ xi155.n793__vddio1 =   1.8000        
+ xi155.n793__vss1 =  10.7378n       
+ xi155.n794__net1 =  12.9472n       
+ xi155.n794__sbuf_out =   1.8000        
+ xi155.n794__vddio1 =   1.8000        
+ xi155.n794__vss1 =  10.7402n       
+ xi155.n795__net1 =  12.9481n       
+ xi155.n795__sbuf_out =   1.8000        
+ xi155.n795__vddio1 =   1.8000        
+ xi155.n795__vss1 =  10.7399n       
+ xi155.n796__net1 =  12.9472n       
+ xi155.n796__sbuf_out =   1.8000        
+ xi155.n796__vddio1 =   1.8000        
+ xi155.n796__vss1 =  10.7394n       
+ xi155.n797__net1 =  12.9398n       
+ xi155.n797__sbuf_out =   1.8000        
+ xi155.n797__vddio1 =   1.8000        
+ xi155.n797__vss1 =  10.7392n       
+ xi155.n798__net1 =  12.9403n       
+ xi155.n798__sbuf_out =   1.8000        
+ xi155.n798__vddio1 =   1.8000        
+ xi155.n798__vss1 =  10.7387n       
+ xi155.n799__net1 =  12.9403n       
+ xi155.n799__sbuf_out =   1.8000        
+ xi155.n799__vddio1 =   1.8000        
+ xi155.n799__vss1 =  10.7377n       
+ xi155.n79__net1 =  12.9894n       
+ xi155.n79__net17 =   1.8000        
+ xi155.n79__net7 =   7.3359n       
+ xi155.n79__sbuf_out =   1.8000        
+ xi155.n79__vddio1 =   1.8000        
+ xi155.n79__vss1 =   2.9177n       
+ xi155.n7__net1 =  12.8190n       
+ xi155.n7__net17 =   1.8000        
+ xi155.n7__net3 =   1.8000        
+ xi155.n7__net7 =   7.3548n       
+ xi155.n7__sbuf_in =  22.4569n       
+ xi155.n7__sbuf_out =   1.8000        
+ xi155.n7__vddio1 =   1.8000        
+ xi155.n7__vss1 = 942.9564p       
+ xi155.n800__net1 =  12.9412n       
+ xi155.n800__sbuf_out =   1.8000        
+ xi155.n800__vddio1 =   1.8000        
+ xi155.n800__vss1 =  10.7364n       
+ xi155.n801__net1 =  12.9343n       
+ xi155.n801__sbuf_out =   1.8000        
+ xi155.n801__vddio1 =   1.8000        
+ xi155.n801__vss1 =  10.7353n       
+ xi155.n802__net1 =  12.9348n       
+ xi155.n802__sbuf_out =   1.8000        
+ xi155.n802__vddio1 =   1.8000        
+ xi155.n802__vss1 =  10.7347n       
+ xi155.n803__net1 =  12.9356n       
+ xi155.n803__sbuf_out =   1.8000        
+ xi155.n803__vddio1 =   1.8000        
+ xi155.n803__vss1 =  10.7326n       
+ xi155.n804__net1 =  12.9348n       
+ xi155.n804__sbuf_out =   1.8000        
+ xi155.n804__vddio1 =   1.8000        
+ xi155.n804__vss1 =  10.7283n       
+ xi155.n805__net1 =  12.9268n       
+ xi155.n805__sbuf_out =   1.8000        
+ xi155.n805__vddio1 =   1.8000        
+ xi155.n805__vss1 =  10.7581n       
+ xi155.n806__net1 =  12.9272n       
+ xi155.n806__sbuf_out =   1.8000        
+ xi155.n806__vddio1 =   1.8000        
+ xi155.n806__vss1 =  10.7581n       
+ xi155.n807__net1 =  12.9272n       
+ xi155.n807__sbuf_out =   1.8000        
+ xi155.n807__vddio1 =   1.8000        
+ xi155.n807__vss1 =  10.7579n       
+ xi155.n808__net1 =  12.9281n       
+ xi155.n808__sbuf_out =   1.8000        
+ xi155.n808__vss1 =  10.7579n       
+ xi155.n809__net1 =  12.9207n       
+ xi155.n809__sbuf_out =   1.8000        
+ xi155.n809__vddio1 =   1.8000        
+ xi155.n809__vss1 =  10.7574n       
+ xi155.n80__net1 =  12.9899n       
+ xi155.n80__net17 =   1.8000        
+ xi155.n80__net7 =   7.3295n       
+ xi155.n80__sbuf_out =   1.8000        
+ xi155.n80__vddio1 =   1.8000        
+ xi155.n810__net1 =  12.9212n       
+ xi155.n810__sbuf_out =   1.8000        
+ xi155.n810__vddio1 =   1.8000        
+ xi155.n810__vss1 =  10.7574n       
+ xi155.n811__net1 =  12.9221n       
+ xi155.n811__sbuf_out =   1.8000        
+ xi155.n811__vddio1 =   1.8000        
+ xi155.n811__vss1 =  10.7567n       
+ xi155.n812__net1 =  12.9212n       
+ xi155.n812__sbuf_out =   1.8000        
+ xi155.n812__vddio1 =   1.8000        
+ xi155.n812__vss1 =  10.7567n       
+ xi155.n813__net1 =  12.9126n       
+ xi155.n813__sbuf_out =   1.8000        
+ xi155.n813__vddio1 =   1.8000        
+ xi155.n813__vss1 =  10.7557n       
+ xi155.n814__net1 =  12.9131n       
+ xi155.n814__sbuf_out =   1.8000        
+ xi155.n814__vddio1 =   1.8000        
+ xi155.n814__vss1 =  10.7557n       
+ xi155.n815__net1 =  12.9131n       
+ xi155.n815__sbuf_out =   1.8000        
+ xi155.n815__vddio1 =   1.8000        
+ xi155.n815__vss1 =  10.7544n       
+ xi155.n816__net1 =  12.9140n       
+ xi155.n816__sbuf_out =   1.8000        
+ xi155.n816__vddio1 =   1.8000        
+ xi155.n816__vss1 =  10.7544n       
+ xi155.n817__net1 =  12.9061n       
+ xi155.n817__sbuf_out =   1.8000        
+ xi155.n817__vddio1 =   1.8000        
+ xi155.n817__vss1 =  10.7527n       
+ xi155.n818__net1 =  12.9066n       
+ xi155.n818__sbuf_out =   1.8000        
+ xi155.n818__vddio1 =   1.8000        
+ xi155.n818__vss1 =  10.7527n       
+ xi155.n819__net1 =  12.9075n       
+ xi155.n819__sbuf_out =   1.8000        
+ xi155.n819__vddio1 =   1.8000        
+ xi155.n819__vss1 =  10.7415n       
+ xi155.n81__net1 =  12.9853n       
+ xi155.n81__net17 =   1.8000        
+ xi155.n81__net7 =   7.3282n       
+ xi155.n81__sbuf_out =   1.8000        
+ xi155.n81__vddio1 =   1.8000        
+ xi155.n81__vss1 =   7.3753n       
+ xi155.n820__net1 =  12.9066n       
+ xi155.n820__sbuf_out =   1.8000        
+ xi155.n820__vddio1 =   1.8000        
+ xi155.n820__vss1 =  10.7415n       
+ xi155.n821__net1 =  12.8974n       
+ xi155.n821__sbuf_out =   1.8000        
+ xi155.n821__vddio1 =   1.8000        
+ xi155.n821__vss1 =  10.6007n       
+ xi155.n822__net1 =  12.8979n       
+ xi155.n822__sbuf_out =   1.8000        
+ xi155.n822__vddio1 =   1.8000        
+ xi155.n822__vss1 =  10.6031n       
+ xi155.n823__net1 =  12.8979n       
+ xi155.n823__sbuf_out =   1.8000        
+ xi155.n823__vddio1 =   1.8000        
+ xi155.n823__vss1 =  10.6029n       
+ xi155.n824__net1 =  12.8988n       
+ xi155.n824__sbuf_out =   1.8000        
+ xi155.n824__vddio1 =   1.8000        
+ xi155.n824__vss1 =  10.6024n       
+ xi155.n825__net1 =  12.8905n       
+ xi155.n825__sbuf_out =   1.8000        
+ xi155.n825__vddio1 =   1.8000        
+ xi155.n825__vss1 =  10.6022n       
+ xi155.n826__net1 =  12.8910n       
+ xi155.n826__sbuf_out =   1.8000        
+ xi155.n826__vddio1 =   1.8000        
+ xi155.n826__vss1 =  10.6017n       
+ xi155.n827__net1 =  12.8918n       
+ xi155.n827__sbuf_out =   1.8000        
+ xi155.n827__vddio1 =   1.8000        
+ xi155.n827__vss1 =  10.6007n       
+ xi155.n828__net1 =  12.8910n       
+ xi155.n828__sbuf_out =   1.8000        
+ xi155.n828__vddio1 =   1.8000        
+ xi155.n828__vss1 =  10.5994n       
+ xi155.n829__net1 =  12.8811n       
+ xi155.n829__sbuf_out =   1.8000        
+ xi155.n829__vddio1 =   1.8000        
+ xi155.n829__vss1 =  10.5983n       
+ xi155.n82__net1 =  12.9853n       
+ xi155.n82__net17 =   1.8000        
+ xi155.n82__net7 =   7.3652n       
+ xi155.n82__sbuf_out =   1.8000        
+ xi155.n82__vddio1 =   1.8000        
+ xi155.n82__vss1 =   7.2009n       
+ xi155.n830__net1 =  12.8816n       
+ xi155.n830__sbuf_out =   1.8000        
+ xi155.n830__vddio1 =   1.8000        
+ xi155.n830__vss1 =  10.5977n       
+ xi155.n831__net1 =  12.8816n       
+ xi155.n831__sbuf_out =   1.8000        
+ xi155.n831__vddio1 =   1.8000        
+ xi155.n831__vss1 =  10.5955n       
+ xi155.n832__net1 =  12.8825n       
+ xi155.n832__sbuf_out =   1.8000        
+ xi155.n832__vddio1 =   1.8000        
+ xi155.n832__vss1 =  10.5913n       
+ xi155.n833__net1 =  12.8737n       
+ xi155.n833__sbuf_out =   1.8000        
+ xi155.n833__vddio1 =   1.8000        
+ xi155.n833__vss1 =  10.6211n       
+ xi155.n834__net1 =  12.8742n       
+ xi155.n834__sbuf_out =   1.8000        
+ xi155.n834__vddio1 =   1.8000        
+ xi155.n834__vss1 =  10.6211n       
+ xi155.n835__net1 =  12.8751n       
+ xi155.n835__sbuf_out =   1.8000        
+ xi155.n835__vddio1 =   1.8000        
+ xi155.n835__vss1 =  10.6209n       
+ xi155.n836__net1 =  12.8742n       
+ xi155.n836__sbuf_out =   1.8000        
+ xi155.n836__vddio1 =   1.8000        
+ xi155.n836__vss1 =  10.6209n       
+ xi155.n837__net1 =  13.0530n       
+ xi155.n837__sbuf_out =   1.8000        
+ xi155.n837__vss1 =  10.6204n       
+ xi155.n838__net1 =  13.0535n       
+ xi155.n838__sbuf_out =   1.8000        
+ xi155.n838__vddio1 =   1.8000        
+ xi155.n838__vss1 =  10.6204n       
+ xi155.n839__net1 =  13.0544n       
+ xi155.n839__sbuf_out =   1.8000        
+ xi155.n839__vddio1 =   1.8000        
+ xi155.n839__vss1 =  10.6196n       
+ xi155.n83__net1 =  12.9848n       
+ xi155.n83__net17 =   1.8000        
+ xi155.n83__net7 =   7.3646n       
+ xi155.n83__sbuf_out =   1.8000        
+ xi155.n83__vddio1 =   1.8000        
+ xi155.n83__vss1 =   7.3717n       
+ xi155.n840__net1 =  13.0535n       
+ xi155.n840__sbuf_out =   1.8000        
+ xi155.n840__vddio1 =   1.8000        
+ xi155.n840__vss1 =  10.6196n       
+ xi155.n841__net1 =  13.0527n       
+ xi155.n841__sbuf_out =   1.8000        
+ xi155.n841__vddio1 =   1.8000        
+ xi155.n841__vss1 =  10.6187n       
+ xi155.n842__net1 =  13.0532n       
+ xi155.n842__sbuf_out =   1.8000        
+ xi155.n842__vddio1 =   1.8000        
+ xi155.n842__vss1 =  10.6187n       
+ xi155.n843__net1 =  13.0532n       
+ xi155.n843__sbuf_out =   1.8000        
+ xi155.n843__vddio1 =   1.8000        
+ xi155.n843__vss1 =  10.6173n       
+ xi155.n844__net1 =  13.0541n       
+ xi155.n844__sbuf_out =   1.8000        
+ xi155.n844__vddio1 =   1.8000        
+ xi155.n844__vss1 =  10.6173n       
+ xi155.n845__net1 =  13.0522n       
+ xi155.n845__sbuf_out =   1.8000        
+ xi155.n845__vddio1 =   1.8000        
+ xi155.n845__vss1 =  10.6156n       
+ xi155.n846__net1 =  13.0527n       
+ xi155.n846__sbuf_out =   1.8000        
+ xi155.n846__vddio1 =   1.8000        
+ xi155.n846__vss1 =  10.6156n       
+ xi155.n847__net1 =  13.0536n       
+ xi155.n847__sbuf_out =   1.8000        
+ xi155.n847__vddio1 =   1.8000        
+ xi155.n847__vss1 =  10.6045n       
+ xi155.n848__net1 =  13.0527n       
+ xi155.n848__sbuf_out =   1.8000        
+ xi155.n848__vddio1 =   1.8000        
+ xi155.n848__vss1 =  10.6045n       
+ xi155.n849__net1 =  13.0513n       
+ xi155.n849__sbuf_out =   1.8000        
+ xi155.n849__vddio1 =   1.8000        
+ xi155.n849__vss1 =  10.4454n       
+ xi155.n84__net1 =  12.9862n       
+ xi155.n84__net17 =   1.8000        
+ xi155.n84__net7 =   7.3637n       
+ xi155.n84__sbuf_out =   1.8000        
+ xi155.n84__vddio1 =   1.8000        
+ xi155.n84__vss1 =   7.3641n       
+ xi155.n850__net1 =  13.0518n       
+ xi155.n850__sbuf_out =   1.8000        
+ xi155.n850__vddio1 =   1.8000        
+ xi155.n850__vss1 =  10.4478n       
+ xi155.n851__net1 =  13.0518n       
+ xi155.n851__sbuf_out =   1.8000        
+ xi155.n851__vddio1 =   1.8000        
+ xi155.n851__vss1 =  10.4476n       
+ xi155.n852__net1 =  13.0527n       
+ xi155.n852__sbuf_out =   1.8000        
+ xi155.n852__vddio1 =   1.8000        
+ xi155.n852__vss1 =  10.4471n       
+ xi155.n853__net1 =  13.0504n       
+ xi155.n853__sbuf_out =   1.8000        
+ xi155.n853__vddio1 =   1.8000        
+ xi155.n853__vss1 =  10.4469n       
+ xi155.n854__net1 =  13.0509n       
+ xi155.n854__sbuf_out =   1.8000        
+ xi155.n854__vddio1 =   1.8000        
+ xi155.n854__vss1 =  10.4463n       
+ xi155.n855__net1 =  13.0518n       
+ xi155.n855__sbuf_out =   1.8000        
+ xi155.n855__vddio1 =   1.8000        
+ xi155.n855__vss1 =  10.4453n       
+ xi155.n856__net1 =  13.0509n       
+ xi155.n856__sbuf_out =   1.8000        
+ xi155.n856__vddio1 =   1.8000        
+ xi155.n856__vss1 =  10.4440n       
+ xi155.n857__net1 =  13.0489n       
+ xi155.n857__sbuf_out =   1.8000        
+ xi155.n857__vddio1 =   1.8000        
+ xi155.n857__vss1 =  10.4430n       
+ xi155.n858__net1 =  13.0494n       
+ xi155.n858__sbuf_out =   1.8000        
+ xi155.n858__vddio1 =   1.8000        
+ xi155.n858__vss1 =  10.4423n       
+ xi155.n859__net1 =  13.0494n       
+ xi155.n859__sbuf_out =   1.8000        
+ xi155.n859__vddio1 =   1.8000        
+ xi155.n859__vss1 =  10.4402n       
+ xi155.n85__net1 =  12.9798n       
+ xi155.n85__net17 =   1.8000        
+ xi155.n85__net7 =   7.3634n       
+ xi155.n85__sbuf_out =   1.8000        
+ xi155.n85__vddio1 =   1.8000        
+ xi155.n85__vss1 =   7.5263n       
+ xi155.n860__net1 =  13.0503n       
+ xi155.n860__sbuf_out =   1.8000        
+ xi155.n860__vddio1 =   1.8000        
+ xi155.n860__vss1 =  10.4360n       
+ xi155.n861__net1 =  13.0475n       
+ xi155.n861__sbuf_out =   1.8000        
+ xi155.n861__vddio1 =   1.8000        
+ xi155.n861__vss1 =  10.4658n       
+ xi155.n862__net1 =  13.0480n       
+ xi155.n862__sbuf_out =   1.8000        
+ xi155.n862__vddio1 =   1.8000        
+ xi155.n862__vss1 =  10.4658n       
+ xi155.n863__net1 =  13.0489n       
+ xi155.n863__sbuf_out =   1.8000        
+ xi155.n863__vddio1 =   1.8000        
+ xi155.n863__vss1 =  10.4656n       
+ xi155.n864__net1 =  13.0480n       
+ xi155.n864__sbuf_out =   1.8000        
+ xi155.n864__vddio1 =   1.8000        
+ xi155.n864__vss1 =  10.4656n       
+ xi155.n865__net1 =  13.0454n       
+ xi155.n865__sbuf_out =   1.8000        
+ xi155.n865__vddio1 =   1.8000        
+ xi155.n865__vss1 =  10.4650n       
+ xi155.n866__net1 =  13.0459n       
+ xi155.n866__sbuf_out =   1.8000        
+ xi155.n866__vss1 =  10.4650n       
+ xi155.n867__net1 =  13.0459n       
+ xi155.n867__sbuf_out =   1.8000        
+ xi155.n867__vddio1 =   1.8000        
+ xi155.n867__vss1 =  10.4643n       
+ xi155.n868__net1 =  13.0468n       
+ xi155.n868__sbuf_out =   1.8000        
+ xi155.n868__vddio1 =   1.8000        
+ xi155.n868__vss1 =  10.4643n       
+ xi155.n869__net1 =  13.0436n       
+ xi155.n869__sbuf_out =   1.8000        
+ xi155.n869__vddio1 =   1.8000        
+ xi155.n869__vss1 =  10.4633n       
+ xi155.n86__net1 =  12.9790n       
+ xi155.n86__net17 =   1.8000        
+ xi155.n86__net7 =   7.3625n       
+ xi155.n86__sbuf_out =   1.8000        
+ xi155.n86__vddio1 =   1.8000        
+ xi155.n86__vss1 =   7.3169n       
+ xi155.n870__net1 =  13.0441n       
+ xi155.n870__sbuf_out =   1.8000        
+ xi155.n870__vddio1 =   1.8000        
+ xi155.n870__vss1 =  10.4633n       
+ xi155.n871__net1 =  13.0449n       
+ xi155.n871__sbuf_out =   1.8000        
+ xi155.n871__vddio1 =   1.8000        
+ xi155.n871__vss1 =  10.4620n       
+ xi155.n872__net1 =  13.0441n       
+ xi155.n872__sbuf_out =   1.8000        
+ xi155.n872__vddio1 =   1.8000        
+ xi155.n872__vss1 =  10.4620n       
+ xi155.n873__net1 =  13.0409n       
+ xi155.n873__sbuf_out =   1.8000        
+ xi155.n873__vddio1 =   1.8000        
+ xi155.n873__vss1 =  10.4603n       
+ xi155.n874__net1 =  13.0414n       
+ xi155.n874__sbuf_out =   1.8000        
+ xi155.n874__vddio1 =   1.8000        
+ xi155.n874__vss1 =  10.4603n       
+ xi155.n875__net1 =  13.0414n       
+ xi155.n875__sbuf_out =   1.8000        
+ xi155.n875__vddio1 =   1.8000        
+ xi155.n875__vss1 =  10.4492n       
+ xi155.n876__net1 =  13.0422n       
+ xi155.n876__sbuf_out =   1.8000        
+ xi155.n876__vddio1 =   1.8000        
+ xi155.n876__vss1 =  10.4492n       
+ xi155.n877__net1 =  13.0386n       
+ xi155.n877__sbuf_out =   1.8000        
+ xi155.n877__vddio1 =   1.8000        
+ xi155.n877__vss1 =  10.2718n       
+ xi155.n878__net1 =  13.0390n       
+ xi155.n878__sbuf_out =   1.8000        
+ xi155.n878__vddio1 =   1.8000        
+ xi155.n878__vss1 =  10.2742n       
+ xi155.n879__net1 =  13.0399n       
+ xi155.n879__sbuf_out =   1.8000        
+ xi155.n879__vddio1 =   1.8000        
+ xi155.n879__vss1 =  10.2740n       
+ xi155.n87__net1 =  12.9785n       
+ xi155.n87__net17 =   1.8000        
+ xi155.n87__net7 =   7.3615n       
+ xi155.n87__sbuf_out =   1.8000        
+ xi155.n87__vss1 =   7.4786n       
+ xi155.n880__net1 =  13.0390n       
+ xi155.n880__sbuf_out =   1.8000        
+ xi155.n880__vddio1 =   1.8000        
+ xi155.n880__vss1 =  10.2735n       
+ xi155.n881__net1 =  12.8284n       
+ xi155.n881__sbuf_out =   1.8000        
+ xi155.n881__vddio1 =   1.8000        
+ xi155.n881__vss1 =  10.2733n       
+ xi155.n882__net1 =  12.8275n       
+ xi155.n882__sbuf_out =   1.8000        
+ xi155.n882__vddio1 =   1.8000        
+ xi155.n882__vss1 =  10.2727n       
+ xi155.n883__net1 =  12.8271n       
+ xi155.n883__sbuf_out =   1.8000        
+ xi155.n883__vddio1 =   1.8000        
+ xi155.n883__vss1 =  10.2718n       
+ xi155.n884__net1 =  12.8275n       
+ xi155.n884__sbuf_out =   1.8000        
+ xi155.n884__vddio1 =   1.8000        
+ xi155.n884__vss1 =  10.2704n       
+ xi155.n885__net1 =  12.8197n       
+ xi155.n885__sbuf_out =   1.8000        
+ xi155.n885__vddio1 =   1.8000        
+ xi155.n885__vss1 =  10.2694n       
+ xi155.n886__net1 =  12.8197n       
+ xi155.n886__sbuf_out =   1.8000        
+ xi155.n886__vddio1 =   1.8000        
+ xi155.n886__vss1 =  10.2687n       
+ xi155.n887__net1 =  12.8192n       
+ xi155.n887__sbuf_out =   1.8000        
+ xi155.n887__vddio1 =   1.8000        
+ xi155.n887__vss1 =  10.2666n       
+ xi155.n888__net1 =  12.8205n       
+ xi155.n888__sbuf_out =   1.8000        
+ xi155.n888__vddio1 =   1.8000        
+ xi155.n888__vss1 =  10.2624n       
+ xi155.n889__net1 =  12.8100n       
+ xi155.n889__sbuf_out =   1.8000        
+ xi155.n889__vddio1 =   1.8000        
+ xi155.n889__vss1 =  10.2922n       
+ xi155.n88__net1 =  12.9790n       
+ xi155.n88__net17 =   1.8000        
+ xi155.n88__net7 =   7.3606n       
+ xi155.n88__sbuf_out =   1.8000        
+ xi155.n88__vddio1 =   1.8000        
+ xi155.n88__vss1 =   7.5265n       
+ xi155.n890__net1 =  12.8091n       
+ xi155.n890__sbuf_out =   1.8000        
+ xi155.n890__vddio1 =   1.8000        
+ xi155.n890__vss1 =  10.2922n       
+ xi155.n891__net1 =  12.8086n       
+ xi155.n891__sbuf_out =   1.8000        
+ xi155.n891__vddio1 =   1.8000        
+ xi155.n891__vss1 =  10.2920n       
+ xi155.n892__net1 =  12.8091n       
+ xi155.n892__sbuf_out =   1.8000        
+ xi155.n892__vddio1 =   1.8000        
+ xi155.n892__vss1 =  10.2920n       
+ xi155.n893__net1 =  12.8008n       
+ xi155.n893__sbuf_out =   1.8000        
+ xi155.n893__vddio1 =   1.8000        
+ xi155.n893__vss1 =  10.2914n       
+ xi155.n894__net1 =  12.8008n       
+ xi155.n894__sbuf_out =   1.8000        
+ xi155.n894__vddio1 =   1.8000        
+ xi155.n894__vss1 =  10.2914n       
+ xi155.n895__net1 =  12.8003n       
+ xi155.n895__sbuf_out =   1.8000        
+ xi155.n895__vddio1 =   1.8000        
+ xi155.n895__vss1 =  10.2907n       
+ xi155.n896__net1 =  12.8017n       
+ xi155.n896__sbuf_out =   1.8000        
+ xi155.n896__vss1 =  10.2907n       
+ xi155.n897__net1 =  12.7905n       
+ xi155.n897__sbuf_out =   1.8000        
+ xi155.n897__vddio1 =   1.8000        
+ xi155.n897__vss1 =  10.2897n       
+ xi155.n898__net1 =  12.7897n       
+ xi155.n898__sbuf_out =   1.8000        
+ xi155.n898__vddio1 =   1.8000        
+ xi155.n898__vss1 =  10.2897n       
+ xi155.n899__net1 =  12.7892n       
+ xi155.n899__sbuf_out =   1.8000        
+ xi155.n899__vddio1 =   1.8000        
+ xi155.n899__vss1 =  10.2884n       
+ xi155.n89__net1 =  12.9472n       
+ xi155.n89__net17 =   1.8000        
+ xi155.n89__net7 =   7.3589n       
+ xi155.n89__sbuf_out =   1.8000        
+ xi155.n89__vddio1 =   1.8000        
+ xi155.n89__vss1 =   7.2668n       
+ xi155.n8__net1 =  12.8204n       
+ xi155.n8__net17 =   1.8000        
+ xi155.n8__net3 =   1.8000        
+ xi155.n8__net7 =   7.3510n       
+ xi155.n8__sbuf_in =  22.4578n       
+ xi155.n8__sbuf_out =   1.8000        
+ xi155.n8__vddio1 =   1.8000        
+ xi155.n8__vss1 = 774.1295p       
+ xi155.n900__net1 =  12.7897n       
+ xi155.n900__sbuf_out =   1.8000        
+ xi155.n900__vddio1 =   1.8000        
+ xi155.n900__vss1 =  10.2884n       
+ xi155.n901__net1 =  12.7809n       
+ xi155.n901__sbuf_out =   1.8000        
+ xi155.n901__vddio1 =   1.8000        
+ xi155.n901__vss1 =  10.2867n       
+ xi155.n902__net1 =  12.7809n       
+ xi155.n902__sbuf_out =   1.8000        
+ xi155.n902__vddio1 =   1.8000        
+ xi155.n902__vss1 =  10.2867n       
+ xi155.n903__net1 =  12.7804n       
+ xi155.n903__sbuf_out =   1.8000        
+ xi155.n903__vddio1 =   1.8000        
+ xi155.n903__vss1 =  10.2756n       
+ xi155.n904__net1 =  12.7818n       
+ xi155.n904__sbuf_out =   1.8000        
+ xi155.n904__vddio1 =   1.8000        
+ xi155.n904__vss1 =  10.2756n       
+ xi155.n905__net1 =  12.7701n       
+ xi155.n905__sbuf_out =   1.8000        
+ xi155.n905__vddio1 =   1.8000        
+ xi155.n905__vss1 =   1.8037n       
+ xi155.n906__net1 =  12.7692n       
+ xi155.n906__sbuf_out =   1.8000        
+ xi155.n906__vddio1 =   1.8000        
+ xi155.n907__net1 =  12.7687n       
+ xi155.n907__sbuf_out =   1.8000        
+ xi155.n907__vddio1 =   1.8000        
+ xi155.n908__net1 =  12.7692n       
+ xi155.n908__sbuf_out =   1.8000        
+ xi155.n908__vddio1 =   1.8000        
+ xi155.n909__net1 =  12.7701n       
+ xi155.n909__sbuf_out =   1.8000        
+ xi155.n909__vddio1 =   1.8000        
+ xi155.n90__net1 =  12.9472n       
+ xi155.n90__net17 =   1.8000        
+ xi155.n90__net7 =   7.3581n       
+ xi155.n90__sbuf_out =   1.8000        
+ xi155.n90__vddio1 =   1.8000        
+ xi155.n90__vss1 =   7.4298n       
+ xi155.n910__net1 =  12.7701n       
+ xi155.n910__sbuf_out =   1.8000        
+ xi155.n910__vddio1 =   1.8000        
+ xi155.n910__vss1 =   2.6050n       
+ xi155.n911__net1 =  12.7696n       
+ xi155.n911__sbuf_out =   1.8000        
+ xi155.n911__vddio1 =   1.8000        
+ xi155.n912__net1 =  12.7710n       
+ xi155.n912__sbuf_out =   1.8000        
+ xi155.n912__vddio1 =   1.8000        
+ xi155.n912__vss1 =   4.1352n       
+ xi155.n913__net1 =  12.7719n       
+ xi155.n913__sbuf_out =   1.8000        
+ xi155.n913__vddio1 =   1.8000        
+ xi155.n914__net1 =  12.7710n       
+ xi155.n914__sbuf_out =   1.8000        
+ xi155.n915__net1 =  12.7705n       
+ xi155.n915__sbuf_out =   1.8000        
+ xi155.n915__vddio1 =   1.8000        
+ xi155.n916__net1 =  12.7710n       
+ xi155.n916__sbuf_out =   1.8000        
+ xi155.n917__net1 =  12.7715n       
+ xi155.n917__sbuf_out =   1.8000        
+ xi155.n918__net1 =  12.7715n       
+ xi155.n918__sbuf_out =   1.8000        
+ xi155.n919__net1 =  12.7710n       
+ xi155.n919__sbuf_out =   1.8000        
+ xi155.n919__vddio1 =   1.8000        
+ xi155.n91__net1 =  12.9481n       
+ xi155.n91__net17 =   1.8000        
+ xi155.n91__net7 =   7.3558n       
+ xi155.n91__sbuf_out =   1.8000        
+ xi155.n91__vddio1 =   1.8000        
+ xi155.n91__vss1 =   7.4787n       
+ xi155.n920__net1 =  12.7724n       
+ xi155.n920__sbuf_out =   1.8000        
+ xi155.n920__vss1 =   4.9029n       
+ xi155.n921__net1 =  12.7727n       
+ xi155.n921__sbuf_out =   1.8000        
+ xi155.n921__vddio1 =   1.8000        
+ xi155.n922__net1 =  12.7718n       
+ xi155.n922__sbuf_out =   1.8000        
+ xi155.n922__vss1 =   7.4536n       
+ xi155.n923__net1 =  12.7713n       
+ xi155.n923__sbuf_out =   1.8000        
+ xi155.n924__net1 =  12.7718n       
+ xi155.n924__sbuf_out =   1.8000        
+ xi155.n924__vddio1 =   1.8000        
+ xi155.n925__net1 =  13.0240n       
+ xi155.n925__sbuf_out =   1.8000        
+ xi155.n925__vddio1 =   1.8000        
+ xi155.n926__net1 =  13.0231n       
+ xi155.n926__sbuf_out =   1.8000        
+ xi155.n926__vddio1 =   1.8000        
+ xi155.n927__net1 =  13.0226n       
+ xi155.n927__sbuf_out =   1.8000        
+ xi155.n927__vddio1 =   1.8000        
+ xi155.n928__net1 =  13.0231n       
+ xi155.n928__sbuf_out =   1.8000        
+ xi155.n929__net1 =  13.0203n       
+ xi155.n929__sbuf_out =   1.8000        
+ xi155.n929__vddio1 =   1.8000        
+ xi155.n92__net1 =  12.9472n       
+ xi155.n92__net17 =   1.8000        
+ xi155.n92__net7 =   7.3549n       
+ xi155.n92__sbuf_out =   1.8000        
+ xi155.n92__vddio1 =   1.8000        
+ xi155.n92__vss1 =   7.2548n       
+ xi155.n930__net1 =  13.0203n       
+ xi155.n930__sbuf_out =   1.8000        
+ xi155.n931__net1 =  13.0198n       
+ xi155.n931__sbuf_out =   1.8000        
+ xi155.n931__vddio1 =   1.8000        
+ xi155.n932__net1 =  13.0212n       
+ xi155.n932__sbuf_out =   1.8000        
+ xi155.n933__net1 =  13.0173n       
+ xi155.n933__sbuf_out =   1.8000        
+ xi155.n934__net1 =  13.0164n       
+ xi155.n934__sbuf_out =   1.8000        
+ xi155.n934__vddio1 =   1.8000        
+ xi155.n935__net1 =  13.0159n       
+ xi155.n935__sbuf_out =   1.8000        
+ xi155.n935__vddio1 =   1.8000        
+ xi155.n936__net1 =  13.0164n       
+ xi155.n936__sbuf_out =   1.8000        
+ xi155.n936__vddio1 =   1.8000        
+ xi155.n937__net1 =  13.0132n       
+ xi155.n937__sbuf_out =   1.8000        
+ xi155.n937__vddio1 =   1.8000        
+ xi155.n938__net1 =  13.0132n       
+ xi155.n938__sbuf_out =   1.8000        
+ xi155.n938__vss1 =   7.7438n       
+ xi155.n939__net1 =  13.0127n       
+ xi155.n939__sbuf_out =   1.8000        
+ xi155.n93__net1 =  12.9403n       
+ xi155.n93__net17 =   1.8000        
+ xi155.n93__net7 =   7.3520n       
+ xi155.n93__sbuf_out =   1.8000        
+ xi155.n93__vddio1 =   1.8000        
+ xi155.n93__vss1 =   7.2184n       
+ xi155.n940__net1 =  13.0141n       
+ xi155.n940__sbuf_out =   1.8000        
+ xi155.n940__vddio1 =   1.8000        
+ xi155.n941__net1 =  13.0096n       
+ xi155.n941__sbuf_out =   1.8000        
+ xi155.n941__vddio1 =   1.8000        
+ xi155.n942__net1 =  13.0087n       
+ xi155.n942__sbuf_out =   1.8000        
+ xi155.n942__vddio1 =   1.8000        
+ xi155.n943__net1 =  13.0082n       
+ xi155.n943__sbuf_out =   1.8000        
+ xi155.n943__vddio1 =   1.8000        
+ xi155.n944__net1 =  13.0087n       
+ xi155.n944__sbuf_out =   1.8000        
+ xi155.n945__net1 =  13.0050n       
+ xi155.n945__sbuf_out =   1.8000        
+ xi155.n946__net1 =  13.0050n       
+ xi155.n946__sbuf_out =   1.8000        
+ xi155.n946__vddio1 =   1.8000        
+ xi155.n947__net1 =  13.0045n       
+ xi155.n947__sbuf_out =   1.8000        
+ xi155.n947__vddio1 =   1.8000        
+ xi155.n948__net1 =  13.0059n       
+ xi155.n948__sbuf_out =   1.8000        
+ xi155.n948__vddio1 =   1.8000        
+ xi155.n949__net1 =  13.0008n       
+ xi155.n949__sbuf_out =   1.8000        
+ xi155.n949__vddio1 =   1.8000        
+ xi155.n94__net1 =  12.9403n       
+ xi155.n94__net17 =   1.8000        
+ xi155.n94__net7 =   7.3511n       
+ xi155.n94__sbuf_out =   1.8000        
+ xi155.n94__vddio1 =   1.8000        
+ xi155.n94__vss1 =   7.3827n       
+ xi155.n950__net1 =  12.9999n       
+ xi155.n950__sbuf_out =   1.8000        
+ xi155.n951__net1 =  12.9994n       
+ xi155.n951__sbuf_out =   1.8000        
+ xi155.n952__net1 =  12.9999n       
+ xi155.n952__sbuf_out =   1.8000        
+ xi155.n952__vddio1 =   1.8000        
+ xi155.n953__net1 =  12.9957n       
+ xi155.n953__sbuf_out =   1.8000        
+ xi155.n953__vddio1 =   1.8000        
+ xi155.n954__net1 =  12.9957n       
+ xi155.n954__sbuf_out =   1.8000        
+ xi155.n954__vddio1 =   1.8000        
+ xi155.n955__net1 =  12.9952n       
+ xi155.n955__sbuf_out =   1.8000        
+ xi155.n955__vddio1 =   1.8000        
+ xi155.n956__net1 =  12.9966n       
+ xi155.n956__sbuf_out =   1.8000        
+ xi155.n956__vddio1 =   1.8000        
+ xi155.n957__net1 =  12.9909n       
+ xi155.n957__sbuf_out =   1.8000        
+ xi155.n958__net1 =  12.9900n       
+ xi155.n958__sbuf_out =   1.8000        
+ xi155.n959__net1 =  12.9895n       
+ xi155.n959__sbuf_out =   1.8000        
+ xi155.n95__net1 =  12.9403n       
+ xi155.n95__net17 =   1.8000        
+ xi155.n95__net7 =   7.3476n       
+ xi155.n95__sbuf_out =   1.8000        
+ xi155.n95__vddio1 =   1.8000        
+ xi155.n95__vss1 =   7.4299n       
+ xi155.n960__net1 =  12.9900n       
+ xi155.n960__sbuf_out =   1.8000        
+ xi155.n961__net1 =  12.9854n       
+ xi155.n961__sbuf_out =   1.8000        
+ xi155.n962__net1 =  12.9854n       
+ xi155.n962__sbuf_out =   1.8000        
+ xi155.n963__net1 =  12.9849n       
+ xi155.n963__sbuf_out =   1.8000        
+ xi155.n964__net1 =  12.9863n       
+ xi155.n964__sbuf_out =   1.8000        
+ xi155.n965__net1 =  12.9800n       
+ xi155.n965__sbuf_out =   1.8000        
+ xi155.n966__net1 =  12.9791n       
+ xi155.n966__sbuf_out =   1.8000        
+ xi155.n967__net1 =  12.9786n       
+ xi155.n967__sbuf_out =   1.8000        
+ xi155.n968__net1 =  12.9791n       
+ xi155.n968__sbuf_out =   1.8000        
+ xi155.n969__net1 =  12.9467n       
+ xi155.n969__sbuf_out =   1.8000        
+ xi155.n96__net1 =  12.9412n       
+ xi155.n96__net17 =   1.8000        
+ xi155.n96__net7 =   7.3467n       
+ xi155.n96__sbuf_out =   1.8000        
+ xi155.n96__vddio1 =   1.8000        
+ xi155.n96__vss1 =   7.1683n       
+ xi155.n970__net1 =  12.9472n       
+ xi155.n970__sbuf_out =   1.8000        
+ xi155.n971__net1 =  12.9481n       
+ xi155.n971__sbuf_out =   1.8000        
+ xi155.n972__net1 =  12.9472n       
+ xi155.n972__sbuf_out =   1.8000        
+ xi155.n973__net1 =  12.9398n       
+ xi155.n973__sbuf_out =   1.8000        
+ xi155.n974__net1 =  12.9403n       
+ xi155.n974__sbuf_out =   1.8000        
+ xi155.n975__net1 =  12.9403n       
+ xi155.n975__sbuf_out =   1.8000        
+ xi155.n976__net1 =  12.9412n       
+ xi155.n976__sbuf_out =   1.8000        
+ xi155.n977__net1 =  12.9343n       
+ xi155.n977__sbuf_out =   1.8000        
+ xi155.n978__net1 =  12.9347n       
+ xi155.n978__sbuf_out =   1.8000        
+ xi155.n979__net1 =  12.9356n       
+ xi155.n979__sbuf_out =   1.8000        
+ xi155.n97__net1 =  12.9347n       
+ xi155.n97__net17 =   1.8000        
+ xi155.n97__net7 =   7.3425n       
+ xi155.n97__sbuf_out =   1.8000        
+ xi155.n97__vddio1 =   1.8000        
+ xi155.n97__vss1 =   7.3340n       
+ xi155.n980__net1 =  12.9347n       
+ xi155.n980__sbuf_out =   1.8000        
+ xi155.n981__net1 =  12.9267n       
+ xi155.n981__sbuf_out =   1.8000        
+ xi155.n982__net1 =  12.9272n       
+ xi155.n982__sbuf_out =   1.8000        
+ xi155.n983__net1 =  12.9272n       
+ xi155.n983__sbuf_out =   1.8000        
+ xi155.n984__net1 =  12.9281n       
+ xi155.n984__sbuf_out =   1.8000        
+ xi155.n985__net1 =  12.9207n       
+ xi155.n985__sbuf_out =   1.8000        
+ xi155.n986__net1 =  12.9212n       
+ xi155.n986__sbuf_out =   1.8000        
+ xi155.n987__net1 =  12.9221n       
+ xi155.n987__sbuf_out =   1.8000        
+ xi155.n988__net1 =  12.9212n       
+ xi155.n988__sbuf_out =   1.8000        
+ xi155.n989__net1 =  12.9126n       
+ xi155.n989__sbuf_out =   1.8000        
+ xi155.n98__net1 =  12.9348n       
+ xi155.n98__net17 =   1.8000        
+ xi155.n98__net7 =   7.3416n       
+ xi155.n98__sbuf_out =   1.8000        
+ xi155.n98__vddio1 =   1.8000        
+ xi155.n98__vss1 =   7.3827n       
+ xi155.n990__net1 =  12.9131n       
+ xi155.n990__sbuf_out =   1.8000        
+ xi155.n991__net1 =  12.9131n       
+ xi155.n991__sbuf_out =   1.8000        
+ xi155.n992__net1 =  12.9140n       
+ xi155.n992__sbuf_out =   1.8000        
+ xi155.n993__net1 =  12.9061n       
+ xi155.n993__sbuf_out =   1.8000        
+ xi155.n994__net1 =  12.9066n       
+ xi155.n994__sbuf_out =   1.8000        
+ xi155.n995__net1 =  12.9075n       
+ xi155.n995__sbuf_out =   1.8000        
+ xi155.n996__net1 =  12.9066n       
+ xi155.n996__sbuf_out =   1.8000        
+ xi155.n997__net1 =  12.8974n       
+ xi155.n997__sbuf_out =   1.8000        
+ xi155.n998__net1 =  12.8979n       
+ xi155.n998__sbuf_out =   1.8000        
+ xi155.n999__net1 =  12.8979n       
+ xi155.n999__sbuf_out =   1.8000        
+ xi155.n99__net1 =  12.9357n       
+ xi155.n99__net17 =   1.8000        
+ xi155.n99__net7 =   7.3368n       
+ xi155.n99__sbuf_out =   1.8000        
+ xi155.n99__vddio1 =   1.8000        
+ xi155.n99__vss1 =   7.1154n       
+ xi155.n9__net1 =  12.8099n       
+ xi155.n9__net17 =   1.8000        
+ xi155.n9__net3 =   1.8000        
+ xi155.n9__net7 =   7.3466n       
+ xi155.n9__sbuf_in =  22.4556n       
+ xi155.n9__sbuf_out =   1.8000        
+ xi155.n9__vddio1 =   1.8000        
+ xi155.n9__vss1 = 671.7682p       
+ xi155.net1 =  12.8283n       
+ xi155.net17 =   1.8000        
+ xi155.net3 =   1.8000        
+ xi155.net7 =   7.3642n       
+ xi154.n1000__net1 =  12.8988n       
+ xi154.n1000__sbuf_out =   1.8000        
+ xi154.n1001__net1 =  12.8905n       
+ xi154.n1001__sbuf_out =   1.8000        
+ xi154.n1002__net1 =  12.8909n       
+ xi154.n1002__sbuf_out =   1.8000        
+ xi154.n1003__net1 =  12.8918n       
+ xi154.n1003__sbuf_out =   1.8000        
+ xi154.n1004__net1 =  12.8909n       
+ xi154.n1004__sbuf_out =   1.8000        
+ xi154.n1005__net1 =  12.8811n       
+ xi154.n1005__sbuf_out =   1.8000        
+ xi154.n1006__net1 =  12.8816n       
+ xi154.n1006__sbuf_out =   1.8000        
+ xi154.n1007__net1 =  12.8816n       
+ xi154.n1007__sbuf_out =   1.8000        
+ xi154.n1008__net1 =  12.8825n       
+ xi154.n1008__sbuf_out =   1.8000        
+ xi154.n1009__net1 =  12.8737n       
+ xi154.n1009__sbuf_out =   1.8000        
+ xi154.n100__net1 =  12.9348n       
+ xi154.n100__net17 =   1.8000        
+ xi154.n100__net7 =   7.3359n       
+ xi154.n100__sbuf_out =   1.8000        
+ xi154.n100__vddio1 =   1.8000        
+ xi154.n100__vss1 =   7.2826n       
+ xi154.n1010__net1 =  12.8742n       
+ xi154.n1010__sbuf_out =   1.8000        
+ xi154.n1011__net1 =  12.8751n       
+ xi154.n1011__sbuf_out =   1.8000        
+ xi154.n1012__net1 =  12.8742n       
+ xi154.n1012__sbuf_out =   1.8000        
+ xi154.n1013__net1 =  13.0530n       
+ xi154.n1013__sbuf_out =   1.8000        
+ xi154.n1014__net1 =  13.0535n       
+ xi154.n1014__sbuf_out =   1.8000        
+ xi154.n1015__net1 =  13.0543n       
+ xi154.n1015__sbuf_out =   1.8000        
+ xi154.n1016__net1 =  13.0535n       
+ xi154.n1016__sbuf_out =   1.8000        
+ xi154.n1017__net1 =  13.0527n       
+ xi154.n1017__sbuf_out =   1.8000        
+ xi154.n1018__net1 =  13.0532n       
+ xi154.n1018__sbuf_out =   1.8000        
+ xi154.n1019__net1 =  13.0532n       
+ xi154.n1019__sbuf_out =   1.8000        
+ xi154.n101__net1 =  12.9272n       
+ xi154.n101__net17 =   1.8000        
+ xi154.n101__net7 =   7.3304n       
+ xi154.n101__sbuf_out =   1.8000        
+ xi154.n101__vddio1 =   1.8000        
+ xi154.n101__vss1 =   7.3341n       
+ xi154.n1020__net1 =  13.0541n       
+ xi154.n1020__sbuf_out =   1.8000        
+ xi154.n1021__net1 =  13.0522n       
+ xi154.n1021__sbuf_out =   1.8000        
+ xi154.n1022__net1 =  13.0527n       
+ xi154.n1022__sbuf_out =   1.8000        
+ xi154.n1023__net1 =  13.0536n       
+ xi154.n1023__sbuf_out =   1.8000        
+ xi154.n1024__net1 =  13.0527n       
+ xi154.n1024__sbuf_out =   1.8000        
+ xi154.n1025__net1 =  13.0513n       
+ xi154.n1025__sbuf_out =   1.8000        
+ xi154.n1026__net1 =  13.0518n       
+ xi154.n1026__sbuf_out =   1.8000        
+ xi154.n1027__net1 =  13.0518n       
+ xi154.n1027__sbuf_out =   1.8000        
+ xi154.n1028__net1 =  13.0527n       
+ xi154.n1028__sbuf_out =   1.8000        
+ xi154.n1029__net1 =  13.0504n       
+ xi154.n1029__sbuf_out =   1.8000        
+ xi154.n102__net1 =  12.9273n       
+ xi154.n102__net17 =   1.8000        
+ xi154.n102__net7 =   7.3295n       
+ xi154.n102__sbuf_out =   1.8000        
+ xi154.n102__vddio1 =   1.8000        
+ xi154.n102__vss1 =   7.0787n       
+ xi154.n1030__net1 =  13.0509n       
+ xi154.n1030__sbuf_out =   1.8000        
+ xi154.n1031__net1 =  13.0518n       
+ xi154.n1031__sbuf_out =   1.8000        
+ xi154.n1032__net1 =  13.0509n       
+ xi154.n1032__sbuf_out =   1.8000        
+ xi154.n1033__net1 =  13.0489n       
+ xi154.n1033__sbuf_out =   1.8000        
+ xi154.n1034__net1 =  13.0494n       
+ xi154.n1034__sbuf_out =   1.8000        
+ xi154.n1035__net1 =  13.0494n       
+ xi154.n1035__sbuf_out =   1.8000        
+ xi154.n1036__net1 =  13.0503n       
+ xi154.n1036__sbuf_out =   1.8000        
+ xi154.n1037__net1 =  13.0475n       
+ xi154.n1037__sbuf_out =   1.8000        
+ xi154.n1038__net1 =  13.0480n       
+ xi154.n1038__sbuf_out =   1.8000        
+ xi154.n1039__net1 =  13.0489n       
+ xi154.n1039__sbuf_out =   1.8000        
+ xi154.n103__net1 =  12.9273n       
+ xi154.n103__net17 =   1.8000        
+ xi154.n103__net7 =   7.3654n       
+ xi154.n103__sbuf_out =   1.8000        
+ xi154.n103__vddio1 =   1.8000        
+ xi154.n103__vss1 =   7.0551n       
+ xi154.n1040__net1 =  13.0480n       
+ xi154.n1040__sbuf_out =   1.8000        
+ xi154.n1041__net1 =  13.0454n       
+ xi154.n1041__sbuf_out =   1.8000        
+ xi154.n1042__net1 =  13.0459n       
+ xi154.n1042__sbuf_out =   1.8000        
+ xi154.n1043__net1 =  13.0459n       
+ xi154.n1043__sbuf_out =   1.8000        
+ xi154.n1044__net1 =  13.0468n       
+ xi154.n1044__sbuf_out =   1.8000        
+ xi154.n1045__net1 =  13.0436n       
+ xi154.n1045__sbuf_out =   1.8000        
+ xi154.n1046__net1 =  13.0440n       
+ xi154.n1046__sbuf_out =   1.8000        
+ xi154.n1047__net1 =  13.0449n       
+ xi154.n1047__sbuf_out =   1.8000        
+ xi154.n1048__net1 =  13.0440n       
+ xi154.n1048__sbuf_out =   1.8000        
+ xi154.n1049__net1 =  13.0409n       
+ xi154.n1049__sbuf_out =   1.8000        
+ xi154.n104__net1 =  12.9282n       
+ xi154.n104__net17 =   1.8000        
+ xi154.n104__net7 =   7.3645n       
+ xi154.n104__sbuf_out =   1.8000        
+ xi154.n104__vddio1 =   1.8000        
+ xi154.n104__vss1 =   7.2240n       
+ xi154.n1050__net1 =  13.0413n       
+ xi154.n1050__sbuf_out =   1.8000        
+ xi154.n1051__net1 =  13.0413n       
+ xi154.n1051__sbuf_out =   1.8000        
+ xi154.n1052__net1 =  13.0422n       
+ xi154.n1052__sbuf_out =   1.8000        
+ xi154.n1053__net1 =  13.0385n       
+ xi154.n1053__sbuf_out =   1.8000        
+ xi154.n1054__net1 =  13.0390n       
+ xi154.n1054__sbuf_out =   1.8000        
+ xi154.n1055__net1 =  13.0399n       
+ xi154.n1055__sbuf_out =   1.8000        
+ xi154.n1056__net1 =  13.0390n       
+ xi154.n1056__sbuf_out =   1.8000        
+ xi154.n1057__net1 =  12.8284n       
+ xi154.n1057__sbuf_out =   1.8000        
+ xi154.n1058__net1 =  12.8276n       
+ xi154.n1058__sbuf_out =   1.8000        
+ xi154.n1059__net1 =  12.8271n       
+ xi154.n1059__sbuf_out =   1.8000        
+ xi154.n105__net1 =  12.9212n       
+ xi154.n105__net17 =   1.8000        
+ xi154.n105__net7 =   7.3640n       
+ xi154.n105__sbuf_out =   1.8000        
+ xi154.n105__vddio1 =   1.8000        
+ xi154.n105__vss1 =   7.2826n       
+ xi154.n1060__net1 =  12.8276n       
+ xi154.n1060__sbuf_out =   1.8000        
+ xi154.n1061__net1 =  12.8197n       
+ xi154.n1061__sbuf_out =   1.8000        
+ xi154.n1062__net1 =  12.8197n       
+ xi154.n1062__sbuf_out =   1.8000        
+ xi154.n1063__net1 =  12.8192n       
+ xi154.n1063__sbuf_out =   1.8000        
+ xi154.n1064__net1 =  12.8206n       
+ xi154.n1064__sbuf_out =   1.8000        
+ xi154.n1065__net1 =  12.8100n       
+ xi154.n1065__sbuf_out =   1.8000        
+ xi154.n1066__net1 =  12.8091n       
+ xi154.n1066__sbuf_out =   1.8000        
+ xi154.n1067__net1 =  12.8087n       
+ xi154.n1067__sbuf_out =   1.8000        
+ xi154.n1068__net1 =  12.8091n       
+ xi154.n1068__sbuf_out =   1.8000        
+ xi154.n1069__net1 =  12.8008n       
+ xi154.n1069__sbuf_out =   1.8000        
+ xi154.n106__net1 =  12.9212n       
+ xi154.n106__net17 =   1.8000        
+ xi154.n106__net7 =   7.3627n       
+ xi154.n106__sbuf_out =   1.8000        
+ xi154.n106__vddio1 =   1.8000        
+ xi154.n106__vss1 =   6.9844n       
+ xi154.n1070__net1 =  12.8008n       
+ xi154.n1070__sbuf_out =   1.8000        
+ xi154.n1071__net1 =  12.8003n       
+ xi154.n1071__sbuf_out =   1.8000        
+ xi154.n1072__net1 =  12.8017n       
+ xi154.n1072__sbuf_out =   1.8000        
+ xi154.n1073__net1 =  12.7906n       
+ xi154.n1073__sbuf_out =   1.8000        
+ xi154.n1074__net1 =  12.7897n       
+ xi154.n1074__sbuf_out =   1.8000        
+ xi154.n1075__net1 =  12.7892n       
+ xi154.n1075__sbuf_out =   1.8000        
+ xi154.n1076__net1 =  12.7897n       
+ xi154.n1076__sbuf_out =   1.8000        
+ xi154.n1077__net1 =  12.7809n       
+ xi154.n1077__sbuf_out =   1.8000        
+ xi154.n1078__net1 =  12.7809n       
+ xi154.n1078__sbuf_out =   1.8000        
+ xi154.n1079__net1 =  12.7804n       
+ xi154.n1079__sbuf_out =   1.8000        
+ xi154.n107__net1 =  12.9221n       
+ xi154.n107__net17 =   1.8000        
+ xi154.n107__net7 =   7.3608n       
+ xi154.n107__sbuf_out =   1.8000        
+ xi154.n107__vddio1 =   1.8000        
+ xi154.n107__vss1 =   7.0712n       
+ xi154.n1080__net1 =  12.7818n       
+ xi154.n1080__sbuf_out =   1.8000        
+ xi154.n1081__net1 =  12.7701n       
+ xi154.n1081__sbuf_out =   1.8000        
+ xi154.n1082__net1 =  12.7692n       
+ xi154.n1082__sbuf_out =   1.8000        
+ xi154.n1083__net1 =  12.7687n       
+ xi154.n1083__sbuf_out =   1.8000        
+ xi154.n1084__net1 =  12.7692n       
+ xi154.n1084__sbuf_out =   1.8000        
+ xi154.n1085__net1 =  12.7701n       
+ xi154.n1085__sbuf_out =   1.8000        
+ xi154.n1086__net1 =  12.7701n       
+ xi154.n1086__sbuf_out =   1.8000        
+ xi154.n1087__net1 =  12.7697n       
+ xi154.n1087__sbuf_out =   1.8000        
+ xi154.n1088__net1 =  12.7710n       
+ xi154.n1088__sbuf_out =   1.8000        
+ xi154.n1089__net1 =  12.7719n       
+ xi154.n1089__sbuf_out =   1.8000        
+ xi154.n108__net1 =  12.9212n       
+ xi154.n108__net17 =   1.8000        
+ xi154.n108__net7 =   7.3583n       
+ xi154.n108__sbuf_out =   1.8000        
+ xi154.n108__vddio1 =   1.8000        
+ xi154.n108__vss1 =   7.2241n       
+ xi154.n1090__net1 =  12.7710n       
+ xi154.n1090__sbuf_out =   1.8000        
+ xi154.n1091__net1 =  12.7706n       
+ xi154.n1091__sbuf_out =   1.8000        
+ xi154.n1092__net1 =  12.7710n       
+ xi154.n1092__sbuf_out =   1.8000        
+ xi154.n1093__net1 =  12.7715n       
+ xi154.n1093__sbuf_out =   1.8000        
+ xi154.n1094__net1 =  12.7715n       
+ xi154.n1094__sbuf_out =   1.8000        
+ xi154.n1095__net1 =  12.7710n       
+ xi154.n1095__sbuf_out =   1.8000        
+ xi154.n1096__net1 =  12.7724n       
+ xi154.n1096__sbuf_out =   1.8000        
+ xi154.n1097__net1 =  12.7727n       
+ xi154.n1097__sbuf_out =   1.8000        
+ xi154.n1098__net1 =  12.7718n       
+ xi154.n1098__sbuf_out =   1.8000        
+ xi154.n1099__net1 =  12.7713n       
+ xi154.n1099__sbuf_out =   1.8000        
+ xi154.n109__net1 =  12.9131n       
+ xi154.n109__net17 =   1.8000        
+ xi154.n109__net7 =   7.3551n       
+ xi154.n109__sbuf_out =   1.8000        
+ xi154.n109__vss1 =   6.9637n       
+ xi154.n10__net1 =  12.8090n       
+ xi154.n10__net17 =   1.8000        
+ xi154.n10__net3 =   1.8000        
+ xi154.n10__net7 =   7.3415n       
+ xi154.n10__sbuf_in =  22.4565n       
+ xi154.n10__sbuf_out =   1.8000        
+ xi154.n10__vddio1 =   1.8000        
+ xi154.n10__vss1 = 594.1147p       
+ xi154.n1100__net1 =  12.7718n       
+ xi154.n1100__sbuf_out =   1.8000        
+ xi154.n1101__net1 =  13.0240n       
+ xi154.n1101__sbuf_out =   1.8000        
+ xi154.n1102__net1 =  13.0231n       
+ xi154.n1102__sbuf_out =   1.8000        
+ xi154.n1103__net1 =  13.0226n       
+ xi154.n1103__sbuf_out =   1.8000        
+ xi154.n1104__net1 =  13.0231n       
+ xi154.n1104__sbuf_out =   1.8000        
+ xi154.n1105__net1 =  13.0203n       
+ xi154.n1105__sbuf_out =   1.8000        
+ xi154.n1106__net1 =  13.0203n       
+ xi154.n1106__sbuf_out =   1.8000        
+ xi154.n1107__net1 =  13.0199n       
+ xi154.n1107__sbuf_out =   1.8000        
+ xi154.n1108__net1 =  13.0212n       
+ xi154.n1108__sbuf_out =   1.8000        
+ xi154.n1109__net1 =  13.0173n       
+ xi154.n1109__sbuf_out =   1.8000        
+ xi154.n110__net1 =  12.9131n       
+ xi154.n110__net17 =   1.8000        
+ xi154.n110__net7 =   7.3513n       
+ xi154.n110__sbuf_out =   1.8000        
+ xi154.n110__vddio1 =   1.8000        
+ xi154.n110__vss1 =   7.0713n       
+ xi154.n1110__net1 =  13.0164n       
+ xi154.n1110__sbuf_out =   1.8000        
+ xi154.n1111__net1 =  13.0160n       
+ xi154.n1111__sbuf_out =   1.8000        
+ xi154.n1112__net1 =  13.0164n       
+ xi154.n1112__sbuf_out =   1.8000        
+ xi154.n1113__net1 =  13.0132n       
+ xi154.n1113__sbuf_out =   1.8000        
+ xi154.n1114__net1 =  13.0132n       
+ xi154.n1114__sbuf_out =   1.8000        
+ xi154.n1115__net1 =  13.0127n       
+ xi154.n1115__sbuf_out =   1.8000        
+ xi154.n1116__net1 =  13.0141n       
+ xi154.n1116__sbuf_out =   1.8000        
+ xi154.n1117__net1 =  13.0096n       
+ xi154.n1117__sbuf_out =   1.8000        
+ xi154.n1118__net1 =  13.0087n       
+ xi154.n1118__sbuf_out =   1.8000        
+ xi154.n1119__net1 =  13.0082n       
+ xi154.n1119__sbuf_out =   1.8000        
+ xi154.n111__net1 =  12.9131n       
+ xi154.n111__net17 =   1.8000        
+ xi154.n111__net7 =   7.3469n       
+ xi154.n111__sbuf_out =   1.8000        
+ xi154.n111__vddio1 =   1.8000        
+ xi154.n111__vss1 =   6.3816n       
+ xi154.n1120__net1 =  13.0087n       
+ xi154.n1120__sbuf_out =   1.8000        
+ xi154.n1121__net1 =  13.0050n       
+ xi154.n1121__sbuf_out =   1.8000        
+ xi154.n1122__net1 =  13.0050n       
+ xi154.n1122__sbuf_out =   1.8000        
+ xi154.n1123__net1 =  13.0045n       
+ xi154.n1123__sbuf_out =   1.8000        
+ xi154.n1124__net1 =  13.0059n       
+ xi154.n1124__sbuf_out =   1.8000        
+ xi154.n1125__net1 =  13.0008n       
+ xi154.n1125__sbuf_out =   1.8000        
+ xi154.n1126__net1 =  12.9999n       
+ xi154.n1126__sbuf_out =   1.8000        
+ xi154.n1127__net1 =  12.9994n       
+ xi154.n1127__sbuf_out =   1.8000        
+ xi154.n1128__net1 =  12.9999n       
+ xi154.n1128__sbuf_out =   1.8000        
+ xi154.n1129__net1 =  12.9957n       
+ xi154.n1129__sbuf_out =   1.8000        
+ xi154.n112__net1 =  12.9140n       
+ xi154.n112__net17 =   1.8000        
+ xi154.n112__net7 =   7.3418n       
+ xi154.n112__sbuf_out =   1.8000        
+ xi154.n112__vddio1 =   1.8000        
+ xi154.n112__vss1 =   6.4067n       
+ xi154.n1130__net1 =  12.9957n       
+ xi154.n1130__sbuf_out =   1.8000        
+ xi154.n1131__net1 =  12.9953n       
+ xi154.n1131__sbuf_out =   1.8000        
+ xi154.n1132__net1 =  12.9967n       
+ xi154.n1132__sbuf_out =   1.8000        
+ xi154.n1133__net1 =  12.9909n       
+ xi154.n1133__sbuf_out =   1.8000        
+ xi154.n1134__net1 =  12.9900n       
+ xi154.n1134__sbuf_out =   1.8000        
+ xi154.n1135__net1 =  12.9896n       
+ xi154.n1135__sbuf_out =   1.8000        
+ xi154.n1136__net1 =  12.9900n       
+ xi154.n1136__sbuf_out =   1.8000        
+ xi154.n1137__net1 =  12.9854n       
+ xi154.n1137__sbuf_out =   1.8000        
+ xi154.n1138__net1 =  12.9854n       
+ xi154.n1138__sbuf_out =   1.8000        
+ xi154.n1139__net1 =  12.9849n       
+ xi154.n1139__sbuf_out =   1.8000        
+ xi154.n113__net1 =  12.9066n       
+ xi154.n113__net17 =   1.8000        
+ xi154.n113__net7 =   7.3362n       
+ xi154.n113__sbuf_out =   1.8000        
+ xi154.n113__vddio1 =   1.8000        
+ xi154.n113__vss1 =   6.4045n       
+ xi154.n1140__net1 =  12.9863n       
+ xi154.n1140__sbuf_out =   1.8000        
+ xi154.n1141__net1 =  12.9800n       
+ xi154.n1141__sbuf_out =   1.8000        
+ xi154.n1142__net1 =  12.9791n       
+ xi154.n1142__sbuf_out =   1.8000        
+ xi154.n1143__net1 =  12.9786n       
+ xi154.n1143__sbuf_out =   1.8000        
+ xi154.n1144__net1 =  12.9791n       
+ xi154.n1144__sbuf_out =   1.8000        
+ xi154.n1145__net1 =  12.9467n       
+ xi154.n1145__sbuf_out =   1.8000        
+ xi154.n1146__net1 =  12.9472n       
+ xi154.n1146__sbuf_out =   1.8000        
+ xi154.n1147__net1 =  12.9481n       
+ xi154.n1147__sbuf_out =   1.8000        
+ xi154.n1148__net1 =  12.9472n       
+ xi154.n1148__sbuf_out =   1.8000        
+ xi154.n1149__net1 =  12.9398n       
+ xi154.n1149__sbuf_out =   1.8000        
+ xi154.n114__net1 =  12.9066n       
+ xi154.n114__net17 =   1.8000        
+ xi154.n114__net7 =   7.3298n       
+ xi154.n114__sbuf_out =   1.8000        
+ xi154.n114__vddio1 =   1.8000        
+ xi154.n114__vss1 =   6.3989n       
+ xi154.n1150__net1 =  12.9403n       
+ xi154.n1150__sbuf_out =   1.8000        
+ xi154.n1151__net1 =  12.9403n       
+ xi154.n1151__sbuf_out =   1.8000        
+ xi154.n1152__net1 =  12.9412n       
+ xi154.n1152__sbuf_out =   1.8000        
+ xi154.n1153__net1 =  12.9342n       
+ xi154.n1153__sbuf_out =   1.8000        
+ xi154.n1154__net1 =  12.9347n       
+ xi154.n1154__sbuf_out =   1.8000        
+ xi154.n1155__net1 =  12.9356n       
+ xi154.n1155__sbuf_out =   1.8000        
+ xi154.n1156__net1 =  12.9347n       
+ xi154.n1156__sbuf_out =   1.8000        
+ xi154.n1157__net1 =  12.9267n       
+ xi154.n1157__sbuf_out =   1.8000        
+ xi154.n1158__net1 =  12.9272n       
+ xi154.n1158__sbuf_out =   1.8000        
+ xi154.n1159__net1 =  12.9272n       
+ xi154.n1159__sbuf_out =   1.8000        
+ xi154.n115__net1 =  12.9075n       
+ xi154.n115__net17 =   1.8000        
+ xi154.n115__net7 =   7.3284n       
+ xi154.n115__sbuf_out =   1.8000        
+ xi154.n115__vddio1 =   1.8000        
+ xi154.n115__vss1 =   6.3970n       
+ xi154.n1160__net1 =  12.9281n       
+ xi154.n1160__sbuf_out =   1.8000        
+ xi154.n1161__net1 =  12.9207n       
+ xi154.n1161__sbuf_out =   1.8000        
+ xi154.n1162__net1 =  12.9212n       
+ xi154.n1162__sbuf_out =   1.8000        
+ xi154.n1163__net1 =  12.9221n       
+ xi154.n1163__sbuf_out =   1.8000        
+ xi154.n1164__net1 =  12.9212n       
+ xi154.n1164__sbuf_out =   1.8000        
+ xi154.n1165__net1 =  12.9126n       
+ xi154.n1165__sbuf_out =   1.8000        
+ xi154.n1166__net1 =  12.9131n       
+ xi154.n1166__sbuf_out =   1.8000        
+ xi154.n1167__net1 =  12.9131n       
+ xi154.n1167__sbuf_out =   1.8000        
+ xi154.n1168__net1 =  12.9140n       
+ xi154.n1168__sbuf_out =   1.8000        
+ xi154.n1169__net1 =  12.9061n       
+ xi154.n1169__sbuf_out =   1.8000        
+ xi154.n116__net1 =  12.9066n       
+ xi154.n116__net17 =   1.8000        
+ xi154.n116__net7 =   7.3645n       
+ xi154.n116__sbuf_out =   1.8000        
+ xi154.n116__vddio1 =   1.8000        
+ xi154.n116__vss1 =   6.3914n       
+ xi154.n1170__net1 =  12.9066n       
+ xi154.n1170__sbuf_out =   1.8000        
+ xi154.n1171__net1 =  12.9075n       
+ xi154.n1171__sbuf_out =   1.8000        
+ xi154.n1172__net1 =  12.9066n       
+ xi154.n1172__sbuf_out =   1.8000        
+ xi154.n1173__net1 =  12.8974n       
+ xi154.n1173__sbuf_out =   1.8000        
+ xi154.n1174__net1 =  12.8979n       
+ xi154.n1174__sbuf_out =   1.8000        
+ xi154.n1175__net1 =  12.8979n       
+ xi154.n1175__sbuf_out =   1.8000        
+ xi154.n1176__net1 =  12.8988n       
+ xi154.n1176__sbuf_out =   1.8000        
+ xi154.n1177__net1 =  12.8904n       
+ xi154.n1177__sbuf_out =   1.8000        
+ xi154.n1178__net1 =  12.8909n       
+ xi154.n1178__sbuf_out =   1.8000        
+ xi154.n1179__net1 =  12.8918n       
+ xi154.n1179__sbuf_out =   1.8000        
+ xi154.n117__net1 =  12.8979n       
+ xi154.n117__net17 =   1.8000        
+ xi154.n117__net7 =   7.3640n       
+ xi154.n117__sbuf_out =   1.8000        
+ xi154.n117__vddio1 =   1.8000        
+ xi154.n117__vss1 =   6.3810n       
+ xi154.n1180__net1 =  12.8909n       
+ xi154.n1180__sbuf_out =   1.8000        
+ xi154.n1181__net1 =  12.8811n       
+ xi154.n1181__sbuf_out =   1.8000        
+ xi154.n1182__net1 =  12.8816n       
+ xi154.n1182__sbuf_out =   1.8000        
+ xi154.n1183__net1 =  12.8816n       
+ xi154.n1183__sbuf_out =   1.8000        
+ xi154.n1184__net1 =  12.8825n       
+ xi154.n1184__sbuf_out =   1.8000        
+ xi154.n1185__net1 =  12.8737n       
+ xi154.n1185__sbuf_out =   1.8000        
+ xi154.n1186__net1 =  12.8742n       
+ xi154.n1186__sbuf_out =   1.8000        
+ xi154.n1187__net1 =  12.8751n       
+ xi154.n1187__sbuf_out =   1.8000        
+ xi154.n1188__net1 =  12.8742n       
+ xi154.n1188__sbuf_out =   1.8000        
+ xi154.n1189__net1 =  13.0530n       
+ xi154.n1189__sbuf_out =   1.8000        
+ xi154.n118__net1 =  12.8979n       
+ xi154.n118__net17 =   1.8000        
+ xi154.n118__net7 =   7.3648n       
+ xi154.n118__sbuf_out =   1.8000        
+ xi154.n118__vddio1 =   1.8000        
+ xi154.n118__vss1 =   6.3674n       
+ xi154.n1190__net1 =  13.0534n       
+ xi154.n1190__sbuf_out =   1.8000        
+ xi154.n1191__net1 =  13.0543n       
+ xi154.n1191__sbuf_out =   1.8000        
+ xi154.n1192__net1 =  13.0534n       
+ xi154.n1192__sbuf_out =   1.8000        
+ xi154.n1193__net1 =  13.0527n       
+ xi154.n1193__sbuf_out =   1.8000        
+ xi154.n1194__net1 =  13.0531n       
+ xi154.n1194__sbuf_out =   1.8000        
+ xi154.n1195__net1 =  13.0531n       
+ xi154.n1195__sbuf_out =   1.8000        
+ xi154.n1196__net1 =  13.0540n       
+ xi154.n1196__sbuf_out =   1.8000        
+ xi154.n1197__net1 =  13.0522n       
+ xi154.n1197__sbuf_out =   1.8000        
+ xi154.n1198__net1 =  13.0527n       
+ xi154.n1198__sbuf_out =   1.8000        
+ xi154.n1199__net1 =  13.0536n       
+ xi154.n1199__sbuf_out =   1.8000        
+ xi154.n119__net1 =  12.8979n       
+ xi154.n119__net17 =   1.8000        
+ xi154.n119__net7 =   7.3627n       
+ xi154.n119__sbuf_out =   1.8000        
+ xi154.n119__vddio1 =   1.8000        
+ xi154.n119__vss1 =   6.3562n       
+ xi154.n11__net1 =  12.8085n       
+ xi154.n11__net17 =   1.8000        
+ xi154.n11__net3 =   1.8000        
+ xi154.n11__net7 =   7.3358n       
+ xi154.n11__sbuf_out =   1.8000        
+ xi154.n11__vddio1 =   1.8000        
+ xi154.n11__vss1 = 400.8865p       
+ xi154.n1200__net1 =  13.0527n       
+ xi154.n1200__sbuf_out =   1.8000        
+ xi154.n1201__net1 =  13.0513n       
+ xi154.n1201__sbuf_out =   1.8000        
+ xi154.n1202__net1 =  13.0518n       
+ xi154.n1202__sbuf_out =   1.8000        
+ xi154.n1203__net1 =  13.0518n       
+ xi154.n1203__sbuf_out =   1.8000        
+ xi154.n1204__net1 =  13.0527n       
+ xi154.n1204__sbuf_out =   1.8000        
+ xi154.n1205__net1 =  13.0504n       
+ xi154.n1205__sbuf_out =   1.8000        
+ xi154.n1206__net1 =  13.0509n       
+ xi154.n1206__sbuf_out =   1.8000        
+ xi154.n1207__net1 =  13.0517n       
+ xi154.n1207__sbuf_out =   1.8000        
+ xi154.n1208__net1 =  13.0509n       
+ xi154.n1208__sbuf_out =   1.8000        
+ xi154.n1209__net1 =  13.0489n       
+ xi154.n1209__sbuf_out =   1.8000        
+ xi154.n120__net1 =  12.8988n       
+ xi154.n120__net17 =   1.8000        
+ xi154.n120__net7 =   7.3636n       
+ xi154.n120__sbuf_out =   1.8000        
+ xi154.n120__vddio1 =   1.8000        
+ xi154.n120__vss1 =   6.3495n       
+ xi154.n1210__net1 =  13.0494n       
+ xi154.n1210__sbuf_out =   1.8000        
+ xi154.n1211__net1 =  13.0494n       
+ xi154.n1211__sbuf_out =   1.8000        
+ xi154.n1212__net1 =  13.0503n       
+ xi154.n1212__sbuf_out =   1.8000        
+ xi154.n1213__net1 =  13.0475n       
+ xi154.n1213__sbuf_out =   1.8000        
+ xi154.n1214__net1 =  13.0480n       
+ xi154.n1214__sbuf_out =   1.8000        
+ xi154.n1215__net1 =  13.0489n       
+ xi154.n1215__sbuf_out =   1.8000        
+ xi154.n1216__net1 =  13.0480n       
+ xi154.n1216__sbuf_out =   1.8000        
+ xi154.n1217__net1 =  13.0454n       
+ xi154.n1217__sbuf_out =   1.8000        
+ xi154.n1218__net1 =  13.0459n       
+ xi154.n1218__sbuf_out =   1.8000        
+ xi154.n1219__net1 =  13.0459n       
+ xi154.n1219__sbuf_out =   1.8000        
+ xi154.n121__net1 =  12.8909n       
+ xi154.n121__net17 =   1.8000        
+ xi154.n121__net7 =   7.3608n       
+ xi154.n121__sbuf_out =   1.8000        
+ xi154.n121__vddio1 =   1.8000        
+ xi154.n121__vss1 =   6.3269n       
+ xi154.n1220__net1 =  13.0468n       
+ xi154.n1220__sbuf_out =   1.8000        
+ xi154.n1221__net1 =  13.0436n       
+ xi154.n1221__sbuf_out =   1.8000        
+ xi154.n1222__net1 =  13.0440n       
+ xi154.n1222__sbuf_out =   1.8000        
+ xi154.n1223__net1 =  13.0449n       
+ xi154.n1223__sbuf_out =   1.8000        
+ xi154.n1224__net1 =  13.0440n       
+ xi154.n1224__sbuf_out =   1.8000        
+ xi154.n1225__net1 =  13.0408n       
+ xi154.n1225__sbuf_out =   1.8000        
+ xi154.n1226__net1 =  13.0413n       
+ xi154.n1226__sbuf_out =   1.8000        
+ xi154.n1227__net1 =  13.0413n       
+ xi154.n1227__sbuf_out =   1.8000        
+ xi154.n1228__net1 =  13.0422n       
+ xi154.n1228__sbuf_out =   1.8000        
+ xi154.n1229__net1 =  13.0385n       
+ xi154.n1229__sbuf_out =   1.8000        
+ xi154.n122__net1 =  12.8910n       
+ xi154.n122__net17 =   1.8000        
+ xi154.n122__net7 =   7.3617n       
+ xi154.n122__sbuf_out =   1.8000        
+ xi154.n122__vddio1 =   1.8000        
+ xi154.n122__vss1 =   6.2826n       
+ xi154.n1230__net1 =  13.0390n       
+ xi154.n1230__sbuf_out =   1.8000        
+ xi154.n1231__net1 =  13.0399n       
+ xi154.n1231__sbuf_out =   1.8000        
+ xi154.n1232__net1 =  13.0390n       
+ xi154.n1232__sbuf_out =   1.8000        
+ xi154.n1233__net1 =  12.8285n       
+ xi154.n1233__sbuf_out =   1.8000        
+ xi154.n1234__net1 =  12.8276n       
+ xi154.n1234__sbuf_out =   1.8000        
+ xi154.n1235__net1 =  12.8271n       
+ xi154.n1235__sbuf_out =   1.8000        
+ xi154.n1236__net1 =  12.8276n       
+ xi154.n1236__sbuf_out =   1.8000        
+ xi154.n1237__net1 =  12.8197n       
+ xi154.n1237__sbuf_out =   1.8000        
+ xi154.n1238__net1 =  12.8197n       
+ xi154.n1238__sbuf_out =   1.8000        
+ xi154.n1239__net1 =  12.8192n       
+ xi154.n1239__sbuf_out =   1.8000        
+ xi154.n123__net1 =  12.8919n       
+ xi154.n123__net17 =   1.8000        
+ xi154.n123__net7 =   7.3583n       
+ xi154.n123__sbuf_out =   1.8000        
+ xi154.n123__vddio1 =   1.8000        
+ xi154.n123__vss1 =   6.5964n       
+ xi154.n1240__net1 =  12.8206n       
+ xi154.n1240__sbuf_out =   1.8000        
+ xi154.n1241__net1 =  12.8100n       
+ xi154.n1241__sbuf_out =   1.8000        
+ xi154.n1242__net1 =  12.8092n       
+ xi154.n1242__sbuf_out =   1.8000        
+ xi154.n1243__net1 =  12.8087n       
+ xi154.n1243__sbuf_out =   1.8000        
+ xi154.n1244__net1 =  12.8092n       
+ xi154.n1244__sbuf_out =   1.8000        
+ xi154.n1245__net1 =  12.8008n       
+ xi154.n1245__sbuf_out =   1.8000        
+ xi154.n1246__net1 =  12.8008n       
+ xi154.n1246__sbuf_out =   1.8000        
+ xi154.n1247__net1 =  12.8004n       
+ xi154.n1247__sbuf_out =   1.8000        
+ xi154.n1248__net1 =  12.8017n       
+ xi154.n1248__sbuf_out =   1.8000        
+ xi154.n1249__net1 =  12.7906n       
+ xi154.n1249__sbuf_out =   1.8000        
+ xi154.n124__net1 =  12.8910n       
+ xi154.n124__net17 =   1.8000        
+ xi154.n124__net7 =   7.3592n       
+ xi154.n124__sbuf_out =   1.8000        
+ xi154.n124__vddio1 =   1.8000        
+ xi154.n124__vss1 =   6.5966n       
+ xi154.n1250__net1 =  12.7897n       
+ xi154.n1250__sbuf_out =   1.8000        
+ xi154.n1251__net1 =  12.7892n       
+ xi154.n1251__sbuf_out =   1.8000        
+ xi154.n1252__net1 =  12.7897n       
+ xi154.n1252__sbuf_out =   1.8000        
+ xi154.n1253__net1 =  12.7809n       
+ xi154.n1253__sbuf_out =   1.8000        
+ xi154.n1254__net1 =  12.7809n       
+ xi154.n1254__sbuf_out =   1.8000        
+ xi154.n1255__net1 =  12.7804n       
+ xi154.n1255__sbuf_out =   1.8000        
+ xi154.n1256__net1 =  12.7818n       
+ xi154.n1256__sbuf_out =   1.8000        
+ xi154.n1257__net1 =  12.7701n       
+ xi154.n1257__sbuf_out =   1.8000        
+ xi154.n1258__net1 =  12.7692n       
+ xi154.n1258__sbuf_out =   1.8000        
+ xi154.n1259__net1 =  12.7688n       
+ xi154.n1259__sbuf_out =   1.8000        
+ xi154.n125__net1 =  12.8816n       
+ xi154.n125__net17 =   1.8000        
+ xi154.n125__net7 =   7.3551n       
+ xi154.n125__sbuf_out =   1.8000        
+ xi154.n125__vddio1 =   1.8000        
+ xi154.n125__vss1 =   6.5920n       
+ xi154.n1260__net1 =  12.7692n       
+ xi154.n1260__sbuf_out =   1.8000        
+ xi154.n1261__net1 =  12.7702n       
+ xi154.n1261__sbuf_out =   1.8000        
+ xi154.n1262__net1 =  12.7702n       
+ xi154.n1262__sbuf_out =   1.8000        
+ xi154.n1263__net1 =  12.7697n       
+ xi154.n1263__sbuf_out =   1.8000        
+ xi154.n1264__net1 =  12.7711n       
+ xi154.n1264__sbuf_out =   1.8000        
+ xi154.n1265__net1 =  12.7719n       
+ xi154.n1265__sbuf_out =   1.8000        
+ xi154.n1266__net1 =  12.7711n       
+ xi154.n1266__sbuf_out =   1.8000        
+ xi154.n1267__net1 =  12.7706n       
+ xi154.n1267__sbuf_out =   1.8000        
+ xi154.n1268__net1 =  12.7711n       
+ xi154.n1268__sbuf_out =   1.8000        
+ xi154.n1269__net1 =  12.7715n       
+ xi154.n1269__sbuf_out =   1.8000        
+ xi154.n126__net1 =  12.8816n       
+ xi154.n126__net17 =   1.8000        
+ xi154.n126__net7 =   7.3560n       
+ xi154.n126__sbuf_out =   1.8000        
+ xi154.n126__vddio1 =   1.8000        
+ xi154.n126__vss1 =   6.5921n       
+ xi154.n1270__net1 =  12.7715n       
+ xi154.n1270__sbuf_out =   1.8000        
+ xi154.n1271__net1 =  12.7710n       
+ xi154.n1271__sbuf_out =   1.8000        
+ xi154.n1272__net1 =  12.7724n       
+ xi154.n1272__sbuf_out =   1.8000        
+ xi154.n1273__net1 =  12.7727n       
+ xi154.n1273__sbuf_out =   1.8000        
+ xi154.n1274__net1 =  12.7718n       
+ xi154.n1274__sbuf_out =   1.8000        
+ xi154.n1275__net1 =  12.7713n       
+ xi154.n1275__sbuf_out =   1.8000        
+ xi154.n1276__net1 =  12.7718n       
+ xi154.n1276__sbuf_out =   1.8000        
+ xi154.n1277__net1 =  13.0240n       
+ xi154.n1277__sbuf_out =   1.8000        
+ xi154.n1278__net1 =  13.0231n       
+ xi154.n1278__sbuf_out =   1.8000        
+ xi154.n1279__net1 =  13.0227n       
+ xi154.n1279__sbuf_out =   1.8000        
+ xi154.n127__net1 =  12.8816n       
+ xi154.n127__net17 =   1.8000        
+ xi154.n127__net7 =   7.3513n       
+ xi154.n127__sbuf_out =   1.8000        
+ xi154.n127__vddio1 =   1.8000        
+ xi154.n127__vss1 =   6.5864n       
+ xi154.n1280__net1 =  13.0231n       
+ xi154.n1280__sbuf_out =   1.8000        
+ xi154.n1281__net1 =  13.0204n       
+ xi154.n1281__sbuf_out =   1.8000        
+ xi154.n1282__net1 =  13.0204n       
+ xi154.n1282__sbuf_out =   1.8000        
+ xi154.n1283__net1 =  13.0199n       
+ xi154.n1283__sbuf_out =   1.8000        
+ xi154.n1284__net1 =  13.0213n       
+ xi154.n1284__sbuf_out =   1.8000        
+ xi154.n1285__net1 =  13.0173n       
+ xi154.n1285__sbuf_out =   1.8000        
+ xi154.n1286__net1 =  13.0165n       
+ xi154.n1286__sbuf_out =   1.8000        
+ xi154.n1287__net1 =  13.0160n       
+ xi154.n1287__sbuf_out =   1.8000        
+ xi154.n1288__net1 =  13.0165n       
+ xi154.n1288__sbuf_out =   1.8000        
+ xi154.n1289__net1 =  13.0132n       
+ xi154.n1289__sbuf_out =   1.8000        
+ xi154.n128__net1 =  12.8825n       
+ xi154.n128__net17 =   1.8000        
+ xi154.n128__net7 =   7.3522n       
+ xi154.n128__sbuf_out =   1.8000        
+ xi154.n128__vddio1 =   1.8000        
+ xi154.n128__vss1 =   6.5865n       
+ xi154.n1290__net1 =  13.0132n       
+ xi154.n1290__sbuf_out =   1.8000        
+ xi154.n1291__net1 =  13.0127n       
+ xi154.n1291__sbuf_out =   1.8000        
+ xi154.n1292__net1 =  13.0141n       
+ xi154.n1292__sbuf_out =   1.8000        
+ xi154.n1293__net1 =  13.0096n       
+ xi154.n1293__sbuf_out =   1.8000        
+ xi154.n1294__net1 =  13.0087n       
+ xi154.n1294__sbuf_out =   1.8000        
+ xi154.n1295__net1 =  13.0082n       
+ xi154.n1295__sbuf_out =   1.8000        
+ xi154.n1296__net1 =  13.0087n       
+ xi154.n1296__sbuf_out =   1.8000        
+ xi154.n1297__net1 =  13.0050n       
+ xi154.n1297__sbuf_out =   1.8000        
+ xi154.n1298__net1 =  13.0050n       
+ xi154.n1298__sbuf_out =   1.8000        
+ xi154.n1299__net1 =  13.0045n       
+ xi154.n1299__sbuf_out =   1.8000        
+ xi154.n129__net1 =  12.8742n       
+ xi154.n129__net17 =   1.8000        
+ xi154.n129__net7 =   7.3469n       
+ xi154.n129__sbuf_out =   1.8000        
+ xi154.n129__vddio1 =   1.8000        
+ xi154.n129__vss1 =   6.5790n       
+ xi154.n12__net1 =  12.8090n       
+ xi154.n12__net17 =   1.8000        
+ xi154.n12__net3 =   1.8000        
+ xi154.n12__net7 =   7.3294n       
+ xi154.n12__sbuf_out =   1.8000        
+ xi154.n12__vddio1 =   1.8000        
+ xi154.n12__vss1 = 121.8668p       
+ xi154.n1300__net1 =  13.0059n       
+ xi154.n1300__sbuf_out =   1.8000        
+ xi154.n1301__net1 =  13.0008n       
+ xi154.n1301__sbuf_out =   1.8000        
+ xi154.n1302__net1 =  12.9999n       
+ xi154.n1302__sbuf_out =   1.8000        
+ xi154.n1303__net1 =  12.9994n       
+ xi154.n1303__sbuf_out =   1.8000        
+ xi154.n1304__net1 =  12.9999n       
+ xi154.n1304__sbuf_out =   1.8000        
+ xi154.n1305__net1 =  12.9958n       
+ xi154.n1305__sbuf_out =   1.8000        
+ xi154.n1306__net1 =  12.9958n       
+ xi154.n1306__sbuf_out =   1.8000        
+ xi154.n1307__net1 =  12.9953n       
+ xi154.n1307__sbuf_out =   1.8000        
+ xi154.n1308__net1 =  12.9967n       
+ xi154.n1308__sbuf_out =   1.8000        
+ xi154.n1309__net1 =  12.9909n       
+ xi154.n1309__sbuf_out =   1.8000        
+ xi154.n130__net1 =  12.8742n       
+ xi154.n130__net17 =   1.8000        
+ xi154.n130__net7 =   7.3478n       
+ xi154.n130__sbuf_out =   1.8000        
+ xi154.n130__vddio1 =   1.8000        
+ xi154.n130__vss1 =   6.5791n       
+ xi154.n1310__net1 =  12.9901n       
+ xi154.n1310__sbuf_out =   1.8000        
+ xi154.n1311__net1 =  12.9896n       
+ xi154.n1311__sbuf_out =   1.8000        
+ xi154.n1312__net1 =  12.9901n       
+ xi154.n1312__sbuf_out =   1.8000        
+ xi154.n1313__net1 =  12.9854n       
+ xi154.n1313__sbuf_out =   1.8000        
+ xi154.n1314__net1 =  12.9854n       
+ xi154.n1314__sbuf_out =   1.8000        
+ xi154.n1315__net1 =  12.9850n       
+ xi154.n1315__sbuf_out =   1.8000        
+ xi154.n1316__net1 =  12.9863n       
+ xi154.n1316__sbuf_out =   1.8000        
+ xi154.n1317__net1 =  12.9800n       
+ xi154.n1317__sbuf_out =   1.8000        
+ xi154.n1318__net1 =  12.9791n       
+ xi154.n1318__sbuf_out =   1.8000        
+ xi154.n1319__net1 =  12.9786n       
+ xi154.n1319__sbuf_out =   1.8000        
+ xi154.n131__net1 =  12.8751n       
+ xi154.n131__net17 =   1.8000        
+ xi154.n131__net7 =   7.3418n       
+ xi154.n131__sbuf_out =   1.8000        
+ xi154.n131__vddio1 =   1.8000        
+ xi154.n131__vss1 =   6.5687n       
+ xi154.n1320__net1 =  12.9791n       
+ xi154.n1320__sbuf_out =   1.8000        
+ xi154.n1321__net1 =  12.9467n       
+ xi154.n1321__sbuf_out =   1.8000        
+ xi154.n1322__net1 =  12.9472n       
+ xi154.n1322__sbuf_out =   1.8000        
+ xi154.n1323__net1 =  12.9481n       
+ xi154.n1323__sbuf_out =   1.8000        
+ xi154.n1324__net1 =  12.9472n       
+ xi154.n1324__sbuf_out =   1.8000        
+ xi154.n1325__net1 =  12.9398n       
+ xi154.n1325__sbuf_out =   1.8000        
+ xi154.n1326__net1 =  12.9402n       
+ xi154.n1326__sbuf_out =   1.8000        
+ xi154.n1327__net1 =  12.9402n       
+ xi154.n1327__sbuf_out =   1.8000        
+ xi154.n1328__net1 =  12.9411n       
+ xi154.n1328__sbuf_out =   1.8000        
+ xi154.n1329__net1 =  12.9342n       
+ xi154.n1329__sbuf_out =   1.8000        
+ xi154.n132__net1 =  12.8742n       
+ xi154.n132__net17 =   1.8000        
+ xi154.n132__net7 =   7.3427n       
+ xi154.n132__sbuf_out =   1.8000        
+ xi154.n132__vddio1 =   1.8000        
+ xi154.n132__vss1 =   6.5688n       
+ xi154.n1330__net1 =  12.9347n       
+ xi154.n1330__sbuf_out =   1.8000        
+ xi154.n1331__net1 =  12.9356n       
+ xi154.n1331__sbuf_out =   1.8000        
+ xi154.n1332__net1 =  12.9347n       
+ xi154.n1332__sbuf_out =   1.8000        
+ xi154.n1333__net1 =  12.9267n       
+ xi154.n1333__sbuf_out =   1.8000        
+ xi154.n1334__net1 =  12.9272n       
+ xi154.n1334__sbuf_out =   1.8000        
+ xi154.n1335__net1 =  12.9272n       
+ xi154.n1335__sbuf_out =   1.8000        
+ xi154.n1336__net1 =  12.9281n       
+ xi154.n1336__sbuf_out =   1.8000        
+ xi154.n1337__net1 =  12.9207n       
+ xi154.n1337__sbuf_out =   1.8000        
+ xi154.n1338__net1 =  12.9212n       
+ xi154.n1338__sbuf_out =   1.8000        
+ xi154.n1339__net1 =  12.9221n       
+ xi154.n1339__sbuf_out =   1.8000        
+ xi154.n133__net1 =  13.0535n       
+ xi154.n133__net17 =   1.8000        
+ xi154.n133__net7 =   7.3362n       
+ xi154.n133__sbuf_out =   1.8000        
+ xi154.n133__vddio1 =   1.8000        
+ xi154.n133__vss1 =   6.5554n       
+ xi154.n1340__net1 =  12.9212n       
+ xi154.n1340__sbuf_out =   1.8000        
+ xi154.n1341__net1 =  12.9126n       
+ xi154.n1341__sbuf_out =   1.8000        
+ xi154.n1342__net1 =  12.9131n       
+ xi154.n1342__sbuf_out =   1.8000        
+ xi154.n1343__net1 =  12.9131n       
+ xi154.n1343__sbuf_out =   1.8000        
+ xi154.n1344__net1 =  12.9139n       
+ xi154.n1344__sbuf_out =   1.8000        
+ xi154.n1345__net1 =  12.9061n       
+ xi154.n1345__sbuf_out =   1.8000        
+ xi154.n1346__net1 =  12.9066n       
+ xi154.n1346__sbuf_out =   1.8000        
+ xi154.n1347__net1 =  12.9075n       
+ xi154.n1347__sbuf_out =   1.8000        
+ xi154.n1348__net1 =  12.9066n       
+ xi154.n1348__sbuf_out =   1.8000        
+ xi154.n1349__net1 =  12.8974n       
+ xi154.n1349__sbuf_out =   1.8000        
+ xi154.n134__net1 =  13.0535n       
+ xi154.n134__net17 =   1.8000        
+ xi154.n134__net7 =   7.3370n       
+ xi154.n134__sbuf_out =   1.8000        
+ xi154.n134__vddio1 =   1.8000        
+ xi154.n134__vss1 =   6.5555n       
+ xi154.n1350__net1 =  12.8978n       
+ xi154.n1350__sbuf_out =   1.8000        
+ xi154.n1351__net1 =  12.8978n       
+ xi154.n1351__sbuf_out =   1.8000        
+ xi154.n1352__net1 =  12.8987n       
+ xi154.n1352__sbuf_out =   1.8000        
+ xi154.n1353__net1 =  12.8904n       
+ xi154.n1353__sbuf_out =   1.8000        
+ xi154.n1354__net1 =  12.8909n       
+ xi154.n1354__sbuf_out =   1.8000        
+ xi154.n1355__net1 =  12.8918n       
+ xi154.n1355__sbuf_out =   1.8000        
+ xi154.n1356__net1 =  12.8909n       
+ xi154.n1356__sbuf_out =   1.8000        
+ xi154.n1357__net1 =  12.8811n       
+ xi154.n1357__sbuf_out =   1.8000        
+ xi154.n1358__net1 =  12.8816n       
+ xi154.n1358__sbuf_out =   1.8000        
+ xi154.n1359__net1 =  12.8816n       
+ xi154.n1359__sbuf_out =   1.8000        
+ xi154.n135__net1 =  13.0544n       
+ xi154.n135__net17 =   1.8000        
+ xi154.n135__net7 =   7.3298n       
+ xi154.n135__sbuf_out =   1.8000        
+ xi154.n135__vddio1 =   1.8000        
+ xi154.n135__vss1 =   6.5380n       
+ xi154.n1360__net1 =  12.8825n       
+ xi154.n1360__sbuf_out =   1.8000        
+ xi154.n1361__net1 =  12.8737n       
+ xi154.n1361__sbuf_out =   1.8000        
+ xi154.n1362__net1 =  12.8742n       
+ xi154.n1362__sbuf_out =   1.8000        
+ xi154.n1363__net1 =  12.8751n       
+ xi154.n1363__sbuf_out =   1.8000        
+ xi154.n1364__net1 =  12.8742n       
+ xi154.n1364__sbuf_out =   1.8000        
+ xi154.n1365__net1 =  13.0529n       
+ xi154.n1365__sbuf_out =   1.8000        
+ xi154.n1366__net1 =  13.0534n       
+ xi154.n1366__sbuf_out =   1.8000        
+ xi154.n1367__net1 =  13.0543n       
+ xi154.n1367__sbuf_out =   1.8000        
+ xi154.n1368__net1 =  13.0534n       
+ xi154.n1368__sbuf_out =   1.8000        
+ xi154.n1369__net1 =  13.0526n       
+ xi154.n1369__sbuf_out =   1.8000        
+ xi154.n136__net1 =  13.0535n       
+ xi154.n136__net17 =   1.8000        
+ xi154.n136__net7 =   7.3306n       
+ xi154.n136__sbuf_out =   1.8000        
+ xi154.n136__vddio1 =   1.8000        
+ xi154.n136__vss1 =   6.5381n       
+ xi154.n1370__net1 =  13.0531n       
+ xi154.n1370__sbuf_out =   1.8000        
+ xi154.n1371__net1 =  13.0531n       
+ xi154.n1371__sbuf_out =   1.8000        
+ xi154.n1372__net1 =  13.0540n       
+ xi154.n1372__sbuf_out =   1.8000        
+ xi154.n1373__net1 =  13.0522n       
+ xi154.n1373__sbuf_out =   1.8000        
+ xi154.n1374__net1 =  13.0527n       
+ xi154.n1374__sbuf_out =   1.8000        
+ xi154.n1375__net1 =  13.0536n       
+ xi154.n1375__sbuf_out =   1.8000        
+ xi154.n1376__net1 =  13.0527n       
+ xi154.n1376__sbuf_out =   1.8000        
+ xi154.n1377__net1 =  13.0513n       
+ xi154.n1377__sbuf_out =   1.8000        
+ xi154.n1378__net1 =  13.0518n       
+ xi154.n1378__sbuf_out =   1.8000        
+ xi154.n1379__net1 =  13.0518n       
+ xi154.n1379__sbuf_out =   1.8000        
+ xi154.n137__net1 =  13.0532n       
+ xi154.n137__net17 =   1.8000        
+ xi154.n137__net7 =   7.3854n       
+ xi154.n137__sbuf_out =   1.8000        
+ xi154.n137__vddio1 =   1.8000        
+ xi154.n137__vss1 =   6.4229n       
+ xi154.n1380__net1 =  13.0527n       
+ xi154.n1380__sbuf_out =   1.8000        
+ xi154.n1381__net1 =  13.0504n       
+ xi154.n1381__sbuf_out =   1.8000        
+ xi154.n1382__net1 =  13.0508n       
+ xi154.n1382__sbuf_out =   1.8000        
+ xi154.n1383__net1 =  13.0517n       
+ xi154.n1383__sbuf_out =   1.8000        
+ xi154.n1384__net1 =  13.0508n       
+ xi154.n1384__sbuf_out =   1.8000        
+ xi154.n1385__net1 =  13.0489n       
+ xi154.n1385__sbuf_out =   1.8000        
+ xi154.n1386__net1 =  13.0493n       
+ xi154.n1386__sbuf_out =   1.8000        
+ xi154.n1387__net1 =  13.0493n       
+ xi154.n1387__sbuf_out =   1.8000        
+ xi154.n1388__net1 =  13.0502n       
+ xi154.n1388__sbuf_out =   1.8000        
+ xi154.n1389__net1 =  13.0475n       
+ xi154.n1389__sbuf_out =   1.8000        
+ xi154.n138__net1 =  13.0532n       
+ xi154.n138__net17 =   1.8000        
+ xi154.n138__net7 =   7.3224n       
+ xi154.n138__sbuf_out =   1.8000        
+ xi154.n138__vddio1 =   1.8000        
+ xi154.n138__vss1 =   6.4230n       
+ xi154.n1390__net1 =  13.0480n       
+ xi154.n1390__sbuf_out =   1.8000        
+ xi154.n1391__net1 =  13.0488n       
+ xi154.n1391__sbuf_out =   1.8000        
+ xi154.n1392__net1 =  13.0480n       
+ xi154.n1392__sbuf_out =   1.8000        
+ xi154.n1393__net1 =  13.0454n       
+ xi154.n1393__sbuf_out =   1.8000        
+ xi154.n1394__net1 =  13.0459n       
+ xi154.n1394__sbuf_out =   1.8000        
+ xi154.n1395__net1 =  13.0459n       
+ xi154.n1395__sbuf_out =   1.8000        
+ xi154.n1396__net1 =  13.0468n       
+ xi154.n1396__sbuf_out =   1.8000        
+ xi154.n1397__net1 =  13.0435n       
+ xi154.n1397__sbuf_out =   1.8000        
+ xi154.n1398__net1 =  13.0440n       
+ xi154.n1398__sbuf_out =   1.8000        
+ xi154.n1399__net1 =  13.0449n       
+ xi154.n1399__sbuf_out =   1.8000        
+ xi154.n139__net1 =  13.0532n       
+ xi154.n139__net17 =   1.8000        
+ xi154.n139__net7 =   7.3220n       
+ xi154.n139__sbuf_out =   1.8000        
+ xi154.n139__vss1 =   5.2464n       
+ xi154.n13__net1 =  12.8007n       
+ xi154.n13__net17 =   1.8000        
+ xi154.n13__net3 =   1.8000        
+ xi154.n13__net7 =   7.3281n       
+ xi154.n13__sbuf_out =   1.8000        
+ xi154.n1400__net1 =  13.0440n       
+ xi154.n1400__sbuf_out =   1.8000        
+ xi154.n1401__net1 =  13.0408n       
+ xi154.n1401__sbuf_out =   1.8000        
+ xi154.n1402__net1 =  13.0413n       
+ xi154.n1402__sbuf_out =   1.8000        
+ xi154.n1403__net1 =  13.0413n       
+ xi154.n1403__sbuf_out =   1.8000        
+ xi154.n1404__net1 =  13.0422n       
+ xi154.n1404__sbuf_out =   1.8000        
+ xi154.n1405__net1 =  13.0385n       
+ xi154.n1405__sbuf_out =   1.8000        
+ xi154.n1406__net1 =  13.0390n       
+ xi154.n1406__sbuf_out =   1.8000        
+ xi154.n1407__net1 =  13.0399n       
+ xi154.n1407__sbuf_out =   1.8000        
+ xi154.n1408__net1 =  13.0390n       
+ xi154.n1408__sbuf_out =   1.8000        
+ xi154.n1409__net1 =  12.8285n       
+ xi154.n1409__sbuf_out =   1.8000        
+ xi154.n140__net1 =  13.0541n       
+ xi154.n140__net17 =   1.8000        
+ xi154.n140__net7 =   7.3215n       
+ xi154.n140__sbuf_out =   1.8000        
+ xi154.n140__vddio1 =   1.8000        
+ xi154.n140__vss1 =   5.2759n       
+ xi154.n1410__net1 =  12.8276n       
+ xi154.n1410__sbuf_out =   1.8000        
+ xi154.n1411__net1 =  12.8271n       
+ xi154.n1411__sbuf_out =   1.8000        
+ xi154.n1412__net1 =  12.8276n       
+ xi154.n1412__sbuf_out =   1.8000        
+ xi154.n1413__net1 =  12.8197n       
+ xi154.n1413__sbuf_out =   1.8000        
+ xi154.n1414__net1 =  12.8197n       
+ xi154.n1414__sbuf_out =   1.8000        
+ xi154.n1415__net1 =  12.8192n       
+ xi154.n1415__sbuf_out =   1.8000        
+ xi154.n1416__net1 =  12.8206n       
+ xi154.n1416__sbuf_out =   1.8000        
+ xi154.n1417__net1 =  12.8101n       
+ xi154.n1417__sbuf_out =   1.8000        
+ xi154.n1418__net1 =  12.8092n       
+ xi154.n1418__sbuf_out =   1.8000        
+ xi154.n1419__net1 =  12.8087n       
+ xi154.n1419__sbuf_out =   1.8000        
+ xi154.n141__net1 =  13.0527n       
+ xi154.n141__net17 =   1.8000        
+ xi154.n141__net7 =   7.3210n       
+ xi154.n141__sbuf_out =   1.8000        
+ xi154.n141__vddio1 =   1.8000        
+ xi154.n141__vss1 =   5.2732n       
+ xi154.n1420__net1 =  12.8092n       
+ xi154.n1420__sbuf_out =   1.8000        
+ xi154.n1421__net1 =  12.8008n       
+ xi154.n1421__sbuf_out =   1.8000        
+ xi154.n1422__net1 =  12.8008n       
+ xi154.n1422__sbuf_out =   1.8000        
+ xi154.n1423__net1 =  12.8004n       
+ xi154.n1423__sbuf_out =   1.8000        
+ xi154.n1424__net1 =  12.8017n       
+ xi154.n1424__sbuf_out =   1.8000        
+ xi154.n1425__net1 =  12.7906n       
+ xi154.n1425__sbuf_out =   1.8000        
+ xi154.n1426__net1 =  12.7897n       
+ xi154.n1426__sbuf_out =   1.8000        
+ xi154.n1427__net1 =  12.7892n       
+ xi154.n1427__sbuf_out =   1.8000        
+ xi154.n1428__net1 =  12.7897n       
+ xi154.n1428__sbuf_out =   1.8000        
+ xi154.n1429__net1 =  12.7809n       
+ xi154.n1429__sbuf_out =   1.8000        
+ xi154.n142__net1 =  13.0527n       
+ xi154.n142__net17 =   1.8000        
+ xi154.n142__net7 =   7.3206n       
+ xi154.n142__sbuf_out =   1.8000        
+ xi154.n142__vddio1 =   1.8000        
+ xi154.n142__vss1 =   5.2668n       
+ xi154.n1430__net1 =  12.7809n       
+ xi154.n1430__sbuf_out =   1.8000        
+ xi154.n1431__net1 =  12.7804n       
+ xi154.n1431__sbuf_out =   1.8000        
+ xi154.n1432__net1 =  12.7818n       
+ xi154.n1432__sbuf_out =   1.8000        
+ xi154.n1433__net1 =  12.7701n       
+ xi154.n1433__sbuf_out =   1.8000        
+ xi154.n1434__net1 =  12.7693n       
+ xi154.n1434__sbuf_out =   1.8000        
+ xi154.n1435__net1 =  12.7688n       
+ xi154.n1435__sbuf_out =   1.8000        
+ xi154.n1436__net1 =  12.7693n       
+ xi154.n1436__sbuf_out =   1.8000        
+ xi154.n1437__net1 =  12.7702n       
+ xi154.n1437__sbuf_out =   1.8000        
+ xi154.n1438__net1 =  12.7702n       
+ xi154.n1438__sbuf_out =   1.8000        
+ xi154.n1439__net1 =  12.7697n       
+ xi154.n1439__sbuf_out =   1.8000        
+ xi154.n143__net1 =  13.0536n       
+ xi154.n143__net17 =   1.8000        
+ xi154.n143__net7 =   7.3204n       
+ xi154.n143__sbuf_out =   1.8000        
+ xi154.n143__vddio1 =   1.8000        
+ xi154.n143__vss1 =   5.2644n       
+ xi154.n1440__net1 =  12.7711n       
+ xi154.n1440__sbuf_out =   1.8000        
+ xi154.n1441__net1 =  12.7720n       
+ xi154.n1441__sbuf_out =   1.8000        
+ xi154.n1442__net1 =  12.7711n       
+ xi154.n1442__sbuf_out =   1.8000        
+ xi154.n1443__net1 =  12.7706n       
+ xi154.n1443__sbuf_out =   1.8000        
+ xi154.n1444__net1 =  12.7711n       
+ xi154.n1444__sbuf_out =   1.8000        
+ xi154.n1445__net1 =  12.7715n       
+ xi154.n1445__sbuf_out =   1.8000        
+ xi154.n1446__net1 =  12.7715n       
+ xi154.n1446__sbuf_out =   1.8000        
+ xi154.n1447__net1 =  12.7711n       
+ xi154.n1447__sbuf_out =   1.8000        
+ xi154.n1448__net1 =  12.7724n       
+ xi154.n1448__sbuf_out =   1.8000        
+ xi154.n1449__net1 =  12.7727n       
+ xi154.n1449__sbuf_out =   1.8000        
+ xi154.n144__net1 =  13.0527n       
+ xi154.n144__net17 =   1.8000        
+ xi154.n144__net7 =   7.1156n       
+ xi154.n144__sbuf_out =   1.8000        
+ xi154.n144__vddio1 =   1.8000        
+ xi154.n144__vss1 =   5.2580n       
+ xi154.n1450__net1 =  12.7718n       
+ xi154.n1450__sbuf_out =   1.8000        
+ xi154.n1451__net1 =  12.7714n       
+ xi154.n1451__sbuf_out =   1.8000        
+ xi154.n1452__net1 =  12.7718n       
+ xi154.n1452__sbuf_out =   1.8000        
+ xi154.n1453__net1 =  13.0240n       
+ xi154.n1453__sbuf_out =   1.8000        
+ xi154.n1454__net1 =  13.0232n       
+ xi154.n1454__sbuf_out =   1.8000        
+ xi154.n1455__net1 =  13.0227n       
+ xi154.n1455__sbuf_out =   1.8000        
+ xi154.n1456__net1 =  13.0232n       
+ xi154.n1456__sbuf_out =   1.8000        
+ xi154.n1457__net1 =  13.0204n       
+ xi154.n1457__sbuf_out =   1.8000        
+ xi154.n1458__net1 =  13.0204n       
+ xi154.n1458__sbuf_out =   1.8000        
+ xi154.n1459__net1 =  13.0199n       
+ xi154.n1459__sbuf_out =   1.8000        
+ xi154.n145__net1 =  13.0518n       
+ xi154.n145__net17 =   1.8000        
+ xi154.n145__net7 =   7.1442n       
+ xi154.n145__sbuf_out =   1.8000        
+ xi154.n145__vddio1 =   1.8000        
+ xi154.n145__vss1 =   5.2457n       
+ xi154.n1460__net1 =  13.0213n       
+ xi154.n1460__sbuf_out =   1.8000        
+ xi154.n1461__net1 =  13.0174n       
+ xi154.n1461__sbuf_out =   1.8000        
+ xi154.n1462__net1 =  13.0165n       
+ xi154.n1462__sbuf_out =   1.8000        
+ xi154.n1463__net1 =  13.0160n       
+ xi154.n1463__sbuf_out =   1.8000        
+ xi154.n1464__net1 =  13.0165n       
+ xi154.n1464__sbuf_out =   1.8000        
+ xi154.n1465__net1 =  13.0132n       
+ xi154.n1465__sbuf_out =   1.8000        
+ xi154.n1466__net1 =  13.0132n       
+ xi154.n1466__sbuf_out =   1.8000        
+ xi154.n1467__net1 =  13.0128n       
+ xi154.n1467__sbuf_out =   1.8000        
+ xi154.n1468__net1 =  13.0141n       
+ xi154.n1468__sbuf_out =   1.8000        
+ xi154.n1469__net1 =  13.0096n       
+ xi154.n1469__sbuf_out =   1.8000        
+ xi154.n146__net1 =  13.0518n       
+ xi154.n146__net17 =   1.8000        
+ xi154.n146__net7 =   7.3229n       
+ xi154.n146__sbuf_out =   1.8000        
+ xi154.n146__vddio1 =   1.8000        
+ xi154.n146__vss1 =   5.2297n       
+ xi154.n1470__net1 =  13.0087n       
+ xi154.n1470__sbuf_out =   1.8000        
+ xi154.n1471__net1 =  13.0083n       
+ xi154.n1471__sbuf_out =   1.8000        
+ xi154.n1472__net1 =  13.0087n       
+ xi154.n1472__sbuf_out =   1.8000        
+ xi154.n1473__net1 =  13.0050n       
+ xi154.n1473__sbuf_out =   1.8000        
+ xi154.n1474__net1 =  13.0050n       
+ xi154.n1474__sbuf_out =   1.8000        
+ xi154.n1475__net1 =  13.0046n       
+ xi154.n1475__sbuf_out =   1.8000        
+ xi154.n1476__net1 =  13.0059n       
+ xi154.n1476__sbuf_out =   1.8000        
+ xi154.n1477__net1 =  13.0008n       
+ xi154.n1477__sbuf_out =   1.8000        
+ xi154.n1478__net1 =  12.9999n       
+ xi154.n1478__sbuf_out =   1.8000        
+ xi154.n1479__net1 =  12.9995n       
+ xi154.n1479__sbuf_out =   1.8000        
+ xi154.n147__net1 =  13.0518n       
+ xi154.n147__net17 =   1.8000        
+ xi154.n147__net7 =   7.3232n       
+ xi154.n147__sbuf_out =   1.8000        
+ xi154.n147__vddio1 =   1.8000        
+ xi154.n147__vss1 =   5.2166n       
+ xi154.n1480__net1 =  12.9999n       
+ xi154.n1480__sbuf_out =   1.8000        
+ xi154.n1481__net1 =  12.9958n       
+ xi154.n1481__sbuf_out =   1.8000        
+ xi154.n1482__net1 =  12.9958n       
+ xi154.n1482__sbuf_out =   1.8000        
+ xi154.n1483__net1 =  12.9953n       
+ xi154.n1483__sbuf_out =   1.8000        
+ xi154.n1484__net1 =  12.9967n       
+ xi154.n1484__sbuf_out =   1.8000        
+ xi154.n1485__net1 =  12.9910n       
+ xi154.n1485__sbuf_out =   1.8000        
+ xi154.n1486__net1 =  12.9901n       
+ xi154.n1486__sbuf_out =   1.8000        
+ xi154.n1487__net1 =  12.9896n       
+ xi154.n1487__sbuf_out =   1.8000        
+ xi154.n1488__net1 =  12.9901n       
+ xi154.n1488__sbuf_out =   1.8000        
+ xi154.n1489__net1 =  12.9855n       
+ xi154.n1489__sbuf_out =   1.8000        
+ xi154.n148__net1 =  13.0527n       
+ xi154.n148__net17 =   1.8000        
+ xi154.n148__sbuf_out =   1.8000        
+ xi154.n148__vddio1 =   1.8000        
+ xi154.n148__vss1 =   5.2087n       
+ xi154.n1490__net1 =  12.9855n       
+ xi154.n1490__sbuf_out =   1.8000        
+ xi154.n1491__net1 =  12.9850n       
+ xi154.n1491__sbuf_out =   1.8000        
+ xi154.n1492__net1 =  12.9863n       
+ xi154.n1492__sbuf_out =   1.8000        
+ xi154.n1493__net1 =  12.9800n       
+ xi154.n1493__sbuf_out =   1.8000        
+ xi154.n1494__net1 =  12.9791n       
+ xi154.n1494__sbuf_out =   1.8000        
+ xi154.n1495__net1 =  12.9787n       
+ xi154.n1495__sbuf_out =   1.8000        
+ xi154.n1496__net1 =  12.9791n       
+ xi154.n1496__sbuf_out =   1.8000        
+ xi154.n1497__net1 =  12.9467n       
+ xi154.n1497__sbuf_out =   1.8000        
+ xi154.n1498__net1 =  12.9472n       
+ xi154.n1498__sbuf_out =   1.8000        
+ xi154.n1499__net1 =  12.9480n       
+ xi154.n1499__sbuf_out =   1.8000        
+ xi154.n149__net1 =  13.0509n       
+ xi154.n149__net17 =   1.8000        
+ xi154.n149__net7 =   7.1396n       
+ xi154.n149__sbuf_out =   1.8000        
+ xi154.n149__vddio1 =   1.8000        
+ xi154.n149__vss1 =   5.1895n       
+ xi154.n14__net1 =  12.8007n       
+ xi154.n14__net17 =   1.8000        
+ xi154.n14__net3 =   1.8000        
+ xi154.n14__net7 =   7.3651n       
+ xi154.n14__sbuf_out =   1.8000        
+ xi154.n14__vddio1 =   1.8000        
+ xi154.n14__vss1 =  65.7394p       
+ xi154.n1500__net1 =  12.9472n       
+ xi154.n1500__sbuf_out =   1.8000        
+ xi154.n1501__net1 =  12.9397n       
+ xi154.n1501__sbuf_out =   1.8000        
+ xi154.n1502__net1 =  12.9402n       
+ xi154.n1502__sbuf_out =   1.8000        
+ xi154.n1503__net1 =  12.9402n       
+ xi154.n1503__sbuf_out =   1.8000        
+ xi154.n1504__net1 =  12.9411n       
+ xi154.n1504__sbuf_out =   1.8000        
+ xi154.n1505__net1 =  12.9342n       
+ xi154.n1505__sbuf_out =   1.8000        
+ xi154.n1506__net1 =  12.9347n       
+ xi154.n1506__sbuf_out =   1.8000        
+ xi154.n1507__net1 =  12.9356n       
+ xi154.n1507__sbuf_out =   1.8000        
+ xi154.n1508__net1 =  12.9347n       
+ xi154.n1508__sbuf_out =   1.8000        
+ xi154.n1509__net1 =  12.9267n       
+ xi154.n1509__sbuf_out =   1.8000        
+ xi154.n150__net1 =  13.0509n       
+ xi154.n150__net17 =   1.8000        
+ xi154.n150__net7 =   7.3849n       
+ xi154.n150__sbuf_out =   1.8000        
+ xi154.n150__vddio1 =   1.8000        
+ xi154.n150__vss1 =   5.2330n       
+ xi154.n1510__net1 =  12.9272n       
+ xi154.n1510__sbuf_out =   1.8000        
+ xi154.n1511__net1 =  12.9272n       
+ xi154.n1511__sbuf_out =   1.8000        
+ xi154.n1512__net1 =  12.9281n       
+ xi154.n1512__sbuf_out =   1.8000        
+ xi154.n1513__net1 =  12.9207n       
+ xi154.n1513__sbuf_out =   1.8000        
+ xi154.n1514__net1 =  12.9212n       
+ xi154.n1514__sbuf_out =   1.8000        
+ xi154.n1515__net1 =  12.9220n       
+ xi154.n1515__sbuf_out =   1.8000        
+ xi154.n1516__net1 =  12.9212n       
+ xi154.n1516__sbuf_out =   1.8000        
+ xi154.n1517__net1 =  12.9126n       
+ xi154.n1517__sbuf_out =   1.8000        
+ xi154.n1518__net1 =  12.9130n       
+ xi154.n1518__sbuf_out =   1.8000        
+ xi154.n1519__net1 =  12.9130n       
+ xi154.n1519__sbuf_out =   1.8000        
+ xi154.n151__net1 =  13.0518n       
+ xi154.n151__net17 =   1.8000        
+ xi154.n151__net7 =   7.1340n       
+ xi154.n151__sbuf_out =   1.8000        
+ xi154.n151__vddio1 =   1.8000        
+ xi154.n151__vss1 =   5.5212n       
+ xi154.n1520__net1 =  12.9139n       
+ xi154.n1520__sbuf_out =   1.8000        
+ xi154.n1521__net1 =  12.9061n       
+ xi154.n1521__sbuf_out =   1.8000        
+ xi154.n1522__net1 =  12.9066n       
+ xi154.n1522__sbuf_out =   1.8000        
+ xi154.n1523__net1 =  12.9074n       
+ xi154.n1523__sbuf_out =   1.8000        
+ xi154.n1524__net1 =  12.9066n       
+ xi154.n1524__sbuf_out =   1.8000        
+ xi154.n1525__net1 =  12.8973n       
+ xi154.n1525__sbuf_out =   1.8000        
+ xi154.n1526__net1 =  12.8978n       
+ xi154.n1526__sbuf_out =   1.8000        
+ xi154.n1527__net1 =  12.8978n       
+ xi154.n1527__sbuf_out =   1.8000        
+ xi154.n1528__net1 =  12.8987n       
+ xi154.n1529__net1 =  12.8904n       
+ xi154.n1529__sbuf_out =   1.8000        
+ xi154.n152__net1 =  13.0509n       
+ xi154.n152__net17 =   1.8000        
+ xi154.n152__net7 =   7.3844n       
+ xi154.n152__sbuf_out =   1.8000        
+ xi154.n152__vddio1 =   1.8000        
+ xi154.n152__vss1 =   5.4987n       
+ xi154.n1530__net1 =  12.8909n       
+ xi154.n1531__net1 =  12.8918n       
+ xi154.n1531__sbuf_out =   1.8000        
+ xi154.n1532__net1 =  12.8909n       
+ xi154.n1533__net1 =  12.8811n       
+ xi154.n1533__sbuf_out =   1.8000        
+ xi154.n1534__net1 =  12.8816n       
+ xi154.n1535__net1 =  12.8816n       
+ xi154.n1535__sbuf_out =   1.8000        
+ xi154.n1536__net1 =  12.8825n       
+ xi154.n1537__net1 =  12.8737n       
+ xi154.n1537__sbuf_out =   1.8000        
+ xi154.n1538__net1 =  12.8741n       
+ xi154.n1539__net1 =  12.8750n       
+ xi154.n1539__sbuf_out =   1.8000        
+ xi154.n153__net1 =  13.0494n       
+ xi154.n153__net17 =   1.8000        
+ xi154.n153__net7 =   7.1286n       
+ xi154.n153__sbuf_out =   1.8000        
+ xi154.n153__vddio1 =   1.8000        
+ xi154.n153__vss1 =   5.4987n       
+ xi154.n1540__net1 =  12.8741n       
+ xi154.n1541__net1 =  13.0529n       
+ xi154.n1541__sbuf_out =   1.8000        
+ xi154.n1542__net1 =  13.0534n       
+ xi154.n1543__net1 =  13.0543n       
+ xi154.n1543__sbuf_out =   1.8000        
+ xi154.n1544__net1 =  13.0534n       
+ xi154.n1545__net1 =  13.0526n       
+ xi154.n1545__sbuf_out =   1.8000        
+ xi154.n1546__net1 =  13.0531n       
+ xi154.n1547__net1 =  13.0531n       
+ xi154.n1547__sbuf_out =   1.8000        
+ xi154.n1548__net1 =  13.0540n       
+ xi154.n1549__net1 =  13.0522n       
+ xi154.n1549__sbuf_out =   1.8000        
+ xi154.n154__net1 =  13.0494n       
+ xi154.n154__net17 =   1.8000        
+ xi154.n154__net7 =   7.3839n       
+ xi154.n154__sbuf_out =   1.8000        
+ xi154.n154__vddio1 =   1.8000        
+ xi154.n154__vss1 =   5.4935n       
+ xi154.n1550__net1 =  13.0526n       
+ xi154.n1551__net1 =  13.0535n       
+ xi154.n1551__sbuf_out =   1.8000        
+ xi154.n1552__net1 =  13.0527n       
+ xi154.n1553__net1 =  13.0513n       
+ xi154.n1553__sbuf_out =   1.8000        
+ xi154.n1554__net1 =  13.0517n       
+ xi154.n1555__net1 =  13.0518n       
+ xi154.n1555__sbuf_out =   1.8000        
+ xi154.n1556__net1 =  13.0527n       
+ xi154.n1557__net1 =  13.0503n       
+ xi154.n1557__sbuf_out =   1.8000        
+ xi154.n1558__net1 =  13.0508n       
+ xi154.n1559__net1 =  13.0517n       
+ xi154.n1559__sbuf_out =   1.8000        
+ xi154.n155__net1 =  13.0494n       
+ xi154.n155__net17 =   1.8000        
+ xi154.n155__net7 =   7.1230n       
+ xi154.n155__sbuf_out =   1.8000        
+ xi154.n155__vddio1 =   1.8000        
+ xi154.n155__vss1 =   5.4934n       
+ xi154.n1560__net1 =  13.0508n       
+ xi154.n1561__net1 =  13.0488n       
+ xi154.n1561__sbuf_out =   1.8000        
+ xi154.n1562__net1 =  13.0493n       
+ xi154.n1563__net1 =  13.0493n       
+ xi154.n1563__sbuf_out =   1.8000        
+ xi154.n1564__net1 =  13.0502n       
+ xi154.n1565__net1 =  13.0475n       
+ xi154.n1565__sbuf_out =   1.8000        
+ xi154.n1566__net1 =  13.0479n       
+ xi154.n1567__net1 =  13.0488n       
+ xi154.n1567__sbuf_out =   1.8000        
+ xi154.n1568__net1 =  13.0479n       
+ xi154.n1569__net1 =  13.0454n       
+ xi154.n1569__sbuf_out =   1.8000        
+ xi154.n156__net1 =  13.0503n       
+ xi154.n156__net17 =   1.8000        
+ xi154.n156__net7 =   7.3835n       
+ xi154.n156__sbuf_out =   1.8000        
+ xi154.n156__vddio1 =   1.8000        
+ xi154.n156__vss1 =   5.4869n       
+ xi154.n1570__net1 =  13.0458n       
+ xi154.n1571__net1 =  13.0458n       
+ xi154.n1571__sbuf_out =   1.8000        
+ xi154.n1572__net1 =  13.0467n       
+ xi154.n1573__net1 =  13.0435n       
+ xi154.n1573__sbuf_out =   1.8000        
+ xi154.n1574__net1 =  13.0440n       
+ xi154.n1575__net1 =  13.0449n       
+ xi154.n1575__sbuf_out =   1.8000        
+ xi154.n1576__net1 =  13.0440n       
+ xi154.n1577__net1 =  13.0408n       
+ xi154.n1577__sbuf_out =   1.8000        
+ xi154.n1578__net1 =  13.0413n       
+ xi154.n1579__net1 =  13.0413n       
+ xi154.n1579__sbuf_out =   1.8000        
+ xi154.n157__net1 =  13.0480n       
+ xi154.n157__net17 =   1.8000        
+ xi154.n157__net7 =   7.3834n       
+ xi154.n157__sbuf_out =   1.8000        
+ xi154.n157__vddio1 =   1.8000        
+ xi154.n157__vss1 =   5.4869n       
+ xi154.n1580__net1 =  13.0422n       
+ xi154.n1581__net1 =  13.0385n       
+ xi154.n1581__sbuf_out =   1.8000        
+ xi154.n1582__net1 =  13.0390n       
+ xi154.n1583__net1 =  13.0399n       
+ xi154.n1583__sbuf_out =   1.8000        
+ xi154.n1584__net1 =  13.0390n       
+ xi154.n1585__net1 =  12.8285n       
+ xi154.n1585__sbuf_out =   1.8000        
+ xi154.n1586__net1 =  12.8276n       
+ xi154.n1587__net1 =  12.8271n       
+ xi154.n1587__sbuf_out =   1.8000        
+ xi154.n1588__net1 =  12.8276n       
+ xi154.n1589__net1 =  12.8197n       
+ xi154.n1589__sbuf_out =   1.8000        
+ xi154.n158__net1 =  13.0480n       
+ xi154.n158__net17 =   1.8000        
+ xi154.n158__sbuf_out =   1.8000        
+ xi154.n158__vddio1 =   1.8000        
+ xi154.n158__vss1 =   5.4782n       
+ xi154.n1590__net1 =  12.8197n       
+ xi154.n1591__net1 =  12.8192n       
+ xi154.n1591__sbuf_out =   1.8000        
+ xi154.n1592__net1 =  12.8206n       
+ xi154.n1593__net1 =  12.8101n       
+ xi154.n1593__sbuf_out =   1.8000        
+ xi154.n1594__net1 =  12.8092n       
+ xi154.n1595__net1 =  12.8087n       
+ xi154.n1595__sbuf_out =   1.8000        
+ xi154.n1596__net1 =  12.8092n       
+ xi154.n1597__net1 =  12.8009n       
+ xi154.n1597__sbuf_out =   1.8000        
+ xi154.n1598__net1 =  12.8009n       
+ xi154.n1599__net1 =  12.8004n       
+ xi154.n1599__sbuf_out =   1.8000        
+ xi154.n159__net1 =  13.0489n       
+ xi154.n159__net17 =   1.8000        
+ xi154.n159__sbuf_out =   1.8000        
+ xi154.n159__vddio1 =   1.8000        
+ xi154.n159__vss1 =   5.4782n       
+ xi154.n15__net1 =  12.8002n       
+ xi154.n15__net17 =   1.8000        
+ xi154.n15__net3 =   1.8000        
+ xi154.n15__net7 =   7.3645n       
+ xi154.n15__sbuf_out =   1.8000        
+ xi154.n15__vddio1 =   1.8000        
+ xi154.n15__vss1 =   9.0149p       
+ xi154.n1600__net1 =  12.8018n       
+ xi154.n1601__net1 =  12.7906n       
+ xi154.n1601__sbuf_out =   1.8000        
+ xi154.n1602__net1 =  12.7897n       
+ xi154.n1603__net1 =  12.7892n       
+ xi154.n1603__sbuf_out =   1.8000        
+ xi154.n1604__net1 =  12.7897n       
+ xi154.n1605__net1 =  12.7809n       
+ xi154.n1605__sbuf_out =   1.8000        
+ xi154.n1606__net1 =  12.7809n       
+ xi154.n1607__net1 =  12.7805n       
+ xi154.n1607__sbuf_out =   1.8000        
+ xi154.n1608__net1 =  12.7818n       
+ xi154.n1609__net1 =  12.7702n       
+ xi154.n1609__sbuf_out =   1.8000        
+ xi154.n160__net1 =  13.0480n       
+ xi154.n160__net17 =   1.8000        
+ xi154.n160__sbuf_out =   1.8000        
+ xi154.n160__vddio1 =   1.8000        
+ xi154.n160__vss1 =   5.4662n       
+ xi154.n1610__net1 =  12.7693n       
+ xi154.n1611__net1 =  12.7688n       
+ xi154.n1611__sbuf_out =   1.8000        
+ xi154.n1612__net1 =  12.7693n       
+ xi154.n1613__net1 =  12.7702n       
+ xi154.n1613__sbuf_out =   1.8000        
+ xi154.n1614__net1 =  12.7702n       
+ xi154.n1615__net1 =  12.7697n       
+ xi154.n1615__sbuf_out =   1.8000        
+ xi154.n1616__net1 =  12.7711n       
+ xi154.n1617__net1 =  12.7720n       
+ xi154.n1617__sbuf_out =   1.8000        
+ xi154.n1618__net1 =  12.7711n       
+ xi154.n1619__net1 =  12.7706n       
+ xi154.n1619__sbuf_out =   1.8000        
+ xi154.n161__net1 =  13.0459n       
+ xi154.n161__net17 =   1.8000        
+ xi154.n161__sbuf_out =   1.8000        
+ xi154.n161__vddio1 =   1.8000        
+ xi154.n161__vss1 =   5.4661n       
+ xi154.n1620__net1 =  12.7711n       
+ xi154.n1621__net1 =  12.7715n       
+ xi154.n1621__sbuf_out =   1.8000        
+ xi154.n1622__net1 =  12.7715n       
+ xi154.n1623__net1 =  12.7711n       
+ xi154.n1623__sbuf_out =   1.8000        
+ xi154.n1624__net1 =  12.7724n       
+ xi154.n1625__net1 =  12.7727n       
+ xi154.n1625__sbuf_out =   1.8000        
+ xi154.n1626__net1 =  12.7718n       
+ xi154.n1627__net1 =  12.7714n       
+ xi154.n1627__sbuf_out =   1.8000        
+ xi154.n1628__net1 =  12.7718n       
+ xi154.n1629__net1 =  13.0241n       
+ xi154.n1629__sbuf_out =   1.8000        
+ xi154.n162__net1 =  13.0459n       
+ xi154.n162__net17 =   1.8000        
+ xi154.n162__sbuf_out =   1.8000        
+ xi154.n162__vddio1 =   1.8000        
+ xi154.n162__vss1 =   5.4505n       
+ xi154.n1630__net1 =  13.0232n       
+ xi154.n1631__net1 =  13.0227n       
+ xi154.n1631__sbuf_out =   1.8000        
+ xi154.n1632__net1 =  13.0232n       
+ xi154.n1633__net1 =  13.0204n       
+ xi154.n1633__sbuf_out =   1.8000        
+ xi154.n1634__net1 =  13.0204n       
+ xi154.n1635__net1 =  13.0199n       
+ xi154.n1635__sbuf_out =   1.8000        
+ xi154.n1636__net1 =  13.0213n       
+ xi154.n1637__net1 =  13.0174n       
+ xi154.n1637__sbuf_out =   1.8000        
+ xi154.n1638__net1 =  13.0165n       
+ xi154.n1639__net1 =  13.0160n       
+ xi154.n1639__sbuf_out =   1.8000        
+ xi154.n163__net1 =  13.0459n       
+ xi154.n163__net17 =   1.8000        
+ xi154.n163__sbuf_out =   1.8000        
+ xi154.n163__vddio1 =   1.8000        
+ xi154.n163__vss1 =   5.4505n       
+ xi154.n1640__net1 =  13.0165n       
+ xi154.n1641__net1 =  13.0133n       
+ xi154.n1641__sbuf_out =   1.8000        
+ xi154.n1642__net1 =  13.0133n       
+ xi154.n1643__net1 =  13.0128n       
+ xi154.n1643__sbuf_out =   1.8000        
+ xi154.n1644__net1 =  13.0141n       
+ xi154.n1645__net1 =  13.0096n       
+ xi154.n1645__sbuf_out =   1.8000        
+ xi154.n1646__net1 =  13.0087n       
+ xi154.n1647__net1 =  13.0083n       
+ xi154.n1647__sbuf_out =   1.8000        
+ xi154.n1648__net1 =  13.0087n       
+ xi154.n1649__net1 =  13.0051n       
+ xi154.n1649__sbuf_out =   1.8000        
+ xi154.n164__net1 =  13.0468n       
+ xi154.n164__net17 =   1.8000        
+ xi154.n164__sbuf_out =   1.8000        
+ xi154.n164__vddio1 =   1.8000        
+ xi154.n164__vss1 =   5.4300n       
+ xi154.n1650__net1 =  13.0051n       
+ xi154.n1651__net1 =  13.0046n       
+ xi154.n1651__sbuf_out =   1.8000        
+ xi154.n1652__net1 =  13.0059n       
+ xi154.n1653__net1 =  13.0008n       
+ xi154.n1653__sbuf_out =   1.8000        
+ xi154.n1654__net1 =  12.9999n       
+ xi154.n1655__net1 =  12.9995n       
+ xi154.n1655__sbuf_out =   1.8000        
+ xi154.n1656__net1 =  12.9999n       
+ xi154.n1657__net1 =  12.9958n       
+ xi154.n1657__sbuf_out =   1.8000        
+ xi154.n1658__net1 =  12.9958n       
+ xi154.n1659__net1 =  12.9953n       
+ xi154.n1659__sbuf_out =   1.8000        
+ xi154.n165__net1 =  13.0440n       
+ xi154.n165__net17 =   1.8000        
+ xi154.n165__sbuf_out =   1.8000        
+ xi154.n165__vddio1 =   1.8000        
+ xi154.n165__vss1 =   5.4300n       
+ xi154.n1660__net1 =  12.9967n       
+ xi154.n1661__net1 =  12.9910n       
+ xi154.n1661__sbuf_out =   1.8000        
+ xi154.n1662__net1 =  12.9901n       
+ xi154.n1663__net1 =  12.9896n       
+ xi154.n1663__sbuf_out =   1.8000        
+ xi154.n1664__net1 =  12.9901n       
+ xi154.n1665__net1 =  12.9855n       
+ xi154.n1665__sbuf_out =   1.8000        
+ xi154.n1666__net1 =  12.9855n       
+ xi154.n1667__net1 =  12.9850n       
+ xi154.n1667__sbuf_out =   1.8000        
+ xi154.n1668__net1 =  12.9864n       
+ xi154.n1669__net1 =  12.9800n       
+ xi154.n1669__sbuf_out =   1.8000        
+ xi154.n166__net1 =  13.0441n       
+ xi154.n166__net17 =   1.8000        
+ xi154.n166__sbuf_out =   1.8000        
+ xi154.n166__vddio1 =   1.8000        
+ xi154.n166__vss1 =   5.3450n       
+ xi154.n1670__net1 =  12.9792n       
+ xi154.n1671__net1 =  12.9787n       
+ xi154.n1671__sbuf_out =   1.8000        
+ xi154.n1672__net1 =  12.9792n       
+ xi154.n1673__net1 =  12.9467n       
+ xi154.n1673__sbuf_out =   1.8000        
+ xi154.n1674__net1 =  12.9471n       
+ xi154.n1675__net1 =  12.9480n       
+ xi154.n1675__sbuf_out =   1.8000        
+ xi154.n1676__net1 =  12.9471n       
+ xi154.n1677__net1 =  12.9397n       
+ xi154.n1677__sbuf_out =   1.8000        
+ xi154.n1678__net1 =  12.9402n       
+ xi154.n1679__net1 =  12.9402n       
+ xi154.n1679__sbuf_out =   1.8000        
+ xi154.n167__net1 =  13.0450n       
+ xi154.n167__net17 =   1.8000        
+ xi154.n167__sbuf_out =   1.8000        
+ xi154.n167__vddio1 =   1.8000        
+ xi154.n167__vss1 =   5.3450n       
+ xi154.n1680__net1 =  12.9411n       
+ xi154.n1681__net1 =  12.9342n       
+ xi154.n1681__sbuf_out =   1.8000        
+ xi154.n1682__net1 =  12.9347n       
+ xi154.n1683__net1 =  12.9356n       
+ xi154.n1683__sbuf_out =   1.8000        
+ xi154.n1684__net1 =  12.9347n       
+ xi154.n1685__net1 =  12.9267n       
+ xi154.n1685__sbuf_out =   1.8000        
+ xi154.n1686__net1 =  12.9272n       
+ xi154.n1687__net1 =  12.9272n       
+ xi154.n1687__sbuf_out =   1.8000        
+ xi154.n1688__net1 =  12.9281n       
+ xi154.n1689__net1 =  12.9207n       
+ xi154.n1689__sbuf_out =   1.8000        
+ xi154.n168__net1 =  13.0441n       
+ xi154.n168__net17 =   1.8000        
+ xi154.n168__sbuf_out =   1.8000        
+ xi154.n168__vss1 =   6.1090n       
+ xi154.n1690__net1 =  12.9211n       
+ xi154.n1691__net1 =  12.9220n       
+ xi154.n1691__sbuf_out =   1.8000        
+ xi154.n1692__net1 =  12.9211n       
+ xi154.n1693__net1 =  12.9125n       
+ xi154.n1693__sbuf_out =   1.8000        
+ xi154.n1694__net1 =  12.9130n       
+ xi154.n1695__net1 =  12.9130n       
+ xi154.n1695__sbuf_out =   1.8000        
+ xi154.n1696__net1 =  12.9139n       
+ xi154.n1697__net1 =  12.9061n       
+ xi154.n1697__sbuf_out =   1.8000        
+ xi154.n1698__net1 =  12.9065n       
+ xi154.n1699__net1 =  12.9074n       
+ xi154.n1699__sbuf_out =   1.8000        
+ xi154.n169__net1 =  13.0413n       
+ xi154.n169__net17 =   1.8000        
+ xi154.n169__sbuf_out =   1.8000        
+ xi154.n169__vddio1 =   1.8000        
+ xi154.n169__vss1 =   6.1351n       
+ xi154.n16__net1 =  12.8016n       
+ xi154.n16__net17 =   1.8000        
+ xi154.n16__net3 =   1.8000        
+ xi154.n16__net7 =   7.3636n       
+ xi154.n16__sbuf_out =   1.8000        
+ xi154.n16__vddio1 =   1.8000        
+ xi154.n16__vss1 =   1.5118n       
+ xi154.n1700__net1 =  12.9065n       
+ xi154.n1701__net1 =  12.8973n       
+ xi154.n1701__sbuf_out =   1.8000        
+ xi154.n1702__net1 =  12.8978n       
+ xi154.n1703__net1 =  12.8978n       
+ xi154.n1703__sbuf_out =   1.8000        
+ xi154.n1704__net1 =  12.8987n       
+ xi154.n1705__net1 =  12.8904n       
+ xi154.n1705__sbuf_out =   1.8000        
+ xi154.n1706__net1 =  12.8909n       
+ xi154.n1707__net1 =  12.8918n       
+ xi154.n1707__sbuf_out =   1.8000        
+ xi154.n1708__net1 =  12.8909n       
+ xi154.n1709__net1 =  12.8811n       
+ xi154.n1709__sbuf_out =   1.8000        
+ xi154.n170__net1 =  13.0414n       
+ xi154.n170__net17 =   1.8000        
+ xi154.n170__sbuf_out =   1.8000        
+ xi154.n170__vddio1 =   1.8000        
+ xi154.n170__vss1 =   6.1328n       
+ xi154.n1710__net1 =  12.8815n       
+ xi154.n1711__net1 =  12.8815n       
+ xi154.n1711__sbuf_out =   1.8000        
+ xi154.n1712__net1 =  12.8824n       
+ xi154.n1713__net1 =  12.8736n       
+ xi154.n1713__sbuf_out =   1.8000        
+ xi154.n1714__net1 =  12.8741n       
+ xi154.n1715__net1 =  12.8750n       
+ xi154.n1715__sbuf_out =   1.8000        
+ xi154.n1716__net1 =  12.8741n       
+ xi154.n1717__net1 =  13.0529n       
+ xi154.n1717__sbuf_out =   1.8000        
+ xi154.n1718__net1 =  13.0534n       
+ xi154.n1719__net1 =  13.0543n       
+ xi154.n1719__sbuf_out =   1.8000        
+ xi154.n171__net1 =  13.0414n       
+ xi154.n171__net17 =   1.8000        
+ xi154.n171__sbuf_out =   1.8000        
+ xi154.n171__vddio1 =   1.8000        
+ xi154.n171__vss1 =   6.1271n       
+ xi154.n1720__net1 =  13.0534n       
+ xi154.n1721__net1 =  13.0526n       
+ xi154.n1721__sbuf_out =   1.8000        
+ xi154.n1722__net1 =  13.0531n       
+ xi154.n1723__net1 =  13.0531n       
+ xi154.n1723__sbuf_out =   1.8000        
+ xi154.n1724__net1 =  13.0540n       
+ xi154.n1725__net1 =  13.0521n       
+ xi154.n1725__sbuf_out =   1.8000        
+ xi154.n1726__net1 =  13.0526n       
+ xi154.n1727__net1 =  13.0535n       
+ xi154.n1727__sbuf_out =   1.8000        
+ xi154.n1728__net1 =  13.0526n       
+ xi154.n1729__net1 =  13.0512n       
+ xi154.n1729__sbuf_out =   1.8000        
+ xi154.n172__net1 =  13.0423n       
+ xi154.n172__net17 =   1.8000        
+ xi154.n172__sbuf_out =   1.8000        
+ xi154.n172__vddio1 =   1.8000        
+ xi154.n172__vss1 =   6.1250n       
+ xi154.n1730__net1 =  13.0517n       
+ xi154.n1731__net1 =  13.0517n       
+ xi154.n1731__sbuf_out =   1.8000        
+ xi154.n1732__net1 =  13.0526n       
+ xi154.n1733__net1 =  13.0503n       
+ xi154.n1733__sbuf_out =   1.8000        
+ xi154.n1734__net1 =  13.0508n       
+ xi154.n1735__net1 =  13.0517n       
+ xi154.n1735__sbuf_out =   1.8000        
+ xi154.n1736__net1 =  13.0508n       
+ xi154.n1737__net1 =  13.0488n       
+ xi154.n1737__sbuf_out =   1.8000        
+ xi154.n1738__net1 =  13.0493n       
+ xi154.n1739__net1 =  13.0493n       
+ xi154.n1739__sbuf_out =   1.8000        
+ xi154.n173__net1 =  13.0390n       
+ xi154.n173__net17 =   1.8000        
+ xi154.n173__sbuf_out =   1.8000        
+ xi154.n173__vddio1 =   1.8000        
+ xi154.n173__vss1 =   6.1192n       
+ xi154.n1740__net1 =  13.0502n       
+ xi154.n1741__net1 =  13.0474n       
+ xi154.n1741__sbuf_out =   1.8000        
+ xi154.n1742__net1 =  13.0479n       
+ xi154.n1743__net1 =  13.0488n       
+ xi154.n1743__sbuf_out =   1.8000        
+ xi154.n1744__net1 =  13.0479n       
+ xi154.n1745__net1 =  13.0453n       
+ xi154.n1745__sbuf_out =   1.8000        
+ xi154.n1746__net1 =  13.0458n       
+ xi154.n1747__net1 =  13.0458n       
+ xi154.n1747__sbuf_out =   1.8000        
+ xi154.n1748__net1 =  13.0467n       
+ xi154.n1749__net1 =  13.0435n       
+ xi154.n1749__sbuf_out =   1.8000        
+ xi154.n174__net1 =  13.0391n       
+ xi154.n174__net17 =   1.8000        
+ xi154.n174__sbuf_out =   1.8000        
+ xi154.n174__vddio1 =   1.8000        
+ xi154.n174__vss1 =   6.1084n       
+ xi154.n1750__net1 =  13.0440n       
+ xi154.n1751__net1 =  13.0449n       
+ xi154.n1751__sbuf_out =   1.8000        
+ xi154.n1752__net1 =  13.0440n       
+ xi154.n1753__net1 =  13.0408n       
+ xi154.n1753__sbuf_out =   1.8000        
+ xi154.n1754__net1 =  13.0413n       
+ xi154.n1755__net1 =  13.0413n       
+ xi154.n1755__sbuf_out =   1.8000        
+ xi154.n1756__net1 =  13.0422n       
+ xi154.n1757__net1 =  13.0385n       
+ xi154.n1757__sbuf_out =   1.8000        
+ xi154.n1758__net1 =  13.0390n       
+ xi154.n1759__net1 =  13.0398n       
+ xi154.n1759__sbuf_out =   1.8000        
+ xi154.n175__net1 =  13.0399n       
+ xi154.n175__net17 =   1.8000        
+ xi154.n175__sbuf_out =   1.8000        
+ xi154.n175__vddio1 =   1.8000        
+ xi154.n175__vss1 =   6.0942n       
+ xi154.n1760__net1 =  13.0390n       
+ xi154.n1761__net1 =  12.8285n       
+ xi154.n1761__sbuf_out =   1.8000        
+ xi154.n1762__net1 =  12.8276n       
+ xi154.n1763__net1 =  12.8271n       
+ xi154.n1763__sbuf_out =   1.8000        
+ xi154.n1764__net1 =  12.8276n       
+ xi154.n1765__net1 =  12.8197n       
+ xi154.n1765__sbuf_out =   1.8000        
+ xi154.n1766__net1 =  12.8197n       
+ xi154.n1767__net1 =  12.8193n       
+ xi154.n1767__sbuf_out =   1.8000        
+ xi154.n1768__net1 =  12.8206n       
+ xi154.n1769__net1 =  12.8101n       
+ xi154.n1769__sbuf_out =   1.8000        
+ xi154.n176__net1 =  13.0391n       
+ xi154.n176__net17 =   1.8000        
+ xi154.n176__sbuf_out =   1.8000        
+ xi154.n176__vddio1 =   1.8000        
+ xi154.n176__vss1 =   6.0825n       
+ xi154.n1770__net1 =  12.8092n       
+ xi154.n1771__net1 =  12.8087n       
+ xi154.n1771__sbuf_out =   1.8000        
+ xi154.n1772__net1 =  12.8092n       
+ xi154.n1773__net1 =  12.8009n       
+ xi154.n1773__sbuf_out =   1.8000        
+ xi154.n1774__net1 =  12.8009n       
+ xi154.n1775__net1 =  12.8004n       
+ xi154.n1775__sbuf_out =   1.8000        
+ xi154.n1776__net1 =  12.8018n       
+ xi154.n1777__net1 =  12.7906n       
+ xi154.n1777__sbuf_out =   1.8000        
+ xi154.n1778__net1 =  12.7897n       
+ xi154.n1779__net1 =  12.7893n       
+ xi154.n1779__sbuf_out =   1.8000        
+ xi154.n177__net1 =  12.8283n       
+ xi154.n177__net17 =   1.8000        
+ xi154.n177__sbuf_out =   1.8000        
+ xi154.n177__vddio1 =   1.8000        
+ xi154.n177__vss1 =   6.0755n       
+ xi154.n1780__net1 =  12.7897n       
+ xi154.n1781__net1 =  12.7809n       
+ xi154.n1781__sbuf_out =   1.8000        
+ xi154.n1782__net1 =  12.7809n       
+ xi154.n1783__net1 =  12.7805n       
+ xi154.n1783__sbuf_out =   1.8000        
+ xi154.n1784__net1 =  12.7818n       
+ xi154.n1785__net1 =  12.7702n       
+ xi154.n1785__sbuf_out =   1.8000        
+ xi154.n1786__net1 =  12.7693n       
+ xi154.n1787__net1 =  12.7688n       
+ xi154.n1787__sbuf_out =   1.8000        
+ xi154.n1788__net1 =  12.7693n       
+ xi154.n1789__net1 =  12.7702n       
+ xi154.n1789__sbuf_out =   1.8000        
+ xi154.n178__net1 =  12.8274n       
+ xi154.n178__net17 =   1.8000        
+ xi154.n178__sbuf_out =   1.8000        
+ xi154.n178__vddio1 =   1.8000        
+ xi154.n178__vss1 =   6.0520n       
+ xi154.n1790__net1 =  12.7702n       
+ xi154.n1791__net1 =  12.7697n       
+ xi154.n1791__sbuf_out =   1.8000        
+ xi154.n1792__net1 =  12.7711n       
+ xi154.n1793__net1 =  12.7720n       
+ xi154.n1793__sbuf_out =   1.8000        
+ xi154.n1794__net1 =  12.7711n       
+ xi154.n1795__net1 =  12.7706n       
+ xi154.n1795__sbuf_out =   1.8000        
+ xi154.n1796__net1 =  12.7711n       
+ xi154.n1797__net1 =  12.7716n       
+ xi154.n1797__sbuf_out =   1.8000        
+ xi154.n1798__net1 =  12.7716n       
+ xi154.n1799__net1 =  12.7711n       
+ xi154.n1799__sbuf_out =   1.8000        
+ xi154.n179__net1 =  12.8270n       
+ xi154.n179__net17 =   1.8000        
+ xi154.n179__sbuf_out =   1.8000        
+ xi154.n179__vddio1 =   1.8000        
+ xi154.n179__vss1 =   6.0059n       
+ xi154.n17__net1 =  12.7904n       
+ xi154.n17__net17 =   1.8000        
+ xi154.n17__net3 =   1.8000        
+ xi154.n17__net7 =   7.3632n       
+ xi154.n17__sbuf_out =   1.8000        
+ xi154.n17__vddio1 =   1.8000        
+ xi154.n17__vss1 =   1.4679n       
+ xi154.n1800__net1 =  12.7725n       
+ xi154.n1801__net1 =  12.7727n       
+ xi154.n1801__sbuf_out =   1.8000        
+ xi154.n1802__net1 =  12.7719n       
+ xi154.n1803__net1 =  12.7714n       
+ xi154.n1803__sbuf_out =   1.8000        
+ xi154.n1804__net1 =  12.7719n       
+ xi154.n1805__net1 =  13.0241n       
+ xi154.n1805__sbuf_out =   1.8000        
+ xi154.n1806__net1 =  13.0232n       
+ xi154.n1807__net1 =  13.0227n       
+ xi154.n1807__sbuf_out =   1.8000        
+ xi154.n1808__net1 =  13.0232n       
+ xi154.n1809__net1 =  13.0204n       
+ xi154.n1809__sbuf_out =   1.8000        
+ xi154.n180__net1 =  12.8274n       
+ xi154.n180__net17 =   1.8000        
+ xi154.n180__sbuf_out =   1.8000        
+ xi154.n180__vddio1 =   1.8000        
+ xi154.n180__vss1 =   6.3328n       
+ xi154.n1810__net1 =  13.0204n       
+ xi154.n1811__net1 =  13.0199n       
+ xi154.n1811__sbuf_out =   1.8000        
+ xi154.n1812__net1 =  13.0213n       
+ xi154.n1813__net1 =  13.0174n       
+ xi154.n1813__sbuf_out =   1.8000        
+ xi154.n1814__net1 =  13.0165n       
+ xi154.n1815__net1 =  13.0160n       
+ xi154.n1815__sbuf_out =   1.8000        
+ xi154.n1816__net1 =  13.0165n       
+ xi154.n1817__net1 =  13.0133n       
+ xi154.n1817__sbuf_out =   1.8000        
+ xi154.n1818__net1 =  13.0133n       
+ xi154.n1819__net1 =  13.0128n       
+ xi154.n1819__sbuf_out =   1.8000        
+ xi154.n181__net1 =  12.8196n       
+ xi154.n181__net17 =   1.8000        
+ xi154.n181__sbuf_out =   1.8000        
+ xi154.n181__vddio1 =   1.8000        
+ xi154.n181__vss1 =   6.3329n       
+ xi154.n1820__net1 =  13.0142n       
+ xi154.n1821__net1 =  13.0096n       
+ xi154.n1821__sbuf_out =   1.8000        
+ xi154.n1822__net1 =  13.0088n       
+ xi154.n1823__net1 =  13.0083n       
+ xi154.n1823__sbuf_out =   1.8000        
+ xi154.n1824__net1 =  13.0088n       
+ xi154.n1825__net1 =  13.0051n       
+ xi154.n1825__sbuf_out =   1.8000        
+ xi154.n1826__net1 =  13.0051n       
+ xi154.n1827__net1 =  13.0046n       
+ xi154.n1827__sbuf_out =   1.8000        
+ xi154.n1828__net1 =  13.0060n       
+ xi154.n1829__net1 =  13.0008n       
+ xi154.n1829__sbuf_out =   1.8000        
+ xi154.n182__net1 =  12.8196n       
+ xi154.n182__net17 =   1.8000        
+ xi154.n182__sbuf_out =   1.8000        
+ xi154.n182__vddio1 =   1.8000        
+ xi154.n182__vss1 =   6.3281n       
+ xi154.n1830__net1 =  13.0000n       
+ xi154.n1831__net1 =  12.9995n       
+ xi154.n1831__sbuf_out =   1.8000        
+ xi154.n1832__net1 =  13.0000n       
+ xi154.n1833__net1 =  12.9958n       
+ xi154.n1833__sbuf_out =   1.8000        
+ xi154.n1834__net1 =  12.9958n       
+ xi154.n1835__net1 =  12.9953n       
+ xi154.n1835__sbuf_out =   1.8000        
+ xi154.n1836__net1 =  12.9967n       
+ xi154.n1837__net1 =  12.9910n       
+ xi154.n1837__sbuf_out =   1.8000        
+ xi154.n1838__net1 =  12.9901n       
+ xi154.n1839__net1 =  12.9896n       
+ xi154.n1839__sbuf_out =   1.8000        
+ xi154.n183__net1 =  12.8191n       
+ xi154.n183__net17 =   1.8000        
+ xi154.n183__sbuf_out =   1.8000        
+ xi154.n183__vddio1 =   1.8000        
+ xi154.n183__vss1 =   6.3282n       
+ xi154.n1840__net1 =  12.9901n       
+ xi154.n1841__net1 =  12.9855n       
+ xi154.n1841__sbuf_out =   1.8000        
+ xi154.n1842__net1 =  12.9855n       
+ xi154.n1843__net1 =  12.9850n       
+ xi154.n1843__sbuf_out =   1.8000        
+ xi154.n1844__net1 =  12.9864n       
+ xi154.n1845__net1 =  12.9801n       
+ xi154.n1845__sbuf_out =   1.8000        
+ xi154.n1846__net1 =  12.9792n       
+ xi154.n1847__net1 =  12.9787n       
+ xi154.n1847__sbuf_out =   1.8000        
+ xi154.n1848__net1 =  12.9792n       
+ xi154.n1849__net1 =  12.9466n       
+ xi154.n1849__sbuf_out =   1.8000        
+ xi154.n184__net1 =  12.8204n       
+ xi154.n184__net17 =   1.8000        
+ xi154.n184__sbuf_out =   1.8000        
+ xi154.n184__vddio1 =   1.8000        
+ xi154.n184__vss1 =   6.3223n       
+ xi154.n1850__net1 =  12.9471n       
+ xi154.n1851__net1 =  12.9480n       
+ xi154.n1851__sbuf_out =   1.8000        
+ xi154.n1852__net1 =  12.9471n       
+ xi154.n1853__net1 =  12.9397n       
+ xi154.n1853__sbuf_out =   1.8000        
+ xi154.n1854__net1 =  12.9402n       
+ xi154.n1855__net1 =  12.9402n       
+ xi154.n1855__sbuf_out =   1.8000        
+ xi154.n1856__net1 =  12.9411n       
+ xi154.n1857__net1 =  12.9342n       
+ xi154.n1857__sbuf_out =   1.8000        
+ xi154.n1858__net1 =  12.9346n       
+ xi154.n1859__net1 =  12.9355n       
+ xi154.n1859__sbuf_out =   1.8000        
+ xi154.n185__net1 =  12.8099n       
+ xi154.n185__net17 =   1.8000        
+ xi154.n185__sbuf_out =   1.8000        
+ xi154.n185__vddio1 =   1.8000        
+ xi154.n185__vss1 =   6.3224n       
+ xi154.n1860__net1 =  12.9346n       
+ xi154.n1861__net1 =  12.9266n       
+ xi154.n1861__sbuf_out =   1.8000        
+ xi154.n1862__net1 =  12.9271n       
+ xi154.n1863__net1 =  12.9271n       
+ xi154.n1863__sbuf_out =   1.8000        
+ xi154.n1864__net1 =  12.9280n       
+ xi154.n1865__net1 =  12.9206n       
+ xi154.n1865__sbuf_out =   1.8000        
+ xi154.n1866__net1 =  12.9211n       
+ xi154.n1867__net1 =  12.9220n       
+ xi154.n1867__sbuf_out =   1.8000        
+ xi154.n1868__net1 =  12.9211n       
+ xi154.n1869__net1 =  12.9125n       
+ xi154.n1869__sbuf_out =   1.8000        
+ xi154.n186__net1 =  12.8090n       
+ xi154.n186__net17 =   1.8000        
+ xi154.n186__sbuf_out =   1.8000        
+ xi154.n186__vddio1 =   1.8000        
+ xi154.n186__vss1 =   6.3146n       
+ xi154.n1870__net1 =  12.9130n       
+ xi154.n1871__net1 =  12.9130n       
+ xi154.n1871__sbuf_out =   1.8000        
+ xi154.n1872__net1 =  12.9139n       
+ xi154.n1873__net1 =  12.9060n       
+ xi154.n1873__sbuf_out =   1.8000        
+ xi154.n1874__net1 =  12.9065n       
+ xi154.n1875__net1 =  12.9074n       
+ xi154.n1875__sbuf_out =   1.8000        
+ xi154.n1876__net1 =  12.9065n       
+ xi154.n1877__net1 =  12.8973n       
+ xi154.n1877__sbuf_out =   1.8000        
+ xi154.n1878__net1 =  12.8978n       
+ xi154.n1879__net1 =  12.8978n       
+ xi154.n1879__sbuf_out =   1.8000        
+ xi154.n187__net1 =  12.8085n       
+ xi154.n187__net17 =   1.8000        
+ xi154.n187__sbuf_out =   1.8000        
+ xi154.n187__vddio1 =   1.8000        
+ xi154.n187__vss1 =   6.3146n       
+ xi154.n1880__net1 =  12.8987n       
+ xi154.n1881__net1 =  12.8904n       
+ xi154.n1881__sbuf_out =   1.8000        
+ xi154.n1882__net1 =  12.8909n       
+ xi154.n1883__net1 =  12.8917n       
+ xi154.n1883__sbuf_out =   1.8000        
+ xi154.n1884__net1 =  12.8909n       
+ xi154.n1885__net1 =  12.8810n       
+ xi154.n1885__sbuf_out =   1.8000        
+ xi154.n1886__net1 =  12.8815n       
+ xi154.n1887__net1 =  12.8815n       
+ xi154.n1887__sbuf_out =   1.8000        
+ xi154.n1888__net1 =  12.8824n       
+ xi154.n1889__net1 =  12.8736n       
+ xi154.n1889__sbuf_out =   1.8000        
+ xi154.n188__net1 =  12.8090n       
+ xi154.n188__net17 =   1.8000        
+ xi154.n188__sbuf_out =   1.8000        
+ xi154.n188__vddio1 =   1.8000        
+ xi154.n188__vss1 =   6.3039n       
+ xi154.n1890__net1 =  12.8741n       
+ xi154.n1891__net1 =  12.8750n       
+ xi154.n1891__sbuf_out =   1.8000        
+ xi154.n1892__net1 =  12.8741n       
+ xi154.n1893__net1 =  13.0529n       
+ xi154.n1893__sbuf_out =   1.8000        
+ xi154.n1894__net1 =  13.0534n       
+ xi154.n1895__net1 =  13.0543n       
+ xi154.n1895__sbuf_out =   1.8000        
+ xi154.n1896__net1 =  13.0534n       
+ xi154.n1897__net1 =  13.0526n       
+ xi154.n1897__sbuf_out =   1.8000        
+ xi154.n1898__net1 =  13.0531n       
+ xi154.n1899__net1 =  13.0531n       
+ xi154.n1899__sbuf_out =   1.8000        
+ xi154.n189__net1 =  12.8007n       
+ xi154.n189__net17 =   1.8000        
+ xi154.n189__sbuf_out =   1.8000        
+ xi154.n189__vddio1 =   1.8000        
+ xi154.n189__vss1 =   6.3040n       
+ xi154.n18__net1 =  12.7895n       
+ xi154.n18__net17 =   1.8000        
+ xi154.n18__net3 =   1.8000        
+ xi154.n18__net7 =   7.3624n       
+ xi154.n18__sbuf_out =   1.8000        
+ xi154.n18__vddio1 =   1.8000        
+ xi154.n18__vss1 =   1.2953n       
+ xi154.n1900__net1 =  13.0540n       
+ xi154.n1901__net1 =  13.0521n       
+ xi154.n1901__sbuf_out =   1.8000        
+ xi154.n1902__net1 =  13.0526n       
+ xi154.n1903__net1 =  13.0535n       
+ xi154.n1903__sbuf_out =   1.8000        
+ xi154.n1904__net1 =  13.0526n       
+ xi154.n1905__net1 =  13.0512n       
+ xi154.n1905__sbuf_out =   1.8000        
+ xi154.n1906__net1 =  13.0517n       
+ xi154.n1907__net1 =  13.0517n       
+ xi154.n1907__sbuf_out =   1.8000        
+ xi154.n1908__net1 =  13.0526n       
+ xi154.n1909__net1 =  13.0503n       
+ xi154.n1909__sbuf_out =   1.8000        
+ xi154.n190__net1 =  12.8007n       
+ xi154.n190__net17 =   1.8000        
+ xi154.n190__sbuf_out =   1.8000        
+ xi154.n190__vddio1 =   1.8000        
+ xi154.n190__vss1 =   6.2900n       
+ xi154.n1910__net1 =  13.0508n       
+ xi154.n1911__net1 =  13.0517n       
+ xi154.n1911__sbuf_out =   1.8000        
+ xi154.n1912__net1 =  13.0508n       
+ xi154.n1913__net1 =  13.0488n       
+ xi154.n1913__sbuf_out =   1.8000        
+ xi154.n1914__net1 =  13.0493n       
+ xi154.n1915__net1 =  13.0493n       
+ xi154.n1915__sbuf_out =   1.8000        
+ xi154.n1916__net1 =  13.0502n       
+ xi154.n1917__net1 =  13.0474n       
+ xi154.n1917__sbuf_out =   1.8000        
+ xi154.n1918__net1 =  13.0479n       
+ xi154.n1919__net1 =  13.0488n       
+ xi154.n1919__sbuf_out =   1.8000        
+ xi154.n191__net1 =  12.8002n       
+ xi154.n191__net17 =   1.8000        
+ xi154.n191__sbuf_out =   1.8000        
+ xi154.n191__vddio1 =   1.8000        
+ xi154.n191__vss1 =   6.2900n       
+ xi154.n1920__net1 =  13.0479n       
+ xi154.n1921__net1 =  13.0453n       
+ xi154.n1921__sbuf_out =   1.8000        
+ xi154.n1922__net1 =  13.0458n       
+ xi154.n1923__net1 =  13.0458n       
+ xi154.n1923__sbuf_out =   1.8000        
+ xi154.n1924__net1 =  13.0467n       
+ xi154.n1925__net1 =  13.0435n       
+ xi154.n1925__sbuf_out =   1.8000        
+ xi154.n1926__net1 =  13.0440n       
+ xi154.n1927__net1 =  13.0448n       
+ xi154.n1927__sbuf_out =   1.8000        
+ xi154.n1928__net1 =  13.0440n       
+ xi154.n1929__net1 =  13.0408n       
+ xi154.n1929__sbuf_out =   1.8000        
+ xi154.n192__net1 =  12.8016n       
+ xi154.n192__net17 =   1.8000        
+ xi154.n192__sbuf_out =   1.8000        
+ xi154.n192__vddio1 =   1.8000        
+ xi154.n192__vss1 =   6.2719n       
+ xi154.n1930__net1 =  13.0412n       
+ xi154.n1931__net1 =  13.0413n       
+ xi154.n1931__sbuf_out =   1.8000        
+ xi154.n1932__net1 =  13.0421n       
+ xi154.n1933__net1 =  13.0385n       
+ xi154.n1933__sbuf_out =   1.8000        
+ xi154.n1934__net1 =  13.0389n       
+ xi154.n1935__net1 =  13.0398n       
+ xi154.n1935__sbuf_out =   1.8000        
+ xi154.n1936__net1 =  13.0389n       
+ xi154.n1937__net1 =  12.8285n       
+ xi154.n1937__sbuf_out =   1.8000        
+ xi154.n1938__net1 =  12.8276n       
+ xi154.n1939__net1 =  12.8272n       
+ xi154.n1939__sbuf_out =   1.8000        
+ xi154.n193__net1 =  12.7904n       
+ xi154.n193__net17 =   1.8000        
+ xi154.n193__sbuf_out =   1.8000        
+ xi154.n193__vddio1 =   1.8000        
+ xi154.n193__vss1 =   6.2719n       
+ xi154.n1940__net1 =  12.8276n       
+ xi154.n1941__net1 =  12.8197n       
+ xi154.n1941__sbuf_out =   1.8000        
+ xi154.n1942__net1 =  12.8197n       
+ xi154.n1943__net1 =  12.8193n       
+ xi154.n1943__sbuf_out =   1.8000        
+ xi154.n1944__net1 =  12.8206n       
+ xi154.n1945__net1 =  12.8101n       
+ xi154.n1945__sbuf_out =   1.8000        
+ xi154.n1946__net1 =  12.8092n       
+ xi154.n1947__net1 =  12.8087n       
+ xi154.n1947__sbuf_out =   1.8000        
+ xi154.n1948__net1 =  12.8092n       
+ xi154.n1949__net1 =  12.8009n       
+ xi154.n1949__sbuf_out =   1.8000        
+ xi154.n194__net1 =  12.7895n       
+ xi154.n194__net17 =   1.8000        
+ xi154.n194__sbuf_out =   1.8000        
+ xi154.n194__vddio1 =   1.8000        
+ xi154.n194__vss1 =   6.1520n       
+ xi154.n1950__net1 =  12.8009n       
+ xi154.n1951__net1 =  12.8004n       
+ xi154.n1951__sbuf_out =   1.8000        
+ xi154.n1952__net1 =  12.8018n       
+ xi154.n1953__net1 =  12.7906n       
+ xi154.n1953__sbuf_out =   1.8000        
+ xi154.n1954__net1 =  12.7897n       
+ xi154.n1955__net1 =  12.7893n       
+ xi154.n1955__sbuf_out =   1.8000        
+ xi154.n1956__net1 =  12.7897n       
+ xi154.n1957__net1 =  12.7810n       
+ xi154.n1957__sbuf_out =   1.8000        
+ xi154.n1958__net1 =  12.7810n       
+ xi154.n1959__net1 =  12.7805n       
+ xi154.n1959__sbuf_out =   1.8000        
+ xi154.n195__net1 =  12.7891n       
+ xi154.n195__net17 =   1.8000        
+ xi154.n195__sbuf_out =   1.8000        
+ xi154.n195__vddio1 =   1.8000        
+ xi154.n195__vss1 =   6.1521n       
+ xi154.n1960__net1 =  12.7819n       
+ xi154.n1961__net1 =  12.7702n       
+ xi154.n1961__sbuf_out =   1.8000        
+ xi154.n1962__net1 =  12.7693n       
+ xi154.n1963__net1 =  12.7688n       
+ xi154.n1963__sbuf_out =   1.8000        
+ xi154.n1964__net1 =  12.7693n       
+ xi154.n1965__net1 =  12.7702n       
+ xi154.n1965__sbuf_out =   1.8000        
+ xi154.n1966__net1 =  12.7702n       
+ xi154.n1967__net1 =  12.7697n       
+ xi154.n1967__sbuf_out =   1.8000        
+ xi154.n1968__net1 =  12.7711n       
+ xi154.n1969__net1 =  12.7720n       
+ xi154.n1969__sbuf_out =   1.8000        
+ xi154.n196__net1 =  12.7895n       
+ xi154.n196__net17 =   1.8000        
+ xi154.n196__sbuf_out =   1.8000        
+ xi154.n196__vddio1 =   1.8000        
+ xi154.n196__vss1 =   6.3899n       
+ xi154.n1970__net1 =  12.7711n       
+ xi154.n1971__net1 =  12.7706n       
+ xi154.n1971__sbuf_out =   1.8000        
+ xi154.n1972__net1 =  12.7711n       
+ xi154.n1973__net1 =  12.7716n       
+ xi154.n1973__sbuf_out =   1.8000        
+ xi154.n1974__net1 =  12.7716n       
+ xi154.n1975__net1 =  12.7711n       
+ xi154.n1975__sbuf_out =   1.8000        
+ xi154.n1976__net1 =  12.7725n       
+ xi154.n1977__net1 =  12.7728n       
+ xi154.n1977__sbuf_out =   1.8000        
+ xi154.n1978__net1 =  12.7719n       
+ xi154.n1979__net1 =  12.7714n       
+ xi154.n1979__sbuf_out =   1.8000        
+ xi154.n197__net1 =  12.7808n       
+ xi154.n197__net17 =   1.8000        
+ xi154.n197__sbuf_out =   1.8000        
+ xi154.n197__vss1 =   6.4149n       
+ xi154.n1980__net1 =  12.7719n       
+ xi154.n1981__net1 =  13.0241n       
+ xi154.n1981__sbuf_out =   1.8000        
+ xi154.n1982__net1 =  13.0232n       
+ xi154.n1983__net1 =  13.0227n       
+ xi154.n1983__sbuf_out =   1.8000        
+ xi154.n1984__net1 =  13.0232n       
+ xi154.n1985__net1 =  13.0204n       
+ xi154.n1985__sbuf_out =   1.8000        
+ xi154.n1986__net1 =  13.0204n       
+ xi154.n1987__net1 =  13.0199n       
+ xi154.n1987__sbuf_out =   1.8000        
+ xi154.n1988__net1 =  13.0213n       
+ xi154.n1989__net1 =  13.0174n       
+ xi154.n1989__sbuf_out =   1.8000        
+ xi154.n198__net1 =  12.7808n       
+ xi154.n198__net17 =   1.8000        
+ xi154.n198__sbuf_out =   1.8000        
+ xi154.n198__vddio1 =   1.8000        
+ xi154.n198__vss1 =   6.4127n       
+ xi154.n1990__net1 =  13.0165n       
+ xi154.n1991__net1 =  13.0160n       
+ xi154.n1991__sbuf_out =   1.8000        
+ xi154.n1992__net1 =  13.0165n       
+ xi154.n1993__net1 =  13.0133n       
+ xi154.n1993__sbuf_out =   1.8000        
+ xi154.n1994__net1 =  13.0133n       
+ xi154.n1995__net1 =  13.0128n       
+ xi154.n1995__sbuf_out =   1.8000        
+ xi154.n1996__net1 =  13.0142n       
+ xi154.n1997__net1 =  13.0097n       
+ xi154.n1997__sbuf_out =   1.8000        
+ xi154.n1998__net1 =  13.0088n       
+ xi154.n1999__net1 =  13.0083n       
+ xi154.n1999__sbuf_out =   1.8000        
+ xi154.n199__net1 =  12.7803n       
+ xi154.n199__net17 =   1.8000        
+ xi154.n199__sbuf_out =   1.8000        
+ xi154.n199__vddio1 =   1.8000        
+ xi154.n199__vss1 =   6.4072n       
+ xi154.n19__net1 =  12.7890n       
+ xi154.n19__net17 =   1.8000        
+ xi154.n19__net3 =   1.8000        
+ xi154.n19__net7 =   7.3613n       
+ xi154.n19__sbuf_out =   1.8000        
+ xi154.n19__vddio1 =   1.8000        
+ xi154.n19__vss1 =   1.1330n       
+ xi154.n1__sbuf_in =  22.4584n       
+ xi154.n1__sbuf_out =   1.8000        
+ xi154.n1__vddio1 =   1.8000        
+ xi154.n1__vss1 =   1.5633n       
+ xi154.n2000__net1 =  13.0088n       
+ xi154.n2001__net1 =  13.0051n       
+ xi154.n2001__sbuf_out =   1.8000        
+ xi154.n2002__net1 =  13.0051n       
+ xi154.n2003__net1 =  13.0046n       
+ xi154.n2003__sbuf_out =   1.8000        
+ xi154.n2004__net1 =  13.0060n       
+ xi154.n2005__net1 =  13.0008n       
+ xi154.n2005__sbuf_out =   1.8000        
+ xi154.n2006__net1 =  13.0000n       
+ xi154.n2007__net1 =  12.9995n       
+ xi154.n2007__sbuf_out =   1.8000        
+ xi154.n2008__net1 =  13.0000n       
+ xi154.n2009__net1 =  12.9958n       
+ xi154.n2009__sbuf_out =   1.8000        
+ xi154.n200__net1 =  12.7817n       
+ xi154.n200__net17 =   1.8000        
+ xi154.n200__sbuf_out =   1.8000        
+ xi154.n200__vddio1 =   1.8000        
+ xi154.n200__vss1 =   6.4052n       
+ xi154.n2010__net1 =  12.9958n       
+ xi154.n2011__net1 =  12.9953n       
+ xi154.n2011__sbuf_out =   1.8000        
+ xi154.n2012__net1 =  12.9967n       
+ xi154.n2013__net1 =  12.9910n       
+ xi154.n2013__sbuf_out =   1.8000        
+ xi154.n2014__net1 =  12.9901n       
+ xi154.n2015__net1 =  12.9896n       
+ xi154.n2015__sbuf_out =   1.8000        
+ xi154.n2016__net1 =  12.9901n       
+ xi154.n2017__net1 =  12.9855n       
+ xi154.n2017__sbuf_out =   1.8000        
+ xi154.n2018__net1 =  12.9855n       
+ xi154.n2019__net1 =  12.9850n       
+ xi154.n2019__sbuf_out =   1.8000        
+ xi154.n201__net1 =  12.7700n       
+ xi154.n201__net17 =   1.8000        
+ xi154.n201__sbuf_out =   1.8000        
+ xi154.n201__vddio1 =   1.8000        
+ xi154.n201__vss1 =   6.3997n       
+ xi154.n2020__net1 =  12.9864n       
+ xi154.n2021__net1 =  12.9801n       
+ xi154.n2021__sbuf_out =   1.8000        
+ xi154.n2022__net1 =  12.9792n       
+ xi154.n2023__net1 =  12.9787n       
+ xi154.n2023__sbuf_out =   1.8000        
+ xi154.n2024__net1 =  12.9792n       
+ xi154.n2025__net1 =  12.9466n       
+ xi154.n2025__sbuf_out =   1.8000        
+ xi154.n2026__net1 =  12.9471n       
+ xi154.n2027__net1 =  12.9480n       
+ xi154.n2027__sbuf_out =   1.8000        
+ xi154.n2028__net1 =  12.9471n       
+ xi154.n2029__net1 =  12.9397n       
+ xi154.n2029__sbuf_out =   1.8000        
+ xi154.n202__net1 =  12.7691n       
+ xi154.n202__net17 =   1.8000        
+ xi154.n202__sbuf_out =   1.8000        
+ xi154.n202__vddio1 =   1.8000        
+ xi154.n202__vss1 =   6.3893n       
+ xi154.n2030__net1 =  12.9402n       
+ xi154.n2031__net1 =  12.9402n       
+ xi154.n2031__sbuf_out =   1.8000        
+ xi154.n2032__net1 =  12.9411n       
+ xi154.n2033__net1 =  12.9341n       
+ xi154.n2033__sbuf_out =   1.8000        
+ xi154.n2034__net1 =  12.9346n       
+ xi154.n2035__net1 =  12.9355n       
+ xi154.n2035__sbuf_out =   1.8000        
+ xi154.n2036__net1 =  12.9346n       
+ xi154.n2037__net1 =  12.9266n       
+ xi154.n2037__sbuf_out =   1.8000        
+ xi154.n2038__net1 =  12.9271n       
+ xi154.n2039__net1 =  12.9271n       
+ xi154.n2039__sbuf_out =   1.8000        
+ xi154.n203__net1 =  12.7686n       
+ xi154.n203__net17 =   1.8000        
+ xi154.n203__sbuf_out =   1.8000        
+ xi154.n203__vddio1 =   1.8000        
+ xi154.n203__vss1 =   6.3757n       
+ xi154.n2040__net1 =  12.9280n       
+ xi154.n2041__net1 =  12.9206n       
+ xi154.n2041__sbuf_out =   1.8000        
+ xi154.n2042__net1 =  12.9211n       
+ xi154.n2043__net1 =  12.9220n       
+ xi154.n2043__sbuf_out =   1.8000        
+ xi154.n2044__net1 =  12.9211n       
+ xi154.n2045__net1 =  12.9125n       
+ xi154.n2045__sbuf_out =   1.8000        
+ xi154.n2046__net1 =  12.9130n       
+ xi154.n2047__net1 =  12.9130n       
+ xi154.n2047__sbuf_out =   1.8000        
+ xi154.n2048__net1 =  12.9139n       
+ xi154.n2049__net1 =  12.9060n       
+ xi154.n2049__sbuf_out =   1.8000        
+ xi154.n204__net1 =  12.7691n       
+ xi154.n204__net17 =   1.8000        
+ xi154.n204__sbuf_out =   1.8000        
+ xi154.n204__vddio1 =   1.8000        
+ xi154.n204__vss1 =   6.3646n       
+ xi154.n2050__net1 =  12.9065n       
+ xi154.n2051__net1 =  12.9074n       
+ xi154.n2051__sbuf_out =   1.8000        
+ xi154.n2052__net1 =  12.9065n       
+ xi154.n2053__net1 =  12.8973n       
+ xi154.n2053__sbuf_out =   1.8000        
+ xi154.n2054__net1 =  12.8978n       
+ xi154.n2055__net1 =  12.8978n       
+ xi154.n2055__sbuf_out =   1.8000        
+ xi154.n2056__net1 =  12.8987n       
+ xi154.n2057__net1 =  12.8903n       
+ xi154.n2057__sbuf_out =   1.8000        
+ xi154.n2058__net1 =  12.8908n       
+ xi154.n2059__net1 =  12.8917n       
+ xi154.n2059__sbuf_out =   1.8000        
+ xi154.n205__net1 =  12.7700n       
+ xi154.n205__net17 =   1.8000        
+ xi154.n205__sbuf_out =   1.8000        
+ xi154.n205__vddio1 =   1.8000        
+ xi154.n205__vss1 =   6.3579n       
+ xi154.n2060__net1 =  12.8908n       
+ xi154.n2061__net1 =  12.8810n       
+ xi154.n2061__sbuf_out =   1.8000        
+ xi154.n2062__net1 =  12.8815n       
+ xi154.n2063__net1 =  12.8815n       
+ xi154.n2063__sbuf_out =   1.8000        
+ xi154.n2064__net1 =  12.8824n       
+ xi154.n2065__net1 =  12.8736n       
+ xi154.n2065__sbuf_out =   1.8000        
+ xi154.n2066__net1 =  12.8741n       
+ xi154.n2067__net1 =  12.8750n       
+ xi154.n2067__sbuf_out =   1.8000        
+ xi154.n2068__net1 =  12.8741n       
+ xi154.n2069__net1 =  13.0529n       
+ xi154.n2069__sbuf_out =   1.8000        
+ xi154.n206__net1 =  12.7700n       
+ xi154.n206__net17 =   1.8000        
+ xi154.n206__sbuf_out =   1.8000        
+ xi154.n206__vddio1 =   1.8000        
+ xi154.n206__vss1 =   6.3354n       
+ xi154.n2070__net1 =  13.0533n       
+ xi154.n2071__net1 =  13.0542n       
+ xi154.n2071__sbuf_out =   1.8000        
+ xi154.n2072__net1 =  13.0533n       
+ xi154.n2073__net1 =  13.0526n       
+ xi154.n2073__sbuf_out =   1.8000        
+ xi154.n2074__net1 =  13.0530n       
+ xi154.n2075__net1 =  13.0530n       
+ xi154.n2075__sbuf_out =   1.8000        
+ xi154.n2076__net1 =  13.0539n       
+ xi154.n2077__net1 =  13.0521n       
+ xi154.n2077__sbuf_out =   1.8000        
+ xi154.n2078__net1 =  13.0526n       
+ xi154.n2079__net1 =  13.0535n       
+ xi154.n2079__sbuf_out =   1.8000        
+ xi154.n207__net1 =  12.7695n       
+ xi154.n207__net17 =   1.8000        
+ xi154.n207__sbuf_out =   1.8000        
+ xi154.n207__vddio1 =   1.8000        
+ xi154.n207__vss1 =   6.2913n       
+ xi154.n2080__net1 =  13.0526n       
+ xi154.n2081__net1 =  13.0512n       
+ xi154.n2081__sbuf_out =   1.8000        
+ xi154.n2082__net1 =  13.0517n       
+ xi154.n2083__net1 =  13.0517n       
+ xi154.n2083__sbuf_out =   1.8000        
+ xi154.n2084__net1 =  13.0526n       
+ xi154.n2085__net1 =  13.0503n       
+ xi154.n2085__sbuf_out =   1.8000        
+ xi154.n2086__net1 =  13.0508n       
+ xi154.n2087__net1 =  13.0516n       
+ xi154.n2087__sbuf_out =   1.8000        
+ xi154.n2088__net1 =  13.0508n       
+ xi154.n2089__net1 =  13.0488n       
+ xi154.n2089__sbuf_out =   1.8000        
+ xi154.n208__net1 =  12.7709n       
+ xi154.n208__net17 =   1.8000        
+ xi154.n208__sbuf_out =   1.8000        
+ xi154.n208__vddio1 =   1.8000        
+ xi154.n208__vss1 =   6.6040n       
+ xi154.n2090__net1 =  13.0493n       
+ xi154.n2091__net1 =  13.0493n       
+ xi154.n2091__sbuf_out =   1.8000        
+ xi154.n2092__net1 =  13.0502n       
+ xi154.n2093__net1 =  13.0474n       
+ xi154.n2093__sbuf_out =   1.8000        
+ xi154.n2094__net1 =  13.0479n       
+ xi154.n2095__net1 =  13.0488n       
+ xi154.n2095__sbuf_out =   1.8000        
+ xi154.n2096__net1 =  13.0479n       
+ xi154.n2097__net1 =  13.0453n       
+ xi154.n2097__sbuf_out =   1.8000        
+ xi154.n2098__net1 =  13.0458n       
+ xi154.n2099__net1 =  13.0458n       
+ xi154.n2099__sbuf_out =   1.8000        
+ xi154.n209__net1 =  12.7718n       
+ xi154.n209__net17 =   1.8000        
+ xi154.n209__sbuf_out =   1.8000        
+ xi154.n209__vddio1 =   1.8000        
+ xi154.n209__vss1 =   6.6040n       
+ xi154.n20__net1 =  12.7895n       
+ xi154.n20__net17 =   1.8000        
+ xi154.n20__net3 =   1.8000        
+ xi154.n20__net7 =   7.3605n       
+ xi154.n20__sbuf_out =   1.8000        
+ xi154.n20__vddio1 =   1.8000        
+ xi154.n20__vss1 = 969.1858p       
+ xi154.n2100__net1 =  13.0467n       
+ xi154.n2101__net1 =  13.0434n       
+ xi154.n2101__sbuf_out =   1.8000        
+ xi154.n2102__net1 =  13.0439n       
+ xi154.n2103__net1 =  13.0448n       
+ xi154.n2103__sbuf_out =   1.8000        
+ xi154.n2104__net1 =  13.0439n       
+ xi154.n2105__net1 =  13.0407n       
+ xi154.n2105__sbuf_out =   1.8000        
+ xi154.n2106__net1 =  13.0412n       
+ xi154.n2107__net1 =  13.0412n       
+ xi154.n2107__sbuf_out =   1.8000        
+ xi154.n2108__net1 =  13.0421n       
+ xi154.n2109__net1 =  13.0384n       
+ xi154.n2109__sbuf_out =   1.8000        
+ xi154.n210__net1 =  12.7709n       
+ xi154.n210__net17 =   1.8000        
+ xi154.n210__sbuf_out =   1.8000        
+ xi154.n210__vddio1 =   1.8000        
+ xi154.n210__vss1 =   6.5995n       
+ xi154.n2110__net1 =  13.0389n       
+ xi154.n2111__net1 =  13.0398n       
+ xi154.n2111__sbuf_out =   1.8000        
+ xi154.n2112__net1 =  13.0389n       
+ xi154.n2113__net1 =  12.8285n       
+ xi154.n2113__sbuf_out =   1.8000        
+ xi154.n2114__net1 =  12.8276n       
+ xi154.n2115__net1 =  12.8272n       
+ xi154.n2115__sbuf_out =   1.8000        
+ xi154.n2116__net1 =  12.8276n       
+ xi154.n2117__net1 =  12.8198n       
+ xi154.n2117__sbuf_out =   1.8000        
+ xi154.n2118__net1 =  12.8198n       
+ xi154.n2119__net1 =  12.8193n       
+ xi154.n2119__sbuf_out =   1.8000        
+ xi154.n211__net1 =  12.7704n       
+ xi154.n211__net17 =   1.8000        
+ xi154.n211__sbuf_out =   1.8000        
+ xi154.n211__vddio1 =   1.8000        
+ xi154.n211__vss1 =   6.5995n       
+ xi154.n2120__net1 =  12.8206n       
+ xi154.n2121__net1 =  12.8101n       
+ xi154.n2121__sbuf_out =   1.8000        
+ xi154.n2122__net1 =  12.8092n       
+ xi154.n2123__net1 =  12.8087n       
+ xi154.n2123__sbuf_out =   1.8000        
+ xi154.n2124__net1 =  12.8092n       
+ xi154.n2125__net1 =  12.8009n       
+ xi154.n2125__sbuf_out =   1.8000        
+ xi154.n2126__net1 =  12.8009n       
+ xi154.n2127__net1 =  12.8004n       
+ xi154.n2127__sbuf_out =   1.8000        
+ xi154.n2128__net1 =  12.8018n       
+ xi154.n2129__net1 =  12.7906n       
+ xi154.n2129__sbuf_out =   1.8000        
+ xi154.n212__net1 =  12.7709n       
+ xi154.n212__net17 =   1.8000        
+ xi154.n212__sbuf_out =   1.8000        
+ xi154.n212__vddio1 =   1.8000        
+ xi154.n212__vss1 =   6.5940n       
+ xi154.n2130__net1 =  12.7897n       
+ xi154.n2131__net1 =  12.7893n       
+ xi154.n2131__sbuf_out =   1.8000        
+ xi154.n2132__net1 =  12.7897n       
+ xi154.n2133__net1 =  12.7810n       
+ xi154.n2133__sbuf_out =   1.8000        
+ xi154.n2134__net1 =  12.7810n       
+ xi154.n2135__net1 =  12.7805n       
+ xi154.n2135__sbuf_out =   1.8000        
+ xi154.n2136__net1 =  12.7819n       
+ xi154.n2137__net1 =  12.7702n       
+ xi154.n2137__sbuf_out =   1.8000        
+ xi154.n2138__net1 =  12.7693n       
+ xi154.n2139__net1 =  12.7688n       
+ xi154.n2139__sbuf_out =   1.8000        
+ xi154.n213__net1 =  12.7714n       
+ xi154.n213__net17 =   1.8000        
+ xi154.n213__sbuf_out =   1.8000        
+ xi154.n213__vddio1 =   1.8000        
+ xi154.n213__vss1 =   6.5940n       
+ xi154.n2140__net1 =  12.7693n       
+ xi154.n2141__net1 =  12.7702n       
+ xi154.n2141__sbuf_out =   1.8000        
+ xi154.n2142__net1 =  12.7702n       
+ xi154.n2143__net1 =  12.7697n       
+ xi154.n2143__sbuf_out =   1.8000        
+ xi154.n2144__net1 =  12.7711n       
+ xi154.n2145__net1 =  12.7720n       
+ xi154.n2145__sbuf_out =   1.8000        
+ xi154.n2146__net1 =  12.7711n       
+ xi154.n2147__net1 =  12.7706n       
+ xi154.n2147__sbuf_out =   1.8000        
+ xi154.n2148__net1 =  12.7711n       
+ xi154.n2149__net1 =  12.7716n       
+ xi154.n2149__sbuf_out =   1.8000        
+ xi154.n214__net1 =  12.7714n       
+ xi154.n214__net17 =   1.8000        
+ xi154.n214__sbuf_out =   1.8000        
+ xi154.n214__vddio1 =   1.8000        
+ xi154.n214__vss1 =   6.5866n       
+ xi154.n2150__net1 =  12.7716n       
+ xi154.n2151__net1 =  12.7711n       
+ xi154.n2151__sbuf_out =   1.8000        
+ xi154.n2152__net1 =  12.7725n       
+ xi154.n2153__net1 =  12.7728n       
+ xi154.n2153__sbuf_out =   1.8000        
+ xi154.n2154__net1 =  12.7719n       
+ xi154.n2155__net1 =  12.7714n       
+ xi154.n2155__sbuf_out =   1.8000        
+ xi154.n2156__net1 =  12.7719n       
+ xi154.n2157__net1 =  13.0241n       
+ xi154.n2157__sbuf_out =   1.8000        
+ xi154.n2158__net1 =  13.0232n       
+ xi154.n2159__net1 =  13.0227n       
+ xi154.n2159__sbuf_out =   1.8000        
+ xi154.n215__net1 =  12.7709n       
+ xi154.n215__net17 =   1.8000        
+ xi154.n215__sbuf_out =   1.8000        
+ xi154.n215__vddio1 =   1.8000        
+ xi154.n215__vss1 =   6.5866n       
+ xi154.n2160__net1 =  13.0232n       
+ xi154.n2161__net1 =  13.0204n       
+ xi154.n2161__sbuf_out =   1.8000        
+ xi154.n2162__net1 =  13.0204n       
+ xi154.n2163__net1 =  13.0199n       
+ xi154.n2163__sbuf_out =   1.8000        
+ xi154.n2164__net1 =  13.0213n       
+ xi154.n2165__net1 =  13.0174n       
+ xi154.n2165__sbuf_out =   1.8000        
+ xi154.n2166__net1 =  13.0165n       
+ xi154.n2167__net1 =  13.0160n       
+ xi154.n2167__sbuf_out =   1.8000        
+ xi154.n2168__net1 =  13.0165n       
+ xi154.n2169__net1 =  13.0133n       
+ xi154.n2169__sbuf_out =   1.8000        
+ xi154.n216__net1 =  12.7723n       
+ xi154.n216__net17 =   1.8000        
+ xi154.n216__sbuf_out =   1.8000        
+ xi154.n216__vddio1 =   1.8000        
+ xi154.n216__vss1 =   6.5764n       
+ xi154.n2170__net1 =  13.0133n       
+ xi154.n2171__net1 =  13.0128n       
+ xi154.n2171__sbuf_out =   1.8000        
+ xi154.n2172__net1 =  13.0142n       
+ xi154.n2173__net1 =  13.0097n       
+ xi154.n2173__sbuf_out =   1.8000        
+ xi154.n2174__net1 =  13.0088n       
+ xi154.n2175__net1 =  13.0083n       
+ xi154.n2175__sbuf_out =   1.8000        
+ xi154.n2176__net1 =  13.0088n       
+ xi154.n2177__net1 =  13.0051n       
+ xi154.n2177__sbuf_out =   1.8000        
+ xi154.n2178__net1 =  13.0051n       
+ xi154.n2179__net1 =  13.0046n       
+ xi154.n2179__sbuf_out =   1.8000        
+ xi154.n217__net1 =  12.7726n       
+ xi154.n217__net17 =   1.8000        
+ xi154.n217__sbuf_out =   1.8000        
+ xi154.n217__vddio1 =   1.8000        
+ xi154.n217__vss1 =   6.5764n       
+ xi154.n2180__net1 =  13.0060n       
+ xi154.n2181__net1 =  13.0009n       
+ xi154.n2181__sbuf_out =   1.8000        
+ xi154.n2182__net1 =  13.0000n       
+ xi154.n2183__net1 =  12.9995n       
+ xi154.n2183__sbuf_out =   1.8000        
+ xi154.n2184__net1 =  13.0000n       
+ xi154.n2185__net1 =  12.9958n       
+ xi154.n2185__sbuf_out =   1.8000        
+ xi154.n2186__net1 =  12.9958n       
+ xi154.n2187__net1 =  12.9953n       
+ xi154.n2187__sbuf_out =   1.8000        
+ xi154.n2188__net1 =  12.9967n       
+ xi154.n2189__net1 =  12.9910n       
+ xi154.n2189__sbuf_out =   1.8000        
+ xi154.n218__net1 =  12.7717n       
+ xi154.n218__net17 =   1.8000        
+ xi154.n218__sbuf_out =   1.8000        
+ xi154.n218__vddio1 =   1.8000        
+ xi154.n218__vss1 =   6.5631n       
+ xi154.n2190__net1 =  12.9901n       
+ xi154.n2191__net1 =  12.9896n       
+ xi154.n2191__sbuf_out =   1.8000        
+ xi154.n2192__net1 =  12.9901n       
+ xi154.n2193__net1 =  12.9855n       
+ xi154.n2193__sbuf_out =   1.8000        
+ xi154.n2194__net1 =  12.9855n       
+ xi154.n2195__net1 =  12.9850n       
+ xi154.n2195__sbuf_out =   1.8000        
+ xi154.n2196__net1 =  12.9864n       
+ xi154.n2197__net1 =  12.9801n       
+ xi154.n2197__sbuf_out =   1.8000        
+ xi154.n2198__net1 =  12.9792n       
+ xi154.n2199__net1 =  12.9787n       
+ xi154.n2199__sbuf_out =   1.8000        
+ xi154.n219__net1 =  12.7712n       
+ xi154.n219__net17 =   1.8000        
+ xi154.n219__sbuf_out =   1.8000        
+ xi154.n219__vddio1 =   1.8000        
+ xi154.n219__vss1 =   6.5631n       
+ xi154.n21__net1 =  12.7807n       
+ xi154.n21__net17 =   1.8000        
+ xi154.n21__net3 =   1.8000        
+ xi154.n21__net7 =   7.3588n       
+ xi154.n21__sbuf_out =   1.8000        
+ xi154.n21__vddio1 =   1.8000        
+ xi154.n21__vss1 = 794.4984p       
+ xi154.n2200__net1 =  12.9792n       
+ xi154.n2201__net1 =  12.9466n       
+ xi154.n2201__sbuf_out =   1.8000        
+ xi154.n2202__net1 =  12.9471n       
+ xi154.n2203__net1 =  12.9479n       
+ xi154.n2203__sbuf_out =   1.8000        
+ xi154.n2204__net1 =  12.9471n       
+ xi154.n2205__net1 =  12.9397n       
+ xi154.n2205__sbuf_out =   1.8000        
+ xi154.n2206__net1 =  12.9401n       
+ xi154.n2207__net1 =  12.9401n       
+ xi154.n2207__sbuf_out =   1.8000        
+ xi154.n2208__net1 =  12.9410n       
+ xi154.n2209__net1 =  12.9341n       
+ xi154.n2209__sbuf_out =   1.8000        
+ xi154.n220__net1 =  12.7717n       
+ xi154.n220__net17 =   1.8000        
+ xi154.n220__sbuf_out =   1.8000        
+ xi154.n220__vddio1 =   1.8000        
+ xi154.n220__vss1 =   6.5457n       
+ xi154.n2210__net1 =  12.9346n       
+ xi154.n2211__net1 =  12.9355n       
+ xi154.n2211__sbuf_out =   1.8000        
+ xi154.n2212__net1 =  12.9346n       
+ xi154.n2213__net1 =  12.9266n       
+ xi154.n2213__sbuf_out =   1.8000        
+ xi154.n2214__net1 =  12.9271n       
+ xi154.n2215__net1 =  12.9271n       
+ xi154.n2215__sbuf_out =   1.8000        
+ xi154.n2216__net1 =  12.9280n       
+ xi154.n2217__net1 =  12.9206n       
+ xi154.n2217__sbuf_out =   1.8000        
+ xi154.n2218__net1 =  12.9211n       
+ xi154.n2219__net1 =  12.9220n       
+ xi154.n2219__sbuf_out =   1.8000        
+ xi154.n221__net1 =  13.0239n       
+ xi154.n221__net17 =   1.8000        
+ xi154.n221__sbuf_out =   1.8000        
+ xi154.n221__vddio1 =   1.8000        
+ xi154.n221__vss1 =   6.5457n       
+ xi154.n2220__net1 =  12.9211n       
+ xi154.n2221__net1 =  12.9125n       
+ xi154.n2221__sbuf_out =   1.8000        
+ xi154.n2222__net1 =  12.9129n       
+ xi154.n2223__net1 =  12.9129n       
+ xi154.n2223__sbuf_out =   1.8000        
+ xi154.n2224__net1 =  12.9138n       
+ xi154.n2225__net1 =  12.9060n       
+ xi154.n2225__sbuf_out =   1.8000        
+ xi154.n2226__net1 =  12.9065n       
+ xi154.n2227__net1 =  12.9073n       
+ xi154.n2227__sbuf_out =   1.8000        
+ xi154.n2228__net1 =  12.9065n       
+ xi154.n2229__net1 =  12.8973n       
+ xi154.n2229__sbuf_out =   1.8000        
+ xi154.n222__net1 =  13.0230n       
+ xi154.n222__net17 =   1.8000        
+ xi154.n222__sbuf_out =   1.8000        
+ xi154.n222__vddio1 =   1.8000        
+ xi154.n222__vss1 =   6.4311n       
+ xi154.n2230__net1 =  12.8977n       
+ xi154.n2231__net1 =  12.8977n       
+ xi154.n2231__sbuf_out =   1.8000        
+ xi154.n2232__net1 =  12.8986n       
+ xi154.n2233__net1 =  12.8903n       
+ xi154.n2233__sbuf_out =   1.8000        
+ xi154.n2234__net1 =  12.8908n       
+ xi154.n2235__net1 =  12.8917n       
+ xi154.n2235__sbuf_out =   1.8000        
+ xi154.n2236__net1 =  12.8908n       
+ xi154.n2237__net1 =  12.8810n       
+ xi154.n2237__sbuf_out =   1.8000        
+ xi154.n2238__net1 =  12.8815n       
+ xi154.n2239__net1 =  12.8815n       
+ xi154.n2239__sbuf_out =   1.8000        
+ xi154.n223__net1 =  13.0225n       
+ xi154.n223__net17 =   1.8000        
+ xi154.n223__sbuf_out =   1.8000        
+ xi154.n223__vddio1 =   1.8000        
+ xi154.n223__vss1 =   6.4311n       
+ xi154.n2240__net1 =  12.8824n       
+ xi154.n2241__net1 =  12.8736n       
+ xi154.n2241__sbuf_out =   1.8000        
+ xi154.n2242__net1 =  12.8741n       
+ xi154.n2243__net1 =  12.8749n       
+ xi154.n2243__sbuf_out =   1.8000        
+ xi154.n2244__net1 =  12.8741n       
+ xi154.n2245__net1 =  13.0528n       
+ xi154.n2245__sbuf_out =   1.8000        
+ xi154.n2246__net1 =  13.0533n       
+ xi154.n2247__net1 =  13.0542n       
+ xi154.n2247__sbuf_out =   1.8000        
+ xi154.n2248__net1 =  13.0533n       
+ xi154.n2249__net1 =  13.0525n       
+ xi154.n2249__sbuf_out =   1.8000        
+ xi154.n224__net1 =  13.0230n       
+ xi154.n224__net17 =   1.8000        
+ xi154.n224__sbuf_out =   1.8000        
+ xi154.n224__vddio1 =   1.8000        
+ xi154.n224__vss1 =   6.4351n       
+ xi154.n2250__net1 =  13.0530n       
+ xi154.n2251__net1 =  13.0530n       
+ xi154.n2251__sbuf_out =   1.8000        
+ xi154.n2252__net1 =  13.0539n       
+ xi154.n2253__net1 =  13.0521n       
+ xi154.n2253__sbuf_out =   1.8000        
+ xi154.n2254__net1 =  13.0526n       
+ xi154.n2255__net1 =  13.0534n       
+ xi154.n2255__sbuf_out =   1.8000        
+ xi154.n2256__net1 =  13.0526n       
+ xi154.n2257__net1 =  13.0512n       
+ xi154.n2257__sbuf_out =   1.8000        
+ xi154.n2258__net1 =  13.0517n       
+ xi154.n2259__net1 =  13.0517n       
+ xi154.n2259__sbuf_out =   1.8000        
+ xi154.n225__net1 =  13.0202n       
+ xi154.n225__net17 =   1.8000        
+ xi154.n225__sbuf_out =   1.8000        
+ xi154.n225__vddio1 =   1.8000        
+ xi154.n225__vss1 =   6.4476n       
+ xi154.n2260__net1 =  13.0526n       
+ xi154.n2261__net1 =  13.0503n       
+ xi154.n2261__sbuf_out =   1.8000        
+ xi154.n2262__net1 =  13.0507n       
+ xi154.n2263__net1 =  13.0516n       
+ xi154.n2263__sbuf_out =   1.8000        
+ xi154.n2264__net1 =  13.0507n       
+ xi154.n2265__net1 =  13.0488n       
+ xi154.n2265__sbuf_out =   1.8000        
+ xi154.n2266__net1 =  13.0492n       
+ xi154.n2267__net1 =  13.0492n       
+ xi154.n2267__sbuf_out =   1.8000        
+ xi154.n2268__net1 =  13.0501n       
+ xi154.n2269__net1 =  13.0474n       
+ xi154.n2269__sbuf_out =   1.8000        
+ xi154.n226__net1 =  13.0202n       
+ xi154.n226__net17 =   1.8000        
+ xi154.n226__sbuf_out =   1.8000        
+ xi154.n226__vss1 =   6.4465n       
+ xi154.n2270__net1 =  13.0479n       
+ xi154.n2271__net1 =  13.0487n       
+ xi154.n2271__sbuf_out =   1.8000        
+ xi154.n2272__net1 =  13.0479n       
+ xi154.n2273__net1 =  13.0453n       
+ xi154.n2273__sbuf_out =   1.8000        
+ xi154.n2274__net1 =  13.0457n       
+ xi154.n2275__net1 =  13.0457n       
+ xi154.n2275__sbuf_out =   1.8000        
+ xi154.n2276__net1 =  13.0466n       
+ xi154.n2277__net1 =  13.0434n       
+ xi154.n2277__sbuf_out =   1.8000        
+ xi154.n2278__net1 =  13.0439n       
+ xi154.n2279__net1 =  13.0448n       
+ xi154.n2279__sbuf_out =   1.8000        
+ xi154.n227__net1 =  13.0197n       
+ xi154.n227__net17 =   1.8000        
+ xi154.n227__sbuf_out =   1.8000        
+ xi154.n227__vddio1 =   1.8000        
+ xi154.n227__vss1 =   6.4438n       
+ xi154.n2280__net1 =  13.0439n       
+ xi154.n2281__net1 =  13.0407n       
+ xi154.n2281__sbuf_out =   1.8000        
+ xi154.n2282__net1 =  13.0412n       
+ xi154.n2283__net1 =  13.0412n       
+ xi154.n2283__sbuf_out =   1.8000        
+ xi154.n2284__net1 =  13.0421n       
+ xi154.n2285__net1 =  13.0384n       
+ xi154.n2285__sbuf_out =   1.8000        
+ xi154.n2286__net1 =  13.0389n       
+ xi154.n2287__net1 =  13.0398n       
+ xi154.n2287__sbuf_out =   1.8000        
+ xi154.n2288__net1 =  13.0389n       
+ xi154.n2289__net1 =  12.8285n       
+ xi154.n2289__sbuf_out =   1.8000        
+ xi154.n228__net1 =  13.0211n       
+ xi154.n228__net17 =   1.8000        
+ xi154.n228__sbuf_out =   1.8000        
+ xi154.n228__vddio1 =   1.8000        
+ xi154.n228__vss1 =   6.4428n       
+ xi154.n2290__net1 =  12.8276n       
+ xi154.n2291__net1 =  12.8272n       
+ xi154.n2291__sbuf_out =   1.8000        
+ xi154.n2292__net1 =  12.8276n       
+ xi154.n2293__net1 =  12.8198n       
+ xi154.n2293__sbuf_out =   1.8000        
+ xi154.n2294__net1 =  12.8198n       
+ xi154.n2295__net1 =  12.8193n       
+ xi154.n2295__sbuf_out =   1.8000        
+ xi154.n2296__net1 =  12.8206n       
+ xi154.n2297__net1 =  12.8101n       
+ xi154.n2297__sbuf_out =   1.8000        
+ xi154.n2298__net1 =  12.8092n       
+ xi154.n2299__net1 =  12.8087n       
+ xi154.n2299__sbuf_out =   1.8000        
+ xi154.n229__net1 =  13.0172n       
+ xi154.n229__net17 =   1.8000        
+ xi154.n229__sbuf_out =   1.8000        
+ xi154.n229__vddio1 =   1.8000        
+ xi154.n229__vss1 =   6.4400n       
+ xi154.n22__net1 =  12.7807n       
+ xi154.n22__net17 =   1.8000        
+ xi154.n22__net3 =   1.8000        
+ xi154.n22__net7 =   7.3579n       
+ xi154.n22__sbuf_out =   1.8000        
+ xi154.n22__vddio1 =   1.8000        
+ xi154.n22__vss1 = 505.5946p       
+ xi154.n2300__net1 =  12.8092n       
+ xi154.n2301__net1 =  12.8009n       
+ xi154.n2301__sbuf_out =   1.8000        
+ xi154.n2302__net1 =  12.8009n       
+ xi154.n2303__net1 =  12.8004n       
+ xi154.n2303__sbuf_out =   1.8000        
+ xi154.n2304__net1 =  12.8018n       
+ xi154.n2305__net1 =  12.7906n       
+ xi154.n2305__sbuf_out =   1.8000        
+ xi154.n2306__net1 =  12.7898n       
+ xi154.n2307__net1 =  12.7893n       
+ xi154.n2307__sbuf_out =   1.8000        
+ xi154.n2308__net1 =  12.7898n       
+ xi154.n2309__net1 =  12.7810n       
+ xi154.n2309__sbuf_out =   1.8000        
+ xi154.n230__net1 =  13.0163n       
+ xi154.n230__net17 =   1.8000        
+ xi154.n230__sbuf_out =   1.8000        
+ xi154.n230__vddio1 =   1.8000        
+ xi154.n230__vss1 =   6.4349n       
+ xi154.n2310__net1 =  12.7810n       
+ xi154.n2311__net1 =  12.7805n       
+ xi154.n2311__sbuf_out =   1.8000        
+ xi154.n2312__net1 =  12.7819n       
+ xi154.n2313__net1 =  12.7702n       
+ xi154.n2313__sbuf_out =   1.8000        
+ xi154.n2314__net1 =  12.7693n       
+ xi154.n2315__net1 =  12.7688n       
+ xi154.n2315__sbuf_out =   1.8000        
+ xi154.n2316__net1 =  12.7693n       
+ xi154.n2317__net1 =  12.7702n       
+ xi154.n2317__sbuf_out =   1.8000        
+ xi154.n2318__net1 =  12.7702n       
+ xi154.n2319__net1 =  12.7697n       
+ xi154.n2319__sbuf_out =   1.8000        
+ xi154.n231__net1 =  13.0158n       
+ xi154.n231__net17 =   1.8000        
+ xi154.n231__sbuf_out =   1.8000        
+ xi154.n231__vddio1 =   1.8000        
+ xi154.n231__vss1 =   6.4281n       
+ xi154.n2320__net1 =  12.7711n       
+ xi154.n2321__net1 =  12.7720n       
+ xi154.n2321__sbuf_out =   1.8000        
+ xi154.n2322__net1 =  12.7711n       
+ xi154.n2323__net1 =  12.7706n       
+ xi154.n2323__sbuf_out =   1.8000        
+ xi154.n2324__net1 =  12.7711n       
+ xi154.n2325__net1 =  12.7716n       
+ xi154.n2325__sbuf_out =   1.8000        
+ xi154.n2326__net1 =  12.7716n       
+ xi154.n2327__net1 =  12.7711n       
+ xi154.n2327__sbuf_out =   1.8000        
+ xi154.n2328__net1 =  12.7725n       
+ xi154.n2329__net1 =  12.7728n       
+ xi154.n2329__sbuf_out =   1.8000        
+ xi154.n232__net1 =  13.0163n       
+ xi154.n232__net17 =   1.8000        
+ xi154.n232__sbuf_out =   1.8000        
+ xi154.n232__vddio1 =   1.8000        
+ xi154.n232__vss1 =   6.4225n       
+ xi154.n2330__net1 =  12.7719n       
+ xi154.n2331__net1 =  12.7714n       
+ xi154.n2331__sbuf_out =   1.8000        
+ xi154.n2332__net1 =  12.7719n       
+ xi154.n2333__net1 =  13.0241n       
+ xi154.n2333__sbuf_out =   1.8000        
+ xi154.n2334__net1 =  13.0232n       
+ xi154.n2335__net1 =  13.0227n       
+ xi154.n2335__sbuf_out =   1.8000        
+ xi154.n2336__net1 =  13.0232n       
+ xi154.n2337__net1 =  13.0204n       
+ xi154.n2337__sbuf_out =   1.8000        
+ xi154.n2338__net1 =  13.0204n       
+ xi154.n2339__net1 =  13.0199n       
+ xi154.n2339__sbuf_out =   1.8000        
+ xi154.n233__net1 =  13.0131n       
+ xi154.n233__net17 =   1.8000        
+ xi154.n233__sbuf_out =   1.8000        
+ xi154.n233__vddio1 =   1.8000        
+ xi154.n233__vss1 =   6.4192n       
+ xi154.n2340__net1 =  13.0213n       
+ xi154.n2341__net1 =  13.0174n       
+ xi154.n2341__sbuf_out =   1.8000        
+ xi154.n2342__net1 =  13.0165n       
+ xi154.n2343__net1 =  13.0160n       
+ xi154.n2343__sbuf_out =   1.8000        
+ xi154.n2344__net1 =  13.0165n       
+ xi154.n2345__net1 =  13.0133n       
+ xi154.n2345__sbuf_out =   1.8000        
+ xi154.n2346__net1 =  13.0133n       
+ xi154.n2347__net1 =  13.0128n       
+ xi154.n2347__sbuf_out =   1.8000        
+ xi154.n2348__net1 =  13.0142n       
+ xi154.n2349__net1 =  13.0097n       
+ xi154.n2349__sbuf_out =   1.8000        
+ xi154.n234__net1 =  13.0131n       
+ xi154.n234__net17 =   1.8000        
+ xi154.n234__sbuf_out =   1.8000        
+ xi154.n234__vddio1 =   1.8000        
+ xi154.n234__vss1 =   6.4079n       
+ xi154.n2350__net1 =  13.0088n       
+ xi154.n2351__net1 =  13.0083n       
+ xi154.n2351__sbuf_out =   1.8000        
+ xi154.n2352__net1 =  13.0088n       
+ xi154.n2353__net1 =  13.0051n       
+ xi154.n2353__sbuf_out =   1.8000        
+ xi154.n2354__net1 =  13.0051n       
+ xi154.n2355__net1 =  13.0046n       
+ xi154.n2355__sbuf_out =   1.8000        
+ xi154.n2356__net1 =  13.0060n       
+ xi154.n2357__net1 =  13.0009n       
+ xi154.n2357__sbuf_out =   1.8000        
+ xi154.n2358__net1 =  13.0000n       
+ xi154.n2359__net1 =  12.9995n       
+ xi154.n2359__sbuf_out =   1.8000        
+ xi154.n235__net1 =  13.0126n       
+ xi154.n235__net17 =   1.8000        
+ xi154.n235__sbuf_out =   1.8000        
+ xi154.n235__vddio1 =   1.8000        
+ xi154.n235__vss1 =   6.4045n       
+ xi154.n2360__net1 =  13.0000n       
+ xi154.n2361__net1 =  12.9958n       
+ xi154.n2361__sbuf_out =   1.8000        
+ xi154.n2362__net1 =  12.9958n       
+ xi154.n2363__net1 =  12.9953n       
+ xi154.n2363__sbuf_out =   1.8000        
+ xi154.n2364__net1 =  12.9967n       
+ xi154.n2365__net1 =  12.9910n       
+ xi154.n2365__sbuf_out =   1.8000        
+ xi154.n2366__net1 =  12.9901n       
+ xi154.n2367__net1 =  12.9896n       
+ xi154.n2367__sbuf_out =   1.8000        
+ xi154.n2368__net1 =  12.9901n       
+ xi154.n2369__net1 =  12.9855n       
+ xi154.n2369__sbuf_out =   1.8000        
+ xi154.n236__net1 =  13.0140n       
+ xi154.n236__net17 =   1.8000        
+ xi154.n236__sbuf_out =   1.8000        
+ xi154.n236__vddio1 =   1.8000        
+ xi154.n236__vss1 =   6.6356n       
+ xi154.n2370__net1 =  12.9855n       
+ xi154.n2371__net1 =  12.9850n       
+ xi154.n2371__sbuf_out =   1.8000        
+ xi154.n2372__net1 =  12.9864n       
+ xi154.n2373__net1 =  12.9801n       
+ xi154.n2373__sbuf_out =   1.8000        
+ xi154.n2374__net1 =  12.9792n       
+ xi154.n2375__net1 =  12.9787n       
+ xi154.n2375__sbuf_out =   1.8000        
+ xi154.n2376__net1 =  12.9792n       
+ xi154.n2377__net1 =  12.9465n       
+ xi154.n2377__sbuf_out =   1.8000        
+ xi154.n2378__net1 =  12.9470n       
+ xi154.n2379__net1 =  12.9479n       
+ xi154.n2379__sbuf_out =   1.8000        
+ xi154.n237__net1 =  13.0095n       
+ xi154.n237__net17 =   1.8000        
+ xi154.n237__sbuf_out =   1.8000        
+ xi154.n237__vddio1 =   1.8000        
+ xi154.n237__vss1 =   6.6323n       
+ xi154.n2380__net1 =  12.9470n       
+ xi154.n2381__net1 =  12.9396n       
+ xi154.n2381__sbuf_out =   1.8000        
+ xi154.n2382__net1 =  12.9401n       
+ xi154.n2383__net1 =  12.9401n       
+ xi154.n2383__sbuf_out =   1.8000        
+ xi154.n2384__net1 =  12.9410n       
+ xi154.n2385__net1 =  12.9341n       
+ xi154.n2385__sbuf_out =   1.8000        
+ xi154.n2386__net1 =  12.9346n       
+ xi154.n2387__net1 =  12.9355n       
+ xi154.n2387__sbuf_out =   1.8000        
+ xi154.n2388__net1 =  12.9346n       
+ xi154.n2389__net1 =  12.9266n       
+ xi154.n2389__sbuf_out =   1.8000        
+ xi154.n238__net1 =  13.0086n       
+ xi154.n238__net17 =   1.8000        
+ xi154.n238__sbuf_out =   1.8000        
+ xi154.n238__vddio1 =   1.8000        
+ xi154.n238__vss1 =   6.6294n       
+ xi154.n2390__net1 =  12.9270n       
+ xi154.n2391__net1 =  12.9270n       
+ xi154.n2391__sbuf_out =   1.8000        
+ xi154.n2392__net1 =  12.9280n       
+ xi154.n2393__net1 =  12.9206n       
+ xi154.n2393__sbuf_out =   1.8000        
+ xi154.n2394__net1 =  12.9210n       
+ xi154.n2395__net1 =  12.9219n       
+ xi154.n2395__sbuf_out =   1.8000        
+ xi154.n2396__net1 =  12.9210n       
+ xi154.n2397__net1 =  12.9124n       
+ xi154.n2397__sbuf_out =   1.8000        
+ xi154.n2398__net1 =  12.9129n       
+ xi154.n2399__net1 =  12.9129n       
+ xi154.n2399__sbuf_out =   1.8000        
+ xi154.n239__net1 =  13.0081n       
+ xi154.n239__net17 =   1.8000        
+ xi154.n239__sbuf_out =   1.8000        
+ xi154.n239__vddio1 =   1.8000        
+ xi154.n239__vss1 =   6.6256n       
+ xi154.n23__net1 =  12.7803n       
+ xi154.n23__net17 =   1.8000        
+ xi154.n23__net3 =   1.8000        
+ xi154.n23__net7 =   7.3557n       
+ xi154.n23__sbuf_out =   1.8000        
+ xi154.n23__vddio1 =   1.8000        
+ xi154.n23__vss1 = 139.8362p       
+ xi154.n2400__net1 =  12.9138n       
+ xi154.n2401__net1 =  12.9060n       
+ xi154.n2401__sbuf_out =   1.8000        
+ xi154.n2402__net1 =  12.9064n       
+ xi154.n2403__net1 =  12.9073n       
+ xi154.n2403__sbuf_out =   1.8000        
+ xi154.n2404__net1 =  12.9064n       
+ xi154.n2405__net1 =  12.8972n       
+ xi154.n2405__sbuf_out =   1.8000        
+ xi154.n2406__net1 =  12.8977n       
+ xi154.n2407__net1 =  12.8977n       
+ xi154.n2407__sbuf_out =   1.8000        
+ xi154.n2408__net1 =  12.8986n       
+ xi154.n2409__net1 =  12.8903n       
+ xi154.n2409__sbuf_out =   1.8000        
+ xi154.n240__net1 =  13.0086n       
+ xi154.n240__net17 =   1.8000        
+ xi154.n240__sbuf_out =   1.8000        
+ xi154.n240__vddio1 =   1.8000        
+ xi154.n240__vss1 =   6.6205n       
+ xi154.n2410__net1 =  12.8908n       
+ xi154.n2411__net1 =  12.8917n       
+ xi154.n2411__sbuf_out =   1.8000        
+ xi154.n2412__net1 =  12.8908n       
+ xi154.n2413__net1 =  12.8810n       
+ xi154.n2413__sbuf_out =   1.8000        
+ xi154.n2414__net1 =  12.8814n       
+ xi154.n2415__net1 =  12.8814n       
+ xi154.n2415__sbuf_out =   1.8000        
+ xi154.n2416__net1 =  12.8823n       
+ xi154.n2417__net1 =  12.8735n       
+ xi154.n2417__sbuf_out =   1.8000        
+ xi154.n2418__net1 =  12.8740n       
+ xi154.n2419__net1 =  12.8749n       
+ xi154.n2419__sbuf_out =   1.8000        
+ xi154.n241__net1 =  13.0049n       
+ xi154.n241__net17 =   1.8000        
+ xi154.n241__sbuf_out =   1.8000        
+ xi154.n241__vddio1 =   1.8000        
+ xi154.n241__vss1 =   6.6138n       
+ xi154.n2420__net1 =  12.8740n       
+ xi154.n2421__net1 =  13.0528n       
+ xi154.n2421__sbuf_out =   1.8000        
+ xi154.n2422__net1 =  13.0533n       
+ xi154.n2423__net1 =  13.0542n       
+ xi154.n2423__sbuf_out =   1.8000        
+ xi154.n2424__net1 =  13.0533n       
+ xi154.n2425__net1 =  13.0525n       
+ xi154.n2425__sbuf_out =   1.8000        
+ xi154.n2426__net1 =  13.0530n       
+ xi154.n2427__net1 =  13.0530n       
+ xi154.n2427__sbuf_out =   1.8000        
+ xi154.n2428__net1 =  13.0539n       
+ xi154.n2429__net1 =  13.0520n       
+ xi154.n2429__sbuf_out =   1.8000        
+ xi154.n242__net1 =  13.0049n       
+ xi154.n242__net17 =   1.8000        
+ xi154.n242__sbuf_out =   1.8000        
+ xi154.n242__vddio1 =   1.8000        
+ xi154.n242__vss1 =   6.6051n       
+ xi154.n2430__net1 =  13.0525n       
+ xi154.n2431__net1 =  13.0534n       
+ xi154.n2431__sbuf_out =   1.8000        
+ xi154.n2432__net1 =  13.0525n       
+ xi154.n2433__net1 =  13.0511n       
+ xi154.n2433__sbuf_out =   1.8000        
+ xi154.n2434__net1 =  13.0516n       
+ xi154.n2435__net1 =  13.0516n       
+ xi154.n2435__sbuf_out =   1.8000        
+ xi154.n2436__net1 =  13.0525n       
+ xi154.n2437__net1 =  13.0502n       
+ xi154.n2437__sbuf_out =   1.8000        
+ xi154.n2438__net1 =  13.0507n       
+ xi154.n2439__net1 =  13.0516n       
+ xi154.n2439__sbuf_out =   1.8000        
+ xi154.n243__net1 =  13.0044n       
+ xi154.n243__net17 =   1.8000        
+ xi154.n243__sbuf_out =   1.8000        
+ xi154.n243__vss1 =   6.5025n       
+ xi154.n2440__net1 =  13.0507n       
+ xi154.n2441__net1 =  13.0487n       
+ xi154.n2441__sbuf_out =   1.8000        
+ xi154.n2442__net1 =  13.0492n       
+ xi154.n2443__net1 =  13.0492n       
+ xi154.n2443__sbuf_out =   1.8000        
+ xi154.n2444__net1 =  13.0501n       
+ xi154.n2445__net1 =  13.0473n       
+ xi154.n2445__sbuf_out =   1.8000        
+ xi154.n2446__net1 =  13.0478n       
+ xi154.n2447__net1 =  13.0487n       
+ xi154.n2447__sbuf_out =   1.8000        
+ xi154.n2448__net1 =  13.0478n       
+ xi154.n2449__net1 =  13.0452n       
+ xi154.n2449__sbuf_out =   1.8000        
+ xi154.n244__net1 =  13.0058n       
+ xi154.n244__net17 =   1.8000        
+ xi154.n244__sbuf_out =   1.8000        
+ xi154.n244__vddio1 =   1.8000        
+ xi154.n244__vss1 =   9.6139n       
+ xi154.n2450__net1 =  13.0457n       
+ xi154.n2451__net1 =  13.0457n       
+ xi154.n2451__sbuf_out =   1.8000        
+ xi154.n2452__net1 =  13.0466n       
+ xi154.n2453__net1 =  13.0434n       
+ xi154.n2453__sbuf_out =   1.8000        
+ xi154.n2454__net1 =  13.0439n       
+ xi154.n2455__net1 =  13.0448n       
+ xi154.n2455__sbuf_out =   1.8000        
+ xi154.n2456__net1 =  13.0439n       
+ xi154.n2457__net1 =  13.0407n       
+ xi154.n2457__sbuf_out =   1.8000        
+ xi154.n2458__net1 =  13.0412n       
+ xi154.n2459__net1 =  13.0412n       
+ xi154.n2459__sbuf_out =   1.8000        
+ xi154.n245__net1 =  13.0007n       
+ xi154.n245__net17 =   1.8000        
+ xi154.n245__sbuf_out =   1.8000        
+ xi154.n245__vddio1 =   1.8000        
+ xi154.n245__vss1 =   9.6049n       
+ xi154.n2460__net1 =  13.0421n       
+ xi154.n2461__net1 =  13.0384n       
+ xi154.n2461__sbuf_out =   1.8000        
+ xi154.n2462__net1 =  13.0388n       
+ xi154.n2463__net1 =  13.0397n       
+ xi154.n2463__sbuf_out =   1.8000        
+ xi154.n2464__net1 =  13.0389n       
+ xi154.n2465__net1 =  12.8285n       
+ xi154.n2465__sbuf_out =   1.8000        
+ xi154.n2466__net1 =  12.8276n       
+ xi154.n2467__net1 =  12.8276n       
+ xi154.n2467__sbuf_out =   1.8000        
+ xi154.n2468__net1 =  12.8276n       
+ xi154.n2469__net1 =  12.8198n       
+ xi154.n2469__sbuf_out =   1.8000        
+ xi154.n246__net1 =  12.9998n       
+ xi154.n246__net17 =   1.8000        
+ xi154.n246__sbuf_out =   1.8000        
+ xi154.n246__vddio1 =   1.8000        
+ xi154.n246__vss1 =   9.6099n       
+ xi154.n2470__net1 =  12.8198n       
+ xi154.n2471__net1 =  12.8197n       
+ xi154.n2471__sbuf_out =   1.8000        
+ xi154.n2472__net1 =  12.8207n       
+ xi154.n2473__net1 =  12.8101n       
+ xi154.n2473__sbuf_out =   1.8000        
+ xi154.n2474__net1 =  12.8092n       
+ xi154.n2475__net1 =  12.8092n       
+ xi154.n2475__sbuf_out =   1.8000        
+ xi154.n2476__net1 =  12.8092n       
+ xi154.n2477__net1 =  12.8009n       
+ xi154.n2477__sbuf_out =   1.8000        
+ xi154.n2478__net1 =  12.8009n       
+ xi154.n2479__net1 =  12.8009n       
+ xi154.n2479__sbuf_out =   1.8000        
+ xi154.n247__net1 =  12.9993n       
+ xi154.n247__net17 =   1.8000        
+ xi154.n247__sbuf_out =   1.8000        
+ xi154.n247__vddio1 =   1.8000        
+ xi154.n247__vss1 =   9.6055n       
+ xi154.n2480__net1 =  12.8018n       
+ xi154.n2481__net1 =  12.7906n       
+ xi154.n2481__sbuf_out =   1.8000        
+ xi154.n2482__net1 =  12.7898n       
+ xi154.n2483__net1 =  12.7897n       
+ xi154.n2483__sbuf_out =   1.8000        
+ xi154.n2484__net1 =  12.7898n       
+ xi154.n2485__net1 =  12.7810n       
+ xi154.n2485__sbuf_out =   1.8000        
+ xi154.n2486__net1 =  12.7810n       
+ xi154.n2487__net1 =  12.7809n       
+ xi154.n2487__sbuf_out =   1.8000        
+ xi154.n2488__net1 =  12.7819n       
+ xi154.n2489__net1 =  12.7702n       
+ xi154.n2489__sbuf_out =   1.8000        
+ xi154.n248__net1 =  12.9998n       
+ xi154.n248__net17 =   1.8000        
+ xi154.n248__sbuf_out =   1.8000        
+ xi154.n248__vddio1 =   1.8000        
+ xi154.n248__vss1 =   9.6069n       
+ xi154.n2490__net1 =  12.7693n       
+ xi154.n2491__net1 =  12.7693n       
+ xi154.n2491__sbuf_out =   1.8000        
+ xi154.n2492__net1 =  12.7693n       
+ xi154.n2493__net1 =  12.7702n       
+ xi154.n2493__sbuf_out =   1.8000        
+ xi154.n2494__net1 =  12.7702n       
+ xi154.n2495__net1 =  12.7702n       
+ xi154.n2495__sbuf_out =   1.8000        
+ xi154.n2496__net1 =  12.7711n       
+ xi154.n2497__net1 =  12.7720n       
+ xi154.n2497__sbuf_out =   1.8000        
+ xi154.n2498__net1 =  12.7711n       
+ xi154.n2499__net1 =  12.7711n       
+ xi154.n2499__sbuf_out =   1.8000        
+ xi154.n249__net1 =  12.9956n       
+ xi154.n249__net17 =   1.8000        
+ xi154.n249__sbuf_out =   1.8000        
+ xi154.n249__vddio1 =   1.8000        
+ xi154.n249__vss1 =   9.6086n       
+ xi154.n24__net1 =  12.7816n       
+ xi154.n24__net17 =   1.8000        
+ xi154.n24__net3 =   1.8000        
+ xi154.n24__net7 =   7.3548n       
+ xi154.n24__sbuf_out =   1.8000        
+ xi154.n24__vddio1 =   1.8000        
+ xi154.n24__vss1 =   2.9288n       
+ xi154.n2500__net1 =  12.7711n       
+ xi154.n2501__net1 =  12.7716n       
+ xi154.n2501__sbuf_out =   1.8000        
+ xi154.n2502__net1 =  12.7716n       
+ xi154.n2503__net1 =  12.7715n       
+ xi154.n2503__sbuf_out =   1.8000        
+ xi154.n2504__net1 =  12.7725n       
+ xi154.n2505__net1 =  12.7728n       
+ xi154.n2505__sbuf_out =   1.8000        
+ xi154.n2506__net1 =  12.7719n       
+ xi154.n2507__net1 =  12.7719n       
+ xi154.n2507__sbuf_out =   1.8000        
+ xi154.n2508__net1 =  12.7719n       
+ xi154.n2509__net1 =  13.0241n       
+ xi154.n2509__sbuf_out =   1.8000        
+ xi154.n250__net1 =  12.9956n       
+ xi154.n250__net17 =   1.8000        
+ xi154.n250__sbuf_out =   1.8000        
+ xi154.n250__vddio1 =   1.8000        
+ xi154.n250__vss1 =   9.6096n       
+ xi154.n2510__net1 =  13.0232n       
+ xi154.n2511__net1 =  13.0232n       
+ xi154.n2511__sbuf_out =   1.8000        
+ xi154.n2512__net1 =  13.0232n       
+ xi154.n2513__net1 =  13.0204n       
+ xi154.n2513__sbuf_out =   1.8000        
+ xi154.n2514__net1 =  13.0204n       
+ xi154.n2515__net1 =  13.0204n       
+ xi154.n2515__sbuf_out =   1.8000        
+ xi154.n2516__net1 =  13.0213n       
+ xi154.n2517__net1 =  13.0174n       
+ xi154.n2517__sbuf_out =   1.8000        
+ xi154.n2518__net1 =  13.0165n       
+ xi154.n2519__net1 =  13.0165n       
+ xi154.n2519__sbuf_out =   1.8000        
+ xi154.n251__net1 =  12.9951n       
+ xi154.n251__net17 =   1.8000        
+ xi154.n251__sbuf_out =   1.8000        
+ xi154.n251__vddio1 =   1.8000        
+ xi154.n251__vss1 =   9.6099n       
+ xi154.n2520__net1 =  13.0165n       
+ xi154.n2521__net1 =  13.0133n       
+ xi154.n2521__sbuf_out =   1.8000        
+ xi154.n2522__net1 =  13.0133n       
+ xi154.n2523__net1 =  13.0133n       
+ xi154.n2523__sbuf_out =   1.8000        
+ xi154.n2524__net1 =  13.0142n       
+ xi154.n2525__net1 =  13.0097n       
+ xi154.n2525__sbuf_out =   1.8000        
+ xi154.n2526__net1 =  13.0088n       
+ xi154.n2527__net1 =  13.0087n       
+ xi154.n2527__sbuf_out =   1.8000        
+ xi154.n2528__net1 =  13.0088n       
+ xi154.n2529__net1 =  13.0051n       
+ xi154.n2529__sbuf_out =   1.8000        
+ xi154.n252__net1 =  12.9965n       
+ xi154.n252__net17 =   1.8000        
+ xi154.n252__sbuf_out =   1.8000        
+ xi154.n252__vddio1 =   1.8000        
+ xi154.n252__vss1 =   9.6110n       
+ xi154.n2530__net1 =  13.0051n       
+ xi154.n2531__net1 =  13.0051n       
+ xi154.n2531__sbuf_out =   1.8000        
+ xi154.n2532__net1 =  13.0060n       
+ xi154.n2533__net1 =  13.0009n       
+ xi154.n2533__sbuf_out =   1.8000        
+ xi154.n2534__net1 =  13.0000n       
+ xi154.n2535__net1 =  12.9999n       
+ xi154.n2535__sbuf_out =   1.8000        
+ xi154.n2536__net1 =  13.0000n       
+ xi154.n2537__net1 =  12.9958n       
+ xi154.n2537__sbuf_out =   1.8000        
+ xi154.n2538__net1 =  12.9958n       
+ xi154.n2539__net1 =  12.9958n       
+ xi154.n2539__sbuf_out =   1.8000        
+ xi154.n253__net1 =  12.9908n       
+ xi154.n253__net17 =   1.8000        
+ xi154.n253__sbuf_out =   1.8000        
+ xi154.n253__vddio1 =   1.8000        
+ xi154.n253__vss1 =   9.6117n       
+ xi154.n2540__net1 =  12.9967n       
+ xi154.n2541__net1 =  12.9910n       
+ xi154.n2541__sbuf_out =   1.8000        
+ xi154.n2542__net1 =  12.9901n       
+ xi154.n2543__net1 =  12.9901n       
+ xi154.n2543__sbuf_out =   1.8000        
+ xi154.n2544__net1 =  12.9901n       
+ xi154.n2545__net1 =  12.9855n       
+ xi154.n2545__sbuf_out =   1.8000        
+ xi154.n2546__net1 =  12.9855n       
+ xi154.n2547__net1 =  12.9855n       
+ xi154.n2547__sbuf_out =   1.8000        
+ xi154.n2548__net1 =  12.9864n       
+ xi154.n2549__net1 =  12.9801n       
+ xi154.n2549__sbuf_out =   1.8000        
+ xi154.n254__net1 =  12.9899n       
+ xi154.n254__net17 =   1.8000        
+ xi154.n254__sbuf_out =   1.8000        
+ xi154.n254__vddio1 =   1.8000        
+ xi154.n254__vss1 =   9.6121n       
+ xi154.n2550__net1 =  12.9792n       
+ xi154.n2551__net1 =  12.9792n       
+ xi154.n2551__sbuf_out =   1.8000        
+ xi154.n2552__net1 =  12.9792n       
+ xi154.n2553__net1 =  12.9465n       
+ xi154.n2553__sbuf_out =   1.8000        
+ xi154.n2554__net1 =  12.9470n       
+ xi154.n2555__net1 =  12.9479n       
+ xi154.n2555__sbuf_out =   1.8000        
+ xi154.n2556__net1 =  12.9470n       
+ xi154.n2557__net1 =  12.9396n       
+ xi154.n2557__sbuf_out =   1.8000        
+ xi154.n2558__net1 =  12.9401n       
+ xi154.n2559__net1 =  12.9401n       
+ xi154.n2559__sbuf_out =   1.8000        
+ xi154.n255__net1 =  12.9894n       
+ xi154.n255__net17 =   1.8000        
+ xi154.n255__sbuf_out =   1.8000        
+ xi154.n255__vddio1 =   1.8000        
+ xi154.n255__vss1 =   9.6121n       
+ xi154.n2560__net1 =  12.9410n       
+ xi154.n2561__net1 =  12.9341n       
+ xi154.n2561__sbuf_out =   1.8000        
+ xi154.n2562__net1 =  12.9345n       
+ xi154.n2563__net1 =  12.9354n       
+ xi154.n2563__sbuf_out =   1.8000        
+ xi154.n2564__net1 =  12.9345n       
+ xi154.n2565__net1 =  12.9265n       
+ xi154.n2565__sbuf_out =   1.8000        
+ xi154.n2566__net1 =  12.9270n       
+ xi154.n2567__net1 =  12.9270n       
+ xi154.n2567__sbuf_out =   1.8000        
+ xi154.n2568__net1 =  12.9279n       
+ xi154.n2569__net1 =  12.9205n       
+ xi154.n2569__sbuf_out =   1.8000        
+ xi154.n256__net1 =  12.9899n       
+ xi154.n256__net17 =   1.8000        
+ xi154.n256__sbuf_out =   1.8000        
+ xi154.n256__vddio1 =   1.8000        
+ xi154.n256__vss1 =   9.6123n       
+ xi154.n2570__net1 =  12.9210n       
+ xi154.n2571__net1 =  12.9219n       
+ xi154.n2571__sbuf_out =   1.8000        
+ xi154.n2572__net1 =  12.9210n       
+ xi154.n2573__net1 =  12.9124n       
+ xi154.n2573__sbuf_out =   1.8000        
+ xi154.n2574__net1 =  12.9129n       
+ xi154.n2575__net1 =  12.9129n       
+ xi154.n2575__sbuf_out =   1.8000        
+ xi154.n2576__net1 =  12.9138n       
+ xi154.n2577__net1 =  12.9059n       
+ xi154.n2577__sbuf_out =   1.8000        
+ xi154.n2578__net1 =  12.9064n       
+ xi154.n2579__net1 =  12.9073n       
+ xi154.n2579__sbuf_out =   1.8000        
+ xi154.n257__net1 =  12.9853n       
+ xi154.n257__net17 =   1.8000        
+ xi154.n257__sbuf_out =   1.8000        
+ xi154.n257__vddio1 =   1.8000        
+ xi154.n2580__net1 =  12.9064n       
+ xi154.n2581__net1 =  12.8972n       
+ xi154.n2581__sbuf_out =   1.8000        
+ xi154.n2582__net1 =  12.8977n       
+ xi154.n2583__net1 =  12.8977n       
+ xi154.n2583__sbuf_out =   1.8000        
+ xi154.n2584__net1 =  12.8986n       
+ xi154.n2585__net1 =  12.8903n       
+ xi154.n2585__sbuf_out =   1.8000        
+ xi154.n2586__net1 =  12.8907n       
+ xi154.n2587__net1 =  12.8916n       
+ xi154.n2587__sbuf_out =   1.8000        
+ xi154.n2588__net1 =  12.8907n       
+ xi154.n2589__net1 =  12.8809n       
+ xi154.n2589__sbuf_out =   1.8000        
+ xi154.n258__net1 =  12.9853n       
+ xi154.n258__net17 =   1.8000        
+ xi154.n258__sbuf_out =   1.8000        
+ xi154.n258__vddio1 =   1.8000        
+ xi154.n258__vss1 =   9.6139n       
+ xi154.n2590__net1 =  12.8814n       
+ xi154.n2591__net1 =  12.8814n       
+ xi154.n2591__sbuf_out =   1.8000        
+ xi154.n2592__net1 =  12.8823n       
+ xi154.n2593__net1 =  12.8735n       
+ xi154.n2593__sbuf_out =   1.8000        
+ xi154.n2594__net1 =  12.8740n       
+ xi154.n2595__net1 =  12.8749n       
+ xi154.n2595__sbuf_out =   1.8000        
+ xi154.n2596__net1 =  12.8740n       
+ xi154.n2597__net1 =  13.0528n       
+ xi154.n2597__sbuf_out =   1.8000        
+ xi154.n2598__net1 =  13.0533n       
+ xi154.n2599__net1 =  13.0541n       
+ xi154.n2599__sbuf_out =   1.8000        
+ xi154.n259__net1 =  12.9848n       
+ xi154.n259__net17 =   1.8000        
+ xi154.n259__sbuf_out =   1.8000        
+ xi154.n259__vddio1 =   1.8000        
+ xi154.n259__vss1 =   9.6006n       
+ xi154.n25__net1 =  12.7700n       
+ xi154.n25__net17 =   1.8000        
+ xi154.n25__net3 =   1.8000        
+ xi154.n25__net7 =   7.3519n       
+ xi154.n25__sbuf_out =   1.8000        
+ xi154.n25__vddio1 =   1.8000        
+ xi154.n25__vss1 =   2.9101n       
+ xi154.n2600__net1 =  13.0533n       
+ xi154.n2601__net1 =  13.0525n       
+ xi154.n2601__sbuf_out =   1.8000        
+ xi154.n2602__net1 =  13.0530n       
+ xi154.n2603__net1 =  13.0530n       
+ xi154.n2603__sbuf_out =   1.8000        
+ xi154.n2604__net1 =  13.0538n       
+ xi154.n2605__net1 =  13.0520n       
+ xi154.n2605__sbuf_out =   1.8000        
+ xi154.n2606__net1 =  13.0525n       
+ xi154.n2607__net1 =  13.0534n       
+ xi154.n2607__sbuf_out =   1.8000        
+ xi154.n2608__net1 =  13.0525n       
+ xi154.n2609__net1 =  13.0511n       
+ xi154.n2609__sbuf_out =   1.8000        
+ xi154.n260__net1 =  12.9862n       
+ xi154.n260__net17 =   1.8000        
+ xi154.n260__sbuf_out =   1.8000        
+ xi154.n260__vddio1 =   1.8000        
+ xi154.n260__vss1 =   9.6249n       
+ xi154.n2610__net1 =  13.0516n       
+ xi154.n2611__net1 =  13.0516n       
+ xi154.n2611__sbuf_out =   1.8000        
+ xi154.n2612__net1 =  13.0525n       
+ xi154.n2613__net1 =  13.0502n       
+ xi154.n2613__sbuf_out =   1.8000        
+ xi154.n2614__net1 =  13.0507n       
+ xi154.n2615__net1 =  13.0516n       
+ xi154.n2615__sbuf_out =   1.8000        
+ xi154.n2616__net1 =  13.0507n       
+ xi154.n2617__net1 =  13.0487n       
+ xi154.n2617__sbuf_out =   1.8000        
+ xi154.n2618__net1 =  13.0492n       
+ xi154.n2619__net1 =  13.0492n       
+ xi154.n2619__sbuf_out =   1.8000        
+ xi154.n261__net1 =  12.9799n       
+ xi154.n261__net17 =   1.8000        
+ xi154.n261__sbuf_out =   1.8000        
+ xi154.n261__vddio1 =   1.8000        
+ xi154.n261__vss1 =   9.6249n       
+ xi154.n2620__net1 =  13.0501n       
+ xi154.n2621__net1 =  13.0473n       
+ xi154.n2621__sbuf_out =   1.8000        
+ xi154.n2622__net1 =  13.0478n       
+ xi154.n2623__net1 =  13.0487n       
+ xi154.n2623__sbuf_out =   1.8000        
+ xi154.n2624__net1 =  13.0478n       
+ xi154.n2625__net1 =  13.0452n       
+ xi154.n2625__sbuf_out =   1.8000        
+ xi154.n2626__net1 =  13.0457n       
+ xi154.n2627__net1 =  13.0457n       
+ xi154.n2627__sbuf_out =   1.8000        
+ xi154.n2628__net1 =  13.0466n       
+ xi154.n2629__net1 =  13.0434n       
+ xi154.n2629__sbuf_out =   1.8000        
+ xi154.n262__net1 =  12.9790n       
+ xi154.n262__net17 =   1.8000        
+ xi154.n262__sbuf_out =   1.8000        
+ xi154.n262__vddio1 =   1.8000        
+ xi154.n262__vss1 =   9.6266n       
+ xi154.n2630__net1 =  13.0438n       
+ xi154.n2631__net1 =  13.0447n       
+ xi154.n2631__sbuf_out =   1.8000        
+ xi154.n2632__net1 =  13.0438n       
+ xi154.n2633__net1 =  13.0407n       
+ xi154.n2633__sbuf_out =   1.8000        
+ xi154.n2634__net1 =  13.0411n       
+ xi154.n2635__net1 =  13.0411n       
+ xi154.n2635__sbuf_out =   1.8000        
+ xi154.n2636__net1 =  13.0420n       
+ xi154.n2637__net1 =  13.0383n       
+ xi154.n2637__sbuf_out =   1.8000        
+ xi154.n2638__net1 =  13.0388n       
+ xi154.n2639__net1 =  13.0397n       
+ xi154.n2639__sbuf_out =   1.8000        
+ xi154.n263__net1 =  12.9785n       
+ xi154.n263__net17 =   1.8000        
+ xi154.n263__sbuf_out =   1.8000        
+ xi154.n263__vddio1 =   1.8000        
+ xi154.n263__vss1 =   9.6266n       
+ xi154.n2640__net1 =  13.0388n       
+ xi154.n2641__net1 =  12.9507n       
+ xi154.n2641__sbuf_out =   1.8000        
+ xi154.n2642__net1 =  12.8893n       
+ xi154.n2643__net1 =  12.5491n       
+ xi154.n2643__sbuf_out =   1.8000        
+ xi154.n2644__net1 =  12.7187n       
+ xi154.n2645__net1 =  12.7166n       
+ xi154.n2645__sbuf_out =   1.8000        
+ xi154.n2646__net1 =  12.5471n       
+ xi154.n2647__net1 =  12.7165n       
+ xi154.n2647__sbuf_out =   1.8000        
+ xi154.n2648__net1 =  12.9415n       
+ xi154.n2649__net1 =  12.8802n       
+ xi154.n2649__sbuf_out =   1.8000        
+ xi154.n264__net1 =  12.9790n       
+ xi154.n264__net17 =   1.8000        
+ xi154.n264__sbuf_out =   1.8000        
+ xi154.n264__vddio1 =   1.8000        
+ xi154.n264__vss1 =   9.6279n       
+ xi154.n2650__net1 =  12.9379n       
+ xi154.n2651__net1 =  12.8765n       
+ xi154.n2651__sbuf_out =   1.8000        
+ xi154.n2652__net1 =  12.4832n       
+ xi154.n2653__net1 =  12.6718n       
+ xi154.n2653__sbuf_out =   1.8000        
+ xi154.n2654__net1 =  12.4800n       
+ xi154.n2655__net1 =  12.6685n       
+ xi154.n2655__sbuf_out =   1.8000        
+ xi154.n2656__net1 =  12.9051n       
+ xi154.n2657__net1 =  12.8437n       
+ xi154.n2657__sbuf_out =   1.8000        
+ xi154.n2658__net1 =  12.9020n       
+ xi154.n2659__net1 =  12.8407n       
+ xi154.n2659__sbuf_out =   1.8000        
+ xi154.n265__net1 =  12.9468n       
+ xi154.n265__net17 =   1.8000        
+ xi154.n265__sbuf_out =   1.8000        
+ xi154.n265__vddio1 =   1.8000        
+ xi154.n265__vss1 =   9.6279n       
+ xi154.n2660__net1 =  12.4081n       
+ xi154.n2661__net1 =  12.6286n       
+ xi154.n2661__sbuf_out =   1.8000        
+ xi154.n2662__net1 =  12.4083n       
+ xi154.n2663__net1 =  12.6289n       
+ xi154.n2663__sbuf_out =   1.8000        
+ xi154.n2664__net1 =  12.9046n       
+ xi154.n2665__net1 =  12.8432n       
+ xi154.n2665__sbuf_out =   1.8000        
+ xi154.n2666__net1 =  12.9081n       
+ xi154.n2667__net1 =  12.8468n       
+ xi154.n2667__sbuf_out =   1.8000        
+ xi154.n2668__net1 =  12.4623n       
+ xi154.n2669__net1 =  12.6586n       
+ xi154.n2669__sbuf_out =   1.8000        
+ xi154.n266__net1 =  12.9472n       
+ xi154.n266__net17 =   1.8000        
+ xi154.n266__sbuf_out =   1.8000        
+ xi154.n266__vddio1 =   1.8000        
+ xi154.n266__vss1 =   9.6289n       
+ xi154.n2670__net1 =  12.4607n       
+ xi154.n2671__net1 =  12.6571n       
+ xi154.n2671__sbuf_out =   1.8000        
+ xi154.n2672__net1 =  12.9071n       
+ xi154.n2673__net1 =  12.8457n       
+ xi154.n2673__sbuf_out =   1.8000        
+ xi154.n2674__net1 =  12.9065n       
+ xi154.n2675__net1 =  12.8452n       
+ xi154.n2675__sbuf_out =   1.8000        
+ xi154.n2676__net1 =  12.4665n       
+ xi154.n2677__net1 =  12.6543n       
+ xi154.n2677__sbuf_out =   1.8000        
+ xi154.n2678__net1 =  12.4661n       
+ xi154.n2679__net1 =  12.6539n       
+ xi154.n2679__sbuf_out =   1.8000        
+ xi154.n267__net1 =  12.9481n       
+ xi154.n267__net17 =   1.8000        
+ xi154.n267__sbuf_out =   1.8000        
+ xi154.n267__vddio1 =   1.8000        
+ xi154.n267__vss1 =   9.6289n       
+ xi154.n2680__net1 =  12.9034n       
+ xi154.n2681__net1 =  12.8420n       
+ xi154.n2681__sbuf_out =   1.8000        
+ xi154.n2682__net1 =  12.9033n       
+ xi154.n2683__net1 =  12.8419n       
+ xi154.n2683__sbuf_out =   1.8000        
+ xi154.n2684__net1 =  12.4719n       
+ xi154.n2685__net1 =  12.6578n       
+ xi154.n2685__sbuf_out =   1.8000        
+ xi154.n2686__net1 =  12.9494n       
+ xi154.n2687__net1 =  12.8881n       
+ xi154.n2687__sbuf_out =   1.8000        
+ xi154.n2688__net1 =  12.5535n       
+ xi154.n2689__net1 =  12.7200n       
+ xi154.n2689__sbuf_out =   1.8000        
+ xi154.n268__net1 =  12.9472n       
+ xi154.n268__net17 =   1.8000        
+ xi154.n268__sbuf_out =   1.8000        
+ xi154.n268__vddio1 =   1.8000        
+ xi154.n268__vss1 =   9.6296n       
+ xi154.n2690__net1 =  12.7179n       
+ xi154.n2691__net1 =  12.5516n       
+ xi154.n2691__sbuf_out =   1.8000        
+ xi154.n2692__net1 =  12.7177n       
+ xi154.n2693__net1 =  12.9402n       
+ xi154.n2693__sbuf_out =   1.8000        
+ xi154.n2694__net1 =  12.8789n       
+ xi154.n2695__net1 =  12.9366n       
+ xi154.n2695__sbuf_out =   1.8000        
+ xi154.n2696__net1 =  12.8752n       
+ xi154.n2697__net1 =  12.4865n       
+ xi154.n2697__sbuf_out =   1.8000        
+ xi154.n2698__net1 =  12.6732n       
+ xi154.n2699__net1 =  12.4833n       
+ xi154.n2699__sbuf_out =   1.8000        
+ xi154.n269__net1 =  12.9398n       
+ xi154.n269__net17 =   1.8000        
+ xi154.n269__sbuf_out =   1.8000        
+ xi154.n269__vddio1 =   1.8000        
+ xi154.n269__vss1 =   9.6296n       
+ xi154.n26__net1 =  12.7691n       
+ xi154.n26__net17 =   1.8000        
+ xi154.n26__net3 =   1.8000        
+ xi154.n26__net7 =   7.3510n       
+ xi154.n26__sbuf_out =   1.8000        
+ xi154.n26__vddio1 =   1.8000        
+ xi154.n26__vss1 =   2.9107n       
+ xi154.n2700__net1 =  12.6699n       
+ xi154.n2701__net1 =  12.9038n       
+ xi154.n2701__sbuf_out =   1.8000        
+ xi154.n2702__net1 =  12.8424n       
+ xi154.n2703__net1 =  12.9007n       
+ xi154.n2703__sbuf_out =   1.8000        
+ xi154.n2704__net1 =  12.8394n       
+ xi154.n2705__net1 =  12.4112n       
+ xi154.n2705__sbuf_out =   1.8000        
+ xi154.n2706__net1 =  12.6302n       
+ xi154.n2707__net1 =  12.4114n       
+ xi154.n2707__sbuf_out =   1.8000        
+ xi154.n2708__net1 =  12.6304n       
+ xi154.n2709__net1 =  12.9033n       
+ xi154.n2709__sbuf_out =   1.8000        
+ xi154.n270__net1 =  12.9403n       
+ xi154.n270__net17 =   1.8000        
+ xi154.n270__sbuf_out =   1.8000        
+ xi154.n270__vddio1 =   1.8000        
+ xi154.n270__vss1 =   9.6300n       
+ xi154.n2710__net1 =  12.8420n       
+ xi154.n2711__net1 =  12.9068n       
+ xi154.n2711__sbuf_out =   1.8000        
+ xi154.n2712__net1 =  12.8455n       
+ xi154.n2713__net1 =  12.4657n       
+ xi154.n2713__sbuf_out =   1.8000        
+ xi154.n2714__net1 =  12.6600n       
+ xi154.n2715__net1 =  12.4642n       
+ xi154.n2715__sbuf_out =   1.8000        
+ xi154.n2716__net1 =  12.6585n       
+ xi154.n2717__net1 =  12.9058n       
+ xi154.n2717__sbuf_out =   1.8000        
+ xi154.n2718__net1 =  12.8444n       
+ xi154.n2719__net1 =  12.9052n       
+ xi154.n2719__sbuf_out =   1.8000        
+ xi154.n271__net1 =  12.9403n       
+ xi154.n271__net17 =   1.8000        
+ xi154.n271__sbuf_out =   1.8000        
+ xi154.n271__vss1 =   9.6300n       
+ xi154.n2720__net1 =  12.8439n       
+ xi154.n2721__net1 =  12.4698n       
+ xi154.n2721__sbuf_out =   1.8000        
+ xi154.n2722__net1 =  12.6556n       
+ xi154.n2723__net1 =  12.4695n       
+ xi154.n2723__sbuf_out =   1.8000        
+ xi154.n2724__net1 =  12.6553n       
+ xi154.n2725__net1 =  12.9021n       
+ xi154.n2725__sbuf_out =   1.8000        
+ xi154.n2726__net1 =  12.8407n       
+ xi154.n2727__net1 =  12.9020n       
+ xi154.n2727__sbuf_out =   1.8000        
+ xi154.n2728__net1 =  12.8406n       
+ xi154.n2729__net1 =  12.4749n       
+ xi154.n2729__sbuf_out =   1.8000        
+ xi154.n272__net1 =  12.9412n       
+ xi154.n272__net17 =   1.8000        
+ xi154.n272__sbuf_out =   1.8000        
+ xi154.n272__vddio1 =   1.8000        
+ xi154.n272__vss1 =   9.6303n       
+ xi154.n2730__net1 =  12.6591n       
+ xi154.n2731__net1 =  12.9468n       
+ xi154.n2731__sbuf_out =   1.8000        
+ xi154.n2732__net1 =  12.8855n       
+ xi154.n2733__net1 =  12.5575n       
+ xi154.n2733__sbuf_out =   1.8000        
+ xi154.n2734__net1 =  12.7224n       
+ xi154.n2735__net1 =  12.7203n       
+ xi154.n2735__sbuf_out =   1.8000        
+ xi154.n2736__net1 =  12.5556n       
+ xi154.n2737__net1 =  12.7201n       
+ xi154.n2737__sbuf_out =   1.8000        
+ xi154.n2738__net1 =  12.9377n       
+ xi154.n2739__net1 =  12.8763n       
+ xi154.n2739__sbuf_out =   1.8000        
+ xi154.n273__net1 =  12.9343n       
+ xi154.n273__net17 =   1.8000        
+ xi154.n273__sbuf_out =   1.8000        
+ xi154.n273__vss1 =   9.6303n       
+ xi154.n2740__net1 =  12.9340n       
+ xi154.n2741__net1 =  12.8727n       
+ xi154.n2741__sbuf_out =   1.8000        
+ xi154.n2742__net1 =  12.4896n       
+ xi154.n2743__net1 =  12.6758n       
+ xi154.n2743__sbuf_out =   1.8000        
+ xi154.n2744__net1 =  12.4863n       
+ xi154.n2745__net1 =  12.6725n       
+ xi154.n2745__sbuf_out =   1.8000        
+ xi154.n2746__net1 =  12.9012n       
+ xi154.n2747__net1 =  12.8399n       
+ xi154.n2747__sbuf_out =   1.8000        
+ xi154.n2748__net1 =  12.8982n       
+ xi154.n2749__net1 =  12.8368n       
+ xi154.n2749__sbuf_out =   1.8000        
+ xi154.n274__net1 =  12.9348n       
+ xi154.n274__net17 =   1.8000        
+ xi154.n274__sbuf_out =   1.8000        
+ xi154.n274__vddio1 =   1.8000        
+ xi154.n274__vss1 =   9.3854n       
+ xi154.n2750__net1 =  12.4147n       
+ xi154.n2751__net1 =  12.6333n       
+ xi154.n2751__sbuf_out =   1.8000        
+ xi154.n2752__net1 =  12.4149n       
+ xi154.n2753__net1 =  12.6335n       
+ xi154.n2753__sbuf_out =   1.8000        
+ xi154.n2754__net1 =  12.9008n       
+ xi154.n2755__net1 =  12.8394n       
+ xi154.n2755__sbuf_out =   1.8000        
+ xi154.n2756__net1 =  12.9043n       
+ xi154.n2757__net1 =  12.8429n       
+ xi154.n2757__sbuf_out =   1.8000        
+ xi154.n2758__net1 =  12.4689n       
+ xi154.n2759__net1 =  12.6628n       
+ xi154.n2759__sbuf_out =   1.8000        
+ xi154.n275__net1 =  12.9357n       
+ xi154.n275__net17 =   1.8000        
+ xi154.n275__sbuf_out =   1.8000        
+ xi154.n275__vddio1 =   1.8000        
+ xi154.n275__vss1 =   9.3765n       
+ xi154.n2760__net1 =  12.4674n       
+ xi154.n2761__net1 =  12.6612n       
+ xi154.n2761__sbuf_out =   1.8000        
+ xi154.n2762__net1 =  12.9033n       
+ xi154.n2763__net1 =  12.8419n       
+ xi154.n2763__sbuf_out =   1.8000        
+ xi154.n2764__net1 =  12.9027n       
+ xi154.n2765__net1 =  12.8413n       
+ xi154.n2765__sbuf_out =   1.8000        
+ xi154.n2766__net1 =  12.4728n       
+ xi154.n2767__net1 =  12.6583n       
+ xi154.n2767__sbuf_out =   1.8000        
+ xi154.n2768__net1 =  12.4725n       
+ xi154.n2769__net1 =  12.6579n       
+ xi154.n2769__sbuf_out =   1.8000        
+ xi154.n276__net1 =  12.9348n       
+ xi154.n276__net17 =   1.8000        
+ xi154.n276__sbuf_out =   1.8000        
+ xi154.n276__vddio1 =   1.8000        
+ xi154.n276__vss1 =   9.3815n       
+ xi154.n2770__net1 =  12.8995n       
+ xi154.n2771__net1 =  12.8382n       
+ xi154.n2771__sbuf_out =   1.8000        
+ xi154.n2772__net1 =  12.8994n       
+ xi154.n2773__net1 =  12.8381n       
+ xi154.n2773__sbuf_out =   1.8000        
+ xi154.n2774__net1 =  12.4776n       
+ xi154.n2775__net1 =  12.6617n       
+ xi154.n2775__sbuf_out =   1.8000        
+ xi154.n2776__net1 =  12.9430n       
+ xi154.n2777__net1 =  12.8817n       
+ xi154.n2777__sbuf_out =   1.8000        
+ xi154.n2778__net1 =  12.5625n       
+ xi154.n2779__net1 =  12.7260n       
+ xi154.n2779__sbuf_out =   1.8000        
+ xi154.n277__net1 =  12.9268n       
+ xi154.n277__net17 =   1.8000        
+ xi154.n277__sbuf_out =   1.8000        
+ xi154.n277__vddio1 =   1.8000        
+ xi154.n277__vss1 =   9.3771n       
+ xi154.n2780__net1 =  12.7238n       
+ xi154.n2781__net1 =  12.5605n       
+ xi154.n2781__sbuf_out =   1.8000        
+ xi154.n2782__net1 =  12.7237n       
+ xi154.n2783__net1 =  12.9338n       
+ xi154.n2783__sbuf_out =   1.8000        
+ xi154.n2784__net1 =  12.8725n       
+ xi154.n2785__net1 =  12.9302n       
+ xi154.n2785__sbuf_out =   1.8000        
+ xi154.n2786__net1 =  12.8688n       
+ xi154.n2787__net1 =  12.4937n       
+ xi154.n2787__sbuf_out =   1.8000        
+ xi154.n2788__net1 =  12.6797n       
+ xi154.n2789__net1 =  12.4905n       
+ xi154.n2789__sbuf_out =   1.8000        
+ xi154.n278__net1 =  12.9273n       
+ xi154.n278__net17 =   1.8000        
+ xi154.n278__sbuf_out =   1.8000        
+ xi154.n278__vddio1 =   1.8000        
+ xi154.n278__vss1 =   9.3785n       
+ xi154.n2790__net1 =  12.6764n       
+ xi154.n2791__net1 =  12.8974n       
+ xi154.n2791__sbuf_out =   1.8000        
+ xi154.n2792__net1 =  12.8360n       
+ xi154.n2793__net1 =  12.8943n       
+ xi154.n2793__sbuf_out =   1.8000        
+ xi154.n2794__net1 =  12.8330n       
+ xi154.n2795__net1 =  12.4196n       
+ xi154.n2795__sbuf_out =   1.8000        
+ xi154.n2796__net1 =  12.6379n       
+ xi154.n2797__net1 =  12.4198n       
+ xi154.n2797__sbuf_out =   1.8000        
+ xi154.n2798__net1 =  12.6381n       
+ xi154.n2799__net1 =  12.8969n       
+ xi154.n2799__sbuf_out =   1.8000        
+ xi154.n279__net1 =  12.9273n       
+ xi154.n279__net17 =   1.8000        
+ xi154.n279__sbuf_out =   1.8000        
+ xi154.n279__vddio1 =   1.8000        
+ xi154.n279__vss1 =   9.3802n       
+ xi154.n27__net1 =  12.7686n       
+ xi154.n27__net17 =   1.8000        
+ xi154.n27__net3 =   1.8000        
+ xi154.n27__net7 =   7.3474n       
+ xi154.n27__sbuf_out =   1.8000        
+ xi154.n27__vddio1 =   1.8000        
+ xi154.n27__vss1 =   2.9107n       
+ xi154.n2800__net1 =  12.8355n       
+ xi154.n2801__net1 =  12.9004n       
+ xi154.n2801__sbuf_out =   1.8000        
+ xi154.n2802__net1 =  12.8391n       
+ xi154.n2803__net1 =  12.4732n       
+ xi154.n2803__sbuf_out =   1.8000        
+ xi154.n2804__net1 =  12.6669n       
+ xi154.n2805__net1 =  12.4717n       
+ xi154.n2805__sbuf_out =   1.8000        
+ xi154.n2806__net1 =  12.6653n       
+ xi154.n2807__net1 =  12.8994n       
+ xi154.n2807__sbuf_out =   1.8000        
+ xi154.n2808__net1 =  12.8380n       
+ xi154.n2809__net1 =  12.8988n       
+ xi154.n2809__sbuf_out =   1.8000        
+ xi154.n280__net1 =  12.9282n       
+ xi154.n280__net17 =   1.8000        
+ xi154.n280__sbuf_out =   1.8000        
+ xi154.n280__vddio1 =   1.8000        
+ xi154.n280__vss1 =   9.3812n       
+ xi154.n2810__net1 =  12.8375n       
+ xi154.n2811__net1 =  12.4770n       
+ xi154.n2811__sbuf_out =   1.8000        
+ xi154.n2812__net1 =  12.6622n       
+ xi154.n2813__net1 =  12.4766n       
+ xi154.n2813__sbuf_out =   1.8000        
+ xi154.n2814__net1 =  12.6618n       
+ xi154.n2815__net1 =  12.8957n       
+ xi154.n2815__sbuf_out =   1.8000        
+ xi154.n2816__net1 =  12.8343n       
+ xi154.n2817__net1 =  12.8956n       
+ xi154.n2817__sbuf_out =   1.8000        
+ xi154.n2818__net1 =  12.8342n       
+ xi154.n2819__net1 =  12.4816n       
+ xi154.n2819__sbuf_out =   1.8000        
+ xi154.n281__net1 =  12.9208n       
+ xi154.n281__net17 =   1.8000        
+ xi154.n281__sbuf_out =   1.8000        
+ xi154.n281__vddio1 =   1.8000        
+ xi154.n281__vss1 =   9.3815n       
+ xi154.n2820__net1 =  12.6656n       
+ xi154.n2821__net1 =  12.9379n       
+ xi154.n2821__sbuf_out =   1.8000        
+ xi154.n2822__net1 =  12.8765n       
+ xi154.n2823__net1 =  12.5685n       
+ xi154.n2823__sbuf_out =   1.8000        
+ xi154.n2824__net1 =  12.7306n       
+ xi154.n2825__net1 =  12.7285n       
+ xi154.n2825__sbuf_out =   1.8000        
+ xi154.n2826__net1 =  12.5665n       
+ xi154.n2827__net1 =  12.7283n       
+ xi154.n2827__sbuf_out =   1.8000        
+ xi154.n2828__net1 =  12.9287n       
+ xi154.n2829__net1 =  12.8673n       
+ xi154.n2829__sbuf_out =   1.8000        
+ xi154.n282__net1 =  12.9212n       
+ xi154.n282__net17 =   1.8000        
+ xi154.n282__sbuf_out =   1.8000        
+ xi154.n282__vddio1 =   1.8000        
+ xi154.n282__vss1 =   9.3826n       
+ xi154.n2830__net1 =  12.9251n       
+ xi154.n2831__net1 =  12.8637n       
+ xi154.n2831__sbuf_out =   1.8000        
+ xi154.n2832__net1 =  12.4991n       
+ xi154.n2833__net1 =  12.6849n       
+ xi154.n2833__sbuf_out =   1.8000        
+ xi154.n2834__net1 =  12.4958n       
+ xi154.n2835__net1 =  12.6816n       
+ xi154.n2835__sbuf_out =   1.8000        
+ xi154.n2836__net1 =  12.8923n       
+ xi154.n2837__net1 =  12.8309n       
+ xi154.n2837__sbuf_out =   1.8000        
+ xi154.n2838__net1 =  12.8892n       
+ xi154.n2839__net1 =  12.8279n       
+ xi154.n2839__sbuf_out =   1.8000        
+ xi154.n283__net1 =  12.9221n       
+ xi154.n283__net17 =   1.8000        
+ xi154.n283__sbuf_out =   1.8000        
+ xi154.n283__vddio1 =   1.8000        
+ xi154.n283__vss1 =   9.3833n       
+ xi154.n2840__net1 =  12.4259n       
+ xi154.n2841__net1 =  12.6440n       
+ xi154.n2841__sbuf_out =   1.8000        
+ xi154.n2842__net1 =  12.4261n       
+ xi154.n2843__net1 =  12.6443n       
+ xi154.n2843__sbuf_out =   1.8000        
+ xi154.n2844__net1 =  12.8918n       
+ xi154.n2845__net1 =  12.8304n       
+ xi154.n2845__sbuf_out =   1.8000        
+ xi154.n2846__net1 =  12.8953n       
+ xi154.n2847__net1 =  12.8339n       
+ xi154.n2847__sbuf_out =   1.8000        
+ xi154.n2848__net1 =  12.4788n       
+ xi154.n2849__net1 =  12.6723n       
+ xi154.n2849__sbuf_out =   1.8000        
+ xi154.n284__net1 =  12.9212n       
+ xi154.n284__net17 =   1.8000        
+ xi154.n284__sbuf_out =   1.8000        
+ xi154.n284__vddio1 =   1.8000        
+ xi154.n284__vss1 =   9.3837n       
+ xi154.n2850__net1 =  12.4772n       
+ xi154.n2851__net1 =  12.6708n       
+ xi154.n2851__sbuf_out =   1.8000        
+ xi154.n2852__net1 =  12.8943n       
+ xi154.n2853__net1 =  12.8329n       
+ xi154.n2853__sbuf_out =   1.8000        
+ xi154.n2854__net1 =  12.8937n       
+ xi154.n2855__net1 =  12.8324n       
+ xi154.n2855__sbuf_out =   1.8000        
+ xi154.n2856__net1 =  12.4823n       
+ xi154.n2857__net1 =  12.6674n       
+ xi154.n2857__sbuf_out =   1.8000        
+ xi154.n2858__net1 =  12.4819n       
+ xi154.n2859__net1 =  12.6670n       
+ xi154.n2859__sbuf_out =   1.8000        
+ xi154.n285__net1 =  12.9126n       
+ xi154.n285__net17 =   1.8000        
+ xi154.n285__sbuf_out =   1.8000        
+ xi154.n285__vddio1 =   1.8000        
+ xi154.n285__vss1 =   9.3837n       
+ xi154.n2860__net1 =  12.8906n       
+ xi154.n2861__net1 =  12.8292n       
+ xi154.n2861__sbuf_out =   1.8000        
+ xi154.n2862__net1 =  12.8905n       
+ xi154.n2863__net1 =  12.8291n       
+ xi154.n2863__sbuf_out =   1.8000        
+ xi154.n2864__net1 =  12.4867n       
+ xi154.n2865__net1 =  12.6708n       
+ xi154.n2865__sbuf_out =   1.8000        
+ xi154.n2866__net1 =  12.9315n       
+ xi154.n2867__net1 =  12.8701n       
+ xi154.n2867__sbuf_out =   1.8000        
+ xi154.n2868__net1 =  12.5756n       
+ xi154.n2869__net1 =  12.7364n       
+ xi154.n2869__sbuf_out =   1.8000        
+ xi154.n286__net1 =  12.9131n       
+ xi154.n286__net17 =   1.8000        
+ xi154.n286__sbuf_out =   1.8000        
+ xi154.n286__vddio1 =   1.8000        
+ xi154.n286__vss1 =   9.3840n       
+ xi154.n2870__net1 =  12.7343n       
+ xi154.n2871__net1 =  12.5736n       
+ xi154.n2871__sbuf_out =   1.8000        
+ xi154.n2872__net1 =  12.7341n       
+ xi154.n2873__net1 =  12.9223n       
+ xi154.n2873__sbuf_out =   1.8000        
+ xi154.n2874__net1 =  12.8609n       
+ xi154.n2875__net1 =  12.9187n       
+ xi154.n2875__sbuf_out =   1.8000        
+ xi154.n2876__net1 =  12.8573n       
+ xi154.n2877__net1 =  12.5056n       
+ xi154.n2877__sbuf_out =   1.8000        
+ xi154.n2878__net1 =  12.6914n       
+ xi154.n2879__net1 =  12.5024n       
+ xi154.n2879__sbuf_out =   1.8000        
+ xi154.n287__net1 =  12.9131n       
+ xi154.n287__net17 =   1.8000        
+ xi154.n287__sbuf_out =   1.8000        
+ xi154.n287__vddio1 =   1.8000        
+ xi154.n2880__net1 =  12.6881n       
+ xi154.n2881__net1 =  12.8859n       
+ xi154.n2881__sbuf_out =   1.8000        
+ xi154.n2882__net1 =  12.8245n       
+ xi154.n2883__net1 =  12.8828n       
+ xi154.n2883__sbuf_out =   1.8000        
+ xi154.n2884__net1 =  12.8215n       
+ xi154.n2885__net1 =  12.4335n       
+ xi154.n2885__sbuf_out =   1.8000        
+ xi154.n2886__net1 =  12.6517n       
+ xi154.n2887__net1 =  12.4337n       
+ xi154.n2887__sbuf_out =   1.8000        
+ xi154.n2888__net1 =  12.6519n       
+ xi154.n2889__net1 =  12.8854n       
+ xi154.n2889__sbuf_out =   1.8000        
+ xi154.n288__net1 =  12.9140n       
+ xi154.n288__net17 =   1.8000        
+ xi154.n288__sbuf_out =   1.8000        
+ xi154.n288__vddio1 =   1.8000        
+ xi154.n288__vss1 =   9.3854n       
+ xi154.n2890__net1 =  12.8240n       
+ xi154.n2891__net1 =  12.8889n       
+ xi154.n2891__sbuf_out =   1.8000        
+ xi154.n2892__net1 =  12.8275n       
+ xi154.n2893__net1 =  12.4856n       
+ xi154.n2893__sbuf_out =   1.8000        
+ xi154.n2894__net1 =  12.6791n       
+ xi154.n2895__net1 =  12.4840n       
+ xi154.n2895__sbuf_out =   1.8000        
+ xi154.n2896__net1 =  12.6775n       
+ xi154.n2897__net1 =  12.8879n       
+ xi154.n2897__sbuf_out =   1.8000        
+ xi154.n2898__net1 =  12.8265n       
+ xi154.n2899__net1 =  12.8873n       
+ xi154.n2899__sbuf_out =   1.8000        
+ xi154.n289__net1 =  12.9062n       
+ xi154.n289__net17 =   1.8000        
+ xi154.n289__sbuf_out =   1.8000        
+ xi154.n289__vddio1 =   1.8000        
+ xi154.n289__vss1 =   9.3722n       
+ xi154.n28__net1 =  12.7691n       
+ xi154.n28__net17 =   1.8000        
+ xi154.n28__net3 =   1.8000        
+ xi154.n28__net7 =   7.3466n       
+ xi154.n28__sbuf_out =   1.8000        
+ xi154.n28__vddio1 =   1.8000        
+ xi154.n28__vss1 =   2.9104n       
+ xi154.n2900__net1 =  12.8259n       
+ xi154.n2901__net1 =  12.4888n       
+ xi154.n2901__sbuf_out =   1.8000        
+ xi154.n2902__net1 =  12.6739n       
+ xi154.n2903__net1 =  12.4884n       
+ xi154.n2903__sbuf_out =   1.8000        
+ xi154.n2904__net1 =  12.6735n       
+ xi154.n2905__net1 =  12.8842n       
+ xi154.n2905__sbuf_out =   1.8000        
+ xi154.n2906__net1 =  12.8228n       
+ xi154.n2907__net1 =  12.8840n       
+ xi154.n2907__sbuf_out =   1.8000        
+ xi154.n2908__net1 =  12.8227n       
+ xi154.n2909__net1 =  12.4930n       
+ xi154.n2909__sbuf_out =   1.8000        
+ xi154.n290__net1 =  12.9066n       
+ xi154.n290__net17 =   1.8000        
+ xi154.n290__sbuf_out =   1.8000        
+ xi154.n290__vddio1 =   1.8000        
+ xi154.n290__vss1 =   9.3965n       
+ xi154.n2910__net1 =  12.6772n       
+ xi154.n2911__net1 =  12.9238n       
+ xi154.n2911__sbuf_out =   1.8000        
+ xi154.n2912__net1 =  12.8624n       
+ xi154.n2913__net1 =  12.5837n       
+ xi154.n2913__sbuf_out =   1.8000        
+ xi154.n2914__net1 =  12.7434n       
+ xi154.n2915__net1 =  12.7412n       
+ xi154.n2915__sbuf_out =   1.8000        
+ xi154.n2916__net1 =  12.5818n       
+ xi154.n2917__net1 =  12.7411n       
+ xi154.n2917__sbuf_out =   1.8000        
+ xi154.n2918__net1 =  12.9146n       
+ xi154.n2919__net1 =  12.8533n       
+ xi154.n2919__sbuf_out =   1.8000        
+ xi154.n291__net1 =  12.9075n       
+ xi154.n291__net17 =   1.8000        
+ xi154.n291__sbuf_out =   1.8000        
+ xi154.n291__vddio1 =   1.8000        
+ xi154.n291__vss1 =   9.3965n       
+ xi154.n2920__net1 =  12.9110n       
+ xi154.n2921__net1 =  12.8496n       
+ xi154.n2921__sbuf_out =   1.8000        
+ xi154.n2922__net1 =  12.5133n       
+ xi154.n2923__net1 =  12.6993n       
+ xi154.n2923__sbuf_out =   1.8000        
+ xi154.n2924__net1 =  12.5101n       
+ xi154.n2925__net1 =  12.6959n       
+ xi154.n2925__sbuf_out =   1.8000        
+ xi154.n2926__net1 =  12.8782n       
+ xi154.n2927__net1 =  12.8168n       
+ xi154.n2927__sbuf_out =   1.8000        
+ xi154.n2928__net1 =  12.8751n       
+ xi154.n2929__net1 =  12.8138n       
+ xi154.n2929__sbuf_out =   1.8000        
+ xi154.n292__net1 =  12.9066n       
+ xi154.n292__net17 =   1.8000        
+ xi154.n292__sbuf_out =   1.8000        
+ xi154.n292__vddio1 =   1.8000        
+ xi154.n292__vss1 =   9.3982n       
+ xi154.n2930__net1 =  12.4426n       
+ xi154.n2931__net1 =  12.6608n       
+ xi154.n2931__sbuf_out =   1.8000        
+ xi154.n2932__net1 =  12.4428n       
+ xi154.n2933__net1 =  12.6611n       
+ xi154.n2933__sbuf_out =   1.8000        
+ xi154.n2934__net1 =  12.8777n       
+ xi154.n2935__net1 =  12.8163n       
+ xi154.n2935__sbuf_out =   1.8000        
+ xi154.n2936__net1 =  12.8812n       
+ xi154.n2937__net1 =  12.8198n       
+ xi154.n2937__sbuf_out =   1.8000        
+ xi154.n2938__net1 =  12.4936n       
+ xi154.n2939__net1 =  12.6872n       
+ xi154.n2939__sbuf_out =   1.8000        
+ xi154.n293__net1 =  12.8974n       
+ xi154.n293__net17 =   1.8000        
+ xi154.n293__sbuf_out =   1.8000        
+ xi154.n293__vddio1 =   1.8000        
+ xi154.n293__vss1 =   9.3982n       
+ xi154.n2940__net1 =  12.4921n       
+ xi154.n2941__net1 =  12.6857n       
+ xi154.n2941__sbuf_out =   1.8000        
+ xi154.n2942__net1 =  12.8802n       
+ xi154.n2943__net1 =  12.8188n       
+ xi154.n2943__sbuf_out =   1.8000        
+ xi154.n2944__net1 =  12.8796n       
+ xi154.n2945__net1 =  12.8183n       
+ xi154.n2946__net1 =  12.4964n       
+ xi154.n2947__net1 =  12.6816n       
+ xi154.n2948__net1 =  12.4961n       
+ xi154.n2949__net1 =  12.6813n       
+ xi154.n294__net1 =  12.8979n       
+ xi154.n294__net17 =   1.8000        
+ xi154.n294__sbuf_out =   1.8000        
+ xi154.n294__vddio1 =   1.8000        
+ xi154.n294__vss1 =   9.3995n       
+ xi154.n2950__net1 =  12.8765n       
+ xi154.n2951__net1 =  12.8151n       
+ xi154.n2952__net1 =  12.8764n       
+ xi154.n2953__net1 =  12.8150n       
+ xi154.n2954__net1 =  12.5006n       
+ xi154.n2955__net1 =  12.6849n       
+ xi154.n2956__net1 =  12.8452n       
+ xi154.n2957__net1 =  12.8145n       
+ xi154.n2958__net1 =  12.7088n       
+ xi154.n2959__net1 =  12.7901n       
+ xi154.n295__net1 =  12.8979n       
+ xi154.n295__net17 =   1.8000        
+ xi154.n295__sbuf_out =   1.8000        
+ xi154.n295__vddio1 =   1.8000        
+ xi154.n295__vss1 =   9.3995n       
+ xi154.n2960__net1 =  12.7880n       
+ xi154.n2961__net1 =  12.7819n       
+ xi154.n2962__net1 =  12.7007n       
+ xi154.n2963__net1 =  12.7819n       
+ xi154.n2964__net1 =  12.8353n       
+ xi154.n2965__net1 =  12.8050n       
+ xi154.n2966__net1 =  12.8093n       
+ xi154.n2967__net1 =  12.7978n       
+ xi154.n2968__net1 =  12.8214n       
+ xi154.n2969__net1 =  12.7911n       
+ xi154.n296__net1 =  12.8988n       
+ xi154.n296__net17 =   1.8000        
+ xi154.n296__sbuf_out =   1.8000        
+ xi154.n296__vddio1 =   1.8000        
+ xi154.n296__vss1 =   9.4005n       
+ xi154.n2970__net1 =  12.6590n       
+ xi154.n2971__net1 =  12.7541n       
+ xi154.n2972__net1 =  12.7516n       
+ xi154.n2973__net1 =  12.7410n       
+ xi154.n2974__net1 =  12.6478n       
+ xi154.n2975__net1 =  12.7427n       
+ xi154.n2976__net1 =  12.7980n       
+ xi154.n2977__net1 =  12.7677n       
+ xi154.n2978__net1 =  12.7722n       
+ xi154.n2979__net1 =  12.7626n       
+ xi154.n297__net1 =  12.8905n       
+ xi154.n297__net17 =   1.8000        
+ xi154.n297__sbuf_out =   1.8000        
+ xi154.n297__vddio1 =   1.8000        
+ xi154.n297__vss1 =   9.4005n       
+ xi154.n2980__net1 =  12.7863n       
+ xi154.n2981__net1 =  12.7561n       
+ xi154.n2982__net1 =  12.6086n       
+ xi154.n2983__net1 =  12.7201n       
+ xi154.n2984__net1 =  12.7177n       
+ xi154.n2985__net1 =  12.7184n       
+ xi154.n2986__net1 =  12.6095n       
+ xi154.n2987__net1 =  12.7210n       
+ xi154.n2988__net1 =  12.7881n       
+ xi154.n2989__net1 =  12.7578n       
+ xi154.n298__net1 =  12.8910n       
+ xi154.n298__net17 =   1.8000        
+ xi154.n298__sbuf_out =   1.8000        
+ xi154.n298__vddio1 =   1.8000        
+ xi154.n298__vss1 =   9.4013n       
+ xi154.n2990__net1 =  12.7646n       
+ xi154.n2991__net1 =  12.7346n       
+ xi154.n2992__net1 =  12.6378n       
+ xi154.n2993__net1 =  12.7367n       
+ xi154.n2994__net1 =  12.7965n       
+ xi154.n2995__net1 =  12.7662n       
+ xi154.n2996__net1 =  12.7715n       
+ xi154.n2997__net1 =  12.7697n       
+ xi154.n2998__net1 =  12.7944n       
+ xi154.n2999__net1 =  12.7641n       
+ xi154.n299__net1 =  12.8919n       
+ xi154.n299__net17 =   1.8000        
+ xi154.n299__sbuf_out =   1.8000        
+ xi154.n299__vddio1 =   1.8000        
+ xi154.n299__vss1 =   9.4013n       
+ xi154.n29__net1 =  12.7700n       
+ xi154.n29__net17 =   1.8000        
+ xi154.n29__net3 =   1.8000        
+ xi154.n29__net7 =   7.3424n       
+ xi154.n29__sbuf_out =   1.8000        
+ xi154.n29__vddio1 =   1.8000        
+ xi154.n29__vss1 =   2.9100n       
+ xi154.n2__net1 =  12.8274n       
+ xi154.n2__net17 =   1.8000        
+ xi154.n2__net3 =   1.8000        
+ xi154.n2__net7 =   7.3642n       
+ xi154.n2__sbuf_in =  22.4574n       
+ xi154.n2__sbuf_out =   1.8000        
+ xi154.n2__vddio1 =   1.8000        
+ xi154.n2__vss1 =   1.4749n       
+ xi154.n3000__net1 =  12.6380n       
+ xi154.n3001__net1 =  12.7326n       
+ xi154.n3002__net1 =  12.7305n       
+ xi154.n3003__net1 =  12.7294n       
+ xi154.n3004__net1 =  12.6369n       
+ xi154.n3005__net1 =  12.7315n       
+ xi154.n3006__net1 =  12.7921n       
+ xi154.n3007__net1 =  12.7618n       
+ xi154.n3008__net1 =  12.7673n       
+ xi154.n3009__net1 =  12.6388n       
+ xi154.n300__net1 =  12.8910n       
+ xi154.n300__net17 =   1.8000        
+ xi154.n300__sbuf_out =   1.8000        
+ xi154.n300__vddio1 =   1.8000        
+ xi154.n300__vss1 =   9.4017n       
+ xi154.n3010__net1 =  12.7331n       
+ xi154.n3011__net1 =  12.7918n       
+ xi154.n3012__net1 =  12.7615n       
+ xi154.n3013__net1 =  12.7670n       
+ xi154.n301__net1 =  12.8812n       
+ xi154.n301__net17 =   1.8000        
+ xi154.n301__sbuf_out =   1.8000        
+ xi154.n301__vss1 =   9.4017n       
+ xi154.n3029__net1 =  12.8269n       
+ xi154.n302__net1 =  12.8816n       
+ xi154.n302__net17 =   1.8000        
+ xi154.n302__sbuf_out =   1.8000        
+ xi154.n302__vddio1 =   1.8000        
+ xi154.n302__vss1 =   9.4019n       
+ xi154.n3030__net1 =  12.8190n       
+ xi154.n3031__net1 =  12.8085n       
+ xi154.n3032__net1 =  12.8001n       
+ xi154.n3033__net1 =  12.7890n       
+ xi154.n3034__net1 =  12.7802n       
+ xi154.n3035__net1 =  12.7685n       
+ xi154.n3036__net1 =  12.7573n       
+ xi154.n3037__net1 =  12.6430n       
+ xi154.n3038__net1 =  12.7420n       
+ xi154.n303__net1 =  12.8816n       
+ xi154.n303__net17 =   1.8000        
+ xi154.n303__sbuf_out =   1.8000        
+ xi154.n303__vss1 =   9.4019n       
+ xi154.n3044__net1 =  12.7695n       
+ xi154.n3045__net1 =  12.7704n       
+ xi154.n3046__net1 =  12.7708n       
+ xi154.n3049__net1 =  12.8018n       
+ xi154.n304__net1 =  12.8825n       
+ xi154.n304__net17 =   1.8000        
+ xi154.n304__sbuf_out =   1.8000        
+ xi154.n304__vddio1 =   1.8000        
+ xi154.n304__vss1 =   9.1388n       
+ xi154.n3050__net1 =  12.7715n       
+ xi154.n3051__net1 =  12.7757n       
+ xi154.n3052__net1 =  12.7396n       
+ xi154.n305__net1 =  12.8737n       
+ xi154.n305__net17 =   1.8000        
+ xi154.n305__sbuf_out =   1.8000        
+ xi154.n305__vddio1 =   1.8000        
+ xi154.n305__vss1 =   9.1298n       
+ xi154.n306__net1 =  12.8742n       
+ xi154.n306__net17 =   1.8000        
+ xi154.n306__sbuf_out =   1.8000        
+ xi154.n306__vddio1 =   1.8000        
+ xi154.n306__vss1 =   9.1348n       
+ xi154.n307__net1 =  12.8751n       
+ xi154.n307__net17 =   1.8000        
+ xi154.n307__sbuf_out =   1.8000        
+ xi154.n307__vddio1 =   1.8000        
+ xi154.n307__vss1 =   9.1304n       
+ xi154.n308__net1 =  12.8742n       
+ xi154.n308__net17 =   1.8000        
+ xi154.n308__sbuf_out =   1.8000        
+ xi154.n308__vddio1 =   1.8000        
+ xi154.n308__vss1 =   9.1318n       
+ xi154.n309__net1 =  13.0530n       
+ xi154.n309__net17 =   1.8000        
+ xi154.n309__sbuf_out =   1.8000        
+ xi154.n309__vddio1 =   1.8000        
+ xi154.n309__vss1 =   9.1335n       
+ xi154.n30__net1 =  12.7700n       
+ xi154.n30__net17 =   1.8000        
+ xi154.n30__net3 =   1.8000        
+ xi154.n30__net7 =   7.3415n       
+ xi154.n30__sbuf_out =   1.8000        
+ xi154.n30__vddio1 =   1.8000        
+ xi154.n30__vss1 =   2.9097n       
+ xi154.n310__net1 =  13.0535n       
+ xi154.n310__net17 =   1.8000        
+ xi154.n310__sbuf_out =   1.8000        
+ xi154.n310__vddio1 =   1.8000        
+ xi154.n310__vss1 =   9.1345n       
+ xi154.n311__net1 =  13.0544n       
+ xi154.n311__net17 =   1.8000        
+ xi154.n311__sbuf_out =   1.8000        
+ xi154.n311__vddio1 =   1.8000        
+ xi154.n311__vss1 =   9.1349n       
+ xi154.n312__net1 =  13.0535n       
+ xi154.n312__net17 =   1.8000        
+ xi154.n312__sbuf_out =   1.8000        
+ xi154.n312__vddio1 =   1.8000        
+ xi154.n312__vss1 =   9.1359n       
+ xi154.n313__net1 =  13.0527n       
+ xi154.n313__net17 =   1.8000        
+ xi154.n313__sbuf_out =   1.8000        
+ xi154.n313__vddio1 =   1.8000        
+ xi154.n313__vss1 =   9.1366n       
+ xi154.n314__net1 =  13.0532n       
+ xi154.n314__net17 =   1.8000        
+ xi154.n314__sbuf_out =   1.8000        
+ xi154.n314__vddio1 =   1.8000        
+ xi154.n314__vss1 =   9.1370n       
+ xi154.n315__net1 =  13.0532n       
+ xi154.n315__net17 =   1.8000        
+ xi154.n315__sbuf_out =   1.8000        
+ xi154.n315__vddio1 =   1.8000        
+ xi154.n315__vss1 =   9.1370n       
+ xi154.n316__net1 =  13.0541n       
+ xi154.n316__net17 =   1.8000        
+ xi154.n316__sbuf_out =   1.8000        
+ xi154.n316__vddio1 =   1.8000        
+ xi154.n316__vss1 =   9.1373n       
+ xi154.n317__net1 =  13.0522n       
+ xi154.n317__net17 =   1.8000        
+ xi154.n317__sbuf_out =   1.8000        
+ xi154.n317__vddio1 =   1.8000        
+ xi154.n318__net1 =  13.0527n       
+ xi154.n318__net17 =   1.8000        
+ xi154.n318__sbuf_out =   1.8000        
+ xi154.n318__vddio1 =   1.8000        
+ xi154.n318__vss1 =   9.1388n       
+ xi154.n319__net1 =  13.0536n       
+ xi154.n319__net17 =   1.8000        
+ xi154.n319__sbuf_out =   1.8000        
+ xi154.n319__vddio1 =   1.8000        
+ xi154.n319__vss1 =   9.1255n       
+ xi154.n31__net1 =  12.7695n       
+ xi154.n31__net17 =   1.8000        
+ xi154.n31__net3 =   1.8000        
+ xi154.n31__net7 =   7.3367n       
+ xi154.n31__sbuf_out =   1.8000        
+ xi154.n31__vddio1 =   1.8000        
+ xi154.n31__vss1 =   2.9094n       
+ xi154.n320__net1 =  13.0527n       
+ xi154.n320__net17 =   1.8000        
+ xi154.n320__sbuf_out =   1.8000        
+ xi154.n320__vddio1 =   1.8000        
+ xi154.n320__vss1 =   9.1498n       
+ xi154.n3211__net1 =  13.0224n       
+ xi154.n3212__net1 =  13.0197n       
+ xi154.n3213__net1 =  13.0158n       
+ xi154.n3214__net1 =  13.0125n       
+ xi154.n3215__net1 =  13.0080n       
+ xi154.n3216__net1 =  13.0043n       
+ xi154.n3217__net1 =  12.9992n       
+ xi154.n3218__net1 =  12.9951n       
+ xi154.n3219__net1 =  12.9894n       
+ xi154.n321__net1 =  13.0513n       
+ xi154.n321__net17 =   1.8000        
+ xi154.n321__sbuf_out =   1.8000        
+ xi154.n321__vddio1 =   1.8000        
+ xi154.n321__vss1 =   9.1498n       
+ xi154.n3220__net1 =  12.9847n       
+ xi154.n3221__net1 =  12.9784n       
+ xi154.n322__net1 =  13.0518n       
+ xi154.n322__net17 =   1.8000        
+ xi154.n322__sbuf_out =   1.8000        
+ xi154.n322__vddio1 =   1.8000        
+ xi154.n322__vss1 =   9.1515n       
+ xi154.n323__net1 =  13.0518n       
+ xi154.n323__net17 =   1.8000        
+ xi154.n323__sbuf_out =   1.8000        
+ xi154.n323__vddio1 =   1.8000        
+ xi154.n323__vss1 =   9.1515n       
+ xi154.n324__net1 =  13.0527n       
+ xi154.n324__net17 =   1.8000        
+ xi154.n324__sbuf_out =   1.8000        
+ xi154.n324__vddio1 =   1.8000        
+ xi154.n324__vss1 =   9.1528n       
+ xi154.n325__net1 =  13.0504n       
+ xi154.n325__net17 =   1.8000        
+ xi154.n325__sbuf_out =   1.8000        
+ xi154.n325__vddio1 =   1.8000        
+ xi154.n325__vss1 =   9.1528n       
+ xi154.n326__net1 =  13.0509n       
+ xi154.n326__net17 =   1.8000        
+ xi154.n326__sbuf_out =   1.8000        
+ xi154.n326__vddio1 =   1.8000        
+ xi154.n326__vss1 =   9.1539n       
+ xi154.n327__net1 =  13.0518n       
+ xi154.n327__net17 =   1.8000        
+ xi154.n327__sbuf_out =   1.8000        
+ xi154.n327__vddio1 =   1.8000        
+ xi154.n327__vss1 =   9.1539n       
+ xi154.n328__net1 =  13.0509n       
+ xi154.n328__net17 =   1.8000        
+ xi154.n328__sbuf_out =   1.8000        
+ xi154.n328__vddio1 =   1.8000        
+ xi154.n328__vss1 =   9.1546n       
+ xi154.n329__net1 =  13.0489n       
+ xi154.n329__net17 =   1.8000        
+ xi154.n329__sbuf_out =   1.8000        
+ xi154.n329__vddio1 =   1.8000        
+ xi154.n329__vss1 =   9.1546n       
+ xi154.n32__net1 =  12.7709n       
+ xi154.n32__net17 =   1.8000        
+ xi154.n32__net3 =   1.8000        
+ xi154.n32__net7 =   7.3358n       
+ xi154.n32__sbuf_out =   1.8000        
+ xi154.n32__vddio1 =   1.8000        
+ xi154.n32__vss1 =   2.9087n       
+ xi154.n330__net1 =  13.0494n       
+ xi154.n330__net17 =   1.8000        
+ xi154.n330__sbuf_out =   1.8000        
+ xi154.n330__vddio1 =   1.8000        
+ xi154.n330__vss1 =   9.1550n       
+ xi154.n331__net1 =  13.0494n       
+ xi154.n331__net17 =   1.8000        
+ xi154.n331__sbuf_out =   1.8000        
+ xi154.n331__vss1 =   9.1550n       
+ xi154.n332__net1 =  13.0503n       
+ xi154.n332__net17 =   1.8000        
+ xi154.n332__sbuf_out =   1.8000        
+ xi154.n332__vddio1 =   1.8000        
+ xi154.n332__vss1 =   9.1553n       
+ xi154.n333__net1 =  13.0475n       
+ xi154.n333__net17 =   1.8000        
+ xi154.n333__sbuf_out =   1.8000        
+ xi154.n333__vss1 =   9.1553n       
+ xi154.n334__net1 =  13.0480n       
+ xi154.n334__net17 =   1.8000        
+ xi154.n334__sbuf_out =   1.8000        
+ xi154.n334__vddio1 =   1.8000        
+ xi154.n334__vss1 =   8.8738n       
+ xi154.n335__net1 =  13.0489n       
+ xi154.n335__net17 =   1.8000        
+ xi154.n335__sbuf_out =   1.8000        
+ xi154.n335__vddio1 =   1.8000        
+ xi154.n335__vss1 =   8.8648n       
+ xi154.n336__net1 =  13.0480n       
+ xi154.n336__net17 =   1.8000        
+ xi154.n336__sbuf_out =   1.8000        
+ xi154.n336__vddio1 =   1.8000        
+ xi154.n336__vss1 =   8.8699n       
+ xi154.n3372__net1 =  12.8735n       
+ xi154.n337__net1 =  13.0454n       
+ xi154.n337__net17 =   1.8000        
+ xi154.n337__sbuf_out =   1.8000        
+ xi154.n337__vddio1 =   1.8000        
+ xi154.n337__vss1 =   8.8655n       
+ xi154.n3388__net1 =  12.8809n       
+ xi154.n338__net1 =  13.0459n       
+ xi154.n338__net17 =   1.8000        
+ xi154.n338__sbuf_out =   1.8000        
+ xi154.n338__vddio1 =   1.8000        
+ xi154.n338__vss1 =   8.8668n       
+ xi154.n3390__net1 =  12.8902n       
+ xi154.n3393__net1 =  12.8971n       
+ xi154.n3397__net1 =  12.9059n       
+ xi154.n339__net1 =  13.0459n       
+ xi154.n339__net17 =   1.8000        
+ xi154.n339__sbuf_out =   1.8000        
+ xi154.n339__vddio1 =   1.8000        
+ xi154.n339__vss1 =   8.8685n       
+ xi154.n33__net1 =  12.7718n       
+ xi154.n33__net17 =   1.8000        
+ xi154.n33__net3 =   1.8000        
+ xi154.n33__net7 =   7.3303n       
+ xi154.n33__sbuf_out =   1.8000        
+ xi154.n33__vddio1 =   1.8000        
+ xi154.n33__vss1 =   2.9084n       
+ xi154.n3402__net1 =  12.9124n       
+ xi154.n3408__net1 =  12.9205n       
+ xi154.n340__net1 =  13.0468n       
+ xi154.n340__net17 =   1.8000        
+ xi154.n340__sbuf_out =   1.8000        
+ xi154.n340__vddio1 =   1.8000        
+ xi154.n340__vss1 =   8.8695n       
+ xi154.n3415__net1 =  12.9265n       
+ xi154.n341__net1 =  13.0436n       
+ xi154.n341__net17 =   1.8000        
+ xi154.n341__sbuf_out =   1.8000        
+ xi154.n341__vddio1 =   1.8000        
+ xi154.n341__vss1 =   8.8699n       
+ xi154.n3423__net1 =  12.9340n       
+ xi154.n342__net1 =  13.0441n       
+ xi154.n342__net17 =   1.8000        
+ xi154.n342__sbuf_out =   1.8000        
+ xi154.n342__vddio1 =   1.8000        
+ xi154.n342__vss1 =   8.8709n       
+ xi154.n3432__net1 =  12.9395n       
+ xi154.n343__net1 =  13.0450n       
+ xi154.n343__net17 =   1.8000        
+ xi154.n343__sbuf_out =   1.8000        
+ xi154.n343__vddio1 =   1.8000        
+ xi154.n343__vss1 =   8.8716n       
+ xi154.n3442__net1 =  12.9465n       
+ xi154.n344__net1 =  13.0441n       
+ xi154.n344__net17 =   1.8000        
+ xi154.n344__sbuf_out =   1.8000        
+ xi154.n344__vddio1 =   1.8000        
+ xi154.n344__vss1 =   8.8720n       
+ xi154.n345__net1 =  13.0409n       
+ xi154.n345__net17 =   1.8000        
+ xi154.n345__sbuf_out =   1.8000        
+ xi154.n345__vddio1 =   1.8000        
+ xi154.n345__vss1 =   8.8720n       
+ xi154.n346__net1 =  13.0414n       
+ xi154.n346__net17 =   1.8000        
+ xi154.n346__sbuf_out =   1.8000        
+ xi154.n346__vddio1 =   1.8000        
+ xi154.n346__vss1 =   8.8723n       
+ xi154.n347__net1 =  13.0414n       
+ xi154.n347__net17 =   1.8000        
+ xi154.n347__sbuf_out =   1.8000        
+ xi154.n347__vddio1 =   1.8000        
+ xi154.n348__net1 =  13.0423n       
+ xi154.n348__net17 =   1.8000        
+ xi154.n348__sbuf_out =   1.8000        
+ xi154.n348__vddio1 =   1.8000        
+ xi154.n348__vss1 =   8.8738n       
+ xi154.n349__net1 =  13.0386n       
+ xi154.n349__net17 =   1.8000        
+ xi154.n349__sbuf_out =   1.8000        
+ xi154.n349__vddio1 =   1.8000        
+ xi154.n349__vss1 =   8.8606n       
+ xi154.n34__net1 =  12.7709n       
+ xi154.n34__net17 =   1.8000        
+ xi154.n34__net3 =   1.8000        
+ xi154.n34__net7 =   7.3294n       
+ xi154.n34__sbuf_out =   1.8000        
+ xi154.n34__vddio1 =   1.8000        
+ xi154.n34__vss1 =   2.9286n       
+ xi154.n350__net1 =  13.0391n       
+ xi154.n350__net17 =   1.8000        
+ xi154.n350__sbuf_out =   1.8000        
+ xi154.n350__vddio1 =   1.8000        
+ xi154.n350__vss1 =   8.8848n       
+ xi154.n351__net1 =  13.0399n       
+ xi154.n351__net17 =   1.8000        
+ xi154.n351__sbuf_out =   1.8000        
+ xi154.n351__vddio1 =   1.8000        
+ xi154.n351__vss1 =   8.8848n       
+ xi154.n352__net1 =  13.0391n       
+ xi154.n352__net17 =   1.8000        
+ xi154.n352__sbuf_out =   1.8000        
+ xi154.n352__vddio1 =   1.8000        
+ xi154.n352__vss1 =   8.8865n       
+ xi154.n353__net1 =  12.8284n       
+ xi154.n353__net17 =   1.8000        
+ xi154.n353__sbuf_out =   1.8000        
+ xi154.n353__vddio1 =   1.8000        
+ xi154.n353__vss1 =   8.8865n       
+ xi154.n3548__net1 =  13.0383n       
+ xi154.n354__net1 =  12.8275n       
+ xi154.n354__net17 =   1.8000        
+ xi154.n354__sbuf_out =   1.8000        
+ xi154.n354__vddio1 =   1.8000        
+ xi154.n354__vss1 =   8.8879n       
+ xi154.n355__net1 =  12.8270n       
+ xi154.n355__net17 =   1.8000        
+ xi154.n355__sbuf_out =   1.8000        
+ xi154.n355__vddio1 =   1.8000        
+ xi154.n355__vss1 =   8.8879n       
+ xi154.n3564__net1 =  13.0406n       
+ xi154.n3566__net1 =  13.0433n       
+ xi154.n3569__net1 =  13.0452n       
+ xi154.n356__net1 =  12.8275n       
+ xi154.n356__net17 =   1.8000        
+ xi154.n356__sbuf_out =   1.8000        
+ xi154.n356__vddio1 =   1.8000        
+ xi154.n356__vss1 =   8.8889n       
+ xi154.n3573__net1 =  13.0473n       
+ xi154.n3578__net1 =  13.0486n       
+ xi154.n357__net1 =  12.8196n       
+ xi154.n357__net17 =   1.8000        
+ xi154.n357__sbuf_out =   1.8000        
+ xi154.n357__vddio1 =   1.8000        
+ xi154.n357__vss1 =   8.8889n       
+ xi154.n3584__net1 =  13.0501n       
+ xi154.n358__net1 =  12.8196n       
+ xi154.n358__net17 =   1.8000        
+ xi154.n358__sbuf_out =   1.8000        
+ xi154.n358__vddio1 =   1.8000        
+ xi154.n358__vss1 =   8.8896n       
+ xi154.n3591__net1 =  13.0511n       
+ xi154.n3599__net1 =  13.0520n       
+ xi154.n359__net1 =  12.8191n       
+ xi154.n359__net17 =   1.8000        
+ xi154.n359__sbuf_out =   1.8000        
+ xi154.n359__vddio1 =   1.8000        
+ xi154.n359__vss1 =   8.8896n       
+ xi154.n35__net1 =  12.7704n       
+ xi154.n35__net17 =   1.8000        
+ xi154.n35__net3 =   1.8000        
+ xi154.n35__net7 =   7.3649n       
+ xi154.n35__sbuf_out =   1.8000        
+ xi154.n35__vddio1 =   1.8000        
+ xi154.n35__vss1 =   2.9284n       
+ xi154.n3608__net1 =  13.0524n       
+ xi154.n360__net1 =  12.8205n       
+ xi154.n360__net17 =   1.8000        
+ xi154.n360__sbuf_out =   1.8000        
+ xi154.n360__vddio1 =   1.8000        
+ xi154.n360__vss1 =   8.8900n       
+ xi154.n361__net1 =  12.8099n       
+ xi154.n361__net17 =   1.8000        
+ xi154.n361__sbuf_out =   1.8000        
+ xi154.n361__vss1 =   8.8900n       
+ xi154.n362__net1 =  12.8090n       
+ xi154.n362__net17 =   1.8000        
+ xi154.n362__sbuf_out =   1.8000        
+ xi154.n362__vddio1 =   1.8000        
+ xi154.n362__vss1 =   8.8903n       
+ xi154.n363__net1 =  12.8086n       
+ xi154.n363__net17 =   1.8000        
+ xi154.n363__sbuf_out =   1.8000        
+ xi154.n363__vss1 =   8.8903n       
+ xi154.n364__net1 =  12.8090n       
+ xi154.n364__net17 =   1.8000        
+ xi154.n364__sbuf_out =   1.8000        
+ xi154.n364__vddio1 =   1.8000        
+ xi154.n364__vss1 =   8.5208n       
+ xi154.n365__net1 =  12.8007n       
+ xi154.n365__net17 =   1.8000        
+ xi154.n365__sbuf_out =   1.8000        
+ xi154.n365__vddio1 =   1.8000        
+ xi154.n365__vss1 =   8.5118n       
+ xi154.n366__net1 =  12.8007n       
+ xi154.n366__net17 =   1.8000        
+ xi154.n366__sbuf_out =   1.8000        
+ xi154.n366__vddio1 =   1.8000        
+ xi154.n366__vss1 =   8.3934n       
+ xi154.n367__net1 =  12.8002n       
+ xi154.n367__net17 =   1.8000        
+ xi154.n367__sbuf_out =   1.8000        
+ xi154.n367__vddio1 =   1.8000        
+ xi154.n367__vss1 =   8.5009n       
+ xi154.n368__net1 =  12.8016n       
+ xi154.n368__net17 =   1.8000        
+ xi154.n368__sbuf_out =   1.8000        
+ xi154.n368__vddio1 =   1.8000        
+ xi154.n368__vss1 =   8.4789n       
+ xi154.n369__net1 =  12.7905n       
+ xi154.n369__net17 =   1.8000        
+ xi154.n369__sbuf_out =   1.8000        
+ xi154.n369__vddio1 =   1.8000        
+ xi154.n369__vss1 =   8.4466n       
+ xi154.n36__net1 =  12.7709n       
+ xi154.n36__net17 =   1.8000        
+ xi154.n36__net3 =   1.8000        
+ xi154.n36__net7 =   7.3640n       
+ xi154.n36__sbuf_out =   1.8000        
+ xi154.n36__vddio1 =   1.8000        
+ xi154.n36__vss1 =   2.9280n       
+ xi154.n370__net1 =  12.7896n       
+ xi154.n370__net17 =   1.8000        
+ xi154.n370__sbuf_out =   1.8000        
+ xi154.n370__vddio1 =   1.8000        
+ xi154.n370__vss1 =   8.4233n       
+ xi154.n371__net1 =  12.7891n       
+ xi154.n371__net17 =   1.8000        
+ xi154.n371__sbuf_out =   1.8000        
+ xi154.n371__vddio1 =   1.8000        
+ xi154.n371__vss1 =   8.4149n       
+ xi154.n3723__net1 =  12.8869n       
+ xi154.n3725__net1 =  12.7210n       
+ xi154.n3727__net1 =  12.7189n       
+ xi154.n3729__net1 =  12.8777n       
+ xi154.n372__net1 =  12.7896n       
+ xi154.n372__net17 =   1.8000        
+ xi154.n372__sbuf_out =   1.8000        
+ xi154.n372__vddio1 =   1.8000        
+ xi154.n372__vss1 =   8.3852n       
+ xi154.n3731__net1 =  12.8741n       
+ xi154.n3733__net1 =  12.6743n       
+ xi154.n3735__net1 =  12.6710n       
+ xi154.n3737__net1 =  12.8413n       
+ xi154.n3739__net1 =  12.8382n       
+ xi154.n373__net1 =  12.7808n       
+ xi154.n373__net17 =   1.8000        
+ xi154.n373__sbuf_out =   1.8000        
+ xi154.n373__vddio1 =   1.8000        
+ xi154.n373__vss1 =   8.3551n       
+ xi154.n3741__net1 =  12.6316n       
+ xi154.n3743__net1 =  12.6318n       
+ xi154.n3745__net1 =  12.8408n       
+ xi154.n3747__net1 =  12.8443n       
+ xi154.n3749__net1 =  12.6612n       
+ xi154.n374__net1 =  12.7808n       
+ xi154.n374__net17 =   1.8000        
+ xi154.n374__sbuf_out =   1.8000        
+ xi154.n374__vddio1 =   1.8000        
+ xi154.n374__vss1 =   8.3247n       
+ xi154.n3751__net1 =  12.6597n       
+ xi154.n3753__net1 =  12.8433n       
+ xi154.n3755__net1 =  12.8427n       
+ xi154.n3757__net1 =  12.6568n       
+ xi154.n3759__net1 =  12.6564n       
+ xi154.n375__net1 =  12.7803n       
+ xi154.n375__net17 =   1.8000        
+ xi154.n375__sbuf_out =   1.8000        
+ xi154.n375__vddio1 =   1.8000        
+ xi154.n375__vss1 =   8.3204n       
+ xi154.n3761__net1 =  12.8396n       
+ xi154.n3763__net1 =  12.8395n       
+ xi154.n3765__net1 =  12.6603n       
+ xi154.n3767__net1 =  12.8832n       
+ xi154.n3769__net1 =  12.7245n       
+ xi154.n376__net1 =  12.7817n       
+ xi154.n376__net17 =   1.8000        
+ xi154.n376__sbuf_out =   1.8000        
+ xi154.n376__vddio1 =   1.8000        
+ xi154.n376__vss1 =   8.2874n       
+ xi154.n3771__net1 =  12.7223n       
+ xi154.n3773__net1 =  12.8740n       
+ xi154.n3775__net1 =  12.8704n       
+ xi154.n3777__net1 =  12.6781n       
+ xi154.n3779__net1 =  12.6748n       
+ xi154.n377__net1 =  12.7700n       
+ xi154.n377__net17 =   1.8000        
+ xi154.n377__sbuf_out =   1.8000        
+ xi154.n377__vddio1 =   1.8000        
+ xi154.n377__vss1 =   8.2575n       
+ xi154.n3781__net1 =  12.8376n       
+ xi154.n3783__net1 =  12.8345n       
+ xi154.n3785__net1 =  12.6360n       
+ xi154.n3787__net1 =  12.6363n       
+ xi154.n3789__net1 =  12.8371n       
+ xi154.n378__net1 =  12.7691n       
+ xi154.n378__net17 =   1.8000        
+ xi154.n378__sbuf_out =   1.8000        
+ xi154.n378__vddio1 =   1.8000        
+ xi154.n378__vss1 =   8.5208n       
+ xi154.n3791__net1 =  12.8406n       
+ xi154.n3793__net1 =  12.6652n       
+ xi154.n3795__net1 =  12.6637n       
+ xi154.n3797__net1 =  12.8396n       
+ xi154.n3799__net1 =  12.8390n       
+ xi154.n379__net1 =  12.7686n       
+ xi154.n379__net17 =   1.8000        
+ xi154.n379__sbuf_out =   1.8000        
+ xi154.n379__vddio1 =   1.8000        
+ xi154.n379__vss1 =   8.5221n       
+ xi154.n37__net1 =  12.7713n       
+ xi154.n37__net17 =   1.8000        
+ xi154.n37__net3 =   1.8000        
+ xi154.n37__net7 =   7.3634n       
+ xi154.n37__sbuf_out =   1.8000        
+ xi154.n37__vss1 =   2.9274n       
+ xi154.n3801__net1 =  12.6606n       
+ xi154.n3803__net1 =  12.6602n       
+ xi154.n3805__net1 =  12.8359n       
+ xi154.n3807__net1 =  12.8357n       
+ xi154.n3809__net1 =  12.6640n       
+ xi154.n380__net1 =  12.7691n       
+ xi154.n380__net17 =   1.8000        
+ xi154.n380__sbuf_out =   1.8000        
+ xi154.n380__vddio1 =   1.8000        
+ xi154.n380__vss1 =   8.4969n       
+ xi154.n3811__net1 =  12.8806n       
+ xi154.n3813__net1 =  12.7268n       
+ xi154.n3815__net1 =  12.7247n       
+ xi154.n3817__net1 =  12.8714n       
+ xi154.n3819__net1 =  12.8678n       
+ xi154.n381__net1 =  12.7700n       
+ xi154.n381__net17 =   1.8000        
+ xi154.n381__sbuf_out =   1.8000        
+ xi154.n381__vddio1 =   1.8000        
+ xi154.n381__vss1 =   8.4969n       
+ xi154.n3821__net1 =  12.6807n       
+ xi154.n3823__net1 =  12.6774n       
+ xi154.n3825__net1 =  12.8350n       
+ xi154.n3827__net1 =  12.8319n       
+ xi154.n3829__net1 =  12.6391n       
+ xi154.n382__net1 =  12.7700n       
+ xi154.n382__net17 =   1.8000        
+ xi154.n382__sbuf_out =   1.8000        
+ xi154.n382__vddio1 =   1.8000        
+ xi154.n382__vss1 =   8.4646n       
+ xi154.n3831__net1 =  12.6393n       
+ xi154.n3833__net1 =  12.8345n       
+ xi154.n3835__net1 =  12.8380n       
+ xi154.n3837__net1 =  12.6679n       
+ xi154.n3839__net1 =  12.6664n       
+ xi154.n383__net1 =  12.7696n       
+ xi154.n383__net17 =   1.8000        
+ xi154.n383__sbuf_out =   1.8000        
+ xi154.n383__vddio1 =   1.8000        
+ xi154.n383__vss1 =   8.4646n       
+ xi154.n3841__net1 =  12.8370n       
+ xi154.n3843__net1 =  12.8364n       
+ xi154.n3845__net1 =  12.6632n       
+ xi154.n3847__net1 =  12.6629n       
+ xi154.n3849__net1 =  12.8333n       
+ xi154.n384__net1 =  12.7709n       
+ xi154.n384__net17 =   1.8000        
+ xi154.n384__sbuf_out =   1.8000        
+ xi154.n384__vddio1 =   1.8000        
+ xi154.n384__vss1 =   8.4329n       
+ xi154.n3851__net1 =  12.8332n       
+ xi154.n3853__net1 =  12.6666n       
+ xi154.n3855__net1 =  12.8768n       
+ xi154.n3857__net1 =  12.7303n       
+ xi154.n3859__net1 =  12.7282n       
+ xi154.n385__net1 =  12.7718n       
+ xi154.n385__net17 =   1.8000        
+ xi154.n385__sbuf_out =   1.8000        
+ xi154.n385__vddio1 =   1.8000        
+ xi154.n385__vss1 =   8.4329n       
+ xi154.n3861__net1 =  12.8676n       
+ xi154.n3863__net1 =  12.8640n       
+ xi154.n3865__net1 =  12.6847n       
+ xi154.n3867__net1 =  12.6814n       
+ xi154.n3869__net1 =  12.8311n       
+ xi154.n386__net1 =  12.7709n       
+ xi154.n386__net17 =   1.8000        
+ xi154.n386__sbuf_out =   1.8000        
+ xi154.n386__vddio1 =   1.8000        
+ xi154.n386__vss1 =   8.4032n       
+ xi154.n3871__net1 =  12.8281n       
+ xi154.n3873__net1 =  12.6437n       
+ xi154.n3875__net1 =  12.6439n       
+ xi154.n3877__net1 =  12.8307n       
+ xi154.n3879__net1 =  12.8342n       
+ xi154.n387__net1 =  12.7705n       
+ xi154.n387__net17 =   1.8000        
+ xi154.n387__sbuf_out =   1.8000        
+ xi154.n387__vddio1 =   1.8000        
+ xi154.n387__vss1 =   8.4032n       
+ xi154.n3881__net1 =  12.6720n       
+ xi154.n3883__net1 =  12.6705n       
+ xi154.n3885__net1 =  12.8332n       
+ xi154.n3887__net1 =  12.8326n       
+ xi154.n3889__net1 =  12.6671n       
+ xi154.n388__net1 =  12.7709n       
+ xi154.n388__net17 =   1.8000        
+ xi154.n388__sbuf_out =   1.8000        
+ xi154.n388__vddio1 =   1.8000        
+ xi154.n388__vss1 =   8.3731n       
+ xi154.n3891__net1 =  12.6668n       
+ xi154.n3893__net1 =  12.8295n       
+ xi154.n3895__net1 =  12.8293n       
+ xi154.n3897__net1 =  12.6705n       
+ xi154.n3899__net1 =  12.8716n       
+ xi154.n389__net1 =  12.7714n       
+ xi154.n389__net17 =   1.8000        
+ xi154.n389__sbuf_out =   1.8000        
+ xi154.n389__vddio1 =   1.8000        
+ xi154.n389__vss1 =   8.3731n       
+ xi154.n38__net1 =  12.7713n       
+ xi154.n38__net17 =   1.8000        
+ xi154.n38__net3 =   1.8000        
+ xi154.n38__net7 =   7.3622n       
+ xi154.n38__sbuf_out =   1.8000        
+ xi154.n38__vddio1 =   1.8000        
+ xi154.n38__vss1 =   2.9177n       
+ xi154.n3901__net1 =  12.7349n       
+ xi154.n3903__net1 =  12.7328n       
+ xi154.n3905__net1 =  12.8625n       
+ xi154.n3907__net1 =  12.8588n       
+ xi154.n3909__net1 =  12.6899n       
+ xi154.n390__net1 =  12.7714n       
+ xi154.n390__net17 =   1.8000        
+ xi154.n390__sbuf_out =   1.8000        
+ xi154.n390__vddio1 =   1.8000        
+ xi154.n390__vss1 =   8.3427n       
+ xi154.n3911__net1 =  12.6866n       
+ xi154.n3913__net1 =  12.8260n       
+ xi154.n3915__net1 =  12.8230n       
+ xi154.n3917__net1 =  12.6498n       
+ xi154.n3919__net1 =  12.6501n       
+ xi154.n391__net1 =  12.7709n       
+ xi154.n391__net17 =   1.8000        
+ xi154.n391__sbuf_out =   1.8000        
+ xi154.n391__vss1 =   8.3427n       
+ xi154.n3921__net1 =  12.8255n       
+ xi154.n3923__net1 =  12.8290n       
+ xi154.n3925__net1 =  12.6775n       
+ xi154.n3927__net1 =  12.6759n       
+ xi154.n3929__net1 =  12.8280n       
+ xi154.n392__net1 =  12.7723n       
+ xi154.n392__net17 =   1.8000        
+ xi154.n392__sbuf_out =   1.8000        
+ xi154.n392__vddio1 =   1.8000        
+ xi154.n392__vss1 =   8.3054n       
+ xi154.n3931__net1 =  12.8275n       
+ xi154.n3933__net1 =  12.6723n       
+ xi154.n3935__net1 =  12.6720n       
+ xi154.n3937__net1 =  12.8243n       
+ xi154.n3939__net1 =  12.8242n       
+ xi154.n393__net1 =  12.7726n       
+ xi154.n393__net17 =   1.8000        
+ xi154.n393__sbuf_out =   1.8000        
+ xi154.n393__vss1 =   8.3054n       
+ xi154.n3941__net1 =  12.6757n       
+ xi154.n3943__net1 =  12.8652n       
+ xi154.n3945__net1 =  12.7407n       
+ xi154.n3947__net1 =  12.7386n       
+ xi154.n3949__net1 =  12.8561n       
+ xi154.n394__net1 =  12.7717n       
+ xi154.n394__net17 =   1.8000        
+ xi154.n394__sbuf_out =   1.8000        
+ xi154.n394__vddio1 =   1.8000        
+ xi154.n394__vss1 =   7.8264n       
+ xi154.n3951__net1 =  12.8524n       
+ xi154.n3953__net1 =  12.6964n       
+ xi154.n3955__net1 =  12.6931n       
+ xi154.n3957__net1 =  12.8196n       
+ xi154.n3959__net1 =  12.8166n       
+ xi154.n395__net1 =  12.7712n       
+ xi154.n395__net17 =   1.8000        
+ xi154.n395__sbuf_out =   1.8000        
+ xi154.n395__vddio1 =   1.8000        
+ xi154.n395__vss1 =   7.8288n       
+ xi154.n3961__net1 =  12.6575n       
+ xi154.n3963__net1 =  12.6577n       
+ xi154.n3965__net1 =  12.8191n       
+ xi154.n3967__net1 =  12.8226n       
+ xi154.n3969__net1 =  12.6842n       
+ xi154.n396__net1 =  12.7717n       
+ xi154.n396__net17 =   1.8000        
+ xi154.n396__sbuf_out =   1.8000        
+ xi154.n396__vddio1 =   1.8000        
+ xi154.n396__vss1 =   7.8286n       
+ xi154.n3971__net1 =  12.6827n       
+ xi154.n3973__net1 =  12.8216n       
+ xi154.n3975__net1 =  12.8211n       
+ xi154.n3977__net1 =  12.6788n       
+ xi154.n3979__net1 =  12.6784n       
+ xi154.n397__net1 =  13.0239n       
+ xi154.n397__net17 =   1.8000        
+ xi154.n397__sbuf_out =   1.8000        
+ xi154.n397__vddio1 =   1.8000        
+ xi154.n397__vss1 =   7.8280n       
+ xi154.n3981__net1 =  12.8179n       
+ xi154.n3983__net1 =  12.8178n       
+ xi154.n3985__net1 =  12.6821n       
+ xi154.n3987__net1 =  12.8575n       
+ xi154.n3989__net1 =  12.7476n       
+ xi154.n398__net1 =  13.0230n       
+ xi154.n398__net17 =   1.8000        
+ xi154.n398__sbuf_out =   1.8000        
+ xi154.n398__vddio1 =   1.8000        
+ xi154.n398__vss1 =   7.8279n       
+ xi154.n3991__net1 =  12.7455n       
+ xi154.n3993__net1 =  12.8484n       
+ xi154.n3995__net1 =  12.8447n       
+ xi154.n3997__net1 =  12.7042n       
+ xi154.n3999__net1 =  12.7009n       
+ xi154.n399__net1 =  13.0226n       
+ xi154.n399__net17 =   1.8000        
+ xi154.n399__sbuf_out =   1.8000        
+ xi154.n399__vddio1 =   1.8000        
+ xi154.n399__vss1 =   7.8273n       
+ xi154.n39__net1 =  12.7709n       
+ xi154.n39__net17 =   1.8000        
+ xi154.n39__net3 =   1.8000        
+ xi154.n39__net7 =   7.3603n       
+ xi154.n39__sbuf_out =   1.8000        
+ xi154.n39__vddio1 =   1.8000        
+ xi154.n39__vss1 =   3.7330n       
+ xi154.n3__net1 =  12.8269n       
+ xi154.n3__net17 =   1.8000        
+ xi154.n3__net3 =   1.8000        
+ xi154.n3__net7 =   7.3636n       
+ xi154.n3__sbuf_in =  22.4569n       
+ xi154.n3__sbuf_out =   1.8000        
+ xi154.n3__vddio1 =   1.8000        
+ xi154.n3__vss1 =   1.2881n       
+ xi154.n4001__net1 =  12.8119n       
+ xi154.n4003__net1 =  12.8089n       
+ xi154.n4005__net1 =  12.6666n       
+ xi154.n4007__net1 =  12.6669n       
+ xi154.n4009__net1 =  12.8114n       
+ xi154.n400__net1 =  13.0230n       
+ xi154.n400__net17 =   1.8000        
+ xi154.n400__sbuf_out =   1.8000        
+ xi154.n400__vddio1 =   1.8000        
+ xi154.n400__vss1 =   7.8263n       
+ xi154.n4011__net1 =  12.8150n       
+ xi154.n4013__net1 =  12.6924n       
+ xi154.n4015__net1 =  12.6908n       
+ xi154.n4017__net1 =  12.8139n       
+ xi154.n4019__net1 =  12.8134n       
+ xi154.n401__net1 =  13.0203n       
+ xi154.n401__net17 =   1.8000        
+ xi154.n401__sbuf_out =   1.8000        
+ xi154.n401__vddio1 =   1.8000        
+ xi154.n401__vss1 =   7.8250n       
+ xi154.n4021__net1 =  12.6866n       
+ xi154.n4023__net1 =  12.6862n       
+ xi154.n4025__net1 =  12.8102n       
+ xi154.n4027__net1 =  12.8101n       
+ xi154.n4029__net1 =  12.6898n       
+ xi154.n402__net1 =  13.0202n       
+ xi154.n402__net17 =   1.8000        
+ xi154.n402__sbuf_out =   1.8000        
+ xi154.n402__vddio1 =   1.8000        
+ xi154.n402__vss1 =   7.8240n       
+ xi154.n4031__net1 =  12.8316n       
+ xi154.n4033__net1 =  12.7708n       
+ xi154.n4035__net1 =  12.7686n       
+ xi154.n4037__net1 =  12.8224n       
+ xi154.n4039__net1 =  12.8188n       
+ xi154.n403__net1 =  13.0198n       
+ xi154.n403__net17 =   1.8000        
+ xi154.n403__sbuf_out =   1.8000        
+ xi154.n403__vddio1 =   1.8000        
+ xi154.n403__vss1 =   7.8233n       
+ xi154.n4041__net1 =  12.7306n       
+ xi154.n4043__net1 =  12.7272n       
+ xi154.n4045__net1 =  12.7860n       
+ xi154.n4047__net1 =  12.7830n       
+ xi154.n4049__net1 =  12.6976n       
+ xi154.n404__net1 =  13.0211n       
+ xi154.n404__net17 =   1.8000        
+ xi154.n404__sbuf_out =   1.8000        
+ xi154.n404__vddio1 =   1.8000        
+ xi154.n404__vss1 =   7.8221n       
+ xi154.n4051__net1 =  12.6978n       
+ xi154.n4053__net1 =  12.7855n       
+ xi154.n4055__net1 =  12.7890n       
+ xi154.n4057__net1 =  12.7198n       
+ xi154.n4059__net1 =  12.7183n       
+ xi154.n405__net1 =  13.0172n       
+ xi154.n405__net17 =   1.8000        
+ xi154.n405__sbuf_out =   1.8000        
+ xi154.n405__vddio1 =   1.8000        
+ xi154.n405__vss1 =   7.8432n       
+ xi154.n4061__net1 =  12.7880n       
+ xi154.n4063__net1 =  12.7874n       
+ xi154.n4065__net1 =  12.7128n       
+ xi154.n4067__net1 =  12.7125n       
+ xi154.n4069__net1 =  12.7843n       
+ xi154.n406__net1 =  13.0163n       
+ xi154.n406__net17 =   1.8000        
+ xi154.n406__sbuf_out =   1.8000        
+ xi154.n406__vddio1 =   1.8000        
+ xi154.n406__vss1 =   7.9319n       
+ xi154.n4071__net1 =  12.7842n       
+ xi154.n4073__net1 =  12.7159n       
+ xi154.n4075__net1 =  12.8318n       
+ xi154.n4077__net1 =  13.0241n       
+ xi154.n4079__net1 =  12.9751n       
+ xi154.n407__net1 =  13.0159n       
+ xi154.n407__net17 =   1.8000        
+ xi154.n407__sbuf_out =   1.8000        
+ xi154.n407__vddio1 =   1.8000        
+ xi154.n407__vss1 =   7.8468n       
+ xi154.n4081__net1 =  13.0366n       
+ xi154.n4083__net1 =  12.9498n       
+ xi154.n4085__net1 =  12.8685n       
+ xi154.n408__net1 =  13.0163n       
+ xi154.n408__net17 =   1.8000        
+ xi154.n408__sbuf_out =   1.8000        
+ xi154.n408__vddio1 =   1.8000        
+ xi154.n408__vss1 =   7.8468n       
+ xi154.n409__net1 =  13.0131n       
+ xi154.n409__net17 =   1.8000        
+ xi154.n409__sbuf_out =   1.8000        
+ xi154.n409__vddio1 =   1.8000        
+ xi154.n409__vss1 =   7.8466n       
+ xi154.n40__net1 =  12.7722n       
+ xi154.n40__net17 =   1.8000        
+ xi154.n40__net3 =   1.8000        
+ xi154.n40__net7 =   7.3577n       
+ xi154.n40__sbuf_out =   1.8000        
+ xi154.n40__vddio1 =   1.8000        
+ xi154.n40__vss1 =   3.7150n       
+ xi154.n410__net1 =  13.0131n       
+ xi154.n410__net17 =   1.8000        
+ xi154.n410__sbuf_out =   1.8000        
+ xi154.n410__vddio1 =   1.8000        
+ xi154.n410__vss1 =   7.8466n       
+ xi154.n411__net1 =  13.0126n       
+ xi154.n411__net17 =   1.8000        
+ xi154.n411__sbuf_out =   1.8000        
+ xi154.n411__vddio1 =   1.8000        
+ xi154.n411__vss1 =   7.8460n       
+ xi154.n412__net1 =  13.0140n       
+ xi154.n412__net17 =   1.8000        
+ xi154.n412__sbuf_out =   1.8000        
+ xi154.n412__vddio1 =   1.8000        
+ xi154.n412__vss1 =   7.8460n       
+ xi154.n413__net1 =  13.0095n       
+ xi154.n413__net17 =   1.8000        
+ xi154.n413__sbuf_out =   1.8000        
+ xi154.n413__vddio1 =   1.8000        
+ xi154.n413__vss1 =   7.8453n       
+ xi154.n414__net1 =  13.0086n       
+ xi154.n414__net17 =   1.8000        
+ xi154.n414__sbuf_out =   1.8000        
+ xi154.n414__vddio1 =   1.8000        
+ xi154.n414__vss1 =   7.8453n       
+ xi154.n415__net1 =  13.0081n       
+ xi154.n415__net17 =   1.8000        
+ xi154.n415__sbuf_out =   1.8000        
+ xi154.n415__vddio1 =   1.8000        
+ xi154.n415__vss1 =   7.8443n       
+ xi154.n416__net1 =  13.0086n       
+ xi154.n416__net17 =   1.8000        
+ xi154.n416__sbuf_out =   1.8000        
+ xi154.n416__vddio1 =   1.8000        
+ xi154.n416__vss1 =   7.8443n       
+ xi154.n417__net1 =  13.0049n       
+ xi154.n417__net17 =   1.8000        
+ xi154.n417__sbuf_out =   1.8000        
+ xi154.n417__vddio1 =   1.8000        
+ xi154.n417__vss1 =   7.8430n       
+ xi154.n418__net1 =  13.0049n       
+ xi154.n418__net17 =   1.8000        
+ xi154.n418__sbuf_out =   1.8000        
+ xi154.n418__vddio1 =   1.8000        
+ xi154.n418__vss1 =   7.8430n       
+ xi154.n419__net1 =  13.0044n       
+ xi154.n419__net17 =   1.8000        
+ xi154.n419__sbuf_out =   1.8000        
+ xi154.n419__vddio1 =   1.8000        
+ xi154.n419__vss1 =   7.8413n       
+ xi154.n41__net1 =  12.7725n       
+ xi154.n41__net17 =   1.8000        
+ xi154.n41__net3 =   1.8000        
+ xi154.n41__net7 =   7.3546n       
+ xi154.n41__sbuf_out =   1.8000        
+ xi154.n41__vddio1 =   1.8000        
+ xi154.n41__vss1 =   3.3253n       
+ xi154.n420__net1 =  13.0058n       
+ xi154.n420__net17 =   1.8000        
+ xi154.n420__sbuf_out =   1.8000        
+ xi154.n420__vddio1 =   1.8000        
+ xi154.n420__vss1 =   7.8413n       
+ xi154.n421__net1 =  13.0007n       
+ xi154.n421__net17 =   1.8000        
+ xi154.n421__sbuf_out =   1.8000        
+ xi154.n421__vddio1 =   1.8000        
+ xi154.n421__vss1 =   7.8522n       
+ xi154.n422__net1 =  12.9998n       
+ xi154.n422__net17 =   1.8000        
+ xi154.n422__sbuf_out =   1.8000        
+ xi154.n422__vddio1 =   1.8000        
+ xi154.n422__vss1 =   7.8522n       
+ xi154.n423__net1 =  12.9993n       
+ xi154.n423__net17 =   1.8000        
+ xi154.n423__sbuf_out =   1.8000        
+ xi154.n423__vddio1 =   1.8000        
+ xi154.n423__vss1 =   8.0236n       
+ xi154.n424__net1 =  12.9998n       
+ xi154.n424__net17 =   1.8000        
+ xi154.n424__sbuf_out =   1.8000        
+ xi154.n424__vddio1 =   1.8000        
+ xi154.n424__vss1 =   8.0260n       
+ xi154.n425__net1 =  12.9957n       
+ xi154.n425__net17 =   1.8000        
+ xi154.n425__sbuf_out =   1.8000        
+ xi154.n425__vddio1 =   1.8000        
+ xi154.n425__vss1 =   8.0258n       
+ xi154.n426__net1 =  12.9957n       
+ xi154.n426__net17 =   1.8000        
+ xi154.n426__sbuf_out =   1.8000        
+ xi154.n426__vddio1 =   1.8000        
+ xi154.n426__vss1 =   8.0253n       
+ xi154.n427__net1 =  12.9952n       
+ xi154.n427__net17 =   1.8000        
+ xi154.n427__sbuf_out =   1.8000        
+ xi154.n427__vddio1 =   1.8000        
+ xi154.n427__vss1 =   8.0251n       
+ xi154.n428__net1 =  12.9966n       
+ xi154.n428__net17 =   1.8000        
+ xi154.n428__sbuf_out =   1.8000        
+ xi154.n428__vddio1 =   1.8000        
+ xi154.n428__vss1 =   8.0245n       
+ xi154.n429__net1 =  12.9908n       
+ xi154.n429__net17 =   1.8000        
+ xi154.n429__sbuf_out =   1.8000        
+ xi154.n429__vddio1 =   1.8000        
+ xi154.n429__vss1 =   8.0235n       
+ xi154.n42__net1 =  12.7716n       
+ xi154.n42__net17 =   1.8000        
+ xi154.n42__net3 =   1.8000        
+ xi154.n42__net7 =   7.3508n       
+ xi154.n42__sbuf_out =   1.8000        
+ xi154.n42__vddio1 =   1.8000        
+ xi154.n42__vss1 =   3.6094n       
+ xi154.n430__net1 =  12.9899n       
+ xi154.n430__net17 =   1.8000        
+ xi154.n430__sbuf_out =   1.8000        
+ xi154.n430__vddio1 =   1.8000        
+ xi154.n430__vss1 =   8.0222n       
+ xi154.n431__net1 =  12.9895n       
+ xi154.n431__net17 =   1.8000        
+ xi154.n431__sbuf_out =   1.8000        
+ xi154.n431__vddio1 =   1.8000        
+ xi154.n431__vss1 =   8.0212n       
+ xi154.n432__net1 =  12.9899n       
+ xi154.n432__net17 =   1.8000        
+ xi154.n432__sbuf_out =   1.8000        
+ xi154.n432__vss1 =   8.0205n       
+ xi154.n433__net1 =  12.9853n       
+ xi154.n433__net17 =   1.8000        
+ xi154.n433__sbuf_out =   1.8000        
+ xi154.n433__vddio1 =   1.8000        
+ xi154.n433__vss1 =   8.0184n       
+ xi154.n434__net1 =  12.9853n       
+ xi154.n434__net17 =   1.8000        
+ xi154.n434__sbuf_out =   1.8000        
+ xi154.n434__vddio1 =   1.8000        
+ xi154.n434__vss1 =   8.0141n       
+ xi154.n435__net1 =  12.9848n       
+ xi154.n435__net17 =   1.8000        
+ xi154.n435__sbuf_out =   1.8000        
+ xi154.n435__vddio1 =   1.8000        
+ xi154.n435__vss1 =   8.0440n       
+ xi154.n436__net1 =  12.9862n       
+ xi154.n436__net17 =   1.8000        
+ xi154.n436__sbuf_out =   1.8000        
+ xi154.n436__vddio1 =   1.8000        
+ xi154.n436__vss1 =   8.0440n       
+ xi154.n437__net1 =  12.9799n       
+ xi154.n437__net17 =   1.8000        
+ xi154.n437__sbuf_out =   1.8000        
+ xi154.n437__vddio1 =   1.8000        
+ xi154.n437__vss1 =   8.0438n       
+ xi154.n438__net1 =  12.9790n       
+ xi154.n438__net17 =   1.8000        
+ xi154.n438__sbuf_out =   1.8000        
+ xi154.n438__vddio1 =   1.8000        
+ xi154.n438__vss1 =   8.0438n       
+ xi154.n439__net1 =  12.9785n       
+ xi154.n439__net17 =   1.8000        
+ xi154.n439__sbuf_out =   1.8000        
+ xi154.n439__vddio1 =   1.8000        
+ xi154.n439__vss1 =   8.0432n       
+ xi154.n43__net1 =  12.7712n       
+ xi154.n43__net17 =   1.8000        
+ xi154.n43__net7 =   7.3463n       
+ xi154.n43__sbuf_out =   1.8000        
+ xi154.n43__vddio1 =   1.8000        
+ xi154.n43__vss1 =   3.5363n       
+ xi154.n440__net1 =  12.9790n       
+ xi154.n440__net17 =   1.8000        
+ xi154.n440__sbuf_out =   1.8000        
+ xi154.n440__vddio1 =   1.8000        
+ xi154.n440__vss1 =   8.0432n       
+ xi154.n441__net1 =  12.9467n       
+ xi154.n441__net17 =   1.8000        
+ xi154.n441__sbuf_out =   1.8000        
+ xi154.n441__vddio1 =   1.8000        
+ xi154.n441__vss1 =   8.0425n       
+ xi154.n442__net1 =  12.9472n       
+ xi154.n442__net17 =   1.8000        
+ xi154.n442__sbuf_out =   1.8000        
+ xi154.n442__vddio1 =   1.8000        
+ xi154.n442__vss1 =   8.0425n       
+ xi154.n443__net1 =  12.9481n       
+ xi154.n443__net17 =   1.8000        
+ xi154.n443__sbuf_out =   1.8000        
+ xi154.n443__vddio1 =   1.8000        
+ xi154.n443__vss1 =   8.0415n       
+ xi154.n444__net1 =  12.9472n       
+ xi154.n444__net17 =   1.8000        
+ xi154.n444__sbuf_out =   1.8000        
+ xi154.n444__vddio1 =   1.8000        
+ xi154.n444__vss1 =   8.0415n       
+ xi154.n445__net1 =  12.9398n       
+ xi154.n445__net17 =   1.8000        
+ xi154.n445__sbuf_out =   1.8000        
+ xi154.n445__vss1 =   8.0402n       
+ xi154.n446__net1 =  12.9403n       
+ xi154.n446__net17 =   1.8000        
+ xi154.n446__sbuf_out =   1.8000        
+ xi154.n446__vddio1 =   1.8000        
+ xi154.n446__vss1 =   8.0402n       
+ xi154.n447__net1 =  12.9403n       
+ xi154.n447__net17 =   1.8000        
+ xi154.n447__sbuf_out =   1.8000        
+ xi154.n447__vddio1 =   1.8000        
+ xi154.n447__vss1 =   8.0385n       
+ xi154.n448__net1 =  12.9412n       
+ xi154.n448__net17 =   1.8000        
+ xi154.n448__sbuf_out =   1.8000        
+ xi154.n448__vddio1 =   1.8000        
+ xi154.n448__vss1 =   8.0385n       
+ xi154.n449__net1 =  12.9343n       
+ xi154.n449__net17 =   1.8000        
+ xi154.n449__sbuf_out =   1.8000        
+ xi154.n449__vddio1 =   1.8000        
+ xi154.n449__vss1 =   8.0274n       
+ xi154.n44__net1 =  12.7716n       
+ xi154.n44__net17 =   1.8000        
+ xi154.n44__net3 =   1.8000        
+ xi154.n44__net7 =   7.3413n       
+ xi154.n44__sbuf_out =   1.8000        
+ xi154.n44__vddio1 =   1.8000        
+ xi154.n44__vss1 =   3.3708n       
+ xi154.n450__net1 =  12.9348n       
+ xi154.n450__net17 =   1.8000        
+ xi154.n450__sbuf_out =   1.8000        
+ xi154.n450__vddio1 =   1.8000        
+ xi154.n450__vss1 =   8.0274n       
+ xi154.n451__net1 =  12.9357n       
+ xi154.n451__net17 =   1.8000        
+ xi154.n451__sbuf_out =   1.8000        
+ xi154.n451__vddio1 =   1.8000        
+ xi154.n451__vss1 =   8.0875n       
+ xi154.n452__net1 =  12.9348n       
+ xi154.n452__net17 =   1.8000        
+ xi154.n452__sbuf_out =   1.8000        
+ xi154.n452__vddio1 =   1.8000        
+ xi154.n452__vss1 =   8.0899n       
+ xi154.n453__net1 =  12.9268n       
+ xi154.n453__net17 =   1.8000        
+ xi154.n453__sbuf_out =   1.8000        
+ xi154.n453__vddio1 =   1.8000        
+ xi154.n453__vss1 =   8.0897n       
+ xi154.n454__net1 =  12.9272n       
+ xi154.n454__net17 =   1.8000        
+ xi154.n454__sbuf_out =   1.8000        
+ xi154.n454__vddio1 =   1.8000        
+ xi154.n454__vss1 =   8.0892n       
+ xi154.n455__net1 =  12.9272n       
+ xi154.n455__net17 =   1.8000        
+ xi154.n455__sbuf_out =   1.8000        
+ xi154.n455__vddio1 =   1.8000        
+ xi154.n455__vss1 =   8.0890n       
+ xi154.n456__net1 =  12.9282n       
+ xi154.n456__net17 =   1.8000        
+ xi154.n456__sbuf_out =   1.8000        
+ xi154.n456__vddio1 =   1.8000        
+ xi154.n456__vss1 =   8.0885n       
+ xi154.n457__net1 =  12.9208n       
+ xi154.n457__net17 =   1.8000        
+ xi154.n457__sbuf_out =   1.8000        
+ xi154.n457__vddio1 =   1.8000        
+ xi154.n457__vss1 =   8.0875n       
+ xi154.n458__net1 =  12.9212n       
+ xi154.n458__net17 =   1.8000        
+ xi154.n458__sbuf_out =   1.8000        
+ xi154.n458__vddio1 =   1.8000        
+ xi154.n458__vss1 =   8.0862n       
+ xi154.n459__net1 =  12.9221n       
+ xi154.n459__net17 =   1.8000        
+ xi154.n459__sbuf_out =   1.8000        
+ xi154.n459__vddio1 =   1.8000        
+ xi154.n459__vss1 =   8.0851n       
+ xi154.n45__net1 =  13.0239n       
+ xi154.n45__net17 =   1.8000        
+ xi154.n45__net7 =   7.3356n       
+ xi154.n45__sbuf_out =   1.8000        
+ xi154.n45__vddio1 =   1.8000        
+ xi154.n45__vss1 =   3.2049n       
+ xi154.n460__net1 =  12.9212n       
+ xi154.n460__net17 =   1.8000        
+ xi154.n460__sbuf_out =   1.8000        
+ xi154.n460__vddio1 =   1.8000        
+ xi154.n460__vss1 =   8.0845n       
+ xi154.n461__net1 =  12.9126n       
+ xi154.n461__net17 =   1.8000        
+ xi154.n461__sbuf_out =   1.8000        
+ xi154.n461__vddio1 =   1.8000        
+ xi154.n461__vss1 =   8.0823n       
+ xi154.n462__net1 =  12.9131n       
+ xi154.n462__net17 =   1.8000        
+ xi154.n462__sbuf_out =   1.8000        
+ xi154.n462__vddio1 =   1.8000        
+ xi154.n462__vss1 =   8.0781n       
+ xi154.n463__net1 =  12.9131n       
+ xi154.n463__net17 =   1.8000        
+ xi154.n463__sbuf_out =   1.8000        
+ xi154.n463__vddio1 =   1.8000        
+ xi154.n463__vss1 =   8.1079n       
+ xi154.n464__net1 =  12.9140n       
+ xi154.n464__net17 =   1.8000        
+ xi154.n464__sbuf_out =   1.8000        
+ xi154.n464__vddio1 =   1.8000        
+ xi154.n464__vss1 =   8.1079n       
+ xi154.n465__net1 =  12.9062n       
+ xi154.n465__net17 =   1.8000        
+ xi154.n465__sbuf_out =   1.8000        
+ xi154.n465__vddio1 =   1.8000        
+ xi154.n465__vss1 =   8.1077n       
+ xi154.n466__net1 =  12.9066n       
+ xi154.n466__net17 =   1.8000        
+ xi154.n466__sbuf_out =   1.8000        
+ xi154.n466__vddio1 =   1.8000        
+ xi154.n466__vss1 =   8.1077n       
+ xi154.n467__net1 =  12.9075n       
+ xi154.n467__net17 =   1.8000        
+ xi154.n467__sbuf_out =   1.8000        
+ xi154.n467__vddio1 =   1.8000        
+ xi154.n467__vss1 =   8.1072n       
+ xi154.n468__net1 =  12.9066n       
+ xi154.n468__net17 =   1.8000        
+ xi154.n468__sbuf_out =   1.8000        
+ xi154.n468__vddio1 =   1.8000        
+ xi154.n468__vss1 =   8.1072n       
+ xi154.n469__net1 =  12.8974n       
+ xi154.n469__net17 =   1.8000        
+ xi154.n469__sbuf_out =   1.8000        
+ xi154.n469__vddio1 =   1.8000        
+ xi154.n469__vss1 =   8.1065n       
+ xi154.n46__net1 =  13.0230n       
+ xi154.n46__net17 =   1.8000        
+ xi154.n46__net7 =   7.3292n       
+ xi154.n46__sbuf_out =   1.8000        
+ xi154.n46__vddio1 =   1.8000        
+ xi154.n46__vss1 =   3.0980n       
+ xi154.n470__net1 =  12.8979n       
+ xi154.n470__net17 =   1.8000        
+ xi154.n470__sbuf_out =   1.8000        
+ xi154.n470__vddio1 =   1.8000        
+ xi154.n470__vss1 =   8.1065n       
+ xi154.n471__net1 =  12.8979n       
+ xi154.n471__net17 =   1.8000        
+ xi154.n471__sbuf_out =   1.8000        
+ xi154.n471__vddio1 =   1.8000        
+ xi154.n471__vss1 =   8.1055n       
+ xi154.n472__net1 =  12.8988n       
+ xi154.n472__net17 =   1.8000        
+ xi154.n472__sbuf_out =   1.8000        
+ xi154.n472__vddio1 =   1.8000        
+ xi154.n472__vss1 =   8.1055n       
+ xi154.n473__net1 =  12.8905n       
+ xi154.n473__net17 =   1.8000        
+ xi154.n473__sbuf_out =   1.8000        
+ xi154.n473__vddio1 =   1.8000        
+ xi154.n473__vss1 =   8.1042n       
+ xi154.n474__net1 =  12.8910n       
+ xi154.n474__net17 =   1.8000        
+ xi154.n474__sbuf_out =   1.8000        
+ xi154.n474__vss1 =   8.1042n       
+ xi154.n475__net1 =  12.8919n       
+ xi154.n475__net17 =   1.8000        
+ xi154.n475__sbuf_out =   1.8000        
+ xi154.n475__vddio1 =   1.8000        
+ xi154.n475__vss1 =   8.1025n       
+ xi154.n476__net1 =  12.8910n       
+ xi154.n476__net17 =   1.8000        
+ xi154.n476__sbuf_out =   1.8000        
+ xi154.n476__vddio1 =   1.8000        
+ xi154.n476__vss1 =   8.1025n       
+ xi154.n477__net1 =  12.8812n       
+ xi154.n477__net17 =   1.8000        
+ xi154.n477__sbuf_out =   1.8000        
+ xi154.n477__vddio1 =   1.8000        
+ xi154.n477__vss1 =   8.0913n       
+ xi154.n478__net1 =  12.8816n       
+ xi154.n478__net17 =   1.8000        
+ xi154.n478__sbuf_out =   1.8000        
+ xi154.n478__vddio1 =   1.8000        
+ xi154.n478__vss1 =   8.0913n       
+ xi154.n479__net1 =  12.8816n       
+ xi154.n479__net17 =   1.8000        
+ xi154.n479__sbuf_out =   1.8000        
+ xi154.n479__vddio1 =   1.8000        
+ xi154.n479__vss1 =   8.1332n       
+ xi154.n47__net1 =  13.0225n       
+ xi154.n47__net17 =   1.8000        
+ xi154.n47__net7 =   7.3278n       
+ xi154.n47__sbuf_out =   1.8000        
+ xi154.n47__vddio1 =   1.8000        
+ xi154.n47__vss1 =   3.0302n       
+ xi154.n480__net1 =  12.8825n       
+ xi154.n480__net17 =   1.8000        
+ xi154.n480__sbuf_out =   1.8000        
+ xi154.n480__vddio1 =   1.8000        
+ xi154.n480__vss1 =   8.1356n       
+ xi154.n481__net1 =  12.8737n       
+ xi154.n481__net17 =   1.8000        
+ xi154.n481__sbuf_out =   1.8000        
+ xi154.n481__vddio1 =   1.8000        
+ xi154.n481__vss1 =   8.1354n       
+ xi154.n482__net1 =  12.8742n       
+ xi154.n482__net17 =   1.8000        
+ xi154.n482__sbuf_out =   1.8000        
+ xi154.n482__vddio1 =   1.8000        
+ xi154.n482__vss1 =   8.1349n       
+ xi154.n483__net1 =  12.8751n       
+ xi154.n483__net17 =   1.8000        
+ xi154.n483__sbuf_out =   1.8000        
+ xi154.n483__vddio1 =   1.8000        
+ xi154.n483__vss1 =   8.1347n       
+ xi154.n484__net1 =  12.8742n       
+ xi154.n484__net17 =   1.8000        
+ xi154.n484__sbuf_out =   1.8000        
+ xi154.n484__vddio1 =   1.8000        
+ xi154.n484__vss1 =   8.1342n       
+ xi154.n485__net1 =  13.0530n       
+ xi154.n485__net17 =   1.8000        
+ xi154.n485__sbuf_out =   1.8000        
+ xi154.n485__vddio1 =   1.8000        
+ xi154.n485__vss1 =   8.1332n       
+ xi154.n486__net1 =  13.0535n       
+ xi154.n486__net17 =   1.8000        
+ xi154.n486__sbuf_out =   1.8000        
+ xi154.n486__vddio1 =   1.8000        
+ xi154.n486__vss1 =   8.1319n       
+ xi154.n487__net1 =  13.0544n       
+ xi154.n487__net17 =   1.8000        
+ xi154.n487__sbuf_out =   1.8000        
+ xi154.n487__vddio1 =   1.8000        
+ xi154.n487__vss1 =   8.1308n       
+ xi154.n488__net1 =  13.0535n       
+ xi154.n488__net17 =   1.8000        
+ xi154.n488__sbuf_out =   1.8000        
+ xi154.n488__vddio1 =   1.8000        
+ xi154.n488__vss1 =   8.1302n       
+ xi154.n489__net1 =  13.0527n       
+ xi154.n489__net17 =   1.8000        
+ xi154.n489__sbuf_out =   1.8000        
+ xi154.n489__vddio1 =   1.8000        
+ xi154.n489__vss1 =   8.1280n       
+ xi154.n48__net1 =  13.0230n       
+ xi154.n48__net17 =   1.8000        
+ xi154.n48__net7 =   7.3640n       
+ xi154.n48__sbuf_out =   1.8000        
+ xi154.n48__vddio1 =   1.8000        
+ xi154.n48__vss1 =   2.8968n       
+ xi154.n490__net1 =  13.0532n       
+ xi154.n490__net17 =   1.8000        
+ xi154.n490__sbuf_out =   1.8000        
+ xi154.n490__vddio1 =   1.8000        
+ xi154.n490__vss1 =   8.1238n       
+ xi154.n491__net1 =  13.0532n       
+ xi154.n491__net17 =   1.8000        
+ xi154.n491__sbuf_out =   1.8000        
+ xi154.n491__vddio1 =   1.8000        
+ xi154.n491__vss1 =   8.1536n       
+ xi154.n492__net1 =  13.0541n       
+ xi154.n492__net17 =   1.8000        
+ xi154.n492__sbuf_out =   1.8000        
+ xi154.n492__vddio1 =   1.8000        
+ xi154.n492__vss1 =   8.1536n       
+ xi154.n493__net1 =  13.0522n       
+ xi154.n493__net17 =   1.8000        
+ xi154.n493__sbuf_out =   1.8000        
+ xi154.n493__vddio1 =   1.8000        
+ xi154.n493__vss1 =   8.1534n       
+ xi154.n494__net1 =  13.0527n       
+ xi154.n494__net17 =   1.8000        
+ xi154.n494__sbuf_out =   1.8000        
+ xi154.n494__vddio1 =   1.8000        
+ xi154.n494__vss1 =   8.1534n       
+ xi154.n495__net1 =  13.0536n       
+ xi154.n495__net17 =   1.8000        
+ xi154.n495__sbuf_out =   1.8000        
+ xi154.n495__vddio1 =   1.8000        
+ xi154.n495__vss1 =   8.1529n       
+ xi154.n496__net1 =  13.0527n       
+ xi154.n496__net17 =   1.8000        
+ xi154.n496__sbuf_out =   1.8000        
+ xi154.n496__vddio1 =   1.8000        
+ xi154.n496__vss1 =   8.1529n       
+ xi154.n497__net1 =  13.0513n       
+ xi154.n497__net17 =   1.8000        
+ xi154.n497__sbuf_out =   1.8000        
+ xi154.n497__vddio1 =   1.8000        
+ xi154.n497__vss1 =   8.1522n       
+ xi154.n498__net1 =  13.0518n       
+ xi154.n498__net17 =   1.8000        
+ xi154.n498__sbuf_out =   1.8000        
+ xi154.n498__vddio1 =   1.8000        
+ xi154.n498__vss1 =   8.1522n       
+ xi154.n499__net1 =  13.0518n       
+ xi154.n499__net17 =   1.8000        
+ xi154.n499__sbuf_out =   1.8000        
+ xi154.n499__vddio1 =   1.8000        
+ xi154.n499__vss1 =   8.1512n       
+ xi154.n49__net1 =  13.0202n       
+ xi154.n49__net17 =   1.8000        
+ xi154.n49__net7 =   7.3634n       
+ xi154.n49__sbuf_out =   1.8000        
+ xi154.n49__vddio1 =   1.8000        
+ xi154.n49__vss1 =   2.8973n       
+ xi154.n4__net1 =  12.8274n       
+ xi154.n4__net17 =   1.8000        
+ xi154.n4__net3 =   1.8000        
+ xi154.n4__net7 =   7.3624n       
+ xi154.n4__sbuf_in =  22.4556n       
+ xi154.n4__sbuf_out =   1.8000        
+ xi154.n4__vddio1 =   1.8000        
+ xi154.n4__vss1 = 902.3688p       
+ xi154.n500__net1 =  13.0527n       
+ xi154.n500__net17 =   1.8000        
+ xi154.n500__sbuf_out =   1.8000        
+ xi154.n500__vddio1 =   1.8000        
+ xi154.n500__vss1 =   8.1512n       
+ xi154.n501__net1 =  13.0504n       
+ xi154.n501__net17 =   1.8000        
+ xi154.n501__sbuf_out =   1.8000        
+ xi154.n501__vddio1 =   1.8000        
+ xi154.n501__vss1 =   8.1499n       
+ xi154.n502__net1 =  13.0509n       
+ xi154.n502__net17 =   1.8000        
+ xi154.n502__sbuf_out =   1.8000        
+ xi154.n502__vddio1 =   1.8000        
+ xi154.n502__vss1 =   8.1499n       
+ xi154.n503__net1 =  13.0518n       
+ xi154.n503__net17 =   1.8000        
+ xi154.n503__sbuf_out =   1.8000        
+ xi154.n503__vss1 =   8.1481n       
+ xi154.n504__net1 =  13.0509n       
+ xi154.n504__net17 =   1.8000        
+ xi154.n504__sbuf_out =   1.8000        
+ xi154.n504__vddio1 =   1.8000        
+ xi154.n504__vss1 =   8.1481n       
+ xi154.n505__net1 =  13.0489n       
+ xi154.n505__net17 =   1.8000        
+ xi154.n505__sbuf_out =   1.8000        
+ xi154.n505__vddio1 =   1.8000        
+ xi154.n505__vss1 =   8.1370n       
+ xi154.n506__net1 =  13.0494n       
+ xi154.n506__net17 =   1.8000        
+ xi154.n506__sbuf_out =   1.8000        
+ xi154.n506__vddio1 =   1.8000        
+ xi154.n506__vss1 =   8.1370n       
+ xi154.n507__net1 =  13.0494n       
+ xi154.n507__net17 =   1.8000        
+ xi154.n507__sbuf_out =   1.8000        
+ xi154.n507__vddio1 =   1.8000        
+ xi154.n507__vss1 =   8.1606n       
+ xi154.n508__net1 =  13.0503n       
+ xi154.n508__net17 =   1.8000        
+ xi154.n508__sbuf_out =   1.8000        
+ xi154.n508__vddio1 =   1.8000        
+ xi154.n508__vss1 =   8.1630n       
+ xi154.n509__net1 =  13.0475n       
+ xi154.n509__net17 =   1.8000        
+ xi154.n509__sbuf_out =   1.8000        
+ xi154.n509__vddio1 =   1.8000        
+ xi154.n509__vss1 =   8.1628n       
+ xi154.n50__net1 =  13.0202n       
+ xi154.n50__net17 =   1.8000        
+ xi154.n50__net7 =   7.3643n       
+ xi154.n50__sbuf_out =   1.8000        
+ xi154.n50__vss1 =   2.9004n       
+ xi154.n510__net1 =  13.0480n       
+ xi154.n510__net17 =   1.8000        
+ xi154.n510__sbuf_out =   1.8000        
+ xi154.n510__vddio1 =   1.8000        
+ xi154.n510__vss1 =   8.1623n       
+ xi154.n511__net1 =  13.0489n       
+ xi154.n511__net17 =   1.8000        
+ xi154.n511__sbuf_out =   1.8000        
+ xi154.n511__vddio1 =   1.8000        
+ xi154.n511__vss1 =   8.1621n       
+ xi154.n512__net1 =  13.0480n       
+ xi154.n512__net17 =   1.8000        
+ xi154.n512__sbuf_out =   1.8000        
+ xi154.n512__vddio1 =   1.8000        
+ xi154.n512__vss1 =   8.1616n       
+ xi154.n513__net1 =  13.0454n       
+ xi154.n513__net17 =   1.8000        
+ xi154.n513__sbuf_out =   1.8000        
+ xi154.n513__vddio1 =   1.8000        
+ xi154.n513__vss1 =   8.1606n       
+ xi154.n514__net1 =  13.0459n       
+ xi154.n514__net17 =   1.8000        
+ xi154.n514__sbuf_out =   1.8000        
+ xi154.n514__vddio1 =   1.8000        
+ xi154.n514__vss1 =   8.1593n       
+ xi154.n515__net1 =  13.0459n       
+ xi154.n515__net17 =   1.8000        
+ xi154.n515__sbuf_out =   1.8000        
+ xi154.n515__vddio1 =   1.8000        
+ xi154.n515__vss1 =   8.1582n       
+ xi154.n516__net1 =  13.0468n       
+ xi154.n516__net17 =   1.8000        
+ xi154.n516__sbuf_out =   1.8000        
+ xi154.n516__vddio1 =   1.8000        
+ xi154.n516__vss1 =   8.1576n       
+ xi154.n517__net1 =  13.0436n       
+ xi154.n517__net17 =   1.8000        
+ xi154.n517__sbuf_out =   1.8000        
+ xi154.n517__vddio1 =   1.8000        
+ xi154.n517__vss1 =   8.1554n       
+ xi154.n518__net1 =  13.0441n       
+ xi154.n518__net17 =   1.8000        
+ xi154.n518__sbuf_out =   1.8000        
+ xi154.n518__vddio1 =   1.8000        
+ xi154.n518__vss1 =   8.1512n       
+ xi154.n519__net1 =  13.0450n       
+ xi154.n519__net17 =   1.8000        
+ xi154.n519__sbuf_out =   1.8000        
+ xi154.n519__vddio1 =   1.8000        
+ xi154.n519__vss1 =   8.1810n       
+ xi154.n51__net1 =  13.0197n       
+ xi154.n51__net17 =   1.8000        
+ xi154.n51__net7 =   7.3622n       
+ xi154.n51__sbuf_out =   1.8000        
+ xi154.n51__vddio1 =   1.8000        
+ xi154.n51__vss1 =   3.7330n       
+ xi154.n520__net1 =  13.0441n       
+ xi154.n520__net17 =   1.8000        
+ xi154.n520__sbuf_out =   1.8000        
+ xi154.n520__vddio1 =   1.8000        
+ xi154.n520__vss1 =   8.1810n       
+ xi154.n521__net1 =  13.0409n       
+ xi154.n521__net17 =   1.8000        
+ xi154.n521__sbuf_out =   1.8000        
+ xi154.n521__vddio1 =   1.8000        
+ xi154.n521__vss1 =   8.1808n       
+ xi154.n522__net1 =  13.0414n       
+ xi154.n522__net17 =   1.8000        
+ xi154.n522__sbuf_out =   1.8000        
+ xi154.n522__vddio1 =   1.8000        
+ xi154.n522__vss1 =   8.1808n       
+ xi154.n523__net1 =  13.0414n       
+ xi154.n523__net17 =   1.8000        
+ xi154.n523__sbuf_out =   1.8000        
+ xi154.n523__vddio1 =   1.8000        
+ xi154.n523__vss1 =   8.1803n       
+ xi154.n524__net1 =  13.0423n       
+ xi154.n524__net17 =   1.8000        
+ xi154.n524__sbuf_out =   1.8000        
+ xi154.n524__vddio1 =   1.8000        
+ xi154.n524__vss1 =   8.1803n       
+ xi154.n525__net1 =  13.0386n       
+ xi154.n525__net17 =   1.8000        
+ xi154.n525__sbuf_out =   1.8000        
+ xi154.n525__vddio1 =   1.8000        
+ xi154.n525__vss1 =   8.1796n       
+ xi154.n526__net1 =  13.0390n       
+ xi154.n526__net17 =   1.8000        
+ xi154.n526__sbuf_out =   1.8000        
+ xi154.n526__vddio1 =   1.8000        
+ xi154.n526__vss1 =   8.1796n       
+ xi154.n527__net1 =  13.0399n       
+ xi154.n527__net17 =   1.8000        
+ xi154.n527__sbuf_out =   1.8000        
+ xi154.n527__vddio1 =   1.8000        
+ xi154.n527__vss1 =   8.1786n       
+ xi154.n528__net1 =  13.0390n       
+ xi154.n528__net17 =   1.8000        
+ xi154.n528__sbuf_out =   1.8000        
+ xi154.n528__vddio1 =   1.8000        
+ xi154.n528__vss1 =   8.1786n       
+ xi154.n529__net1 =  12.8284n       
+ xi154.n529__net17 =   1.8000        
+ xi154.n529__sbuf_out =   1.8000        
+ xi154.n529__vddio1 =   1.8000        
+ xi154.n529__vss1 =   8.1773n       
+ xi154.n52__net1 =  13.0211n       
+ xi154.n52__net17 =   1.8000        
+ xi154.n52__net7 =   7.3630n       
+ xi154.n52__sbuf_out =   1.8000        
+ xi154.n52__vddio1 =   1.8000        
+ xi154.n52__vss1 =   3.8486n       
+ xi154.n530__net1 =  12.8275n       
+ xi154.n530__net17 =   1.8000        
+ xi154.n530__sbuf_out =   1.8000        
+ xi154.n530__vddio1 =   1.8000        
+ xi154.n530__vss1 =   8.1773n       
+ xi154.n531__net1 =  12.8270n       
+ xi154.n531__net17 =   1.8000        
+ xi154.n531__sbuf_out =   1.8000        
+ xi154.n531__vddio1 =   1.8000        
+ xi154.n531__vss1 =   8.1756n       
+ xi154.n532__net1 =  12.8275n       
+ xi154.n532__net17 =   1.8000        
+ xi154.n532__sbuf_out =   1.8000        
+ xi154.n532__vss1 =   8.1756n       
+ xi154.n533__net1 =  12.8196n       
+ xi154.n533__net17 =   1.8000        
+ xi154.n533__sbuf_out =   1.8000        
+ xi154.n533__vddio1 =   1.8000        
+ xi154.n533__vss1 =   8.1644n       
+ xi154.n534__net1 =  12.8196n       
+ xi154.n534__net17 =   1.8000        
+ xi154.n534__sbuf_out =   1.8000        
+ xi154.n534__vddio1 =   1.8000        
+ xi154.n534__vss1 =   8.1644n       
+ xi154.n535__net1 =  12.8191n       
+ xi154.n535__net17 =   1.8000        
+ xi154.n535__sbuf_out =   1.8000        
+ xi154.n535__vddio1 =   1.8000        
+ xi154.n535__vss1 =   8.1651n       
+ xi154.n536__net1 =  12.8205n       
+ xi154.n536__net17 =   1.8000        
+ xi154.n536__sbuf_out =   1.8000        
+ xi154.n536__vddio1 =   1.8000        
+ xi154.n536__vss1 =   8.1663n       
+ xi154.n537__net1 =  12.8100n       
+ xi154.n537__net17 =   1.8000        
+ xi154.n537__sbuf_out =   1.8000        
+ xi154.n537__vddio1 =   1.8000        
+ xi154.n537__vss1 =   8.1662n       
+ xi154.n538__net1 =  12.8091n       
+ xi154.n538__net17 =   1.8000        
+ xi154.n538__sbuf_out =   1.8000        
+ xi154.n538__vddio1 =   1.8000        
+ xi154.n538__vss1 =   8.1659n       
+ xi154.n539__net1 =  12.8086n       
+ xi154.n539__net17 =   1.8000        
+ xi154.n539__sbuf_out =   1.8000        
+ xi154.n539__vddio1 =   1.8000        
+ xi154.n539__vss1 =   8.1658n       
+ xi154.n53__net1 =  13.0172n       
+ xi154.n53__net17 =   1.8000        
+ xi154.n53__net7 =   7.3603n       
+ xi154.n53__sbuf_out =   1.8000        
+ xi154.n53__vddio1 =   1.8000        
+ xi154.n53__vss1 =   3.5543n       
+ xi154.n540__net1 =  12.8091n       
+ xi154.n540__net17 =   1.8000        
+ xi154.n540__sbuf_out =   1.8000        
+ xi154.n540__vddio1 =   1.8000        
+ xi154.n540__vss1 =   8.1655n       
+ xi154.n541__net1 =  12.8007n       
+ xi154.n541__net17 =   1.8000        
+ xi154.n541__sbuf_out =   1.8000        
+ xi154.n541__vddio1 =   1.8000        
+ xi154.n541__vss1 =   8.1650n       
+ xi154.n542__net1 =  12.8007n       
+ xi154.n542__net17 =   1.8000        
+ xi154.n542__sbuf_out =   1.8000        
+ xi154.n542__vddio1 =   1.8000        
+ xi154.n542__vss1 =   8.1644n       
+ xi154.n543__net1 =  12.8003n       
+ xi154.n543__net17 =   1.8000        
+ xi154.n543__sbuf_out =   1.8000        
+ xi154.n543__vddio1 =   1.8000        
+ xi154.n543__vss1 =   8.1638n       
+ xi154.n544__net1 =  12.8016n       
+ xi154.n544__net17 =   1.8000        
+ xi154.n544__sbuf_out =   1.8000        
+ xi154.n544__vddio1 =   1.8000        
+ xi154.n544__vss1 =   8.1635n       
+ xi154.n545__net1 =  12.7905n       
+ xi154.n545__net17 =   1.8000        
+ xi154.n545__sbuf_out =   1.8000        
+ xi154.n545__vddio1 =   1.8000        
+ xi154.n545__vss1 =   8.1624n       
+ xi154.n546__net1 =  12.7896n       
+ xi154.n546__net17 =   1.8000        
+ xi154.n546__sbuf_out =   1.8000        
+ xi154.n546__vddio1 =   1.8000        
+ xi154.n546__vss1 =   8.1621n       
+ xi154.n547__net1 =  12.7891n       
+ xi154.n547__net17 =   1.8000        
+ xi154.n547__sbuf_out =   1.8000        
+ xi154.n547__vddio1 =   1.8000        
+ xi154.n547__vss1 =   8.1842n       
+ xi154.n548__net1 =  12.7896n       
+ xi154.n548__net17 =   1.8000        
+ xi154.n548__sbuf_out =   1.8000        
+ xi154.n548__vddio1 =   1.8000        
+ xi154.n548__vss1 =   8.1841n       
+ xi154.n549__net1 =  12.7808n       
+ xi154.n549__net17 =   1.8000        
+ xi154.n549__sbuf_out =   1.8000        
+ xi154.n549__vddio1 =   1.8000        
+ xi154.n549__vss1 =   8.1839n       
+ xi154.n54__net1 =  13.0163n       
+ xi154.n54__net17 =   1.8000        
+ xi154.n54__net7 =   7.3611n       
+ xi154.n54__sbuf_out =   1.8000        
+ xi154.n54__vddio1 =   1.8000        
+ xi154.n54__vss1 =   3.5543n       
+ xi154.n550__net1 =  12.7808n       
+ xi154.n550__net17 =   1.8000        
+ xi154.n550__sbuf_out =   1.8000        
+ xi154.n550__vddio1 =   1.8000        
+ xi154.n550__vss1 =   8.1835n       
+ xi154.n551__net1 =  12.7803n       
+ xi154.n551__net17 =   1.8000        
+ xi154.n551__sbuf_out =   1.8000        
+ xi154.n551__vddio1 =   1.8000        
+ xi154.n551__vss1 =   8.1830n       
+ xi154.n552__net1 =  12.7817n       
+ xi154.n552__net17 =   1.8000        
+ xi154.n552__sbuf_out =   1.8000        
+ xi154.n552__vddio1 =   1.8000        
+ xi154.n552__vss1 =   8.1824n       
+ xi154.n553__net1 =  12.7700n       
+ xi154.n553__net17 =   1.8000        
+ xi154.n553__sbuf_out =   1.8000        
+ xi154.n553__vddio1 =   1.8000        
+ xi154.n553__vss1 =   8.1815n       
+ xi154.n554__net1 =  12.7692n       
+ xi154.n554__net17 =   1.8000        
+ xi154.n554__sbuf_out =   1.8000        
+ xi154.n554__vddio1 =   1.8000        
+ xi154.n554__vss1 =   8.1714n       
+ xi154.n555__net1 =  12.7687n       
+ xi154.n555__net17 =   1.8000        
+ xi154.n555__sbuf_out =   1.8000        
+ xi154.n555__vddio1 =   1.8000        
+ xi154.n555__vss1 =   9.8684n       
+ xi154.n556__net1 =  12.7692n       
+ xi154.n556__net17 =   1.8000        
+ xi154.n556__sbuf_out =   1.8000        
+ xi154.n556__vddio1 =   1.8000        
+ xi154.n556__vss1 =   9.8594n       
+ xi154.n557__net1 =  12.7701n       
+ xi154.n557__net17 =   1.8000        
+ xi154.n557__sbuf_out =   1.8000        
+ xi154.n557__vddio1 =   1.8000        
+ xi154.n557__vss1 =   9.9431n       
+ xi154.n558__net1 =  12.7701n       
+ xi154.n558__net17 =   1.8000        
+ xi154.n558__sbuf_out =   1.8000        
+ xi154.n558__vddio1 =   1.8000        
+ xi154.n558__vss1 =   9.8675n       
+ xi154.n559__net1 =  12.7696n       
+ xi154.n559__net17 =   1.8000        
+ xi154.n559__sbuf_out =   1.8000        
+ xi154.n559__vddio1 =   1.8000        
+ xi154.n559__vss1 =   9.8715n       
+ xi154.n55__net1 =  13.0158n       
+ xi154.n55__net17 =   1.8000        
+ xi154.n55__net7 =   7.3577n       
+ xi154.n55__sbuf_out =   1.8000        
+ xi154.n55__vddio1 =   1.8000        
+ xi154.n55__vss1 =   3.3888n       
+ xi154.n560__net1 =  12.7710n       
+ xi154.n560__net17 =   1.8000        
+ xi154.n560__sbuf_out =   1.8000        
+ xi154.n560__vddio1 =   1.8000        
+ xi154.n560__vss1 =   9.8837n       
+ xi154.n561__net1 =  12.7719n       
+ xi154.n561__net17 =   1.8000        
+ xi154.n561__sbuf_out =   1.8000        
+ xi154.n561__vss1 =   9.8950n       
+ xi154.n562__net1 =  12.7710n       
+ xi154.n562__net17 =   1.8000        
+ xi154.n562__sbuf_out =   1.8000        
+ xi154.n562__vddio1 =   1.8000        
+ xi154.n562__vss1 =   9.9070n       
+ xi154.n563__net1 =  12.7705n       
+ xi154.n563__net17 =   1.8000        
+ xi154.n563__sbuf_out =   1.8000        
+ xi154.n563__vddio1 =   1.8000        
+ xi154.n563__vss1 =   9.9182n       
+ xi154.n564__net1 =  12.7710n       
+ xi154.n564__net17 =   1.8000        
+ xi154.n564__sbuf_out =   1.8000        
+ xi154.n564__vddio1 =   1.8000        
+ xi154.n564__vss1 =   9.9234n       
+ xi154.n565__net1 =  12.7714n       
+ xi154.n565__net17 =   1.8000        
+ xi154.n565__sbuf_out =   1.8000        
+ xi154.n565__vddio1 =   1.8000        
+ xi154.n565__vss1 =   9.9294n       
+ xi154.n566__net1 =  12.7714n       
+ xi154.n566__net17 =   1.8000        
+ xi154.n566__sbuf_out =   1.8000        
+ xi154.n566__vddio1 =   1.8000        
+ xi154.n566__vss1 =   9.9394n       
+ xi154.n567__net1 =  12.7710n       
+ xi154.n567__net17 =   1.8000        
+ xi154.n567__sbuf_out =   1.8000        
+ xi154.n567__vddio1 =   1.8000        
+ xi154.n567__vss1 =   9.9500n       
+ xi154.n568__net1 =  12.7723n       
+ xi154.n568__net17 =   1.8000        
+ xi154.n568__sbuf_out =   1.8000        
+ xi154.n568__vddio1 =   1.8000        
+ xi154.n568__vss1 =   9.9599n       
+ xi154.n569__net1 =  12.7726n       
+ xi154.n569__net17 =   1.8000        
+ xi154.n569__sbuf_out =   1.8000        
+ xi154.n569__vddio1 =   1.8000        
+ xi154.n569__vss1 =   9.9703n       
+ xi154.n56__net1 =  13.0163n       
+ xi154.n56__net17 =   1.8000        
+ xi154.n56__net7 =   7.3586n       
+ xi154.n56__sbuf_out =   1.8000        
+ xi154.n56__vddio1 =   1.8000        
+ xi154.n56__vss1 =   3.3888n       
+ xi154.n570__net1 =  12.7717n       
+ xi154.n570__net17 =   1.8000        
+ xi154.n570__sbuf_out =   1.8000        
+ xi154.n570__vddio1 =   1.8000        
+ xi154.n570__vss1 =   9.9800n       
+ xi154.n571__net1 =  12.7713n       
+ xi154.n571__net17 =   1.8000        
+ xi154.n571__sbuf_out =   1.8000        
+ xi154.n571__vddio1 =   1.8000        
+ xi154.n571__vss1 =   9.9902n       
+ xi154.n572__net1 =  12.7717n       
+ xi154.n572__net17 =   1.8000        
+ xi154.n572__sbuf_out =   1.8000        
+ xi154.n572__vddio1 =   1.8000        
+ xi154.n572__vss1 =   9.9930n       
+ xi154.n573__net1 =  13.0239n       
+ xi154.n573__net17 =   1.8000        
+ xi154.n573__sbuf_out =   1.8000        
+ xi154.n573__vddio1 =   1.8000        
+ xi154.n573__vss1 =  10.0016n       
+ xi154.n574__net1 =  13.0231n       
+ xi154.n574__net17 =   1.8000        
+ xi154.n574__sbuf_out =   1.8000        
+ xi154.n574__vddio1 =   1.8000        
+ xi154.n574__vss1 =  10.0144n       
+ xi154.n575__net1 =  13.0226n       
+ xi154.n575__net17 =   1.8000        
+ xi154.n575__sbuf_out =   1.8000        
+ xi154.n575__vddio1 =   1.8000        
+ xi154.n575__vss1 =  10.0261n       
+ xi154.n576__net1 =  13.0231n       
+ xi154.n576__net17 =   1.8000        
+ xi154.n576__sbuf_out =   1.8000        
+ xi154.n576__vddio1 =   1.8000        
+ xi154.n576__vss1 =  10.0331n       
+ xi154.n577__net1 =  13.0203n       
+ xi154.n577__net17 =   1.8000        
+ xi154.n577__sbuf_out =   1.8000        
+ xi154.n577__vddio1 =   1.8000        
+ xi154.n577__vss1 =   9.8517n       
+ xi154.n578__net1 =  13.0203n       
+ xi154.n578__net17 =   1.8000        
+ xi154.n578__sbuf_out =   1.8000        
+ xi154.n578__vss1 =   9.8895n       
+ xi154.n579__net1 =  13.0198n       
+ xi154.n579__net17 =   1.8000        
+ xi154.n579__sbuf_out =   1.8000        
+ xi154.n579__vddio1 =   1.8000        
+ xi154.n579__vss1 =   9.9016n       
+ xi154.n57__net1 =  13.0131n       
+ xi154.n57__net17 =   1.8000        
+ xi154.n57__net7 =   7.3546n       
+ xi154.n57__sbuf_out =   1.8000        
+ xi154.n57__vddio1 =   1.8000        
+ xi154.n57__vss1 =   3.2229n       
+ xi154.n580__net1 =  13.0212n       
+ xi154.n580__net17 =   1.8000        
+ xi154.n580__sbuf_out =   1.8000        
+ xi154.n580__vddio1 =   1.8000        
+ xi154.n580__vss1 =   9.9130n       
+ xi154.n581__net1 =  13.0173n       
+ xi154.n581__net17 =   1.8000        
+ xi154.n581__sbuf_out =   1.8000        
+ xi154.n581__vddio1 =   1.8000        
+ xi154.n581__vss1 =   9.9249n       
+ xi154.n582__net1 =  13.0164n       
+ xi154.n582__net17 =   1.8000        
+ xi154.n582__sbuf_out =   1.8000        
+ xi154.n582__vddio1 =   1.8000        
+ xi154.n582__vss1 =   9.9362n       
+ xi154.n583__net1 =  13.0159n       
+ xi154.n583__net17 =   1.8000        
+ xi154.n583__sbuf_out =   1.8000        
+ xi154.n583__vddio1 =   1.8000        
+ xi154.n583__vss1 =   9.9474n       
+ xi154.n584__net1 =  13.0164n       
+ xi154.n584__net17 =   1.8000        
+ xi154.n584__sbuf_out =   1.8000        
+ xi154.n584__vddio1 =   1.8000        
+ xi154.n584__vss1 =   9.9574n       
+ xi154.n585__net1 =  13.0131n       
+ xi154.n585__net17 =   1.8000        
+ xi154.n585__sbuf_out =   1.8000        
+ xi154.n585__vddio1 =   1.8000        
+ xi154.n585__vss1 =   9.9679n       
+ xi154.n586__net1 =  13.0131n       
+ xi154.n586__net17 =   1.8000        
+ xi154.n586__sbuf_out =   1.8000        
+ xi154.n586__vddio1 =   1.8000        
+ xi154.n586__vss1 =   9.9778n       
+ xi154.n587__net1 =  13.0127n       
+ xi154.n587__net17 =   1.8000        
+ xi154.n587__sbuf_out =   1.8000        
+ xi154.n587__vddio1 =   1.8000        
+ xi154.n587__vss1 =   9.9882n       
+ xi154.n588__net1 =  13.0140n       
+ xi154.n588__net17 =   1.8000        
+ xi154.n588__sbuf_out =   1.8000        
+ xi154.n588__vddio1 =   1.8000        
+ xi154.n588__vss1 =   9.9980n       
+ xi154.n589__net1 =  13.0095n       
+ xi154.n589__net17 =   1.8000        
+ xi154.n589__sbuf_out =   1.8000        
+ xi154.n589__vddio1 =   1.8000        
+ xi154.n589__vss1 =  10.0082n       
+ xi154.n58__net1 =  13.0131n       
+ xi154.n58__net17 =   1.8000        
+ xi154.n58__net7 =   7.3554n       
+ xi154.n58__sbuf_out =   1.8000        
+ xi154.n58__vddio1 =   1.8000        
+ xi154.n58__vss1 =   3.2229n       
+ xi154.n590__net1 =  13.0086n       
+ xi154.n590__net17 =   1.8000        
+ xi154.n590__sbuf_out =   1.8000        
+ xi154.n590__vddio1 =   1.8000        
+ xi154.n590__vss1 =  10.0196n       
+ xi154.n591__net1 =  13.0082n       
+ xi154.n591__net17 =   1.8000        
+ xi154.n591__sbuf_out =   1.8000        
+ xi154.n591__vddio1 =   1.8000        
+ xi154.n591__vss1 =  10.0324n       
+ xi154.n592__net1 =  13.0086n       
+ xi154.n592__net17 =   1.8000        
+ xi154.n592__sbuf_out =   1.8000        
+ xi154.n592__vddio1 =   1.8000        
+ xi154.n592__vss1 =  10.0351n       
+ xi154.n593__net1 =  13.0049n       
+ xi154.n593__net17 =   1.8000        
+ xi154.n593__sbuf_out =   1.8000        
+ xi154.n593__vddio1 =   1.8000        
+ xi154.n593__vss1 =  11.2958n       
+ xi154.n594__net1 =  13.0049n       
+ xi154.n594__net17 =   1.8000        
+ xi154.n594__sbuf_out =   1.8000        
+ xi154.n594__vddio1 =   1.8000        
+ xi154.n594__vss1 =  11.2868n       
+ xi154.n595__net1 =  13.0045n       
+ xi154.n595__net17 =   1.8000        
+ xi154.n595__sbuf_out =   1.8000        
+ xi154.n595__vddio1 =   1.8000        
+ xi154.n595__vss1 =  11.2894n       
+ xi154.n596__net1 =  13.0058n       
+ xi154.n596__net17 =   1.8000        
+ xi154.n596__sbuf_out =   1.8000        
+ xi154.n596__vddio1 =   1.8000        
+ xi154.n596__vss1 =  11.2872n       
+ xi154.n597__net1 =  13.0007n       
+ xi154.n597__net17 =   1.8000        
+ xi154.n597__sbuf_out =   1.8000        
+ xi154.n597__vddio1 =   1.8000        
+ xi154.n597__vss1 =  11.2878n       
+ xi154.n598__net1 =  12.9998n       
+ xi154.n598__net17 =   1.8000        
+ xi154.n598__sbuf_out =   1.8000        
+ xi154.n598__vddio1 =   1.8000        
+ xi154.n598__vss1 =  11.2887n       
+ xi154.n599__net1 =  12.9993n       
+ xi154.n599__net17 =   1.8000        
+ xi154.n599__sbuf_out =   1.8000        
+ xi154.n599__vddio1 =   1.8000        
+ xi154.n599__vss1 =  11.2892n       
+ xi154.n59__net1 =  13.0126n       
+ xi154.n59__net17 =   1.8000        
+ xi154.n59__net7 =   7.3508n       
+ xi154.n59__sbuf_out =   1.8000        
+ xi154.n59__vddio1 =   1.8000        
+ xi154.n59__vss1 =   3.0481n       
+ xi154.n5__net1 =  12.8195n       
+ xi154.n5__net17 =   1.8000        
+ xi154.n5__net3 =   1.8000        
+ xi154.n5__net7 =   7.3605n       
+ xi154.n5__sbuf_in =  22.4552n       
+ xi154.n5__sbuf_out =   1.8000        
+ xi154.n5__vddio1 =   1.8000        
+ xi154.n5__vss1 =   1.1906n       
+ xi154.n600__net1 =  12.9998n       
+ xi154.n600__net17 =   1.8000        
+ xi154.n600__sbuf_out =   1.8000        
+ xi154.n600__vddio1 =   1.8000        
+ xi154.n600__vss1 =  11.2894n       
+ xi154.n601__net1 =  12.9957n       
+ xi154.n601__net17 =   1.8000        
+ xi154.n601__sbuf_out =   1.8000        
+ xi154.n601__vddio1 =   1.8000        
+ xi154.n601__vss1 =  11.2899n       
+ xi154.n602__net1 =  12.9957n       
+ xi154.n602__net17 =   1.8000        
+ xi154.n602__sbuf_out =   1.8000        
+ xi154.n602__vddio1 =   1.8000        
+ xi154.n602__vss1 =  11.2902n       
+ xi154.n603__net1 =  12.9952n       
+ xi154.n603__net17 =   1.8000        
+ xi154.n603__sbuf_out =   1.8000        
+ xi154.n603__vddio1 =   1.8000        
+ xi154.n603__vss1 =  11.2904n       
+ xi154.n604__net1 =  12.9966n       
+ xi154.n604__net17 =   1.8000        
+ xi154.n604__sbuf_out =   1.8000        
+ xi154.n604__vddio1 =   1.8000        
+ xi154.n604__vss1 =  11.2904n       
+ xi154.n605__net1 =  12.9909n       
+ xi154.n605__net17 =   1.8000        
+ xi154.n605__sbuf_out =   1.8000        
+ xi154.n605__vddio1 =   1.8000        
+ xi154.n605__vss1 =  11.2906n       
+ xi154.n606__net1 =  12.9900n       
+ xi154.n606__net17 =   1.8000        
+ xi154.n606__sbuf_out =   1.8000        
+ xi154.n607__net1 =  12.9895n       
+ xi154.n607__net17 =   1.8000        
+ xi154.n607__sbuf_out =   1.8000        
+ xi154.n607__vddio1 =   1.8000        
+ xi154.n607__vss1 =  11.2865n       
+ xi154.n608__net1 =  12.9900n       
+ xi154.n608__net17 =   1.8000        
+ xi154.n608__sbuf_out =   1.8000        
+ xi154.n608__vss1 =  11.3058n       
+ xi154.n609__net1 =  12.9854n       
+ xi154.n609__net17 =   1.8000        
+ xi154.n609__sbuf_out =   1.8000        
+ xi154.n609__vddio1 =   1.8000        
+ xi154.n609__vss1 =  11.3066n       
+ xi154.n60__net1 =  13.0139n       
+ xi154.n60__net17 =   1.8000        
+ xi154.n60__net7 =   7.3516n       
+ xi154.n60__sbuf_out =   1.8000        
+ xi154.n60__vddio1 =   1.8000        
+ xi154.n60__vss1 =   3.0481n       
+ xi154.n610__net1 =  12.9854n       
+ xi154.n610__net17 =   1.8000        
+ xi154.n610__sbuf_out =   1.8000        
+ xi154.n610__vddio1 =   1.8000        
+ xi154.n610__vss1 =  11.3073n       
+ xi154.n611__net1 =  12.9849n       
+ xi154.n611__net17 =   1.8000        
+ xi154.n611__sbuf_out =   1.8000        
+ xi154.n611__vddio1 =   1.8000        
+ xi154.n611__vss1 =  11.3078n       
+ xi154.n612__net1 =  12.9862n       
+ xi154.n612__net17 =   1.8000        
+ xi154.n612__sbuf_out =   1.8000        
+ xi154.n612__vddio1 =   1.8000        
+ xi154.n612__vss1 =  11.3082n       
+ xi154.n613__net1 =  12.9799n       
+ xi154.n613__net17 =   1.8000        
+ xi154.n613__sbuf_out =   1.8000        
+ xi154.n613__vddio1 =   1.8000        
+ xi154.n613__vss1 =  11.3084n       
+ xi154.n614__net1 =  12.9790n       
+ xi154.n614__net17 =   1.8000        
+ xi154.n614__sbuf_out =   1.8000        
+ xi154.n614__vddio1 =   1.8000        
+ xi154.n614__vss1 =  11.3085n       
+ xi154.n615__net1 =  12.9786n       
+ xi154.n615__net17 =   1.8000        
+ xi154.n615__sbuf_out =   1.8000        
+ xi154.n615__vddio1 =   1.8000        
+ xi154.n615__vss1 =  11.2888n       
+ xi154.n616__net1 =  12.9790n       
+ xi154.n616__net17 =   1.8000        
+ xi154.n616__sbuf_out =   1.8000        
+ xi154.n616__vddio1 =   1.8000        
+ xi154.n616__vss1 =  11.2798n       
+ xi154.n617__net1 =  12.9467n       
+ xi154.n617__net17 =   1.8000        
+ xi154.n617__sbuf_out =   1.8000        
+ xi154.n617__vddio1 =   1.8000        
+ xi154.n617__vss1 =  11.2848n       
+ xi154.n618__net1 =  12.9472n       
+ xi154.n618__net17 =   1.8000        
+ xi154.n618__sbuf_out =   1.8000        
+ xi154.n618__vddio1 =   1.8000        
+ xi154.n618__vss1 =  11.2804n       
+ xi154.n619__net1 =  12.9481n       
+ xi154.n619__net17 =   1.8000        
+ xi154.n619__sbuf_out =   1.8000        
+ xi154.n619__vddio1 =   1.8000        
+ xi154.n619__vss1 =  11.2818n       
+ xi154.n61__net1 =  13.0094n       
+ xi154.n61__net17 =   1.8000        
+ xi154.n61__net7 =   7.3463n       
+ xi154.n61__sbuf_out =   1.8000        
+ xi154.n61__vss1 =   2.9063n       
+ xi154.n620__net1 =  12.9472n       
+ xi154.n620__net17 =   1.8000        
+ xi154.n620__sbuf_out =   1.8000        
+ xi154.n620__vddio1 =   1.8000        
+ xi154.n620__vss1 =  11.2835n       
+ xi154.n621__net1 =  12.9398n       
+ xi154.n621__net17 =   1.8000        
+ xi154.n621__sbuf_out =   1.8000        
+ xi154.n621__vddio1 =   1.8000        
+ xi154.n621__vss1 =  11.2845n       
+ xi154.n622__net1 =  12.9403n       
+ xi154.n622__net17 =   1.8000        
+ xi154.n622__sbuf_out =   1.8000        
+ xi154.n622__vddio1 =   1.8000        
+ xi154.n622__vss1 =  11.2849n       
+ xi154.n623__net1 =  12.9403n       
+ xi154.n623__net17 =   1.8000        
+ xi154.n623__sbuf_out =   1.8000        
+ xi154.n623__vddio1 =   1.8000        
+ xi154.n623__vss1 =  11.2859n       
+ xi154.n624__net1 =  12.9412n       
+ xi154.n624__net17 =   1.8000        
+ xi154.n624__sbuf_out =   1.8000        
+ xi154.n624__vddio1 =   1.8000        
+ xi154.n624__vss1 =  11.2866n       
+ xi154.n625__net1 =  12.9343n       
+ xi154.n625__net17 =   1.8000        
+ xi154.n625__sbuf_out =   1.8000        
+ xi154.n625__vddio1 =   1.8000        
+ xi154.n625__vss1 =  11.2870n       
+ xi154.n626__net1 =  12.9348n       
+ xi154.n626__net17 =   1.8000        
+ xi154.n626__sbuf_out =   1.8000        
+ xi154.n626__vddio1 =   1.8000        
+ xi154.n626__vss1 =  11.2870n       
+ xi154.n627__net1 =  12.9356n       
+ xi154.n627__net17 =   1.8000        
+ xi154.n627__sbuf_out =   1.8000        
+ xi154.n627__vddio1 =   1.8000        
+ xi154.n627__vss1 =  11.2873n       
+ xi154.n628__net1 =  12.9348n       
+ xi154.n628__net17 =   1.8000        
+ xi154.n628__sbuf_out =   1.8000        
+ xi154.n628__vddio1 =   1.8000        
+ xi154.n629__net1 =  12.9268n       
+ xi154.n629__net17 =   1.8000        
+ xi154.n629__sbuf_out =   1.8000        
+ xi154.n629__vddio1 =   1.8000        
+ xi154.n629__vss1 =  11.2888n       
+ xi154.n62__net1 =  13.0085n       
+ xi154.n62__net17 =   1.8000        
+ xi154.n62__net7 =   7.3472n       
+ xi154.n62__sbuf_out =   1.8000        
+ xi154.n62__vddio1 =   1.8000        
+ xi154.n62__vss1 =   2.9063n       
+ xi154.n630__net1 =  12.9272n       
+ xi154.n630__net17 =   1.8000        
+ xi154.n630__sbuf_out =   1.8000        
+ xi154.n630__vddio1 =   1.8000        
+ xi154.n630__vss1 =  11.2756n       
+ xi154.n631__net1 =  12.9272n       
+ xi154.n631__net17 =   1.8000        
+ xi154.n631__sbuf_out =   1.8000        
+ xi154.n631__vddio1 =   1.8000        
+ xi154.n631__vss1 =  11.2998n       
+ xi154.n632__net1 =  12.9281n       
+ xi154.n632__net17 =   1.8000        
+ xi154.n632__sbuf_out =   1.8000        
+ xi154.n632__vddio1 =   1.8000        
+ xi154.n632__vss1 =  11.2998n       
+ xi154.n633__net1 =  12.9208n       
+ xi154.n633__net17 =   1.8000        
+ xi154.n633__sbuf_out =   1.8000        
+ xi154.n633__vddio1 =   1.8000        
+ xi154.n633__vss1 =  11.3015n       
+ xi154.n634__net1 =  12.9212n       
+ xi154.n634__net17 =   1.8000        
+ xi154.n634__sbuf_out =   1.8000        
+ xi154.n634__vddio1 =   1.8000        
+ xi154.n634__vss1 =  11.3015n       
+ xi154.n635__net1 =  12.9221n       
+ xi154.n635__net17 =   1.8000        
+ xi154.n635__sbuf_out =   1.8000        
+ xi154.n635__vddio1 =   1.8000        
+ xi154.n635__vss1 =  11.3028n       
+ xi154.n636__net1 =  12.9212n       
+ xi154.n636__net17 =   1.8000        
+ xi154.n636__sbuf_out =   1.8000        
+ xi154.n636__vss1 =  11.3028n       
+ xi154.n637__net1 =  12.9126n       
+ xi154.n637__net17 =   1.8000        
+ xi154.n637__sbuf_out =   1.8000        
+ xi154.n637__vddio1 =   1.8000        
+ xi154.n637__vss1 =  11.3039n       
+ xi154.n638__net1 =  12.9131n       
+ xi154.n638__net17 =   1.8000        
+ xi154.n638__sbuf_out =   1.8000        
+ xi154.n638__vss1 =  11.3039n       
+ xi154.n639__net1 =  12.9131n       
+ xi154.n639__net17 =   1.8000        
+ xi154.n639__sbuf_out =   1.8000        
+ xi154.n639__vddio1 =   1.8000        
+ xi154.n639__vss1 =  11.3046n       
+ xi154.n63__net1 =  13.0081n       
+ xi154.n63__net17 =   1.8000        
+ xi154.n63__net7 =   7.3413n       
+ xi154.n63__sbuf_out =   1.8000        
+ xi154.n63__vddio1 =   1.8000        
+ xi154.n640__net1 =  12.9140n       
+ xi154.n640__net17 =   1.8000        
+ xi154.n640__sbuf_out =   1.8000        
+ xi154.n640__vddio1 =   1.8000        
+ xi154.n640__vss1 =  11.3046n       
+ xi154.n641__net1 =  12.9061n       
+ xi154.n641__net17 =   1.8000        
+ xi154.n641__sbuf_out =   1.8000        
+ xi154.n641__vddio1 =   1.8000        
+ xi154.n641__vss1 =  11.3050n       
+ xi154.n642__net1 =  12.9066n       
+ xi154.n642__net17 =   1.8000        
+ xi154.n642__sbuf_out =   1.8000        
+ xi154.n642__vddio1 =   1.8000        
+ xi154.n642__vss1 =  11.3050n       
+ xi154.n643__net1 =  12.9075n       
+ xi154.n643__net17 =   1.8000        
+ xi154.n643__sbuf_out =   1.8000        
+ xi154.n643__vddio1 =   1.8000        
+ xi154.n643__vss1 =  11.3052n       
+ xi154.n644__net1 =  12.9066n       
+ xi154.n644__net17 =   1.8000        
+ xi154.n644__sbuf_out =   1.8000        
+ xi154.n644__vddio1 =   1.8000        
+ xi154.n644__vss1 =  11.3052n       
+ xi154.n645__net1 =  12.8974n       
+ xi154.n645__net17 =   1.8000        
+ xi154.n645__sbuf_out =   1.8000        
+ xi154.n645__vddio1 =   1.8000        
+ xi154.n645__vss1 =  11.2614n       
+ xi154.n646__net1 =  12.8979n       
+ xi154.n646__net17 =   1.8000        
+ xi154.n646__sbuf_out =   1.8000        
+ xi154.n646__vddio1 =   1.8000        
+ xi154.n646__vss1 =  11.2524n       
+ xi154.n647__net1 =  12.8979n       
+ xi154.n647__net17 =   1.8000        
+ xi154.n647__sbuf_out =   1.8000        
+ xi154.n647__vddio1 =   1.8000        
+ xi154.n647__vss1 =  11.2574n       
+ xi154.n648__net1 =  12.8988n       
+ xi154.n648__net17 =   1.8000        
+ xi154.n648__sbuf_out =   1.8000        
+ xi154.n648__vddio1 =   1.8000        
+ xi154.n648__vss1 =  11.2530n       
+ xi154.n649__net1 =  12.8905n       
+ xi154.n649__net17 =   1.8000        
+ xi154.n649__sbuf_out =   1.8000        
+ xi154.n649__vddio1 =   1.8000        
+ xi154.n649__vss1 =  11.2544n       
+ xi154.n64__net1 =  13.0085n       
+ xi154.n64__net17 =   1.8000        
+ xi154.n64__net7 =   7.3422n       
+ xi154.n64__sbuf_out =   1.8000        
+ xi154.n64__vddio1 =   1.8000        
+ xi154.n64__vss1 =   2.9109n       
+ xi154.n650__net1 =  12.8910n       
+ xi154.n650__net17 =   1.8000        
+ xi154.n650__sbuf_out =   1.8000        
+ xi154.n650__vddio1 =   1.8000        
+ xi154.n650__vss1 =  11.2561n       
+ xi154.n651__net1 =  12.8918n       
+ xi154.n651__net17 =   1.8000        
+ xi154.n651__sbuf_out =   1.8000        
+ xi154.n651__vddio1 =   1.8000        
+ xi154.n651__vss1 =  11.2571n       
+ xi154.n652__net1 =  12.8910n       
+ xi154.n652__net17 =   1.8000        
+ xi154.n652__sbuf_out =   1.8000        
+ xi154.n652__vddio1 =   1.8000        
+ xi154.n652__vss1 =  11.2574n       
+ xi154.n653__net1 =  12.8811n       
+ xi154.n653__net17 =   1.8000        
+ xi154.n653__sbuf_out =   1.8000        
+ xi154.n653__vddio1 =   1.8000        
+ xi154.n653__vss1 =  11.2585n       
+ xi154.n654__net1 =  12.8816n       
+ xi154.n654__net17 =   1.8000        
+ xi154.n654__sbuf_out =   1.8000        
+ xi154.n654__vddio1 =   1.8000        
+ xi154.n654__vss1 =  11.2592n       
+ xi154.n655__net1 =  12.8816n       
+ xi154.n655__net17 =   1.8000        
+ xi154.n655__sbuf_out =   1.8000        
+ xi154.n655__vddio1 =   1.8000        
+ xi154.n655__vss1 =  11.2596n       
+ xi154.n656__net1 =  12.8825n       
+ xi154.n656__net17 =   1.8000        
+ xi154.n656__sbuf_out =   1.8000        
+ xi154.n656__vddio1 =   1.8000        
+ xi154.n656__vss1 =  11.2596n       
+ xi154.n657__net1 =  12.8737n       
+ xi154.n657__net17 =   1.8000        
+ xi154.n657__sbuf_out =   1.8000        
+ xi154.n657__vddio1 =   1.8000        
+ xi154.n657__vss1 =  11.2598n       
+ xi154.n658__net1 =  12.8742n       
+ xi154.n658__net17 =   1.8000        
+ xi154.n658__sbuf_out =   1.8000        
+ xi154.n658__vddio1 =   1.8000        
+ xi154.n659__net1 =  12.8751n       
+ xi154.n659__net17 =   1.8000        
+ xi154.n659__sbuf_out =   1.8000        
+ xi154.n659__vddio1 =   1.8000        
+ xi154.n659__vss1 =  11.2614n       
+ xi154.n65__net1 =  13.0049n       
+ xi154.n65__net17 =   1.8000        
+ xi154.n65__net7 =   7.3356n       
+ xi154.n65__sbuf_out =   1.8000        
+ xi154.n65__vddio1 =   1.8000        
+ xi154.n65__vss1 =   2.9102n       
+ xi154.n660__net1 =  12.8742n       
+ xi154.n660__net17 =   1.8000        
+ xi154.n660__sbuf_out =   1.8000        
+ xi154.n660__vddio1 =   1.8000        
+ xi154.n660__vss1 =  11.2482n       
+ xi154.n661__net1 =  13.0530n       
+ xi154.n661__net17 =   1.8000        
+ xi154.n661__sbuf_out =   1.8000        
+ xi154.n661__vddio1 =   1.8000        
+ xi154.n661__vss1 =  11.2724n       
+ xi154.n662__net1 =  13.0535n       
+ xi154.n662__net17 =   1.8000        
+ xi154.n662__sbuf_out =   1.8000        
+ xi154.n662__vddio1 =   1.8000        
+ xi154.n662__vss1 =  11.2724n       
+ xi154.n663__net1 =  13.0544n       
+ xi154.n663__net17 =   1.8000        
+ xi154.n663__sbuf_out =   1.8000        
+ xi154.n663__vddio1 =   1.8000        
+ xi154.n663__vss1 =  11.2741n       
+ xi154.n664__net1 =  13.0535n       
+ xi154.n664__net17 =   1.8000        
+ xi154.n664__sbuf_out =   1.8000        
+ xi154.n664__vddio1 =   1.8000        
+ xi154.n664__vss1 =  11.2741n       
+ xi154.n665__net1 =  13.0527n       
+ xi154.n665__net17 =   1.8000        
+ xi154.n665__sbuf_out =   1.8000        
+ xi154.n665__vddio1 =   1.8000        
+ xi154.n665__vss1 =  11.2754n       
+ xi154.n666__net1 =  13.0532n       
+ xi154.n666__net17 =   1.8000        
+ xi154.n666__sbuf_out =   1.8000        
+ xi154.n666__vss1 =  11.2754n       
+ xi154.n667__net1 =  13.0532n       
+ xi154.n667__net17 =   1.8000        
+ xi154.n667__sbuf_out =   1.8000        
+ xi154.n667__vddio1 =   1.8000        
+ xi154.n667__vss1 =  11.2764n       
+ xi154.n668__net1 =  13.0541n       
+ xi154.n668__net17 =   1.8000        
+ xi154.n668__sbuf_out =   1.8000        
+ xi154.n668__vss1 =  11.2764n       
+ xi154.n669__net1 =  13.0522n       
+ xi154.n669__net17 =   1.8000        
+ xi154.n669__sbuf_out =   1.8000        
+ xi154.n669__vddio1 =   1.8000        
+ xi154.n669__vss1 =  11.2771n       
+ xi154.n66__net1 =  13.0049n       
+ xi154.n66__net17 =   1.8000        
+ xi154.n66__net7 =   7.3365n       
+ xi154.n66__sbuf_out =   1.8000        
+ xi154.n66__vddio1 =   1.8000        
+ xi154.n66__vss1 =   2.9108n       
+ xi154.n670__net1 =  13.0527n       
+ xi154.n670__net17 =   1.8000        
+ xi154.n670__sbuf_out =   1.8000        
+ xi154.n670__vddio1 =   1.8000        
+ xi154.n670__vss1 =  11.2771n       
+ xi154.n671__net1 =  13.0536n       
+ xi154.n671__net17 =   1.8000        
+ xi154.n671__sbuf_out =   1.8000        
+ xi154.n671__vddio1 =   1.8000        
+ xi154.n671__vss1 =  11.2775n       
+ xi154.n672__net1 =  13.0527n       
+ xi154.n672__net17 =   1.8000        
+ xi154.n672__sbuf_out =   1.8000        
+ xi154.n672__vddio1 =   1.8000        
+ xi154.n672__vss1 =  11.2775n       
+ xi154.n673__net1 =  13.0513n       
+ xi154.n673__net17 =   1.8000        
+ xi154.n673__sbuf_out =   1.8000        
+ xi154.n673__vddio1 =   1.8000        
+ xi154.n673__vss1 =  11.2778n       
+ xi154.n674__net1 =  13.0518n       
+ xi154.n674__net17 =   1.8000        
+ xi154.n674__sbuf_out =   1.8000        
+ xi154.n674__vddio1 =   1.8000        
+ xi154.n674__vss1 =  11.2778n       
+ xi154.n675__net1 =  13.0518n       
+ xi154.n675__net17 =   1.8000        
+ xi154.n675__sbuf_out =   1.8000        
+ xi154.n675__vddio1 =   1.8000        
+ xi154.n675__vss1 =  11.2157n       
+ xi154.n676__net1 =  13.0527n       
+ xi154.n676__net17 =   1.8000        
+ xi154.n676__sbuf_out =   1.8000        
+ xi154.n676__vddio1 =   1.8000        
+ xi154.n676__vss1 =  11.2067n       
+ xi154.n677__net1 =  13.0504n       
+ xi154.n677__net17 =   1.8000        
+ xi154.n677__sbuf_out =   1.8000        
+ xi154.n677__vddio1 =   1.8000        
+ xi154.n677__vss1 =  11.2118n       
+ xi154.n678__net1 =  13.0509n       
+ xi154.n678__net17 =   1.8000        
+ xi154.n678__sbuf_out =   1.8000        
+ xi154.n678__vddio1 =   1.8000        
+ xi154.n678__vss1 =  11.2074n       
+ xi154.n679__net1 =  13.0518n       
+ xi154.n679__net17 =   1.8000        
+ xi154.n679__sbuf_out =   1.8000        
+ xi154.n679__vddio1 =   1.8000        
+ xi154.n679__vss1 =  11.2087n       
+ xi154.n67__net1 =  13.0044n       
+ xi154.n67__net17 =   1.8000        
+ xi154.n67__net7 =   7.3292n       
+ xi154.n67__sbuf_out =   1.8000        
+ xi154.n67__vddio1 =   1.8000        
+ xi154.n67__vss1 =   2.9107n       
+ xi154.n680__net1 =  13.0509n       
+ xi154.n680__net17 =   1.8000        
+ xi154.n680__sbuf_out =   1.8000        
+ xi154.n680__vddio1 =   1.8000        
+ xi154.n680__vss1 =  11.2104n       
+ xi154.n681__net1 =  13.0489n       
+ xi154.n681__net17 =   1.8000        
+ xi154.n681__sbuf_out =   1.8000        
+ xi154.n681__vddio1 =   1.8000        
+ xi154.n681__vss1 =  11.2114n       
+ xi154.n682__net1 =  13.0494n       
+ xi154.n682__net17 =   1.8000        
+ xi154.n682__sbuf_out =   1.8000        
+ xi154.n682__vddio1 =   1.8000        
+ xi154.n682__vss1 =  11.2118n       
+ xi154.n683__net1 =  13.0494n       
+ xi154.n683__net17 =   1.8000        
+ xi154.n683__sbuf_out =   1.8000        
+ xi154.n683__vddio1 =   1.8000        
+ xi154.n683__vss1 =  11.2128n       
+ xi154.n684__net1 =  13.0503n       
+ xi154.n684__net17 =   1.8000        
+ xi154.n684__sbuf_out =   1.8000        
+ xi154.n684__vddio1 =   1.8000        
+ xi154.n684__vss1 =  11.2135n       
+ xi154.n685__net1 =  13.0475n       
+ xi154.n685__net17 =   1.8000        
+ xi154.n685__sbuf_out =   1.8000        
+ xi154.n685__vddio1 =   1.8000        
+ xi154.n685__vss1 =  11.2139n       
+ xi154.n686__net1 =  13.0480n       
+ xi154.n686__net17 =   1.8000        
+ xi154.n686__sbuf_out =   1.8000        
+ xi154.n686__vddio1 =   1.8000        
+ xi154.n686__vss1 =  11.2139n       
+ xi154.n687__net1 =  13.0489n       
+ xi154.n687__net17 =   1.8000        
+ xi154.n687__sbuf_out =   1.8000        
+ xi154.n687__vddio1 =   1.8000        
+ xi154.n687__vss1 =  11.2142n       
+ xi154.n688__net1 =  13.0480n       
+ xi154.n688__net17 =   1.8000        
+ xi154.n688__sbuf_out =   1.8000        
+ xi154.n688__vddio1 =   1.8000        
+ xi154.n689__net1 =  13.0454n       
+ xi154.n689__net17 =   1.8000        
+ xi154.n689__sbuf_out =   1.8000        
+ xi154.n689__vddio1 =   1.8000        
+ xi154.n689__vss1 =  11.2157n       
+ xi154.n68__net1 =  13.0057n       
+ xi154.n68__net17 =   1.8000        
+ xi154.n68__net7 =   7.3301n       
+ xi154.n68__sbuf_out =   1.8000        
+ xi154.n68__vddio1 =   1.8000        
+ xi154.n68__vss1 =   2.9105n       
+ xi154.n690__net1 =  13.0459n       
+ xi154.n690__net17 =   1.8000        
+ xi154.n690__sbuf_out =   1.8000        
+ xi154.n690__vddio1 =   1.8000        
+ xi154.n690__vss1 =  11.2025n       
+ xi154.n691__net1 =  13.0459n       
+ xi154.n691__net17 =   1.8000        
+ xi154.n691__sbuf_out =   1.8000        
+ xi154.n691__vddio1 =   1.8000        
+ xi154.n691__vss1 =  11.2267n       
+ xi154.n692__net1 =  13.0468n       
+ xi154.n692__net17 =   1.8000        
+ xi154.n692__sbuf_out =   1.8000        
+ xi154.n692__vddio1 =   1.8000        
+ xi154.n692__vss1 =  11.2267n       
+ xi154.n693__net1 =  13.0436n       
+ xi154.n693__net17 =   1.8000        
+ xi154.n693__sbuf_out =   1.8000        
+ xi154.n693__vddio1 =   1.8000        
+ xi154.n693__vss1 =  11.2284n       
+ xi154.n694__net1 =  13.0441n       
+ xi154.n694__net17 =   1.8000        
+ xi154.n694__sbuf_out =   1.8000        
+ xi154.n694__vddio1 =   1.8000        
+ xi154.n694__vss1 =  11.2284n       
+ xi154.n695__net1 =  13.0449n       
+ xi154.n695__net17 =   1.8000        
+ xi154.n695__sbuf_out =   1.8000        
+ xi154.n695__vddio1 =   1.8000        
+ xi154.n695__vss1 =  11.2297n       
+ xi154.n696__net1 =  13.0441n       
+ xi154.n696__net17 =   1.8000        
+ xi154.n696__sbuf_out =   1.8000        
+ xi154.n696__vss1 =  11.2297n       
+ xi154.n697__net1 =  13.0409n       
+ xi154.n697__net17 =   1.8000        
+ xi154.n697__sbuf_out =   1.8000        
+ xi154.n697__vddio1 =   1.8000        
+ xi154.n697__vss1 =  11.2308n       
+ xi154.n698__net1 =  13.0414n       
+ xi154.n698__net17 =   1.8000        
+ xi154.n698__sbuf_out =   1.8000        
+ xi154.n698__vss1 =  11.2308n       
+ xi154.n699__net1 =  13.0414n       
+ xi154.n699__net17 =   1.8000        
+ xi154.n699__sbuf_out =   1.8000        
+ xi154.n699__vddio1 =   1.8000        
+ xi154.n699__vss1 =  11.2315n       
+ xi154.n69__net1 =  13.0006n       
+ xi154.n69__net17 =   1.8000        
+ xi154.n69__net7 =   7.3643n       
+ xi154.n69__sbuf_out =   1.8000        
+ xi154.n69__vddio1 =   1.8000        
+ xi154.n69__vss1 =   2.9101n       
+ xi154.n6__net1 =  12.8195n       
+ xi154.n6__net17 =   1.8000        
+ xi154.n6__net3 =   1.8000        
+ xi154.n6__net7 =   7.3579n       
+ xi154.n6__sbuf_in =  22.4574n       
+ xi154.n6__sbuf_out =   1.8000        
+ xi154.n6__vddio1 =   1.8000        
+ xi154.n6__vss1 =   1.1102n       
+ xi154.n700__net1 =  13.0423n       
+ xi154.n700__net17 =   1.8000        
+ xi154.n700__sbuf_out =   1.8000        
+ xi154.n700__vddio1 =   1.8000        
+ xi154.n700__vss1 =  11.2315n       
+ xi154.n701__net1 =  13.0386n       
+ xi154.n701__net17 =   1.8000        
+ xi154.n701__sbuf_out =   1.8000        
+ xi154.n701__vddio1 =   1.8000        
+ xi154.n701__vss1 =  11.2319n       
+ xi154.n702__net1 =  13.0390n       
+ xi154.n702__net17 =   1.8000        
+ xi154.n702__sbuf_out =   1.8000        
+ xi154.n702__vddio1 =   1.8000        
+ xi154.n702__vss1 =  11.2319n       
+ xi154.n703__net1 =  13.0399n       
+ xi154.n703__net17 =   1.8000        
+ xi154.n703__sbuf_out =   1.8000        
+ xi154.n703__vddio1 =   1.8000        
+ xi154.n703__vss1 =  11.2321n       
+ xi154.n704__net1 =  13.0390n       
+ xi154.n704__net17 =   1.8000        
+ xi154.n704__sbuf_out =   1.8000        
+ xi154.n704__vddio1 =   1.8000        
+ xi154.n704__vss1 =  11.2321n       
+ xi154.n705__net1 =  12.8284n       
+ xi154.n705__net17 =   1.8000        
+ xi154.n705__sbuf_out =   1.8000        
+ xi154.n705__vddio1 =   1.8000        
+ xi154.n705__vss1 =  11.1517n       
+ xi154.n706__net1 =  12.8275n       
+ xi154.n706__net17 =   1.8000        
+ xi154.n706__sbuf_out =   1.8000        
+ xi154.n706__vddio1 =   1.8000        
+ xi154.n706__vss1 =  11.1428n       
+ xi154.n707__net1 =  12.8270n       
+ xi154.n707__net17 =   1.8000        
+ xi154.n707__sbuf_out =   1.8000        
+ xi154.n707__vddio1 =   1.8000        
+ xi154.n707__vss1 =  11.1478n       
+ xi154.n708__net1 =  12.8275n       
+ xi154.n708__net17 =   1.8000        
+ xi154.n708__sbuf_out =   1.8000        
+ xi154.n708__vddio1 =   1.8000        
+ xi154.n708__vss1 =  11.1434n       
+ xi154.n709__net1 =  12.8196n       
+ xi154.n709__net17 =   1.8000        
+ xi154.n709__sbuf_out =   1.8000        
+ xi154.n709__vddio1 =   1.8000        
+ xi154.n709__vss1 =  11.1448n       
+ xi154.n70__net1 =  12.9997n       
+ xi154.n70__net17 =   1.8000        
+ xi154.n70__net7 =   7.3643n       
+ xi154.n70__sbuf_out =   1.8000        
+ xi154.n70__vddio1 =   1.8000        
+ xi154.n70__vss1 =   2.9097n       
+ xi154.n710__net1 =  12.8196n       
+ xi154.n710__net17 =   1.8000        
+ xi154.n710__sbuf_out =   1.8000        
+ xi154.n710__vddio1 =   1.8000        
+ xi154.n710__vss1 =  11.1465n       
+ xi154.n711__net1 =  12.8192n       
+ xi154.n711__net17 =   1.8000        
+ xi154.n711__sbuf_out =   1.8000        
+ xi154.n711__vddio1 =   1.8000        
+ xi154.n711__vss1 =  11.1474n       
+ xi154.n712__net1 =  12.8205n       
+ xi154.n712__net17 =   1.8000        
+ xi154.n712__sbuf_out =   1.8000        
+ xi154.n712__vddio1 =   1.8000        
+ xi154.n712__vss1 =  11.1478n       
+ xi154.n713__net1 =  12.8100n       
+ xi154.n713__net17 =   1.8000        
+ xi154.n713__sbuf_out =   1.8000        
+ xi154.n713__vddio1 =   1.8000        
+ xi154.n713__vss1 =  11.1488n       
+ xi154.n714__net1 =  12.8091n       
+ xi154.n714__net17 =   1.8000        
+ xi154.n714__sbuf_out =   1.8000        
+ xi154.n714__vddio1 =   1.8000        
+ xi154.n714__vss1 =  11.1496n       
+ xi154.n715__net1 =  12.8086n       
+ xi154.n715__net17 =   1.8000        
+ xi154.n715__sbuf_out =   1.8000        
+ xi154.n715__vddio1 =   1.8000        
+ xi154.n715__vss1 =  11.1499n       
+ xi154.n716__net1 =  12.8091n       
+ xi154.n716__net17 =   1.8000        
+ xi154.n716__sbuf_out =   1.8000        
+ xi154.n716__vddio1 =   1.8000        
+ xi154.n716__vss1 =  11.1500n       
+ xi154.n717__net1 =  12.8008n       
+ xi154.n717__net17 =   1.8000        
+ xi154.n717__sbuf_out =   1.8000        
+ xi154.n717__vddio1 =   1.8000        
+ xi154.n717__vss1 =  11.1502n       
+ xi154.n718__net1 =  12.8008n       
+ xi154.n718__net17 =   1.8000        
+ xi154.n718__sbuf_out =   1.8000        
+ xi154.n718__vddio1 =   1.8000        
+ xi154.n719__net1 =  12.8003n       
+ xi154.n719__net17 =   1.8000        
+ xi154.n719__sbuf_out =   1.8000        
+ xi154.n719__vddio1 =   1.8000        
+ xi154.n719__vss1 =  11.1517n       
+ xi154.n71__net1 =  12.9993n       
+ xi154.n71__net17 =   1.8000        
+ xi154.n71__net7 =   7.3637n       
+ xi154.n71__sbuf_out =   1.8000        
+ xi154.n71__vddio1 =   1.8000        
+ xi154.n71__vss1 =   2.9095n       
+ xi154.n720__net1 =  12.8017n       
+ xi154.n720__net17 =   1.8000        
+ xi154.n720__sbuf_out =   1.8000        
+ xi154.n720__vddio1 =   1.8000        
+ xi154.n720__vss1 =  11.1385n       
+ xi154.n721__net1 =  12.7905n       
+ xi154.n721__net17 =   1.8000        
+ xi154.n721__sbuf_out =   1.8000        
+ xi154.n721__vddio1 =   1.8000        
+ xi154.n721__vss1 =  11.1628n       
+ xi154.n722__net1 =  12.7896n       
+ xi154.n722__net17 =   1.8000        
+ xi154.n722__sbuf_out =   1.8000        
+ xi154.n722__vddio1 =   1.8000        
+ xi154.n722__vss1 =  11.1628n       
+ xi154.n723__net1 =  12.7891n       
+ xi154.n723__net17 =   1.8000        
+ xi154.n723__sbuf_out =   1.8000        
+ xi154.n723__vddio1 =   1.8000        
+ xi154.n723__vss1 =  11.1644n       
+ xi154.n724__net1 =  12.7896n       
+ xi154.n724__net17 =   1.8000        
+ xi154.n724__sbuf_out =   1.8000        
+ xi154.n724__vddio1 =   1.8000        
+ xi154.n724__vss1 =  11.1644n       
+ xi154.n725__net1 =  12.7808n       
+ xi154.n725__net17 =   1.8000        
+ xi154.n725__sbuf_out =   1.8000        
+ xi154.n725__vddio1 =   1.8000        
+ xi154.n725__vss1 =  11.1658n       
+ xi154.n726__net1 =  12.7808n       
+ xi154.n726__net17 =   1.8000        
+ xi154.n726__sbuf_out =   1.8000        
+ xi154.n726__vss1 =  11.1658n       
+ xi154.n727__net1 =  12.7804n       
+ xi154.n727__net17 =   1.8000        
+ xi154.n727__sbuf_out =   1.8000        
+ xi154.n727__vddio1 =   1.8000        
+ xi154.n727__vss1 =  11.1668n       
+ xi154.n728__net1 =  12.7817n       
+ xi154.n728__net17 =   1.8000        
+ xi154.n728__sbuf_out =   1.8000        
+ xi154.n728__vss1 =  11.1668n       
+ xi154.n729__net1 =  12.7701n       
+ xi154.n729__net17 =   1.8000        
+ xi154.n729__sbuf_out =   1.8000        
+ xi154.n729__vddio1 =   1.8000        
+ xi154.n729__vss1 =  11.1675n       
+ xi154.n72__net1 =  12.9997n       
+ xi154.n72__net17 =   1.8000        
+ xi154.n72__net7 =   7.3625n       
+ xi154.n72__sbuf_out =   1.8000        
+ xi154.n72__vddio1 =   1.8000        
+ xi154.n72__vss1 =   2.9087n       
+ xi154.n730__net1 =  12.7692n       
+ xi154.n730__net17 =   1.8000        
+ xi154.n730__sbuf_out =   1.8000        
+ xi154.n730__vddio1 =   1.8000        
+ xi154.n730__vss1 =  11.1675n       
+ xi154.n731__net1 =  12.7687n       
+ xi154.n731__net17 =   1.8000        
+ xi154.n731__sbuf_out =   1.8000        
+ xi154.n731__vddio1 =   1.8000        
+ xi154.n731__vss1 =  11.1679n       
+ xi154.n732__net1 =  12.7692n       
+ xi154.n732__net17 =   1.8000        
+ xi154.n732__sbuf_out =   1.8000        
+ xi154.n732__vddio1 =   1.8000        
+ xi154.n732__vss1 =  11.1679n       
+ xi154.n733__net1 =  12.7701n       
+ xi154.n733__net17 =   1.8000        
+ xi154.n733__sbuf_out =   1.8000        
+ xi154.n733__vddio1 =   1.8000        
+ xi154.n733__vss1 =  11.1682n       
+ xi154.n734__net1 =  12.7701n       
+ xi154.n734__net17 =   1.8000        
+ xi154.n734__sbuf_out =   1.8000        
+ xi154.n734__vddio1 =   1.8000        
+ xi154.n734__vss1 =  11.1682n       
+ xi154.n735__net1 =  12.7696n       
+ xi154.n735__net17 =   1.8000        
+ xi154.n735__sbuf_out =   1.8000        
+ xi154.n735__vddio1 =   1.8000        
+ xi154.n735__vss1 =  11.0463n       
+ xi154.n736__net1 =  12.7710n       
+ xi154.n736__net17 =   1.8000        
+ xi154.n736__sbuf_out =   1.8000        
+ xi154.n736__vddio1 =   1.8000        
+ xi154.n736__vss1 =  11.0373n       
+ xi154.n737__net1 =  12.7719n       
+ xi154.n737__net17 =   1.8000        
+ xi154.n737__sbuf_out =   1.8000        
+ xi154.n737__vddio1 =   1.8000        
+ xi154.n737__vss1 =  11.0013n       
+ xi154.n738__net1 =  12.7710n       
+ xi154.n738__net17 =   1.8000        
+ xi154.n738__sbuf_out =   1.8000        
+ xi154.n738__vddio1 =   1.8000        
+ xi154.n738__vss1 =  11.0341n       
+ xi154.n739__net1 =  12.7705n       
+ xi154.n739__net17 =   1.8000        
+ xi154.n739__sbuf_out =   1.8000        
+ xi154.n739__vddio1 =   1.8000        
+ xi154.n739__vss1 =  11.0277n       
+ xi154.n73__net1 =  12.9956n       
+ xi154.n73__net17 =   1.8000        
+ xi154.n73__net7 =   7.3606n       
+ xi154.n73__sbuf_out =   1.8000        
+ xi154.n73__vddio1 =   1.8000        
+ xi154.n73__vss1 =   2.9084n       
+ xi154.n740__net1 =  12.7710n       
+ xi154.n740__net17 =   1.8000        
+ xi154.n740__sbuf_out =   1.8000        
+ xi154.n740__vddio1 =   1.8000        
+ xi154.n740__vss1 =  11.0181n       
+ xi154.n741__net1 =  12.7715n       
+ xi154.n741__net17 =   1.8000        
+ xi154.n741__sbuf_out =   1.8000        
+ xi154.n741__vddio1 =   1.8000        
+ xi154.n741__vss1 =  11.0110n       
+ xi154.n742__net1 =  12.7715n       
+ xi154.n742__net17 =   1.8000        
+ xi154.n742__sbuf_out =   1.8000        
+ xi154.n742__vddio1 =   1.8000        
+ xi154.n742__vss1 =  11.0085n       
+ xi154.n743__net1 =  12.7710n       
+ xi154.n743__net17 =   1.8000        
+ xi154.n743__sbuf_out =   1.8000        
+ xi154.n743__vddio1 =   1.8000        
+ xi154.n743__vss1 =  10.9993n       
+ xi154.n744__net1 =  12.7723n       
+ xi154.n744__net17 =   1.8000        
+ xi154.n744__sbuf_out =   1.8000        
+ xi154.n744__vddio1 =   1.8000        
+ xi154.n744__vss1 =  10.9898n       
+ xi154.n745__net1 =  12.7726n       
+ xi154.n745__net17 =   1.8000        
+ xi154.n745__sbuf_out =   1.8000        
+ xi154.n745__vddio1 =   1.8000        
+ xi154.n745__vss1 =  10.9799n       
+ xi154.n746__net1 =  12.7718n       
+ xi154.n746__net17 =   1.8000        
+ xi154.n746__sbuf_out =   1.8000        
+ xi154.n746__vddio1 =   1.8000        
+ xi154.n746__vss1 =  10.9785n       
+ xi154.n747__net1 =  12.7713n       
+ xi154.n747__net17 =   1.8000        
+ xi154.n747__sbuf_out =   1.8000        
+ xi154.n747__vddio1 =   1.8000        
+ xi154.n747__vss1 =  10.9677n       
+ xi154.n748__net1 =  12.7718n       
+ xi154.n748__net17 =   1.8000        
+ xi154.n748__sbuf_out =   1.8000        
+ xi154.n748__vddio1 =   1.8000        
+ xi154.n748__vss1 =  10.9577n       
+ xi154.n749__net1 =  13.0240n       
+ xi154.n749__net17 =   1.8000        
+ xi154.n749__sbuf_out =   1.8000        
+ xi154.n749__vddio1 =   1.8000        
+ xi154.n749__vss1 =  11.0463n       
+ xi154.n74__net1 =  12.9956n       
+ xi154.n74__net17 =   1.8000        
+ xi154.n74__net7 =   7.3581n       
+ xi154.n74__sbuf_out =   1.8000        
+ xi154.n74__vddio1 =   1.8000        
+ xi154.n74__vss1 =   2.9288n       
+ xi154.n750__net1 =  13.0231n       
+ xi154.n750__net17 =   1.8000        
+ xi154.n750__sbuf_out =   1.8000        
+ xi154.n750__vddio1 =   1.8000        
+ xi154.n750__vss1 =  11.0403n       
+ xi154.n751__net1 =  13.0226n       
+ xi154.n751__sbuf_out =   1.8000        
+ xi154.n751__vddio1 =   1.8000        
+ xi154.n751__vss1 =  11.0457n       
+ xi154.n752__net1 =  13.0231n       
+ xi154.n752__net17 =   1.8000        
+ xi154.n752__sbuf_out =   1.8000        
+ xi154.n752__vddio1 =   1.8000        
+ xi154.n752__vss1 =  11.0457n       
+ xi154.n753__net1 =  13.0203n       
+ xi154.n753__net17 =   1.8000        
+ xi154.n753__sbuf_out =   1.8000        
+ xi154.n753__vddio1 =   1.8000        
+ xi154.n753__vss1 =  11.0361n       
+ xi154.n754__net1 =  13.0203n       
+ xi154.n754__net17 =   1.8000        
+ xi154.n754__sbuf_out =   1.8000        
+ xi154.n754__vddio1 =   1.8000        
+ xi154.n754__vss1 =  11.0361n       
+ xi154.n755__net1 =  13.0198n       
+ xi154.n755__sbuf_out =   1.8000        
+ xi154.n755__vddio1 =   1.8000        
+ xi154.n755__vss1 =  11.0265n       
+ xi154.n756__net1 =  13.0212n       
+ xi154.n756__sbuf_out =   1.8000        
+ xi154.n756__vddio1 =   1.8000        
+ xi154.n756__vss1 =  11.0265n       
+ xi154.n757__net1 =  13.0173n       
+ xi154.n757__sbuf_out =   1.8000        
+ xi154.n757__vddio1 =   1.8000        
+ xi154.n757__vss1 =  11.0173n       
+ xi154.n758__net1 =  13.0164n       
+ xi154.n758__sbuf_out =   1.8000        
+ xi154.n758__vddio1 =   1.8000        
+ xi154.n758__vss1 =  11.0173n       
+ xi154.n759__net1 =  13.0159n       
+ xi154.n759__sbuf_out =   1.8000        
+ xi154.n759__vddio1 =   1.8000        
+ xi154.n759__vss1 =  11.0077n       
+ xi154.n75__net1 =  12.9951n       
+ xi154.n75__net17 =   1.8000        
+ xi154.n75__net7 =   7.3549n       
+ xi154.n75__sbuf_out =   1.8000        
+ xi154.n75__vddio1 =   1.8000        
+ xi154.n75__vss1 =   2.9287n       
+ xi154.n760__net1 =  13.0164n       
+ xi154.n760__sbuf_out =   1.8000        
+ xi154.n760__vddio1 =   1.8000        
+ xi154.n760__vss1 =  11.0077n       
+ xi154.n761__net1 =  13.0132n       
+ xi154.n761__sbuf_out =   1.8000        
+ xi154.n761__vddio1 =   1.8000        
+ xi154.n761__vss1 =  10.9979n       
+ xi154.n762__net1 =  13.0132n       
+ xi154.n762__sbuf_out =   1.8000        
+ xi154.n762__vddio1 =   1.8000        
+ xi154.n762__vss1 =  10.9979n       
+ xi154.n763__net1 =  13.0127n       
+ xi154.n763__sbuf_out =   1.8000        
+ xi154.n763__vddio1 =   1.8000        
+ xi154.n763__vss1 =  10.9857n       
+ xi154.n764__net1 =  13.0141n       
+ xi154.n764__sbuf_out =   1.8000        
+ xi154.n764__vddio1 =   1.8000        
+ xi154.n764__vss1 =  10.9857n       
+ xi154.n765__net1 =  13.0095n       
+ xi154.n765__sbuf_out =   1.8000        
+ xi154.n765__vddio1 =   1.8000        
+ xi154.n765__vss1 =  10.8565n       
+ xi154.n766__net1 =  13.0087n       
+ xi154.n766__sbuf_out =   1.8000        
+ xi154.n766__vss1 =  10.8589n       
+ xi154.n767__net1 =  13.0082n       
+ xi154.n767__sbuf_out =   1.8000        
+ xi154.n767__vddio1 =   1.8000        
+ xi154.n767__vss1 =  10.8587n       
+ xi154.n768__net1 =  13.0087n       
+ xi154.n768__sbuf_out =   1.8000        
+ xi154.n768__vddio1 =   1.8000        
+ xi154.n768__vss1 =  10.8581n       
+ xi154.n769__net1 =  13.0050n       
+ xi154.n769__sbuf_out =   1.8000        
+ xi154.n769__vddio1 =   1.8000        
+ xi154.n769__vss1 =  10.8579n       
+ xi154.n76__net1 =  12.9965n       
+ xi154.n76__net17 =   1.8000        
+ xi154.n76__net7 =   7.3511n       
+ xi154.n76__sbuf_out =   1.8000        
+ xi154.n76__vddio1 =   1.8000        
+ xi154.n76__vss1 =   2.9284n       
+ xi154.n770__net1 =  13.0050n       
+ xi154.n770__sbuf_out =   1.8000        
+ xi154.n770__vddio1 =   1.8000        
+ xi154.n770__vss1 =  10.8574n       
+ xi154.n771__net1 =  13.0045n       
+ xi154.n771__sbuf_out =   1.8000        
+ xi154.n771__vddio1 =   1.8000        
+ xi154.n771__vss1 =  10.8564n       
+ xi154.n772__net1 =  13.0059n       
+ xi154.n772__sbuf_out =   1.8000        
+ xi154.n772__vddio1 =   1.8000        
+ xi154.n772__vss1 =  10.8551n       
+ xi154.n773__net1 =  13.0007n       
+ xi154.n773__sbuf_out =   1.8000        
+ xi154.n773__vddio1 =   1.8000        
+ xi154.n773__vss1 =  10.8541n       
+ xi154.n774__net1 =  12.9999n       
+ xi154.n774__sbuf_out =   1.8000        
+ xi154.n774__vddio1 =   1.8000        
+ xi154.n774__vss1 =  10.8534n       
+ xi154.n775__net1 =  12.9994n       
+ xi154.n775__sbuf_out =   1.8000        
+ xi154.n775__vddio1 =   1.8000        
+ xi154.n775__vss1 =  10.8513n       
+ xi154.n776__net1 =  12.9999n       
+ xi154.n776__sbuf_out =   1.8000        
+ xi154.n776__vddio1 =   1.8000        
+ xi154.n776__vss1 =  10.8470n       
+ xi154.n777__net1 =  12.9957n       
+ xi154.n777__sbuf_out =   1.8000        
+ xi154.n777__vddio1 =   1.8000        
+ xi154.n777__vss1 =  10.8769n       
+ xi154.n778__net1 =  12.9957n       
+ xi154.n778__sbuf_out =   1.8000        
+ xi154.n778__vddio1 =   1.8000        
+ xi154.n778__vss1 =  10.8769n       
+ xi154.n779__net1 =  12.9952n       
+ xi154.n779__sbuf_out =   1.8000        
+ xi154.n779__vss1 =  10.8766n       
+ xi154.n77__net1 =  12.9908n       
+ xi154.n77__net17 =   1.8000        
+ xi154.n77__net7 =   7.3467n       
+ xi154.n77__sbuf_out =   1.8000        
+ xi154.n77__vddio1 =   1.8000        
+ xi154.n77__vss1 =   2.9280n       
+ xi154.n780__net1 =  12.9966n       
+ xi154.n780__sbuf_out =   1.8000        
+ xi154.n780__vddio1 =   1.8000        
+ xi154.n780__vss1 =  10.8766n       
+ xi154.n781__net1 =  12.9909n       
+ xi154.n781__sbuf_out =   1.8000        
+ xi154.n781__vddio1 =   1.8000        
+ xi154.n781__vss1 =  10.8761n       
+ xi154.n782__net1 =  12.9900n       
+ xi154.n782__sbuf_out =   1.8000        
+ xi154.n782__vddio1 =   1.8000        
+ xi154.n782__vss1 =  10.8761n       
+ xi154.n783__net1 =  12.9895n       
+ xi154.n783__sbuf_out =   1.8000        
+ xi154.n783__vddio1 =   1.8000        
+ xi154.n783__vss1 =  10.8754n       
+ xi154.n784__net1 =  12.9900n       
+ xi154.n784__sbuf_out =   1.8000        
+ xi154.n784__vddio1 =   1.8000        
+ xi154.n784__vss1 =  10.8754n       
+ xi154.n785__net1 =  12.9854n       
+ xi154.n785__sbuf_out =   1.8000        
+ xi154.n785__vddio1 =   1.8000        
+ xi154.n785__vss1 =  10.8744n       
+ xi154.n786__net1 =  12.9854n       
+ xi154.n786__sbuf_out =   1.8000        
+ xi154.n786__vddio1 =   1.8000        
+ xi154.n786__vss1 =  10.8744n       
+ xi154.n787__net1 =  12.9849n       
+ xi154.n787__sbuf_out =   1.8000        
+ xi154.n787__vddio1 =   1.8000        
+ xi154.n787__vss1 =  10.8731n       
+ xi154.n788__net1 =  12.9863n       
+ xi154.n788__sbuf_out =   1.8000        
+ xi154.n788__vddio1 =   1.8000        
+ xi154.n788__vss1 =  10.8731n       
+ xi154.n789__net1 =  12.9800n       
+ xi154.n789__sbuf_out =   1.8000        
+ xi154.n789__vddio1 =   1.8000        
+ xi154.n789__vss1 =  10.8714n       
+ xi154.n78__net1 =  12.9899n       
+ xi154.n78__net17 =   1.8000        
+ xi154.n78__net7 =   7.3416n       
+ xi154.n78__sbuf_out =   1.8000        
+ xi154.n78__vddio1 =   1.8000        
+ xi154.n78__vss1 =   2.9274n       
+ xi154.n790__net1 =  12.9791n       
+ xi154.n790__sbuf_out =   1.8000        
+ xi154.n790__vddio1 =   1.8000        
+ xi154.n790__vss1 =  10.8714n       
+ xi154.n791__net1 =  12.9786n       
+ xi154.n791__sbuf_out =   1.8000        
+ xi154.n791__vddio1 =   1.8000        
+ xi154.n791__vss1 =  10.8603n       
+ xi154.n792__net1 =  12.9791n       
+ xi154.n792__sbuf_out =   1.8000        
+ xi154.n792__vddio1 =   1.8000        
+ xi154.n792__vss1 =  10.8603n       
+ xi154.n793__net1 =  12.9467n       
+ xi154.n793__sbuf_out =   1.8000        
+ xi154.n793__vddio1 =   1.8000        
+ xi154.n793__vss1 =  10.7378n       
+ xi154.n794__net1 =  12.9472n       
+ xi154.n794__sbuf_out =   1.8000        
+ xi154.n794__vddio1 =   1.8000        
+ xi154.n794__vss1 =  10.7402n       
+ xi154.n795__net1 =  12.9481n       
+ xi154.n795__sbuf_out =   1.8000        
+ xi154.n795__vddio1 =   1.8000        
+ xi154.n795__vss1 =  10.7399n       
+ xi154.n796__net1 =  12.9472n       
+ xi154.n796__sbuf_out =   1.8000        
+ xi154.n796__vddio1 =   1.8000        
+ xi154.n796__vss1 =  10.7394n       
+ xi154.n797__net1 =  12.9398n       
+ xi154.n797__sbuf_out =   1.8000        
+ xi154.n797__vddio1 =   1.8000        
+ xi154.n797__vss1 =  10.7392n       
+ xi154.n798__net1 =  12.9403n       
+ xi154.n798__sbuf_out =   1.8000        
+ xi154.n798__vddio1 =   1.8000        
+ xi154.n798__vss1 =  10.7387n       
+ xi154.n799__net1 =  12.9403n       
+ xi154.n799__sbuf_out =   1.8000        
+ xi154.n799__vddio1 =   1.8000        
+ xi154.n799__vss1 =  10.7377n       
+ xi154.n79__net1 =  12.9894n       
+ xi154.n79__net17 =   1.8000        
+ xi154.n79__net7 =   7.3359n       
+ xi154.n79__sbuf_out =   1.8000        
+ xi154.n79__vddio1 =   1.8000        
+ xi154.n79__vss1 =   2.9177n       
+ xi154.n7__net1 =  12.8190n       
+ xi154.n7__net17 =   1.8000        
+ xi154.n7__net3 =   1.8000        
+ xi154.n7__net7 =   7.3548n       
+ xi154.n7__sbuf_in =  22.4569n       
+ xi154.n7__sbuf_out =   1.8000        
+ xi154.n7__vddio1 =   1.8000        
+ xi154.n7__vss1 = 942.9564p       
+ xi154.n800__net1 =  12.9412n       
+ xi154.n800__sbuf_out =   1.8000        
+ xi154.n800__vddio1 =   1.8000        
+ xi154.n800__vss1 =  10.7364n       
+ xi154.n801__net1 =  12.9343n       
+ xi154.n801__sbuf_out =   1.8000        
+ xi154.n801__vddio1 =   1.8000        
+ xi154.n801__vss1 =  10.7353n       
+ xi154.n802__net1 =  12.9348n       
+ xi154.n802__sbuf_out =   1.8000        
+ xi154.n802__vddio1 =   1.8000        
+ xi154.n802__vss1 =  10.7347n       
+ xi154.n803__net1 =  12.9356n       
+ xi154.n803__sbuf_out =   1.8000        
+ xi154.n803__vddio1 =   1.8000        
+ xi154.n803__vss1 =  10.7326n       
+ xi154.n804__net1 =  12.9348n       
+ xi154.n804__sbuf_out =   1.8000        
+ xi154.n804__vddio1 =   1.8000        
+ xi154.n804__vss1 =  10.7283n       
+ xi154.n805__net1 =  12.9268n       
+ xi154.n805__sbuf_out =   1.8000        
+ xi154.n805__vddio1 =   1.8000        
+ xi154.n805__vss1 =  10.7581n       
+ xi154.n806__net1 =  12.9272n       
+ xi154.n806__sbuf_out =   1.8000        
+ xi154.n806__vddio1 =   1.8000        
+ xi154.n806__vss1 =  10.7581n       
+ xi154.n807__net1 =  12.9272n       
+ xi154.n807__sbuf_out =   1.8000        
+ xi154.n807__vddio1 =   1.8000        
+ xi154.n807__vss1 =  10.7579n       
+ xi154.n808__net1 =  12.9281n       
+ xi154.n808__sbuf_out =   1.8000        
+ xi154.n808__vss1 =  10.7579n       
+ xi154.n809__net1 =  12.9207n       
+ xi154.n809__sbuf_out =   1.8000        
+ xi154.n809__vddio1 =   1.8000        
+ xi154.n809__vss1 =  10.7574n       
+ xi154.n80__net1 =  12.9899n       
+ xi154.n80__net17 =   1.8000        
+ xi154.n80__net7 =   7.3295n       
+ xi154.n80__sbuf_out =   1.8000        
+ xi154.n80__vddio1 =   1.8000        
+ xi154.n810__net1 =  12.9212n       
+ xi154.n810__sbuf_out =   1.8000        
+ xi154.n810__vddio1 =   1.8000        
+ xi154.n810__vss1 =  10.7574n       
+ xi154.n811__net1 =  12.9221n       
+ xi154.n811__sbuf_out =   1.8000        
+ xi154.n811__vddio1 =   1.8000        
+ xi154.n811__vss1 =  10.7567n       
+ xi154.n812__net1 =  12.9212n       
+ xi154.n812__sbuf_out =   1.8000        
+ xi154.n812__vddio1 =   1.8000        
+ xi154.n812__vss1 =  10.7567n       
+ xi154.n813__net1 =  12.9126n       
+ xi154.n813__sbuf_out =   1.8000        
+ xi154.n813__vddio1 =   1.8000        
+ xi154.n813__vss1 =  10.7557n       
+ xi154.n814__net1 =  12.9131n       
+ xi154.n814__sbuf_out =   1.8000        
+ xi154.n814__vddio1 =   1.8000        
+ xi154.n814__vss1 =  10.7557n       
+ xi154.n815__net1 =  12.9131n       
+ xi154.n815__sbuf_out =   1.8000        
+ xi154.n815__vddio1 =   1.8000        
+ xi154.n815__vss1 =  10.7544n       
+ xi154.n816__net1 =  12.9140n       
+ xi154.n816__sbuf_out =   1.8000        
+ xi154.n816__vddio1 =   1.8000        
+ xi154.n816__vss1 =  10.7544n       
+ xi154.n817__net1 =  12.9061n       
+ xi154.n817__sbuf_out =   1.8000        
+ xi154.n817__vddio1 =   1.8000        
+ xi154.n817__vss1 =  10.7527n       
+ xi154.n818__net1 =  12.9066n       
+ xi154.n818__sbuf_out =   1.8000        
+ xi154.n818__vddio1 =   1.8000        
+ xi154.n818__vss1 =  10.7527n       
+ xi154.n819__net1 =  12.9075n       
+ xi154.n819__sbuf_out =   1.8000        
+ xi154.n819__vddio1 =   1.8000        
+ xi154.n819__vss1 =  10.7415n       
+ xi154.n81__net1 =  12.9853n       
+ xi154.n81__net17 =   1.8000        
+ xi154.n81__net7 =   7.3282n       
+ xi154.n81__sbuf_out =   1.8000        
+ xi154.n81__vddio1 =   1.8000        
+ xi154.n81__vss1 =   7.3753n       
+ xi154.n820__net1 =  12.9066n       
+ xi154.n820__sbuf_out =   1.8000        
+ xi154.n820__vddio1 =   1.8000        
+ xi154.n820__vss1 =  10.7415n       
+ xi154.n821__net1 =  12.8974n       
+ xi154.n821__sbuf_out =   1.8000        
+ xi154.n821__vddio1 =   1.8000        
+ xi154.n821__vss1 =  10.6007n       
+ xi154.n822__net1 =  12.8979n       
+ xi154.n822__sbuf_out =   1.8000        
+ xi154.n822__vddio1 =   1.8000        
+ xi154.n822__vss1 =  10.6031n       
+ xi154.n823__net1 =  12.8979n       
+ xi154.n823__sbuf_out =   1.8000        
+ xi154.n823__vddio1 =   1.8000        
+ xi154.n823__vss1 =  10.6029n       
+ xi154.n824__net1 =  12.8988n       
+ xi154.n824__sbuf_out =   1.8000        
+ xi154.n824__vddio1 =   1.8000        
+ xi154.n824__vss1 =  10.6024n       
+ xi154.n825__net1 =  12.8905n       
+ xi154.n825__sbuf_out =   1.8000        
+ xi154.n825__vddio1 =   1.8000        
+ xi154.n825__vss1 =  10.6022n       
+ xi154.n826__net1 =  12.8910n       
+ xi154.n826__sbuf_out =   1.8000        
+ xi154.n826__vddio1 =   1.8000        
+ xi154.n826__vss1 =  10.6017n       
+ xi154.n827__net1 =  12.8918n       
+ xi154.n827__sbuf_out =   1.8000        
+ xi154.n827__vddio1 =   1.8000        
+ xi154.n827__vss1 =  10.6007n       
+ xi154.n828__net1 =  12.8910n       
+ xi154.n828__sbuf_out =   1.8000        
+ xi154.n828__vddio1 =   1.8000        
+ xi154.n828__vss1 =  10.5994n       
+ xi154.n829__net1 =  12.8811n       
+ xi154.n829__sbuf_out =   1.8000        
+ xi154.n829__vddio1 =   1.8000        
+ xi154.n829__vss1 =  10.5983n       
+ xi154.n82__net1 =  12.9853n       
+ xi154.n82__net17 =   1.8000        
+ xi154.n82__net7 =   7.3652n       
+ xi154.n82__sbuf_out =   1.8000        
+ xi154.n82__vddio1 =   1.8000        
+ xi154.n82__vss1 =   7.2009n       
+ xi154.n830__net1 =  12.8816n       
+ xi154.n830__sbuf_out =   1.8000        
+ xi154.n830__vddio1 =   1.8000        
+ xi154.n830__vss1 =  10.5977n       
+ xi154.n831__net1 =  12.8816n       
+ xi154.n831__sbuf_out =   1.8000        
+ xi154.n831__vddio1 =   1.8000        
+ xi154.n831__vss1 =  10.5955n       
+ xi154.n832__net1 =  12.8825n       
+ xi154.n832__sbuf_out =   1.8000        
+ xi154.n832__vddio1 =   1.8000        
+ xi154.n832__vss1 =  10.5913n       
+ xi154.n833__net1 =  12.8737n       
+ xi154.n833__sbuf_out =   1.8000        
+ xi154.n833__vddio1 =   1.8000        
+ xi154.n833__vss1 =  10.6211n       
+ xi154.n834__net1 =  12.8742n       
+ xi154.n834__sbuf_out =   1.8000        
+ xi154.n834__vddio1 =   1.8000        
+ xi154.n834__vss1 =  10.6211n       
+ xi154.n835__net1 =  12.8751n       
+ xi154.n835__sbuf_out =   1.8000        
+ xi154.n835__vddio1 =   1.8000        
+ xi154.n835__vss1 =  10.6209n       
+ xi154.n836__net1 =  12.8742n       
+ xi154.n836__sbuf_out =   1.8000        
+ xi154.n836__vddio1 =   1.8000        
+ xi154.n836__vss1 =  10.6209n       
+ xi154.n837__net1 =  13.0530n       
+ xi154.n837__sbuf_out =   1.8000        
+ xi154.n837__vss1 =  10.6204n       
+ xi154.n838__net1 =  13.0535n       
+ xi154.n838__sbuf_out =   1.8000        
+ xi154.n838__vddio1 =   1.8000        
+ xi154.n838__vss1 =  10.6204n       
+ xi154.n839__net1 =  13.0544n       
+ xi154.n839__sbuf_out =   1.8000        
+ xi154.n839__vddio1 =   1.8000        
+ xi154.n839__vss1 =  10.6196n       
+ xi154.n83__net1 =  12.9848n       
+ xi154.n83__net17 =   1.8000        
+ xi154.n83__net7 =   7.3646n       
+ xi154.n83__sbuf_out =   1.8000        
+ xi154.n83__vddio1 =   1.8000        
+ xi154.n83__vss1 =   7.3717n       
+ xi154.n840__net1 =  13.0535n       
+ xi154.n840__sbuf_out =   1.8000        
+ xi154.n840__vddio1 =   1.8000        
+ xi154.n840__vss1 =  10.6196n       
+ xi154.n841__net1 =  13.0527n       
+ xi154.n841__sbuf_out =   1.8000        
+ xi154.n841__vddio1 =   1.8000        
+ xi154.n841__vss1 =  10.6187n       
+ xi154.n842__net1 =  13.0532n       
+ xi154.n842__sbuf_out =   1.8000        
+ xi154.n842__vddio1 =   1.8000        
+ xi154.n842__vss1 =  10.6187n       
+ xi154.n843__net1 =  13.0532n       
+ xi154.n843__sbuf_out =   1.8000        
+ xi154.n843__vddio1 =   1.8000        
+ xi154.n843__vss1 =  10.6173n       
+ xi154.n844__net1 =  13.0541n       
+ xi154.n844__sbuf_out =   1.8000        
+ xi154.n844__vddio1 =   1.8000        
+ xi154.n844__vss1 =  10.6173n       
+ xi154.n845__net1 =  13.0522n       
+ xi154.n845__sbuf_out =   1.8000        
+ xi154.n845__vddio1 =   1.8000        
+ xi154.n845__vss1 =  10.6156n       
+ xi154.n846__net1 =  13.0527n       
+ xi154.n846__sbuf_out =   1.8000        
+ xi154.n846__vddio1 =   1.8000        
+ xi154.n846__vss1 =  10.6156n       
+ xi154.n847__net1 =  13.0536n       
+ xi154.n847__sbuf_out =   1.8000        
+ xi154.n847__vddio1 =   1.8000        
+ xi154.n847__vss1 =  10.6045n       
+ xi154.n848__net1 =  13.0527n       
+ xi154.n848__sbuf_out =   1.8000        
+ xi154.n848__vddio1 =   1.8000        
+ xi154.n848__vss1 =  10.6045n       
+ xi154.n849__net1 =  13.0513n       
+ xi154.n849__sbuf_out =   1.8000        
+ xi154.n849__vddio1 =   1.8000        
+ xi154.n849__vss1 =  10.4454n       
+ xi154.n84__net1 =  12.9862n       
+ xi154.n84__net17 =   1.8000        
+ xi154.n84__net7 =   7.3637n       
+ xi154.n84__sbuf_out =   1.8000        
+ xi154.n84__vddio1 =   1.8000        
+ xi154.n84__vss1 =   7.3641n       
+ xi154.n850__net1 =  13.0518n       
+ xi154.n850__sbuf_out =   1.8000        
+ xi154.n850__vddio1 =   1.8000        
+ xi154.n850__vss1 =  10.4478n       
+ xi154.n851__net1 =  13.0518n       
+ xi154.n851__sbuf_out =   1.8000        
+ xi154.n851__vddio1 =   1.8000        
+ xi154.n851__vss1 =  10.4476n       
+ xi154.n852__net1 =  13.0527n       
+ xi154.n852__sbuf_out =   1.8000        
+ xi154.n852__vddio1 =   1.8000        
+ xi154.n852__vss1 =  10.4471n       
+ xi154.n853__net1 =  13.0504n       
+ xi154.n853__sbuf_out =   1.8000        
+ xi154.n853__vddio1 =   1.8000        
+ xi154.n853__vss1 =  10.4469n       
+ xi154.n854__net1 =  13.0509n       
+ xi154.n854__sbuf_out =   1.8000        
+ xi154.n854__vddio1 =   1.8000        
+ xi154.n854__vss1 =  10.4463n       
+ xi154.n855__net1 =  13.0518n       
+ xi154.n855__sbuf_out =   1.8000        
+ xi154.n855__vddio1 =   1.8000        
+ xi154.n855__vss1 =  10.4453n       
+ xi154.n856__net1 =  13.0509n       
+ xi154.n856__sbuf_out =   1.8000        
+ xi154.n856__vddio1 =   1.8000        
+ xi154.n856__vss1 =  10.4440n       
+ xi154.n857__net1 =  13.0489n       
+ xi154.n857__sbuf_out =   1.8000        
+ xi154.n857__vddio1 =   1.8000        
+ xi154.n857__vss1 =  10.4430n       
+ xi154.n858__net1 =  13.0494n       
+ xi154.n858__sbuf_out =   1.8000        
+ xi154.n858__vddio1 =   1.8000        
+ xi154.n858__vss1 =  10.4423n       
+ xi154.n859__net1 =  13.0494n       
+ xi154.n859__sbuf_out =   1.8000        
+ xi154.n859__vddio1 =   1.8000        
+ xi154.n859__vss1 =  10.4402n       
+ xi154.n85__net1 =  12.9798n       
+ xi154.n85__net17 =   1.8000        
+ xi154.n85__net7 =   7.3634n       
+ xi154.n85__sbuf_out =   1.8000        
+ xi154.n85__vddio1 =   1.8000        
+ xi154.n85__vss1 =   7.5263n       
+ xi154.n860__net1 =  13.0503n       
+ xi154.n860__sbuf_out =   1.8000        
+ xi154.n860__vddio1 =   1.8000        
+ xi154.n860__vss1 =  10.4360n       
+ xi154.n861__net1 =  13.0475n       
+ xi154.n861__sbuf_out =   1.8000        
+ xi154.n861__vddio1 =   1.8000        
+ xi154.n861__vss1 =  10.4658n       
+ xi154.n862__net1 =  13.0480n       
+ xi154.n862__sbuf_out =   1.8000        
+ xi154.n862__vddio1 =   1.8000        
+ xi154.n862__vss1 =  10.4658n       
+ xi154.n863__net1 =  13.0489n       
+ xi154.n863__sbuf_out =   1.8000        
+ xi154.n863__vddio1 =   1.8000        
+ xi154.n863__vss1 =  10.4656n       
+ xi154.n864__net1 =  13.0480n       
+ xi154.n864__sbuf_out =   1.8000        
+ xi154.n864__vddio1 =   1.8000        
+ xi154.n864__vss1 =  10.4656n       
+ xi154.n865__net1 =  13.0454n       
+ xi154.n865__sbuf_out =   1.8000        
+ xi154.n865__vddio1 =   1.8000        
+ xi154.n865__vss1 =  10.4650n       
+ xi154.n866__net1 =  13.0459n       
+ xi154.n866__sbuf_out =   1.8000        
+ xi154.n866__vss1 =  10.4650n       
+ xi154.n867__net1 =  13.0459n       
+ xi154.n867__sbuf_out =   1.8000        
+ xi154.n867__vddio1 =   1.8000        
+ xi154.n867__vss1 =  10.4643n       
+ xi154.n868__net1 =  13.0468n       
+ xi154.n868__sbuf_out =   1.8000        
+ xi154.n868__vddio1 =   1.8000        
+ xi154.n868__vss1 =  10.4643n       
+ xi154.n869__net1 =  13.0436n       
+ xi154.n869__sbuf_out =   1.8000        
+ xi154.n869__vddio1 =   1.8000        
+ xi154.n869__vss1 =  10.4633n       
+ xi154.n86__net1 =  12.9790n       
+ xi154.n86__net17 =   1.8000        
+ xi154.n86__net7 =   7.3625n       
+ xi154.n86__sbuf_out =   1.8000        
+ xi154.n86__vddio1 =   1.8000        
+ xi154.n86__vss1 =   7.3169n       
+ xi154.n870__net1 =  13.0441n       
+ xi154.n870__sbuf_out =   1.8000        
+ xi154.n870__vddio1 =   1.8000        
+ xi154.n870__vss1 =  10.4633n       
+ xi154.n871__net1 =  13.0449n       
+ xi154.n871__sbuf_out =   1.8000        
+ xi154.n871__vddio1 =   1.8000        
+ xi154.n871__vss1 =  10.4620n       
+ xi154.n872__net1 =  13.0441n       
+ xi154.n872__sbuf_out =   1.8000        
+ xi154.n872__vddio1 =   1.8000        
+ xi154.n872__vss1 =  10.4620n       
+ xi154.n873__net1 =  13.0409n       
+ xi154.n873__sbuf_out =   1.8000        
+ xi154.n873__vddio1 =   1.8000        
+ xi154.n873__vss1 =  10.4603n       
+ xi154.n874__net1 =  13.0414n       
+ xi154.n874__sbuf_out =   1.8000        
+ xi154.n874__vddio1 =   1.8000        
+ xi154.n874__vss1 =  10.4603n       
+ xi154.n875__net1 =  13.0414n       
+ xi154.n875__sbuf_out =   1.8000        
+ xi154.n875__vddio1 =   1.8000        
+ xi154.n875__vss1 =  10.4492n       
+ xi154.n876__net1 =  13.0422n       
+ xi154.n876__sbuf_out =   1.8000        
+ xi154.n876__vddio1 =   1.8000        
+ xi154.n876__vss1 =  10.4492n       
+ xi154.n877__net1 =  13.0386n       
+ xi154.n877__sbuf_out =   1.8000        
+ xi154.n877__vddio1 =   1.8000        
+ xi154.n877__vss1 =  10.2718n       
+ xi154.n878__net1 =  13.0390n       
+ xi154.n878__sbuf_out =   1.8000        
+ xi154.n878__vddio1 =   1.8000        
+ xi154.n878__vss1 =  10.2742n       
+ xi154.n879__net1 =  13.0399n       
+ xi154.n879__sbuf_out =   1.8000        
+ xi154.n879__vddio1 =   1.8000        
+ xi154.n879__vss1 =  10.2740n       
+ xi154.n87__net1 =  12.9785n       
+ xi154.n87__net17 =   1.8000        
+ xi154.n87__net7 =   7.3615n       
+ xi154.n87__sbuf_out =   1.8000        
+ xi154.n87__vss1 =   7.4786n       
+ xi154.n880__net1 =  13.0390n       
+ xi154.n880__sbuf_out =   1.8000        
+ xi154.n880__vddio1 =   1.8000        
+ xi154.n880__vss1 =  10.2735n       
+ xi154.n881__net1 =  12.8284n       
+ xi154.n881__sbuf_out =   1.8000        
+ xi154.n881__vddio1 =   1.8000        
+ xi154.n881__vss1 =  10.2733n       
+ xi154.n882__net1 =  12.8275n       
+ xi154.n882__sbuf_out =   1.8000        
+ xi154.n882__vddio1 =   1.8000        
+ xi154.n882__vss1 =  10.2727n       
+ xi154.n883__net1 =  12.8271n       
+ xi154.n883__sbuf_out =   1.8000        
+ xi154.n883__vddio1 =   1.8000        
+ xi154.n883__vss1 =  10.2718n       
+ xi154.n884__net1 =  12.8275n       
+ xi154.n884__sbuf_out =   1.8000        
+ xi154.n884__vddio1 =   1.8000        
+ xi154.n884__vss1 =  10.2704n       
+ xi154.n885__net1 =  12.8197n       
+ xi154.n885__sbuf_out =   1.8000        
+ xi154.n885__vddio1 =   1.8000        
+ xi154.n885__vss1 =  10.2694n       
+ xi154.n886__net1 =  12.8197n       
+ xi154.n886__sbuf_out =   1.8000        
+ xi154.n886__vddio1 =   1.8000        
+ xi154.n886__vss1 =  10.2687n       
+ xi154.n887__net1 =  12.8192n       
+ xi154.n887__sbuf_out =   1.8000        
+ xi154.n887__vddio1 =   1.8000        
+ xi154.n887__vss1 =  10.2666n       
+ xi154.n888__net1 =  12.8205n       
+ xi154.n888__sbuf_out =   1.8000        
+ xi154.n888__vddio1 =   1.8000        
+ xi154.n888__vss1 =  10.2624n       
+ xi154.n889__net1 =  12.8100n       
+ xi154.n889__sbuf_out =   1.8000        
+ xi154.n889__vddio1 =   1.8000        
+ xi154.n889__vss1 =  10.2922n       
+ xi154.n88__net1 =  12.9790n       
+ xi154.n88__net17 =   1.8000        
+ xi154.n88__net7 =   7.3606n       
+ xi154.n88__sbuf_out =   1.8000        
+ xi154.n88__vddio1 =   1.8000        
+ xi154.n88__vss1 =   7.5265n       
+ xi154.n890__net1 =  12.8091n       
+ xi154.n890__sbuf_out =   1.8000        
+ xi154.n890__vddio1 =   1.8000        
+ xi154.n890__vss1 =  10.2922n       
+ xi154.n891__net1 =  12.8086n       
+ xi154.n891__sbuf_out =   1.8000        
+ xi154.n891__vddio1 =   1.8000        
+ xi154.n891__vss1 =  10.2920n       
+ xi154.n892__net1 =  12.8091n       
+ xi154.n892__sbuf_out =   1.8000        
+ xi154.n892__vddio1 =   1.8000        
+ xi154.n892__vss1 =  10.2920n       
+ xi154.n893__net1 =  12.8008n       
+ xi154.n893__sbuf_out =   1.8000        
+ xi154.n893__vddio1 =   1.8000        
+ xi154.n893__vss1 =  10.2914n       
+ xi154.n894__net1 =  12.8008n       
+ xi154.n894__sbuf_out =   1.8000        
+ xi154.n894__vddio1 =   1.8000        
+ xi154.n894__vss1 =  10.2914n       
+ xi154.n895__net1 =  12.8003n       
+ xi154.n895__sbuf_out =   1.8000        
+ xi154.n895__vddio1 =   1.8000        
+ xi154.n895__vss1 =  10.2907n       
+ xi154.n896__net1 =  12.8017n       
+ xi154.n896__sbuf_out =   1.8000        
+ xi154.n896__vss1 =  10.2907n       
+ xi154.n897__net1 =  12.7905n       
+ xi154.n897__sbuf_out =   1.8000        
+ xi154.n897__vddio1 =   1.8000        
+ xi154.n897__vss1 =  10.2897n       
+ xi154.n898__net1 =  12.7897n       
+ xi154.n898__sbuf_out =   1.8000        
+ xi154.n898__vddio1 =   1.8000        
+ xi154.n898__vss1 =  10.2897n       
+ xi154.n899__net1 =  12.7892n       
+ xi154.n899__sbuf_out =   1.8000        
+ xi154.n899__vddio1 =   1.8000        
+ xi154.n899__vss1 =  10.2884n       
+ xi154.n89__net1 =  12.9472n       
+ xi154.n89__net17 =   1.8000        
+ xi154.n89__net7 =   7.3589n       
+ xi154.n89__sbuf_out =   1.8000        
+ xi154.n89__vddio1 =   1.8000        
+ xi154.n89__vss1 =   7.2668n       
+ xi154.n8__net1 =  12.8204n       
+ xi154.n8__net17 =   1.8000        
+ xi154.n8__net3 =   1.8000        
+ xi154.n8__net7 =   7.3510n       
+ xi154.n8__sbuf_in =  22.4578n       
+ xi154.n8__sbuf_out =   1.8000        
+ xi154.n8__vddio1 =   1.8000        
+ xi154.n8__vss1 = 774.1295p       
+ xi154.n900__net1 =  12.7897n       
+ xi154.n900__sbuf_out =   1.8000        
+ xi154.n900__vddio1 =   1.8000        
+ xi154.n900__vss1 =  10.2884n       
+ xi154.n901__net1 =  12.7809n       
+ xi154.n901__sbuf_out =   1.8000        
+ xi154.n901__vddio1 =   1.8000        
+ xi154.n901__vss1 =  10.2867n       
+ xi154.n902__net1 =  12.7809n       
+ xi154.n902__sbuf_out =   1.8000        
+ xi154.n902__vddio1 =   1.8000        
+ xi154.n902__vss1 =  10.2867n       
+ xi154.n903__net1 =  12.7804n       
+ xi154.n903__sbuf_out =   1.8000        
+ xi154.n903__vddio1 =   1.8000        
+ xi154.n903__vss1 =  10.2756n       
+ xi154.n904__net1 =  12.7818n       
+ xi154.n904__sbuf_out =   1.8000        
+ xi154.n904__vddio1 =   1.8000        
+ xi154.n904__vss1 =  10.2756n       
+ xi154.n905__net1 =  12.7701n       
+ xi154.n905__sbuf_out =   1.8000        
+ xi154.n905__vddio1 =   1.8000        
+ xi154.n905__vss1 =   1.8037n       
+ xi154.n906__net1 =  12.7692n       
+ xi154.n906__sbuf_out =   1.8000        
+ xi154.n906__vddio1 =   1.8000        
+ xi154.n907__net1 =  12.7687n       
+ xi154.n907__sbuf_out =   1.8000        
+ xi154.n907__vddio1 =   1.8000        
+ xi154.n908__net1 =  12.7692n       
+ xi154.n908__sbuf_out =   1.8000        
+ xi154.n908__vddio1 =   1.8000        
+ xi154.n909__net1 =  12.7701n       
+ xi154.n909__sbuf_out =   1.8000        
+ xi154.n909__vddio1 =   1.8000        
+ xi154.n90__net1 =  12.9472n       
+ xi154.n90__net17 =   1.8000        
+ xi154.n90__net7 =   7.3581n       
+ xi154.n90__sbuf_out =   1.8000        
+ xi154.n90__vddio1 =   1.8000        
+ xi154.n90__vss1 =   7.4298n       
+ xi154.n910__net1 =  12.7701n       
+ xi154.n910__sbuf_out =   1.8000        
+ xi154.n910__vddio1 =   1.8000        
+ xi154.n910__vss1 =   2.6050n       
+ xi154.n911__net1 =  12.7696n       
+ xi154.n911__sbuf_out =   1.8000        
+ xi154.n911__vddio1 =   1.8000        
+ xi154.n912__net1 =  12.7710n       
+ xi154.n912__sbuf_out =   1.8000        
+ xi154.n912__vddio1 =   1.8000        
+ xi154.n912__vss1 =   4.1352n       
+ xi154.n913__net1 =  12.7719n       
+ xi154.n913__sbuf_out =   1.8000        
+ xi154.n913__vddio1 =   1.8000        
+ xi154.n914__net1 =  12.7710n       
+ xi154.n914__sbuf_out =   1.8000        
+ xi154.n915__net1 =  12.7705n       
+ xi154.n915__sbuf_out =   1.8000        
+ xi154.n915__vddio1 =   1.8000        
+ xi154.n916__net1 =  12.7710n       
+ xi154.n916__sbuf_out =   1.8000        
+ xi154.n917__net1 =  12.7715n       
+ xi154.n917__sbuf_out =   1.8000        
+ xi154.n918__net1 =  12.7715n       
+ xi154.n918__sbuf_out =   1.8000        
+ xi154.n919__net1 =  12.7710n       
+ xi154.n919__sbuf_out =   1.8000        
+ xi154.n919__vddio1 =   1.8000        
+ xi154.n91__net1 =  12.9481n       
+ xi154.n91__net17 =   1.8000        
+ xi154.n91__net7 =   7.3558n       
+ xi154.n91__sbuf_out =   1.8000        
+ xi154.n91__vddio1 =   1.8000        
+ xi154.n91__vss1 =   7.4787n       
+ xi154.n920__net1 =  12.7724n       
+ xi154.n920__sbuf_out =   1.8000        
+ xi154.n920__vss1 =   4.9029n       
+ xi154.n921__net1 =  12.7727n       
+ xi154.n921__sbuf_out =   1.8000        
+ xi154.n921__vddio1 =   1.8000        
+ xi154.n922__net1 =  12.7718n       
+ xi154.n922__sbuf_out =   1.8000        
+ xi154.n922__vss1 =   7.4536n       
+ xi154.n923__net1 =  12.7713n       
+ xi154.n923__sbuf_out =   1.8000        
+ xi154.n924__net1 =  12.7718n       
+ xi154.n924__sbuf_out =   1.8000        
+ xi154.n924__vddio1 =   1.8000        
+ xi154.n925__net1 =  13.0240n       
+ xi154.n925__sbuf_out =   1.8000        
+ xi154.n925__vddio1 =   1.8000        
+ xi154.n926__net1 =  13.0231n       
+ xi154.n926__sbuf_out =   1.8000        
+ xi154.n926__vddio1 =   1.8000        
+ xi154.n927__net1 =  13.0226n       
+ xi154.n927__sbuf_out =   1.8000        
+ xi154.n927__vddio1 =   1.8000        
+ xi154.n928__net1 =  13.0231n       
+ xi154.n928__sbuf_out =   1.8000        
+ xi154.n929__net1 =  13.0203n       
+ xi154.n929__sbuf_out =   1.8000        
+ xi154.n929__vddio1 =   1.8000        
+ xi154.n92__net1 =  12.9472n       
+ xi154.n92__net17 =   1.8000        
+ xi154.n92__net7 =   7.3549n       
+ xi154.n92__sbuf_out =   1.8000        
+ xi154.n92__vddio1 =   1.8000        
+ xi154.n92__vss1 =   7.2548n       
+ xi154.n930__net1 =  13.0203n       
+ xi154.n930__sbuf_out =   1.8000        
+ xi154.n931__net1 =  13.0198n       
+ xi154.n931__sbuf_out =   1.8000        
+ xi154.n931__vddio1 =   1.8000        
+ xi154.n932__net1 =  13.0212n       
+ xi154.n932__sbuf_out =   1.8000        
+ xi154.n933__net1 =  13.0173n       
+ xi154.n933__sbuf_out =   1.8000        
+ xi154.n934__net1 =  13.0164n       
+ xi154.n934__sbuf_out =   1.8000        
+ xi154.n934__vddio1 =   1.8000        
+ xi154.n935__net1 =  13.0159n       
+ xi154.n935__sbuf_out =   1.8000        
+ xi154.n935__vddio1 =   1.8000        
+ xi154.n936__net1 =  13.0164n       
+ xi154.n936__sbuf_out =   1.8000        
+ xi154.n936__vddio1 =   1.8000        
+ xi154.n937__net1 =  13.0132n       
+ xi154.n937__sbuf_out =   1.8000        
+ xi154.n937__vddio1 =   1.8000        
+ xi154.n938__net1 =  13.0132n       
+ xi154.n938__sbuf_out =   1.8000        
+ xi154.n938__vss1 =   7.7438n       
+ xi154.n939__net1 =  13.0127n       
+ xi154.n939__sbuf_out =   1.8000        
+ xi154.n93__net1 =  12.9403n       
+ xi154.n93__net17 =   1.8000        
+ xi154.n93__net7 =   7.3520n       
+ xi154.n93__sbuf_out =   1.8000        
+ xi154.n93__vddio1 =   1.8000        
+ xi154.n93__vss1 =   7.2184n       
+ xi154.n940__net1 =  13.0141n       
+ xi154.n940__sbuf_out =   1.8000        
+ xi154.n940__vddio1 =   1.8000        
+ xi154.n941__net1 =  13.0096n       
+ xi154.n941__sbuf_out =   1.8000        
+ xi154.n941__vddio1 =   1.8000        
+ xi154.n942__net1 =  13.0087n       
+ xi154.n942__sbuf_out =   1.8000        
+ xi154.n942__vddio1 =   1.8000        
+ xi154.n943__net1 =  13.0082n       
+ xi154.n943__sbuf_out =   1.8000        
+ xi154.n943__vddio1 =   1.8000        
+ xi154.n944__net1 =  13.0087n       
+ xi154.n944__sbuf_out =   1.8000        
+ xi154.n945__net1 =  13.0050n       
+ xi154.n945__sbuf_out =   1.8000        
+ xi154.n946__net1 =  13.0050n       
+ xi154.n946__sbuf_out =   1.8000        
+ xi154.n946__vddio1 =   1.8000        
+ xi154.n947__net1 =  13.0045n       
+ xi154.n947__sbuf_out =   1.8000        
+ xi154.n947__vddio1 =   1.8000        
+ xi154.n948__net1 =  13.0059n       
+ xi154.n948__sbuf_out =   1.8000        
+ xi154.n948__vddio1 =   1.8000        
+ xi154.n949__net1 =  13.0008n       
+ xi154.n949__sbuf_out =   1.8000        
+ xi154.n949__vddio1 =   1.8000        
+ xi154.n94__net1 =  12.9403n       
+ xi154.n94__net17 =   1.8000        
+ xi154.n94__net7 =   7.3511n       
+ xi154.n94__sbuf_out =   1.8000        
+ xi154.n94__vddio1 =   1.8000        
+ xi154.n94__vss1 =   7.3827n       
+ xi154.n950__net1 =  12.9999n       
+ xi154.n950__sbuf_out =   1.8000        
+ xi154.n951__net1 =  12.9994n       
+ xi154.n951__sbuf_out =   1.8000        
+ xi154.n952__net1 =  12.9999n       
+ xi154.n952__sbuf_out =   1.8000        
+ xi154.n952__vddio1 =   1.8000        
+ xi154.n953__net1 =  12.9957n       
+ xi154.n953__sbuf_out =   1.8000        
+ xi154.n953__vddio1 =   1.8000        
+ xi154.n954__net1 =  12.9957n       
+ xi154.n954__sbuf_out =   1.8000        
+ xi154.n954__vddio1 =   1.8000        
+ xi154.n955__net1 =  12.9952n       
+ xi154.n955__sbuf_out =   1.8000        
+ xi154.n955__vddio1 =   1.8000        
+ xi154.n956__net1 =  12.9966n       
+ xi154.n956__sbuf_out =   1.8000        
+ xi154.n956__vddio1 =   1.8000        
+ xi154.n957__net1 =  12.9909n       
+ xi154.n957__sbuf_out =   1.8000        
+ xi154.n958__net1 =  12.9900n       
+ xi154.n958__sbuf_out =   1.8000        
+ xi154.n959__net1 =  12.9895n       
+ xi154.n959__sbuf_out =   1.8000        
+ xi154.n95__net1 =  12.9403n       
+ xi154.n95__net17 =   1.8000        
+ xi154.n95__net7 =   7.3476n       
+ xi154.n95__sbuf_out =   1.8000        
+ xi154.n95__vddio1 =   1.8000        
+ xi154.n95__vss1 =   7.4299n       
+ xi154.n960__net1 =  12.9900n       
+ xi154.n960__sbuf_out =   1.8000        
+ xi154.n961__net1 =  12.9854n       
+ xi154.n961__sbuf_out =   1.8000        
+ xi154.n962__net1 =  12.9854n       
+ xi154.n962__sbuf_out =   1.8000        
+ xi154.n963__net1 =  12.9849n       
+ xi154.n963__sbuf_out =   1.8000        
+ xi154.n964__net1 =  12.9863n       
+ xi154.n964__sbuf_out =   1.8000        
+ xi154.n965__net1 =  12.9800n       
+ xi154.n965__sbuf_out =   1.8000        
+ xi154.n966__net1 =  12.9791n       
+ xi154.n966__sbuf_out =   1.8000        
+ xi154.n967__net1 =  12.9786n       
+ xi154.n967__sbuf_out =   1.8000        
+ xi154.n968__net1 =  12.9791n       
+ xi154.n968__sbuf_out =   1.8000        
+ xi154.n969__net1 =  12.9467n       
+ xi154.n969__sbuf_out =   1.8000        
+ xi154.n96__net1 =  12.9412n       
+ xi154.n96__net17 =   1.8000        
+ xi154.n96__net7 =   7.3467n       
+ xi154.n96__sbuf_out =   1.8000        
+ xi154.n96__vddio1 =   1.8000        
+ xi154.n96__vss1 =   7.1683n       
+ xi154.n970__net1 =  12.9472n       
+ xi154.n970__sbuf_out =   1.8000        
+ xi154.n971__net1 =  12.9481n       
+ xi154.n971__sbuf_out =   1.8000        
+ xi154.n972__net1 =  12.9472n       
+ xi154.n972__sbuf_out =   1.8000        
+ xi154.n973__net1 =  12.9398n       
+ xi154.n973__sbuf_out =   1.8000        
+ xi154.n974__net1 =  12.9403n       
+ xi154.n974__sbuf_out =   1.8000        
+ xi154.n975__net1 =  12.9403n       
+ xi154.n975__sbuf_out =   1.8000        
+ xi154.n976__net1 =  12.9412n       
+ xi154.n976__sbuf_out =   1.8000        
+ xi154.n977__net1 =  12.9343n       
+ xi154.n977__sbuf_out =   1.8000        
+ xi154.n978__net1 =  12.9347n       
+ xi154.n978__sbuf_out =   1.8000        
+ xi154.n979__net1 =  12.9356n       
+ xi154.n979__sbuf_out =   1.8000        
+ xi154.n97__net1 =  12.9347n       
+ xi154.n97__net17 =   1.8000        
+ xi154.n97__net7 =   7.3425n       
+ xi154.n97__sbuf_out =   1.8000        
+ xi154.n97__vddio1 =   1.8000        
+ xi154.n97__vss1 =   7.3340n       
+ xi154.n980__net1 =  12.9347n       
+ xi154.n980__sbuf_out =   1.8000        
+ xi154.n981__net1 =  12.9267n       
+ xi154.n981__sbuf_out =   1.8000        
+ xi154.n982__net1 =  12.9272n       
+ xi154.n982__sbuf_out =   1.8000        
+ xi154.n983__net1 =  12.9272n       
+ xi154.n983__sbuf_out =   1.8000        
+ xi154.n984__net1 =  12.9281n       
+ xi154.n984__sbuf_out =   1.8000        
+ xi154.n985__net1 =  12.9207n       
+ xi154.n985__sbuf_out =   1.8000        
+ xi154.n986__net1 =  12.9212n       
+ xi154.n986__sbuf_out =   1.8000        
+ xi154.n987__net1 =  12.9221n       
+ xi154.n987__sbuf_out =   1.8000        
+ xi154.n988__net1 =  12.9212n       
+ xi154.n988__sbuf_out =   1.8000        
+ xi154.n989__net1 =  12.9126n       
+ xi154.n989__sbuf_out =   1.8000        
+ xi154.n98__net1 =  12.9348n       
+ xi154.n98__net17 =   1.8000        
+ xi154.n98__net7 =   7.3416n       
+ xi154.n98__sbuf_out =   1.8000        
+ xi154.n98__vddio1 =   1.8000        
+ xi154.n98__vss1 =   7.3827n       
+ xi154.n990__net1 =  12.9131n       
+ xi154.n990__sbuf_out =   1.8000        
+ xi154.n991__net1 =  12.9131n       
+ xi154.n991__sbuf_out =   1.8000        
+ xi154.n992__net1 =  12.9140n       
+ xi154.n992__sbuf_out =   1.8000        
+ xi154.n993__net1 =  12.9061n       
+ xi154.n993__sbuf_out =   1.8000        
+ xi154.n994__net1 =  12.9066n       
+ xi154.n994__sbuf_out =   1.8000        
+ xi154.n995__net1 =  12.9075n       
+ xi154.n995__sbuf_out =   1.8000        
+ xi154.n996__net1 =  12.9066n       
+ xi154.n996__sbuf_out =   1.8000        
+ xi154.n997__net1 =  12.8974n       
+ xi154.n997__sbuf_out =   1.8000        
+ xi154.n998__net1 =  12.8979n       
+ xi154.n998__sbuf_out =   1.8000        
+ xi154.n999__net1 =  12.8979n       
+ xi154.n999__sbuf_out =   1.8000        
+ xi154.n99__net1 =  12.9357n       
+ xi154.n99__net17 =   1.8000        
+ xi154.n99__net7 =   7.3368n       
+ xi154.n99__sbuf_out =   1.8000        
+ xi154.n99__vddio1 =   1.8000        
+ xi154.n99__vss1 =   7.1154n       
+ xi154.n9__net1 =  12.8099n       
+ xi154.n9__net17 =   1.8000        
+ xi154.n9__net3 =   1.8000        
+ xi154.n9__net7 =   7.3466n       
+ xi154.n9__sbuf_in =  22.4556n       
+ xi154.n9__sbuf_out =   1.8000        
+ xi154.n9__vddio1 =   1.8000        
+ xi154.n9__vss1 = 671.7682p       
+ xi154.net1 =  12.8283n       
+ xi154.net17 =   1.8000        
+ xi154.net3 =   1.8000        
+ xi154.net7 =   7.3642n       
+ xi159.n1000__net1 =  12.8988n       
+ xi159.n1000__sbuf_out =   1.8000        
+ xi159.n1001__net1 =  12.8905n       
+ xi159.n1001__sbuf_out =   1.8000        
+ xi159.n1002__net1 =  12.8909n       
+ xi159.n1002__sbuf_out =   1.8000        
+ xi159.n1003__net1 =  12.8918n       
+ xi159.n1003__sbuf_out =   1.8000        
+ xi159.n1004__net1 =  12.8909n       
+ xi159.n1004__sbuf_out =   1.8000        
+ xi159.n1005__net1 =  12.8811n       
+ xi159.n1005__sbuf_out =   1.8000        
+ xi159.n1006__net1 =  12.8816n       
+ xi159.n1006__sbuf_out =   1.8000        
+ xi159.n1007__net1 =  12.8816n       
+ xi159.n1007__sbuf_out =   1.8000        
+ xi159.n1008__net1 =  12.8825n       
+ xi159.n1008__sbuf_out =   1.8000        
+ xi159.n1009__net1 =  12.8737n       
+ xi159.n1009__sbuf_out =   1.8000        
+ xi159.n100__net1 =  12.9348n       
+ xi159.n100__net17 =   1.8000        
+ xi159.n100__net7 =   7.3359n       
+ xi159.n100__sbuf_out =   1.8000        
+ xi159.n100__vddio1 =   1.8000        
+ xi159.n100__vss1 =   7.2826n       
+ xi159.n1010__net1 =  12.8742n       
+ xi159.n1010__sbuf_out =   1.8000        
+ xi159.n1011__net1 =  12.8751n       
+ xi159.n1011__sbuf_out =   1.8000        
+ xi159.n1012__net1 =  12.8742n       
+ xi159.n1012__sbuf_out =   1.8000        
+ xi159.n1013__net1 =  13.0530n       
+ xi159.n1013__sbuf_out =   1.8000        
+ xi159.n1014__net1 =  13.0535n       
+ xi159.n1014__sbuf_out =   1.8000        
+ xi159.n1015__net1 =  13.0543n       
+ xi159.n1015__sbuf_out =   1.8000        
+ xi159.n1016__net1 =  13.0535n       
+ xi159.n1016__sbuf_out =   1.8000        
+ xi159.n1017__net1 =  13.0527n       
+ xi159.n1017__sbuf_out =   1.8000        
+ xi159.n1018__net1 =  13.0532n       
+ xi159.n1018__sbuf_out =   1.8000        
+ xi159.n1019__net1 =  13.0532n       
+ xi159.n1019__sbuf_out =   1.8000        
+ xi159.n101__net1 =  12.9272n       
+ xi159.n101__net17 =   1.8000        
+ xi159.n101__net7 =   7.3304n       
+ xi159.n101__sbuf_out =   1.8000        
+ xi159.n101__vddio1 =   1.8000        
+ xi159.n101__vss1 =   7.3341n       
+ xi159.n1020__net1 =  13.0541n       
+ xi159.n1020__sbuf_out =   1.8000        
+ xi159.n1021__net1 =  13.0522n       
+ xi159.n1021__sbuf_out =   1.8000        
+ xi159.n1022__net1 =  13.0527n       
+ xi159.n1022__sbuf_out =   1.8000        
+ xi159.n1023__net1 =  13.0536n       
+ xi159.n1023__sbuf_out =   1.8000        
+ xi159.n1024__net1 =  13.0527n       
+ xi159.n1024__sbuf_out =   1.8000        
+ xi159.n1025__net1 =  13.0513n       
+ xi159.n1025__sbuf_out =   1.8000        
+ xi159.n1026__net1 =  13.0518n       
+ xi159.n1026__sbuf_out =   1.8000        
+ xi159.n1027__net1 =  13.0518n       
+ xi159.n1027__sbuf_out =   1.8000        
+ xi159.n1028__net1 =  13.0527n       
+ xi159.n1028__sbuf_out =   1.8000        
+ xi159.n1029__net1 =  13.0504n       
+ xi159.n1029__sbuf_out =   1.8000        
+ xi159.n102__net1 =  12.9273n       
+ xi159.n102__net17 =   1.8000        
+ xi159.n102__net7 =   7.3295n       
+ xi159.n102__sbuf_out =   1.8000        
+ xi159.n102__vddio1 =   1.8000        
+ xi159.n102__vss1 =   7.0787n       
+ xi159.n1030__net1 =  13.0509n       
+ xi159.n1030__sbuf_out =   1.8000        
+ xi159.n1031__net1 =  13.0518n       
+ xi159.n1031__sbuf_out =   1.8000        
+ xi159.n1032__net1 =  13.0509n       
+ xi159.n1032__sbuf_out =   1.8000        
+ xi159.n1033__net1 =  13.0489n       
+ xi159.n1033__sbuf_out =   1.8000        
+ xi159.n1034__net1 =  13.0494n       
+ xi159.n1034__sbuf_out =   1.8000        
+ xi159.n1035__net1 =  13.0494n       
+ xi159.n1035__sbuf_out =   1.8000        
+ xi159.n1036__net1 =  13.0503n       
+ xi159.n1036__sbuf_out =   1.8000        
+ xi159.n1037__net1 =  13.0475n       
+ xi159.n1037__sbuf_out =   1.8000        
+ xi159.n1038__net1 =  13.0480n       
+ xi159.n1038__sbuf_out =   1.8000        
+ xi159.n1039__net1 =  13.0489n       
+ xi159.n1039__sbuf_out =   1.8000        
+ xi159.n103__net1 =  12.9273n       
+ xi159.n103__net17 =   1.8000        
+ xi159.n103__net7 =   7.3654n       
+ xi159.n103__sbuf_out =   1.8000        
+ xi159.n103__vddio1 =   1.8000        
+ xi159.n103__vss1 =   7.0551n       
+ xi159.n1040__net1 =  13.0480n       
+ xi159.n1040__sbuf_out =   1.8000        
+ xi159.n1041__net1 =  13.0454n       
+ xi159.n1041__sbuf_out =   1.8000        
+ xi159.n1042__net1 =  13.0459n       
+ xi159.n1042__sbuf_out =   1.8000        
+ xi159.n1043__net1 =  13.0459n       
+ xi159.n1043__sbuf_out =   1.8000        
+ xi159.n1044__net1 =  13.0468n       
+ xi159.n1044__sbuf_out =   1.8000        
+ xi159.n1045__net1 =  13.0436n       
+ xi159.n1045__sbuf_out =   1.8000        
+ xi159.n1046__net1 =  13.0440n       
+ xi159.n1046__sbuf_out =   1.8000        
+ xi159.n1047__net1 =  13.0449n       
+ xi159.n1047__sbuf_out =   1.8000        
+ xi159.n1048__net1 =  13.0440n       
+ xi159.n1048__sbuf_out =   1.8000        
+ xi159.n1049__net1 =  13.0409n       
+ xi159.n1049__sbuf_out =   1.8000        
+ xi159.n104__net1 =  12.9282n       
+ xi159.n104__net17 =   1.8000        
+ xi159.n104__net7 =   7.3645n       
+ xi159.n104__sbuf_out =   1.8000        
+ xi159.n104__vddio1 =   1.8000        
+ xi159.n104__vss1 =   7.2240n       
+ xi159.n1050__net1 =  13.0413n       
+ xi159.n1050__sbuf_out =   1.8000        
+ xi159.n1051__net1 =  13.0413n       
+ xi159.n1051__sbuf_out =   1.8000        
+ xi159.n1052__net1 =  13.0422n       
+ xi159.n1052__sbuf_out =   1.8000        
+ xi159.n1053__net1 =  13.0385n       
+ xi159.n1053__sbuf_out =   1.8000        
+ xi159.n1054__net1 =  13.0390n       
+ xi159.n1054__sbuf_out =   1.8000        
+ xi159.n1055__net1 =  13.0399n       
+ xi159.n1055__sbuf_out =   1.8000        
+ xi159.n1056__net1 =  13.0390n       
+ xi159.n1056__sbuf_out =   1.8000        
+ xi159.n1057__net1 =  12.8284n       
+ xi159.n1057__sbuf_out =   1.8000        
+ xi159.n1058__net1 =  12.8276n       
+ xi159.n1058__sbuf_out =   1.8000        
+ xi159.n1059__net1 =  12.8271n       
+ xi159.n1059__sbuf_out =   1.8000        
+ xi159.n105__net1 =  12.9212n       
+ xi159.n105__net17 =   1.8000        
+ xi159.n105__net7 =   7.3640n       
+ xi159.n105__sbuf_out =   1.8000        
+ xi159.n105__vddio1 =   1.8000        
+ xi159.n105__vss1 =   7.2826n       
+ xi159.n1060__net1 =  12.8276n       
+ xi159.n1060__sbuf_out =   1.8000        
+ xi159.n1061__net1 =  12.8197n       
+ xi159.n1061__sbuf_out =   1.8000        
+ xi159.n1062__net1 =  12.8197n       
+ xi159.n1062__sbuf_out =   1.8000        
+ xi159.n1063__net1 =  12.8192n       
+ xi159.n1063__sbuf_out =   1.8000        
+ xi159.n1064__net1 =  12.8206n       
+ xi159.n1064__sbuf_out =   1.8000        
+ xi159.n1065__net1 =  12.8100n       
+ xi159.n1065__sbuf_out =   1.8000        
+ xi159.n1066__net1 =  12.8091n       
+ xi159.n1066__sbuf_out =   1.8000        
+ xi159.n1067__net1 =  12.8087n       
+ xi159.n1067__sbuf_out =   1.8000        
+ xi159.n1068__net1 =  12.8091n       
+ xi159.n1068__sbuf_out =   1.8000        
+ xi159.n1069__net1 =  12.8008n       
+ xi159.n1069__sbuf_out =   1.8000        
+ xi159.n106__net1 =  12.9212n       
+ xi159.n106__net17 =   1.8000        
+ xi159.n106__net7 =   7.3627n       
+ xi159.n106__sbuf_out =   1.8000        
+ xi159.n106__vddio1 =   1.8000        
+ xi159.n106__vss1 =   6.9844n       
+ xi159.n1070__net1 =  12.8008n       
+ xi159.n1070__sbuf_out =   1.8000        
+ xi159.n1071__net1 =  12.8003n       
+ xi159.n1071__sbuf_out =   1.8000        
+ xi159.n1072__net1 =  12.8017n       
+ xi159.n1072__sbuf_out =   1.8000        
+ xi159.n1073__net1 =  12.7906n       
+ xi159.n1073__sbuf_out =   1.8000        
+ xi159.n1074__net1 =  12.7897n       
+ xi159.n1074__sbuf_out =   1.8000        
+ xi159.n1075__net1 =  12.7892n       
+ xi159.n1075__sbuf_out =   1.8000        
+ xi159.n1076__net1 =  12.7897n       
+ xi159.n1076__sbuf_out =   1.8000        
+ xi159.n1077__net1 =  12.7809n       
+ xi159.n1077__sbuf_out =   1.8000        
+ xi159.n1078__net1 =  12.7809n       
+ xi159.n1078__sbuf_out =   1.8000        
+ xi159.n1079__net1 =  12.7804n       
+ xi159.n1079__sbuf_out =   1.8000        
+ xi159.n107__net1 =  12.9221n       
+ xi159.n107__net17 =   1.8000        
+ xi159.n107__net7 =   7.3608n       
+ xi159.n107__sbuf_out =   1.8000        
+ xi159.n107__vddio1 =   1.8000        
+ xi159.n107__vss1 =   7.0712n       
+ xi159.n1080__net1 =  12.7818n       
+ xi159.n1080__sbuf_out =   1.8000        
+ xi159.n1081__net1 =  12.7701n       
+ xi159.n1081__sbuf_out =   1.8000        
+ xi159.n1082__net1 =  12.7692n       
+ xi159.n1082__sbuf_out =   1.8000        
+ xi159.n1083__net1 =  12.7687n       
+ xi159.n1083__sbuf_out =   1.8000        
+ xi159.n1084__net1 =  12.7692n       
+ xi159.n1084__sbuf_out =   1.8000        
+ xi159.n1085__net1 =  12.7701n       
+ xi159.n1085__sbuf_out =   1.8000        
+ xi159.n1086__net1 =  12.7701n       
+ xi159.n1086__sbuf_out =   1.8000        
+ xi159.n1087__net1 =  12.7697n       
+ xi159.n1087__sbuf_out =   1.8000        
+ xi159.n1088__net1 =  12.7710n       
+ xi159.n1088__sbuf_out =   1.8000        
+ xi159.n1089__net1 =  12.7719n       
+ xi159.n1089__sbuf_out =   1.8000        
+ xi159.n108__net1 =  12.9212n       
+ xi159.n108__net17 =   1.8000        
+ xi159.n108__net7 =   7.3583n       
+ xi159.n108__sbuf_out =   1.8000        
+ xi159.n108__vddio1 =   1.8000        
+ xi159.n108__vss1 =   7.2241n       
+ xi159.n1090__net1 =  12.7710n       
+ xi159.n1090__sbuf_out =   1.8000        
+ xi159.n1091__net1 =  12.7706n       
+ xi159.n1091__sbuf_out =   1.8000        
+ xi159.n1092__net1 =  12.7710n       
+ xi159.n1092__sbuf_out =   1.8000        
+ xi159.n1093__net1 =  12.7715n       
+ xi159.n1093__sbuf_out =   1.8000        
+ xi159.n1094__net1 =  12.7715n       
+ xi159.n1094__sbuf_out =   1.8000        
+ xi159.n1095__net1 =  12.7710n       
+ xi159.n1095__sbuf_out =   1.8000        
+ xi159.n1096__net1 =  12.7724n       
+ xi159.n1096__sbuf_out =   1.8000        
+ xi159.n1097__net1 =  12.7727n       
+ xi159.n1097__sbuf_out =   1.8000        
+ xi159.n1098__net1 =  12.7718n       
+ xi159.n1098__sbuf_out =   1.8000        
+ xi159.n1099__net1 =  12.7713n       
+ xi159.n1099__sbuf_out =   1.8000        
+ xi159.n109__net1 =  12.9131n       
+ xi159.n109__net17 =   1.8000        
+ xi159.n109__net7 =   7.3551n       
+ xi159.n109__sbuf_out =   1.8000        
+ xi159.n109__vss1 =   6.9637n       
+ xi159.n10__net1 =  12.8090n       
+ xi159.n10__net17 =   1.8000        
+ xi159.n10__net3 =   1.8000        
+ xi159.n10__net7 =   7.3415n       
+ xi159.n10__sbuf_in =  22.4565n       
+ xi159.n10__sbuf_out =   1.8000        
+ xi159.n10__vddio1 =   1.8000        
+ xi159.n10__vss1 = 594.1147p       
+ xi159.n1100__net1 =  12.7718n       
+ xi159.n1100__sbuf_out =   1.8000        
+ xi159.n1101__net1 =  13.0240n       
+ xi159.n1101__sbuf_out =   1.8000        
+ xi159.n1102__net1 =  13.0231n       
+ xi159.n1102__sbuf_out =   1.8000        
+ xi159.n1103__net1 =  13.0226n       
+ xi159.n1103__sbuf_out =   1.8000        
+ xi159.n1104__net1 =  13.0231n       
+ xi159.n1104__sbuf_out =   1.8000        
+ xi159.n1105__net1 =  13.0203n       
+ xi159.n1105__sbuf_out =   1.8000        
+ xi159.n1106__net1 =  13.0203n       
+ xi159.n1106__sbuf_out =   1.8000        
+ xi159.n1107__net1 =  13.0199n       
+ xi159.n1107__sbuf_out =   1.8000        
+ xi159.n1108__net1 =  13.0212n       
+ xi159.n1108__sbuf_out =   1.8000        
+ xi159.n1109__net1 =  13.0173n       
+ xi159.n1109__sbuf_out =   1.8000        
+ xi159.n110__net1 =  12.9131n       
+ xi159.n110__net17 =   1.8000        
+ xi159.n110__net7 =   7.3513n       
+ xi159.n110__sbuf_out =   1.8000        
+ xi159.n110__vddio1 =   1.8000        
+ xi159.n110__vss1 =   7.0713n       
+ xi159.n1110__net1 =  13.0164n       
+ xi159.n1110__sbuf_out =   1.8000        
+ xi159.n1111__net1 =  13.0160n       
+ xi159.n1111__sbuf_out =   1.8000        
+ xi159.n1112__net1 =  13.0164n       
+ xi159.n1112__sbuf_out =   1.8000        
+ xi159.n1113__net1 =  13.0132n       
+ xi159.n1113__sbuf_out =   1.8000        
+ xi159.n1114__net1 =  13.0132n       
+ xi159.n1114__sbuf_out =   1.8000        
+ xi159.n1115__net1 =  13.0127n       
+ xi159.n1115__sbuf_out =   1.8000        
+ xi159.n1116__net1 =  13.0141n       
+ xi159.n1116__sbuf_out =   1.8000        
+ xi159.n1117__net1 =  13.0096n       
+ xi159.n1117__sbuf_out =   1.8000        
+ xi159.n1118__net1 =  13.0087n       
+ xi159.n1118__sbuf_out =   1.8000        
+ xi159.n1119__net1 =  13.0082n       
+ xi159.n1119__sbuf_out =   1.8000        
+ xi159.n111__net1 =  12.9131n       
+ xi159.n111__net17 =   1.8000        
+ xi159.n111__net7 =   7.3469n       
+ xi159.n111__sbuf_out =   1.8000        
+ xi159.n111__vddio1 =   1.8000        
+ xi159.n111__vss1 =   6.3816n       
+ xi159.n1120__net1 =  13.0087n       
+ xi159.n1120__sbuf_out =   1.8000        
+ xi159.n1121__net1 =  13.0050n       
+ xi159.n1121__sbuf_out =   1.8000        
+ xi159.n1122__net1 =  13.0050n       
+ xi159.n1122__sbuf_out =   1.8000        
+ xi159.n1123__net1 =  13.0045n       
+ xi159.n1123__sbuf_out =   1.8000        
+ xi159.n1124__net1 =  13.0059n       
+ xi159.n1124__sbuf_out =   1.8000        
+ xi159.n1125__net1 =  13.0008n       
+ xi159.n1125__sbuf_out =   1.8000        
+ xi159.n1126__net1 =  12.9999n       
+ xi159.n1126__sbuf_out =   1.8000        
+ xi159.n1127__net1 =  12.9994n       
+ xi159.n1127__sbuf_out =   1.8000        
+ xi159.n1128__net1 =  12.9999n       
+ xi159.n1128__sbuf_out =   1.8000        
+ xi159.n1129__net1 =  12.9957n       
+ xi159.n1129__sbuf_out =   1.8000        
+ xi159.n112__net1 =  12.9140n       
+ xi159.n112__net17 =   1.8000        
+ xi159.n112__net7 =   7.3418n       
+ xi159.n112__sbuf_out =   1.8000        
+ xi159.n112__vddio1 =   1.8000        
+ xi159.n112__vss1 =   6.4067n       
+ xi159.n1130__net1 =  12.9957n       
+ xi159.n1130__sbuf_out =   1.8000        
+ xi159.n1131__net1 =  12.9953n       
+ xi159.n1131__sbuf_out =   1.8000        
+ xi159.n1132__net1 =  12.9967n       
+ xi159.n1132__sbuf_out =   1.8000        
+ xi159.n1133__net1 =  12.9909n       
+ xi159.n1133__sbuf_out =   1.8000        
+ xi159.n1134__net1 =  12.9900n       
+ xi159.n1134__sbuf_out =   1.8000        
+ xi159.n1135__net1 =  12.9896n       
+ xi159.n1135__sbuf_out =   1.8000        
+ xi159.n1136__net1 =  12.9900n       
+ xi159.n1136__sbuf_out =   1.8000        
+ xi159.n1137__net1 =  12.9854n       
+ xi159.n1137__sbuf_out =   1.8000        
+ xi159.n1138__net1 =  12.9854n       
+ xi159.n1138__sbuf_out =   1.8000        
+ xi159.n1139__net1 =  12.9849n       
+ xi159.n1139__sbuf_out =   1.8000        
+ xi159.n113__net1 =  12.9066n       
+ xi159.n113__net17 =   1.8000        
+ xi159.n113__net7 =   7.3362n       
+ xi159.n113__sbuf_out =   1.8000        
+ xi159.n113__vddio1 =   1.8000        
+ xi159.n113__vss1 =   6.4045n       
+ xi159.n1140__net1 =  12.9863n       
+ xi159.n1140__sbuf_out =   1.8000        
+ xi159.n1141__net1 =  12.9800n       
+ xi159.n1141__sbuf_out =   1.8000        
+ xi159.n1142__net1 =  12.9791n       
+ xi159.n1142__sbuf_out =   1.8000        
+ xi159.n1143__net1 =  12.9786n       
+ xi159.n1143__sbuf_out =   1.8000        
+ xi159.n1144__net1 =  12.9791n       
+ xi159.n1144__sbuf_out =   1.8000        
+ xi159.n1145__net1 =  12.9467n       
+ xi159.n1145__sbuf_out =   1.8000        
+ xi159.n1146__net1 =  12.9472n       
+ xi159.n1146__sbuf_out =   1.8000        
+ xi159.n1147__net1 =  12.9481n       
+ xi159.n1147__sbuf_out =   1.8000        
+ xi159.n1148__net1 =  12.9472n       
+ xi159.n1148__sbuf_out =   1.8000        
+ xi159.n1149__net1 =  12.9398n       
+ xi159.n1149__sbuf_out =   1.8000        
+ xi159.n114__net1 =  12.9066n       
+ xi159.n114__net17 =   1.8000        
+ xi159.n114__net7 =   7.3298n       
+ xi159.n114__sbuf_out =   1.8000        
+ xi159.n114__vddio1 =   1.8000        
+ xi159.n114__vss1 =   6.3989n       
+ xi159.n1150__net1 =  12.9403n       
+ xi159.n1150__sbuf_out =   1.8000        
+ xi159.n1151__net1 =  12.9403n       
+ xi159.n1151__sbuf_out =   1.8000        
+ xi159.n1152__net1 =  12.9412n       
+ xi159.n1152__sbuf_out =   1.8000        
+ xi159.n1153__net1 =  12.9342n       
+ xi159.n1153__sbuf_out =   1.8000        
+ xi159.n1154__net1 =  12.9347n       
+ xi159.n1154__sbuf_out =   1.8000        
+ xi159.n1155__net1 =  12.9356n       
+ xi159.n1155__sbuf_out =   1.8000        
+ xi159.n1156__net1 =  12.9347n       
+ xi159.n1156__sbuf_out =   1.8000        
+ xi159.n1157__net1 =  12.9267n       
+ xi159.n1157__sbuf_out =   1.8000        
+ xi159.n1158__net1 =  12.9272n       
+ xi159.n1158__sbuf_out =   1.8000        
+ xi159.n1159__net1 =  12.9272n       
+ xi159.n1159__sbuf_out =   1.8000        
+ xi159.n115__net1 =  12.9075n       
+ xi159.n115__net17 =   1.8000        
+ xi159.n115__net7 =   7.3284n       
+ xi159.n115__sbuf_out =   1.8000        
+ xi159.n115__vddio1 =   1.8000        
+ xi159.n115__vss1 =   6.3970n       
+ xi159.n1160__net1 =  12.9281n       
+ xi159.n1160__sbuf_out =   1.8000        
+ xi159.n1161__net1 =  12.9207n       
+ xi159.n1161__sbuf_out =   1.8000        
+ xi159.n1162__net1 =  12.9212n       
+ xi159.n1162__sbuf_out =   1.8000        
+ xi159.n1163__net1 =  12.9221n       
+ xi159.n1163__sbuf_out =   1.8000        
+ xi159.n1164__net1 =  12.9212n       
+ xi159.n1164__sbuf_out =   1.8000        
+ xi159.n1165__net1 =  12.9126n       
+ xi159.n1165__sbuf_out =   1.8000        
+ xi159.n1166__net1 =  12.9131n       
+ xi159.n1166__sbuf_out =   1.8000        
+ xi159.n1167__net1 =  12.9131n       
+ xi159.n1167__sbuf_out =   1.8000        
+ xi159.n1168__net1 =  12.9140n       
+ xi159.n1168__sbuf_out =   1.8000        
+ xi159.n1169__net1 =  12.9061n       
+ xi159.n1169__sbuf_out =   1.8000        
+ xi159.n116__net1 =  12.9066n       
+ xi159.n116__net17 =   1.8000        
+ xi159.n116__net7 =   7.3645n       
+ xi159.n116__sbuf_out =   1.8000        
+ xi159.n116__vddio1 =   1.8000        
+ xi159.n116__vss1 =   6.3914n       
+ xi159.n1170__net1 =  12.9066n       
+ xi159.n1170__sbuf_out =   1.8000        
+ xi159.n1171__net1 =  12.9075n       
+ xi159.n1171__sbuf_out =   1.8000        
+ xi159.n1172__net1 =  12.9066n       
+ xi159.n1172__sbuf_out =   1.8000        
+ xi159.n1173__net1 =  12.8974n       
+ xi159.n1173__sbuf_out =   1.8000        
+ xi159.n1174__net1 =  12.8979n       
+ xi159.n1174__sbuf_out =   1.8000        
+ xi159.n1175__net1 =  12.8979n       
+ xi159.n1175__sbuf_out =   1.8000        
+ xi159.n1176__net1 =  12.8988n       
+ xi159.n1176__sbuf_out =   1.8000        
+ xi159.n1177__net1 =  12.8904n       
+ xi159.n1177__sbuf_out =   1.8000        
+ xi159.n1178__net1 =  12.8909n       
+ xi159.n1178__sbuf_out =   1.8000        
+ xi159.n1179__net1 =  12.8918n       
+ xi159.n1179__sbuf_out =   1.8000        
+ xi159.n117__net1 =  12.8979n       
+ xi159.n117__net17 =   1.8000        
+ xi159.n117__net7 =   7.3640n       
+ xi159.n117__sbuf_out =   1.8000        
+ xi159.n117__vddio1 =   1.8000        
+ xi159.n117__vss1 =   6.3810n       
+ xi159.n1180__net1 =  12.8909n       
+ xi159.n1180__sbuf_out =   1.8000        
+ xi159.n1181__net1 =  12.8811n       
+ xi159.n1181__sbuf_out =   1.8000        
+ xi159.n1182__net1 =  12.8816n       
+ xi159.n1182__sbuf_out =   1.8000        
+ xi159.n1183__net1 =  12.8816n       
+ xi159.n1183__sbuf_out =   1.8000        
+ xi159.n1184__net1 =  12.8825n       
+ xi159.n1184__sbuf_out =   1.8000        
+ xi159.n1185__net1 =  12.8737n       
+ xi159.n1185__sbuf_out =   1.8000        
+ xi159.n1186__net1 =  12.8742n       
+ xi159.n1186__sbuf_out =   1.8000        
+ xi159.n1187__net1 =  12.8751n       
+ xi159.n1187__sbuf_out =   1.8000        
+ xi159.n1188__net1 =  12.8742n       
+ xi159.n1188__sbuf_out =   1.8000        
+ xi159.n1189__net1 =  13.0530n       
+ xi159.n1189__sbuf_out =   1.8000        
+ xi159.n118__net1 =  12.8979n       
+ xi159.n118__net17 =   1.8000        
+ xi159.n118__net7 =   7.3648n       
+ xi159.n118__sbuf_out =   1.8000        
+ xi159.n118__vddio1 =   1.8000        
+ xi159.n118__vss1 =   6.3674n       
+ xi159.n1190__net1 =  13.0534n       
+ xi159.n1190__sbuf_out =   1.8000        
+ xi159.n1191__net1 =  13.0543n       
+ xi159.n1191__sbuf_out =   1.8000        
+ xi159.n1192__net1 =  13.0534n       
+ xi159.n1192__sbuf_out =   1.8000        
+ xi159.n1193__net1 =  13.0527n       
+ xi159.n1193__sbuf_out =   1.8000        
+ xi159.n1194__net1 =  13.0531n       
+ xi159.n1194__sbuf_out =   1.8000        
+ xi159.n1195__net1 =  13.0531n       
+ xi159.n1195__sbuf_out =   1.8000        
+ xi159.n1196__net1 =  13.0540n       
+ xi159.n1196__sbuf_out =   1.8000        
+ xi159.n1197__net1 =  13.0522n       
+ xi159.n1197__sbuf_out =   1.8000        
+ xi159.n1198__net1 =  13.0527n       
+ xi159.n1198__sbuf_out =   1.8000        
+ xi159.n1199__net1 =  13.0536n       
+ xi159.n1199__sbuf_out =   1.8000        
+ xi159.n119__net1 =  12.8979n       
+ xi159.n119__net17 =   1.8000        
+ xi159.n119__net7 =   7.3627n       
+ xi159.n119__sbuf_out =   1.8000        
+ xi159.n119__vddio1 =   1.8000        
+ xi159.n119__vss1 =   6.3562n       
+ xi159.n11__net1 =  12.8085n       
+ xi159.n11__net17 =   1.8000        
+ xi159.n11__net3 =   1.8000        
+ xi159.n11__net7 =   7.3358n       
+ xi159.n11__sbuf_out =   1.8000        
+ xi159.n11__vddio1 =   1.8000        
+ xi159.n11__vss1 = 400.8865p       
+ xi159.n1200__net1 =  13.0527n       
+ xi159.n1200__sbuf_out =   1.8000        
+ xi159.n1201__net1 =  13.0513n       
+ xi159.n1201__sbuf_out =   1.8000        
+ xi159.n1202__net1 =  13.0518n       
+ xi159.n1202__sbuf_out =   1.8000        
+ xi159.n1203__net1 =  13.0518n       
+ xi159.n1203__sbuf_out =   1.8000        
+ xi159.n1204__net1 =  13.0527n       
+ xi159.n1204__sbuf_out =   1.8000        
+ xi159.n1205__net1 =  13.0504n       
+ xi159.n1205__sbuf_out =   1.8000        
+ xi159.n1206__net1 =  13.0509n       
+ xi159.n1206__sbuf_out =   1.8000        
+ xi159.n1207__net1 =  13.0517n       
+ xi159.n1207__sbuf_out =   1.8000        
+ xi159.n1208__net1 =  13.0509n       
+ xi159.n1208__sbuf_out =   1.8000        
+ xi159.n1209__net1 =  13.0489n       
+ xi159.n1209__sbuf_out =   1.8000        
+ xi159.n120__net1 =  12.8988n       
+ xi159.n120__net17 =   1.8000        
+ xi159.n120__net7 =   7.3636n       
+ xi159.n120__sbuf_out =   1.8000        
+ xi159.n120__vddio1 =   1.8000        
+ xi159.n120__vss1 =   6.3495n       
+ xi159.n1210__net1 =  13.0494n       
+ xi159.n1210__sbuf_out =   1.8000        
+ xi159.n1211__net1 =  13.0494n       
+ xi159.n1211__sbuf_out =   1.8000        
+ xi159.n1212__net1 =  13.0503n       
+ xi159.n1212__sbuf_out =   1.8000        
+ xi159.n1213__net1 =  13.0475n       
+ xi159.n1213__sbuf_out =   1.8000        
+ xi159.n1214__net1 =  13.0480n       
+ xi159.n1214__sbuf_out =   1.8000        
+ xi159.n1215__net1 =  13.0489n       
+ xi159.n1215__sbuf_out =   1.8000        
+ xi159.n1216__net1 =  13.0480n       
+ xi159.n1216__sbuf_out =   1.8000        
+ xi159.n1217__net1 =  13.0454n       
+ xi159.n1217__sbuf_out =   1.8000        
+ xi159.n1218__net1 =  13.0459n       
+ xi159.n1218__sbuf_out =   1.8000        
+ xi159.n1219__net1 =  13.0459n       
+ xi159.n1219__sbuf_out =   1.8000        
+ xi159.n121__net1 =  12.8909n       
+ xi159.n121__net17 =   1.8000        
+ xi159.n121__net7 =   7.3608n       
+ xi159.n121__sbuf_out =   1.8000        
+ xi159.n121__vddio1 =   1.8000        
+ xi159.n121__vss1 =   6.3269n       
+ xi159.n1220__net1 =  13.0468n       
+ xi159.n1220__sbuf_out =   1.8000        
+ xi159.n1221__net1 =  13.0436n       
+ xi159.n1221__sbuf_out =   1.8000        
+ xi159.n1222__net1 =  13.0440n       
+ xi159.n1222__sbuf_out =   1.8000        
+ xi159.n1223__net1 =  13.0449n       
+ xi159.n1223__sbuf_out =   1.8000        
+ xi159.n1224__net1 =  13.0440n       
+ xi159.n1224__sbuf_out =   1.8000        
+ xi159.n1225__net1 =  13.0408n       
+ xi159.n1225__sbuf_out =   1.8000        
+ xi159.n1226__net1 =  13.0413n       
+ xi159.n1226__sbuf_out =   1.8000        
+ xi159.n1227__net1 =  13.0413n       
+ xi159.n1227__sbuf_out =   1.8000        
+ xi159.n1228__net1 =  13.0422n       
+ xi159.n1228__sbuf_out =   1.8000        
+ xi159.n1229__net1 =  13.0385n       
+ xi159.n1229__sbuf_out =   1.8000        
+ xi159.n122__net1 =  12.8910n       
+ xi159.n122__net17 =   1.8000        
+ xi159.n122__net7 =   7.3617n       
+ xi159.n122__sbuf_out =   1.8000        
+ xi159.n122__vddio1 =   1.8000        
+ xi159.n122__vss1 =   6.2826n       
+ xi159.n1230__net1 =  13.0390n       
+ xi159.n1230__sbuf_out =   1.8000        
+ xi159.n1231__net1 =  13.0399n       
+ xi159.n1231__sbuf_out =   1.8000        
+ xi159.n1232__net1 =  13.0390n       
+ xi159.n1232__sbuf_out =   1.8000        
+ xi159.n1233__net1 =  12.8285n       
+ xi159.n1233__sbuf_out =   1.8000        
+ xi159.n1234__net1 =  12.8276n       
+ xi159.n1234__sbuf_out =   1.8000        
+ xi159.n1235__net1 =  12.8271n       
+ xi159.n1235__sbuf_out =   1.8000        
+ xi159.n1236__net1 =  12.8276n       
+ xi159.n1236__sbuf_out =   1.8000        
+ xi159.n1237__net1 =  12.8197n       
+ xi159.n1237__sbuf_out =   1.8000        
+ xi159.n1238__net1 =  12.8197n       
+ xi159.n1238__sbuf_out =   1.8000        
+ xi159.n1239__net1 =  12.8192n       
+ xi159.n1239__sbuf_out =   1.8000        
+ xi159.n123__net1 =  12.8919n       
+ xi159.n123__net17 =   1.8000        
+ xi159.n123__net7 =   7.3583n       
+ xi159.n123__sbuf_out =   1.8000        
+ xi159.n123__vddio1 =   1.8000        
+ xi159.n123__vss1 =   6.5964n       
+ xi159.n1240__net1 =  12.8206n       
+ xi159.n1240__sbuf_out =   1.8000        
+ xi159.n1241__net1 =  12.8100n       
+ xi159.n1241__sbuf_out =   1.8000        
+ xi159.n1242__net1 =  12.8092n       
+ xi159.n1242__sbuf_out =   1.8000        
+ xi159.n1243__net1 =  12.8087n       
+ xi159.n1243__sbuf_out =   1.8000        
+ xi159.n1244__net1 =  12.8092n       
+ xi159.n1244__sbuf_out =   1.8000        
+ xi159.n1245__net1 =  12.8008n       
+ xi159.n1245__sbuf_out =   1.8000        
+ xi159.n1246__net1 =  12.8008n       
+ xi159.n1246__sbuf_out =   1.8000        
+ xi159.n1247__net1 =  12.8004n       
+ xi159.n1247__sbuf_out =   1.8000        
+ xi159.n1248__net1 =  12.8017n       
+ xi159.n1248__sbuf_out =   1.8000        
+ xi159.n1249__net1 =  12.7906n       
+ xi159.n1249__sbuf_out =   1.8000        
+ xi159.n124__net1 =  12.8910n       
+ xi159.n124__net17 =   1.8000        
+ xi159.n124__net7 =   7.3592n       
+ xi159.n124__sbuf_out =   1.8000        
+ xi159.n124__vddio1 =   1.8000        
+ xi159.n124__vss1 =   6.5966n       
+ xi159.n1250__net1 =  12.7897n       
+ xi159.n1250__sbuf_out =   1.8000        
+ xi159.n1251__net1 =  12.7892n       
+ xi159.n1251__sbuf_out =   1.8000        
+ xi159.n1252__net1 =  12.7897n       
+ xi159.n1252__sbuf_out =   1.8000        
+ xi159.n1253__net1 =  12.7809n       
+ xi159.n1253__sbuf_out =   1.8000        
+ xi159.n1254__net1 =  12.7809n       
+ xi159.n1254__sbuf_out =   1.8000        
+ xi159.n1255__net1 =  12.7804n       
+ xi159.n1255__sbuf_out =   1.8000        
+ xi159.n1256__net1 =  12.7818n       
+ xi159.n1256__sbuf_out =   1.8000        
+ xi159.n1257__net1 =  12.7701n       
+ xi159.n1257__sbuf_out =   1.8000        
+ xi159.n1258__net1 =  12.7692n       
+ xi159.n1258__sbuf_out =   1.8000        
+ xi159.n1259__net1 =  12.7688n       
+ xi159.n1259__sbuf_out =   1.8000        
+ xi159.n125__net1 =  12.8816n       
+ xi159.n125__net17 =   1.8000        
+ xi159.n125__net7 =   7.3551n       
+ xi159.n125__sbuf_out =   1.8000        
+ xi159.n125__vddio1 =   1.8000        
+ xi159.n125__vss1 =   6.5920n       
+ xi159.n1260__net1 =  12.7692n       
+ xi159.n1260__sbuf_out =   1.8000        
+ xi159.n1261__net1 =  12.7702n       
+ xi159.n1261__sbuf_out =   1.8000        
+ xi159.n1262__net1 =  12.7702n       
+ xi159.n1262__sbuf_out =   1.8000        
+ xi159.n1263__net1 =  12.7697n       
+ xi159.n1263__sbuf_out =   1.8000        
+ xi159.n1264__net1 =  12.7711n       
+ xi159.n1264__sbuf_out =   1.8000        
+ xi159.n1265__net1 =  12.7719n       
+ xi159.n1265__sbuf_out =   1.8000        
+ xi159.n1266__net1 =  12.7711n       
+ xi159.n1266__sbuf_out =   1.8000        
+ xi159.n1267__net1 =  12.7706n       
+ xi159.n1267__sbuf_out =   1.8000        
+ xi159.n1268__net1 =  12.7711n       
+ xi159.n1268__sbuf_out =   1.8000        
+ xi159.n1269__net1 =  12.7715n       
+ xi159.n1269__sbuf_out =   1.8000        
+ xi159.n126__net1 =  12.8816n       
+ xi159.n126__net17 =   1.8000        
+ xi159.n126__net7 =   7.3560n       
+ xi159.n126__sbuf_out =   1.8000        
+ xi159.n126__vddio1 =   1.8000        
+ xi159.n126__vss1 =   6.5921n       
+ xi159.n1270__net1 =  12.7715n       
+ xi159.n1270__sbuf_out =   1.8000        
+ xi159.n1271__net1 =  12.7710n       
+ xi159.n1271__sbuf_out =   1.8000        
+ xi159.n1272__net1 =  12.7724n       
+ xi159.n1272__sbuf_out =   1.8000        
+ xi159.n1273__net1 =  12.7727n       
+ xi159.n1273__sbuf_out =   1.8000        
+ xi159.n1274__net1 =  12.7718n       
+ xi159.n1274__sbuf_out =   1.8000        
+ xi159.n1275__net1 =  12.7713n       
+ xi159.n1275__sbuf_out =   1.8000        
+ xi159.n1276__net1 =  12.7718n       
+ xi159.n1276__sbuf_out =   1.8000        
+ xi159.n1277__net1 =  13.0240n       
+ xi159.n1277__sbuf_out =   1.8000        
+ xi159.n1278__net1 =  13.0231n       
+ xi159.n1278__sbuf_out =   1.8000        
+ xi159.n1279__net1 =  13.0227n       
+ xi159.n1279__sbuf_out =   1.8000        
+ xi159.n127__net1 =  12.8816n       
+ xi159.n127__net17 =   1.8000        
+ xi159.n127__net7 =   7.3513n       
+ xi159.n127__sbuf_out =   1.8000        
+ xi159.n127__vddio1 =   1.8000        
+ xi159.n127__vss1 =   6.5864n       
+ xi159.n1280__net1 =  13.0231n       
+ xi159.n1280__sbuf_out =   1.8000        
+ xi159.n1281__net1 =  13.0204n       
+ xi159.n1281__sbuf_out =   1.8000        
+ xi159.n1282__net1 =  13.0204n       
+ xi159.n1282__sbuf_out =   1.8000        
+ xi159.n1283__net1 =  13.0199n       
+ xi159.n1283__sbuf_out =   1.8000        
+ xi159.n1284__net1 =  13.0213n       
+ xi159.n1284__sbuf_out =   1.8000        
+ xi159.n1285__net1 =  13.0173n       
+ xi159.n1285__sbuf_out =   1.8000        
+ xi159.n1286__net1 =  13.0165n       
+ xi159.n1286__sbuf_out =   1.8000        
+ xi159.n1287__net1 =  13.0160n       
+ xi159.n1287__sbuf_out =   1.8000        
+ xi159.n1288__net1 =  13.0165n       
+ xi159.n1288__sbuf_out =   1.8000        
+ xi159.n1289__net1 =  13.0132n       
+ xi159.n1289__sbuf_out =   1.8000        
+ xi159.n128__net1 =  12.8825n       
+ xi159.n128__net17 =   1.8000        
+ xi159.n128__net7 =   7.3522n       
+ xi159.n128__sbuf_out =   1.8000        
+ xi159.n128__vddio1 =   1.8000        
+ xi159.n128__vss1 =   6.5865n       
+ xi159.n1290__net1 =  13.0132n       
+ xi159.n1290__sbuf_out =   1.8000        
+ xi159.n1291__net1 =  13.0127n       
+ xi159.n1291__sbuf_out =   1.8000        
+ xi159.n1292__net1 =  13.0141n       
+ xi159.n1292__sbuf_out =   1.8000        
+ xi159.n1293__net1 =  13.0096n       
+ xi159.n1293__sbuf_out =   1.8000        
+ xi159.n1294__net1 =  13.0087n       
+ xi159.n1294__sbuf_out =   1.8000        
+ xi159.n1295__net1 =  13.0082n       
+ xi159.n1295__sbuf_out =   1.8000        
+ xi159.n1296__net1 =  13.0087n       
+ xi159.n1296__sbuf_out =   1.8000        
+ xi159.n1297__net1 =  13.0050n       
+ xi159.n1297__sbuf_out =   1.8000        
+ xi159.n1298__net1 =  13.0050n       
+ xi159.n1298__sbuf_out =   1.8000        
+ xi159.n1299__net1 =  13.0045n       
+ xi159.n1299__sbuf_out =   1.8000        
+ xi159.n129__net1 =  12.8742n       
+ xi159.n129__net17 =   1.8000        
+ xi159.n129__net7 =   7.3469n       
+ xi159.n129__sbuf_out =   1.8000        
+ xi159.n129__vddio1 =   1.8000        
+ xi159.n129__vss1 =   6.5790n       
+ xi159.n12__net1 =  12.8090n       
+ xi159.n12__net17 =   1.8000        
+ xi159.n12__net3 =   1.8000        
+ xi159.n12__net7 =   7.3294n       
+ xi159.n12__sbuf_out =   1.8000        
+ xi159.n12__vddio1 =   1.8000        
+ xi159.n12__vss1 = 121.8668p       
+ xi159.n1300__net1 =  13.0059n       
+ xi159.n1300__sbuf_out =   1.8000        
+ xi159.n1301__net1 =  13.0008n       
+ xi159.n1301__sbuf_out =   1.8000        
+ xi159.n1302__net1 =  12.9999n       
+ xi159.n1302__sbuf_out =   1.8000        
+ xi159.n1303__net1 =  12.9994n       
+ xi159.n1303__sbuf_out =   1.8000        
+ xi159.n1304__net1 =  12.9999n       
+ xi159.n1304__sbuf_out =   1.8000        
+ xi159.n1305__net1 =  12.9958n       
+ xi159.n1305__sbuf_out =   1.8000        
+ xi159.n1306__net1 =  12.9958n       
+ xi159.n1306__sbuf_out =   1.8000        
+ xi159.n1307__net1 =  12.9953n       
+ xi159.n1307__sbuf_out =   1.8000        
+ xi159.n1308__net1 =  12.9967n       
+ xi159.n1308__sbuf_out =   1.8000        
+ xi159.n1309__net1 =  12.9909n       
+ xi159.n1309__sbuf_out =   1.8000        
+ xi159.n130__net1 =  12.8742n       
+ xi159.n130__net17 =   1.8000        
+ xi159.n130__net7 =   7.3478n       
+ xi159.n130__sbuf_out =   1.8000        
+ xi159.n130__vddio1 =   1.8000        
+ xi159.n130__vss1 =   6.5791n       
+ xi159.n1310__net1 =  12.9901n       
+ xi159.n1310__sbuf_out =   1.8000        
+ xi159.n1311__net1 =  12.9896n       
+ xi159.n1311__sbuf_out =   1.8000        
+ xi159.n1312__net1 =  12.9901n       
+ xi159.n1312__sbuf_out =   1.8000        
+ xi159.n1313__net1 =  12.9854n       
+ xi159.n1313__sbuf_out =   1.8000        
+ xi159.n1314__net1 =  12.9854n       
+ xi159.n1314__sbuf_out =   1.8000        
+ xi159.n1315__net1 =  12.9850n       
+ xi159.n1315__sbuf_out =   1.8000        
+ xi159.n1316__net1 =  12.9863n       
+ xi159.n1316__sbuf_out =   1.8000        
+ xi159.n1317__net1 =  12.9800n       
+ xi159.n1317__sbuf_out =   1.8000        
+ xi159.n1318__net1 =  12.9791n       
+ xi159.n1318__sbuf_out =   1.8000        
+ xi159.n1319__net1 =  12.9786n       
+ xi159.n1319__sbuf_out =   1.8000        
+ xi159.n131__net1 =  12.8751n       
+ xi159.n131__net17 =   1.8000        
+ xi159.n131__net7 =   7.3418n       
+ xi159.n131__sbuf_out =   1.8000        
+ xi159.n131__vddio1 =   1.8000        
+ xi159.n131__vss1 =   6.5687n       
+ xi159.n1320__net1 =  12.9791n       
+ xi159.n1320__sbuf_out =   1.8000        
+ xi159.n1321__net1 =  12.9467n       
+ xi159.n1321__sbuf_out =   1.8000        
+ xi159.n1322__net1 =  12.9472n       
+ xi159.n1322__sbuf_out =   1.8000        
+ xi159.n1323__net1 =  12.9481n       
+ xi159.n1323__sbuf_out =   1.8000        
+ xi159.n1324__net1 =  12.9472n       
+ xi159.n1324__sbuf_out =   1.8000        
+ xi159.n1325__net1 =  12.9398n       
+ xi159.n1325__sbuf_out =   1.8000        
+ xi159.n1326__net1 =  12.9402n       
+ xi159.n1326__sbuf_out =   1.8000        
+ xi159.n1327__net1 =  12.9402n       
+ xi159.n1327__sbuf_out =   1.8000        
+ xi159.n1328__net1 =  12.9411n       
+ xi159.n1328__sbuf_out =   1.8000        
+ xi159.n1329__net1 =  12.9342n       
+ xi159.n1329__sbuf_out =   1.8000        
+ xi159.n132__net1 =  12.8742n       
+ xi159.n132__net17 =   1.8000        
+ xi159.n132__net7 =   7.3427n       
+ xi159.n132__sbuf_out =   1.8000        
+ xi159.n132__vddio1 =   1.8000        
+ xi159.n132__vss1 =   6.5688n       
+ xi159.n1330__net1 =  12.9347n       
+ xi159.n1330__sbuf_out =   1.8000        
+ xi159.n1331__net1 =  12.9356n       
+ xi159.n1331__sbuf_out =   1.8000        
+ xi159.n1332__net1 =  12.9347n       
+ xi159.n1332__sbuf_out =   1.8000        
+ xi159.n1333__net1 =  12.9267n       
+ xi159.n1333__sbuf_out =   1.8000        
+ xi159.n1334__net1 =  12.9272n       
+ xi159.n1334__sbuf_out =   1.8000        
+ xi159.n1335__net1 =  12.9272n       
+ xi159.n1335__sbuf_out =   1.8000        
+ xi159.n1336__net1 =  12.9281n       
+ xi159.n1336__sbuf_out =   1.8000        
+ xi159.n1337__net1 =  12.9207n       
+ xi159.n1337__sbuf_out =   1.8000        
+ xi159.n1338__net1 =  12.9212n       
+ xi159.n1338__sbuf_out =   1.8000        
+ xi159.n1339__net1 =  12.9221n       
+ xi159.n1339__sbuf_out =   1.8000        
+ xi159.n133__net1 =  13.0535n       
+ xi159.n133__net17 =   1.8000        
+ xi159.n133__net7 =   7.3362n       
+ xi159.n133__sbuf_out =   1.8000        
+ xi159.n133__vddio1 =   1.8000        
+ xi159.n133__vss1 =   6.5554n       
+ xi159.n1340__net1 =  12.9212n       
+ xi159.n1340__sbuf_out =   1.8000        
+ xi159.n1341__net1 =  12.9126n       
+ xi159.n1341__sbuf_out =   1.8000        
+ xi159.n1342__net1 =  12.9131n       
+ xi159.n1342__sbuf_out =   1.8000        
+ xi159.n1343__net1 =  12.9131n       
+ xi159.n1343__sbuf_out =   1.8000        
+ xi159.n1344__net1 =  12.9139n       
+ xi159.n1344__sbuf_out =   1.8000        
+ xi159.n1345__net1 =  12.9061n       
+ xi159.n1345__sbuf_out =   1.8000        
+ xi159.n1346__net1 =  12.9066n       
+ xi159.n1346__sbuf_out =   1.8000        
+ xi159.n1347__net1 =  12.9075n       
+ xi159.n1347__sbuf_out =   1.8000        
+ xi159.n1348__net1 =  12.9066n       
+ xi159.n1348__sbuf_out =   1.8000        
+ xi159.n1349__net1 =  12.8974n       
+ xi159.n1349__sbuf_out =   1.8000        
+ xi159.n134__net1 =  13.0535n       
+ xi159.n134__net17 =   1.8000        
+ xi159.n134__net7 =   7.3370n       
+ xi159.n134__sbuf_out =   1.8000        
+ xi159.n134__vddio1 =   1.8000        
+ xi159.n134__vss1 =   6.5555n       
+ xi159.n1350__net1 =  12.8978n       
+ xi159.n1350__sbuf_out =   1.8000        
+ xi159.n1351__net1 =  12.8978n       
+ xi159.n1351__sbuf_out =   1.8000        
+ xi159.n1352__net1 =  12.8987n       
+ xi159.n1352__sbuf_out =   1.8000        
+ xi159.n1353__net1 =  12.8904n       
+ xi159.n1353__sbuf_out =   1.8000        
+ xi159.n1354__net1 =  12.8909n       
+ xi159.n1354__sbuf_out =   1.8000        
+ xi159.n1355__net1 =  12.8918n       
+ xi159.n1355__sbuf_out =   1.8000        
+ xi159.n1356__net1 =  12.8909n       
+ xi159.n1356__sbuf_out =   1.8000        
+ xi159.n1357__net1 =  12.8811n       
+ xi159.n1357__sbuf_out =   1.8000        
+ xi159.n1358__net1 =  12.8816n       
+ xi159.n1358__sbuf_out =   1.8000        
+ xi159.n1359__net1 =  12.8816n       
+ xi159.n1359__sbuf_out =   1.8000        
+ xi159.n135__net1 =  13.0544n       
+ xi159.n135__net17 =   1.8000        
+ xi159.n135__net7 =   7.3298n       
+ xi159.n135__sbuf_out =   1.8000        
+ xi159.n135__vddio1 =   1.8000        
+ xi159.n135__vss1 =   6.5380n       
+ xi159.n1360__net1 =  12.8825n       
+ xi159.n1360__sbuf_out =   1.8000        
+ xi159.n1361__net1 =  12.8737n       
+ xi159.n1361__sbuf_out =   1.8000        
+ xi159.n1362__net1 =  12.8742n       
+ xi159.n1362__sbuf_out =   1.8000        
+ xi159.n1363__net1 =  12.8751n       
+ xi159.n1363__sbuf_out =   1.8000        
+ xi159.n1364__net1 =  12.8742n       
+ xi159.n1364__sbuf_out =   1.8000        
+ xi159.n1365__net1 =  13.0529n       
+ xi159.n1365__sbuf_out =   1.8000        
+ xi159.n1366__net1 =  13.0534n       
+ xi159.n1366__sbuf_out =   1.8000        
+ xi159.n1367__net1 =  13.0543n       
+ xi159.n1367__sbuf_out =   1.8000        
+ xi159.n1368__net1 =  13.0534n       
+ xi159.n1368__sbuf_out =   1.8000        
+ xi159.n1369__net1 =  13.0526n       
+ xi159.n1369__sbuf_out =   1.8000        
+ xi159.n136__net1 =  13.0535n       
+ xi159.n136__net17 =   1.8000        
+ xi159.n136__net7 =   7.3306n       
+ xi159.n136__sbuf_out =   1.8000        
+ xi159.n136__vddio1 =   1.8000        
+ xi159.n136__vss1 =   6.5381n       
+ xi159.n1370__net1 =  13.0531n       
+ xi159.n1370__sbuf_out =   1.8000        
+ xi159.n1371__net1 =  13.0531n       
+ xi159.n1371__sbuf_out =   1.8000        
+ xi159.n1372__net1 =  13.0540n       
+ xi159.n1372__sbuf_out =   1.8000        
+ xi159.n1373__net1 =  13.0522n       
+ xi159.n1373__sbuf_out =   1.8000        
+ xi159.n1374__net1 =  13.0527n       
+ xi159.n1374__sbuf_out =   1.8000        
+ xi159.n1375__net1 =  13.0536n       
+ xi159.n1375__sbuf_out =   1.8000        
+ xi159.n1376__net1 =  13.0527n       
+ xi159.n1376__sbuf_out =   1.8000        
+ xi159.n1377__net1 =  13.0513n       
+ xi159.n1377__sbuf_out =   1.8000        
+ xi159.n1378__net1 =  13.0518n       
+ xi159.n1378__sbuf_out =   1.8000        
+ xi159.n1379__net1 =  13.0518n       
+ xi159.n1379__sbuf_out =   1.8000        
+ xi159.n137__net1 =  13.0532n       
+ xi159.n137__net17 =   1.8000        
+ xi159.n137__net7 =   7.3854n       
+ xi159.n137__sbuf_out =   1.8000        
+ xi159.n137__vddio1 =   1.8000        
+ xi159.n137__vss1 =   6.4229n       
+ xi159.n1380__net1 =  13.0527n       
+ xi159.n1380__sbuf_out =   1.8000        
+ xi159.n1381__net1 =  13.0504n       
+ xi159.n1381__sbuf_out =   1.8000        
+ xi159.n1382__net1 =  13.0508n       
+ xi159.n1382__sbuf_out =   1.8000        
+ xi159.n1383__net1 =  13.0517n       
+ xi159.n1383__sbuf_out =   1.8000        
+ xi159.n1384__net1 =  13.0508n       
+ xi159.n1384__sbuf_out =   1.8000        
+ xi159.n1385__net1 =  13.0489n       
+ xi159.n1385__sbuf_out =   1.8000        
+ xi159.n1386__net1 =  13.0493n       
+ xi159.n1386__sbuf_out =   1.8000        
+ xi159.n1387__net1 =  13.0493n       
+ xi159.n1387__sbuf_out =   1.8000        
+ xi159.n1388__net1 =  13.0502n       
+ xi159.n1388__sbuf_out =   1.8000        
+ xi159.n1389__net1 =  13.0475n       
+ xi159.n1389__sbuf_out =   1.8000        
+ xi159.n138__net1 =  13.0532n       
+ xi159.n138__net17 =   1.8000        
+ xi159.n138__net7 =   7.3224n       
+ xi159.n138__sbuf_out =   1.8000        
+ xi159.n138__vddio1 =   1.8000        
+ xi159.n138__vss1 =   6.4230n       
+ xi159.n1390__net1 =  13.0480n       
+ xi159.n1390__sbuf_out =   1.8000        
+ xi159.n1391__net1 =  13.0488n       
+ xi159.n1391__sbuf_out =   1.8000        
+ xi159.n1392__net1 =  13.0480n       
+ xi159.n1392__sbuf_out =   1.8000        
+ xi159.n1393__net1 =  13.0454n       
+ xi159.n1393__sbuf_out =   1.8000        
+ xi159.n1394__net1 =  13.0459n       
+ xi159.n1394__sbuf_out =   1.8000        
+ xi159.n1395__net1 =  13.0459n       
+ xi159.n1395__sbuf_out =   1.8000        
+ xi159.n1396__net1 =  13.0468n       
+ xi159.n1396__sbuf_out =   1.8000        
+ xi159.n1397__net1 =  13.0435n       
+ xi159.n1397__sbuf_out =   1.8000        
+ xi159.n1398__net1 =  13.0440n       
+ xi159.n1398__sbuf_out =   1.8000        
+ xi159.n1399__net1 =  13.0449n       
+ xi159.n1399__sbuf_out =   1.8000        
+ xi159.n139__net1 =  13.0532n       
+ xi159.n139__net17 =   1.8000        
+ xi159.n139__net7 =   7.3220n       
+ xi159.n139__sbuf_out =   1.8000        
+ xi159.n139__vss1 =   5.2464n       
+ xi159.n13__net1 =  12.8007n       
+ xi159.n13__net17 =   1.8000        
+ xi159.n13__net3 =   1.8000        
+ xi159.n13__net7 =   7.3281n       
+ xi159.n13__sbuf_out =   1.8000        
+ xi159.n1400__net1 =  13.0440n       
+ xi159.n1400__sbuf_out =   1.8000        
+ xi159.n1401__net1 =  13.0408n       
+ xi159.n1401__sbuf_out =   1.8000        
+ xi159.n1402__net1 =  13.0413n       
+ xi159.n1402__sbuf_out =   1.8000        
+ xi159.n1403__net1 =  13.0413n       
+ xi159.n1403__sbuf_out =   1.8000        
+ xi159.n1404__net1 =  13.0422n       
+ xi159.n1404__sbuf_out =   1.8000        
+ xi159.n1405__net1 =  13.0385n       
+ xi159.n1405__sbuf_out =   1.8000        
+ xi159.n1406__net1 =  13.0390n       
+ xi159.n1406__sbuf_out =   1.8000        
+ xi159.n1407__net1 =  13.0399n       
+ xi159.n1407__sbuf_out =   1.8000        
+ xi159.n1408__net1 =  13.0390n       
+ xi159.n1408__sbuf_out =   1.8000        
+ xi159.n1409__net1 =  12.8285n       
+ xi159.n1409__sbuf_out =   1.8000        
+ xi159.n140__net1 =  13.0541n       
+ xi159.n140__net17 =   1.8000        
+ xi159.n140__net7 =   7.3215n       
+ xi159.n140__sbuf_out =   1.8000        
+ xi159.n140__vddio1 =   1.8000        
+ xi159.n140__vss1 =   5.2759n       
+ xi159.n1410__net1 =  12.8276n       
+ xi159.n1410__sbuf_out =   1.8000        
+ xi159.n1411__net1 =  12.8271n       
+ xi159.n1411__sbuf_out =   1.8000        
+ xi159.n1412__net1 =  12.8276n       
+ xi159.n1412__sbuf_out =   1.8000        
+ xi159.n1413__net1 =  12.8197n       
+ xi159.n1413__sbuf_out =   1.8000        
+ xi159.n1414__net1 =  12.8197n       
+ xi159.n1414__sbuf_out =   1.8000        
+ xi159.n1415__net1 =  12.8192n       
+ xi159.n1415__sbuf_out =   1.8000        
+ xi159.n1416__net1 =  12.8206n       
+ xi159.n1416__sbuf_out =   1.8000        
+ xi159.n1417__net1 =  12.8101n       
+ xi159.n1417__sbuf_out =   1.8000        
+ xi159.n1418__net1 =  12.8092n       
+ xi159.n1418__sbuf_out =   1.8000        
+ xi159.n1419__net1 =  12.8087n       
+ xi159.n1419__sbuf_out =   1.8000        
+ xi159.n141__net1 =  13.0527n       
+ xi159.n141__net17 =   1.8000        
+ xi159.n141__net7 =   7.3210n       
+ xi159.n141__sbuf_out =   1.8000        
+ xi159.n141__vddio1 =   1.8000        
+ xi159.n141__vss1 =   5.2732n       
+ xi159.n1420__net1 =  12.8092n       
+ xi159.n1420__sbuf_out =   1.8000        
+ xi159.n1421__net1 =  12.8008n       
+ xi159.n1421__sbuf_out =   1.8000        
+ xi159.n1422__net1 =  12.8008n       
+ xi159.n1422__sbuf_out =   1.8000        
+ xi159.n1423__net1 =  12.8004n       
+ xi159.n1423__sbuf_out =   1.8000        
+ xi159.n1424__net1 =  12.8017n       
+ xi159.n1424__sbuf_out =   1.8000        
+ xi159.n1425__net1 =  12.7906n       
+ xi159.n1425__sbuf_out =   1.8000        
+ xi159.n1426__net1 =  12.7897n       
+ xi159.n1426__sbuf_out =   1.8000        
+ xi159.n1427__net1 =  12.7892n       
+ xi159.n1427__sbuf_out =   1.8000        
+ xi159.n1428__net1 =  12.7897n       
+ xi159.n1428__sbuf_out =   1.8000        
+ xi159.n1429__net1 =  12.7809n       
+ xi159.n1429__sbuf_out =   1.8000        
+ xi159.n142__net1 =  13.0527n       
+ xi159.n142__net17 =   1.8000        
+ xi159.n142__net7 =   7.3206n       
+ xi159.n142__sbuf_out =   1.8000        
+ xi159.n142__vddio1 =   1.8000        
+ xi159.n142__vss1 =   5.2668n       
+ xi159.n1430__net1 =  12.7809n       
+ xi159.n1430__sbuf_out =   1.8000        
+ xi159.n1431__net1 =  12.7804n       
+ xi159.n1431__sbuf_out =   1.8000        
+ xi159.n1432__net1 =  12.7818n       
+ xi159.n1432__sbuf_out =   1.8000        
+ xi159.n1433__net1 =  12.7701n       
+ xi159.n1433__sbuf_out =   1.8000        
+ xi159.n1434__net1 =  12.7693n       
+ xi159.n1434__sbuf_out =   1.8000        
+ xi159.n1435__net1 =  12.7688n       
+ xi159.n1435__sbuf_out =   1.8000        
+ xi159.n1436__net1 =  12.7693n       
+ xi159.n1436__sbuf_out =   1.8000        
+ xi159.n1437__net1 =  12.7702n       
+ xi159.n1437__sbuf_out =   1.8000        
+ xi159.n1438__net1 =  12.7702n       
+ xi159.n1438__sbuf_out =   1.8000        
+ xi159.n1439__net1 =  12.7697n       
+ xi159.n1439__sbuf_out =   1.8000        
+ xi159.n143__net1 =  13.0536n       
+ xi159.n143__net17 =   1.8000        
+ xi159.n143__net7 =   7.3204n       
+ xi159.n143__sbuf_out =   1.8000        
+ xi159.n143__vddio1 =   1.8000        
+ xi159.n143__vss1 =   5.2644n       
+ xi159.n1440__net1 =  12.7711n       
+ xi159.n1440__sbuf_out =   1.8000        
+ xi159.n1441__net1 =  12.7720n       
+ xi159.n1441__sbuf_out =   1.8000        
+ xi159.n1442__net1 =  12.7711n       
+ xi159.n1442__sbuf_out =   1.8000        
+ xi159.n1443__net1 =  12.7706n       
+ xi159.n1443__sbuf_out =   1.8000        
+ xi159.n1444__net1 =  12.7711n       
+ xi159.n1444__sbuf_out =   1.8000        
+ xi159.n1445__net1 =  12.7715n       
+ xi159.n1445__sbuf_out =   1.8000        
+ xi159.n1446__net1 =  12.7715n       
+ xi159.n1446__sbuf_out =   1.8000        
+ xi159.n1447__net1 =  12.7711n       
+ xi159.n1447__sbuf_out =   1.8000        
+ xi159.n1448__net1 =  12.7724n       
+ xi159.n1448__sbuf_out =   1.8000        
+ xi159.n1449__net1 =  12.7727n       
+ xi159.n1449__sbuf_out =   1.8000        
+ xi159.n144__net1 =  13.0527n       
+ xi159.n144__net17 =   1.8000        
+ xi159.n144__net7 =   7.1156n       
+ xi159.n144__sbuf_out =   1.8000        
+ xi159.n144__vddio1 =   1.8000        
+ xi159.n144__vss1 =   5.2580n       
+ xi159.n1450__net1 =  12.7718n       
+ xi159.n1450__sbuf_out =   1.8000        
+ xi159.n1451__net1 =  12.7714n       
+ xi159.n1451__sbuf_out =   1.8000        
+ xi159.n1452__net1 =  12.7718n       
+ xi159.n1452__sbuf_out =   1.8000        
+ xi159.n1453__net1 =  13.0240n       
+ xi159.n1453__sbuf_out =   1.8000        
+ xi159.n1454__net1 =  13.0232n       
+ xi159.n1454__sbuf_out =   1.8000        
+ xi159.n1455__net1 =  13.0227n       
+ xi159.n1455__sbuf_out =   1.8000        
+ xi159.n1456__net1 =  13.0232n       
+ xi159.n1456__sbuf_out =   1.8000        
+ xi159.n1457__net1 =  13.0204n       
+ xi159.n1457__sbuf_out =   1.8000        
+ xi159.n1458__net1 =  13.0204n       
+ xi159.n1458__sbuf_out =   1.8000        
+ xi159.n1459__net1 =  13.0199n       
+ xi159.n1459__sbuf_out =   1.8000        
+ xi159.n145__net1 =  13.0518n       
+ xi159.n145__net17 =   1.8000        
+ xi159.n145__net7 =   7.1442n       
+ xi159.n145__sbuf_out =   1.8000        
+ xi159.n145__vddio1 =   1.8000        
+ xi159.n145__vss1 =   5.2457n       
+ xi159.n1460__net1 =  13.0213n       
+ xi159.n1460__sbuf_out =   1.8000        
+ xi159.n1461__net1 =  13.0174n       
+ xi159.n1461__sbuf_out =   1.8000        
+ xi159.n1462__net1 =  13.0165n       
+ xi159.n1462__sbuf_out =   1.8000        
+ xi159.n1463__net1 =  13.0160n       
+ xi159.n1463__sbuf_out =   1.8000        
+ xi159.n1464__net1 =  13.0165n       
+ xi159.n1464__sbuf_out =   1.8000        
+ xi159.n1465__net1 =  13.0132n       
+ xi159.n1465__sbuf_out =   1.8000        
+ xi159.n1466__net1 =  13.0132n       
+ xi159.n1466__sbuf_out =   1.8000        
+ xi159.n1467__net1 =  13.0128n       
+ xi159.n1467__sbuf_out =   1.8000        
+ xi159.n1468__net1 =  13.0141n       
+ xi159.n1468__sbuf_out =   1.8000        
+ xi159.n1469__net1 =  13.0096n       
+ xi159.n1469__sbuf_out =   1.8000        
+ xi159.n146__net1 =  13.0518n       
+ xi159.n146__net17 =   1.8000        
+ xi159.n146__net7 =   7.3229n       
+ xi159.n146__sbuf_out =   1.8000        
+ xi159.n146__vddio1 =   1.8000        
+ xi159.n146__vss1 =   5.2297n       
+ xi159.n1470__net1 =  13.0087n       
+ xi159.n1470__sbuf_out =   1.8000        
+ xi159.n1471__net1 =  13.0083n       
+ xi159.n1471__sbuf_out =   1.8000        
+ xi159.n1472__net1 =  13.0087n       
+ xi159.n1472__sbuf_out =   1.8000        
+ xi159.n1473__net1 =  13.0050n       
+ xi159.n1473__sbuf_out =   1.8000        
+ xi159.n1474__net1 =  13.0050n       
+ xi159.n1474__sbuf_out =   1.8000        
+ xi159.n1475__net1 =  13.0046n       
+ xi159.n1475__sbuf_out =   1.8000        
+ xi159.n1476__net1 =  13.0059n       
+ xi159.n1476__sbuf_out =   1.8000        
+ xi159.n1477__net1 =  13.0008n       
+ xi159.n1477__sbuf_out =   1.8000        
+ xi159.n1478__net1 =  12.9999n       
+ xi159.n1478__sbuf_out =   1.8000        
+ xi159.n1479__net1 =  12.9995n       
+ xi159.n1479__sbuf_out =   1.8000        
+ xi159.n147__net1 =  13.0518n       
+ xi159.n147__net17 =   1.8000        
+ xi159.n147__net7 =   7.3232n       
+ xi159.n147__sbuf_out =   1.8000        
+ xi159.n147__vddio1 =   1.8000        
+ xi159.n147__vss1 =   5.2166n       
+ xi159.n1480__net1 =  12.9999n       
+ xi159.n1480__sbuf_out =   1.8000        
+ xi159.n1481__net1 =  12.9958n       
+ xi159.n1481__sbuf_out =   1.8000        
+ xi159.n1482__net1 =  12.9958n       
+ xi159.n1482__sbuf_out =   1.8000        
+ xi159.n1483__net1 =  12.9953n       
+ xi159.n1483__sbuf_out =   1.8000        
+ xi159.n1484__net1 =  12.9967n       
+ xi159.n1484__sbuf_out =   1.8000        
+ xi159.n1485__net1 =  12.9910n       
+ xi159.n1485__sbuf_out =   1.8000        
+ xi159.n1486__net1 =  12.9901n       
+ xi159.n1486__sbuf_out =   1.8000        
+ xi159.n1487__net1 =  12.9896n       
+ xi159.n1487__sbuf_out =   1.8000        
+ xi159.n1488__net1 =  12.9901n       
+ xi159.n1488__sbuf_out =   1.8000        
+ xi159.n1489__net1 =  12.9855n       
+ xi159.n1489__sbuf_out =   1.8000        
+ xi159.n148__net1 =  13.0527n       
+ xi159.n148__net17 =   1.8000        
+ xi159.n148__sbuf_out =   1.8000        
+ xi159.n148__vddio1 =   1.8000        
+ xi159.n148__vss1 =   5.2087n       
+ xi159.n1490__net1 =  12.9855n       
+ xi159.n1490__sbuf_out =   1.8000        
+ xi159.n1491__net1 =  12.9850n       
+ xi159.n1491__sbuf_out =   1.8000        
+ xi159.n1492__net1 =  12.9863n       
+ xi159.n1492__sbuf_out =   1.8000        
+ xi159.n1493__net1 =  12.9800n       
+ xi159.n1493__sbuf_out =   1.8000        
+ xi159.n1494__net1 =  12.9791n       
+ xi159.n1494__sbuf_out =   1.8000        
+ xi159.n1495__net1 =  12.9787n       
+ xi159.n1495__sbuf_out =   1.8000        
+ xi159.n1496__net1 =  12.9791n       
+ xi159.n1496__sbuf_out =   1.8000        
+ xi159.n1497__net1 =  12.9467n       
+ xi159.n1497__sbuf_out =   1.8000        
+ xi159.n1498__net1 =  12.9472n       
+ xi159.n1498__sbuf_out =   1.8000        
+ xi159.n1499__net1 =  12.9480n       
+ xi159.n1499__sbuf_out =   1.8000        
+ xi159.n149__net1 =  13.0509n       
+ xi159.n149__net17 =   1.8000        
+ xi159.n149__net7 =   7.1396n       
+ xi159.n149__sbuf_out =   1.8000        
+ xi159.n149__vddio1 =   1.8000        
+ xi159.n149__vss1 =   5.1895n       
+ xi159.n14__net1 =  12.8007n       
+ xi159.n14__net17 =   1.8000        
+ xi159.n14__net3 =   1.8000        
+ xi159.n14__net7 =   7.3651n       
+ xi159.n14__sbuf_out =   1.8000        
+ xi159.n14__vddio1 =   1.8000        
+ xi159.n14__vss1 =  65.7394p       
+ xi159.n1500__net1 =  12.9472n       
+ xi159.n1500__sbuf_out =   1.8000        
+ xi159.n1501__net1 =  12.9397n       
+ xi159.n1501__sbuf_out =   1.8000        
+ xi159.n1502__net1 =  12.9402n       
+ xi159.n1502__sbuf_out =   1.8000        
+ xi159.n1503__net1 =  12.9402n       
+ xi159.n1503__sbuf_out =   1.8000        
+ xi159.n1504__net1 =  12.9411n       
+ xi159.n1504__sbuf_out =   1.8000        
+ xi159.n1505__net1 =  12.9342n       
+ xi159.n1505__sbuf_out =   1.8000        
+ xi159.n1506__net1 =  12.9347n       
+ xi159.n1506__sbuf_out =   1.8000        
+ xi159.n1507__net1 =  12.9356n       
+ xi159.n1507__sbuf_out =   1.8000        
+ xi159.n1508__net1 =  12.9347n       
+ xi159.n1508__sbuf_out =   1.8000        
+ xi159.n1509__net1 =  12.9267n       
+ xi159.n1509__sbuf_out =   1.8000        
+ xi159.n150__net1 =  13.0509n       
+ xi159.n150__net17 =   1.8000        
+ xi159.n150__net7 =   7.3849n       
+ xi159.n150__sbuf_out =   1.8000        
+ xi159.n150__vddio1 =   1.8000        
+ xi159.n150__vss1 =   5.2330n       
+ xi159.n1510__net1 =  12.9272n       
+ xi159.n1510__sbuf_out =   1.8000        
+ xi159.n1511__net1 =  12.9272n       
+ xi159.n1511__sbuf_out =   1.8000        
+ xi159.n1512__net1 =  12.9281n       
+ xi159.n1512__sbuf_out =   1.8000        
+ xi159.n1513__net1 =  12.9207n       
+ xi159.n1513__sbuf_out =   1.8000        
+ xi159.n1514__net1 =  12.9212n       
+ xi159.n1514__sbuf_out =   1.8000        
+ xi159.n1515__net1 =  12.9220n       
+ xi159.n1515__sbuf_out =   1.8000        
+ xi159.n1516__net1 =  12.9212n       
+ xi159.n1516__sbuf_out =   1.8000        
+ xi159.n1517__net1 =  12.9126n       
+ xi159.n1517__sbuf_out =   1.8000        
+ xi159.n1518__net1 =  12.9130n       
+ xi159.n1518__sbuf_out =   1.8000        
+ xi159.n1519__net1 =  12.9130n       
+ xi159.n1519__sbuf_out =   1.8000        
+ xi159.n151__net1 =  13.0518n       
+ xi159.n151__net17 =   1.8000        
+ xi159.n151__net7 =   7.1340n       
+ xi159.n151__sbuf_out =   1.8000        
+ xi159.n151__vddio1 =   1.8000        
+ xi159.n151__vss1 =   5.5212n       
+ xi159.n1520__net1 =  12.9139n       
+ xi159.n1520__sbuf_out =   1.8000        
+ xi159.n1521__net1 =  12.9061n       
+ xi159.n1521__sbuf_out =   1.8000        
+ xi159.n1522__net1 =  12.9066n       
+ xi159.n1522__sbuf_out =   1.8000        
+ xi159.n1523__net1 =  12.9074n       
+ xi159.n1523__sbuf_out =   1.8000        
+ xi159.n1524__net1 =  12.9066n       
+ xi159.n1524__sbuf_out =   1.8000        
+ xi159.n1525__net1 =  12.8973n       
+ xi159.n1525__sbuf_out =   1.8000        
+ xi159.n1526__net1 =  12.8978n       
+ xi159.n1526__sbuf_out =   1.8000        
+ xi159.n1527__net1 =  12.8978n       
+ xi159.n1527__sbuf_out =   1.8000        
+ xi159.n1528__net1 =  12.8987n       
+ xi159.n1529__net1 =  12.8904n       
+ xi159.n1529__sbuf_out =   1.8000        
+ xi159.n152__net1 =  13.0509n       
+ xi159.n152__net17 =   1.8000        
+ xi159.n152__net7 =   7.3844n       
+ xi159.n152__sbuf_out =   1.8000        
+ xi159.n152__vddio1 =   1.8000        
+ xi159.n152__vss1 =   5.4987n       
+ xi159.n1530__net1 =  12.8909n       
+ xi159.n1531__net1 =  12.8918n       
+ xi159.n1531__sbuf_out =   1.8000        
+ xi159.n1532__net1 =  12.8909n       
+ xi159.n1533__net1 =  12.8811n       
+ xi159.n1533__sbuf_out =   1.8000        
+ xi159.n1534__net1 =  12.8816n       
+ xi159.n1535__net1 =  12.8816n       
+ xi159.n1535__sbuf_out =   1.8000        
+ xi159.n1536__net1 =  12.8825n       
+ xi159.n1537__net1 =  12.8737n       
+ xi159.n1537__sbuf_out =   1.8000        
+ xi159.n1538__net1 =  12.8741n       
+ xi159.n1539__net1 =  12.8750n       
+ xi159.n1539__sbuf_out =   1.8000        
+ xi159.n153__net1 =  13.0494n       
+ xi159.n153__net17 =   1.8000        
+ xi159.n153__net7 =   7.1286n       
+ xi159.n153__sbuf_out =   1.8000        
+ xi159.n153__vddio1 =   1.8000        
+ xi159.n153__vss1 =   5.4987n       
+ xi159.n1540__net1 =  12.8741n       
+ xi159.n1541__net1 =  13.0529n       
+ xi159.n1541__sbuf_out =   1.8000        
+ xi159.n1542__net1 =  13.0534n       
+ xi159.n1543__net1 =  13.0543n       
+ xi159.n1543__sbuf_out =   1.8000        
+ xi159.n1544__net1 =  13.0534n       
+ xi159.n1545__net1 =  13.0526n       
+ xi159.n1545__sbuf_out =   1.8000        
+ xi159.n1546__net1 =  13.0531n       
+ xi159.n1547__net1 =  13.0531n       
+ xi159.n1547__sbuf_out =   1.8000        
+ xi159.n1548__net1 =  13.0540n       
+ xi159.n1549__net1 =  13.0522n       
+ xi159.n1549__sbuf_out =   1.8000        
+ xi159.n154__net1 =  13.0494n       
+ xi159.n154__net17 =   1.8000        
+ xi159.n154__net7 =   7.3839n       
+ xi159.n154__sbuf_out =   1.8000        
+ xi159.n154__vddio1 =   1.8000        
+ xi159.n154__vss1 =   5.4935n       
+ xi159.n1550__net1 =  13.0526n       
+ xi159.n1551__net1 =  13.0535n       
+ xi159.n1551__sbuf_out =   1.8000        
+ xi159.n1552__net1 =  13.0527n       
+ xi159.n1553__net1 =  13.0513n       
+ xi159.n1553__sbuf_out =   1.8000        
+ xi159.n1554__net1 =  13.0517n       
+ xi159.n1555__net1 =  13.0518n       
+ xi159.n1555__sbuf_out =   1.8000        
+ xi159.n1556__net1 =  13.0527n       
+ xi159.n1557__net1 =  13.0503n       
+ xi159.n1557__sbuf_out =   1.8000        
+ xi159.n1558__net1 =  13.0508n       
+ xi159.n1559__net1 =  13.0517n       
+ xi159.n1559__sbuf_out =   1.8000        
+ xi159.n155__net1 =  13.0494n       
+ xi159.n155__net17 =   1.8000        
+ xi159.n155__net7 =   7.1230n       
+ xi159.n155__sbuf_out =   1.8000        
+ xi159.n155__vddio1 =   1.8000        
+ xi159.n155__vss1 =   5.4934n       
+ xi159.n1560__net1 =  13.0508n       
+ xi159.n1561__net1 =  13.0488n       
+ xi159.n1561__sbuf_out =   1.8000        
+ xi159.n1562__net1 =  13.0493n       
+ xi159.n1563__net1 =  13.0493n       
+ xi159.n1563__sbuf_out =   1.8000        
+ xi159.n1564__net1 =  13.0502n       
+ xi159.n1565__net1 =  13.0475n       
+ xi159.n1565__sbuf_out =   1.8000        
+ xi159.n1566__net1 =  13.0479n       
+ xi159.n1567__net1 =  13.0488n       
+ xi159.n1567__sbuf_out =   1.8000        
+ xi159.n1568__net1 =  13.0479n       
+ xi159.n1569__net1 =  13.0454n       
+ xi159.n1569__sbuf_out =   1.8000        
+ xi159.n156__net1 =  13.0503n       
+ xi159.n156__net17 =   1.8000        
+ xi159.n156__net7 =   7.3835n       
+ xi159.n156__sbuf_out =   1.8000        
+ xi159.n156__vddio1 =   1.8000        
+ xi159.n156__vss1 =   5.4869n       
+ xi159.n1570__net1 =  13.0458n       
+ xi159.n1571__net1 =  13.0458n       
+ xi159.n1571__sbuf_out =   1.8000        
+ xi159.n1572__net1 =  13.0467n       
+ xi159.n1573__net1 =  13.0435n       
+ xi159.n1573__sbuf_out =   1.8000        
+ xi159.n1574__net1 =  13.0440n       
+ xi159.n1575__net1 =  13.0449n       
+ xi159.n1575__sbuf_out =   1.8000        
+ xi159.n1576__net1 =  13.0440n       
+ xi159.n1577__net1 =  13.0408n       
+ xi159.n1577__sbuf_out =   1.8000        
+ xi159.n1578__net1 =  13.0413n       
+ xi159.n1579__net1 =  13.0413n       
+ xi159.n1579__sbuf_out =   1.8000        
+ xi159.n157__net1 =  13.0480n       
+ xi159.n157__net17 =   1.8000        
+ xi159.n157__net7 =   7.3834n       
+ xi159.n157__sbuf_out =   1.8000        
+ xi159.n157__vddio1 =   1.8000        
+ xi159.n157__vss1 =   5.4869n       
+ xi159.n1580__net1 =  13.0422n       
+ xi159.n1581__net1 =  13.0385n       
+ xi159.n1581__sbuf_out =   1.8000        
+ xi159.n1582__net1 =  13.0390n       
+ xi159.n1583__net1 =  13.0399n       
+ xi159.n1583__sbuf_out =   1.8000        
+ xi159.n1584__net1 =  13.0390n       
+ xi159.n1585__net1 =  12.8285n       
+ xi159.n1585__sbuf_out =   1.8000        
+ xi159.n1586__net1 =  12.8276n       
+ xi159.n1587__net1 =  12.8271n       
+ xi159.n1587__sbuf_out =   1.8000        
+ xi159.n1588__net1 =  12.8276n       
+ xi159.n1589__net1 =  12.8197n       
+ xi159.n1589__sbuf_out =   1.8000        
+ xi159.n158__net1 =  13.0480n       
+ xi159.n158__net17 =   1.8000        
+ xi159.n158__sbuf_out =   1.8000        
+ xi159.n158__vddio1 =   1.8000        
+ xi159.n158__vss1 =   5.4782n       
+ xi159.n1590__net1 =  12.8197n       
+ xi159.n1591__net1 =  12.8192n       
+ xi159.n1591__sbuf_out =   1.8000        
+ xi159.n1592__net1 =  12.8206n       
+ xi159.n1593__net1 =  12.8101n       
+ xi159.n1593__sbuf_out =   1.8000        
+ xi159.n1594__net1 =  12.8092n       
+ xi159.n1595__net1 =  12.8087n       
+ xi159.n1595__sbuf_out =   1.8000        
+ xi159.n1596__net1 =  12.8092n       
+ xi159.n1597__net1 =  12.8009n       
+ xi159.n1597__sbuf_out =   1.8000        
+ xi159.n1598__net1 =  12.8009n       
+ xi159.n1599__net1 =  12.8004n       
+ xi159.n1599__sbuf_out =   1.8000        
+ xi159.n159__net1 =  13.0489n       
+ xi159.n159__net17 =   1.8000        
+ xi159.n159__sbuf_out =   1.8000        
+ xi159.n159__vddio1 =   1.8000        
+ xi159.n159__vss1 =   5.4782n       
+ xi159.n15__net1 =  12.8002n       
+ xi159.n15__net17 =   1.8000        
+ xi159.n15__net3 =   1.8000        
+ xi159.n15__net7 =   7.3645n       
+ xi159.n15__sbuf_out =   1.8000        
+ xi159.n15__vddio1 =   1.8000        
+ xi159.n15__vss1 =   9.0149p       
+ xi159.n1600__net1 =  12.8018n       
+ xi159.n1601__net1 =  12.7906n       
+ xi159.n1601__sbuf_out =   1.8000        
+ xi159.n1602__net1 =  12.7897n       
+ xi159.n1603__net1 =  12.7892n       
+ xi159.n1603__sbuf_out =   1.8000        
+ xi159.n1604__net1 =  12.7897n       
+ xi159.n1605__net1 =  12.7809n       
+ xi159.n1605__sbuf_out =   1.8000        
+ xi159.n1606__net1 =  12.7809n       
+ xi159.n1607__net1 =  12.7805n       
+ xi159.n1607__sbuf_out =   1.8000        
+ xi159.n1608__net1 =  12.7818n       
+ xi159.n1609__net1 =  12.7702n       
+ xi159.n1609__sbuf_out =   1.8000        
+ xi159.n160__net1 =  13.0480n       
+ xi159.n160__net17 =   1.8000        
+ xi159.n160__sbuf_out =   1.8000        
+ xi159.n160__vddio1 =   1.8000        
+ xi159.n160__vss1 =   5.4662n       
+ xi159.n1610__net1 =  12.7693n       
+ xi159.n1611__net1 =  12.7688n       
+ xi159.n1611__sbuf_out =   1.8000        
+ xi159.n1612__net1 =  12.7693n       
+ xi159.n1613__net1 =  12.7702n       
+ xi159.n1613__sbuf_out =   1.8000        
+ xi159.n1614__net1 =  12.7702n       
+ xi159.n1615__net1 =  12.7697n       
+ xi159.n1615__sbuf_out =   1.8000        
+ xi159.n1616__net1 =  12.7711n       
+ xi159.n1617__net1 =  12.7720n       
+ xi159.n1617__sbuf_out =   1.8000        
+ xi159.n1618__net1 =  12.7711n       
+ xi159.n1619__net1 =  12.7706n       
+ xi159.n1619__sbuf_out =   1.8000        
+ xi159.n161__net1 =  13.0459n       
+ xi159.n161__net17 =   1.8000        
+ xi159.n161__sbuf_out =   1.8000        
+ xi159.n161__vddio1 =   1.8000        
+ xi159.n161__vss1 =   5.4661n       
+ xi159.n1620__net1 =  12.7711n       
+ xi159.n1621__net1 =  12.7715n       
+ xi159.n1621__sbuf_out =   1.8000        
+ xi159.n1622__net1 =  12.7715n       
+ xi159.n1623__net1 =  12.7711n       
+ xi159.n1623__sbuf_out =   1.8000        
+ xi159.n1624__net1 =  12.7724n       
+ xi159.n1625__net1 =  12.7727n       
+ xi159.n1625__sbuf_out =   1.8000        
+ xi159.n1626__net1 =  12.7718n       
+ xi159.n1627__net1 =  12.7714n       
+ xi159.n1627__sbuf_out =   1.8000        
+ xi159.n1628__net1 =  12.7718n       
+ xi159.n1629__net1 =  13.0241n       
+ xi159.n1629__sbuf_out =   1.8000        
+ xi159.n162__net1 =  13.0459n       
+ xi159.n162__net17 =   1.8000        
+ xi159.n162__sbuf_out =   1.8000        
+ xi159.n162__vddio1 =   1.8000        
+ xi159.n162__vss1 =   5.4505n       
+ xi159.n1630__net1 =  13.0232n       
+ xi159.n1631__net1 =  13.0227n       
+ xi159.n1631__sbuf_out =   1.8000        
+ xi159.n1632__net1 =  13.0232n       
+ xi159.n1633__net1 =  13.0204n       
+ xi159.n1633__sbuf_out =   1.8000        
+ xi159.n1634__net1 =  13.0204n       
+ xi159.n1635__net1 =  13.0199n       
+ xi159.n1635__sbuf_out =   1.8000        
+ xi159.n1636__net1 =  13.0213n       
+ xi159.n1637__net1 =  13.0174n       
+ xi159.n1637__sbuf_out =   1.8000        
+ xi159.n1638__net1 =  13.0165n       
+ xi159.n1639__net1 =  13.0160n       
+ xi159.n1639__sbuf_out =   1.8000        
+ xi159.n163__net1 =  13.0459n       
+ xi159.n163__net17 =   1.8000        
+ xi159.n163__sbuf_out =   1.8000        
+ xi159.n163__vddio1 =   1.8000        
+ xi159.n163__vss1 =   5.4505n       
+ xi159.n1640__net1 =  13.0165n       
+ xi159.n1641__net1 =  13.0133n       
+ xi159.n1641__sbuf_out =   1.8000        
+ xi159.n1642__net1 =  13.0133n       
+ xi159.n1643__net1 =  13.0128n       
+ xi159.n1643__sbuf_out =   1.8000        
+ xi159.n1644__net1 =  13.0141n       
+ xi159.n1645__net1 =  13.0096n       
+ xi159.n1645__sbuf_out =   1.8000        
+ xi159.n1646__net1 =  13.0087n       
+ xi159.n1647__net1 =  13.0083n       
+ xi159.n1647__sbuf_out =   1.8000        
+ xi159.n1648__net1 =  13.0087n       
+ xi159.n1649__net1 =  13.0051n       
+ xi159.n1649__sbuf_out =   1.8000        
+ xi159.n164__net1 =  13.0468n       
+ xi159.n164__net17 =   1.8000        
+ xi159.n164__sbuf_out =   1.8000        
+ xi159.n164__vddio1 =   1.8000        
+ xi159.n164__vss1 =   5.4300n       
+ xi159.n1650__net1 =  13.0051n       
+ xi159.n1651__net1 =  13.0046n       
+ xi159.n1651__sbuf_out =   1.8000        
+ xi159.n1652__net1 =  13.0059n       
+ xi159.n1653__net1 =  13.0008n       
+ xi159.n1653__sbuf_out =   1.8000        
+ xi159.n1654__net1 =  12.9999n       
+ xi159.n1655__net1 =  12.9995n       
+ xi159.n1655__sbuf_out =   1.8000        
+ xi159.n1656__net1 =  12.9999n       
+ xi159.n1657__net1 =  12.9958n       
+ xi159.n1657__sbuf_out =   1.8000        
+ xi159.n1658__net1 =  12.9958n       
+ xi159.n1659__net1 =  12.9953n       
+ xi159.n1659__sbuf_out =   1.8000        
+ xi159.n165__net1 =  13.0440n       
+ xi159.n165__net17 =   1.8000        
+ xi159.n165__sbuf_out =   1.8000        
+ xi159.n165__vddio1 =   1.8000        
+ xi159.n165__vss1 =   5.4300n       
+ xi159.n1660__net1 =  12.9967n       
+ xi159.n1661__net1 =  12.9910n       
+ xi159.n1661__sbuf_out =   1.8000        
+ xi159.n1662__net1 =  12.9901n       
+ xi159.n1663__net1 =  12.9896n       
+ xi159.n1663__sbuf_out =   1.8000        
+ xi159.n1664__net1 =  12.9901n       
+ xi159.n1665__net1 =  12.9855n       
+ xi159.n1665__sbuf_out =   1.8000        
+ xi159.n1666__net1 =  12.9855n       
+ xi159.n1667__net1 =  12.9850n       
+ xi159.n1667__sbuf_out =   1.8000        
+ xi159.n1668__net1 =  12.9864n       
+ xi159.n1669__net1 =  12.9800n       
+ xi159.n1669__sbuf_out =   1.8000        
+ xi159.n166__net1 =  13.0441n       
+ xi159.n166__net17 =   1.8000        
+ xi159.n166__sbuf_out =   1.8000        
+ xi159.n166__vddio1 =   1.8000        
+ xi159.n166__vss1 =   5.3450n       
+ xi159.n1670__net1 =  12.9792n       
+ xi159.n1671__net1 =  12.9787n       
+ xi159.n1671__sbuf_out =   1.8000        
+ xi159.n1672__net1 =  12.9792n       
+ xi159.n1673__net1 =  12.9467n       
+ xi159.n1673__sbuf_out =   1.8000        
+ xi159.n1674__net1 =  12.9471n       
+ xi159.n1675__net1 =  12.9480n       
+ xi159.n1675__sbuf_out =   1.8000        
+ xi159.n1676__net1 =  12.9471n       
+ xi159.n1677__net1 =  12.9397n       
+ xi159.n1677__sbuf_out =   1.8000        
+ xi159.n1678__net1 =  12.9402n       
+ xi159.n1679__net1 =  12.9402n       
+ xi159.n1679__sbuf_out =   1.8000        
+ xi159.n167__net1 =  13.0450n       
+ xi159.n167__net17 =   1.8000        
+ xi159.n167__sbuf_out =   1.8000        
+ xi159.n167__vddio1 =   1.8000        
+ xi159.n167__vss1 =   5.3450n       
+ xi159.n1680__net1 =  12.9411n       
+ xi159.n1681__net1 =  12.9342n       
+ xi159.n1681__sbuf_out =   1.8000        
+ xi159.n1682__net1 =  12.9347n       
+ xi159.n1683__net1 =  12.9356n       
+ xi159.n1683__sbuf_out =   1.8000        
+ xi159.n1684__net1 =  12.9347n       
+ xi159.n1685__net1 =  12.9267n       
+ xi159.n1685__sbuf_out =   1.8000        
+ xi159.n1686__net1 =  12.9272n       
+ xi159.n1687__net1 =  12.9272n       
+ xi159.n1687__sbuf_out =   1.8000        
+ xi159.n1688__net1 =  12.9281n       
+ xi159.n1689__net1 =  12.9207n       
+ xi159.n1689__sbuf_out =   1.8000        
+ xi159.n168__net1 =  13.0441n       
+ xi159.n168__net17 =   1.8000        
+ xi159.n168__sbuf_out =   1.8000        
+ xi159.n168__vss1 =   6.1090n       
+ xi159.n1690__net1 =  12.9211n       
+ xi159.n1691__net1 =  12.9220n       
+ xi159.n1691__sbuf_out =   1.8000        
+ xi159.n1692__net1 =  12.9211n       
+ xi159.n1693__net1 =  12.9125n       
+ xi159.n1693__sbuf_out =   1.8000        
+ xi159.n1694__net1 =  12.9130n       
+ xi159.n1695__net1 =  12.9130n       
+ xi159.n1695__sbuf_out =   1.8000        
+ xi159.n1696__net1 =  12.9139n       
+ xi159.n1697__net1 =  12.9061n       
+ xi159.n1697__sbuf_out =   1.8000        
+ xi159.n1698__net1 =  12.9065n       
+ xi159.n1699__net1 =  12.9074n       
+ xi159.n1699__sbuf_out =   1.8000        
+ xi159.n169__net1 =  13.0413n       
+ xi159.n169__net17 =   1.8000        
+ xi159.n169__sbuf_out =   1.8000        
+ xi159.n169__vddio1 =   1.8000        
+ xi159.n169__vss1 =   6.1351n       
+ xi159.n16__net1 =  12.8016n       
+ xi159.n16__net17 =   1.8000        
+ xi159.n16__net3 =   1.8000        
+ xi159.n16__net7 =   7.3636n       
+ xi159.n16__sbuf_out =   1.8000        
+ xi159.n16__vddio1 =   1.8000        
+ xi159.n16__vss1 =   1.5118n       
+ xi159.n1700__net1 =  12.9065n       
+ xi159.n1701__net1 =  12.8973n       
+ xi159.n1701__sbuf_out =   1.8000        
+ xi159.n1702__net1 =  12.8978n       
+ xi159.n1703__net1 =  12.8978n       
+ xi159.n1703__sbuf_out =   1.8000        
+ xi159.n1704__net1 =  12.8987n       
+ xi159.n1705__net1 =  12.8904n       
+ xi159.n1705__sbuf_out =   1.8000        
+ xi159.n1706__net1 =  12.8909n       
+ xi159.n1707__net1 =  12.8918n       
+ xi159.n1707__sbuf_out =   1.8000        
+ xi159.n1708__net1 =  12.8909n       
+ xi159.n1709__net1 =  12.8811n       
+ xi159.n1709__sbuf_out =   1.8000        
+ xi159.n170__net1 =  13.0414n       
+ xi159.n170__net17 =   1.8000        
+ xi159.n170__sbuf_out =   1.8000        
+ xi159.n170__vddio1 =   1.8000        
+ xi159.n170__vss1 =   6.1328n       
+ xi159.n1710__net1 =  12.8815n       
+ xi159.n1711__net1 =  12.8815n       
+ xi159.n1711__sbuf_out =   1.8000        
+ xi159.n1712__net1 =  12.8824n       
+ xi159.n1713__net1 =  12.8736n       
+ xi159.n1713__sbuf_out =   1.8000        
+ xi159.n1714__net1 =  12.8741n       
+ xi159.n1715__net1 =  12.8750n       
+ xi159.n1715__sbuf_out =   1.8000        
+ xi159.n1716__net1 =  12.8741n       
+ xi159.n1717__net1 =  13.0529n       
+ xi159.n1717__sbuf_out =   1.8000        
+ xi159.n1718__net1 =  13.0534n       
+ xi159.n1719__net1 =  13.0543n       
+ xi159.n1719__sbuf_out =   1.8000        
+ xi159.n171__net1 =  13.0414n       
+ xi159.n171__net17 =   1.8000        
+ xi159.n171__sbuf_out =   1.8000        
+ xi159.n171__vddio1 =   1.8000        
+ xi159.n171__vss1 =   6.1271n       
+ xi159.n1720__net1 =  13.0534n       
+ xi159.n1721__net1 =  13.0526n       
+ xi159.n1721__sbuf_out =   1.8000        
+ xi159.n1722__net1 =  13.0531n       
+ xi159.n1723__net1 =  13.0531n       
+ xi159.n1723__sbuf_out =   1.8000        
+ xi159.n1724__net1 =  13.0540n       
+ xi159.n1725__net1 =  13.0521n       
+ xi159.n1725__sbuf_out =   1.8000        
+ xi159.n1726__net1 =  13.0526n       
+ xi159.n1727__net1 =  13.0535n       
+ xi159.n1727__sbuf_out =   1.8000        
+ xi159.n1728__net1 =  13.0526n       
+ xi159.n1729__net1 =  13.0512n       
+ xi159.n1729__sbuf_out =   1.8000        
+ xi159.n172__net1 =  13.0423n       
+ xi159.n172__net17 =   1.8000        
+ xi159.n172__sbuf_out =   1.8000        
+ xi159.n172__vddio1 =   1.8000        
+ xi159.n172__vss1 =   6.1250n       
+ xi159.n1730__net1 =  13.0517n       
+ xi159.n1731__net1 =  13.0517n       
+ xi159.n1731__sbuf_out =   1.8000        
+ xi159.n1732__net1 =  13.0526n       
+ xi159.n1733__net1 =  13.0503n       
+ xi159.n1733__sbuf_out =   1.8000        
+ xi159.n1734__net1 =  13.0508n       
+ xi159.n1735__net1 =  13.0517n       
+ xi159.n1735__sbuf_out =   1.8000        
+ xi159.n1736__net1 =  13.0508n       
+ xi159.n1737__net1 =  13.0488n       
+ xi159.n1737__sbuf_out =   1.8000        
+ xi159.n1738__net1 =  13.0493n       
+ xi159.n1739__net1 =  13.0493n       
+ xi159.n1739__sbuf_out =   1.8000        
+ xi159.n173__net1 =  13.0390n       
+ xi159.n173__net17 =   1.8000        
+ xi159.n173__sbuf_out =   1.8000        
+ xi159.n173__vddio1 =   1.8000        
+ xi159.n173__vss1 =   6.1192n       
+ xi159.n1740__net1 =  13.0502n       
+ xi159.n1741__net1 =  13.0474n       
+ xi159.n1741__sbuf_out =   1.8000        
+ xi159.n1742__net1 =  13.0479n       
+ xi159.n1743__net1 =  13.0488n       
+ xi159.n1743__sbuf_out =   1.8000        
+ xi159.n1744__net1 =  13.0479n       
+ xi159.n1745__net1 =  13.0453n       
+ xi159.n1745__sbuf_out =   1.8000        
+ xi159.n1746__net1 =  13.0458n       
+ xi159.n1747__net1 =  13.0458n       
+ xi159.n1747__sbuf_out =   1.8000        
+ xi159.n1748__net1 =  13.0467n       
+ xi159.n1749__net1 =  13.0435n       
+ xi159.n1749__sbuf_out =   1.8000        
+ xi159.n174__net1 =  13.0391n       
+ xi159.n174__net17 =   1.8000        
+ xi159.n174__sbuf_out =   1.8000        
+ xi159.n174__vddio1 =   1.8000        
+ xi159.n174__vss1 =   6.1084n       
+ xi159.n1750__net1 =  13.0440n       
+ xi159.n1751__net1 =  13.0449n       
+ xi159.n1751__sbuf_out =   1.8000        
+ xi159.n1752__net1 =  13.0440n       
+ xi159.n1753__net1 =  13.0408n       
+ xi159.n1753__sbuf_out =   1.8000        
+ xi159.n1754__net1 =  13.0413n       
+ xi159.n1755__net1 =  13.0413n       
+ xi159.n1755__sbuf_out =   1.8000        
+ xi159.n1756__net1 =  13.0422n       
+ xi159.n1757__net1 =  13.0385n       
+ xi159.n1757__sbuf_out =   1.8000        
+ xi159.n1758__net1 =  13.0390n       
+ xi159.n1759__net1 =  13.0398n       
+ xi159.n1759__sbuf_out =   1.8000        
+ xi159.n175__net1 =  13.0399n       
+ xi159.n175__net17 =   1.8000        
+ xi159.n175__sbuf_out =   1.8000        
+ xi159.n175__vddio1 =   1.8000        
+ xi159.n175__vss1 =   6.0942n       
+ xi159.n1760__net1 =  13.0390n       
+ xi159.n1761__net1 =  12.8285n       
+ xi159.n1761__sbuf_out =   1.8000        
+ xi159.n1762__net1 =  12.8276n       
+ xi159.n1763__net1 =  12.8271n       
+ xi159.n1763__sbuf_out =   1.8000        
+ xi159.n1764__net1 =  12.8276n       
+ xi159.n1765__net1 =  12.8197n       
+ xi159.n1765__sbuf_out =   1.8000        
+ xi159.n1766__net1 =  12.8197n       
+ xi159.n1767__net1 =  12.8193n       
+ xi159.n1767__sbuf_out =   1.8000        
+ xi159.n1768__net1 =  12.8206n       
+ xi159.n1769__net1 =  12.8101n       
+ xi159.n1769__sbuf_out =   1.8000        
+ xi159.n176__net1 =  13.0391n       
+ xi159.n176__net17 =   1.8000        
+ xi159.n176__sbuf_out =   1.8000        
+ xi159.n176__vddio1 =   1.8000        
+ xi159.n176__vss1 =   6.0825n       
+ xi159.n1770__net1 =  12.8092n       
+ xi159.n1771__net1 =  12.8087n       
+ xi159.n1771__sbuf_out =   1.8000        
+ xi159.n1772__net1 =  12.8092n       
+ xi159.n1773__net1 =  12.8009n       
+ xi159.n1773__sbuf_out =   1.8000        
+ xi159.n1774__net1 =  12.8009n       
+ xi159.n1775__net1 =  12.8004n       
+ xi159.n1775__sbuf_out =   1.8000        
+ xi159.n1776__net1 =  12.8018n       
+ xi159.n1777__net1 =  12.7906n       
+ xi159.n1777__sbuf_out =   1.8000        
+ xi159.n1778__net1 =  12.7897n       
+ xi159.n1779__net1 =  12.7893n       
+ xi159.n1779__sbuf_out =   1.8000        
+ xi159.n177__net1 =  12.8283n       
+ xi159.n177__net17 =   1.8000        
+ xi159.n177__sbuf_out =   1.8000        
+ xi159.n177__vddio1 =   1.8000        
+ xi159.n177__vss1 =   6.0755n       
+ xi159.n1780__net1 =  12.7897n       
+ xi159.n1781__net1 =  12.7809n       
+ xi159.n1781__sbuf_out =   1.8000        
+ xi159.n1782__net1 =  12.7809n       
+ xi159.n1783__net1 =  12.7805n       
+ xi159.n1783__sbuf_out =   1.8000        
+ xi159.n1784__net1 =  12.7818n       
+ xi159.n1785__net1 =  12.7702n       
+ xi159.n1785__sbuf_out =   1.8000        
+ xi159.n1786__net1 =  12.7693n       
+ xi159.n1787__net1 =  12.7688n       
+ xi159.n1787__sbuf_out =   1.8000        
+ xi159.n1788__net1 =  12.7693n       
+ xi159.n1789__net1 =  12.7702n       
+ xi159.n1789__sbuf_out =   1.8000        
+ xi159.n178__net1 =  12.8274n       
+ xi159.n178__net17 =   1.8000        
+ xi159.n178__sbuf_out =   1.8000        
+ xi159.n178__vddio1 =   1.8000        
+ xi159.n178__vss1 =   6.0520n       
+ xi159.n1790__net1 =  12.7702n       
+ xi159.n1791__net1 =  12.7697n       
+ xi159.n1791__sbuf_out =   1.8000        
+ xi159.n1792__net1 =  12.7711n       
+ xi159.n1793__net1 =  12.7720n       
+ xi159.n1793__sbuf_out =   1.8000        
+ xi159.n1794__net1 =  12.7711n       
+ xi159.n1795__net1 =  12.7706n       
+ xi159.n1795__sbuf_out =   1.8000        
+ xi159.n1796__net1 =  12.7711n       
+ xi159.n1797__net1 =  12.7716n       
+ xi159.n1797__sbuf_out =   1.8000        
+ xi159.n1798__net1 =  12.7716n       
+ xi159.n1799__net1 =  12.7711n       
+ xi159.n1799__sbuf_out =   1.8000        
+ xi159.n179__net1 =  12.8270n       
+ xi159.n179__net17 =   1.8000        
+ xi159.n179__sbuf_out =   1.8000        
+ xi159.n179__vddio1 =   1.8000        
+ xi159.n179__vss1 =   6.0059n       
+ xi159.n17__net1 =  12.7904n       
+ xi159.n17__net17 =   1.8000        
+ xi159.n17__net3 =   1.8000        
+ xi159.n17__net7 =   7.3632n       
+ xi159.n17__sbuf_out =   1.8000        
+ xi159.n17__vddio1 =   1.8000        
+ xi159.n17__vss1 =   1.4679n       
+ xi159.n1800__net1 =  12.7725n       
+ xi159.n1801__net1 =  12.7727n       
+ xi159.n1801__sbuf_out =   1.8000        
+ xi159.n1802__net1 =  12.7719n       
+ xi159.n1803__net1 =  12.7714n       
+ xi159.n1803__sbuf_out =   1.8000        
+ xi159.n1804__net1 =  12.7719n       
+ xi159.n1805__net1 =  13.0241n       
+ xi159.n1805__sbuf_out =   1.8000        
+ xi159.n1806__net1 =  13.0232n       
+ xi159.n1807__net1 =  13.0227n       
+ xi159.n1807__sbuf_out =   1.8000        
+ xi159.n1808__net1 =  13.0232n       
+ xi159.n1809__net1 =  13.0204n       
+ xi159.n1809__sbuf_out =   1.8000        
+ xi159.n180__net1 =  12.8274n       
+ xi159.n180__net17 =   1.8000        
+ xi159.n180__sbuf_out =   1.8000        
+ xi159.n180__vddio1 =   1.8000        
+ xi159.n180__vss1 =   6.3328n       
+ xi159.n1810__net1 =  13.0204n       
+ xi159.n1811__net1 =  13.0199n       
+ xi159.n1811__sbuf_out =   1.8000        
+ xi159.n1812__net1 =  13.0213n       
+ xi159.n1813__net1 =  13.0174n       
+ xi159.n1813__sbuf_out =   1.8000        
+ xi159.n1814__net1 =  13.0165n       
+ xi159.n1815__net1 =  13.0160n       
+ xi159.n1815__sbuf_out =   1.8000        
+ xi159.n1816__net1 =  13.0165n       
+ xi159.n1817__net1 =  13.0133n       
+ xi159.n1817__sbuf_out =   1.8000        
+ xi159.n1818__net1 =  13.0133n       
+ xi159.n1819__net1 =  13.0128n       
+ xi159.n1819__sbuf_out =   1.8000        
+ xi159.n181__net1 =  12.8196n       
+ xi159.n181__net17 =   1.8000        
+ xi159.n181__sbuf_out =   1.8000        
+ xi159.n181__vddio1 =   1.8000        
+ xi159.n181__vss1 =   6.3329n       
+ xi159.n1820__net1 =  13.0142n       
+ xi159.n1821__net1 =  13.0096n       
+ xi159.n1821__sbuf_out =   1.8000        
+ xi159.n1822__net1 =  13.0088n       
+ xi159.n1823__net1 =  13.0083n       
+ xi159.n1823__sbuf_out =   1.8000        
+ xi159.n1824__net1 =  13.0088n       
+ xi159.n1825__net1 =  13.0051n       
+ xi159.n1825__sbuf_out =   1.8000        
+ xi159.n1826__net1 =  13.0051n       
+ xi159.n1827__net1 =  13.0046n       
+ xi159.n1827__sbuf_out =   1.8000        
+ xi159.n1828__net1 =  13.0060n       
+ xi159.n1829__net1 =  13.0008n       
+ xi159.n1829__sbuf_out =   1.8000        
+ xi159.n182__net1 =  12.8196n       
+ xi159.n182__net17 =   1.8000        
+ xi159.n182__sbuf_out =   1.8000        
+ xi159.n182__vddio1 =   1.8000        
+ xi159.n182__vss1 =   6.3281n       
+ xi159.n1830__net1 =  13.0000n       
+ xi159.n1831__net1 =  12.9995n       
+ xi159.n1831__sbuf_out =   1.8000        
+ xi159.n1832__net1 =  13.0000n       
+ xi159.n1833__net1 =  12.9958n       
+ xi159.n1833__sbuf_out =   1.8000        
+ xi159.n1834__net1 =  12.9958n       
+ xi159.n1835__net1 =  12.9953n       
+ xi159.n1835__sbuf_out =   1.8000        
+ xi159.n1836__net1 =  12.9967n       
+ xi159.n1837__net1 =  12.9910n       
+ xi159.n1837__sbuf_out =   1.8000        
+ xi159.n1838__net1 =  12.9901n       
+ xi159.n1839__net1 =  12.9896n       
+ xi159.n1839__sbuf_out =   1.8000        
+ xi159.n183__net1 =  12.8191n       
+ xi159.n183__net17 =   1.8000        
+ xi159.n183__sbuf_out =   1.8000        
+ xi159.n183__vddio1 =   1.8000        
+ xi159.n183__vss1 =   6.3282n       
+ xi159.n1840__net1 =  12.9901n       
+ xi159.n1841__net1 =  12.9855n       
+ xi159.n1841__sbuf_out =   1.8000        
+ xi159.n1842__net1 =  12.9855n       
+ xi159.n1843__net1 =  12.9850n       
+ xi159.n1843__sbuf_out =   1.8000        
+ xi159.n1844__net1 =  12.9864n       
+ xi159.n1845__net1 =  12.9801n       
+ xi159.n1845__sbuf_out =   1.8000        
+ xi159.n1846__net1 =  12.9792n       
+ xi159.n1847__net1 =  12.9787n       
+ xi159.n1847__sbuf_out =   1.8000        
+ xi159.n1848__net1 =  12.9792n       
+ xi159.n1849__net1 =  12.9466n       
+ xi159.n1849__sbuf_out =   1.8000        
+ xi159.n184__net1 =  12.8204n       
+ xi159.n184__net17 =   1.8000        
+ xi159.n184__sbuf_out =   1.8000        
+ xi159.n184__vddio1 =   1.8000        
+ xi159.n184__vss1 =   6.3223n       
+ xi159.n1850__net1 =  12.9471n       
+ xi159.n1851__net1 =  12.9480n       
+ xi159.n1851__sbuf_out =   1.8000        
+ xi159.n1852__net1 =  12.9471n       
+ xi159.n1853__net1 =  12.9397n       
+ xi159.n1853__sbuf_out =   1.8000        
+ xi159.n1854__net1 =  12.9402n       
+ xi159.n1855__net1 =  12.9402n       
+ xi159.n1855__sbuf_out =   1.8000        
+ xi159.n1856__net1 =  12.9411n       
+ xi159.n1857__net1 =  12.9342n       
+ xi159.n1857__sbuf_out =   1.8000        
+ xi159.n1858__net1 =  12.9346n       
+ xi159.n1859__net1 =  12.9355n       
+ xi159.n1859__sbuf_out =   1.8000        
+ xi159.n185__net1 =  12.8099n       
+ xi159.n185__net17 =   1.8000        
+ xi159.n185__sbuf_out =   1.8000        
+ xi159.n185__vddio1 =   1.8000        
+ xi159.n185__vss1 =   6.3224n       
+ xi159.n1860__net1 =  12.9346n       
+ xi159.n1861__net1 =  12.9266n       
+ xi159.n1861__sbuf_out =   1.8000        
+ xi159.n1862__net1 =  12.9271n       
+ xi159.n1863__net1 =  12.9271n       
+ xi159.n1863__sbuf_out =   1.8000        
+ xi159.n1864__net1 =  12.9280n       
+ xi159.n1865__net1 =  12.9206n       
+ xi159.n1865__sbuf_out =   1.8000        
+ xi159.n1866__net1 =  12.9211n       
+ xi159.n1867__net1 =  12.9220n       
+ xi159.n1867__sbuf_out =   1.8000        
+ xi159.n1868__net1 =  12.9211n       
+ xi159.n1869__net1 =  12.9125n       
+ xi159.n1869__sbuf_out =   1.8000        
+ xi159.n186__net1 =  12.8090n       
+ xi159.n186__net17 =   1.8000        
+ xi159.n186__sbuf_out =   1.8000        
+ xi159.n186__vddio1 =   1.8000        
+ xi159.n186__vss1 =   6.3146n       
+ xi159.n1870__net1 =  12.9130n       
+ xi159.n1871__net1 =  12.9130n       
+ xi159.n1871__sbuf_out =   1.8000        
+ xi159.n1872__net1 =  12.9139n       
+ xi159.n1873__net1 =  12.9060n       
+ xi159.n1873__sbuf_out =   1.8000        
+ xi159.n1874__net1 =  12.9065n       
+ xi159.n1875__net1 =  12.9074n       
+ xi159.n1875__sbuf_out =   1.8000        
+ xi159.n1876__net1 =  12.9065n       
+ xi159.n1877__net1 =  12.8973n       
+ xi159.n1877__sbuf_out =   1.8000        
+ xi159.n1878__net1 =  12.8978n       
+ xi159.n1879__net1 =  12.8978n       
+ xi159.n1879__sbuf_out =   1.8000        
+ xi159.n187__net1 =  12.8085n       
+ xi159.n187__net17 =   1.8000        
+ xi159.n187__sbuf_out =   1.8000        
+ xi159.n187__vddio1 =   1.8000        
+ xi159.n187__vss1 =   6.3146n       
+ xi159.n1880__net1 =  12.8987n       
+ xi159.n1881__net1 =  12.8904n       
+ xi159.n1881__sbuf_out =   1.8000        
+ xi159.n1882__net1 =  12.8909n       
+ xi159.n1883__net1 =  12.8917n       
+ xi159.n1883__sbuf_out =   1.8000        
+ xi159.n1884__net1 =  12.8909n       
+ xi159.n1885__net1 =  12.8810n       
+ xi159.n1885__sbuf_out =   1.8000        
+ xi159.n1886__net1 =  12.8815n       
+ xi159.n1887__net1 =  12.8815n       
+ xi159.n1887__sbuf_out =   1.8000        
+ xi159.n1888__net1 =  12.8824n       
+ xi159.n1889__net1 =  12.8736n       
+ xi159.n1889__sbuf_out =   1.8000        
+ xi159.n188__net1 =  12.8090n       
+ xi159.n188__net17 =   1.8000        
+ xi159.n188__sbuf_out =   1.8000        
+ xi159.n188__vddio1 =   1.8000        
+ xi159.n188__vss1 =   6.3039n       
+ xi159.n1890__net1 =  12.8741n       
+ xi159.n1891__net1 =  12.8750n       
+ xi159.n1891__sbuf_out =   1.8000        
+ xi159.n1892__net1 =  12.8741n       
+ xi159.n1893__net1 =  13.0529n       
+ xi159.n1893__sbuf_out =   1.8000        
+ xi159.n1894__net1 =  13.0534n       
+ xi159.n1895__net1 =  13.0543n       
+ xi159.n1895__sbuf_out =   1.8000        
+ xi159.n1896__net1 =  13.0534n       
+ xi159.n1897__net1 =  13.0526n       
+ xi159.n1897__sbuf_out =   1.8000        
+ xi159.n1898__net1 =  13.0531n       
+ xi159.n1899__net1 =  13.0531n       
+ xi159.n1899__sbuf_out =   1.8000        
+ xi159.n189__net1 =  12.8007n       
+ xi159.n189__net17 =   1.8000        
+ xi159.n189__sbuf_out =   1.8000        
+ xi159.n189__vddio1 =   1.8000        
+ xi159.n189__vss1 =   6.3040n       
+ xi159.n18__net1 =  12.7895n       
+ xi159.n18__net17 =   1.8000        
+ xi159.n18__net3 =   1.8000        
+ xi159.n18__net7 =   7.3624n       
+ xi159.n18__sbuf_out =   1.8000        
+ xi159.n18__vddio1 =   1.8000        
+ xi159.n18__vss1 =   1.2953n       
+ xi159.n1900__net1 =  13.0540n       
+ xi159.n1901__net1 =  13.0521n       
+ xi159.n1901__sbuf_out =   1.8000        
+ xi159.n1902__net1 =  13.0526n       
+ xi159.n1903__net1 =  13.0535n       
+ xi159.n1903__sbuf_out =   1.8000        
+ xi159.n1904__net1 =  13.0526n       
+ xi159.n1905__net1 =  13.0512n       
+ xi159.n1905__sbuf_out =   1.8000        
+ xi159.n1906__net1 =  13.0517n       
+ xi159.n1907__net1 =  13.0517n       
+ xi159.n1907__sbuf_out =   1.8000        
+ xi159.n1908__net1 =  13.0526n       
+ xi159.n1909__net1 =  13.0503n       
+ xi159.n1909__sbuf_out =   1.8000        
+ xi159.n190__net1 =  12.8007n       
+ xi159.n190__net17 =   1.8000        
+ xi159.n190__sbuf_out =   1.8000        
+ xi159.n190__vddio1 =   1.8000        
+ xi159.n190__vss1 =   6.2900n       
+ xi159.n1910__net1 =  13.0508n       
+ xi159.n1911__net1 =  13.0517n       
+ xi159.n1911__sbuf_out =   1.8000        
+ xi159.n1912__net1 =  13.0508n       
+ xi159.n1913__net1 =  13.0488n       
+ xi159.n1913__sbuf_out =   1.8000        
+ xi159.n1914__net1 =  13.0493n       
+ xi159.n1915__net1 =  13.0493n       
+ xi159.n1915__sbuf_out =   1.8000        
+ xi159.n1916__net1 =  13.0502n       
+ xi159.n1917__net1 =  13.0474n       
+ xi159.n1917__sbuf_out =   1.8000        
+ xi159.n1918__net1 =  13.0479n       
+ xi159.n1919__net1 =  13.0488n       
+ xi159.n1919__sbuf_out =   1.8000        
+ xi159.n191__net1 =  12.8002n       
+ xi159.n191__net17 =   1.8000        
+ xi159.n191__sbuf_out =   1.8000        
+ xi159.n191__vddio1 =   1.8000        
+ xi159.n191__vss1 =   6.2900n       
+ xi159.n1920__net1 =  13.0479n       
+ xi159.n1921__net1 =  13.0453n       
+ xi159.n1921__sbuf_out =   1.8000        
+ xi159.n1922__net1 =  13.0458n       
+ xi159.n1923__net1 =  13.0458n       
+ xi159.n1923__sbuf_out =   1.8000        
+ xi159.n1924__net1 =  13.0467n       
+ xi159.n1925__net1 =  13.0435n       
+ xi159.n1925__sbuf_out =   1.8000        
+ xi159.n1926__net1 =  13.0440n       
+ xi159.n1927__net1 =  13.0448n       
+ xi159.n1927__sbuf_out =   1.8000        
+ xi159.n1928__net1 =  13.0440n       
+ xi159.n1929__net1 =  13.0408n       
+ xi159.n1929__sbuf_out =   1.8000        
+ xi159.n192__net1 =  12.8016n       
+ xi159.n192__net17 =   1.8000        
+ xi159.n192__sbuf_out =   1.8000        
+ xi159.n192__vddio1 =   1.8000        
+ xi159.n192__vss1 =   6.2719n       
+ xi159.n1930__net1 =  13.0412n       
+ xi159.n1931__net1 =  13.0413n       
+ xi159.n1931__sbuf_out =   1.8000        
+ xi159.n1932__net1 =  13.0421n       
+ xi159.n1933__net1 =  13.0385n       
+ xi159.n1933__sbuf_out =   1.8000        
+ xi159.n1934__net1 =  13.0389n       
+ xi159.n1935__net1 =  13.0398n       
+ xi159.n1935__sbuf_out =   1.8000        
+ xi159.n1936__net1 =  13.0389n       
+ xi159.n1937__net1 =  12.8285n       
+ xi159.n1937__sbuf_out =   1.8000        
+ xi159.n1938__net1 =  12.8276n       
+ xi159.n1939__net1 =  12.8272n       
+ xi159.n1939__sbuf_out =   1.8000        
+ xi159.n193__net1 =  12.7904n       
+ xi159.n193__net17 =   1.8000        
+ xi159.n193__sbuf_out =   1.8000        
+ xi159.n193__vddio1 =   1.8000        
+ xi159.n193__vss1 =   6.2719n       
+ xi159.n1940__net1 =  12.8276n       
+ xi159.n1941__net1 =  12.8197n       
+ xi159.n1941__sbuf_out =   1.8000        
+ xi159.n1942__net1 =  12.8197n       
+ xi159.n1943__net1 =  12.8193n       
+ xi159.n1943__sbuf_out =   1.8000        
+ xi159.n1944__net1 =  12.8206n       
+ xi159.n1945__net1 =  12.8101n       
+ xi159.n1945__sbuf_out =   1.8000        
+ xi159.n1946__net1 =  12.8092n       
+ xi159.n1947__net1 =  12.8087n       
+ xi159.n1947__sbuf_out =   1.8000        
+ xi159.n1948__net1 =  12.8092n       
+ xi159.n1949__net1 =  12.8009n       
+ xi159.n1949__sbuf_out =   1.8000        
+ xi159.n194__net1 =  12.7895n       
+ xi159.n194__net17 =   1.8000        
+ xi159.n194__sbuf_out =   1.8000        
+ xi159.n194__vddio1 =   1.8000        
+ xi159.n194__vss1 =   6.1520n       
+ xi159.n1950__net1 =  12.8009n       
+ xi159.n1951__net1 =  12.8004n       
+ xi159.n1951__sbuf_out =   1.8000        
+ xi159.n1952__net1 =  12.8018n       
+ xi159.n1953__net1 =  12.7906n       
+ xi159.n1953__sbuf_out =   1.8000        
+ xi159.n1954__net1 =  12.7897n       
+ xi159.n1955__net1 =  12.7893n       
+ xi159.n1955__sbuf_out =   1.8000        
+ xi159.n1956__net1 =  12.7897n       
+ xi159.n1957__net1 =  12.7810n       
+ xi159.n1957__sbuf_out =   1.8000        
+ xi159.n1958__net1 =  12.7810n       
+ xi159.n1959__net1 =  12.7805n       
+ xi159.n1959__sbuf_out =   1.8000        
+ xi159.n195__net1 =  12.7891n       
+ xi159.n195__net17 =   1.8000        
+ xi159.n195__sbuf_out =   1.8000        
+ xi159.n195__vddio1 =   1.8000        
+ xi159.n195__vss1 =   6.1521n       
+ xi159.n1960__net1 =  12.7819n       
+ xi159.n1961__net1 =  12.7702n       
+ xi159.n1961__sbuf_out =   1.8000        
+ xi159.n1962__net1 =  12.7693n       
+ xi159.n1963__net1 =  12.7688n       
+ xi159.n1963__sbuf_out =   1.8000        
+ xi159.n1964__net1 =  12.7693n       
+ xi159.n1965__net1 =  12.7702n       
+ xi159.n1965__sbuf_out =   1.8000        
+ xi159.n1966__net1 =  12.7702n       
+ xi159.n1967__net1 =  12.7697n       
+ xi159.n1967__sbuf_out =   1.8000        
+ xi159.n1968__net1 =  12.7711n       
+ xi159.n1969__net1 =  12.7720n       
+ xi159.n1969__sbuf_out =   1.8000        
+ xi159.n196__net1 =  12.7895n       
+ xi159.n196__net17 =   1.8000        
+ xi159.n196__sbuf_out =   1.8000        
+ xi159.n196__vddio1 =   1.8000        
+ xi159.n196__vss1 =   6.3899n       
+ xi159.n1970__net1 =  12.7711n       
+ xi159.n1971__net1 =  12.7706n       
+ xi159.n1971__sbuf_out =   1.8000        
+ xi159.n1972__net1 =  12.7711n       
+ xi159.n1973__net1 =  12.7716n       
+ xi159.n1973__sbuf_out =   1.8000        
+ xi159.n1974__net1 =  12.7716n       
+ xi159.n1975__net1 =  12.7711n       
+ xi159.n1975__sbuf_out =   1.8000        
+ xi159.n1976__net1 =  12.7725n       
+ xi159.n1977__net1 =  12.7728n       
+ xi159.n1977__sbuf_out =   1.8000        
+ xi159.n1978__net1 =  12.7719n       
+ xi159.n1979__net1 =  12.7714n       
+ xi159.n1979__sbuf_out =   1.8000        
+ xi159.n197__net1 =  12.7808n       
+ xi159.n197__net17 =   1.8000        
+ xi159.n197__sbuf_out =   1.8000        
+ xi159.n197__vss1 =   6.4149n       
+ xi159.n1980__net1 =  12.7719n       
+ xi159.n1981__net1 =  13.0241n       
+ xi159.n1981__sbuf_out =   1.8000        
+ xi159.n1982__net1 =  13.0232n       
+ xi159.n1983__net1 =  13.0227n       
+ xi159.n1983__sbuf_out =   1.8000        
+ xi159.n1984__net1 =  13.0232n       
+ xi159.n1985__net1 =  13.0204n       
+ xi159.n1985__sbuf_out =   1.8000        
+ xi159.n1986__net1 =  13.0204n       
+ xi159.n1987__net1 =  13.0199n       
+ xi159.n1987__sbuf_out =   1.8000        
+ xi159.n1988__net1 =  13.0213n       
+ xi159.n1989__net1 =  13.0174n       
+ xi159.n1989__sbuf_out =   1.8000        
+ xi159.n198__net1 =  12.7808n       
+ xi159.n198__net17 =   1.8000        
+ xi159.n198__sbuf_out =   1.8000        
+ xi159.n198__vddio1 =   1.8000        
+ xi159.n198__vss1 =   6.4127n       
+ xi159.n1990__net1 =  13.0165n       
+ xi159.n1991__net1 =  13.0160n       
+ xi159.n1991__sbuf_out =   1.8000        
+ xi159.n1992__net1 =  13.0165n       
+ xi159.n1993__net1 =  13.0133n       
+ xi159.n1993__sbuf_out =   1.8000        
+ xi159.n1994__net1 =  13.0133n       
+ xi159.n1995__net1 =  13.0128n       
+ xi159.n1995__sbuf_out =   1.8000        
+ xi159.n1996__net1 =  13.0142n       
+ xi159.n1997__net1 =  13.0097n       
+ xi159.n1997__sbuf_out =   1.8000        
+ xi159.n1998__net1 =  13.0088n       
+ xi159.n1999__net1 =  13.0083n       
+ xi159.n1999__sbuf_out =   1.8000        
+ xi159.n199__net1 =  12.7803n       
+ xi159.n199__net17 =   1.8000        
+ xi159.n199__sbuf_out =   1.8000        
+ xi159.n199__vddio1 =   1.8000        
+ xi159.n199__vss1 =   6.4072n       
+ xi159.n19__net1 =  12.7890n       
+ xi159.n19__net17 =   1.8000        
+ xi159.n19__net3 =   1.8000        
+ xi159.n19__net7 =   7.3613n       
+ xi159.n19__sbuf_out =   1.8000        
+ xi159.n19__vddio1 =   1.8000        
+ xi159.n19__vss1 =   1.1330n       
+ xi159.n1__sbuf_in =  22.4584n       
+ xi159.n1__sbuf_out =   1.8000        
+ xi159.n1__vddio1 =   1.8000        
+ xi159.n1__vss1 =   1.5633n       
+ xi159.n2000__net1 =  13.0088n       
+ xi159.n2001__net1 =  13.0051n       
+ xi159.n2001__sbuf_out =   1.8000        
+ xi159.n2002__net1 =  13.0051n       
+ xi159.n2003__net1 =  13.0046n       
+ xi159.n2003__sbuf_out =   1.8000        
+ xi159.n2004__net1 =  13.0060n       
+ xi159.n2005__net1 =  13.0008n       
+ xi159.n2005__sbuf_out =   1.8000        
+ xi159.n2006__net1 =  13.0000n       
+ xi159.n2007__net1 =  12.9995n       
+ xi159.n2007__sbuf_out =   1.8000        
+ xi159.n2008__net1 =  13.0000n       
+ xi159.n2009__net1 =  12.9958n       
+ xi159.n2009__sbuf_out =   1.8000        
+ xi159.n200__net1 =  12.7817n       
+ xi159.n200__net17 =   1.8000        
+ xi159.n200__sbuf_out =   1.8000        
+ xi159.n200__vddio1 =   1.8000        
+ xi159.n200__vss1 =   6.4052n       
+ xi159.n2010__net1 =  12.9958n       
+ xi159.n2011__net1 =  12.9953n       
+ xi159.n2011__sbuf_out =   1.8000        
+ xi159.n2012__net1 =  12.9967n       
+ xi159.n2013__net1 =  12.9910n       
+ xi159.n2013__sbuf_out =   1.8000        
+ xi159.n2014__net1 =  12.9901n       
+ xi159.n2015__net1 =  12.9896n       
+ xi159.n2015__sbuf_out =   1.8000        
+ xi159.n2016__net1 =  12.9901n       
+ xi159.n2017__net1 =  12.9855n       
+ xi159.n2017__sbuf_out =   1.8000        
+ xi159.n2018__net1 =  12.9855n       
+ xi159.n2019__net1 =  12.9850n       
+ xi159.n2019__sbuf_out =   1.8000        
+ xi159.n201__net1 =  12.7700n       
+ xi159.n201__net17 =   1.8000        
+ xi159.n201__sbuf_out =   1.8000        
+ xi159.n201__vddio1 =   1.8000        
+ xi159.n201__vss1 =   6.3997n       
+ xi159.n2020__net1 =  12.9864n       
+ xi159.n2021__net1 =  12.9801n       
+ xi159.n2021__sbuf_out =   1.8000        
+ xi159.n2022__net1 =  12.9792n       
+ xi159.n2023__net1 =  12.9787n       
+ xi159.n2023__sbuf_out =   1.8000        
+ xi159.n2024__net1 =  12.9792n       
+ xi159.n2025__net1 =  12.9466n       
+ xi159.n2025__sbuf_out =   1.8000        
+ xi159.n2026__net1 =  12.9471n       
+ xi159.n2027__net1 =  12.9480n       
+ xi159.n2027__sbuf_out =   1.8000        
+ xi159.n2028__net1 =  12.9471n       
+ xi159.n2029__net1 =  12.9397n       
+ xi159.n2029__sbuf_out =   1.8000        
+ xi159.n202__net1 =  12.7691n       
+ xi159.n202__net17 =   1.8000        
+ xi159.n202__sbuf_out =   1.8000        
+ xi159.n202__vddio1 =   1.8000        
+ xi159.n202__vss1 =   6.3893n       
+ xi159.n2030__net1 =  12.9402n       
+ xi159.n2031__net1 =  12.9402n       
+ xi159.n2031__sbuf_out =   1.8000        
+ xi159.n2032__net1 =  12.9411n       
+ xi159.n2033__net1 =  12.9341n       
+ xi159.n2033__sbuf_out =   1.8000        
+ xi159.n2034__net1 =  12.9346n       
+ xi159.n2035__net1 =  12.9355n       
+ xi159.n2035__sbuf_out =   1.8000        
+ xi159.n2036__net1 =  12.9346n       
+ xi159.n2037__net1 =  12.9266n       
+ xi159.n2037__sbuf_out =   1.8000        
+ xi159.n2038__net1 =  12.9271n       
+ xi159.n2039__net1 =  12.9271n       
+ xi159.n2039__sbuf_out =   1.8000        
+ xi159.n203__net1 =  12.7686n       
+ xi159.n203__net17 =   1.8000        
+ xi159.n203__sbuf_out =   1.8000        
+ xi159.n203__vddio1 =   1.8000        
+ xi159.n203__vss1 =   6.3757n       
+ xi159.n2040__net1 =  12.9280n       
+ xi159.n2041__net1 =  12.9206n       
+ xi159.n2041__sbuf_out =   1.8000        
+ xi159.n2042__net1 =  12.9211n       
+ xi159.n2043__net1 =  12.9220n       
+ xi159.n2043__sbuf_out =   1.8000        
+ xi159.n2044__net1 =  12.9211n       
+ xi159.n2045__net1 =  12.9125n       
+ xi159.n2045__sbuf_out =   1.8000        
+ xi159.n2046__net1 =  12.9130n       
+ xi159.n2047__net1 =  12.9130n       
+ xi159.n2047__sbuf_out =   1.8000        
+ xi159.n2048__net1 =  12.9139n       
+ xi159.n2049__net1 =  12.9060n       
+ xi159.n2049__sbuf_out =   1.8000        
+ xi159.n204__net1 =  12.7691n       
+ xi159.n204__net17 =   1.8000        
+ xi159.n204__sbuf_out =   1.8000        
+ xi159.n204__vddio1 =   1.8000        
+ xi159.n204__vss1 =   6.3646n       
+ xi159.n2050__net1 =  12.9065n       
+ xi159.n2051__net1 =  12.9074n       
+ xi159.n2051__sbuf_out =   1.8000        
+ xi159.n2052__net1 =  12.9065n       
+ xi159.n2053__net1 =  12.8973n       
+ xi159.n2053__sbuf_out =   1.8000        
+ xi159.n2054__net1 =  12.8978n       
+ xi159.n2055__net1 =  12.8978n       
+ xi159.n2055__sbuf_out =   1.8000        
+ xi159.n2056__net1 =  12.8987n       
+ xi159.n2057__net1 =  12.8903n       
+ xi159.n2057__sbuf_out =   1.8000        
+ xi159.n2058__net1 =  12.8908n       
+ xi159.n2059__net1 =  12.8917n       
+ xi159.n2059__sbuf_out =   1.8000        
+ xi159.n205__net1 =  12.7700n       
+ xi159.n205__net17 =   1.8000        
+ xi159.n205__sbuf_out =   1.8000        
+ xi159.n205__vddio1 =   1.8000        
+ xi159.n205__vss1 =   6.3579n       
+ xi159.n2060__net1 =  12.8908n       
+ xi159.n2061__net1 =  12.8810n       
+ xi159.n2061__sbuf_out =   1.8000        
+ xi159.n2062__net1 =  12.8815n       
+ xi159.n2063__net1 =  12.8815n       
+ xi159.n2063__sbuf_out =   1.8000        
+ xi159.n2064__net1 =  12.8824n       
+ xi159.n2065__net1 =  12.8736n       
+ xi159.n2065__sbuf_out =   1.8000        
+ xi159.n2066__net1 =  12.8741n       
+ xi159.n2067__net1 =  12.8750n       
+ xi159.n2067__sbuf_out =   1.8000        
+ xi159.n2068__net1 =  12.8741n       
+ xi159.n2069__net1 =  13.0529n       
+ xi159.n2069__sbuf_out =   1.8000        
+ xi159.n206__net1 =  12.7700n       
+ xi159.n206__net17 =   1.8000        
+ xi159.n206__sbuf_out =   1.8000        
+ xi159.n206__vddio1 =   1.8000        
+ xi159.n206__vss1 =   6.3354n       
+ xi159.n2070__net1 =  13.0533n       
+ xi159.n2071__net1 =  13.0542n       
+ xi159.n2071__sbuf_out =   1.8000        
+ xi159.n2072__net1 =  13.0533n       
+ xi159.n2073__net1 =  13.0526n       
+ xi159.n2073__sbuf_out =   1.8000        
+ xi159.n2074__net1 =  13.0530n       
+ xi159.n2075__net1 =  13.0530n       
+ xi159.n2075__sbuf_out =   1.8000        
+ xi159.n2076__net1 =  13.0539n       
+ xi159.n2077__net1 =  13.0521n       
+ xi159.n2077__sbuf_out =   1.8000        
+ xi159.n2078__net1 =  13.0526n       
+ xi159.n2079__net1 =  13.0535n       
+ xi159.n2079__sbuf_out =   1.8000        
+ xi159.n207__net1 =  12.7695n       
+ xi159.n207__net17 =   1.8000        
+ xi159.n207__sbuf_out =   1.8000        
+ xi159.n207__vddio1 =   1.8000        
+ xi159.n207__vss1 =   6.2913n       
+ xi159.n2080__net1 =  13.0526n       
+ xi159.n2081__net1 =  13.0512n       
+ xi159.n2081__sbuf_out =   1.8000        
+ xi159.n2082__net1 =  13.0517n       
+ xi159.n2083__net1 =  13.0517n       
+ xi159.n2083__sbuf_out =   1.8000        
+ xi159.n2084__net1 =  13.0526n       
+ xi159.n2085__net1 =  13.0503n       
+ xi159.n2085__sbuf_out =   1.8000        
+ xi159.n2086__net1 =  13.0508n       
+ xi159.n2087__net1 =  13.0516n       
+ xi159.n2087__sbuf_out =   1.8000        
+ xi159.n2088__net1 =  13.0508n       
+ xi159.n2089__net1 =  13.0488n       
+ xi159.n2089__sbuf_out =   1.8000        
+ xi159.n208__net1 =  12.7709n       
+ xi159.n208__net17 =   1.8000        
+ xi159.n208__sbuf_out =   1.8000        
+ xi159.n208__vddio1 =   1.8000        
+ xi159.n208__vss1 =   6.6040n       
+ xi159.n2090__net1 =  13.0493n       
+ xi159.n2091__net1 =  13.0493n       
+ xi159.n2091__sbuf_out =   1.8000        
+ xi159.n2092__net1 =  13.0502n       
+ xi159.n2093__net1 =  13.0474n       
+ xi159.n2093__sbuf_out =   1.8000        
+ xi159.n2094__net1 =  13.0479n       
+ xi159.n2095__net1 =  13.0488n       
+ xi159.n2095__sbuf_out =   1.8000        
+ xi159.n2096__net1 =  13.0479n       
+ xi159.n2097__net1 =  13.0453n       
+ xi159.n2097__sbuf_out =   1.8000        
+ xi159.n2098__net1 =  13.0458n       
+ xi159.n2099__net1 =  13.0458n       
+ xi159.n2099__sbuf_out =   1.8000        
+ xi159.n209__net1 =  12.7718n       
+ xi159.n209__net17 =   1.8000        
+ xi159.n209__sbuf_out =   1.8000        
+ xi159.n209__vddio1 =   1.8000        
+ xi159.n209__vss1 =   6.6040n       
+ xi159.n20__net1 =  12.7895n       
+ xi159.n20__net17 =   1.8000        
+ xi159.n20__net3 =   1.8000        
+ xi159.n20__net7 =   7.3605n       
+ xi159.n20__sbuf_out =   1.8000        
+ xi159.n20__vddio1 =   1.8000        
+ xi159.n20__vss1 = 969.1858p       
+ xi159.n2100__net1 =  13.0467n       
+ xi159.n2101__net1 =  13.0434n       
+ xi159.n2101__sbuf_out =   1.8000        
+ xi159.n2102__net1 =  13.0439n       
+ xi159.n2103__net1 =  13.0448n       
+ xi159.n2103__sbuf_out =   1.8000        
+ xi159.n2104__net1 =  13.0439n       
+ xi159.n2105__net1 =  13.0407n       
+ xi159.n2105__sbuf_out =   1.8000        
+ xi159.n2106__net1 =  13.0412n       
+ xi159.n2107__net1 =  13.0412n       
+ xi159.n2107__sbuf_out =   1.8000        
+ xi159.n2108__net1 =  13.0421n       
+ xi159.n2109__net1 =  13.0384n       
+ xi159.n2109__sbuf_out =   1.8000        
+ xi159.n210__net1 =  12.7709n       
+ xi159.n210__net17 =   1.8000        
+ xi159.n210__sbuf_out =   1.8000        
+ xi159.n210__vddio1 =   1.8000        
+ xi159.n210__vss1 =   6.5995n       
+ xi159.n2110__net1 =  13.0389n       
+ xi159.n2111__net1 =  13.0398n       
+ xi159.n2111__sbuf_out =   1.8000        
+ xi159.n2112__net1 =  13.0389n       
+ xi159.n2113__net1 =  12.8285n       
+ xi159.n2113__sbuf_out =   1.8000        
+ xi159.n2114__net1 =  12.8276n       
+ xi159.n2115__net1 =  12.8272n       
+ xi159.n2115__sbuf_out =   1.8000        
+ xi159.n2116__net1 =  12.8276n       
+ xi159.n2117__net1 =  12.8198n       
+ xi159.n2117__sbuf_out =   1.8000        
+ xi159.n2118__net1 =  12.8198n       
+ xi159.n2119__net1 =  12.8193n       
+ xi159.n2119__sbuf_out =   1.8000        
+ xi159.n211__net1 =  12.7704n       
+ xi159.n211__net17 =   1.8000        
+ xi159.n211__sbuf_out =   1.8000        
+ xi159.n211__vddio1 =   1.8000        
+ xi159.n211__vss1 =   6.5995n       
+ xi159.n2120__net1 =  12.8206n       
+ xi159.n2121__net1 =  12.8101n       
+ xi159.n2121__sbuf_out =   1.8000        
+ xi159.n2122__net1 =  12.8092n       
+ xi159.n2123__net1 =  12.8087n       
+ xi159.n2123__sbuf_out =   1.8000        
+ xi159.n2124__net1 =  12.8092n       
+ xi159.n2125__net1 =  12.8009n       
+ xi159.n2125__sbuf_out =   1.8000        
+ xi159.n2126__net1 =  12.8009n       
+ xi159.n2127__net1 =  12.8004n       
+ xi159.n2127__sbuf_out =   1.8000        
+ xi159.n2128__net1 =  12.8018n       
+ xi159.n2129__net1 =  12.7906n       
+ xi159.n2129__sbuf_out =   1.8000        
+ xi159.n212__net1 =  12.7709n       
+ xi159.n212__net17 =   1.8000        
+ xi159.n212__sbuf_out =   1.8000        
+ xi159.n212__vddio1 =   1.8000        
+ xi159.n212__vss1 =   6.5940n       
+ xi159.n2130__net1 =  12.7897n       
+ xi159.n2131__net1 =  12.7893n       
+ xi159.n2131__sbuf_out =   1.8000        
+ xi159.n2132__net1 =  12.7897n       
+ xi159.n2133__net1 =  12.7810n       
+ xi159.n2133__sbuf_out =   1.8000        
+ xi159.n2134__net1 =  12.7810n       
+ xi159.n2135__net1 =  12.7805n       
+ xi159.n2135__sbuf_out =   1.8000        
+ xi159.n2136__net1 =  12.7819n       
+ xi159.n2137__net1 =  12.7702n       
+ xi159.n2137__sbuf_out =   1.8000        
+ xi159.n2138__net1 =  12.7693n       
+ xi159.n2139__net1 =  12.7688n       
+ xi159.n2139__sbuf_out =   1.8000        
+ xi159.n213__net1 =  12.7714n       
+ xi159.n213__net17 =   1.8000        
+ xi159.n213__sbuf_out =   1.8000        
+ xi159.n213__vddio1 =   1.8000        
+ xi159.n213__vss1 =   6.5940n       
+ xi159.n2140__net1 =  12.7693n       
+ xi159.n2141__net1 =  12.7702n       
+ xi159.n2141__sbuf_out =   1.8000        
+ xi159.n2142__net1 =  12.7702n       
+ xi159.n2143__net1 =  12.7697n       
+ xi159.n2143__sbuf_out =   1.8000        
+ xi159.n2144__net1 =  12.7711n       
+ xi159.n2145__net1 =  12.7720n       
+ xi159.n2145__sbuf_out =   1.8000        
+ xi159.n2146__net1 =  12.7711n       
+ xi159.n2147__net1 =  12.7706n       
+ xi159.n2147__sbuf_out =   1.8000        
+ xi159.n2148__net1 =  12.7711n       
+ xi159.n2149__net1 =  12.7716n       
+ xi159.n2149__sbuf_out =   1.8000        
+ xi159.n214__net1 =  12.7714n       
+ xi159.n214__net17 =   1.8000        
+ xi159.n214__sbuf_out =   1.8000        
+ xi159.n214__vddio1 =   1.8000        
+ xi159.n214__vss1 =   6.5866n       
+ xi159.n2150__net1 =  12.7716n       
+ xi159.n2151__net1 =  12.7711n       
+ xi159.n2151__sbuf_out =   1.8000        
+ xi159.n2152__net1 =  12.7725n       
+ xi159.n2153__net1 =  12.7728n       
+ xi159.n2153__sbuf_out =   1.8000        
+ xi159.n2154__net1 =  12.7719n       
+ xi159.n2155__net1 =  12.7714n       
+ xi159.n2155__sbuf_out =   1.8000        
+ xi159.n2156__net1 =  12.7719n       
+ xi159.n2157__net1 =  13.0241n       
+ xi159.n2157__sbuf_out =   1.8000        
+ xi159.n2158__net1 =  13.0232n       
+ xi159.n2159__net1 =  13.0227n       
+ xi159.n2159__sbuf_out =   1.8000        
+ xi159.n215__net1 =  12.7709n       
+ xi159.n215__net17 =   1.8000        
+ xi159.n215__sbuf_out =   1.8000        
+ xi159.n215__vddio1 =   1.8000        
+ xi159.n215__vss1 =   6.5866n       
+ xi159.n2160__net1 =  13.0232n       
+ xi159.n2161__net1 =  13.0204n       
+ xi159.n2161__sbuf_out =   1.8000        
+ xi159.n2162__net1 =  13.0204n       
+ xi159.n2163__net1 =  13.0199n       
+ xi159.n2163__sbuf_out =   1.8000        
+ xi159.n2164__net1 =  13.0213n       
+ xi159.n2165__net1 =  13.0174n       
+ xi159.n2165__sbuf_out =   1.8000        
+ xi159.n2166__net1 =  13.0165n       
+ xi159.n2167__net1 =  13.0160n       
+ xi159.n2167__sbuf_out =   1.8000        
+ xi159.n2168__net1 =  13.0165n       
+ xi159.n2169__net1 =  13.0133n       
+ xi159.n2169__sbuf_out =   1.8000        
+ xi159.n216__net1 =  12.7723n       
+ xi159.n216__net17 =   1.8000        
+ xi159.n216__sbuf_out =   1.8000        
+ xi159.n216__vddio1 =   1.8000        
+ xi159.n216__vss1 =   6.5764n       
+ xi159.n2170__net1 =  13.0133n       
+ xi159.n2171__net1 =  13.0128n       
+ xi159.n2171__sbuf_out =   1.8000        
+ xi159.n2172__net1 =  13.0142n       
+ xi159.n2173__net1 =  13.0097n       
+ xi159.n2173__sbuf_out =   1.8000        
+ xi159.n2174__net1 =  13.0088n       
+ xi159.n2175__net1 =  13.0083n       
+ xi159.n2175__sbuf_out =   1.8000        
+ xi159.n2176__net1 =  13.0088n       
+ xi159.n2177__net1 =  13.0051n       
+ xi159.n2177__sbuf_out =   1.8000        
+ xi159.n2178__net1 =  13.0051n       
+ xi159.n2179__net1 =  13.0046n       
+ xi159.n2179__sbuf_out =   1.8000        
+ xi159.n217__net1 =  12.7726n       
+ xi159.n217__net17 =   1.8000        
+ xi159.n217__sbuf_out =   1.8000        
+ xi159.n217__vddio1 =   1.8000        
+ xi159.n217__vss1 =   6.5764n       
+ xi159.n2180__net1 =  13.0060n       
+ xi159.n2181__net1 =  13.0009n       
+ xi159.n2181__sbuf_out =   1.8000        
+ xi159.n2182__net1 =  13.0000n       
+ xi159.n2183__net1 =  12.9995n       
+ xi159.n2183__sbuf_out =   1.8000        
+ xi159.n2184__net1 =  13.0000n       
+ xi159.n2185__net1 =  12.9958n       
+ xi159.n2185__sbuf_out =   1.8000        
+ xi159.n2186__net1 =  12.9958n       
+ xi159.n2187__net1 =  12.9953n       
+ xi159.n2187__sbuf_out =   1.8000        
+ xi159.n2188__net1 =  12.9967n       
+ xi159.n2189__net1 =  12.9910n       
+ xi159.n2189__sbuf_out =   1.8000        
+ xi159.n218__net1 =  12.7717n       
+ xi159.n218__net17 =   1.8000        
+ xi159.n218__sbuf_out =   1.8000        
+ xi159.n218__vddio1 =   1.8000        
+ xi159.n218__vss1 =   6.5631n       
+ xi159.n2190__net1 =  12.9901n       
+ xi159.n2191__net1 =  12.9896n       
+ xi159.n2191__sbuf_out =   1.8000        
+ xi159.n2192__net1 =  12.9901n       
+ xi159.n2193__net1 =  12.9855n       
+ xi159.n2193__sbuf_out =   1.8000        
+ xi159.n2194__net1 =  12.9855n       
+ xi159.n2195__net1 =  12.9850n       
+ xi159.n2195__sbuf_out =   1.8000        
+ xi159.n2196__net1 =  12.9864n       
+ xi159.n2197__net1 =  12.9801n       
+ xi159.n2197__sbuf_out =   1.8000        
+ xi159.n2198__net1 =  12.9792n       
+ xi159.n2199__net1 =  12.9787n       
+ xi159.n2199__sbuf_out =   1.8000        
+ xi159.n219__net1 =  12.7712n       
+ xi159.n219__net17 =   1.8000        
+ xi159.n219__sbuf_out =   1.8000        
+ xi159.n219__vddio1 =   1.8000        
+ xi159.n219__vss1 =   6.5631n       
+ xi159.n21__net1 =  12.7807n       
+ xi159.n21__net17 =   1.8000        
+ xi159.n21__net3 =   1.8000        
+ xi159.n21__net7 =   7.3588n       
+ xi159.n21__sbuf_out =   1.8000        
+ xi159.n21__vddio1 =   1.8000        
+ xi159.n21__vss1 = 794.4984p       
+ xi159.n2200__net1 =  12.9792n       
+ xi159.n2201__net1 =  12.9466n       
+ xi159.n2201__sbuf_out =   1.8000        
+ xi159.n2202__net1 =  12.9471n       
+ xi159.n2203__net1 =  12.9479n       
+ xi159.n2203__sbuf_out =   1.8000        
+ xi159.n2204__net1 =  12.9471n       
+ xi159.n2205__net1 =  12.9397n       
+ xi159.n2205__sbuf_out =   1.8000        
+ xi159.n2206__net1 =  12.9401n       
+ xi159.n2207__net1 =  12.9401n       
+ xi159.n2207__sbuf_out =   1.8000        
+ xi159.n2208__net1 =  12.9410n       
+ xi159.n2209__net1 =  12.9341n       
+ xi159.n2209__sbuf_out =   1.8000        
+ xi159.n220__net1 =  12.7717n       
+ xi159.n220__net17 =   1.8000        
+ xi159.n220__sbuf_out =   1.8000        
+ xi159.n220__vddio1 =   1.8000        
+ xi159.n220__vss1 =   6.5457n       
+ xi159.n2210__net1 =  12.9346n       
+ xi159.n2211__net1 =  12.9355n       
+ xi159.n2211__sbuf_out =   1.8000        
+ xi159.n2212__net1 =  12.9346n       
+ xi159.n2213__net1 =  12.9266n       
+ xi159.n2213__sbuf_out =   1.8000        
+ xi159.n2214__net1 =  12.9271n       
+ xi159.n2215__net1 =  12.9271n       
+ xi159.n2215__sbuf_out =   1.8000        
+ xi159.n2216__net1 =  12.9280n       
+ xi159.n2217__net1 =  12.9206n       
+ xi159.n2217__sbuf_out =   1.8000        
+ xi159.n2218__net1 =  12.9211n       
+ xi159.n2219__net1 =  12.9220n       
+ xi159.n2219__sbuf_out =   1.8000        
+ xi159.n221__net1 =  13.0239n       
+ xi159.n221__net17 =   1.8000        
+ xi159.n221__sbuf_out =   1.8000        
+ xi159.n221__vddio1 =   1.8000        
+ xi159.n221__vss1 =   6.5457n       
+ xi159.n2220__net1 =  12.9211n       
+ xi159.n2221__net1 =  12.9125n       
+ xi159.n2221__sbuf_out =   1.8000        
+ xi159.n2222__net1 =  12.9129n       
+ xi159.n2223__net1 =  12.9129n       
+ xi159.n2223__sbuf_out =   1.8000        
+ xi159.n2224__net1 =  12.9138n       
+ xi159.n2225__net1 =  12.9060n       
+ xi159.n2225__sbuf_out =   1.8000        
+ xi159.n2226__net1 =  12.9065n       
+ xi159.n2227__net1 =  12.9073n       
+ xi159.n2227__sbuf_out =   1.8000        
+ xi159.n2228__net1 =  12.9065n       
+ xi159.n2229__net1 =  12.8973n       
+ xi159.n2229__sbuf_out =   1.8000        
+ xi159.n222__net1 =  13.0230n       
+ xi159.n222__net17 =   1.8000        
+ xi159.n222__sbuf_out =   1.8000        
+ xi159.n222__vddio1 =   1.8000        
+ xi159.n222__vss1 =   6.4311n       
+ xi159.n2230__net1 =  12.8977n       
+ xi159.n2231__net1 =  12.8977n       
+ xi159.n2231__sbuf_out =   1.8000        
+ xi159.n2232__net1 =  12.8986n       
+ xi159.n2233__net1 =  12.8903n       
+ xi159.n2233__sbuf_out =   1.8000        
+ xi159.n2234__net1 =  12.8908n       
+ xi159.n2235__net1 =  12.8917n       
+ xi159.n2235__sbuf_out =   1.8000        
+ xi159.n2236__net1 =  12.8908n       
+ xi159.n2237__net1 =  12.8810n       
+ xi159.n2237__sbuf_out =   1.8000        
+ xi159.n2238__net1 =  12.8815n       
+ xi159.n2239__net1 =  12.8815n       
+ xi159.n2239__sbuf_out =   1.8000        
+ xi159.n223__net1 =  13.0225n       
+ xi159.n223__net17 =   1.8000        
+ xi159.n223__sbuf_out =   1.8000        
+ xi159.n223__vddio1 =   1.8000        
+ xi159.n223__vss1 =   6.4311n       
+ xi159.n2240__net1 =  12.8824n       
+ xi159.n2241__net1 =  12.8736n       
+ xi159.n2241__sbuf_out =   1.8000        
+ xi159.n2242__net1 =  12.8741n       
+ xi159.n2243__net1 =  12.8749n       
+ xi159.n2243__sbuf_out =   1.8000        
+ xi159.n2244__net1 =  12.8741n       
+ xi159.n2245__net1 =  13.0528n       
+ xi159.n2245__sbuf_out =   1.8000        
+ xi159.n2246__net1 =  13.0533n       
+ xi159.n2247__net1 =  13.0542n       
+ xi159.n2247__sbuf_out =   1.8000        
+ xi159.n2248__net1 =  13.0533n       
+ xi159.n2249__net1 =  13.0525n       
+ xi159.n2249__sbuf_out =   1.8000        
+ xi159.n224__net1 =  13.0230n       
+ xi159.n224__net17 =   1.8000        
+ xi159.n224__sbuf_out =   1.8000        
+ xi159.n224__vddio1 =   1.8000        
+ xi159.n224__vss1 =   6.4351n       
+ xi159.n2250__net1 =  13.0530n       
+ xi159.n2251__net1 =  13.0530n       
+ xi159.n2251__sbuf_out =   1.8000        
+ xi159.n2252__net1 =  13.0539n       
+ xi159.n2253__net1 =  13.0521n       
+ xi159.n2253__sbuf_out =   1.8000        
+ xi159.n2254__net1 =  13.0526n       
+ xi159.n2255__net1 =  13.0534n       
+ xi159.n2255__sbuf_out =   1.8000        
+ xi159.n2256__net1 =  13.0526n       
+ xi159.n2257__net1 =  13.0512n       
+ xi159.n2257__sbuf_out =   1.8000        
+ xi159.n2258__net1 =  13.0517n       
+ xi159.n2259__net1 =  13.0517n       
+ xi159.n2259__sbuf_out =   1.8000        
+ xi159.n225__net1 =  13.0202n       
+ xi159.n225__net17 =   1.8000        
+ xi159.n225__sbuf_out =   1.8000        
+ xi159.n225__vddio1 =   1.8000        
+ xi159.n225__vss1 =   6.4476n       
+ xi159.n2260__net1 =  13.0526n       
+ xi159.n2261__net1 =  13.0503n       
+ xi159.n2261__sbuf_out =   1.8000        
+ xi159.n2262__net1 =  13.0507n       
+ xi159.n2263__net1 =  13.0516n       
+ xi159.n2263__sbuf_out =   1.8000        
+ xi159.n2264__net1 =  13.0507n       
+ xi159.n2265__net1 =  13.0488n       
+ xi159.n2265__sbuf_out =   1.8000        
+ xi159.n2266__net1 =  13.0492n       
+ xi159.n2267__net1 =  13.0492n       
+ xi159.n2267__sbuf_out =   1.8000        
+ xi159.n2268__net1 =  13.0501n       
+ xi159.n2269__net1 =  13.0474n       
+ xi159.n2269__sbuf_out =   1.8000        
+ xi159.n226__net1 =  13.0202n       
+ xi159.n226__net17 =   1.8000        
+ xi159.n226__sbuf_out =   1.8000        
+ xi159.n226__vss1 =   6.4465n       
+ xi159.n2270__net1 =  13.0479n       
+ xi159.n2271__net1 =  13.0487n       
+ xi159.n2271__sbuf_out =   1.8000        
+ xi159.n2272__net1 =  13.0479n       
+ xi159.n2273__net1 =  13.0453n       
+ xi159.n2273__sbuf_out =   1.8000        
+ xi159.n2274__net1 =  13.0457n       
+ xi159.n2275__net1 =  13.0457n       
+ xi159.n2275__sbuf_out =   1.8000        
+ xi159.n2276__net1 =  13.0466n       
+ xi159.n2277__net1 =  13.0434n       
+ xi159.n2277__sbuf_out =   1.8000        
+ xi159.n2278__net1 =  13.0439n       
+ xi159.n2279__net1 =  13.0448n       
+ xi159.n2279__sbuf_out =   1.8000        
+ xi159.n227__net1 =  13.0197n       
+ xi159.n227__net17 =   1.8000        
+ xi159.n227__sbuf_out =   1.8000        
+ xi159.n227__vddio1 =   1.8000        
+ xi159.n227__vss1 =   6.4438n       
+ xi159.n2280__net1 =  13.0439n       
+ xi159.n2281__net1 =  13.0407n       
+ xi159.n2281__sbuf_out =   1.8000        
+ xi159.n2282__net1 =  13.0412n       
+ xi159.n2283__net1 =  13.0412n       
+ xi159.n2283__sbuf_out =   1.8000        
+ xi159.n2284__net1 =  13.0421n       
+ xi159.n2285__net1 =  13.0384n       
+ xi159.n2285__sbuf_out =   1.8000        
+ xi159.n2286__net1 =  13.0389n       
+ xi159.n2287__net1 =  13.0398n       
+ xi159.n2287__sbuf_out =   1.8000        
+ xi159.n2288__net1 =  13.0389n       
+ xi159.n2289__net1 =  12.8285n       
+ xi159.n2289__sbuf_out =   1.8000        
+ xi159.n228__net1 =  13.0211n       
+ xi159.n228__net17 =   1.8000        
+ xi159.n228__sbuf_out =   1.8000        
+ xi159.n228__vddio1 =   1.8000        
+ xi159.n228__vss1 =   6.4428n       
+ xi159.n2290__net1 =  12.8276n       
+ xi159.n2291__net1 =  12.8272n       
+ xi159.n2291__sbuf_out =   1.8000        
+ xi159.n2292__net1 =  12.8276n       
+ xi159.n2293__net1 =  12.8198n       
+ xi159.n2293__sbuf_out =   1.8000        
+ xi159.n2294__net1 =  12.8198n       
+ xi159.n2295__net1 =  12.8193n       
+ xi159.n2295__sbuf_out =   1.8000        
+ xi159.n2296__net1 =  12.8206n       
+ xi159.n2297__net1 =  12.8101n       
+ xi159.n2297__sbuf_out =   1.8000        
+ xi159.n2298__net1 =  12.8092n       
+ xi159.n2299__net1 =  12.8087n       
+ xi159.n2299__sbuf_out =   1.8000        
+ xi159.n229__net1 =  13.0172n       
+ xi159.n229__net17 =   1.8000        
+ xi159.n229__sbuf_out =   1.8000        
+ xi159.n229__vddio1 =   1.8000        
+ xi159.n229__vss1 =   6.4400n       
+ xi159.n22__net1 =  12.7807n       
+ xi159.n22__net17 =   1.8000        
+ xi159.n22__net3 =   1.8000        
+ xi159.n22__net7 =   7.3579n       
+ xi159.n22__sbuf_out =   1.8000        
+ xi159.n22__vddio1 =   1.8000        
+ xi159.n22__vss1 = 505.5946p       
+ xi159.n2300__net1 =  12.8092n       
+ xi159.n2301__net1 =  12.8009n       
+ xi159.n2301__sbuf_out =   1.8000        
+ xi159.n2302__net1 =  12.8009n       
+ xi159.n2303__net1 =  12.8004n       
+ xi159.n2303__sbuf_out =   1.8000        
+ xi159.n2304__net1 =  12.8018n       
+ xi159.n2305__net1 =  12.7906n       
+ xi159.n2305__sbuf_out =   1.8000        
+ xi159.n2306__net1 =  12.7898n       
+ xi159.n2307__net1 =  12.7893n       
+ xi159.n2307__sbuf_out =   1.8000        
+ xi159.n2308__net1 =  12.7898n       
+ xi159.n2309__net1 =  12.7810n       
+ xi159.n2309__sbuf_out =   1.8000        
+ xi159.n230__net1 =  13.0163n       
+ xi159.n230__net17 =   1.8000        
+ xi159.n230__sbuf_out =   1.8000        
+ xi159.n230__vddio1 =   1.8000        
+ xi159.n230__vss1 =   6.4349n       
+ xi159.n2310__net1 =  12.7810n       
+ xi159.n2311__net1 =  12.7805n       
+ xi159.n2311__sbuf_out =   1.8000        
+ xi159.n2312__net1 =  12.7819n       
+ xi159.n2313__net1 =  12.7702n       
+ xi159.n2313__sbuf_out =   1.8000        
+ xi159.n2314__net1 =  12.7693n       
+ xi159.n2315__net1 =  12.7688n       
+ xi159.n2315__sbuf_out =   1.8000        
+ xi159.n2316__net1 =  12.7693n       
+ xi159.n2317__net1 =  12.7702n       
+ xi159.n2317__sbuf_out =   1.8000        
+ xi159.n2318__net1 =  12.7702n       
+ xi159.n2319__net1 =  12.7697n       
+ xi159.n2319__sbuf_out =   1.8000        
+ xi159.n231__net1 =  13.0158n       
+ xi159.n231__net17 =   1.8000        
+ xi159.n231__sbuf_out =   1.8000        
+ xi159.n231__vddio1 =   1.8000        
+ xi159.n231__vss1 =   6.4281n       
+ xi159.n2320__net1 =  12.7711n       
+ xi159.n2321__net1 =  12.7720n       
+ xi159.n2321__sbuf_out =   1.8000        
+ xi159.n2322__net1 =  12.7711n       
+ xi159.n2323__net1 =  12.7706n       
+ xi159.n2323__sbuf_out =   1.8000        
+ xi159.n2324__net1 =  12.7711n       
+ xi159.n2325__net1 =  12.7716n       
+ xi159.n2325__sbuf_out =   1.8000        
+ xi159.n2326__net1 =  12.7716n       
+ xi159.n2327__net1 =  12.7711n       
+ xi159.n2327__sbuf_out =   1.8000        
+ xi159.n2328__net1 =  12.7725n       
+ xi159.n2329__net1 =  12.7728n       
+ xi159.n2329__sbuf_out =   1.8000        
+ xi159.n232__net1 =  13.0163n       
+ xi159.n232__net17 =   1.8000        
+ xi159.n232__sbuf_out =   1.8000        
+ xi159.n232__vddio1 =   1.8000        
+ xi159.n232__vss1 =   6.4225n       
+ xi159.n2330__net1 =  12.7719n       
+ xi159.n2331__net1 =  12.7714n       
+ xi159.n2331__sbuf_out =   1.8000        
+ xi159.n2332__net1 =  12.7719n       
+ xi159.n2333__net1 =  13.0241n       
+ xi159.n2333__sbuf_out =   1.8000        
+ xi159.n2334__net1 =  13.0232n       
+ xi159.n2335__net1 =  13.0227n       
+ xi159.n2335__sbuf_out =   1.8000        
+ xi159.n2336__net1 =  13.0232n       
+ xi159.n2337__net1 =  13.0204n       
+ xi159.n2337__sbuf_out =   1.8000        
+ xi159.n2338__net1 =  13.0204n       
+ xi159.n2339__net1 =  13.0199n       
+ xi159.n2339__sbuf_out =   1.8000        
+ xi159.n233__net1 =  13.0131n       
+ xi159.n233__net17 =   1.8000        
+ xi159.n233__sbuf_out =   1.8000        
+ xi159.n233__vddio1 =   1.8000        
+ xi159.n233__vss1 =   6.4192n       
+ xi159.n2340__net1 =  13.0213n       
+ xi159.n2341__net1 =  13.0174n       
+ xi159.n2341__sbuf_out =   1.8000        
+ xi159.n2342__net1 =  13.0165n       
+ xi159.n2343__net1 =  13.0160n       
+ xi159.n2343__sbuf_out =   1.8000        
+ xi159.n2344__net1 =  13.0165n       
+ xi159.n2345__net1 =  13.0133n       
+ xi159.n2345__sbuf_out =   1.8000        
+ xi159.n2346__net1 =  13.0133n       
+ xi159.n2347__net1 =  13.0128n       
+ xi159.n2347__sbuf_out =   1.8000        
+ xi159.n2348__net1 =  13.0142n       
+ xi159.n2349__net1 =  13.0097n       
+ xi159.n2349__sbuf_out =   1.8000        
+ xi159.n234__net1 =  13.0131n       
+ xi159.n234__net17 =   1.8000        
+ xi159.n234__sbuf_out =   1.8000        
+ xi159.n234__vddio1 =   1.8000        
+ xi159.n234__vss1 =   6.4079n       
+ xi159.n2350__net1 =  13.0088n       
+ xi159.n2351__net1 =  13.0083n       
+ xi159.n2351__sbuf_out =   1.8000        
+ xi159.n2352__net1 =  13.0088n       
+ xi159.n2353__net1 =  13.0051n       
+ xi159.n2353__sbuf_out =   1.8000        
+ xi159.n2354__net1 =  13.0051n       
+ xi159.n2355__net1 =  13.0046n       
+ xi159.n2355__sbuf_out =   1.8000        
+ xi159.n2356__net1 =  13.0060n       
+ xi159.n2357__net1 =  13.0009n       
+ xi159.n2357__sbuf_out =   1.8000        
+ xi159.n2358__net1 =  13.0000n       
+ xi159.n2359__net1 =  12.9995n       
+ xi159.n2359__sbuf_out =   1.8000        
+ xi159.n235__net1 =  13.0126n       
+ xi159.n235__net17 =   1.8000        
+ xi159.n235__sbuf_out =   1.8000        
+ xi159.n235__vddio1 =   1.8000        
+ xi159.n235__vss1 =   6.4045n       
+ xi159.n2360__net1 =  13.0000n       
+ xi159.n2361__net1 =  12.9958n       
+ xi159.n2361__sbuf_out =   1.8000        
+ xi159.n2362__net1 =  12.9958n       
+ xi159.n2363__net1 =  12.9953n       
+ xi159.n2363__sbuf_out =   1.8000        
+ xi159.n2364__net1 =  12.9967n       
+ xi159.n2365__net1 =  12.9910n       
+ xi159.n2365__sbuf_out =   1.8000        
+ xi159.n2366__net1 =  12.9901n       
+ xi159.n2367__net1 =  12.9896n       
+ xi159.n2367__sbuf_out =   1.8000        
+ xi159.n2368__net1 =  12.9901n       
+ xi159.n2369__net1 =  12.9855n       
+ xi159.n2369__sbuf_out =   1.8000        
+ xi159.n236__net1 =  13.0140n       
+ xi159.n236__net17 =   1.8000        
+ xi159.n236__sbuf_out =   1.8000        
+ xi159.n236__vddio1 =   1.8000        
+ xi159.n236__vss1 =   6.6356n       
+ xi159.n2370__net1 =  12.9855n       
+ xi159.n2371__net1 =  12.9850n       
+ xi159.n2371__sbuf_out =   1.8000        
+ xi159.n2372__net1 =  12.9864n       
+ xi159.n2373__net1 =  12.9801n       
+ xi159.n2373__sbuf_out =   1.8000        
+ xi159.n2374__net1 =  12.9792n       
+ xi159.n2375__net1 =  12.9787n       
+ xi159.n2375__sbuf_out =   1.8000        
+ xi159.n2376__net1 =  12.9792n       
+ xi159.n2377__net1 =  12.9465n       
+ xi159.n2377__sbuf_out =   1.8000        
+ xi159.n2378__net1 =  12.9470n       
+ xi159.n2379__net1 =  12.9479n       
+ xi159.n2379__sbuf_out =   1.8000        
+ xi159.n237__net1 =  13.0095n       
+ xi159.n237__net17 =   1.8000        
+ xi159.n237__sbuf_out =   1.8000        
+ xi159.n237__vddio1 =   1.8000        
+ xi159.n237__vss1 =   6.6323n       
+ xi159.n2380__net1 =  12.9470n       
+ xi159.n2381__net1 =  12.9396n       
+ xi159.n2381__sbuf_out =   1.8000        
+ xi159.n2382__net1 =  12.9401n       
+ xi159.n2383__net1 =  12.9401n       
+ xi159.n2383__sbuf_out =   1.8000        
+ xi159.n2384__net1 =  12.9410n       
+ xi159.n2385__net1 =  12.9341n       
+ xi159.n2385__sbuf_out =   1.8000        
+ xi159.n2386__net1 =  12.9346n       
+ xi159.n2387__net1 =  12.9355n       
+ xi159.n2387__sbuf_out =   1.8000        
+ xi159.n2388__net1 =  12.9346n       
+ xi159.n2389__net1 =  12.9266n       
+ xi159.n2389__sbuf_out =   1.8000        
+ xi159.n238__net1 =  13.0086n       
+ xi159.n238__net17 =   1.8000        
+ xi159.n238__sbuf_out =   1.8000        
+ xi159.n238__vddio1 =   1.8000        
+ xi159.n238__vss1 =   6.6294n       
+ xi159.n2390__net1 =  12.9270n       
+ xi159.n2391__net1 =  12.9270n       
+ xi159.n2391__sbuf_out =   1.8000        
+ xi159.n2392__net1 =  12.9280n       
+ xi159.n2393__net1 =  12.9206n       
+ xi159.n2393__sbuf_out =   1.8000        
+ xi159.n2394__net1 =  12.9210n       
+ xi159.n2395__net1 =  12.9219n       
+ xi159.n2395__sbuf_out =   1.8000        
+ xi159.n2396__net1 =  12.9210n       
+ xi159.n2397__net1 =  12.9124n       
+ xi159.n2397__sbuf_out =   1.8000        
+ xi159.n2398__net1 =  12.9129n       
+ xi159.n2399__net1 =  12.9129n       
+ xi159.n2399__sbuf_out =   1.8000        
+ xi159.n239__net1 =  13.0081n       
+ xi159.n239__net17 =   1.8000        
+ xi159.n239__sbuf_out =   1.8000        
+ xi159.n239__vddio1 =   1.8000        
+ xi159.n239__vss1 =   6.6256n       
+ xi159.n23__net1 =  12.7803n       
+ xi159.n23__net17 =   1.8000        
+ xi159.n23__net3 =   1.8000        
+ xi159.n23__net7 =   7.3557n       
+ xi159.n23__sbuf_out =   1.8000        
+ xi159.n23__vddio1 =   1.8000        
+ xi159.n23__vss1 = 139.8362p       
+ xi159.n2400__net1 =  12.9138n       
+ xi159.n2401__net1 =  12.9060n       
+ xi159.n2401__sbuf_out =   1.8000        
+ xi159.n2402__net1 =  12.9064n       
+ xi159.n2403__net1 =  12.9073n       
+ xi159.n2403__sbuf_out =   1.8000        
+ xi159.n2404__net1 =  12.9064n       
+ xi159.n2405__net1 =  12.8972n       
+ xi159.n2405__sbuf_out =   1.8000        
+ xi159.n2406__net1 =  12.8977n       
+ xi159.n2407__net1 =  12.8977n       
+ xi159.n2407__sbuf_out =   1.8000        
+ xi159.n2408__net1 =  12.8986n       
+ xi159.n2409__net1 =  12.8903n       
+ xi159.n2409__sbuf_out =   1.8000        
+ xi159.n240__net1 =  13.0086n       
+ xi159.n240__net17 =   1.8000        
+ xi159.n240__sbuf_out =   1.8000        
+ xi159.n240__vddio1 =   1.8000        
+ xi159.n240__vss1 =   6.6205n       
+ xi159.n2410__net1 =  12.8908n       
+ xi159.n2411__net1 =  12.8917n       
+ xi159.n2411__sbuf_out =   1.8000        
+ xi159.n2412__net1 =  12.8908n       
+ xi159.n2413__net1 =  12.8810n       
+ xi159.n2413__sbuf_out =   1.8000        
+ xi159.n2414__net1 =  12.8814n       
+ xi159.n2415__net1 =  12.8814n       
+ xi159.n2415__sbuf_out =   1.8000        
+ xi159.n2416__net1 =  12.8823n       
+ xi159.n2417__net1 =  12.8735n       
+ xi159.n2417__sbuf_out =   1.8000        
+ xi159.n2418__net1 =  12.8740n       
+ xi159.n2419__net1 =  12.8749n       
+ xi159.n2419__sbuf_out =   1.8000        
+ xi159.n241__net1 =  13.0049n       
+ xi159.n241__net17 =   1.8000        
+ xi159.n241__sbuf_out =   1.8000        
+ xi159.n241__vddio1 =   1.8000        
+ xi159.n241__vss1 =   6.6138n       
+ xi159.n2420__net1 =  12.8740n       
+ xi159.n2421__net1 =  13.0528n       
+ xi159.n2421__sbuf_out =   1.8000        
+ xi159.n2422__net1 =  13.0533n       
+ xi159.n2423__net1 =  13.0542n       
+ xi159.n2423__sbuf_out =   1.8000        
+ xi159.n2424__net1 =  13.0533n       
+ xi159.n2425__net1 =  13.0525n       
+ xi159.n2425__sbuf_out =   1.8000        
+ xi159.n2426__net1 =  13.0530n       
+ xi159.n2427__net1 =  13.0530n       
+ xi159.n2427__sbuf_out =   1.8000        
+ xi159.n2428__net1 =  13.0539n       
+ xi159.n2429__net1 =  13.0520n       
+ xi159.n2429__sbuf_out =   1.8000        
+ xi159.n242__net1 =  13.0049n       
+ xi159.n242__net17 =   1.8000        
+ xi159.n242__sbuf_out =   1.8000        
+ xi159.n242__vddio1 =   1.8000        
+ xi159.n242__vss1 =   6.6051n       
+ xi159.n2430__net1 =  13.0525n       
+ xi159.n2431__net1 =  13.0534n       
+ xi159.n2431__sbuf_out =   1.8000        
+ xi159.n2432__net1 =  13.0525n       
+ xi159.n2433__net1 =  13.0511n       
+ xi159.n2433__sbuf_out =   1.8000        
+ xi159.n2434__net1 =  13.0516n       
+ xi159.n2435__net1 =  13.0516n       
+ xi159.n2435__sbuf_out =   1.8000        
+ xi159.n2436__net1 =  13.0525n       
+ xi159.n2437__net1 =  13.0502n       
+ xi159.n2437__sbuf_out =   1.8000        
+ xi159.n2438__net1 =  13.0507n       
+ xi159.n2439__net1 =  13.0516n       
+ xi159.n2439__sbuf_out =   1.8000        
+ xi159.n243__net1 =  13.0044n       
+ xi159.n243__net17 =   1.8000        
+ xi159.n243__sbuf_out =   1.8000        
+ xi159.n243__vss1 =   6.5025n       
+ xi159.n2440__net1 =  13.0507n       
+ xi159.n2441__net1 =  13.0487n       
+ xi159.n2441__sbuf_out =   1.8000        
+ xi159.n2442__net1 =  13.0492n       
+ xi159.n2443__net1 =  13.0492n       
+ xi159.n2443__sbuf_out =   1.8000        
+ xi159.n2444__net1 =  13.0501n       
+ xi159.n2445__net1 =  13.0473n       
+ xi159.n2445__sbuf_out =   1.8000        
+ xi159.n2446__net1 =  13.0478n       
+ xi159.n2447__net1 =  13.0487n       
+ xi159.n2447__sbuf_out =   1.8000        
+ xi159.n2448__net1 =  13.0478n       
+ xi159.n2449__net1 =  13.0452n       
+ xi159.n2449__sbuf_out =   1.8000        
+ xi159.n244__net1 =  13.0058n       
+ xi159.n244__net17 =   1.8000        
+ xi159.n244__sbuf_out =   1.8000        
+ xi159.n244__vddio1 =   1.8000        
+ xi159.n244__vss1 =   9.6139n       
+ xi159.n2450__net1 =  13.0457n       
+ xi159.n2451__net1 =  13.0457n       
+ xi159.n2451__sbuf_out =   1.8000        
+ xi159.n2452__net1 =  13.0466n       
+ xi159.n2453__net1 =  13.0434n       
+ xi159.n2453__sbuf_out =   1.8000        
+ xi159.n2454__net1 =  13.0439n       
+ xi159.n2455__net1 =  13.0448n       
+ xi159.n2455__sbuf_out =   1.8000        
+ xi159.n2456__net1 =  13.0439n       
+ xi159.n2457__net1 =  13.0407n       
+ xi159.n2457__sbuf_out =   1.8000        
+ xi159.n2458__net1 =  13.0412n       
+ xi159.n2459__net1 =  13.0412n       
+ xi159.n2459__sbuf_out =   1.8000        
+ xi159.n245__net1 =  13.0007n       
+ xi159.n245__net17 =   1.8000        
+ xi159.n245__sbuf_out =   1.8000        
+ xi159.n245__vddio1 =   1.8000        
+ xi159.n245__vss1 =   9.6049n       
+ xi159.n2460__net1 =  13.0421n       
+ xi159.n2461__net1 =  13.0384n       
+ xi159.n2461__sbuf_out =   1.8000        
+ xi159.n2462__net1 =  13.0388n       
+ xi159.n2463__net1 =  13.0397n       
+ xi159.n2463__sbuf_out =   1.8000        
+ xi159.n2464__net1 =  13.0389n       
+ xi159.n2465__net1 =  12.8285n       
+ xi159.n2465__sbuf_out =   1.8000        
+ xi159.n2466__net1 =  12.8276n       
+ xi159.n2467__net1 =  12.8276n       
+ xi159.n2467__sbuf_out =   1.8000        
+ xi159.n2468__net1 =  12.8276n       
+ xi159.n2469__net1 =  12.8198n       
+ xi159.n2469__sbuf_out =   1.8000        
+ xi159.n246__net1 =  12.9998n       
+ xi159.n246__net17 =   1.8000        
+ xi159.n246__sbuf_out =   1.8000        
+ xi159.n246__vddio1 =   1.8000        
+ xi159.n246__vss1 =   9.6099n       
+ xi159.n2470__net1 =  12.8198n       
+ xi159.n2471__net1 =  12.8197n       
+ xi159.n2471__sbuf_out =   1.8000        
+ xi159.n2472__net1 =  12.8207n       
+ xi159.n2473__net1 =  12.8101n       
+ xi159.n2473__sbuf_out =   1.8000        
+ xi159.n2474__net1 =  12.8092n       
+ xi159.n2475__net1 =  12.8092n       
+ xi159.n2475__sbuf_out =   1.8000        
+ xi159.n2476__net1 =  12.8092n       
+ xi159.n2477__net1 =  12.8009n       
+ xi159.n2477__sbuf_out =   1.8000        
+ xi159.n2478__net1 =  12.8009n       
+ xi159.n2479__net1 =  12.8009n       
+ xi159.n2479__sbuf_out =   1.8000        
+ xi159.n247__net1 =  12.9993n       
+ xi159.n247__net17 =   1.8000        
+ xi159.n247__sbuf_out =   1.8000        
+ xi159.n247__vddio1 =   1.8000        
+ xi159.n247__vss1 =   9.6055n       
+ xi159.n2480__net1 =  12.8018n       
+ xi159.n2481__net1 =  12.7906n       
+ xi159.n2481__sbuf_out =   1.8000        
+ xi159.n2482__net1 =  12.7898n       
+ xi159.n2483__net1 =  12.7897n       
+ xi159.n2483__sbuf_out =   1.8000        
+ xi159.n2484__net1 =  12.7898n       
+ xi159.n2485__net1 =  12.7810n       
+ xi159.n2485__sbuf_out =   1.8000        
+ xi159.n2486__net1 =  12.7810n       
+ xi159.n2487__net1 =  12.7809n       
+ xi159.n2487__sbuf_out =   1.8000        
+ xi159.n2488__net1 =  12.7819n       
+ xi159.n2489__net1 =  12.7702n       
+ xi159.n2489__sbuf_out =   1.8000        
+ xi159.n248__net1 =  12.9998n       
+ xi159.n248__net17 =   1.8000        
+ xi159.n248__sbuf_out =   1.8000        
+ xi159.n248__vddio1 =   1.8000        
+ xi159.n248__vss1 =   9.6069n       
+ xi159.n2490__net1 =  12.7693n       
+ xi159.n2491__net1 =  12.7693n       
+ xi159.n2491__sbuf_out =   1.8000        
+ xi159.n2492__net1 =  12.7693n       
+ xi159.n2493__net1 =  12.7702n       
+ xi159.n2493__sbuf_out =   1.8000        
+ xi159.n2494__net1 =  12.7702n       
+ xi159.n2495__net1 =  12.7702n       
+ xi159.n2495__sbuf_out =   1.8000        
+ xi159.n2496__net1 =  12.7711n       
+ xi159.n2497__net1 =  12.7720n       
+ xi159.n2497__sbuf_out =   1.8000        
+ xi159.n2498__net1 =  12.7711n       
+ xi159.n2499__net1 =  12.7711n       
+ xi159.n2499__sbuf_out =   1.8000        
+ xi159.n249__net1 =  12.9956n       
+ xi159.n249__net17 =   1.8000        
+ xi159.n249__sbuf_out =   1.8000        
+ xi159.n249__vddio1 =   1.8000        
+ xi159.n249__vss1 =   9.6086n       
+ xi159.n24__net1 =  12.7816n       
+ xi159.n24__net17 =   1.8000        
+ xi159.n24__net3 =   1.8000        
+ xi159.n24__net7 =   7.3548n       
+ xi159.n24__sbuf_out =   1.8000        
+ xi159.n24__vddio1 =   1.8000        
+ xi159.n24__vss1 =   2.9288n       
+ xi159.n2500__net1 =  12.7711n       
+ xi159.n2501__net1 =  12.7716n       
+ xi159.n2501__sbuf_out =   1.8000        
+ xi159.n2502__net1 =  12.7716n       
+ xi159.n2503__net1 =  12.7715n       
+ xi159.n2503__sbuf_out =   1.8000        
+ xi159.n2504__net1 =  12.7725n       
+ xi159.n2505__net1 =  12.7728n       
+ xi159.n2505__sbuf_out =   1.8000        
+ xi159.n2506__net1 =  12.7719n       
+ xi159.n2507__net1 =  12.7719n       
+ xi159.n2507__sbuf_out =   1.8000        
+ xi159.n2508__net1 =  12.7719n       
+ xi159.n2509__net1 =  13.0241n       
+ xi159.n2509__sbuf_out =   1.8000        
+ xi159.n250__net1 =  12.9956n       
+ xi159.n250__net17 =   1.8000        
+ xi159.n250__sbuf_out =   1.8000        
+ xi159.n250__vddio1 =   1.8000        
+ xi159.n250__vss1 =   9.6096n       
+ xi159.n2510__net1 =  13.0232n       
+ xi159.n2511__net1 =  13.0232n       
+ xi159.n2511__sbuf_out =   1.8000        
+ xi159.n2512__net1 =  13.0232n       
+ xi159.n2513__net1 =  13.0204n       
+ xi159.n2513__sbuf_out =   1.8000        
+ xi159.n2514__net1 =  13.0204n       
+ xi159.n2515__net1 =  13.0204n       
+ xi159.n2515__sbuf_out =   1.8000        
+ xi159.n2516__net1 =  13.0213n       
+ xi159.n2517__net1 =  13.0174n       
+ xi159.n2517__sbuf_out =   1.8000        
+ xi159.n2518__net1 =  13.0165n       
+ xi159.n2519__net1 =  13.0165n       
+ xi159.n2519__sbuf_out =   1.8000        
+ xi159.n251__net1 =  12.9951n       
+ xi159.n251__net17 =   1.8000        
+ xi159.n251__sbuf_out =   1.8000        
+ xi159.n251__vddio1 =   1.8000        
+ xi159.n251__vss1 =   9.6099n       
+ xi159.n2520__net1 =  13.0165n       
+ xi159.n2521__net1 =  13.0133n       
+ xi159.n2521__sbuf_out =   1.8000        
+ xi159.n2522__net1 =  13.0133n       
+ xi159.n2523__net1 =  13.0133n       
+ xi159.n2523__sbuf_out =   1.8000        
+ xi159.n2524__net1 =  13.0142n       
+ xi159.n2525__net1 =  13.0097n       
+ xi159.n2525__sbuf_out =   1.8000        
+ xi159.n2526__net1 =  13.0088n       
+ xi159.n2527__net1 =  13.0087n       
+ xi159.n2527__sbuf_out =   1.8000        
+ xi159.n2528__net1 =  13.0088n       
+ xi159.n2529__net1 =  13.0051n       
+ xi159.n2529__sbuf_out =   1.8000        
+ xi159.n252__net1 =  12.9965n       
+ xi159.n252__net17 =   1.8000        
+ xi159.n252__sbuf_out =   1.8000        
+ xi159.n252__vddio1 =   1.8000        
+ xi159.n252__vss1 =   9.6110n       
+ xi159.n2530__net1 =  13.0051n       
+ xi159.n2531__net1 =  13.0051n       
+ xi159.n2531__sbuf_out =   1.8000        
+ xi159.n2532__net1 =  13.0060n       
+ xi159.n2533__net1 =  13.0009n       
+ xi159.n2533__sbuf_out =   1.8000        
+ xi159.n2534__net1 =  13.0000n       
+ xi159.n2535__net1 =  12.9999n       
+ xi159.n2535__sbuf_out =   1.8000        
+ xi159.n2536__net1 =  13.0000n       
+ xi159.n2537__net1 =  12.9958n       
+ xi159.n2537__sbuf_out =   1.8000        
+ xi159.n2538__net1 =  12.9958n       
+ xi159.n2539__net1 =  12.9958n       
+ xi159.n2539__sbuf_out =   1.8000        
+ xi159.n253__net1 =  12.9908n       
+ xi159.n253__net17 =   1.8000        
+ xi159.n253__sbuf_out =   1.8000        
+ xi159.n253__vddio1 =   1.8000        
+ xi159.n253__vss1 =   9.6117n       
+ xi159.n2540__net1 =  12.9967n       
+ xi159.n2541__net1 =  12.9910n       
+ xi159.n2541__sbuf_out =   1.8000        
+ xi159.n2542__net1 =  12.9901n       
+ xi159.n2543__net1 =  12.9901n       
+ xi159.n2543__sbuf_out =   1.8000        
+ xi159.n2544__net1 =  12.9901n       
+ xi159.n2545__net1 =  12.9855n       
+ xi159.n2545__sbuf_out =   1.8000        
+ xi159.n2546__net1 =  12.9855n       
+ xi159.n2547__net1 =  12.9855n       
+ xi159.n2547__sbuf_out =   1.8000        
+ xi159.n2548__net1 =  12.9864n       
+ xi159.n2549__net1 =  12.9801n       
+ xi159.n2549__sbuf_out =   1.8000        
+ xi159.n254__net1 =  12.9899n       
+ xi159.n254__net17 =   1.8000        
+ xi159.n254__sbuf_out =   1.8000        
+ xi159.n254__vddio1 =   1.8000        
+ xi159.n254__vss1 =   9.6121n       
+ xi159.n2550__net1 =  12.9792n       
+ xi159.n2551__net1 =  12.9792n       
+ xi159.n2551__sbuf_out =   1.8000        
+ xi159.n2552__net1 =  12.9792n       
+ xi159.n2553__net1 =  12.9465n       
+ xi159.n2553__sbuf_out =   1.8000        
+ xi159.n2554__net1 =  12.9470n       
+ xi159.n2555__net1 =  12.9479n       
+ xi159.n2555__sbuf_out =   1.8000        
+ xi159.n2556__net1 =  12.9470n       
+ xi159.n2557__net1 =  12.9396n       
+ xi159.n2557__sbuf_out =   1.8000        
+ xi159.n2558__net1 =  12.9401n       
+ xi159.n2559__net1 =  12.9401n       
+ xi159.n2559__sbuf_out =   1.8000        
+ xi159.n255__net1 =  12.9894n       
+ xi159.n255__net17 =   1.8000        
+ xi159.n255__sbuf_out =   1.8000        
+ xi159.n255__vddio1 =   1.8000        
+ xi159.n255__vss1 =   9.6121n       
+ xi159.n2560__net1 =  12.9410n       
+ xi159.n2561__net1 =  12.9341n       
+ xi159.n2561__sbuf_out =   1.8000        
+ xi159.n2562__net1 =  12.9345n       
+ xi159.n2563__net1 =  12.9354n       
+ xi159.n2563__sbuf_out =   1.8000        
+ xi159.n2564__net1 =  12.9345n       
+ xi159.n2565__net1 =  12.9265n       
+ xi159.n2565__sbuf_out =   1.8000        
+ xi159.n2566__net1 =  12.9270n       
+ xi159.n2567__net1 =  12.9270n       
+ xi159.n2567__sbuf_out =   1.8000        
+ xi159.n2568__net1 =  12.9279n       
+ xi159.n2569__net1 =  12.9205n       
+ xi159.n2569__sbuf_out =   1.8000        
+ xi159.n256__net1 =  12.9899n       
+ xi159.n256__net17 =   1.8000        
+ xi159.n256__sbuf_out =   1.8000        
+ xi159.n256__vddio1 =   1.8000        
+ xi159.n256__vss1 =   9.6123n       
+ xi159.n2570__net1 =  12.9210n       
+ xi159.n2571__net1 =  12.9219n       
+ xi159.n2571__sbuf_out =   1.8000        
+ xi159.n2572__net1 =  12.9210n       
+ xi159.n2573__net1 =  12.9124n       
+ xi159.n2573__sbuf_out =   1.8000        
+ xi159.n2574__net1 =  12.9129n       
+ xi159.n2575__net1 =  12.9129n       
+ xi159.n2575__sbuf_out =   1.8000        
+ xi159.n2576__net1 =  12.9138n       
+ xi159.n2577__net1 =  12.9059n       
+ xi159.n2577__sbuf_out =   1.8000        
+ xi159.n2578__net1 =  12.9064n       
+ xi159.n2579__net1 =  12.9073n       
+ xi159.n2579__sbuf_out =   1.8000        
+ xi159.n257__net1 =  12.9853n       
+ xi159.n257__net17 =   1.8000        
+ xi159.n257__sbuf_out =   1.8000        
+ xi159.n257__vddio1 =   1.8000        
+ xi159.n2580__net1 =  12.9064n       
+ xi159.n2581__net1 =  12.8972n       
+ xi159.n2581__sbuf_out =   1.8000        
+ xi159.n2582__net1 =  12.8977n       
+ xi159.n2583__net1 =  12.8977n       
+ xi159.n2583__sbuf_out =   1.8000        
+ xi159.n2584__net1 =  12.8986n       
+ xi159.n2585__net1 =  12.8903n       
+ xi159.n2585__sbuf_out =   1.8000        
+ xi159.n2586__net1 =  12.8907n       
+ xi159.n2587__net1 =  12.8916n       
+ xi159.n2587__sbuf_out =   1.8000        
+ xi159.n2588__net1 =  12.8907n       
+ xi159.n2589__net1 =  12.8809n       
+ xi159.n2589__sbuf_out =   1.8000        
+ xi159.n258__net1 =  12.9853n       
+ xi159.n258__net17 =   1.8000        
+ xi159.n258__sbuf_out =   1.8000        
+ xi159.n258__vddio1 =   1.8000        
+ xi159.n258__vss1 =   9.6139n       
+ xi159.n2590__net1 =  12.8814n       
+ xi159.n2591__net1 =  12.8814n       
+ xi159.n2591__sbuf_out =   1.8000        
+ xi159.n2592__net1 =  12.8823n       
+ xi159.n2593__net1 =  12.8735n       
+ xi159.n2593__sbuf_out =   1.8000        
+ xi159.n2594__net1 =  12.8740n       
+ xi159.n2595__net1 =  12.8749n       
+ xi159.n2595__sbuf_out =   1.8000        
+ xi159.n2596__net1 =  12.8740n       
+ xi159.n2597__net1 =  13.0528n       
+ xi159.n2597__sbuf_out =   1.8000        
+ xi159.n2598__net1 =  13.0533n       
+ xi159.n2599__net1 =  13.0541n       
+ xi159.n2599__sbuf_out =   1.8000        
+ xi159.n259__net1 =  12.9848n       
+ xi159.n259__net17 =   1.8000        
+ xi159.n259__sbuf_out =   1.8000        
+ xi159.n259__vddio1 =   1.8000        
+ xi159.n259__vss1 =   9.6006n       
+ xi159.n25__net1 =  12.7700n       
+ xi159.n25__net17 =   1.8000        
+ xi159.n25__net3 =   1.8000        
+ xi159.n25__net7 =   7.3519n       
+ xi159.n25__sbuf_out =   1.8000        
+ xi159.n25__vddio1 =   1.8000        
+ xi159.n25__vss1 =   2.9101n       
+ xi159.n2600__net1 =  13.0533n       
+ xi159.n2601__net1 =  13.0525n       
+ xi159.n2601__sbuf_out =   1.8000        
+ xi159.n2602__net1 =  13.0530n       
+ xi159.n2603__net1 =  13.0530n       
+ xi159.n2603__sbuf_out =   1.8000        
+ xi159.n2604__net1 =  13.0538n       
+ xi159.n2605__net1 =  13.0520n       
+ xi159.n2605__sbuf_out =   1.8000        
+ xi159.n2606__net1 =  13.0525n       
+ xi159.n2607__net1 =  13.0534n       
+ xi159.n2607__sbuf_out =   1.8000        
+ xi159.n2608__net1 =  13.0525n       
+ xi159.n2609__net1 =  13.0511n       
+ xi159.n2609__sbuf_out =   1.8000        
+ xi159.n260__net1 =  12.9862n       
+ xi159.n260__net17 =   1.8000        
+ xi159.n260__sbuf_out =   1.8000        
+ xi159.n260__vddio1 =   1.8000        
+ xi159.n260__vss1 =   9.6249n       
+ xi159.n2610__net1 =  13.0516n       
+ xi159.n2611__net1 =  13.0516n       
+ xi159.n2611__sbuf_out =   1.8000        
+ xi159.n2612__net1 =  13.0525n       
+ xi159.n2613__net1 =  13.0502n       
+ xi159.n2613__sbuf_out =   1.8000        
+ xi159.n2614__net1 =  13.0507n       
+ xi159.n2615__net1 =  13.0516n       
+ xi159.n2615__sbuf_out =   1.8000        
+ xi159.n2616__net1 =  13.0507n       
+ xi159.n2617__net1 =  13.0487n       
+ xi159.n2617__sbuf_out =   1.8000        
+ xi159.n2618__net1 =  13.0492n       
+ xi159.n2619__net1 =  13.0492n       
+ xi159.n2619__sbuf_out =   1.8000        
+ xi159.n261__net1 =  12.9799n       
+ xi159.n261__net17 =   1.8000        
+ xi159.n261__sbuf_out =   1.8000        
+ xi159.n261__vddio1 =   1.8000        
+ xi159.n261__vss1 =   9.6249n       
+ xi159.n2620__net1 =  13.0501n       
+ xi159.n2621__net1 =  13.0473n       
+ xi159.n2621__sbuf_out =   1.8000        
+ xi159.n2622__net1 =  13.0478n       
+ xi159.n2623__net1 =  13.0487n       
+ xi159.n2623__sbuf_out =   1.8000        
+ xi159.n2624__net1 =  13.0478n       
+ xi159.n2625__net1 =  13.0452n       
+ xi159.n2625__sbuf_out =   1.8000        
+ xi159.n2626__net1 =  13.0457n       
+ xi159.n2627__net1 =  13.0457n       
+ xi159.n2627__sbuf_out =   1.8000        
+ xi159.n2628__net1 =  13.0466n       
+ xi159.n2629__net1 =  13.0434n       
+ xi159.n2629__sbuf_out =   1.8000        
+ xi159.n262__net1 =  12.9790n       
+ xi159.n262__net17 =   1.8000        
+ xi159.n262__sbuf_out =   1.8000        
+ xi159.n262__vddio1 =   1.8000        
+ xi159.n262__vss1 =   9.6266n       
+ xi159.n2630__net1 =  13.0438n       
+ xi159.n2631__net1 =  13.0447n       
+ xi159.n2631__sbuf_out =   1.8000        
+ xi159.n2632__net1 =  13.0438n       
+ xi159.n2633__net1 =  13.0407n       
+ xi159.n2633__sbuf_out =   1.8000        
+ xi159.n2634__net1 =  13.0411n       
+ xi159.n2635__net1 =  13.0411n       
+ xi159.n2635__sbuf_out =   1.8000        
+ xi159.n2636__net1 =  13.0420n       
+ xi159.n2637__net1 =  13.0383n       
+ xi159.n2637__sbuf_out =   1.8000        
+ xi159.n2638__net1 =  13.0388n       
+ xi159.n2639__net1 =  13.0397n       
+ xi159.n2639__sbuf_out =   1.8000        
+ xi159.n263__net1 =  12.9785n       
+ xi159.n263__net17 =   1.8000        
+ xi159.n263__sbuf_out =   1.8000        
+ xi159.n263__vddio1 =   1.8000        
+ xi159.n263__vss1 =   9.6266n       
+ xi159.n2640__net1 =  13.0388n       
+ xi159.n2641__net1 =  12.9507n       
+ xi159.n2641__sbuf_out =   1.8000        
+ xi159.n2642__net1 =  12.8893n       
+ xi159.n2643__net1 =  12.5491n       
+ xi159.n2643__sbuf_out =   1.8000        
+ xi159.n2644__net1 =  12.7187n       
+ xi159.n2645__net1 =  12.7166n       
+ xi159.n2645__sbuf_out =   1.8000        
+ xi159.n2646__net1 =  12.5471n       
+ xi159.n2647__net1 =  12.7165n       
+ xi159.n2647__sbuf_out =   1.8000        
+ xi159.n2648__net1 =  12.9415n       
+ xi159.n2649__net1 =  12.8802n       
+ xi159.n2649__sbuf_out =   1.8000        
+ xi159.n264__net1 =  12.9790n       
+ xi159.n264__net17 =   1.8000        
+ xi159.n264__sbuf_out =   1.8000        
+ xi159.n264__vddio1 =   1.8000        
+ xi159.n264__vss1 =   9.6279n       
+ xi159.n2650__net1 =  12.9379n       
+ xi159.n2651__net1 =  12.8765n       
+ xi159.n2651__sbuf_out =   1.8000        
+ xi159.n2652__net1 =  12.4832n       
+ xi159.n2653__net1 =  12.6718n       
+ xi159.n2653__sbuf_out =   1.8000        
+ xi159.n2654__net1 =  12.4800n       
+ xi159.n2655__net1 =  12.6685n       
+ xi159.n2655__sbuf_out =   1.8000        
+ xi159.n2656__net1 =  12.9051n       
+ xi159.n2657__net1 =  12.8437n       
+ xi159.n2657__sbuf_out =   1.8000        
+ xi159.n2658__net1 =  12.9020n       
+ xi159.n2659__net1 =  12.8407n       
+ xi159.n2659__sbuf_out =   1.8000        
+ xi159.n265__net1 =  12.9468n       
+ xi159.n265__net17 =   1.8000        
+ xi159.n265__sbuf_out =   1.8000        
+ xi159.n265__vddio1 =   1.8000        
+ xi159.n265__vss1 =   9.6279n       
+ xi159.n2660__net1 =  12.4081n       
+ xi159.n2661__net1 =  12.6286n       
+ xi159.n2661__sbuf_out =   1.8000        
+ xi159.n2662__net1 =  12.4083n       
+ xi159.n2663__net1 =  12.6289n       
+ xi159.n2663__sbuf_out =   1.8000        
+ xi159.n2664__net1 =  12.9046n       
+ xi159.n2665__net1 =  12.8432n       
+ xi159.n2665__sbuf_out =   1.8000        
+ xi159.n2666__net1 =  12.9081n       
+ xi159.n2667__net1 =  12.8468n       
+ xi159.n2667__sbuf_out =   1.8000        
+ xi159.n2668__net1 =  12.4623n       
+ xi159.n2669__net1 =  12.6586n       
+ xi159.n2669__sbuf_out =   1.8000        
+ xi159.n266__net1 =  12.9472n       
+ xi159.n266__net17 =   1.8000        
+ xi159.n266__sbuf_out =   1.8000        
+ xi159.n266__vddio1 =   1.8000        
+ xi159.n266__vss1 =   9.6289n       
+ xi159.n2670__net1 =  12.4607n       
+ xi159.n2671__net1 =  12.6571n       
+ xi159.n2671__sbuf_out =   1.8000        
+ xi159.n2672__net1 =  12.9071n       
+ xi159.n2673__net1 =  12.8457n       
+ xi159.n2673__sbuf_out =   1.8000        
+ xi159.n2674__net1 =  12.9065n       
+ xi159.n2675__net1 =  12.8452n       
+ xi159.n2675__sbuf_out =   1.8000        
+ xi159.n2676__net1 =  12.4665n       
+ xi159.n2677__net1 =  12.6543n       
+ xi159.n2677__sbuf_out =   1.8000        
+ xi159.n2678__net1 =  12.4661n       
+ xi159.n2679__net1 =  12.6539n       
+ xi159.n2679__sbuf_out =   1.8000        
+ xi159.n267__net1 =  12.9481n       
+ xi159.n267__net17 =   1.8000        
+ xi159.n267__sbuf_out =   1.8000        
+ xi159.n267__vddio1 =   1.8000        
+ xi159.n267__vss1 =   9.6289n       
+ xi159.n2680__net1 =  12.9034n       
+ xi159.n2681__net1 =  12.8420n       
+ xi159.n2681__sbuf_out =   1.8000        
+ xi159.n2682__net1 =  12.9033n       
+ xi159.n2683__net1 =  12.8419n       
+ xi159.n2683__sbuf_out =   1.8000        
+ xi159.n2684__net1 =  12.4719n       
+ xi159.n2685__net1 =  12.6578n       
+ xi159.n2685__sbuf_out =   1.8000        
+ xi159.n2686__net1 =  12.9494n       
+ xi159.n2687__net1 =  12.8881n       
+ xi159.n2687__sbuf_out =   1.8000        
+ xi159.n2688__net1 =  12.5535n       
+ xi159.n2689__net1 =  12.7200n       
+ xi159.n2689__sbuf_out =   1.8000        
+ xi159.n268__net1 =  12.9472n       
+ xi159.n268__net17 =   1.8000        
+ xi159.n268__sbuf_out =   1.8000        
+ xi159.n268__vddio1 =   1.8000        
+ xi159.n268__vss1 =   9.6296n       
+ xi159.n2690__net1 =  12.7179n       
+ xi159.n2691__net1 =  12.5516n       
+ xi159.n2691__sbuf_out =   1.8000        
+ xi159.n2692__net1 =  12.7177n       
+ xi159.n2693__net1 =  12.9402n       
+ xi159.n2693__sbuf_out =   1.8000        
+ xi159.n2694__net1 =  12.8789n       
+ xi159.n2695__net1 =  12.9366n       
+ xi159.n2695__sbuf_out =   1.8000        
+ xi159.n2696__net1 =  12.8752n       
+ xi159.n2697__net1 =  12.4865n       
+ xi159.n2697__sbuf_out =   1.8000        
+ xi159.n2698__net1 =  12.6732n       
+ xi159.n2699__net1 =  12.4833n       
+ xi159.n2699__sbuf_out =   1.8000        
+ xi159.n269__net1 =  12.9398n       
+ xi159.n269__net17 =   1.8000        
+ xi159.n269__sbuf_out =   1.8000        
+ xi159.n269__vddio1 =   1.8000        
+ xi159.n269__vss1 =   9.6296n       
+ xi159.n26__net1 =  12.7691n       
+ xi159.n26__net17 =   1.8000        
+ xi159.n26__net3 =   1.8000        
+ xi159.n26__net7 =   7.3510n       
+ xi159.n26__sbuf_out =   1.8000        
+ xi159.n26__vddio1 =   1.8000        
+ xi159.n26__vss1 =   2.9107n       
+ xi159.n2700__net1 =  12.6699n       
+ xi159.n2701__net1 =  12.9038n       
+ xi159.n2701__sbuf_out =   1.8000        
+ xi159.n2702__net1 =  12.8424n       
+ xi159.n2703__net1 =  12.9007n       
+ xi159.n2703__sbuf_out =   1.8000        
+ xi159.n2704__net1 =  12.8394n       
+ xi159.n2705__net1 =  12.4112n       
+ xi159.n2705__sbuf_out =   1.8000        
+ xi159.n2706__net1 =  12.6302n       
+ xi159.n2707__net1 =  12.4114n       
+ xi159.n2707__sbuf_out =   1.8000        
+ xi159.n2708__net1 =  12.6304n       
+ xi159.n2709__net1 =  12.9033n       
+ xi159.n2709__sbuf_out =   1.8000        
+ xi159.n270__net1 =  12.9403n       
+ xi159.n270__net17 =   1.8000        
+ xi159.n270__sbuf_out =   1.8000        
+ xi159.n270__vddio1 =   1.8000        
+ xi159.n270__vss1 =   9.6300n       
+ xi159.n2710__net1 =  12.8420n       
+ xi159.n2711__net1 =  12.9068n       
+ xi159.n2711__sbuf_out =   1.8000        
+ xi159.n2712__net1 =  12.8455n       
+ xi159.n2713__net1 =  12.4657n       
+ xi159.n2713__sbuf_out =   1.8000        
+ xi159.n2714__net1 =  12.6600n       
+ xi159.n2715__net1 =  12.4642n       
+ xi159.n2715__sbuf_out =   1.8000        
+ xi159.n2716__net1 =  12.6585n       
+ xi159.n2717__net1 =  12.9058n       
+ xi159.n2717__sbuf_out =   1.8000        
+ xi159.n2718__net1 =  12.8444n       
+ xi159.n2719__net1 =  12.9052n       
+ xi159.n2719__sbuf_out =   1.8000        
+ xi159.n271__net1 =  12.9403n       
+ xi159.n271__net17 =   1.8000        
+ xi159.n271__sbuf_out =   1.8000        
+ xi159.n271__vss1 =   9.6300n       
+ xi159.n2720__net1 =  12.8439n       
+ xi159.n2721__net1 =  12.4698n       
+ xi159.n2721__sbuf_out =   1.8000        
+ xi159.n2722__net1 =  12.6556n       
+ xi159.n2723__net1 =  12.4695n       
+ xi159.n2723__sbuf_out =   1.8000        
+ xi159.n2724__net1 =  12.6553n       
+ xi159.n2725__net1 =  12.9021n       
+ xi159.n2725__sbuf_out =   1.8000        
+ xi159.n2726__net1 =  12.8407n       
+ xi159.n2727__net1 =  12.9020n       
+ xi159.n2727__sbuf_out =   1.8000        
+ xi159.n2728__net1 =  12.8406n       
+ xi159.n2729__net1 =  12.4749n       
+ xi159.n2729__sbuf_out =   1.8000        
+ xi159.n272__net1 =  12.9412n       
+ xi159.n272__net17 =   1.8000        
+ xi159.n272__sbuf_out =   1.8000        
+ xi159.n272__vddio1 =   1.8000        
+ xi159.n272__vss1 =   9.6303n       
+ xi159.n2730__net1 =  12.6591n       
+ xi159.n2731__net1 =  12.9468n       
+ xi159.n2731__sbuf_out =   1.8000        
+ xi159.n2732__net1 =  12.8855n       
+ xi159.n2733__net1 =  12.5575n       
+ xi159.n2733__sbuf_out =   1.8000        
+ xi159.n2734__net1 =  12.7224n       
+ xi159.n2735__net1 =  12.7203n       
+ xi159.n2735__sbuf_out =   1.8000        
+ xi159.n2736__net1 =  12.5556n       
+ xi159.n2737__net1 =  12.7201n       
+ xi159.n2737__sbuf_out =   1.8000        
+ xi159.n2738__net1 =  12.9377n       
+ xi159.n2739__net1 =  12.8763n       
+ xi159.n2739__sbuf_out =   1.8000        
+ xi159.n273__net1 =  12.9343n       
+ xi159.n273__net17 =   1.8000        
+ xi159.n273__sbuf_out =   1.8000        
+ xi159.n273__vss1 =   9.6303n       
+ xi159.n2740__net1 =  12.9340n       
+ xi159.n2741__net1 =  12.8727n       
+ xi159.n2741__sbuf_out =   1.8000        
+ xi159.n2742__net1 =  12.4896n       
+ xi159.n2743__net1 =  12.6758n       
+ xi159.n2743__sbuf_out =   1.8000        
+ xi159.n2744__net1 =  12.4863n       
+ xi159.n2745__net1 =  12.6725n       
+ xi159.n2745__sbuf_out =   1.8000        
+ xi159.n2746__net1 =  12.9012n       
+ xi159.n2747__net1 =  12.8399n       
+ xi159.n2747__sbuf_out =   1.8000        
+ xi159.n2748__net1 =  12.8982n       
+ xi159.n2749__net1 =  12.8368n       
+ xi159.n2749__sbuf_out =   1.8000        
+ xi159.n274__net1 =  12.9348n       
+ xi159.n274__net17 =   1.8000        
+ xi159.n274__sbuf_out =   1.8000        
+ xi159.n274__vddio1 =   1.8000        
+ xi159.n274__vss1 =   9.3854n       
+ xi159.n2750__net1 =  12.4147n       
+ xi159.n2751__net1 =  12.6333n       
+ xi159.n2751__sbuf_out =   1.8000        
+ xi159.n2752__net1 =  12.4149n       
+ xi159.n2753__net1 =  12.6335n       
+ xi159.n2753__sbuf_out =   1.8000        
+ xi159.n2754__net1 =  12.9008n       
+ xi159.n2755__net1 =  12.8394n       
+ xi159.n2755__sbuf_out =   1.8000        
+ xi159.n2756__net1 =  12.9043n       
+ xi159.n2757__net1 =  12.8429n       
+ xi159.n2757__sbuf_out =   1.8000        
+ xi159.n2758__net1 =  12.4689n       
+ xi159.n2759__net1 =  12.6628n       
+ xi159.n2759__sbuf_out =   1.8000        
+ xi159.n275__net1 =  12.9357n       
+ xi159.n275__net17 =   1.8000        
+ xi159.n275__sbuf_out =   1.8000        
+ xi159.n275__vddio1 =   1.8000        
+ xi159.n275__vss1 =   9.3765n       
+ xi159.n2760__net1 =  12.4674n       
+ xi159.n2761__net1 =  12.6612n       
+ xi159.n2761__sbuf_out =   1.8000        
+ xi159.n2762__net1 =  12.9033n       
+ xi159.n2763__net1 =  12.8419n       
+ xi159.n2763__sbuf_out =   1.8000        
+ xi159.n2764__net1 =  12.9027n       
+ xi159.n2765__net1 =  12.8413n       
+ xi159.n2765__sbuf_out =   1.8000        
+ xi159.n2766__net1 =  12.4728n       
+ xi159.n2767__net1 =  12.6583n       
+ xi159.n2767__sbuf_out =   1.8000        
+ xi159.n2768__net1 =  12.4725n       
+ xi159.n2769__net1 =  12.6579n       
+ xi159.n2769__sbuf_out =   1.8000        
+ xi159.n276__net1 =  12.9348n       
+ xi159.n276__net17 =   1.8000        
+ xi159.n276__sbuf_out =   1.8000        
+ xi159.n276__vddio1 =   1.8000        
+ xi159.n276__vss1 =   9.3815n       
+ xi159.n2770__net1 =  12.8995n       
+ xi159.n2771__net1 =  12.8382n       
+ xi159.n2771__sbuf_out =   1.8000        
+ xi159.n2772__net1 =  12.8994n       
+ xi159.n2773__net1 =  12.8381n       
+ xi159.n2773__sbuf_out =   1.8000        
+ xi159.n2774__net1 =  12.4776n       
+ xi159.n2775__net1 =  12.6617n       
+ xi159.n2775__sbuf_out =   1.8000        
+ xi159.n2776__net1 =  12.9430n       
+ xi159.n2777__net1 =  12.8817n       
+ xi159.n2777__sbuf_out =   1.8000        
+ xi159.n2778__net1 =  12.5625n       
+ xi159.n2779__net1 =  12.7260n       
+ xi159.n2779__sbuf_out =   1.8000        
+ xi159.n277__net1 =  12.9268n       
+ xi159.n277__net17 =   1.8000        
+ xi159.n277__sbuf_out =   1.8000        
+ xi159.n277__vddio1 =   1.8000        
+ xi159.n277__vss1 =   9.3771n       
+ xi159.n2780__net1 =  12.7238n       
+ xi159.n2781__net1 =  12.5605n       
+ xi159.n2781__sbuf_out =   1.8000        
+ xi159.n2782__net1 =  12.7237n       
+ xi159.n2783__net1 =  12.9338n       
+ xi159.n2783__sbuf_out =   1.8000        
+ xi159.n2784__net1 =  12.8725n       
+ xi159.n2785__net1 =  12.9302n       
+ xi159.n2785__sbuf_out =   1.8000        
+ xi159.n2786__net1 =  12.8688n       
+ xi159.n2787__net1 =  12.4937n       
+ xi159.n2787__sbuf_out =   1.8000        
+ xi159.n2788__net1 =  12.6797n       
+ xi159.n2789__net1 =  12.4905n       
+ xi159.n2789__sbuf_out =   1.8000        
+ xi159.n278__net1 =  12.9273n       
+ xi159.n278__net17 =   1.8000        
+ xi159.n278__sbuf_out =   1.8000        
+ xi159.n278__vddio1 =   1.8000        
+ xi159.n278__vss1 =   9.3785n       
+ xi159.n2790__net1 =  12.6764n       
+ xi159.n2791__net1 =  12.8974n       
+ xi159.n2791__sbuf_out =   1.8000        
+ xi159.n2792__net1 =  12.8360n       
+ xi159.n2793__net1 =  12.8943n       
+ xi159.n2793__sbuf_out =   1.8000        
+ xi159.n2794__net1 =  12.8330n       
+ xi159.n2795__net1 =  12.4196n       
+ xi159.n2795__sbuf_out =   1.8000        
+ xi159.n2796__net1 =  12.6379n       
+ xi159.n2797__net1 =  12.4198n       
+ xi159.n2797__sbuf_out =   1.8000        
+ xi159.n2798__net1 =  12.6381n       
+ xi159.n2799__net1 =  12.8969n       
+ xi159.n2799__sbuf_out =   1.8000        
+ xi159.n279__net1 =  12.9273n       
+ xi159.n279__net17 =   1.8000        
+ xi159.n279__sbuf_out =   1.8000        
+ xi159.n279__vddio1 =   1.8000        
+ xi159.n279__vss1 =   9.3802n       
+ xi159.n27__net1 =  12.7686n       
+ xi159.n27__net17 =   1.8000        
+ xi159.n27__net3 =   1.8000        
+ xi159.n27__net7 =   7.3474n       
+ xi159.n27__sbuf_out =   1.8000        
+ xi159.n27__vddio1 =   1.8000        
+ xi159.n27__vss1 =   2.9107n       
+ xi159.n2800__net1 =  12.8355n       
+ xi159.n2801__net1 =  12.9004n       
+ xi159.n2801__sbuf_out =   1.8000        
+ xi159.n2802__net1 =  12.8391n       
+ xi159.n2803__net1 =  12.4732n       
+ xi159.n2803__sbuf_out =   1.8000        
+ xi159.n2804__net1 =  12.6669n       
+ xi159.n2805__net1 =  12.4717n       
+ xi159.n2805__sbuf_out =   1.8000        
+ xi159.n2806__net1 =  12.6653n       
+ xi159.n2807__net1 =  12.8994n       
+ xi159.n2807__sbuf_out =   1.8000        
+ xi159.n2808__net1 =  12.8380n       
+ xi159.n2809__net1 =  12.8988n       
+ xi159.n2809__sbuf_out =   1.8000        
+ xi159.n280__net1 =  12.9282n       
+ xi159.n280__net17 =   1.8000        
+ xi159.n280__sbuf_out =   1.8000        
+ xi159.n280__vddio1 =   1.8000        
+ xi159.n280__vss1 =   9.3812n       
+ xi159.n2810__net1 =  12.8375n       
+ xi159.n2811__net1 =  12.4770n       
+ xi159.n2811__sbuf_out =   1.8000        
+ xi159.n2812__net1 =  12.6622n       
+ xi159.n2813__net1 =  12.4766n       
+ xi159.n2813__sbuf_out =   1.8000        
+ xi159.n2814__net1 =  12.6618n       
+ xi159.n2815__net1 =  12.8957n       
+ xi159.n2815__sbuf_out =   1.8000        
+ xi159.n2816__net1 =  12.8343n       
+ xi159.n2817__net1 =  12.8956n       
+ xi159.n2817__sbuf_out =   1.8000        
+ xi159.n2818__net1 =  12.8342n       
+ xi159.n2819__net1 =  12.4816n       
+ xi159.n2819__sbuf_out =   1.8000        
+ xi159.n281__net1 =  12.9208n       
+ xi159.n281__net17 =   1.8000        
+ xi159.n281__sbuf_out =   1.8000        
+ xi159.n281__vddio1 =   1.8000        
+ xi159.n281__vss1 =   9.3815n       
+ xi159.n2820__net1 =  12.6656n       
+ xi159.n2821__net1 =  12.9379n       
+ xi159.n2821__sbuf_out =   1.8000        
+ xi159.n2822__net1 =  12.8765n       
+ xi159.n2823__net1 =  12.5685n       
+ xi159.n2823__sbuf_out =   1.8000        
+ xi159.n2824__net1 =  12.7306n       
+ xi159.n2825__net1 =  12.7285n       
+ xi159.n2825__sbuf_out =   1.8000        
+ xi159.n2826__net1 =  12.5665n       
+ xi159.n2827__net1 =  12.7283n       
+ xi159.n2827__sbuf_out =   1.8000        
+ xi159.n2828__net1 =  12.9287n       
+ xi159.n2829__net1 =  12.8673n       
+ xi159.n2829__sbuf_out =   1.8000        
+ xi159.n282__net1 =  12.9212n       
+ xi159.n282__net17 =   1.8000        
+ xi159.n282__sbuf_out =   1.8000        
+ xi159.n282__vddio1 =   1.8000        
+ xi159.n282__vss1 =   9.3826n       
+ xi159.n2830__net1 =  12.9251n       
+ xi159.n2831__net1 =  12.8637n       
+ xi159.n2831__sbuf_out =   1.8000        
+ xi159.n2832__net1 =  12.4991n       
+ xi159.n2833__net1 =  12.6849n       
+ xi159.n2833__sbuf_out =   1.8000        
+ xi159.n2834__net1 =  12.4958n       
+ xi159.n2835__net1 =  12.6816n       
+ xi159.n2835__sbuf_out =   1.8000        
+ xi159.n2836__net1 =  12.8923n       
+ xi159.n2837__net1 =  12.8309n       
+ xi159.n2837__sbuf_out =   1.8000        
+ xi159.n2838__net1 =  12.8892n       
+ xi159.n2839__net1 =  12.8279n       
+ xi159.n2839__sbuf_out =   1.8000        
+ xi159.n283__net1 =  12.9221n       
+ xi159.n283__net17 =   1.8000        
+ xi159.n283__sbuf_out =   1.8000        
+ xi159.n283__vddio1 =   1.8000        
+ xi159.n283__vss1 =   9.3833n       
+ xi159.n2840__net1 =  12.4259n       
+ xi159.n2841__net1 =  12.6440n       
+ xi159.n2841__sbuf_out =   1.8000        
+ xi159.n2842__net1 =  12.4261n       
+ xi159.n2843__net1 =  12.6443n       
+ xi159.n2843__sbuf_out =   1.8000        
+ xi159.n2844__net1 =  12.8918n       
+ xi159.n2845__net1 =  12.8304n       
+ xi159.n2845__sbuf_out =   1.8000        
+ xi159.n2846__net1 =  12.8953n       
+ xi159.n2847__net1 =  12.8339n       
+ xi159.n2847__sbuf_out =   1.8000        
+ xi159.n2848__net1 =  12.4788n       
+ xi159.n2849__net1 =  12.6723n       
+ xi159.n2849__sbuf_out =   1.8000        
+ xi159.n284__net1 =  12.9212n       
+ xi159.n284__net17 =   1.8000        
+ xi159.n284__sbuf_out =   1.8000        
+ xi159.n284__vddio1 =   1.8000        
+ xi159.n284__vss1 =   9.3837n       
+ xi159.n2850__net1 =  12.4772n       
+ xi159.n2851__net1 =  12.6708n       
+ xi159.n2851__sbuf_out =   1.8000        
+ xi159.n2852__net1 =  12.8943n       
+ xi159.n2853__net1 =  12.8329n       
+ xi159.n2853__sbuf_out =   1.8000        
+ xi159.n2854__net1 =  12.8937n       
+ xi159.n2855__net1 =  12.8324n       
+ xi159.n2855__sbuf_out =   1.8000        
+ xi159.n2856__net1 =  12.4823n       
+ xi159.n2857__net1 =  12.6674n       
+ xi159.n2857__sbuf_out =   1.8000        
+ xi159.n2858__net1 =  12.4819n       
+ xi159.n2859__net1 =  12.6670n       
+ xi159.n2859__sbuf_out =   1.8000        
+ xi159.n285__net1 =  12.9126n       
+ xi159.n285__net17 =   1.8000        
+ xi159.n285__sbuf_out =   1.8000        
+ xi159.n285__vddio1 =   1.8000        
+ xi159.n285__vss1 =   9.3837n       
+ xi159.n2860__net1 =  12.8906n       
+ xi159.n2861__net1 =  12.8292n       
+ xi159.n2861__sbuf_out =   1.8000        
+ xi159.n2862__net1 =  12.8905n       
+ xi159.n2863__net1 =  12.8291n       
+ xi159.n2863__sbuf_out =   1.8000        
+ xi159.n2864__net1 =  12.4867n       
+ xi159.n2865__net1 =  12.6708n       
+ xi159.n2865__sbuf_out =   1.8000        
+ xi159.n2866__net1 =  12.9315n       
+ xi159.n2867__net1 =  12.8701n       
+ xi159.n2867__sbuf_out =   1.8000        
+ xi159.n2868__net1 =  12.5756n       
+ xi159.n2869__net1 =  12.7364n       
+ xi159.n2869__sbuf_out =   1.8000        
+ xi159.n286__net1 =  12.9131n       
+ xi159.n286__net17 =   1.8000        
+ xi159.n286__sbuf_out =   1.8000        
+ xi159.n286__vddio1 =   1.8000        
+ xi159.n286__vss1 =   9.3840n       
+ xi159.n2870__net1 =  12.7343n       
+ xi159.n2871__net1 =  12.5736n       
+ xi159.n2871__sbuf_out =   1.8000        
+ xi159.n2872__net1 =  12.7341n       
+ xi159.n2873__net1 =  12.9223n       
+ xi159.n2873__sbuf_out =   1.8000        
+ xi159.n2874__net1 =  12.8609n       
+ xi159.n2875__net1 =  12.9187n       
+ xi159.n2875__sbuf_out =   1.8000        
+ xi159.n2876__net1 =  12.8573n       
+ xi159.n2877__net1 =  12.5056n       
+ xi159.n2877__sbuf_out =   1.8000        
+ xi159.n2878__net1 =  12.6914n       
+ xi159.n2879__net1 =  12.5024n       
+ xi159.n2879__sbuf_out =   1.8000        
+ xi159.n287__net1 =  12.9131n       
+ xi159.n287__net17 =   1.8000        
+ xi159.n287__sbuf_out =   1.8000        
+ xi159.n287__vddio1 =   1.8000        
+ xi159.n2880__net1 =  12.6881n       
+ xi159.n2881__net1 =  12.8859n       
+ xi159.n2881__sbuf_out =   1.8000        
+ xi159.n2882__net1 =  12.8245n       
+ xi159.n2883__net1 =  12.8828n       
+ xi159.n2883__sbuf_out =   1.8000        
+ xi159.n2884__net1 =  12.8215n       
+ xi159.n2885__net1 =  12.4335n       
+ xi159.n2885__sbuf_out =   1.8000        
+ xi159.n2886__net1 =  12.6517n       
+ xi159.n2887__net1 =  12.4337n       
+ xi159.n2887__sbuf_out =   1.8000        
+ xi159.n2888__net1 =  12.6519n       
+ xi159.n2889__net1 =  12.8854n       
+ xi159.n2889__sbuf_out =   1.8000        
+ xi159.n288__net1 =  12.9140n       
+ xi159.n288__net17 =   1.8000        
+ xi159.n288__sbuf_out =   1.8000        
+ xi159.n288__vddio1 =   1.8000        
+ xi159.n288__vss1 =   9.3854n       
+ xi159.n2890__net1 =  12.8240n       
+ xi159.n2891__net1 =  12.8889n       
+ xi159.n2891__sbuf_out =   1.8000        
+ xi159.n2892__net1 =  12.8275n       
+ xi159.n2893__net1 =  12.4856n       
+ xi159.n2893__sbuf_out =   1.8000        
+ xi159.n2894__net1 =  12.6791n       
+ xi159.n2895__net1 =  12.4840n       
+ xi159.n2895__sbuf_out =   1.8000        
+ xi159.n2896__net1 =  12.6775n       
+ xi159.n2897__net1 =  12.8879n       
+ xi159.n2897__sbuf_out =   1.8000        
+ xi159.n2898__net1 =  12.8265n       
+ xi159.n2899__net1 =  12.8873n       
+ xi159.n2899__sbuf_out =   1.8000        
+ xi159.n289__net1 =  12.9062n       
+ xi159.n289__net17 =   1.8000        
+ xi159.n289__sbuf_out =   1.8000        
+ xi159.n289__vddio1 =   1.8000        
+ xi159.n289__vss1 =   9.3722n       
+ xi159.n28__net1 =  12.7691n       
+ xi159.n28__net17 =   1.8000        
+ xi159.n28__net3 =   1.8000        
+ xi159.n28__net7 =   7.3466n       
+ xi159.n28__sbuf_out =   1.8000        
+ xi159.n28__vddio1 =   1.8000        
+ xi159.n28__vss1 =   2.9104n       
+ xi159.n2900__net1 =  12.8259n       
+ xi159.n2901__net1 =  12.4888n       
+ xi159.n2901__sbuf_out =   1.8000        
+ xi159.n2902__net1 =  12.6739n       
+ xi159.n2903__net1 =  12.4884n       
+ xi159.n2903__sbuf_out =   1.8000        
+ xi159.n2904__net1 =  12.6735n       
+ xi159.n2905__net1 =  12.8842n       
+ xi159.n2905__sbuf_out =   1.8000        
+ xi159.n2906__net1 =  12.8228n       
+ xi159.n2907__net1 =  12.8840n       
+ xi159.n2907__sbuf_out =   1.8000        
+ xi159.n2908__net1 =  12.8227n       
+ xi159.n2909__net1 =  12.4930n       
+ xi159.n2909__sbuf_out =   1.8000        
+ xi159.n290__net1 =  12.9066n       
+ xi159.n290__net17 =   1.8000        
+ xi159.n290__sbuf_out =   1.8000        
+ xi159.n290__vddio1 =   1.8000        
+ xi159.n290__vss1 =   9.3965n       
+ xi159.n2910__net1 =  12.6772n       
+ xi159.n2911__net1 =  12.9238n       
+ xi159.n2911__sbuf_out =   1.8000        
+ xi159.n2912__net1 =  12.8624n       
+ xi159.n2913__net1 =  12.5837n       
+ xi159.n2913__sbuf_out =   1.8000        
+ xi159.n2914__net1 =  12.7434n       
+ xi159.n2915__net1 =  12.7412n       
+ xi159.n2915__sbuf_out =   1.8000        
+ xi159.n2916__net1 =  12.5818n       
+ xi159.n2917__net1 =  12.7411n       
+ xi159.n2917__sbuf_out =   1.8000        
+ xi159.n2918__net1 =  12.9146n       
+ xi159.n2919__net1 =  12.8533n       
+ xi159.n2919__sbuf_out =   1.8000        
+ xi159.n291__net1 =  12.9075n       
+ xi159.n291__net17 =   1.8000        
+ xi159.n291__sbuf_out =   1.8000        
+ xi159.n291__vddio1 =   1.8000        
+ xi159.n291__vss1 =   9.3965n       
+ xi159.n2920__net1 =  12.9110n       
+ xi159.n2921__net1 =  12.8496n       
+ xi159.n2921__sbuf_out =   1.8000        
+ xi159.n2922__net1 =  12.5133n       
+ xi159.n2923__net1 =  12.6993n       
+ xi159.n2923__sbuf_out =   1.8000        
+ xi159.n2924__net1 =  12.5101n       
+ xi159.n2925__net1 =  12.6959n       
+ xi159.n2925__sbuf_out =   1.8000        
+ xi159.n2926__net1 =  12.8782n       
+ xi159.n2927__net1 =  12.8168n       
+ xi159.n2927__sbuf_out =   1.8000        
+ xi159.n2928__net1 =  12.8751n       
+ xi159.n2929__net1 =  12.8138n       
+ xi159.n2929__sbuf_out =   1.8000        
+ xi159.n292__net1 =  12.9066n       
+ xi159.n292__net17 =   1.8000        
+ xi159.n292__sbuf_out =   1.8000        
+ xi159.n292__vddio1 =   1.8000        
+ xi159.n292__vss1 =   9.3982n       
+ xi159.n2930__net1 =  12.4426n       
+ xi159.n2931__net1 =  12.6608n       
+ xi159.n2931__sbuf_out =   1.8000        
+ xi159.n2932__net1 =  12.4428n       
+ xi159.n2933__net1 =  12.6611n       
+ xi159.n2933__sbuf_out =   1.8000        
+ xi159.n2934__net1 =  12.8777n       
+ xi159.n2935__net1 =  12.8163n       
+ xi159.n2935__sbuf_out =   1.8000        
+ xi159.n2936__net1 =  12.8812n       
+ xi159.n2937__net1 =  12.8198n       
+ xi159.n2937__sbuf_out =   1.8000        
+ xi159.n2938__net1 =  12.4936n       
+ xi159.n2939__net1 =  12.6872n       
+ xi159.n2939__sbuf_out =   1.8000        
+ xi159.n293__net1 =  12.8974n       
+ xi159.n293__net17 =   1.8000        
+ xi159.n293__sbuf_out =   1.8000        
+ xi159.n293__vddio1 =   1.8000        
+ xi159.n293__vss1 =   9.3982n       
+ xi159.n2940__net1 =  12.4921n       
+ xi159.n2941__net1 =  12.6857n       
+ xi159.n2941__sbuf_out =   1.8000        
+ xi159.n2942__net1 =  12.8802n       
+ xi159.n2943__net1 =  12.8188n       
+ xi159.n2943__sbuf_out =   1.8000        
+ xi159.n2944__net1 =  12.8796n       
+ xi159.n2945__net1 =  12.8183n       
+ xi159.n2946__net1 =  12.4964n       
+ xi159.n2947__net1 =  12.6816n       
+ xi159.n2948__net1 =  12.4961n       
+ xi159.n2949__net1 =  12.6813n       
+ xi159.n294__net1 =  12.8979n       
+ xi159.n294__net17 =   1.8000        
+ xi159.n294__sbuf_out =   1.8000        
+ xi159.n294__vddio1 =   1.8000        
+ xi159.n294__vss1 =   9.3995n       
+ xi159.n2950__net1 =  12.8765n       
+ xi159.n2951__net1 =  12.8151n       
+ xi159.n2952__net1 =  12.8764n       
+ xi159.n2953__net1 =  12.8150n       
+ xi159.n2954__net1 =  12.5006n       
+ xi159.n2955__net1 =  12.6849n       
+ xi159.n2956__net1 =  12.8452n       
+ xi159.n2957__net1 =  12.8145n       
+ xi159.n2958__net1 =  12.7088n       
+ xi159.n2959__net1 =  12.7901n       
+ xi159.n295__net1 =  12.8979n       
+ xi159.n295__net17 =   1.8000        
+ xi159.n295__sbuf_out =   1.8000        
+ xi159.n295__vddio1 =   1.8000        
+ xi159.n295__vss1 =   9.3995n       
+ xi159.n2960__net1 =  12.7880n       
+ xi159.n2961__net1 =  12.7819n       
+ xi159.n2962__net1 =  12.7007n       
+ xi159.n2963__net1 =  12.7819n       
+ xi159.n2964__net1 =  12.8353n       
+ xi159.n2965__net1 =  12.8050n       
+ xi159.n2966__net1 =  12.8093n       
+ xi159.n2967__net1 =  12.7978n       
+ xi159.n2968__net1 =  12.8214n       
+ xi159.n2969__net1 =  12.7911n       
+ xi159.n296__net1 =  12.8988n       
+ xi159.n296__net17 =   1.8000        
+ xi159.n296__sbuf_out =   1.8000        
+ xi159.n296__vddio1 =   1.8000        
+ xi159.n296__vss1 =   9.4005n       
+ xi159.n2970__net1 =  12.6590n       
+ xi159.n2971__net1 =  12.7541n       
+ xi159.n2972__net1 =  12.7516n       
+ xi159.n2973__net1 =  12.7410n       
+ xi159.n2974__net1 =  12.6478n       
+ xi159.n2975__net1 =  12.7427n       
+ xi159.n2976__net1 =  12.7980n       
+ xi159.n2977__net1 =  12.7677n       
+ xi159.n2978__net1 =  12.7722n       
+ xi159.n2979__net1 =  12.7626n       
+ xi159.n297__net1 =  12.8905n       
+ xi159.n297__net17 =   1.8000        
+ xi159.n297__sbuf_out =   1.8000        
+ xi159.n297__vddio1 =   1.8000        
+ xi159.n297__vss1 =   9.4005n       
+ xi159.n2980__net1 =  12.7863n       
+ xi159.n2981__net1 =  12.7561n       
+ xi159.n2982__net1 =  12.6086n       
+ xi159.n2983__net1 =  12.7201n       
+ xi159.n2984__net1 =  12.7177n       
+ xi159.n2985__net1 =  12.7184n       
+ xi159.n2986__net1 =  12.6095n       
+ xi159.n2987__net1 =  12.7210n       
+ xi159.n2988__net1 =  12.7881n       
+ xi159.n2989__net1 =  12.7578n       
+ xi159.n298__net1 =  12.8910n       
+ xi159.n298__net17 =   1.8000        
+ xi159.n298__sbuf_out =   1.8000        
+ xi159.n298__vddio1 =   1.8000        
+ xi159.n298__vss1 =   9.4013n       
+ xi159.n2990__net1 =  12.7646n       
+ xi159.n2991__net1 =  12.7346n       
+ xi159.n2992__net1 =  12.6378n       
+ xi159.n2993__net1 =  12.7367n       
+ xi159.n2994__net1 =  12.7965n       
+ xi159.n2995__net1 =  12.7662n       
+ xi159.n2996__net1 =  12.7715n       
+ xi159.n2997__net1 =  12.7697n       
+ xi159.n2998__net1 =  12.7944n       
+ xi159.n2999__net1 =  12.7641n       
+ xi159.n299__net1 =  12.8919n       
+ xi159.n299__net17 =   1.8000        
+ xi159.n299__sbuf_out =   1.8000        
+ xi159.n299__vddio1 =   1.8000        
+ xi159.n299__vss1 =   9.4013n       
+ xi159.n29__net1 =  12.7700n       
+ xi159.n29__net17 =   1.8000        
+ xi159.n29__net3 =   1.8000        
+ xi159.n29__net7 =   7.3424n       
+ xi159.n29__sbuf_out =   1.8000        
+ xi159.n29__vddio1 =   1.8000        
+ xi159.n29__vss1 =   2.9100n       
+ xi159.n2__net1 =  12.8274n       
+ xi159.n2__net17 =   1.8000        
+ xi159.n2__net3 =   1.8000        
+ xi159.n2__net7 =   7.3642n       
+ xi159.n2__sbuf_in =  22.4574n       
+ xi159.n2__sbuf_out =   1.8000        
+ xi159.n2__vddio1 =   1.8000        
+ xi159.n2__vss1 =   1.4749n       
+ xi159.n3000__net1 =  12.6380n       
+ xi159.n3001__net1 =  12.7326n       
+ xi159.n3002__net1 =  12.7305n       
+ xi159.n3003__net1 =  12.7294n       
+ xi159.n3004__net1 =  12.6369n       
+ xi159.n3005__net1 =  12.7315n       
+ xi159.n3006__net1 =  12.7921n       
+ xi159.n3007__net1 =  12.7618n       
+ xi159.n3008__net1 =  12.7673n       
+ xi159.n3009__net1 =  12.6388n       
+ xi159.n300__net1 =  12.8910n       
+ xi159.n300__net17 =   1.8000        
+ xi159.n300__sbuf_out =   1.8000        
+ xi159.n300__vddio1 =   1.8000        
+ xi159.n300__vss1 =   9.4017n       
+ xi159.n3010__net1 =  12.7331n       
+ xi159.n3011__net1 =  12.7918n       
+ xi159.n3012__net1 =  12.7615n       
+ xi159.n3013__net1 =  12.7670n       
+ xi159.n301__net1 =  12.8812n       
+ xi159.n301__net17 =   1.8000        
+ xi159.n301__sbuf_out =   1.8000        
+ xi159.n301__vss1 =   9.4017n       
+ xi159.n3029__net1 =  12.8269n       
+ xi159.n302__net1 =  12.8816n       
+ xi159.n302__net17 =   1.8000        
+ xi159.n302__sbuf_out =   1.8000        
+ xi159.n302__vddio1 =   1.8000        
+ xi159.n302__vss1 =   9.4019n       
+ xi159.n3030__net1 =  12.8190n       
+ xi159.n3031__net1 =  12.8085n       
+ xi159.n3032__net1 =  12.8001n       
+ xi159.n3033__net1 =  12.7890n       
+ xi159.n3034__net1 =  12.7802n       
+ xi159.n3035__net1 =  12.7685n       
+ xi159.n3036__net1 =  12.7573n       
+ xi159.n3037__net1 =  12.6430n       
+ xi159.n3038__net1 =  12.7420n       
+ xi159.n303__net1 =  12.8816n       
+ xi159.n303__net17 =   1.8000        
+ xi159.n303__sbuf_out =   1.8000        
+ xi159.n303__vss1 =   9.4019n       
+ xi159.n3044__net1 =  12.7695n       
+ xi159.n3045__net1 =  12.7704n       
+ xi159.n3046__net1 =  12.7708n       
+ xi159.n3049__net1 =  12.8018n       
+ xi159.n304__net1 =  12.8825n       
+ xi159.n304__net17 =   1.8000        
+ xi159.n304__sbuf_out =   1.8000        
+ xi159.n304__vddio1 =   1.8000        
+ xi159.n304__vss1 =   9.1388n       
+ xi159.n3050__net1 =  12.7715n       
+ xi159.n3051__net1 =  12.7757n       
+ xi159.n3052__net1 =  12.7396n       
+ xi159.n305__net1 =  12.8737n       
+ xi159.n305__net17 =   1.8000        
+ xi159.n305__sbuf_out =   1.8000        
+ xi159.n305__vddio1 =   1.8000        
+ xi159.n305__vss1 =   9.1298n       
+ xi159.n306__net1 =  12.8742n       
+ xi159.n306__net17 =   1.8000        
+ xi159.n306__sbuf_out =   1.8000        
+ xi159.n306__vddio1 =   1.8000        
+ xi159.n306__vss1 =   9.1348n       
+ xi159.n307__net1 =  12.8751n       
+ xi159.n307__net17 =   1.8000        
+ xi159.n307__sbuf_out =   1.8000        
+ xi159.n307__vddio1 =   1.8000        
+ xi159.n307__vss1 =   9.1304n       
+ xi159.n308__net1 =  12.8742n       
+ xi159.n308__net17 =   1.8000        
+ xi159.n308__sbuf_out =   1.8000        
+ xi159.n308__vddio1 =   1.8000        
+ xi159.n308__vss1 =   9.1318n       
+ xi159.n309__net1 =  13.0530n       
+ xi159.n309__net17 =   1.8000        
+ xi159.n309__sbuf_out =   1.8000        
+ xi159.n309__vddio1 =   1.8000        
+ xi159.n309__vss1 =   9.1335n       
+ xi159.n30__net1 =  12.7700n       
+ xi159.n30__net17 =   1.8000        
+ xi159.n30__net3 =   1.8000        
+ xi159.n30__net7 =   7.3415n       
+ xi159.n30__sbuf_out =   1.8000        
+ xi159.n30__vddio1 =   1.8000        
+ xi159.n30__vss1 =   2.9097n       
+ xi159.n310__net1 =  13.0535n       
+ xi159.n310__net17 =   1.8000        
+ xi159.n310__sbuf_out =   1.8000        
+ xi159.n310__vddio1 =   1.8000        
+ xi159.n310__vss1 =   9.1345n       
+ xi159.n311__net1 =  13.0544n       
+ xi159.n311__net17 =   1.8000        
+ xi159.n311__sbuf_out =   1.8000        
+ xi159.n311__vddio1 =   1.8000        
+ xi159.n311__vss1 =   9.1349n       
+ xi159.n312__net1 =  13.0535n       
+ xi159.n312__net17 =   1.8000        
+ xi159.n312__sbuf_out =   1.8000        
+ xi159.n312__vddio1 =   1.8000        
+ xi159.n312__vss1 =   9.1359n       
+ xi159.n313__net1 =  13.0527n       
+ xi159.n313__net17 =   1.8000        
+ xi159.n313__sbuf_out =   1.8000        
+ xi159.n313__vddio1 =   1.8000        
+ xi159.n313__vss1 =   9.1366n       
+ xi159.n314__net1 =  13.0532n       
+ xi159.n314__net17 =   1.8000        
+ xi159.n314__sbuf_out =   1.8000        
+ xi159.n314__vddio1 =   1.8000        
+ xi159.n314__vss1 =   9.1370n       
+ xi159.n315__net1 =  13.0532n       
+ xi159.n315__net17 =   1.8000        
+ xi159.n315__sbuf_out =   1.8000        
+ xi159.n315__vddio1 =   1.8000        
+ xi159.n315__vss1 =   9.1370n       
+ xi159.n316__net1 =  13.0541n       
+ xi159.n316__net17 =   1.8000        
+ xi159.n316__sbuf_out =   1.8000        
+ xi159.n316__vddio1 =   1.8000        
+ xi159.n316__vss1 =   9.1373n       
+ xi159.n317__net1 =  13.0522n       
+ xi159.n317__net17 =   1.8000        
+ xi159.n317__sbuf_out =   1.8000        
+ xi159.n317__vddio1 =   1.8000        
+ xi159.n318__net1 =  13.0527n       
+ xi159.n318__net17 =   1.8000        
+ xi159.n318__sbuf_out =   1.8000        
+ xi159.n318__vddio1 =   1.8000        
+ xi159.n318__vss1 =   9.1388n       
+ xi159.n319__net1 =  13.0536n       
+ xi159.n319__net17 =   1.8000        
+ xi159.n319__sbuf_out =   1.8000        
+ xi159.n319__vddio1 =   1.8000        
+ xi159.n319__vss1 =   9.1255n       
+ xi159.n31__net1 =  12.7695n       
+ xi159.n31__net17 =   1.8000        
+ xi159.n31__net3 =   1.8000        
+ xi159.n31__net7 =   7.3367n       
+ xi159.n31__sbuf_out =   1.8000        
+ xi159.n31__vddio1 =   1.8000        
+ xi159.n31__vss1 =   2.9094n       
+ xi159.n320__net1 =  13.0527n       
+ xi159.n320__net17 =   1.8000        
+ xi159.n320__sbuf_out =   1.8000        
+ xi159.n320__vddio1 =   1.8000        
+ xi159.n320__vss1 =   9.1498n       
+ xi159.n3211__net1 =  13.0224n       
+ xi159.n3212__net1 =  13.0197n       
+ xi159.n3213__net1 =  13.0158n       
+ xi159.n3214__net1 =  13.0125n       
+ xi159.n3215__net1 =  13.0080n       
+ xi159.n3216__net1 =  13.0043n       
+ xi159.n3217__net1 =  12.9992n       
+ xi159.n3218__net1 =  12.9951n       
+ xi159.n3219__net1 =  12.9894n       
+ xi159.n321__net1 =  13.0513n       
+ xi159.n321__net17 =   1.8000        
+ xi159.n321__sbuf_out =   1.8000        
+ xi159.n321__vddio1 =   1.8000        
+ xi159.n321__vss1 =   9.1498n       
+ xi159.n3220__net1 =  12.9847n       
+ xi159.n3221__net1 =  12.9784n       
+ xi159.n322__net1 =  13.0518n       
+ xi159.n322__net17 =   1.8000        
+ xi159.n322__sbuf_out =   1.8000        
+ xi159.n322__vddio1 =   1.8000        
+ xi159.n322__vss1 =   9.1515n       
+ xi159.n323__net1 =  13.0518n       
+ xi159.n323__net17 =   1.8000        
+ xi159.n323__sbuf_out =   1.8000        
+ xi159.n323__vddio1 =   1.8000        
+ xi159.n323__vss1 =   9.1515n       
+ xi159.n324__net1 =  13.0527n       
+ xi159.n324__net17 =   1.8000        
+ xi159.n324__sbuf_out =   1.8000        
+ xi159.n324__vddio1 =   1.8000        
+ xi159.n324__vss1 =   9.1528n       
+ xi159.n325__net1 =  13.0504n       
+ xi159.n325__net17 =   1.8000        
+ xi159.n325__sbuf_out =   1.8000        
+ xi159.n325__vddio1 =   1.8000        
+ xi159.n325__vss1 =   9.1528n       
+ xi159.n326__net1 =  13.0509n       
+ xi159.n326__net17 =   1.8000        
+ xi159.n326__sbuf_out =   1.8000        
+ xi159.n326__vddio1 =   1.8000        
+ xi159.n326__vss1 =   9.1539n       
+ xi159.n327__net1 =  13.0518n       
+ xi159.n327__net17 =   1.8000        
+ xi159.n327__sbuf_out =   1.8000        
+ xi159.n327__vddio1 =   1.8000        
+ xi159.n327__vss1 =   9.1539n       
+ xi159.n328__net1 =  13.0509n       
+ xi159.n328__net17 =   1.8000        
+ xi159.n328__sbuf_out =   1.8000        
+ xi159.n328__vddio1 =   1.8000        
+ xi159.n328__vss1 =   9.1546n       
+ xi159.n329__net1 =  13.0489n       
+ xi159.n329__net17 =   1.8000        
+ xi159.n329__sbuf_out =   1.8000        
+ xi159.n329__vddio1 =   1.8000        
+ xi159.n329__vss1 =   9.1546n       
+ xi159.n32__net1 =  12.7709n       
+ xi159.n32__net17 =   1.8000        
+ xi159.n32__net3 =   1.8000        
+ xi159.n32__net7 =   7.3358n       
+ xi159.n32__sbuf_out =   1.8000        
+ xi159.n32__vddio1 =   1.8000        
+ xi159.n32__vss1 =   2.9087n       
+ xi159.n330__net1 =  13.0494n       
+ xi159.n330__net17 =   1.8000        
+ xi159.n330__sbuf_out =   1.8000        
+ xi159.n330__vddio1 =   1.8000        
+ xi159.n330__vss1 =   9.1550n       
+ xi159.n331__net1 =  13.0494n       
+ xi159.n331__net17 =   1.8000        
+ xi159.n331__sbuf_out =   1.8000        
+ xi159.n331__vss1 =   9.1550n       
+ xi159.n332__net1 =  13.0503n       
+ xi159.n332__net17 =   1.8000        
+ xi159.n332__sbuf_out =   1.8000        
+ xi159.n332__vddio1 =   1.8000        
+ xi159.n332__vss1 =   9.1553n       
+ xi159.n333__net1 =  13.0475n       
+ xi159.n333__net17 =   1.8000        
+ xi159.n333__sbuf_out =   1.8000        
+ xi159.n333__vss1 =   9.1553n       
+ xi159.n334__net1 =  13.0480n       
+ xi159.n334__net17 =   1.8000        
+ xi159.n334__sbuf_out =   1.8000        
+ xi159.n334__vddio1 =   1.8000        
+ xi159.n334__vss1 =   8.8738n       
+ xi159.n335__net1 =  13.0489n       
+ xi159.n335__net17 =   1.8000        
+ xi159.n335__sbuf_out =   1.8000        
+ xi159.n335__vddio1 =   1.8000        
+ xi159.n335__vss1 =   8.8648n       
+ xi159.n336__net1 =  13.0480n       
+ xi159.n336__net17 =   1.8000        
+ xi159.n336__sbuf_out =   1.8000        
+ xi159.n336__vddio1 =   1.8000        
+ xi159.n336__vss1 =   8.8699n       
+ xi159.n3372__net1 =  12.8735n       
+ xi159.n337__net1 =  13.0454n       
+ xi159.n337__net17 =   1.8000        
+ xi159.n337__sbuf_out =   1.8000        
+ xi159.n337__vddio1 =   1.8000        
+ xi159.n337__vss1 =   8.8655n       
+ xi159.n3388__net1 =  12.8809n       
+ xi159.n338__net1 =  13.0459n       
+ xi159.n338__net17 =   1.8000        
+ xi159.n338__sbuf_out =   1.8000        
+ xi159.n338__vddio1 =   1.8000        
+ xi159.n338__vss1 =   8.8668n       
+ xi159.n3390__net1 =  12.8902n       
+ xi159.n3393__net1 =  12.8971n       
+ xi159.n3397__net1 =  12.9059n       
+ xi159.n339__net1 =  13.0459n       
+ xi159.n339__net17 =   1.8000        
+ xi159.n339__sbuf_out =   1.8000        
+ xi159.n339__vddio1 =   1.8000        
+ xi159.n339__vss1 =   8.8685n       
+ xi159.n33__net1 =  12.7718n       
+ xi159.n33__net17 =   1.8000        
+ xi159.n33__net3 =   1.8000        
+ xi159.n33__net7 =   7.3303n       
+ xi159.n33__sbuf_out =   1.8000        
+ xi159.n33__vddio1 =   1.8000        
+ xi159.n33__vss1 =   2.9084n       
+ xi159.n3402__net1 =  12.9124n       
+ xi159.n3408__net1 =  12.9205n       
+ xi159.n340__net1 =  13.0468n       
+ xi159.n340__net17 =   1.8000        
+ xi159.n340__sbuf_out =   1.8000        
+ xi159.n340__vddio1 =   1.8000        
+ xi159.n340__vss1 =   8.8695n       
+ xi159.n3415__net1 =  12.9265n       
+ xi159.n341__net1 =  13.0436n       
+ xi159.n341__net17 =   1.8000        
+ xi159.n341__sbuf_out =   1.8000        
+ xi159.n341__vddio1 =   1.8000        
+ xi159.n341__vss1 =   8.8699n       
+ xi159.n3423__net1 =  12.9340n       
+ xi159.n342__net1 =  13.0441n       
+ xi159.n342__net17 =   1.8000        
+ xi159.n342__sbuf_out =   1.8000        
+ xi159.n342__vddio1 =   1.8000        
+ xi159.n342__vss1 =   8.8709n       
+ xi159.n3432__net1 =  12.9395n       
+ xi159.n343__net1 =  13.0450n       
+ xi159.n343__net17 =   1.8000        
+ xi159.n343__sbuf_out =   1.8000        
+ xi159.n343__vddio1 =   1.8000        
+ xi159.n343__vss1 =   8.8716n       
+ xi159.n3442__net1 =  12.9465n       
+ xi159.n344__net1 =  13.0441n       
+ xi159.n344__net17 =   1.8000        
+ xi159.n344__sbuf_out =   1.8000        
+ xi159.n344__vddio1 =   1.8000        
+ xi159.n344__vss1 =   8.8720n       
+ xi159.n345__net1 =  13.0409n       
+ xi159.n345__net17 =   1.8000        
+ xi159.n345__sbuf_out =   1.8000        
+ xi159.n345__vddio1 =   1.8000        
+ xi159.n345__vss1 =   8.8720n       
+ xi159.n346__net1 =  13.0414n       
+ xi159.n346__net17 =   1.8000        
+ xi159.n346__sbuf_out =   1.8000        
+ xi159.n346__vddio1 =   1.8000        
+ xi159.n346__vss1 =   8.8723n       
+ xi159.n347__net1 =  13.0414n       
+ xi159.n347__net17 =   1.8000        
+ xi159.n347__sbuf_out =   1.8000        
+ xi159.n347__vddio1 =   1.8000        
+ xi159.n348__net1 =  13.0423n       
+ xi159.n348__net17 =   1.8000        
+ xi159.n348__sbuf_out =   1.8000        
+ xi159.n348__vddio1 =   1.8000        
+ xi159.n348__vss1 =   8.8738n       
+ xi159.n349__net1 =  13.0386n       
+ xi159.n349__net17 =   1.8000        
+ xi159.n349__sbuf_out =   1.8000        
+ xi159.n349__vddio1 =   1.8000        
+ xi159.n349__vss1 =   8.8606n       
+ xi159.n34__net1 =  12.7709n       
+ xi159.n34__net17 =   1.8000        
+ xi159.n34__net3 =   1.8000        
+ xi159.n34__net7 =   7.3294n       
+ xi159.n34__sbuf_out =   1.8000        
+ xi159.n34__vddio1 =   1.8000        
+ xi159.n34__vss1 =   2.9286n       
+ xi159.n350__net1 =  13.0391n       
+ xi159.n350__net17 =   1.8000        
+ xi159.n350__sbuf_out =   1.8000        
+ xi159.n350__vddio1 =   1.8000        
+ xi159.n350__vss1 =   8.8848n       
+ xi159.n351__net1 =  13.0399n       
+ xi159.n351__net17 =   1.8000        
+ xi159.n351__sbuf_out =   1.8000        
+ xi159.n351__vddio1 =   1.8000        
+ xi159.n351__vss1 =   8.8848n       
+ xi159.n352__net1 =  13.0391n       
+ xi159.n352__net17 =   1.8000        
+ xi159.n352__sbuf_out =   1.8000        
+ xi159.n352__vddio1 =   1.8000        
+ xi159.n352__vss1 =   8.8865n       
+ xi159.n353__net1 =  12.8284n       
+ xi159.n353__net17 =   1.8000        
+ xi159.n353__sbuf_out =   1.8000        
+ xi159.n353__vddio1 =   1.8000        
+ xi159.n353__vss1 =   8.8865n       
+ xi159.n3548__net1 =  13.0383n       
+ xi159.n354__net1 =  12.8275n       
+ xi159.n354__net17 =   1.8000        
+ xi159.n354__sbuf_out =   1.8000        
+ xi159.n354__vddio1 =   1.8000        
+ xi159.n354__vss1 =   8.8879n       
+ xi159.n355__net1 =  12.8270n       
+ xi159.n355__net17 =   1.8000        
+ xi159.n355__sbuf_out =   1.8000        
+ xi159.n355__vddio1 =   1.8000        
+ xi159.n355__vss1 =   8.8879n       
+ xi159.n3564__net1 =  13.0406n       
+ xi159.n3566__net1 =  13.0433n       
+ xi159.n3569__net1 =  13.0452n       
+ xi159.n356__net1 =  12.8275n       
+ xi159.n356__net17 =   1.8000        
+ xi159.n356__sbuf_out =   1.8000        
+ xi159.n356__vddio1 =   1.8000        
+ xi159.n356__vss1 =   8.8889n       
+ xi159.n3573__net1 =  13.0473n       
+ xi159.n3578__net1 =  13.0486n       
+ xi159.n357__net1 =  12.8196n       
+ xi159.n357__net17 =   1.8000        
+ xi159.n357__sbuf_out =   1.8000        
+ xi159.n357__vddio1 =   1.8000        
+ xi159.n357__vss1 =   8.8889n       
+ xi159.n3584__net1 =  13.0501n       
+ xi159.n358__net1 =  12.8196n       
+ xi159.n358__net17 =   1.8000        
+ xi159.n358__sbuf_out =   1.8000        
+ xi159.n358__vddio1 =   1.8000        
+ xi159.n358__vss1 =   8.8896n       
+ xi159.n3591__net1 =  13.0511n       
+ xi159.n3599__net1 =  13.0520n       
+ xi159.n359__net1 =  12.8191n       
+ xi159.n359__net17 =   1.8000        
+ xi159.n359__sbuf_out =   1.8000        
+ xi159.n359__vddio1 =   1.8000        
+ xi159.n359__vss1 =   8.8896n       
+ xi159.n35__net1 =  12.7704n       
+ xi159.n35__net17 =   1.8000        
+ xi159.n35__net3 =   1.8000        
+ xi159.n35__net7 =   7.3649n       
+ xi159.n35__sbuf_out =   1.8000        
+ xi159.n35__vddio1 =   1.8000        
+ xi159.n35__vss1 =   2.9284n       
+ xi159.n3608__net1 =  13.0524n       
+ xi159.n360__net1 =  12.8205n       
+ xi159.n360__net17 =   1.8000        
+ xi159.n360__sbuf_out =   1.8000        
+ xi159.n360__vddio1 =   1.8000        
+ xi159.n360__vss1 =   8.8900n       
+ xi159.n361__net1 =  12.8099n       
+ xi159.n361__net17 =   1.8000        
+ xi159.n361__sbuf_out =   1.8000        
+ xi159.n361__vss1 =   8.8900n       
+ xi159.n362__net1 =  12.8090n       
+ xi159.n362__net17 =   1.8000        
+ xi159.n362__sbuf_out =   1.8000        
+ xi159.n362__vddio1 =   1.8000        
+ xi159.n362__vss1 =   8.8903n       
+ xi159.n363__net1 =  12.8086n       
+ xi159.n363__net17 =   1.8000        
+ xi159.n363__sbuf_out =   1.8000        
+ xi159.n363__vss1 =   8.8903n       
+ xi159.n364__net1 =  12.8090n       
+ xi159.n364__net17 =   1.8000        
+ xi159.n364__sbuf_out =   1.8000        
+ xi159.n364__vddio1 =   1.8000        
+ xi159.n364__vss1 =   8.5208n       
+ xi159.n365__net1 =  12.8007n       
+ xi159.n365__net17 =   1.8000        
+ xi159.n365__sbuf_out =   1.8000        
+ xi159.n365__vddio1 =   1.8000        
+ xi159.n365__vss1 =   8.5118n       
+ xi159.n366__net1 =  12.8007n       
+ xi159.n366__net17 =   1.8000        
+ xi159.n366__sbuf_out =   1.8000        
+ xi159.n366__vddio1 =   1.8000        
+ xi159.n366__vss1 =   8.3934n       
+ xi159.n367__net1 =  12.8002n       
+ xi159.n367__net17 =   1.8000        
+ xi159.n367__sbuf_out =   1.8000        
+ xi159.n367__vddio1 =   1.8000        
+ xi159.n367__vss1 =   8.5009n       
+ xi159.n368__net1 =  12.8016n       
+ xi159.n368__net17 =   1.8000        
+ xi159.n368__sbuf_out =   1.8000        
+ xi159.n368__vddio1 =   1.8000        
+ xi159.n368__vss1 =   8.4789n       
+ xi159.n369__net1 =  12.7905n       
+ xi159.n369__net17 =   1.8000        
+ xi159.n369__sbuf_out =   1.8000        
+ xi159.n369__vddio1 =   1.8000        
+ xi159.n369__vss1 =   8.4466n       
+ xi159.n36__net1 =  12.7709n       
+ xi159.n36__net17 =   1.8000        
+ xi159.n36__net3 =   1.8000        
+ xi159.n36__net7 =   7.3640n       
+ xi159.n36__sbuf_out =   1.8000        
+ xi159.n36__vddio1 =   1.8000        
+ xi159.n36__vss1 =   2.9280n       
+ xi159.n370__net1 =  12.7896n       
+ xi159.n370__net17 =   1.8000        
+ xi159.n370__sbuf_out =   1.8000        
+ xi159.n370__vddio1 =   1.8000        
+ xi159.n370__vss1 =   8.4233n       
+ xi159.n371__net1 =  12.7891n       
+ xi159.n371__net17 =   1.8000        
+ xi159.n371__sbuf_out =   1.8000        
+ xi159.n371__vddio1 =   1.8000        
+ xi159.n371__vss1 =   8.4149n       
+ xi159.n3723__net1 =  12.8869n       
+ xi159.n3725__net1 =  12.7210n       
+ xi159.n3727__net1 =  12.7189n       
+ xi159.n3729__net1 =  12.8777n       
+ xi159.n372__net1 =  12.7896n       
+ xi159.n372__net17 =   1.8000        
+ xi159.n372__sbuf_out =   1.8000        
+ xi159.n372__vddio1 =   1.8000        
+ xi159.n372__vss1 =   8.3852n       
+ xi159.n3731__net1 =  12.8741n       
+ xi159.n3733__net1 =  12.6743n       
+ xi159.n3735__net1 =  12.6710n       
+ xi159.n3737__net1 =  12.8413n       
+ xi159.n3739__net1 =  12.8382n       
+ xi159.n373__net1 =  12.7808n       
+ xi159.n373__net17 =   1.8000        
+ xi159.n373__sbuf_out =   1.8000        
+ xi159.n373__vddio1 =   1.8000        
+ xi159.n373__vss1 =   8.3551n       
+ xi159.n3741__net1 =  12.6316n       
+ xi159.n3743__net1 =  12.6318n       
+ xi159.n3745__net1 =  12.8408n       
+ xi159.n3747__net1 =  12.8443n       
+ xi159.n3749__net1 =  12.6612n       
+ xi159.n374__net1 =  12.7808n       
+ xi159.n374__net17 =   1.8000        
+ xi159.n374__sbuf_out =   1.8000        
+ xi159.n374__vddio1 =   1.8000        
+ xi159.n374__vss1 =   8.3247n       
+ xi159.n3751__net1 =  12.6597n       
+ xi159.n3753__net1 =  12.8433n       
+ xi159.n3755__net1 =  12.8427n       
+ xi159.n3757__net1 =  12.6568n       
+ xi159.n3759__net1 =  12.6564n       
+ xi159.n375__net1 =  12.7803n       
+ xi159.n375__net17 =   1.8000        
+ xi159.n375__sbuf_out =   1.8000        
+ xi159.n375__vddio1 =   1.8000        
+ xi159.n375__vss1 =   8.3204n       
+ xi159.n3761__net1 =  12.8396n       
+ xi159.n3763__net1 =  12.8395n       
+ xi159.n3765__net1 =  12.6603n       
+ xi159.n3767__net1 =  12.8832n       
+ xi159.n3769__net1 =  12.7245n       
+ xi159.n376__net1 =  12.7817n       
+ xi159.n376__net17 =   1.8000        
+ xi159.n376__sbuf_out =   1.8000        
+ xi159.n376__vddio1 =   1.8000        
+ xi159.n376__vss1 =   8.2874n       
+ xi159.n3771__net1 =  12.7223n       
+ xi159.n3773__net1 =  12.8740n       
+ xi159.n3775__net1 =  12.8704n       
+ xi159.n3777__net1 =  12.6781n       
+ xi159.n3779__net1 =  12.6748n       
+ xi159.n377__net1 =  12.7700n       
+ xi159.n377__net17 =   1.8000        
+ xi159.n377__sbuf_out =   1.8000        
+ xi159.n377__vddio1 =   1.8000        
+ xi159.n377__vss1 =   8.2575n       
+ xi159.n3781__net1 =  12.8376n       
+ xi159.n3783__net1 =  12.8345n       
+ xi159.n3785__net1 =  12.6360n       
+ xi159.n3787__net1 =  12.6363n       
+ xi159.n3789__net1 =  12.8371n       
+ xi159.n378__net1 =  12.7691n       
+ xi159.n378__net17 =   1.8000        
+ xi159.n378__sbuf_out =   1.8000        
+ xi159.n378__vddio1 =   1.8000        
+ xi159.n378__vss1 =   8.5208n       
+ xi159.n3791__net1 =  12.8406n       
+ xi159.n3793__net1 =  12.6652n       
+ xi159.n3795__net1 =  12.6637n       
+ xi159.n3797__net1 =  12.8396n       
+ xi159.n3799__net1 =  12.8390n       
+ xi159.n379__net1 =  12.7686n       
+ xi159.n379__net17 =   1.8000        
+ xi159.n379__sbuf_out =   1.8000        
+ xi159.n379__vddio1 =   1.8000        
+ xi159.n379__vss1 =   8.5221n       
+ xi159.n37__net1 =  12.7713n       
+ xi159.n37__net17 =   1.8000        
+ xi159.n37__net3 =   1.8000        
+ xi159.n37__net7 =   7.3634n       
+ xi159.n37__sbuf_out =   1.8000        
+ xi159.n37__vss1 =   2.9274n       
+ xi159.n3801__net1 =  12.6606n       
+ xi159.n3803__net1 =  12.6602n       
+ xi159.n3805__net1 =  12.8359n       
+ xi159.n3807__net1 =  12.8357n       
+ xi159.n3809__net1 =  12.6640n       
+ xi159.n380__net1 =  12.7691n       
+ xi159.n380__net17 =   1.8000        
+ xi159.n380__sbuf_out =   1.8000        
+ xi159.n380__vddio1 =   1.8000        
+ xi159.n380__vss1 =   8.4969n       
+ xi159.n3811__net1 =  12.8806n       
+ xi159.n3813__net1 =  12.7268n       
+ xi159.n3815__net1 =  12.7247n       
+ xi159.n3817__net1 =  12.8714n       
+ xi159.n3819__net1 =  12.8678n       
+ xi159.n381__net1 =  12.7700n       
+ xi159.n381__net17 =   1.8000        
+ xi159.n381__sbuf_out =   1.8000        
+ xi159.n381__vddio1 =   1.8000        
+ xi159.n381__vss1 =   8.4969n       
+ xi159.n3821__net1 =  12.6807n       
+ xi159.n3823__net1 =  12.6774n       
+ xi159.n3825__net1 =  12.8350n       
+ xi159.n3827__net1 =  12.8319n       
+ xi159.n3829__net1 =  12.6391n       
+ xi159.n382__net1 =  12.7700n       
+ xi159.n382__net17 =   1.8000        
+ xi159.n382__sbuf_out =   1.8000        
+ xi159.n382__vddio1 =   1.8000        
+ xi159.n382__vss1 =   8.4646n       
+ xi159.n3831__net1 =  12.6393n       
+ xi159.n3833__net1 =  12.8345n       
+ xi159.n3835__net1 =  12.8380n       
+ xi159.n3837__net1 =  12.6679n       
+ xi159.n3839__net1 =  12.6664n       
+ xi159.n383__net1 =  12.7696n       
+ xi159.n383__net17 =   1.8000        
+ xi159.n383__sbuf_out =   1.8000        
+ xi159.n383__vddio1 =   1.8000        
+ xi159.n383__vss1 =   8.4646n       
+ xi159.n3841__net1 =  12.8370n       
+ xi159.n3843__net1 =  12.8364n       
+ xi159.n3845__net1 =  12.6632n       
+ xi159.n3847__net1 =  12.6629n       
+ xi159.n3849__net1 =  12.8333n       
+ xi159.n384__net1 =  12.7709n       
+ xi159.n384__net17 =   1.8000        
+ xi159.n384__sbuf_out =   1.8000        
+ xi159.n384__vddio1 =   1.8000        
+ xi159.n384__vss1 =   8.4329n       
+ xi159.n3851__net1 =  12.8332n       
+ xi159.n3853__net1 =  12.6666n       
+ xi159.n3855__net1 =  12.8768n       
+ xi159.n3857__net1 =  12.7303n       
+ xi159.n3859__net1 =  12.7282n       
+ xi159.n385__net1 =  12.7718n       
+ xi159.n385__net17 =   1.8000        
+ xi159.n385__sbuf_out =   1.8000        
+ xi159.n385__vddio1 =   1.8000        
+ xi159.n385__vss1 =   8.4329n       
+ xi159.n3861__net1 =  12.8676n       
+ xi159.n3863__net1 =  12.8640n       
+ xi159.n3865__net1 =  12.6847n       
+ xi159.n3867__net1 =  12.6814n       
+ xi159.n3869__net1 =  12.8311n       
+ xi159.n386__net1 =  12.7709n       
+ xi159.n386__net17 =   1.8000        
+ xi159.n386__sbuf_out =   1.8000        
+ xi159.n386__vddio1 =   1.8000        
+ xi159.n386__vss1 =   8.4032n       
+ xi159.n3871__net1 =  12.8281n       
+ xi159.n3873__net1 =  12.6437n       
+ xi159.n3875__net1 =  12.6439n       
+ xi159.n3877__net1 =  12.8307n       
+ xi159.n3879__net1 =  12.8342n       
+ xi159.n387__net1 =  12.7705n       
+ xi159.n387__net17 =   1.8000        
+ xi159.n387__sbuf_out =   1.8000        
+ xi159.n387__vddio1 =   1.8000        
+ xi159.n387__vss1 =   8.4032n       
+ xi159.n3881__net1 =  12.6720n       
+ xi159.n3883__net1 =  12.6705n       
+ xi159.n3885__net1 =  12.8332n       
+ xi159.n3887__net1 =  12.8326n       
+ xi159.n3889__net1 =  12.6671n       
+ xi159.n388__net1 =  12.7709n       
+ xi159.n388__net17 =   1.8000        
+ xi159.n388__sbuf_out =   1.8000        
+ xi159.n388__vddio1 =   1.8000        
+ xi159.n388__vss1 =   8.3731n       
+ xi159.n3891__net1 =  12.6668n       
+ xi159.n3893__net1 =  12.8295n       
+ xi159.n3895__net1 =  12.8293n       
+ xi159.n3897__net1 =  12.6705n       
+ xi159.n3899__net1 =  12.8716n       
+ xi159.n389__net1 =  12.7714n       
+ xi159.n389__net17 =   1.8000        
+ xi159.n389__sbuf_out =   1.8000        
+ xi159.n389__vddio1 =   1.8000        
+ xi159.n389__vss1 =   8.3731n       
+ xi159.n38__net1 =  12.7713n       
+ xi159.n38__net17 =   1.8000        
+ xi159.n38__net3 =   1.8000        
+ xi159.n38__net7 =   7.3622n       
+ xi159.n38__sbuf_out =   1.8000        
+ xi159.n38__vddio1 =   1.8000        
+ xi159.n38__vss1 =   2.9177n       
+ xi159.n3901__net1 =  12.7349n       
+ xi159.n3903__net1 =  12.7328n       
+ xi159.n3905__net1 =  12.8625n       
+ xi159.n3907__net1 =  12.8588n       
+ xi159.n3909__net1 =  12.6899n       
+ xi159.n390__net1 =  12.7714n       
+ xi159.n390__net17 =   1.8000        
+ xi159.n390__sbuf_out =   1.8000        
+ xi159.n390__vddio1 =   1.8000        
+ xi159.n390__vss1 =   8.3427n       
+ xi159.n3911__net1 =  12.6866n       
+ xi159.n3913__net1 =  12.8260n       
+ xi159.n3915__net1 =  12.8230n       
+ xi159.n3917__net1 =  12.6498n       
+ xi159.n3919__net1 =  12.6501n       
+ xi159.n391__net1 =  12.7709n       
+ xi159.n391__net17 =   1.8000        
+ xi159.n391__sbuf_out =   1.8000        
+ xi159.n391__vss1 =   8.3427n       
+ xi159.n3921__net1 =  12.8255n       
+ xi159.n3923__net1 =  12.8290n       
+ xi159.n3925__net1 =  12.6775n       
+ xi159.n3927__net1 =  12.6759n       
+ xi159.n3929__net1 =  12.8280n       
+ xi159.n392__net1 =  12.7723n       
+ xi159.n392__net17 =   1.8000        
+ xi159.n392__sbuf_out =   1.8000        
+ xi159.n392__vddio1 =   1.8000        
+ xi159.n392__vss1 =   8.3054n       
+ xi159.n3931__net1 =  12.8275n       
+ xi159.n3933__net1 =  12.6723n       
+ xi159.n3935__net1 =  12.6720n       
+ xi159.n3937__net1 =  12.8243n       
+ xi159.n3939__net1 =  12.8242n       
+ xi159.n393__net1 =  12.7726n       
+ xi159.n393__net17 =   1.8000        
+ xi159.n393__sbuf_out =   1.8000        
+ xi159.n393__vss1 =   8.3054n       
+ xi159.n3941__net1 =  12.6757n       
+ xi159.n3943__net1 =  12.8652n       
+ xi159.n3945__net1 =  12.7407n       
+ xi159.n3947__net1 =  12.7386n       
+ xi159.n3949__net1 =  12.8561n       
+ xi159.n394__net1 =  12.7717n       
+ xi159.n394__net17 =   1.8000        
+ xi159.n394__sbuf_out =   1.8000        
+ xi159.n394__vddio1 =   1.8000        
+ xi159.n394__vss1 =   7.8264n       
+ xi159.n3951__net1 =  12.8524n       
+ xi159.n3953__net1 =  12.6964n       
+ xi159.n3955__net1 =  12.6931n       
+ xi159.n3957__net1 =  12.8196n       
+ xi159.n3959__net1 =  12.8166n       
+ xi159.n395__net1 =  12.7712n       
+ xi159.n395__net17 =   1.8000        
+ xi159.n395__sbuf_out =   1.8000        
+ xi159.n395__vddio1 =   1.8000        
+ xi159.n395__vss1 =   7.8288n       
+ xi159.n3961__net1 =  12.6575n       
+ xi159.n3963__net1 =  12.6577n       
+ xi159.n3965__net1 =  12.8191n       
+ xi159.n3967__net1 =  12.8226n       
+ xi159.n3969__net1 =  12.6842n       
+ xi159.n396__net1 =  12.7717n       
+ xi159.n396__net17 =   1.8000        
+ xi159.n396__sbuf_out =   1.8000        
+ xi159.n396__vddio1 =   1.8000        
+ xi159.n396__vss1 =   7.8286n       
+ xi159.n3971__net1 =  12.6827n       
+ xi159.n3973__net1 =  12.8216n       
+ xi159.n3975__net1 =  12.8211n       
+ xi159.n3977__net1 =  12.6788n       
+ xi159.n3979__net1 =  12.6784n       
+ xi159.n397__net1 =  13.0239n       
+ xi159.n397__net17 =   1.8000        
+ xi159.n397__sbuf_out =   1.8000        
+ xi159.n397__vddio1 =   1.8000        
+ xi159.n397__vss1 =   7.8280n       
+ xi159.n3981__net1 =  12.8179n       
+ xi159.n3983__net1 =  12.8178n       
+ xi159.n3985__net1 =  12.6821n       
+ xi159.n3987__net1 =  12.8575n       
+ xi159.n3989__net1 =  12.7476n       
+ xi159.n398__net1 =  13.0230n       
+ xi159.n398__net17 =   1.8000        
+ xi159.n398__sbuf_out =   1.8000        
+ xi159.n398__vddio1 =   1.8000        
+ xi159.n398__vss1 =   7.8279n       
+ xi159.n3991__net1 =  12.7455n       
+ xi159.n3993__net1 =  12.8484n       
+ xi159.n3995__net1 =  12.8447n       
+ xi159.n3997__net1 =  12.7042n       
+ xi159.n3999__net1 =  12.7009n       
+ xi159.n399__net1 =  13.0226n       
+ xi159.n399__net17 =   1.8000        
+ xi159.n399__sbuf_out =   1.8000        
+ xi159.n399__vddio1 =   1.8000        
+ xi159.n399__vss1 =   7.8273n       
+ xi159.n39__net1 =  12.7709n       
+ xi159.n39__net17 =   1.8000        
+ xi159.n39__net3 =   1.8000        
+ xi159.n39__net7 =   7.3603n       
+ xi159.n39__sbuf_out =   1.8000        
+ xi159.n39__vddio1 =   1.8000        
+ xi159.n39__vss1 =   3.7330n       
+ xi159.n3__net1 =  12.8269n       
+ xi159.n3__net17 =   1.8000        
+ xi159.n3__net3 =   1.8000        
+ xi159.n3__net7 =   7.3636n       
+ xi159.n3__sbuf_in =  22.4569n       
+ xi159.n3__sbuf_out =   1.8000        
+ xi159.n3__vddio1 =   1.8000        
+ xi159.n3__vss1 =   1.2881n       
+ xi159.n4001__net1 =  12.8119n       
+ xi159.n4003__net1 =  12.8089n       
+ xi159.n4005__net1 =  12.6666n       
+ xi159.n4007__net1 =  12.6669n       
+ xi159.n4009__net1 =  12.8114n       
+ xi159.n400__net1 =  13.0230n       
+ xi159.n400__net17 =   1.8000        
+ xi159.n400__sbuf_out =   1.8000        
+ xi159.n400__vddio1 =   1.8000        
+ xi159.n400__vss1 =   7.8263n       
+ xi159.n4011__net1 =  12.8150n       
+ xi159.n4013__net1 =  12.6924n       
+ xi159.n4015__net1 =  12.6908n       
+ xi159.n4017__net1 =  12.8139n       
+ xi159.n4019__net1 =  12.8134n       
+ xi159.n401__net1 =  13.0203n       
+ xi159.n401__net17 =   1.8000        
+ xi159.n401__sbuf_out =   1.8000        
+ xi159.n401__vddio1 =   1.8000        
+ xi159.n401__vss1 =   7.8250n       
+ xi159.n4021__net1 =  12.6866n       
+ xi159.n4023__net1 =  12.6862n       
+ xi159.n4025__net1 =  12.8102n       
+ xi159.n4027__net1 =  12.8101n       
+ xi159.n4029__net1 =  12.6898n       
+ xi159.n402__net1 =  13.0202n       
+ xi159.n402__net17 =   1.8000        
+ xi159.n402__sbuf_out =   1.8000        
+ xi159.n402__vddio1 =   1.8000        
+ xi159.n402__vss1 =   7.8240n       
+ xi159.n4031__net1 =  12.8316n       
+ xi159.n4033__net1 =  12.7708n       
+ xi159.n4035__net1 =  12.7686n       
+ xi159.n4037__net1 =  12.8224n       
+ xi159.n4039__net1 =  12.8188n       
+ xi159.n403__net1 =  13.0198n       
+ xi159.n403__net17 =   1.8000        
+ xi159.n403__sbuf_out =   1.8000        
+ xi159.n403__vddio1 =   1.8000        
+ xi159.n403__vss1 =   7.8233n       
+ xi159.n4041__net1 =  12.7306n       
+ xi159.n4043__net1 =  12.7272n       
+ xi159.n4045__net1 =  12.7860n       
+ xi159.n4047__net1 =  12.7830n       
+ xi159.n4049__net1 =  12.6976n       
+ xi159.n404__net1 =  13.0211n       
+ xi159.n404__net17 =   1.8000        
+ xi159.n404__sbuf_out =   1.8000        
+ xi159.n404__vddio1 =   1.8000        
+ xi159.n404__vss1 =   7.8221n       
+ xi159.n4051__net1 =  12.6978n       
+ xi159.n4053__net1 =  12.7855n       
+ xi159.n4055__net1 =  12.7890n       
+ xi159.n4057__net1 =  12.7198n       
+ xi159.n4059__net1 =  12.7183n       
+ xi159.n405__net1 =  13.0172n       
+ xi159.n405__net17 =   1.8000        
+ xi159.n405__sbuf_out =   1.8000        
+ xi159.n405__vddio1 =   1.8000        
+ xi159.n405__vss1 =   7.8432n       
+ xi159.n4061__net1 =  12.7880n       
+ xi159.n4063__net1 =  12.7874n       
+ xi159.n4065__net1 =  12.7128n       
+ xi159.n4067__net1 =  12.7125n       
+ xi159.n4069__net1 =  12.7843n       
+ xi159.n406__net1 =  13.0163n       
+ xi159.n406__net17 =   1.8000        
+ xi159.n406__sbuf_out =   1.8000        
+ xi159.n406__vddio1 =   1.8000        
+ xi159.n406__vss1 =   7.9319n       
+ xi159.n4071__net1 =  12.7842n       
+ xi159.n4073__net1 =  12.7159n       
+ xi159.n4075__net1 =  12.8318n       
+ xi159.n4077__net1 =  13.0241n       
+ xi159.n4079__net1 =  12.9751n       
+ xi159.n407__net1 =  13.0159n       
+ xi159.n407__net17 =   1.8000        
+ xi159.n407__sbuf_out =   1.8000        
+ xi159.n407__vddio1 =   1.8000        
+ xi159.n407__vss1 =   7.8468n       
+ xi159.n4081__net1 =  13.0366n       
+ xi159.n4083__net1 =  12.9498n       
+ xi159.n4085__net1 =  12.8685n       
+ xi159.n408__net1 =  13.0163n       
+ xi159.n408__net17 =   1.8000        
+ xi159.n408__sbuf_out =   1.8000        
+ xi159.n408__vddio1 =   1.8000        
+ xi159.n408__vss1 =   7.8468n       
+ xi159.n409__net1 =  13.0131n       
+ xi159.n409__net17 =   1.8000        
+ xi159.n409__sbuf_out =   1.8000        
+ xi159.n409__vddio1 =   1.8000        
+ xi159.n409__vss1 =   7.8466n       
+ xi159.n40__net1 =  12.7722n       
+ xi159.n40__net17 =   1.8000        
+ xi159.n40__net3 =   1.8000        
+ xi159.n40__net7 =   7.3577n       
+ xi159.n40__sbuf_out =   1.8000        
+ xi159.n40__vddio1 =   1.8000        
+ xi159.n40__vss1 =   3.7150n       
+ xi159.n410__net1 =  13.0131n       
+ xi159.n410__net17 =   1.8000        
+ xi159.n410__sbuf_out =   1.8000        
+ xi159.n410__vddio1 =   1.8000        
+ xi159.n410__vss1 =   7.8466n       
+ xi159.n411__net1 =  13.0126n       
+ xi159.n411__net17 =   1.8000        
+ xi159.n411__sbuf_out =   1.8000        
+ xi159.n411__vddio1 =   1.8000        
+ xi159.n411__vss1 =   7.8460n       
+ xi159.n412__net1 =  13.0140n       
+ xi159.n412__net17 =   1.8000        
+ xi159.n412__sbuf_out =   1.8000        
+ xi159.n412__vddio1 =   1.8000        
+ xi159.n412__vss1 =   7.8460n       
+ xi159.n413__net1 =  13.0095n       
+ xi159.n413__net17 =   1.8000        
+ xi159.n413__sbuf_out =   1.8000        
+ xi159.n413__vddio1 =   1.8000        
+ xi159.n413__vss1 =   7.8453n       
+ xi159.n414__net1 =  13.0086n       
+ xi159.n414__net17 =   1.8000        
+ xi159.n414__sbuf_out =   1.8000        
+ xi159.n414__vddio1 =   1.8000        
+ xi159.n414__vss1 =   7.8453n       
+ xi159.n415__net1 =  13.0081n       
+ xi159.n415__net17 =   1.8000        
+ xi159.n415__sbuf_out =   1.8000        
+ xi159.n415__vddio1 =   1.8000        
+ xi159.n415__vss1 =   7.8443n       
+ xi159.n416__net1 =  13.0086n       
+ xi159.n416__net17 =   1.8000        
+ xi159.n416__sbuf_out =   1.8000        
+ xi159.n416__vddio1 =   1.8000        
+ xi159.n416__vss1 =   7.8443n       
+ xi159.n417__net1 =  13.0049n       
+ xi159.n417__net17 =   1.8000        
+ xi159.n417__sbuf_out =   1.8000        
+ xi159.n417__vddio1 =   1.8000        
+ xi159.n417__vss1 =   7.8430n       
+ xi159.n418__net1 =  13.0049n       
+ xi159.n418__net17 =   1.8000        
+ xi159.n418__sbuf_out =   1.8000        
+ xi159.n418__vddio1 =   1.8000        
+ xi159.n418__vss1 =   7.8430n       
+ xi159.n419__net1 =  13.0044n       
+ xi159.n419__net17 =   1.8000        
+ xi159.n419__sbuf_out =   1.8000        
+ xi159.n419__vddio1 =   1.8000        
+ xi159.n419__vss1 =   7.8413n       
+ xi159.n41__net1 =  12.7725n       
+ xi159.n41__net17 =   1.8000        
+ xi159.n41__net3 =   1.8000        
+ xi159.n41__net7 =   7.3546n       
+ xi159.n41__sbuf_out =   1.8000        
+ xi159.n41__vddio1 =   1.8000        
+ xi159.n41__vss1 =   3.3253n       
+ xi159.n420__net1 =  13.0058n       
+ xi159.n420__net17 =   1.8000        
+ xi159.n420__sbuf_out =   1.8000        
+ xi159.n420__vddio1 =   1.8000        
+ xi159.n420__vss1 =   7.8413n       
+ xi159.n421__net1 =  13.0007n       
+ xi159.n421__net17 =   1.8000        
+ xi159.n421__sbuf_out =   1.8000        
+ xi159.n421__vddio1 =   1.8000        
+ xi159.n421__vss1 =   7.8522n       
+ xi159.n422__net1 =  12.9998n       
+ xi159.n422__net17 =   1.8000        
+ xi159.n422__sbuf_out =   1.8000        
+ xi159.n422__vddio1 =   1.8000        
+ xi159.n422__vss1 =   7.8522n       
+ xi159.n423__net1 =  12.9993n       
+ xi159.n423__net17 =   1.8000        
+ xi159.n423__sbuf_out =   1.8000        
+ xi159.n423__vddio1 =   1.8000        
+ xi159.n423__vss1 =   8.0236n       
+ xi159.n424__net1 =  12.9998n       
+ xi159.n424__net17 =   1.8000        
+ xi159.n424__sbuf_out =   1.8000        
+ xi159.n424__vddio1 =   1.8000        
+ xi159.n424__vss1 =   8.0260n       
+ xi159.n425__net1 =  12.9957n       
+ xi159.n425__net17 =   1.8000        
+ xi159.n425__sbuf_out =   1.8000        
+ xi159.n425__vddio1 =   1.8000        
+ xi159.n425__vss1 =   8.0258n       
+ xi159.n426__net1 =  12.9957n       
+ xi159.n426__net17 =   1.8000        
+ xi159.n426__sbuf_out =   1.8000        
+ xi159.n426__vddio1 =   1.8000        
+ xi159.n426__vss1 =   8.0253n       
+ xi159.n427__net1 =  12.9952n       
+ xi159.n427__net17 =   1.8000        
+ xi159.n427__sbuf_out =   1.8000        
+ xi159.n427__vddio1 =   1.8000        
+ xi159.n427__vss1 =   8.0251n       
+ xi159.n428__net1 =  12.9966n       
+ xi159.n428__net17 =   1.8000        
+ xi159.n428__sbuf_out =   1.8000        
+ xi159.n428__vddio1 =   1.8000        
+ xi159.n428__vss1 =   8.0245n       
+ xi159.n429__net1 =  12.9908n       
+ xi159.n429__net17 =   1.8000        
+ xi159.n429__sbuf_out =   1.8000        
+ xi159.n429__vddio1 =   1.8000        
+ xi159.n429__vss1 =   8.0235n       
+ xi159.n42__net1 =  12.7716n       
+ xi159.n42__net17 =   1.8000        
+ xi159.n42__net3 =   1.8000        
+ xi159.n42__net7 =   7.3508n       
+ xi159.n42__sbuf_out =   1.8000        
+ xi159.n42__vddio1 =   1.8000        
+ xi159.n42__vss1 =   3.6094n       
+ xi159.n430__net1 =  12.9899n       
+ xi159.n430__net17 =   1.8000        
+ xi159.n430__sbuf_out =   1.8000        
+ xi159.n430__vddio1 =   1.8000        
+ xi159.n430__vss1 =   8.0222n       
+ xi159.n431__net1 =  12.9895n       
+ xi159.n431__net17 =   1.8000        
+ xi159.n431__sbuf_out =   1.8000        
+ xi159.n431__vddio1 =   1.8000        
+ xi159.n431__vss1 =   8.0212n       
+ xi159.n432__net1 =  12.9899n       
+ xi159.n432__net17 =   1.8000        
+ xi159.n432__sbuf_out =   1.8000        
+ xi159.n432__vss1 =   8.0205n       
+ xi159.n433__net1 =  12.9853n       
+ xi159.n433__net17 =   1.8000        
+ xi159.n433__sbuf_out =   1.8000        
+ xi159.n433__vddio1 =   1.8000        
+ xi159.n433__vss1 =   8.0184n       
+ xi159.n434__net1 =  12.9853n       
+ xi159.n434__net17 =   1.8000        
+ xi159.n434__sbuf_out =   1.8000        
+ xi159.n434__vddio1 =   1.8000        
+ xi159.n434__vss1 =   8.0141n       
+ xi159.n435__net1 =  12.9848n       
+ xi159.n435__net17 =   1.8000        
+ xi159.n435__sbuf_out =   1.8000        
+ xi159.n435__vddio1 =   1.8000        
+ xi159.n435__vss1 =   8.0440n       
+ xi159.n436__net1 =  12.9862n       
+ xi159.n436__net17 =   1.8000        
+ xi159.n436__sbuf_out =   1.8000        
+ xi159.n436__vddio1 =   1.8000        
+ xi159.n436__vss1 =   8.0440n       
+ xi159.n437__net1 =  12.9799n       
+ xi159.n437__net17 =   1.8000        
+ xi159.n437__sbuf_out =   1.8000        
+ xi159.n437__vddio1 =   1.8000        
+ xi159.n437__vss1 =   8.0438n       
+ xi159.n438__net1 =  12.9790n       
+ xi159.n438__net17 =   1.8000        
+ xi159.n438__sbuf_out =   1.8000        
+ xi159.n438__vddio1 =   1.8000        
+ xi159.n438__vss1 =   8.0438n       
+ xi159.n439__net1 =  12.9785n       
+ xi159.n439__net17 =   1.8000        
+ xi159.n439__sbuf_out =   1.8000        
+ xi159.n439__vddio1 =   1.8000        
+ xi159.n439__vss1 =   8.0432n       
+ xi159.n43__net1 =  12.7712n       
+ xi159.n43__net17 =   1.8000        
+ xi159.n43__net7 =   7.3463n       
+ xi159.n43__sbuf_out =   1.8000        
+ xi159.n43__vddio1 =   1.8000        
+ xi159.n43__vss1 =   3.5363n       
+ xi159.n440__net1 =  12.9790n       
+ xi159.n440__net17 =   1.8000        
+ xi159.n440__sbuf_out =   1.8000        
+ xi159.n440__vddio1 =   1.8000        
+ xi159.n440__vss1 =   8.0432n       
+ xi159.n441__net1 =  12.9467n       
+ xi159.n441__net17 =   1.8000        
+ xi159.n441__sbuf_out =   1.8000        
+ xi159.n441__vddio1 =   1.8000        
+ xi159.n441__vss1 =   8.0425n       
+ xi159.n442__net1 =  12.9472n       
+ xi159.n442__net17 =   1.8000        
+ xi159.n442__sbuf_out =   1.8000        
+ xi159.n442__vddio1 =   1.8000        
+ xi159.n442__vss1 =   8.0425n       
+ xi159.n443__net1 =  12.9481n       
+ xi159.n443__net17 =   1.8000        
+ xi159.n443__sbuf_out =   1.8000        
+ xi159.n443__vddio1 =   1.8000        
+ xi159.n443__vss1 =   8.0415n       
+ xi159.n444__net1 =  12.9472n       
+ xi159.n444__net17 =   1.8000        
+ xi159.n444__sbuf_out =   1.8000        
+ xi159.n444__vddio1 =   1.8000        
+ xi159.n444__vss1 =   8.0415n       
+ xi159.n445__net1 =  12.9398n       
+ xi159.n445__net17 =   1.8000        
+ xi159.n445__sbuf_out =   1.8000        
+ xi159.n445__vss1 =   8.0402n       
+ xi159.n446__net1 =  12.9403n       
+ xi159.n446__net17 =   1.8000        
+ xi159.n446__sbuf_out =   1.8000        
+ xi159.n446__vddio1 =   1.8000        
+ xi159.n446__vss1 =   8.0402n       
+ xi159.n447__net1 =  12.9403n       
+ xi159.n447__net17 =   1.8000        
+ xi159.n447__sbuf_out =   1.8000        
+ xi159.n447__vddio1 =   1.8000        
+ xi159.n447__vss1 =   8.0385n       
+ xi159.n448__net1 =  12.9412n       
+ xi159.n448__net17 =   1.8000        
+ xi159.n448__sbuf_out =   1.8000        
+ xi159.n448__vddio1 =   1.8000        
+ xi159.n448__vss1 =   8.0385n       
+ xi159.n449__net1 =  12.9343n       
+ xi159.n449__net17 =   1.8000        
+ xi159.n449__sbuf_out =   1.8000        
+ xi159.n449__vddio1 =   1.8000        
+ xi159.n449__vss1 =   8.0274n       
+ xi159.n44__net1 =  12.7716n       
+ xi159.n44__net17 =   1.8000        
+ xi159.n44__net3 =   1.8000        
+ xi159.n44__net7 =   7.3413n       
+ xi159.n44__sbuf_out =   1.8000        
+ xi159.n44__vddio1 =   1.8000        
+ xi159.n44__vss1 =   3.3708n       
+ xi159.n450__net1 =  12.9348n       
+ xi159.n450__net17 =   1.8000        
+ xi159.n450__sbuf_out =   1.8000        
+ xi159.n450__vddio1 =   1.8000        
+ xi159.n450__vss1 =   8.0274n       
+ xi159.n451__net1 =  12.9357n       
+ xi159.n451__net17 =   1.8000        
+ xi159.n451__sbuf_out =   1.8000        
+ xi159.n451__vddio1 =   1.8000        
+ xi159.n451__vss1 =   8.0875n       
+ xi159.n452__net1 =  12.9348n       
+ xi159.n452__net17 =   1.8000        
+ xi159.n452__sbuf_out =   1.8000        
+ xi159.n452__vddio1 =   1.8000        
+ xi159.n452__vss1 =   8.0899n       
+ xi159.n453__net1 =  12.9268n       
+ xi159.n453__net17 =   1.8000        
+ xi159.n453__sbuf_out =   1.8000        
+ xi159.n453__vddio1 =   1.8000        
+ xi159.n453__vss1 =   8.0897n       
+ xi159.n454__net1 =  12.9272n       
+ xi159.n454__net17 =   1.8000        
+ xi159.n454__sbuf_out =   1.8000        
+ xi159.n454__vddio1 =   1.8000        
+ xi159.n454__vss1 =   8.0892n       
+ xi159.n455__net1 =  12.9272n       
+ xi159.n455__net17 =   1.8000        
+ xi159.n455__sbuf_out =   1.8000        
+ xi159.n455__vddio1 =   1.8000        
+ xi159.n455__vss1 =   8.0890n       
+ xi159.n456__net1 =  12.9282n       
+ xi159.n456__net17 =   1.8000        
+ xi159.n456__sbuf_out =   1.8000        
+ xi159.n456__vddio1 =   1.8000        
+ xi159.n456__vss1 =   8.0885n       
+ xi159.n457__net1 =  12.9208n       
+ xi159.n457__net17 =   1.8000        
+ xi159.n457__sbuf_out =   1.8000        
+ xi159.n457__vddio1 =   1.8000        
+ xi159.n457__vss1 =   8.0875n       
+ xi159.n458__net1 =  12.9212n       
+ xi159.n458__net17 =   1.8000        
+ xi159.n458__sbuf_out =   1.8000        
+ xi159.n458__vddio1 =   1.8000        
+ xi159.n458__vss1 =   8.0862n       
+ xi159.n459__net1 =  12.9221n       
+ xi159.n459__net17 =   1.8000        
+ xi159.n459__sbuf_out =   1.8000        
+ xi159.n459__vddio1 =   1.8000        
+ xi159.n459__vss1 =   8.0851n       
+ xi159.n45__net1 =  13.0239n       
+ xi159.n45__net17 =   1.8000        
+ xi159.n45__net7 =   7.3356n       
+ xi159.n45__sbuf_out =   1.8000        
+ xi159.n45__vddio1 =   1.8000        
+ xi159.n45__vss1 =   3.2049n       
+ xi159.n460__net1 =  12.9212n       
+ xi159.n460__net17 =   1.8000        
+ xi159.n460__sbuf_out =   1.8000        
+ xi159.n460__vddio1 =   1.8000        
+ xi159.n460__vss1 =   8.0845n       
+ xi159.n461__net1 =  12.9126n       
+ xi159.n461__net17 =   1.8000        
+ xi159.n461__sbuf_out =   1.8000        
+ xi159.n461__vddio1 =   1.8000        
+ xi159.n461__vss1 =   8.0823n       
+ xi159.n462__net1 =  12.9131n       
+ xi159.n462__net17 =   1.8000        
+ xi159.n462__sbuf_out =   1.8000        
+ xi159.n462__vddio1 =   1.8000        
+ xi159.n462__vss1 =   8.0781n       
+ xi159.n463__net1 =  12.9131n       
+ xi159.n463__net17 =   1.8000        
+ xi159.n463__sbuf_out =   1.8000        
+ xi159.n463__vddio1 =   1.8000        
+ xi159.n463__vss1 =   8.1079n       
+ xi159.n464__net1 =  12.9140n       
+ xi159.n464__net17 =   1.8000        
+ xi159.n464__sbuf_out =   1.8000        
+ xi159.n464__vddio1 =   1.8000        
+ xi159.n464__vss1 =   8.1079n       
+ xi159.n465__net1 =  12.9062n       
+ xi159.n465__net17 =   1.8000        
+ xi159.n465__sbuf_out =   1.8000        
+ xi159.n465__vddio1 =   1.8000        
+ xi159.n465__vss1 =   8.1077n       
+ xi159.n466__net1 =  12.9066n       
+ xi159.n466__net17 =   1.8000        
+ xi159.n466__sbuf_out =   1.8000        
+ xi159.n466__vddio1 =   1.8000        
+ xi159.n466__vss1 =   8.1077n       
+ xi159.n467__net1 =  12.9075n       
+ xi159.n467__net17 =   1.8000        
+ xi159.n467__sbuf_out =   1.8000        
+ xi159.n467__vddio1 =   1.8000        
+ xi159.n467__vss1 =   8.1072n       
+ xi159.n468__net1 =  12.9066n       
+ xi159.n468__net17 =   1.8000        
+ xi159.n468__sbuf_out =   1.8000        
+ xi159.n468__vddio1 =   1.8000        
+ xi159.n468__vss1 =   8.1072n       
+ xi159.n469__net1 =  12.8974n       
+ xi159.n469__net17 =   1.8000        
+ xi159.n469__sbuf_out =   1.8000        
+ xi159.n469__vddio1 =   1.8000        
+ xi159.n469__vss1 =   8.1065n       
+ xi159.n46__net1 =  13.0230n       
+ xi159.n46__net17 =   1.8000        
+ xi159.n46__net7 =   7.3292n       
+ xi159.n46__sbuf_out =   1.8000        
+ xi159.n46__vddio1 =   1.8000        
+ xi159.n46__vss1 =   3.0980n       
+ xi159.n470__net1 =  12.8979n       
+ xi159.n470__net17 =   1.8000        
+ xi159.n470__sbuf_out =   1.8000        
+ xi159.n470__vddio1 =   1.8000        
+ xi159.n470__vss1 =   8.1065n       
+ xi159.n471__net1 =  12.8979n       
+ xi159.n471__net17 =   1.8000        
+ xi159.n471__sbuf_out =   1.8000        
+ xi159.n471__vddio1 =   1.8000        
+ xi159.n471__vss1 =   8.1055n       
+ xi159.n472__net1 =  12.8988n       
+ xi159.n472__net17 =   1.8000        
+ xi159.n472__sbuf_out =   1.8000        
+ xi159.n472__vddio1 =   1.8000        
+ xi159.n472__vss1 =   8.1055n       
+ xi159.n473__net1 =  12.8905n       
+ xi159.n473__net17 =   1.8000        
+ xi159.n473__sbuf_out =   1.8000        
+ xi159.n473__vddio1 =   1.8000        
+ xi159.n473__vss1 =   8.1042n       
+ xi159.n474__net1 =  12.8910n       
+ xi159.n474__net17 =   1.8000        
+ xi159.n474__sbuf_out =   1.8000        
+ xi159.n474__vss1 =   8.1042n       
+ xi159.n475__net1 =  12.8919n       
+ xi159.n475__net17 =   1.8000        
+ xi159.n475__sbuf_out =   1.8000        
+ xi159.n475__vddio1 =   1.8000        
+ xi159.n475__vss1 =   8.1025n       
+ xi159.n476__net1 =  12.8910n       
+ xi159.n476__net17 =   1.8000        
+ xi159.n476__sbuf_out =   1.8000        
+ xi159.n476__vddio1 =   1.8000        
+ xi159.n476__vss1 =   8.1025n       
+ xi159.n477__net1 =  12.8812n       
+ xi159.n477__net17 =   1.8000        
+ xi159.n477__sbuf_out =   1.8000        
+ xi159.n477__vddio1 =   1.8000        
+ xi159.n477__vss1 =   8.0913n       
+ xi159.n478__net1 =  12.8816n       
+ xi159.n478__net17 =   1.8000        
+ xi159.n478__sbuf_out =   1.8000        
+ xi159.n478__vddio1 =   1.8000        
+ xi159.n478__vss1 =   8.0913n       
+ xi159.n479__net1 =  12.8816n       
+ xi159.n479__net17 =   1.8000        
+ xi159.n479__sbuf_out =   1.8000        
+ xi159.n479__vddio1 =   1.8000        
+ xi159.n479__vss1 =   8.1332n       
+ xi159.n47__net1 =  13.0225n       
+ xi159.n47__net17 =   1.8000        
+ xi159.n47__net7 =   7.3278n       
+ xi159.n47__sbuf_out =   1.8000        
+ xi159.n47__vddio1 =   1.8000        
+ xi159.n47__vss1 =   3.0302n       
+ xi159.n480__net1 =  12.8825n       
+ xi159.n480__net17 =   1.8000        
+ xi159.n480__sbuf_out =   1.8000        
+ xi159.n480__vddio1 =   1.8000        
+ xi159.n480__vss1 =   8.1356n       
+ xi159.n481__net1 =  12.8737n       
+ xi159.n481__net17 =   1.8000        
+ xi159.n481__sbuf_out =   1.8000        
+ xi159.n481__vddio1 =   1.8000        
+ xi159.n481__vss1 =   8.1354n       
+ xi159.n482__net1 =  12.8742n       
+ xi159.n482__net17 =   1.8000        
+ xi159.n482__sbuf_out =   1.8000        
+ xi159.n482__vddio1 =   1.8000        
+ xi159.n482__vss1 =   8.1349n       
+ xi159.n483__net1 =  12.8751n       
+ xi159.n483__net17 =   1.8000        
+ xi159.n483__sbuf_out =   1.8000        
+ xi159.n483__vddio1 =   1.8000        
+ xi159.n483__vss1 =   8.1347n       
+ xi159.n484__net1 =  12.8742n       
+ xi159.n484__net17 =   1.8000        
+ xi159.n484__sbuf_out =   1.8000        
+ xi159.n484__vddio1 =   1.8000        
+ xi159.n484__vss1 =   8.1342n       
+ xi159.n485__net1 =  13.0530n       
+ xi159.n485__net17 =   1.8000        
+ xi159.n485__sbuf_out =   1.8000        
+ xi159.n485__vddio1 =   1.8000        
+ xi159.n485__vss1 =   8.1332n       
+ xi159.n486__net1 =  13.0535n       
+ xi159.n486__net17 =   1.8000        
+ xi159.n486__sbuf_out =   1.8000        
+ xi159.n486__vddio1 =   1.8000        
+ xi159.n486__vss1 =   8.1319n       
+ xi159.n487__net1 =  13.0544n       
+ xi159.n487__net17 =   1.8000        
+ xi159.n487__sbuf_out =   1.8000        
+ xi159.n487__vddio1 =   1.8000        
+ xi159.n487__vss1 =   8.1308n       
+ xi159.n488__net1 =  13.0535n       
+ xi159.n488__net17 =   1.8000        
+ xi159.n488__sbuf_out =   1.8000        
+ xi159.n488__vddio1 =   1.8000        
+ xi159.n488__vss1 =   8.1302n       
+ xi159.n489__net1 =  13.0527n       
+ xi159.n489__net17 =   1.8000        
+ xi159.n489__sbuf_out =   1.8000        
+ xi159.n489__vddio1 =   1.8000        
+ xi159.n489__vss1 =   8.1280n       
+ xi159.n48__net1 =  13.0230n       
+ xi159.n48__net17 =   1.8000        
+ xi159.n48__net7 =   7.3640n       
+ xi159.n48__sbuf_out =   1.8000        
+ xi159.n48__vddio1 =   1.8000        
+ xi159.n48__vss1 =   2.8968n       
+ xi159.n490__net1 =  13.0532n       
+ xi159.n490__net17 =   1.8000        
+ xi159.n490__sbuf_out =   1.8000        
+ xi159.n490__vddio1 =   1.8000        
+ xi159.n490__vss1 =   8.1238n       
+ xi159.n491__net1 =  13.0532n       
+ xi159.n491__net17 =   1.8000        
+ xi159.n491__sbuf_out =   1.8000        
+ xi159.n491__vddio1 =   1.8000        
+ xi159.n491__vss1 =   8.1536n       
+ xi159.n492__net1 =  13.0541n       
+ xi159.n492__net17 =   1.8000        
+ xi159.n492__sbuf_out =   1.8000        
+ xi159.n492__vddio1 =   1.8000        
+ xi159.n492__vss1 =   8.1536n       
+ xi159.n493__net1 =  13.0522n       
+ xi159.n493__net17 =   1.8000        
+ xi159.n493__sbuf_out =   1.8000        
+ xi159.n493__vddio1 =   1.8000        
+ xi159.n493__vss1 =   8.1534n       
+ xi159.n494__net1 =  13.0527n       
+ xi159.n494__net17 =   1.8000        
+ xi159.n494__sbuf_out =   1.8000        
+ xi159.n494__vddio1 =   1.8000        
+ xi159.n494__vss1 =   8.1534n       
+ xi159.n495__net1 =  13.0536n       
+ xi159.n495__net17 =   1.8000        
+ xi159.n495__sbuf_out =   1.8000        
+ xi159.n495__vddio1 =   1.8000        
+ xi159.n495__vss1 =   8.1529n       
+ xi159.n496__net1 =  13.0527n       
+ xi159.n496__net17 =   1.8000        
+ xi159.n496__sbuf_out =   1.8000        
+ xi159.n496__vddio1 =   1.8000        
+ xi159.n496__vss1 =   8.1529n       
+ xi159.n497__net1 =  13.0513n       
+ xi159.n497__net17 =   1.8000        
+ xi159.n497__sbuf_out =   1.8000        
+ xi159.n497__vddio1 =   1.8000        
+ xi159.n497__vss1 =   8.1522n       
+ xi159.n498__net1 =  13.0518n       
+ xi159.n498__net17 =   1.8000        
+ xi159.n498__sbuf_out =   1.8000        
+ xi159.n498__vddio1 =   1.8000        
+ xi159.n498__vss1 =   8.1522n       
+ xi159.n499__net1 =  13.0518n       
+ xi159.n499__net17 =   1.8000        
+ xi159.n499__sbuf_out =   1.8000        
+ xi159.n499__vddio1 =   1.8000        
+ xi159.n499__vss1 =   8.1512n       
+ xi159.n49__net1 =  13.0202n       
+ xi159.n49__net17 =   1.8000        
+ xi159.n49__net7 =   7.3634n       
+ xi159.n49__sbuf_out =   1.8000        
+ xi159.n49__vddio1 =   1.8000        
+ xi159.n49__vss1 =   2.8973n       
+ xi159.n4__net1 =  12.8274n       
+ xi159.n4__net17 =   1.8000        
+ xi159.n4__net3 =   1.8000        
+ xi159.n4__net7 =   7.3624n       
+ xi159.n4__sbuf_in =  22.4556n       
+ xi159.n4__sbuf_out =   1.8000        
+ xi159.n4__vddio1 =   1.8000        
+ xi159.n4__vss1 = 902.3688p       
+ xi159.n500__net1 =  13.0527n       
+ xi159.n500__net17 =   1.8000        
+ xi159.n500__sbuf_out =   1.8000        
+ xi159.n500__vddio1 =   1.8000        
+ xi159.n500__vss1 =   8.1512n       
+ xi159.n501__net1 =  13.0504n       
+ xi159.n501__net17 =   1.8000        
+ xi159.n501__sbuf_out =   1.8000        
+ xi159.n501__vddio1 =   1.8000        
+ xi159.n501__vss1 =   8.1499n       
+ xi159.n502__net1 =  13.0509n       
+ xi159.n502__net17 =   1.8000        
+ xi159.n502__sbuf_out =   1.8000        
+ xi159.n502__vddio1 =   1.8000        
+ xi159.n502__vss1 =   8.1499n       
+ xi159.n503__net1 =  13.0518n       
+ xi159.n503__net17 =   1.8000        
+ xi159.n503__sbuf_out =   1.8000        
+ xi159.n503__vss1 =   8.1481n       
+ xi159.n504__net1 =  13.0509n       
+ xi159.n504__net17 =   1.8000        
+ xi159.n504__sbuf_out =   1.8000        
+ xi159.n504__vddio1 =   1.8000        
+ xi159.n504__vss1 =   8.1481n       
+ xi159.n505__net1 =  13.0489n       
+ xi159.n505__net17 =   1.8000        
+ xi159.n505__sbuf_out =   1.8000        
+ xi159.n505__vddio1 =   1.8000        
+ xi159.n505__vss1 =   8.1370n       
+ xi159.n506__net1 =  13.0494n       
+ xi159.n506__net17 =   1.8000        
+ xi159.n506__sbuf_out =   1.8000        
+ xi159.n506__vddio1 =   1.8000        
+ xi159.n506__vss1 =   8.1370n       
+ xi159.n507__net1 =  13.0494n       
+ xi159.n507__net17 =   1.8000        
+ xi159.n507__sbuf_out =   1.8000        
+ xi159.n507__vddio1 =   1.8000        
+ xi159.n507__vss1 =   8.1606n       
+ xi159.n508__net1 =  13.0503n       
+ xi159.n508__net17 =   1.8000        
+ xi159.n508__sbuf_out =   1.8000        
+ xi159.n508__vddio1 =   1.8000        
+ xi159.n508__vss1 =   8.1630n       
+ xi159.n509__net1 =  13.0475n       
+ xi159.n509__net17 =   1.8000        
+ xi159.n509__sbuf_out =   1.8000        
+ xi159.n509__vddio1 =   1.8000        
+ xi159.n509__vss1 =   8.1628n       
+ xi159.n50__net1 =  13.0202n       
+ xi159.n50__net17 =   1.8000        
+ xi159.n50__net7 =   7.3643n       
+ xi159.n50__sbuf_out =   1.8000        
+ xi159.n50__vss1 =   2.9004n       
+ xi159.n510__net1 =  13.0480n       
+ xi159.n510__net17 =   1.8000        
+ xi159.n510__sbuf_out =   1.8000        
+ xi159.n510__vddio1 =   1.8000        
+ xi159.n510__vss1 =   8.1623n       
+ xi159.n511__net1 =  13.0489n       
+ xi159.n511__net17 =   1.8000        
+ xi159.n511__sbuf_out =   1.8000        
+ xi159.n511__vddio1 =   1.8000        
+ xi159.n511__vss1 =   8.1621n       
+ xi159.n512__net1 =  13.0480n       
+ xi159.n512__net17 =   1.8000        
+ xi159.n512__sbuf_out =   1.8000        
+ xi159.n512__vddio1 =   1.8000        
+ xi159.n512__vss1 =   8.1616n       
+ xi159.n513__net1 =  13.0454n       
+ xi159.n513__net17 =   1.8000        
+ xi159.n513__sbuf_out =   1.8000        
+ xi159.n513__vddio1 =   1.8000        
+ xi159.n513__vss1 =   8.1606n       
+ xi159.n514__net1 =  13.0459n       
+ xi159.n514__net17 =   1.8000        
+ xi159.n514__sbuf_out =   1.8000        
+ xi159.n514__vddio1 =   1.8000        
+ xi159.n514__vss1 =   8.1593n       
+ xi159.n515__net1 =  13.0459n       
+ xi159.n515__net17 =   1.8000        
+ xi159.n515__sbuf_out =   1.8000        
+ xi159.n515__vddio1 =   1.8000        
+ xi159.n515__vss1 =   8.1582n       
+ xi159.n516__net1 =  13.0468n       
+ xi159.n516__net17 =   1.8000        
+ xi159.n516__sbuf_out =   1.8000        
+ xi159.n516__vddio1 =   1.8000        
+ xi159.n516__vss1 =   8.1576n       
+ xi159.n517__net1 =  13.0436n       
+ xi159.n517__net17 =   1.8000        
+ xi159.n517__sbuf_out =   1.8000        
+ xi159.n517__vddio1 =   1.8000        
+ xi159.n517__vss1 =   8.1554n       
+ xi159.n518__net1 =  13.0441n       
+ xi159.n518__net17 =   1.8000        
+ xi159.n518__sbuf_out =   1.8000        
+ xi159.n518__vddio1 =   1.8000        
+ xi159.n518__vss1 =   8.1512n       
+ xi159.n519__net1 =  13.0450n       
+ xi159.n519__net17 =   1.8000        
+ xi159.n519__sbuf_out =   1.8000        
+ xi159.n519__vddio1 =   1.8000        
+ xi159.n519__vss1 =   8.1810n       
+ xi159.n51__net1 =  13.0197n       
+ xi159.n51__net17 =   1.8000        
+ xi159.n51__net7 =   7.3622n       
+ xi159.n51__sbuf_out =   1.8000        
+ xi159.n51__vddio1 =   1.8000        
+ xi159.n51__vss1 =   3.7330n       
+ xi159.n520__net1 =  13.0441n       
+ xi159.n520__net17 =   1.8000        
+ xi159.n520__sbuf_out =   1.8000        
+ xi159.n520__vddio1 =   1.8000        
+ xi159.n520__vss1 =   8.1810n       
+ xi159.n521__net1 =  13.0409n       
+ xi159.n521__net17 =   1.8000        
+ xi159.n521__sbuf_out =   1.8000        
+ xi159.n521__vddio1 =   1.8000        
+ xi159.n521__vss1 =   8.1808n       
+ xi159.n522__net1 =  13.0414n       
+ xi159.n522__net17 =   1.8000        
+ xi159.n522__sbuf_out =   1.8000        
+ xi159.n522__vddio1 =   1.8000        
+ xi159.n522__vss1 =   8.1808n       
+ xi159.n523__net1 =  13.0414n       
+ xi159.n523__net17 =   1.8000        
+ xi159.n523__sbuf_out =   1.8000        
+ xi159.n523__vddio1 =   1.8000        
+ xi159.n523__vss1 =   8.1803n       
+ xi159.n524__net1 =  13.0423n       
+ xi159.n524__net17 =   1.8000        
+ xi159.n524__sbuf_out =   1.8000        
+ xi159.n524__vddio1 =   1.8000        
+ xi159.n524__vss1 =   8.1803n       
+ xi159.n525__net1 =  13.0386n       
+ xi159.n525__net17 =   1.8000        
+ xi159.n525__sbuf_out =   1.8000        
+ xi159.n525__vddio1 =   1.8000        
+ xi159.n525__vss1 =   8.1796n       
+ xi159.n526__net1 =  13.0390n       
+ xi159.n526__net17 =   1.8000        
+ xi159.n526__sbuf_out =   1.8000        
+ xi159.n526__vddio1 =   1.8000        
+ xi159.n526__vss1 =   8.1796n       
+ xi159.n527__net1 =  13.0399n       
+ xi159.n527__net17 =   1.8000        
+ xi159.n527__sbuf_out =   1.8000        
+ xi159.n527__vddio1 =   1.8000        
+ xi159.n527__vss1 =   8.1786n       
+ xi159.n528__net1 =  13.0390n       
+ xi159.n528__net17 =   1.8000        
+ xi159.n528__sbuf_out =   1.8000        
+ xi159.n528__vddio1 =   1.8000        
+ xi159.n528__vss1 =   8.1786n       
+ xi159.n529__net1 =  12.8284n       
+ xi159.n529__net17 =   1.8000        
+ xi159.n529__sbuf_out =   1.8000        
+ xi159.n529__vddio1 =   1.8000        
+ xi159.n529__vss1 =   8.1773n       
+ xi159.n52__net1 =  13.0211n       
+ xi159.n52__net17 =   1.8000        
+ xi159.n52__net7 =   7.3630n       
+ xi159.n52__sbuf_out =   1.8000        
+ xi159.n52__vddio1 =   1.8000        
+ xi159.n52__vss1 =   3.8486n       
+ xi159.n530__net1 =  12.8275n       
+ xi159.n530__net17 =   1.8000        
+ xi159.n530__sbuf_out =   1.8000        
+ xi159.n530__vddio1 =   1.8000        
+ xi159.n530__vss1 =   8.1773n       
+ xi159.n531__net1 =  12.8270n       
+ xi159.n531__net17 =   1.8000        
+ xi159.n531__sbuf_out =   1.8000        
+ xi159.n531__vddio1 =   1.8000        
+ xi159.n531__vss1 =   8.1756n       
+ xi159.n532__net1 =  12.8275n       
+ xi159.n532__net17 =   1.8000        
+ xi159.n532__sbuf_out =   1.8000        
+ xi159.n532__vss1 =   8.1756n       
+ xi159.n533__net1 =  12.8196n       
+ xi159.n533__net17 =   1.8000        
+ xi159.n533__sbuf_out =   1.8000        
+ xi159.n533__vddio1 =   1.8000        
+ xi159.n533__vss1 =   8.1644n       
+ xi159.n534__net1 =  12.8196n       
+ xi159.n534__net17 =   1.8000        
+ xi159.n534__sbuf_out =   1.8000        
+ xi159.n534__vddio1 =   1.8000        
+ xi159.n534__vss1 =   8.1644n       
+ xi159.n535__net1 =  12.8191n       
+ xi159.n535__net17 =   1.8000        
+ xi159.n535__sbuf_out =   1.8000        
+ xi159.n535__vddio1 =   1.8000        
+ xi159.n535__vss1 =   8.1651n       
+ xi159.n536__net1 =  12.8205n       
+ xi159.n536__net17 =   1.8000        
+ xi159.n536__sbuf_out =   1.8000        
+ xi159.n536__vddio1 =   1.8000        
+ xi159.n536__vss1 =   8.1663n       
+ xi159.n537__net1 =  12.8100n       
+ xi159.n537__net17 =   1.8000        
+ xi159.n537__sbuf_out =   1.8000        
+ xi159.n537__vddio1 =   1.8000        
+ xi159.n537__vss1 =   8.1662n       
+ xi159.n538__net1 =  12.8091n       
+ xi159.n538__net17 =   1.8000        
+ xi159.n538__sbuf_out =   1.8000        
+ xi159.n538__vddio1 =   1.8000        
+ xi159.n538__vss1 =   8.1659n       
+ xi159.n539__net1 =  12.8086n       
+ xi159.n539__net17 =   1.8000        
+ xi159.n539__sbuf_out =   1.8000        
+ xi159.n539__vddio1 =   1.8000        
+ xi159.n539__vss1 =   8.1658n       
+ xi159.n53__net1 =  13.0172n       
+ xi159.n53__net17 =   1.8000        
+ xi159.n53__net7 =   7.3603n       
+ xi159.n53__sbuf_out =   1.8000        
+ xi159.n53__vddio1 =   1.8000        
+ xi159.n53__vss1 =   3.5543n       
+ xi159.n540__net1 =  12.8091n       
+ xi159.n540__net17 =   1.8000        
+ xi159.n540__sbuf_out =   1.8000        
+ xi159.n540__vddio1 =   1.8000        
+ xi159.n540__vss1 =   8.1655n       
+ xi159.n541__net1 =  12.8007n       
+ xi159.n541__net17 =   1.8000        
+ xi159.n541__sbuf_out =   1.8000        
+ xi159.n541__vddio1 =   1.8000        
+ xi159.n541__vss1 =   8.1650n       
+ xi159.n542__net1 =  12.8007n       
+ xi159.n542__net17 =   1.8000        
+ xi159.n542__sbuf_out =   1.8000        
+ xi159.n542__vddio1 =   1.8000        
+ xi159.n542__vss1 =   8.1644n       
+ xi159.n543__net1 =  12.8003n       
+ xi159.n543__net17 =   1.8000        
+ xi159.n543__sbuf_out =   1.8000        
+ xi159.n543__vddio1 =   1.8000        
+ xi159.n543__vss1 =   8.1638n       
+ xi159.n544__net1 =  12.8016n       
+ xi159.n544__net17 =   1.8000        
+ xi159.n544__sbuf_out =   1.8000        
+ xi159.n544__vddio1 =   1.8000        
+ xi159.n544__vss1 =   8.1635n       
+ xi159.n545__net1 =  12.7905n       
+ xi159.n545__net17 =   1.8000        
+ xi159.n545__sbuf_out =   1.8000        
+ xi159.n545__vddio1 =   1.8000        
+ xi159.n545__vss1 =   8.1624n       
+ xi159.n546__net1 =  12.7896n       
+ xi159.n546__net17 =   1.8000        
+ xi159.n546__sbuf_out =   1.8000        
+ xi159.n546__vddio1 =   1.8000        
+ xi159.n546__vss1 =   8.1621n       
+ xi159.n547__net1 =  12.7891n       
+ xi159.n547__net17 =   1.8000        
+ xi159.n547__sbuf_out =   1.8000        
+ xi159.n547__vddio1 =   1.8000        
+ xi159.n547__vss1 =   8.1842n       
+ xi159.n548__net1 =  12.7896n       
+ xi159.n548__net17 =   1.8000        
+ xi159.n548__sbuf_out =   1.8000        
+ xi159.n548__vddio1 =   1.8000        
+ xi159.n548__vss1 =   8.1841n       
+ xi159.n549__net1 =  12.7808n       
+ xi159.n549__net17 =   1.8000        
+ xi159.n549__sbuf_out =   1.8000        
+ xi159.n549__vddio1 =   1.8000        
+ xi159.n549__vss1 =   8.1839n       
+ xi159.n54__net1 =  13.0163n       
+ xi159.n54__net17 =   1.8000        
+ xi159.n54__net7 =   7.3611n       
+ xi159.n54__sbuf_out =   1.8000        
+ xi159.n54__vddio1 =   1.8000        
+ xi159.n54__vss1 =   3.5543n       
+ xi159.n550__net1 =  12.7808n       
+ xi159.n550__net17 =   1.8000        
+ xi159.n550__sbuf_out =   1.8000        
+ xi159.n550__vddio1 =   1.8000        
+ xi159.n550__vss1 =   8.1835n       
+ xi159.n551__net1 =  12.7803n       
+ xi159.n551__net17 =   1.8000        
+ xi159.n551__sbuf_out =   1.8000        
+ xi159.n551__vddio1 =   1.8000        
+ xi159.n551__vss1 =   8.1830n       
+ xi159.n552__net1 =  12.7817n       
+ xi159.n552__net17 =   1.8000        
+ xi159.n552__sbuf_out =   1.8000        
+ xi159.n552__vddio1 =   1.8000        
+ xi159.n552__vss1 =   8.1824n       
+ xi159.n553__net1 =  12.7700n       
+ xi159.n553__net17 =   1.8000        
+ xi159.n553__sbuf_out =   1.8000        
+ xi159.n553__vddio1 =   1.8000        
+ xi159.n553__vss1 =   8.1815n       
+ xi159.n554__net1 =  12.7692n       
+ xi159.n554__net17 =   1.8000        
+ xi159.n554__sbuf_out =   1.8000        
+ xi159.n554__vddio1 =   1.8000        
+ xi159.n554__vss1 =   8.1714n       
+ xi159.n555__net1 =  12.7687n       
+ xi159.n555__net17 =   1.8000        
+ xi159.n555__sbuf_out =   1.8000        
+ xi159.n555__vddio1 =   1.8000        
+ xi159.n555__vss1 =   9.8684n       
+ xi159.n556__net1 =  12.7692n       
+ xi159.n556__net17 =   1.8000        
+ xi159.n556__sbuf_out =   1.8000        
+ xi159.n556__vddio1 =   1.8000        
+ xi159.n556__vss1 =   9.8594n       
+ xi159.n557__net1 =  12.7701n       
+ xi159.n557__net17 =   1.8000        
+ xi159.n557__sbuf_out =   1.8000        
+ xi159.n557__vddio1 =   1.8000        
+ xi159.n557__vss1 =   9.9431n       
+ xi159.n558__net1 =  12.7701n       
+ xi159.n558__net17 =   1.8000        
+ xi159.n558__sbuf_out =   1.8000        
+ xi159.n558__vddio1 =   1.8000        
+ xi159.n558__vss1 =   9.8675n       
+ xi159.n559__net1 =  12.7696n       
+ xi159.n559__net17 =   1.8000        
+ xi159.n559__sbuf_out =   1.8000        
+ xi159.n559__vddio1 =   1.8000        
+ xi159.n559__vss1 =   9.8715n       
+ xi159.n55__net1 =  13.0158n       
+ xi159.n55__net17 =   1.8000        
+ xi159.n55__net7 =   7.3577n       
+ xi159.n55__sbuf_out =   1.8000        
+ xi159.n55__vddio1 =   1.8000        
+ xi159.n55__vss1 =   3.3888n       
+ xi159.n560__net1 =  12.7710n       
+ xi159.n560__net17 =   1.8000        
+ xi159.n560__sbuf_out =   1.8000        
+ xi159.n560__vddio1 =   1.8000        
+ xi159.n560__vss1 =   9.8837n       
+ xi159.n561__net1 =  12.7719n       
+ xi159.n561__net17 =   1.8000        
+ xi159.n561__sbuf_out =   1.8000        
+ xi159.n561__vss1 =   9.8950n       
+ xi159.n562__net1 =  12.7710n       
+ xi159.n562__net17 =   1.8000        
+ xi159.n562__sbuf_out =   1.8000        
+ xi159.n562__vddio1 =   1.8000        
+ xi159.n562__vss1 =   9.9070n       
+ xi159.n563__net1 =  12.7705n       
+ xi159.n563__net17 =   1.8000        
+ xi159.n563__sbuf_out =   1.8000        
+ xi159.n563__vddio1 =   1.8000        
+ xi159.n563__vss1 =   9.9182n       
+ xi159.n564__net1 =  12.7710n       
+ xi159.n564__net17 =   1.8000        
+ xi159.n564__sbuf_out =   1.8000        
+ xi159.n564__vddio1 =   1.8000        
+ xi159.n564__vss1 =   9.9234n       
+ xi159.n565__net1 =  12.7714n       
+ xi159.n565__net17 =   1.8000        
+ xi159.n565__sbuf_out =   1.8000        
+ xi159.n565__vddio1 =   1.8000        
+ xi159.n565__vss1 =   9.9294n       
+ xi159.n566__net1 =  12.7714n       
+ xi159.n566__net17 =   1.8000        
+ xi159.n566__sbuf_out =   1.8000        
+ xi159.n566__vddio1 =   1.8000        
+ xi159.n566__vss1 =   9.9394n       
+ xi159.n567__net1 =  12.7710n       
+ xi159.n567__net17 =   1.8000        
+ xi159.n567__sbuf_out =   1.8000        
+ xi159.n567__vddio1 =   1.8000        
+ xi159.n567__vss1 =   9.9500n       
+ xi159.n568__net1 =  12.7723n       
+ xi159.n568__net17 =   1.8000        
+ xi159.n568__sbuf_out =   1.8000        
+ xi159.n568__vddio1 =   1.8000        
+ xi159.n568__vss1 =   9.9599n       
+ xi159.n569__net1 =  12.7726n       
+ xi159.n569__net17 =   1.8000        
+ xi159.n569__sbuf_out =   1.8000        
+ xi159.n569__vddio1 =   1.8000        
+ xi159.n569__vss1 =   9.9703n       
+ xi159.n56__net1 =  13.0163n       
+ xi159.n56__net17 =   1.8000        
+ xi159.n56__net7 =   7.3586n       
+ xi159.n56__sbuf_out =   1.8000        
+ xi159.n56__vddio1 =   1.8000        
+ xi159.n56__vss1 =   3.3888n       
+ xi159.n570__net1 =  12.7717n       
+ xi159.n570__net17 =   1.8000        
+ xi159.n570__sbuf_out =   1.8000        
+ xi159.n570__vddio1 =   1.8000        
+ xi159.n570__vss1 =   9.9800n       
+ xi159.n571__net1 =  12.7713n       
+ xi159.n571__net17 =   1.8000        
+ xi159.n571__sbuf_out =   1.8000        
+ xi159.n571__vddio1 =   1.8000        
+ xi159.n571__vss1 =   9.9902n       
+ xi159.n572__net1 =  12.7717n       
+ xi159.n572__net17 =   1.8000        
+ xi159.n572__sbuf_out =   1.8000        
+ xi159.n572__vddio1 =   1.8000        
+ xi159.n572__vss1 =   9.9930n       
+ xi159.n573__net1 =  13.0239n       
+ xi159.n573__net17 =   1.8000        
+ xi159.n573__sbuf_out =   1.8000        
+ xi159.n573__vddio1 =   1.8000        
+ xi159.n573__vss1 =  10.0016n       
+ xi159.n574__net1 =  13.0231n       
+ xi159.n574__net17 =   1.8000        
+ xi159.n574__sbuf_out =   1.8000        
+ xi159.n574__vddio1 =   1.8000        
+ xi159.n574__vss1 =  10.0144n       
+ xi159.n575__net1 =  13.0226n       
+ xi159.n575__net17 =   1.8000        
+ xi159.n575__sbuf_out =   1.8000        
+ xi159.n575__vddio1 =   1.8000        
+ xi159.n575__vss1 =  10.0261n       
+ xi159.n576__net1 =  13.0231n       
+ xi159.n576__net17 =   1.8000        
+ xi159.n576__sbuf_out =   1.8000        
+ xi159.n576__vddio1 =   1.8000        
+ xi159.n576__vss1 =  10.0331n       
+ xi159.n577__net1 =  13.0203n       
+ xi159.n577__net17 =   1.8000        
+ xi159.n577__sbuf_out =   1.8000        
+ xi159.n577__vddio1 =   1.8000        
+ xi159.n577__vss1 =   9.8517n       
+ xi159.n578__net1 =  13.0203n       
+ xi159.n578__net17 =   1.8000        
+ xi159.n578__sbuf_out =   1.8000        
+ xi159.n578__vss1 =   9.8895n       
+ xi159.n579__net1 =  13.0198n       
+ xi159.n579__net17 =   1.8000        
+ xi159.n579__sbuf_out =   1.8000        
+ xi159.n579__vddio1 =   1.8000        
+ xi159.n579__vss1 =   9.9016n       
+ xi159.n57__net1 =  13.0131n       
+ xi159.n57__net17 =   1.8000        
+ xi159.n57__net7 =   7.3546n       
+ xi159.n57__sbuf_out =   1.8000        
+ xi159.n57__vddio1 =   1.8000        
+ xi159.n57__vss1 =   3.2229n       
+ xi159.n580__net1 =  13.0212n       
+ xi159.n580__net17 =   1.8000        
+ xi159.n580__sbuf_out =   1.8000        
+ xi159.n580__vddio1 =   1.8000        
+ xi159.n580__vss1 =   9.9130n       
+ xi159.n581__net1 =  13.0173n       
+ xi159.n581__net17 =   1.8000        
+ xi159.n581__sbuf_out =   1.8000        
+ xi159.n581__vddio1 =   1.8000        
+ xi159.n581__vss1 =   9.9249n       
+ xi159.n582__net1 =  13.0164n       
+ xi159.n582__net17 =   1.8000        
+ xi159.n582__sbuf_out =   1.8000        
+ xi159.n582__vddio1 =   1.8000        
+ xi159.n582__vss1 =   9.9362n       
+ xi159.n583__net1 =  13.0159n       
+ xi159.n583__net17 =   1.8000        
+ xi159.n583__sbuf_out =   1.8000        
+ xi159.n583__vddio1 =   1.8000        
+ xi159.n583__vss1 =   9.9474n       
+ xi159.n584__net1 =  13.0164n       
+ xi159.n584__net17 =   1.8000        
+ xi159.n584__sbuf_out =   1.8000        
+ xi159.n584__vddio1 =   1.8000        
+ xi159.n584__vss1 =   9.9574n       
+ xi159.n585__net1 =  13.0131n       
+ xi159.n585__net17 =   1.8000        
+ xi159.n585__sbuf_out =   1.8000        
+ xi159.n585__vddio1 =   1.8000        
+ xi159.n585__vss1 =   9.9679n       
+ xi159.n586__net1 =  13.0131n       
+ xi159.n586__net17 =   1.8000        
+ xi159.n586__sbuf_out =   1.8000        
+ xi159.n586__vddio1 =   1.8000        
+ xi159.n586__vss1 =   9.9778n       
+ xi159.n587__net1 =  13.0127n       
+ xi159.n587__net17 =   1.8000        
+ xi159.n587__sbuf_out =   1.8000        
+ xi159.n587__vddio1 =   1.8000        
+ xi159.n587__vss1 =   9.9882n       
+ xi159.n588__net1 =  13.0140n       
+ xi159.n588__net17 =   1.8000        
+ xi159.n588__sbuf_out =   1.8000        
+ xi159.n588__vddio1 =   1.8000        
+ xi159.n588__vss1 =   9.9980n       
+ xi159.n589__net1 =  13.0095n       
+ xi159.n589__net17 =   1.8000        
+ xi159.n589__sbuf_out =   1.8000        
+ xi159.n589__vddio1 =   1.8000        
+ xi159.n589__vss1 =  10.0082n       
+ xi159.n58__net1 =  13.0131n       
+ xi159.n58__net17 =   1.8000        
+ xi159.n58__net7 =   7.3554n       
+ xi159.n58__sbuf_out =   1.8000        
+ xi159.n58__vddio1 =   1.8000        
+ xi159.n58__vss1 =   3.2229n       
+ xi159.n590__net1 =  13.0086n       
+ xi159.n590__net17 =   1.8000        
+ xi159.n590__sbuf_out =   1.8000        
+ xi159.n590__vddio1 =   1.8000        
+ xi159.n590__vss1 =  10.0196n       
+ xi159.n591__net1 =  13.0082n       
+ xi159.n591__net17 =   1.8000        
+ xi159.n591__sbuf_out =   1.8000        
+ xi159.n591__vddio1 =   1.8000        
+ xi159.n591__vss1 =  10.0324n       
+ xi159.n592__net1 =  13.0086n       
+ xi159.n592__net17 =   1.8000        
+ xi159.n592__sbuf_out =   1.8000        
+ xi159.n592__vddio1 =   1.8000        
+ xi159.n592__vss1 =  10.0351n       
+ xi159.n593__net1 =  13.0049n       
+ xi159.n593__net17 =   1.8000        
+ xi159.n593__sbuf_out =   1.8000        
+ xi159.n593__vddio1 =   1.8000        
+ xi159.n593__vss1 =  11.2958n       
+ xi159.n594__net1 =  13.0049n       
+ xi159.n594__net17 =   1.8000        
+ xi159.n594__sbuf_out =   1.8000        
+ xi159.n594__vddio1 =   1.8000        
+ xi159.n594__vss1 =  11.2868n       
+ xi159.n595__net1 =  13.0045n       
+ xi159.n595__net17 =   1.8000        
+ xi159.n595__sbuf_out =   1.8000        
+ xi159.n595__vddio1 =   1.8000        
+ xi159.n595__vss1 =  11.2894n       
+ xi159.n596__net1 =  13.0058n       
+ xi159.n596__net17 =   1.8000        
+ xi159.n596__sbuf_out =   1.8000        
+ xi159.n596__vddio1 =   1.8000        
+ xi159.n596__vss1 =  11.2872n       
+ xi159.n597__net1 =  13.0007n       
+ xi159.n597__net17 =   1.8000        
+ xi159.n597__sbuf_out =   1.8000        
+ xi159.n597__vddio1 =   1.8000        
+ xi159.n597__vss1 =  11.2878n       
+ xi159.n598__net1 =  12.9998n       
+ xi159.n598__net17 =   1.8000        
+ xi159.n598__sbuf_out =   1.8000        
+ xi159.n598__vddio1 =   1.8000        
+ xi159.n598__vss1 =  11.2887n       
+ xi159.n599__net1 =  12.9993n       
+ xi159.n599__net17 =   1.8000        
+ xi159.n599__sbuf_out =   1.8000        
+ xi159.n599__vddio1 =   1.8000        
+ xi159.n599__vss1 =  11.2892n       
+ xi159.n59__net1 =  13.0126n       
+ xi159.n59__net17 =   1.8000        
+ xi159.n59__net7 =   7.3508n       
+ xi159.n59__sbuf_out =   1.8000        
+ xi159.n59__vddio1 =   1.8000        
+ xi159.n59__vss1 =   3.0481n       
+ xi159.n5__net1 =  12.8195n       
+ xi159.n5__net17 =   1.8000        
+ xi159.n5__net3 =   1.8000        
+ xi159.n5__net7 =   7.3605n       
+ xi159.n5__sbuf_in =  22.4552n       
+ xi159.n5__sbuf_out =   1.8000        
+ xi159.n5__vddio1 =   1.8000        
+ xi159.n5__vss1 =   1.1906n       
+ xi159.n600__net1 =  12.9998n       
+ xi159.n600__net17 =   1.8000        
+ xi159.n600__sbuf_out =   1.8000        
+ xi159.n600__vddio1 =   1.8000        
+ xi159.n600__vss1 =  11.2894n       
+ xi159.n601__net1 =  12.9957n       
+ xi159.n601__net17 =   1.8000        
+ xi159.n601__sbuf_out =   1.8000        
+ xi159.n601__vddio1 =   1.8000        
+ xi159.n601__vss1 =  11.2899n       
+ xi159.n602__net1 =  12.9957n       
+ xi159.n602__net17 =   1.8000        
+ xi159.n602__sbuf_out =   1.8000        
+ xi159.n602__vddio1 =   1.8000        
+ xi159.n602__vss1 =  11.2902n       
+ xi159.n603__net1 =  12.9952n       
+ xi159.n603__net17 =   1.8000        
+ xi159.n603__sbuf_out =   1.8000        
+ xi159.n603__vddio1 =   1.8000        
+ xi159.n603__vss1 =  11.2904n       
+ xi159.n604__net1 =  12.9966n       
+ xi159.n604__net17 =   1.8000        
+ xi159.n604__sbuf_out =   1.8000        
+ xi159.n604__vddio1 =   1.8000        
+ xi159.n604__vss1 =  11.2904n       
+ xi159.n605__net1 =  12.9909n       
+ xi159.n605__net17 =   1.8000        
+ xi159.n605__sbuf_out =   1.8000        
+ xi159.n605__vddio1 =   1.8000        
+ xi159.n605__vss1 =  11.2906n       
+ xi159.n606__net1 =  12.9900n       
+ xi159.n606__net17 =   1.8000        
+ xi159.n606__sbuf_out =   1.8000        
+ xi159.n607__net1 =  12.9895n       
+ xi159.n607__net17 =   1.8000        
+ xi159.n607__sbuf_out =   1.8000        
+ xi159.n607__vddio1 =   1.8000        
+ xi159.n607__vss1 =  11.2865n       
+ xi159.n608__net1 =  12.9900n       
+ xi159.n608__net17 =   1.8000        
+ xi159.n608__sbuf_out =   1.8000        
+ xi159.n608__vss1 =  11.3058n       
+ xi159.n609__net1 =  12.9854n       
+ xi159.n609__net17 =   1.8000        
+ xi159.n609__sbuf_out =   1.8000        
+ xi159.n609__vddio1 =   1.8000        
+ xi159.n609__vss1 =  11.3066n       
+ xi159.n60__net1 =  13.0139n       
+ xi159.n60__net17 =   1.8000        
+ xi159.n60__net7 =   7.3516n       
+ xi159.n60__sbuf_out =   1.8000        
+ xi159.n60__vddio1 =   1.8000        
+ xi159.n60__vss1 =   3.0481n       
+ xi159.n610__net1 =  12.9854n       
+ xi159.n610__net17 =   1.8000        
+ xi159.n610__sbuf_out =   1.8000        
+ xi159.n610__vddio1 =   1.8000        
+ xi159.n610__vss1 =  11.3073n       
+ xi159.n611__net1 =  12.9849n       
+ xi159.n611__net17 =   1.8000        
+ xi159.n611__sbuf_out =   1.8000        
+ xi159.n611__vddio1 =   1.8000        
+ xi159.n611__vss1 =  11.3078n       
+ xi159.n612__net1 =  12.9862n       
+ xi159.n612__net17 =   1.8000        
+ xi159.n612__sbuf_out =   1.8000        
+ xi159.n612__vddio1 =   1.8000        
+ xi159.n612__vss1 =  11.3082n       
+ xi159.n613__net1 =  12.9799n       
+ xi159.n613__net17 =   1.8000        
+ xi159.n613__sbuf_out =   1.8000        
+ xi159.n613__vddio1 =   1.8000        
+ xi159.n613__vss1 =  11.3084n       
+ xi159.n614__net1 =  12.9790n       
+ xi159.n614__net17 =   1.8000        
+ xi159.n614__sbuf_out =   1.8000        
+ xi159.n614__vddio1 =   1.8000        
+ xi159.n614__vss1 =  11.3085n       
+ xi159.n615__net1 =  12.9786n       
+ xi159.n615__net17 =   1.8000        
+ xi159.n615__sbuf_out =   1.8000        
+ xi159.n615__vddio1 =   1.8000        
+ xi159.n615__vss1 =  11.2888n       
+ xi159.n616__net1 =  12.9790n       
+ xi159.n616__net17 =   1.8000        
+ xi159.n616__sbuf_out =   1.8000        
+ xi159.n616__vddio1 =   1.8000        
+ xi159.n616__vss1 =  11.2798n       
+ xi159.n617__net1 =  12.9467n       
+ xi159.n617__net17 =   1.8000        
+ xi159.n617__sbuf_out =   1.8000        
+ xi159.n617__vddio1 =   1.8000        
+ xi159.n617__vss1 =  11.2848n       
+ xi159.n618__net1 =  12.9472n       
+ xi159.n618__net17 =   1.8000        
+ xi159.n618__sbuf_out =   1.8000        
+ xi159.n618__vddio1 =   1.8000        
+ xi159.n618__vss1 =  11.2804n       
+ xi159.n619__net1 =  12.9481n       
+ xi159.n619__net17 =   1.8000        
+ xi159.n619__sbuf_out =   1.8000        
+ xi159.n619__vddio1 =   1.8000        
+ xi159.n619__vss1 =  11.2818n       
+ xi159.n61__net1 =  13.0094n       
+ xi159.n61__net17 =   1.8000        
+ xi159.n61__net7 =   7.3463n       
+ xi159.n61__sbuf_out =   1.8000        
+ xi159.n61__vss1 =   2.9063n       
+ xi159.n620__net1 =  12.9472n       
+ xi159.n620__net17 =   1.8000        
+ xi159.n620__sbuf_out =   1.8000        
+ xi159.n620__vddio1 =   1.8000        
+ xi159.n620__vss1 =  11.2835n       
+ xi159.n621__net1 =  12.9398n       
+ xi159.n621__net17 =   1.8000        
+ xi159.n621__sbuf_out =   1.8000        
+ xi159.n621__vddio1 =   1.8000        
+ xi159.n621__vss1 =  11.2845n       
+ xi159.n622__net1 =  12.9403n       
+ xi159.n622__net17 =   1.8000        
+ xi159.n622__sbuf_out =   1.8000        
+ xi159.n622__vddio1 =   1.8000        
+ xi159.n622__vss1 =  11.2849n       
+ xi159.n623__net1 =  12.9403n       
+ xi159.n623__net17 =   1.8000        
+ xi159.n623__sbuf_out =   1.8000        
+ xi159.n623__vddio1 =   1.8000        
+ xi159.n623__vss1 =  11.2859n       
+ xi159.n624__net1 =  12.9412n       
+ xi159.n624__net17 =   1.8000        
+ xi159.n624__sbuf_out =   1.8000        
+ xi159.n624__vddio1 =   1.8000        
+ xi159.n624__vss1 =  11.2866n       
+ xi159.n625__net1 =  12.9343n       
+ xi159.n625__net17 =   1.8000        
+ xi159.n625__sbuf_out =   1.8000        
+ xi159.n625__vddio1 =   1.8000        
+ xi159.n625__vss1 =  11.2870n       
+ xi159.n626__net1 =  12.9348n       
+ xi159.n626__net17 =   1.8000        
+ xi159.n626__sbuf_out =   1.8000        
+ xi159.n626__vddio1 =   1.8000        
+ xi159.n626__vss1 =  11.2870n       
+ xi159.n627__net1 =  12.9356n       
+ xi159.n627__net17 =   1.8000        
+ xi159.n627__sbuf_out =   1.8000        
+ xi159.n627__vddio1 =   1.8000        
+ xi159.n627__vss1 =  11.2873n       
+ xi159.n628__net1 =  12.9348n       
+ xi159.n628__net17 =   1.8000        
+ xi159.n628__sbuf_out =   1.8000        
+ xi159.n628__vddio1 =   1.8000        
+ xi159.n629__net1 =  12.9268n       
+ xi159.n629__net17 =   1.8000        
+ xi159.n629__sbuf_out =   1.8000        
+ xi159.n629__vddio1 =   1.8000        
+ xi159.n629__vss1 =  11.2888n       
+ xi159.n62__net1 =  13.0085n       
+ xi159.n62__net17 =   1.8000        
+ xi159.n62__net7 =   7.3472n       
+ xi159.n62__sbuf_out =   1.8000        
+ xi159.n62__vddio1 =   1.8000        
+ xi159.n62__vss1 =   2.9063n       
+ xi159.n630__net1 =  12.9272n       
+ xi159.n630__net17 =   1.8000        
+ xi159.n630__sbuf_out =   1.8000        
+ xi159.n630__vddio1 =   1.8000        
+ xi159.n630__vss1 =  11.2756n       
+ xi159.n631__net1 =  12.9272n       
+ xi159.n631__net17 =   1.8000        
+ xi159.n631__sbuf_out =   1.8000        
+ xi159.n631__vddio1 =   1.8000        
+ xi159.n631__vss1 =  11.2998n       
+ xi159.n632__net1 =  12.9281n       
+ xi159.n632__net17 =   1.8000        
+ xi159.n632__sbuf_out =   1.8000        
+ xi159.n632__vddio1 =   1.8000        
+ xi159.n632__vss1 =  11.2998n       
+ xi159.n633__net1 =  12.9208n       
+ xi159.n633__net17 =   1.8000        
+ xi159.n633__sbuf_out =   1.8000        
+ xi159.n633__vddio1 =   1.8000        
+ xi159.n633__vss1 =  11.3015n       
+ xi159.n634__net1 =  12.9212n       
+ xi159.n634__net17 =   1.8000        
+ xi159.n634__sbuf_out =   1.8000        
+ xi159.n634__vddio1 =   1.8000        
+ xi159.n634__vss1 =  11.3015n       
+ xi159.n635__net1 =  12.9221n       
+ xi159.n635__net17 =   1.8000        
+ xi159.n635__sbuf_out =   1.8000        
+ xi159.n635__vddio1 =   1.8000        
+ xi159.n635__vss1 =  11.3028n       
+ xi159.n636__net1 =  12.9212n       
+ xi159.n636__net17 =   1.8000        
+ xi159.n636__sbuf_out =   1.8000        
+ xi159.n636__vss1 =  11.3028n       
+ xi159.n637__net1 =  12.9126n       
+ xi159.n637__net17 =   1.8000        
+ xi159.n637__sbuf_out =   1.8000        
+ xi159.n637__vddio1 =   1.8000        
+ xi159.n637__vss1 =  11.3039n       
+ xi159.n638__net1 =  12.9131n       
+ xi159.n638__net17 =   1.8000        
+ xi159.n638__sbuf_out =   1.8000        
+ xi159.n638__vss1 =  11.3039n       
+ xi159.n639__net1 =  12.9131n       
+ xi159.n639__net17 =   1.8000        
+ xi159.n639__sbuf_out =   1.8000        
+ xi159.n639__vddio1 =   1.8000        
+ xi159.n639__vss1 =  11.3046n       
+ xi159.n63__net1 =  13.0081n       
+ xi159.n63__net17 =   1.8000        
+ xi159.n63__net7 =   7.3413n       
+ xi159.n63__sbuf_out =   1.8000        
+ xi159.n63__vddio1 =   1.8000        
+ xi159.n640__net1 =  12.9140n       
+ xi159.n640__net17 =   1.8000        
+ xi159.n640__sbuf_out =   1.8000        
+ xi159.n640__vddio1 =   1.8000        
+ xi159.n640__vss1 =  11.3046n       
+ xi159.n641__net1 =  12.9061n       
+ xi159.n641__net17 =   1.8000        
+ xi159.n641__sbuf_out =   1.8000        
+ xi159.n641__vddio1 =   1.8000        
+ xi159.n641__vss1 =  11.3050n       
+ xi159.n642__net1 =  12.9066n       
+ xi159.n642__net17 =   1.8000        
+ xi159.n642__sbuf_out =   1.8000        
+ xi159.n642__vddio1 =   1.8000        
+ xi159.n642__vss1 =  11.3050n       
+ xi159.n643__net1 =  12.9075n       
+ xi159.n643__net17 =   1.8000        
+ xi159.n643__sbuf_out =   1.8000        
+ xi159.n643__vddio1 =   1.8000        
+ xi159.n643__vss1 =  11.3052n       
+ xi159.n644__net1 =  12.9066n       
+ xi159.n644__net17 =   1.8000        
+ xi159.n644__sbuf_out =   1.8000        
+ xi159.n644__vddio1 =   1.8000        
+ xi159.n644__vss1 =  11.3052n       
+ xi159.n645__net1 =  12.8974n       
+ xi159.n645__net17 =   1.8000        
+ xi159.n645__sbuf_out =   1.8000        
+ xi159.n645__vddio1 =   1.8000        
+ xi159.n645__vss1 =  11.2614n       
+ xi159.n646__net1 =  12.8979n       
+ xi159.n646__net17 =   1.8000        
+ xi159.n646__sbuf_out =   1.8000        
+ xi159.n646__vddio1 =   1.8000        
+ xi159.n646__vss1 =  11.2524n       
+ xi159.n647__net1 =  12.8979n       
+ xi159.n647__net17 =   1.8000        
+ xi159.n647__sbuf_out =   1.8000        
+ xi159.n647__vddio1 =   1.8000        
+ xi159.n647__vss1 =  11.2574n       
+ xi159.n648__net1 =  12.8988n       
+ xi159.n648__net17 =   1.8000        
+ xi159.n648__sbuf_out =   1.8000        
+ xi159.n648__vddio1 =   1.8000        
+ xi159.n648__vss1 =  11.2530n       
+ xi159.n649__net1 =  12.8905n       
+ xi159.n649__net17 =   1.8000        
+ xi159.n649__sbuf_out =   1.8000        
+ xi159.n649__vddio1 =   1.8000        
+ xi159.n649__vss1 =  11.2544n       
+ xi159.n64__net1 =  13.0085n       
+ xi159.n64__net17 =   1.8000        
+ xi159.n64__net7 =   7.3422n       
+ xi159.n64__sbuf_out =   1.8000        
+ xi159.n64__vddio1 =   1.8000        
+ xi159.n64__vss1 =   2.9109n       
+ xi159.n650__net1 =  12.8910n       
+ xi159.n650__net17 =   1.8000        
+ xi159.n650__sbuf_out =   1.8000        
+ xi159.n650__vddio1 =   1.8000        
+ xi159.n650__vss1 =  11.2561n       
+ xi159.n651__net1 =  12.8918n       
+ xi159.n651__net17 =   1.8000        
+ xi159.n651__sbuf_out =   1.8000        
+ xi159.n651__vddio1 =   1.8000        
+ xi159.n651__vss1 =  11.2571n       
+ xi159.n652__net1 =  12.8910n       
+ xi159.n652__net17 =   1.8000        
+ xi159.n652__sbuf_out =   1.8000        
+ xi159.n652__vddio1 =   1.8000        
+ xi159.n652__vss1 =  11.2574n       
+ xi159.n653__net1 =  12.8811n       
+ xi159.n653__net17 =   1.8000        
+ xi159.n653__sbuf_out =   1.8000        
+ xi159.n653__vddio1 =   1.8000        
+ xi159.n653__vss1 =  11.2585n       
+ xi159.n654__net1 =  12.8816n       
+ xi159.n654__net17 =   1.8000        
+ xi159.n654__sbuf_out =   1.8000        
+ xi159.n654__vddio1 =   1.8000        
+ xi159.n654__vss1 =  11.2592n       
+ xi159.n655__net1 =  12.8816n       
+ xi159.n655__net17 =   1.8000        
+ xi159.n655__sbuf_out =   1.8000        
+ xi159.n655__vddio1 =   1.8000        
+ xi159.n655__vss1 =  11.2596n       
+ xi159.n656__net1 =  12.8825n       
+ xi159.n656__net17 =   1.8000        
+ xi159.n656__sbuf_out =   1.8000        
+ xi159.n656__vddio1 =   1.8000        
+ xi159.n656__vss1 =  11.2596n       
+ xi159.n657__net1 =  12.8737n       
+ xi159.n657__net17 =   1.8000        
+ xi159.n657__sbuf_out =   1.8000        
+ xi159.n657__vddio1 =   1.8000        
+ xi159.n657__vss1 =  11.2598n       
+ xi159.n658__net1 =  12.8742n       
+ xi159.n658__net17 =   1.8000        
+ xi159.n658__sbuf_out =   1.8000        
+ xi159.n658__vddio1 =   1.8000        
+ xi159.n659__net1 =  12.8751n       
+ xi159.n659__net17 =   1.8000        
+ xi159.n659__sbuf_out =   1.8000        
+ xi159.n659__vddio1 =   1.8000        
+ xi159.n659__vss1 =  11.2614n       
+ xi159.n65__net1 =  13.0049n       
+ xi159.n65__net17 =   1.8000        
+ xi159.n65__net7 =   7.3356n       
+ xi159.n65__sbuf_out =   1.8000        
+ xi159.n65__vddio1 =   1.8000        
+ xi159.n65__vss1 =   2.9102n       
+ xi159.n660__net1 =  12.8742n       
+ xi159.n660__net17 =   1.8000        
+ xi159.n660__sbuf_out =   1.8000        
+ xi159.n660__vddio1 =   1.8000        
+ xi159.n660__vss1 =  11.2482n       
+ xi159.n661__net1 =  13.0530n       
+ xi159.n661__net17 =   1.8000        
+ xi159.n661__sbuf_out =   1.8000        
+ xi159.n661__vddio1 =   1.8000        
+ xi159.n661__vss1 =  11.2724n       
+ xi159.n662__net1 =  13.0535n       
+ xi159.n662__net17 =   1.8000        
+ xi159.n662__sbuf_out =   1.8000        
+ xi159.n662__vddio1 =   1.8000        
+ xi159.n662__vss1 =  11.2724n       
+ xi159.n663__net1 =  13.0544n       
+ xi159.n663__net17 =   1.8000        
+ xi159.n663__sbuf_out =   1.8000        
+ xi159.n663__vddio1 =   1.8000        
+ xi159.n663__vss1 =  11.2741n       
+ xi159.n664__net1 =  13.0535n       
+ xi159.n664__net17 =   1.8000        
+ xi159.n664__sbuf_out =   1.8000        
+ xi159.n664__vddio1 =   1.8000        
+ xi159.n664__vss1 =  11.2741n       
+ xi159.n665__net1 =  13.0527n       
+ xi159.n665__net17 =   1.8000        
+ xi159.n665__sbuf_out =   1.8000        
+ xi159.n665__vddio1 =   1.8000        
+ xi159.n665__vss1 =  11.2754n       
+ xi159.n666__net1 =  13.0532n       
+ xi159.n666__net17 =   1.8000        
+ xi159.n666__sbuf_out =   1.8000        
+ xi159.n666__vss1 =  11.2754n       
+ xi159.n667__net1 =  13.0532n       
+ xi159.n667__net17 =   1.8000        
+ xi159.n667__sbuf_out =   1.8000        
+ xi159.n667__vddio1 =   1.8000        
+ xi159.n667__vss1 =  11.2764n       
+ xi159.n668__net1 =  13.0541n       
+ xi159.n668__net17 =   1.8000        
+ xi159.n668__sbuf_out =   1.8000        
+ xi159.n668__vss1 =  11.2764n       
+ xi159.n669__net1 =  13.0522n       
+ xi159.n669__net17 =   1.8000        
+ xi159.n669__sbuf_out =   1.8000        
+ xi159.n669__vddio1 =   1.8000        
+ xi159.n669__vss1 =  11.2771n       
+ xi159.n66__net1 =  13.0049n       
+ xi159.n66__net17 =   1.8000        
+ xi159.n66__net7 =   7.3365n       
+ xi159.n66__sbuf_out =   1.8000        
+ xi159.n66__vddio1 =   1.8000        
+ xi159.n66__vss1 =   2.9108n       
+ xi159.n670__net1 =  13.0527n       
+ xi159.n670__net17 =   1.8000        
+ xi159.n670__sbuf_out =   1.8000        
+ xi159.n670__vddio1 =   1.8000        
+ xi159.n670__vss1 =  11.2771n       
+ xi159.n671__net1 =  13.0536n       
+ xi159.n671__net17 =   1.8000        
+ xi159.n671__sbuf_out =   1.8000        
+ xi159.n671__vddio1 =   1.8000        
+ xi159.n671__vss1 =  11.2775n       
+ xi159.n672__net1 =  13.0527n       
+ xi159.n672__net17 =   1.8000        
+ xi159.n672__sbuf_out =   1.8000        
+ xi159.n672__vddio1 =   1.8000        
+ xi159.n672__vss1 =  11.2775n       
+ xi159.n673__net1 =  13.0513n       
+ xi159.n673__net17 =   1.8000        
+ xi159.n673__sbuf_out =   1.8000        
+ xi159.n673__vddio1 =   1.8000        
+ xi159.n673__vss1 =  11.2778n       
+ xi159.n674__net1 =  13.0518n       
+ xi159.n674__net17 =   1.8000        
+ xi159.n674__sbuf_out =   1.8000        
+ xi159.n674__vddio1 =   1.8000        
+ xi159.n674__vss1 =  11.2778n       
+ xi159.n675__net1 =  13.0518n       
+ xi159.n675__net17 =   1.8000        
+ xi159.n675__sbuf_out =   1.8000        
+ xi159.n675__vddio1 =   1.8000        
+ xi159.n675__vss1 =  11.2157n       
+ xi159.n676__net1 =  13.0527n       
+ xi159.n676__net17 =   1.8000        
+ xi159.n676__sbuf_out =   1.8000        
+ xi159.n676__vddio1 =   1.8000        
+ xi159.n676__vss1 =  11.2067n       
+ xi159.n677__net1 =  13.0504n       
+ xi159.n677__net17 =   1.8000        
+ xi159.n677__sbuf_out =   1.8000        
+ xi159.n677__vddio1 =   1.8000        
+ xi159.n677__vss1 =  11.2118n       
+ xi159.n678__net1 =  13.0509n       
+ xi159.n678__net17 =   1.8000        
+ xi159.n678__sbuf_out =   1.8000        
+ xi159.n678__vddio1 =   1.8000        
+ xi159.n678__vss1 =  11.2074n       
+ xi159.n679__net1 =  13.0518n       
+ xi159.n679__net17 =   1.8000        
+ xi159.n679__sbuf_out =   1.8000        
+ xi159.n679__vddio1 =   1.8000        
+ xi159.n679__vss1 =  11.2087n       
+ xi159.n67__net1 =  13.0044n       
+ xi159.n67__net17 =   1.8000        
+ xi159.n67__net7 =   7.3292n       
+ xi159.n67__sbuf_out =   1.8000        
+ xi159.n67__vddio1 =   1.8000        
+ xi159.n67__vss1 =   2.9107n       
+ xi159.n680__net1 =  13.0509n       
+ xi159.n680__net17 =   1.8000        
+ xi159.n680__sbuf_out =   1.8000        
+ xi159.n680__vddio1 =   1.8000        
+ xi159.n680__vss1 =  11.2104n       
+ xi159.n681__net1 =  13.0489n       
+ xi159.n681__net17 =   1.8000        
+ xi159.n681__sbuf_out =   1.8000        
+ xi159.n681__vddio1 =   1.8000        
+ xi159.n681__vss1 =  11.2114n       
+ xi159.n682__net1 =  13.0494n       
+ xi159.n682__net17 =   1.8000        
+ xi159.n682__sbuf_out =   1.8000        
+ xi159.n682__vddio1 =   1.8000        
+ xi159.n682__vss1 =  11.2118n       
+ xi159.n683__net1 =  13.0494n       
+ xi159.n683__net17 =   1.8000        
+ xi159.n683__sbuf_out =   1.8000        
+ xi159.n683__vddio1 =   1.8000        
+ xi159.n683__vss1 =  11.2128n       
+ xi159.n684__net1 =  13.0503n       
+ xi159.n684__net17 =   1.8000        
+ xi159.n684__sbuf_out =   1.8000        
+ xi159.n684__vddio1 =   1.8000        
+ xi159.n684__vss1 =  11.2135n       
+ xi159.n685__net1 =  13.0475n       
+ xi159.n685__net17 =   1.8000        
+ xi159.n685__sbuf_out =   1.8000        
+ xi159.n685__vddio1 =   1.8000        
+ xi159.n685__vss1 =  11.2139n       
+ xi159.n686__net1 =  13.0480n       
+ xi159.n686__net17 =   1.8000        
+ xi159.n686__sbuf_out =   1.8000        
+ xi159.n686__vddio1 =   1.8000        
+ xi159.n686__vss1 =  11.2139n       
+ xi159.n687__net1 =  13.0489n       
+ xi159.n687__net17 =   1.8000        
+ xi159.n687__sbuf_out =   1.8000        
+ xi159.n687__vddio1 =   1.8000        
+ xi159.n687__vss1 =  11.2142n       
+ xi159.n688__net1 =  13.0480n       
+ xi159.n688__net17 =   1.8000        
+ xi159.n688__sbuf_out =   1.8000        
+ xi159.n688__vddio1 =   1.8000        
+ xi159.n689__net1 =  13.0454n       
+ xi159.n689__net17 =   1.8000        
+ xi159.n689__sbuf_out =   1.8000        
+ xi159.n689__vddio1 =   1.8000        
+ xi159.n689__vss1 =  11.2157n       
+ xi159.n68__net1 =  13.0057n       
+ xi159.n68__net17 =   1.8000        
+ xi159.n68__net7 =   7.3301n       
+ xi159.n68__sbuf_out =   1.8000        
+ xi159.n68__vddio1 =   1.8000        
+ xi159.n68__vss1 =   2.9105n       
+ xi159.n690__net1 =  13.0459n       
+ xi159.n690__net17 =   1.8000        
+ xi159.n690__sbuf_out =   1.8000        
+ xi159.n690__vddio1 =   1.8000        
+ xi159.n690__vss1 =  11.2025n       
+ xi159.n691__net1 =  13.0459n       
+ xi159.n691__net17 =   1.8000        
+ xi159.n691__sbuf_out =   1.8000        
+ xi159.n691__vddio1 =   1.8000        
+ xi159.n691__vss1 =  11.2267n       
+ xi159.n692__net1 =  13.0468n       
+ xi159.n692__net17 =   1.8000        
+ xi159.n692__sbuf_out =   1.8000        
+ xi159.n692__vddio1 =   1.8000        
+ xi159.n692__vss1 =  11.2267n       
+ xi159.n693__net1 =  13.0436n       
+ xi159.n693__net17 =   1.8000        
+ xi159.n693__sbuf_out =   1.8000        
+ xi159.n693__vddio1 =   1.8000        
+ xi159.n693__vss1 =  11.2284n       
+ xi159.n694__net1 =  13.0441n       
+ xi159.n694__net17 =   1.8000        
+ xi159.n694__sbuf_out =   1.8000        
+ xi159.n694__vddio1 =   1.8000        
+ xi159.n694__vss1 =  11.2284n       
+ xi159.n695__net1 =  13.0449n       
+ xi159.n695__net17 =   1.8000        
+ xi159.n695__sbuf_out =   1.8000        
+ xi159.n695__vddio1 =   1.8000        
+ xi159.n695__vss1 =  11.2297n       
+ xi159.n696__net1 =  13.0441n       
+ xi159.n696__net17 =   1.8000        
+ xi159.n696__sbuf_out =   1.8000        
+ xi159.n696__vss1 =  11.2297n       
+ xi159.n697__net1 =  13.0409n       
+ xi159.n697__net17 =   1.8000        
+ xi159.n697__sbuf_out =   1.8000        
+ xi159.n697__vddio1 =   1.8000        
+ xi159.n697__vss1 =  11.2308n       
+ xi159.n698__net1 =  13.0414n       
+ xi159.n698__net17 =   1.8000        
+ xi159.n698__sbuf_out =   1.8000        
+ xi159.n698__vss1 =  11.2308n       
+ xi159.n699__net1 =  13.0414n       
+ xi159.n699__net17 =   1.8000        
+ xi159.n699__sbuf_out =   1.8000        
+ xi159.n699__vddio1 =   1.8000        
+ xi159.n699__vss1 =  11.2315n       
+ xi159.n69__net1 =  13.0006n       
+ xi159.n69__net17 =   1.8000        
+ xi159.n69__net7 =   7.3643n       
+ xi159.n69__sbuf_out =   1.8000        
+ xi159.n69__vddio1 =   1.8000        
+ xi159.n69__vss1 =   2.9101n       
+ xi159.n6__net1 =  12.8195n       
+ xi159.n6__net17 =   1.8000        
+ xi159.n6__net3 =   1.8000        
+ xi159.n6__net7 =   7.3579n       
+ xi159.n6__sbuf_in =  22.4574n       
+ xi159.n6__sbuf_out =   1.8000        
+ xi159.n6__vddio1 =   1.8000        
+ xi159.n6__vss1 =   1.1102n       
+ xi159.n700__net1 =  13.0423n       
+ xi159.n700__net17 =   1.8000        
+ xi159.n700__sbuf_out =   1.8000        
+ xi159.n700__vddio1 =   1.8000        
+ xi159.n700__vss1 =  11.2315n       
+ xi159.n701__net1 =  13.0386n       
+ xi159.n701__net17 =   1.8000        
+ xi159.n701__sbuf_out =   1.8000        
+ xi159.n701__vddio1 =   1.8000        
+ xi159.n701__vss1 =  11.2319n       
+ xi159.n702__net1 =  13.0390n       
+ xi159.n702__net17 =   1.8000        
+ xi159.n702__sbuf_out =   1.8000        
+ xi159.n702__vddio1 =   1.8000        
+ xi159.n702__vss1 =  11.2319n       
+ xi159.n703__net1 =  13.0399n       
+ xi159.n703__net17 =   1.8000        
+ xi159.n703__sbuf_out =   1.8000        
+ xi159.n703__vddio1 =   1.8000        
+ xi159.n703__vss1 =  11.2321n       
+ xi159.n704__net1 =  13.0390n       
+ xi159.n704__net17 =   1.8000        
+ xi159.n704__sbuf_out =   1.8000        
+ xi159.n704__vddio1 =   1.8000        
+ xi159.n704__vss1 =  11.2321n       
+ xi159.n705__net1 =  12.8284n       
+ xi159.n705__net17 =   1.8000        
+ xi159.n705__sbuf_out =   1.8000        
+ xi159.n705__vddio1 =   1.8000        
+ xi159.n705__vss1 =  11.1517n       
+ xi159.n706__net1 =  12.8275n       
+ xi159.n706__net17 =   1.8000        
+ xi159.n706__sbuf_out =   1.8000        
+ xi159.n706__vddio1 =   1.8000        
+ xi159.n706__vss1 =  11.1428n       
+ xi159.n707__net1 =  12.8270n       
+ xi159.n707__net17 =   1.8000        
+ xi159.n707__sbuf_out =   1.8000        
+ xi159.n707__vddio1 =   1.8000        
+ xi159.n707__vss1 =  11.1478n       
+ xi159.n708__net1 =  12.8275n       
+ xi159.n708__net17 =   1.8000        
+ xi159.n708__sbuf_out =   1.8000        
+ xi159.n708__vddio1 =   1.8000        
+ xi159.n708__vss1 =  11.1434n       
+ xi159.n709__net1 =  12.8196n       
+ xi159.n709__net17 =   1.8000        
+ xi159.n709__sbuf_out =   1.8000        
+ xi159.n709__vddio1 =   1.8000        
+ xi159.n709__vss1 =  11.1448n       
+ xi159.n70__net1 =  12.9997n       
+ xi159.n70__net17 =   1.8000        
+ xi159.n70__net7 =   7.3643n       
+ xi159.n70__sbuf_out =   1.8000        
+ xi159.n70__vddio1 =   1.8000        
+ xi159.n70__vss1 =   2.9097n       
+ xi159.n710__net1 =  12.8196n       
+ xi159.n710__net17 =   1.8000        
+ xi159.n710__sbuf_out =   1.8000        
+ xi159.n710__vddio1 =   1.8000        
+ xi159.n710__vss1 =  11.1465n       
+ xi159.n711__net1 =  12.8192n       
+ xi159.n711__net17 =   1.8000        
+ xi159.n711__sbuf_out =   1.8000        
+ xi159.n711__vddio1 =   1.8000        
+ xi159.n711__vss1 =  11.1474n       
+ xi159.n712__net1 =  12.8205n       
+ xi159.n712__net17 =   1.8000        
+ xi159.n712__sbuf_out =   1.8000        
+ xi159.n712__vddio1 =   1.8000        
+ xi159.n712__vss1 =  11.1478n       
+ xi159.n713__net1 =  12.8100n       
+ xi159.n713__net17 =   1.8000        
+ xi159.n713__sbuf_out =   1.8000        
+ xi159.n713__vddio1 =   1.8000        
+ xi159.n713__vss1 =  11.1488n       
+ xi159.n714__net1 =  12.8091n       
+ xi159.n714__net17 =   1.8000        
+ xi159.n714__sbuf_out =   1.8000        
+ xi159.n714__vddio1 =   1.8000        
+ xi159.n714__vss1 =  11.1496n       
+ xi159.n715__net1 =  12.8086n       
+ xi159.n715__net17 =   1.8000        
+ xi159.n715__sbuf_out =   1.8000        
+ xi159.n715__vddio1 =   1.8000        
+ xi159.n715__vss1 =  11.1499n       
+ xi159.n716__net1 =  12.8091n       
+ xi159.n716__net17 =   1.8000        
+ xi159.n716__sbuf_out =   1.8000        
+ xi159.n716__vddio1 =   1.8000        
+ xi159.n716__vss1 =  11.1500n       
+ xi159.n717__net1 =  12.8008n       
+ xi159.n717__net17 =   1.8000        
+ xi159.n717__sbuf_out =   1.8000        
+ xi159.n717__vddio1 =   1.8000        
+ xi159.n717__vss1 =  11.1502n       
+ xi159.n718__net1 =  12.8008n       
+ xi159.n718__net17 =   1.8000        
+ xi159.n718__sbuf_out =   1.8000        
+ xi159.n718__vddio1 =   1.8000        
+ xi159.n719__net1 =  12.8003n       
+ xi159.n719__net17 =   1.8000        
+ xi159.n719__sbuf_out =   1.8000        
+ xi159.n719__vddio1 =   1.8000        
+ xi159.n719__vss1 =  11.1517n       
+ xi159.n71__net1 =  12.9993n       
+ xi159.n71__net17 =   1.8000        
+ xi159.n71__net7 =   7.3637n       
+ xi159.n71__sbuf_out =   1.8000        
+ xi159.n71__vddio1 =   1.8000        
+ xi159.n71__vss1 =   2.9095n       
+ xi159.n720__net1 =  12.8017n       
+ xi159.n720__net17 =   1.8000        
+ xi159.n720__sbuf_out =   1.8000        
+ xi159.n720__vddio1 =   1.8000        
+ xi159.n720__vss1 =  11.1385n       
+ xi159.n721__net1 =  12.7905n       
+ xi159.n721__net17 =   1.8000        
+ xi159.n721__sbuf_out =   1.8000        
+ xi159.n721__vddio1 =   1.8000        
+ xi159.n721__vss1 =  11.1628n       
+ xi159.n722__net1 =  12.7896n       
+ xi159.n722__net17 =   1.8000        
+ xi159.n722__sbuf_out =   1.8000        
+ xi159.n722__vddio1 =   1.8000        
+ xi159.n722__vss1 =  11.1628n       
+ xi159.n723__net1 =  12.7891n       
+ xi159.n723__net17 =   1.8000        
+ xi159.n723__sbuf_out =   1.8000        
+ xi159.n723__vddio1 =   1.8000        
+ xi159.n723__vss1 =  11.1644n       
+ xi159.n724__net1 =  12.7896n       
+ xi159.n724__net17 =   1.8000        
+ xi159.n724__sbuf_out =   1.8000        
+ xi159.n724__vddio1 =   1.8000        
+ xi159.n724__vss1 =  11.1644n       
+ xi159.n725__net1 =  12.7808n       
+ xi159.n725__net17 =   1.8000        
+ xi159.n725__sbuf_out =   1.8000        
+ xi159.n725__vddio1 =   1.8000        
+ xi159.n725__vss1 =  11.1658n       
+ xi159.n726__net1 =  12.7808n       
+ xi159.n726__net17 =   1.8000        
+ xi159.n726__sbuf_out =   1.8000        
+ xi159.n726__vss1 =  11.1658n       
+ xi159.n727__net1 =  12.7804n       
+ xi159.n727__net17 =   1.8000        
+ xi159.n727__sbuf_out =   1.8000        
+ xi159.n727__vddio1 =   1.8000        
+ xi159.n727__vss1 =  11.1668n       
+ xi159.n728__net1 =  12.7817n       
+ xi159.n728__net17 =   1.8000        
+ xi159.n728__sbuf_out =   1.8000        
+ xi159.n728__vss1 =  11.1668n       
+ xi159.n729__net1 =  12.7701n       
+ xi159.n729__net17 =   1.8000        
+ xi159.n729__sbuf_out =   1.8000        
+ xi159.n729__vddio1 =   1.8000        
+ xi159.n729__vss1 =  11.1675n       
+ xi159.n72__net1 =  12.9997n       
+ xi159.n72__net17 =   1.8000        
+ xi159.n72__net7 =   7.3625n       
+ xi159.n72__sbuf_out =   1.8000        
+ xi159.n72__vddio1 =   1.8000        
+ xi159.n72__vss1 =   2.9087n       
+ xi159.n730__net1 =  12.7692n       
+ xi159.n730__net17 =   1.8000        
+ xi159.n730__sbuf_out =   1.8000        
+ xi159.n730__vddio1 =   1.8000        
+ xi159.n730__vss1 =  11.1675n       
+ xi159.n731__net1 =  12.7687n       
+ xi159.n731__net17 =   1.8000        
+ xi159.n731__sbuf_out =   1.8000        
+ xi159.n731__vddio1 =   1.8000        
+ xi159.n731__vss1 =  11.1679n       
+ xi159.n732__net1 =  12.7692n       
+ xi159.n732__net17 =   1.8000        
+ xi159.n732__sbuf_out =   1.8000        
+ xi159.n732__vddio1 =   1.8000        
+ xi159.n732__vss1 =  11.1679n       
+ xi159.n733__net1 =  12.7701n       
+ xi159.n733__net17 =   1.8000        
+ xi159.n733__sbuf_out =   1.8000        
+ xi159.n733__vddio1 =   1.8000        
+ xi159.n733__vss1 =  11.1682n       
+ xi159.n734__net1 =  12.7701n       
+ xi159.n734__net17 =   1.8000        
+ xi159.n734__sbuf_out =   1.8000        
+ xi159.n734__vddio1 =   1.8000        
+ xi159.n734__vss1 =  11.1682n       
+ xi159.n735__net1 =  12.7696n       
+ xi159.n735__net17 =   1.8000        
+ xi159.n735__sbuf_out =   1.8000        
+ xi159.n735__vddio1 =   1.8000        
+ xi159.n735__vss1 =  11.0463n       
+ xi159.n736__net1 =  12.7710n       
+ xi159.n736__net17 =   1.8000        
+ xi159.n736__sbuf_out =   1.8000        
+ xi159.n736__vddio1 =   1.8000        
+ xi159.n736__vss1 =  11.0373n       
+ xi159.n737__net1 =  12.7719n       
+ xi159.n737__net17 =   1.8000        
+ xi159.n737__sbuf_out =   1.8000        
+ xi159.n737__vddio1 =   1.8000        
+ xi159.n737__vss1 =  11.0013n       
+ xi159.n738__net1 =  12.7710n       
+ xi159.n738__net17 =   1.8000        
+ xi159.n738__sbuf_out =   1.8000        
+ xi159.n738__vddio1 =   1.8000        
+ xi159.n738__vss1 =  11.0341n       
+ xi159.n739__net1 =  12.7705n       
+ xi159.n739__net17 =   1.8000        
+ xi159.n739__sbuf_out =   1.8000        
+ xi159.n739__vddio1 =   1.8000        
+ xi159.n739__vss1 =  11.0277n       
+ xi159.n73__net1 =  12.9956n       
+ xi159.n73__net17 =   1.8000        
+ xi159.n73__net7 =   7.3606n       
+ xi159.n73__sbuf_out =   1.8000        
+ xi159.n73__vddio1 =   1.8000        
+ xi159.n73__vss1 =   2.9084n       
+ xi159.n740__net1 =  12.7710n       
+ xi159.n740__net17 =   1.8000        
+ xi159.n740__sbuf_out =   1.8000        
+ xi159.n740__vddio1 =   1.8000        
+ xi159.n740__vss1 =  11.0181n       
+ xi159.n741__net1 =  12.7715n       
+ xi159.n741__net17 =   1.8000        
+ xi159.n741__sbuf_out =   1.8000        
+ xi159.n741__vddio1 =   1.8000        
+ xi159.n741__vss1 =  11.0110n       
+ xi159.n742__net1 =  12.7715n       
+ xi159.n742__net17 =   1.8000        
+ xi159.n742__sbuf_out =   1.8000        
+ xi159.n742__vddio1 =   1.8000        
+ xi159.n742__vss1 =  11.0085n       
+ xi159.n743__net1 =  12.7710n       
+ xi159.n743__net17 =   1.8000        
+ xi159.n743__sbuf_out =   1.8000        
+ xi159.n743__vddio1 =   1.8000        
+ xi159.n743__vss1 =  10.9993n       
+ xi159.n744__net1 =  12.7723n       
+ xi159.n744__net17 =   1.8000        
+ xi159.n744__sbuf_out =   1.8000        
+ xi159.n744__vddio1 =   1.8000        
+ xi159.n744__vss1 =  10.9898n       
+ xi159.n745__net1 =  12.7726n       
+ xi159.n745__net17 =   1.8000        
+ xi159.n745__sbuf_out =   1.8000        
+ xi159.n745__vddio1 =   1.8000        
+ xi159.n745__vss1 =  10.9799n       
+ xi159.n746__net1 =  12.7718n       
+ xi159.n746__net17 =   1.8000        
+ xi159.n746__sbuf_out =   1.8000        
+ xi159.n746__vddio1 =   1.8000        
+ xi159.n746__vss1 =  10.9785n       
+ xi159.n747__net1 =  12.7713n       
+ xi159.n747__net17 =   1.8000        
+ xi159.n747__sbuf_out =   1.8000        
+ xi159.n747__vddio1 =   1.8000        
+ xi159.n747__vss1 =  10.9677n       
+ xi159.n748__net1 =  12.7718n       
+ xi159.n748__net17 =   1.8000        
+ xi159.n748__sbuf_out =   1.8000        
+ xi159.n748__vddio1 =   1.8000        
+ xi159.n748__vss1 =  10.9577n       
+ xi159.n749__net1 =  13.0240n       
+ xi159.n749__net17 =   1.8000        
+ xi159.n749__sbuf_out =   1.8000        
+ xi159.n749__vddio1 =   1.8000        
+ xi159.n749__vss1 =  11.0463n       
+ xi159.n74__net1 =  12.9956n       
+ xi159.n74__net17 =   1.8000        
+ xi159.n74__net7 =   7.3581n       
+ xi159.n74__sbuf_out =   1.8000        
+ xi159.n74__vddio1 =   1.8000        
+ xi159.n74__vss1 =   2.9288n       
+ xi159.n750__net1 =  13.0231n       
+ xi159.n750__net17 =   1.8000        
+ xi159.n750__sbuf_out =   1.8000        
+ xi159.n750__vddio1 =   1.8000        
+ xi159.n750__vss1 =  11.0403n       
+ xi159.n751__net1 =  13.0226n       
+ xi159.n751__sbuf_out =   1.8000        
+ xi159.n751__vddio1 =   1.8000        
+ xi159.n751__vss1 =  11.0457n       
+ xi159.n752__net1 =  13.0231n       
+ xi159.n752__net17 =   1.8000        
+ xi159.n752__sbuf_out =   1.8000        
+ xi159.n752__vddio1 =   1.8000        
+ xi159.n752__vss1 =  11.0457n       
+ xi159.n753__net1 =  13.0203n       
+ xi159.n753__net17 =   1.8000        
+ xi159.n753__sbuf_out =   1.8000        
+ xi159.n753__vddio1 =   1.8000        
+ xi159.n753__vss1 =  11.0361n       
+ xi159.n754__net1 =  13.0203n       
+ xi159.n754__net17 =   1.8000        
+ xi159.n754__sbuf_out =   1.8000        
+ xi159.n754__vddio1 =   1.8000        
+ xi159.n754__vss1 =  11.0361n       
+ xi159.n755__net1 =  13.0198n       
+ xi159.n755__sbuf_out =   1.8000        
+ xi159.n755__vddio1 =   1.8000        
+ xi159.n755__vss1 =  11.0265n       
+ xi159.n756__net1 =  13.0212n       
+ xi159.n756__sbuf_out =   1.8000        
+ xi159.n756__vddio1 =   1.8000        
+ xi159.n756__vss1 =  11.0265n       
+ xi159.n757__net1 =  13.0173n       
+ xi159.n757__sbuf_out =   1.8000        
+ xi159.n757__vddio1 =   1.8000        
+ xi159.n757__vss1 =  11.0173n       
+ xi159.n758__net1 =  13.0164n       
+ xi159.n758__sbuf_out =   1.8000        
+ xi159.n758__vddio1 =   1.8000        
+ xi159.n758__vss1 =  11.0173n       
+ xi159.n759__net1 =  13.0159n       
+ xi159.n759__sbuf_out =   1.8000        
+ xi159.n759__vddio1 =   1.8000        
+ xi159.n759__vss1 =  11.0077n       
+ xi159.n75__net1 =  12.9951n       
+ xi159.n75__net17 =   1.8000        
+ xi159.n75__net7 =   7.3549n       
+ xi159.n75__sbuf_out =   1.8000        
+ xi159.n75__vddio1 =   1.8000        
+ xi159.n75__vss1 =   2.9287n       
+ xi159.n760__net1 =  13.0164n       
+ xi159.n760__sbuf_out =   1.8000        
+ xi159.n760__vddio1 =   1.8000        
+ xi159.n760__vss1 =  11.0077n       
+ xi159.n761__net1 =  13.0132n       
+ xi159.n761__sbuf_out =   1.8000        
+ xi159.n761__vddio1 =   1.8000        
+ xi159.n761__vss1 =  10.9979n       
+ xi159.n762__net1 =  13.0132n       
+ xi159.n762__sbuf_out =   1.8000        
+ xi159.n762__vddio1 =   1.8000        
+ xi159.n762__vss1 =  10.9979n       
+ xi159.n763__net1 =  13.0127n       
+ xi159.n763__sbuf_out =   1.8000        
+ xi159.n763__vddio1 =   1.8000        
+ xi159.n763__vss1 =  10.9857n       
+ xi159.n764__net1 =  13.0141n       
+ xi159.n764__sbuf_out =   1.8000        
+ xi159.n764__vddio1 =   1.8000        
+ xi159.n764__vss1 =  10.9857n       
+ xi159.n765__net1 =  13.0095n       
+ xi159.n765__sbuf_out =   1.8000        
+ xi159.n765__vddio1 =   1.8000        
+ xi159.n765__vss1 =  10.8565n       
+ xi159.n766__net1 =  13.0087n       
+ xi159.n766__sbuf_out =   1.8000        
+ xi159.n766__vss1 =  10.8589n       
+ xi159.n767__net1 =  13.0082n       
+ xi159.n767__sbuf_out =   1.8000        
+ xi159.n767__vddio1 =   1.8000        
+ xi159.n767__vss1 =  10.8587n       
+ xi159.n768__net1 =  13.0087n       
+ xi159.n768__sbuf_out =   1.8000        
+ xi159.n768__vddio1 =   1.8000        
+ xi159.n768__vss1 =  10.8581n       
+ xi159.n769__net1 =  13.0050n       
+ xi159.n769__sbuf_out =   1.8000        
+ xi159.n769__vddio1 =   1.8000        
+ xi159.n769__vss1 =  10.8579n       
+ xi159.n76__net1 =  12.9965n       
+ xi159.n76__net17 =   1.8000        
+ xi159.n76__net7 =   7.3511n       
+ xi159.n76__sbuf_out =   1.8000        
+ xi159.n76__vddio1 =   1.8000        
+ xi159.n76__vss1 =   2.9284n       
+ xi159.n770__net1 =  13.0050n       
+ xi159.n770__sbuf_out =   1.8000        
+ xi159.n770__vddio1 =   1.8000        
+ xi159.n770__vss1 =  10.8574n       
+ xi159.n771__net1 =  13.0045n       
+ xi159.n771__sbuf_out =   1.8000        
+ xi159.n771__vddio1 =   1.8000        
+ xi159.n771__vss1 =  10.8564n       
+ xi159.n772__net1 =  13.0059n       
+ xi159.n772__sbuf_out =   1.8000        
+ xi159.n772__vddio1 =   1.8000        
+ xi159.n772__vss1 =  10.8551n       
+ xi159.n773__net1 =  13.0007n       
+ xi159.n773__sbuf_out =   1.8000        
+ xi159.n773__vddio1 =   1.8000        
+ xi159.n773__vss1 =  10.8541n       
+ xi159.n774__net1 =  12.9999n       
+ xi159.n774__sbuf_out =   1.8000        
+ xi159.n774__vddio1 =   1.8000        
+ xi159.n774__vss1 =  10.8534n       
+ xi159.n775__net1 =  12.9994n       
+ xi159.n775__sbuf_out =   1.8000        
+ xi159.n775__vddio1 =   1.8000        
+ xi159.n775__vss1 =  10.8513n       
+ xi159.n776__net1 =  12.9999n       
+ xi159.n776__sbuf_out =   1.8000        
+ xi159.n776__vddio1 =   1.8000        
+ xi159.n776__vss1 =  10.8470n       
+ xi159.n777__net1 =  12.9957n       
+ xi159.n777__sbuf_out =   1.8000        
+ xi159.n777__vddio1 =   1.8000        
+ xi159.n777__vss1 =  10.8769n       
+ xi159.n778__net1 =  12.9957n       
+ xi159.n778__sbuf_out =   1.8000        
+ xi159.n778__vddio1 =   1.8000        
+ xi159.n778__vss1 =  10.8769n       
+ xi159.n779__net1 =  12.9952n       
+ xi159.n779__sbuf_out =   1.8000        
+ xi159.n779__vss1 =  10.8766n       
+ xi159.n77__net1 =  12.9908n       
+ xi159.n77__net17 =   1.8000        
+ xi159.n77__net7 =   7.3467n       
+ xi159.n77__sbuf_out =   1.8000        
+ xi159.n77__vddio1 =   1.8000        
+ xi159.n77__vss1 =   2.9280n       
+ xi159.n780__net1 =  12.9966n       
+ xi159.n780__sbuf_out =   1.8000        
+ xi159.n780__vddio1 =   1.8000        
+ xi159.n780__vss1 =  10.8766n       
+ xi159.n781__net1 =  12.9909n       
+ xi159.n781__sbuf_out =   1.8000        
+ xi159.n781__vddio1 =   1.8000        
+ xi159.n781__vss1 =  10.8761n       
+ xi159.n782__net1 =  12.9900n       
+ xi159.n782__sbuf_out =   1.8000        
+ xi159.n782__vddio1 =   1.8000        
+ xi159.n782__vss1 =  10.8761n       
+ xi159.n783__net1 =  12.9895n       
+ xi159.n783__sbuf_out =   1.8000        
+ xi159.n783__vddio1 =   1.8000        
+ xi159.n783__vss1 =  10.8754n       
+ xi159.n784__net1 =  12.9900n       
+ xi159.n784__sbuf_out =   1.8000        
+ xi159.n784__vddio1 =   1.8000        
+ xi159.n784__vss1 =  10.8754n       
+ xi159.n785__net1 =  12.9854n       
+ xi159.n785__sbuf_out =   1.8000        
+ xi159.n785__vddio1 =   1.8000        
+ xi159.n785__vss1 =  10.8744n       
+ xi159.n786__net1 =  12.9854n       
+ xi159.n786__sbuf_out =   1.8000        
+ xi159.n786__vddio1 =   1.8000        
+ xi159.n786__vss1 =  10.8744n       
+ xi159.n787__net1 =  12.9849n       
+ xi159.n787__sbuf_out =   1.8000        
+ xi159.n787__vddio1 =   1.8000        
+ xi159.n787__vss1 =  10.8731n       
+ xi159.n788__net1 =  12.9863n       
+ xi159.n788__sbuf_out =   1.8000        
+ xi159.n788__vddio1 =   1.8000        
+ xi159.n788__vss1 =  10.8731n       
+ xi159.n789__net1 =  12.9800n       
+ xi159.n789__sbuf_out =   1.8000        
+ xi159.n789__vddio1 =   1.8000        
+ xi159.n789__vss1 =  10.8714n       
+ xi159.n78__net1 =  12.9899n       
+ xi159.n78__net17 =   1.8000        
+ xi159.n78__net7 =   7.3416n       
+ xi159.n78__sbuf_out =   1.8000        
+ xi159.n78__vddio1 =   1.8000        
+ xi159.n78__vss1 =   2.9274n       
+ xi159.n790__net1 =  12.9791n       
+ xi159.n790__sbuf_out =   1.8000        
+ xi159.n790__vddio1 =   1.8000        
+ xi159.n790__vss1 =  10.8714n       
+ xi159.n791__net1 =  12.9786n       
+ xi159.n791__sbuf_out =   1.8000        
+ xi159.n791__vddio1 =   1.8000        
+ xi159.n791__vss1 =  10.8603n       
+ xi159.n792__net1 =  12.9791n       
+ xi159.n792__sbuf_out =   1.8000        
+ xi159.n792__vddio1 =   1.8000        
+ xi159.n792__vss1 =  10.8603n       
+ xi159.n793__net1 =  12.9467n       
+ xi159.n793__sbuf_out =   1.8000        
+ xi159.n793__vddio1 =   1.8000        
+ xi159.n793__vss1 =  10.7378n       
+ xi159.n794__net1 =  12.9472n       
+ xi159.n794__sbuf_out =   1.8000        
+ xi159.n794__vddio1 =   1.8000        
+ xi159.n794__vss1 =  10.7402n       
+ xi159.n795__net1 =  12.9481n       
+ xi159.n795__sbuf_out =   1.8000        
+ xi159.n795__vddio1 =   1.8000        
+ xi159.n795__vss1 =  10.7399n       
+ xi159.n796__net1 =  12.9472n       
+ xi159.n796__sbuf_out =   1.8000        
+ xi159.n796__vddio1 =   1.8000        
+ xi159.n796__vss1 =  10.7394n       
+ xi159.n797__net1 =  12.9398n       
+ xi159.n797__sbuf_out =   1.8000        
+ xi159.n797__vddio1 =   1.8000        
+ xi159.n797__vss1 =  10.7392n       
+ xi159.n798__net1 =  12.9403n       
+ xi159.n798__sbuf_out =   1.8000        
+ xi159.n798__vddio1 =   1.8000        
+ xi159.n798__vss1 =  10.7387n       
+ xi159.n799__net1 =  12.9403n       
+ xi159.n799__sbuf_out =   1.8000        
+ xi159.n799__vddio1 =   1.8000        
+ xi159.n799__vss1 =  10.7377n       
+ xi159.n79__net1 =  12.9894n       
+ xi159.n79__net17 =   1.8000        
+ xi159.n79__net7 =   7.3359n       
+ xi159.n79__sbuf_out =   1.8000        
+ xi159.n79__vddio1 =   1.8000        
+ xi159.n79__vss1 =   2.9177n       
+ xi159.n7__net1 =  12.8190n       
+ xi159.n7__net17 =   1.8000        
+ xi159.n7__net3 =   1.8000        
+ xi159.n7__net7 =   7.3548n       
+ xi159.n7__sbuf_in =  22.4569n       
+ xi159.n7__sbuf_out =   1.8000        
+ xi159.n7__vddio1 =   1.8000        
+ xi159.n7__vss1 = 942.9564p       
+ xi159.n800__net1 =  12.9412n       
+ xi159.n800__sbuf_out =   1.8000        
+ xi159.n800__vddio1 =   1.8000        
+ xi159.n800__vss1 =  10.7364n       
+ xi159.n801__net1 =  12.9343n       
+ xi159.n801__sbuf_out =   1.8000        
+ xi159.n801__vddio1 =   1.8000        
+ xi159.n801__vss1 =  10.7353n       
+ xi159.n802__net1 =  12.9348n       
+ xi159.n802__sbuf_out =   1.8000        
+ xi159.n802__vddio1 =   1.8000        
+ xi159.n802__vss1 =  10.7347n       
+ xi159.n803__net1 =  12.9356n       
+ xi159.n803__sbuf_out =   1.8000        
+ xi159.n803__vddio1 =   1.8000        
+ xi159.n803__vss1 =  10.7326n       
+ xi159.n804__net1 =  12.9348n       
+ xi159.n804__sbuf_out =   1.8000        
+ xi159.n804__vddio1 =   1.8000        
+ xi159.n804__vss1 =  10.7283n       
+ xi159.n805__net1 =  12.9268n       
+ xi159.n805__sbuf_out =   1.8000        
+ xi159.n805__vddio1 =   1.8000        
+ xi159.n805__vss1 =  10.7581n       
+ xi159.n806__net1 =  12.9272n       
+ xi159.n806__sbuf_out =   1.8000        
+ xi159.n806__vddio1 =   1.8000        
+ xi159.n806__vss1 =  10.7581n       
+ xi159.n807__net1 =  12.9272n       
+ xi159.n807__sbuf_out =   1.8000        
+ xi159.n807__vddio1 =   1.8000        
+ xi159.n807__vss1 =  10.7579n       
+ xi159.n808__net1 =  12.9281n       
+ xi159.n808__sbuf_out =   1.8000        
+ xi159.n808__vss1 =  10.7579n       
+ xi159.n809__net1 =  12.9207n       
+ xi159.n809__sbuf_out =   1.8000        
+ xi159.n809__vddio1 =   1.8000        
+ xi159.n809__vss1 =  10.7574n       
+ xi159.n80__net1 =  12.9899n       
+ xi159.n80__net17 =   1.8000        
+ xi159.n80__net7 =   7.3295n       
+ xi159.n80__sbuf_out =   1.8000        
+ xi159.n80__vddio1 =   1.8000        
+ xi159.n810__net1 =  12.9212n       
+ xi159.n810__sbuf_out =   1.8000        
+ xi159.n810__vddio1 =   1.8000        
+ xi159.n810__vss1 =  10.7574n       
+ xi159.n811__net1 =  12.9221n       
+ xi159.n811__sbuf_out =   1.8000        
+ xi159.n811__vddio1 =   1.8000        
+ xi159.n811__vss1 =  10.7567n       
+ xi159.n812__net1 =  12.9212n       
+ xi159.n812__sbuf_out =   1.8000        
+ xi159.n812__vddio1 =   1.8000        
+ xi159.n812__vss1 =  10.7567n       
+ xi159.n813__net1 =  12.9126n       
+ xi159.n813__sbuf_out =   1.8000        
+ xi159.n813__vddio1 =   1.8000        
+ xi159.n813__vss1 =  10.7557n       
+ xi159.n814__net1 =  12.9131n       
+ xi159.n814__sbuf_out =   1.8000        
+ xi159.n814__vddio1 =   1.8000        
+ xi159.n814__vss1 =  10.7557n       
+ xi159.n815__net1 =  12.9131n       
+ xi159.n815__sbuf_out =   1.8000        
+ xi159.n815__vddio1 =   1.8000        
+ xi159.n815__vss1 =  10.7544n       
+ xi159.n816__net1 =  12.9140n       
+ xi159.n816__sbuf_out =   1.8000        
+ xi159.n816__vddio1 =   1.8000        
+ xi159.n816__vss1 =  10.7544n       
+ xi159.n817__net1 =  12.9061n       
+ xi159.n817__sbuf_out =   1.8000        
+ xi159.n817__vddio1 =   1.8000        
+ xi159.n817__vss1 =  10.7527n       
+ xi159.n818__net1 =  12.9066n       
+ xi159.n818__sbuf_out =   1.8000        
+ xi159.n818__vddio1 =   1.8000        
+ xi159.n818__vss1 =  10.7527n       
+ xi159.n819__net1 =  12.9075n       
+ xi159.n819__sbuf_out =   1.8000        
+ xi159.n819__vddio1 =   1.8000        
+ xi159.n819__vss1 =  10.7415n       
+ xi159.n81__net1 =  12.9853n       
+ xi159.n81__net17 =   1.8000        
+ xi159.n81__net7 =   7.3282n       
+ xi159.n81__sbuf_out =   1.8000        
+ xi159.n81__vddio1 =   1.8000        
+ xi159.n81__vss1 =   7.3753n       
+ xi159.n820__net1 =  12.9066n       
+ xi159.n820__sbuf_out =   1.8000        
+ xi159.n820__vddio1 =   1.8000        
+ xi159.n820__vss1 =  10.7415n       
+ xi159.n821__net1 =  12.8974n       
+ xi159.n821__sbuf_out =   1.8000        
+ xi159.n821__vddio1 =   1.8000        
+ xi159.n821__vss1 =  10.6007n       
+ xi159.n822__net1 =  12.8979n       
+ xi159.n822__sbuf_out =   1.8000        
+ xi159.n822__vddio1 =   1.8000        
+ xi159.n822__vss1 =  10.6031n       
+ xi159.n823__net1 =  12.8979n       
+ xi159.n823__sbuf_out =   1.8000        
+ xi159.n823__vddio1 =   1.8000        
+ xi159.n823__vss1 =  10.6029n       
+ xi159.n824__net1 =  12.8988n       
+ xi159.n824__sbuf_out =   1.8000        
+ xi159.n824__vddio1 =   1.8000        
+ xi159.n824__vss1 =  10.6024n       
+ xi159.n825__net1 =  12.8905n       
+ xi159.n825__sbuf_out =   1.8000        
+ xi159.n825__vddio1 =   1.8000        
+ xi159.n825__vss1 =  10.6022n       
+ xi159.n826__net1 =  12.8910n       
+ xi159.n826__sbuf_out =   1.8000        
+ xi159.n826__vddio1 =   1.8000        
+ xi159.n826__vss1 =  10.6017n       
+ xi159.n827__net1 =  12.8918n       
+ xi159.n827__sbuf_out =   1.8000        
+ xi159.n827__vddio1 =   1.8000        
+ xi159.n827__vss1 =  10.6007n       
+ xi159.n828__net1 =  12.8910n       
+ xi159.n828__sbuf_out =   1.8000        
+ xi159.n828__vddio1 =   1.8000        
+ xi159.n828__vss1 =  10.5994n       
+ xi159.n829__net1 =  12.8811n       
+ xi159.n829__sbuf_out =   1.8000        
+ xi159.n829__vddio1 =   1.8000        
+ xi159.n829__vss1 =  10.5983n       
+ xi159.n82__net1 =  12.9853n       
+ xi159.n82__net17 =   1.8000        
+ xi159.n82__net7 =   7.3652n       
+ xi159.n82__sbuf_out =   1.8000        
+ xi159.n82__vddio1 =   1.8000        
+ xi159.n82__vss1 =   7.2009n       
+ xi159.n830__net1 =  12.8816n       
+ xi159.n830__sbuf_out =   1.8000        
+ xi159.n830__vddio1 =   1.8000        
+ xi159.n830__vss1 =  10.5977n       
+ xi159.n831__net1 =  12.8816n       
+ xi159.n831__sbuf_out =   1.8000        
+ xi159.n831__vddio1 =   1.8000        
+ xi159.n831__vss1 =  10.5955n       
+ xi159.n832__net1 =  12.8825n       
+ xi159.n832__sbuf_out =   1.8000        
+ xi159.n832__vddio1 =   1.8000        
+ xi159.n832__vss1 =  10.5913n       
+ xi159.n833__net1 =  12.8737n       
+ xi159.n833__sbuf_out =   1.8000        
+ xi159.n833__vddio1 =   1.8000        
+ xi159.n833__vss1 =  10.6211n       
+ xi159.n834__net1 =  12.8742n       
+ xi159.n834__sbuf_out =   1.8000        
+ xi159.n834__vddio1 =   1.8000        
+ xi159.n834__vss1 =  10.6211n       
+ xi159.n835__net1 =  12.8751n       
+ xi159.n835__sbuf_out =   1.8000        
+ xi159.n835__vddio1 =   1.8000        
+ xi159.n835__vss1 =  10.6209n       
+ xi159.n836__net1 =  12.8742n       
+ xi159.n836__sbuf_out =   1.8000        
+ xi159.n836__vddio1 =   1.8000        
+ xi159.n836__vss1 =  10.6209n       
+ xi159.n837__net1 =  13.0530n       
+ xi159.n837__sbuf_out =   1.8000        
+ xi159.n837__vss1 =  10.6204n       
+ xi159.n838__net1 =  13.0535n       
+ xi159.n838__sbuf_out =   1.8000        
+ xi159.n838__vddio1 =   1.8000        
+ xi159.n838__vss1 =  10.6204n       
+ xi159.n839__net1 =  13.0544n       
+ xi159.n839__sbuf_out =   1.8000        
+ xi159.n839__vddio1 =   1.8000        
+ xi159.n839__vss1 =  10.6196n       
+ xi159.n83__net1 =  12.9848n       
+ xi159.n83__net17 =   1.8000        
+ xi159.n83__net7 =   7.3646n       
+ xi159.n83__sbuf_out =   1.8000        
+ xi159.n83__vddio1 =   1.8000        
+ xi159.n83__vss1 =   7.3717n       
+ xi159.n840__net1 =  13.0535n       
+ xi159.n840__sbuf_out =   1.8000        
+ xi159.n840__vddio1 =   1.8000        
+ xi159.n840__vss1 =  10.6196n       
+ xi159.n841__net1 =  13.0527n       
+ xi159.n841__sbuf_out =   1.8000        
+ xi159.n841__vddio1 =   1.8000        
+ xi159.n841__vss1 =  10.6187n       
+ xi159.n842__net1 =  13.0532n       
+ xi159.n842__sbuf_out =   1.8000        
+ xi159.n842__vddio1 =   1.8000        
+ xi159.n842__vss1 =  10.6187n       
+ xi159.n843__net1 =  13.0532n       
+ xi159.n843__sbuf_out =   1.8000        
+ xi159.n843__vddio1 =   1.8000        
+ xi159.n843__vss1 =  10.6173n       
+ xi159.n844__net1 =  13.0541n       
+ xi159.n844__sbuf_out =   1.8000        
+ xi159.n844__vddio1 =   1.8000        
+ xi159.n844__vss1 =  10.6173n       
+ xi159.n845__net1 =  13.0522n       
+ xi159.n845__sbuf_out =   1.8000        
+ xi159.n845__vddio1 =   1.8000        
+ xi159.n845__vss1 =  10.6156n       
+ xi159.n846__net1 =  13.0527n       
+ xi159.n846__sbuf_out =   1.8000        
+ xi159.n846__vddio1 =   1.8000        
+ xi159.n846__vss1 =  10.6156n       
+ xi159.n847__net1 =  13.0536n       
+ xi159.n847__sbuf_out =   1.8000        
+ xi159.n847__vddio1 =   1.8000        
+ xi159.n847__vss1 =  10.6045n       
+ xi159.n848__net1 =  13.0527n       
+ xi159.n848__sbuf_out =   1.8000        
+ xi159.n848__vddio1 =   1.8000        
+ xi159.n848__vss1 =  10.6045n       
+ xi159.n849__net1 =  13.0513n       
+ xi159.n849__sbuf_out =   1.8000        
+ xi159.n849__vddio1 =   1.8000        
+ xi159.n849__vss1 =  10.4454n       
+ xi159.n84__net1 =  12.9862n       
+ xi159.n84__net17 =   1.8000        
+ xi159.n84__net7 =   7.3637n       
+ xi159.n84__sbuf_out =   1.8000        
+ xi159.n84__vddio1 =   1.8000        
+ xi159.n84__vss1 =   7.3641n       
+ xi159.n850__net1 =  13.0518n       
+ xi159.n850__sbuf_out =   1.8000        
+ xi159.n850__vddio1 =   1.8000        
+ xi159.n850__vss1 =  10.4478n       
+ xi159.n851__net1 =  13.0518n       
+ xi159.n851__sbuf_out =   1.8000        
+ xi159.n851__vddio1 =   1.8000        
+ xi159.n851__vss1 =  10.4476n       
+ xi159.n852__net1 =  13.0527n       
+ xi159.n852__sbuf_out =   1.8000        
+ xi159.n852__vddio1 =   1.8000        
+ xi159.n852__vss1 =  10.4471n       
+ xi159.n853__net1 =  13.0504n       
+ xi159.n853__sbuf_out =   1.8000        
+ xi159.n853__vddio1 =   1.8000        
+ xi159.n853__vss1 =  10.4469n       
+ xi159.n854__net1 =  13.0509n       
+ xi159.n854__sbuf_out =   1.8000        
+ xi159.n854__vddio1 =   1.8000        
+ xi159.n854__vss1 =  10.4463n       
+ xi159.n855__net1 =  13.0518n       
+ xi159.n855__sbuf_out =   1.8000        
+ xi159.n855__vddio1 =   1.8000        
+ xi159.n855__vss1 =  10.4453n       
+ xi159.n856__net1 =  13.0509n       
+ xi159.n856__sbuf_out =   1.8000        
+ xi159.n856__vddio1 =   1.8000        
+ xi159.n856__vss1 =  10.4440n       
+ xi159.n857__net1 =  13.0489n       
+ xi159.n857__sbuf_out =   1.8000        
+ xi159.n857__vddio1 =   1.8000        
+ xi159.n857__vss1 =  10.4430n       
+ xi159.n858__net1 =  13.0494n       
+ xi159.n858__sbuf_out =   1.8000        
+ xi159.n858__vddio1 =   1.8000        
+ xi159.n858__vss1 =  10.4423n       
+ xi159.n859__net1 =  13.0494n       
+ xi159.n859__sbuf_out =   1.8000        
+ xi159.n859__vddio1 =   1.8000        
+ xi159.n859__vss1 =  10.4402n       
+ xi159.n85__net1 =  12.9798n       
+ xi159.n85__net17 =   1.8000        
+ xi159.n85__net7 =   7.3634n       
+ xi159.n85__sbuf_out =   1.8000        
+ xi159.n85__vddio1 =   1.8000        
+ xi159.n85__vss1 =   7.5263n       
+ xi159.n860__net1 =  13.0503n       
+ xi159.n860__sbuf_out =   1.8000        
+ xi159.n860__vddio1 =   1.8000        
+ xi159.n860__vss1 =  10.4360n       
+ xi159.n861__net1 =  13.0475n       
+ xi159.n861__sbuf_out =   1.8000        
+ xi159.n861__vddio1 =   1.8000        
+ xi159.n861__vss1 =  10.4658n       
+ xi159.n862__net1 =  13.0480n       
+ xi159.n862__sbuf_out =   1.8000        
+ xi159.n862__vddio1 =   1.8000        
+ xi159.n862__vss1 =  10.4658n       
+ xi159.n863__net1 =  13.0489n       
+ xi159.n863__sbuf_out =   1.8000        
+ xi159.n863__vddio1 =   1.8000        
+ xi159.n863__vss1 =  10.4656n       
+ xi159.n864__net1 =  13.0480n       
+ xi159.n864__sbuf_out =   1.8000        
+ xi159.n864__vddio1 =   1.8000        
+ xi159.n864__vss1 =  10.4656n       
+ xi159.n865__net1 =  13.0454n       
+ xi159.n865__sbuf_out =   1.8000        
+ xi159.n865__vddio1 =   1.8000        
+ xi159.n865__vss1 =  10.4650n       
+ xi159.n866__net1 =  13.0459n       
+ xi159.n866__sbuf_out =   1.8000        
+ xi159.n866__vss1 =  10.4650n       
+ xi159.n867__net1 =  13.0459n       
+ xi159.n867__sbuf_out =   1.8000        
+ xi159.n867__vddio1 =   1.8000        
+ xi159.n867__vss1 =  10.4643n       
+ xi159.n868__net1 =  13.0468n       
+ xi159.n868__sbuf_out =   1.8000        
+ xi159.n868__vddio1 =   1.8000        
+ xi159.n868__vss1 =  10.4643n       
+ xi159.n869__net1 =  13.0436n       
+ xi159.n869__sbuf_out =   1.8000        
+ xi159.n869__vddio1 =   1.8000        
+ xi159.n869__vss1 =  10.4633n       
+ xi159.n86__net1 =  12.9790n       
+ xi159.n86__net17 =   1.8000        
+ xi159.n86__net7 =   7.3625n       
+ xi159.n86__sbuf_out =   1.8000        
+ xi159.n86__vddio1 =   1.8000        
+ xi159.n86__vss1 =   7.3169n       
+ xi159.n870__net1 =  13.0441n       
+ xi159.n870__sbuf_out =   1.8000        
+ xi159.n870__vddio1 =   1.8000        
+ xi159.n870__vss1 =  10.4633n       
+ xi159.n871__net1 =  13.0449n       
+ xi159.n871__sbuf_out =   1.8000        
+ xi159.n871__vddio1 =   1.8000        
+ xi159.n871__vss1 =  10.4620n       
+ xi159.n872__net1 =  13.0441n       
+ xi159.n872__sbuf_out =   1.8000        
+ xi159.n872__vddio1 =   1.8000        
+ xi159.n872__vss1 =  10.4620n       
+ xi159.n873__net1 =  13.0409n       
+ xi159.n873__sbuf_out =   1.8000        
+ xi159.n873__vddio1 =   1.8000        
+ xi159.n873__vss1 =  10.4603n       
+ xi159.n874__net1 =  13.0414n       
+ xi159.n874__sbuf_out =   1.8000        
+ xi159.n874__vddio1 =   1.8000        
+ xi159.n874__vss1 =  10.4603n       
+ xi159.n875__net1 =  13.0414n       
+ xi159.n875__sbuf_out =   1.8000        
+ xi159.n875__vddio1 =   1.8000        
+ xi159.n875__vss1 =  10.4492n       
+ xi159.n876__net1 =  13.0422n       
+ xi159.n876__sbuf_out =   1.8000        
+ xi159.n876__vddio1 =   1.8000        
+ xi159.n876__vss1 =  10.4492n       
+ xi159.n877__net1 =  13.0386n       
+ xi159.n877__sbuf_out =   1.8000        
+ xi159.n877__vddio1 =   1.8000        
+ xi159.n877__vss1 =  10.2718n       
+ xi159.n878__net1 =  13.0390n       
+ xi159.n878__sbuf_out =   1.8000        
+ xi159.n878__vddio1 =   1.8000        
+ xi159.n878__vss1 =  10.2742n       
+ xi159.n879__net1 =  13.0399n       
+ xi159.n879__sbuf_out =   1.8000        
+ xi159.n879__vddio1 =   1.8000        
+ xi159.n879__vss1 =  10.2740n       
+ xi159.n87__net1 =  12.9785n       
+ xi159.n87__net17 =   1.8000        
+ xi159.n87__net7 =   7.3615n       
+ xi159.n87__sbuf_out =   1.8000        
+ xi159.n87__vss1 =   7.4786n       
+ xi159.n880__net1 =  13.0390n       
+ xi159.n880__sbuf_out =   1.8000        
+ xi159.n880__vddio1 =   1.8000        
+ xi159.n880__vss1 =  10.2735n       
+ xi159.n881__net1 =  12.8284n       
+ xi159.n881__sbuf_out =   1.8000        
+ xi159.n881__vddio1 =   1.8000        
+ xi159.n881__vss1 =  10.2733n       
+ xi159.n882__net1 =  12.8275n       
+ xi159.n882__sbuf_out =   1.8000        
+ xi159.n882__vddio1 =   1.8000        
+ xi159.n882__vss1 =  10.2727n       
+ xi159.n883__net1 =  12.8271n       
+ xi159.n883__sbuf_out =   1.8000        
+ xi159.n883__vddio1 =   1.8000        
+ xi159.n883__vss1 =  10.2718n       
+ xi159.n884__net1 =  12.8275n       
+ xi159.n884__sbuf_out =   1.8000        
+ xi159.n884__vddio1 =   1.8000        
+ xi159.n884__vss1 =  10.2704n       
+ xi159.n885__net1 =  12.8197n       
+ xi159.n885__sbuf_out =   1.8000        
+ xi159.n885__vddio1 =   1.8000        
+ xi159.n885__vss1 =  10.2694n       
+ xi159.n886__net1 =  12.8197n       
+ xi159.n886__sbuf_out =   1.8000        
+ xi159.n886__vddio1 =   1.8000        
+ xi159.n886__vss1 =  10.2687n       
+ xi159.n887__net1 =  12.8192n       
+ xi159.n887__sbuf_out =   1.8000        
+ xi159.n887__vddio1 =   1.8000        
+ xi159.n887__vss1 =  10.2666n       
+ xi159.n888__net1 =  12.8205n       
+ xi159.n888__sbuf_out =   1.8000        
+ xi159.n888__vddio1 =   1.8000        
+ xi159.n888__vss1 =  10.2624n       
+ xi159.n889__net1 =  12.8100n       
+ xi159.n889__sbuf_out =   1.8000        
+ xi159.n889__vddio1 =   1.8000        
+ xi159.n889__vss1 =  10.2922n       
+ xi159.n88__net1 =  12.9790n       
+ xi159.n88__net17 =   1.8000        
+ xi159.n88__net7 =   7.3606n       
+ xi159.n88__sbuf_out =   1.8000        
+ xi159.n88__vddio1 =   1.8000        
+ xi159.n88__vss1 =   7.5265n       
+ xi159.n890__net1 =  12.8091n       
+ xi159.n890__sbuf_out =   1.8000        
+ xi159.n890__vddio1 =   1.8000        
+ xi159.n890__vss1 =  10.2922n       
+ xi159.n891__net1 =  12.8086n       
+ xi159.n891__sbuf_out =   1.8000        
+ xi159.n891__vddio1 =   1.8000        
+ xi159.n891__vss1 =  10.2920n       
+ xi159.n892__net1 =  12.8091n       
+ xi159.n892__sbuf_out =   1.8000        
+ xi159.n892__vddio1 =   1.8000        
+ xi159.n892__vss1 =  10.2920n       
+ xi159.n893__net1 =  12.8008n       
+ xi159.n893__sbuf_out =   1.8000        
+ xi159.n893__vddio1 =   1.8000        
+ xi159.n893__vss1 =  10.2914n       
+ xi159.n894__net1 =  12.8008n       
+ xi159.n894__sbuf_out =   1.8000        
+ xi159.n894__vddio1 =   1.8000        
+ xi159.n894__vss1 =  10.2914n       
+ xi159.n895__net1 =  12.8003n       
+ xi159.n895__sbuf_out =   1.8000        
+ xi159.n895__vddio1 =   1.8000        
+ xi159.n895__vss1 =  10.2907n       
+ xi159.n896__net1 =  12.8017n       
+ xi159.n896__sbuf_out =   1.8000        
+ xi159.n896__vss1 =  10.2907n       
+ xi159.n897__net1 =  12.7905n       
+ xi159.n897__sbuf_out =   1.8000        
+ xi159.n897__vddio1 =   1.8000        
+ xi159.n897__vss1 =  10.2897n       
+ xi159.n898__net1 =  12.7897n       
+ xi159.n898__sbuf_out =   1.8000        
+ xi159.n898__vddio1 =   1.8000        
+ xi159.n898__vss1 =  10.2897n       
+ xi159.n899__net1 =  12.7892n       
+ xi159.n899__sbuf_out =   1.8000        
+ xi159.n899__vddio1 =   1.8000        
+ xi159.n899__vss1 =  10.2884n       
+ xi159.n89__net1 =  12.9472n       
+ xi159.n89__net17 =   1.8000        
+ xi159.n89__net7 =   7.3589n       
+ xi159.n89__sbuf_out =   1.8000        
+ xi159.n89__vddio1 =   1.8000        
+ xi159.n89__vss1 =   7.2668n       
+ xi159.n8__net1 =  12.8204n       
+ xi159.n8__net17 =   1.8000        
+ xi159.n8__net3 =   1.8000        
+ xi159.n8__net7 =   7.3510n       
+ xi159.n8__sbuf_in =  22.4578n       
+ xi159.n8__sbuf_out =   1.8000        
+ xi159.n8__vddio1 =   1.8000        
+ xi159.n8__vss1 = 774.1295p       
+ xi159.n900__net1 =  12.7897n       
+ xi159.n900__sbuf_out =   1.8000        
+ xi159.n900__vddio1 =   1.8000        
+ xi159.n900__vss1 =  10.2884n       
+ xi159.n901__net1 =  12.7809n       
+ xi159.n901__sbuf_out =   1.8000        
+ xi159.n901__vddio1 =   1.8000        
+ xi159.n901__vss1 =  10.2867n       
+ xi159.n902__net1 =  12.7809n       
+ xi159.n902__sbuf_out =   1.8000        
+ xi159.n902__vddio1 =   1.8000        
+ xi159.n902__vss1 =  10.2867n       
+ xi159.n903__net1 =  12.7804n       
+ xi159.n903__sbuf_out =   1.8000        
+ xi159.n903__vddio1 =   1.8000        
+ xi159.n903__vss1 =  10.2756n       
+ xi159.n904__net1 =  12.7818n       
+ xi159.n904__sbuf_out =   1.8000        
+ xi159.n904__vddio1 =   1.8000        
+ xi159.n904__vss1 =  10.2756n       
+ xi159.n905__net1 =  12.7701n       
+ xi159.n905__sbuf_out =   1.8000        
+ xi159.n905__vddio1 =   1.8000        
+ xi159.n905__vss1 =   1.8037n       
+ xi159.n906__net1 =  12.7692n       
+ xi159.n906__sbuf_out =   1.8000        
+ xi159.n906__vddio1 =   1.8000        
+ xi159.n907__net1 =  12.7687n       
+ xi159.n907__sbuf_out =   1.8000        
+ xi159.n907__vddio1 =   1.8000        
+ xi159.n908__net1 =  12.7692n       
+ xi159.n908__sbuf_out =   1.8000        
+ xi159.n908__vddio1 =   1.8000        
+ xi159.n909__net1 =  12.7701n       
+ xi159.n909__sbuf_out =   1.8000        
+ xi159.n909__vddio1 =   1.8000        
+ xi159.n90__net1 =  12.9472n       
+ xi159.n90__net17 =   1.8000        
+ xi159.n90__net7 =   7.3581n       
+ xi159.n90__sbuf_out =   1.8000        
+ xi159.n90__vddio1 =   1.8000        
+ xi159.n90__vss1 =   7.4298n       
+ xi159.n910__net1 =  12.7701n       
+ xi159.n910__sbuf_out =   1.8000        
+ xi159.n910__vddio1 =   1.8000        
+ xi159.n910__vss1 =   2.6050n       
+ xi159.n911__net1 =  12.7696n       
+ xi159.n911__sbuf_out =   1.8000        
+ xi159.n911__vddio1 =   1.8000        
+ xi159.n912__net1 =  12.7710n       
+ xi159.n912__sbuf_out =   1.8000        
+ xi159.n912__vddio1 =   1.8000        
+ xi159.n912__vss1 =   4.1352n       
+ xi159.n913__net1 =  12.7719n       
+ xi159.n913__sbuf_out =   1.8000        
+ xi159.n913__vddio1 =   1.8000        
+ xi159.n914__net1 =  12.7710n       
+ xi159.n914__sbuf_out =   1.8000        
+ xi159.n915__net1 =  12.7705n       
+ xi159.n915__sbuf_out =   1.8000        
+ xi159.n915__vddio1 =   1.8000        
+ xi159.n916__net1 =  12.7710n       
+ xi159.n916__sbuf_out =   1.8000        
+ xi159.n917__net1 =  12.7715n       
+ xi159.n917__sbuf_out =   1.8000        
+ xi159.n918__net1 =  12.7715n       
+ xi159.n918__sbuf_out =   1.8000        
+ xi159.n919__net1 =  12.7710n       
+ xi159.n919__sbuf_out =   1.8000        
+ xi159.n919__vddio1 =   1.8000        
+ xi159.n91__net1 =  12.9481n       
+ xi159.n91__net17 =   1.8000        
+ xi159.n91__net7 =   7.3558n       
+ xi159.n91__sbuf_out =   1.8000        
+ xi159.n91__vddio1 =   1.8000        
+ xi159.n91__vss1 =   7.4787n       
+ xi159.n920__net1 =  12.7724n       
+ xi159.n920__sbuf_out =   1.8000        
+ xi159.n920__vss1 =   4.9029n       
+ xi159.n921__net1 =  12.7727n       
+ xi159.n921__sbuf_out =   1.8000        
+ xi159.n921__vddio1 =   1.8000        
+ xi159.n922__net1 =  12.7718n       
+ xi159.n922__sbuf_out =   1.8000        
+ xi159.n922__vss1 =   7.4536n       
+ xi159.n923__net1 =  12.7713n       
+ xi159.n923__sbuf_out =   1.8000        
+ xi159.n924__net1 =  12.7718n       
+ xi159.n924__sbuf_out =   1.8000        
+ xi159.n924__vddio1 =   1.8000        
+ xi159.n925__net1 =  13.0240n       
+ xi159.n925__sbuf_out =   1.8000        
+ xi159.n925__vddio1 =   1.8000        
+ xi159.n926__net1 =  13.0231n       
+ xi159.n926__sbuf_out =   1.8000        
+ xi159.n926__vddio1 =   1.8000        
+ xi159.n927__net1 =  13.0226n       
+ xi159.n927__sbuf_out =   1.8000        
+ xi159.n927__vddio1 =   1.8000        
+ xi159.n928__net1 =  13.0231n       
+ xi159.n928__sbuf_out =   1.8000        
+ xi159.n929__net1 =  13.0203n       
+ xi159.n929__sbuf_out =   1.8000        
+ xi159.n929__vddio1 =   1.8000        
+ xi159.n92__net1 =  12.9472n       
+ xi159.n92__net17 =   1.8000        
+ xi159.n92__net7 =   7.3549n       
+ xi159.n92__sbuf_out =   1.8000        
+ xi159.n92__vddio1 =   1.8000        
+ xi159.n92__vss1 =   7.2548n       
+ xi159.n930__net1 =  13.0203n       
+ xi159.n930__sbuf_out =   1.8000        
+ xi159.n931__net1 =  13.0198n       
+ xi159.n931__sbuf_out =   1.8000        
+ xi159.n931__vddio1 =   1.8000        
+ xi159.n932__net1 =  13.0212n       
+ xi159.n932__sbuf_out =   1.8000        
+ xi159.n933__net1 =  13.0173n       
+ xi159.n933__sbuf_out =   1.8000        
+ xi159.n934__net1 =  13.0164n       
+ xi159.n934__sbuf_out =   1.8000        
+ xi159.n934__vddio1 =   1.8000        
+ xi159.n935__net1 =  13.0159n       
+ xi159.n935__sbuf_out =   1.8000        
+ xi159.n935__vddio1 =   1.8000        
+ xi159.n936__net1 =  13.0164n       
+ xi159.n936__sbuf_out =   1.8000        
+ xi159.n936__vddio1 =   1.8000        
+ xi159.n937__net1 =  13.0132n       
+ xi159.n937__sbuf_out =   1.8000        
+ xi159.n937__vddio1 =   1.8000        
+ xi159.n938__net1 =  13.0132n       
+ xi159.n938__sbuf_out =   1.8000        
+ xi159.n938__vss1 =   7.7438n       
+ xi159.n939__net1 =  13.0127n       
+ xi159.n939__sbuf_out =   1.8000        
+ xi159.n93__net1 =  12.9403n       
+ xi159.n93__net17 =   1.8000        
+ xi159.n93__net7 =   7.3520n       
+ xi159.n93__sbuf_out =   1.8000        
+ xi159.n93__vddio1 =   1.8000        
+ xi159.n93__vss1 =   7.2184n       
+ xi159.n940__net1 =  13.0141n       
+ xi159.n940__sbuf_out =   1.8000        
+ xi159.n940__vddio1 =   1.8000        
+ xi159.n941__net1 =  13.0096n       
+ xi159.n941__sbuf_out =   1.8000        
+ xi159.n941__vddio1 =   1.8000        
+ xi159.n942__net1 =  13.0087n       
+ xi159.n942__sbuf_out =   1.8000        
+ xi159.n942__vddio1 =   1.8000        
+ xi159.n943__net1 =  13.0082n       
+ xi159.n943__sbuf_out =   1.8000        
+ xi159.n943__vddio1 =   1.8000        
+ xi159.n944__net1 =  13.0087n       
+ xi159.n944__sbuf_out =   1.8000        
+ xi159.n945__net1 =  13.0050n       
+ xi159.n945__sbuf_out =   1.8000        
+ xi159.n946__net1 =  13.0050n       
+ xi159.n946__sbuf_out =   1.8000        
+ xi159.n946__vddio1 =   1.8000        
+ xi159.n947__net1 =  13.0045n       
+ xi159.n947__sbuf_out =   1.8000        
+ xi159.n947__vddio1 =   1.8000        
+ xi159.n948__net1 =  13.0059n       
+ xi159.n948__sbuf_out =   1.8000        
+ xi159.n948__vddio1 =   1.8000        
+ xi159.n949__net1 =  13.0008n       
+ xi159.n949__sbuf_out =   1.8000        
+ xi159.n949__vddio1 =   1.8000        
+ xi159.n94__net1 =  12.9403n       
+ xi159.n94__net17 =   1.8000        
+ xi159.n94__net7 =   7.3511n       
+ xi159.n94__sbuf_out =   1.8000        
+ xi159.n94__vddio1 =   1.8000        
+ xi159.n94__vss1 =   7.3827n       
+ xi159.n950__net1 =  12.9999n       
+ xi159.n950__sbuf_out =   1.8000        
+ xi159.n951__net1 =  12.9994n       
+ xi159.n951__sbuf_out =   1.8000        
+ xi159.n952__net1 =  12.9999n       
+ xi159.n952__sbuf_out =   1.8000        
+ xi159.n952__vddio1 =   1.8000        
+ xi159.n953__net1 =  12.9957n       
+ xi159.n953__sbuf_out =   1.8000        
+ xi159.n953__vddio1 =   1.8000        
+ xi159.n954__net1 =  12.9957n       
+ xi159.n954__sbuf_out =   1.8000        
+ xi159.n954__vddio1 =   1.8000        
+ xi159.n955__net1 =  12.9952n       
+ xi159.n955__sbuf_out =   1.8000        
+ xi159.n955__vddio1 =   1.8000        
+ xi159.n956__net1 =  12.9966n       
+ xi159.n956__sbuf_out =   1.8000        
+ xi159.n956__vddio1 =   1.8000        
+ xi159.n957__net1 =  12.9909n       
+ xi159.n957__sbuf_out =   1.8000        
+ xi159.n958__net1 =  12.9900n       
+ xi159.n958__sbuf_out =   1.8000        
+ xi159.n959__net1 =  12.9895n       
+ xi159.n959__sbuf_out =   1.8000        
+ xi159.n95__net1 =  12.9403n       
+ xi159.n95__net17 =   1.8000        
+ xi159.n95__net7 =   7.3476n       
+ xi159.n95__sbuf_out =   1.8000        
+ xi159.n95__vddio1 =   1.8000        
+ xi159.n95__vss1 =   7.4299n       
+ xi159.n960__net1 =  12.9900n       
+ xi159.n960__sbuf_out =   1.8000        
+ xi159.n961__net1 =  12.9854n       
+ xi159.n961__sbuf_out =   1.8000        
+ xi159.n962__net1 =  12.9854n       
+ xi159.n962__sbuf_out =   1.8000        
+ xi159.n963__net1 =  12.9849n       
+ xi159.n963__sbuf_out =   1.8000        
+ xi159.n964__net1 =  12.9863n       
+ xi159.n964__sbuf_out =   1.8000        
+ xi159.n965__net1 =  12.9800n       
+ xi159.n965__sbuf_out =   1.8000        
+ xi159.n966__net1 =  12.9791n       
+ xi159.n966__sbuf_out =   1.8000        
+ xi159.n967__net1 =  12.9786n       
+ xi159.n967__sbuf_out =   1.8000        
+ xi159.n968__net1 =  12.9791n       
+ xi159.n968__sbuf_out =   1.8000        
+ xi159.n969__net1 =  12.9467n       
+ xi159.n969__sbuf_out =   1.8000        
+ xi159.n96__net1 =  12.9412n       
+ xi159.n96__net17 =   1.8000        
+ xi159.n96__net7 =   7.3467n       
+ xi159.n96__sbuf_out =   1.8000        
+ xi159.n96__vddio1 =   1.8000        
+ xi159.n96__vss1 =   7.1683n       
+ xi159.n970__net1 =  12.9472n       
+ xi159.n970__sbuf_out =   1.8000        
+ xi159.n971__net1 =  12.9481n       
+ xi159.n971__sbuf_out =   1.8000        
+ xi159.n972__net1 =  12.9472n       
+ xi159.n972__sbuf_out =   1.8000        
+ xi159.n973__net1 =  12.9398n       
+ xi159.n973__sbuf_out =   1.8000        
+ xi159.n974__net1 =  12.9403n       
+ xi159.n974__sbuf_out =   1.8000        
+ xi159.n975__net1 =  12.9403n       
+ xi159.n975__sbuf_out =   1.8000        
+ xi159.n976__net1 =  12.9412n       
+ xi159.n976__sbuf_out =   1.8000        
+ xi159.n977__net1 =  12.9343n       
+ xi159.n977__sbuf_out =   1.8000        
+ xi159.n978__net1 =  12.9347n       
+ xi159.n978__sbuf_out =   1.8000        
+ xi159.n979__net1 =  12.9356n       
+ xi159.n979__sbuf_out =   1.8000        
+ xi159.n97__net1 =  12.9347n       
+ xi159.n97__net17 =   1.8000        
+ xi159.n97__net7 =   7.3425n       
+ xi159.n97__sbuf_out =   1.8000        
+ xi159.n97__vddio1 =   1.8000        
+ xi159.n97__vss1 =   7.3340n       
+ xi159.n980__net1 =  12.9347n       
+ xi159.n980__sbuf_out =   1.8000        
+ xi159.n981__net1 =  12.9267n       
+ xi159.n981__sbuf_out =   1.8000        
+ xi159.n982__net1 =  12.9272n       
+ xi159.n982__sbuf_out =   1.8000        
+ xi159.n983__net1 =  12.9272n       
+ xi159.n983__sbuf_out =   1.8000        
+ xi159.n984__net1 =  12.9281n       
+ xi159.n984__sbuf_out =   1.8000        
+ xi159.n985__net1 =  12.9207n       
+ xi159.n985__sbuf_out =   1.8000        
+ xi159.n986__net1 =  12.9212n       
+ xi159.n986__sbuf_out =   1.8000        
+ xi159.n987__net1 =  12.9221n       
+ xi159.n987__sbuf_out =   1.8000        
+ xi159.n988__net1 =  12.9212n       
+ xi159.n988__sbuf_out =   1.8000        
+ xi159.n989__net1 =  12.9126n       
+ xi159.n989__sbuf_out =   1.8000        
+ xi159.n98__net1 =  12.9348n       
+ xi159.n98__net17 =   1.8000        
+ xi159.n98__net7 =   7.3416n       
+ xi159.n98__sbuf_out =   1.8000        
+ xi159.n98__vddio1 =   1.8000        
+ xi159.n98__vss1 =   7.3827n       
+ xi159.n990__net1 =  12.9131n       
+ xi159.n990__sbuf_out =   1.8000        
+ xi159.n991__net1 =  12.9131n       
+ xi159.n991__sbuf_out =   1.8000        
+ xi159.n992__net1 =  12.9140n       
+ xi159.n992__sbuf_out =   1.8000        
+ xi159.n993__net1 =  12.9061n       
+ xi159.n993__sbuf_out =   1.8000        
+ xi159.n994__net1 =  12.9066n       
+ xi159.n994__sbuf_out =   1.8000        
+ xi159.n995__net1 =  12.9075n       
+ xi159.n995__sbuf_out =   1.8000        
+ xi159.n996__net1 =  12.9066n       
+ xi159.n996__sbuf_out =   1.8000        
+ xi159.n997__net1 =  12.8974n       
+ xi159.n997__sbuf_out =   1.8000        
+ xi159.n998__net1 =  12.8979n       
+ xi159.n998__sbuf_out =   1.8000        
+ xi159.n999__net1 =  12.8979n       
+ xi159.n999__sbuf_out =   1.8000        
+ xi159.n99__net1 =  12.9357n       
+ xi159.n99__net17 =   1.8000        
+ xi159.n99__net7 =   7.3368n       
+ xi159.n99__sbuf_out =   1.8000        
+ xi159.n99__vddio1 =   1.8000        
+ xi159.n99__vss1 =   7.1154n       
+ xi159.n9__net1 =  12.8099n       
+ xi159.n9__net17 =   1.8000        
+ xi159.n9__net3 =   1.8000        
+ xi159.n9__net7 =   7.3466n       
+ xi159.n9__sbuf_in =  22.4556n       
+ xi159.n9__sbuf_out =   1.8000        
+ xi159.n9__vddio1 =   1.8000        
+ xi159.n9__vss1 = 671.7682p       
+ xi159.net1 =  12.8283n       
+ xi159.net17 =   1.8000        
+ xi159.net3 =   1.8000        
+ xi159.net7 =   7.3642n       
+ xi156.n1000__net1 =  12.8988n       
+ xi156.n1000__sbuf_out =   1.8000        
+ xi156.n1001__net1 =  12.8905n       
+ xi156.n1001__sbuf_out =   1.8000        
+ xi156.n1002__net1 =  12.8909n       
+ xi156.n1002__sbuf_out =   1.8000        
+ xi156.n1003__net1 =  12.8918n       
+ xi156.n1003__sbuf_out =   1.8000        
+ xi156.n1004__net1 =  12.8909n       
+ xi156.n1004__sbuf_out =   1.8000        
+ xi156.n1005__net1 =  12.8811n       
+ xi156.n1005__sbuf_out =   1.8000        
+ xi156.n1006__net1 =  12.8816n       
+ xi156.n1006__sbuf_out =   1.8000        
+ xi156.n1007__net1 =  12.8816n       
+ xi156.n1007__sbuf_out =   1.8000        
+ xi156.n1008__net1 =  12.8825n       
+ xi156.n1008__sbuf_out =   1.8000        
+ xi156.n1009__net1 =  12.8737n       
+ xi156.n1009__sbuf_out =   1.8000        
+ xi156.n100__net1 =  12.9348n       
+ xi156.n100__net17 =   1.8000        
+ xi156.n100__net7 =   7.3359n       
+ xi156.n100__sbuf_out =   1.8000        
+ xi156.n100__vddio1 =   1.8000        
+ xi156.n100__vss1 =   7.2826n       
+ xi156.n1010__net1 =  12.8742n       
+ xi156.n1010__sbuf_out =   1.8000        
+ xi156.n1011__net1 =  12.8751n       
+ xi156.n1011__sbuf_out =   1.8000        
+ xi156.n1012__net1 =  12.8742n       
+ xi156.n1012__sbuf_out =   1.8000        
+ xi156.n1013__net1 =  13.0530n       
+ xi156.n1013__sbuf_out =   1.8000        
+ xi156.n1014__net1 =  13.0535n       
+ xi156.n1014__sbuf_out =   1.8000        
+ xi156.n1015__net1 =  13.0543n       
+ xi156.n1015__sbuf_out =   1.8000        
+ xi156.n1016__net1 =  13.0535n       
+ xi156.n1016__sbuf_out =   1.8000        
+ xi156.n1017__net1 =  13.0527n       
+ xi156.n1017__sbuf_out =   1.8000        
+ xi156.n1018__net1 =  13.0532n       
+ xi156.n1018__sbuf_out =   1.8000        
+ xi156.n1019__net1 =  13.0532n       
+ xi156.n1019__sbuf_out =   1.8000        
+ xi156.n101__net1 =  12.9272n       
+ xi156.n101__net17 =   1.8000        
+ xi156.n101__net7 =   7.3304n       
+ xi156.n101__sbuf_out =   1.8000        
+ xi156.n101__vddio1 =   1.8000        
+ xi156.n101__vss1 =   7.3341n       
+ xi156.n1020__net1 =  13.0541n       
+ xi156.n1020__sbuf_out =   1.8000        
+ xi156.n1021__net1 =  13.0522n       
+ xi156.n1021__sbuf_out =   1.8000        
+ xi156.n1022__net1 =  13.0527n       
+ xi156.n1022__sbuf_out =   1.8000        
+ xi156.n1023__net1 =  13.0536n       
+ xi156.n1023__sbuf_out =   1.8000        
+ xi156.n1024__net1 =  13.0527n       
+ xi156.n1024__sbuf_out =   1.8000        
+ xi156.n1025__net1 =  13.0513n       
+ xi156.n1025__sbuf_out =   1.8000        
+ xi156.n1026__net1 =  13.0518n       
+ xi156.n1026__sbuf_out =   1.8000        
+ xi156.n1027__net1 =  13.0518n       
+ xi156.n1027__sbuf_out =   1.8000        
+ xi156.n1028__net1 =  13.0527n       
+ xi156.n1028__sbuf_out =   1.8000        
+ xi156.n1029__net1 =  13.0504n       
+ xi156.n1029__sbuf_out =   1.8000        
+ xi156.n102__net1 =  12.9273n       
+ xi156.n102__net17 =   1.8000        
+ xi156.n102__net7 =   7.3295n       
+ xi156.n102__sbuf_out =   1.8000        
+ xi156.n102__vddio1 =   1.8000        
+ xi156.n102__vss1 =   7.0787n       
+ xi156.n1030__net1 =  13.0509n       
+ xi156.n1030__sbuf_out =   1.8000        
+ xi156.n1031__net1 =  13.0518n       
+ xi156.n1031__sbuf_out =   1.8000        
+ xi156.n1032__net1 =  13.0509n       
+ xi156.n1032__sbuf_out =   1.8000        
+ xi156.n1033__net1 =  13.0489n       
+ xi156.n1033__sbuf_out =   1.8000        
+ xi156.n1034__net1 =  13.0494n       
+ xi156.n1034__sbuf_out =   1.8000        
+ xi156.n1035__net1 =  13.0494n       
+ xi156.n1035__sbuf_out =   1.8000        
+ xi156.n1036__net1 =  13.0503n       
+ xi156.n1036__sbuf_out =   1.8000        
+ xi156.n1037__net1 =  13.0475n       
+ xi156.n1037__sbuf_out =   1.8000        
+ xi156.n1038__net1 =  13.0480n       
+ xi156.n1038__sbuf_out =   1.8000        
+ xi156.n1039__net1 =  13.0489n       
+ xi156.n1039__sbuf_out =   1.8000        
+ xi156.n103__net1 =  12.9273n       
+ xi156.n103__net17 =   1.8000        
+ xi156.n103__net7 =   7.3654n       
+ xi156.n103__sbuf_out =   1.8000        
+ xi156.n103__vddio1 =   1.8000        
+ xi156.n103__vss1 =   7.0551n       
+ xi156.n1040__net1 =  13.0480n       
+ xi156.n1040__sbuf_out =   1.8000        
+ xi156.n1041__net1 =  13.0454n       
+ xi156.n1041__sbuf_out =   1.8000        
+ xi156.n1042__net1 =  13.0459n       
+ xi156.n1042__sbuf_out =   1.8000        
+ xi156.n1043__net1 =  13.0459n       
+ xi156.n1043__sbuf_out =   1.8000        
+ xi156.n1044__net1 =  13.0468n       
+ xi156.n1044__sbuf_out =   1.8000        
+ xi156.n1045__net1 =  13.0436n       
+ xi156.n1045__sbuf_out =   1.8000        
+ xi156.n1046__net1 =  13.0440n       
+ xi156.n1046__sbuf_out =   1.8000        
+ xi156.n1047__net1 =  13.0449n       
+ xi156.n1047__sbuf_out =   1.8000        
+ xi156.n1048__net1 =  13.0440n       
+ xi156.n1048__sbuf_out =   1.8000        
+ xi156.n1049__net1 =  13.0409n       
+ xi156.n1049__sbuf_out =   1.8000        
+ xi156.n104__net1 =  12.9282n       
+ xi156.n104__net17 =   1.8000        
+ xi156.n104__net7 =   7.3645n       
+ xi156.n104__sbuf_out =   1.8000        
+ xi156.n104__vddio1 =   1.8000        
+ xi156.n104__vss1 =   7.2240n       
+ xi156.n1050__net1 =  13.0413n       
+ xi156.n1050__sbuf_out =   1.8000        
+ xi156.n1051__net1 =  13.0413n       
+ xi156.n1051__sbuf_out =   1.8000        
+ xi156.n1052__net1 =  13.0422n       
+ xi156.n1052__sbuf_out =   1.8000        
+ xi156.n1053__net1 =  13.0385n       
+ xi156.n1053__sbuf_out =   1.8000        
+ xi156.n1054__net1 =  13.0390n       
+ xi156.n1054__sbuf_out =   1.8000        
+ xi156.n1055__net1 =  13.0399n       
+ xi156.n1055__sbuf_out =   1.8000        
+ xi156.n1056__net1 =  13.0390n       
+ xi156.n1056__sbuf_out =   1.8000        
+ xi156.n1057__net1 =  12.8284n       
+ xi156.n1057__sbuf_out =   1.8000        
+ xi156.n1058__net1 =  12.8276n       
+ xi156.n1058__sbuf_out =   1.8000        
+ xi156.n1059__net1 =  12.8271n       
+ xi156.n1059__sbuf_out =   1.8000        
+ xi156.n105__net1 =  12.9212n       
+ xi156.n105__net17 =   1.8000        
+ xi156.n105__net7 =   7.3640n       
+ xi156.n105__sbuf_out =   1.8000        
+ xi156.n105__vddio1 =   1.8000        
+ xi156.n105__vss1 =   7.2826n       
+ xi156.n1060__net1 =  12.8276n       
+ xi156.n1060__sbuf_out =   1.8000        
+ xi156.n1061__net1 =  12.8197n       
+ xi156.n1061__sbuf_out =   1.8000        
+ xi156.n1062__net1 =  12.8197n       
+ xi156.n1062__sbuf_out =   1.8000        
+ xi156.n1063__net1 =  12.8192n       
+ xi156.n1063__sbuf_out =   1.8000        
+ xi156.n1064__net1 =  12.8206n       
+ xi156.n1064__sbuf_out =   1.8000        
+ xi156.n1065__net1 =  12.8100n       
+ xi156.n1065__sbuf_out =   1.8000        
+ xi156.n1066__net1 =  12.8091n       
+ xi156.n1066__sbuf_out =   1.8000        
+ xi156.n1067__net1 =  12.8087n       
+ xi156.n1067__sbuf_out =   1.8000        
+ xi156.n1068__net1 =  12.8091n       
+ xi156.n1068__sbuf_out =   1.8000        
+ xi156.n1069__net1 =  12.8008n       
+ xi156.n1069__sbuf_out =   1.8000        
+ xi156.n106__net1 =  12.9212n       
+ xi156.n106__net17 =   1.8000        
+ xi156.n106__net7 =   7.3627n       
+ xi156.n106__sbuf_out =   1.8000        
+ xi156.n106__vddio1 =   1.8000        
+ xi156.n106__vss1 =   6.9844n       
+ xi156.n1070__net1 =  12.8008n       
+ xi156.n1070__sbuf_out =   1.8000        
+ xi156.n1071__net1 =  12.8003n       
+ xi156.n1071__sbuf_out =   1.8000        
+ xi156.n1072__net1 =  12.8017n       
+ xi156.n1072__sbuf_out =   1.8000        
+ xi156.n1073__net1 =  12.7906n       
+ xi156.n1073__sbuf_out =   1.8000        
+ xi156.n1074__net1 =  12.7897n       
+ xi156.n1074__sbuf_out =   1.8000        
+ xi156.n1075__net1 =  12.7892n       
+ xi156.n1075__sbuf_out =   1.8000        
+ xi156.n1076__net1 =  12.7897n       
+ xi156.n1076__sbuf_out =   1.8000        
+ xi156.n1077__net1 =  12.7809n       
+ xi156.n1077__sbuf_out =   1.8000        
+ xi156.n1078__net1 =  12.7809n       
+ xi156.n1078__sbuf_out =   1.8000        
+ xi156.n1079__net1 =  12.7804n       
+ xi156.n1079__sbuf_out =   1.8000        
+ xi156.n107__net1 =  12.9221n       
+ xi156.n107__net17 =   1.8000        
+ xi156.n107__net7 =   7.3608n       
+ xi156.n107__sbuf_out =   1.8000        
+ xi156.n107__vddio1 =   1.8000        
+ xi156.n107__vss1 =   7.0712n       
+ xi156.n1080__net1 =  12.7818n       
+ xi156.n1080__sbuf_out =   1.8000        
+ xi156.n1081__net1 =  12.7701n       
+ xi156.n1081__sbuf_out =   1.8000        
+ xi156.n1082__net1 =  12.7692n       
+ xi156.n1082__sbuf_out =   1.8000        
+ xi156.n1083__net1 =  12.7687n       
+ xi156.n1083__sbuf_out =   1.8000        
+ xi156.n1084__net1 =  12.7692n       
+ xi156.n1084__sbuf_out =   1.8000        
+ xi156.n1085__net1 =  12.7701n       
+ xi156.n1085__sbuf_out =   1.8000        
+ xi156.n1086__net1 =  12.7701n       
+ xi156.n1086__sbuf_out =   1.8000        
+ xi156.n1087__net1 =  12.7697n       
+ xi156.n1087__sbuf_out =   1.8000        
+ xi156.n1088__net1 =  12.7710n       
+ xi156.n1088__sbuf_out =   1.8000        
+ xi156.n1089__net1 =  12.7719n       
+ xi156.n1089__sbuf_out =   1.8000        
+ xi156.n108__net1 =  12.9212n       
+ xi156.n108__net17 =   1.8000        
+ xi156.n108__net7 =   7.3583n       
+ xi156.n108__sbuf_out =   1.8000        
+ xi156.n108__vddio1 =   1.8000        
+ xi156.n108__vss1 =   7.2241n       
+ xi156.n1090__net1 =  12.7710n       
+ xi156.n1090__sbuf_out =   1.8000        
+ xi156.n1091__net1 =  12.7706n       
+ xi156.n1091__sbuf_out =   1.8000        
+ xi156.n1092__net1 =  12.7710n       
+ xi156.n1092__sbuf_out =   1.8000        
+ xi156.n1093__net1 =  12.7715n       
+ xi156.n1093__sbuf_out =   1.8000        
+ xi156.n1094__net1 =  12.7715n       
+ xi156.n1094__sbuf_out =   1.8000        
+ xi156.n1095__net1 =  12.7710n       
+ xi156.n1095__sbuf_out =   1.8000        
+ xi156.n1096__net1 =  12.7724n       
+ xi156.n1096__sbuf_out =   1.8000        
+ xi156.n1097__net1 =  12.7727n       
+ xi156.n1097__sbuf_out =   1.8000        
+ xi156.n1098__net1 =  12.7718n       
+ xi156.n1098__sbuf_out =   1.8000        
+ xi156.n1099__net1 =  12.7713n       
+ xi156.n1099__sbuf_out =   1.8000        
+ xi156.n109__net1 =  12.9131n       
+ xi156.n109__net17 =   1.8000        
+ xi156.n109__net7 =   7.3551n       
+ xi156.n109__sbuf_out =   1.8000        
+ xi156.n109__vss1 =   6.9637n       
+ xi156.n10__net1 =  12.8090n       
+ xi156.n10__net17 =   1.8000        
+ xi156.n10__net3 =   1.8000        
+ xi156.n10__net7 =   7.3415n       
+ xi156.n10__sbuf_in =  22.4565n       
+ xi156.n10__sbuf_out =   1.8000        
+ xi156.n10__vddio1 =   1.8000        
+ xi156.n10__vss1 = 594.1147p       
+ xi156.n1100__net1 =  12.7718n       
+ xi156.n1100__sbuf_out =   1.8000        
+ xi156.n1101__net1 =  13.0240n       
+ xi156.n1101__sbuf_out =   1.8000        
+ xi156.n1102__net1 =  13.0231n       
+ xi156.n1102__sbuf_out =   1.8000        
+ xi156.n1103__net1 =  13.0226n       
+ xi156.n1103__sbuf_out =   1.8000        
+ xi156.n1104__net1 =  13.0231n       
+ xi156.n1104__sbuf_out =   1.8000        
+ xi156.n1105__net1 =  13.0203n       
+ xi156.n1105__sbuf_out =   1.8000        
+ xi156.n1106__net1 =  13.0203n       
+ xi156.n1106__sbuf_out =   1.8000        
+ xi156.n1107__net1 =  13.0199n       
+ xi156.n1107__sbuf_out =   1.8000        
+ xi156.n1108__net1 =  13.0212n       
+ xi156.n1108__sbuf_out =   1.8000        
+ xi156.n1109__net1 =  13.0173n       
+ xi156.n1109__sbuf_out =   1.8000        
+ xi156.n110__net1 =  12.9131n       
+ xi156.n110__net17 =   1.8000        
+ xi156.n110__net7 =   7.3513n       
+ xi156.n110__sbuf_out =   1.8000        
+ xi156.n110__vddio1 =   1.8000        
+ xi156.n110__vss1 =   7.0713n       
+ xi156.n1110__net1 =  13.0164n       
+ xi156.n1110__sbuf_out =   1.8000        
+ xi156.n1111__net1 =  13.0160n       
+ xi156.n1111__sbuf_out =   1.8000        
+ xi156.n1112__net1 =  13.0164n       
+ xi156.n1112__sbuf_out =   1.8000        
+ xi156.n1113__net1 =  13.0132n       
+ xi156.n1113__sbuf_out =   1.8000        
+ xi156.n1114__net1 =  13.0132n       
+ xi156.n1114__sbuf_out =   1.8000        
+ xi156.n1115__net1 =  13.0127n       
+ xi156.n1115__sbuf_out =   1.8000        
+ xi156.n1116__net1 =  13.0141n       
+ xi156.n1116__sbuf_out =   1.8000        
+ xi156.n1117__net1 =  13.0096n       
+ xi156.n1117__sbuf_out =   1.8000        
+ xi156.n1118__net1 =  13.0087n       
+ xi156.n1118__sbuf_out =   1.8000        
+ xi156.n1119__net1 =  13.0082n       
+ xi156.n1119__sbuf_out =   1.8000        
+ xi156.n111__net1 =  12.9131n       
+ xi156.n111__net17 =   1.8000        
+ xi156.n111__net7 =   7.3469n       
+ xi156.n111__sbuf_out =   1.8000        
+ xi156.n111__vddio1 =   1.8000        
+ xi156.n111__vss1 =   6.3816n       
+ xi156.n1120__net1 =  13.0087n       
+ xi156.n1120__sbuf_out =   1.8000        
+ xi156.n1121__net1 =  13.0050n       
+ xi156.n1121__sbuf_out =   1.8000        
+ xi156.n1122__net1 =  13.0050n       
+ xi156.n1122__sbuf_out =   1.8000        
+ xi156.n1123__net1 =  13.0045n       
+ xi156.n1123__sbuf_out =   1.8000        
+ xi156.n1124__net1 =  13.0059n       
+ xi156.n1124__sbuf_out =   1.8000        
+ xi156.n1125__net1 =  13.0008n       
+ xi156.n1125__sbuf_out =   1.8000        
+ xi156.n1126__net1 =  12.9999n       
+ xi156.n1126__sbuf_out =   1.8000        
+ xi156.n1127__net1 =  12.9994n       
+ xi156.n1127__sbuf_out =   1.8000        
+ xi156.n1128__net1 =  12.9999n       
+ xi156.n1128__sbuf_out =   1.8000        
+ xi156.n1129__net1 =  12.9957n       
+ xi156.n1129__sbuf_out =   1.8000        
+ xi156.n112__net1 =  12.9140n       
+ xi156.n112__net17 =   1.8000        
+ xi156.n112__net7 =   7.3418n       
+ xi156.n112__sbuf_out =   1.8000        
+ xi156.n112__vddio1 =   1.8000        
+ xi156.n112__vss1 =   6.4067n       
+ xi156.n1130__net1 =  12.9957n       
+ xi156.n1130__sbuf_out =   1.8000        
+ xi156.n1131__net1 =  12.9953n       
+ xi156.n1131__sbuf_out =   1.8000        
+ xi156.n1132__net1 =  12.9967n       
+ xi156.n1132__sbuf_out =   1.8000        
+ xi156.n1133__net1 =  12.9909n       
+ xi156.n1133__sbuf_out =   1.8000        
+ xi156.n1134__net1 =  12.9900n       
+ xi156.n1134__sbuf_out =   1.8000        
+ xi156.n1135__net1 =  12.9896n       
+ xi156.n1135__sbuf_out =   1.8000        
+ xi156.n1136__net1 =  12.9900n       
+ xi156.n1136__sbuf_out =   1.8000        
+ xi156.n1137__net1 =  12.9854n       
+ xi156.n1137__sbuf_out =   1.8000        
+ xi156.n1138__net1 =  12.9854n       
+ xi156.n1138__sbuf_out =   1.8000        
+ xi156.n1139__net1 =  12.9849n       
+ xi156.n1139__sbuf_out =   1.8000        
+ xi156.n113__net1 =  12.9066n       
+ xi156.n113__net17 =   1.8000        
+ xi156.n113__net7 =   7.3362n       
+ xi156.n113__sbuf_out =   1.8000        
+ xi156.n113__vddio1 =   1.8000        
+ xi156.n113__vss1 =   6.4045n       
+ xi156.n1140__net1 =  12.9863n       
+ xi156.n1140__sbuf_out =   1.8000        
+ xi156.n1141__net1 =  12.9800n       
+ xi156.n1141__sbuf_out =   1.8000        
+ xi156.n1142__net1 =  12.9791n       
+ xi156.n1142__sbuf_out =   1.8000        
+ xi156.n1143__net1 =  12.9786n       
+ xi156.n1143__sbuf_out =   1.8000        
+ xi156.n1144__net1 =  12.9791n       
+ xi156.n1144__sbuf_out =   1.8000        
+ xi156.n1145__net1 =  12.9467n       
+ xi156.n1145__sbuf_out =   1.8000        
+ xi156.n1146__net1 =  12.9472n       
+ xi156.n1146__sbuf_out =   1.8000        
+ xi156.n1147__net1 =  12.9481n       
+ xi156.n1147__sbuf_out =   1.8000        
+ xi156.n1148__net1 =  12.9472n       
+ xi156.n1148__sbuf_out =   1.8000        
+ xi156.n1149__net1 =  12.9398n       
+ xi156.n1149__sbuf_out =   1.8000        
+ xi156.n114__net1 =  12.9066n       
+ xi156.n114__net17 =   1.8000        
+ xi156.n114__net7 =   7.3298n       
+ xi156.n114__sbuf_out =   1.8000        
+ xi156.n114__vddio1 =   1.8000        
+ xi156.n114__vss1 =   6.3989n       
+ xi156.n1150__net1 =  12.9403n       
+ xi156.n1150__sbuf_out =   1.8000        
+ xi156.n1151__net1 =  12.9403n       
+ xi156.n1151__sbuf_out =   1.8000        
+ xi156.n1152__net1 =  12.9412n       
+ xi156.n1152__sbuf_out =   1.8000        
+ xi156.n1153__net1 =  12.9342n       
+ xi156.n1153__sbuf_out =   1.8000        
+ xi156.n1154__net1 =  12.9347n       
+ xi156.n1154__sbuf_out =   1.8000        
+ xi156.n1155__net1 =  12.9356n       
+ xi156.n1155__sbuf_out =   1.8000        
+ xi156.n1156__net1 =  12.9347n       
+ xi156.n1156__sbuf_out =   1.8000        
+ xi156.n1157__net1 =  12.9267n       
+ xi156.n1157__sbuf_out =   1.8000        
+ xi156.n1158__net1 =  12.9272n       
+ xi156.n1158__sbuf_out =   1.8000        
+ xi156.n1159__net1 =  12.9272n       
+ xi156.n1159__sbuf_out =   1.8000        
+ xi156.n115__net1 =  12.9075n       
+ xi156.n115__net17 =   1.8000        
+ xi156.n115__net7 =   7.3284n       
+ xi156.n115__sbuf_out =   1.8000        
+ xi156.n115__vddio1 =   1.8000        
+ xi156.n115__vss1 =   6.3970n       
+ xi156.n1160__net1 =  12.9281n       
+ xi156.n1160__sbuf_out =   1.8000        
+ xi156.n1161__net1 =  12.9207n       
+ xi156.n1161__sbuf_out =   1.8000        
+ xi156.n1162__net1 =  12.9212n       
+ xi156.n1162__sbuf_out =   1.8000        
+ xi156.n1163__net1 =  12.9221n       
+ xi156.n1163__sbuf_out =   1.8000        
+ xi156.n1164__net1 =  12.9212n       
+ xi156.n1164__sbuf_out =   1.8000        
+ xi156.n1165__net1 =  12.9126n       
+ xi156.n1165__sbuf_out =   1.8000        
+ xi156.n1166__net1 =  12.9131n       
+ xi156.n1166__sbuf_out =   1.8000        
+ xi156.n1167__net1 =  12.9131n       
+ xi156.n1167__sbuf_out =   1.8000        
+ xi156.n1168__net1 =  12.9140n       
+ xi156.n1168__sbuf_out =   1.8000        
+ xi156.n1169__net1 =  12.9061n       
+ xi156.n1169__sbuf_out =   1.8000        
+ xi156.n116__net1 =  12.9066n       
+ xi156.n116__net17 =   1.8000        
+ xi156.n116__net7 =   7.3645n       
+ xi156.n116__sbuf_out =   1.8000        
+ xi156.n116__vddio1 =   1.8000        
+ xi156.n116__vss1 =   6.3914n       
+ xi156.n1170__net1 =  12.9066n       
+ xi156.n1170__sbuf_out =   1.8000        
+ xi156.n1171__net1 =  12.9075n       
+ xi156.n1171__sbuf_out =   1.8000        
+ xi156.n1172__net1 =  12.9066n       
+ xi156.n1172__sbuf_out =   1.8000        
+ xi156.n1173__net1 =  12.8974n       
+ xi156.n1173__sbuf_out =   1.8000        
+ xi156.n1174__net1 =  12.8979n       
+ xi156.n1174__sbuf_out =   1.8000        
+ xi156.n1175__net1 =  12.8979n       
+ xi156.n1175__sbuf_out =   1.8000        
+ xi156.n1176__net1 =  12.8988n       
+ xi156.n1176__sbuf_out =   1.8000        
+ xi156.n1177__net1 =  12.8904n       
+ xi156.n1177__sbuf_out =   1.8000        
+ xi156.n1178__net1 =  12.8909n       
+ xi156.n1178__sbuf_out =   1.8000        
+ xi156.n1179__net1 =  12.8918n       
+ xi156.n1179__sbuf_out =   1.8000        
+ xi156.n117__net1 =  12.8979n       
+ xi156.n117__net17 =   1.8000        
+ xi156.n117__net7 =   7.3640n       
+ xi156.n117__sbuf_out =   1.8000        
+ xi156.n117__vddio1 =   1.8000        
+ xi156.n117__vss1 =   6.3810n       
+ xi156.n1180__net1 =  12.8909n       
+ xi156.n1180__sbuf_out =   1.8000        
+ xi156.n1181__net1 =  12.8811n       
+ xi156.n1181__sbuf_out =   1.8000        
+ xi156.n1182__net1 =  12.8816n       
+ xi156.n1182__sbuf_out =   1.8000        
+ xi156.n1183__net1 =  12.8816n       
+ xi156.n1183__sbuf_out =   1.8000        
+ xi156.n1184__net1 =  12.8825n       
+ xi156.n1184__sbuf_out =   1.8000        
+ xi156.n1185__net1 =  12.8737n       
+ xi156.n1185__sbuf_out =   1.8000        
+ xi156.n1186__net1 =  12.8742n       
+ xi156.n1186__sbuf_out =   1.8000        
+ xi156.n1187__net1 =  12.8751n       
+ xi156.n1187__sbuf_out =   1.8000        
+ xi156.n1188__net1 =  12.8742n       
+ xi156.n1188__sbuf_out =   1.8000        
+ xi156.n1189__net1 =  13.0530n       
+ xi156.n1189__sbuf_out =   1.8000        
+ xi156.n118__net1 =  12.8979n       
+ xi156.n118__net17 =   1.8000        
+ xi156.n118__net7 =   7.3648n       
+ xi156.n118__sbuf_out =   1.8000        
+ xi156.n118__vddio1 =   1.8000        
+ xi156.n118__vss1 =   6.3674n       
+ xi156.n1190__net1 =  13.0534n       
+ xi156.n1190__sbuf_out =   1.8000        
+ xi156.n1191__net1 =  13.0543n       
+ xi156.n1191__sbuf_out =   1.8000        
+ xi156.n1192__net1 =  13.0534n       
+ xi156.n1192__sbuf_out =   1.8000        
+ xi156.n1193__net1 =  13.0527n       
+ xi156.n1193__sbuf_out =   1.8000        
+ xi156.n1194__net1 =  13.0531n       
+ xi156.n1194__sbuf_out =   1.8000        
+ xi156.n1195__net1 =  13.0531n       
+ xi156.n1195__sbuf_out =   1.8000        
+ xi156.n1196__net1 =  13.0540n       
+ xi156.n1196__sbuf_out =   1.8000        
+ xi156.n1197__net1 =  13.0522n       
+ xi156.n1197__sbuf_out =   1.8000        
+ xi156.n1198__net1 =  13.0527n       
+ xi156.n1198__sbuf_out =   1.8000        
+ xi156.n1199__net1 =  13.0536n       
+ xi156.n1199__sbuf_out =   1.8000        
+ xi156.n119__net1 =  12.8979n       
+ xi156.n119__net17 =   1.8000        
+ xi156.n119__net7 =   7.3627n       
+ xi156.n119__sbuf_out =   1.8000        
+ xi156.n119__vddio1 =   1.8000        
+ xi156.n119__vss1 =   6.3562n       
+ xi156.n11__net1 =  12.8085n       
+ xi156.n11__net17 =   1.8000        
+ xi156.n11__net3 =   1.8000        
+ xi156.n11__net7 =   7.3358n       
+ xi156.n11__sbuf_out =   1.8000        
+ xi156.n11__vddio1 =   1.8000        
+ xi156.n11__vss1 = 400.8865p       
+ xi156.n1200__net1 =  13.0527n       
+ xi156.n1200__sbuf_out =   1.8000        
+ xi156.n1201__net1 =  13.0513n       
+ xi156.n1201__sbuf_out =   1.8000        
+ xi156.n1202__net1 =  13.0518n       
+ xi156.n1202__sbuf_out =   1.8000        
+ xi156.n1203__net1 =  13.0518n       
+ xi156.n1203__sbuf_out =   1.8000        
+ xi156.n1204__net1 =  13.0527n       
+ xi156.n1204__sbuf_out =   1.8000        
+ xi156.n1205__net1 =  13.0504n       
+ xi156.n1205__sbuf_out =   1.8000        
+ xi156.n1206__net1 =  13.0509n       
+ xi156.n1206__sbuf_out =   1.8000        
+ xi156.n1207__net1 =  13.0517n       
+ xi156.n1207__sbuf_out =   1.8000        
+ xi156.n1208__net1 =  13.0509n       
+ xi156.n1208__sbuf_out =   1.8000        
+ xi156.n1209__net1 =  13.0489n       
+ xi156.n1209__sbuf_out =   1.8000        
+ xi156.n120__net1 =  12.8988n       
+ xi156.n120__net17 =   1.8000        
+ xi156.n120__net7 =   7.3636n       
+ xi156.n120__sbuf_out =   1.8000        
+ xi156.n120__vddio1 =   1.8000        
+ xi156.n120__vss1 =   6.3495n       
+ xi156.n1210__net1 =  13.0494n       
+ xi156.n1210__sbuf_out =   1.8000        
+ xi156.n1211__net1 =  13.0494n       
+ xi156.n1211__sbuf_out =   1.8000        
+ xi156.n1212__net1 =  13.0503n       
+ xi156.n1212__sbuf_out =   1.8000        
+ xi156.n1213__net1 =  13.0475n       
+ xi156.n1213__sbuf_out =   1.8000        
+ xi156.n1214__net1 =  13.0480n       
+ xi156.n1214__sbuf_out =   1.8000        
+ xi156.n1215__net1 =  13.0489n       
+ xi156.n1215__sbuf_out =   1.8000        
+ xi156.n1216__net1 =  13.0480n       
+ xi156.n1216__sbuf_out =   1.8000        
+ xi156.n1217__net1 =  13.0454n       
+ xi156.n1217__sbuf_out =   1.8000        
+ xi156.n1218__net1 =  13.0459n       
+ xi156.n1218__sbuf_out =   1.8000        
+ xi156.n1219__net1 =  13.0459n       
+ xi156.n1219__sbuf_out =   1.8000        
+ xi156.n121__net1 =  12.8909n       
+ xi156.n121__net17 =   1.8000        
+ xi156.n121__net7 =   7.3608n       
+ xi156.n121__sbuf_out =   1.8000        
+ xi156.n121__vddio1 =   1.8000        
+ xi156.n121__vss1 =   6.3269n       
+ xi156.n1220__net1 =  13.0468n       
+ xi156.n1220__sbuf_out =   1.8000        
+ xi156.n1221__net1 =  13.0436n       
+ xi156.n1221__sbuf_out =   1.8000        
+ xi156.n1222__net1 =  13.0440n       
+ xi156.n1222__sbuf_out =   1.8000        
+ xi156.n1223__net1 =  13.0449n       
+ xi156.n1223__sbuf_out =   1.8000        
+ xi156.n1224__net1 =  13.0440n       
+ xi156.n1224__sbuf_out =   1.8000        
+ xi156.n1225__net1 =  13.0408n       
+ xi156.n1225__sbuf_out =   1.8000        
+ xi156.n1226__net1 =  13.0413n       
+ xi156.n1226__sbuf_out =   1.8000        
+ xi156.n1227__net1 =  13.0413n       
+ xi156.n1227__sbuf_out =   1.8000        
+ xi156.n1228__net1 =  13.0422n       
+ xi156.n1228__sbuf_out =   1.8000        
+ xi156.n1229__net1 =  13.0385n       
+ xi156.n1229__sbuf_out =   1.8000        
+ xi156.n122__net1 =  12.8910n       
+ xi156.n122__net17 =   1.8000        
+ xi156.n122__net7 =   7.3617n       
+ xi156.n122__sbuf_out =   1.8000        
+ xi156.n122__vddio1 =   1.8000        
+ xi156.n122__vss1 =   6.2826n       
+ xi156.n1230__net1 =  13.0390n       
+ xi156.n1230__sbuf_out =   1.8000        
+ xi156.n1231__net1 =  13.0399n       
+ xi156.n1231__sbuf_out =   1.8000        
+ xi156.n1232__net1 =  13.0390n       
+ xi156.n1232__sbuf_out =   1.8000        
+ xi156.n1233__net1 =  12.8285n       
+ xi156.n1233__sbuf_out =   1.8000        
+ xi156.n1234__net1 =  12.8276n       
+ xi156.n1234__sbuf_out =   1.8000        
+ xi156.n1235__net1 =  12.8271n       
+ xi156.n1235__sbuf_out =   1.8000        
+ xi156.n1236__net1 =  12.8276n       
+ xi156.n1236__sbuf_out =   1.8000        
+ xi156.n1237__net1 =  12.8197n       
+ xi156.n1237__sbuf_out =   1.8000        
+ xi156.n1238__net1 =  12.8197n       
+ xi156.n1238__sbuf_out =   1.8000        
+ xi156.n1239__net1 =  12.8192n       
+ xi156.n1239__sbuf_out =   1.8000        
+ xi156.n123__net1 =  12.8919n       
+ xi156.n123__net17 =   1.8000        
+ xi156.n123__net7 =   7.3583n       
+ xi156.n123__sbuf_out =   1.8000        
+ xi156.n123__vddio1 =   1.8000        
+ xi156.n123__vss1 =   6.5964n       
+ xi156.n1240__net1 =  12.8206n       
+ xi156.n1240__sbuf_out =   1.8000        
+ xi156.n1241__net1 =  12.8100n       
+ xi156.n1241__sbuf_out =   1.8000        
+ xi156.n1242__net1 =  12.8092n       
+ xi156.n1242__sbuf_out =   1.8000        
+ xi156.n1243__net1 =  12.8087n       
+ xi156.n1243__sbuf_out =   1.8000        
+ xi156.n1244__net1 =  12.8092n       
+ xi156.n1244__sbuf_out =   1.8000        
+ xi156.n1245__net1 =  12.8008n       
+ xi156.n1245__sbuf_out =   1.8000        
+ xi156.n1246__net1 =  12.8008n       
+ xi156.n1246__sbuf_out =   1.8000        
+ xi156.n1247__net1 =  12.8004n       
+ xi156.n1247__sbuf_out =   1.8000        
+ xi156.n1248__net1 =  12.8017n       
+ xi156.n1248__sbuf_out =   1.8000        
+ xi156.n1249__net1 =  12.7906n       
+ xi156.n1249__sbuf_out =   1.8000        
+ xi156.n124__net1 =  12.8910n       
+ xi156.n124__net17 =   1.8000        
+ xi156.n124__net7 =   7.3592n       
+ xi156.n124__sbuf_out =   1.8000        
+ xi156.n124__vddio1 =   1.8000        
+ xi156.n124__vss1 =   6.5966n       
+ xi156.n1250__net1 =  12.7897n       
+ xi156.n1250__sbuf_out =   1.8000        
+ xi156.n1251__net1 =  12.7892n       
+ xi156.n1251__sbuf_out =   1.8000        
+ xi156.n1252__net1 =  12.7897n       
+ xi156.n1252__sbuf_out =   1.8000        
+ xi156.n1253__net1 =  12.7809n       
+ xi156.n1253__sbuf_out =   1.8000        
+ xi156.n1254__net1 =  12.7809n       
+ xi156.n1254__sbuf_out =   1.8000        
+ xi156.n1255__net1 =  12.7804n       
+ xi156.n1255__sbuf_out =   1.8000        
+ xi156.n1256__net1 =  12.7818n       
+ xi156.n1256__sbuf_out =   1.8000        
+ xi156.n1257__net1 =  12.7701n       
+ xi156.n1257__sbuf_out =   1.8000        
+ xi156.n1258__net1 =  12.7692n       
+ xi156.n1258__sbuf_out =   1.8000        
+ xi156.n1259__net1 =  12.7688n       
+ xi156.n1259__sbuf_out =   1.8000        
+ xi156.n125__net1 =  12.8816n       
+ xi156.n125__net17 =   1.8000        
+ xi156.n125__net7 =   7.3551n       
+ xi156.n125__sbuf_out =   1.8000        
+ xi156.n125__vddio1 =   1.8000        
+ xi156.n125__vss1 =   6.5920n       
+ xi156.n1260__net1 =  12.7692n       
+ xi156.n1260__sbuf_out =   1.8000        
+ xi156.n1261__net1 =  12.7702n       
+ xi156.n1261__sbuf_out =   1.8000        
+ xi156.n1262__net1 =  12.7702n       
+ xi156.n1262__sbuf_out =   1.8000        
+ xi156.n1263__net1 =  12.7697n       
+ xi156.n1263__sbuf_out =   1.8000        
+ xi156.n1264__net1 =  12.7711n       
+ xi156.n1264__sbuf_out =   1.8000        
+ xi156.n1265__net1 =  12.7719n       
+ xi156.n1265__sbuf_out =   1.8000        
+ xi156.n1266__net1 =  12.7711n       
+ xi156.n1266__sbuf_out =   1.8000        
+ xi156.n1267__net1 =  12.7706n       
+ xi156.n1267__sbuf_out =   1.8000        
+ xi156.n1268__net1 =  12.7711n       
+ xi156.n1268__sbuf_out =   1.8000        
+ xi156.n1269__net1 =  12.7715n       
+ xi156.n1269__sbuf_out =   1.8000        
+ xi156.n126__net1 =  12.8816n       
+ xi156.n126__net17 =   1.8000        
+ xi156.n126__net7 =   7.3560n       
+ xi156.n126__sbuf_out =   1.8000        
+ xi156.n126__vddio1 =   1.8000        
+ xi156.n126__vss1 =   6.5921n       
+ xi156.n1270__net1 =  12.7715n       
+ xi156.n1270__sbuf_out =   1.8000        
+ xi156.n1271__net1 =  12.7710n       
+ xi156.n1271__sbuf_out =   1.8000        
+ xi156.n1272__net1 =  12.7724n       
+ xi156.n1272__sbuf_out =   1.8000        
+ xi156.n1273__net1 =  12.7727n       
+ xi156.n1273__sbuf_out =   1.8000        
+ xi156.n1274__net1 =  12.7718n       
+ xi156.n1274__sbuf_out =   1.8000        
+ xi156.n1275__net1 =  12.7713n       
+ xi156.n1275__sbuf_out =   1.8000        
+ xi156.n1276__net1 =  12.7718n       
+ xi156.n1276__sbuf_out =   1.8000        
+ xi156.n1277__net1 =  13.0240n       
+ xi156.n1277__sbuf_out =   1.8000        
+ xi156.n1278__net1 =  13.0231n       
+ xi156.n1278__sbuf_out =   1.8000        
+ xi156.n1279__net1 =  13.0227n       
+ xi156.n1279__sbuf_out =   1.8000        
+ xi156.n127__net1 =  12.8816n       
+ xi156.n127__net17 =   1.8000        
+ xi156.n127__net7 =   7.3513n       
+ xi156.n127__sbuf_out =   1.8000        
+ xi156.n127__vddio1 =   1.8000        
+ xi156.n127__vss1 =   6.5864n       
+ xi156.n1280__net1 =  13.0231n       
+ xi156.n1280__sbuf_out =   1.8000        
+ xi156.n1281__net1 =  13.0204n       
+ xi156.n1281__sbuf_out =   1.8000        
+ xi156.n1282__net1 =  13.0204n       
+ xi156.n1282__sbuf_out =   1.8000        
+ xi156.n1283__net1 =  13.0199n       
+ xi156.n1283__sbuf_out =   1.8000        
+ xi156.n1284__net1 =  13.0213n       
+ xi156.n1284__sbuf_out =   1.8000        
+ xi156.n1285__net1 =  13.0173n       
+ xi156.n1285__sbuf_out =   1.8000        
+ xi156.n1286__net1 =  13.0165n       
+ xi156.n1286__sbuf_out =   1.8000        
+ xi156.n1287__net1 =  13.0160n       
+ xi156.n1287__sbuf_out =   1.8000        
+ xi156.n1288__net1 =  13.0165n       
+ xi156.n1288__sbuf_out =   1.8000        
+ xi156.n1289__net1 =  13.0132n       
+ xi156.n1289__sbuf_out =   1.8000        
+ xi156.n128__net1 =  12.8825n       
+ xi156.n128__net17 =   1.8000        
+ xi156.n128__net7 =   7.3522n       
+ xi156.n128__sbuf_out =   1.8000        
+ xi156.n128__vddio1 =   1.8000        
+ xi156.n128__vss1 =   6.5865n       
+ xi156.n1290__net1 =  13.0132n       
+ xi156.n1290__sbuf_out =   1.8000        
+ xi156.n1291__net1 =  13.0127n       
+ xi156.n1291__sbuf_out =   1.8000        
+ xi156.n1292__net1 =  13.0141n       
+ xi156.n1292__sbuf_out =   1.8000        
+ xi156.n1293__net1 =  13.0096n       
+ xi156.n1293__sbuf_out =   1.8000        
+ xi156.n1294__net1 =  13.0087n       
+ xi156.n1294__sbuf_out =   1.8000        
+ xi156.n1295__net1 =  13.0082n       
+ xi156.n1295__sbuf_out =   1.8000        
+ xi156.n1296__net1 =  13.0087n       
+ xi156.n1296__sbuf_out =   1.8000        
+ xi156.n1297__net1 =  13.0050n       
+ xi156.n1297__sbuf_out =   1.8000        
+ xi156.n1298__net1 =  13.0050n       
+ xi156.n1298__sbuf_out =   1.8000        
+ xi156.n1299__net1 =  13.0045n       
+ xi156.n1299__sbuf_out =   1.8000        
+ xi156.n129__net1 =  12.8742n       
+ xi156.n129__net17 =   1.8000        
+ xi156.n129__net7 =   7.3469n       
+ xi156.n129__sbuf_out =   1.8000        
+ xi156.n129__vddio1 =   1.8000        
+ xi156.n129__vss1 =   6.5790n       
+ xi156.n12__net1 =  12.8090n       
+ xi156.n12__net17 =   1.8000        
+ xi156.n12__net3 =   1.8000        
+ xi156.n12__net7 =   7.3294n       
+ xi156.n12__sbuf_out =   1.8000        
+ xi156.n12__vddio1 =   1.8000        
+ xi156.n12__vss1 = 121.8668p       
+ xi156.n1300__net1 =  13.0059n       
+ xi156.n1300__sbuf_out =   1.8000        
+ xi156.n1301__net1 =  13.0008n       
+ xi156.n1301__sbuf_out =   1.8000        
+ xi156.n1302__net1 =  12.9999n       
+ xi156.n1302__sbuf_out =   1.8000        
+ xi156.n1303__net1 =  12.9994n       
+ xi156.n1303__sbuf_out =   1.8000        
+ xi156.n1304__net1 =  12.9999n       
+ xi156.n1304__sbuf_out =   1.8000        
+ xi156.n1305__net1 =  12.9958n       
+ xi156.n1305__sbuf_out =   1.8000        
+ xi156.n1306__net1 =  12.9958n       
+ xi156.n1306__sbuf_out =   1.8000        
+ xi156.n1307__net1 =  12.9953n       
+ xi156.n1307__sbuf_out =   1.8000        
+ xi156.n1308__net1 =  12.9967n       
+ xi156.n1308__sbuf_out =   1.8000        
+ xi156.n1309__net1 =  12.9909n       
+ xi156.n1309__sbuf_out =   1.8000        
+ xi156.n130__net1 =  12.8742n       
+ xi156.n130__net17 =   1.8000        
+ xi156.n130__net7 =   7.3478n       
+ xi156.n130__sbuf_out =   1.8000        
+ xi156.n130__vddio1 =   1.8000        
+ xi156.n130__vss1 =   6.5791n       
+ xi156.n1310__net1 =  12.9901n       
+ xi156.n1310__sbuf_out =   1.8000        
+ xi156.n1311__net1 =  12.9896n       
+ xi156.n1311__sbuf_out =   1.8000        
+ xi156.n1312__net1 =  12.9901n       
+ xi156.n1312__sbuf_out =   1.8000        
+ xi156.n1313__net1 =  12.9854n       
+ xi156.n1313__sbuf_out =   1.8000        
+ xi156.n1314__net1 =  12.9854n       
+ xi156.n1314__sbuf_out =   1.8000        
+ xi156.n1315__net1 =  12.9850n       
+ xi156.n1315__sbuf_out =   1.8000        
+ xi156.n1316__net1 =  12.9863n       
+ xi156.n1316__sbuf_out =   1.8000        
+ xi156.n1317__net1 =  12.9800n       
+ xi156.n1317__sbuf_out =   1.8000        
+ xi156.n1318__net1 =  12.9791n       
+ xi156.n1318__sbuf_out =   1.8000        
+ xi156.n1319__net1 =  12.9786n       
+ xi156.n1319__sbuf_out =   1.8000        
+ xi156.n131__net1 =  12.8751n       
+ xi156.n131__net17 =   1.8000        
+ xi156.n131__net7 =   7.3418n       
+ xi156.n131__sbuf_out =   1.8000        
+ xi156.n131__vddio1 =   1.8000        
+ xi156.n131__vss1 =   6.5687n       
+ xi156.n1320__net1 =  12.9791n       
+ xi156.n1320__sbuf_out =   1.8000        
+ xi156.n1321__net1 =  12.9467n       
+ xi156.n1321__sbuf_out =   1.8000        
+ xi156.n1322__net1 =  12.9472n       
+ xi156.n1322__sbuf_out =   1.8000        
+ xi156.n1323__net1 =  12.9481n       
+ xi156.n1323__sbuf_out =   1.8000        
+ xi156.n1324__net1 =  12.9472n       
+ xi156.n1324__sbuf_out =   1.8000        
+ xi156.n1325__net1 =  12.9398n       
+ xi156.n1325__sbuf_out =   1.8000        
+ xi156.n1326__net1 =  12.9402n       
+ xi156.n1326__sbuf_out =   1.8000        
+ xi156.n1327__net1 =  12.9402n       
+ xi156.n1327__sbuf_out =   1.8000        
+ xi156.n1328__net1 =  12.9411n       
+ xi156.n1328__sbuf_out =   1.8000        
+ xi156.n1329__net1 =  12.9342n       
+ xi156.n1329__sbuf_out =   1.8000        
+ xi156.n132__net1 =  12.8742n       
+ xi156.n132__net17 =   1.8000        
+ xi156.n132__net7 =   7.3427n       
+ xi156.n132__sbuf_out =   1.8000        
+ xi156.n132__vddio1 =   1.8000        
+ xi156.n132__vss1 =   6.5688n       
+ xi156.n1330__net1 =  12.9347n       
+ xi156.n1330__sbuf_out =   1.8000        
+ xi156.n1331__net1 =  12.9356n       
+ xi156.n1331__sbuf_out =   1.8000        
+ xi156.n1332__net1 =  12.9347n       
+ xi156.n1332__sbuf_out =   1.8000        
+ xi156.n1333__net1 =  12.9267n       
+ xi156.n1333__sbuf_out =   1.8000        
+ xi156.n1334__net1 =  12.9272n       
+ xi156.n1334__sbuf_out =   1.8000        
+ xi156.n1335__net1 =  12.9272n       
+ xi156.n1335__sbuf_out =   1.8000        
+ xi156.n1336__net1 =  12.9281n       
+ xi156.n1336__sbuf_out =   1.8000        
+ xi156.n1337__net1 =  12.9207n       
+ xi156.n1337__sbuf_out =   1.8000        
+ xi156.n1338__net1 =  12.9212n       
+ xi156.n1338__sbuf_out =   1.8000        
+ xi156.n1339__net1 =  12.9221n       
+ xi156.n1339__sbuf_out =   1.8000        
+ xi156.n133__net1 =  13.0535n       
+ xi156.n133__net17 =   1.8000        
+ xi156.n133__net7 =   7.3362n       
+ xi156.n133__sbuf_out =   1.8000        
+ xi156.n133__vddio1 =   1.8000        
+ xi156.n133__vss1 =   6.5554n       
+ xi156.n1340__net1 =  12.9212n       
+ xi156.n1340__sbuf_out =   1.8000        
+ xi156.n1341__net1 =  12.9126n       
+ xi156.n1341__sbuf_out =   1.8000        
+ xi156.n1342__net1 =  12.9131n       
+ xi156.n1342__sbuf_out =   1.8000        
+ xi156.n1343__net1 =  12.9131n       
+ xi156.n1343__sbuf_out =   1.8000        
+ xi156.n1344__net1 =  12.9139n       
+ xi156.n1344__sbuf_out =   1.8000        
+ xi156.n1345__net1 =  12.9061n       
+ xi156.n1345__sbuf_out =   1.8000        
+ xi156.n1346__net1 =  12.9066n       
+ xi156.n1346__sbuf_out =   1.8000        
+ xi156.n1347__net1 =  12.9075n       
+ xi156.n1347__sbuf_out =   1.8000        
+ xi156.n1348__net1 =  12.9066n       
+ xi156.n1348__sbuf_out =   1.8000        
+ xi156.n1349__net1 =  12.8974n       
+ xi156.n1349__sbuf_out =   1.8000        
+ xi156.n134__net1 =  13.0535n       
+ xi156.n134__net17 =   1.8000        
+ xi156.n134__net7 =   7.3370n       
+ xi156.n134__sbuf_out =   1.8000        
+ xi156.n134__vddio1 =   1.8000        
+ xi156.n134__vss1 =   6.5555n       
+ xi156.n1350__net1 =  12.8978n       
+ xi156.n1350__sbuf_out =   1.8000        
+ xi156.n1351__net1 =  12.8978n       
+ xi156.n1351__sbuf_out =   1.8000        
+ xi156.n1352__net1 =  12.8987n       
+ xi156.n1352__sbuf_out =   1.8000        
+ xi156.n1353__net1 =  12.8904n       
+ xi156.n1353__sbuf_out =   1.8000        
+ xi156.n1354__net1 =  12.8909n       
+ xi156.n1354__sbuf_out =   1.8000        
+ xi156.n1355__net1 =  12.8918n       
+ xi156.n1355__sbuf_out =   1.8000        
+ xi156.n1356__net1 =  12.8909n       
+ xi156.n1356__sbuf_out =   1.8000        
+ xi156.n1357__net1 =  12.8811n       
+ xi156.n1357__sbuf_out =   1.8000        
+ xi156.n1358__net1 =  12.8816n       
+ xi156.n1358__sbuf_out =   1.8000        
+ xi156.n1359__net1 =  12.8816n       
+ xi156.n1359__sbuf_out =   1.8000        
+ xi156.n135__net1 =  13.0544n       
+ xi156.n135__net17 =   1.8000        
+ xi156.n135__net7 =   7.3298n       
+ xi156.n135__sbuf_out =   1.8000        
+ xi156.n135__vddio1 =   1.8000        
+ xi156.n135__vss1 =   6.5380n       
+ xi156.n1360__net1 =  12.8825n       
+ xi156.n1360__sbuf_out =   1.8000        
+ xi156.n1361__net1 =  12.8737n       
+ xi156.n1361__sbuf_out =   1.8000        
+ xi156.n1362__net1 =  12.8742n       
+ xi156.n1362__sbuf_out =   1.8000        
+ xi156.n1363__net1 =  12.8751n       
+ xi156.n1363__sbuf_out =   1.8000        
+ xi156.n1364__net1 =  12.8742n       
+ xi156.n1364__sbuf_out =   1.8000        
+ xi156.n1365__net1 =  13.0529n       
+ xi156.n1365__sbuf_out =   1.8000        
+ xi156.n1366__net1 =  13.0534n       
+ xi156.n1366__sbuf_out =   1.8000        
+ xi156.n1367__net1 =  13.0543n       
+ xi156.n1367__sbuf_out =   1.8000        
+ xi156.n1368__net1 =  13.0534n       
+ xi156.n1368__sbuf_out =   1.8000        
+ xi156.n1369__net1 =  13.0526n       
+ xi156.n1369__sbuf_out =   1.8000        
+ xi156.n136__net1 =  13.0535n       
+ xi156.n136__net17 =   1.8000        
+ xi156.n136__net7 =   7.3306n       
+ xi156.n136__sbuf_out =   1.8000        
+ xi156.n136__vddio1 =   1.8000        
+ xi156.n136__vss1 =   6.5381n       
+ xi156.n1370__net1 =  13.0531n       
+ xi156.n1370__sbuf_out =   1.8000        
+ xi156.n1371__net1 =  13.0531n       
+ xi156.n1371__sbuf_out =   1.8000        
+ xi156.n1372__net1 =  13.0540n       
+ xi156.n1372__sbuf_out =   1.8000        
+ xi156.n1373__net1 =  13.0522n       
+ xi156.n1373__sbuf_out =   1.8000        
+ xi156.n1374__net1 =  13.0527n       
+ xi156.n1374__sbuf_out =   1.8000        
+ xi156.n1375__net1 =  13.0536n       
+ xi156.n1375__sbuf_out =   1.8000        
+ xi156.n1376__net1 =  13.0527n       
+ xi156.n1376__sbuf_out =   1.8000        
+ xi156.n1377__net1 =  13.0513n       
+ xi156.n1377__sbuf_out =   1.8000        
+ xi156.n1378__net1 =  13.0518n       
+ xi156.n1378__sbuf_out =   1.8000        
+ xi156.n1379__net1 =  13.0518n       
+ xi156.n1379__sbuf_out =   1.8000        
+ xi156.n137__net1 =  13.0532n       
+ xi156.n137__net17 =   1.8000        
+ xi156.n137__net7 =   7.3854n       
+ xi156.n137__sbuf_out =   1.8000        
+ xi156.n137__vddio1 =   1.8000        
+ xi156.n137__vss1 =   6.4229n       
+ xi156.n1380__net1 =  13.0527n       
+ xi156.n1380__sbuf_out =   1.8000        
+ xi156.n1381__net1 =  13.0504n       
+ xi156.n1381__sbuf_out =   1.8000        
+ xi156.n1382__net1 =  13.0508n       
+ xi156.n1382__sbuf_out =   1.8000        
+ xi156.n1383__net1 =  13.0517n       
+ xi156.n1383__sbuf_out =   1.8000        
+ xi156.n1384__net1 =  13.0508n       
+ xi156.n1384__sbuf_out =   1.8000        
+ xi156.n1385__net1 =  13.0489n       
+ xi156.n1385__sbuf_out =   1.8000        
+ xi156.n1386__net1 =  13.0493n       
+ xi156.n1386__sbuf_out =   1.8000        
+ xi156.n1387__net1 =  13.0493n       
+ xi156.n1387__sbuf_out =   1.8000        
+ xi156.n1388__net1 =  13.0502n       
+ xi156.n1388__sbuf_out =   1.8000        
+ xi156.n1389__net1 =  13.0475n       
+ xi156.n1389__sbuf_out =   1.8000        
+ xi156.n138__net1 =  13.0532n       
+ xi156.n138__net17 =   1.8000        
+ xi156.n138__net7 =   7.3224n       
+ xi156.n138__sbuf_out =   1.8000        
+ xi156.n138__vddio1 =   1.8000        
+ xi156.n138__vss1 =   6.4230n       
+ xi156.n1390__net1 =  13.0480n       
+ xi156.n1390__sbuf_out =   1.8000        
+ xi156.n1391__net1 =  13.0488n       
+ xi156.n1391__sbuf_out =   1.8000        
+ xi156.n1392__net1 =  13.0480n       
+ xi156.n1392__sbuf_out =   1.8000        
+ xi156.n1393__net1 =  13.0454n       
+ xi156.n1393__sbuf_out =   1.8000        
+ xi156.n1394__net1 =  13.0459n       
+ xi156.n1394__sbuf_out =   1.8000        
+ xi156.n1395__net1 =  13.0459n       
+ xi156.n1395__sbuf_out =   1.8000        
+ xi156.n1396__net1 =  13.0468n       
+ xi156.n1396__sbuf_out =   1.8000        
+ xi156.n1397__net1 =  13.0435n       
+ xi156.n1397__sbuf_out =   1.8000        
+ xi156.n1398__net1 =  13.0440n       
+ xi156.n1398__sbuf_out =   1.8000        
+ xi156.n1399__net1 =  13.0449n       
+ xi156.n1399__sbuf_out =   1.8000        
+ xi156.n139__net1 =  13.0532n       
+ xi156.n139__net17 =   1.8000        
+ xi156.n139__net7 =   7.3220n       
+ xi156.n139__sbuf_out =   1.8000        
+ xi156.n139__vss1 =   5.2464n       
+ xi156.n13__net1 =  12.8007n       
+ xi156.n13__net17 =   1.8000        
+ xi156.n13__net3 =   1.8000        
+ xi156.n13__net7 =   7.3281n       
+ xi156.n13__sbuf_out =   1.8000        
+ xi156.n1400__net1 =  13.0440n       
+ xi156.n1400__sbuf_out =   1.8000        
+ xi156.n1401__net1 =  13.0408n       
+ xi156.n1401__sbuf_out =   1.8000        
+ xi156.n1402__net1 =  13.0413n       
+ xi156.n1402__sbuf_out =   1.8000        
+ xi156.n1403__net1 =  13.0413n       
+ xi156.n1403__sbuf_out =   1.8000        
+ xi156.n1404__net1 =  13.0422n       
+ xi156.n1404__sbuf_out =   1.8000        
+ xi156.n1405__net1 =  13.0385n       
+ xi156.n1405__sbuf_out =   1.8000        
+ xi156.n1406__net1 =  13.0390n       
+ xi156.n1406__sbuf_out =   1.8000        
+ xi156.n1407__net1 =  13.0399n       
+ xi156.n1407__sbuf_out =   1.8000        
+ xi156.n1408__net1 =  13.0390n       
+ xi156.n1408__sbuf_out =   1.8000        
+ xi156.n1409__net1 =  12.8285n       
+ xi156.n1409__sbuf_out =   1.8000        
+ xi156.n140__net1 =  13.0541n       
+ xi156.n140__net17 =   1.8000        
+ xi156.n140__net7 =   7.3215n       
+ xi156.n140__sbuf_out =   1.8000        
+ xi156.n140__vddio1 =   1.8000        
+ xi156.n140__vss1 =   5.2759n       
+ xi156.n1410__net1 =  12.8276n       
+ xi156.n1410__sbuf_out =   1.8000        
+ xi156.n1411__net1 =  12.8271n       
+ xi156.n1411__sbuf_out =   1.8000        
+ xi156.n1412__net1 =  12.8276n       
+ xi156.n1412__sbuf_out =   1.8000        
+ xi156.n1413__net1 =  12.8197n       
+ xi156.n1413__sbuf_out =   1.8000        
+ xi156.n1414__net1 =  12.8197n       
+ xi156.n1414__sbuf_out =   1.8000        
+ xi156.n1415__net1 =  12.8192n       
+ xi156.n1415__sbuf_out =   1.8000        
+ xi156.n1416__net1 =  12.8206n       
+ xi156.n1416__sbuf_out =   1.8000        
+ xi156.n1417__net1 =  12.8101n       
+ xi156.n1417__sbuf_out =   1.8000        
+ xi156.n1418__net1 =  12.8092n       
+ xi156.n1418__sbuf_out =   1.8000        
+ xi156.n1419__net1 =  12.8087n       
+ xi156.n1419__sbuf_out =   1.8000        
+ xi156.n141__net1 =  13.0527n       
+ xi156.n141__net17 =   1.8000        
+ xi156.n141__net7 =   7.3210n       
+ xi156.n141__sbuf_out =   1.8000        
+ xi156.n141__vddio1 =   1.8000        
+ xi156.n141__vss1 =   5.2732n       
+ xi156.n1420__net1 =  12.8092n       
+ xi156.n1420__sbuf_out =   1.8000        
+ xi156.n1421__net1 =  12.8008n       
+ xi156.n1421__sbuf_out =   1.8000        
+ xi156.n1422__net1 =  12.8008n       
+ xi156.n1422__sbuf_out =   1.8000        
+ xi156.n1423__net1 =  12.8004n       
+ xi156.n1423__sbuf_out =   1.8000        
+ xi156.n1424__net1 =  12.8017n       
+ xi156.n1424__sbuf_out =   1.8000        
+ xi156.n1425__net1 =  12.7906n       
+ xi156.n1425__sbuf_out =   1.8000        
+ xi156.n1426__net1 =  12.7897n       
+ xi156.n1426__sbuf_out =   1.8000        
+ xi156.n1427__net1 =  12.7892n       
+ xi156.n1427__sbuf_out =   1.8000        
+ xi156.n1428__net1 =  12.7897n       
+ xi156.n1428__sbuf_out =   1.8000        
+ xi156.n1429__net1 =  12.7809n       
+ xi156.n1429__sbuf_out =   1.8000        
+ xi156.n142__net1 =  13.0527n       
+ xi156.n142__net17 =   1.8000        
+ xi156.n142__net7 =   7.3206n       
+ xi156.n142__sbuf_out =   1.8000        
+ xi156.n142__vddio1 =   1.8000        
+ xi156.n142__vss1 =   5.2668n       
+ xi156.n1430__net1 =  12.7809n       
+ xi156.n1430__sbuf_out =   1.8000        
+ xi156.n1431__net1 =  12.7804n       
+ xi156.n1431__sbuf_out =   1.8000        
+ xi156.n1432__net1 =  12.7818n       
+ xi156.n1432__sbuf_out =   1.8000        
+ xi156.n1433__net1 =  12.7701n       
+ xi156.n1433__sbuf_out =   1.8000        
+ xi156.n1434__net1 =  12.7693n       
+ xi156.n1434__sbuf_out =   1.8000        
+ xi156.n1435__net1 =  12.7688n       
+ xi156.n1435__sbuf_out =   1.8000        
+ xi156.n1436__net1 =  12.7693n       
+ xi156.n1436__sbuf_out =   1.8000        
+ xi156.n1437__net1 =  12.7702n       
+ xi156.n1437__sbuf_out =   1.8000        
+ xi156.n1438__net1 =  12.7702n       
+ xi156.n1438__sbuf_out =   1.8000        
+ xi156.n1439__net1 =  12.7697n       
+ xi156.n1439__sbuf_out =   1.8000        
+ xi156.n143__net1 =  13.0536n       
+ xi156.n143__net17 =   1.8000        
+ xi156.n143__net7 =   7.3204n       
+ xi156.n143__sbuf_out =   1.8000        
+ xi156.n143__vddio1 =   1.8000        
+ xi156.n143__vss1 =   5.2644n       
+ xi156.n1440__net1 =  12.7711n       
+ xi156.n1440__sbuf_out =   1.8000        
+ xi156.n1441__net1 =  12.7720n       
+ xi156.n1441__sbuf_out =   1.8000        
+ xi156.n1442__net1 =  12.7711n       
+ xi156.n1442__sbuf_out =   1.8000        
+ xi156.n1443__net1 =  12.7706n       
+ xi156.n1443__sbuf_out =   1.8000        
+ xi156.n1444__net1 =  12.7711n       
+ xi156.n1444__sbuf_out =   1.8000        
+ xi156.n1445__net1 =  12.7715n       
+ xi156.n1445__sbuf_out =   1.8000        
+ xi156.n1446__net1 =  12.7715n       
+ xi156.n1446__sbuf_out =   1.8000        
+ xi156.n1447__net1 =  12.7711n       
+ xi156.n1447__sbuf_out =   1.8000        
+ xi156.n1448__net1 =  12.7724n       
+ xi156.n1448__sbuf_out =   1.8000        
+ xi156.n1449__net1 =  12.7727n       
+ xi156.n1449__sbuf_out =   1.8000        
+ xi156.n144__net1 =  13.0527n       
+ xi156.n144__net17 =   1.8000        
+ xi156.n144__net7 =   7.1156n       
+ xi156.n144__sbuf_out =   1.8000        
+ xi156.n144__vddio1 =   1.8000        
+ xi156.n144__vss1 =   5.2580n       
+ xi156.n1450__net1 =  12.7718n       
+ xi156.n1450__sbuf_out =   1.8000        
+ xi156.n1451__net1 =  12.7714n       
+ xi156.n1451__sbuf_out =   1.8000        
+ xi156.n1452__net1 =  12.7718n       
+ xi156.n1452__sbuf_out =   1.8000        
+ xi156.n1453__net1 =  13.0240n       
+ xi156.n1453__sbuf_out =   1.8000        
+ xi156.n1454__net1 =  13.0232n       
+ xi156.n1454__sbuf_out =   1.8000        
+ xi156.n1455__net1 =  13.0227n       
+ xi156.n1455__sbuf_out =   1.8000        
+ xi156.n1456__net1 =  13.0232n       
+ xi156.n1456__sbuf_out =   1.8000        
+ xi156.n1457__net1 =  13.0204n       
+ xi156.n1457__sbuf_out =   1.8000        
+ xi156.n1458__net1 =  13.0204n       
+ xi156.n1458__sbuf_out =   1.8000        
+ xi156.n1459__net1 =  13.0199n       
+ xi156.n1459__sbuf_out =   1.8000        
+ xi156.n145__net1 =  13.0518n       
+ xi156.n145__net17 =   1.8000        
+ xi156.n145__net7 =   7.1442n       
+ xi156.n145__sbuf_out =   1.8000        
+ xi156.n145__vddio1 =   1.8000        
+ xi156.n145__vss1 =   5.2457n       
+ xi156.n1460__net1 =  13.0213n       
+ xi156.n1460__sbuf_out =   1.8000        
+ xi156.n1461__net1 =  13.0174n       
+ xi156.n1461__sbuf_out =   1.8000        
+ xi156.n1462__net1 =  13.0165n       
+ xi156.n1462__sbuf_out =   1.8000        
+ xi156.n1463__net1 =  13.0160n       
+ xi156.n1463__sbuf_out =   1.8000        
+ xi156.n1464__net1 =  13.0165n       
+ xi156.n1464__sbuf_out =   1.8000        
+ xi156.n1465__net1 =  13.0132n       
+ xi156.n1465__sbuf_out =   1.8000        
+ xi156.n1466__net1 =  13.0132n       
+ xi156.n1466__sbuf_out =   1.8000        
+ xi156.n1467__net1 =  13.0128n       
+ xi156.n1467__sbuf_out =   1.8000        
+ xi156.n1468__net1 =  13.0141n       
+ xi156.n1468__sbuf_out =   1.8000        
+ xi156.n1469__net1 =  13.0096n       
+ xi156.n1469__sbuf_out =   1.8000        
+ xi156.n146__net1 =  13.0518n       
+ xi156.n146__net17 =   1.8000        
+ xi156.n146__net7 =   7.3229n       
+ xi156.n146__sbuf_out =   1.8000        
+ xi156.n146__vddio1 =   1.8000        
+ xi156.n146__vss1 =   5.2297n       
+ xi156.n1470__net1 =  13.0087n       
+ xi156.n1470__sbuf_out =   1.8000        
+ xi156.n1471__net1 =  13.0083n       
+ xi156.n1471__sbuf_out =   1.8000        
+ xi156.n1472__net1 =  13.0087n       
+ xi156.n1472__sbuf_out =   1.8000        
+ xi156.n1473__net1 =  13.0050n       
+ xi156.n1473__sbuf_out =   1.8000        
+ xi156.n1474__net1 =  13.0050n       
+ xi156.n1474__sbuf_out =   1.8000        
+ xi156.n1475__net1 =  13.0046n       
+ xi156.n1475__sbuf_out =   1.8000        
+ xi156.n1476__net1 =  13.0059n       
+ xi156.n1476__sbuf_out =   1.8000        
+ xi156.n1477__net1 =  13.0008n       
+ xi156.n1477__sbuf_out =   1.8000        
+ xi156.n1478__net1 =  12.9999n       
+ xi156.n1478__sbuf_out =   1.8000        
+ xi156.n1479__net1 =  12.9995n       
+ xi156.n1479__sbuf_out =   1.8000        
+ xi156.n147__net1 =  13.0518n       
+ xi156.n147__net17 =   1.8000        
+ xi156.n147__net7 =   7.3232n       
+ xi156.n147__sbuf_out =   1.8000        
+ xi156.n147__vddio1 =   1.8000        
+ xi156.n147__vss1 =   5.2166n       
+ xi156.n1480__net1 =  12.9999n       
+ xi156.n1480__sbuf_out =   1.8000        
+ xi156.n1481__net1 =  12.9958n       
+ xi156.n1481__sbuf_out =   1.8000        
+ xi156.n1482__net1 =  12.9958n       
+ xi156.n1482__sbuf_out =   1.8000        
+ xi156.n1483__net1 =  12.9953n       
+ xi156.n1483__sbuf_out =   1.8000        
+ xi156.n1484__net1 =  12.9967n       
+ xi156.n1484__sbuf_out =   1.8000        
+ xi156.n1485__net1 =  12.9910n       
+ xi156.n1485__sbuf_out =   1.8000        
+ xi156.n1486__net1 =  12.9901n       
+ xi156.n1486__sbuf_out =   1.8000        
+ xi156.n1487__net1 =  12.9896n       
+ xi156.n1487__sbuf_out =   1.8000        
+ xi156.n1488__net1 =  12.9901n       
+ xi156.n1488__sbuf_out =   1.8000        
+ xi156.n1489__net1 =  12.9855n       
+ xi156.n1489__sbuf_out =   1.8000        
+ xi156.n148__net1 =  13.0527n       
+ xi156.n148__net17 =   1.8000        
+ xi156.n148__sbuf_out =   1.8000        
+ xi156.n148__vddio1 =   1.8000        
+ xi156.n148__vss1 =   5.2087n       
+ xi156.n1490__net1 =  12.9855n       
+ xi156.n1490__sbuf_out =   1.8000        
+ xi156.n1491__net1 =  12.9850n       
+ xi156.n1491__sbuf_out =   1.8000        
+ xi156.n1492__net1 =  12.9863n       
+ xi156.n1492__sbuf_out =   1.8000        
+ xi156.n1493__net1 =  12.9800n       
+ xi156.n1493__sbuf_out =   1.8000        
+ xi156.n1494__net1 =  12.9791n       
+ xi156.n1494__sbuf_out =   1.8000        
+ xi156.n1495__net1 =  12.9787n       
+ xi156.n1495__sbuf_out =   1.8000        
+ xi156.n1496__net1 =  12.9791n       
+ xi156.n1496__sbuf_out =   1.8000        
+ xi156.n1497__net1 =  12.9467n       
+ xi156.n1497__sbuf_out =   1.8000        
+ xi156.n1498__net1 =  12.9472n       
+ xi156.n1498__sbuf_out =   1.8000        
+ xi156.n1499__net1 =  12.9480n       
+ xi156.n1499__sbuf_out =   1.8000        
+ xi156.n149__net1 =  13.0509n       
+ xi156.n149__net17 =   1.8000        
+ xi156.n149__net7 =   7.1396n       
+ xi156.n149__sbuf_out =   1.8000        
+ xi156.n149__vddio1 =   1.8000        
+ xi156.n149__vss1 =   5.1895n       
+ xi156.n14__net1 =  12.8007n       
+ xi156.n14__net17 =   1.8000        
+ xi156.n14__net3 =   1.8000        
+ xi156.n14__net7 =   7.3651n       
+ xi156.n14__sbuf_out =   1.8000        
+ xi156.n14__vddio1 =   1.8000        
+ xi156.n14__vss1 =  65.7394p       
+ xi156.n1500__net1 =  12.9472n       
+ xi156.n1500__sbuf_out =   1.8000        
+ xi156.n1501__net1 =  12.9397n       
+ xi156.n1501__sbuf_out =   1.8000        
+ xi156.n1502__net1 =  12.9402n       
+ xi156.n1502__sbuf_out =   1.8000        
+ xi156.n1503__net1 =  12.9402n       
+ xi156.n1503__sbuf_out =   1.8000        
+ xi156.n1504__net1 =  12.9411n       
+ xi156.n1504__sbuf_out =   1.8000        
+ xi156.n1505__net1 =  12.9342n       
+ xi156.n1505__sbuf_out =   1.8000        
+ xi156.n1506__net1 =  12.9347n       
+ xi156.n1506__sbuf_out =   1.8000        
+ xi156.n1507__net1 =  12.9356n       
+ xi156.n1507__sbuf_out =   1.8000        
+ xi156.n1508__net1 =  12.9347n       
+ xi156.n1508__sbuf_out =   1.8000        
+ xi156.n1509__net1 =  12.9267n       
+ xi156.n1509__sbuf_out =   1.8000        
+ xi156.n150__net1 =  13.0509n       
+ xi156.n150__net17 =   1.8000        
+ xi156.n150__net7 =   7.3849n       
+ xi156.n150__sbuf_out =   1.8000        
+ xi156.n150__vddio1 =   1.8000        
+ xi156.n150__vss1 =   5.2330n       
+ xi156.n1510__net1 =  12.9272n       
+ xi156.n1510__sbuf_out =   1.8000        
+ xi156.n1511__net1 =  12.9272n       
+ xi156.n1511__sbuf_out =   1.8000        
+ xi156.n1512__net1 =  12.9281n       
+ xi156.n1512__sbuf_out =   1.8000        
+ xi156.n1513__net1 =  12.9207n       
+ xi156.n1513__sbuf_out =   1.8000        
+ xi156.n1514__net1 =  12.9212n       
+ xi156.n1514__sbuf_out =   1.8000        
+ xi156.n1515__net1 =  12.9220n       
+ xi156.n1515__sbuf_out =   1.8000        
+ xi156.n1516__net1 =  12.9212n       
+ xi156.n1516__sbuf_out =   1.8000        
+ xi156.n1517__net1 =  12.9126n       
+ xi156.n1517__sbuf_out =   1.8000        
+ xi156.n1518__net1 =  12.9130n       
+ xi156.n1518__sbuf_out =   1.8000        
+ xi156.n1519__net1 =  12.9130n       
+ xi156.n1519__sbuf_out =   1.8000        
+ xi156.n151__net1 =  13.0518n       
+ xi156.n151__net17 =   1.8000        
+ xi156.n151__net7 =   7.1340n       
+ xi156.n151__sbuf_out =   1.8000        
+ xi156.n151__vddio1 =   1.8000        
+ xi156.n151__vss1 =   5.5212n       
+ xi156.n1520__net1 =  12.9139n       
+ xi156.n1520__sbuf_out =   1.8000        
+ xi156.n1521__net1 =  12.9061n       
+ xi156.n1521__sbuf_out =   1.8000        
+ xi156.n1522__net1 =  12.9066n       
+ xi156.n1522__sbuf_out =   1.8000        
+ xi156.n1523__net1 =  12.9074n       
+ xi156.n1523__sbuf_out =   1.8000        
+ xi156.n1524__net1 =  12.9066n       
+ xi156.n1524__sbuf_out =   1.8000        
+ xi156.n1525__net1 =  12.8973n       
+ xi156.n1525__sbuf_out =   1.8000        
+ xi156.n1526__net1 =  12.8978n       
+ xi156.n1526__sbuf_out =   1.8000        
+ xi156.n1527__net1 =  12.8978n       
+ xi156.n1527__sbuf_out =   1.8000        
+ xi156.n1528__net1 =  12.8987n       
+ xi156.n1529__net1 =  12.8904n       
+ xi156.n1529__sbuf_out =   1.8000        
+ xi156.n152__net1 =  13.0509n       
+ xi156.n152__net17 =   1.8000        
+ xi156.n152__net7 =   7.3844n       
+ xi156.n152__sbuf_out =   1.8000        
+ xi156.n152__vddio1 =   1.8000        
+ xi156.n152__vss1 =   5.4987n       
+ xi156.n1530__net1 =  12.8909n       
+ xi156.n1531__net1 =  12.8918n       
+ xi156.n1531__sbuf_out =   1.8000        
+ xi156.n1532__net1 =  12.8909n       
+ xi156.n1533__net1 =  12.8811n       
+ xi156.n1533__sbuf_out =   1.8000        
+ xi156.n1534__net1 =  12.8816n       
+ xi156.n1535__net1 =  12.8816n       
+ xi156.n1535__sbuf_out =   1.8000        
+ xi156.n1536__net1 =  12.8825n       
+ xi156.n1537__net1 =  12.8737n       
+ xi156.n1537__sbuf_out =   1.8000        
+ xi156.n1538__net1 =  12.8741n       
+ xi156.n1539__net1 =  12.8750n       
+ xi156.n1539__sbuf_out =   1.8000        
+ xi156.n153__net1 =  13.0494n       
+ xi156.n153__net17 =   1.8000        
+ xi156.n153__net7 =   7.1286n       
+ xi156.n153__sbuf_out =   1.8000        
+ xi156.n153__vddio1 =   1.8000        
+ xi156.n153__vss1 =   5.4987n       
+ xi156.n1540__net1 =  12.8741n       
+ xi156.n1541__net1 =  13.0529n       
+ xi156.n1541__sbuf_out =   1.8000        
+ xi156.n1542__net1 =  13.0534n       
+ xi156.n1543__net1 =  13.0543n       
+ xi156.n1543__sbuf_out =   1.8000        
+ xi156.n1544__net1 =  13.0534n       
+ xi156.n1545__net1 =  13.0526n       
+ xi156.n1545__sbuf_out =   1.8000        
+ xi156.n1546__net1 =  13.0531n       
+ xi156.n1547__net1 =  13.0531n       
+ xi156.n1547__sbuf_out =   1.8000        
+ xi156.n1548__net1 =  13.0540n       
+ xi156.n1549__net1 =  13.0522n       
+ xi156.n1549__sbuf_out =   1.8000        
+ xi156.n154__net1 =  13.0494n       
+ xi156.n154__net17 =   1.8000        
+ xi156.n154__net7 =   7.3839n       
+ xi156.n154__sbuf_out =   1.8000        
+ xi156.n154__vddio1 =   1.8000        
+ xi156.n154__vss1 =   5.4935n       
+ xi156.n1550__net1 =  13.0526n       
+ xi156.n1551__net1 =  13.0535n       
+ xi156.n1551__sbuf_out =   1.8000        
+ xi156.n1552__net1 =  13.0527n       
+ xi156.n1553__net1 =  13.0513n       
+ xi156.n1553__sbuf_out =   1.8000        
+ xi156.n1554__net1 =  13.0517n       
+ xi156.n1555__net1 =  13.0518n       
+ xi156.n1555__sbuf_out =   1.8000        
+ xi156.n1556__net1 =  13.0527n       
+ xi156.n1557__net1 =  13.0503n       
+ xi156.n1557__sbuf_out =   1.8000        
+ xi156.n1558__net1 =  13.0508n       
+ xi156.n1559__net1 =  13.0517n       
+ xi156.n1559__sbuf_out =   1.8000        
+ xi156.n155__net1 =  13.0494n       
+ xi156.n155__net17 =   1.8000        
+ xi156.n155__net7 =   7.1230n       
+ xi156.n155__sbuf_out =   1.8000        
+ xi156.n155__vddio1 =   1.8000        
+ xi156.n155__vss1 =   5.4934n       
+ xi156.n1560__net1 =  13.0508n       
+ xi156.n1561__net1 =  13.0488n       
+ xi156.n1561__sbuf_out =   1.8000        
+ xi156.n1562__net1 =  13.0493n       
+ xi156.n1563__net1 =  13.0493n       
+ xi156.n1563__sbuf_out =   1.8000        
+ xi156.n1564__net1 =  13.0502n       
+ xi156.n1565__net1 =  13.0475n       
+ xi156.n1565__sbuf_out =   1.8000        
+ xi156.n1566__net1 =  13.0479n       
+ xi156.n1567__net1 =  13.0488n       
+ xi156.n1567__sbuf_out =   1.8000        
+ xi156.n1568__net1 =  13.0479n       
+ xi156.n1569__net1 =  13.0454n       
+ xi156.n1569__sbuf_out =   1.8000        
+ xi156.n156__net1 =  13.0503n       
+ xi156.n156__net17 =   1.8000        
+ xi156.n156__net7 =   7.3835n       
+ xi156.n156__sbuf_out =   1.8000        
+ xi156.n156__vddio1 =   1.8000        
+ xi156.n156__vss1 =   5.4869n       
+ xi156.n1570__net1 =  13.0458n       
+ xi156.n1571__net1 =  13.0458n       
+ xi156.n1571__sbuf_out =   1.8000        
+ xi156.n1572__net1 =  13.0467n       
+ xi156.n1573__net1 =  13.0435n       
+ xi156.n1573__sbuf_out =   1.8000        
+ xi156.n1574__net1 =  13.0440n       
+ xi156.n1575__net1 =  13.0449n       
+ xi156.n1575__sbuf_out =   1.8000        
+ xi156.n1576__net1 =  13.0440n       
+ xi156.n1577__net1 =  13.0408n       
+ xi156.n1577__sbuf_out =   1.8000        
+ xi156.n1578__net1 =  13.0413n       
+ xi156.n1579__net1 =  13.0413n       
+ xi156.n1579__sbuf_out =   1.8000        
+ xi156.n157__net1 =  13.0480n       
+ xi156.n157__net17 =   1.8000        
+ xi156.n157__net7 =   7.3834n       
+ xi156.n157__sbuf_out =   1.8000        
+ xi156.n157__vddio1 =   1.8000        
+ xi156.n157__vss1 =   5.4869n       
+ xi156.n1580__net1 =  13.0422n       
+ xi156.n1581__net1 =  13.0385n       
+ xi156.n1581__sbuf_out =   1.8000        
+ xi156.n1582__net1 =  13.0390n       
+ xi156.n1583__net1 =  13.0399n       
+ xi156.n1583__sbuf_out =   1.8000        
+ xi156.n1584__net1 =  13.0390n       
+ xi156.n1585__net1 =  12.8285n       
+ xi156.n1585__sbuf_out =   1.8000        
+ xi156.n1586__net1 =  12.8276n       
+ xi156.n1587__net1 =  12.8271n       
+ xi156.n1587__sbuf_out =   1.8000        
+ xi156.n1588__net1 =  12.8276n       
+ xi156.n1589__net1 =  12.8197n       
+ xi156.n1589__sbuf_out =   1.8000        
+ xi156.n158__net1 =  13.0480n       
+ xi156.n158__net17 =   1.8000        
+ xi156.n158__sbuf_out =   1.8000        
+ xi156.n158__vddio1 =   1.8000        
+ xi156.n158__vss1 =   5.4782n       
+ xi156.n1590__net1 =  12.8197n       
+ xi156.n1591__net1 =  12.8192n       
+ xi156.n1591__sbuf_out =   1.8000        
+ xi156.n1592__net1 =  12.8206n       
+ xi156.n1593__net1 =  12.8101n       
+ xi156.n1593__sbuf_out =   1.8000        
+ xi156.n1594__net1 =  12.8092n       
+ xi156.n1595__net1 =  12.8087n       
+ xi156.n1595__sbuf_out =   1.8000        
+ xi156.n1596__net1 =  12.8092n       
+ xi156.n1597__net1 =  12.8009n       
+ xi156.n1597__sbuf_out =   1.8000        
+ xi156.n1598__net1 =  12.8009n       
+ xi156.n1599__net1 =  12.8004n       
+ xi156.n1599__sbuf_out =   1.8000        
+ xi156.n159__net1 =  13.0489n       
+ xi156.n159__net17 =   1.8000        
+ xi156.n159__sbuf_out =   1.8000        
+ xi156.n159__vddio1 =   1.8000        
+ xi156.n159__vss1 =   5.4782n       
+ xi156.n15__net1 =  12.8002n       
+ xi156.n15__net17 =   1.8000        
+ xi156.n15__net3 =   1.8000        
+ xi156.n15__net7 =   7.3645n       
+ xi156.n15__sbuf_out =   1.8000        
+ xi156.n15__vddio1 =   1.8000        
+ xi156.n15__vss1 =   9.0149p       
+ xi156.n1600__net1 =  12.8018n       
+ xi156.n1601__net1 =  12.7906n       
+ xi156.n1601__sbuf_out =   1.8000        
+ xi156.n1602__net1 =  12.7897n       
+ xi156.n1603__net1 =  12.7892n       
+ xi156.n1603__sbuf_out =   1.8000        
+ xi156.n1604__net1 =  12.7897n       
+ xi156.n1605__net1 =  12.7809n       
+ xi156.n1605__sbuf_out =   1.8000        
+ xi156.n1606__net1 =  12.7809n       
+ xi156.n1607__net1 =  12.7805n       
+ xi156.n1607__sbuf_out =   1.8000        
+ xi156.n1608__net1 =  12.7818n       
+ xi156.n1609__net1 =  12.7702n       
+ xi156.n1609__sbuf_out =   1.8000        
+ xi156.n160__net1 =  13.0480n       
+ xi156.n160__net17 =   1.8000        
+ xi156.n160__sbuf_out =   1.8000        
+ xi156.n160__vddio1 =   1.8000        
+ xi156.n160__vss1 =   5.4662n       
+ xi156.n1610__net1 =  12.7693n       
+ xi156.n1611__net1 =  12.7688n       
+ xi156.n1611__sbuf_out =   1.8000        
+ xi156.n1612__net1 =  12.7693n       
+ xi156.n1613__net1 =  12.7702n       
+ xi156.n1613__sbuf_out =   1.8000        
+ xi156.n1614__net1 =  12.7702n       
+ xi156.n1615__net1 =  12.7697n       
+ xi156.n1615__sbuf_out =   1.8000        
+ xi156.n1616__net1 =  12.7711n       
+ xi156.n1617__net1 =  12.7720n       
+ xi156.n1617__sbuf_out =   1.8000        
+ xi156.n1618__net1 =  12.7711n       
+ xi156.n1619__net1 =  12.7706n       
+ xi156.n1619__sbuf_out =   1.8000        
+ xi156.n161__net1 =  13.0459n       
+ xi156.n161__net17 =   1.8000        
+ xi156.n161__sbuf_out =   1.8000        
+ xi156.n161__vddio1 =   1.8000        
+ xi156.n161__vss1 =   5.4661n       
+ xi156.n1620__net1 =  12.7711n       
+ xi156.n1621__net1 =  12.7715n       
+ xi156.n1621__sbuf_out =   1.8000        
+ xi156.n1622__net1 =  12.7715n       
+ xi156.n1623__net1 =  12.7711n       
+ xi156.n1623__sbuf_out =   1.8000        
+ xi156.n1624__net1 =  12.7724n       
+ xi156.n1625__net1 =  12.7727n       
+ xi156.n1625__sbuf_out =   1.8000        
+ xi156.n1626__net1 =  12.7718n       
+ xi156.n1627__net1 =  12.7714n       
+ xi156.n1627__sbuf_out =   1.8000        
+ xi156.n1628__net1 =  12.7718n       
+ xi156.n1629__net1 =  13.0241n       
+ xi156.n1629__sbuf_out =   1.8000        
+ xi156.n162__net1 =  13.0459n       
+ xi156.n162__net17 =   1.8000        
+ xi156.n162__sbuf_out =   1.8000        
+ xi156.n162__vddio1 =   1.8000        
+ xi156.n162__vss1 =   5.4505n       
+ xi156.n1630__net1 =  13.0232n       
+ xi156.n1631__net1 =  13.0227n       
+ xi156.n1631__sbuf_out =   1.8000        
+ xi156.n1632__net1 =  13.0232n       
+ xi156.n1633__net1 =  13.0204n       
+ xi156.n1633__sbuf_out =   1.8000        
+ xi156.n1634__net1 =  13.0204n       
+ xi156.n1635__net1 =  13.0199n       
+ xi156.n1635__sbuf_out =   1.8000        
+ xi156.n1636__net1 =  13.0213n       
+ xi156.n1637__net1 =  13.0174n       
+ xi156.n1637__sbuf_out =   1.8000        
+ xi156.n1638__net1 =  13.0165n       
+ xi156.n1639__net1 =  13.0160n       
+ xi156.n1639__sbuf_out =   1.8000        
+ xi156.n163__net1 =  13.0459n       
+ xi156.n163__net17 =   1.8000        
+ xi156.n163__sbuf_out =   1.8000        
+ xi156.n163__vddio1 =   1.8000        
+ xi156.n163__vss1 =   5.4505n       
+ xi156.n1640__net1 =  13.0165n       
+ xi156.n1641__net1 =  13.0133n       
+ xi156.n1641__sbuf_out =   1.8000        
+ xi156.n1642__net1 =  13.0133n       
+ xi156.n1643__net1 =  13.0128n       
+ xi156.n1643__sbuf_out =   1.8000        
+ xi156.n1644__net1 =  13.0141n       
+ xi156.n1645__net1 =  13.0096n       
+ xi156.n1645__sbuf_out =   1.8000        
+ xi156.n1646__net1 =  13.0087n       
+ xi156.n1647__net1 =  13.0083n       
+ xi156.n1647__sbuf_out =   1.8000        
+ xi156.n1648__net1 =  13.0087n       
+ xi156.n1649__net1 =  13.0051n       
+ xi156.n1649__sbuf_out =   1.8000        
+ xi156.n164__net1 =  13.0468n       
+ xi156.n164__net17 =   1.8000        
+ xi156.n164__sbuf_out =   1.8000        
+ xi156.n164__vddio1 =   1.8000        
+ xi156.n164__vss1 =   5.4300n       
+ xi156.n1650__net1 =  13.0051n       
+ xi156.n1651__net1 =  13.0046n       
+ xi156.n1651__sbuf_out =   1.8000        
+ xi156.n1652__net1 =  13.0059n       
+ xi156.n1653__net1 =  13.0008n       
+ xi156.n1653__sbuf_out =   1.8000        
+ xi156.n1654__net1 =  12.9999n       
+ xi156.n1655__net1 =  12.9995n       
+ xi156.n1655__sbuf_out =   1.8000        
+ xi156.n1656__net1 =  12.9999n       
+ xi156.n1657__net1 =  12.9958n       
+ xi156.n1657__sbuf_out =   1.8000        
+ xi156.n1658__net1 =  12.9958n       
+ xi156.n1659__net1 =  12.9953n       
+ xi156.n1659__sbuf_out =   1.8000        
+ xi156.n165__net1 =  13.0440n       
+ xi156.n165__net17 =   1.8000        
+ xi156.n165__sbuf_out =   1.8000        
+ xi156.n165__vddio1 =   1.8000        
+ xi156.n165__vss1 =   5.4300n       
+ xi156.n1660__net1 =  12.9967n       
+ xi156.n1661__net1 =  12.9910n       
+ xi156.n1661__sbuf_out =   1.8000        
+ xi156.n1662__net1 =  12.9901n       
+ xi156.n1663__net1 =  12.9896n       
+ xi156.n1663__sbuf_out =   1.8000        
+ xi156.n1664__net1 =  12.9901n       
+ xi156.n1665__net1 =  12.9855n       
+ xi156.n1665__sbuf_out =   1.8000        
+ xi156.n1666__net1 =  12.9855n       
+ xi156.n1667__net1 =  12.9850n       
+ xi156.n1667__sbuf_out =   1.8000        
+ xi156.n1668__net1 =  12.9864n       
+ xi156.n1669__net1 =  12.9800n       
+ xi156.n1669__sbuf_out =   1.8000        
+ xi156.n166__net1 =  13.0441n       
+ xi156.n166__net17 =   1.8000        
+ xi156.n166__sbuf_out =   1.8000        
+ xi156.n166__vddio1 =   1.8000        
+ xi156.n166__vss1 =   5.3450n       
+ xi156.n1670__net1 =  12.9792n       
+ xi156.n1671__net1 =  12.9787n       
+ xi156.n1671__sbuf_out =   1.8000        
+ xi156.n1672__net1 =  12.9792n       
+ xi156.n1673__net1 =  12.9467n       
+ xi156.n1673__sbuf_out =   1.8000        
+ xi156.n1674__net1 =  12.9471n       
+ xi156.n1675__net1 =  12.9480n       
+ xi156.n1675__sbuf_out =   1.8000        
+ xi156.n1676__net1 =  12.9471n       
+ xi156.n1677__net1 =  12.9397n       
+ xi156.n1677__sbuf_out =   1.8000        
+ xi156.n1678__net1 =  12.9402n       
+ xi156.n1679__net1 =  12.9402n       
+ xi156.n1679__sbuf_out =   1.8000        
+ xi156.n167__net1 =  13.0450n       
+ xi156.n167__net17 =   1.8000        
+ xi156.n167__sbuf_out =   1.8000        
+ xi156.n167__vddio1 =   1.8000        
+ xi156.n167__vss1 =   5.3450n       
+ xi156.n1680__net1 =  12.9411n       
+ xi156.n1681__net1 =  12.9342n       
+ xi156.n1681__sbuf_out =   1.8000        
+ xi156.n1682__net1 =  12.9347n       
+ xi156.n1683__net1 =  12.9356n       
+ xi156.n1683__sbuf_out =   1.8000        
+ xi156.n1684__net1 =  12.9347n       
+ xi156.n1685__net1 =  12.9267n       
+ xi156.n1685__sbuf_out =   1.8000        
+ xi156.n1686__net1 =  12.9272n       
+ xi156.n1687__net1 =  12.9272n       
+ xi156.n1687__sbuf_out =   1.8000        
+ xi156.n1688__net1 =  12.9281n       
+ xi156.n1689__net1 =  12.9207n       
+ xi156.n1689__sbuf_out =   1.8000        
+ xi156.n168__net1 =  13.0441n       
+ xi156.n168__net17 =   1.8000        
+ xi156.n168__sbuf_out =   1.8000        
+ xi156.n168__vss1 =   6.1090n       
+ xi156.n1690__net1 =  12.9211n       
+ xi156.n1691__net1 =  12.9220n       
+ xi156.n1691__sbuf_out =   1.8000        
+ xi156.n1692__net1 =  12.9211n       
+ xi156.n1693__net1 =  12.9125n       
+ xi156.n1693__sbuf_out =   1.8000        
+ xi156.n1694__net1 =  12.9130n       
+ xi156.n1695__net1 =  12.9130n       
+ xi156.n1695__sbuf_out =   1.8000        
+ xi156.n1696__net1 =  12.9139n       
+ xi156.n1697__net1 =  12.9061n       
+ xi156.n1697__sbuf_out =   1.8000        
+ xi156.n1698__net1 =  12.9065n       
+ xi156.n1699__net1 =  12.9074n       
+ xi156.n1699__sbuf_out =   1.8000        
+ xi156.n169__net1 =  13.0413n       
+ xi156.n169__net17 =   1.8000        
+ xi156.n169__sbuf_out =   1.8000        
+ xi156.n169__vddio1 =   1.8000        
+ xi156.n169__vss1 =   6.1351n       
+ xi156.n16__net1 =  12.8016n       
+ xi156.n16__net17 =   1.8000        
+ xi156.n16__net3 =   1.8000        
+ xi156.n16__net7 =   7.3636n       
+ xi156.n16__sbuf_out =   1.8000        
+ xi156.n16__vddio1 =   1.8000        
+ xi156.n16__vss1 =   1.5118n       
+ xi156.n1700__net1 =  12.9065n       
+ xi156.n1701__net1 =  12.8973n       
+ xi156.n1701__sbuf_out =   1.8000        
+ xi156.n1702__net1 =  12.8978n       
+ xi156.n1703__net1 =  12.8978n       
+ xi156.n1703__sbuf_out =   1.8000        
+ xi156.n1704__net1 =  12.8987n       
+ xi156.n1705__net1 =  12.8904n       
+ xi156.n1705__sbuf_out =   1.8000        
+ xi156.n1706__net1 =  12.8909n       
+ xi156.n1707__net1 =  12.8918n       
+ xi156.n1707__sbuf_out =   1.8000        
+ xi156.n1708__net1 =  12.8909n       
+ xi156.n1709__net1 =  12.8811n       
+ xi156.n1709__sbuf_out =   1.8000        
+ xi156.n170__net1 =  13.0414n       
+ xi156.n170__net17 =   1.8000        
+ xi156.n170__sbuf_out =   1.8000        
+ xi156.n170__vddio1 =   1.8000        
+ xi156.n170__vss1 =   6.1328n       
+ xi156.n1710__net1 =  12.8815n       
+ xi156.n1711__net1 =  12.8815n       
+ xi156.n1711__sbuf_out =   1.8000        
+ xi156.n1712__net1 =  12.8824n       
+ xi156.n1713__net1 =  12.8736n       
+ xi156.n1713__sbuf_out =   1.8000        
+ xi156.n1714__net1 =  12.8741n       
+ xi156.n1715__net1 =  12.8750n       
+ xi156.n1715__sbuf_out =   1.8000        
+ xi156.n1716__net1 =  12.8741n       
+ xi156.n1717__net1 =  13.0529n       
+ xi156.n1717__sbuf_out =   1.8000        
+ xi156.n1718__net1 =  13.0534n       
+ xi156.n1719__net1 =  13.0543n       
+ xi156.n1719__sbuf_out =   1.8000        
+ xi156.n171__net1 =  13.0414n       
+ xi156.n171__net17 =   1.8000        
+ xi156.n171__sbuf_out =   1.8000        
+ xi156.n171__vddio1 =   1.8000        
+ xi156.n171__vss1 =   6.1271n       
+ xi156.n1720__net1 =  13.0534n       
+ xi156.n1721__net1 =  13.0526n       
+ xi156.n1721__sbuf_out =   1.8000        
+ xi156.n1722__net1 =  13.0531n       
+ xi156.n1723__net1 =  13.0531n       
+ xi156.n1723__sbuf_out =   1.8000        
+ xi156.n1724__net1 =  13.0540n       
+ xi156.n1725__net1 =  13.0521n       
+ xi156.n1725__sbuf_out =   1.8000        
+ xi156.n1726__net1 =  13.0526n       
+ xi156.n1727__net1 =  13.0535n       
+ xi156.n1727__sbuf_out =   1.8000        
+ xi156.n1728__net1 =  13.0526n       
+ xi156.n1729__net1 =  13.0512n       
+ xi156.n1729__sbuf_out =   1.8000        
+ xi156.n172__net1 =  13.0423n       
+ xi156.n172__net17 =   1.8000        
+ xi156.n172__sbuf_out =   1.8000        
+ xi156.n172__vddio1 =   1.8000        
+ xi156.n172__vss1 =   6.1250n       
+ xi156.n1730__net1 =  13.0517n       
+ xi156.n1731__net1 =  13.0517n       
+ xi156.n1731__sbuf_out =   1.8000        
+ xi156.n1732__net1 =  13.0526n       
+ xi156.n1733__net1 =  13.0503n       
+ xi156.n1733__sbuf_out =   1.8000        
+ xi156.n1734__net1 =  13.0508n       
+ xi156.n1735__net1 =  13.0517n       
+ xi156.n1735__sbuf_out =   1.8000        
+ xi156.n1736__net1 =  13.0508n       
+ xi156.n1737__net1 =  13.0488n       
+ xi156.n1737__sbuf_out =   1.8000        
+ xi156.n1738__net1 =  13.0493n       
+ xi156.n1739__net1 =  13.0493n       
+ xi156.n1739__sbuf_out =   1.8000        
+ xi156.n173__net1 =  13.0390n       
+ xi156.n173__net17 =   1.8000        
+ xi156.n173__sbuf_out =   1.8000        
+ xi156.n173__vddio1 =   1.8000        
+ xi156.n173__vss1 =   6.1192n       
+ xi156.n1740__net1 =  13.0502n       
+ xi156.n1741__net1 =  13.0474n       
+ xi156.n1741__sbuf_out =   1.8000        
+ xi156.n1742__net1 =  13.0479n       
+ xi156.n1743__net1 =  13.0488n       
+ xi156.n1743__sbuf_out =   1.8000        
+ xi156.n1744__net1 =  13.0479n       
+ xi156.n1745__net1 =  13.0453n       
+ xi156.n1745__sbuf_out =   1.8000        
+ xi156.n1746__net1 =  13.0458n       
+ xi156.n1747__net1 =  13.0458n       
+ xi156.n1747__sbuf_out =   1.8000        
+ xi156.n1748__net1 =  13.0467n       
+ xi156.n1749__net1 =  13.0435n       
+ xi156.n1749__sbuf_out =   1.8000        
+ xi156.n174__net1 =  13.0391n       
+ xi156.n174__net17 =   1.8000        
+ xi156.n174__sbuf_out =   1.8000        
+ xi156.n174__vddio1 =   1.8000        
+ xi156.n174__vss1 =   6.1084n       
+ xi156.n1750__net1 =  13.0440n       
+ xi156.n1751__net1 =  13.0449n       
+ xi156.n1751__sbuf_out =   1.8000        
+ xi156.n1752__net1 =  13.0440n       
+ xi156.n1753__net1 =  13.0408n       
+ xi156.n1753__sbuf_out =   1.8000        
+ xi156.n1754__net1 =  13.0413n       
+ xi156.n1755__net1 =  13.0413n       
+ xi156.n1755__sbuf_out =   1.8000        
+ xi156.n1756__net1 =  13.0422n       
+ xi156.n1757__net1 =  13.0385n       
+ xi156.n1757__sbuf_out =   1.8000        
+ xi156.n1758__net1 =  13.0390n       
+ xi156.n1759__net1 =  13.0398n       
+ xi156.n1759__sbuf_out =   1.8000        
+ xi156.n175__net1 =  13.0399n       
+ xi156.n175__net17 =   1.8000        
+ xi156.n175__sbuf_out =   1.8000        
+ xi156.n175__vddio1 =   1.8000        
+ xi156.n175__vss1 =   6.0942n       
+ xi156.n1760__net1 =  13.0390n       
+ xi156.n1761__net1 =  12.8285n       
+ xi156.n1761__sbuf_out =   1.8000        
+ xi156.n1762__net1 =  12.8276n       
+ xi156.n1763__net1 =  12.8271n       
+ xi156.n1763__sbuf_out =   1.8000        
+ xi156.n1764__net1 =  12.8276n       
+ xi156.n1765__net1 =  12.8197n       
+ xi156.n1765__sbuf_out =   1.8000        
+ xi156.n1766__net1 =  12.8197n       
+ xi156.n1767__net1 =  12.8193n       
+ xi156.n1767__sbuf_out =   1.8000        
+ xi156.n1768__net1 =  12.8206n       
+ xi156.n1769__net1 =  12.8101n       
+ xi156.n1769__sbuf_out =   1.8000        
+ xi156.n176__net1 =  13.0391n       
+ xi156.n176__net17 =   1.8000        
+ xi156.n176__sbuf_out =   1.8000        
+ xi156.n176__vddio1 =   1.8000        
+ xi156.n176__vss1 =   6.0825n       
+ xi156.n1770__net1 =  12.8092n       
+ xi156.n1771__net1 =  12.8087n       
+ xi156.n1771__sbuf_out =   1.8000        
+ xi156.n1772__net1 =  12.8092n       
+ xi156.n1773__net1 =  12.8009n       
+ xi156.n1773__sbuf_out =   1.8000        
+ xi156.n1774__net1 =  12.8009n       
+ xi156.n1775__net1 =  12.8004n       
+ xi156.n1775__sbuf_out =   1.8000        
+ xi156.n1776__net1 =  12.8018n       
+ xi156.n1777__net1 =  12.7906n       
+ xi156.n1777__sbuf_out =   1.8000        
+ xi156.n1778__net1 =  12.7897n       
+ xi156.n1779__net1 =  12.7893n       
+ xi156.n1779__sbuf_out =   1.8000        
+ xi156.n177__net1 =  12.8283n       
+ xi156.n177__net17 =   1.8000        
+ xi156.n177__sbuf_out =   1.8000        
+ xi156.n177__vddio1 =   1.8000        
+ xi156.n177__vss1 =   6.0755n       
+ xi156.n1780__net1 =  12.7897n       
+ xi156.n1781__net1 =  12.7809n       
+ xi156.n1781__sbuf_out =   1.8000        
+ xi156.n1782__net1 =  12.7809n       
+ xi156.n1783__net1 =  12.7805n       
+ xi156.n1783__sbuf_out =   1.8000        
+ xi156.n1784__net1 =  12.7818n       
+ xi156.n1785__net1 =  12.7702n       
+ xi156.n1785__sbuf_out =   1.8000        
+ xi156.n1786__net1 =  12.7693n       
+ xi156.n1787__net1 =  12.7688n       
+ xi156.n1787__sbuf_out =   1.8000        
+ xi156.n1788__net1 =  12.7693n       
+ xi156.n1789__net1 =  12.7702n       
+ xi156.n1789__sbuf_out =   1.8000        
+ xi156.n178__net1 =  12.8274n       
+ xi156.n178__net17 =   1.8000        
+ xi156.n178__sbuf_out =   1.8000        
+ xi156.n178__vddio1 =   1.8000        
+ xi156.n178__vss1 =   6.0520n       
+ xi156.n1790__net1 =  12.7702n       
+ xi156.n1791__net1 =  12.7697n       
+ xi156.n1791__sbuf_out =   1.8000        
+ xi156.n1792__net1 =  12.7711n       
+ xi156.n1793__net1 =  12.7720n       
+ xi156.n1793__sbuf_out =   1.8000        
+ xi156.n1794__net1 =  12.7711n       
+ xi156.n1795__net1 =  12.7706n       
+ xi156.n1795__sbuf_out =   1.8000        
+ xi156.n1796__net1 =  12.7711n       
+ xi156.n1797__net1 =  12.7716n       
+ xi156.n1797__sbuf_out =   1.8000        
+ xi156.n1798__net1 =  12.7716n       
+ xi156.n1799__net1 =  12.7711n       
+ xi156.n1799__sbuf_out =   1.8000        
+ xi156.n179__net1 =  12.8270n       
+ xi156.n179__net17 =   1.8000        
+ xi156.n179__sbuf_out =   1.8000        
+ xi156.n179__vddio1 =   1.8000        
+ xi156.n179__vss1 =   6.0059n       
+ xi156.n17__net1 =  12.7904n       
+ xi156.n17__net17 =   1.8000        
+ xi156.n17__net3 =   1.8000        
+ xi156.n17__net7 =   7.3632n       
+ xi156.n17__sbuf_out =   1.8000        
+ xi156.n17__vddio1 =   1.8000        
+ xi156.n17__vss1 =   1.4679n       
+ xi156.n1800__net1 =  12.7725n       
+ xi156.n1801__net1 =  12.7727n       
+ xi156.n1801__sbuf_out =   1.8000        
+ xi156.n1802__net1 =  12.7719n       
+ xi156.n1803__net1 =  12.7714n       
+ xi156.n1803__sbuf_out =   1.8000        
+ xi156.n1804__net1 =  12.7719n       
+ xi156.n1805__net1 =  13.0241n       
+ xi156.n1805__sbuf_out =   1.8000        
+ xi156.n1806__net1 =  13.0232n       
+ xi156.n1807__net1 =  13.0227n       
+ xi156.n1807__sbuf_out =   1.8000        
+ xi156.n1808__net1 =  13.0232n       
+ xi156.n1809__net1 =  13.0204n       
+ xi156.n1809__sbuf_out =   1.8000        
+ xi156.n180__net1 =  12.8274n       
+ xi156.n180__net17 =   1.8000        
+ xi156.n180__sbuf_out =   1.8000        
+ xi156.n180__vddio1 =   1.8000        
+ xi156.n180__vss1 =   6.3328n       
+ xi156.n1810__net1 =  13.0204n       
+ xi156.n1811__net1 =  13.0199n       
+ xi156.n1811__sbuf_out =   1.8000        
+ xi156.n1812__net1 =  13.0213n       
+ xi156.n1813__net1 =  13.0174n       
+ xi156.n1813__sbuf_out =   1.8000        
+ xi156.n1814__net1 =  13.0165n       
+ xi156.n1815__net1 =  13.0160n       
+ xi156.n1815__sbuf_out =   1.8000        
+ xi156.n1816__net1 =  13.0165n       
+ xi156.n1817__net1 =  13.0133n       
+ xi156.n1817__sbuf_out =   1.8000        
+ xi156.n1818__net1 =  13.0133n       
+ xi156.n1819__net1 =  13.0128n       
+ xi156.n1819__sbuf_out =   1.8000        
+ xi156.n181__net1 =  12.8196n       
+ xi156.n181__net17 =   1.8000        
+ xi156.n181__sbuf_out =   1.8000        
+ xi156.n181__vddio1 =   1.8000        
+ xi156.n181__vss1 =   6.3329n       
+ xi156.n1820__net1 =  13.0142n       
+ xi156.n1821__net1 =  13.0096n       
+ xi156.n1821__sbuf_out =   1.8000        
+ xi156.n1822__net1 =  13.0088n       
+ xi156.n1823__net1 =  13.0083n       
+ xi156.n1823__sbuf_out =   1.8000        
+ xi156.n1824__net1 =  13.0088n       
+ xi156.n1825__net1 =  13.0051n       
+ xi156.n1825__sbuf_out =   1.8000        
+ xi156.n1826__net1 =  13.0051n       
+ xi156.n1827__net1 =  13.0046n       
+ xi156.n1827__sbuf_out =   1.8000        
+ xi156.n1828__net1 =  13.0060n       
+ xi156.n1829__net1 =  13.0008n       
+ xi156.n1829__sbuf_out =   1.8000        
+ xi156.n182__net1 =  12.8196n       
+ xi156.n182__net17 =   1.8000        
+ xi156.n182__sbuf_out =   1.8000        
+ xi156.n182__vddio1 =   1.8000        
+ xi156.n182__vss1 =   6.3281n       
+ xi156.n1830__net1 =  13.0000n       
+ xi156.n1831__net1 =  12.9995n       
+ xi156.n1831__sbuf_out =   1.8000        
+ xi156.n1832__net1 =  13.0000n       
+ xi156.n1833__net1 =  12.9958n       
+ xi156.n1833__sbuf_out =   1.8000        
+ xi156.n1834__net1 =  12.9958n       
+ xi156.n1835__net1 =  12.9953n       
+ xi156.n1835__sbuf_out =   1.8000        
+ xi156.n1836__net1 =  12.9967n       
+ xi156.n1837__net1 =  12.9910n       
+ xi156.n1837__sbuf_out =   1.8000        
+ xi156.n1838__net1 =  12.9901n       
+ xi156.n1839__net1 =  12.9896n       
+ xi156.n1839__sbuf_out =   1.8000        
+ xi156.n183__net1 =  12.8191n       
+ xi156.n183__net17 =   1.8000        
+ xi156.n183__sbuf_out =   1.8000        
+ xi156.n183__vddio1 =   1.8000        
+ xi156.n183__vss1 =   6.3282n       
+ xi156.n1840__net1 =  12.9901n       
+ xi156.n1841__net1 =  12.9855n       
+ xi156.n1841__sbuf_out =   1.8000        
+ xi156.n1842__net1 =  12.9855n       
+ xi156.n1843__net1 =  12.9850n       
+ xi156.n1843__sbuf_out =   1.8000        
+ xi156.n1844__net1 =  12.9864n       
+ xi156.n1845__net1 =  12.9801n       
+ xi156.n1845__sbuf_out =   1.8000        
+ xi156.n1846__net1 =  12.9792n       
+ xi156.n1847__net1 =  12.9787n       
+ xi156.n1847__sbuf_out =   1.8000        
+ xi156.n1848__net1 =  12.9792n       
+ xi156.n1849__net1 =  12.9466n       
+ xi156.n1849__sbuf_out =   1.8000        
+ xi156.n184__net1 =  12.8204n       
+ xi156.n184__net17 =   1.8000        
+ xi156.n184__sbuf_out =   1.8000        
+ xi156.n184__vddio1 =   1.8000        
+ xi156.n184__vss1 =   6.3223n       
+ xi156.n1850__net1 =  12.9471n       
+ xi156.n1851__net1 =  12.9480n       
+ xi156.n1851__sbuf_out =   1.8000        
+ xi156.n1852__net1 =  12.9471n       
+ xi156.n1853__net1 =  12.9397n       
+ xi156.n1853__sbuf_out =   1.8000        
+ xi156.n1854__net1 =  12.9402n       
+ xi156.n1855__net1 =  12.9402n       
+ xi156.n1855__sbuf_out =   1.8000        
+ xi156.n1856__net1 =  12.9411n       
+ xi156.n1857__net1 =  12.9342n       
+ xi156.n1857__sbuf_out =   1.8000        
+ xi156.n1858__net1 =  12.9346n       
+ xi156.n1859__net1 =  12.9355n       
+ xi156.n1859__sbuf_out =   1.8000        
+ xi156.n185__net1 =  12.8099n       
+ xi156.n185__net17 =   1.8000        
+ xi156.n185__sbuf_out =   1.8000        
+ xi156.n185__vddio1 =   1.8000        
+ xi156.n185__vss1 =   6.3224n       
+ xi156.n1860__net1 =  12.9346n       
+ xi156.n1861__net1 =  12.9266n       
+ xi156.n1861__sbuf_out =   1.8000        
+ xi156.n1862__net1 =  12.9271n       
+ xi156.n1863__net1 =  12.9271n       
+ xi156.n1863__sbuf_out =   1.8000        
+ xi156.n1864__net1 =  12.9280n       
+ xi156.n1865__net1 =  12.9206n       
+ xi156.n1865__sbuf_out =   1.8000        
+ xi156.n1866__net1 =  12.9211n       
+ xi156.n1867__net1 =  12.9220n       
+ xi156.n1867__sbuf_out =   1.8000        
+ xi156.n1868__net1 =  12.9211n       
+ xi156.n1869__net1 =  12.9125n       
+ xi156.n1869__sbuf_out =   1.8000        
+ xi156.n186__net1 =  12.8090n       
+ xi156.n186__net17 =   1.8000        
+ xi156.n186__sbuf_out =   1.8000        
+ xi156.n186__vddio1 =   1.8000        
+ xi156.n186__vss1 =   6.3146n       
+ xi156.n1870__net1 =  12.9130n       
+ xi156.n1871__net1 =  12.9130n       
+ xi156.n1871__sbuf_out =   1.8000        
+ xi156.n1872__net1 =  12.9139n       
+ xi156.n1873__net1 =  12.9060n       
+ xi156.n1873__sbuf_out =   1.8000        
+ xi156.n1874__net1 =  12.9065n       
+ xi156.n1875__net1 =  12.9074n       
+ xi156.n1875__sbuf_out =   1.8000        
+ xi156.n1876__net1 =  12.9065n       
+ xi156.n1877__net1 =  12.8973n       
+ xi156.n1877__sbuf_out =   1.8000        
+ xi156.n1878__net1 =  12.8978n       
+ xi156.n1879__net1 =  12.8978n       
+ xi156.n1879__sbuf_out =   1.8000        
+ xi156.n187__net1 =  12.8085n       
+ xi156.n187__net17 =   1.8000        
+ xi156.n187__sbuf_out =   1.8000        
+ xi156.n187__vddio1 =   1.8000        
+ xi156.n187__vss1 =   6.3146n       
+ xi156.n1880__net1 =  12.8987n       
+ xi156.n1881__net1 =  12.8904n       
+ xi156.n1881__sbuf_out =   1.8000        
+ xi156.n1882__net1 =  12.8909n       
+ xi156.n1883__net1 =  12.8917n       
+ xi156.n1883__sbuf_out =   1.8000        
+ xi156.n1884__net1 =  12.8909n       
+ xi156.n1885__net1 =  12.8810n       
+ xi156.n1885__sbuf_out =   1.8000        
+ xi156.n1886__net1 =  12.8815n       
+ xi156.n1887__net1 =  12.8815n       
+ xi156.n1887__sbuf_out =   1.8000        
+ xi156.n1888__net1 =  12.8824n       
+ xi156.n1889__net1 =  12.8736n       
+ xi156.n1889__sbuf_out =   1.8000        
+ xi156.n188__net1 =  12.8090n       
+ xi156.n188__net17 =   1.8000        
+ xi156.n188__sbuf_out =   1.8000        
+ xi156.n188__vddio1 =   1.8000        
+ xi156.n188__vss1 =   6.3039n       
+ xi156.n1890__net1 =  12.8741n       
+ xi156.n1891__net1 =  12.8750n       
+ xi156.n1891__sbuf_out =   1.8000        
+ xi156.n1892__net1 =  12.8741n       
+ xi156.n1893__net1 =  13.0529n       
+ xi156.n1893__sbuf_out =   1.8000        
+ xi156.n1894__net1 =  13.0534n       
+ xi156.n1895__net1 =  13.0543n       
+ xi156.n1895__sbuf_out =   1.8000        
+ xi156.n1896__net1 =  13.0534n       
+ xi156.n1897__net1 =  13.0526n       
+ xi156.n1897__sbuf_out =   1.8000        
+ xi156.n1898__net1 =  13.0531n       
+ xi156.n1899__net1 =  13.0531n       
+ xi156.n1899__sbuf_out =   1.8000        
+ xi156.n189__net1 =  12.8007n       
+ xi156.n189__net17 =   1.8000        
+ xi156.n189__sbuf_out =   1.8000        
+ xi156.n189__vddio1 =   1.8000        
+ xi156.n189__vss1 =   6.3040n       
+ xi156.n18__net1 =  12.7895n       
+ xi156.n18__net17 =   1.8000        
+ xi156.n18__net3 =   1.8000        
+ xi156.n18__net7 =   7.3624n       
+ xi156.n18__sbuf_out =   1.8000        
+ xi156.n18__vddio1 =   1.8000        
+ xi156.n18__vss1 =   1.2953n       
+ xi156.n1900__net1 =  13.0540n       
+ xi156.n1901__net1 =  13.0521n       
+ xi156.n1901__sbuf_out =   1.8000        
+ xi156.n1902__net1 =  13.0526n       
+ xi156.n1903__net1 =  13.0535n       
+ xi156.n1903__sbuf_out =   1.8000        
+ xi156.n1904__net1 =  13.0526n       
+ xi156.n1905__net1 =  13.0512n       
+ xi156.n1905__sbuf_out =   1.8000        
+ xi156.n1906__net1 =  13.0517n       
+ xi156.n1907__net1 =  13.0517n       
+ xi156.n1907__sbuf_out =   1.8000        
+ xi156.n1908__net1 =  13.0526n       
+ xi156.n1909__net1 =  13.0503n       
+ xi156.n1909__sbuf_out =   1.8000        
+ xi156.n190__net1 =  12.8007n       
+ xi156.n190__net17 =   1.8000        
+ xi156.n190__sbuf_out =   1.8000        
+ xi156.n190__vddio1 =   1.8000        
+ xi156.n190__vss1 =   6.2900n       
+ xi156.n1910__net1 =  13.0508n       
+ xi156.n1911__net1 =  13.0517n       
+ xi156.n1911__sbuf_out =   1.8000        
+ xi156.n1912__net1 =  13.0508n       
+ xi156.n1913__net1 =  13.0488n       
+ xi156.n1913__sbuf_out =   1.8000        
+ xi156.n1914__net1 =  13.0493n       
+ xi156.n1915__net1 =  13.0493n       
+ xi156.n1915__sbuf_out =   1.8000        
+ xi156.n1916__net1 =  13.0502n       
+ xi156.n1917__net1 =  13.0474n       
+ xi156.n1917__sbuf_out =   1.8000        
+ xi156.n1918__net1 =  13.0479n       
+ xi156.n1919__net1 =  13.0488n       
+ xi156.n1919__sbuf_out =   1.8000        
+ xi156.n191__net1 =  12.8002n       
+ xi156.n191__net17 =   1.8000        
+ xi156.n191__sbuf_out =   1.8000        
+ xi156.n191__vddio1 =   1.8000        
+ xi156.n191__vss1 =   6.2900n       
+ xi156.n1920__net1 =  13.0479n       
+ xi156.n1921__net1 =  13.0453n       
+ xi156.n1921__sbuf_out =   1.8000        
+ xi156.n1922__net1 =  13.0458n       
+ xi156.n1923__net1 =  13.0458n       
+ xi156.n1923__sbuf_out =   1.8000        
+ xi156.n1924__net1 =  13.0467n       
+ xi156.n1925__net1 =  13.0435n       
+ xi156.n1925__sbuf_out =   1.8000        
+ xi156.n1926__net1 =  13.0440n       
+ xi156.n1927__net1 =  13.0448n       
+ xi156.n1927__sbuf_out =   1.8000        
+ xi156.n1928__net1 =  13.0440n       
+ xi156.n1929__net1 =  13.0408n       
+ xi156.n1929__sbuf_out =   1.8000        
+ xi156.n192__net1 =  12.8016n       
+ xi156.n192__net17 =   1.8000        
+ xi156.n192__sbuf_out =   1.8000        
+ xi156.n192__vddio1 =   1.8000        
+ xi156.n192__vss1 =   6.2719n       
+ xi156.n1930__net1 =  13.0412n       
+ xi156.n1931__net1 =  13.0413n       
+ xi156.n1931__sbuf_out =   1.8000        
+ xi156.n1932__net1 =  13.0421n       
+ xi156.n1933__net1 =  13.0385n       
+ xi156.n1933__sbuf_out =   1.8000        
+ xi156.n1934__net1 =  13.0389n       
+ xi156.n1935__net1 =  13.0398n       
+ xi156.n1935__sbuf_out =   1.8000        
+ xi156.n1936__net1 =  13.0389n       
+ xi156.n1937__net1 =  12.8285n       
+ xi156.n1937__sbuf_out =   1.8000        
+ xi156.n1938__net1 =  12.8276n       
+ xi156.n1939__net1 =  12.8272n       
+ xi156.n1939__sbuf_out =   1.8000        
+ xi156.n193__net1 =  12.7904n       
+ xi156.n193__net17 =   1.8000        
+ xi156.n193__sbuf_out =   1.8000        
+ xi156.n193__vddio1 =   1.8000        
+ xi156.n193__vss1 =   6.2719n       
+ xi156.n1940__net1 =  12.8276n       
+ xi156.n1941__net1 =  12.8197n       
+ xi156.n1941__sbuf_out =   1.8000        
+ xi156.n1942__net1 =  12.8197n       
+ xi156.n1943__net1 =  12.8193n       
+ xi156.n1943__sbuf_out =   1.8000        
+ xi156.n1944__net1 =  12.8206n       
+ xi156.n1945__net1 =  12.8101n       
+ xi156.n1945__sbuf_out =   1.8000        
+ xi156.n1946__net1 =  12.8092n       
+ xi156.n1947__net1 =  12.8087n       
+ xi156.n1947__sbuf_out =   1.8000        
+ xi156.n1948__net1 =  12.8092n       
+ xi156.n1949__net1 =  12.8009n       
+ xi156.n1949__sbuf_out =   1.8000        
+ xi156.n194__net1 =  12.7895n       
+ xi156.n194__net17 =   1.8000        
+ xi156.n194__sbuf_out =   1.8000        
+ xi156.n194__vddio1 =   1.8000        
+ xi156.n194__vss1 =   6.1520n       
+ xi156.n1950__net1 =  12.8009n       
+ xi156.n1951__net1 =  12.8004n       
+ xi156.n1951__sbuf_out =   1.8000        
+ xi156.n1952__net1 =  12.8018n       
+ xi156.n1953__net1 =  12.7906n       
+ xi156.n1953__sbuf_out =   1.8000        
+ xi156.n1954__net1 =  12.7897n       
+ xi156.n1955__net1 =  12.7893n       
+ xi156.n1955__sbuf_out =   1.8000        
+ xi156.n1956__net1 =  12.7897n       
+ xi156.n1957__net1 =  12.7810n       
+ xi156.n1957__sbuf_out =   1.8000        
+ xi156.n1958__net1 =  12.7810n       
+ xi156.n1959__net1 =  12.7805n       
+ xi156.n1959__sbuf_out =   1.8000        
+ xi156.n195__net1 =  12.7891n       
+ xi156.n195__net17 =   1.8000        
+ xi156.n195__sbuf_out =   1.8000        
+ xi156.n195__vddio1 =   1.8000        
+ xi156.n195__vss1 =   6.1521n       
+ xi156.n1960__net1 =  12.7819n       
+ xi156.n1961__net1 =  12.7702n       
+ xi156.n1961__sbuf_out =   1.8000        
+ xi156.n1962__net1 =  12.7693n       
+ xi156.n1963__net1 =  12.7688n       
+ xi156.n1963__sbuf_out =   1.8000        
+ xi156.n1964__net1 =  12.7693n       
+ xi156.n1965__net1 =  12.7702n       
+ xi156.n1965__sbuf_out =   1.8000        
+ xi156.n1966__net1 =  12.7702n       
+ xi156.n1967__net1 =  12.7697n       
+ xi156.n1967__sbuf_out =   1.8000        
+ xi156.n1968__net1 =  12.7711n       
+ xi156.n1969__net1 =  12.7720n       
+ xi156.n1969__sbuf_out =   1.8000        
+ xi156.n196__net1 =  12.7895n       
+ xi156.n196__net17 =   1.8000        
+ xi156.n196__sbuf_out =   1.8000        
+ xi156.n196__vddio1 =   1.8000        
+ xi156.n196__vss1 =   6.3899n       
+ xi156.n1970__net1 =  12.7711n       
+ xi156.n1971__net1 =  12.7706n       
+ xi156.n1971__sbuf_out =   1.8000        
+ xi156.n1972__net1 =  12.7711n       
+ xi156.n1973__net1 =  12.7716n       
+ xi156.n1973__sbuf_out =   1.8000        
+ xi156.n1974__net1 =  12.7716n       
+ xi156.n1975__net1 =  12.7711n       
+ xi156.n1975__sbuf_out =   1.8000        
+ xi156.n1976__net1 =  12.7725n       
+ xi156.n1977__net1 =  12.7728n       
+ xi156.n1977__sbuf_out =   1.8000        
+ xi156.n1978__net1 =  12.7719n       
+ xi156.n1979__net1 =  12.7714n       
+ xi156.n1979__sbuf_out =   1.8000        
+ xi156.n197__net1 =  12.7808n       
+ xi156.n197__net17 =   1.8000        
+ xi156.n197__sbuf_out =   1.8000        
+ xi156.n197__vss1 =   6.4149n       
+ xi156.n1980__net1 =  12.7719n       
+ xi156.n1981__net1 =  13.0241n       
+ xi156.n1981__sbuf_out =   1.8000        
+ xi156.n1982__net1 =  13.0232n       
+ xi156.n1983__net1 =  13.0227n       
+ xi156.n1983__sbuf_out =   1.8000        
+ xi156.n1984__net1 =  13.0232n       
+ xi156.n1985__net1 =  13.0204n       
+ xi156.n1985__sbuf_out =   1.8000        
+ xi156.n1986__net1 =  13.0204n       
+ xi156.n1987__net1 =  13.0199n       
+ xi156.n1987__sbuf_out =   1.8000        
+ xi156.n1988__net1 =  13.0213n       
+ xi156.n1989__net1 =  13.0174n       
+ xi156.n1989__sbuf_out =   1.8000        
+ xi156.n198__net1 =  12.7808n       
+ xi156.n198__net17 =   1.8000        
+ xi156.n198__sbuf_out =   1.8000        
+ xi156.n198__vddio1 =   1.8000        
+ xi156.n198__vss1 =   6.4127n       
+ xi156.n1990__net1 =  13.0165n       
+ xi156.n1991__net1 =  13.0160n       
+ xi156.n1991__sbuf_out =   1.8000        
+ xi156.n1992__net1 =  13.0165n       
+ xi156.n1993__net1 =  13.0133n       
+ xi156.n1993__sbuf_out =   1.8000        
+ xi156.n1994__net1 =  13.0133n       
+ xi156.n1995__net1 =  13.0128n       
+ xi156.n1995__sbuf_out =   1.8000        
+ xi156.n1996__net1 =  13.0142n       
+ xi156.n1997__net1 =  13.0097n       
+ xi156.n1997__sbuf_out =   1.8000        
+ xi156.n1998__net1 =  13.0088n       
+ xi156.n1999__net1 =  13.0083n       
+ xi156.n1999__sbuf_out =   1.8000        
+ xi156.n199__net1 =  12.7803n       
+ xi156.n199__net17 =   1.8000        
+ xi156.n199__sbuf_out =   1.8000        
+ xi156.n199__vddio1 =   1.8000        
+ xi156.n199__vss1 =   6.4072n       
+ xi156.n19__net1 =  12.7890n       
+ xi156.n19__net17 =   1.8000        
+ xi156.n19__net3 =   1.8000        
+ xi156.n19__net7 =   7.3613n       
+ xi156.n19__sbuf_out =   1.8000        
+ xi156.n19__vddio1 =   1.8000        
+ xi156.n19__vss1 =   1.1330n       
+ xi156.n1__sbuf_in =  22.4584n       
+ xi156.n1__sbuf_out =   1.8000        
+ xi156.n1__vddio1 =   1.8000        
+ xi156.n1__vss1 =   1.5633n       
+ xi156.n2000__net1 =  13.0088n       
+ xi156.n2001__net1 =  13.0051n       
+ xi156.n2001__sbuf_out =   1.8000        
+ xi156.n2002__net1 =  13.0051n       
+ xi156.n2003__net1 =  13.0046n       
+ xi156.n2003__sbuf_out =   1.8000        
+ xi156.n2004__net1 =  13.0060n       
+ xi156.n2005__net1 =  13.0008n       
+ xi156.n2005__sbuf_out =   1.8000        
+ xi156.n2006__net1 =  13.0000n       
+ xi156.n2007__net1 =  12.9995n       
+ xi156.n2007__sbuf_out =   1.8000        
+ xi156.n2008__net1 =  13.0000n       
+ xi156.n2009__net1 =  12.9958n       
+ xi156.n2009__sbuf_out =   1.8000        
+ xi156.n200__net1 =  12.7817n       
+ xi156.n200__net17 =   1.8000        
+ xi156.n200__sbuf_out =   1.8000        
+ xi156.n200__vddio1 =   1.8000        
+ xi156.n200__vss1 =   6.4052n       
+ xi156.n2010__net1 =  12.9958n       
+ xi156.n2011__net1 =  12.9953n       
+ xi156.n2011__sbuf_out =   1.8000        
+ xi156.n2012__net1 =  12.9967n       
+ xi156.n2013__net1 =  12.9910n       
+ xi156.n2013__sbuf_out =   1.8000        
+ xi156.n2014__net1 =  12.9901n       
+ xi156.n2015__net1 =  12.9896n       
+ xi156.n2015__sbuf_out =   1.8000        
+ xi156.n2016__net1 =  12.9901n       
+ xi156.n2017__net1 =  12.9855n       
+ xi156.n2017__sbuf_out =   1.8000        
+ xi156.n2018__net1 =  12.9855n       
+ xi156.n2019__net1 =  12.9850n       
+ xi156.n2019__sbuf_out =   1.8000        
+ xi156.n201__net1 =  12.7700n       
+ xi156.n201__net17 =   1.8000        
+ xi156.n201__sbuf_out =   1.8000        
+ xi156.n201__vddio1 =   1.8000        
+ xi156.n201__vss1 =   6.3997n       
+ xi156.n2020__net1 =  12.9864n       
+ xi156.n2021__net1 =  12.9801n       
+ xi156.n2021__sbuf_out =   1.8000        
+ xi156.n2022__net1 =  12.9792n       
+ xi156.n2023__net1 =  12.9787n       
+ xi156.n2023__sbuf_out =   1.8000        
+ xi156.n2024__net1 =  12.9792n       
+ xi156.n2025__net1 =  12.9466n       
+ xi156.n2025__sbuf_out =   1.8000        
+ xi156.n2026__net1 =  12.9471n       
+ xi156.n2027__net1 =  12.9480n       
+ xi156.n2027__sbuf_out =   1.8000        
+ xi156.n2028__net1 =  12.9471n       
+ xi156.n2029__net1 =  12.9397n       
+ xi156.n2029__sbuf_out =   1.8000        
+ xi156.n202__net1 =  12.7691n       
+ xi156.n202__net17 =   1.8000        
+ xi156.n202__sbuf_out =   1.8000        
+ xi156.n202__vddio1 =   1.8000        
+ xi156.n202__vss1 =   6.3893n       
+ xi156.n2030__net1 =  12.9402n       
+ xi156.n2031__net1 =  12.9402n       
+ xi156.n2031__sbuf_out =   1.8000        
+ xi156.n2032__net1 =  12.9411n       
+ xi156.n2033__net1 =  12.9341n       
+ xi156.n2033__sbuf_out =   1.8000        
+ xi156.n2034__net1 =  12.9346n       
+ xi156.n2035__net1 =  12.9355n       
+ xi156.n2035__sbuf_out =   1.8000        
+ xi156.n2036__net1 =  12.9346n       
+ xi156.n2037__net1 =  12.9266n       
+ xi156.n2037__sbuf_out =   1.8000        
+ xi156.n2038__net1 =  12.9271n       
+ xi156.n2039__net1 =  12.9271n       
+ xi156.n2039__sbuf_out =   1.8000        
+ xi156.n203__net1 =  12.7686n       
+ xi156.n203__net17 =   1.8000        
+ xi156.n203__sbuf_out =   1.8000        
+ xi156.n203__vddio1 =   1.8000        
+ xi156.n203__vss1 =   6.3757n       
+ xi156.n2040__net1 =  12.9280n       
+ xi156.n2041__net1 =  12.9206n       
+ xi156.n2041__sbuf_out =   1.8000        
+ xi156.n2042__net1 =  12.9211n       
+ xi156.n2043__net1 =  12.9220n       
+ xi156.n2043__sbuf_out =   1.8000        
+ xi156.n2044__net1 =  12.9211n       
+ xi156.n2045__net1 =  12.9125n       
+ xi156.n2045__sbuf_out =   1.8000        
+ xi156.n2046__net1 =  12.9130n       
+ xi156.n2047__net1 =  12.9130n       
+ xi156.n2047__sbuf_out =   1.8000        
+ xi156.n2048__net1 =  12.9139n       
+ xi156.n2049__net1 =  12.9060n       
+ xi156.n2049__sbuf_out =   1.8000        
+ xi156.n204__net1 =  12.7691n       
+ xi156.n204__net17 =   1.8000        
+ xi156.n204__sbuf_out =   1.8000        
+ xi156.n204__vddio1 =   1.8000        
+ xi156.n204__vss1 =   6.3646n       
+ xi156.n2050__net1 =  12.9065n       
+ xi156.n2051__net1 =  12.9074n       
+ xi156.n2051__sbuf_out =   1.8000        
+ xi156.n2052__net1 =  12.9065n       
+ xi156.n2053__net1 =  12.8973n       
+ xi156.n2053__sbuf_out =   1.8000        
+ xi156.n2054__net1 =  12.8978n       
+ xi156.n2055__net1 =  12.8978n       
+ xi156.n2055__sbuf_out =   1.8000        
+ xi156.n2056__net1 =  12.8987n       
+ xi156.n2057__net1 =  12.8903n       
+ xi156.n2057__sbuf_out =   1.8000        
+ xi156.n2058__net1 =  12.8908n       
+ xi156.n2059__net1 =  12.8917n       
+ xi156.n2059__sbuf_out =   1.8000        
+ xi156.n205__net1 =  12.7700n       
+ xi156.n205__net17 =   1.8000        
+ xi156.n205__sbuf_out =   1.8000        
+ xi156.n205__vddio1 =   1.8000        
+ xi156.n205__vss1 =   6.3579n       
+ xi156.n2060__net1 =  12.8908n       
+ xi156.n2061__net1 =  12.8810n       
+ xi156.n2061__sbuf_out =   1.8000        
+ xi156.n2062__net1 =  12.8815n       
+ xi156.n2063__net1 =  12.8815n       
+ xi156.n2063__sbuf_out =   1.8000        
+ xi156.n2064__net1 =  12.8824n       
+ xi156.n2065__net1 =  12.8736n       
+ xi156.n2065__sbuf_out =   1.8000        
+ xi156.n2066__net1 =  12.8741n       
+ xi156.n2067__net1 =  12.8750n       
+ xi156.n2067__sbuf_out =   1.8000        
+ xi156.n2068__net1 =  12.8741n       
+ xi156.n2069__net1 =  13.0529n       
+ xi156.n2069__sbuf_out =   1.8000        
+ xi156.n206__net1 =  12.7700n       
+ xi156.n206__net17 =   1.8000        
+ xi156.n206__sbuf_out =   1.8000        
+ xi156.n206__vddio1 =   1.8000        
+ xi156.n206__vss1 =   6.3354n       
+ xi156.n2070__net1 =  13.0533n       
+ xi156.n2071__net1 =  13.0542n       
+ xi156.n2071__sbuf_out =   1.8000        
+ xi156.n2072__net1 =  13.0533n       
+ xi156.n2073__net1 =  13.0526n       
+ xi156.n2073__sbuf_out =   1.8000        
+ xi156.n2074__net1 =  13.0530n       
+ xi156.n2075__net1 =  13.0530n       
+ xi156.n2075__sbuf_out =   1.8000        
+ xi156.n2076__net1 =  13.0539n       
+ xi156.n2077__net1 =  13.0521n       
+ xi156.n2077__sbuf_out =   1.8000        
+ xi156.n2078__net1 =  13.0526n       
+ xi156.n2079__net1 =  13.0535n       
+ xi156.n2079__sbuf_out =   1.8000        
+ xi156.n207__net1 =  12.7695n       
+ xi156.n207__net17 =   1.8000        
+ xi156.n207__sbuf_out =   1.8000        
+ xi156.n207__vddio1 =   1.8000        
+ xi156.n207__vss1 =   6.2913n       
+ xi156.n2080__net1 =  13.0526n       
+ xi156.n2081__net1 =  13.0512n       
+ xi156.n2081__sbuf_out =   1.8000        
+ xi156.n2082__net1 =  13.0517n       
+ xi156.n2083__net1 =  13.0517n       
+ xi156.n2083__sbuf_out =   1.8000        
+ xi156.n2084__net1 =  13.0526n       
+ xi156.n2085__net1 =  13.0503n       
+ xi156.n2085__sbuf_out =   1.8000        
+ xi156.n2086__net1 =  13.0508n       
+ xi156.n2087__net1 =  13.0516n       
+ xi156.n2087__sbuf_out =   1.8000        
+ xi156.n2088__net1 =  13.0508n       
+ xi156.n2089__net1 =  13.0488n       
+ xi156.n2089__sbuf_out =   1.8000        
+ xi156.n208__net1 =  12.7709n       
+ xi156.n208__net17 =   1.8000        
+ xi156.n208__sbuf_out =   1.8000        
+ xi156.n208__vddio1 =   1.8000        
+ xi156.n208__vss1 =   6.6040n       
+ xi156.n2090__net1 =  13.0493n       
+ xi156.n2091__net1 =  13.0493n       
+ xi156.n2091__sbuf_out =   1.8000        
+ xi156.n2092__net1 =  13.0502n       
+ xi156.n2093__net1 =  13.0474n       
+ xi156.n2093__sbuf_out =   1.8000        
+ xi156.n2094__net1 =  13.0479n       
+ xi156.n2095__net1 =  13.0488n       
+ xi156.n2095__sbuf_out =   1.8000        
+ xi156.n2096__net1 =  13.0479n       
+ xi156.n2097__net1 =  13.0453n       
+ xi156.n2097__sbuf_out =   1.8000        
+ xi156.n2098__net1 =  13.0458n       
+ xi156.n2099__net1 =  13.0458n       
+ xi156.n2099__sbuf_out =   1.8000        
+ xi156.n209__net1 =  12.7718n       
+ xi156.n209__net17 =   1.8000        
+ xi156.n209__sbuf_out =   1.8000        
+ xi156.n209__vddio1 =   1.8000        
+ xi156.n209__vss1 =   6.6040n       
+ xi156.n20__net1 =  12.7895n       
+ xi156.n20__net17 =   1.8000        
+ xi156.n20__net3 =   1.8000        
+ xi156.n20__net7 =   7.3605n       
+ xi156.n20__sbuf_out =   1.8000        
+ xi156.n20__vddio1 =   1.8000        
+ xi156.n20__vss1 = 969.1858p       
+ xi156.n2100__net1 =  13.0467n       
+ xi156.n2101__net1 =  13.0434n       
+ xi156.n2101__sbuf_out =   1.8000        
+ xi156.n2102__net1 =  13.0439n       
+ xi156.n2103__net1 =  13.0448n       
+ xi156.n2103__sbuf_out =   1.8000        
+ xi156.n2104__net1 =  13.0439n       
+ xi156.n2105__net1 =  13.0407n       
+ xi156.n2105__sbuf_out =   1.8000        
+ xi156.n2106__net1 =  13.0412n       
+ xi156.n2107__net1 =  13.0412n       
+ xi156.n2107__sbuf_out =   1.8000        
+ xi156.n2108__net1 =  13.0421n       
+ xi156.n2109__net1 =  13.0384n       
+ xi156.n2109__sbuf_out =   1.8000        
+ xi156.n210__net1 =  12.7709n       
+ xi156.n210__net17 =   1.8000        
+ xi156.n210__sbuf_out =   1.8000        
+ xi156.n210__vddio1 =   1.8000        
+ xi156.n210__vss1 =   6.5995n       
+ xi156.n2110__net1 =  13.0389n       
+ xi156.n2111__net1 =  13.0398n       
+ xi156.n2111__sbuf_out =   1.8000        
+ xi156.n2112__net1 =  13.0389n       
+ xi156.n2113__net1 =  12.8285n       
+ xi156.n2113__sbuf_out =   1.8000        
+ xi156.n2114__net1 =  12.8276n       
+ xi156.n2115__net1 =  12.8272n       
+ xi156.n2115__sbuf_out =   1.8000        
+ xi156.n2116__net1 =  12.8276n       
+ xi156.n2117__net1 =  12.8198n       
+ xi156.n2117__sbuf_out =   1.8000        
+ xi156.n2118__net1 =  12.8198n       
+ xi156.n2119__net1 =  12.8193n       
+ xi156.n2119__sbuf_out =   1.8000        
+ xi156.n211__net1 =  12.7704n       
+ xi156.n211__net17 =   1.8000        
+ xi156.n211__sbuf_out =   1.8000        
+ xi156.n211__vddio1 =   1.8000        
+ xi156.n211__vss1 =   6.5995n       
+ xi156.n2120__net1 =  12.8206n       
+ xi156.n2121__net1 =  12.8101n       
+ xi156.n2121__sbuf_out =   1.8000        
+ xi156.n2122__net1 =  12.8092n       
+ xi156.n2123__net1 =  12.8087n       
+ xi156.n2123__sbuf_out =   1.8000        
+ xi156.n2124__net1 =  12.8092n       
+ xi156.n2125__net1 =  12.8009n       
+ xi156.n2125__sbuf_out =   1.8000        
+ xi156.n2126__net1 =  12.8009n       
+ xi156.n2127__net1 =  12.8004n       
+ xi156.n2127__sbuf_out =   1.8000        
+ xi156.n2128__net1 =  12.8018n       
+ xi156.n2129__net1 =  12.7906n       
+ xi156.n2129__sbuf_out =   1.8000        
+ xi156.n212__net1 =  12.7709n       
+ xi156.n212__net17 =   1.8000        
+ xi156.n212__sbuf_out =   1.8000        
+ xi156.n212__vddio1 =   1.8000        
+ xi156.n212__vss1 =   6.5940n       
+ xi156.n2130__net1 =  12.7897n       
+ xi156.n2131__net1 =  12.7893n       
+ xi156.n2131__sbuf_out =   1.8000        
+ xi156.n2132__net1 =  12.7897n       
+ xi156.n2133__net1 =  12.7810n       
+ xi156.n2133__sbuf_out =   1.8000        
+ xi156.n2134__net1 =  12.7810n       
+ xi156.n2135__net1 =  12.7805n       
+ xi156.n2135__sbuf_out =   1.8000        
+ xi156.n2136__net1 =  12.7819n       
+ xi156.n2137__net1 =  12.7702n       
+ xi156.n2137__sbuf_out =   1.8000        
+ xi156.n2138__net1 =  12.7693n       
+ xi156.n2139__net1 =  12.7688n       
+ xi156.n2139__sbuf_out =   1.8000        
+ xi156.n213__net1 =  12.7714n       
+ xi156.n213__net17 =   1.8000        
+ xi156.n213__sbuf_out =   1.8000        
+ xi156.n213__vddio1 =   1.8000        
+ xi156.n213__vss1 =   6.5940n       
+ xi156.n2140__net1 =  12.7693n       
+ xi156.n2141__net1 =  12.7702n       
+ xi156.n2141__sbuf_out =   1.8000        
+ xi156.n2142__net1 =  12.7702n       
+ xi156.n2143__net1 =  12.7697n       
+ xi156.n2143__sbuf_out =   1.8000        
+ xi156.n2144__net1 =  12.7711n       
+ xi156.n2145__net1 =  12.7720n       
+ xi156.n2145__sbuf_out =   1.8000        
+ xi156.n2146__net1 =  12.7711n       
+ xi156.n2147__net1 =  12.7706n       
+ xi156.n2147__sbuf_out =   1.8000        
+ xi156.n2148__net1 =  12.7711n       
+ xi156.n2149__net1 =  12.7716n       
+ xi156.n2149__sbuf_out =   1.8000        
+ xi156.n214__net1 =  12.7714n       
+ xi156.n214__net17 =   1.8000        
+ xi156.n214__sbuf_out =   1.8000        
+ xi156.n214__vddio1 =   1.8000        
+ xi156.n214__vss1 =   6.5866n       
+ xi156.n2150__net1 =  12.7716n       
+ xi156.n2151__net1 =  12.7711n       
+ xi156.n2151__sbuf_out =   1.8000        
+ xi156.n2152__net1 =  12.7725n       
+ xi156.n2153__net1 =  12.7728n       
+ xi156.n2153__sbuf_out =   1.8000        
+ xi156.n2154__net1 =  12.7719n       
+ xi156.n2155__net1 =  12.7714n       
+ xi156.n2155__sbuf_out =   1.8000        
+ xi156.n2156__net1 =  12.7719n       
+ xi156.n2157__net1 =  13.0241n       
+ xi156.n2157__sbuf_out =   1.8000        
+ xi156.n2158__net1 =  13.0232n       
+ xi156.n2159__net1 =  13.0227n       
+ xi156.n2159__sbuf_out =   1.8000        
+ xi156.n215__net1 =  12.7709n       
+ xi156.n215__net17 =   1.8000        
+ xi156.n215__sbuf_out =   1.8000        
+ xi156.n215__vddio1 =   1.8000        
+ xi156.n215__vss1 =   6.5866n       
+ xi156.n2160__net1 =  13.0232n       
+ xi156.n2161__net1 =  13.0204n       
+ xi156.n2161__sbuf_out =   1.8000        
+ xi156.n2162__net1 =  13.0204n       
+ xi156.n2163__net1 =  13.0199n       
+ xi156.n2163__sbuf_out =   1.8000        
+ xi156.n2164__net1 =  13.0213n       
+ xi156.n2165__net1 =  13.0174n       
+ xi156.n2165__sbuf_out =   1.8000        
+ xi156.n2166__net1 =  13.0165n       
+ xi156.n2167__net1 =  13.0160n       
+ xi156.n2167__sbuf_out =   1.8000        
+ xi156.n2168__net1 =  13.0165n       
+ xi156.n2169__net1 =  13.0133n       
+ xi156.n2169__sbuf_out =   1.8000        
+ xi156.n216__net1 =  12.7723n       
+ xi156.n216__net17 =   1.8000        
+ xi156.n216__sbuf_out =   1.8000        
+ xi156.n216__vddio1 =   1.8000        
+ xi156.n216__vss1 =   6.5764n       
+ xi156.n2170__net1 =  13.0133n       
+ xi156.n2171__net1 =  13.0128n       
+ xi156.n2171__sbuf_out =   1.8000        
+ xi156.n2172__net1 =  13.0142n       
+ xi156.n2173__net1 =  13.0097n       
+ xi156.n2173__sbuf_out =   1.8000        
+ xi156.n2174__net1 =  13.0088n       
+ xi156.n2175__net1 =  13.0083n       
+ xi156.n2175__sbuf_out =   1.8000        
+ xi156.n2176__net1 =  13.0088n       
+ xi156.n2177__net1 =  13.0051n       
+ xi156.n2177__sbuf_out =   1.8000        
+ xi156.n2178__net1 =  13.0051n       
+ xi156.n2179__net1 =  13.0046n       
+ xi156.n2179__sbuf_out =   1.8000        
+ xi156.n217__net1 =  12.7726n       
+ xi156.n217__net17 =   1.8000        
+ xi156.n217__sbuf_out =   1.8000        
+ xi156.n217__vddio1 =   1.8000        
+ xi156.n217__vss1 =   6.5764n       
+ xi156.n2180__net1 =  13.0060n       
+ xi156.n2181__net1 =  13.0009n       
+ xi156.n2181__sbuf_out =   1.8000        
+ xi156.n2182__net1 =  13.0000n       
+ xi156.n2183__net1 =  12.9995n       
+ xi156.n2183__sbuf_out =   1.8000        
+ xi156.n2184__net1 =  13.0000n       
+ xi156.n2185__net1 =  12.9958n       
+ xi156.n2185__sbuf_out =   1.8000        
+ xi156.n2186__net1 =  12.9958n       
+ xi156.n2187__net1 =  12.9953n       
+ xi156.n2187__sbuf_out =   1.8000        
+ xi156.n2188__net1 =  12.9967n       
+ xi156.n2189__net1 =  12.9910n       
+ xi156.n2189__sbuf_out =   1.8000        
+ xi156.n218__net1 =  12.7717n       
+ xi156.n218__net17 =   1.8000        
+ xi156.n218__sbuf_out =   1.8000        
+ xi156.n218__vddio1 =   1.8000        
+ xi156.n218__vss1 =   6.5631n       
+ xi156.n2190__net1 =  12.9901n       
+ xi156.n2191__net1 =  12.9896n       
+ xi156.n2191__sbuf_out =   1.8000        
+ xi156.n2192__net1 =  12.9901n       
+ xi156.n2193__net1 =  12.9855n       
+ xi156.n2193__sbuf_out =   1.8000        
+ xi156.n2194__net1 =  12.9855n       
+ xi156.n2195__net1 =  12.9850n       
+ xi156.n2195__sbuf_out =   1.8000        
+ xi156.n2196__net1 =  12.9864n       
+ xi156.n2197__net1 =  12.9801n       
+ xi156.n2197__sbuf_out =   1.8000        
+ xi156.n2198__net1 =  12.9792n       
+ xi156.n2199__net1 =  12.9787n       
+ xi156.n2199__sbuf_out =   1.8000        
+ xi156.n219__net1 =  12.7712n       
+ xi156.n219__net17 =   1.8000        
+ xi156.n219__sbuf_out =   1.8000        
+ xi156.n219__vddio1 =   1.8000        
+ xi156.n219__vss1 =   6.5631n       
+ xi156.n21__net1 =  12.7807n       
+ xi156.n21__net17 =   1.8000        
+ xi156.n21__net3 =   1.8000        
+ xi156.n21__net7 =   7.3588n       
+ xi156.n21__sbuf_out =   1.8000        
+ xi156.n21__vddio1 =   1.8000        
+ xi156.n21__vss1 = 794.4984p       
+ xi156.n2200__net1 =  12.9792n       
+ xi156.n2201__net1 =  12.9466n       
+ xi156.n2201__sbuf_out =   1.8000        
+ xi156.n2202__net1 =  12.9471n       
+ xi156.n2203__net1 =  12.9479n       
+ xi156.n2203__sbuf_out =   1.8000        
+ xi156.n2204__net1 =  12.9471n       
+ xi156.n2205__net1 =  12.9397n       
+ xi156.n2205__sbuf_out =   1.8000        
+ xi156.n2206__net1 =  12.9401n       
+ xi156.n2207__net1 =  12.9401n       
+ xi156.n2207__sbuf_out =   1.8000        
+ xi156.n2208__net1 =  12.9410n       
+ xi156.n2209__net1 =  12.9341n       
+ xi156.n2209__sbuf_out =   1.8000        
+ xi156.n220__net1 =  12.7717n       
+ xi156.n220__net17 =   1.8000        
+ xi156.n220__sbuf_out =   1.8000        
+ xi156.n220__vddio1 =   1.8000        
+ xi156.n220__vss1 =   6.5457n       
+ xi156.n2210__net1 =  12.9346n       
+ xi156.n2211__net1 =  12.9355n       
+ xi156.n2211__sbuf_out =   1.8000        
+ xi156.n2212__net1 =  12.9346n       
+ xi156.n2213__net1 =  12.9266n       
+ xi156.n2213__sbuf_out =   1.8000        
+ xi156.n2214__net1 =  12.9271n       
+ xi156.n2215__net1 =  12.9271n       
+ xi156.n2215__sbuf_out =   1.8000        
+ xi156.n2216__net1 =  12.9280n       
+ xi156.n2217__net1 =  12.9206n       
+ xi156.n2217__sbuf_out =   1.8000        
+ xi156.n2218__net1 =  12.9211n       
+ xi156.n2219__net1 =  12.9220n       
+ xi156.n2219__sbuf_out =   1.8000        
+ xi156.n221__net1 =  13.0239n       
+ xi156.n221__net17 =   1.8000        
+ xi156.n221__sbuf_out =   1.8000        
+ xi156.n221__vddio1 =   1.8000        
+ xi156.n221__vss1 =   6.5457n       
+ xi156.n2220__net1 =  12.9211n       
+ xi156.n2221__net1 =  12.9125n       
+ xi156.n2221__sbuf_out =   1.8000        
+ xi156.n2222__net1 =  12.9129n       
+ xi156.n2223__net1 =  12.9129n       
+ xi156.n2223__sbuf_out =   1.8000        
+ xi156.n2224__net1 =  12.9138n       
+ xi156.n2225__net1 =  12.9060n       
+ xi156.n2225__sbuf_out =   1.8000        
+ xi156.n2226__net1 =  12.9065n       
+ xi156.n2227__net1 =  12.9073n       
+ xi156.n2227__sbuf_out =   1.8000        
+ xi156.n2228__net1 =  12.9065n       
+ xi156.n2229__net1 =  12.8973n       
+ xi156.n2229__sbuf_out =   1.8000        
+ xi156.n222__net1 =  13.0230n       
+ xi156.n222__net17 =   1.8000        
+ xi156.n222__sbuf_out =   1.8000        
+ xi156.n222__vddio1 =   1.8000        
+ xi156.n222__vss1 =   6.4311n       
+ xi156.n2230__net1 =  12.8977n       
+ xi156.n2231__net1 =  12.8977n       
+ xi156.n2231__sbuf_out =   1.8000        
+ xi156.n2232__net1 =  12.8986n       
+ xi156.n2233__net1 =  12.8903n       
+ xi156.n2233__sbuf_out =   1.8000        
+ xi156.n2234__net1 =  12.8908n       
+ xi156.n2235__net1 =  12.8917n       
+ xi156.n2235__sbuf_out =   1.8000        
+ xi156.n2236__net1 =  12.8908n       
+ xi156.n2237__net1 =  12.8810n       
+ xi156.n2237__sbuf_out =   1.8000        
+ xi156.n2238__net1 =  12.8815n       
+ xi156.n2239__net1 =  12.8815n       
+ xi156.n2239__sbuf_out =   1.8000        
+ xi156.n223__net1 =  13.0225n       
+ xi156.n223__net17 =   1.8000        
+ xi156.n223__sbuf_out =   1.8000        
+ xi156.n223__vddio1 =   1.8000        
+ xi156.n223__vss1 =   6.4311n       
+ xi156.n2240__net1 =  12.8824n       
+ xi156.n2241__net1 =  12.8736n       
+ xi156.n2241__sbuf_out =   1.8000        
+ xi156.n2242__net1 =  12.8741n       
+ xi156.n2243__net1 =  12.8749n       
+ xi156.n2243__sbuf_out =   1.8000        
+ xi156.n2244__net1 =  12.8741n       
+ xi156.n2245__net1 =  13.0528n       
+ xi156.n2245__sbuf_out =   1.8000        
+ xi156.n2246__net1 =  13.0533n       
+ xi156.n2247__net1 =  13.0542n       
+ xi156.n2247__sbuf_out =   1.8000        
+ xi156.n2248__net1 =  13.0533n       
+ xi156.n2249__net1 =  13.0525n       
+ xi156.n2249__sbuf_out =   1.8000        
+ xi156.n224__net1 =  13.0230n       
+ xi156.n224__net17 =   1.8000        
+ xi156.n224__sbuf_out =   1.8000        
+ xi156.n224__vddio1 =   1.8000        
+ xi156.n224__vss1 =   6.4351n       
+ xi156.n2250__net1 =  13.0530n       
+ xi156.n2251__net1 =  13.0530n       
+ xi156.n2251__sbuf_out =   1.8000        
+ xi156.n2252__net1 =  13.0539n       
+ xi156.n2253__net1 =  13.0521n       
+ xi156.n2253__sbuf_out =   1.8000        
+ xi156.n2254__net1 =  13.0526n       
+ xi156.n2255__net1 =  13.0534n       
+ xi156.n2255__sbuf_out =   1.8000        
+ xi156.n2256__net1 =  13.0526n       
+ xi156.n2257__net1 =  13.0512n       
+ xi156.n2257__sbuf_out =   1.8000        
+ xi156.n2258__net1 =  13.0517n       
+ xi156.n2259__net1 =  13.0517n       
+ xi156.n2259__sbuf_out =   1.8000        
+ xi156.n225__net1 =  13.0202n       
+ xi156.n225__net17 =   1.8000        
+ xi156.n225__sbuf_out =   1.8000        
+ xi156.n225__vddio1 =   1.8000        
+ xi156.n225__vss1 =   6.4476n       
+ xi156.n2260__net1 =  13.0526n       
+ xi156.n2261__net1 =  13.0503n       
+ xi156.n2261__sbuf_out =   1.8000        
+ xi156.n2262__net1 =  13.0507n       
+ xi156.n2263__net1 =  13.0516n       
+ xi156.n2263__sbuf_out =   1.8000        
+ xi156.n2264__net1 =  13.0507n       
+ xi156.n2265__net1 =  13.0488n       
+ xi156.n2265__sbuf_out =   1.8000        
+ xi156.n2266__net1 =  13.0492n       
+ xi156.n2267__net1 =  13.0492n       
+ xi156.n2267__sbuf_out =   1.8000        
+ xi156.n2268__net1 =  13.0501n       
+ xi156.n2269__net1 =  13.0474n       
+ xi156.n2269__sbuf_out =   1.8000        
+ xi156.n226__net1 =  13.0202n       
+ xi156.n226__net17 =   1.8000        
+ xi156.n226__sbuf_out =   1.8000        
+ xi156.n226__vss1 =   6.4465n       
+ xi156.n2270__net1 =  13.0479n       
+ xi156.n2271__net1 =  13.0487n       
+ xi156.n2271__sbuf_out =   1.8000        
+ xi156.n2272__net1 =  13.0479n       
+ xi156.n2273__net1 =  13.0453n       
+ xi156.n2273__sbuf_out =   1.8000        
+ xi156.n2274__net1 =  13.0457n       
+ xi156.n2275__net1 =  13.0457n       
+ xi156.n2275__sbuf_out =   1.8000        
+ xi156.n2276__net1 =  13.0466n       
+ xi156.n2277__net1 =  13.0434n       
+ xi156.n2277__sbuf_out =   1.8000        
+ xi156.n2278__net1 =  13.0439n       
+ xi156.n2279__net1 =  13.0448n       
+ xi156.n2279__sbuf_out =   1.8000        
+ xi156.n227__net1 =  13.0197n       
+ xi156.n227__net17 =   1.8000        
+ xi156.n227__sbuf_out =   1.8000        
+ xi156.n227__vddio1 =   1.8000        
+ xi156.n227__vss1 =   6.4438n       
+ xi156.n2280__net1 =  13.0439n       
+ xi156.n2281__net1 =  13.0407n       
+ xi156.n2281__sbuf_out =   1.8000        
+ xi156.n2282__net1 =  13.0412n       
+ xi156.n2283__net1 =  13.0412n       
+ xi156.n2283__sbuf_out =   1.8000        
+ xi156.n2284__net1 =  13.0421n       
+ xi156.n2285__net1 =  13.0384n       
+ xi156.n2285__sbuf_out =   1.8000        
+ xi156.n2286__net1 =  13.0389n       
+ xi156.n2287__net1 =  13.0398n       
+ xi156.n2287__sbuf_out =   1.8000        
+ xi156.n2288__net1 =  13.0389n       
+ xi156.n2289__net1 =  12.8285n       
+ xi156.n2289__sbuf_out =   1.8000        
+ xi156.n228__net1 =  13.0211n       
+ xi156.n228__net17 =   1.8000        
+ xi156.n228__sbuf_out =   1.8000        
+ xi156.n228__vddio1 =   1.8000        
+ xi156.n228__vss1 =   6.4428n       
+ xi156.n2290__net1 =  12.8276n       
+ xi156.n2291__net1 =  12.8272n       
+ xi156.n2291__sbuf_out =   1.8000        
+ xi156.n2292__net1 =  12.8276n       
+ xi156.n2293__net1 =  12.8198n       
+ xi156.n2293__sbuf_out =   1.8000        
+ xi156.n2294__net1 =  12.8198n       
+ xi156.n2295__net1 =  12.8193n       
+ xi156.n2295__sbuf_out =   1.8000        
+ xi156.n2296__net1 =  12.8206n       
+ xi156.n2297__net1 =  12.8101n       
+ xi156.n2297__sbuf_out =   1.8000        
+ xi156.n2298__net1 =  12.8092n       
+ xi156.n2299__net1 =  12.8087n       
+ xi156.n2299__sbuf_out =   1.8000        
+ xi156.n229__net1 =  13.0172n       
+ xi156.n229__net17 =   1.8000        
+ xi156.n229__sbuf_out =   1.8000        
+ xi156.n229__vddio1 =   1.8000        
+ xi156.n229__vss1 =   6.4400n       
+ xi156.n22__net1 =  12.7807n       
+ xi156.n22__net17 =   1.8000        
+ xi156.n22__net3 =   1.8000        
+ xi156.n22__net7 =   7.3579n       
+ xi156.n22__sbuf_out =   1.8000        
+ xi156.n22__vddio1 =   1.8000        
+ xi156.n22__vss1 = 505.5946p       
+ xi156.n2300__net1 =  12.8092n       
+ xi156.n2301__net1 =  12.8009n       
+ xi156.n2301__sbuf_out =   1.8000        
+ xi156.n2302__net1 =  12.8009n       
+ xi156.n2303__net1 =  12.8004n       
+ xi156.n2303__sbuf_out =   1.8000        
+ xi156.n2304__net1 =  12.8018n       
+ xi156.n2305__net1 =  12.7906n       
+ xi156.n2305__sbuf_out =   1.8000        
+ xi156.n2306__net1 =  12.7898n       
+ xi156.n2307__net1 =  12.7893n       
+ xi156.n2307__sbuf_out =   1.8000        
+ xi156.n2308__net1 =  12.7898n       
+ xi156.n2309__net1 =  12.7810n       
+ xi156.n2309__sbuf_out =   1.8000        
+ xi156.n230__net1 =  13.0163n       
+ xi156.n230__net17 =   1.8000        
+ xi156.n230__sbuf_out =   1.8000        
+ xi156.n230__vddio1 =   1.8000        
+ xi156.n230__vss1 =   6.4349n       
+ xi156.n2310__net1 =  12.7810n       
+ xi156.n2311__net1 =  12.7805n       
+ xi156.n2311__sbuf_out =   1.8000        
+ xi156.n2312__net1 =  12.7819n       
+ xi156.n2313__net1 =  12.7702n       
+ xi156.n2313__sbuf_out =   1.8000        
+ xi156.n2314__net1 =  12.7693n       
+ xi156.n2315__net1 =  12.7688n       
+ xi156.n2315__sbuf_out =   1.8000        
+ xi156.n2316__net1 =  12.7693n       
+ xi156.n2317__net1 =  12.7702n       
+ xi156.n2317__sbuf_out =   1.8000        
+ xi156.n2318__net1 =  12.7702n       
+ xi156.n2319__net1 =  12.7697n       
+ xi156.n2319__sbuf_out =   1.8000        
+ xi156.n231__net1 =  13.0158n       
+ xi156.n231__net17 =   1.8000        
+ xi156.n231__sbuf_out =   1.8000        
+ xi156.n231__vddio1 =   1.8000        
+ xi156.n231__vss1 =   6.4281n       
+ xi156.n2320__net1 =  12.7711n       
+ xi156.n2321__net1 =  12.7720n       
+ xi156.n2321__sbuf_out =   1.8000        
+ xi156.n2322__net1 =  12.7711n       
+ xi156.n2323__net1 =  12.7706n       
+ xi156.n2323__sbuf_out =   1.8000        
+ xi156.n2324__net1 =  12.7711n       
+ xi156.n2325__net1 =  12.7716n       
+ xi156.n2325__sbuf_out =   1.8000        
+ xi156.n2326__net1 =  12.7716n       
+ xi156.n2327__net1 =  12.7711n       
+ xi156.n2327__sbuf_out =   1.8000        
+ xi156.n2328__net1 =  12.7725n       
+ xi156.n2329__net1 =  12.7728n       
+ xi156.n2329__sbuf_out =   1.8000        
+ xi156.n232__net1 =  13.0163n       
+ xi156.n232__net17 =   1.8000        
+ xi156.n232__sbuf_out =   1.8000        
+ xi156.n232__vddio1 =   1.8000        
+ xi156.n232__vss1 =   6.4225n       
+ xi156.n2330__net1 =  12.7719n       
+ xi156.n2331__net1 =  12.7714n       
+ xi156.n2331__sbuf_out =   1.8000        
+ xi156.n2332__net1 =  12.7719n       
+ xi156.n2333__net1 =  13.0241n       
+ xi156.n2333__sbuf_out =   1.8000        
+ xi156.n2334__net1 =  13.0232n       
+ xi156.n2335__net1 =  13.0227n       
+ xi156.n2335__sbuf_out =   1.8000        
+ xi156.n2336__net1 =  13.0232n       
+ xi156.n2337__net1 =  13.0204n       
+ xi156.n2337__sbuf_out =   1.8000        
+ xi156.n2338__net1 =  13.0204n       
+ xi156.n2339__net1 =  13.0199n       
+ xi156.n2339__sbuf_out =   1.8000        
+ xi156.n233__net1 =  13.0131n       
+ xi156.n233__net17 =   1.8000        
+ xi156.n233__sbuf_out =   1.8000        
+ xi156.n233__vddio1 =   1.8000        
+ xi156.n233__vss1 =   6.4192n       
+ xi156.n2340__net1 =  13.0213n       
+ xi156.n2341__net1 =  13.0174n       
+ xi156.n2341__sbuf_out =   1.8000        
+ xi156.n2342__net1 =  13.0165n       
+ xi156.n2343__net1 =  13.0160n       
+ xi156.n2343__sbuf_out =   1.8000        
+ xi156.n2344__net1 =  13.0165n       
+ xi156.n2345__net1 =  13.0133n       
+ xi156.n2345__sbuf_out =   1.8000        
+ xi156.n2346__net1 =  13.0133n       
+ xi156.n2347__net1 =  13.0128n       
+ xi156.n2347__sbuf_out =   1.8000        
+ xi156.n2348__net1 =  13.0142n       
+ xi156.n2349__net1 =  13.0097n       
+ xi156.n2349__sbuf_out =   1.8000        
+ xi156.n234__net1 =  13.0131n       
+ xi156.n234__net17 =   1.8000        
+ xi156.n234__sbuf_out =   1.8000        
+ xi156.n234__vddio1 =   1.8000        
+ xi156.n234__vss1 =   6.4079n       
+ xi156.n2350__net1 =  13.0088n       
+ xi156.n2351__net1 =  13.0083n       
+ xi156.n2351__sbuf_out =   1.8000        
+ xi156.n2352__net1 =  13.0088n       
+ xi156.n2353__net1 =  13.0051n       
+ xi156.n2353__sbuf_out =   1.8000        
+ xi156.n2354__net1 =  13.0051n       
+ xi156.n2355__net1 =  13.0046n       
+ xi156.n2355__sbuf_out =   1.8000        
+ xi156.n2356__net1 =  13.0060n       
+ xi156.n2357__net1 =  13.0009n       
+ xi156.n2357__sbuf_out =   1.8000        
+ xi156.n2358__net1 =  13.0000n       
+ xi156.n2359__net1 =  12.9995n       
+ xi156.n2359__sbuf_out =   1.8000        
+ xi156.n235__net1 =  13.0126n       
+ xi156.n235__net17 =   1.8000        
+ xi156.n235__sbuf_out =   1.8000        
+ xi156.n235__vddio1 =   1.8000        
+ xi156.n235__vss1 =   6.4045n       
+ xi156.n2360__net1 =  13.0000n       
+ xi156.n2361__net1 =  12.9958n       
+ xi156.n2361__sbuf_out =   1.8000        
+ xi156.n2362__net1 =  12.9958n       
+ xi156.n2363__net1 =  12.9953n       
+ xi156.n2363__sbuf_out =   1.8000        
+ xi156.n2364__net1 =  12.9967n       
+ xi156.n2365__net1 =  12.9910n       
+ xi156.n2365__sbuf_out =   1.8000        
+ xi156.n2366__net1 =  12.9901n       
+ xi156.n2367__net1 =  12.9896n       
+ xi156.n2367__sbuf_out =   1.8000        
+ xi156.n2368__net1 =  12.9901n       
+ xi156.n2369__net1 =  12.9855n       
+ xi156.n2369__sbuf_out =   1.8000        
+ xi156.n236__net1 =  13.0140n       
+ xi156.n236__net17 =   1.8000        
+ xi156.n236__sbuf_out =   1.8000        
+ xi156.n236__vddio1 =   1.8000        
+ xi156.n236__vss1 =   6.6356n       
+ xi156.n2370__net1 =  12.9855n       
+ xi156.n2371__net1 =  12.9850n       
+ xi156.n2371__sbuf_out =   1.8000        
+ xi156.n2372__net1 =  12.9864n       
+ xi156.n2373__net1 =  12.9801n       
+ xi156.n2373__sbuf_out =   1.8000        
+ xi156.n2374__net1 =  12.9792n       
+ xi156.n2375__net1 =  12.9787n       
+ xi156.n2375__sbuf_out =   1.8000        
+ xi156.n2376__net1 =  12.9792n       
+ xi156.n2377__net1 =  12.9465n       
+ xi156.n2377__sbuf_out =   1.8000        
+ xi156.n2378__net1 =  12.9470n       
+ xi156.n2379__net1 =  12.9479n       
+ xi156.n2379__sbuf_out =   1.8000        
+ xi156.n237__net1 =  13.0095n       
+ xi156.n237__net17 =   1.8000        
+ xi156.n237__sbuf_out =   1.8000        
+ xi156.n237__vddio1 =   1.8000        
+ xi156.n237__vss1 =   6.6323n       
+ xi156.n2380__net1 =  12.9470n       
+ xi156.n2381__net1 =  12.9396n       
+ xi156.n2381__sbuf_out =   1.8000        
+ xi156.n2382__net1 =  12.9401n       
+ xi156.n2383__net1 =  12.9401n       
+ xi156.n2383__sbuf_out =   1.8000        
+ xi156.n2384__net1 =  12.9410n       
+ xi156.n2385__net1 =  12.9341n       
+ xi156.n2385__sbuf_out =   1.8000        
+ xi156.n2386__net1 =  12.9346n       
+ xi156.n2387__net1 =  12.9355n       
+ xi156.n2387__sbuf_out =   1.8000        
+ xi156.n2388__net1 =  12.9346n       
+ xi156.n2389__net1 =  12.9266n       
+ xi156.n2389__sbuf_out =   1.8000        
+ xi156.n238__net1 =  13.0086n       
+ xi156.n238__net17 =   1.8000        
+ xi156.n238__sbuf_out =   1.8000        
+ xi156.n238__vddio1 =   1.8000        
+ xi156.n238__vss1 =   6.6294n       
+ xi156.n2390__net1 =  12.9270n       
+ xi156.n2391__net1 =  12.9270n       
+ xi156.n2391__sbuf_out =   1.8000        
+ xi156.n2392__net1 =  12.9280n       
+ xi156.n2393__net1 =  12.9206n       
+ xi156.n2393__sbuf_out =   1.8000        
+ xi156.n2394__net1 =  12.9210n       
+ xi156.n2395__net1 =  12.9219n       
+ xi156.n2395__sbuf_out =   1.8000        
+ xi156.n2396__net1 =  12.9210n       
+ xi156.n2397__net1 =  12.9124n       
+ xi156.n2397__sbuf_out =   1.8000        
+ xi156.n2398__net1 =  12.9129n       
+ xi156.n2399__net1 =  12.9129n       
+ xi156.n2399__sbuf_out =   1.8000        
+ xi156.n239__net1 =  13.0081n       
+ xi156.n239__net17 =   1.8000        
+ xi156.n239__sbuf_out =   1.8000        
+ xi156.n239__vddio1 =   1.8000        
+ xi156.n239__vss1 =   6.6256n       
+ xi156.n23__net1 =  12.7803n       
+ xi156.n23__net17 =   1.8000        
+ xi156.n23__net3 =   1.8000        
+ xi156.n23__net7 =   7.3557n       
+ xi156.n23__sbuf_out =   1.8000        
+ xi156.n23__vddio1 =   1.8000        
+ xi156.n23__vss1 = 139.8362p       
+ xi156.n2400__net1 =  12.9138n       
+ xi156.n2401__net1 =  12.9060n       
+ xi156.n2401__sbuf_out =   1.8000        
+ xi156.n2402__net1 =  12.9064n       
+ xi156.n2403__net1 =  12.9073n       
+ xi156.n2403__sbuf_out =   1.8000        
+ xi156.n2404__net1 =  12.9064n       
+ xi156.n2405__net1 =  12.8972n       
+ xi156.n2405__sbuf_out =   1.8000        
+ xi156.n2406__net1 =  12.8977n       
+ xi156.n2407__net1 =  12.8977n       
+ xi156.n2407__sbuf_out =   1.8000        
+ xi156.n2408__net1 =  12.8986n       
+ xi156.n2409__net1 =  12.8903n       
+ xi156.n2409__sbuf_out =   1.8000        
+ xi156.n240__net1 =  13.0086n       
+ xi156.n240__net17 =   1.8000        
+ xi156.n240__sbuf_out =   1.8000        
+ xi156.n240__vddio1 =   1.8000        
+ xi156.n240__vss1 =   6.6205n       
+ xi156.n2410__net1 =  12.8908n       
+ xi156.n2411__net1 =  12.8917n       
+ xi156.n2411__sbuf_out =   1.8000        
+ xi156.n2412__net1 =  12.8908n       
+ xi156.n2413__net1 =  12.8810n       
+ xi156.n2413__sbuf_out =   1.8000        
+ xi156.n2414__net1 =  12.8814n       
+ xi156.n2415__net1 =  12.8814n       
+ xi156.n2415__sbuf_out =   1.8000        
+ xi156.n2416__net1 =  12.8823n       
+ xi156.n2417__net1 =  12.8735n       
+ xi156.n2417__sbuf_out =   1.8000        
+ xi156.n2418__net1 =  12.8740n       
+ xi156.n2419__net1 =  12.8749n       
+ xi156.n2419__sbuf_out =   1.8000        
+ xi156.n241__net1 =  13.0049n       
+ xi156.n241__net17 =   1.8000        
+ xi156.n241__sbuf_out =   1.8000        
+ xi156.n241__vddio1 =   1.8000        
+ xi156.n241__vss1 =   6.6138n       
+ xi156.n2420__net1 =  12.8740n       
+ xi156.n2421__net1 =  13.0528n       
+ xi156.n2421__sbuf_out =   1.8000        
+ xi156.n2422__net1 =  13.0533n       
+ xi156.n2423__net1 =  13.0542n       
+ xi156.n2423__sbuf_out =   1.8000        
+ xi156.n2424__net1 =  13.0533n       
+ xi156.n2425__net1 =  13.0525n       
+ xi156.n2425__sbuf_out =   1.8000        
+ xi156.n2426__net1 =  13.0530n       
+ xi156.n2427__net1 =  13.0530n       
+ xi156.n2427__sbuf_out =   1.8000        
+ xi156.n2428__net1 =  13.0539n       
+ xi156.n2429__net1 =  13.0520n       
+ xi156.n2429__sbuf_out =   1.8000        
+ xi156.n242__net1 =  13.0049n       
+ xi156.n242__net17 =   1.8000        
+ xi156.n242__sbuf_out =   1.8000        
+ xi156.n242__vddio1 =   1.8000        
+ xi156.n242__vss1 =   6.6051n       
+ xi156.n2430__net1 =  13.0525n       
+ xi156.n2431__net1 =  13.0534n       
+ xi156.n2431__sbuf_out =   1.8000        
+ xi156.n2432__net1 =  13.0525n       
+ xi156.n2433__net1 =  13.0511n       
+ xi156.n2433__sbuf_out =   1.8000        
+ xi156.n2434__net1 =  13.0516n       
+ xi156.n2435__net1 =  13.0516n       
+ xi156.n2435__sbuf_out =   1.8000        
+ xi156.n2436__net1 =  13.0525n       
+ xi156.n2437__net1 =  13.0502n       
+ xi156.n2437__sbuf_out =   1.8000        
+ xi156.n2438__net1 =  13.0507n       
+ xi156.n2439__net1 =  13.0516n       
+ xi156.n2439__sbuf_out =   1.8000        
+ xi156.n243__net1 =  13.0044n       
+ xi156.n243__net17 =   1.8000        
+ xi156.n243__sbuf_out =   1.8000        
+ xi156.n243__vss1 =   6.5025n       
+ xi156.n2440__net1 =  13.0507n       
+ xi156.n2441__net1 =  13.0487n       
+ xi156.n2441__sbuf_out =   1.8000        
+ xi156.n2442__net1 =  13.0492n       
+ xi156.n2443__net1 =  13.0492n       
+ xi156.n2443__sbuf_out =   1.8000        
+ xi156.n2444__net1 =  13.0501n       
+ xi156.n2445__net1 =  13.0473n       
+ xi156.n2445__sbuf_out =   1.8000        
+ xi156.n2446__net1 =  13.0478n       
+ xi156.n2447__net1 =  13.0487n       
+ xi156.n2447__sbuf_out =   1.8000        
+ xi156.n2448__net1 =  13.0478n       
+ xi156.n2449__net1 =  13.0452n       
+ xi156.n2449__sbuf_out =   1.8000        
+ xi156.n244__net1 =  13.0058n       
+ xi156.n244__net17 =   1.8000        
+ xi156.n244__sbuf_out =   1.8000        
+ xi156.n244__vddio1 =   1.8000        
+ xi156.n244__vss1 =   9.6139n       
+ xi156.n2450__net1 =  13.0457n       
+ xi156.n2451__net1 =  13.0457n       
+ xi156.n2451__sbuf_out =   1.8000        
+ xi156.n2452__net1 =  13.0466n       
+ xi156.n2453__net1 =  13.0434n       
+ xi156.n2453__sbuf_out =   1.8000        
+ xi156.n2454__net1 =  13.0439n       
+ xi156.n2455__net1 =  13.0448n       
+ xi156.n2455__sbuf_out =   1.8000        
+ xi156.n2456__net1 =  13.0439n       
+ xi156.n2457__net1 =  13.0407n       
+ xi156.n2457__sbuf_out =   1.8000        
+ xi156.n2458__net1 =  13.0412n       
+ xi156.n2459__net1 =  13.0412n       
+ xi156.n2459__sbuf_out =   1.8000        
+ xi156.n245__net1 =  13.0007n       
+ xi156.n245__net17 =   1.8000        
+ xi156.n245__sbuf_out =   1.8000        
+ xi156.n245__vddio1 =   1.8000        
+ xi156.n245__vss1 =   9.6049n       
+ xi156.n2460__net1 =  13.0421n       
+ xi156.n2461__net1 =  13.0384n       
+ xi156.n2461__sbuf_out =   1.8000        
+ xi156.n2462__net1 =  13.0388n       
+ xi156.n2463__net1 =  13.0397n       
+ xi156.n2463__sbuf_out =   1.8000        
+ xi156.n2464__net1 =  13.0389n       
+ xi156.n2465__net1 =  12.8285n       
+ xi156.n2465__sbuf_out =   1.8000        
+ xi156.n2466__net1 =  12.8276n       
+ xi156.n2467__net1 =  12.8276n       
+ xi156.n2467__sbuf_out =   1.8000        
+ xi156.n2468__net1 =  12.8276n       
+ xi156.n2469__net1 =  12.8198n       
+ xi156.n2469__sbuf_out =   1.8000        
+ xi156.n246__net1 =  12.9998n       
+ xi156.n246__net17 =   1.8000        
+ xi156.n246__sbuf_out =   1.8000        
+ xi156.n246__vddio1 =   1.8000        
+ xi156.n246__vss1 =   9.6099n       
+ xi156.n2470__net1 =  12.8198n       
+ xi156.n2471__net1 =  12.8197n       
+ xi156.n2471__sbuf_out =   1.8000        
+ xi156.n2472__net1 =  12.8207n       
+ xi156.n2473__net1 =  12.8101n       
+ xi156.n2473__sbuf_out =   1.8000        
+ xi156.n2474__net1 =  12.8092n       
+ xi156.n2475__net1 =  12.8092n       
+ xi156.n2475__sbuf_out =   1.8000        
+ xi156.n2476__net1 =  12.8092n       
+ xi156.n2477__net1 =  12.8009n       
+ xi156.n2477__sbuf_out =   1.8000        
+ xi156.n2478__net1 =  12.8009n       
+ xi156.n2479__net1 =  12.8009n       
+ xi156.n2479__sbuf_out =   1.8000        
+ xi156.n247__net1 =  12.9993n       
+ xi156.n247__net17 =   1.8000        
+ xi156.n247__sbuf_out =   1.8000        
+ xi156.n247__vddio1 =   1.8000        
+ xi156.n247__vss1 =   9.6055n       
+ xi156.n2480__net1 =  12.8018n       
+ xi156.n2481__net1 =  12.7906n       
+ xi156.n2481__sbuf_out =   1.8000        
+ xi156.n2482__net1 =  12.7898n       
+ xi156.n2483__net1 =  12.7897n       
+ xi156.n2483__sbuf_out =   1.8000        
+ xi156.n2484__net1 =  12.7898n       
+ xi156.n2485__net1 =  12.7810n       
+ xi156.n2485__sbuf_out =   1.8000        
+ xi156.n2486__net1 =  12.7810n       
+ xi156.n2487__net1 =  12.7809n       
+ xi156.n2487__sbuf_out =   1.8000        
+ xi156.n2488__net1 =  12.7819n       
+ xi156.n2489__net1 =  12.7702n       
+ xi156.n2489__sbuf_out =   1.8000        
+ xi156.n248__net1 =  12.9998n       
+ xi156.n248__net17 =   1.8000        
+ xi156.n248__sbuf_out =   1.8000        
+ xi156.n248__vddio1 =   1.8000        
+ xi156.n248__vss1 =   9.6069n       
+ xi156.n2490__net1 =  12.7693n       
+ xi156.n2491__net1 =  12.7693n       
+ xi156.n2491__sbuf_out =   1.8000        
+ xi156.n2492__net1 =  12.7693n       
+ xi156.n2493__net1 =  12.7702n       
+ xi156.n2493__sbuf_out =   1.8000        
+ xi156.n2494__net1 =  12.7702n       
+ xi156.n2495__net1 =  12.7702n       
+ xi156.n2495__sbuf_out =   1.8000        
+ xi156.n2496__net1 =  12.7711n       
+ xi156.n2497__net1 =  12.7720n       
+ xi156.n2497__sbuf_out =   1.8000        
+ xi156.n2498__net1 =  12.7711n       
+ xi156.n2499__net1 =  12.7711n       
+ xi156.n2499__sbuf_out =   1.8000        
+ xi156.n249__net1 =  12.9956n       
+ xi156.n249__net17 =   1.8000        
+ xi156.n249__sbuf_out =   1.8000        
+ xi156.n249__vddio1 =   1.8000        
+ xi156.n249__vss1 =   9.6086n       
+ xi156.n24__net1 =  12.7816n       
+ xi156.n24__net17 =   1.8000        
+ xi156.n24__net3 =   1.8000        
+ xi156.n24__net7 =   7.3548n       
+ xi156.n24__sbuf_out =   1.8000        
+ xi156.n24__vddio1 =   1.8000        
+ xi156.n24__vss1 =   2.9288n       
+ xi156.n2500__net1 =  12.7711n       
+ xi156.n2501__net1 =  12.7716n       
+ xi156.n2501__sbuf_out =   1.8000        
+ xi156.n2502__net1 =  12.7716n       
+ xi156.n2503__net1 =  12.7715n       
+ xi156.n2503__sbuf_out =   1.8000        
+ xi156.n2504__net1 =  12.7725n       
+ xi156.n2505__net1 =  12.7728n       
+ xi156.n2505__sbuf_out =   1.8000        
+ xi156.n2506__net1 =  12.7719n       
+ xi156.n2507__net1 =  12.7719n       
+ xi156.n2507__sbuf_out =   1.8000        
+ xi156.n2508__net1 =  12.7719n       
+ xi156.n2509__net1 =  13.0241n       
+ xi156.n2509__sbuf_out =   1.8000        
+ xi156.n250__net1 =  12.9956n       
+ xi156.n250__net17 =   1.8000        
+ xi156.n250__sbuf_out =   1.8000        
+ xi156.n250__vddio1 =   1.8000        
+ xi156.n250__vss1 =   9.6096n       
+ xi156.n2510__net1 =  13.0232n       
+ xi156.n2511__net1 =  13.0232n       
+ xi156.n2511__sbuf_out =   1.8000        
+ xi156.n2512__net1 =  13.0232n       
+ xi156.n2513__net1 =  13.0204n       
+ xi156.n2513__sbuf_out =   1.8000        
+ xi156.n2514__net1 =  13.0204n       
+ xi156.n2515__net1 =  13.0204n       
+ xi156.n2515__sbuf_out =   1.8000        
+ xi156.n2516__net1 =  13.0213n       
+ xi156.n2517__net1 =  13.0174n       
+ xi156.n2517__sbuf_out =   1.8000        
+ xi156.n2518__net1 =  13.0165n       
+ xi156.n2519__net1 =  13.0165n       
+ xi156.n2519__sbuf_out =   1.8000        
+ xi156.n251__net1 =  12.9951n       
+ xi156.n251__net17 =   1.8000        
+ xi156.n251__sbuf_out =   1.8000        
+ xi156.n251__vddio1 =   1.8000        
+ xi156.n251__vss1 =   9.6099n       
+ xi156.n2520__net1 =  13.0165n       
+ xi156.n2521__net1 =  13.0133n       
+ xi156.n2521__sbuf_out =   1.8000        
+ xi156.n2522__net1 =  13.0133n       
+ xi156.n2523__net1 =  13.0133n       
+ xi156.n2523__sbuf_out =   1.8000        
+ xi156.n2524__net1 =  13.0142n       
+ xi156.n2525__net1 =  13.0097n       
+ xi156.n2525__sbuf_out =   1.8000        
+ xi156.n2526__net1 =  13.0088n       
+ xi156.n2527__net1 =  13.0087n       
+ xi156.n2527__sbuf_out =   1.8000        
+ xi156.n2528__net1 =  13.0088n       
+ xi156.n2529__net1 =  13.0051n       
+ xi156.n2529__sbuf_out =   1.8000        
+ xi156.n252__net1 =  12.9965n       
+ xi156.n252__net17 =   1.8000        
+ xi156.n252__sbuf_out =   1.8000        
+ xi156.n252__vddio1 =   1.8000        
+ xi156.n252__vss1 =   9.6110n       
+ xi156.n2530__net1 =  13.0051n       
+ xi156.n2531__net1 =  13.0051n       
+ xi156.n2531__sbuf_out =   1.8000        
+ xi156.n2532__net1 =  13.0060n       
+ xi156.n2533__net1 =  13.0009n       
+ xi156.n2533__sbuf_out =   1.8000        
+ xi156.n2534__net1 =  13.0000n       
+ xi156.n2535__net1 =  12.9999n       
+ xi156.n2535__sbuf_out =   1.8000        
+ xi156.n2536__net1 =  13.0000n       
+ xi156.n2537__net1 =  12.9958n       
+ xi156.n2537__sbuf_out =   1.8000        
+ xi156.n2538__net1 =  12.9958n       
+ xi156.n2539__net1 =  12.9958n       
+ xi156.n2539__sbuf_out =   1.8000        
+ xi156.n253__net1 =  12.9908n       
+ xi156.n253__net17 =   1.8000        
+ xi156.n253__sbuf_out =   1.8000        
+ xi156.n253__vddio1 =   1.8000        
+ xi156.n253__vss1 =   9.6117n       
+ xi156.n2540__net1 =  12.9967n       
+ xi156.n2541__net1 =  12.9910n       
+ xi156.n2541__sbuf_out =   1.8000        
+ xi156.n2542__net1 =  12.9901n       
+ xi156.n2543__net1 =  12.9901n       
+ xi156.n2543__sbuf_out =   1.8000        
+ xi156.n2544__net1 =  12.9901n       
+ xi156.n2545__net1 =  12.9855n       
+ xi156.n2545__sbuf_out =   1.8000        
+ xi156.n2546__net1 =  12.9855n       
+ xi156.n2547__net1 =  12.9855n       
+ xi156.n2547__sbuf_out =   1.8000        
+ xi156.n2548__net1 =  12.9864n       
+ xi156.n2549__net1 =  12.9801n       
+ xi156.n2549__sbuf_out =   1.8000        
+ xi156.n254__net1 =  12.9899n       
+ xi156.n254__net17 =   1.8000        
+ xi156.n254__sbuf_out =   1.8000        
+ xi156.n254__vddio1 =   1.8000        
+ xi156.n254__vss1 =   9.6121n       
+ xi156.n2550__net1 =  12.9792n       
+ xi156.n2551__net1 =  12.9792n       
+ xi156.n2551__sbuf_out =   1.8000        
+ xi156.n2552__net1 =  12.9792n       
+ xi156.n2553__net1 =  12.9465n       
+ xi156.n2553__sbuf_out =   1.8000        
+ xi156.n2554__net1 =  12.9470n       
+ xi156.n2555__net1 =  12.9479n       
+ xi156.n2555__sbuf_out =   1.8000        
+ xi156.n2556__net1 =  12.9470n       
+ xi156.n2557__net1 =  12.9396n       
+ xi156.n2557__sbuf_out =   1.8000        
+ xi156.n2558__net1 =  12.9401n       
+ xi156.n2559__net1 =  12.9401n       
+ xi156.n2559__sbuf_out =   1.8000        
+ xi156.n255__net1 =  12.9894n       
+ xi156.n255__net17 =   1.8000        
+ xi156.n255__sbuf_out =   1.8000        
+ xi156.n255__vddio1 =   1.8000        
+ xi156.n255__vss1 =   9.6121n       
+ xi156.n2560__net1 =  12.9410n       
+ xi156.n2561__net1 =  12.9341n       
+ xi156.n2561__sbuf_out =   1.8000        
+ xi156.n2562__net1 =  12.9345n       
+ xi156.n2563__net1 =  12.9354n       
+ xi156.n2563__sbuf_out =   1.8000        
+ xi156.n2564__net1 =  12.9345n       
+ xi156.n2565__net1 =  12.9265n       
+ xi156.n2565__sbuf_out =   1.8000        
+ xi156.n2566__net1 =  12.9270n       
+ xi156.n2567__net1 =  12.9270n       
+ xi156.n2567__sbuf_out =   1.8000        
+ xi156.n2568__net1 =  12.9279n       
+ xi156.n2569__net1 =  12.9205n       
+ xi156.n2569__sbuf_out =   1.8000        
+ xi156.n256__net1 =  12.9899n       
+ xi156.n256__net17 =   1.8000        
+ xi156.n256__sbuf_out =   1.8000        
+ xi156.n256__vddio1 =   1.8000        
+ xi156.n256__vss1 =   9.6123n       
+ xi156.n2570__net1 =  12.9210n       
+ xi156.n2571__net1 =  12.9219n       
+ xi156.n2571__sbuf_out =   1.8000        
+ xi156.n2572__net1 =  12.9210n       
+ xi156.n2573__net1 =  12.9124n       
+ xi156.n2573__sbuf_out =   1.8000        
+ xi156.n2574__net1 =  12.9129n       
+ xi156.n2575__net1 =  12.9129n       
+ xi156.n2575__sbuf_out =   1.8000        
+ xi156.n2576__net1 =  12.9138n       
+ xi156.n2577__net1 =  12.9059n       
+ xi156.n2577__sbuf_out =   1.8000        
+ xi156.n2578__net1 =  12.9064n       
+ xi156.n2579__net1 =  12.9073n       
+ xi156.n2579__sbuf_out =   1.8000        
+ xi156.n257__net1 =  12.9853n       
+ xi156.n257__net17 =   1.8000        
+ xi156.n257__sbuf_out =   1.8000        
+ xi156.n257__vddio1 =   1.8000        
+ xi156.n2580__net1 =  12.9064n       
+ xi156.n2581__net1 =  12.8972n       
+ xi156.n2581__sbuf_out =   1.8000        
+ xi156.n2582__net1 =  12.8977n       
+ xi156.n2583__net1 =  12.8977n       
+ xi156.n2583__sbuf_out =   1.8000        
+ xi156.n2584__net1 =  12.8986n       
+ xi156.n2585__net1 =  12.8903n       
+ xi156.n2585__sbuf_out =   1.8000        
+ xi156.n2586__net1 =  12.8907n       
+ xi156.n2587__net1 =  12.8916n       
+ xi156.n2587__sbuf_out =   1.8000        
+ xi156.n2588__net1 =  12.8907n       
+ xi156.n2589__net1 =  12.8809n       
+ xi156.n2589__sbuf_out =   1.8000        
+ xi156.n258__net1 =  12.9853n       
+ xi156.n258__net17 =   1.8000        
+ xi156.n258__sbuf_out =   1.8000        
+ xi156.n258__vddio1 =   1.8000        
+ xi156.n258__vss1 =   9.6139n       
+ xi156.n2590__net1 =  12.8814n       
+ xi156.n2591__net1 =  12.8814n       
+ xi156.n2591__sbuf_out =   1.8000        
+ xi156.n2592__net1 =  12.8823n       
+ xi156.n2593__net1 =  12.8735n       
+ xi156.n2593__sbuf_out =   1.8000        
+ xi156.n2594__net1 =  12.8740n       
+ xi156.n2595__net1 =  12.8749n       
+ xi156.n2595__sbuf_out =   1.8000        
+ xi156.n2596__net1 =  12.8740n       
+ xi156.n2597__net1 =  13.0528n       
+ xi156.n2597__sbuf_out =   1.8000        
+ xi156.n2598__net1 =  13.0533n       
+ xi156.n2599__net1 =  13.0541n       
+ xi156.n2599__sbuf_out =   1.8000        
+ xi156.n259__net1 =  12.9848n       
+ xi156.n259__net17 =   1.8000        
+ xi156.n259__sbuf_out =   1.8000        
+ xi156.n259__vddio1 =   1.8000        
+ xi156.n259__vss1 =   9.6006n       
+ xi156.n25__net1 =  12.7700n       
+ xi156.n25__net17 =   1.8000        
+ xi156.n25__net3 =   1.8000        
+ xi156.n25__net7 =   7.3519n       
+ xi156.n25__sbuf_out =   1.8000        
+ xi156.n25__vddio1 =   1.8000        
+ xi156.n25__vss1 =   2.9101n       
+ xi156.n2600__net1 =  13.0533n       
+ xi156.n2601__net1 =  13.0525n       
+ xi156.n2601__sbuf_out =   1.8000        
+ xi156.n2602__net1 =  13.0530n       
+ xi156.n2603__net1 =  13.0530n       
+ xi156.n2603__sbuf_out =   1.8000        
+ xi156.n2604__net1 =  13.0538n       
+ xi156.n2605__net1 =  13.0520n       
+ xi156.n2605__sbuf_out =   1.8000        
+ xi156.n2606__net1 =  13.0525n       
+ xi156.n2607__net1 =  13.0534n       
+ xi156.n2607__sbuf_out =   1.8000        
+ xi156.n2608__net1 =  13.0525n       
+ xi156.n2609__net1 =  13.0511n       
+ xi156.n2609__sbuf_out =   1.8000        
+ xi156.n260__net1 =  12.9862n       
+ xi156.n260__net17 =   1.8000        
+ xi156.n260__sbuf_out =   1.8000        
+ xi156.n260__vddio1 =   1.8000        
+ xi156.n260__vss1 =   9.6249n       
+ xi156.n2610__net1 =  13.0516n       
+ xi156.n2611__net1 =  13.0516n       
+ xi156.n2611__sbuf_out =   1.8000        
+ xi156.n2612__net1 =  13.0525n       
+ xi156.n2613__net1 =  13.0502n       
+ xi156.n2613__sbuf_out =   1.8000        
+ xi156.n2614__net1 =  13.0507n       
+ xi156.n2615__net1 =  13.0516n       
+ xi156.n2615__sbuf_out =   1.8000        
+ xi156.n2616__net1 =  13.0507n       
+ xi156.n2617__net1 =  13.0487n       
+ xi156.n2617__sbuf_out =   1.8000        
+ xi156.n2618__net1 =  13.0492n       
+ xi156.n2619__net1 =  13.0492n       
+ xi156.n2619__sbuf_out =   1.8000        
+ xi156.n261__net1 =  12.9799n       
+ xi156.n261__net17 =   1.8000        
+ xi156.n261__sbuf_out =   1.8000        
+ xi156.n261__vddio1 =   1.8000        
+ xi156.n261__vss1 =   9.6249n       
+ xi156.n2620__net1 =  13.0501n       
+ xi156.n2621__net1 =  13.0473n       
+ xi156.n2621__sbuf_out =   1.8000        
+ xi156.n2622__net1 =  13.0478n       
+ xi156.n2623__net1 =  13.0487n       
+ xi156.n2623__sbuf_out =   1.8000        
+ xi156.n2624__net1 =  13.0478n       
+ xi156.n2625__net1 =  13.0452n       
+ xi156.n2625__sbuf_out =   1.8000        
+ xi156.n2626__net1 =  13.0457n       
+ xi156.n2627__net1 =  13.0457n       
+ xi156.n2627__sbuf_out =   1.8000        
+ xi156.n2628__net1 =  13.0466n       
+ xi156.n2629__net1 =  13.0434n       
+ xi156.n2629__sbuf_out =   1.8000        
+ xi156.n262__net1 =  12.9790n       
+ xi156.n262__net17 =   1.8000        
+ xi156.n262__sbuf_out =   1.8000        
+ xi156.n262__vddio1 =   1.8000        
+ xi156.n262__vss1 =   9.6266n       
+ xi156.n2630__net1 =  13.0438n       
+ xi156.n2631__net1 =  13.0447n       
+ xi156.n2631__sbuf_out =   1.8000        
+ xi156.n2632__net1 =  13.0438n       
+ xi156.n2633__net1 =  13.0407n       
+ xi156.n2633__sbuf_out =   1.8000        
+ xi156.n2634__net1 =  13.0411n       
+ xi156.n2635__net1 =  13.0411n       
+ xi156.n2635__sbuf_out =   1.8000        
+ xi156.n2636__net1 =  13.0420n       
+ xi156.n2637__net1 =  13.0383n       
+ xi156.n2637__sbuf_out =   1.8000        
+ xi156.n2638__net1 =  13.0388n       
+ xi156.n2639__net1 =  13.0397n       
+ xi156.n2639__sbuf_out =   1.8000        
+ xi156.n263__net1 =  12.9785n       
+ xi156.n263__net17 =   1.8000        
+ xi156.n263__sbuf_out =   1.8000        
+ xi156.n263__vddio1 =   1.8000        
+ xi156.n263__vss1 =   9.6266n       
+ xi156.n2640__net1 =  13.0388n       
+ xi156.n2641__net1 =  12.9507n       
+ xi156.n2641__sbuf_out =   1.8000        
+ xi156.n2642__net1 =  12.8893n       
+ xi156.n2643__net1 =  12.5491n       
+ xi156.n2643__sbuf_out =   1.8000        
+ xi156.n2644__net1 =  12.7187n       
+ xi156.n2645__net1 =  12.7166n       
+ xi156.n2645__sbuf_out =   1.8000        
+ xi156.n2646__net1 =  12.5471n       
+ xi156.n2647__net1 =  12.7165n       
+ xi156.n2647__sbuf_out =   1.8000        
+ xi156.n2648__net1 =  12.9415n       
+ xi156.n2649__net1 =  12.8802n       
+ xi156.n2649__sbuf_out =   1.8000        
+ xi156.n264__net1 =  12.9790n       
+ xi156.n264__net17 =   1.8000        
+ xi156.n264__sbuf_out =   1.8000        
+ xi156.n264__vddio1 =   1.8000        
+ xi156.n264__vss1 =   9.6279n       
+ xi156.n2650__net1 =  12.9379n       
+ xi156.n2651__net1 =  12.8765n       
+ xi156.n2651__sbuf_out =   1.8000        
+ xi156.n2652__net1 =  12.4832n       
+ xi156.n2653__net1 =  12.6718n       
+ xi156.n2653__sbuf_out =   1.8000        
+ xi156.n2654__net1 =  12.4800n       
+ xi156.n2655__net1 =  12.6685n       
+ xi156.n2655__sbuf_out =   1.8000        
+ xi156.n2656__net1 =  12.9051n       
+ xi156.n2657__net1 =  12.8437n       
+ xi156.n2657__sbuf_out =   1.8000        
+ xi156.n2658__net1 =  12.9020n       
+ xi156.n2659__net1 =  12.8407n       
+ xi156.n2659__sbuf_out =   1.8000        
+ xi156.n265__net1 =  12.9468n       
+ xi156.n265__net17 =   1.8000        
+ xi156.n265__sbuf_out =   1.8000        
+ xi156.n265__vddio1 =   1.8000        
+ xi156.n265__vss1 =   9.6279n       
+ xi156.n2660__net1 =  12.4081n       
+ xi156.n2661__net1 =  12.6286n       
+ xi156.n2661__sbuf_out =   1.8000        
+ xi156.n2662__net1 =  12.4083n       
+ xi156.n2663__net1 =  12.6289n       
+ xi156.n2663__sbuf_out =   1.8000        
+ xi156.n2664__net1 =  12.9046n       
+ xi156.n2665__net1 =  12.8432n       
+ xi156.n2665__sbuf_out =   1.8000        
+ xi156.n2666__net1 =  12.9081n       
+ xi156.n2667__net1 =  12.8468n       
+ xi156.n2667__sbuf_out =   1.8000        
+ xi156.n2668__net1 =  12.4623n       
+ xi156.n2669__net1 =  12.6586n       
+ xi156.n2669__sbuf_out =   1.8000        
+ xi156.n266__net1 =  12.9472n       
+ xi156.n266__net17 =   1.8000        
+ xi156.n266__sbuf_out =   1.8000        
+ xi156.n266__vddio1 =   1.8000        
+ xi156.n266__vss1 =   9.6289n       
+ xi156.n2670__net1 =  12.4607n       
+ xi156.n2671__net1 =  12.6571n       
+ xi156.n2671__sbuf_out =   1.8000        
+ xi156.n2672__net1 =  12.9071n       
+ xi156.n2673__net1 =  12.8457n       
+ xi156.n2673__sbuf_out =   1.8000        
+ xi156.n2674__net1 =  12.9065n       
+ xi156.n2675__net1 =  12.8452n       
+ xi156.n2675__sbuf_out =   1.8000        
+ xi156.n2676__net1 =  12.4665n       
+ xi156.n2677__net1 =  12.6543n       
+ xi156.n2677__sbuf_out =   1.8000        
+ xi156.n2678__net1 =  12.4661n       
+ xi156.n2679__net1 =  12.6539n       
+ xi156.n2679__sbuf_out =   1.8000        
+ xi156.n267__net1 =  12.9481n       
+ xi156.n267__net17 =   1.8000        
+ xi156.n267__sbuf_out =   1.8000        
+ xi156.n267__vddio1 =   1.8000        
+ xi156.n267__vss1 =   9.6289n       
+ xi156.n2680__net1 =  12.9034n       
+ xi156.n2681__net1 =  12.8420n       
+ xi156.n2681__sbuf_out =   1.8000        
+ xi156.n2682__net1 =  12.9033n       
+ xi156.n2683__net1 =  12.8419n       
+ xi156.n2683__sbuf_out =   1.8000        
+ xi156.n2684__net1 =  12.4719n       
+ xi156.n2685__net1 =  12.6578n       
+ xi156.n2685__sbuf_out =   1.8000        
+ xi156.n2686__net1 =  12.9494n       
+ xi156.n2687__net1 =  12.8881n       
+ xi156.n2687__sbuf_out =   1.8000        
+ xi156.n2688__net1 =  12.5535n       
+ xi156.n2689__net1 =  12.7200n       
+ xi156.n2689__sbuf_out =   1.8000        
+ xi156.n268__net1 =  12.9472n       
+ xi156.n268__net17 =   1.8000        
+ xi156.n268__sbuf_out =   1.8000        
+ xi156.n268__vddio1 =   1.8000        
+ xi156.n268__vss1 =   9.6296n       
+ xi156.n2690__net1 =  12.7179n       
+ xi156.n2691__net1 =  12.5516n       
+ xi156.n2691__sbuf_out =   1.8000        
+ xi156.n2692__net1 =  12.7177n       
+ xi156.n2693__net1 =  12.9402n       
+ xi156.n2693__sbuf_out =   1.8000        
+ xi156.n2694__net1 =  12.8789n       
+ xi156.n2695__net1 =  12.9366n       
+ xi156.n2695__sbuf_out =   1.8000        
+ xi156.n2696__net1 =  12.8752n       
+ xi156.n2697__net1 =  12.4865n       
+ xi156.n2697__sbuf_out =   1.8000        
+ xi156.n2698__net1 =  12.6732n       
+ xi156.n2699__net1 =  12.4833n       
+ xi156.n2699__sbuf_out =   1.8000        
+ xi156.n269__net1 =  12.9398n       
+ xi156.n269__net17 =   1.8000        
+ xi156.n269__sbuf_out =   1.8000        
+ xi156.n269__vddio1 =   1.8000        
+ xi156.n269__vss1 =   9.6296n       
+ xi156.n26__net1 =  12.7691n       
+ xi156.n26__net17 =   1.8000        
+ xi156.n26__net3 =   1.8000        
+ xi156.n26__net7 =   7.3510n       
+ xi156.n26__sbuf_out =   1.8000        
+ xi156.n26__vddio1 =   1.8000        
+ xi156.n26__vss1 =   2.9107n       
+ xi156.n2700__net1 =  12.6699n       
+ xi156.n2701__net1 =  12.9038n       
+ xi156.n2701__sbuf_out =   1.8000        
+ xi156.n2702__net1 =  12.8424n       
+ xi156.n2703__net1 =  12.9007n       
+ xi156.n2703__sbuf_out =   1.8000        
+ xi156.n2704__net1 =  12.8394n       
+ xi156.n2705__net1 =  12.4112n       
+ xi156.n2705__sbuf_out =   1.8000        
+ xi156.n2706__net1 =  12.6302n       
+ xi156.n2707__net1 =  12.4114n       
+ xi156.n2707__sbuf_out =   1.8000        
+ xi156.n2708__net1 =  12.6304n       
+ xi156.n2709__net1 =  12.9033n       
+ xi156.n2709__sbuf_out =   1.8000        
+ xi156.n270__net1 =  12.9403n       
+ xi156.n270__net17 =   1.8000        
+ xi156.n270__sbuf_out =   1.8000        
+ xi156.n270__vddio1 =   1.8000        
+ xi156.n270__vss1 =   9.6300n       
+ xi156.n2710__net1 =  12.8420n       
+ xi156.n2711__net1 =  12.9068n       
+ xi156.n2711__sbuf_out =   1.8000        
+ xi156.n2712__net1 =  12.8455n       
+ xi156.n2713__net1 =  12.4657n       
+ xi156.n2713__sbuf_out =   1.8000        
+ xi156.n2714__net1 =  12.6600n       
+ xi156.n2715__net1 =  12.4642n       
+ xi156.n2715__sbuf_out =   1.8000        
+ xi156.n2716__net1 =  12.6585n       
+ xi156.n2717__net1 =  12.9058n       
+ xi156.n2717__sbuf_out =   1.8000        
+ xi156.n2718__net1 =  12.8444n       
+ xi156.n2719__net1 =  12.9052n       
+ xi156.n2719__sbuf_out =   1.8000        
+ xi156.n271__net1 =  12.9403n       
+ xi156.n271__net17 =   1.8000        
+ xi156.n271__sbuf_out =   1.8000        
+ xi156.n271__vss1 =   9.6300n       
+ xi156.n2720__net1 =  12.8439n       
+ xi156.n2721__net1 =  12.4698n       
+ xi156.n2721__sbuf_out =   1.8000        
+ xi156.n2722__net1 =  12.6556n       
+ xi156.n2723__net1 =  12.4695n       
+ xi156.n2723__sbuf_out =   1.8000        
+ xi156.n2724__net1 =  12.6553n       
+ xi156.n2725__net1 =  12.9021n       
+ xi156.n2725__sbuf_out =   1.8000        
+ xi156.n2726__net1 =  12.8407n       
+ xi156.n2727__net1 =  12.9020n       
+ xi156.n2727__sbuf_out =   1.8000        
+ xi156.n2728__net1 =  12.8406n       
+ xi156.n2729__net1 =  12.4749n       
+ xi156.n2729__sbuf_out =   1.8000        
+ xi156.n272__net1 =  12.9412n       
+ xi156.n272__net17 =   1.8000        
+ xi156.n272__sbuf_out =   1.8000        
+ xi156.n272__vddio1 =   1.8000        
+ xi156.n272__vss1 =   9.6303n       
+ xi156.n2730__net1 =  12.6591n       
+ xi156.n2731__net1 =  12.9468n       
+ xi156.n2731__sbuf_out =   1.8000        
+ xi156.n2732__net1 =  12.8855n       
+ xi156.n2733__net1 =  12.5575n       
+ xi156.n2733__sbuf_out =   1.8000        
+ xi156.n2734__net1 =  12.7224n       
+ xi156.n2735__net1 =  12.7203n       
+ xi156.n2735__sbuf_out =   1.8000        
+ xi156.n2736__net1 =  12.5556n       
+ xi156.n2737__net1 =  12.7201n       
+ xi156.n2737__sbuf_out =   1.8000        
+ xi156.n2738__net1 =  12.9377n       
+ xi156.n2739__net1 =  12.8763n       
+ xi156.n2739__sbuf_out =   1.8000        
+ xi156.n273__net1 =  12.9343n       
+ xi156.n273__net17 =   1.8000        
+ xi156.n273__sbuf_out =   1.8000        
+ xi156.n273__vss1 =   9.6303n       
+ xi156.n2740__net1 =  12.9340n       
+ xi156.n2741__net1 =  12.8727n       
+ xi156.n2741__sbuf_out =   1.8000        
+ xi156.n2742__net1 =  12.4896n       
+ xi156.n2743__net1 =  12.6758n       
+ xi156.n2743__sbuf_out =   1.8000        
+ xi156.n2744__net1 =  12.4863n       
+ xi156.n2745__net1 =  12.6725n       
+ xi156.n2745__sbuf_out =   1.8000        
+ xi156.n2746__net1 =  12.9012n       
+ xi156.n2747__net1 =  12.8399n       
+ xi156.n2747__sbuf_out =   1.8000        
+ xi156.n2748__net1 =  12.8982n       
+ xi156.n2749__net1 =  12.8368n       
+ xi156.n2749__sbuf_out =   1.8000        
+ xi156.n274__net1 =  12.9348n       
+ xi156.n274__net17 =   1.8000        
+ xi156.n274__sbuf_out =   1.8000        
+ xi156.n274__vddio1 =   1.8000        
+ xi156.n274__vss1 =   9.3854n       
+ xi156.n2750__net1 =  12.4147n       
+ xi156.n2751__net1 =  12.6333n       
+ xi156.n2751__sbuf_out =   1.8000        
+ xi156.n2752__net1 =  12.4149n       
+ xi156.n2753__net1 =  12.6335n       
+ xi156.n2753__sbuf_out =   1.8000        
+ xi156.n2754__net1 =  12.9008n       
+ xi156.n2755__net1 =  12.8394n       
+ xi156.n2755__sbuf_out =   1.8000        
+ xi156.n2756__net1 =  12.9043n       
+ xi156.n2757__net1 =  12.8429n       
+ xi156.n2757__sbuf_out =   1.8000        
+ xi156.n2758__net1 =  12.4689n       
+ xi156.n2759__net1 =  12.6628n       
+ xi156.n2759__sbuf_out =   1.8000        
+ xi156.n275__net1 =  12.9357n       
+ xi156.n275__net17 =   1.8000        
+ xi156.n275__sbuf_out =   1.8000        
+ xi156.n275__vddio1 =   1.8000        
+ xi156.n275__vss1 =   9.3765n       
+ xi156.n2760__net1 =  12.4674n       
+ xi156.n2761__net1 =  12.6612n       
+ xi156.n2761__sbuf_out =   1.8000        
+ xi156.n2762__net1 =  12.9033n       
+ xi156.n2763__net1 =  12.8419n       
+ xi156.n2763__sbuf_out =   1.8000        
+ xi156.n2764__net1 =  12.9027n       
+ xi156.n2765__net1 =  12.8413n       
+ xi156.n2765__sbuf_out =   1.8000        
+ xi156.n2766__net1 =  12.4728n       
+ xi156.n2767__net1 =  12.6583n       
+ xi156.n2767__sbuf_out =   1.8000        
+ xi156.n2768__net1 =  12.4725n       
+ xi156.n2769__net1 =  12.6579n       
+ xi156.n2769__sbuf_out =   1.8000        
+ xi156.n276__net1 =  12.9348n       
+ xi156.n276__net17 =   1.8000        
+ xi156.n276__sbuf_out =   1.8000        
+ xi156.n276__vddio1 =   1.8000        
+ xi156.n276__vss1 =   9.3815n       
+ xi156.n2770__net1 =  12.8995n       
+ xi156.n2771__net1 =  12.8382n       
+ xi156.n2771__sbuf_out =   1.8000        
+ xi156.n2772__net1 =  12.8994n       
+ xi156.n2773__net1 =  12.8381n       
+ xi156.n2773__sbuf_out =   1.8000        
+ xi156.n2774__net1 =  12.4776n       
+ xi156.n2775__net1 =  12.6617n       
+ xi156.n2775__sbuf_out =   1.8000        
+ xi156.n2776__net1 =  12.9430n       
+ xi156.n2777__net1 =  12.8817n       
+ xi156.n2777__sbuf_out =   1.8000        
+ xi156.n2778__net1 =  12.5625n       
+ xi156.n2779__net1 =  12.7260n       
+ xi156.n2779__sbuf_out =   1.8000        
+ xi156.n277__net1 =  12.9268n       
+ xi156.n277__net17 =   1.8000        
+ xi156.n277__sbuf_out =   1.8000        
+ xi156.n277__vddio1 =   1.8000        
+ xi156.n277__vss1 =   9.3771n       
+ xi156.n2780__net1 =  12.7238n       
+ xi156.n2781__net1 =  12.5605n       
+ xi156.n2781__sbuf_out =   1.8000        
+ xi156.n2782__net1 =  12.7237n       
+ xi156.n2783__net1 =  12.9338n       
+ xi156.n2783__sbuf_out =   1.8000        
+ xi156.n2784__net1 =  12.8725n       
+ xi156.n2785__net1 =  12.9302n       
+ xi156.n2785__sbuf_out =   1.8000        
+ xi156.n2786__net1 =  12.8688n       
+ xi156.n2787__net1 =  12.4937n       
+ xi156.n2787__sbuf_out =   1.8000        
+ xi156.n2788__net1 =  12.6797n       
+ xi156.n2789__net1 =  12.4905n       
+ xi156.n2789__sbuf_out =   1.8000        
+ xi156.n278__net1 =  12.9273n       
+ xi156.n278__net17 =   1.8000        
+ xi156.n278__sbuf_out =   1.8000        
+ xi156.n278__vddio1 =   1.8000        
+ xi156.n278__vss1 =   9.3785n       
+ xi156.n2790__net1 =  12.6764n       
+ xi156.n2791__net1 =  12.8974n       
+ xi156.n2791__sbuf_out =   1.8000        
+ xi156.n2792__net1 =  12.8360n       
+ xi156.n2793__net1 =  12.8943n       
+ xi156.n2793__sbuf_out =   1.8000        
+ xi156.n2794__net1 =  12.8330n       
+ xi156.n2795__net1 =  12.4196n       
+ xi156.n2795__sbuf_out =   1.8000        
+ xi156.n2796__net1 =  12.6379n       
+ xi156.n2797__net1 =  12.4198n       
+ xi156.n2797__sbuf_out =   1.8000        
+ xi156.n2798__net1 =  12.6381n       
+ xi156.n2799__net1 =  12.8969n       
+ xi156.n2799__sbuf_out =   1.8000        
+ xi156.n279__net1 =  12.9273n       
+ xi156.n279__net17 =   1.8000        
+ xi156.n279__sbuf_out =   1.8000        
+ xi156.n279__vddio1 =   1.8000        
+ xi156.n279__vss1 =   9.3802n       
+ xi156.n27__net1 =  12.7686n       
+ xi156.n27__net17 =   1.8000        
+ xi156.n27__net3 =   1.8000        
+ xi156.n27__net7 =   7.3474n       
+ xi156.n27__sbuf_out =   1.8000        
+ xi156.n27__vddio1 =   1.8000        
+ xi156.n27__vss1 =   2.9107n       
+ xi156.n2800__net1 =  12.8355n       
+ xi156.n2801__net1 =  12.9004n       
+ xi156.n2801__sbuf_out =   1.8000        
+ xi156.n2802__net1 =  12.8391n       
+ xi156.n2803__net1 =  12.4732n       
+ xi156.n2803__sbuf_out =   1.8000        
+ xi156.n2804__net1 =  12.6669n       
+ xi156.n2805__net1 =  12.4717n       
+ xi156.n2805__sbuf_out =   1.8000        
+ xi156.n2806__net1 =  12.6653n       
+ xi156.n2807__net1 =  12.8994n       
+ xi156.n2807__sbuf_out =   1.8000        
+ xi156.n2808__net1 =  12.8380n       
+ xi156.n2809__net1 =  12.8988n       
+ xi156.n2809__sbuf_out =   1.8000        
+ xi156.n280__net1 =  12.9282n       
+ xi156.n280__net17 =   1.8000        
+ xi156.n280__sbuf_out =   1.8000        
+ xi156.n280__vddio1 =   1.8000        
+ xi156.n280__vss1 =   9.3812n       
+ xi156.n2810__net1 =  12.8375n       
+ xi156.n2811__net1 =  12.4770n       
+ xi156.n2811__sbuf_out =   1.8000        
+ xi156.n2812__net1 =  12.6622n       
+ xi156.n2813__net1 =  12.4766n       
+ xi156.n2813__sbuf_out =   1.8000        
+ xi156.n2814__net1 =  12.6618n       
+ xi156.n2815__net1 =  12.8957n       
+ xi156.n2815__sbuf_out =   1.8000        
+ xi156.n2816__net1 =  12.8343n       
+ xi156.n2817__net1 =  12.8956n       
+ xi156.n2817__sbuf_out =   1.8000        
+ xi156.n2818__net1 =  12.8342n       
+ xi156.n2819__net1 =  12.4816n       
+ xi156.n2819__sbuf_out =   1.8000        
+ xi156.n281__net1 =  12.9208n       
+ xi156.n281__net17 =   1.8000        
+ xi156.n281__sbuf_out =   1.8000        
+ xi156.n281__vddio1 =   1.8000        
+ xi156.n281__vss1 =   9.3815n       
+ xi156.n2820__net1 =  12.6656n       
+ xi156.n2821__net1 =  12.9379n       
+ xi156.n2821__sbuf_out =   1.8000        
+ xi156.n2822__net1 =  12.8765n       
+ xi156.n2823__net1 =  12.5685n       
+ xi156.n2823__sbuf_out =   1.8000        
+ xi156.n2824__net1 =  12.7306n       
+ xi156.n2825__net1 =  12.7285n       
+ xi156.n2825__sbuf_out =   1.8000        
+ xi156.n2826__net1 =  12.5665n       
+ xi156.n2827__net1 =  12.7283n       
+ xi156.n2827__sbuf_out =   1.8000        
+ xi156.n2828__net1 =  12.9287n       
+ xi156.n2829__net1 =  12.8673n       
+ xi156.n2829__sbuf_out =   1.8000        
+ xi156.n282__net1 =  12.9212n       
+ xi156.n282__net17 =   1.8000        
+ xi156.n282__sbuf_out =   1.8000        
+ xi156.n282__vddio1 =   1.8000        
+ xi156.n282__vss1 =   9.3826n       
+ xi156.n2830__net1 =  12.9251n       
+ xi156.n2831__net1 =  12.8637n       
+ xi156.n2831__sbuf_out =   1.8000        
+ xi156.n2832__net1 =  12.4991n       
+ xi156.n2833__net1 =  12.6849n       
+ xi156.n2833__sbuf_out =   1.8000        
+ xi156.n2834__net1 =  12.4958n       
+ xi156.n2835__net1 =  12.6816n       
+ xi156.n2835__sbuf_out =   1.8000        
+ xi156.n2836__net1 =  12.8923n       
+ xi156.n2837__net1 =  12.8309n       
+ xi156.n2837__sbuf_out =   1.8000        
+ xi156.n2838__net1 =  12.8892n       
+ xi156.n2839__net1 =  12.8279n       
+ xi156.n2839__sbuf_out =   1.8000        
+ xi156.n283__net1 =  12.9221n       
+ xi156.n283__net17 =   1.8000        
+ xi156.n283__sbuf_out =   1.8000        
+ xi156.n283__vddio1 =   1.8000        
+ xi156.n283__vss1 =   9.3833n       
+ xi156.n2840__net1 =  12.4259n       
+ xi156.n2841__net1 =  12.6440n       
+ xi156.n2841__sbuf_out =   1.8000        
+ xi156.n2842__net1 =  12.4261n       
+ xi156.n2843__net1 =  12.6443n       
+ xi156.n2843__sbuf_out =   1.8000        
+ xi156.n2844__net1 =  12.8918n       
+ xi156.n2845__net1 =  12.8304n       
+ xi156.n2845__sbuf_out =   1.8000        
+ xi156.n2846__net1 =  12.8953n       
+ xi156.n2847__net1 =  12.8339n       
+ xi156.n2847__sbuf_out =   1.8000        
+ xi156.n2848__net1 =  12.4788n       
+ xi156.n2849__net1 =  12.6723n       
+ xi156.n2849__sbuf_out =   1.8000        
+ xi156.n284__net1 =  12.9212n       
+ xi156.n284__net17 =   1.8000        
+ xi156.n284__sbuf_out =   1.8000        
+ xi156.n284__vddio1 =   1.8000        
+ xi156.n284__vss1 =   9.3837n       
+ xi156.n2850__net1 =  12.4772n       
+ xi156.n2851__net1 =  12.6708n       
+ xi156.n2851__sbuf_out =   1.8000        
+ xi156.n2852__net1 =  12.8943n       
+ xi156.n2853__net1 =  12.8329n       
+ xi156.n2853__sbuf_out =   1.8000        
+ xi156.n2854__net1 =  12.8937n       
+ xi156.n2855__net1 =  12.8324n       
+ xi156.n2855__sbuf_out =   1.8000        
+ xi156.n2856__net1 =  12.4823n       
+ xi156.n2857__net1 =  12.6674n       
+ xi156.n2857__sbuf_out =   1.8000        
+ xi156.n2858__net1 =  12.4819n       
+ xi156.n2859__net1 =  12.6670n       
+ xi156.n2859__sbuf_out =   1.8000        
+ xi156.n285__net1 =  12.9126n       
+ xi156.n285__net17 =   1.8000        
+ xi156.n285__sbuf_out =   1.8000        
+ xi156.n285__vddio1 =   1.8000        
+ xi156.n285__vss1 =   9.3837n       
+ xi156.n2860__net1 =  12.8906n       
+ xi156.n2861__net1 =  12.8292n       
+ xi156.n2861__sbuf_out =   1.8000        
+ xi156.n2862__net1 =  12.8905n       
+ xi156.n2863__net1 =  12.8291n       
+ xi156.n2863__sbuf_out =   1.8000        
+ xi156.n2864__net1 =  12.4867n       
+ xi156.n2865__net1 =  12.6708n       
+ xi156.n2865__sbuf_out =   1.8000        
+ xi156.n2866__net1 =  12.9315n       
+ xi156.n2867__net1 =  12.8701n       
+ xi156.n2867__sbuf_out =   1.8000        
+ xi156.n2868__net1 =  12.5756n       
+ xi156.n2869__net1 =  12.7364n       
+ xi156.n2869__sbuf_out =   1.8000        
+ xi156.n286__net1 =  12.9131n       
+ xi156.n286__net17 =   1.8000        
+ xi156.n286__sbuf_out =   1.8000        
+ xi156.n286__vddio1 =   1.8000        
+ xi156.n286__vss1 =   9.3840n       
+ xi156.n2870__net1 =  12.7343n       
+ xi156.n2871__net1 =  12.5736n       
+ xi156.n2871__sbuf_out =   1.8000        
+ xi156.n2872__net1 =  12.7341n       
+ xi156.n2873__net1 =  12.9223n       
+ xi156.n2873__sbuf_out =   1.8000        
+ xi156.n2874__net1 =  12.8609n       
+ xi156.n2875__net1 =  12.9187n       
+ xi156.n2875__sbuf_out =   1.8000        
+ xi156.n2876__net1 =  12.8573n       
+ xi156.n2877__net1 =  12.5056n       
+ xi156.n2877__sbuf_out =   1.8000        
+ xi156.n2878__net1 =  12.6914n       
+ xi156.n2879__net1 =  12.5024n       
+ xi156.n2879__sbuf_out =   1.8000        
+ xi156.n287__net1 =  12.9131n       
+ xi156.n287__net17 =   1.8000        
+ xi156.n287__sbuf_out =   1.8000        
+ xi156.n287__vddio1 =   1.8000        
+ xi156.n2880__net1 =  12.6881n       
+ xi156.n2881__net1 =  12.8859n       
+ xi156.n2881__sbuf_out =   1.8000        
+ xi156.n2882__net1 =  12.8245n       
+ xi156.n2883__net1 =  12.8828n       
+ xi156.n2883__sbuf_out =   1.8000        
+ xi156.n2884__net1 =  12.8215n       
+ xi156.n2885__net1 =  12.4335n       
+ xi156.n2885__sbuf_out =   1.8000        
+ xi156.n2886__net1 =  12.6517n       
+ xi156.n2887__net1 =  12.4337n       
+ xi156.n2887__sbuf_out =   1.8000        
+ xi156.n2888__net1 =  12.6519n       
+ xi156.n2889__net1 =  12.8854n       
+ xi156.n2889__sbuf_out =   1.8000        
+ xi156.n288__net1 =  12.9140n       
+ xi156.n288__net17 =   1.8000        
+ xi156.n288__sbuf_out =   1.8000        
+ xi156.n288__vddio1 =   1.8000        
+ xi156.n288__vss1 =   9.3854n       
+ xi156.n2890__net1 =  12.8240n       
+ xi156.n2891__net1 =  12.8889n       
+ xi156.n2891__sbuf_out =   1.8000        
+ xi156.n2892__net1 =  12.8275n       
+ xi156.n2893__net1 =  12.4856n       
+ xi156.n2893__sbuf_out =   1.8000        
+ xi156.n2894__net1 =  12.6791n       
+ xi156.n2895__net1 =  12.4840n       
+ xi156.n2895__sbuf_out =   1.8000        
+ xi156.n2896__net1 =  12.6775n       
+ xi156.n2897__net1 =  12.8879n       
+ xi156.n2897__sbuf_out =   1.8000        
+ xi156.n2898__net1 =  12.8265n       
+ xi156.n2899__net1 =  12.8873n       
+ xi156.n2899__sbuf_out =   1.8000        
+ xi156.n289__net1 =  12.9062n       
+ xi156.n289__net17 =   1.8000        
+ xi156.n289__sbuf_out =   1.8000        
+ xi156.n289__vddio1 =   1.8000        
+ xi156.n289__vss1 =   9.3722n       
+ xi156.n28__net1 =  12.7691n       
+ xi156.n28__net17 =   1.8000        
+ xi156.n28__net3 =   1.8000        
+ xi156.n28__net7 =   7.3466n       
+ xi156.n28__sbuf_out =   1.8000        
+ xi156.n28__vddio1 =   1.8000        
+ xi156.n28__vss1 =   2.9104n       
+ xi156.n2900__net1 =  12.8259n       
+ xi156.n2901__net1 =  12.4888n       
+ xi156.n2901__sbuf_out =   1.8000        
+ xi156.n2902__net1 =  12.6739n       
+ xi156.n2903__net1 =  12.4884n       
+ xi156.n2903__sbuf_out =   1.8000        
+ xi156.n2904__net1 =  12.6735n       
+ xi156.n2905__net1 =  12.8842n       
+ xi156.n2905__sbuf_out =   1.8000        
+ xi156.n2906__net1 =  12.8228n       
+ xi156.n2907__net1 =  12.8840n       
+ xi156.n2907__sbuf_out =   1.8000        
+ xi156.n2908__net1 =  12.8227n       
+ xi156.n2909__net1 =  12.4930n       
+ xi156.n2909__sbuf_out =   1.8000        
+ xi156.n290__net1 =  12.9066n       
+ xi156.n290__net17 =   1.8000        
+ xi156.n290__sbuf_out =   1.8000        
+ xi156.n290__vddio1 =   1.8000        
+ xi156.n290__vss1 =   9.3965n       
+ xi156.n2910__net1 =  12.6772n       
+ xi156.n2911__net1 =  12.9238n       
+ xi156.n2911__sbuf_out =   1.8000        
+ xi156.n2912__net1 =  12.8624n       
+ xi156.n2913__net1 =  12.5837n       
+ xi156.n2913__sbuf_out =   1.8000        
+ xi156.n2914__net1 =  12.7434n       
+ xi156.n2915__net1 =  12.7412n       
+ xi156.n2915__sbuf_out =   1.8000        
+ xi156.n2916__net1 =  12.5818n       
+ xi156.n2917__net1 =  12.7411n       
+ xi156.n2917__sbuf_out =   1.8000        
+ xi156.n2918__net1 =  12.9146n       
+ xi156.n2919__net1 =  12.8533n       
+ xi156.n2919__sbuf_out =   1.8000        
+ xi156.n291__net1 =  12.9075n       
+ xi156.n291__net17 =   1.8000        
+ xi156.n291__sbuf_out =   1.8000        
+ xi156.n291__vddio1 =   1.8000        
+ xi156.n291__vss1 =   9.3965n       
+ xi156.n2920__net1 =  12.9110n       
+ xi156.n2921__net1 =  12.8496n       
+ xi156.n2921__sbuf_out =   1.8000        
+ xi156.n2922__net1 =  12.5133n       
+ xi156.n2923__net1 =  12.6993n       
+ xi156.n2923__sbuf_out =   1.8000        
+ xi156.n2924__net1 =  12.5101n       
+ xi156.n2925__net1 =  12.6959n       
+ xi156.n2925__sbuf_out =   1.8000        
+ xi156.n2926__net1 =  12.8782n       
+ xi156.n2927__net1 =  12.8168n       
+ xi156.n2927__sbuf_out =   1.8000        
+ xi156.n2928__net1 =  12.8751n       
+ xi156.n2929__net1 =  12.8138n       
+ xi156.n2929__sbuf_out =   1.8000        
+ xi156.n292__net1 =  12.9066n       
+ xi156.n292__net17 =   1.8000        
+ xi156.n292__sbuf_out =   1.8000        
+ xi156.n292__vddio1 =   1.8000        
+ xi156.n292__vss1 =   9.3982n       
+ xi156.n2930__net1 =  12.4426n       
+ xi156.n2931__net1 =  12.6608n       
+ xi156.n2931__sbuf_out =   1.8000        
+ xi156.n2932__net1 =  12.4428n       
+ xi156.n2933__net1 =  12.6611n       
+ xi156.n2933__sbuf_out =   1.8000        
+ xi156.n2934__net1 =  12.8777n       
+ xi156.n2935__net1 =  12.8163n       
+ xi156.n2935__sbuf_out =   1.8000        
+ xi156.n2936__net1 =  12.8812n       
+ xi156.n2937__net1 =  12.8198n       
+ xi156.n2937__sbuf_out =   1.8000        
+ xi156.n2938__net1 =  12.4936n       
+ xi156.n2939__net1 =  12.6872n       
+ xi156.n2939__sbuf_out =   1.8000        
+ xi156.n293__net1 =  12.8974n       
+ xi156.n293__net17 =   1.8000        
+ xi156.n293__sbuf_out =   1.8000        
+ xi156.n293__vddio1 =   1.8000        
+ xi156.n293__vss1 =   9.3982n       
+ xi156.n2940__net1 =  12.4921n       
+ xi156.n2941__net1 =  12.6857n       
+ xi156.n2941__sbuf_out =   1.8000        
+ xi156.n2942__net1 =  12.8802n       
+ xi156.n2943__net1 =  12.8188n       
+ xi156.n2943__sbuf_out =   1.8000        
+ xi156.n2944__net1 =  12.8796n       
+ xi156.n2945__net1 =  12.8183n       
+ xi156.n2946__net1 =  12.4964n       
+ xi156.n2947__net1 =  12.6816n       
+ xi156.n2948__net1 =  12.4961n       
+ xi156.n2949__net1 =  12.6813n       
+ xi156.n294__net1 =  12.8979n       
+ xi156.n294__net17 =   1.8000        
+ xi156.n294__sbuf_out =   1.8000        
+ xi156.n294__vddio1 =   1.8000        
+ xi156.n294__vss1 =   9.3995n       
+ xi156.n2950__net1 =  12.8765n       
+ xi156.n2951__net1 =  12.8151n       
+ xi156.n2952__net1 =  12.8764n       
+ xi156.n2953__net1 =  12.8150n       
+ xi156.n2954__net1 =  12.5006n       
+ xi156.n2955__net1 =  12.6849n       
+ xi156.n2956__net1 =  12.8452n       
+ xi156.n2957__net1 =  12.8145n       
+ xi156.n2958__net1 =  12.7088n       
+ xi156.n2959__net1 =  12.7901n       
+ xi156.n295__net1 =  12.8979n       
+ xi156.n295__net17 =   1.8000        
+ xi156.n295__sbuf_out =   1.8000        
+ xi156.n295__vddio1 =   1.8000        
+ xi156.n295__vss1 =   9.3995n       
+ xi156.n2960__net1 =  12.7880n       
+ xi156.n2961__net1 =  12.7819n       
+ xi156.n2962__net1 =  12.7007n       
+ xi156.n2963__net1 =  12.7819n       
+ xi156.n2964__net1 =  12.8353n       
+ xi156.n2965__net1 =  12.8050n       
+ xi156.n2966__net1 =  12.8093n       
+ xi156.n2967__net1 =  12.7978n       
+ xi156.n2968__net1 =  12.8214n       
+ xi156.n2969__net1 =  12.7911n       
+ xi156.n296__net1 =  12.8988n       
+ xi156.n296__net17 =   1.8000        
+ xi156.n296__sbuf_out =   1.8000        
+ xi156.n296__vddio1 =   1.8000        
+ xi156.n296__vss1 =   9.4005n       
+ xi156.n2970__net1 =  12.6590n       
+ xi156.n2971__net1 =  12.7541n       
+ xi156.n2972__net1 =  12.7516n       
+ xi156.n2973__net1 =  12.7410n       
+ xi156.n2974__net1 =  12.6478n       
+ xi156.n2975__net1 =  12.7427n       
+ xi156.n2976__net1 =  12.7980n       
+ xi156.n2977__net1 =  12.7677n       
+ xi156.n2978__net1 =  12.7722n       
+ xi156.n2979__net1 =  12.7626n       
+ xi156.n297__net1 =  12.8905n       
+ xi156.n297__net17 =   1.8000        
+ xi156.n297__sbuf_out =   1.8000        
+ xi156.n297__vddio1 =   1.8000        
+ xi156.n297__vss1 =   9.4005n       
+ xi156.n2980__net1 =  12.7863n       
+ xi156.n2981__net1 =  12.7561n       
+ xi156.n2982__net1 =  12.6086n       
+ xi156.n2983__net1 =  12.7201n       
+ xi156.n2984__net1 =  12.7177n       
+ xi156.n2985__net1 =  12.7184n       
+ xi156.n2986__net1 =  12.6095n       
+ xi156.n2987__net1 =  12.7210n       
+ xi156.n2988__net1 =  12.7881n       
+ xi156.n2989__net1 =  12.7578n       
+ xi156.n298__net1 =  12.8910n       
+ xi156.n298__net17 =   1.8000        
+ xi156.n298__sbuf_out =   1.8000        
+ xi156.n298__vddio1 =   1.8000        
+ xi156.n298__vss1 =   9.4013n       
+ xi156.n2990__net1 =  12.7646n       
+ xi156.n2991__net1 =  12.7346n       
+ xi156.n2992__net1 =  12.6378n       
+ xi156.n2993__net1 =  12.7367n       
+ xi156.n2994__net1 =  12.7965n       
+ xi156.n2995__net1 =  12.7662n       
+ xi156.n2996__net1 =  12.7715n       
+ xi156.n2997__net1 =  12.7697n       
+ xi156.n2998__net1 =  12.7944n       
+ xi156.n2999__net1 =  12.7641n       
+ xi156.n299__net1 =  12.8919n       
+ xi156.n299__net17 =   1.8000        
+ xi156.n299__sbuf_out =   1.8000        
+ xi156.n299__vddio1 =   1.8000        
+ xi156.n299__vss1 =   9.4013n       
+ xi156.n29__net1 =  12.7700n       
+ xi156.n29__net17 =   1.8000        
+ xi156.n29__net3 =   1.8000        
+ xi156.n29__net7 =   7.3424n       
+ xi156.n29__sbuf_out =   1.8000        
+ xi156.n29__vddio1 =   1.8000        
+ xi156.n29__vss1 =   2.9100n       
+ xi156.n2__net1 =  12.8274n       
+ xi156.n2__net17 =   1.8000        
+ xi156.n2__net3 =   1.8000        
+ xi156.n2__net7 =   7.3642n       
+ xi156.n2__sbuf_in =  22.4574n       
+ xi156.n2__sbuf_out =   1.8000        
+ xi156.n2__vddio1 =   1.8000        
+ xi156.n2__vss1 =   1.4749n       
+ xi156.n3000__net1 =  12.6380n       
+ xi156.n3001__net1 =  12.7326n       
+ xi156.n3002__net1 =  12.7305n       
+ xi156.n3003__net1 =  12.7294n       
+ xi156.n3004__net1 =  12.6369n       
+ xi156.n3005__net1 =  12.7315n       
+ xi156.n3006__net1 =  12.7921n       
+ xi156.n3007__net1 =  12.7618n       
+ xi156.n3008__net1 =  12.7673n       
+ xi156.n3009__net1 =  12.6388n       
+ xi156.n300__net1 =  12.8910n       
+ xi156.n300__net17 =   1.8000        
+ xi156.n300__sbuf_out =   1.8000        
+ xi156.n300__vddio1 =   1.8000        
+ xi156.n300__vss1 =   9.4017n       
+ xi156.n3010__net1 =  12.7331n       
+ xi156.n3011__net1 =  12.7918n       
+ xi156.n3012__net1 =  12.7615n       
+ xi156.n3013__net1 =  12.7670n       
+ xi156.n301__net1 =  12.8812n       
+ xi156.n301__net17 =   1.8000        
+ xi156.n301__sbuf_out =   1.8000        
+ xi156.n301__vss1 =   9.4017n       
+ xi156.n3029__net1 =  12.8269n       
+ xi156.n302__net1 =  12.8816n       
+ xi156.n302__net17 =   1.8000        
+ xi156.n302__sbuf_out =   1.8000        
+ xi156.n302__vddio1 =   1.8000        
+ xi156.n302__vss1 =   9.4019n       
+ xi156.n3030__net1 =  12.8190n       
+ xi156.n3031__net1 =  12.8085n       
+ xi156.n3032__net1 =  12.8001n       
+ xi156.n3033__net1 =  12.7890n       
+ xi156.n3034__net1 =  12.7802n       
+ xi156.n3035__net1 =  12.7685n       
+ xi156.n3036__net1 =  12.7573n       
+ xi156.n3037__net1 =  12.6430n       
+ xi156.n3038__net1 =  12.7420n       
+ xi156.n303__net1 =  12.8816n       
+ xi156.n303__net17 =   1.8000        
+ xi156.n303__sbuf_out =   1.8000        
+ xi156.n303__vss1 =   9.4019n       
+ xi156.n3044__net1 =  12.7695n       
+ xi156.n3045__net1 =  12.7704n       
+ xi156.n3046__net1 =  12.7708n       
+ xi156.n3049__net1 =  12.8018n       
+ xi156.n304__net1 =  12.8825n       
+ xi156.n304__net17 =   1.8000        
+ xi156.n304__sbuf_out =   1.8000        
+ xi156.n304__vddio1 =   1.8000        
+ xi156.n304__vss1 =   9.1388n       
+ xi156.n3050__net1 =  12.7715n       
+ xi156.n3051__net1 =  12.7757n       
+ xi156.n3052__net1 =  12.7396n       
+ xi156.n305__net1 =  12.8737n       
+ xi156.n305__net17 =   1.8000        
+ xi156.n305__sbuf_out =   1.8000        
+ xi156.n305__vddio1 =   1.8000        
+ xi156.n305__vss1 =   9.1298n       
+ xi156.n306__net1 =  12.8742n       
+ xi156.n306__net17 =   1.8000        
+ xi156.n306__sbuf_out =   1.8000        
+ xi156.n306__vddio1 =   1.8000        
+ xi156.n306__vss1 =   9.1348n       
+ xi156.n307__net1 =  12.8751n       
+ xi156.n307__net17 =   1.8000        
+ xi156.n307__sbuf_out =   1.8000        
+ xi156.n307__vddio1 =   1.8000        
+ xi156.n307__vss1 =   9.1304n       
+ xi156.n308__net1 =  12.8742n       
+ xi156.n308__net17 =   1.8000        
+ xi156.n308__sbuf_out =   1.8000        
+ xi156.n308__vddio1 =   1.8000        
+ xi156.n308__vss1 =   9.1318n       
+ xi156.n309__net1 =  13.0530n       
+ xi156.n309__net17 =   1.8000        
+ xi156.n309__sbuf_out =   1.8000        
+ xi156.n309__vddio1 =   1.8000        
+ xi156.n309__vss1 =   9.1335n       
+ xi156.n30__net1 =  12.7700n       
+ xi156.n30__net17 =   1.8000        
+ xi156.n30__net3 =   1.8000        
+ xi156.n30__net7 =   7.3415n       
+ xi156.n30__sbuf_out =   1.8000        
+ xi156.n30__vddio1 =   1.8000        
+ xi156.n30__vss1 =   2.9097n       
+ xi156.n310__net1 =  13.0535n       
+ xi156.n310__net17 =   1.8000        
+ xi156.n310__sbuf_out =   1.8000        
+ xi156.n310__vddio1 =   1.8000        
+ xi156.n310__vss1 =   9.1345n       
+ xi156.n311__net1 =  13.0544n       
+ xi156.n311__net17 =   1.8000        
+ xi156.n311__sbuf_out =   1.8000        
+ xi156.n311__vddio1 =   1.8000        
+ xi156.n311__vss1 =   9.1349n       
+ xi156.n312__net1 =  13.0535n       
+ xi156.n312__net17 =   1.8000        
+ xi156.n312__sbuf_out =   1.8000        
+ xi156.n312__vddio1 =   1.8000        
+ xi156.n312__vss1 =   9.1359n       
+ xi156.n313__net1 =  13.0527n       
+ xi156.n313__net17 =   1.8000        
+ xi156.n313__sbuf_out =   1.8000        
+ xi156.n313__vddio1 =   1.8000        
+ xi156.n313__vss1 =   9.1366n       
+ xi156.n314__net1 =  13.0532n       
+ xi156.n314__net17 =   1.8000        
+ xi156.n314__sbuf_out =   1.8000        
+ xi156.n314__vddio1 =   1.8000        
+ xi156.n314__vss1 =   9.1370n       
+ xi156.n315__net1 =  13.0532n       
+ xi156.n315__net17 =   1.8000        
+ xi156.n315__sbuf_out =   1.8000        
+ xi156.n315__vddio1 =   1.8000        
+ xi156.n315__vss1 =   9.1370n       
+ xi156.n316__net1 =  13.0541n       
+ xi156.n316__net17 =   1.8000        
+ xi156.n316__sbuf_out =   1.8000        
+ xi156.n316__vddio1 =   1.8000        
+ xi156.n316__vss1 =   9.1373n       
+ xi156.n317__net1 =  13.0522n       
+ xi156.n317__net17 =   1.8000        
+ xi156.n317__sbuf_out =   1.8000        
+ xi156.n317__vddio1 =   1.8000        
+ xi156.n318__net1 =  13.0527n       
+ xi156.n318__net17 =   1.8000        
+ xi156.n318__sbuf_out =   1.8000        
+ xi156.n318__vddio1 =   1.8000        
+ xi156.n318__vss1 =   9.1388n       
+ xi156.n319__net1 =  13.0536n       
+ xi156.n319__net17 =   1.8000        
+ xi156.n319__sbuf_out =   1.8000        
+ xi156.n319__vddio1 =   1.8000        
+ xi156.n319__vss1 =   9.1255n       
+ xi156.n31__net1 =  12.7695n       
+ xi156.n31__net17 =   1.8000        
+ xi156.n31__net3 =   1.8000        
+ xi156.n31__net7 =   7.3367n       
+ xi156.n31__sbuf_out =   1.8000        
+ xi156.n31__vddio1 =   1.8000        
+ xi156.n31__vss1 =   2.9094n       
+ xi156.n320__net1 =  13.0527n       
+ xi156.n320__net17 =   1.8000        
+ xi156.n320__sbuf_out =   1.8000        
+ xi156.n320__vddio1 =   1.8000        
+ xi156.n320__vss1 =   9.1498n       
+ xi156.n3211__net1 =  13.0224n       
+ xi156.n3212__net1 =  13.0197n       
+ xi156.n3213__net1 =  13.0158n       
+ xi156.n3214__net1 =  13.0125n       
+ xi156.n3215__net1 =  13.0080n       
+ xi156.n3216__net1 =  13.0043n       
+ xi156.n3217__net1 =  12.9992n       
+ xi156.n3218__net1 =  12.9951n       
+ xi156.n3219__net1 =  12.9894n       
+ xi156.n321__net1 =  13.0513n       
+ xi156.n321__net17 =   1.8000        
+ xi156.n321__sbuf_out =   1.8000        
+ xi156.n321__vddio1 =   1.8000        
+ xi156.n321__vss1 =   9.1498n       
+ xi156.n3220__net1 =  12.9847n       
+ xi156.n3221__net1 =  12.9784n       
+ xi156.n322__net1 =  13.0518n       
+ xi156.n322__net17 =   1.8000        
+ xi156.n322__sbuf_out =   1.8000        
+ xi156.n322__vddio1 =   1.8000        
+ xi156.n322__vss1 =   9.1515n       
+ xi156.n323__net1 =  13.0518n       
+ xi156.n323__net17 =   1.8000        
+ xi156.n323__sbuf_out =   1.8000        
+ xi156.n323__vddio1 =   1.8000        
+ xi156.n323__vss1 =   9.1515n       
+ xi156.n324__net1 =  13.0527n       
+ xi156.n324__net17 =   1.8000        
+ xi156.n324__sbuf_out =   1.8000        
+ xi156.n324__vddio1 =   1.8000        
+ xi156.n324__vss1 =   9.1528n       
+ xi156.n325__net1 =  13.0504n       
+ xi156.n325__net17 =   1.8000        
+ xi156.n325__sbuf_out =   1.8000        
+ xi156.n325__vddio1 =   1.8000        
+ xi156.n325__vss1 =   9.1528n       
+ xi156.n326__net1 =  13.0509n       
+ xi156.n326__net17 =   1.8000        
+ xi156.n326__sbuf_out =   1.8000        
+ xi156.n326__vddio1 =   1.8000        
+ xi156.n326__vss1 =   9.1539n       
+ xi156.n327__net1 =  13.0518n       
+ xi156.n327__net17 =   1.8000        
+ xi156.n327__sbuf_out =   1.8000        
+ xi156.n327__vddio1 =   1.8000        
+ xi156.n327__vss1 =   9.1539n       
+ xi156.n328__net1 =  13.0509n       
+ xi156.n328__net17 =   1.8000        
+ xi156.n328__sbuf_out =   1.8000        
+ xi156.n328__vddio1 =   1.8000        
+ xi156.n328__vss1 =   9.1546n       
+ xi156.n329__net1 =  13.0489n       
+ xi156.n329__net17 =   1.8000        
+ xi156.n329__sbuf_out =   1.8000        
+ xi156.n329__vddio1 =   1.8000        
+ xi156.n329__vss1 =   9.1546n       
+ xi156.n32__net1 =  12.7709n       
+ xi156.n32__net17 =   1.8000        
+ xi156.n32__net3 =   1.8000        
+ xi156.n32__net7 =   7.3358n       
+ xi156.n32__sbuf_out =   1.8000        
+ xi156.n32__vddio1 =   1.8000        
+ xi156.n32__vss1 =   2.9087n       
+ xi156.n330__net1 =  13.0494n       
+ xi156.n330__net17 =   1.8000        
+ xi156.n330__sbuf_out =   1.8000        
+ xi156.n330__vddio1 =   1.8000        
+ xi156.n330__vss1 =   9.1550n       
+ xi156.n331__net1 =  13.0494n       
+ xi156.n331__net17 =   1.8000        
+ xi156.n331__sbuf_out =   1.8000        
+ xi156.n331__vss1 =   9.1550n       
+ xi156.n332__net1 =  13.0503n       
+ xi156.n332__net17 =   1.8000        
+ xi156.n332__sbuf_out =   1.8000        
+ xi156.n332__vddio1 =   1.8000        
+ xi156.n332__vss1 =   9.1553n       
+ xi156.n333__net1 =  13.0475n       
+ xi156.n333__net17 =   1.8000        
+ xi156.n333__sbuf_out =   1.8000        
+ xi156.n333__vss1 =   9.1553n       
+ xi156.n334__net1 =  13.0480n       
+ xi156.n334__net17 =   1.8000        
+ xi156.n334__sbuf_out =   1.8000        
+ xi156.n334__vddio1 =   1.8000        
+ xi156.n334__vss1 =   8.8738n       
+ xi156.n335__net1 =  13.0489n       
+ xi156.n335__net17 =   1.8000        
+ xi156.n335__sbuf_out =   1.8000        
+ xi156.n335__vddio1 =   1.8000        
+ xi156.n335__vss1 =   8.8648n       
+ xi156.n336__net1 =  13.0480n       
+ xi156.n336__net17 =   1.8000        
+ xi156.n336__sbuf_out =   1.8000        
+ xi156.n336__vddio1 =   1.8000        
+ xi156.n336__vss1 =   8.8699n       
+ xi156.n3372__net1 =  12.8735n       
+ xi156.n337__net1 =  13.0454n       
+ xi156.n337__net17 =   1.8000        
+ xi156.n337__sbuf_out =   1.8000        
+ xi156.n337__vddio1 =   1.8000        
+ xi156.n337__vss1 =   8.8655n       
+ xi156.n3388__net1 =  12.8809n       
+ xi156.n338__net1 =  13.0459n       
+ xi156.n338__net17 =   1.8000        
+ xi156.n338__sbuf_out =   1.8000        
+ xi156.n338__vddio1 =   1.8000        
+ xi156.n338__vss1 =   8.8668n       
+ xi156.n3390__net1 =  12.8902n       
+ xi156.n3393__net1 =  12.8971n       
+ xi156.n3397__net1 =  12.9059n       
+ xi156.n339__net1 =  13.0459n       
+ xi156.n339__net17 =   1.8000        
+ xi156.n339__sbuf_out =   1.8000        
+ xi156.n339__vddio1 =   1.8000        
+ xi156.n339__vss1 =   8.8685n       
+ xi156.n33__net1 =  12.7718n       
+ xi156.n33__net17 =   1.8000        
+ xi156.n33__net3 =   1.8000        
+ xi156.n33__net7 =   7.3303n       
+ xi156.n33__sbuf_out =   1.8000        
+ xi156.n33__vddio1 =   1.8000        
+ xi156.n33__vss1 =   2.9084n       
+ xi156.n3402__net1 =  12.9124n       
+ xi156.n3408__net1 =  12.9205n       
+ xi156.n340__net1 =  13.0468n       
+ xi156.n340__net17 =   1.8000        
+ xi156.n340__sbuf_out =   1.8000        
+ xi156.n340__vddio1 =   1.8000        
+ xi156.n340__vss1 =   8.8695n       
+ xi156.n3415__net1 =  12.9265n       
+ xi156.n341__net1 =  13.0436n       
+ xi156.n341__net17 =   1.8000        
+ xi156.n341__sbuf_out =   1.8000        
+ xi156.n341__vddio1 =   1.8000        
+ xi156.n341__vss1 =   8.8699n       
+ xi156.n3423__net1 =  12.9340n       
+ xi156.n342__net1 =  13.0441n       
+ xi156.n342__net17 =   1.8000        
+ xi156.n342__sbuf_out =   1.8000        
+ xi156.n342__vddio1 =   1.8000        
+ xi156.n342__vss1 =   8.8709n       
+ xi156.n3432__net1 =  12.9395n       
+ xi156.n343__net1 =  13.0450n       
+ xi156.n343__net17 =   1.8000        
+ xi156.n343__sbuf_out =   1.8000        
+ xi156.n343__vddio1 =   1.8000        
+ xi156.n343__vss1 =   8.8716n       
+ xi156.n3442__net1 =  12.9465n       
+ xi156.n344__net1 =  13.0441n       
+ xi156.n344__net17 =   1.8000        
+ xi156.n344__sbuf_out =   1.8000        
+ xi156.n344__vddio1 =   1.8000        
+ xi156.n344__vss1 =   8.8720n       
+ xi156.n345__net1 =  13.0409n       
+ xi156.n345__net17 =   1.8000        
+ xi156.n345__sbuf_out =   1.8000        
+ xi156.n345__vddio1 =   1.8000        
+ xi156.n345__vss1 =   8.8720n       
+ xi156.n346__net1 =  13.0414n       
+ xi156.n346__net17 =   1.8000        
+ xi156.n346__sbuf_out =   1.8000        
+ xi156.n346__vddio1 =   1.8000        
+ xi156.n346__vss1 =   8.8723n       
+ xi156.n347__net1 =  13.0414n       
+ xi156.n347__net17 =   1.8000        
+ xi156.n347__sbuf_out =   1.8000        
+ xi156.n347__vddio1 =   1.8000        
+ xi156.n348__net1 =  13.0423n       
+ xi156.n348__net17 =   1.8000        
+ xi156.n348__sbuf_out =   1.8000        
+ xi156.n348__vddio1 =   1.8000        
+ xi156.n348__vss1 =   8.8738n       
+ xi156.n349__net1 =  13.0386n       
+ xi156.n349__net17 =   1.8000        
+ xi156.n349__sbuf_out =   1.8000        
+ xi156.n349__vddio1 =   1.8000        
+ xi156.n349__vss1 =   8.8606n       
+ xi156.n34__net1 =  12.7709n       
+ xi156.n34__net17 =   1.8000        
+ xi156.n34__net3 =   1.8000        
+ xi156.n34__net7 =   7.3294n       
+ xi156.n34__sbuf_out =   1.8000        
+ xi156.n34__vddio1 =   1.8000        
+ xi156.n34__vss1 =   2.9286n       
+ xi156.n350__net1 =  13.0391n       
+ xi156.n350__net17 =   1.8000        
+ xi156.n350__sbuf_out =   1.8000        
+ xi156.n350__vddio1 =   1.8000        
+ xi156.n350__vss1 =   8.8848n       
+ xi156.n351__net1 =  13.0399n       
+ xi156.n351__net17 =   1.8000        
+ xi156.n351__sbuf_out =   1.8000        
+ xi156.n351__vddio1 =   1.8000        
+ xi156.n351__vss1 =   8.8848n       
+ xi156.n352__net1 =  13.0391n       
+ xi156.n352__net17 =   1.8000        
+ xi156.n352__sbuf_out =   1.8000        
+ xi156.n352__vddio1 =   1.8000        
+ xi156.n352__vss1 =   8.8865n       
+ xi156.n353__net1 =  12.8284n       
+ xi156.n353__net17 =   1.8000        
+ xi156.n353__sbuf_out =   1.8000        
+ xi156.n353__vddio1 =   1.8000        
+ xi156.n353__vss1 =   8.8865n       
+ xi156.n3548__net1 =  13.0383n       
+ xi156.n354__net1 =  12.8275n       
+ xi156.n354__net17 =   1.8000        
+ xi156.n354__sbuf_out =   1.8000        
+ xi156.n354__vddio1 =   1.8000        
+ xi156.n354__vss1 =   8.8879n       
+ xi156.n355__net1 =  12.8270n       
+ xi156.n355__net17 =   1.8000        
+ xi156.n355__sbuf_out =   1.8000        
+ xi156.n355__vddio1 =   1.8000        
+ xi156.n355__vss1 =   8.8879n       
+ xi156.n3564__net1 =  13.0406n       
+ xi156.n3566__net1 =  13.0433n       
+ xi156.n3569__net1 =  13.0452n       
+ xi156.n356__net1 =  12.8275n       
+ xi156.n356__net17 =   1.8000        
+ xi156.n356__sbuf_out =   1.8000        
+ xi156.n356__vddio1 =   1.8000        
+ xi156.n356__vss1 =   8.8889n       
+ xi156.n3573__net1 =  13.0473n       
+ xi156.n3578__net1 =  13.0486n       
+ xi156.n357__net1 =  12.8196n       
+ xi156.n357__net17 =   1.8000        
+ xi156.n357__sbuf_out =   1.8000        
+ xi156.n357__vddio1 =   1.8000        
+ xi156.n357__vss1 =   8.8889n       
+ xi156.n3584__net1 =  13.0501n       
+ xi156.n358__net1 =  12.8196n       
+ xi156.n358__net17 =   1.8000        
+ xi156.n358__sbuf_out =   1.8000        
+ xi156.n358__vddio1 =   1.8000        
+ xi156.n358__vss1 =   8.8896n       
+ xi156.n3591__net1 =  13.0511n       
+ xi156.n3599__net1 =  13.0520n       
+ xi156.n359__net1 =  12.8191n       
+ xi156.n359__net17 =   1.8000        
+ xi156.n359__sbuf_out =   1.8000        
+ xi156.n359__vddio1 =   1.8000        
+ xi156.n359__vss1 =   8.8896n       
+ xi156.n35__net1 =  12.7704n       
+ xi156.n35__net17 =   1.8000        
+ xi156.n35__net3 =   1.8000        
+ xi156.n35__net7 =   7.3649n       
+ xi156.n35__sbuf_out =   1.8000        
+ xi156.n35__vddio1 =   1.8000        
+ xi156.n35__vss1 =   2.9284n       
+ xi156.n3608__net1 =  13.0524n       
+ xi156.n360__net1 =  12.8205n       
+ xi156.n360__net17 =   1.8000        
+ xi156.n360__sbuf_out =   1.8000        
+ xi156.n360__vddio1 =   1.8000        
+ xi156.n360__vss1 =   8.8900n       
+ xi156.n361__net1 =  12.8099n       
+ xi156.n361__net17 =   1.8000        
+ xi156.n361__sbuf_out =   1.8000        
+ xi156.n361__vss1 =   8.8900n       
+ xi156.n362__net1 =  12.8090n       
+ xi156.n362__net17 =   1.8000        
+ xi156.n362__sbuf_out =   1.8000        
+ xi156.n362__vddio1 =   1.8000        
+ xi156.n362__vss1 =   8.8903n       
+ xi156.n363__net1 =  12.8086n       
+ xi156.n363__net17 =   1.8000        
+ xi156.n363__sbuf_out =   1.8000        
+ xi156.n363__vss1 =   8.8903n       
+ xi156.n364__net1 =  12.8090n       
+ xi156.n364__net17 =   1.8000        
+ xi156.n364__sbuf_out =   1.8000        
+ xi156.n364__vddio1 =   1.8000        
+ xi156.n364__vss1 =   8.5208n       
+ xi156.n365__net1 =  12.8007n       
+ xi156.n365__net17 =   1.8000        
+ xi156.n365__sbuf_out =   1.8000        
+ xi156.n365__vddio1 =   1.8000        
+ xi156.n365__vss1 =   8.5118n       
+ xi156.n366__net1 =  12.8007n       
+ xi156.n366__net17 =   1.8000        
+ xi156.n366__sbuf_out =   1.8000        
+ xi156.n366__vddio1 =   1.8000        
+ xi156.n366__vss1 =   8.3934n       
+ xi156.n367__net1 =  12.8002n       
+ xi156.n367__net17 =   1.8000        
+ xi156.n367__sbuf_out =   1.8000        
+ xi156.n367__vddio1 =   1.8000        
+ xi156.n367__vss1 =   8.5009n       
+ xi156.n368__net1 =  12.8016n       
+ xi156.n368__net17 =   1.8000        
+ xi156.n368__sbuf_out =   1.8000        
+ xi156.n368__vddio1 =   1.8000        
+ xi156.n368__vss1 =   8.4789n       
+ xi156.n369__net1 =  12.7905n       
+ xi156.n369__net17 =   1.8000        
+ xi156.n369__sbuf_out =   1.8000        
+ xi156.n369__vddio1 =   1.8000        
+ xi156.n369__vss1 =   8.4466n       
+ xi156.n36__net1 =  12.7709n       
+ xi156.n36__net17 =   1.8000        
+ xi156.n36__net3 =   1.8000        
+ xi156.n36__net7 =   7.3640n       
+ xi156.n36__sbuf_out =   1.8000        
+ xi156.n36__vddio1 =   1.8000        
+ xi156.n36__vss1 =   2.9280n       
+ xi156.n370__net1 =  12.7896n       
+ xi156.n370__net17 =   1.8000        
+ xi156.n370__sbuf_out =   1.8000        
+ xi156.n370__vddio1 =   1.8000        
+ xi156.n370__vss1 =   8.4233n       
+ xi156.n371__net1 =  12.7891n       
+ xi156.n371__net17 =   1.8000        
+ xi156.n371__sbuf_out =   1.8000        
+ xi156.n371__vddio1 =   1.8000        
+ xi156.n371__vss1 =   8.4149n       
+ xi156.n3723__net1 =  12.8869n       
+ xi156.n3725__net1 =  12.7210n       
+ xi156.n3727__net1 =  12.7189n       
+ xi156.n3729__net1 =  12.8777n       
+ xi156.n372__net1 =  12.7896n       
+ xi156.n372__net17 =   1.8000        
+ xi156.n372__sbuf_out =   1.8000        
+ xi156.n372__vddio1 =   1.8000        
+ xi156.n372__vss1 =   8.3852n       
+ xi156.n3731__net1 =  12.8741n       
+ xi156.n3733__net1 =  12.6743n       
+ xi156.n3735__net1 =  12.6710n       
+ xi156.n3737__net1 =  12.8413n       
+ xi156.n3739__net1 =  12.8382n       
+ xi156.n373__net1 =  12.7808n       
+ xi156.n373__net17 =   1.8000        
+ xi156.n373__sbuf_out =   1.8000        
+ xi156.n373__vddio1 =   1.8000        
+ xi156.n373__vss1 =   8.3551n       
+ xi156.n3741__net1 =  12.6316n       
+ xi156.n3743__net1 =  12.6318n       
+ xi156.n3745__net1 =  12.8408n       
+ xi156.n3747__net1 =  12.8443n       
+ xi156.n3749__net1 =  12.6612n       
+ xi156.n374__net1 =  12.7808n       
+ xi156.n374__net17 =   1.8000        
+ xi156.n374__sbuf_out =   1.8000        
+ xi156.n374__vddio1 =   1.8000        
+ xi156.n374__vss1 =   8.3247n       
+ xi156.n3751__net1 =  12.6597n       
+ xi156.n3753__net1 =  12.8433n       
+ xi156.n3755__net1 =  12.8427n       
+ xi156.n3757__net1 =  12.6568n       
+ xi156.n3759__net1 =  12.6564n       
+ xi156.n375__net1 =  12.7803n       
+ xi156.n375__net17 =   1.8000        
+ xi156.n375__sbuf_out =   1.8000        
+ xi156.n375__vddio1 =   1.8000        
+ xi156.n375__vss1 =   8.3204n       
+ xi156.n3761__net1 =  12.8396n       
+ xi156.n3763__net1 =  12.8395n       
+ xi156.n3765__net1 =  12.6603n       
+ xi156.n3767__net1 =  12.8832n       
+ xi156.n3769__net1 =  12.7245n       
+ xi156.n376__net1 =  12.7817n       
+ xi156.n376__net17 =   1.8000        
+ xi156.n376__sbuf_out =   1.8000        
+ xi156.n376__vddio1 =   1.8000        
+ xi156.n376__vss1 =   8.2874n       
+ xi156.n3771__net1 =  12.7223n       
+ xi156.n3773__net1 =  12.8740n       
+ xi156.n3775__net1 =  12.8704n       
+ xi156.n3777__net1 =  12.6781n       
+ xi156.n3779__net1 =  12.6748n       
+ xi156.n377__net1 =  12.7700n       
+ xi156.n377__net17 =   1.8000        
+ xi156.n377__sbuf_out =   1.8000        
+ xi156.n377__vddio1 =   1.8000        
+ xi156.n377__vss1 =   8.2575n       
+ xi156.n3781__net1 =  12.8376n       
+ xi156.n3783__net1 =  12.8345n       
+ xi156.n3785__net1 =  12.6360n       
+ xi156.n3787__net1 =  12.6363n       
+ xi156.n3789__net1 =  12.8371n       
+ xi156.n378__net1 =  12.7691n       
+ xi156.n378__net17 =   1.8000        
+ xi156.n378__sbuf_out =   1.8000        
+ xi156.n378__vddio1 =   1.8000        
+ xi156.n378__vss1 =   8.5208n       
+ xi156.n3791__net1 =  12.8406n       
+ xi156.n3793__net1 =  12.6652n       
+ xi156.n3795__net1 =  12.6637n       
+ xi156.n3797__net1 =  12.8396n       
+ xi156.n3799__net1 =  12.8390n       
+ xi156.n379__net1 =  12.7686n       
+ xi156.n379__net17 =   1.8000        
+ xi156.n379__sbuf_out =   1.8000        
+ xi156.n379__vddio1 =   1.8000        
+ xi156.n379__vss1 =   8.5221n       
+ xi156.n37__net1 =  12.7713n       
+ xi156.n37__net17 =   1.8000        
+ xi156.n37__net3 =   1.8000        
+ xi156.n37__net7 =   7.3634n       
+ xi156.n37__sbuf_out =   1.8000        
+ xi156.n37__vss1 =   2.9274n       
+ xi156.n3801__net1 =  12.6606n       
+ xi156.n3803__net1 =  12.6602n       
+ xi156.n3805__net1 =  12.8359n       
+ xi156.n3807__net1 =  12.8357n       
+ xi156.n3809__net1 =  12.6640n       
+ xi156.n380__net1 =  12.7691n       
+ xi156.n380__net17 =   1.8000        
+ xi156.n380__sbuf_out =   1.8000        
+ xi156.n380__vddio1 =   1.8000        
+ xi156.n380__vss1 =   8.4969n       
+ xi156.n3811__net1 =  12.8806n       
+ xi156.n3813__net1 =  12.7268n       
+ xi156.n3815__net1 =  12.7247n       
+ xi156.n3817__net1 =  12.8714n       
+ xi156.n3819__net1 =  12.8678n       
+ xi156.n381__net1 =  12.7700n       
+ xi156.n381__net17 =   1.8000        
+ xi156.n381__sbuf_out =   1.8000        
+ xi156.n381__vddio1 =   1.8000        
+ xi156.n381__vss1 =   8.4969n       
+ xi156.n3821__net1 =  12.6807n       
+ xi156.n3823__net1 =  12.6774n       
+ xi156.n3825__net1 =  12.8350n       
+ xi156.n3827__net1 =  12.8319n       
+ xi156.n3829__net1 =  12.6391n       
+ xi156.n382__net1 =  12.7700n       
+ xi156.n382__net17 =   1.8000        
+ xi156.n382__sbuf_out =   1.8000        
+ xi156.n382__vddio1 =   1.8000        
+ xi156.n382__vss1 =   8.4646n       
+ xi156.n3831__net1 =  12.6393n       
+ xi156.n3833__net1 =  12.8345n       
+ xi156.n3835__net1 =  12.8380n       
+ xi156.n3837__net1 =  12.6679n       
+ xi156.n3839__net1 =  12.6664n       
+ xi156.n383__net1 =  12.7696n       
+ xi156.n383__net17 =   1.8000        
+ xi156.n383__sbuf_out =   1.8000        
+ xi156.n383__vddio1 =   1.8000        
+ xi156.n383__vss1 =   8.4646n       
+ xi156.n3841__net1 =  12.8370n       
+ xi156.n3843__net1 =  12.8364n       
+ xi156.n3845__net1 =  12.6632n       
+ xi156.n3847__net1 =  12.6629n       
+ xi156.n3849__net1 =  12.8333n       
+ xi156.n384__net1 =  12.7709n       
+ xi156.n384__net17 =   1.8000        
+ xi156.n384__sbuf_out =   1.8000        
+ xi156.n384__vddio1 =   1.8000        
+ xi156.n384__vss1 =   8.4329n       
+ xi156.n3851__net1 =  12.8332n       
+ xi156.n3853__net1 =  12.6666n       
+ xi156.n3855__net1 =  12.8768n       
+ xi156.n3857__net1 =  12.7303n       
+ xi156.n3859__net1 =  12.7282n       
+ xi156.n385__net1 =  12.7718n       
+ xi156.n385__net17 =   1.8000        
+ xi156.n385__sbuf_out =   1.8000        
+ xi156.n385__vddio1 =   1.8000        
+ xi156.n385__vss1 =   8.4329n       
+ xi156.n3861__net1 =  12.8676n       
+ xi156.n3863__net1 =  12.8640n       
+ xi156.n3865__net1 =  12.6847n       
+ xi156.n3867__net1 =  12.6814n       
+ xi156.n3869__net1 =  12.8311n       
+ xi156.n386__net1 =  12.7709n       
+ xi156.n386__net17 =   1.8000        
+ xi156.n386__sbuf_out =   1.8000        
+ xi156.n386__vddio1 =   1.8000        
+ xi156.n386__vss1 =   8.4032n       
+ xi156.n3871__net1 =  12.8281n       
+ xi156.n3873__net1 =  12.6437n       
+ xi156.n3875__net1 =  12.6439n       
+ xi156.n3877__net1 =  12.8307n       
+ xi156.n3879__net1 =  12.8342n       
+ xi156.n387__net1 =  12.7705n       
+ xi156.n387__net17 =   1.8000        
+ xi156.n387__sbuf_out =   1.8000        
+ xi156.n387__vddio1 =   1.8000        
+ xi156.n387__vss1 =   8.4032n       
+ xi156.n3881__net1 =  12.6720n       
+ xi156.n3883__net1 =  12.6705n       
+ xi156.n3885__net1 =  12.8332n       
+ xi156.n3887__net1 =  12.8326n       
+ xi156.n3889__net1 =  12.6671n       
+ xi156.n388__net1 =  12.7709n       
+ xi156.n388__net17 =   1.8000        
+ xi156.n388__sbuf_out =   1.8000        
+ xi156.n388__vddio1 =   1.8000        
+ xi156.n388__vss1 =   8.3731n       
+ xi156.n3891__net1 =  12.6668n       
+ xi156.n3893__net1 =  12.8295n       
+ xi156.n3895__net1 =  12.8293n       
+ xi156.n3897__net1 =  12.6705n       
+ xi156.n3899__net1 =  12.8716n       
+ xi156.n389__net1 =  12.7714n       
+ xi156.n389__net17 =   1.8000        
+ xi156.n389__sbuf_out =   1.8000        
+ xi156.n389__vddio1 =   1.8000        
+ xi156.n389__vss1 =   8.3731n       
+ xi156.n38__net1 =  12.7713n       
+ xi156.n38__net17 =   1.8000        
+ xi156.n38__net3 =   1.8000        
+ xi156.n38__net7 =   7.3622n       
+ xi156.n38__sbuf_out =   1.8000        
+ xi156.n38__vddio1 =   1.8000        
+ xi156.n38__vss1 =   2.9177n       
+ xi156.n3901__net1 =  12.7349n       
+ xi156.n3903__net1 =  12.7328n       
+ xi156.n3905__net1 =  12.8625n       
+ xi156.n3907__net1 =  12.8588n       
+ xi156.n3909__net1 =  12.6899n       
+ xi156.n390__net1 =  12.7714n       
+ xi156.n390__net17 =   1.8000        
+ xi156.n390__sbuf_out =   1.8000        
+ xi156.n390__vddio1 =   1.8000        
+ xi156.n390__vss1 =   8.3427n       
+ xi156.n3911__net1 =  12.6866n       
+ xi156.n3913__net1 =  12.8260n       
+ xi156.n3915__net1 =  12.8230n       
+ xi156.n3917__net1 =  12.6498n       
+ xi156.n3919__net1 =  12.6501n       
+ xi156.n391__net1 =  12.7709n       
+ xi156.n391__net17 =   1.8000        
+ xi156.n391__sbuf_out =   1.8000        
+ xi156.n391__vss1 =   8.3427n       
+ xi156.n3921__net1 =  12.8255n       
+ xi156.n3923__net1 =  12.8290n       
+ xi156.n3925__net1 =  12.6775n       
+ xi156.n3927__net1 =  12.6759n       
+ xi156.n3929__net1 =  12.8280n       
+ xi156.n392__net1 =  12.7723n       
+ xi156.n392__net17 =   1.8000        
+ xi156.n392__sbuf_out =   1.8000        
+ xi156.n392__vddio1 =   1.8000        
+ xi156.n392__vss1 =   8.3054n       
+ xi156.n3931__net1 =  12.8275n       
+ xi156.n3933__net1 =  12.6723n       
+ xi156.n3935__net1 =  12.6720n       
+ xi156.n3937__net1 =  12.8243n       
+ xi156.n3939__net1 =  12.8242n       
+ xi156.n393__net1 =  12.7726n       
+ xi156.n393__net17 =   1.8000        
+ xi156.n393__sbuf_out =   1.8000        
+ xi156.n393__vss1 =   8.3054n       
+ xi156.n3941__net1 =  12.6757n       
+ xi156.n3943__net1 =  12.8652n       
+ xi156.n3945__net1 =  12.7407n       
+ xi156.n3947__net1 =  12.7386n       
+ xi156.n3949__net1 =  12.8561n       
+ xi156.n394__net1 =  12.7717n       
+ xi156.n394__net17 =   1.8000        
+ xi156.n394__sbuf_out =   1.8000        
+ xi156.n394__vddio1 =   1.8000        
+ xi156.n394__vss1 =   7.8264n       
+ xi156.n3951__net1 =  12.8524n       
+ xi156.n3953__net1 =  12.6964n       
+ xi156.n3955__net1 =  12.6931n       
+ xi156.n3957__net1 =  12.8196n       
+ xi156.n3959__net1 =  12.8166n       
+ xi156.n395__net1 =  12.7712n       
+ xi156.n395__net17 =   1.8000        
+ xi156.n395__sbuf_out =   1.8000        
+ xi156.n395__vddio1 =   1.8000        
+ xi156.n395__vss1 =   7.8288n       
+ xi156.n3961__net1 =  12.6575n       
+ xi156.n3963__net1 =  12.6577n       
+ xi156.n3965__net1 =  12.8191n       
+ xi156.n3967__net1 =  12.8226n       
+ xi156.n3969__net1 =  12.6842n       
+ xi156.n396__net1 =  12.7717n       
+ xi156.n396__net17 =   1.8000        
+ xi156.n396__sbuf_out =   1.8000        
+ xi156.n396__vddio1 =   1.8000        
+ xi156.n396__vss1 =   7.8286n       
+ xi156.n3971__net1 =  12.6827n       
+ xi156.n3973__net1 =  12.8216n       
+ xi156.n3975__net1 =  12.8211n       
+ xi156.n3977__net1 =  12.6788n       
+ xi156.n3979__net1 =  12.6784n       
+ xi156.n397__net1 =  13.0239n       
+ xi156.n397__net17 =   1.8000        
+ xi156.n397__sbuf_out =   1.8000        
+ xi156.n397__vddio1 =   1.8000        
+ xi156.n397__vss1 =   7.8280n       
+ xi156.n3981__net1 =  12.8179n       
+ xi156.n3983__net1 =  12.8178n       
+ xi156.n3985__net1 =  12.6821n       
+ xi156.n3987__net1 =  12.8575n       
+ xi156.n3989__net1 =  12.7476n       
+ xi156.n398__net1 =  13.0230n       
+ xi156.n398__net17 =   1.8000        
+ xi156.n398__sbuf_out =   1.8000        
+ xi156.n398__vddio1 =   1.8000        
+ xi156.n398__vss1 =   7.8279n       
+ xi156.n3991__net1 =  12.7455n       
+ xi156.n3993__net1 =  12.8484n       
+ xi156.n3995__net1 =  12.8447n       
+ xi156.n3997__net1 =  12.7042n       
+ xi156.n3999__net1 =  12.7009n       
+ xi156.n399__net1 =  13.0226n       
+ xi156.n399__net17 =   1.8000        
+ xi156.n399__sbuf_out =   1.8000        
+ xi156.n399__vddio1 =   1.8000        
+ xi156.n399__vss1 =   7.8273n       
+ xi156.n39__net1 =  12.7709n       
+ xi156.n39__net17 =   1.8000        
+ xi156.n39__net3 =   1.8000        
+ xi156.n39__net7 =   7.3603n       
+ xi156.n39__sbuf_out =   1.8000        
+ xi156.n39__vddio1 =   1.8000        
+ xi156.n39__vss1 =   3.7330n       
+ xi156.n3__net1 =  12.8269n       
+ xi156.n3__net17 =   1.8000        
+ xi156.n3__net3 =   1.8000        
+ xi156.n3__net7 =   7.3636n       
+ xi156.n3__sbuf_in =  22.4569n       
+ xi156.n3__sbuf_out =   1.8000        
+ xi156.n3__vddio1 =   1.8000        
+ xi156.n3__vss1 =   1.2881n       
+ xi156.n4001__net1 =  12.8119n       
+ xi156.n4003__net1 =  12.8089n       
+ xi156.n4005__net1 =  12.6666n       
+ xi156.n4007__net1 =  12.6669n       
+ xi156.n4009__net1 =  12.8114n       
+ xi156.n400__net1 =  13.0230n       
+ xi156.n400__net17 =   1.8000        
+ xi156.n400__sbuf_out =   1.8000        
+ xi156.n400__vddio1 =   1.8000        
+ xi156.n400__vss1 =   7.8263n       
+ xi156.n4011__net1 =  12.8150n       
+ xi156.n4013__net1 =  12.6924n       
+ xi156.n4015__net1 =  12.6908n       
+ xi156.n4017__net1 =  12.8139n       
+ xi156.n4019__net1 =  12.8134n       
+ xi156.n401__net1 =  13.0203n       
+ xi156.n401__net17 =   1.8000        
+ xi156.n401__sbuf_out =   1.8000        
+ xi156.n401__vddio1 =   1.8000        
+ xi156.n401__vss1 =   7.8250n       
+ xi156.n4021__net1 =  12.6866n       
+ xi156.n4023__net1 =  12.6862n       
+ xi156.n4025__net1 =  12.8102n       
+ xi156.n4027__net1 =  12.8101n       
+ xi156.n4029__net1 =  12.6898n       
+ xi156.n402__net1 =  13.0202n       
+ xi156.n402__net17 =   1.8000        
+ xi156.n402__sbuf_out =   1.8000        
+ xi156.n402__vddio1 =   1.8000        
+ xi156.n402__vss1 =   7.8240n       
+ xi156.n4031__net1 =  12.8316n       
+ xi156.n4033__net1 =  12.7708n       
+ xi156.n4035__net1 =  12.7686n       
+ xi156.n4037__net1 =  12.8224n       
+ xi156.n4039__net1 =  12.8188n       
+ xi156.n403__net1 =  13.0198n       
+ xi156.n403__net17 =   1.8000        
+ xi156.n403__sbuf_out =   1.8000        
+ xi156.n403__vddio1 =   1.8000        
+ xi156.n403__vss1 =   7.8233n       
+ xi156.n4041__net1 =  12.7306n       
+ xi156.n4043__net1 =  12.7272n       
+ xi156.n4045__net1 =  12.7860n       
+ xi156.n4047__net1 =  12.7830n       
+ xi156.n4049__net1 =  12.6976n       
+ xi156.n404__net1 =  13.0211n       
+ xi156.n404__net17 =   1.8000        
+ xi156.n404__sbuf_out =   1.8000        
+ xi156.n404__vddio1 =   1.8000        
+ xi156.n404__vss1 =   7.8221n       
+ xi156.n4051__net1 =  12.6978n       
+ xi156.n4053__net1 =  12.7855n       
+ xi156.n4055__net1 =  12.7890n       
+ xi156.n4057__net1 =  12.7198n       
+ xi156.n4059__net1 =  12.7183n       
+ xi156.n405__net1 =  13.0172n       
+ xi156.n405__net17 =   1.8000        
+ xi156.n405__sbuf_out =   1.8000        
+ xi156.n405__vddio1 =   1.8000        
+ xi156.n405__vss1 =   7.8432n       
+ xi156.n4061__net1 =  12.7880n       
+ xi156.n4063__net1 =  12.7874n       
+ xi156.n4065__net1 =  12.7128n       
+ xi156.n4067__net1 =  12.7125n       
+ xi156.n4069__net1 =  12.7843n       
+ xi156.n406__net1 =  13.0163n       
+ xi156.n406__net17 =   1.8000        
+ xi156.n406__sbuf_out =   1.8000        
+ xi156.n406__vddio1 =   1.8000        
+ xi156.n406__vss1 =   7.9319n       
+ xi156.n4071__net1 =  12.7842n       
+ xi156.n4073__net1 =  12.7159n       
+ xi156.n4075__net1 =  12.8318n       
+ xi156.n4077__net1 =  13.0241n       
+ xi156.n4079__net1 =  12.9751n       
+ xi156.n407__net1 =  13.0159n       
+ xi156.n407__net17 =   1.8000        
+ xi156.n407__sbuf_out =   1.8000        
+ xi156.n407__vddio1 =   1.8000        
+ xi156.n407__vss1 =   7.8468n       
+ xi156.n4081__net1 =  13.0366n       
+ xi156.n4083__net1 =  12.9498n       
+ xi156.n4085__net1 =  12.8685n       
+ xi156.n408__net1 =  13.0163n       
+ xi156.n408__net17 =   1.8000        
+ xi156.n408__sbuf_out =   1.8000        
+ xi156.n408__vddio1 =   1.8000        
+ xi156.n408__vss1 =   7.8468n       
+ xi156.n409__net1 =  13.0131n       
+ xi156.n409__net17 =   1.8000        
+ xi156.n409__sbuf_out =   1.8000        
+ xi156.n409__vddio1 =   1.8000        
+ xi156.n409__vss1 =   7.8466n       
+ xi156.n40__net1 =  12.7722n       
+ xi156.n40__net17 =   1.8000        
+ xi156.n40__net3 =   1.8000        
+ xi156.n40__net7 =   7.3577n       
+ xi156.n40__sbuf_out =   1.8000        
+ xi156.n40__vddio1 =   1.8000        
+ xi156.n40__vss1 =   3.7150n       
+ xi156.n410__net1 =  13.0131n       
+ xi156.n410__net17 =   1.8000        
+ xi156.n410__sbuf_out =   1.8000        
+ xi156.n410__vddio1 =   1.8000        
+ xi156.n410__vss1 =   7.8466n       
+ xi156.n411__net1 =  13.0126n       
+ xi156.n411__net17 =   1.8000        
+ xi156.n411__sbuf_out =   1.8000        
+ xi156.n411__vddio1 =   1.8000        
+ xi156.n411__vss1 =   7.8460n       
+ xi156.n412__net1 =  13.0140n       
+ xi156.n412__net17 =   1.8000        
+ xi156.n412__sbuf_out =   1.8000        
+ xi156.n412__vddio1 =   1.8000        
+ xi156.n412__vss1 =   7.8460n       
+ xi156.n413__net1 =  13.0095n       
+ xi156.n413__net17 =   1.8000        
+ xi156.n413__sbuf_out =   1.8000        
+ xi156.n413__vddio1 =   1.8000        
+ xi156.n413__vss1 =   7.8453n       
+ xi156.n414__net1 =  13.0086n       
+ xi156.n414__net17 =   1.8000        
+ xi156.n414__sbuf_out =   1.8000        
+ xi156.n414__vddio1 =   1.8000        
+ xi156.n414__vss1 =   7.8453n       
+ xi156.n415__net1 =  13.0081n       
+ xi156.n415__net17 =   1.8000        
+ xi156.n415__sbuf_out =   1.8000        
+ xi156.n415__vddio1 =   1.8000        
+ xi156.n415__vss1 =   7.8443n       
+ xi156.n416__net1 =  13.0086n       
+ xi156.n416__net17 =   1.8000        
+ xi156.n416__sbuf_out =   1.8000        
+ xi156.n416__vddio1 =   1.8000        
+ xi156.n416__vss1 =   7.8443n       
+ xi156.n417__net1 =  13.0049n       
+ xi156.n417__net17 =   1.8000        
+ xi156.n417__sbuf_out =   1.8000        
+ xi156.n417__vddio1 =   1.8000        
+ xi156.n417__vss1 =   7.8430n       
+ xi156.n418__net1 =  13.0049n       
+ xi156.n418__net17 =   1.8000        
+ xi156.n418__sbuf_out =   1.8000        
+ xi156.n418__vddio1 =   1.8000        
+ xi156.n418__vss1 =   7.8430n       
+ xi156.n419__net1 =  13.0044n       
+ xi156.n419__net17 =   1.8000        
+ xi156.n419__sbuf_out =   1.8000        
+ xi156.n419__vddio1 =   1.8000        
+ xi156.n419__vss1 =   7.8413n       
+ xi156.n41__net1 =  12.7725n       
+ xi156.n41__net17 =   1.8000        
+ xi156.n41__net3 =   1.8000        
+ xi156.n41__net7 =   7.3546n       
+ xi156.n41__sbuf_out =   1.8000        
+ xi156.n41__vddio1 =   1.8000        
+ xi156.n41__vss1 =   3.3253n       
+ xi156.n420__net1 =  13.0058n       
+ xi156.n420__net17 =   1.8000        
+ xi156.n420__sbuf_out =   1.8000        
+ xi156.n420__vddio1 =   1.8000        
+ xi156.n420__vss1 =   7.8413n       
+ xi156.n421__net1 =  13.0007n       
+ xi156.n421__net17 =   1.8000        
+ xi156.n421__sbuf_out =   1.8000        
+ xi156.n421__vddio1 =   1.8000        
+ xi156.n421__vss1 =   7.8522n       
+ xi156.n422__net1 =  12.9998n       
+ xi156.n422__net17 =   1.8000        
+ xi156.n422__sbuf_out =   1.8000        
+ xi156.n422__vddio1 =   1.8000        
+ xi156.n422__vss1 =   7.8522n       
+ xi156.n423__net1 =  12.9993n       
+ xi156.n423__net17 =   1.8000        
+ xi156.n423__sbuf_out =   1.8000        
+ xi156.n423__vddio1 =   1.8000        
+ xi156.n423__vss1 =   8.0236n       
+ xi156.n424__net1 =  12.9998n       
+ xi156.n424__net17 =   1.8000        
+ xi156.n424__sbuf_out =   1.8000        
+ xi156.n424__vddio1 =   1.8000        
+ xi156.n424__vss1 =   8.0260n       
+ xi156.n425__net1 =  12.9957n       
+ xi156.n425__net17 =   1.8000        
+ xi156.n425__sbuf_out =   1.8000        
+ xi156.n425__vddio1 =   1.8000        
+ xi156.n425__vss1 =   8.0258n       
+ xi156.n426__net1 =  12.9957n       
+ xi156.n426__net17 =   1.8000        
+ xi156.n426__sbuf_out =   1.8000        
+ xi156.n426__vddio1 =   1.8000        
+ xi156.n426__vss1 =   8.0253n       
+ xi156.n427__net1 =  12.9952n       
+ xi156.n427__net17 =   1.8000        
+ xi156.n427__sbuf_out =   1.8000        
+ xi156.n427__vddio1 =   1.8000        
+ xi156.n427__vss1 =   8.0251n       
+ xi156.n428__net1 =  12.9966n       
+ xi156.n428__net17 =   1.8000        
+ xi156.n428__sbuf_out =   1.8000        
+ xi156.n428__vddio1 =   1.8000        
+ xi156.n428__vss1 =   8.0245n       
+ xi156.n429__net1 =  12.9908n       
+ xi156.n429__net17 =   1.8000        
+ xi156.n429__sbuf_out =   1.8000        
+ xi156.n429__vddio1 =   1.8000        
+ xi156.n429__vss1 =   8.0235n       
+ xi156.n42__net1 =  12.7716n       
+ xi156.n42__net17 =   1.8000        
+ xi156.n42__net3 =   1.8000        
+ xi156.n42__net7 =   7.3508n       
+ xi156.n42__sbuf_out =   1.8000        
+ xi156.n42__vddio1 =   1.8000        
+ xi156.n42__vss1 =   3.6094n       
+ xi156.n430__net1 =  12.9899n       
+ xi156.n430__net17 =   1.8000        
+ xi156.n430__sbuf_out =   1.8000        
+ xi156.n430__vddio1 =   1.8000        
+ xi156.n430__vss1 =   8.0222n       
+ xi156.n431__net1 =  12.9895n       
+ xi156.n431__net17 =   1.8000        
+ xi156.n431__sbuf_out =   1.8000        
+ xi156.n431__vddio1 =   1.8000        
+ xi156.n431__vss1 =   8.0212n       
+ xi156.n432__net1 =  12.9899n       
+ xi156.n432__net17 =   1.8000        
+ xi156.n432__sbuf_out =   1.8000        
+ xi156.n432__vss1 =   8.0205n       
+ xi156.n433__net1 =  12.9853n       
+ xi156.n433__net17 =   1.8000        
+ xi156.n433__sbuf_out =   1.8000        
+ xi156.n433__vddio1 =   1.8000        
+ xi156.n433__vss1 =   8.0184n       
+ xi156.n434__net1 =  12.9853n       
+ xi156.n434__net17 =   1.8000        
+ xi156.n434__sbuf_out =   1.8000        
+ xi156.n434__vddio1 =   1.8000        
+ xi156.n434__vss1 =   8.0141n       
+ xi156.n435__net1 =  12.9848n       
+ xi156.n435__net17 =   1.8000        
+ xi156.n435__sbuf_out =   1.8000        
+ xi156.n435__vddio1 =   1.8000        
+ xi156.n435__vss1 =   8.0440n       
+ xi156.n436__net1 =  12.9862n       
+ xi156.n436__net17 =   1.8000        
+ xi156.n436__sbuf_out =   1.8000        
+ xi156.n436__vddio1 =   1.8000        
+ xi156.n436__vss1 =   8.0440n       
+ xi156.n437__net1 =  12.9799n       
+ xi156.n437__net17 =   1.8000        
+ xi156.n437__sbuf_out =   1.8000        
+ xi156.n437__vddio1 =   1.8000        
+ xi156.n437__vss1 =   8.0438n       
+ xi156.n438__net1 =  12.9790n       
+ xi156.n438__net17 =   1.8000        
+ xi156.n438__sbuf_out =   1.8000        
+ xi156.n438__vddio1 =   1.8000        
+ xi156.n438__vss1 =   8.0438n       
+ xi156.n439__net1 =  12.9785n       
+ xi156.n439__net17 =   1.8000        
+ xi156.n439__sbuf_out =   1.8000        
+ xi156.n439__vddio1 =   1.8000        
+ xi156.n439__vss1 =   8.0432n       
+ xi156.n43__net1 =  12.7712n       
+ xi156.n43__net17 =   1.8000        
+ xi156.n43__net7 =   7.3463n       
+ xi156.n43__sbuf_out =   1.8000        
+ xi156.n43__vddio1 =   1.8000        
+ xi156.n43__vss1 =   3.5363n       
+ xi156.n440__net1 =  12.9790n       
+ xi156.n440__net17 =   1.8000        
+ xi156.n440__sbuf_out =   1.8000        
+ xi156.n440__vddio1 =   1.8000        
+ xi156.n440__vss1 =   8.0432n       
+ xi156.n441__net1 =  12.9467n       
+ xi156.n441__net17 =   1.8000        
+ xi156.n441__sbuf_out =   1.8000        
+ xi156.n441__vddio1 =   1.8000        
+ xi156.n441__vss1 =   8.0425n       
+ xi156.n442__net1 =  12.9472n       
+ xi156.n442__net17 =   1.8000        
+ xi156.n442__sbuf_out =   1.8000        
+ xi156.n442__vddio1 =   1.8000        
+ xi156.n442__vss1 =   8.0425n       
+ xi156.n443__net1 =  12.9481n       
+ xi156.n443__net17 =   1.8000        
+ xi156.n443__sbuf_out =   1.8000        
+ xi156.n443__vddio1 =   1.8000        
+ xi156.n443__vss1 =   8.0415n       
+ xi156.n444__net1 =  12.9472n       
+ xi156.n444__net17 =   1.8000        
+ xi156.n444__sbuf_out =   1.8000        
+ xi156.n444__vddio1 =   1.8000        
+ xi156.n444__vss1 =   8.0415n       
+ xi156.n445__net1 =  12.9398n       
+ xi156.n445__net17 =   1.8000        
+ xi156.n445__sbuf_out =   1.8000        
+ xi156.n445__vss1 =   8.0402n       
+ xi156.n446__net1 =  12.9403n       
+ xi156.n446__net17 =   1.8000        
+ xi156.n446__sbuf_out =   1.8000        
+ xi156.n446__vddio1 =   1.8000        
+ xi156.n446__vss1 =   8.0402n       
+ xi156.n447__net1 =  12.9403n       
+ xi156.n447__net17 =   1.8000        
+ xi156.n447__sbuf_out =   1.8000        
+ xi156.n447__vddio1 =   1.8000        
+ xi156.n447__vss1 =   8.0385n       
+ xi156.n448__net1 =  12.9412n       
+ xi156.n448__net17 =   1.8000        
+ xi156.n448__sbuf_out =   1.8000        
+ xi156.n448__vddio1 =   1.8000        
+ xi156.n448__vss1 =   8.0385n       
+ xi156.n449__net1 =  12.9343n       
+ xi156.n449__net17 =   1.8000        
+ xi156.n449__sbuf_out =   1.8000        
+ xi156.n449__vddio1 =   1.8000        
+ xi156.n449__vss1 =   8.0274n       
+ xi156.n44__net1 =  12.7716n       
+ xi156.n44__net17 =   1.8000        
+ xi156.n44__net3 =   1.8000        
+ xi156.n44__net7 =   7.3413n       
+ xi156.n44__sbuf_out =   1.8000        
+ xi156.n44__vddio1 =   1.8000        
+ xi156.n44__vss1 =   3.3708n       
+ xi156.n450__net1 =  12.9348n       
+ xi156.n450__net17 =   1.8000        
+ xi156.n450__sbuf_out =   1.8000        
+ xi156.n450__vddio1 =   1.8000        
+ xi156.n450__vss1 =   8.0274n       
+ xi156.n451__net1 =  12.9357n       
+ xi156.n451__net17 =   1.8000        
+ xi156.n451__sbuf_out =   1.8000        
+ xi156.n451__vddio1 =   1.8000        
+ xi156.n451__vss1 =   8.0875n       
+ xi156.n452__net1 =  12.9348n       
+ xi156.n452__net17 =   1.8000        
+ xi156.n452__sbuf_out =   1.8000        
+ xi156.n452__vddio1 =   1.8000        
+ xi156.n452__vss1 =   8.0899n       
+ xi156.n453__net1 =  12.9268n       
+ xi156.n453__net17 =   1.8000        
+ xi156.n453__sbuf_out =   1.8000        
+ xi156.n453__vddio1 =   1.8000        
+ xi156.n453__vss1 =   8.0897n       
+ xi156.n454__net1 =  12.9272n       
+ xi156.n454__net17 =   1.8000        
+ xi156.n454__sbuf_out =   1.8000        
+ xi156.n454__vddio1 =   1.8000        
+ xi156.n454__vss1 =   8.0892n       
+ xi156.n455__net1 =  12.9272n       
+ xi156.n455__net17 =   1.8000        
+ xi156.n455__sbuf_out =   1.8000        
+ xi156.n455__vddio1 =   1.8000        
+ xi156.n455__vss1 =   8.0890n       
+ xi156.n456__net1 =  12.9282n       
+ xi156.n456__net17 =   1.8000        
+ xi156.n456__sbuf_out =   1.8000        
+ xi156.n456__vddio1 =   1.8000        
+ xi156.n456__vss1 =   8.0885n       
+ xi156.n457__net1 =  12.9208n       
+ xi156.n457__net17 =   1.8000        
+ xi156.n457__sbuf_out =   1.8000        
+ xi156.n457__vddio1 =   1.8000        
+ xi156.n457__vss1 =   8.0875n       
+ xi156.n458__net1 =  12.9212n       
+ xi156.n458__net17 =   1.8000        
+ xi156.n458__sbuf_out =   1.8000        
+ xi156.n458__vddio1 =   1.8000        
+ xi156.n458__vss1 =   8.0862n       
+ xi156.n459__net1 =  12.9221n       
+ xi156.n459__net17 =   1.8000        
+ xi156.n459__sbuf_out =   1.8000        
+ xi156.n459__vddio1 =   1.8000        
+ xi156.n459__vss1 =   8.0851n       
+ xi156.n45__net1 =  13.0239n       
+ xi156.n45__net17 =   1.8000        
+ xi156.n45__net7 =   7.3356n       
+ xi156.n45__sbuf_out =   1.8000        
+ xi156.n45__vddio1 =   1.8000        
+ xi156.n45__vss1 =   3.2049n       
+ xi156.n460__net1 =  12.9212n       
+ xi156.n460__net17 =   1.8000        
+ xi156.n460__sbuf_out =   1.8000        
+ xi156.n460__vddio1 =   1.8000        
+ xi156.n460__vss1 =   8.0845n       
+ xi156.n461__net1 =  12.9126n       
+ xi156.n461__net17 =   1.8000        
+ xi156.n461__sbuf_out =   1.8000        
+ xi156.n461__vddio1 =   1.8000        
+ xi156.n461__vss1 =   8.0823n       
+ xi156.n462__net1 =  12.9131n       
+ xi156.n462__net17 =   1.8000        
+ xi156.n462__sbuf_out =   1.8000        
+ xi156.n462__vddio1 =   1.8000        
+ xi156.n462__vss1 =   8.0781n       
+ xi156.n463__net1 =  12.9131n       
+ xi156.n463__net17 =   1.8000        
+ xi156.n463__sbuf_out =   1.8000        
+ xi156.n463__vddio1 =   1.8000        
+ xi156.n463__vss1 =   8.1079n       
+ xi156.n464__net1 =  12.9140n       
+ xi156.n464__net17 =   1.8000        
+ xi156.n464__sbuf_out =   1.8000        
+ xi156.n464__vddio1 =   1.8000        
+ xi156.n464__vss1 =   8.1079n       
+ xi156.n465__net1 =  12.9062n       
+ xi156.n465__net17 =   1.8000        
+ xi156.n465__sbuf_out =   1.8000        
+ xi156.n465__vddio1 =   1.8000        
+ xi156.n465__vss1 =   8.1077n       
+ xi156.n466__net1 =  12.9066n       
+ xi156.n466__net17 =   1.8000        
+ xi156.n466__sbuf_out =   1.8000        
+ xi156.n466__vddio1 =   1.8000        
+ xi156.n466__vss1 =   8.1077n       
+ xi156.n467__net1 =  12.9075n       
+ xi156.n467__net17 =   1.8000        
+ xi156.n467__sbuf_out =   1.8000        
+ xi156.n467__vddio1 =   1.8000        
+ xi156.n467__vss1 =   8.1072n       
+ xi156.n468__net1 =  12.9066n       
+ xi156.n468__net17 =   1.8000        
+ xi156.n468__sbuf_out =   1.8000        
+ xi156.n468__vddio1 =   1.8000        
+ xi156.n468__vss1 =   8.1072n       
+ xi156.n469__net1 =  12.8974n       
+ xi156.n469__net17 =   1.8000        
+ xi156.n469__sbuf_out =   1.8000        
+ xi156.n469__vddio1 =   1.8000        
+ xi156.n469__vss1 =   8.1065n       
+ xi156.n46__net1 =  13.0230n       
+ xi156.n46__net17 =   1.8000        
+ xi156.n46__net7 =   7.3292n       
+ xi156.n46__sbuf_out =   1.8000        
+ xi156.n46__vddio1 =   1.8000        
+ xi156.n46__vss1 =   3.0980n       
+ xi156.n470__net1 =  12.8979n       
+ xi156.n470__net17 =   1.8000        
+ xi156.n470__sbuf_out =   1.8000        
+ xi156.n470__vddio1 =   1.8000        
+ xi156.n470__vss1 =   8.1065n       
+ xi156.n471__net1 =  12.8979n       
+ xi156.n471__net17 =   1.8000        
+ xi156.n471__sbuf_out =   1.8000        
+ xi156.n471__vddio1 =   1.8000        
+ xi156.n471__vss1 =   8.1055n       
+ xi156.n472__net1 =  12.8988n       
+ xi156.n472__net17 =   1.8000        
+ xi156.n472__sbuf_out =   1.8000        
+ xi156.n472__vddio1 =   1.8000        
+ xi156.n472__vss1 =   8.1055n       
+ xi156.n473__net1 =  12.8905n       
+ xi156.n473__net17 =   1.8000        
+ xi156.n473__sbuf_out =   1.8000        
+ xi156.n473__vddio1 =   1.8000        
+ xi156.n473__vss1 =   8.1042n       
+ xi156.n474__net1 =  12.8910n       
+ xi156.n474__net17 =   1.8000        
+ xi156.n474__sbuf_out =   1.8000        
+ xi156.n474__vss1 =   8.1042n       
+ xi156.n475__net1 =  12.8919n       
+ xi156.n475__net17 =   1.8000        
+ xi156.n475__sbuf_out =   1.8000        
+ xi156.n475__vddio1 =   1.8000        
+ xi156.n475__vss1 =   8.1025n       
+ xi156.n476__net1 =  12.8910n       
+ xi156.n476__net17 =   1.8000        
+ xi156.n476__sbuf_out =   1.8000        
+ xi156.n476__vddio1 =   1.8000        
+ xi156.n476__vss1 =   8.1025n       
+ xi156.n477__net1 =  12.8812n       
+ xi156.n477__net17 =   1.8000        
+ xi156.n477__sbuf_out =   1.8000        
+ xi156.n477__vddio1 =   1.8000        
+ xi156.n477__vss1 =   8.0913n       
+ xi156.n478__net1 =  12.8816n       
+ xi156.n478__net17 =   1.8000        
+ xi156.n478__sbuf_out =   1.8000        
+ xi156.n478__vddio1 =   1.8000        
+ xi156.n478__vss1 =   8.0913n       
+ xi156.n479__net1 =  12.8816n       
+ xi156.n479__net17 =   1.8000        
+ xi156.n479__sbuf_out =   1.8000        
+ xi156.n479__vddio1 =   1.8000        
+ xi156.n479__vss1 =   8.1332n       
+ xi156.n47__net1 =  13.0225n       
+ xi156.n47__net17 =   1.8000        
+ xi156.n47__net7 =   7.3278n       
+ xi156.n47__sbuf_out =   1.8000        
+ xi156.n47__vddio1 =   1.8000        
+ xi156.n47__vss1 =   3.0302n       
+ xi156.n480__net1 =  12.8825n       
+ xi156.n480__net17 =   1.8000        
+ xi156.n480__sbuf_out =   1.8000        
+ xi156.n480__vddio1 =   1.8000        
+ xi156.n480__vss1 =   8.1356n       
+ xi156.n481__net1 =  12.8737n       
+ xi156.n481__net17 =   1.8000        
+ xi156.n481__sbuf_out =   1.8000        
+ xi156.n481__vddio1 =   1.8000        
+ xi156.n481__vss1 =   8.1354n       
+ xi156.n482__net1 =  12.8742n       
+ xi156.n482__net17 =   1.8000        
+ xi156.n482__sbuf_out =   1.8000        
+ xi156.n482__vddio1 =   1.8000        
+ xi156.n482__vss1 =   8.1349n       
+ xi156.n483__net1 =  12.8751n       
+ xi156.n483__net17 =   1.8000        
+ xi156.n483__sbuf_out =   1.8000        
+ xi156.n483__vddio1 =   1.8000        
+ xi156.n483__vss1 =   8.1347n       
+ xi156.n484__net1 =  12.8742n       
+ xi156.n484__net17 =   1.8000        
+ xi156.n484__sbuf_out =   1.8000        
+ xi156.n484__vddio1 =   1.8000        
+ xi156.n484__vss1 =   8.1342n       
+ xi156.n485__net1 =  13.0530n       
+ xi156.n485__net17 =   1.8000        
+ xi156.n485__sbuf_out =   1.8000        
+ xi156.n485__vddio1 =   1.8000        
+ xi156.n485__vss1 =   8.1332n       
+ xi156.n486__net1 =  13.0535n       
+ xi156.n486__net17 =   1.8000        
+ xi156.n486__sbuf_out =   1.8000        
+ xi156.n486__vddio1 =   1.8000        
+ xi156.n486__vss1 =   8.1319n       
+ xi156.n487__net1 =  13.0544n       
+ xi156.n487__net17 =   1.8000        
+ xi156.n487__sbuf_out =   1.8000        
+ xi156.n487__vddio1 =   1.8000        
+ xi156.n487__vss1 =   8.1308n       
+ xi156.n488__net1 =  13.0535n       
+ xi156.n488__net17 =   1.8000        
+ xi156.n488__sbuf_out =   1.8000        
+ xi156.n488__vddio1 =   1.8000        
+ xi156.n488__vss1 =   8.1302n       
+ xi156.n489__net1 =  13.0527n       
+ xi156.n489__net17 =   1.8000        
+ xi156.n489__sbuf_out =   1.8000        
+ xi156.n489__vddio1 =   1.8000        
+ xi156.n489__vss1 =   8.1280n       
+ xi156.n48__net1 =  13.0230n       
+ xi156.n48__net17 =   1.8000        
+ xi156.n48__net7 =   7.3640n       
+ xi156.n48__sbuf_out =   1.8000        
+ xi156.n48__vddio1 =   1.8000        
+ xi156.n48__vss1 =   2.8968n       
+ xi156.n490__net1 =  13.0532n       
+ xi156.n490__net17 =   1.8000        
+ xi156.n490__sbuf_out =   1.8000        
+ xi156.n490__vddio1 =   1.8000        
+ xi156.n490__vss1 =   8.1238n       
+ xi156.n491__net1 =  13.0532n       
+ xi156.n491__net17 =   1.8000        
+ xi156.n491__sbuf_out =   1.8000        
+ xi156.n491__vddio1 =   1.8000        
+ xi156.n491__vss1 =   8.1536n       
+ xi156.n492__net1 =  13.0541n       
+ xi156.n492__net17 =   1.8000        
+ xi156.n492__sbuf_out =   1.8000        
+ xi156.n492__vddio1 =   1.8000        
+ xi156.n492__vss1 =   8.1536n       
+ xi156.n493__net1 =  13.0522n       
+ xi156.n493__net17 =   1.8000        
+ xi156.n493__sbuf_out =   1.8000        
+ xi156.n493__vddio1 =   1.8000        
+ xi156.n493__vss1 =   8.1534n       
+ xi156.n494__net1 =  13.0527n       
+ xi156.n494__net17 =   1.8000        
+ xi156.n494__sbuf_out =   1.8000        
+ xi156.n494__vddio1 =   1.8000        
+ xi156.n494__vss1 =   8.1534n       
+ xi156.n495__net1 =  13.0536n       
+ xi156.n495__net17 =   1.8000        
+ xi156.n495__sbuf_out =   1.8000        
+ xi156.n495__vddio1 =   1.8000        
+ xi156.n495__vss1 =   8.1529n       
+ xi156.n496__net1 =  13.0527n       
+ xi156.n496__net17 =   1.8000        
+ xi156.n496__sbuf_out =   1.8000        
+ xi156.n496__vddio1 =   1.8000        
+ xi156.n496__vss1 =   8.1529n       
+ xi156.n497__net1 =  13.0513n       
+ xi156.n497__net17 =   1.8000        
+ xi156.n497__sbuf_out =   1.8000        
+ xi156.n497__vddio1 =   1.8000        
+ xi156.n497__vss1 =   8.1522n       
+ xi156.n498__net1 =  13.0518n       
+ xi156.n498__net17 =   1.8000        
+ xi156.n498__sbuf_out =   1.8000        
+ xi156.n498__vddio1 =   1.8000        
+ xi156.n498__vss1 =   8.1522n       
+ xi156.n499__net1 =  13.0518n       
+ xi156.n499__net17 =   1.8000        
+ xi156.n499__sbuf_out =   1.8000        
+ xi156.n499__vddio1 =   1.8000        
+ xi156.n499__vss1 =   8.1512n       
+ xi156.n49__net1 =  13.0202n       
+ xi156.n49__net17 =   1.8000        
+ xi156.n49__net7 =   7.3634n       
+ xi156.n49__sbuf_out =   1.8000        
+ xi156.n49__vddio1 =   1.8000        
+ xi156.n49__vss1 =   2.8973n       
+ xi156.n4__net1 =  12.8274n       
+ xi156.n4__net17 =   1.8000        
+ xi156.n4__net3 =   1.8000        
+ xi156.n4__net7 =   7.3624n       
+ xi156.n4__sbuf_in =  22.4556n       
+ xi156.n4__sbuf_out =   1.8000        
+ xi156.n4__vddio1 =   1.8000        
+ xi156.n4__vss1 = 902.3688p       
+ xi156.n500__net1 =  13.0527n       
+ xi156.n500__net17 =   1.8000        
+ xi156.n500__sbuf_out =   1.8000        
+ xi156.n500__vddio1 =   1.8000        
+ xi156.n500__vss1 =   8.1512n       
+ xi156.n501__net1 =  13.0504n       
+ xi156.n501__net17 =   1.8000        
+ xi156.n501__sbuf_out =   1.8000        
+ xi156.n501__vddio1 =   1.8000        
+ xi156.n501__vss1 =   8.1499n       
+ xi156.n502__net1 =  13.0509n       
+ xi156.n502__net17 =   1.8000        
+ xi156.n502__sbuf_out =   1.8000        
+ xi156.n502__vddio1 =   1.8000        
+ xi156.n502__vss1 =   8.1499n       
+ xi156.n503__net1 =  13.0518n       
+ xi156.n503__net17 =   1.8000        
+ xi156.n503__sbuf_out =   1.8000        
+ xi156.n503__vss1 =   8.1481n       
+ xi156.n504__net1 =  13.0509n       
+ xi156.n504__net17 =   1.8000        
+ xi156.n504__sbuf_out =   1.8000        
+ xi156.n504__vddio1 =   1.8000        
+ xi156.n504__vss1 =   8.1481n       
+ xi156.n505__net1 =  13.0489n       
+ xi156.n505__net17 =   1.8000        
+ xi156.n505__sbuf_out =   1.8000        
+ xi156.n505__vddio1 =   1.8000        
+ xi156.n505__vss1 =   8.1370n       
+ xi156.n506__net1 =  13.0494n       
+ xi156.n506__net17 =   1.8000        
+ xi156.n506__sbuf_out =   1.8000        
+ xi156.n506__vddio1 =   1.8000        
+ xi156.n506__vss1 =   8.1370n       
+ xi156.n507__net1 =  13.0494n       
+ xi156.n507__net17 =   1.8000        
+ xi156.n507__sbuf_out =   1.8000        
+ xi156.n507__vddio1 =   1.8000        
+ xi156.n507__vss1 =   8.1606n       
+ xi156.n508__net1 =  13.0503n       
+ xi156.n508__net17 =   1.8000        
+ xi156.n508__sbuf_out =   1.8000        
+ xi156.n508__vddio1 =   1.8000        
+ xi156.n508__vss1 =   8.1630n       
+ xi156.n509__net1 =  13.0475n       
+ xi156.n509__net17 =   1.8000        
+ xi156.n509__sbuf_out =   1.8000        
+ xi156.n509__vddio1 =   1.8000        
+ xi156.n509__vss1 =   8.1628n       
+ xi156.n50__net1 =  13.0202n       
+ xi156.n50__net17 =   1.8000        
+ xi156.n50__net7 =   7.3643n       
+ xi156.n50__sbuf_out =   1.8000        
+ xi156.n50__vss1 =   2.9004n       
+ xi156.n510__net1 =  13.0480n       
+ xi156.n510__net17 =   1.8000        
+ xi156.n510__sbuf_out =   1.8000        
+ xi156.n510__vddio1 =   1.8000        
+ xi156.n510__vss1 =   8.1623n       
+ xi156.n511__net1 =  13.0489n       
+ xi156.n511__net17 =   1.8000        
+ xi156.n511__sbuf_out =   1.8000        
+ xi156.n511__vddio1 =   1.8000        
+ xi156.n511__vss1 =   8.1621n       
+ xi156.n512__net1 =  13.0480n       
+ xi156.n512__net17 =   1.8000        
+ xi156.n512__sbuf_out =   1.8000        
+ xi156.n512__vddio1 =   1.8000        
+ xi156.n512__vss1 =   8.1616n       
+ xi156.n513__net1 =  13.0454n       
+ xi156.n513__net17 =   1.8000        
+ xi156.n513__sbuf_out =   1.8000        
+ xi156.n513__vddio1 =   1.8000        
+ xi156.n513__vss1 =   8.1606n       
+ xi156.n514__net1 =  13.0459n       
+ xi156.n514__net17 =   1.8000        
+ xi156.n514__sbuf_out =   1.8000        
+ xi156.n514__vddio1 =   1.8000        
+ xi156.n514__vss1 =   8.1593n       
+ xi156.n515__net1 =  13.0459n       
+ xi156.n515__net17 =   1.8000        
+ xi156.n515__sbuf_out =   1.8000        
+ xi156.n515__vddio1 =   1.8000        
+ xi156.n515__vss1 =   8.1582n       
+ xi156.n516__net1 =  13.0468n       
+ xi156.n516__net17 =   1.8000        
+ xi156.n516__sbuf_out =   1.8000        
+ xi156.n516__vddio1 =   1.8000        
+ xi156.n516__vss1 =   8.1576n       
+ xi156.n517__net1 =  13.0436n       
+ xi156.n517__net17 =   1.8000        
+ xi156.n517__sbuf_out =   1.8000        
+ xi156.n517__vddio1 =   1.8000        
+ xi156.n517__vss1 =   8.1554n       
+ xi156.n518__net1 =  13.0441n       
+ xi156.n518__net17 =   1.8000        
+ xi156.n518__sbuf_out =   1.8000        
+ xi156.n518__vddio1 =   1.8000        
+ xi156.n518__vss1 =   8.1512n       
+ xi156.n519__net1 =  13.0450n       
+ xi156.n519__net17 =   1.8000        
+ xi156.n519__sbuf_out =   1.8000        
+ xi156.n519__vddio1 =   1.8000        
+ xi156.n519__vss1 =   8.1810n       
+ xi156.n51__net1 =  13.0197n       
+ xi156.n51__net17 =   1.8000        
+ xi156.n51__net7 =   7.3622n       
+ xi156.n51__sbuf_out =   1.8000        
+ xi156.n51__vddio1 =   1.8000        
+ xi156.n51__vss1 =   3.7330n       
+ xi156.n520__net1 =  13.0441n       
+ xi156.n520__net17 =   1.8000        
+ xi156.n520__sbuf_out =   1.8000        
+ xi156.n520__vddio1 =   1.8000        
+ xi156.n520__vss1 =   8.1810n       
+ xi156.n521__net1 =  13.0409n       
+ xi156.n521__net17 =   1.8000        
+ xi156.n521__sbuf_out =   1.8000        
+ xi156.n521__vddio1 =   1.8000        
+ xi156.n521__vss1 =   8.1808n       
+ xi156.n522__net1 =  13.0414n       
+ xi156.n522__net17 =   1.8000        
+ xi156.n522__sbuf_out =   1.8000        
+ xi156.n522__vddio1 =   1.8000        
+ xi156.n522__vss1 =   8.1808n       
+ xi156.n523__net1 =  13.0414n       
+ xi156.n523__net17 =   1.8000        
+ xi156.n523__sbuf_out =   1.8000        
+ xi156.n523__vddio1 =   1.8000        
+ xi156.n523__vss1 =   8.1803n       
+ xi156.n524__net1 =  13.0423n       
+ xi156.n524__net17 =   1.8000        
+ xi156.n524__sbuf_out =   1.8000        
+ xi156.n524__vddio1 =   1.8000        
+ xi156.n524__vss1 =   8.1803n       
+ xi156.n525__net1 =  13.0386n       
+ xi156.n525__net17 =   1.8000        
+ xi156.n525__sbuf_out =   1.8000        
+ xi156.n525__vddio1 =   1.8000        
+ xi156.n525__vss1 =   8.1796n       
+ xi156.n526__net1 =  13.0390n       
+ xi156.n526__net17 =   1.8000        
+ xi156.n526__sbuf_out =   1.8000        
+ xi156.n526__vddio1 =   1.8000        
+ xi156.n526__vss1 =   8.1796n       
+ xi156.n527__net1 =  13.0399n       
+ xi156.n527__net17 =   1.8000        
+ xi156.n527__sbuf_out =   1.8000        
+ xi156.n527__vddio1 =   1.8000        
+ xi156.n527__vss1 =   8.1786n       
+ xi156.n528__net1 =  13.0390n       
+ xi156.n528__net17 =   1.8000        
+ xi156.n528__sbuf_out =   1.8000        
+ xi156.n528__vddio1 =   1.8000        
+ xi156.n528__vss1 =   8.1786n       
+ xi156.n529__net1 =  12.8284n       
+ xi156.n529__net17 =   1.8000        
+ xi156.n529__sbuf_out =   1.8000        
+ xi156.n529__vddio1 =   1.8000        
+ xi156.n529__vss1 =   8.1773n       
+ xi156.n52__net1 =  13.0211n       
+ xi156.n52__net17 =   1.8000        
+ xi156.n52__net7 =   7.3630n       
+ xi156.n52__sbuf_out =   1.8000        
+ xi156.n52__vddio1 =   1.8000        
+ xi156.n52__vss1 =   3.8486n       
+ xi156.n530__net1 =  12.8275n       
+ xi156.n530__net17 =   1.8000        
+ xi156.n530__sbuf_out =   1.8000        
+ xi156.n530__vddio1 =   1.8000        
+ xi156.n530__vss1 =   8.1773n       
+ xi156.n531__net1 =  12.8270n       
+ xi156.n531__net17 =   1.8000        
+ xi156.n531__sbuf_out =   1.8000        
+ xi156.n531__vddio1 =   1.8000        
+ xi156.n531__vss1 =   8.1756n       
+ xi156.n532__net1 =  12.8275n       
+ xi156.n532__net17 =   1.8000        
+ xi156.n532__sbuf_out =   1.8000        
+ xi156.n532__vss1 =   8.1756n       
+ xi156.n533__net1 =  12.8196n       
+ xi156.n533__net17 =   1.8000        
+ xi156.n533__sbuf_out =   1.8000        
+ xi156.n533__vddio1 =   1.8000        
+ xi156.n533__vss1 =   8.1644n       
+ xi156.n534__net1 =  12.8196n       
+ xi156.n534__net17 =   1.8000        
+ xi156.n534__sbuf_out =   1.8000        
+ xi156.n534__vddio1 =   1.8000        
+ xi156.n534__vss1 =   8.1644n       
+ xi156.n535__net1 =  12.8191n       
+ xi156.n535__net17 =   1.8000        
+ xi156.n535__sbuf_out =   1.8000        
+ xi156.n535__vddio1 =   1.8000        
+ xi156.n535__vss1 =   8.1651n       
+ xi156.n536__net1 =  12.8205n       
+ xi156.n536__net17 =   1.8000        
+ xi156.n536__sbuf_out =   1.8000        
+ xi156.n536__vddio1 =   1.8000        
+ xi156.n536__vss1 =   8.1663n       
+ xi156.n537__net1 =  12.8100n       
+ xi156.n537__net17 =   1.8000        
+ xi156.n537__sbuf_out =   1.8000        
+ xi156.n537__vddio1 =   1.8000        
+ xi156.n537__vss1 =   8.1662n       
+ xi156.n538__net1 =  12.8091n       
+ xi156.n538__net17 =   1.8000        
+ xi156.n538__sbuf_out =   1.8000        
+ xi156.n538__vddio1 =   1.8000        
+ xi156.n538__vss1 =   8.1659n       
+ xi156.n539__net1 =  12.8086n       
+ xi156.n539__net17 =   1.8000        
+ xi156.n539__sbuf_out =   1.8000        
+ xi156.n539__vddio1 =   1.8000        
+ xi156.n539__vss1 =   8.1658n       
+ xi156.n53__net1 =  13.0172n       
+ xi156.n53__net17 =   1.8000        
+ xi156.n53__net7 =   7.3603n       
+ xi156.n53__sbuf_out =   1.8000        
+ xi156.n53__vddio1 =   1.8000        
+ xi156.n53__vss1 =   3.5543n       
+ xi156.n540__net1 =  12.8091n       
+ xi156.n540__net17 =   1.8000        
+ xi156.n540__sbuf_out =   1.8000        
+ xi156.n540__vddio1 =   1.8000        
+ xi156.n540__vss1 =   8.1655n       
+ xi156.n541__net1 =  12.8007n       
+ xi156.n541__net17 =   1.8000        
+ xi156.n541__sbuf_out =   1.8000        
+ xi156.n541__vddio1 =   1.8000        
+ xi156.n541__vss1 =   8.1650n       
+ xi156.n542__net1 =  12.8007n       
+ xi156.n542__net17 =   1.8000        
+ xi156.n542__sbuf_out =   1.8000        
+ xi156.n542__vddio1 =   1.8000        
+ xi156.n542__vss1 =   8.1644n       
+ xi156.n543__net1 =  12.8003n       
+ xi156.n543__net17 =   1.8000        
+ xi156.n543__sbuf_out =   1.8000        
+ xi156.n543__vddio1 =   1.8000        
+ xi156.n543__vss1 =   8.1638n       
+ xi156.n544__net1 =  12.8016n       
+ xi156.n544__net17 =   1.8000        
+ xi156.n544__sbuf_out =   1.8000        
+ xi156.n544__vddio1 =   1.8000        
+ xi156.n544__vss1 =   8.1635n       
+ xi156.n545__net1 =  12.7905n       
+ xi156.n545__net17 =   1.8000        
+ xi156.n545__sbuf_out =   1.8000        
+ xi156.n545__vddio1 =   1.8000        
+ xi156.n545__vss1 =   8.1624n       
+ xi156.n546__net1 =  12.7896n       
+ xi156.n546__net17 =   1.8000        
+ xi156.n546__sbuf_out =   1.8000        
+ xi156.n546__vddio1 =   1.8000        
+ xi156.n546__vss1 =   8.1621n       
+ xi156.n547__net1 =  12.7891n       
+ xi156.n547__net17 =   1.8000        
+ xi156.n547__sbuf_out =   1.8000        
+ xi156.n547__vddio1 =   1.8000        
+ xi156.n547__vss1 =   8.1842n       
+ xi156.n548__net1 =  12.7896n       
+ xi156.n548__net17 =   1.8000        
+ xi156.n548__sbuf_out =   1.8000        
+ xi156.n548__vddio1 =   1.8000        
+ xi156.n548__vss1 =   8.1841n       
+ xi156.n549__net1 =  12.7808n       
+ xi156.n549__net17 =   1.8000        
+ xi156.n549__sbuf_out =   1.8000        
+ xi156.n549__vddio1 =   1.8000        
+ xi156.n549__vss1 =   8.1839n       
+ xi156.n54__net1 =  13.0163n       
+ xi156.n54__net17 =   1.8000        
+ xi156.n54__net7 =   7.3611n       
+ xi156.n54__sbuf_out =   1.8000        
+ xi156.n54__vddio1 =   1.8000        
+ xi156.n54__vss1 =   3.5543n       
+ xi156.n550__net1 =  12.7808n       
+ xi156.n550__net17 =   1.8000        
+ xi156.n550__sbuf_out =   1.8000        
+ xi156.n550__vddio1 =   1.8000        
+ xi156.n550__vss1 =   8.1835n       
+ xi156.n551__net1 =  12.7803n       
+ xi156.n551__net17 =   1.8000        
+ xi156.n551__sbuf_out =   1.8000        
+ xi156.n551__vddio1 =   1.8000        
+ xi156.n551__vss1 =   8.1830n       
+ xi156.n552__net1 =  12.7817n       
+ xi156.n552__net17 =   1.8000        
+ xi156.n552__sbuf_out =   1.8000        
+ xi156.n552__vddio1 =   1.8000        
+ xi156.n552__vss1 =   8.1824n       
+ xi156.n553__net1 =  12.7700n       
+ xi156.n553__net17 =   1.8000        
+ xi156.n553__sbuf_out =   1.8000        
+ xi156.n553__vddio1 =   1.8000        
+ xi156.n553__vss1 =   8.1815n       
+ xi156.n554__net1 =  12.7692n       
+ xi156.n554__net17 =   1.8000        
+ xi156.n554__sbuf_out =   1.8000        
+ xi156.n554__vddio1 =   1.8000        
+ xi156.n554__vss1 =   8.1714n       
+ xi156.n555__net1 =  12.7687n       
+ xi156.n555__net17 =   1.8000        
+ xi156.n555__sbuf_out =   1.8000        
+ xi156.n555__vddio1 =   1.8000        
+ xi156.n555__vss1 =   9.8684n       
+ xi156.n556__net1 =  12.7692n       
+ xi156.n556__net17 =   1.8000        
+ xi156.n556__sbuf_out =   1.8000        
+ xi156.n556__vddio1 =   1.8000        
+ xi156.n556__vss1 =   9.8594n       
+ xi156.n557__net1 =  12.7701n       
+ xi156.n557__net17 =   1.8000        
+ xi156.n557__sbuf_out =   1.8000        
+ xi156.n557__vddio1 =   1.8000        
+ xi156.n557__vss1 =   9.9431n       
+ xi156.n558__net1 =  12.7701n       
+ xi156.n558__net17 =   1.8000        
+ xi156.n558__sbuf_out =   1.8000        
+ xi156.n558__vddio1 =   1.8000        
+ xi156.n558__vss1 =   9.8675n       
+ xi156.n559__net1 =  12.7696n       
+ xi156.n559__net17 =   1.8000        
+ xi156.n559__sbuf_out =   1.8000        
+ xi156.n559__vddio1 =   1.8000        
+ xi156.n559__vss1 =   9.8715n       
+ xi156.n55__net1 =  13.0158n       
+ xi156.n55__net17 =   1.8000        
+ xi156.n55__net7 =   7.3577n       
+ xi156.n55__sbuf_out =   1.8000        
+ xi156.n55__vddio1 =   1.8000        
+ xi156.n55__vss1 =   3.3888n       
+ xi156.n560__net1 =  12.7710n       
+ xi156.n560__net17 =   1.8000        
+ xi156.n560__sbuf_out =   1.8000        
+ xi156.n560__vddio1 =   1.8000        
+ xi156.n560__vss1 =   9.8837n       
+ xi156.n561__net1 =  12.7719n       
+ xi156.n561__net17 =   1.8000        
+ xi156.n561__sbuf_out =   1.8000        
+ xi156.n561__vss1 =   9.8950n       
+ xi156.n562__net1 =  12.7710n       
+ xi156.n562__net17 =   1.8000        
+ xi156.n562__sbuf_out =   1.8000        
+ xi156.n562__vddio1 =   1.8000        
+ xi156.n562__vss1 =   9.9070n       
+ xi156.n563__net1 =  12.7705n       
+ xi156.n563__net17 =   1.8000        
+ xi156.n563__sbuf_out =   1.8000        
+ xi156.n563__vddio1 =   1.8000        
+ xi156.n563__vss1 =   9.9182n       
+ xi156.n564__net1 =  12.7710n       
+ xi156.n564__net17 =   1.8000        
+ xi156.n564__sbuf_out =   1.8000        
+ xi156.n564__vddio1 =   1.8000        
+ xi156.n564__vss1 =   9.9234n       
+ xi156.n565__net1 =  12.7714n       
+ xi156.n565__net17 =   1.8000        
+ xi156.n565__sbuf_out =   1.8000        
+ xi156.n565__vddio1 =   1.8000        
+ xi156.n565__vss1 =   9.9294n       
+ xi156.n566__net1 =  12.7714n       
+ xi156.n566__net17 =   1.8000        
+ xi156.n566__sbuf_out =   1.8000        
+ xi156.n566__vddio1 =   1.8000        
+ xi156.n566__vss1 =   9.9394n       
+ xi156.n567__net1 =  12.7710n       
+ xi156.n567__net17 =   1.8000        
+ xi156.n567__sbuf_out =   1.8000        
+ xi156.n567__vddio1 =   1.8000        
+ xi156.n567__vss1 =   9.9500n       
+ xi156.n568__net1 =  12.7723n       
+ xi156.n568__net17 =   1.8000        
+ xi156.n568__sbuf_out =   1.8000        
+ xi156.n568__vddio1 =   1.8000        
+ xi156.n568__vss1 =   9.9599n       
+ xi156.n569__net1 =  12.7726n       
+ xi156.n569__net17 =   1.8000        
+ xi156.n569__sbuf_out =   1.8000        
+ xi156.n569__vddio1 =   1.8000        
+ xi156.n569__vss1 =   9.9703n       
+ xi156.n56__net1 =  13.0163n       
+ xi156.n56__net17 =   1.8000        
+ xi156.n56__net7 =   7.3586n       
+ xi156.n56__sbuf_out =   1.8000        
+ xi156.n56__vddio1 =   1.8000        
+ xi156.n56__vss1 =   3.3888n       
+ xi156.n570__net1 =  12.7717n       
+ xi156.n570__net17 =   1.8000        
+ xi156.n570__sbuf_out =   1.8000        
+ xi156.n570__vddio1 =   1.8000        
+ xi156.n570__vss1 =   9.9800n       
+ xi156.n571__net1 =  12.7713n       
+ xi156.n571__net17 =   1.8000        
+ xi156.n571__sbuf_out =   1.8000        
+ xi156.n571__vddio1 =   1.8000        
+ xi156.n571__vss1 =   9.9902n       
+ xi156.n572__net1 =  12.7717n       
+ xi156.n572__net17 =   1.8000        
+ xi156.n572__sbuf_out =   1.8000        
+ xi156.n572__vddio1 =   1.8000        
+ xi156.n572__vss1 =   9.9930n       
+ xi156.n573__net1 =  13.0239n       
+ xi156.n573__net17 =   1.8000        
+ xi156.n573__sbuf_out =   1.8000        
+ xi156.n573__vddio1 =   1.8000        
+ xi156.n573__vss1 =  10.0016n       
+ xi156.n574__net1 =  13.0231n       
+ xi156.n574__net17 =   1.8000        
+ xi156.n574__sbuf_out =   1.8000        
+ xi156.n574__vddio1 =   1.8000        
+ xi156.n574__vss1 =  10.0144n       
+ xi156.n575__net1 =  13.0226n       
+ xi156.n575__net17 =   1.8000        
+ xi156.n575__sbuf_out =   1.8000        
+ xi156.n575__vddio1 =   1.8000        
+ xi156.n575__vss1 =  10.0261n       
+ xi156.n576__net1 =  13.0231n       
+ xi156.n576__net17 =   1.8000        
+ xi156.n576__sbuf_out =   1.8000        
+ xi156.n576__vddio1 =   1.8000        
+ xi156.n576__vss1 =  10.0331n       
+ xi156.n577__net1 =  13.0203n       
+ xi156.n577__net17 =   1.8000        
+ xi156.n577__sbuf_out =   1.8000        
+ xi156.n577__vddio1 =   1.8000        
+ xi156.n577__vss1 =   9.8517n       
+ xi156.n578__net1 =  13.0203n       
+ xi156.n578__net17 =   1.8000        
+ xi156.n578__sbuf_out =   1.8000        
+ xi156.n578__vss1 =   9.8895n       
+ xi156.n579__net1 =  13.0198n       
+ xi156.n579__net17 =   1.8000        
+ xi156.n579__sbuf_out =   1.8000        
+ xi156.n579__vddio1 =   1.8000        
+ xi156.n579__vss1 =   9.9016n       
+ xi156.n57__net1 =  13.0131n       
+ xi156.n57__net17 =   1.8000        
+ xi156.n57__net7 =   7.3546n       
+ xi156.n57__sbuf_out =   1.8000        
+ xi156.n57__vddio1 =   1.8000        
+ xi156.n57__vss1 =   3.2229n       
+ xi156.n580__net1 =  13.0212n       
+ xi156.n580__net17 =   1.8000        
+ xi156.n580__sbuf_out =   1.8000        
+ xi156.n580__vddio1 =   1.8000        
+ xi156.n580__vss1 =   9.9130n       
+ xi156.n581__net1 =  13.0173n       
+ xi156.n581__net17 =   1.8000        
+ xi156.n581__sbuf_out =   1.8000        
+ xi156.n581__vddio1 =   1.8000        
+ xi156.n581__vss1 =   9.9249n       
+ xi156.n582__net1 =  13.0164n       
+ xi156.n582__net17 =   1.8000        
+ xi156.n582__sbuf_out =   1.8000        
+ xi156.n582__vddio1 =   1.8000        
+ xi156.n582__vss1 =   9.9362n       
+ xi156.n583__net1 =  13.0159n       
+ xi156.n583__net17 =   1.8000        
+ xi156.n583__sbuf_out =   1.8000        
+ xi156.n583__vddio1 =   1.8000        
+ xi156.n583__vss1 =   9.9474n       
+ xi156.n584__net1 =  13.0164n       
+ xi156.n584__net17 =   1.8000        
+ xi156.n584__sbuf_out =   1.8000        
+ xi156.n584__vddio1 =   1.8000        
+ xi156.n584__vss1 =   9.9574n       
+ xi156.n585__net1 =  13.0131n       
+ xi156.n585__net17 =   1.8000        
+ xi156.n585__sbuf_out =   1.8000        
+ xi156.n585__vddio1 =   1.8000        
+ xi156.n585__vss1 =   9.9679n       
+ xi156.n586__net1 =  13.0131n       
+ xi156.n586__net17 =   1.8000        
+ xi156.n586__sbuf_out =   1.8000        
+ xi156.n586__vddio1 =   1.8000        
+ xi156.n586__vss1 =   9.9778n       
+ xi156.n587__net1 =  13.0127n       
+ xi156.n587__net17 =   1.8000        
+ xi156.n587__sbuf_out =   1.8000        
+ xi156.n587__vddio1 =   1.8000        
+ xi156.n587__vss1 =   9.9882n       
+ xi156.n588__net1 =  13.0140n       
+ xi156.n588__net17 =   1.8000        
+ xi156.n588__sbuf_out =   1.8000        
+ xi156.n588__vddio1 =   1.8000        
+ xi156.n588__vss1 =   9.9980n       
+ xi156.n589__net1 =  13.0095n       
+ xi156.n589__net17 =   1.8000        
+ xi156.n589__sbuf_out =   1.8000        
+ xi156.n589__vddio1 =   1.8000        
+ xi156.n589__vss1 =  10.0082n       
+ xi156.n58__net1 =  13.0131n       
+ xi156.n58__net17 =   1.8000        
+ xi156.n58__net7 =   7.3554n       
+ xi156.n58__sbuf_out =   1.8000        
+ xi156.n58__vddio1 =   1.8000        
+ xi156.n58__vss1 =   3.2229n       
+ xi156.n590__net1 =  13.0086n       
+ xi156.n590__net17 =   1.8000        
+ xi156.n590__sbuf_out =   1.8000        
+ xi156.n590__vddio1 =   1.8000        
+ xi156.n590__vss1 =  10.0196n       
+ xi156.n591__net1 =  13.0082n       
+ xi156.n591__net17 =   1.8000        
+ xi156.n591__sbuf_out =   1.8000        
+ xi156.n591__vddio1 =   1.8000        
+ xi156.n591__vss1 =  10.0324n       
+ xi156.n592__net1 =  13.0086n       
+ xi156.n592__net17 =   1.8000        
+ xi156.n592__sbuf_out =   1.8000        
+ xi156.n592__vddio1 =   1.8000        
+ xi156.n592__vss1 =  10.0351n       
+ xi156.n593__net1 =  13.0049n       
+ xi156.n593__net17 =   1.8000        
+ xi156.n593__sbuf_out =   1.8000        
+ xi156.n593__vddio1 =   1.8000        
+ xi156.n593__vss1 =  11.2958n       
+ xi156.n594__net1 =  13.0049n       
+ xi156.n594__net17 =   1.8000        
+ xi156.n594__sbuf_out =   1.8000        
+ xi156.n594__vddio1 =   1.8000        
+ xi156.n594__vss1 =  11.2868n       
+ xi156.n595__net1 =  13.0045n       
+ xi156.n595__net17 =   1.8000        
+ xi156.n595__sbuf_out =   1.8000        
+ xi156.n595__vddio1 =   1.8000        
+ xi156.n595__vss1 =  11.2894n       
+ xi156.n596__net1 =  13.0058n       
+ xi156.n596__net17 =   1.8000        
+ xi156.n596__sbuf_out =   1.8000        
+ xi156.n596__vddio1 =   1.8000        
+ xi156.n596__vss1 =  11.2872n       
+ xi156.n597__net1 =  13.0007n       
+ xi156.n597__net17 =   1.8000        
+ xi156.n597__sbuf_out =   1.8000        
+ xi156.n597__vddio1 =   1.8000        
+ xi156.n597__vss1 =  11.2878n       
+ xi156.n598__net1 =  12.9998n       
+ xi156.n598__net17 =   1.8000        
+ xi156.n598__sbuf_out =   1.8000        
+ xi156.n598__vddio1 =   1.8000        
+ xi156.n598__vss1 =  11.2887n       
+ xi156.n599__net1 =  12.9993n       
+ xi156.n599__net17 =   1.8000        
+ xi156.n599__sbuf_out =   1.8000        
+ xi156.n599__vddio1 =   1.8000        
+ xi156.n599__vss1 =  11.2892n       
+ xi156.n59__net1 =  13.0126n       
+ xi156.n59__net17 =   1.8000        
+ xi156.n59__net7 =   7.3508n       
+ xi156.n59__sbuf_out =   1.8000        
+ xi156.n59__vddio1 =   1.8000        
+ xi156.n59__vss1 =   3.0481n       
+ xi156.n5__net1 =  12.8195n       
+ xi156.n5__net17 =   1.8000        
+ xi156.n5__net3 =   1.8000        
+ xi156.n5__net7 =   7.3605n       
+ xi156.n5__sbuf_in =  22.4552n       
+ xi156.n5__sbuf_out =   1.8000        
+ xi156.n5__vddio1 =   1.8000        
+ xi156.n5__vss1 =   1.1906n       
+ xi156.n600__net1 =  12.9998n       
+ xi156.n600__net17 =   1.8000        
+ xi156.n600__sbuf_out =   1.8000        
+ xi156.n600__vddio1 =   1.8000        
+ xi156.n600__vss1 =  11.2894n       
+ xi156.n601__net1 =  12.9957n       
+ xi156.n601__net17 =   1.8000        
+ xi156.n601__sbuf_out =   1.8000        
+ xi156.n601__vddio1 =   1.8000        
+ xi156.n601__vss1 =  11.2899n       
+ xi156.n602__net1 =  12.9957n       
+ xi156.n602__net17 =   1.8000        
+ xi156.n602__sbuf_out =   1.8000        
+ xi156.n602__vddio1 =   1.8000        
+ xi156.n602__vss1 =  11.2902n       
+ xi156.n603__net1 =  12.9952n       
+ xi156.n603__net17 =   1.8000        
+ xi156.n603__sbuf_out =   1.8000        
+ xi156.n603__vddio1 =   1.8000        
+ xi156.n603__vss1 =  11.2904n       
+ xi156.n604__net1 =  12.9966n       
+ xi156.n604__net17 =   1.8000        
+ xi156.n604__sbuf_out =   1.8000        
+ xi156.n604__vddio1 =   1.8000        
+ xi156.n604__vss1 =  11.2904n       
+ xi156.n605__net1 =  12.9909n       
+ xi156.n605__net17 =   1.8000        
+ xi156.n605__sbuf_out =   1.8000        
+ xi156.n605__vddio1 =   1.8000        
+ xi156.n605__vss1 =  11.2906n       
+ xi156.n606__net1 =  12.9900n       
+ xi156.n606__net17 =   1.8000        
+ xi156.n606__sbuf_out =   1.8000        
+ xi156.n607__net1 =  12.9895n       
+ xi156.n607__net17 =   1.8000        
+ xi156.n607__sbuf_out =   1.8000        
+ xi156.n607__vddio1 =   1.8000        
+ xi156.n607__vss1 =  11.2865n       
+ xi156.n608__net1 =  12.9900n       
+ xi156.n608__net17 =   1.8000        
+ xi156.n608__sbuf_out =   1.8000        
+ xi156.n608__vss1 =  11.3058n       
+ xi156.n609__net1 =  12.9854n       
+ xi156.n609__net17 =   1.8000        
+ xi156.n609__sbuf_out =   1.8000        
+ xi156.n609__vddio1 =   1.8000        
+ xi156.n609__vss1 =  11.3066n       
+ xi156.n60__net1 =  13.0139n       
+ xi156.n60__net17 =   1.8000        
+ xi156.n60__net7 =   7.3516n       
+ xi156.n60__sbuf_out =   1.8000        
+ xi156.n60__vddio1 =   1.8000        
+ xi156.n60__vss1 =   3.0481n       
+ xi156.n610__net1 =  12.9854n       
+ xi156.n610__net17 =   1.8000        
+ xi156.n610__sbuf_out =   1.8000        
+ xi156.n610__vddio1 =   1.8000        
+ xi156.n610__vss1 =  11.3073n       
+ xi156.n611__net1 =  12.9849n       
+ xi156.n611__net17 =   1.8000        
+ xi156.n611__sbuf_out =   1.8000        
+ xi156.n611__vddio1 =   1.8000        
+ xi156.n611__vss1 =  11.3078n       
+ xi156.n612__net1 =  12.9862n       
+ xi156.n612__net17 =   1.8000        
+ xi156.n612__sbuf_out =   1.8000        
+ xi156.n612__vddio1 =   1.8000        
+ xi156.n612__vss1 =  11.3082n       
+ xi156.n613__net1 =  12.9799n       
+ xi156.n613__net17 =   1.8000        
+ xi156.n613__sbuf_out =   1.8000        
+ xi156.n613__vddio1 =   1.8000        
+ xi156.n613__vss1 =  11.3084n       
+ xi156.n614__net1 =  12.9790n       
+ xi156.n614__net17 =   1.8000        
+ xi156.n614__sbuf_out =   1.8000        
+ xi156.n614__vddio1 =   1.8000        
+ xi156.n614__vss1 =  11.3085n       
+ xi156.n615__net1 =  12.9786n       
+ xi156.n615__net17 =   1.8000        
+ xi156.n615__sbuf_out =   1.8000        
+ xi156.n615__vddio1 =   1.8000        
+ xi156.n615__vss1 =  11.2888n       
+ xi156.n616__net1 =  12.9790n       
+ xi156.n616__net17 =   1.8000        
+ xi156.n616__sbuf_out =   1.8000        
+ xi156.n616__vddio1 =   1.8000        
+ xi156.n616__vss1 =  11.2798n       
+ xi156.n617__net1 =  12.9467n       
+ xi156.n617__net17 =   1.8000        
+ xi156.n617__sbuf_out =   1.8000        
+ xi156.n617__vddio1 =   1.8000        
+ xi156.n617__vss1 =  11.2848n       
+ xi156.n618__net1 =  12.9472n       
+ xi156.n618__net17 =   1.8000        
+ xi156.n618__sbuf_out =   1.8000        
+ xi156.n618__vddio1 =   1.8000        
+ xi156.n618__vss1 =  11.2804n       
+ xi156.n619__net1 =  12.9481n       
+ xi156.n619__net17 =   1.8000        
+ xi156.n619__sbuf_out =   1.8000        
+ xi156.n619__vddio1 =   1.8000        
+ xi156.n619__vss1 =  11.2818n       
+ xi156.n61__net1 =  13.0094n       
+ xi156.n61__net17 =   1.8000        
+ xi156.n61__net7 =   7.3463n       
+ xi156.n61__sbuf_out =   1.8000        
+ xi156.n61__vss1 =   2.9063n       
+ xi156.n620__net1 =  12.9472n       
+ xi156.n620__net17 =   1.8000        
+ xi156.n620__sbuf_out =   1.8000        
+ xi156.n620__vddio1 =   1.8000        
+ xi156.n620__vss1 =  11.2835n       
+ xi156.n621__net1 =  12.9398n       
+ xi156.n621__net17 =   1.8000        
+ xi156.n621__sbuf_out =   1.8000        
+ xi156.n621__vddio1 =   1.8000        
+ xi156.n621__vss1 =  11.2845n       
+ xi156.n622__net1 =  12.9403n       
+ xi156.n622__net17 =   1.8000        
+ xi156.n622__sbuf_out =   1.8000        
+ xi156.n622__vddio1 =   1.8000        
+ xi156.n622__vss1 =  11.2849n       
+ xi156.n623__net1 =  12.9403n       
+ xi156.n623__net17 =   1.8000        
+ xi156.n623__sbuf_out =   1.8000        
+ xi156.n623__vddio1 =   1.8000        
+ xi156.n623__vss1 =  11.2859n       
+ xi156.n624__net1 =  12.9412n       
+ xi156.n624__net17 =   1.8000        
+ xi156.n624__sbuf_out =   1.8000        
+ xi156.n624__vddio1 =   1.8000        
+ xi156.n624__vss1 =  11.2866n       
+ xi156.n625__net1 =  12.9343n       
+ xi156.n625__net17 =   1.8000        
+ xi156.n625__sbuf_out =   1.8000        
+ xi156.n625__vddio1 =   1.8000        
+ xi156.n625__vss1 =  11.2870n       
+ xi156.n626__net1 =  12.9348n       
+ xi156.n626__net17 =   1.8000        
+ xi156.n626__sbuf_out =   1.8000        
+ xi156.n626__vddio1 =   1.8000        
+ xi156.n626__vss1 =  11.2870n       
+ xi156.n627__net1 =  12.9356n       
+ xi156.n627__net17 =   1.8000        
+ xi156.n627__sbuf_out =   1.8000        
+ xi156.n627__vddio1 =   1.8000        
+ xi156.n627__vss1 =  11.2873n       
+ xi156.n628__net1 =  12.9348n       
+ xi156.n628__net17 =   1.8000        
+ xi156.n628__sbuf_out =   1.8000        
+ xi156.n628__vddio1 =   1.8000        
+ xi156.n629__net1 =  12.9268n       
+ xi156.n629__net17 =   1.8000        
+ xi156.n629__sbuf_out =   1.8000        
+ xi156.n629__vddio1 =   1.8000        
+ xi156.n629__vss1 =  11.2888n       
+ xi156.n62__net1 =  13.0085n       
+ xi156.n62__net17 =   1.8000        
+ xi156.n62__net7 =   7.3472n       
+ xi156.n62__sbuf_out =   1.8000        
+ xi156.n62__vddio1 =   1.8000        
+ xi156.n62__vss1 =   2.9063n       
+ xi156.n630__net1 =  12.9272n       
+ xi156.n630__net17 =   1.8000        
+ xi156.n630__sbuf_out =   1.8000        
+ xi156.n630__vddio1 =   1.8000        
+ xi156.n630__vss1 =  11.2756n       
+ xi156.n631__net1 =  12.9272n       
+ xi156.n631__net17 =   1.8000        
+ xi156.n631__sbuf_out =   1.8000        
+ xi156.n631__vddio1 =   1.8000        
+ xi156.n631__vss1 =  11.2998n       
+ xi156.n632__net1 =  12.9281n       
+ xi156.n632__net17 =   1.8000        
+ xi156.n632__sbuf_out =   1.8000        
+ xi156.n632__vddio1 =   1.8000        
+ xi156.n632__vss1 =  11.2998n       
+ xi156.n633__net1 =  12.9208n       
+ xi156.n633__net17 =   1.8000        
+ xi156.n633__sbuf_out =   1.8000        
+ xi156.n633__vddio1 =   1.8000        
+ xi156.n633__vss1 =  11.3015n       
+ xi156.n634__net1 =  12.9212n       
+ xi156.n634__net17 =   1.8000        
+ xi156.n634__sbuf_out =   1.8000        
+ xi156.n634__vddio1 =   1.8000        
+ xi156.n634__vss1 =  11.3015n       
+ xi156.n635__net1 =  12.9221n       
+ xi156.n635__net17 =   1.8000        
+ xi156.n635__sbuf_out =   1.8000        
+ xi156.n635__vddio1 =   1.8000        
+ xi156.n635__vss1 =  11.3028n       
+ xi156.n636__net1 =  12.9212n       
+ xi156.n636__net17 =   1.8000        
+ xi156.n636__sbuf_out =   1.8000        
+ xi156.n636__vss1 =  11.3028n       
+ xi156.n637__net1 =  12.9126n       
+ xi156.n637__net17 =   1.8000        
+ xi156.n637__sbuf_out =   1.8000        
+ xi156.n637__vddio1 =   1.8000        
+ xi156.n637__vss1 =  11.3039n       
+ xi156.n638__net1 =  12.9131n       
+ xi156.n638__net17 =   1.8000        
+ xi156.n638__sbuf_out =   1.8000        
+ xi156.n638__vss1 =  11.3039n       
+ xi156.n639__net1 =  12.9131n       
+ xi156.n639__net17 =   1.8000        
+ xi156.n639__sbuf_out =   1.8000        
+ xi156.n639__vddio1 =   1.8000        
+ xi156.n639__vss1 =  11.3046n       
+ xi156.n63__net1 =  13.0081n       
+ xi156.n63__net17 =   1.8000        
+ xi156.n63__net7 =   7.3413n       
+ xi156.n63__sbuf_out =   1.8000        
+ xi156.n63__vddio1 =   1.8000        
+ xi156.n640__net1 =  12.9140n       
+ xi156.n640__net17 =   1.8000        
+ xi156.n640__sbuf_out =   1.8000        
+ xi156.n640__vddio1 =   1.8000        
+ xi156.n640__vss1 =  11.3046n       
+ xi156.n641__net1 =  12.9061n       
+ xi156.n641__net17 =   1.8000        
+ xi156.n641__sbuf_out =   1.8000        
+ xi156.n641__vddio1 =   1.8000        
+ xi156.n641__vss1 =  11.3050n       
+ xi156.n642__net1 =  12.9066n       
+ xi156.n642__net17 =   1.8000        
+ xi156.n642__sbuf_out =   1.8000        
+ xi156.n642__vddio1 =   1.8000        
+ xi156.n642__vss1 =  11.3050n       
+ xi156.n643__net1 =  12.9075n       
+ xi156.n643__net17 =   1.8000        
+ xi156.n643__sbuf_out =   1.8000        
+ xi156.n643__vddio1 =   1.8000        
+ xi156.n643__vss1 =  11.3052n       
+ xi156.n644__net1 =  12.9066n       
+ xi156.n644__net17 =   1.8000        
+ xi156.n644__sbuf_out =   1.8000        
+ xi156.n644__vddio1 =   1.8000        
+ xi156.n644__vss1 =  11.3052n       
+ xi156.n645__net1 =  12.8974n       
+ xi156.n645__net17 =   1.8000        
+ xi156.n645__sbuf_out =   1.8000        
+ xi156.n645__vddio1 =   1.8000        
+ xi156.n645__vss1 =  11.2614n       
+ xi156.n646__net1 =  12.8979n       
+ xi156.n646__net17 =   1.8000        
+ xi156.n646__sbuf_out =   1.8000        
+ xi156.n646__vddio1 =   1.8000        
+ xi156.n646__vss1 =  11.2524n       
+ xi156.n647__net1 =  12.8979n       
+ xi156.n647__net17 =   1.8000        
+ xi156.n647__sbuf_out =   1.8000        
+ xi156.n647__vddio1 =   1.8000        
+ xi156.n647__vss1 =  11.2574n       
+ xi156.n648__net1 =  12.8988n       
+ xi156.n648__net17 =   1.8000        
+ xi156.n648__sbuf_out =   1.8000        
+ xi156.n648__vddio1 =   1.8000        
+ xi156.n648__vss1 =  11.2530n       
+ xi156.n649__net1 =  12.8905n       
+ xi156.n649__net17 =   1.8000        
+ xi156.n649__sbuf_out =   1.8000        
+ xi156.n649__vddio1 =   1.8000        
+ xi156.n649__vss1 =  11.2544n       
+ xi156.n64__net1 =  13.0085n       
+ xi156.n64__net17 =   1.8000        
+ xi156.n64__net7 =   7.3422n       
+ xi156.n64__sbuf_out =   1.8000        
+ xi156.n64__vddio1 =   1.8000        
+ xi156.n64__vss1 =   2.9109n       
+ xi156.n650__net1 =  12.8910n       
+ xi156.n650__net17 =   1.8000        
+ xi156.n650__sbuf_out =   1.8000        
+ xi156.n650__vddio1 =   1.8000        
+ xi156.n650__vss1 =  11.2561n       
+ xi156.n651__net1 =  12.8918n       
+ xi156.n651__net17 =   1.8000        
+ xi156.n651__sbuf_out =   1.8000        
+ xi156.n651__vddio1 =   1.8000        
+ xi156.n651__vss1 =  11.2571n       
+ xi156.n652__net1 =  12.8910n       
+ xi156.n652__net17 =   1.8000        
+ xi156.n652__sbuf_out =   1.8000        
+ xi156.n652__vddio1 =   1.8000        
+ xi156.n652__vss1 =  11.2574n       
+ xi156.n653__net1 =  12.8811n       
+ xi156.n653__net17 =   1.8000        
+ xi156.n653__sbuf_out =   1.8000        
+ xi156.n653__vddio1 =   1.8000        
+ xi156.n653__vss1 =  11.2585n       
+ xi156.n654__net1 =  12.8816n       
+ xi156.n654__net17 =   1.8000        
+ xi156.n654__sbuf_out =   1.8000        
+ xi156.n654__vddio1 =   1.8000        
+ xi156.n654__vss1 =  11.2592n       
+ xi156.n655__net1 =  12.8816n       
+ xi156.n655__net17 =   1.8000        
+ xi156.n655__sbuf_out =   1.8000        
+ xi156.n655__vddio1 =   1.8000        
+ xi156.n655__vss1 =  11.2596n       
+ xi156.n656__net1 =  12.8825n       
+ xi156.n656__net17 =   1.8000        
+ xi156.n656__sbuf_out =   1.8000        
+ xi156.n656__vddio1 =   1.8000        
+ xi156.n656__vss1 =  11.2596n       
+ xi156.n657__net1 =  12.8737n       
+ xi156.n657__net17 =   1.8000        
+ xi156.n657__sbuf_out =   1.8000        
+ xi156.n657__vddio1 =   1.8000        
+ xi156.n657__vss1 =  11.2598n       
+ xi156.n658__net1 =  12.8742n       
+ xi156.n658__net17 =   1.8000        
+ xi156.n658__sbuf_out =   1.8000        
+ xi156.n658__vddio1 =   1.8000        
+ xi156.n659__net1 =  12.8751n       
+ xi156.n659__net17 =   1.8000        
+ xi156.n659__sbuf_out =   1.8000        
+ xi156.n659__vddio1 =   1.8000        
+ xi156.n659__vss1 =  11.2614n       
+ xi156.n65__net1 =  13.0049n       
+ xi156.n65__net17 =   1.8000        
+ xi156.n65__net7 =   7.3356n       
+ xi156.n65__sbuf_out =   1.8000        
+ xi156.n65__vddio1 =   1.8000        
+ xi156.n65__vss1 =   2.9102n       
+ xi156.n660__net1 =  12.8742n       
+ xi156.n660__net17 =   1.8000        
+ xi156.n660__sbuf_out =   1.8000        
+ xi156.n660__vddio1 =   1.8000        
+ xi156.n660__vss1 =  11.2482n       
+ xi156.n661__net1 =  13.0530n       
+ xi156.n661__net17 =   1.8000        
+ xi156.n661__sbuf_out =   1.8000        
+ xi156.n661__vddio1 =   1.8000        
+ xi156.n661__vss1 =  11.2724n       
+ xi156.n662__net1 =  13.0535n       
+ xi156.n662__net17 =   1.8000        
+ xi156.n662__sbuf_out =   1.8000        
+ xi156.n662__vddio1 =   1.8000        
+ xi156.n662__vss1 =  11.2724n       
+ xi156.n663__net1 =  13.0544n       
+ xi156.n663__net17 =   1.8000        
+ xi156.n663__sbuf_out =   1.8000        
+ xi156.n663__vddio1 =   1.8000        
+ xi156.n663__vss1 =  11.2741n       
+ xi156.n664__net1 =  13.0535n       
+ xi156.n664__net17 =   1.8000        
+ xi156.n664__sbuf_out =   1.8000        
+ xi156.n664__vddio1 =   1.8000        
+ xi156.n664__vss1 =  11.2741n       
+ xi156.n665__net1 =  13.0527n       
+ xi156.n665__net17 =   1.8000        
+ xi156.n665__sbuf_out =   1.8000        
+ xi156.n665__vddio1 =   1.8000        
+ xi156.n665__vss1 =  11.2754n       
+ xi156.n666__net1 =  13.0532n       
+ xi156.n666__net17 =   1.8000        
+ xi156.n666__sbuf_out =   1.8000        
+ xi156.n666__vss1 =  11.2754n       
+ xi156.n667__net1 =  13.0532n       
+ xi156.n667__net17 =   1.8000        
+ xi156.n667__sbuf_out =   1.8000        
+ xi156.n667__vddio1 =   1.8000        
+ xi156.n667__vss1 =  11.2764n       
+ xi156.n668__net1 =  13.0541n       
+ xi156.n668__net17 =   1.8000        
+ xi156.n668__sbuf_out =   1.8000        
+ xi156.n668__vss1 =  11.2764n       
+ xi156.n669__net1 =  13.0522n       
+ xi156.n669__net17 =   1.8000        
+ xi156.n669__sbuf_out =   1.8000        
+ xi156.n669__vddio1 =   1.8000        
+ xi156.n669__vss1 =  11.2771n       
+ xi156.n66__net1 =  13.0049n       
+ xi156.n66__net17 =   1.8000        
+ xi156.n66__net7 =   7.3365n       
+ xi156.n66__sbuf_out =   1.8000        
+ xi156.n66__vddio1 =   1.8000        
+ xi156.n66__vss1 =   2.9108n       
+ xi156.n670__net1 =  13.0527n       
+ xi156.n670__net17 =   1.8000        
+ xi156.n670__sbuf_out =   1.8000        
+ xi156.n670__vddio1 =   1.8000        
+ xi156.n670__vss1 =  11.2771n       
+ xi156.n671__net1 =  13.0536n       
+ xi156.n671__net17 =   1.8000        
+ xi156.n671__sbuf_out =   1.8000        
+ xi156.n671__vddio1 =   1.8000        
+ xi156.n671__vss1 =  11.2775n       
+ xi156.n672__net1 =  13.0527n       
+ xi156.n672__net17 =   1.8000        
+ xi156.n672__sbuf_out =   1.8000        
+ xi156.n672__vddio1 =   1.8000        
+ xi156.n672__vss1 =  11.2775n       
+ xi156.n673__net1 =  13.0513n       
+ xi156.n673__net17 =   1.8000        
+ xi156.n673__sbuf_out =   1.8000        
+ xi156.n673__vddio1 =   1.8000        
+ xi156.n673__vss1 =  11.2778n       
+ xi156.n674__net1 =  13.0518n       
+ xi156.n674__net17 =   1.8000        
+ xi156.n674__sbuf_out =   1.8000        
+ xi156.n674__vddio1 =   1.8000        
+ xi156.n674__vss1 =  11.2778n       
+ xi156.n675__net1 =  13.0518n       
+ xi156.n675__net17 =   1.8000        
+ xi156.n675__sbuf_out =   1.8000        
+ xi156.n675__vddio1 =   1.8000        
+ xi156.n675__vss1 =  11.2157n       
+ xi156.n676__net1 =  13.0527n       
+ xi156.n676__net17 =   1.8000        
+ xi156.n676__sbuf_out =   1.8000        
+ xi156.n676__vddio1 =   1.8000        
+ xi156.n676__vss1 =  11.2067n       
+ xi156.n677__net1 =  13.0504n       
+ xi156.n677__net17 =   1.8000        
+ xi156.n677__sbuf_out =   1.8000        
+ xi156.n677__vddio1 =   1.8000        
+ xi156.n677__vss1 =  11.2118n       
+ xi156.n678__net1 =  13.0509n       
+ xi156.n678__net17 =   1.8000        
+ xi156.n678__sbuf_out =   1.8000        
+ xi156.n678__vddio1 =   1.8000        
+ xi156.n678__vss1 =  11.2074n       
+ xi156.n679__net1 =  13.0518n       
+ xi156.n679__net17 =   1.8000        
+ xi156.n679__sbuf_out =   1.8000        
+ xi156.n679__vddio1 =   1.8000        
+ xi156.n679__vss1 =  11.2087n       
+ xi156.n67__net1 =  13.0044n       
+ xi156.n67__net17 =   1.8000        
+ xi156.n67__net7 =   7.3292n       
+ xi156.n67__sbuf_out =   1.8000        
+ xi156.n67__vddio1 =   1.8000        
+ xi156.n67__vss1 =   2.9107n       
+ xi156.n680__net1 =  13.0509n       
+ xi156.n680__net17 =   1.8000        
+ xi156.n680__sbuf_out =   1.8000        
+ xi156.n680__vddio1 =   1.8000        
+ xi156.n680__vss1 =  11.2104n       
+ xi156.n681__net1 =  13.0489n       
+ xi156.n681__net17 =   1.8000        
+ xi156.n681__sbuf_out =   1.8000        
+ xi156.n681__vddio1 =   1.8000        
+ xi156.n681__vss1 =  11.2114n       
+ xi156.n682__net1 =  13.0494n       
+ xi156.n682__net17 =   1.8000        
+ xi156.n682__sbuf_out =   1.8000        
+ xi156.n682__vddio1 =   1.8000        
+ xi156.n682__vss1 =  11.2118n       
+ xi156.n683__net1 =  13.0494n       
+ xi156.n683__net17 =   1.8000        
+ xi156.n683__sbuf_out =   1.8000        
+ xi156.n683__vddio1 =   1.8000        
+ xi156.n683__vss1 =  11.2128n       
+ xi156.n684__net1 =  13.0503n       
+ xi156.n684__net17 =   1.8000        
+ xi156.n684__sbuf_out =   1.8000        
+ xi156.n684__vddio1 =   1.8000        
+ xi156.n684__vss1 =  11.2135n       
+ xi156.n685__net1 =  13.0475n       
+ xi156.n685__net17 =   1.8000        
+ xi156.n685__sbuf_out =   1.8000        
+ xi156.n685__vddio1 =   1.8000        
+ xi156.n685__vss1 =  11.2139n       
+ xi156.n686__net1 =  13.0480n       
+ xi156.n686__net17 =   1.8000        
+ xi156.n686__sbuf_out =   1.8000        
+ xi156.n686__vddio1 =   1.8000        
+ xi156.n686__vss1 =  11.2139n       
+ xi156.n687__net1 =  13.0489n       
+ xi156.n687__net17 =   1.8000        
+ xi156.n687__sbuf_out =   1.8000        
+ xi156.n687__vddio1 =   1.8000        
+ xi156.n687__vss1 =  11.2142n       
+ xi156.n688__net1 =  13.0480n       
+ xi156.n688__net17 =   1.8000        
+ xi156.n688__sbuf_out =   1.8000        
+ xi156.n688__vddio1 =   1.8000        
+ xi156.n689__net1 =  13.0454n       
+ xi156.n689__net17 =   1.8000        
+ xi156.n689__sbuf_out =   1.8000        
+ xi156.n689__vddio1 =   1.8000        
+ xi156.n689__vss1 =  11.2157n       
+ xi156.n68__net1 =  13.0057n       
+ xi156.n68__net17 =   1.8000        
+ xi156.n68__net7 =   7.3301n       
+ xi156.n68__sbuf_out =   1.8000        
+ xi156.n68__vddio1 =   1.8000        
+ xi156.n68__vss1 =   2.9105n       
+ xi156.n690__net1 =  13.0459n       
+ xi156.n690__net17 =   1.8000        
+ xi156.n690__sbuf_out =   1.8000        
+ xi156.n690__vddio1 =   1.8000        
+ xi156.n690__vss1 =  11.2025n       
+ xi156.n691__net1 =  13.0459n       
+ xi156.n691__net17 =   1.8000        
+ xi156.n691__sbuf_out =   1.8000        
+ xi156.n691__vddio1 =   1.8000        
+ xi156.n691__vss1 =  11.2267n       
+ xi156.n692__net1 =  13.0468n       
+ xi156.n692__net17 =   1.8000        
+ xi156.n692__sbuf_out =   1.8000        
+ xi156.n692__vddio1 =   1.8000        
+ xi156.n692__vss1 =  11.2267n       
+ xi156.n693__net1 =  13.0436n       
+ xi156.n693__net17 =   1.8000        
+ xi156.n693__sbuf_out =   1.8000        
+ xi156.n693__vddio1 =   1.8000        
+ xi156.n693__vss1 =  11.2284n       
+ xi156.n694__net1 =  13.0441n       
+ xi156.n694__net17 =   1.8000        
+ xi156.n694__sbuf_out =   1.8000        
+ xi156.n694__vddio1 =   1.8000        
+ xi156.n694__vss1 =  11.2284n       
+ xi156.n695__net1 =  13.0449n       
+ xi156.n695__net17 =   1.8000        
+ xi156.n695__sbuf_out =   1.8000        
+ xi156.n695__vddio1 =   1.8000        
+ xi156.n695__vss1 =  11.2297n       
+ xi156.n696__net1 =  13.0441n       
+ xi156.n696__net17 =   1.8000        
+ xi156.n696__sbuf_out =   1.8000        
+ xi156.n696__vss1 =  11.2297n       
+ xi156.n697__net1 =  13.0409n       
+ xi156.n697__net17 =   1.8000        
+ xi156.n697__sbuf_out =   1.8000        
+ xi156.n697__vddio1 =   1.8000        
+ xi156.n697__vss1 =  11.2308n       
+ xi156.n698__net1 =  13.0414n       
+ xi156.n698__net17 =   1.8000        
+ xi156.n698__sbuf_out =   1.8000        
+ xi156.n698__vss1 =  11.2308n       
+ xi156.n699__net1 =  13.0414n       
+ xi156.n699__net17 =   1.8000        
+ xi156.n699__sbuf_out =   1.8000        
+ xi156.n699__vddio1 =   1.8000        
+ xi156.n699__vss1 =  11.2315n       
+ xi156.n69__net1 =  13.0006n       
+ xi156.n69__net17 =   1.8000        
+ xi156.n69__net7 =   7.3643n       
+ xi156.n69__sbuf_out =   1.8000        
+ xi156.n69__vddio1 =   1.8000        
+ xi156.n69__vss1 =   2.9101n       
+ xi156.n6__net1 =  12.8195n       
+ xi156.n6__net17 =   1.8000        
+ xi156.n6__net3 =   1.8000        
+ xi156.n6__net7 =   7.3579n       
+ xi156.n6__sbuf_in =  22.4574n       
+ xi156.n6__sbuf_out =   1.8000        
+ xi156.n6__vddio1 =   1.8000        
+ xi156.n6__vss1 =   1.1102n       
+ xi156.n700__net1 =  13.0423n       
+ xi156.n700__net17 =   1.8000        
+ xi156.n700__sbuf_out =   1.8000        
+ xi156.n700__vddio1 =   1.8000        
+ xi156.n700__vss1 =  11.2315n       
+ xi156.n701__net1 =  13.0386n       
+ xi156.n701__net17 =   1.8000        
+ xi156.n701__sbuf_out =   1.8000        
+ xi156.n701__vddio1 =   1.8000        
+ xi156.n701__vss1 =  11.2319n       
+ xi156.n702__net1 =  13.0390n       
+ xi156.n702__net17 =   1.8000        
+ xi156.n702__sbuf_out =   1.8000        
+ xi156.n702__vddio1 =   1.8000        
+ xi156.n702__vss1 =  11.2319n       
+ xi156.n703__net1 =  13.0399n       
+ xi156.n703__net17 =   1.8000        
+ xi156.n703__sbuf_out =   1.8000        
+ xi156.n703__vddio1 =   1.8000        
+ xi156.n703__vss1 =  11.2321n       
+ xi156.n704__net1 =  13.0390n       
+ xi156.n704__net17 =   1.8000        
+ xi156.n704__sbuf_out =   1.8000        
+ xi156.n704__vddio1 =   1.8000        
+ xi156.n704__vss1 =  11.2321n       
+ xi156.n705__net1 =  12.8284n       
+ xi156.n705__net17 =   1.8000        
+ xi156.n705__sbuf_out =   1.8000        
+ xi156.n705__vddio1 =   1.8000        
+ xi156.n705__vss1 =  11.1517n       
+ xi156.n706__net1 =  12.8275n       
+ xi156.n706__net17 =   1.8000        
+ xi156.n706__sbuf_out =   1.8000        
+ xi156.n706__vddio1 =   1.8000        
+ xi156.n706__vss1 =  11.1428n       
+ xi156.n707__net1 =  12.8270n       
+ xi156.n707__net17 =   1.8000        
+ xi156.n707__sbuf_out =   1.8000        
+ xi156.n707__vddio1 =   1.8000        
+ xi156.n707__vss1 =  11.1478n       
+ xi156.n708__net1 =  12.8275n       
+ xi156.n708__net17 =   1.8000        
+ xi156.n708__sbuf_out =   1.8000        
+ xi156.n708__vddio1 =   1.8000        
+ xi156.n708__vss1 =  11.1434n       
+ xi156.n709__net1 =  12.8196n       
+ xi156.n709__net17 =   1.8000        
+ xi156.n709__sbuf_out =   1.8000        
+ xi156.n709__vddio1 =   1.8000        
+ xi156.n709__vss1 =  11.1448n       
+ xi156.n70__net1 =  12.9997n       
+ xi156.n70__net17 =   1.8000        
+ xi156.n70__net7 =   7.3643n       
+ xi156.n70__sbuf_out =   1.8000        
+ xi156.n70__vddio1 =   1.8000        
+ xi156.n70__vss1 =   2.9097n       
+ xi156.n710__net1 =  12.8196n       
+ xi156.n710__net17 =   1.8000        
+ xi156.n710__sbuf_out =   1.8000        
+ xi156.n710__vddio1 =   1.8000        
+ xi156.n710__vss1 =  11.1465n       
+ xi156.n711__net1 =  12.8192n       
+ xi156.n711__net17 =   1.8000        
+ xi156.n711__sbuf_out =   1.8000        
+ xi156.n711__vddio1 =   1.8000        
+ xi156.n711__vss1 =  11.1474n       
+ xi156.n712__net1 =  12.8205n       
+ xi156.n712__net17 =   1.8000        
+ xi156.n712__sbuf_out =   1.8000        
+ xi156.n712__vddio1 =   1.8000        
+ xi156.n712__vss1 =  11.1478n       
+ xi156.n713__net1 =  12.8100n       
+ xi156.n713__net17 =   1.8000        
+ xi156.n713__sbuf_out =   1.8000        
+ xi156.n713__vddio1 =   1.8000        
+ xi156.n713__vss1 =  11.1488n       
+ xi156.n714__net1 =  12.8091n       
+ xi156.n714__net17 =   1.8000        
+ xi156.n714__sbuf_out =   1.8000        
+ xi156.n714__vddio1 =   1.8000        
+ xi156.n714__vss1 =  11.1496n       
+ xi156.n715__net1 =  12.8086n       
+ xi156.n715__net17 =   1.8000        
+ xi156.n715__sbuf_out =   1.8000        
+ xi156.n715__vddio1 =   1.8000        
+ xi156.n715__vss1 =  11.1499n       
+ xi156.n716__net1 =  12.8091n       
+ xi156.n716__net17 =   1.8000        
+ xi156.n716__sbuf_out =   1.8000        
+ xi156.n716__vddio1 =   1.8000        
+ xi156.n716__vss1 =  11.1500n       
+ xi156.n717__net1 =  12.8008n       
+ xi156.n717__net17 =   1.8000        
+ xi156.n717__sbuf_out =   1.8000        
+ xi156.n717__vddio1 =   1.8000        
+ xi156.n717__vss1 =  11.1502n       
+ xi156.n718__net1 =  12.8008n       
+ xi156.n718__net17 =   1.8000        
+ xi156.n718__sbuf_out =   1.8000        
+ xi156.n718__vddio1 =   1.8000        
+ xi156.n719__net1 =  12.8003n       
+ xi156.n719__net17 =   1.8000        
+ xi156.n719__sbuf_out =   1.8000        
+ xi156.n719__vddio1 =   1.8000        
+ xi156.n719__vss1 =  11.1517n       
+ xi156.n71__net1 =  12.9993n       
+ xi156.n71__net17 =   1.8000        
+ xi156.n71__net7 =   7.3637n       
+ xi156.n71__sbuf_out =   1.8000        
+ xi156.n71__vddio1 =   1.8000        
+ xi156.n71__vss1 =   2.9095n       
+ xi156.n720__net1 =  12.8017n       
+ xi156.n720__net17 =   1.8000        
+ xi156.n720__sbuf_out =   1.8000        
+ xi156.n720__vddio1 =   1.8000        
+ xi156.n720__vss1 =  11.1385n       
+ xi156.n721__net1 =  12.7905n       
+ xi156.n721__net17 =   1.8000        
+ xi156.n721__sbuf_out =   1.8000        
+ xi156.n721__vddio1 =   1.8000        
+ xi156.n721__vss1 =  11.1628n       
+ xi156.n722__net1 =  12.7896n       
+ xi156.n722__net17 =   1.8000        
+ xi156.n722__sbuf_out =   1.8000        
+ xi156.n722__vddio1 =   1.8000        
+ xi156.n722__vss1 =  11.1628n       
+ xi156.n723__net1 =  12.7891n       
+ xi156.n723__net17 =   1.8000        
+ xi156.n723__sbuf_out =   1.8000        
+ xi156.n723__vddio1 =   1.8000        
+ xi156.n723__vss1 =  11.1644n       
+ xi156.n724__net1 =  12.7896n       
+ xi156.n724__net17 =   1.8000        
+ xi156.n724__sbuf_out =   1.8000        
+ xi156.n724__vddio1 =   1.8000        
+ xi156.n724__vss1 =  11.1644n       
+ xi156.n725__net1 =  12.7808n       
+ xi156.n725__net17 =   1.8000        
+ xi156.n725__sbuf_out =   1.8000        
+ xi156.n725__vddio1 =   1.8000        
+ xi156.n725__vss1 =  11.1658n       
+ xi156.n726__net1 =  12.7808n       
+ xi156.n726__net17 =   1.8000        
+ xi156.n726__sbuf_out =   1.8000        
+ xi156.n726__vss1 =  11.1658n       
+ xi156.n727__net1 =  12.7804n       
+ xi156.n727__net17 =   1.8000        
+ xi156.n727__sbuf_out =   1.8000        
+ xi156.n727__vddio1 =   1.8000        
+ xi156.n727__vss1 =  11.1668n       
+ xi156.n728__net1 =  12.7817n       
+ xi156.n728__net17 =   1.8000        
+ xi156.n728__sbuf_out =   1.8000        
+ xi156.n728__vss1 =  11.1668n       
+ xi156.n729__net1 =  12.7701n       
+ xi156.n729__net17 =   1.8000        
+ xi156.n729__sbuf_out =   1.8000        
+ xi156.n729__vddio1 =   1.8000        
+ xi156.n729__vss1 =  11.1675n       
+ xi156.n72__net1 =  12.9997n       
+ xi156.n72__net17 =   1.8000        
+ xi156.n72__net7 =   7.3625n       
+ xi156.n72__sbuf_out =   1.8000        
+ xi156.n72__vddio1 =   1.8000        
+ xi156.n72__vss1 =   2.9087n       
+ xi156.n730__net1 =  12.7692n       
+ xi156.n730__net17 =   1.8000        
+ xi156.n730__sbuf_out =   1.8000        
+ xi156.n730__vddio1 =   1.8000        
+ xi156.n730__vss1 =  11.1675n       
+ xi156.n731__net1 =  12.7687n       
+ xi156.n731__net17 =   1.8000        
+ xi156.n731__sbuf_out =   1.8000        
+ xi156.n731__vddio1 =   1.8000        
+ xi156.n731__vss1 =  11.1679n       
+ xi156.n732__net1 =  12.7692n       
+ xi156.n732__net17 =   1.8000        
+ xi156.n732__sbuf_out =   1.8000        
+ xi156.n732__vddio1 =   1.8000        
+ xi156.n732__vss1 =  11.1679n       
+ xi156.n733__net1 =  12.7701n       
+ xi156.n733__net17 =   1.8000        
+ xi156.n733__sbuf_out =   1.8000        
+ xi156.n733__vddio1 =   1.8000        
+ xi156.n733__vss1 =  11.1682n       
+ xi156.n734__net1 =  12.7701n       
+ xi156.n734__net17 =   1.8000        
+ xi156.n734__sbuf_out =   1.8000        
+ xi156.n734__vddio1 =   1.8000        
+ xi156.n734__vss1 =  11.1682n       
+ xi156.n735__net1 =  12.7696n       
+ xi156.n735__net17 =   1.8000        
+ xi156.n735__sbuf_out =   1.8000        
+ xi156.n735__vddio1 =   1.8000        
+ xi156.n735__vss1 =  11.0463n       
+ xi156.n736__net1 =  12.7710n       
+ xi156.n736__net17 =   1.8000        
+ xi156.n736__sbuf_out =   1.8000        
+ xi156.n736__vddio1 =   1.8000        
+ xi156.n736__vss1 =  11.0373n       
+ xi156.n737__net1 =  12.7719n       
+ xi156.n737__net17 =   1.8000        
+ xi156.n737__sbuf_out =   1.8000        
+ xi156.n737__vddio1 =   1.8000        
+ xi156.n737__vss1 =  11.0013n       
+ xi156.n738__net1 =  12.7710n       
+ xi156.n738__net17 =   1.8000        
+ xi156.n738__sbuf_out =   1.8000        
+ xi156.n738__vddio1 =   1.8000        
+ xi156.n738__vss1 =  11.0341n       
+ xi156.n739__net1 =  12.7705n       
+ xi156.n739__net17 =   1.8000        
+ xi156.n739__sbuf_out =   1.8000        
+ xi156.n739__vddio1 =   1.8000        
+ xi156.n739__vss1 =  11.0277n       
+ xi156.n73__net1 =  12.9956n       
+ xi156.n73__net17 =   1.8000        
+ xi156.n73__net7 =   7.3606n       
+ xi156.n73__sbuf_out =   1.8000        
+ xi156.n73__vddio1 =   1.8000        
+ xi156.n73__vss1 =   2.9084n       
+ xi156.n740__net1 =  12.7710n       
+ xi156.n740__net17 =   1.8000        
+ xi156.n740__sbuf_out =   1.8000        
+ xi156.n740__vddio1 =   1.8000        
+ xi156.n740__vss1 =  11.0181n       
+ xi156.n741__net1 =  12.7715n       
+ xi156.n741__net17 =   1.8000        
+ xi156.n741__sbuf_out =   1.8000        
+ xi156.n741__vddio1 =   1.8000        
+ xi156.n741__vss1 =  11.0110n       
+ xi156.n742__net1 =  12.7715n       
+ xi156.n742__net17 =   1.8000        
+ xi156.n742__sbuf_out =   1.8000        
+ xi156.n742__vddio1 =   1.8000        
+ xi156.n742__vss1 =  11.0085n       
+ xi156.n743__net1 =  12.7710n       
+ xi156.n743__net17 =   1.8000        
+ xi156.n743__sbuf_out =   1.8000        
+ xi156.n743__vddio1 =   1.8000        
+ xi156.n743__vss1 =  10.9993n       
+ xi156.n744__net1 =  12.7723n       
+ xi156.n744__net17 =   1.8000        
+ xi156.n744__sbuf_out =   1.8000        
+ xi156.n744__vddio1 =   1.8000        
+ xi156.n744__vss1 =  10.9898n       
+ xi156.n745__net1 =  12.7726n       
+ xi156.n745__net17 =   1.8000        
+ xi156.n745__sbuf_out =   1.8000        
+ xi156.n745__vddio1 =   1.8000        
+ xi156.n745__vss1 =  10.9799n       
+ xi156.n746__net1 =  12.7718n       
+ xi156.n746__net17 =   1.8000        
+ xi156.n746__sbuf_out =   1.8000        
+ xi156.n746__vddio1 =   1.8000        
+ xi156.n746__vss1 =  10.9785n       
+ xi156.n747__net1 =  12.7713n       
+ xi156.n747__net17 =   1.8000        
+ xi156.n747__sbuf_out =   1.8000        
+ xi156.n747__vddio1 =   1.8000        
+ xi156.n747__vss1 =  10.9677n       
+ xi156.n748__net1 =  12.7718n       
+ xi156.n748__net17 =   1.8000        
+ xi156.n748__sbuf_out =   1.8000        
+ xi156.n748__vddio1 =   1.8000        
+ xi156.n748__vss1 =  10.9577n       
+ xi156.n749__net1 =  13.0240n       
+ xi156.n749__net17 =   1.8000        
+ xi156.n749__sbuf_out =   1.8000        
+ xi156.n749__vddio1 =   1.8000        
+ xi156.n749__vss1 =  11.0463n       
+ xi156.n74__net1 =  12.9956n       
+ xi156.n74__net17 =   1.8000        
+ xi156.n74__net7 =   7.3581n       
+ xi156.n74__sbuf_out =   1.8000        
+ xi156.n74__vddio1 =   1.8000        
+ xi156.n74__vss1 =   2.9288n       
+ xi156.n750__net1 =  13.0231n       
+ xi156.n750__net17 =   1.8000        
+ xi156.n750__sbuf_out =   1.8000        
+ xi156.n750__vddio1 =   1.8000        
+ xi156.n750__vss1 =  11.0403n       
+ xi156.n751__net1 =  13.0226n       
+ xi156.n751__sbuf_out =   1.8000        
+ xi156.n751__vddio1 =   1.8000        
+ xi156.n751__vss1 =  11.0457n       
+ xi156.n752__net1 =  13.0231n       
+ xi156.n752__net17 =   1.8000        
+ xi156.n752__sbuf_out =   1.8000        
+ xi156.n752__vddio1 =   1.8000        
+ xi156.n752__vss1 =  11.0457n       
+ xi156.n753__net1 =  13.0203n       
+ xi156.n753__net17 =   1.8000        
+ xi156.n753__sbuf_out =   1.8000        
+ xi156.n753__vddio1 =   1.8000        
+ xi156.n753__vss1 =  11.0361n       
+ xi156.n754__net1 =  13.0203n       
+ xi156.n754__net17 =   1.8000        
+ xi156.n754__sbuf_out =   1.8000        
+ xi156.n754__vddio1 =   1.8000        
+ xi156.n754__vss1 =  11.0361n       
+ xi156.n755__net1 =  13.0198n       
+ xi156.n755__sbuf_out =   1.8000        
+ xi156.n755__vddio1 =   1.8000        
+ xi156.n755__vss1 =  11.0265n       
+ xi156.n756__net1 =  13.0212n       
+ xi156.n756__sbuf_out =   1.8000        
+ xi156.n756__vddio1 =   1.8000        
+ xi156.n756__vss1 =  11.0265n       
+ xi156.n757__net1 =  13.0173n       
+ xi156.n757__sbuf_out =   1.8000        
+ xi156.n757__vddio1 =   1.8000        
+ xi156.n757__vss1 =  11.0173n       
+ xi156.n758__net1 =  13.0164n       
+ xi156.n758__sbuf_out =   1.8000        
+ xi156.n758__vddio1 =   1.8000        
+ xi156.n758__vss1 =  11.0173n       
+ xi156.n759__net1 =  13.0159n       
+ xi156.n759__sbuf_out =   1.8000        
+ xi156.n759__vddio1 =   1.8000        
+ xi156.n759__vss1 =  11.0077n       
+ xi156.n75__net1 =  12.9951n       
+ xi156.n75__net17 =   1.8000        
+ xi156.n75__net7 =   7.3549n       
+ xi156.n75__sbuf_out =   1.8000        
+ xi156.n75__vddio1 =   1.8000        
+ xi156.n75__vss1 =   2.9287n       
+ xi156.n760__net1 =  13.0164n       
+ xi156.n760__sbuf_out =   1.8000        
+ xi156.n760__vddio1 =   1.8000        
+ xi156.n760__vss1 =  11.0077n       
+ xi156.n761__net1 =  13.0132n       
+ xi156.n761__sbuf_out =   1.8000        
+ xi156.n761__vddio1 =   1.8000        
+ xi156.n761__vss1 =  10.9979n       
+ xi156.n762__net1 =  13.0132n       
+ xi156.n762__sbuf_out =   1.8000        
+ xi156.n762__vddio1 =   1.8000        
+ xi156.n762__vss1 =  10.9979n       
+ xi156.n763__net1 =  13.0127n       
+ xi156.n763__sbuf_out =   1.8000        
+ xi156.n763__vddio1 =   1.8000        
+ xi156.n763__vss1 =  10.9857n       
+ xi156.n764__net1 =  13.0141n       
+ xi156.n764__sbuf_out =   1.8000        
+ xi156.n764__vddio1 =   1.8000        
+ xi156.n764__vss1 =  10.9857n       
+ xi156.n765__net1 =  13.0095n       
+ xi156.n765__sbuf_out =   1.8000        
+ xi156.n765__vddio1 =   1.8000        
+ xi156.n765__vss1 =  10.8565n       
+ xi156.n766__net1 =  13.0087n       
+ xi156.n766__sbuf_out =   1.8000        
+ xi156.n766__vss1 =  10.8589n       
+ xi156.n767__net1 =  13.0082n       
+ xi156.n767__sbuf_out =   1.8000        
+ xi156.n767__vddio1 =   1.8000        
+ xi156.n767__vss1 =  10.8587n       
+ xi156.n768__net1 =  13.0087n       
+ xi156.n768__sbuf_out =   1.8000        
+ xi156.n768__vddio1 =   1.8000        
+ xi156.n768__vss1 =  10.8581n       
+ xi156.n769__net1 =  13.0050n       
+ xi156.n769__sbuf_out =   1.8000        
+ xi156.n769__vddio1 =   1.8000        
+ xi156.n769__vss1 =  10.8579n       
+ xi156.n76__net1 =  12.9965n       
+ xi156.n76__net17 =   1.8000        
+ xi156.n76__net7 =   7.3511n       
+ xi156.n76__sbuf_out =   1.8000        
+ xi156.n76__vddio1 =   1.8000        
+ xi156.n76__vss1 =   2.9284n       
+ xi156.n770__net1 =  13.0050n       
+ xi156.n770__sbuf_out =   1.8000        
+ xi156.n770__vddio1 =   1.8000        
+ xi156.n770__vss1 =  10.8574n       
+ xi156.n771__net1 =  13.0045n       
+ xi156.n771__sbuf_out =   1.8000        
+ xi156.n771__vddio1 =   1.8000        
+ xi156.n771__vss1 =  10.8564n       
+ xi156.n772__net1 =  13.0059n       
+ xi156.n772__sbuf_out =   1.8000        
+ xi156.n772__vddio1 =   1.8000        
+ xi156.n772__vss1 =  10.8551n       
+ xi156.n773__net1 =  13.0007n       
+ xi156.n773__sbuf_out =   1.8000        
+ xi156.n773__vddio1 =   1.8000        
+ xi156.n773__vss1 =  10.8541n       
+ xi156.n774__net1 =  12.9999n       
+ xi156.n774__sbuf_out =   1.8000        
+ xi156.n774__vddio1 =   1.8000        
+ xi156.n774__vss1 =  10.8534n       
+ xi156.n775__net1 =  12.9994n       
+ xi156.n775__sbuf_out =   1.8000        
+ xi156.n775__vddio1 =   1.8000        
+ xi156.n775__vss1 =  10.8513n       
+ xi156.n776__net1 =  12.9999n       
+ xi156.n776__sbuf_out =   1.8000        
+ xi156.n776__vddio1 =   1.8000        
+ xi156.n776__vss1 =  10.8470n       
+ xi156.n777__net1 =  12.9957n       
+ xi156.n777__sbuf_out =   1.8000        
+ xi156.n777__vddio1 =   1.8000        
+ xi156.n777__vss1 =  10.8769n       
+ xi156.n778__net1 =  12.9957n       
+ xi156.n778__sbuf_out =   1.8000        
+ xi156.n778__vddio1 =   1.8000        
+ xi156.n778__vss1 =  10.8769n       
+ xi156.n779__net1 =  12.9952n       
+ xi156.n779__sbuf_out =   1.8000        
+ xi156.n779__vss1 =  10.8766n       
+ xi156.n77__net1 =  12.9908n       
+ xi156.n77__net17 =   1.8000        
+ xi156.n77__net7 =   7.3467n       
+ xi156.n77__sbuf_out =   1.8000        
+ xi156.n77__vddio1 =   1.8000        
+ xi156.n77__vss1 =   2.9280n       
+ xi156.n780__net1 =  12.9966n       
+ xi156.n780__sbuf_out =   1.8000        
+ xi156.n780__vddio1 =   1.8000        
+ xi156.n780__vss1 =  10.8766n       
+ xi156.n781__net1 =  12.9909n       
+ xi156.n781__sbuf_out =   1.8000        
+ xi156.n781__vddio1 =   1.8000        
+ xi156.n781__vss1 =  10.8761n       
+ xi156.n782__net1 =  12.9900n       
+ xi156.n782__sbuf_out =   1.8000        
+ xi156.n782__vddio1 =   1.8000        
+ xi156.n782__vss1 =  10.8761n       
+ xi156.n783__net1 =  12.9895n       
+ xi156.n783__sbuf_out =   1.8000        
+ xi156.n783__vddio1 =   1.8000        
+ xi156.n783__vss1 =  10.8754n       
+ xi156.n784__net1 =  12.9900n       
+ xi156.n784__sbuf_out =   1.8000        
+ xi156.n784__vddio1 =   1.8000        
+ xi156.n784__vss1 =  10.8754n       
+ xi156.n785__net1 =  12.9854n       
+ xi156.n785__sbuf_out =   1.8000        
+ xi156.n785__vddio1 =   1.8000        
+ xi156.n785__vss1 =  10.8744n       
+ xi156.n786__net1 =  12.9854n       
+ xi156.n786__sbuf_out =   1.8000        
+ xi156.n786__vddio1 =   1.8000        
+ xi156.n786__vss1 =  10.8744n       
+ xi156.n787__net1 =  12.9849n       
+ xi156.n787__sbuf_out =   1.8000        
+ xi156.n787__vddio1 =   1.8000        
+ xi156.n787__vss1 =  10.8731n       
+ xi156.n788__net1 =  12.9863n       
+ xi156.n788__sbuf_out =   1.8000        
+ xi156.n788__vddio1 =   1.8000        
+ xi156.n788__vss1 =  10.8731n       
+ xi156.n789__net1 =  12.9800n       
+ xi156.n789__sbuf_out =   1.8000        
+ xi156.n789__vddio1 =   1.8000        
+ xi156.n789__vss1 =  10.8714n       
+ xi156.n78__net1 =  12.9899n       
+ xi156.n78__net17 =   1.8000        
+ xi156.n78__net7 =   7.3416n       
+ xi156.n78__sbuf_out =   1.8000        
+ xi156.n78__vddio1 =   1.8000        
+ xi156.n78__vss1 =   2.9274n       
+ xi156.n790__net1 =  12.9791n       
+ xi156.n790__sbuf_out =   1.8000        
+ xi156.n790__vddio1 =   1.8000        
+ xi156.n790__vss1 =  10.8714n       
+ xi156.n791__net1 =  12.9786n       
+ xi156.n791__sbuf_out =   1.8000        
+ xi156.n791__vddio1 =   1.8000        
+ xi156.n791__vss1 =  10.8603n       
+ xi156.n792__net1 =  12.9791n       
+ xi156.n792__sbuf_out =   1.8000        
+ xi156.n792__vddio1 =   1.8000        
+ xi156.n792__vss1 =  10.8603n       
+ xi156.n793__net1 =  12.9467n       
+ xi156.n793__sbuf_out =   1.8000        
+ xi156.n793__vddio1 =   1.8000        
+ xi156.n793__vss1 =  10.7378n       
+ xi156.n794__net1 =  12.9472n       
+ xi156.n794__sbuf_out =   1.8000        
+ xi156.n794__vddio1 =   1.8000        
+ xi156.n794__vss1 =  10.7402n       
+ xi156.n795__net1 =  12.9481n       
+ xi156.n795__sbuf_out =   1.8000        
+ xi156.n795__vddio1 =   1.8000        
+ xi156.n795__vss1 =  10.7399n       
+ xi156.n796__net1 =  12.9472n       
+ xi156.n796__sbuf_out =   1.8000        
+ xi156.n796__vddio1 =   1.8000        
+ xi156.n796__vss1 =  10.7394n       
+ xi156.n797__net1 =  12.9398n       
+ xi156.n797__sbuf_out =   1.8000        
+ xi156.n797__vddio1 =   1.8000        
+ xi156.n797__vss1 =  10.7392n       
+ xi156.n798__net1 =  12.9403n       
+ xi156.n798__sbuf_out =   1.8000        
+ xi156.n798__vddio1 =   1.8000        
+ xi156.n798__vss1 =  10.7387n       
+ xi156.n799__net1 =  12.9403n       
+ xi156.n799__sbuf_out =   1.8000        
+ xi156.n799__vddio1 =   1.8000        
+ xi156.n799__vss1 =  10.7377n       
+ xi156.n79__net1 =  12.9894n       
+ xi156.n79__net17 =   1.8000        
+ xi156.n79__net7 =   7.3359n       
+ xi156.n79__sbuf_out =   1.8000        
+ xi156.n79__vddio1 =   1.8000        
+ xi156.n79__vss1 =   2.9177n       
+ xi156.n7__net1 =  12.8190n       
+ xi156.n7__net17 =   1.8000        
+ xi156.n7__net3 =   1.8000        
+ xi156.n7__net7 =   7.3548n       
+ xi156.n7__sbuf_in =  22.4569n       
+ xi156.n7__sbuf_out =   1.8000        
+ xi156.n7__vddio1 =   1.8000        
+ xi156.n7__vss1 = 942.9564p       
+ xi156.n800__net1 =  12.9412n       
+ xi156.n800__sbuf_out =   1.8000        
+ xi156.n800__vddio1 =   1.8000        
+ xi156.n800__vss1 =  10.7364n       
+ xi156.n801__net1 =  12.9343n       
+ xi156.n801__sbuf_out =   1.8000        
+ xi156.n801__vddio1 =   1.8000        
+ xi156.n801__vss1 =  10.7353n       
+ xi156.n802__net1 =  12.9348n       
+ xi156.n802__sbuf_out =   1.8000        
+ xi156.n802__vddio1 =   1.8000        
+ xi156.n802__vss1 =  10.7347n       
+ xi156.n803__net1 =  12.9356n       
+ xi156.n803__sbuf_out =   1.8000        
+ xi156.n803__vddio1 =   1.8000        
+ xi156.n803__vss1 =  10.7326n       
+ xi156.n804__net1 =  12.9348n       
+ xi156.n804__sbuf_out =   1.8000        
+ xi156.n804__vddio1 =   1.8000        
+ xi156.n804__vss1 =  10.7283n       
+ xi156.n805__net1 =  12.9268n       
+ xi156.n805__sbuf_out =   1.8000        
+ xi156.n805__vddio1 =   1.8000        
+ xi156.n805__vss1 =  10.7581n       
+ xi156.n806__net1 =  12.9272n       
+ xi156.n806__sbuf_out =   1.8000        
+ xi156.n806__vddio1 =   1.8000        
+ xi156.n806__vss1 =  10.7581n       
+ xi156.n807__net1 =  12.9272n       
+ xi156.n807__sbuf_out =   1.8000        
+ xi156.n807__vddio1 =   1.8000        
+ xi156.n807__vss1 =  10.7579n       
+ xi156.n808__net1 =  12.9281n       
+ xi156.n808__sbuf_out =   1.8000        
+ xi156.n808__vss1 =  10.7579n       
+ xi156.n809__net1 =  12.9207n       
+ xi156.n809__sbuf_out =   1.8000        
+ xi156.n809__vddio1 =   1.8000        
+ xi156.n809__vss1 =  10.7574n       
+ xi156.n80__net1 =  12.9899n       
+ xi156.n80__net17 =   1.8000        
+ xi156.n80__net7 =   7.3295n       
+ xi156.n80__sbuf_out =   1.8000        
+ xi156.n80__vddio1 =   1.8000        
+ xi156.n810__net1 =  12.9212n       
+ xi156.n810__sbuf_out =   1.8000        
+ xi156.n810__vddio1 =   1.8000        
+ xi156.n810__vss1 =  10.7574n       
+ xi156.n811__net1 =  12.9221n       
+ xi156.n811__sbuf_out =   1.8000        
+ xi156.n811__vddio1 =   1.8000        
+ xi156.n811__vss1 =  10.7567n       
+ xi156.n812__net1 =  12.9212n       
+ xi156.n812__sbuf_out =   1.8000        
+ xi156.n812__vddio1 =   1.8000        
+ xi156.n812__vss1 =  10.7567n       
+ xi156.n813__net1 =  12.9126n       
+ xi156.n813__sbuf_out =   1.8000        
+ xi156.n813__vddio1 =   1.8000        
+ xi156.n813__vss1 =  10.7557n       
+ xi156.n814__net1 =  12.9131n       
+ xi156.n814__sbuf_out =   1.8000        
+ xi156.n814__vddio1 =   1.8000        
+ xi156.n814__vss1 =  10.7557n       
+ xi156.n815__net1 =  12.9131n       
+ xi156.n815__sbuf_out =   1.8000        
+ xi156.n815__vddio1 =   1.8000        
+ xi156.n815__vss1 =  10.7544n       
+ xi156.n816__net1 =  12.9140n       
+ xi156.n816__sbuf_out =   1.8000        
+ xi156.n816__vddio1 =   1.8000        
+ xi156.n816__vss1 =  10.7544n       
+ xi156.n817__net1 =  12.9061n       
+ xi156.n817__sbuf_out =   1.8000        
+ xi156.n817__vddio1 =   1.8000        
+ xi156.n817__vss1 =  10.7527n       
+ xi156.n818__net1 =  12.9066n       
+ xi156.n818__sbuf_out =   1.8000        
+ xi156.n818__vddio1 =   1.8000        
+ xi156.n818__vss1 =  10.7527n       
+ xi156.n819__net1 =  12.9075n       
+ xi156.n819__sbuf_out =   1.8000        
+ xi156.n819__vddio1 =   1.8000        
+ xi156.n819__vss1 =  10.7415n       
+ xi156.n81__net1 =  12.9853n       
+ xi156.n81__net17 =   1.8000        
+ xi156.n81__net7 =   7.3282n       
+ xi156.n81__sbuf_out =   1.8000        
+ xi156.n81__vddio1 =   1.8000        
+ xi156.n81__vss1 =   7.3753n       
+ xi156.n820__net1 =  12.9066n       
+ xi156.n820__sbuf_out =   1.8000        
+ xi156.n820__vddio1 =   1.8000        
+ xi156.n820__vss1 =  10.7415n       
+ xi156.n821__net1 =  12.8974n       
+ xi156.n821__sbuf_out =   1.8000        
+ xi156.n821__vddio1 =   1.8000        
+ xi156.n821__vss1 =  10.6007n       
+ xi156.n822__net1 =  12.8979n       
+ xi156.n822__sbuf_out =   1.8000        
+ xi156.n822__vddio1 =   1.8000        
+ xi156.n822__vss1 =  10.6031n       
+ xi156.n823__net1 =  12.8979n       
+ xi156.n823__sbuf_out =   1.8000        
+ xi156.n823__vddio1 =   1.8000        
+ xi156.n823__vss1 =  10.6029n       
+ xi156.n824__net1 =  12.8988n       
+ xi156.n824__sbuf_out =   1.8000        
+ xi156.n824__vddio1 =   1.8000        
+ xi156.n824__vss1 =  10.6024n       
+ xi156.n825__net1 =  12.8905n       
+ xi156.n825__sbuf_out =   1.8000        
+ xi156.n825__vddio1 =   1.8000        
+ xi156.n825__vss1 =  10.6022n       
+ xi156.n826__net1 =  12.8910n       
+ xi156.n826__sbuf_out =   1.8000        
+ xi156.n826__vddio1 =   1.8000        
+ xi156.n826__vss1 =  10.6017n       
+ xi156.n827__net1 =  12.8918n       
+ xi156.n827__sbuf_out =   1.8000        
+ xi156.n827__vddio1 =   1.8000        
+ xi156.n827__vss1 =  10.6007n       
+ xi156.n828__net1 =  12.8910n       
+ xi156.n828__sbuf_out =   1.8000        
+ xi156.n828__vddio1 =   1.8000        
+ xi156.n828__vss1 =  10.5994n       
+ xi156.n829__net1 =  12.8811n       
+ xi156.n829__sbuf_out =   1.8000        
+ xi156.n829__vddio1 =   1.8000        
+ xi156.n829__vss1 =  10.5983n       
+ xi156.n82__net1 =  12.9853n       
+ xi156.n82__net17 =   1.8000        
+ xi156.n82__net7 =   7.3652n       
+ xi156.n82__sbuf_out =   1.8000        
+ xi156.n82__vddio1 =   1.8000        
+ xi156.n82__vss1 =   7.2009n       
+ xi156.n830__net1 =  12.8816n       
+ xi156.n830__sbuf_out =   1.8000        
+ xi156.n830__vddio1 =   1.8000        
+ xi156.n830__vss1 =  10.5977n       
+ xi156.n831__net1 =  12.8816n       
+ xi156.n831__sbuf_out =   1.8000        
+ xi156.n831__vddio1 =   1.8000        
+ xi156.n831__vss1 =  10.5955n       
+ xi156.n832__net1 =  12.8825n       
+ xi156.n832__sbuf_out =   1.8000        
+ xi156.n832__vddio1 =   1.8000        
+ xi156.n832__vss1 =  10.5913n       
+ xi156.n833__net1 =  12.8737n       
+ xi156.n833__sbuf_out =   1.8000        
+ xi156.n833__vddio1 =   1.8000        
+ xi156.n833__vss1 =  10.6211n       
+ xi156.n834__net1 =  12.8742n       
+ xi156.n834__sbuf_out =   1.8000        
+ xi156.n834__vddio1 =   1.8000        
+ xi156.n834__vss1 =  10.6211n       
+ xi156.n835__net1 =  12.8751n       
+ xi156.n835__sbuf_out =   1.8000        
+ xi156.n835__vddio1 =   1.8000        
+ xi156.n835__vss1 =  10.6209n       
+ xi156.n836__net1 =  12.8742n       
+ xi156.n836__sbuf_out =   1.8000        
+ xi156.n836__vddio1 =   1.8000        
+ xi156.n836__vss1 =  10.6209n       
+ xi156.n837__net1 =  13.0530n       
+ xi156.n837__sbuf_out =   1.8000        
+ xi156.n837__vss1 =  10.6204n       
+ xi156.n838__net1 =  13.0535n       
+ xi156.n838__sbuf_out =   1.8000        
+ xi156.n838__vddio1 =   1.8000        
+ xi156.n838__vss1 =  10.6204n       
+ xi156.n839__net1 =  13.0544n       
+ xi156.n839__sbuf_out =   1.8000        
+ xi156.n839__vddio1 =   1.8000        
+ xi156.n839__vss1 =  10.6196n       
+ xi156.n83__net1 =  12.9848n       
+ xi156.n83__net17 =   1.8000        
+ xi156.n83__net7 =   7.3646n       
+ xi156.n83__sbuf_out =   1.8000        
+ xi156.n83__vddio1 =   1.8000        
+ xi156.n83__vss1 =   7.3717n       
+ xi156.n840__net1 =  13.0535n       
+ xi156.n840__sbuf_out =   1.8000        
+ xi156.n840__vddio1 =   1.8000        
+ xi156.n840__vss1 =  10.6196n       
+ xi156.n841__net1 =  13.0527n       
+ xi156.n841__sbuf_out =   1.8000        
+ xi156.n841__vddio1 =   1.8000        
+ xi156.n841__vss1 =  10.6187n       
+ xi156.n842__net1 =  13.0532n       
+ xi156.n842__sbuf_out =   1.8000        
+ xi156.n842__vddio1 =   1.8000        
+ xi156.n842__vss1 =  10.6187n       
+ xi156.n843__net1 =  13.0532n       
+ xi156.n843__sbuf_out =   1.8000        
+ xi156.n843__vddio1 =   1.8000        
+ xi156.n843__vss1 =  10.6173n       
+ xi156.n844__net1 =  13.0541n       
+ xi156.n844__sbuf_out =   1.8000        
+ xi156.n844__vddio1 =   1.8000        
+ xi156.n844__vss1 =  10.6173n       
+ xi156.n845__net1 =  13.0522n       
+ xi156.n845__sbuf_out =   1.8000        
+ xi156.n845__vddio1 =   1.8000        
+ xi156.n845__vss1 =  10.6156n       
+ xi156.n846__net1 =  13.0527n       
+ xi156.n846__sbuf_out =   1.8000        
+ xi156.n846__vddio1 =   1.8000        
+ xi156.n846__vss1 =  10.6156n       
+ xi156.n847__net1 =  13.0536n       
+ xi156.n847__sbuf_out =   1.8000        
+ xi156.n847__vddio1 =   1.8000        
+ xi156.n847__vss1 =  10.6045n       
+ xi156.n848__net1 =  13.0527n       
+ xi156.n848__sbuf_out =   1.8000        
+ xi156.n848__vddio1 =   1.8000        
+ xi156.n848__vss1 =  10.6045n       
+ xi156.n849__net1 =  13.0513n       
+ xi156.n849__sbuf_out =   1.8000        
+ xi156.n849__vddio1 =   1.8000        
+ xi156.n849__vss1 =  10.4454n       
+ xi156.n84__net1 =  12.9862n       
+ xi156.n84__net17 =   1.8000        
+ xi156.n84__net7 =   7.3637n       
+ xi156.n84__sbuf_out =   1.8000        
+ xi156.n84__vddio1 =   1.8000        
+ xi156.n84__vss1 =   7.3641n       
+ xi156.n850__net1 =  13.0518n       
+ xi156.n850__sbuf_out =   1.8000        
+ xi156.n850__vddio1 =   1.8000        
+ xi156.n850__vss1 =  10.4478n       
+ xi156.n851__net1 =  13.0518n       
+ xi156.n851__sbuf_out =   1.8000        
+ xi156.n851__vddio1 =   1.8000        
+ xi156.n851__vss1 =  10.4476n       
+ xi156.n852__net1 =  13.0527n       
+ xi156.n852__sbuf_out =   1.8000        
+ xi156.n852__vddio1 =   1.8000        
+ xi156.n852__vss1 =  10.4471n       
+ xi156.n853__net1 =  13.0504n       
+ xi156.n853__sbuf_out =   1.8000        
+ xi156.n853__vddio1 =   1.8000        
+ xi156.n853__vss1 =  10.4469n       
+ xi156.n854__net1 =  13.0509n       
+ xi156.n854__sbuf_out =   1.8000        
+ xi156.n854__vddio1 =   1.8000        
+ xi156.n854__vss1 =  10.4463n       
+ xi156.n855__net1 =  13.0518n       
+ xi156.n855__sbuf_out =   1.8000        
+ xi156.n855__vddio1 =   1.8000        
+ xi156.n855__vss1 =  10.4453n       
+ xi156.n856__net1 =  13.0509n       
+ xi156.n856__sbuf_out =   1.8000        
+ xi156.n856__vddio1 =   1.8000        
+ xi156.n856__vss1 =  10.4440n       
+ xi156.n857__net1 =  13.0489n       
+ xi156.n857__sbuf_out =   1.8000        
+ xi156.n857__vddio1 =   1.8000        
+ xi156.n857__vss1 =  10.4430n       
+ xi156.n858__net1 =  13.0494n       
+ xi156.n858__sbuf_out =   1.8000        
+ xi156.n858__vddio1 =   1.8000        
+ xi156.n858__vss1 =  10.4423n       
+ xi156.n859__net1 =  13.0494n       
+ xi156.n859__sbuf_out =   1.8000        
+ xi156.n859__vddio1 =   1.8000        
+ xi156.n859__vss1 =  10.4402n       
+ xi156.n85__net1 =  12.9798n       
+ xi156.n85__net17 =   1.8000        
+ xi156.n85__net7 =   7.3634n       
+ xi156.n85__sbuf_out =   1.8000        
+ xi156.n85__vddio1 =   1.8000        
+ xi156.n85__vss1 =   7.5263n       
+ xi156.n860__net1 =  13.0503n       
+ xi156.n860__sbuf_out =   1.8000        
+ xi156.n860__vddio1 =   1.8000        
+ xi156.n860__vss1 =  10.4360n       
+ xi156.n861__net1 =  13.0475n       
+ xi156.n861__sbuf_out =   1.8000        
+ xi156.n861__vddio1 =   1.8000        
+ xi156.n861__vss1 =  10.4658n       
+ xi156.n862__net1 =  13.0480n       
+ xi156.n862__sbuf_out =   1.8000        
+ xi156.n862__vddio1 =   1.8000        
+ xi156.n862__vss1 =  10.4658n       
+ xi156.n863__net1 =  13.0489n       
+ xi156.n863__sbuf_out =   1.8000        
+ xi156.n863__vddio1 =   1.8000        
+ xi156.n863__vss1 =  10.4656n       
+ xi156.n864__net1 =  13.0480n       
+ xi156.n864__sbuf_out =   1.8000        
+ xi156.n864__vddio1 =   1.8000        
+ xi156.n864__vss1 =  10.4656n       
+ xi156.n865__net1 =  13.0454n       
+ xi156.n865__sbuf_out =   1.8000        
+ xi156.n865__vddio1 =   1.8000        
+ xi156.n865__vss1 =  10.4650n       
+ xi156.n866__net1 =  13.0459n       
+ xi156.n866__sbuf_out =   1.8000        
+ xi156.n866__vss1 =  10.4650n       
+ xi156.n867__net1 =  13.0459n       
+ xi156.n867__sbuf_out =   1.8000        
+ xi156.n867__vddio1 =   1.8000        
+ xi156.n867__vss1 =  10.4643n       
+ xi156.n868__net1 =  13.0468n       
+ xi156.n868__sbuf_out =   1.8000        
+ xi156.n868__vddio1 =   1.8000        
+ xi156.n868__vss1 =  10.4643n       
+ xi156.n869__net1 =  13.0436n       
+ xi156.n869__sbuf_out =   1.8000        
+ xi156.n869__vddio1 =   1.8000        
+ xi156.n869__vss1 =  10.4633n       
+ xi156.n86__net1 =  12.9790n       
+ xi156.n86__net17 =   1.8000        
+ xi156.n86__net7 =   7.3625n       
+ xi156.n86__sbuf_out =   1.8000        
+ xi156.n86__vddio1 =   1.8000        
+ xi156.n86__vss1 =   7.3169n       
+ xi156.n870__net1 =  13.0441n       
+ xi156.n870__sbuf_out =   1.8000        
+ xi156.n870__vddio1 =   1.8000        
+ xi156.n870__vss1 =  10.4633n       
+ xi156.n871__net1 =  13.0449n       
+ xi156.n871__sbuf_out =   1.8000        
+ xi156.n871__vddio1 =   1.8000        
+ xi156.n871__vss1 =  10.4620n       
+ xi156.n872__net1 =  13.0441n       
+ xi156.n872__sbuf_out =   1.8000        
+ xi156.n872__vddio1 =   1.8000        
+ xi156.n872__vss1 =  10.4620n       
+ xi156.n873__net1 =  13.0409n       
+ xi156.n873__sbuf_out =   1.8000        
+ xi156.n873__vddio1 =   1.8000        
+ xi156.n873__vss1 =  10.4603n       
+ xi156.n874__net1 =  13.0414n       
+ xi156.n874__sbuf_out =   1.8000        
+ xi156.n874__vddio1 =   1.8000        
+ xi156.n874__vss1 =  10.4603n       
+ xi156.n875__net1 =  13.0414n       
+ xi156.n875__sbuf_out =   1.8000        
+ xi156.n875__vddio1 =   1.8000        
+ xi156.n875__vss1 =  10.4492n       
+ xi156.n876__net1 =  13.0422n       
+ xi156.n876__sbuf_out =   1.8000        
+ xi156.n876__vddio1 =   1.8000        
+ xi156.n876__vss1 =  10.4492n       
+ xi156.n877__net1 =  13.0386n       
+ xi156.n877__sbuf_out =   1.8000        
+ xi156.n877__vddio1 =   1.8000        
+ xi156.n877__vss1 =  10.2718n       
+ xi156.n878__net1 =  13.0390n       
+ xi156.n878__sbuf_out =   1.8000        
+ xi156.n878__vddio1 =   1.8000        
+ xi156.n878__vss1 =  10.2742n       
+ xi156.n879__net1 =  13.0399n       
+ xi156.n879__sbuf_out =   1.8000        
+ xi156.n879__vddio1 =   1.8000        
+ xi156.n879__vss1 =  10.2740n       
+ xi156.n87__net1 =  12.9785n       
+ xi156.n87__net17 =   1.8000        
+ xi156.n87__net7 =   7.3615n       
+ xi156.n87__sbuf_out =   1.8000        
+ xi156.n87__vss1 =   7.4786n       
+ xi156.n880__net1 =  13.0390n       
+ xi156.n880__sbuf_out =   1.8000        
+ xi156.n880__vddio1 =   1.8000        
+ xi156.n880__vss1 =  10.2735n       
+ xi156.n881__net1 =  12.8284n       
+ xi156.n881__sbuf_out =   1.8000        
+ xi156.n881__vddio1 =   1.8000        
+ xi156.n881__vss1 =  10.2733n       
+ xi156.n882__net1 =  12.8275n       
+ xi156.n882__sbuf_out =   1.8000        
+ xi156.n882__vddio1 =   1.8000        
+ xi156.n882__vss1 =  10.2727n       
+ xi156.n883__net1 =  12.8271n       
+ xi156.n883__sbuf_out =   1.8000        
+ xi156.n883__vddio1 =   1.8000        
+ xi156.n883__vss1 =  10.2718n       
+ xi156.n884__net1 =  12.8275n       
+ xi156.n884__sbuf_out =   1.8000        
+ xi156.n884__vddio1 =   1.8000        
+ xi156.n884__vss1 =  10.2704n       
+ xi156.n885__net1 =  12.8197n       
+ xi156.n885__sbuf_out =   1.8000        
+ xi156.n885__vddio1 =   1.8000        
+ xi156.n885__vss1 =  10.2694n       
+ xi156.n886__net1 =  12.8197n       
+ xi156.n886__sbuf_out =   1.8000        
+ xi156.n886__vddio1 =   1.8000        
+ xi156.n886__vss1 =  10.2687n       
+ xi156.n887__net1 =  12.8192n       
+ xi156.n887__sbuf_out =   1.8000        
+ xi156.n887__vddio1 =   1.8000        
+ xi156.n887__vss1 =  10.2666n       
+ xi156.n888__net1 =  12.8205n       
+ xi156.n888__sbuf_out =   1.8000        
+ xi156.n888__vddio1 =   1.8000        
+ xi156.n888__vss1 =  10.2624n       
+ xi156.n889__net1 =  12.8100n       
+ xi156.n889__sbuf_out =   1.8000        
+ xi156.n889__vddio1 =   1.8000        
+ xi156.n889__vss1 =  10.2922n       
+ xi156.n88__net1 =  12.9790n       
+ xi156.n88__net17 =   1.8000        
+ xi156.n88__net7 =   7.3606n       
+ xi156.n88__sbuf_out =   1.8000        
+ xi156.n88__vddio1 =   1.8000        
+ xi156.n88__vss1 =   7.5265n       
+ xi156.n890__net1 =  12.8091n       
+ xi156.n890__sbuf_out =   1.8000        
+ xi156.n890__vddio1 =   1.8000        
+ xi156.n890__vss1 =  10.2922n       
+ xi156.n891__net1 =  12.8086n       
+ xi156.n891__sbuf_out =   1.8000        
+ xi156.n891__vddio1 =   1.8000        
+ xi156.n891__vss1 =  10.2920n       
+ xi156.n892__net1 =  12.8091n       
+ xi156.n892__sbuf_out =   1.8000        
+ xi156.n892__vddio1 =   1.8000        
+ xi156.n892__vss1 =  10.2920n       
+ xi156.n893__net1 =  12.8008n       
+ xi156.n893__sbuf_out =   1.8000        
+ xi156.n893__vddio1 =   1.8000        
+ xi156.n893__vss1 =  10.2914n       
+ xi156.n894__net1 =  12.8008n       
+ xi156.n894__sbuf_out =   1.8000        
+ xi156.n894__vddio1 =   1.8000        
+ xi156.n894__vss1 =  10.2914n       
+ xi156.n895__net1 =  12.8003n       
+ xi156.n895__sbuf_out =   1.8000        
+ xi156.n895__vddio1 =   1.8000        
+ xi156.n895__vss1 =  10.2907n       
+ xi156.n896__net1 =  12.8017n       
+ xi156.n896__sbuf_out =   1.8000        
+ xi156.n896__vss1 =  10.2907n       
+ xi156.n897__net1 =  12.7905n       
+ xi156.n897__sbuf_out =   1.8000        
+ xi156.n897__vddio1 =   1.8000        
+ xi156.n897__vss1 =  10.2897n       
+ xi156.n898__net1 =  12.7897n       
+ xi156.n898__sbuf_out =   1.8000        
+ xi156.n898__vddio1 =   1.8000        
+ xi156.n898__vss1 =  10.2897n       
+ xi156.n899__net1 =  12.7892n       
+ xi156.n899__sbuf_out =   1.8000        
+ xi156.n899__vddio1 =   1.8000        
+ xi156.n899__vss1 =  10.2884n       
+ xi156.n89__net1 =  12.9472n       
+ xi156.n89__net17 =   1.8000        
+ xi156.n89__net7 =   7.3589n       
+ xi156.n89__sbuf_out =   1.8000        
+ xi156.n89__vddio1 =   1.8000        
+ xi156.n89__vss1 =   7.2668n       
+ xi156.n8__net1 =  12.8204n       
+ xi156.n8__net17 =   1.8000        
+ xi156.n8__net3 =   1.8000        
+ xi156.n8__net7 =   7.3510n       
+ xi156.n8__sbuf_in =  22.4578n       
+ xi156.n8__sbuf_out =   1.8000        
+ xi156.n8__vddio1 =   1.8000        
+ xi156.n8__vss1 = 774.1295p       
+ xi156.n900__net1 =  12.7897n       
+ xi156.n900__sbuf_out =   1.8000        
+ xi156.n900__vddio1 =   1.8000        
+ xi156.n900__vss1 =  10.2884n       
+ xi156.n901__net1 =  12.7809n       
+ xi156.n901__sbuf_out =   1.8000        
+ xi156.n901__vddio1 =   1.8000        
+ xi156.n901__vss1 =  10.2867n       
+ xi156.n902__net1 =  12.7809n       
+ xi156.n902__sbuf_out =   1.8000        
+ xi156.n902__vddio1 =   1.8000        
+ xi156.n902__vss1 =  10.2867n       
+ xi156.n903__net1 =  12.7804n       
+ xi156.n903__sbuf_out =   1.8000        
+ xi156.n903__vddio1 =   1.8000        
+ xi156.n903__vss1 =  10.2756n       
+ xi156.n904__net1 =  12.7818n       
+ xi156.n904__sbuf_out =   1.8000        
+ xi156.n904__vddio1 =   1.8000        
+ xi156.n904__vss1 =  10.2756n       
+ xi156.n905__net1 =  12.7701n       
+ xi156.n905__sbuf_out =   1.8000        
+ xi156.n905__vddio1 =   1.8000        
+ xi156.n905__vss1 =   1.8037n       
+ xi156.n906__net1 =  12.7692n       
+ xi156.n906__sbuf_out =   1.8000        
+ xi156.n906__vddio1 =   1.8000        
+ xi156.n907__net1 =  12.7687n       
+ xi156.n907__sbuf_out =   1.8000        
+ xi156.n907__vddio1 =   1.8000        
+ xi156.n908__net1 =  12.7692n       
+ xi156.n908__sbuf_out =   1.8000        
+ xi156.n908__vddio1 =   1.8000        
+ xi156.n909__net1 =  12.7701n       
+ xi156.n909__sbuf_out =   1.8000        
+ xi156.n909__vddio1 =   1.8000        
+ xi156.n90__net1 =  12.9472n       
+ xi156.n90__net17 =   1.8000        
+ xi156.n90__net7 =   7.3581n       
+ xi156.n90__sbuf_out =   1.8000        
+ xi156.n90__vddio1 =   1.8000        
+ xi156.n90__vss1 =   7.4298n       
+ xi156.n910__net1 =  12.7701n       
+ xi156.n910__sbuf_out =   1.8000        
+ xi156.n910__vddio1 =   1.8000        
+ xi156.n910__vss1 =   2.6050n       
+ xi156.n911__net1 =  12.7696n       
+ xi156.n911__sbuf_out =   1.8000        
+ xi156.n911__vddio1 =   1.8000        
+ xi156.n912__net1 =  12.7710n       
+ xi156.n912__sbuf_out =   1.8000        
+ xi156.n912__vddio1 =   1.8000        
+ xi156.n912__vss1 =   4.1352n       
+ xi156.n913__net1 =  12.7719n       
+ xi156.n913__sbuf_out =   1.8000        
+ xi156.n913__vddio1 =   1.8000        
+ xi156.n914__net1 =  12.7710n       
+ xi156.n914__sbuf_out =   1.8000        
+ xi156.n915__net1 =  12.7705n       
+ xi156.n915__sbuf_out =   1.8000        
+ xi156.n915__vddio1 =   1.8000        
+ xi156.n916__net1 =  12.7710n       
+ xi156.n916__sbuf_out =   1.8000        
+ xi156.n917__net1 =  12.7715n       
+ xi156.n917__sbuf_out =   1.8000        
+ xi156.n918__net1 =  12.7715n       
+ xi156.n918__sbuf_out =   1.8000        
+ xi156.n919__net1 =  12.7710n       
+ xi156.n919__sbuf_out =   1.8000        
+ xi156.n919__vddio1 =   1.8000        
+ xi156.n91__net1 =  12.9481n       
+ xi156.n91__net17 =   1.8000        
+ xi156.n91__net7 =   7.3558n       
+ xi156.n91__sbuf_out =   1.8000        
+ xi156.n91__vddio1 =   1.8000        
+ xi156.n91__vss1 =   7.4787n       
+ xi156.n920__net1 =  12.7724n       
+ xi156.n920__sbuf_out =   1.8000        
+ xi156.n920__vss1 =   4.9029n       
+ xi156.n921__net1 =  12.7727n       
+ xi156.n921__sbuf_out =   1.8000        
+ xi156.n921__vddio1 =   1.8000        
+ xi156.n922__net1 =  12.7718n       
+ xi156.n922__sbuf_out =   1.8000        
+ xi156.n922__vss1 =   7.4536n       
+ xi156.n923__net1 =  12.7713n       
+ xi156.n923__sbuf_out =   1.8000        
+ xi156.n924__net1 =  12.7718n       
+ xi156.n924__sbuf_out =   1.8000        
+ xi156.n924__vddio1 =   1.8000        
+ xi156.n925__net1 =  13.0240n       
+ xi156.n925__sbuf_out =   1.8000        
+ xi156.n925__vddio1 =   1.8000        
+ xi156.n926__net1 =  13.0231n       
+ xi156.n926__sbuf_out =   1.8000        
+ xi156.n926__vddio1 =   1.8000        
+ xi156.n927__net1 =  13.0226n       
+ xi156.n927__sbuf_out =   1.8000        
+ xi156.n927__vddio1 =   1.8000        
+ xi156.n928__net1 =  13.0231n       
+ xi156.n928__sbuf_out =   1.8000        
+ xi156.n929__net1 =  13.0203n       
+ xi156.n929__sbuf_out =   1.8000        
+ xi156.n929__vddio1 =   1.8000        
+ xi156.n92__net1 =  12.9472n       
+ xi156.n92__net17 =   1.8000        
+ xi156.n92__net7 =   7.3549n       
+ xi156.n92__sbuf_out =   1.8000        
+ xi156.n92__vddio1 =   1.8000        
+ xi156.n92__vss1 =   7.2548n       
+ xi156.n930__net1 =  13.0203n       
+ xi156.n930__sbuf_out =   1.8000        
+ xi156.n931__net1 =  13.0198n       
+ xi156.n931__sbuf_out =   1.8000        
+ xi156.n931__vddio1 =   1.8000        
+ xi156.n932__net1 =  13.0212n       
+ xi156.n932__sbuf_out =   1.8000        
+ xi156.n933__net1 =  13.0173n       
+ xi156.n933__sbuf_out =   1.8000        
+ xi156.n934__net1 =  13.0164n       
+ xi156.n934__sbuf_out =   1.8000        
+ xi156.n934__vddio1 =   1.8000        
+ xi156.n935__net1 =  13.0159n       
+ xi156.n935__sbuf_out =   1.8000        
+ xi156.n935__vddio1 =   1.8000        
+ xi156.n936__net1 =  13.0164n       
+ xi156.n936__sbuf_out =   1.8000        
+ xi156.n936__vddio1 =   1.8000        
+ xi156.n937__net1 =  13.0132n       
+ xi156.n937__sbuf_out =   1.8000        
+ xi156.n937__vddio1 =   1.8000        
+ xi156.n938__net1 =  13.0132n       
+ xi156.n938__sbuf_out =   1.8000        
+ xi156.n938__vss1 =   7.7438n       
+ xi156.n939__net1 =  13.0127n       
+ xi156.n939__sbuf_out =   1.8000        
+ xi156.n93__net1 =  12.9403n       
+ xi156.n93__net17 =   1.8000        
+ xi156.n93__net7 =   7.3520n       
+ xi156.n93__sbuf_out =   1.8000        
+ xi156.n93__vddio1 =   1.8000        
+ xi156.n93__vss1 =   7.2184n       
+ xi156.n940__net1 =  13.0141n       
+ xi156.n940__sbuf_out =   1.8000        
+ xi156.n940__vddio1 =   1.8000        
+ xi156.n941__net1 =  13.0096n       
+ xi156.n941__sbuf_out =   1.8000        
+ xi156.n941__vddio1 =   1.8000        
+ xi156.n942__net1 =  13.0087n       
+ xi156.n942__sbuf_out =   1.8000        
+ xi156.n942__vddio1 =   1.8000        
+ xi156.n943__net1 =  13.0082n       
+ xi156.n943__sbuf_out =   1.8000        
+ xi156.n943__vddio1 =   1.8000        
+ xi156.n944__net1 =  13.0087n       
+ xi156.n944__sbuf_out =   1.8000        
+ xi156.n945__net1 =  13.0050n       
+ xi156.n945__sbuf_out =   1.8000        
+ xi156.n946__net1 =  13.0050n       
+ xi156.n946__sbuf_out =   1.8000        
+ xi156.n946__vddio1 =   1.8000        
+ xi156.n947__net1 =  13.0045n       
+ xi156.n947__sbuf_out =   1.8000        
+ xi156.n947__vddio1 =   1.8000        
+ xi156.n948__net1 =  13.0059n       
+ xi156.n948__sbuf_out =   1.8000        
+ xi156.n948__vddio1 =   1.8000        
+ xi156.n949__net1 =  13.0008n       
+ xi156.n949__sbuf_out =   1.8000        
+ xi156.n949__vddio1 =   1.8000        
+ xi156.n94__net1 =  12.9403n       
+ xi156.n94__net17 =   1.8000        
+ xi156.n94__net7 =   7.3511n       
+ xi156.n94__sbuf_out =   1.8000        
+ xi156.n94__vddio1 =   1.8000        
+ xi156.n94__vss1 =   7.3827n       
+ xi156.n950__net1 =  12.9999n       
+ xi156.n950__sbuf_out =   1.8000        
+ xi156.n951__net1 =  12.9994n       
+ xi156.n951__sbuf_out =   1.8000        
+ xi156.n952__net1 =  12.9999n       
+ xi156.n952__sbuf_out =   1.8000        
+ xi156.n952__vddio1 =   1.8000        
+ xi156.n953__net1 =  12.9957n       
+ xi156.n953__sbuf_out =   1.8000        
+ xi156.n953__vddio1 =   1.8000        
+ xi156.n954__net1 =  12.9957n       
+ xi156.n954__sbuf_out =   1.8000        
+ xi156.n954__vddio1 =   1.8000        
+ xi156.n955__net1 =  12.9952n       
+ xi156.n955__sbuf_out =   1.8000        
+ xi156.n955__vddio1 =   1.8000        
+ xi156.n956__net1 =  12.9966n       
+ xi156.n956__sbuf_out =   1.8000        
+ xi156.n956__vddio1 =   1.8000        
+ xi156.n957__net1 =  12.9909n       
+ xi156.n957__sbuf_out =   1.8000        
+ xi156.n958__net1 =  12.9900n       
+ xi156.n958__sbuf_out =   1.8000        
+ xi156.n959__net1 =  12.9895n       
+ xi156.n959__sbuf_out =   1.8000        
+ xi156.n95__net1 =  12.9403n       
+ xi156.n95__net17 =   1.8000        
+ xi156.n95__net7 =   7.3476n       
+ xi156.n95__sbuf_out =   1.8000        
+ xi156.n95__vddio1 =   1.8000        
+ xi156.n95__vss1 =   7.4299n       
+ xi156.n960__net1 =  12.9900n       
+ xi156.n960__sbuf_out =   1.8000        
+ xi156.n961__net1 =  12.9854n       
+ xi156.n961__sbuf_out =   1.8000        
+ xi156.n962__net1 =  12.9854n       
+ xi156.n962__sbuf_out =   1.8000        
+ xi156.n963__net1 =  12.9849n       
+ xi156.n963__sbuf_out =   1.8000        
+ xi156.n964__net1 =  12.9863n       
+ xi156.n964__sbuf_out =   1.8000        
+ xi156.n965__net1 =  12.9800n       
+ xi156.n965__sbuf_out =   1.8000        
+ xi156.n966__net1 =  12.9791n       
+ xi156.n966__sbuf_out =   1.8000        
+ xi156.n967__net1 =  12.9786n       
+ xi156.n967__sbuf_out =   1.8000        
+ xi156.n968__net1 =  12.9791n       
+ xi156.n968__sbuf_out =   1.8000        
+ xi156.n969__net1 =  12.9467n       
+ xi156.n969__sbuf_out =   1.8000        
+ xi156.n96__net1 =  12.9412n       
+ xi156.n96__net17 =   1.8000        
+ xi156.n96__net7 =   7.3467n       
+ xi156.n96__sbuf_out =   1.8000        
+ xi156.n96__vddio1 =   1.8000        
+ xi156.n96__vss1 =   7.1683n       
+ xi156.n970__net1 =  12.9472n       
+ xi156.n970__sbuf_out =   1.8000        
+ xi156.n971__net1 =  12.9481n       
+ xi156.n971__sbuf_out =   1.8000        
+ xi156.n972__net1 =  12.9472n       
+ xi156.n972__sbuf_out =   1.8000        
+ xi156.n973__net1 =  12.9398n       
+ xi156.n973__sbuf_out =   1.8000        
+ xi156.n974__net1 =  12.9403n       
+ xi156.n974__sbuf_out =   1.8000        
+ xi156.n975__net1 =  12.9403n       
+ xi156.n975__sbuf_out =   1.8000        
+ xi156.n976__net1 =  12.9412n       
+ xi156.n976__sbuf_out =   1.8000        
+ xi156.n977__net1 =  12.9343n       
+ xi156.n977__sbuf_out =   1.8000        
+ xi156.n978__net1 =  12.9347n       
+ xi156.n978__sbuf_out =   1.8000        
+ xi156.n979__net1 =  12.9356n       
+ xi156.n979__sbuf_out =   1.8000        
+ xi156.n97__net1 =  12.9347n       
+ xi156.n97__net17 =   1.8000        
+ xi156.n97__net7 =   7.3425n       
+ xi156.n97__sbuf_out =   1.8000        
+ xi156.n97__vddio1 =   1.8000        
+ xi156.n97__vss1 =   7.3340n       
+ xi156.n980__net1 =  12.9347n       
+ xi156.n980__sbuf_out =   1.8000        
+ xi156.n981__net1 =  12.9267n       
+ xi156.n981__sbuf_out =   1.8000        
+ xi156.n982__net1 =  12.9272n       
+ xi156.n982__sbuf_out =   1.8000        
+ xi156.n983__net1 =  12.9272n       
+ xi156.n983__sbuf_out =   1.8000        
+ xi156.n984__net1 =  12.9281n       
+ xi156.n984__sbuf_out =   1.8000        
+ xi156.n985__net1 =  12.9207n       
+ xi156.n985__sbuf_out =   1.8000        
+ xi156.n986__net1 =  12.9212n       
+ xi156.n986__sbuf_out =   1.8000        
+ xi156.n987__net1 =  12.9221n       
+ xi156.n987__sbuf_out =   1.8000        
+ xi156.n988__net1 =  12.9212n       
+ xi156.n988__sbuf_out =   1.8000        
+ xi156.n989__net1 =  12.9126n       
+ xi156.n989__sbuf_out =   1.8000        
+ xi156.n98__net1 =  12.9348n       
+ xi156.n98__net17 =   1.8000        
+ xi156.n98__net7 =   7.3416n       
+ xi156.n98__sbuf_out =   1.8000        
+ xi156.n98__vddio1 =   1.8000        
+ xi156.n98__vss1 =   7.3827n       
+ xi156.n990__net1 =  12.9131n       
+ xi156.n990__sbuf_out =   1.8000        
+ xi156.n991__net1 =  12.9131n       
+ xi156.n991__sbuf_out =   1.8000        
+ xi156.n992__net1 =  12.9140n       
+ xi156.n992__sbuf_out =   1.8000        
+ xi156.n993__net1 =  12.9061n       
+ xi156.n993__sbuf_out =   1.8000        
+ xi156.n994__net1 =  12.9066n       
+ xi156.n994__sbuf_out =   1.8000        
+ xi156.n995__net1 =  12.9075n       
+ xi156.n995__sbuf_out =   1.8000        
+ xi156.n996__net1 =  12.9066n       
+ xi156.n996__sbuf_out =   1.8000        
+ xi156.n997__net1 =  12.8974n       
+ xi156.n997__sbuf_out =   1.8000        
+ xi156.n998__net1 =  12.8979n       
+ xi156.n998__sbuf_out =   1.8000        
+ xi156.n999__net1 =  12.8979n       
+ xi156.n999__sbuf_out =   1.8000        
+ xi156.n99__net1 =  12.9357n       
+ xi156.n99__net17 =   1.8000        
+ xi156.n99__net7 =   7.3368n       
+ xi156.n99__sbuf_out =   1.8000        
+ xi156.n99__vddio1 =   1.8000        
+ xi156.n99__vss1 =   7.1154n       
+ xi156.n9__net1 =  12.8099n       
+ xi156.n9__net17 =   1.8000        
+ xi156.n9__net3 =   1.8000        
+ xi156.n9__net7 =   7.3466n       
+ xi156.n9__sbuf_in =  22.4556n       
+ xi156.n9__sbuf_out =   1.8000        
+ xi156.n9__vddio1 =   1.8000        
+ xi156.n9__vss1 = 671.7682p       
+ xi156.net1 =  12.8283n       
+ xi156.net17 =   1.8000        
+ xi156.net3 =   1.8000        
+ xi156.net7 =   7.3642n       
+ xi157.n1000__net1 =  12.8988n       
+ xi157.n1000__sbuf_out =   1.8000        
+ xi157.n1001__net1 =  12.8905n       
+ xi157.n1001__sbuf_out =   1.8000        
+ xi157.n1002__net1 =  12.8909n       
+ xi157.n1002__sbuf_out =   1.8000        
+ xi157.n1003__net1 =  12.8918n       
+ xi157.n1003__sbuf_out =   1.8000        
+ xi157.n1004__net1 =  12.8909n       
+ xi157.n1004__sbuf_out =   1.8000        
+ xi157.n1005__net1 =  12.8811n       
+ xi157.n1005__sbuf_out =   1.8000        
+ xi157.n1006__net1 =  12.8816n       
+ xi157.n1006__sbuf_out =   1.8000        
+ xi157.n1007__net1 =  12.8816n       
+ xi157.n1007__sbuf_out =   1.8000        
+ xi157.n1008__net1 =  12.8825n       
+ xi157.n1008__sbuf_out =   1.8000        
+ xi157.n1009__net1 =  12.8737n       
+ xi157.n1009__sbuf_out =   1.8000        
+ xi157.n100__net1 =  12.9348n       
+ xi157.n100__net17 =   1.8000        
+ xi157.n100__net7 =   7.3359n       
+ xi157.n100__sbuf_out =   1.8000        
+ xi157.n100__vddio1 =   1.8000        
+ xi157.n100__vss1 =   7.2826n       
+ xi157.n1010__net1 =  12.8742n       
+ xi157.n1010__sbuf_out =   1.8000        
+ xi157.n1011__net1 =  12.8751n       
+ xi157.n1011__sbuf_out =   1.8000        
+ xi157.n1012__net1 =  12.8742n       
+ xi157.n1012__sbuf_out =   1.8000        
+ xi157.n1013__net1 =  13.0530n       
+ xi157.n1013__sbuf_out =   1.8000        
+ xi157.n1014__net1 =  13.0535n       
+ xi157.n1014__sbuf_out =   1.8000        
+ xi157.n1015__net1 =  13.0543n       
+ xi157.n1015__sbuf_out =   1.8000        
+ xi157.n1016__net1 =  13.0535n       
+ xi157.n1016__sbuf_out =   1.8000        
+ xi157.n1017__net1 =  13.0527n       
+ xi157.n1017__sbuf_out =   1.8000        
+ xi157.n1018__net1 =  13.0532n       
+ xi157.n1018__sbuf_out =   1.8000        
+ xi157.n1019__net1 =  13.0532n       
+ xi157.n1019__sbuf_out =   1.8000        
+ xi157.n101__net1 =  12.9272n       
+ xi157.n101__net17 =   1.8000        
+ xi157.n101__net7 =   7.3304n       
+ xi157.n101__sbuf_out =   1.8000        
+ xi157.n101__vddio1 =   1.8000        
+ xi157.n101__vss1 =   7.3341n       
+ xi157.n1020__net1 =  13.0541n       
+ xi157.n1020__sbuf_out =   1.8000        
+ xi157.n1021__net1 =  13.0522n       
+ xi157.n1021__sbuf_out =   1.8000        
+ xi157.n1022__net1 =  13.0527n       
+ xi157.n1022__sbuf_out =   1.8000        
+ xi157.n1023__net1 =  13.0536n       
+ xi157.n1023__sbuf_out =   1.8000        
+ xi157.n1024__net1 =  13.0527n       
+ xi157.n1024__sbuf_out =   1.8000        
+ xi157.n1025__net1 =  13.0513n       
+ xi157.n1025__sbuf_out =   1.8000        
+ xi157.n1026__net1 =  13.0518n       
+ xi157.n1026__sbuf_out =   1.8000        
+ xi157.n1027__net1 =  13.0518n       
+ xi157.n1027__sbuf_out =   1.8000        
+ xi157.n1028__net1 =  13.0527n       
+ xi157.n1028__sbuf_out =   1.8000        
+ xi157.n1029__net1 =  13.0504n       
+ xi157.n1029__sbuf_out =   1.8000        
+ xi157.n102__net1 =  12.9273n       
+ xi157.n102__net17 =   1.8000        
+ xi157.n102__net7 =   7.3295n       
+ xi157.n102__sbuf_out =   1.8000        
+ xi157.n102__vddio1 =   1.8000        
+ xi157.n102__vss1 =   7.0787n       
+ xi157.n1030__net1 =  13.0509n       
+ xi157.n1030__sbuf_out =   1.8000        
+ xi157.n1031__net1 =  13.0518n       
+ xi157.n1031__sbuf_out =   1.8000        
+ xi157.n1032__net1 =  13.0509n       
+ xi157.n1032__sbuf_out =   1.8000        
+ xi157.n1033__net1 =  13.0489n       
+ xi157.n1033__sbuf_out =   1.8000        
+ xi157.n1034__net1 =  13.0494n       
+ xi157.n1034__sbuf_out =   1.8000        
+ xi157.n1035__net1 =  13.0494n       
+ xi157.n1035__sbuf_out =   1.8000        
+ xi157.n1036__net1 =  13.0503n       
+ xi157.n1036__sbuf_out =   1.8000        
+ xi157.n1037__net1 =  13.0475n       
+ xi157.n1037__sbuf_out =   1.8000        
+ xi157.n1038__net1 =  13.0480n       
+ xi157.n1038__sbuf_out =   1.8000        
+ xi157.n1039__net1 =  13.0489n       
+ xi157.n1039__sbuf_out =   1.8000        
+ xi157.n103__net1 =  12.9273n       
+ xi157.n103__net17 =   1.8000        
+ xi157.n103__net7 =   7.3654n       
+ xi157.n103__sbuf_out =   1.8000        
+ xi157.n103__vddio1 =   1.8000        
+ xi157.n103__vss1 =   7.0551n       
+ xi157.n1040__net1 =  13.0480n       
+ xi157.n1040__sbuf_out =   1.8000        
+ xi157.n1041__net1 =  13.0454n       
+ xi157.n1041__sbuf_out =   1.8000        
+ xi157.n1042__net1 =  13.0459n       
+ xi157.n1042__sbuf_out =   1.8000        
+ xi157.n1043__net1 =  13.0459n       
+ xi157.n1043__sbuf_out =   1.8000        
+ xi157.n1044__net1 =  13.0468n       
+ xi157.n1044__sbuf_out =   1.8000        
+ xi157.n1045__net1 =  13.0436n       
+ xi157.n1045__sbuf_out =   1.8000        
+ xi157.n1046__net1 =  13.0440n       
+ xi157.n1046__sbuf_out =   1.8000        
+ xi157.n1047__net1 =  13.0449n       
+ xi157.n1047__sbuf_out =   1.8000        
+ xi157.n1048__net1 =  13.0440n       
+ xi157.n1048__sbuf_out =   1.8000        
+ xi157.n1049__net1 =  13.0409n       
+ xi157.n1049__sbuf_out =   1.8000        
+ xi157.n104__net1 =  12.9282n       
+ xi157.n104__net17 =   1.8000        
+ xi157.n104__net7 =   7.3645n       
+ xi157.n104__sbuf_out =   1.8000        
+ xi157.n104__vddio1 =   1.8000        
+ xi157.n104__vss1 =   7.2240n       
+ xi157.n1050__net1 =  13.0413n       
+ xi157.n1050__sbuf_out =   1.8000        
+ xi157.n1051__net1 =  13.0413n       
+ xi157.n1051__sbuf_out =   1.8000        
+ xi157.n1052__net1 =  13.0422n       
+ xi157.n1052__sbuf_out =   1.8000        
+ xi157.n1053__net1 =  13.0385n       
+ xi157.n1053__sbuf_out =   1.8000        
+ xi157.n1054__net1 =  13.0390n       
+ xi157.n1054__sbuf_out =   1.8000        
+ xi157.n1055__net1 =  13.0399n       
+ xi157.n1055__sbuf_out =   1.8000        
+ xi157.n1056__net1 =  13.0390n       
+ xi157.n1056__sbuf_out =   1.8000        
+ xi157.n1057__net1 =  12.8284n       
+ xi157.n1057__sbuf_out =   1.8000        
+ xi157.n1058__net1 =  12.8276n       
+ xi157.n1058__sbuf_out =   1.8000        
+ xi157.n1059__net1 =  12.8271n       
+ xi157.n1059__sbuf_out =   1.8000        
+ xi157.n105__net1 =  12.9212n       
+ xi157.n105__net17 =   1.8000        
+ xi157.n105__net7 =   7.3640n       
+ xi157.n105__sbuf_out =   1.8000        
+ xi157.n105__vddio1 =   1.8000        
+ xi157.n105__vss1 =   7.2826n       
+ xi157.n1060__net1 =  12.8276n       
+ xi157.n1060__sbuf_out =   1.8000        
+ xi157.n1061__net1 =  12.8197n       
+ xi157.n1061__sbuf_out =   1.8000        
+ xi157.n1062__net1 =  12.8197n       
+ xi157.n1062__sbuf_out =   1.8000        
+ xi157.n1063__net1 =  12.8192n       
+ xi157.n1063__sbuf_out =   1.8000        
+ xi157.n1064__net1 =  12.8206n       
+ xi157.n1064__sbuf_out =   1.8000        
+ xi157.n1065__net1 =  12.8100n       
+ xi157.n1065__sbuf_out =   1.8000        
+ xi157.n1066__net1 =  12.8091n       
+ xi157.n1066__sbuf_out =   1.8000        
+ xi157.n1067__net1 =  12.8087n       
+ xi157.n1067__sbuf_out =   1.8000        
+ xi157.n1068__net1 =  12.8091n       
+ xi157.n1068__sbuf_out =   1.8000        
+ xi157.n1069__net1 =  12.8008n       
+ xi157.n1069__sbuf_out =   1.8000        
+ xi157.n106__net1 =  12.9212n       
+ xi157.n106__net17 =   1.8000        
+ xi157.n106__net7 =   7.3627n       
+ xi157.n106__sbuf_out =   1.8000        
+ xi157.n106__vddio1 =   1.8000        
+ xi157.n106__vss1 =   6.9844n       
+ xi157.n1070__net1 =  12.8008n       
+ xi157.n1070__sbuf_out =   1.8000        
+ xi157.n1071__net1 =  12.8003n       
+ xi157.n1071__sbuf_out =   1.8000        
+ xi157.n1072__net1 =  12.8017n       
+ xi157.n1072__sbuf_out =   1.8000        
+ xi157.n1073__net1 =  12.7906n       
+ xi157.n1073__sbuf_out =   1.8000        
+ xi157.n1074__net1 =  12.7897n       
+ xi157.n1074__sbuf_out =   1.8000        
+ xi157.n1075__net1 =  12.7892n       
+ xi157.n1075__sbuf_out =   1.8000        
+ xi157.n1076__net1 =  12.7897n       
+ xi157.n1076__sbuf_out =   1.8000        
+ xi157.n1077__net1 =  12.7809n       
+ xi157.n1077__sbuf_out =   1.8000        
+ xi157.n1078__net1 =  12.7809n       
+ xi157.n1078__sbuf_out =   1.8000        
+ xi157.n1079__net1 =  12.7804n       
+ xi157.n1079__sbuf_out =   1.8000        
+ xi157.n107__net1 =  12.9221n       
+ xi157.n107__net17 =   1.8000        
+ xi157.n107__net7 =   7.3608n       
+ xi157.n107__sbuf_out =   1.8000        
+ xi157.n107__vddio1 =   1.8000        
+ xi157.n107__vss1 =   7.0712n       
+ xi157.n1080__net1 =  12.7818n       
+ xi157.n1080__sbuf_out =   1.8000        
+ xi157.n1081__net1 =  12.7701n       
+ xi157.n1081__sbuf_out =   1.8000        
+ xi157.n1082__net1 =  12.7692n       
+ xi157.n1082__sbuf_out =   1.8000        
+ xi157.n1083__net1 =  12.7687n       
+ xi157.n1083__sbuf_out =   1.8000        
+ xi157.n1084__net1 =  12.7692n       
+ xi157.n1084__sbuf_out =   1.8000        
+ xi157.n1085__net1 =  12.7701n       
+ xi157.n1085__sbuf_out =   1.8000        
+ xi157.n1086__net1 =  12.7701n       
+ xi157.n1086__sbuf_out =   1.8000        
+ xi157.n1087__net1 =  12.7697n       
+ xi157.n1087__sbuf_out =   1.8000        
+ xi157.n1088__net1 =  12.7710n       
+ xi157.n1088__sbuf_out =   1.8000        
+ xi157.n1089__net1 =  12.7719n       
+ xi157.n1089__sbuf_out =   1.8000        
+ xi157.n108__net1 =  12.9212n       
+ xi157.n108__net17 =   1.8000        
+ xi157.n108__net7 =   7.3583n       
+ xi157.n108__sbuf_out =   1.8000        
+ xi157.n108__vddio1 =   1.8000        
+ xi157.n108__vss1 =   7.2241n       
+ xi157.n1090__net1 =  12.7710n       
+ xi157.n1090__sbuf_out =   1.8000        
+ xi157.n1091__net1 =  12.7706n       
+ xi157.n1091__sbuf_out =   1.8000        
+ xi157.n1092__net1 =  12.7710n       
+ xi157.n1092__sbuf_out =   1.8000        
+ xi157.n1093__net1 =  12.7715n       
+ xi157.n1093__sbuf_out =   1.8000        
+ xi157.n1094__net1 =  12.7715n       
+ xi157.n1094__sbuf_out =   1.8000        
+ xi157.n1095__net1 =  12.7710n       
+ xi157.n1095__sbuf_out =   1.8000        
+ xi157.n1096__net1 =  12.7724n       
+ xi157.n1096__sbuf_out =   1.8000        
+ xi157.n1097__net1 =  12.7727n       
+ xi157.n1097__sbuf_out =   1.8000        
+ xi157.n1098__net1 =  12.7718n       
+ xi157.n1098__sbuf_out =   1.8000        
+ xi157.n1099__net1 =  12.7713n       
+ xi157.n1099__sbuf_out =   1.8000        
+ xi157.n109__net1 =  12.9131n       
+ xi157.n109__net17 =   1.8000        
+ xi157.n109__net7 =   7.3551n       
+ xi157.n109__sbuf_out =   1.8000        
+ xi157.n109__vss1 =   6.9637n       
+ xi157.n10__net1 =  12.8090n       
+ xi157.n10__net17 =   1.8000        
+ xi157.n10__net3 =   1.8000        
+ xi157.n10__net7 =   7.3415n       
+ xi157.n10__sbuf_in =  22.4565n       
+ xi157.n10__sbuf_out =   1.8000        
+ xi157.n10__vddio1 =   1.8000        
+ xi157.n10__vss1 = 594.1147p       
+ xi157.n1100__net1 =  12.7718n       
+ xi157.n1100__sbuf_out =   1.8000        
+ xi157.n1101__net1 =  13.0240n       
+ xi157.n1101__sbuf_out =   1.8000        
+ xi157.n1102__net1 =  13.0231n       
+ xi157.n1102__sbuf_out =   1.8000        
+ xi157.n1103__net1 =  13.0226n       
+ xi157.n1103__sbuf_out =   1.8000        
+ xi157.n1104__net1 =  13.0231n       
+ xi157.n1104__sbuf_out =   1.8000        
+ xi157.n1105__net1 =  13.0203n       
+ xi157.n1105__sbuf_out =   1.8000        
+ xi157.n1106__net1 =  13.0203n       
+ xi157.n1106__sbuf_out =   1.8000        
+ xi157.n1107__net1 =  13.0199n       
+ xi157.n1107__sbuf_out =   1.8000        
+ xi157.n1108__net1 =  13.0212n       
+ xi157.n1108__sbuf_out =   1.8000        
+ xi157.n1109__net1 =  13.0173n       
+ xi157.n1109__sbuf_out =   1.8000        
+ xi157.n110__net1 =  12.9131n       
+ xi157.n110__net17 =   1.8000        
+ xi157.n110__net7 =   7.3513n       
+ xi157.n110__sbuf_out =   1.8000        
+ xi157.n110__vddio1 =   1.8000        
+ xi157.n110__vss1 =   7.0713n       
+ xi157.n1110__net1 =  13.0164n       
+ xi157.n1110__sbuf_out =   1.8000        
+ xi157.n1111__net1 =  13.0160n       
+ xi157.n1111__sbuf_out =   1.8000        
+ xi157.n1112__net1 =  13.0164n       
+ xi157.n1112__sbuf_out =   1.8000        
+ xi157.n1113__net1 =  13.0132n       
+ xi157.n1113__sbuf_out =   1.8000        
+ xi157.n1114__net1 =  13.0132n       
+ xi157.n1114__sbuf_out =   1.8000        
+ xi157.n1115__net1 =  13.0127n       
+ xi157.n1115__sbuf_out =   1.8000        
+ xi157.n1116__net1 =  13.0141n       
+ xi157.n1116__sbuf_out =   1.8000        
+ xi157.n1117__net1 =  13.0096n       
+ xi157.n1117__sbuf_out =   1.8000        
+ xi157.n1118__net1 =  13.0087n       
+ xi157.n1118__sbuf_out =   1.8000        
+ xi157.n1119__net1 =  13.0082n       
+ xi157.n1119__sbuf_out =   1.8000        
+ xi157.n111__net1 =  12.9131n       
+ xi157.n111__net17 =   1.8000        
+ xi157.n111__net7 =   7.3469n       
+ xi157.n111__sbuf_out =   1.8000        
+ xi157.n111__vddio1 =   1.8000        
+ xi157.n111__vss1 =   6.3816n       
+ xi157.n1120__net1 =  13.0087n       
+ xi157.n1120__sbuf_out =   1.8000        
+ xi157.n1121__net1 =  13.0050n       
+ xi157.n1121__sbuf_out =   1.8000        
+ xi157.n1122__net1 =  13.0050n       
+ xi157.n1122__sbuf_out =   1.8000        
+ xi157.n1123__net1 =  13.0045n       
+ xi157.n1123__sbuf_out =   1.8000        
+ xi157.n1124__net1 =  13.0059n       
+ xi157.n1124__sbuf_out =   1.8000        
+ xi157.n1125__net1 =  13.0008n       
+ xi157.n1125__sbuf_out =   1.8000        
+ xi157.n1126__net1 =  12.9999n       
+ xi157.n1126__sbuf_out =   1.8000        
+ xi157.n1127__net1 =  12.9994n       
+ xi157.n1127__sbuf_out =   1.8000        
+ xi157.n1128__net1 =  12.9999n       
+ xi157.n1128__sbuf_out =   1.8000        
+ xi157.n1129__net1 =  12.9957n       
+ xi157.n1129__sbuf_out =   1.8000        
+ xi157.n112__net1 =  12.9140n       
+ xi157.n112__net17 =   1.8000        
+ xi157.n112__net7 =   7.3418n       
+ xi157.n112__sbuf_out =   1.8000        
+ xi157.n112__vddio1 =   1.8000        
+ xi157.n112__vss1 =   6.4067n       
+ xi157.n1130__net1 =  12.9957n       
+ xi157.n1130__sbuf_out =   1.8000        
+ xi157.n1131__net1 =  12.9953n       
+ xi157.n1131__sbuf_out =   1.8000        
+ xi157.n1132__net1 =  12.9967n       
+ xi157.n1132__sbuf_out =   1.8000        
+ xi157.n1133__net1 =  12.9909n       
+ xi157.n1133__sbuf_out =   1.8000        
+ xi157.n1134__net1 =  12.9900n       
+ xi157.n1134__sbuf_out =   1.8000        
+ xi157.n1135__net1 =  12.9896n       
+ xi157.n1135__sbuf_out =   1.8000        
+ xi157.n1136__net1 =  12.9900n       
+ xi157.n1136__sbuf_out =   1.8000        
+ xi157.n1137__net1 =  12.9854n       
+ xi157.n1137__sbuf_out =   1.8000        
+ xi157.n1138__net1 =  12.9854n       
+ xi157.n1138__sbuf_out =   1.8000        
+ xi157.n1139__net1 =  12.9849n       
+ xi157.n1139__sbuf_out =   1.8000        
+ xi157.n113__net1 =  12.9066n       
+ xi157.n113__net17 =   1.8000        
+ xi157.n113__net7 =   7.3362n       
+ xi157.n113__sbuf_out =   1.8000        
+ xi157.n113__vddio1 =   1.8000        
+ xi157.n113__vss1 =   6.4045n       
+ xi157.n1140__net1 =  12.9863n       
+ xi157.n1140__sbuf_out =   1.8000        
+ xi157.n1141__net1 =  12.9800n       
+ xi157.n1141__sbuf_out =   1.8000        
+ xi157.n1142__net1 =  12.9791n       
+ xi157.n1142__sbuf_out =   1.8000        
+ xi157.n1143__net1 =  12.9786n       
+ xi157.n1143__sbuf_out =   1.8000        
+ xi157.n1144__net1 =  12.9791n       
+ xi157.n1144__sbuf_out =   1.8000        
+ xi157.n1145__net1 =  12.9467n       
+ xi157.n1145__sbuf_out =   1.8000        
+ xi157.n1146__net1 =  12.9472n       
+ xi157.n1146__sbuf_out =   1.8000        
+ xi157.n1147__net1 =  12.9481n       
+ xi157.n1147__sbuf_out =   1.8000        
+ xi157.n1148__net1 =  12.9472n       
+ xi157.n1148__sbuf_out =   1.8000        
+ xi157.n1149__net1 =  12.9398n       
+ xi157.n1149__sbuf_out =   1.8000        
+ xi157.n114__net1 =  12.9066n       
+ xi157.n114__net17 =   1.8000        
+ xi157.n114__net7 =   7.3298n       
+ xi157.n114__sbuf_out =   1.8000        
+ xi157.n114__vddio1 =   1.8000        
+ xi157.n114__vss1 =   6.3989n       
+ xi157.n1150__net1 =  12.9403n       
+ xi157.n1150__sbuf_out =   1.8000        
+ xi157.n1151__net1 =  12.9403n       
+ xi157.n1151__sbuf_out =   1.8000        
+ xi157.n1152__net1 =  12.9412n       
+ xi157.n1152__sbuf_out =   1.8000        
+ xi157.n1153__net1 =  12.9342n       
+ xi157.n1153__sbuf_out =   1.8000        
+ xi157.n1154__net1 =  12.9347n       
+ xi157.n1154__sbuf_out =   1.8000        
+ xi157.n1155__net1 =  12.9356n       
+ xi157.n1155__sbuf_out =   1.8000        
+ xi157.n1156__net1 =  12.9347n       
+ xi157.n1156__sbuf_out =   1.8000        
+ xi157.n1157__net1 =  12.9267n       
+ xi157.n1157__sbuf_out =   1.8000        
+ xi157.n1158__net1 =  12.9272n       
+ xi157.n1158__sbuf_out =   1.8000        
+ xi157.n1159__net1 =  12.9272n       
+ xi157.n1159__sbuf_out =   1.8000        
+ xi157.n115__net1 =  12.9075n       
+ xi157.n115__net17 =   1.8000        
+ xi157.n115__net7 =   7.3284n       
+ xi157.n115__sbuf_out =   1.8000        
+ xi157.n115__vddio1 =   1.8000        
+ xi157.n115__vss1 =   6.3970n       
+ xi157.n1160__net1 =  12.9281n       
+ xi157.n1160__sbuf_out =   1.8000        
+ xi157.n1161__net1 =  12.9207n       
+ xi157.n1161__sbuf_out =   1.8000        
+ xi157.n1162__net1 =  12.9212n       
+ xi157.n1162__sbuf_out =   1.8000        
+ xi157.n1163__net1 =  12.9221n       
+ xi157.n1163__sbuf_out =   1.8000        
+ xi157.n1164__net1 =  12.9212n       
+ xi157.n1164__sbuf_out =   1.8000        
+ xi157.n1165__net1 =  12.9126n       
+ xi157.n1165__sbuf_out =   1.8000        
+ xi157.n1166__net1 =  12.9131n       
+ xi157.n1166__sbuf_out =   1.8000        
+ xi157.n1167__net1 =  12.9131n       
+ xi157.n1167__sbuf_out =   1.8000        
+ xi157.n1168__net1 =  12.9140n       
+ xi157.n1168__sbuf_out =   1.8000        
+ xi157.n1169__net1 =  12.9061n       
+ xi157.n1169__sbuf_out =   1.8000        
+ xi157.n116__net1 =  12.9066n       
+ xi157.n116__net17 =   1.8000        
+ xi157.n116__net7 =   7.3645n       
+ xi157.n116__sbuf_out =   1.8000        
+ xi157.n116__vddio1 =   1.8000        
+ xi157.n116__vss1 =   6.3914n       
+ xi157.n1170__net1 =  12.9066n       
+ xi157.n1170__sbuf_out =   1.8000        
+ xi157.n1171__net1 =  12.9075n       
+ xi157.n1171__sbuf_out =   1.8000        
+ xi157.n1172__net1 =  12.9066n       
+ xi157.n1172__sbuf_out =   1.8000        
+ xi157.n1173__net1 =  12.8974n       
+ xi157.n1173__sbuf_out =   1.8000        
+ xi157.n1174__net1 =  12.8979n       
+ xi157.n1174__sbuf_out =   1.8000        
+ xi157.n1175__net1 =  12.8979n       
+ xi157.n1175__sbuf_out =   1.8000        
+ xi157.n1176__net1 =  12.8988n       
+ xi157.n1176__sbuf_out =   1.8000        
+ xi157.n1177__net1 =  12.8904n       
+ xi157.n1177__sbuf_out =   1.8000        
+ xi157.n1178__net1 =  12.8909n       
+ xi157.n1178__sbuf_out =   1.8000        
+ xi157.n1179__net1 =  12.8918n       
+ xi157.n1179__sbuf_out =   1.8000        
+ xi157.n117__net1 =  12.8979n       
+ xi157.n117__net17 =   1.8000        
+ xi157.n117__net7 =   7.3640n       
+ xi157.n117__sbuf_out =   1.8000        
+ xi157.n117__vddio1 =   1.8000        
+ xi157.n117__vss1 =   6.3810n       
+ xi157.n1180__net1 =  12.8909n       
+ xi157.n1180__sbuf_out =   1.8000        
+ xi157.n1181__net1 =  12.8811n       
+ xi157.n1181__sbuf_out =   1.8000        
+ xi157.n1182__net1 =  12.8816n       
+ xi157.n1182__sbuf_out =   1.8000        
+ xi157.n1183__net1 =  12.8816n       
+ xi157.n1183__sbuf_out =   1.8000        
+ xi157.n1184__net1 =  12.8825n       
+ xi157.n1184__sbuf_out =   1.8000        
+ xi157.n1185__net1 =  12.8737n       
+ xi157.n1185__sbuf_out =   1.8000        
+ xi157.n1186__net1 =  12.8742n       
+ xi157.n1186__sbuf_out =   1.8000        
+ xi157.n1187__net1 =  12.8751n       
+ xi157.n1187__sbuf_out =   1.8000        
+ xi157.n1188__net1 =  12.8742n       
+ xi157.n1188__sbuf_out =   1.8000        
+ xi157.n1189__net1 =  13.0530n       
+ xi157.n1189__sbuf_out =   1.8000        
+ xi157.n118__net1 =  12.8979n       
+ xi157.n118__net17 =   1.8000        
+ xi157.n118__net7 =   7.3648n       
+ xi157.n118__sbuf_out =   1.8000        
+ xi157.n118__vddio1 =   1.8000        
+ xi157.n118__vss1 =   6.3674n       
+ xi157.n1190__net1 =  13.0534n       
+ xi157.n1190__sbuf_out =   1.8000        
+ xi157.n1191__net1 =  13.0543n       
+ xi157.n1191__sbuf_out =   1.8000        
+ xi157.n1192__net1 =  13.0534n       
+ xi157.n1192__sbuf_out =   1.8000        
+ xi157.n1193__net1 =  13.0527n       
+ xi157.n1193__sbuf_out =   1.8000        
+ xi157.n1194__net1 =  13.0531n       
+ xi157.n1194__sbuf_out =   1.8000        
+ xi157.n1195__net1 =  13.0531n       
+ xi157.n1195__sbuf_out =   1.8000        
+ xi157.n1196__net1 =  13.0540n       
+ xi157.n1196__sbuf_out =   1.8000        
+ xi157.n1197__net1 =  13.0522n       
+ xi157.n1197__sbuf_out =   1.8000        
+ xi157.n1198__net1 =  13.0527n       
+ xi157.n1198__sbuf_out =   1.8000        
+ xi157.n1199__net1 =  13.0536n       
+ xi157.n1199__sbuf_out =   1.8000        
+ xi157.n119__net1 =  12.8979n       
+ xi157.n119__net17 =   1.8000        
+ xi157.n119__net7 =   7.3627n       
+ xi157.n119__sbuf_out =   1.8000        
+ xi157.n119__vddio1 =   1.8000        
+ xi157.n119__vss1 =   6.3562n       
+ xi157.n11__net1 =  12.8085n       
+ xi157.n11__net17 =   1.8000        
+ xi157.n11__net3 =   1.8000        
+ xi157.n11__net7 =   7.3358n       
+ xi157.n11__sbuf_out =   1.8000        
+ xi157.n11__vddio1 =   1.8000        
+ xi157.n11__vss1 = 400.8865p       
+ xi157.n1200__net1 =  13.0527n       
+ xi157.n1200__sbuf_out =   1.8000        
+ xi157.n1201__net1 =  13.0513n       
+ xi157.n1201__sbuf_out =   1.8000        
+ xi157.n1202__net1 =  13.0518n       
+ xi157.n1202__sbuf_out =   1.8000        
+ xi157.n1203__net1 =  13.0518n       
+ xi157.n1203__sbuf_out =   1.8000        
+ xi157.n1204__net1 =  13.0527n       
+ xi157.n1204__sbuf_out =   1.8000        
+ xi157.n1205__net1 =  13.0504n       
+ xi157.n1205__sbuf_out =   1.8000        
+ xi157.n1206__net1 =  13.0509n       
+ xi157.n1206__sbuf_out =   1.8000        
+ xi157.n1207__net1 =  13.0517n       
+ xi157.n1207__sbuf_out =   1.8000        
+ xi157.n1208__net1 =  13.0509n       
+ xi157.n1208__sbuf_out =   1.8000        
+ xi157.n1209__net1 =  13.0489n       
+ xi157.n1209__sbuf_out =   1.8000        
+ xi157.n120__net1 =  12.8988n       
+ xi157.n120__net17 =   1.8000        
+ xi157.n120__net7 =   7.3636n       
+ xi157.n120__sbuf_out =   1.8000        
+ xi157.n120__vddio1 =   1.8000        
+ xi157.n120__vss1 =   6.3495n       
+ xi157.n1210__net1 =  13.0494n       
+ xi157.n1210__sbuf_out =   1.8000        
+ xi157.n1211__net1 =  13.0494n       
+ xi157.n1211__sbuf_out =   1.8000        
+ xi157.n1212__net1 =  13.0503n       
+ xi157.n1212__sbuf_out =   1.8000        
+ xi157.n1213__net1 =  13.0475n       
+ xi157.n1213__sbuf_out =   1.8000        
+ xi157.n1214__net1 =  13.0480n       
+ xi157.n1214__sbuf_out =   1.8000        
+ xi157.n1215__net1 =  13.0489n       
+ xi157.n1215__sbuf_out =   1.8000        
+ xi157.n1216__net1 =  13.0480n       
+ xi157.n1216__sbuf_out =   1.8000        
+ xi157.n1217__net1 =  13.0454n       
+ xi157.n1217__sbuf_out =   1.8000        
+ xi157.n1218__net1 =  13.0459n       
+ xi157.n1218__sbuf_out =   1.8000        
+ xi157.n1219__net1 =  13.0459n       
+ xi157.n1219__sbuf_out =   1.8000        
+ xi157.n121__net1 =  12.8909n       
+ xi157.n121__net17 =   1.8000        
+ xi157.n121__net7 =   7.3608n       
+ xi157.n121__sbuf_out =   1.8000        
+ xi157.n121__vddio1 =   1.8000        
+ xi157.n121__vss1 =   6.3269n       
+ xi157.n1220__net1 =  13.0468n       
+ xi157.n1220__sbuf_out =   1.8000        
+ xi157.n1221__net1 =  13.0436n       
+ xi157.n1221__sbuf_out =   1.8000        
+ xi157.n1222__net1 =  13.0440n       
+ xi157.n1222__sbuf_out =   1.8000        
+ xi157.n1223__net1 =  13.0449n       
+ xi157.n1223__sbuf_out =   1.8000        
+ xi157.n1224__net1 =  13.0440n       
+ xi157.n1224__sbuf_out =   1.8000        
+ xi157.n1225__net1 =  13.0408n       
+ xi157.n1225__sbuf_out =   1.8000        
+ xi157.n1226__net1 =  13.0413n       
+ xi157.n1226__sbuf_out =   1.8000        
+ xi157.n1227__net1 =  13.0413n       
+ xi157.n1227__sbuf_out =   1.8000        
+ xi157.n1228__net1 =  13.0422n       
+ xi157.n1228__sbuf_out =   1.8000        
+ xi157.n1229__net1 =  13.0385n       
+ xi157.n1229__sbuf_out =   1.8000        
+ xi157.n122__net1 =  12.8910n       
+ xi157.n122__net17 =   1.8000        
+ xi157.n122__net7 =   7.3617n       
+ xi157.n122__sbuf_out =   1.8000        
+ xi157.n122__vddio1 =   1.8000        
+ xi157.n122__vss1 =   6.2826n       
+ xi157.n1230__net1 =  13.0390n       
+ xi157.n1230__sbuf_out =   1.8000        
+ xi157.n1231__net1 =  13.0399n       
+ xi157.n1231__sbuf_out =   1.8000        
+ xi157.n1232__net1 =  13.0390n       
+ xi157.n1232__sbuf_out =   1.8000        
+ xi157.n1233__net1 =  12.8285n       
+ xi157.n1233__sbuf_out =   1.8000        
+ xi157.n1234__net1 =  12.8276n       
+ xi157.n1234__sbuf_out =   1.8000        
+ xi157.n1235__net1 =  12.8271n       
+ xi157.n1235__sbuf_out =   1.8000        
+ xi157.n1236__net1 =  12.8276n       
+ xi157.n1236__sbuf_out =   1.8000        
+ xi157.n1237__net1 =  12.8197n       
+ xi157.n1237__sbuf_out =   1.8000        
+ xi157.n1238__net1 =  12.8197n       
+ xi157.n1238__sbuf_out =   1.8000        
+ xi157.n1239__net1 =  12.8192n       
+ xi157.n1239__sbuf_out =   1.8000        
+ xi157.n123__net1 =  12.8919n       
+ xi157.n123__net17 =   1.8000        
+ xi157.n123__net7 =   7.3583n       
+ xi157.n123__sbuf_out =   1.8000        
+ xi157.n123__vddio1 =   1.8000        
+ xi157.n123__vss1 =   6.5964n       
+ xi157.n1240__net1 =  12.8206n       
+ xi157.n1240__sbuf_out =   1.8000        
+ xi157.n1241__net1 =  12.8100n       
+ xi157.n1241__sbuf_out =   1.8000        
+ xi157.n1242__net1 =  12.8092n       
+ xi157.n1242__sbuf_out =   1.8000        
+ xi157.n1243__net1 =  12.8087n       
+ xi157.n1243__sbuf_out =   1.8000        
+ xi157.n1244__net1 =  12.8092n       
+ xi157.n1244__sbuf_out =   1.8000        
+ xi157.n1245__net1 =  12.8008n       
+ xi157.n1245__sbuf_out =   1.8000        
+ xi157.n1246__net1 =  12.8008n       
+ xi157.n1246__sbuf_out =   1.8000        
+ xi157.n1247__net1 =  12.8004n       
+ xi157.n1247__sbuf_out =   1.8000        
+ xi157.n1248__net1 =  12.8017n       
+ xi157.n1248__sbuf_out =   1.8000        
+ xi157.n1249__net1 =  12.7906n       
+ xi157.n1249__sbuf_out =   1.8000        
+ xi157.n124__net1 =  12.8910n       
+ xi157.n124__net17 =   1.8000        
+ xi157.n124__net7 =   7.3592n       
+ xi157.n124__sbuf_out =   1.8000        
+ xi157.n124__vddio1 =   1.8000        
+ xi157.n124__vss1 =   6.5966n       
+ xi157.n1250__net1 =  12.7897n       
+ xi157.n1250__sbuf_out =   1.8000        
+ xi157.n1251__net1 =  12.7892n       
+ xi157.n1251__sbuf_out =   1.8000        
+ xi157.n1252__net1 =  12.7897n       
+ xi157.n1252__sbuf_out =   1.8000        
+ xi157.n1253__net1 =  12.7809n       
+ xi157.n1253__sbuf_out =   1.8000        
+ xi157.n1254__net1 =  12.7809n       
+ xi157.n1254__sbuf_out =   1.8000        
+ xi157.n1255__net1 =  12.7804n       
+ xi157.n1255__sbuf_out =   1.8000        
+ xi157.n1256__net1 =  12.7818n       
+ xi157.n1256__sbuf_out =   1.8000        
+ xi157.n1257__net1 =  12.7701n       
+ xi157.n1257__sbuf_out =   1.8000        
+ xi157.n1258__net1 =  12.7692n       
+ xi157.n1258__sbuf_out =   1.8000        
+ xi157.n1259__net1 =  12.7688n       
+ xi157.n1259__sbuf_out =   1.8000        
+ xi157.n125__net1 =  12.8816n       
+ xi157.n125__net17 =   1.8000        
+ xi157.n125__net7 =   7.3551n       
+ xi157.n125__sbuf_out =   1.8000        
+ xi157.n125__vddio1 =   1.8000        
+ xi157.n125__vss1 =   6.5920n       
+ xi157.n1260__net1 =  12.7692n       
+ xi157.n1260__sbuf_out =   1.8000        
+ xi157.n1261__net1 =  12.7702n       
+ xi157.n1261__sbuf_out =   1.8000        
+ xi157.n1262__net1 =  12.7702n       
+ xi157.n1262__sbuf_out =   1.8000        
+ xi157.n1263__net1 =  12.7697n       
+ xi157.n1263__sbuf_out =   1.8000        
+ xi157.n1264__net1 =  12.7711n       
+ xi157.n1264__sbuf_out =   1.8000        
+ xi157.n1265__net1 =  12.7719n       
+ xi157.n1265__sbuf_out =   1.8000        
+ xi157.n1266__net1 =  12.7711n       
+ xi157.n1266__sbuf_out =   1.8000        
+ xi157.n1267__net1 =  12.7706n       
+ xi157.n1267__sbuf_out =   1.8000        
+ xi157.n1268__net1 =  12.7711n       
+ xi157.n1268__sbuf_out =   1.8000        
+ xi157.n1269__net1 =  12.7715n       
+ xi157.n1269__sbuf_out =   1.8000        
+ xi157.n126__net1 =  12.8816n       
+ xi157.n126__net17 =   1.8000        
+ xi157.n126__net7 =   7.3560n       
+ xi157.n126__sbuf_out =   1.8000        
+ xi157.n126__vddio1 =   1.8000        
+ xi157.n126__vss1 =   6.5921n       
+ xi157.n1270__net1 =  12.7715n       
+ xi157.n1270__sbuf_out =   1.8000        
+ xi157.n1271__net1 =  12.7710n       
+ xi157.n1271__sbuf_out =   1.8000        
+ xi157.n1272__net1 =  12.7724n       
+ xi157.n1272__sbuf_out =   1.8000        
+ xi157.n1273__net1 =  12.7727n       
+ xi157.n1273__sbuf_out =   1.8000        
+ xi157.n1274__net1 =  12.7718n       
+ xi157.n1274__sbuf_out =   1.8000        
+ xi157.n1275__net1 =  12.7713n       
+ xi157.n1275__sbuf_out =   1.8000        
+ xi157.n1276__net1 =  12.7718n       
+ xi157.n1276__sbuf_out =   1.8000        
+ xi157.n1277__net1 =  13.0240n       
+ xi157.n1277__sbuf_out =   1.8000        
+ xi157.n1278__net1 =  13.0231n       
+ xi157.n1278__sbuf_out =   1.8000        
+ xi157.n1279__net1 =  13.0227n       
+ xi157.n1279__sbuf_out =   1.8000        
+ xi157.n127__net1 =  12.8816n       
+ xi157.n127__net17 =   1.8000        
+ xi157.n127__net7 =   7.3513n       
+ xi157.n127__sbuf_out =   1.8000        
+ xi157.n127__vddio1 =   1.8000        
+ xi157.n127__vss1 =   6.5864n       
+ xi157.n1280__net1 =  13.0231n       
+ xi157.n1280__sbuf_out =   1.8000        
+ xi157.n1281__net1 =  13.0204n       
+ xi157.n1281__sbuf_out =   1.8000        
+ xi157.n1282__net1 =  13.0204n       
+ xi157.n1282__sbuf_out =   1.8000        
+ xi157.n1283__net1 =  13.0199n       
+ xi157.n1283__sbuf_out =   1.8000        
+ xi157.n1284__net1 =  13.0213n       
+ xi157.n1284__sbuf_out =   1.8000        
+ xi157.n1285__net1 =  13.0173n       
+ xi157.n1285__sbuf_out =   1.8000        
+ xi157.n1286__net1 =  13.0165n       
+ xi157.n1286__sbuf_out =   1.8000        
+ xi157.n1287__net1 =  13.0160n       
+ xi157.n1287__sbuf_out =   1.8000        
+ xi157.n1288__net1 =  13.0165n       
+ xi157.n1288__sbuf_out =   1.8000        
+ xi157.n1289__net1 =  13.0132n       
+ xi157.n1289__sbuf_out =   1.8000        
+ xi157.n128__net1 =  12.8825n       
+ xi157.n128__net17 =   1.8000        
+ xi157.n128__net7 =   7.3522n       
+ xi157.n128__sbuf_out =   1.8000        
+ xi157.n128__vddio1 =   1.8000        
+ xi157.n128__vss1 =   6.5865n       
+ xi157.n1290__net1 =  13.0132n       
+ xi157.n1290__sbuf_out =   1.8000        
+ xi157.n1291__net1 =  13.0127n       
+ xi157.n1291__sbuf_out =   1.8000        
+ xi157.n1292__net1 =  13.0141n       
+ xi157.n1292__sbuf_out =   1.8000        
+ xi157.n1293__net1 =  13.0096n       
+ xi157.n1293__sbuf_out =   1.8000        
+ xi157.n1294__net1 =  13.0087n       
+ xi157.n1294__sbuf_out =   1.8000        
+ xi157.n1295__net1 =  13.0082n       
+ xi157.n1295__sbuf_out =   1.8000        
+ xi157.n1296__net1 =  13.0087n       
+ xi157.n1296__sbuf_out =   1.8000        
+ xi157.n1297__net1 =  13.0050n       
+ xi157.n1297__sbuf_out =   1.8000        
+ xi157.n1298__net1 =  13.0050n       
+ xi157.n1298__sbuf_out =   1.8000        
+ xi157.n1299__net1 =  13.0045n       
+ xi157.n1299__sbuf_out =   1.8000        
+ xi157.n129__net1 =  12.8742n       
+ xi157.n129__net17 =   1.8000        
+ xi157.n129__net7 =   7.3469n       
+ xi157.n129__sbuf_out =   1.8000        
+ xi157.n129__vddio1 =   1.8000        
+ xi157.n129__vss1 =   6.5790n       
+ xi157.n12__net1 =  12.8090n       
+ xi157.n12__net17 =   1.8000        
+ xi157.n12__net3 =   1.8000        
+ xi157.n12__net7 =   7.3294n       
+ xi157.n12__sbuf_out =   1.8000        
+ xi157.n12__vddio1 =   1.8000        
+ xi157.n12__vss1 = 121.8668p       
+ xi157.n1300__net1 =  13.0059n       
+ xi157.n1300__sbuf_out =   1.8000        
+ xi157.n1301__net1 =  13.0008n       
+ xi157.n1301__sbuf_out =   1.8000        
+ xi157.n1302__net1 =  12.9999n       
+ xi157.n1302__sbuf_out =   1.8000        
+ xi157.n1303__net1 =  12.9994n       
+ xi157.n1303__sbuf_out =   1.8000        
+ xi157.n1304__net1 =  12.9999n       
+ xi157.n1304__sbuf_out =   1.8000        
+ xi157.n1305__net1 =  12.9958n       
+ xi157.n1305__sbuf_out =   1.8000        
+ xi157.n1306__net1 =  12.9958n       
+ xi157.n1306__sbuf_out =   1.8000        
+ xi157.n1307__net1 =  12.9953n       
+ xi157.n1307__sbuf_out =   1.8000        
+ xi157.n1308__net1 =  12.9967n       
+ xi157.n1308__sbuf_out =   1.8000        
+ xi157.n1309__net1 =  12.9909n       
+ xi157.n1309__sbuf_out =   1.8000        
+ xi157.n130__net1 =  12.8742n       
+ xi157.n130__net17 =   1.8000        
+ xi157.n130__net7 =   7.3478n       
+ xi157.n130__sbuf_out =   1.8000        
+ xi157.n130__vddio1 =   1.8000        
+ xi157.n130__vss1 =   6.5791n       
+ xi157.n1310__net1 =  12.9901n       
+ xi157.n1310__sbuf_out =   1.8000        
+ xi157.n1311__net1 =  12.9896n       
+ xi157.n1311__sbuf_out =   1.8000        
+ xi157.n1312__net1 =  12.9901n       
+ xi157.n1312__sbuf_out =   1.8000        
+ xi157.n1313__net1 =  12.9854n       
+ xi157.n1313__sbuf_out =   1.8000        
+ xi157.n1314__net1 =  12.9854n       
+ xi157.n1314__sbuf_out =   1.8000        
+ xi157.n1315__net1 =  12.9850n       
+ xi157.n1315__sbuf_out =   1.8000        
+ xi157.n1316__net1 =  12.9863n       
+ xi157.n1316__sbuf_out =   1.8000        
+ xi157.n1317__net1 =  12.9800n       
+ xi157.n1317__sbuf_out =   1.8000        
+ xi157.n1318__net1 =  12.9791n       
+ xi157.n1318__sbuf_out =   1.8000        
+ xi157.n1319__net1 =  12.9786n       
+ xi157.n1319__sbuf_out =   1.8000        
+ xi157.n131__net1 =  12.8751n       
+ xi157.n131__net17 =   1.8000        
+ xi157.n131__net7 =   7.3418n       
+ xi157.n131__sbuf_out =   1.8000        
+ xi157.n131__vddio1 =   1.8000        
+ xi157.n131__vss1 =   6.5687n       
+ xi157.n1320__net1 =  12.9791n       
+ xi157.n1320__sbuf_out =   1.8000        
+ xi157.n1321__net1 =  12.9467n       
+ xi157.n1321__sbuf_out =   1.8000        
+ xi157.n1322__net1 =  12.9472n       
+ xi157.n1322__sbuf_out =   1.8000        
+ xi157.n1323__net1 =  12.9481n       
+ xi157.n1323__sbuf_out =   1.8000        
+ xi157.n1324__net1 =  12.9472n       
+ xi157.n1324__sbuf_out =   1.8000        
+ xi157.n1325__net1 =  12.9398n       
+ xi157.n1325__sbuf_out =   1.8000        
+ xi157.n1326__net1 =  12.9402n       
+ xi157.n1326__sbuf_out =   1.8000        
+ xi157.n1327__net1 =  12.9402n       
+ xi157.n1327__sbuf_out =   1.8000        
+ xi157.n1328__net1 =  12.9411n       
+ xi157.n1328__sbuf_out =   1.8000        
+ xi157.n1329__net1 =  12.9342n       
+ xi157.n1329__sbuf_out =   1.8000        
+ xi157.n132__net1 =  12.8742n       
+ xi157.n132__net17 =   1.8000        
+ xi157.n132__net7 =   7.3427n       
+ xi157.n132__sbuf_out =   1.8000        
+ xi157.n132__vddio1 =   1.8000        
+ xi157.n132__vss1 =   6.5688n       
+ xi157.n1330__net1 =  12.9347n       
+ xi157.n1330__sbuf_out =   1.8000        
+ xi157.n1331__net1 =  12.9356n       
+ xi157.n1331__sbuf_out =   1.8000        
+ xi157.n1332__net1 =  12.9347n       
+ xi157.n1332__sbuf_out =   1.8000        
+ xi157.n1333__net1 =  12.9267n       
+ xi157.n1333__sbuf_out =   1.8000        
+ xi157.n1334__net1 =  12.9272n       
+ xi157.n1334__sbuf_out =   1.8000        
+ xi157.n1335__net1 =  12.9272n       
+ xi157.n1335__sbuf_out =   1.8000        
+ xi157.n1336__net1 =  12.9281n       
+ xi157.n1336__sbuf_out =   1.8000        
+ xi157.n1337__net1 =  12.9207n       
+ xi157.n1337__sbuf_out =   1.8000        
+ xi157.n1338__net1 =  12.9212n       
+ xi157.n1338__sbuf_out =   1.8000        
+ xi157.n1339__net1 =  12.9221n       
+ xi157.n1339__sbuf_out =   1.8000        
+ xi157.n133__net1 =  13.0535n       
+ xi157.n133__net17 =   1.8000        
+ xi157.n133__net7 =   7.3362n       
+ xi157.n133__sbuf_out =   1.8000        
+ xi157.n133__vddio1 =   1.8000        
+ xi157.n133__vss1 =   6.5554n       
+ xi157.n1340__net1 =  12.9212n       
+ xi157.n1340__sbuf_out =   1.8000        
+ xi157.n1341__net1 =  12.9126n       
+ xi157.n1341__sbuf_out =   1.8000        
+ xi157.n1342__net1 =  12.9131n       
+ xi157.n1342__sbuf_out =   1.8000        
+ xi157.n1343__net1 =  12.9131n       
+ xi157.n1343__sbuf_out =   1.8000        
+ xi157.n1344__net1 =  12.9139n       
+ xi157.n1344__sbuf_out =   1.8000        
+ xi157.n1345__net1 =  12.9061n       
+ xi157.n1345__sbuf_out =   1.8000        
+ xi157.n1346__net1 =  12.9066n       
+ xi157.n1346__sbuf_out =   1.8000        
+ xi157.n1347__net1 =  12.9075n       
+ xi157.n1347__sbuf_out =   1.8000        
+ xi157.n1348__net1 =  12.9066n       
+ xi157.n1348__sbuf_out =   1.8000        
+ xi157.n1349__net1 =  12.8974n       
+ xi157.n1349__sbuf_out =   1.8000        
+ xi157.n134__net1 =  13.0535n       
+ xi157.n134__net17 =   1.8000        
+ xi157.n134__net7 =   7.3370n       
+ xi157.n134__sbuf_out =   1.8000        
+ xi157.n134__vddio1 =   1.8000        
+ xi157.n134__vss1 =   6.5555n       
+ xi157.n1350__net1 =  12.8978n       
+ xi157.n1350__sbuf_out =   1.8000        
+ xi157.n1351__net1 =  12.8978n       
+ xi157.n1351__sbuf_out =   1.8000        
+ xi157.n1352__net1 =  12.8987n       
+ xi157.n1352__sbuf_out =   1.8000        
+ xi157.n1353__net1 =  12.8904n       
+ xi157.n1353__sbuf_out =   1.8000        
+ xi157.n1354__net1 =  12.8909n       
+ xi157.n1354__sbuf_out =   1.8000        
+ xi157.n1355__net1 =  12.8918n       
+ xi157.n1355__sbuf_out =   1.8000        
+ xi157.n1356__net1 =  12.8909n       
+ xi157.n1356__sbuf_out =   1.8000        
+ xi157.n1357__net1 =  12.8811n       
+ xi157.n1357__sbuf_out =   1.8000        
+ xi157.n1358__net1 =  12.8816n       
+ xi157.n1358__sbuf_out =   1.8000        
+ xi157.n1359__net1 =  12.8816n       
+ xi157.n1359__sbuf_out =   1.8000        
+ xi157.n135__net1 =  13.0544n       
+ xi157.n135__net17 =   1.8000        
+ xi157.n135__net7 =   7.3298n       
+ xi157.n135__sbuf_out =   1.8000        
+ xi157.n135__vddio1 =   1.8000        
+ xi157.n135__vss1 =   6.5380n       
+ xi157.n1360__net1 =  12.8825n       
+ xi157.n1360__sbuf_out =   1.8000        
+ xi157.n1361__net1 =  12.8737n       
+ xi157.n1361__sbuf_out =   1.8000        
+ xi157.n1362__net1 =  12.8742n       
+ xi157.n1362__sbuf_out =   1.8000        
+ xi157.n1363__net1 =  12.8751n       
+ xi157.n1363__sbuf_out =   1.8000        
+ xi157.n1364__net1 =  12.8742n       
+ xi157.n1364__sbuf_out =   1.8000        
+ xi157.n1365__net1 =  13.0529n       
+ xi157.n1365__sbuf_out =   1.8000        
+ xi157.n1366__net1 =  13.0534n       
+ xi157.n1366__sbuf_out =   1.8000        
+ xi157.n1367__net1 =  13.0543n       
+ xi157.n1367__sbuf_out =   1.8000        
+ xi157.n1368__net1 =  13.0534n       
+ xi157.n1368__sbuf_out =   1.8000        
+ xi157.n1369__net1 =  13.0526n       
+ xi157.n1369__sbuf_out =   1.8000        
+ xi157.n136__net1 =  13.0535n       
+ xi157.n136__net17 =   1.8000        
+ xi157.n136__net7 =   7.3306n       
+ xi157.n136__sbuf_out =   1.8000        
+ xi157.n136__vddio1 =   1.8000        
+ xi157.n136__vss1 =   6.5381n       
+ xi157.n1370__net1 =  13.0531n       
+ xi157.n1370__sbuf_out =   1.8000        
+ xi157.n1371__net1 =  13.0531n       
+ xi157.n1371__sbuf_out =   1.8000        
+ xi157.n1372__net1 =  13.0540n       
+ xi157.n1372__sbuf_out =   1.8000        
+ xi157.n1373__net1 =  13.0522n       
+ xi157.n1373__sbuf_out =   1.8000        
+ xi157.n1374__net1 =  13.0527n       
+ xi157.n1374__sbuf_out =   1.8000        
+ xi157.n1375__net1 =  13.0536n       
+ xi157.n1375__sbuf_out =   1.8000        
+ xi157.n1376__net1 =  13.0527n       
+ xi157.n1376__sbuf_out =   1.8000        
+ xi157.n1377__net1 =  13.0513n       
+ xi157.n1377__sbuf_out =   1.8000        
+ xi157.n1378__net1 =  13.0518n       
+ xi157.n1378__sbuf_out =   1.8000        
+ xi157.n1379__net1 =  13.0518n       
+ xi157.n1379__sbuf_out =   1.8000        
+ xi157.n137__net1 =  13.0532n       
+ xi157.n137__net17 =   1.8000        
+ xi157.n137__net7 =   7.3854n       
+ xi157.n137__sbuf_out =   1.8000        
+ xi157.n137__vddio1 =   1.8000        
+ xi157.n137__vss1 =   6.4229n       
+ xi157.n1380__net1 =  13.0527n       
+ xi157.n1380__sbuf_out =   1.8000        
+ xi157.n1381__net1 =  13.0504n       
+ xi157.n1381__sbuf_out =   1.8000        
+ xi157.n1382__net1 =  13.0508n       
+ xi157.n1382__sbuf_out =   1.8000        
+ xi157.n1383__net1 =  13.0517n       
+ xi157.n1383__sbuf_out =   1.8000        
+ xi157.n1384__net1 =  13.0508n       
+ xi157.n1384__sbuf_out =   1.8000        
+ xi157.n1385__net1 =  13.0489n       
+ xi157.n1385__sbuf_out =   1.8000        
+ xi157.n1386__net1 =  13.0493n       
+ xi157.n1386__sbuf_out =   1.8000        
+ xi157.n1387__net1 =  13.0493n       
+ xi157.n1387__sbuf_out =   1.8000        
+ xi157.n1388__net1 =  13.0502n       
+ xi157.n1388__sbuf_out =   1.8000        
+ xi157.n1389__net1 =  13.0475n       
+ xi157.n1389__sbuf_out =   1.8000        
+ xi157.n138__net1 =  13.0532n       
+ xi157.n138__net17 =   1.8000        
+ xi157.n138__net7 =   7.3224n       
+ xi157.n138__sbuf_out =   1.8000        
+ xi157.n138__vddio1 =   1.8000        
+ xi157.n138__vss1 =   6.4230n       
+ xi157.n1390__net1 =  13.0480n       
+ xi157.n1390__sbuf_out =   1.8000        
+ xi157.n1391__net1 =  13.0488n       
+ xi157.n1391__sbuf_out =   1.8000        
+ xi157.n1392__net1 =  13.0480n       
+ xi157.n1392__sbuf_out =   1.8000        
+ xi157.n1393__net1 =  13.0454n       
+ xi157.n1393__sbuf_out =   1.8000        
+ xi157.n1394__net1 =  13.0459n       
+ xi157.n1394__sbuf_out =   1.8000        
+ xi157.n1395__net1 =  13.0459n       
+ xi157.n1395__sbuf_out =   1.8000        
+ xi157.n1396__net1 =  13.0468n       
+ xi157.n1396__sbuf_out =   1.8000        
+ xi157.n1397__net1 =  13.0435n       
+ xi157.n1397__sbuf_out =   1.8000        
+ xi157.n1398__net1 =  13.0440n       
+ xi157.n1398__sbuf_out =   1.8000        
+ xi157.n1399__net1 =  13.0449n       
+ xi157.n1399__sbuf_out =   1.8000        
+ xi157.n139__net1 =  13.0532n       
+ xi157.n139__net17 =   1.8000        
+ xi157.n139__net7 =   7.3220n       
+ xi157.n139__sbuf_out =   1.8000        
+ xi157.n139__vss1 =   5.2464n       
+ xi157.n13__net1 =  12.8007n       
+ xi157.n13__net17 =   1.8000        
+ xi157.n13__net3 =   1.8000        
+ xi157.n13__net7 =   7.3281n       
+ xi157.n13__sbuf_out =   1.8000        
+ xi157.n1400__net1 =  13.0440n       
+ xi157.n1400__sbuf_out =   1.8000        
+ xi157.n1401__net1 =  13.0408n       
+ xi157.n1401__sbuf_out =   1.8000        
+ xi157.n1402__net1 =  13.0413n       
+ xi157.n1402__sbuf_out =   1.8000        
+ xi157.n1403__net1 =  13.0413n       
+ xi157.n1403__sbuf_out =   1.8000        
+ xi157.n1404__net1 =  13.0422n       
+ xi157.n1404__sbuf_out =   1.8000        
+ xi157.n1405__net1 =  13.0385n       
+ xi157.n1405__sbuf_out =   1.8000        
+ xi157.n1406__net1 =  13.0390n       
+ xi157.n1406__sbuf_out =   1.8000        
+ xi157.n1407__net1 =  13.0399n       
+ xi157.n1407__sbuf_out =   1.8000        
+ xi157.n1408__net1 =  13.0390n       
+ xi157.n1408__sbuf_out =   1.8000        
+ xi157.n1409__net1 =  12.8285n       
+ xi157.n1409__sbuf_out =   1.8000        
+ xi157.n140__net1 =  13.0541n       
+ xi157.n140__net17 =   1.8000        
+ xi157.n140__net7 =   7.3215n       
+ xi157.n140__sbuf_out =   1.8000        
+ xi157.n140__vddio1 =   1.8000        
+ xi157.n140__vss1 =   5.2759n       
+ xi157.n1410__net1 =  12.8276n       
+ xi157.n1410__sbuf_out =   1.8000        
+ xi157.n1411__net1 =  12.8271n       
+ xi157.n1411__sbuf_out =   1.8000        
+ xi157.n1412__net1 =  12.8276n       
+ xi157.n1412__sbuf_out =   1.8000        
+ xi157.n1413__net1 =  12.8197n       
+ xi157.n1413__sbuf_out =   1.8000        
+ xi157.n1414__net1 =  12.8197n       
+ xi157.n1414__sbuf_out =   1.8000        
+ xi157.n1415__net1 =  12.8192n       
+ xi157.n1415__sbuf_out =   1.8000        
+ xi157.n1416__net1 =  12.8206n       
+ xi157.n1416__sbuf_out =   1.8000        
+ xi157.n1417__net1 =  12.8101n       
+ xi157.n1417__sbuf_out =   1.8000        
+ xi157.n1418__net1 =  12.8092n       
+ xi157.n1418__sbuf_out =   1.8000        
+ xi157.n1419__net1 =  12.8087n       
+ xi157.n1419__sbuf_out =   1.8000        
+ xi157.n141__net1 =  13.0527n       
+ xi157.n141__net17 =   1.8000        
+ xi157.n141__net7 =   7.3210n       
+ xi157.n141__sbuf_out =   1.8000        
+ xi157.n141__vddio1 =   1.8000        
+ xi157.n141__vss1 =   5.2732n       
+ xi157.n1420__net1 =  12.8092n       
+ xi157.n1420__sbuf_out =   1.8000        
+ xi157.n1421__net1 =  12.8008n       
+ xi157.n1421__sbuf_out =   1.8000        
+ xi157.n1422__net1 =  12.8008n       
+ xi157.n1422__sbuf_out =   1.8000        
+ xi157.n1423__net1 =  12.8004n       
+ xi157.n1423__sbuf_out =   1.8000        
+ xi157.n1424__net1 =  12.8017n       
+ xi157.n1424__sbuf_out =   1.8000        
+ xi157.n1425__net1 =  12.7906n       
+ xi157.n1425__sbuf_out =   1.8000        
+ xi157.n1426__net1 =  12.7897n       
+ xi157.n1426__sbuf_out =   1.8000        
+ xi157.n1427__net1 =  12.7892n       
+ xi157.n1427__sbuf_out =   1.8000        
+ xi157.n1428__net1 =  12.7897n       
+ xi157.n1428__sbuf_out =   1.8000        
+ xi157.n1429__net1 =  12.7809n       
+ xi157.n1429__sbuf_out =   1.8000        
+ xi157.n142__net1 =  13.0527n       
+ xi157.n142__net17 =   1.8000        
+ xi157.n142__net7 =   7.3206n       
+ xi157.n142__sbuf_out =   1.8000        
+ xi157.n142__vddio1 =   1.8000        
+ xi157.n142__vss1 =   5.2668n       
+ xi157.n1430__net1 =  12.7809n       
+ xi157.n1430__sbuf_out =   1.8000        
+ xi157.n1431__net1 =  12.7804n       
+ xi157.n1431__sbuf_out =   1.8000        
+ xi157.n1432__net1 =  12.7818n       
+ xi157.n1432__sbuf_out =   1.8000        
+ xi157.n1433__net1 =  12.7701n       
+ xi157.n1433__sbuf_out =   1.8000        
+ xi157.n1434__net1 =  12.7693n       
+ xi157.n1434__sbuf_out =   1.8000        
+ xi157.n1435__net1 =  12.7688n       
+ xi157.n1435__sbuf_out =   1.8000        
+ xi157.n1436__net1 =  12.7693n       
+ xi157.n1436__sbuf_out =   1.8000        
+ xi157.n1437__net1 =  12.7702n       
+ xi157.n1437__sbuf_out =   1.8000        
+ xi157.n1438__net1 =  12.7702n       
+ xi157.n1438__sbuf_out =   1.8000        
+ xi157.n1439__net1 =  12.7697n       
+ xi157.n1439__sbuf_out =   1.8000        
+ xi157.n143__net1 =  13.0536n       
+ xi157.n143__net17 =   1.8000        
+ xi157.n143__net7 =   7.3204n       
+ xi157.n143__sbuf_out =   1.8000        
+ xi157.n143__vddio1 =   1.8000        
+ xi157.n143__vss1 =   5.2644n       
+ xi157.n1440__net1 =  12.7711n       
+ xi157.n1440__sbuf_out =   1.8000        
+ xi157.n1441__net1 =  12.7720n       
+ xi157.n1441__sbuf_out =   1.8000        
+ xi157.n1442__net1 =  12.7711n       
+ xi157.n1442__sbuf_out =   1.8000        
+ xi157.n1443__net1 =  12.7706n       
+ xi157.n1443__sbuf_out =   1.8000        
+ xi157.n1444__net1 =  12.7711n       
+ xi157.n1444__sbuf_out =   1.8000        
+ xi157.n1445__net1 =  12.7715n       
+ xi157.n1445__sbuf_out =   1.8000        
+ xi157.n1446__net1 =  12.7715n       
+ xi157.n1446__sbuf_out =   1.8000        
+ xi157.n1447__net1 =  12.7711n       
+ xi157.n1447__sbuf_out =   1.8000        
+ xi157.n1448__net1 =  12.7724n       
+ xi157.n1448__sbuf_out =   1.8000        
+ xi157.n1449__net1 =  12.7727n       
+ xi157.n1449__sbuf_out =   1.8000        
+ xi157.n144__net1 =  13.0527n       
+ xi157.n144__net17 =   1.8000        
+ xi157.n144__net7 =   7.1156n       
+ xi157.n144__sbuf_out =   1.8000        
+ xi157.n144__vddio1 =   1.8000        
+ xi157.n144__vss1 =   5.2580n       
+ xi157.n1450__net1 =  12.7718n       
+ xi157.n1450__sbuf_out =   1.8000        
+ xi157.n1451__net1 =  12.7714n       
+ xi157.n1451__sbuf_out =   1.8000        
+ xi157.n1452__net1 =  12.7718n       
+ xi157.n1452__sbuf_out =   1.8000        
+ xi157.n1453__net1 =  13.0240n       
+ xi157.n1453__sbuf_out =   1.8000        
+ xi157.n1454__net1 =  13.0232n       
+ xi157.n1454__sbuf_out =   1.8000        
+ xi157.n1455__net1 =  13.0227n       
+ xi157.n1455__sbuf_out =   1.8000        
+ xi157.n1456__net1 =  13.0232n       
+ xi157.n1456__sbuf_out =   1.8000        
+ xi157.n1457__net1 =  13.0204n       
+ xi157.n1457__sbuf_out =   1.8000        
+ xi157.n1458__net1 =  13.0204n       
+ xi157.n1458__sbuf_out =   1.8000        
+ xi157.n1459__net1 =  13.0199n       
+ xi157.n1459__sbuf_out =   1.8000        
+ xi157.n145__net1 =  13.0518n       
+ xi157.n145__net17 =   1.8000        
+ xi157.n145__net7 =   7.1442n       
+ xi157.n145__sbuf_out =   1.8000        
+ xi157.n145__vddio1 =   1.8000        
+ xi157.n145__vss1 =   5.2457n       
+ xi157.n1460__net1 =  13.0213n       
+ xi157.n1460__sbuf_out =   1.8000        
+ xi157.n1461__net1 =  13.0174n       
+ xi157.n1461__sbuf_out =   1.8000        
+ xi157.n1462__net1 =  13.0165n       
+ xi157.n1462__sbuf_out =   1.8000        
+ xi157.n1463__net1 =  13.0160n       
+ xi157.n1463__sbuf_out =   1.8000        
+ xi157.n1464__net1 =  13.0165n       
+ xi157.n1464__sbuf_out =   1.8000        
+ xi157.n1465__net1 =  13.0132n       
+ xi157.n1465__sbuf_out =   1.8000        
+ xi157.n1466__net1 =  13.0132n       
+ xi157.n1466__sbuf_out =   1.8000        
+ xi157.n1467__net1 =  13.0128n       
+ xi157.n1467__sbuf_out =   1.8000        
+ xi157.n1468__net1 =  13.0141n       
+ xi157.n1468__sbuf_out =   1.8000        
+ xi157.n1469__net1 =  13.0096n       
+ xi157.n1469__sbuf_out =   1.8000        
+ xi157.n146__net1 =  13.0518n       
+ xi157.n146__net17 =   1.8000        
+ xi157.n146__net7 =   7.3229n       
+ xi157.n146__sbuf_out =   1.8000        
+ xi157.n146__vddio1 =   1.8000        
+ xi157.n146__vss1 =   5.2297n       
+ xi157.n1470__net1 =  13.0087n       
+ xi157.n1470__sbuf_out =   1.8000        
+ xi157.n1471__net1 =  13.0083n       
+ xi157.n1471__sbuf_out =   1.8000        
+ xi157.n1472__net1 =  13.0087n       
+ xi157.n1472__sbuf_out =   1.8000        
+ xi157.n1473__net1 =  13.0050n       
+ xi157.n1473__sbuf_out =   1.8000        
+ xi157.n1474__net1 =  13.0050n       
+ xi157.n1474__sbuf_out =   1.8000        
+ xi157.n1475__net1 =  13.0046n       
+ xi157.n1475__sbuf_out =   1.8000        
+ xi157.n1476__net1 =  13.0059n       
+ xi157.n1476__sbuf_out =   1.8000        
+ xi157.n1477__net1 =  13.0008n       
+ xi157.n1477__sbuf_out =   1.8000        
+ xi157.n1478__net1 =  12.9999n       
+ xi157.n1478__sbuf_out =   1.8000        
+ xi157.n1479__net1 =  12.9995n       
+ xi157.n1479__sbuf_out =   1.8000        
+ xi157.n147__net1 =  13.0518n       
+ xi157.n147__net17 =   1.8000        
+ xi157.n147__net7 =   7.3232n       
+ xi157.n147__sbuf_out =   1.8000        
+ xi157.n147__vddio1 =   1.8000        
+ xi157.n147__vss1 =   5.2166n       
+ xi157.n1480__net1 =  12.9999n       
+ xi157.n1480__sbuf_out =   1.8000        
+ xi157.n1481__net1 =  12.9958n       
+ xi157.n1481__sbuf_out =   1.8000        
+ xi157.n1482__net1 =  12.9958n       
+ xi157.n1482__sbuf_out =   1.8000        
+ xi157.n1483__net1 =  12.9953n       
+ xi157.n1483__sbuf_out =   1.8000        
+ xi157.n1484__net1 =  12.9967n       
+ xi157.n1484__sbuf_out =   1.8000        
+ xi157.n1485__net1 =  12.9910n       
+ xi157.n1485__sbuf_out =   1.8000        
+ xi157.n1486__net1 =  12.9901n       
+ xi157.n1486__sbuf_out =   1.8000        
+ xi157.n1487__net1 =  12.9896n       
+ xi157.n1487__sbuf_out =   1.8000        
+ xi157.n1488__net1 =  12.9901n       
+ xi157.n1488__sbuf_out =   1.8000        
+ xi157.n1489__net1 =  12.9855n       
+ xi157.n1489__sbuf_out =   1.8000        
+ xi157.n148__net1 =  13.0527n       
+ xi157.n148__net17 =   1.8000        
+ xi157.n148__sbuf_out =   1.8000        
+ xi157.n148__vddio1 =   1.8000        
+ xi157.n148__vss1 =   5.2087n       
+ xi157.n1490__net1 =  12.9855n       
+ xi157.n1490__sbuf_out =   1.8000        
+ xi157.n1491__net1 =  12.9850n       
+ xi157.n1491__sbuf_out =   1.8000        
+ xi157.n1492__net1 =  12.9863n       
+ xi157.n1492__sbuf_out =   1.8000        
+ xi157.n1493__net1 =  12.9800n       
+ xi157.n1493__sbuf_out =   1.8000        
+ xi157.n1494__net1 =  12.9791n       
+ xi157.n1494__sbuf_out =   1.8000        
+ xi157.n1495__net1 =  12.9787n       
+ xi157.n1495__sbuf_out =   1.8000        
+ xi157.n1496__net1 =  12.9791n       
+ xi157.n1496__sbuf_out =   1.8000        
+ xi157.n1497__net1 =  12.9467n       
+ xi157.n1497__sbuf_out =   1.8000        
+ xi157.n1498__net1 =  12.9472n       
+ xi157.n1498__sbuf_out =   1.8000        
+ xi157.n1499__net1 =  12.9480n       
+ xi157.n1499__sbuf_out =   1.8000        
+ xi157.n149__net1 =  13.0509n       
+ xi157.n149__net17 =   1.8000        
+ xi157.n149__net7 =   7.1396n       
+ xi157.n149__sbuf_out =   1.8000        
+ xi157.n149__vddio1 =   1.8000        
+ xi157.n149__vss1 =   5.1895n       
+ xi157.n14__net1 =  12.8007n       
+ xi157.n14__net17 =   1.8000        
+ xi157.n14__net3 =   1.8000        
+ xi157.n14__net7 =   7.3651n       
+ xi157.n14__sbuf_out =   1.8000        
+ xi157.n14__vddio1 =   1.8000        
+ xi157.n14__vss1 =  65.7394p       
+ xi157.n1500__net1 =  12.9472n       
+ xi157.n1500__sbuf_out =   1.8000        
+ xi157.n1501__net1 =  12.9397n       
+ xi157.n1501__sbuf_out =   1.8000        
+ xi157.n1502__net1 =  12.9402n       
+ xi157.n1502__sbuf_out =   1.8000        
+ xi157.n1503__net1 =  12.9402n       
+ xi157.n1503__sbuf_out =   1.8000        
+ xi157.n1504__net1 =  12.9411n       
+ xi157.n1504__sbuf_out =   1.8000        
+ xi157.n1505__net1 =  12.9342n       
+ xi157.n1505__sbuf_out =   1.8000        
+ xi157.n1506__net1 =  12.9347n       
+ xi157.n1506__sbuf_out =   1.8000        
+ xi157.n1507__net1 =  12.9356n       
+ xi157.n1507__sbuf_out =   1.8000        
+ xi157.n1508__net1 =  12.9347n       
+ xi157.n1508__sbuf_out =   1.8000        
+ xi157.n1509__net1 =  12.9267n       
+ xi157.n1509__sbuf_out =   1.8000        
+ xi157.n150__net1 =  13.0509n       
+ xi157.n150__net17 =   1.8000        
+ xi157.n150__net7 =   7.3849n       
+ xi157.n150__sbuf_out =   1.8000        
+ xi157.n150__vddio1 =   1.8000        
+ xi157.n150__vss1 =   5.2330n       
+ xi157.n1510__net1 =  12.9272n       
+ xi157.n1510__sbuf_out =   1.8000        
+ xi157.n1511__net1 =  12.9272n       
+ xi157.n1511__sbuf_out =   1.8000        
+ xi157.n1512__net1 =  12.9281n       
+ xi157.n1512__sbuf_out =   1.8000        
+ xi157.n1513__net1 =  12.9207n       
+ xi157.n1513__sbuf_out =   1.8000        
+ xi157.n1514__net1 =  12.9212n       
+ xi157.n1514__sbuf_out =   1.8000        
+ xi157.n1515__net1 =  12.9220n       
+ xi157.n1515__sbuf_out =   1.8000        
+ xi157.n1516__net1 =  12.9212n       
+ xi157.n1516__sbuf_out =   1.8000        
+ xi157.n1517__net1 =  12.9126n       
+ xi157.n1517__sbuf_out =   1.8000        
+ xi157.n1518__net1 =  12.9130n       
+ xi157.n1518__sbuf_out =   1.8000        
+ xi157.n1519__net1 =  12.9130n       
+ xi157.n1519__sbuf_out =   1.8000        
+ xi157.n151__net1 =  13.0518n       
+ xi157.n151__net17 =   1.8000        
+ xi157.n151__net7 =   7.1340n       
+ xi157.n151__sbuf_out =   1.8000        
+ xi157.n151__vddio1 =   1.8000        
+ xi157.n151__vss1 =   5.5212n       
+ xi157.n1520__net1 =  12.9139n       
+ xi157.n1520__sbuf_out =   1.8000        
+ xi157.n1521__net1 =  12.9061n       
+ xi157.n1521__sbuf_out =   1.8000        
+ xi157.n1522__net1 =  12.9066n       
+ xi157.n1522__sbuf_out =   1.8000        
+ xi157.n1523__net1 =  12.9074n       
+ xi157.n1523__sbuf_out =   1.8000        
+ xi157.n1524__net1 =  12.9066n       
+ xi157.n1524__sbuf_out =   1.8000        
+ xi157.n1525__net1 =  12.8973n       
+ xi157.n1525__sbuf_out =   1.8000        
+ xi157.n1526__net1 =  12.8978n       
+ xi157.n1526__sbuf_out =   1.8000        
+ xi157.n1527__net1 =  12.8978n       
+ xi157.n1527__sbuf_out =   1.8000        
+ xi157.n1528__net1 =  12.8987n       
+ xi157.n1529__net1 =  12.8904n       
+ xi157.n1529__sbuf_out =   1.8000        
+ xi157.n152__net1 =  13.0509n       
+ xi157.n152__net17 =   1.8000        
+ xi157.n152__net7 =   7.3844n       
+ xi157.n152__sbuf_out =   1.8000        
+ xi157.n152__vddio1 =   1.8000        
+ xi157.n152__vss1 =   5.4987n       
+ xi157.n1530__net1 =  12.8909n       
+ xi157.n1531__net1 =  12.8918n       
+ xi157.n1531__sbuf_out =   1.8000        
+ xi157.n1532__net1 =  12.8909n       
+ xi157.n1533__net1 =  12.8811n       
+ xi157.n1533__sbuf_out =   1.8000        
+ xi157.n1534__net1 =  12.8816n       
+ xi157.n1535__net1 =  12.8816n       
+ xi157.n1535__sbuf_out =   1.8000        
+ xi157.n1536__net1 =  12.8825n       
+ xi157.n1537__net1 =  12.8737n       
+ xi157.n1537__sbuf_out =   1.8000        
+ xi157.n1538__net1 =  12.8741n       
+ xi157.n1539__net1 =  12.8750n       
+ xi157.n1539__sbuf_out =   1.8000        
+ xi157.n153__net1 =  13.0494n       
+ xi157.n153__net17 =   1.8000        
+ xi157.n153__net7 =   7.1286n       
+ xi157.n153__sbuf_out =   1.8000        
+ xi157.n153__vddio1 =   1.8000        
+ xi157.n153__vss1 =   5.4987n       
+ xi157.n1540__net1 =  12.8741n       
+ xi157.n1541__net1 =  13.0529n       
+ xi157.n1541__sbuf_out =   1.8000        
+ xi157.n1542__net1 =  13.0534n       
+ xi157.n1543__net1 =  13.0543n       
+ xi157.n1543__sbuf_out =   1.8000        
+ xi157.n1544__net1 =  13.0534n       
+ xi157.n1545__net1 =  13.0526n       
+ xi157.n1545__sbuf_out =   1.8000        
+ xi157.n1546__net1 =  13.0531n       
+ xi157.n1547__net1 =  13.0531n       
+ xi157.n1547__sbuf_out =   1.8000        
+ xi157.n1548__net1 =  13.0540n       
+ xi157.n1549__net1 =  13.0522n       
+ xi157.n1549__sbuf_out =   1.8000        
+ xi157.n154__net1 =  13.0494n       
+ xi157.n154__net17 =   1.8000        
+ xi157.n154__net7 =   7.3839n       
+ xi157.n154__sbuf_out =   1.8000        
+ xi157.n154__vddio1 =   1.8000        
+ xi157.n154__vss1 =   5.4935n       
+ xi157.n1550__net1 =  13.0526n       
+ xi157.n1551__net1 =  13.0535n       
+ xi157.n1551__sbuf_out =   1.8000        
+ xi157.n1552__net1 =  13.0527n       
+ xi157.n1553__net1 =  13.0513n       
+ xi157.n1553__sbuf_out =   1.8000        
+ xi157.n1554__net1 =  13.0517n       
+ xi157.n1555__net1 =  13.0518n       
+ xi157.n1555__sbuf_out =   1.8000        
+ xi157.n1556__net1 =  13.0527n       
+ xi157.n1557__net1 =  13.0503n       
+ xi157.n1557__sbuf_out =   1.8000        
+ xi157.n1558__net1 =  13.0508n       
+ xi157.n1559__net1 =  13.0517n       
+ xi157.n1559__sbuf_out =   1.8000        
+ xi157.n155__net1 =  13.0494n       
+ xi157.n155__net17 =   1.8000        
+ xi157.n155__net7 =   7.1230n       
+ xi157.n155__sbuf_out =   1.8000        
+ xi157.n155__vddio1 =   1.8000        
+ xi157.n155__vss1 =   5.4934n       
+ xi157.n1560__net1 =  13.0508n       
+ xi157.n1561__net1 =  13.0488n       
+ xi157.n1561__sbuf_out =   1.8000        
+ xi157.n1562__net1 =  13.0493n       
+ xi157.n1563__net1 =  13.0493n       
+ xi157.n1563__sbuf_out =   1.8000        
+ xi157.n1564__net1 =  13.0502n       
+ xi157.n1565__net1 =  13.0475n       
+ xi157.n1565__sbuf_out =   1.8000        
+ xi157.n1566__net1 =  13.0479n       
+ xi157.n1567__net1 =  13.0488n       
+ xi157.n1567__sbuf_out =   1.8000        
+ xi157.n1568__net1 =  13.0479n       
+ xi157.n1569__net1 =  13.0454n       
+ xi157.n1569__sbuf_out =   1.8000        
+ xi157.n156__net1 =  13.0503n       
+ xi157.n156__net17 =   1.8000        
+ xi157.n156__net7 =   7.3835n       
+ xi157.n156__sbuf_out =   1.8000        
+ xi157.n156__vddio1 =   1.8000        
+ xi157.n156__vss1 =   5.4869n       
+ xi157.n1570__net1 =  13.0458n       
+ xi157.n1571__net1 =  13.0458n       
+ xi157.n1571__sbuf_out =   1.8000        
+ xi157.n1572__net1 =  13.0467n       
+ xi157.n1573__net1 =  13.0435n       
+ xi157.n1573__sbuf_out =   1.8000        
+ xi157.n1574__net1 =  13.0440n       
+ xi157.n1575__net1 =  13.0449n       
+ xi157.n1575__sbuf_out =   1.8000        
+ xi157.n1576__net1 =  13.0440n       
+ xi157.n1577__net1 =  13.0408n       
+ xi157.n1577__sbuf_out =   1.8000        
+ xi157.n1578__net1 =  13.0413n       
+ xi157.n1579__net1 =  13.0413n       
+ xi157.n1579__sbuf_out =   1.8000        
+ xi157.n157__net1 =  13.0480n       
+ xi157.n157__net17 =   1.8000        
+ xi157.n157__net7 =   7.3834n       
+ xi157.n157__sbuf_out =   1.8000        
+ xi157.n157__vddio1 =   1.8000        
+ xi157.n157__vss1 =   5.4869n       
+ xi157.n1580__net1 =  13.0422n       
+ xi157.n1581__net1 =  13.0385n       
+ xi157.n1581__sbuf_out =   1.8000        
+ xi157.n1582__net1 =  13.0390n       
+ xi157.n1583__net1 =  13.0399n       
+ xi157.n1583__sbuf_out =   1.8000        
+ xi157.n1584__net1 =  13.0390n       
+ xi157.n1585__net1 =  12.8285n       
+ xi157.n1585__sbuf_out =   1.8000        
+ xi157.n1586__net1 =  12.8276n       
+ xi157.n1587__net1 =  12.8271n       
+ xi157.n1587__sbuf_out =   1.8000        
+ xi157.n1588__net1 =  12.8276n       
+ xi157.n1589__net1 =  12.8197n       
+ xi157.n1589__sbuf_out =   1.8000        
+ xi157.n158__net1 =  13.0480n       
+ xi157.n158__net17 =   1.8000        
+ xi157.n158__sbuf_out =   1.8000        
+ xi157.n158__vddio1 =   1.8000        
+ xi157.n158__vss1 =   5.4782n       
+ xi157.n1590__net1 =  12.8197n       
+ xi157.n1591__net1 =  12.8192n       
+ xi157.n1591__sbuf_out =   1.8000        
+ xi157.n1592__net1 =  12.8206n       
+ xi157.n1593__net1 =  12.8101n       
+ xi157.n1593__sbuf_out =   1.8000        
+ xi157.n1594__net1 =  12.8092n       
+ xi157.n1595__net1 =  12.8087n       
+ xi157.n1595__sbuf_out =   1.8000        
+ xi157.n1596__net1 =  12.8092n       
+ xi157.n1597__net1 =  12.8009n       
+ xi157.n1597__sbuf_out =   1.8000        
+ xi157.n1598__net1 =  12.8009n       
+ xi157.n1599__net1 =  12.8004n       
+ xi157.n1599__sbuf_out =   1.8000        
+ xi157.n159__net1 =  13.0489n       
+ xi157.n159__net17 =   1.8000        
+ xi157.n159__sbuf_out =   1.8000        
+ xi157.n159__vddio1 =   1.8000        
+ xi157.n159__vss1 =   5.4782n       
+ xi157.n15__net1 =  12.8002n       
+ xi157.n15__net17 =   1.8000        
+ xi157.n15__net3 =   1.8000        
+ xi157.n15__net7 =   7.3645n       
+ xi157.n15__sbuf_out =   1.8000        
+ xi157.n15__vddio1 =   1.8000        
+ xi157.n15__vss1 =   9.0149p       
+ xi157.n1600__net1 =  12.8018n       
+ xi157.n1601__net1 =  12.7906n       
+ xi157.n1601__sbuf_out =   1.8000        
+ xi157.n1602__net1 =  12.7897n       
+ xi157.n1603__net1 =  12.7892n       
+ xi157.n1603__sbuf_out =   1.8000        
+ xi157.n1604__net1 =  12.7897n       
+ xi157.n1605__net1 =  12.7809n       
+ xi157.n1605__sbuf_out =   1.8000        
+ xi157.n1606__net1 =  12.7809n       
+ xi157.n1607__net1 =  12.7805n       
+ xi157.n1607__sbuf_out =   1.8000        
+ xi157.n1608__net1 =  12.7818n       
+ xi157.n1609__net1 =  12.7702n       
+ xi157.n1609__sbuf_out =   1.8000        
+ xi157.n160__net1 =  13.0480n       
+ xi157.n160__net17 =   1.8000        
+ xi157.n160__sbuf_out =   1.8000        
+ xi157.n160__vddio1 =   1.8000        
+ xi157.n160__vss1 =   5.4662n       
+ xi157.n1610__net1 =  12.7693n       
+ xi157.n1611__net1 =  12.7688n       
+ xi157.n1611__sbuf_out =   1.8000        
+ xi157.n1612__net1 =  12.7693n       
+ xi157.n1613__net1 =  12.7702n       
+ xi157.n1613__sbuf_out =   1.8000        
+ xi157.n1614__net1 =  12.7702n       
+ xi157.n1615__net1 =  12.7697n       
+ xi157.n1615__sbuf_out =   1.8000        
+ xi157.n1616__net1 =  12.7711n       
+ xi157.n1617__net1 =  12.7720n       
+ xi157.n1617__sbuf_out =   1.8000        
+ xi157.n1618__net1 =  12.7711n       
+ xi157.n1619__net1 =  12.7706n       
+ xi157.n1619__sbuf_out =   1.8000        
+ xi157.n161__net1 =  13.0459n       
+ xi157.n161__net17 =   1.8000        
+ xi157.n161__sbuf_out =   1.8000        
+ xi157.n161__vddio1 =   1.8000        
+ xi157.n161__vss1 =   5.4661n       
+ xi157.n1620__net1 =  12.7711n       
+ xi157.n1621__net1 =  12.7715n       
+ xi157.n1621__sbuf_out =   1.8000        
+ xi157.n1622__net1 =  12.7715n       
+ xi157.n1623__net1 =  12.7711n       
+ xi157.n1623__sbuf_out =   1.8000        
+ xi157.n1624__net1 =  12.7724n       
+ xi157.n1625__net1 =  12.7727n       
+ xi157.n1625__sbuf_out =   1.8000        
+ xi157.n1626__net1 =  12.7718n       
+ xi157.n1627__net1 =  12.7714n       
+ xi157.n1627__sbuf_out =   1.8000        
+ xi157.n1628__net1 =  12.7718n       
+ xi157.n1629__net1 =  13.0241n       
+ xi157.n1629__sbuf_out =   1.8000        
+ xi157.n162__net1 =  13.0459n       
+ xi157.n162__net17 =   1.8000        
+ xi157.n162__sbuf_out =   1.8000        
+ xi157.n162__vddio1 =   1.8000        
+ xi157.n162__vss1 =   5.4505n       
+ xi157.n1630__net1 =  13.0232n       
+ xi157.n1631__net1 =  13.0227n       
+ xi157.n1631__sbuf_out =   1.8000        
+ xi157.n1632__net1 =  13.0232n       
+ xi157.n1633__net1 =  13.0204n       
+ xi157.n1633__sbuf_out =   1.8000        
+ xi157.n1634__net1 =  13.0204n       
+ xi157.n1635__net1 =  13.0199n       
+ xi157.n1635__sbuf_out =   1.8000        
+ xi157.n1636__net1 =  13.0213n       
+ xi157.n1637__net1 =  13.0174n       
+ xi157.n1637__sbuf_out =   1.8000        
+ xi157.n1638__net1 =  13.0165n       
+ xi157.n1639__net1 =  13.0160n       
+ xi157.n1639__sbuf_out =   1.8000        
+ xi157.n163__net1 =  13.0459n       
+ xi157.n163__net17 =   1.8000        
+ xi157.n163__sbuf_out =   1.8000        
+ xi157.n163__vddio1 =   1.8000        
+ xi157.n163__vss1 =   5.4505n       
+ xi157.n1640__net1 =  13.0165n       
+ xi157.n1641__net1 =  13.0133n       
+ xi157.n1641__sbuf_out =   1.8000        
+ xi157.n1642__net1 =  13.0133n       
+ xi157.n1643__net1 =  13.0128n       
+ xi157.n1643__sbuf_out =   1.8000        
+ xi157.n1644__net1 =  13.0141n       
+ xi157.n1645__net1 =  13.0096n       
+ xi157.n1645__sbuf_out =   1.8000        
+ xi157.n1646__net1 =  13.0087n       
+ xi157.n1647__net1 =  13.0083n       
+ xi157.n1647__sbuf_out =   1.8000        
+ xi157.n1648__net1 =  13.0087n       
+ xi157.n1649__net1 =  13.0051n       
+ xi157.n1649__sbuf_out =   1.8000        
+ xi157.n164__net1 =  13.0468n       
+ xi157.n164__net17 =   1.8000        
+ xi157.n164__sbuf_out =   1.8000        
+ xi157.n164__vddio1 =   1.8000        
+ xi157.n164__vss1 =   5.4300n       
+ xi157.n1650__net1 =  13.0051n       
+ xi157.n1651__net1 =  13.0046n       
+ xi157.n1651__sbuf_out =   1.8000        
+ xi157.n1652__net1 =  13.0059n       
+ xi157.n1653__net1 =  13.0008n       
+ xi157.n1653__sbuf_out =   1.8000        
+ xi157.n1654__net1 =  12.9999n       
+ xi157.n1655__net1 =  12.9995n       
+ xi157.n1655__sbuf_out =   1.8000        
+ xi157.n1656__net1 =  12.9999n       
+ xi157.n1657__net1 =  12.9958n       
+ xi157.n1657__sbuf_out =   1.8000        
+ xi157.n1658__net1 =  12.9958n       
+ xi157.n1659__net1 =  12.9953n       
+ xi157.n1659__sbuf_out =   1.8000        
+ xi157.n165__net1 =  13.0440n       
+ xi157.n165__net17 =   1.8000        
+ xi157.n165__sbuf_out =   1.8000        
+ xi157.n165__vddio1 =   1.8000        
+ xi157.n165__vss1 =   5.4300n       
+ xi157.n1660__net1 =  12.9967n       
+ xi157.n1661__net1 =  12.9910n       
+ xi157.n1661__sbuf_out =   1.8000        
+ xi157.n1662__net1 =  12.9901n       
+ xi157.n1663__net1 =  12.9896n       
+ xi157.n1663__sbuf_out =   1.8000        
+ xi157.n1664__net1 =  12.9901n       
+ xi157.n1665__net1 =  12.9855n       
+ xi157.n1665__sbuf_out =   1.8000        
+ xi157.n1666__net1 =  12.9855n       
+ xi157.n1667__net1 =  12.9850n       
+ xi157.n1667__sbuf_out =   1.8000        
+ xi157.n1668__net1 =  12.9864n       
+ xi157.n1669__net1 =  12.9800n       
+ xi157.n1669__sbuf_out =   1.8000        
+ xi157.n166__net1 =  13.0441n       
+ xi157.n166__net17 =   1.8000        
+ xi157.n166__sbuf_out =   1.8000        
+ xi157.n166__vddio1 =   1.8000        
+ xi157.n166__vss1 =   5.3450n       
+ xi157.n1670__net1 =  12.9792n       
+ xi157.n1671__net1 =  12.9787n       
+ xi157.n1671__sbuf_out =   1.8000        
+ xi157.n1672__net1 =  12.9792n       
+ xi157.n1673__net1 =  12.9467n       
+ xi157.n1673__sbuf_out =   1.8000        
+ xi157.n1674__net1 =  12.9471n       
+ xi157.n1675__net1 =  12.9480n       
+ xi157.n1675__sbuf_out =   1.8000        
+ xi157.n1676__net1 =  12.9471n       
+ xi157.n1677__net1 =  12.9397n       
+ xi157.n1677__sbuf_out =   1.8000        
+ xi157.n1678__net1 =  12.9402n       
+ xi157.n1679__net1 =  12.9402n       
+ xi157.n1679__sbuf_out =   1.8000        
+ xi157.n167__net1 =  13.0450n       
+ xi157.n167__net17 =   1.8000        
+ xi157.n167__sbuf_out =   1.8000        
+ xi157.n167__vddio1 =   1.8000        
+ xi157.n167__vss1 =   5.3450n       
+ xi157.n1680__net1 =  12.9411n       
+ xi157.n1681__net1 =  12.9342n       
+ xi157.n1681__sbuf_out =   1.8000        
+ xi157.n1682__net1 =  12.9347n       
+ xi157.n1683__net1 =  12.9356n       
+ xi157.n1683__sbuf_out =   1.8000        
+ xi157.n1684__net1 =  12.9347n       
+ xi157.n1685__net1 =  12.9267n       
+ xi157.n1685__sbuf_out =   1.8000        
+ xi157.n1686__net1 =  12.9272n       
+ xi157.n1687__net1 =  12.9272n       
+ xi157.n1687__sbuf_out =   1.8000        
+ xi157.n1688__net1 =  12.9281n       
+ xi157.n1689__net1 =  12.9207n       
+ xi157.n1689__sbuf_out =   1.8000        
+ xi157.n168__net1 =  13.0441n       
+ xi157.n168__net17 =   1.8000        
+ xi157.n168__sbuf_out =   1.8000        
+ xi157.n168__vss1 =   6.1090n       
+ xi157.n1690__net1 =  12.9211n       
+ xi157.n1691__net1 =  12.9220n       
+ xi157.n1691__sbuf_out =   1.8000        
+ xi157.n1692__net1 =  12.9211n       
+ xi157.n1693__net1 =  12.9125n       
+ xi157.n1693__sbuf_out =   1.8000        
+ xi157.n1694__net1 =  12.9130n       
+ xi157.n1695__net1 =  12.9130n       
+ xi157.n1695__sbuf_out =   1.8000        
+ xi157.n1696__net1 =  12.9139n       
+ xi157.n1697__net1 =  12.9061n       
+ xi157.n1697__sbuf_out =   1.8000        
+ xi157.n1698__net1 =  12.9065n       
+ xi157.n1699__net1 =  12.9074n       
+ xi157.n1699__sbuf_out =   1.8000        
+ xi157.n169__net1 =  13.0413n       
+ xi157.n169__net17 =   1.8000        
+ xi157.n169__sbuf_out =   1.8000        
+ xi157.n169__vddio1 =   1.8000        
+ xi157.n169__vss1 =   6.1351n       
+ xi157.n16__net1 =  12.8016n       
+ xi157.n16__net17 =   1.8000        
+ xi157.n16__net3 =   1.8000        
+ xi157.n16__net7 =   7.3636n       
+ xi157.n16__sbuf_out =   1.8000        
+ xi157.n16__vddio1 =   1.8000        
+ xi157.n16__vss1 =   1.5118n       
+ xi157.n1700__net1 =  12.9065n       
+ xi157.n1701__net1 =  12.8973n       
+ xi157.n1701__sbuf_out =   1.8000        
+ xi157.n1702__net1 =  12.8978n       
+ xi157.n1703__net1 =  12.8978n       
+ xi157.n1703__sbuf_out =   1.8000        
+ xi157.n1704__net1 =  12.8987n       
+ xi157.n1705__net1 =  12.8904n       
+ xi157.n1705__sbuf_out =   1.8000        
+ xi157.n1706__net1 =  12.8909n       
+ xi157.n1707__net1 =  12.8918n       
+ xi157.n1707__sbuf_out =   1.8000        
+ xi157.n1708__net1 =  12.8909n       
+ xi157.n1709__net1 =  12.8811n       
+ xi157.n1709__sbuf_out =   1.8000        
+ xi157.n170__net1 =  13.0414n       
+ xi157.n170__net17 =   1.8000        
+ xi157.n170__sbuf_out =   1.8000        
+ xi157.n170__vddio1 =   1.8000        
+ xi157.n170__vss1 =   6.1328n       
+ xi157.n1710__net1 =  12.8815n       
+ xi157.n1711__net1 =  12.8815n       
+ xi157.n1711__sbuf_out =   1.8000        
+ xi157.n1712__net1 =  12.8824n       
+ xi157.n1713__net1 =  12.8736n       
+ xi157.n1713__sbuf_out =   1.8000        
+ xi157.n1714__net1 =  12.8741n       
+ xi157.n1715__net1 =  12.8750n       
+ xi157.n1715__sbuf_out =   1.8000        
+ xi157.n1716__net1 =  12.8741n       
+ xi157.n1717__net1 =  13.0529n       
+ xi157.n1717__sbuf_out =   1.8000        
+ xi157.n1718__net1 =  13.0534n       
+ xi157.n1719__net1 =  13.0543n       
+ xi157.n1719__sbuf_out =   1.8000        
+ xi157.n171__net1 =  13.0414n       
+ xi157.n171__net17 =   1.8000        
+ xi157.n171__sbuf_out =   1.8000        
+ xi157.n171__vddio1 =   1.8000        
+ xi157.n171__vss1 =   6.1271n       
+ xi157.n1720__net1 =  13.0534n       
+ xi157.n1721__net1 =  13.0526n       
+ xi157.n1721__sbuf_out =   1.8000        
+ xi157.n1722__net1 =  13.0531n       
+ xi157.n1723__net1 =  13.0531n       
+ xi157.n1723__sbuf_out =   1.8000        
+ xi157.n1724__net1 =  13.0540n       
+ xi157.n1725__net1 =  13.0521n       
+ xi157.n1725__sbuf_out =   1.8000        
+ xi157.n1726__net1 =  13.0526n       
+ xi157.n1727__net1 =  13.0535n       
+ xi157.n1727__sbuf_out =   1.8000        
+ xi157.n1728__net1 =  13.0526n       
+ xi157.n1729__net1 =  13.0512n       
+ xi157.n1729__sbuf_out =   1.8000        
+ xi157.n172__net1 =  13.0423n       
+ xi157.n172__net17 =   1.8000        
+ xi157.n172__sbuf_out =   1.8000        
+ xi157.n172__vddio1 =   1.8000        
+ xi157.n172__vss1 =   6.1250n       
+ xi157.n1730__net1 =  13.0517n       
+ xi157.n1731__net1 =  13.0517n       
+ xi157.n1731__sbuf_out =   1.8000        
+ xi157.n1732__net1 =  13.0526n       
+ xi157.n1733__net1 =  13.0503n       
+ xi157.n1733__sbuf_out =   1.8000        
+ xi157.n1734__net1 =  13.0508n       
+ xi157.n1735__net1 =  13.0517n       
+ xi157.n1735__sbuf_out =   1.8000        
+ xi157.n1736__net1 =  13.0508n       
+ xi157.n1737__net1 =  13.0488n       
+ xi157.n1737__sbuf_out =   1.8000        
+ xi157.n1738__net1 =  13.0493n       
+ xi157.n1739__net1 =  13.0493n       
+ xi157.n1739__sbuf_out =   1.8000        
+ xi157.n173__net1 =  13.0390n       
+ xi157.n173__net17 =   1.8000        
+ xi157.n173__sbuf_out =   1.8000        
+ xi157.n173__vddio1 =   1.8000        
+ xi157.n173__vss1 =   6.1192n       
+ xi157.n1740__net1 =  13.0502n       
+ xi157.n1741__net1 =  13.0474n       
+ xi157.n1741__sbuf_out =   1.8000        
+ xi157.n1742__net1 =  13.0479n       
+ xi157.n1743__net1 =  13.0488n       
+ xi157.n1743__sbuf_out =   1.8000        
+ xi157.n1744__net1 =  13.0479n       
+ xi157.n1745__net1 =  13.0453n       
+ xi157.n1745__sbuf_out =   1.8000        
+ xi157.n1746__net1 =  13.0458n       
+ xi157.n1747__net1 =  13.0458n       
+ xi157.n1747__sbuf_out =   1.8000        
+ xi157.n1748__net1 =  13.0467n       
+ xi157.n1749__net1 =  13.0435n       
+ xi157.n1749__sbuf_out =   1.8000        
+ xi157.n174__net1 =  13.0391n       
+ xi157.n174__net17 =   1.8000        
+ xi157.n174__sbuf_out =   1.8000        
+ xi157.n174__vddio1 =   1.8000        
+ xi157.n174__vss1 =   6.1084n       
+ xi157.n1750__net1 =  13.0440n       
+ xi157.n1751__net1 =  13.0449n       
+ xi157.n1751__sbuf_out =   1.8000        
+ xi157.n1752__net1 =  13.0440n       
+ xi157.n1753__net1 =  13.0408n       
+ xi157.n1753__sbuf_out =   1.8000        
+ xi157.n1754__net1 =  13.0413n       
+ xi157.n1755__net1 =  13.0413n       
+ xi157.n1755__sbuf_out =   1.8000        
+ xi157.n1756__net1 =  13.0422n       
+ xi157.n1757__net1 =  13.0385n       
+ xi157.n1757__sbuf_out =   1.8000        
+ xi157.n1758__net1 =  13.0390n       
+ xi157.n1759__net1 =  13.0398n       
+ xi157.n1759__sbuf_out =   1.8000        
+ xi157.n175__net1 =  13.0399n       
+ xi157.n175__net17 =   1.8000        
+ xi157.n175__sbuf_out =   1.8000        
+ xi157.n175__vddio1 =   1.8000        
+ xi157.n175__vss1 =   6.0942n       
+ xi157.n1760__net1 =  13.0390n       
+ xi157.n1761__net1 =  12.8285n       
+ xi157.n1761__sbuf_out =   1.8000        
+ xi157.n1762__net1 =  12.8276n       
+ xi157.n1763__net1 =  12.8271n       
+ xi157.n1763__sbuf_out =   1.8000        
+ xi157.n1764__net1 =  12.8276n       
+ xi157.n1765__net1 =  12.8197n       
+ xi157.n1765__sbuf_out =   1.8000        
+ xi157.n1766__net1 =  12.8197n       
+ xi157.n1767__net1 =  12.8193n       
+ xi157.n1767__sbuf_out =   1.8000        
+ xi157.n1768__net1 =  12.8206n       
+ xi157.n1769__net1 =  12.8101n       
+ xi157.n1769__sbuf_out =   1.8000        
+ xi157.n176__net1 =  13.0391n       
+ xi157.n176__net17 =   1.8000        
+ xi157.n176__sbuf_out =   1.8000        
+ xi157.n176__vddio1 =   1.8000        
+ xi157.n176__vss1 =   6.0825n       
+ xi157.n1770__net1 =  12.8092n       
+ xi157.n1771__net1 =  12.8087n       
+ xi157.n1771__sbuf_out =   1.8000        
+ xi157.n1772__net1 =  12.8092n       
+ xi157.n1773__net1 =  12.8009n       
+ xi157.n1773__sbuf_out =   1.8000        
+ xi157.n1774__net1 =  12.8009n       
+ xi157.n1775__net1 =  12.8004n       
+ xi157.n1775__sbuf_out =   1.8000        
+ xi157.n1776__net1 =  12.8018n       
+ xi157.n1777__net1 =  12.7906n       
+ xi157.n1777__sbuf_out =   1.8000        
+ xi157.n1778__net1 =  12.7897n       
+ xi157.n1779__net1 =  12.7893n       
+ xi157.n1779__sbuf_out =   1.8000        
+ xi157.n177__net1 =  12.8283n       
+ xi157.n177__net17 =   1.8000        
+ xi157.n177__sbuf_out =   1.8000        
+ xi157.n177__vddio1 =   1.8000        
+ xi157.n177__vss1 =   6.0755n       
+ xi157.n1780__net1 =  12.7897n       
+ xi157.n1781__net1 =  12.7809n       
+ xi157.n1781__sbuf_out =   1.8000        
+ xi157.n1782__net1 =  12.7809n       
+ xi157.n1783__net1 =  12.7805n       
+ xi157.n1783__sbuf_out =   1.8000        
+ xi157.n1784__net1 =  12.7818n       
+ xi157.n1785__net1 =  12.7702n       
+ xi157.n1785__sbuf_out =   1.8000        
+ xi157.n1786__net1 =  12.7693n       
+ xi157.n1787__net1 =  12.7688n       
+ xi157.n1787__sbuf_out =   1.8000        
+ xi157.n1788__net1 =  12.7693n       
+ xi157.n1789__net1 =  12.7702n       
+ xi157.n1789__sbuf_out =   1.8000        
+ xi157.n178__net1 =  12.8274n       
+ xi157.n178__net17 =   1.8000        
+ xi157.n178__sbuf_out =   1.8000        
+ xi157.n178__vddio1 =   1.8000        
+ xi157.n178__vss1 =   6.0520n       
+ xi157.n1790__net1 =  12.7702n       
+ xi157.n1791__net1 =  12.7697n       
+ xi157.n1791__sbuf_out =   1.8000        
+ xi157.n1792__net1 =  12.7711n       
+ xi157.n1793__net1 =  12.7720n       
+ xi157.n1793__sbuf_out =   1.8000        
+ xi157.n1794__net1 =  12.7711n       
+ xi157.n1795__net1 =  12.7706n       
+ xi157.n1795__sbuf_out =   1.8000        
+ xi157.n1796__net1 =  12.7711n       
+ xi157.n1797__net1 =  12.7716n       
+ xi157.n1797__sbuf_out =   1.8000        
+ xi157.n1798__net1 =  12.7716n       
+ xi157.n1799__net1 =  12.7711n       
+ xi157.n1799__sbuf_out =   1.8000        
+ xi157.n179__net1 =  12.8270n       
+ xi157.n179__net17 =   1.8000        
+ xi157.n179__sbuf_out =   1.8000        
+ xi157.n179__vddio1 =   1.8000        
+ xi157.n179__vss1 =   6.0059n       
+ xi157.n17__net1 =  12.7904n       
+ xi157.n17__net17 =   1.8000        
+ xi157.n17__net3 =   1.8000        
+ xi157.n17__net7 =   7.3632n       
+ xi157.n17__sbuf_out =   1.8000        
+ xi157.n17__vddio1 =   1.8000        
+ xi157.n17__vss1 =   1.4679n       
+ xi157.n1800__net1 =  12.7725n       
+ xi157.n1801__net1 =  12.7727n       
+ xi157.n1801__sbuf_out =   1.8000        
+ xi157.n1802__net1 =  12.7719n       
+ xi157.n1803__net1 =  12.7714n       
+ xi157.n1803__sbuf_out =   1.8000        
+ xi157.n1804__net1 =  12.7719n       
+ xi157.n1805__net1 =  13.0241n       
+ xi157.n1805__sbuf_out =   1.8000        
+ xi157.n1806__net1 =  13.0232n       
+ xi157.n1807__net1 =  13.0227n       
+ xi157.n1807__sbuf_out =   1.8000        
+ xi157.n1808__net1 =  13.0232n       
+ xi157.n1809__net1 =  13.0204n       
+ xi157.n1809__sbuf_out =   1.8000        
+ xi157.n180__net1 =  12.8274n       
+ xi157.n180__net17 =   1.8000        
+ xi157.n180__sbuf_out =   1.8000        
+ xi157.n180__vddio1 =   1.8000        
+ xi157.n180__vss1 =   6.3328n       
+ xi157.n1810__net1 =  13.0204n       
+ xi157.n1811__net1 =  13.0199n       
+ xi157.n1811__sbuf_out =   1.8000        
+ xi157.n1812__net1 =  13.0213n       
+ xi157.n1813__net1 =  13.0174n       
+ xi157.n1813__sbuf_out =   1.8000        
+ xi157.n1814__net1 =  13.0165n       
+ xi157.n1815__net1 =  13.0160n       
+ xi157.n1815__sbuf_out =   1.8000        
+ xi157.n1816__net1 =  13.0165n       
+ xi157.n1817__net1 =  13.0133n       
+ xi157.n1817__sbuf_out =   1.8000        
+ xi157.n1818__net1 =  13.0133n       
+ xi157.n1819__net1 =  13.0128n       
+ xi157.n1819__sbuf_out =   1.8000        
+ xi157.n181__net1 =  12.8196n       
+ xi157.n181__net17 =   1.8000        
+ xi157.n181__sbuf_out =   1.8000        
+ xi157.n181__vddio1 =   1.8000        
+ xi157.n181__vss1 =   6.3329n       
+ xi157.n1820__net1 =  13.0142n       
+ xi157.n1821__net1 =  13.0096n       
+ xi157.n1821__sbuf_out =   1.8000        
+ xi157.n1822__net1 =  13.0088n       
+ xi157.n1823__net1 =  13.0083n       
+ xi157.n1823__sbuf_out =   1.8000        
+ xi157.n1824__net1 =  13.0088n       
+ xi157.n1825__net1 =  13.0051n       
+ xi157.n1825__sbuf_out =   1.8000        
+ xi157.n1826__net1 =  13.0051n       
+ xi157.n1827__net1 =  13.0046n       
+ xi157.n1827__sbuf_out =   1.8000        
+ xi157.n1828__net1 =  13.0060n       
+ xi157.n1829__net1 =  13.0008n       
+ xi157.n1829__sbuf_out =   1.8000        
+ xi157.n182__net1 =  12.8196n       
+ xi157.n182__net17 =   1.8000        
+ xi157.n182__sbuf_out =   1.8000        
+ xi157.n182__vddio1 =   1.8000        
+ xi157.n182__vss1 =   6.3281n       
+ xi157.n1830__net1 =  13.0000n       
+ xi157.n1831__net1 =  12.9995n       
+ xi157.n1831__sbuf_out =   1.8000        
+ xi157.n1832__net1 =  13.0000n       
+ xi157.n1833__net1 =  12.9958n       
+ xi157.n1833__sbuf_out =   1.8000        
+ xi157.n1834__net1 =  12.9958n       
+ xi157.n1835__net1 =  12.9953n       
+ xi157.n1835__sbuf_out =   1.8000        
+ xi157.n1836__net1 =  12.9967n       
+ xi157.n1837__net1 =  12.9910n       
+ xi157.n1837__sbuf_out =   1.8000        
+ xi157.n1838__net1 =  12.9901n       
+ xi157.n1839__net1 =  12.9896n       
+ xi157.n1839__sbuf_out =   1.8000        
+ xi157.n183__net1 =  12.8191n       
+ xi157.n183__net17 =   1.8000        
+ xi157.n183__sbuf_out =   1.8000        
+ xi157.n183__vddio1 =   1.8000        
+ xi157.n183__vss1 =   6.3282n       
+ xi157.n1840__net1 =  12.9901n       
+ xi157.n1841__net1 =  12.9855n       
+ xi157.n1841__sbuf_out =   1.8000        
+ xi157.n1842__net1 =  12.9855n       
+ xi157.n1843__net1 =  12.9850n       
+ xi157.n1843__sbuf_out =   1.8000        
+ xi157.n1844__net1 =  12.9864n       
+ xi157.n1845__net1 =  12.9801n       
+ xi157.n1845__sbuf_out =   1.8000        
+ xi157.n1846__net1 =  12.9792n       
+ xi157.n1847__net1 =  12.9787n       
+ xi157.n1847__sbuf_out =   1.8000        
+ xi157.n1848__net1 =  12.9792n       
+ xi157.n1849__net1 =  12.9466n       
+ xi157.n1849__sbuf_out =   1.8000        
+ xi157.n184__net1 =  12.8204n       
+ xi157.n184__net17 =   1.8000        
+ xi157.n184__sbuf_out =   1.8000        
+ xi157.n184__vddio1 =   1.8000        
+ xi157.n184__vss1 =   6.3223n       
+ xi157.n1850__net1 =  12.9471n       
+ xi157.n1851__net1 =  12.9480n       
+ xi157.n1851__sbuf_out =   1.8000        
+ xi157.n1852__net1 =  12.9471n       
+ xi157.n1853__net1 =  12.9397n       
+ xi157.n1853__sbuf_out =   1.8000        
+ xi157.n1854__net1 =  12.9402n       
+ xi157.n1855__net1 =  12.9402n       
+ xi157.n1855__sbuf_out =   1.8000        
+ xi157.n1856__net1 =  12.9411n       
+ xi157.n1857__net1 =  12.9342n       
+ xi157.n1857__sbuf_out =   1.8000        
+ xi157.n1858__net1 =  12.9346n       
+ xi157.n1859__net1 =  12.9355n       
+ xi157.n1859__sbuf_out =   1.8000        
+ xi157.n185__net1 =  12.8099n       
+ xi157.n185__net17 =   1.8000        
+ xi157.n185__sbuf_out =   1.8000        
+ xi157.n185__vddio1 =   1.8000        
+ xi157.n185__vss1 =   6.3224n       
+ xi157.n1860__net1 =  12.9346n       
+ xi157.n1861__net1 =  12.9266n       
+ xi157.n1861__sbuf_out =   1.8000        
+ xi157.n1862__net1 =  12.9271n       
+ xi157.n1863__net1 =  12.9271n       
+ xi157.n1863__sbuf_out =   1.8000        
+ xi157.n1864__net1 =  12.9280n       
+ xi157.n1865__net1 =  12.9206n       
+ xi157.n1865__sbuf_out =   1.8000        
+ xi157.n1866__net1 =  12.9211n       
+ xi157.n1867__net1 =  12.9220n       
+ xi157.n1867__sbuf_out =   1.8000        
+ xi157.n1868__net1 =  12.9211n       
+ xi157.n1869__net1 =  12.9125n       
+ xi157.n1869__sbuf_out =   1.8000        
+ xi157.n186__net1 =  12.8090n       
+ xi157.n186__net17 =   1.8000        
+ xi157.n186__sbuf_out =   1.8000        
+ xi157.n186__vddio1 =   1.8000        
+ xi157.n186__vss1 =   6.3146n       
+ xi157.n1870__net1 =  12.9130n       
+ xi157.n1871__net1 =  12.9130n       
+ xi157.n1871__sbuf_out =   1.8000        
+ xi157.n1872__net1 =  12.9139n       
+ xi157.n1873__net1 =  12.9060n       
+ xi157.n1873__sbuf_out =   1.8000        
+ xi157.n1874__net1 =  12.9065n       
+ xi157.n1875__net1 =  12.9074n       
+ xi157.n1875__sbuf_out =   1.8000        
+ xi157.n1876__net1 =  12.9065n       
+ xi157.n1877__net1 =  12.8973n       
+ xi157.n1877__sbuf_out =   1.8000        
+ xi157.n1878__net1 =  12.8978n       
+ xi157.n1879__net1 =  12.8978n       
+ xi157.n1879__sbuf_out =   1.8000        
+ xi157.n187__net1 =  12.8085n       
+ xi157.n187__net17 =   1.8000        
+ xi157.n187__sbuf_out =   1.8000        
+ xi157.n187__vddio1 =   1.8000        
+ xi157.n187__vss1 =   6.3146n       
+ xi157.n1880__net1 =  12.8987n       
+ xi157.n1881__net1 =  12.8904n       
+ xi157.n1881__sbuf_out =   1.8000        
+ xi157.n1882__net1 =  12.8909n       
+ xi157.n1883__net1 =  12.8917n       
+ xi157.n1883__sbuf_out =   1.8000        
+ xi157.n1884__net1 =  12.8909n       
+ xi157.n1885__net1 =  12.8810n       
+ xi157.n1885__sbuf_out =   1.8000        
+ xi157.n1886__net1 =  12.8815n       
+ xi157.n1887__net1 =  12.8815n       
+ xi157.n1887__sbuf_out =   1.8000        
+ xi157.n1888__net1 =  12.8824n       
+ xi157.n1889__net1 =  12.8736n       
+ xi157.n1889__sbuf_out =   1.8000        
+ xi157.n188__net1 =  12.8090n       
+ xi157.n188__net17 =   1.8000        
+ xi157.n188__sbuf_out =   1.8000        
+ xi157.n188__vddio1 =   1.8000        
+ xi157.n188__vss1 =   6.3039n       
+ xi157.n1890__net1 =  12.8741n       
+ xi157.n1891__net1 =  12.8750n       
+ xi157.n1891__sbuf_out =   1.8000        
+ xi157.n1892__net1 =  12.8741n       
+ xi157.n1893__net1 =  13.0529n       
+ xi157.n1893__sbuf_out =   1.8000        
+ xi157.n1894__net1 =  13.0534n       
+ xi157.n1895__net1 =  13.0543n       
+ xi157.n1895__sbuf_out =   1.8000        
+ xi157.n1896__net1 =  13.0534n       
+ xi157.n1897__net1 =  13.0526n       
+ xi157.n1897__sbuf_out =   1.8000        
+ xi157.n1898__net1 =  13.0531n       
+ xi157.n1899__net1 =  13.0531n       
+ xi157.n1899__sbuf_out =   1.8000        
+ xi157.n189__net1 =  12.8007n       
+ xi157.n189__net17 =   1.8000        
+ xi157.n189__sbuf_out =   1.8000        
+ xi157.n189__vddio1 =   1.8000        
+ xi157.n189__vss1 =   6.3040n       
+ xi157.n18__net1 =  12.7895n       
+ xi157.n18__net17 =   1.8000        
+ xi157.n18__net3 =   1.8000        
+ xi157.n18__net7 =   7.3624n       
+ xi157.n18__sbuf_out =   1.8000        
+ xi157.n18__vddio1 =   1.8000        
+ xi157.n18__vss1 =   1.2953n       
+ xi157.n1900__net1 =  13.0540n       
+ xi157.n1901__net1 =  13.0521n       
+ xi157.n1901__sbuf_out =   1.8000        
+ xi157.n1902__net1 =  13.0526n       
+ xi157.n1903__net1 =  13.0535n       
+ xi157.n1903__sbuf_out =   1.8000        
+ xi157.n1904__net1 =  13.0526n       
+ xi157.n1905__net1 =  13.0512n       
+ xi157.n1905__sbuf_out =   1.8000        
+ xi157.n1906__net1 =  13.0517n       
+ xi157.n1907__net1 =  13.0517n       
+ xi157.n1907__sbuf_out =   1.8000        
+ xi157.n1908__net1 =  13.0526n       
+ xi157.n1909__net1 =  13.0503n       
+ xi157.n1909__sbuf_out =   1.8000        
+ xi157.n190__net1 =  12.8007n       
+ xi157.n190__net17 =   1.8000        
+ xi157.n190__sbuf_out =   1.8000        
+ xi157.n190__vddio1 =   1.8000        
+ xi157.n190__vss1 =   6.2900n       
+ xi157.n1910__net1 =  13.0508n       
+ xi157.n1911__net1 =  13.0517n       
+ xi157.n1911__sbuf_out =   1.8000        
+ xi157.n1912__net1 =  13.0508n       
+ xi157.n1913__net1 =  13.0488n       
+ xi157.n1913__sbuf_out =   1.8000        
+ xi157.n1914__net1 =  13.0493n       
+ xi157.n1915__net1 =  13.0493n       
+ xi157.n1915__sbuf_out =   1.8000        
+ xi157.n1916__net1 =  13.0502n       
+ xi157.n1917__net1 =  13.0474n       
+ xi157.n1917__sbuf_out =   1.8000        
+ xi157.n1918__net1 =  13.0479n       
+ xi157.n1919__net1 =  13.0488n       
+ xi157.n1919__sbuf_out =   1.8000        
+ xi157.n191__net1 =  12.8002n       
+ xi157.n191__net17 =   1.8000        
+ xi157.n191__sbuf_out =   1.8000        
+ xi157.n191__vddio1 =   1.8000        
+ xi157.n191__vss1 =   6.2900n       
+ xi157.n1920__net1 =  13.0479n       
+ xi157.n1921__net1 =  13.0453n       
+ xi157.n1921__sbuf_out =   1.8000        
+ xi157.n1922__net1 =  13.0458n       
+ xi157.n1923__net1 =  13.0458n       
+ xi157.n1923__sbuf_out =   1.8000        
+ xi157.n1924__net1 =  13.0467n       
+ xi157.n1925__net1 =  13.0435n       
+ xi157.n1925__sbuf_out =   1.8000        
+ xi157.n1926__net1 =  13.0440n       
+ xi157.n1927__net1 =  13.0448n       
+ xi157.n1927__sbuf_out =   1.8000        
+ xi157.n1928__net1 =  13.0440n       
+ xi157.n1929__net1 =  13.0408n       
+ xi157.n1929__sbuf_out =   1.8000        
+ xi157.n192__net1 =  12.8016n       
+ xi157.n192__net17 =   1.8000        
+ xi157.n192__sbuf_out =   1.8000        
+ xi157.n192__vddio1 =   1.8000        
+ xi157.n192__vss1 =   6.2719n       
+ xi157.n1930__net1 =  13.0412n       
+ xi157.n1931__net1 =  13.0413n       
+ xi157.n1931__sbuf_out =   1.8000        
+ xi157.n1932__net1 =  13.0421n       
+ xi157.n1933__net1 =  13.0385n       
+ xi157.n1933__sbuf_out =   1.8000        
+ xi157.n1934__net1 =  13.0389n       
+ xi157.n1935__net1 =  13.0398n       
+ xi157.n1935__sbuf_out =   1.8000        
+ xi157.n1936__net1 =  13.0389n       
+ xi157.n1937__net1 =  12.8285n       
+ xi157.n1937__sbuf_out =   1.8000        
+ xi157.n1938__net1 =  12.8276n       
+ xi157.n1939__net1 =  12.8272n       
+ xi157.n1939__sbuf_out =   1.8000        
+ xi157.n193__net1 =  12.7904n       
+ xi157.n193__net17 =   1.8000        
+ xi157.n193__sbuf_out =   1.8000        
+ xi157.n193__vddio1 =   1.8000        
+ xi157.n193__vss1 =   6.2719n       
+ xi157.n1940__net1 =  12.8276n       
+ xi157.n1941__net1 =  12.8197n       
+ xi157.n1941__sbuf_out =   1.8000        
+ xi157.n1942__net1 =  12.8197n       
+ xi157.n1943__net1 =  12.8193n       
+ xi157.n1943__sbuf_out =   1.8000        
+ xi157.n1944__net1 =  12.8206n       
+ xi157.n1945__net1 =  12.8101n       
+ xi157.n1945__sbuf_out =   1.8000        
+ xi157.n1946__net1 =  12.8092n       
+ xi157.n1947__net1 =  12.8087n       
+ xi157.n1947__sbuf_out =   1.8000        
+ xi157.n1948__net1 =  12.8092n       
+ xi157.n1949__net1 =  12.8009n       
+ xi157.n1949__sbuf_out =   1.8000        
+ xi157.n194__net1 =  12.7895n       
+ xi157.n194__net17 =   1.8000        
+ xi157.n194__sbuf_out =   1.8000        
+ xi157.n194__vddio1 =   1.8000        
+ xi157.n194__vss1 =   6.1520n       
+ xi157.n1950__net1 =  12.8009n       
+ xi157.n1951__net1 =  12.8004n       
+ xi157.n1951__sbuf_out =   1.8000        
+ xi157.n1952__net1 =  12.8018n       
+ xi157.n1953__net1 =  12.7906n       
+ xi157.n1953__sbuf_out =   1.8000        
+ xi157.n1954__net1 =  12.7897n       
+ xi157.n1955__net1 =  12.7893n       
+ xi157.n1955__sbuf_out =   1.8000        
+ xi157.n1956__net1 =  12.7897n       
+ xi157.n1957__net1 =  12.7810n       
+ xi157.n1957__sbuf_out =   1.8000        
+ xi157.n1958__net1 =  12.7810n       
+ xi157.n1959__net1 =  12.7805n       
+ xi157.n1959__sbuf_out =   1.8000        
+ xi157.n195__net1 =  12.7891n       
+ xi157.n195__net17 =   1.8000        
+ xi157.n195__sbuf_out =   1.8000        
+ xi157.n195__vddio1 =   1.8000        
+ xi157.n195__vss1 =   6.1521n       
+ xi157.n1960__net1 =  12.7819n       
+ xi157.n1961__net1 =  12.7702n       
+ xi157.n1961__sbuf_out =   1.8000        
+ xi157.n1962__net1 =  12.7693n       
+ xi157.n1963__net1 =  12.7688n       
+ xi157.n1963__sbuf_out =   1.8000        
+ xi157.n1964__net1 =  12.7693n       
+ xi157.n1965__net1 =  12.7702n       
+ xi157.n1965__sbuf_out =   1.8000        
+ xi157.n1966__net1 =  12.7702n       
+ xi157.n1967__net1 =  12.7697n       
+ xi157.n1967__sbuf_out =   1.8000        
+ xi157.n1968__net1 =  12.7711n       
+ xi157.n1969__net1 =  12.7720n       
+ xi157.n1969__sbuf_out =   1.8000        
+ xi157.n196__net1 =  12.7895n       
+ xi157.n196__net17 =   1.8000        
+ xi157.n196__sbuf_out =   1.8000        
+ xi157.n196__vddio1 =   1.8000        
+ xi157.n196__vss1 =   6.3899n       
+ xi157.n1970__net1 =  12.7711n       
+ xi157.n1971__net1 =  12.7706n       
+ xi157.n1971__sbuf_out =   1.8000        
+ xi157.n1972__net1 =  12.7711n       
+ xi157.n1973__net1 =  12.7716n       
+ xi157.n1973__sbuf_out =   1.8000        
+ xi157.n1974__net1 =  12.7716n       
+ xi157.n1975__net1 =  12.7711n       
+ xi157.n1975__sbuf_out =   1.8000        
+ xi157.n1976__net1 =  12.7725n       
+ xi157.n1977__net1 =  12.7728n       
+ xi157.n1977__sbuf_out =   1.8000        
+ xi157.n1978__net1 =  12.7719n       
+ xi157.n1979__net1 =  12.7714n       
+ xi157.n1979__sbuf_out =   1.8000        
+ xi157.n197__net1 =  12.7808n       
+ xi157.n197__net17 =   1.8000        
+ xi157.n197__sbuf_out =   1.8000        
+ xi157.n197__vss1 =   6.4149n       
+ xi157.n1980__net1 =  12.7719n       
+ xi157.n1981__net1 =  13.0241n       
+ xi157.n1981__sbuf_out =   1.8000        
+ xi157.n1982__net1 =  13.0232n       
+ xi157.n1983__net1 =  13.0227n       
+ xi157.n1983__sbuf_out =   1.8000        
+ xi157.n1984__net1 =  13.0232n       
+ xi157.n1985__net1 =  13.0204n       
+ xi157.n1985__sbuf_out =   1.8000        
+ xi157.n1986__net1 =  13.0204n       
+ xi157.n1987__net1 =  13.0199n       
+ xi157.n1987__sbuf_out =   1.8000        
+ xi157.n1988__net1 =  13.0213n       
+ xi157.n1989__net1 =  13.0174n       
+ xi157.n1989__sbuf_out =   1.8000        
+ xi157.n198__net1 =  12.7808n       
+ xi157.n198__net17 =   1.8000        
+ xi157.n198__sbuf_out =   1.8000        
+ xi157.n198__vddio1 =   1.8000        
+ xi157.n198__vss1 =   6.4127n       
+ xi157.n1990__net1 =  13.0165n       
+ xi157.n1991__net1 =  13.0160n       
+ xi157.n1991__sbuf_out =   1.8000        
+ xi157.n1992__net1 =  13.0165n       
+ xi157.n1993__net1 =  13.0133n       
+ xi157.n1993__sbuf_out =   1.8000        
+ xi157.n1994__net1 =  13.0133n       
+ xi157.n1995__net1 =  13.0128n       
+ xi157.n1995__sbuf_out =   1.8000        
+ xi157.n1996__net1 =  13.0142n       
+ xi157.n1997__net1 =  13.0097n       
+ xi157.n1997__sbuf_out =   1.8000        
+ xi157.n1998__net1 =  13.0088n       
+ xi157.n1999__net1 =  13.0083n       
+ xi157.n1999__sbuf_out =   1.8000        
+ xi157.n199__net1 =  12.7803n       
+ xi157.n199__net17 =   1.8000        
+ xi157.n199__sbuf_out =   1.8000        
+ xi157.n199__vddio1 =   1.8000        
+ xi157.n199__vss1 =   6.4072n       
+ xi157.n19__net1 =  12.7890n       
+ xi157.n19__net17 =   1.8000        
+ xi157.n19__net3 =   1.8000        
+ xi157.n19__net7 =   7.3613n       
+ xi157.n19__sbuf_out =   1.8000        
+ xi157.n19__vddio1 =   1.8000        
+ xi157.n19__vss1 =   1.1330n       
+ xi157.n1__sbuf_in =  22.4584n       
+ xi157.n1__sbuf_out =   1.8000        
+ xi157.n1__vddio1 =   1.8000        
+ xi157.n1__vss1 =   1.5633n       
+ xi157.n2000__net1 =  13.0088n       
+ xi157.n2001__net1 =  13.0051n       
+ xi157.n2001__sbuf_out =   1.8000        
+ xi157.n2002__net1 =  13.0051n       
+ xi157.n2003__net1 =  13.0046n       
+ xi157.n2003__sbuf_out =   1.8000        
+ xi157.n2004__net1 =  13.0060n       
+ xi157.n2005__net1 =  13.0008n       
+ xi157.n2005__sbuf_out =   1.8000        
+ xi157.n2006__net1 =  13.0000n       
+ xi157.n2007__net1 =  12.9995n       
+ xi157.n2007__sbuf_out =   1.8000        
+ xi157.n2008__net1 =  13.0000n       
+ xi157.n2009__net1 =  12.9958n       
+ xi157.n2009__sbuf_out =   1.8000        
+ xi157.n200__net1 =  12.7817n       
+ xi157.n200__net17 =   1.8000        
+ xi157.n200__sbuf_out =   1.8000        
+ xi157.n200__vddio1 =   1.8000        
+ xi157.n200__vss1 =   6.4052n       
+ xi157.n2010__net1 =  12.9958n       
+ xi157.n2011__net1 =  12.9953n       
+ xi157.n2011__sbuf_out =   1.8000        
+ xi157.n2012__net1 =  12.9967n       
+ xi157.n2013__net1 =  12.9910n       
+ xi157.n2013__sbuf_out =   1.8000        
+ xi157.n2014__net1 =  12.9901n       
+ xi157.n2015__net1 =  12.9896n       
+ xi157.n2015__sbuf_out =   1.8000        
+ xi157.n2016__net1 =  12.9901n       
+ xi157.n2017__net1 =  12.9855n       
+ xi157.n2017__sbuf_out =   1.8000        
+ xi157.n2018__net1 =  12.9855n       
+ xi157.n2019__net1 =  12.9850n       
+ xi157.n2019__sbuf_out =   1.8000        
+ xi157.n201__net1 =  12.7700n       
+ xi157.n201__net17 =   1.8000        
+ xi157.n201__sbuf_out =   1.8000        
+ xi157.n201__vddio1 =   1.8000        
+ xi157.n201__vss1 =   6.3997n       
+ xi157.n2020__net1 =  12.9864n       
+ xi157.n2021__net1 =  12.9801n       
+ xi157.n2021__sbuf_out =   1.8000        
+ xi157.n2022__net1 =  12.9792n       
+ xi157.n2023__net1 =  12.9787n       
+ xi157.n2023__sbuf_out =   1.8000        
+ xi157.n2024__net1 =  12.9792n       
+ xi157.n2025__net1 =  12.9466n       
+ xi157.n2025__sbuf_out =   1.8000        
+ xi157.n2026__net1 =  12.9471n       
+ xi157.n2027__net1 =  12.9480n       
+ xi157.n2027__sbuf_out =   1.8000        
+ xi157.n2028__net1 =  12.9471n       
+ xi157.n2029__net1 =  12.9397n       
+ xi157.n2029__sbuf_out =   1.8000        
+ xi157.n202__net1 =  12.7691n       
+ xi157.n202__net17 =   1.8000        
+ xi157.n202__sbuf_out =   1.8000        
+ xi157.n202__vddio1 =   1.8000        
+ xi157.n202__vss1 =   6.3893n       
+ xi157.n2030__net1 =  12.9402n       
+ xi157.n2031__net1 =  12.9402n       
+ xi157.n2031__sbuf_out =   1.8000        
+ xi157.n2032__net1 =  12.9411n       
+ xi157.n2033__net1 =  12.9341n       
+ xi157.n2033__sbuf_out =   1.8000        
+ xi157.n2034__net1 =  12.9346n       
+ xi157.n2035__net1 =  12.9355n       
+ xi157.n2035__sbuf_out =   1.8000        
+ xi157.n2036__net1 =  12.9346n       
+ xi157.n2037__net1 =  12.9266n       
+ xi157.n2037__sbuf_out =   1.8000        
+ xi157.n2038__net1 =  12.9271n       
+ xi157.n2039__net1 =  12.9271n       
+ xi157.n2039__sbuf_out =   1.8000        
+ xi157.n203__net1 =  12.7686n       
+ xi157.n203__net17 =   1.8000        
+ xi157.n203__sbuf_out =   1.8000        
+ xi157.n203__vddio1 =   1.8000        
+ xi157.n203__vss1 =   6.3757n       
+ xi157.n2040__net1 =  12.9280n       
+ xi157.n2041__net1 =  12.9206n       
+ xi157.n2041__sbuf_out =   1.8000        
+ xi157.n2042__net1 =  12.9211n       
+ xi157.n2043__net1 =  12.9220n       
+ xi157.n2043__sbuf_out =   1.8000        
+ xi157.n2044__net1 =  12.9211n       
+ xi157.n2045__net1 =  12.9125n       
+ xi157.n2045__sbuf_out =   1.8000        
+ xi157.n2046__net1 =  12.9130n       
+ xi157.n2047__net1 =  12.9130n       
+ xi157.n2047__sbuf_out =   1.8000        
+ xi157.n2048__net1 =  12.9139n       
+ xi157.n2049__net1 =  12.9060n       
+ xi157.n2049__sbuf_out =   1.8000        
+ xi157.n204__net1 =  12.7691n       
+ xi157.n204__net17 =   1.8000        
+ xi157.n204__sbuf_out =   1.8000        
+ xi157.n204__vddio1 =   1.8000        
+ xi157.n204__vss1 =   6.3646n       
+ xi157.n2050__net1 =  12.9065n       
+ xi157.n2051__net1 =  12.9074n       
+ xi157.n2051__sbuf_out =   1.8000        
+ xi157.n2052__net1 =  12.9065n       
+ xi157.n2053__net1 =  12.8973n       
+ xi157.n2053__sbuf_out =   1.8000        
+ xi157.n2054__net1 =  12.8978n       
+ xi157.n2055__net1 =  12.8978n       
+ xi157.n2055__sbuf_out =   1.8000        
+ xi157.n2056__net1 =  12.8987n       
+ xi157.n2057__net1 =  12.8903n       
+ xi157.n2057__sbuf_out =   1.8000        
+ xi157.n2058__net1 =  12.8908n       
+ xi157.n2059__net1 =  12.8917n       
+ xi157.n2059__sbuf_out =   1.8000        
+ xi157.n205__net1 =  12.7700n       
+ xi157.n205__net17 =   1.8000        
+ xi157.n205__sbuf_out =   1.8000        
+ xi157.n205__vddio1 =   1.8000        
+ xi157.n205__vss1 =   6.3579n       
+ xi157.n2060__net1 =  12.8908n       
+ xi157.n2061__net1 =  12.8810n       
+ xi157.n2061__sbuf_out =   1.8000        
+ xi157.n2062__net1 =  12.8815n       
+ xi157.n2063__net1 =  12.8815n       
+ xi157.n2063__sbuf_out =   1.8000        
+ xi157.n2064__net1 =  12.8824n       
+ xi157.n2065__net1 =  12.8736n       
+ xi157.n2065__sbuf_out =   1.8000        
+ xi157.n2066__net1 =  12.8741n       
+ xi157.n2067__net1 =  12.8750n       
+ xi157.n2067__sbuf_out =   1.8000        
+ xi157.n2068__net1 =  12.8741n       
+ xi157.n2069__net1 =  13.0529n       
+ xi157.n2069__sbuf_out =   1.8000        
+ xi157.n206__net1 =  12.7700n       
+ xi157.n206__net17 =   1.8000        
+ xi157.n206__sbuf_out =   1.8000        
+ xi157.n206__vddio1 =   1.8000        
+ xi157.n206__vss1 =   6.3354n       
+ xi157.n2070__net1 =  13.0533n       
+ xi157.n2071__net1 =  13.0542n       
+ xi157.n2071__sbuf_out =   1.8000        
+ xi157.n2072__net1 =  13.0533n       
+ xi157.n2073__net1 =  13.0526n       
+ xi157.n2073__sbuf_out =   1.8000        
+ xi157.n2074__net1 =  13.0530n       
+ xi157.n2075__net1 =  13.0530n       
+ xi157.n2075__sbuf_out =   1.8000        
+ xi157.n2076__net1 =  13.0539n       
+ xi157.n2077__net1 =  13.0521n       
+ xi157.n2077__sbuf_out =   1.8000        
+ xi157.n2078__net1 =  13.0526n       
+ xi157.n2079__net1 =  13.0535n       
+ xi157.n2079__sbuf_out =   1.8000        
+ xi157.n207__net1 =  12.7695n       
+ xi157.n207__net17 =   1.8000        
+ xi157.n207__sbuf_out =   1.8000        
+ xi157.n207__vddio1 =   1.8000        
+ xi157.n207__vss1 =   6.2913n       
+ xi157.n2080__net1 =  13.0526n       
+ xi157.n2081__net1 =  13.0512n       
+ xi157.n2081__sbuf_out =   1.8000        
+ xi157.n2082__net1 =  13.0517n       
+ xi157.n2083__net1 =  13.0517n       
+ xi157.n2083__sbuf_out =   1.8000        
+ xi157.n2084__net1 =  13.0526n       
+ xi157.n2085__net1 =  13.0503n       
+ xi157.n2085__sbuf_out =   1.8000        
+ xi157.n2086__net1 =  13.0508n       
+ xi157.n2087__net1 =  13.0516n       
+ xi157.n2087__sbuf_out =   1.8000        
+ xi157.n2088__net1 =  13.0508n       
+ xi157.n2089__net1 =  13.0488n       
+ xi157.n2089__sbuf_out =   1.8000        
+ xi157.n208__net1 =  12.7709n       
+ xi157.n208__net17 =   1.8000        
+ xi157.n208__sbuf_out =   1.8000        
+ xi157.n208__vddio1 =   1.8000        
+ xi157.n208__vss1 =   6.6040n       
+ xi157.n2090__net1 =  13.0493n       
+ xi157.n2091__net1 =  13.0493n       
+ xi157.n2091__sbuf_out =   1.8000        
+ xi157.n2092__net1 =  13.0502n       
+ xi157.n2093__net1 =  13.0474n       
+ xi157.n2093__sbuf_out =   1.8000        
+ xi157.n2094__net1 =  13.0479n       
+ xi157.n2095__net1 =  13.0488n       
+ xi157.n2095__sbuf_out =   1.8000        
+ xi157.n2096__net1 =  13.0479n       
+ xi157.n2097__net1 =  13.0453n       
+ xi157.n2097__sbuf_out =   1.8000        
+ xi157.n2098__net1 =  13.0458n       
+ xi157.n2099__net1 =  13.0458n       
+ xi157.n2099__sbuf_out =   1.8000        
+ xi157.n209__net1 =  12.7718n       
+ xi157.n209__net17 =   1.8000        
+ xi157.n209__sbuf_out =   1.8000        
+ xi157.n209__vddio1 =   1.8000        
+ xi157.n209__vss1 =   6.6040n       
+ xi157.n20__net1 =  12.7895n       
+ xi157.n20__net17 =   1.8000        
+ xi157.n20__net3 =   1.8000        
+ xi157.n20__net7 =   7.3605n       
+ xi157.n20__sbuf_out =   1.8000        
+ xi157.n20__vddio1 =   1.8000        
+ xi157.n20__vss1 = 969.1858p       
+ xi157.n2100__net1 =  13.0467n       
+ xi157.n2101__net1 =  13.0434n       
+ xi157.n2101__sbuf_out =   1.8000        
+ xi157.n2102__net1 =  13.0439n       
+ xi157.n2103__net1 =  13.0448n       
+ xi157.n2103__sbuf_out =   1.8000        
+ xi157.n2104__net1 =  13.0439n       
+ xi157.n2105__net1 =  13.0407n       
+ xi157.n2105__sbuf_out =   1.8000        
+ xi157.n2106__net1 =  13.0412n       
+ xi157.n2107__net1 =  13.0412n       
+ xi157.n2107__sbuf_out =   1.8000        
+ xi157.n2108__net1 =  13.0421n       
+ xi157.n2109__net1 =  13.0384n       
+ xi157.n2109__sbuf_out =   1.8000        
+ xi157.n210__net1 =  12.7709n       
+ xi157.n210__net17 =   1.8000        
+ xi157.n210__sbuf_out =   1.8000        
+ xi157.n210__vddio1 =   1.8000        
+ xi157.n210__vss1 =   6.5995n       
+ xi157.n2110__net1 =  13.0389n       
+ xi157.n2111__net1 =  13.0398n       
+ xi157.n2111__sbuf_out =   1.8000        
+ xi157.n2112__net1 =  13.0389n       
+ xi157.n2113__net1 =  12.8285n       
+ xi157.n2113__sbuf_out =   1.8000        
+ xi157.n2114__net1 =  12.8276n       
+ xi157.n2115__net1 =  12.8272n       
+ xi157.n2115__sbuf_out =   1.8000        
+ xi157.n2116__net1 =  12.8276n       
+ xi157.n2117__net1 =  12.8198n       
+ xi157.n2117__sbuf_out =   1.8000        
+ xi157.n2118__net1 =  12.8198n       
+ xi157.n2119__net1 =  12.8193n       
+ xi157.n2119__sbuf_out =   1.8000        
+ xi157.n211__net1 =  12.7704n       
+ xi157.n211__net17 =   1.8000        
+ xi157.n211__sbuf_out =   1.8000        
+ xi157.n211__vddio1 =   1.8000        
+ xi157.n211__vss1 =   6.5995n       
+ xi157.n2120__net1 =  12.8206n       
+ xi157.n2121__net1 =  12.8101n       
+ xi157.n2121__sbuf_out =   1.8000        
+ xi157.n2122__net1 =  12.8092n       
+ xi157.n2123__net1 =  12.8087n       
+ xi157.n2123__sbuf_out =   1.8000        
+ xi157.n2124__net1 =  12.8092n       
+ xi157.n2125__net1 =  12.8009n       
+ xi157.n2125__sbuf_out =   1.8000        
+ xi157.n2126__net1 =  12.8009n       
+ xi157.n2127__net1 =  12.8004n       
+ xi157.n2127__sbuf_out =   1.8000        
+ xi157.n2128__net1 =  12.8018n       
+ xi157.n2129__net1 =  12.7906n       
+ xi157.n2129__sbuf_out =   1.8000        
+ xi157.n212__net1 =  12.7709n       
+ xi157.n212__net17 =   1.8000        
+ xi157.n212__sbuf_out =   1.8000        
+ xi157.n212__vddio1 =   1.8000        
+ xi157.n212__vss1 =   6.5940n       
+ xi157.n2130__net1 =  12.7897n       
+ xi157.n2131__net1 =  12.7893n       
+ xi157.n2131__sbuf_out =   1.8000        
+ xi157.n2132__net1 =  12.7897n       
+ xi157.n2133__net1 =  12.7810n       
+ xi157.n2133__sbuf_out =   1.8000        
+ xi157.n2134__net1 =  12.7810n       
+ xi157.n2135__net1 =  12.7805n       
+ xi157.n2135__sbuf_out =   1.8000        
+ xi157.n2136__net1 =  12.7819n       
+ xi157.n2137__net1 =  12.7702n       
+ xi157.n2137__sbuf_out =   1.8000        
+ xi157.n2138__net1 =  12.7693n       
+ xi157.n2139__net1 =  12.7688n       
+ xi157.n2139__sbuf_out =   1.8000        
+ xi157.n213__net1 =  12.7714n       
+ xi157.n213__net17 =   1.8000        
+ xi157.n213__sbuf_out =   1.8000        
+ xi157.n213__vddio1 =   1.8000        
+ xi157.n213__vss1 =   6.5940n       
+ xi157.n2140__net1 =  12.7693n       
+ xi157.n2141__net1 =  12.7702n       
+ xi157.n2141__sbuf_out =   1.8000        
+ xi157.n2142__net1 =  12.7702n       
+ xi157.n2143__net1 =  12.7697n       
+ xi157.n2143__sbuf_out =   1.8000        
+ xi157.n2144__net1 =  12.7711n       
+ xi157.n2145__net1 =  12.7720n       
+ xi157.n2145__sbuf_out =   1.8000        
+ xi157.n2146__net1 =  12.7711n       
+ xi157.n2147__net1 =  12.7706n       
+ xi157.n2147__sbuf_out =   1.8000        
+ xi157.n2148__net1 =  12.7711n       
+ xi157.n2149__net1 =  12.7716n       
+ xi157.n2149__sbuf_out =   1.8000        
+ xi157.n214__net1 =  12.7714n       
+ xi157.n214__net17 =   1.8000        
+ xi157.n214__sbuf_out =   1.8000        
+ xi157.n214__vddio1 =   1.8000        
+ xi157.n214__vss1 =   6.5866n       
+ xi157.n2150__net1 =  12.7716n       
+ xi157.n2151__net1 =  12.7711n       
+ xi157.n2151__sbuf_out =   1.8000        
+ xi157.n2152__net1 =  12.7725n       
+ xi157.n2153__net1 =  12.7728n       
+ xi157.n2153__sbuf_out =   1.8000        
+ xi157.n2154__net1 =  12.7719n       
+ xi157.n2155__net1 =  12.7714n       
+ xi157.n2155__sbuf_out =   1.8000        
+ xi157.n2156__net1 =  12.7719n       
+ xi157.n2157__net1 =  13.0241n       
+ xi157.n2157__sbuf_out =   1.8000        
+ xi157.n2158__net1 =  13.0232n       
+ xi157.n2159__net1 =  13.0227n       
+ xi157.n2159__sbuf_out =   1.8000        
+ xi157.n215__net1 =  12.7709n       
+ xi157.n215__net17 =   1.8000        
+ xi157.n215__sbuf_out =   1.8000        
+ xi157.n215__vddio1 =   1.8000        
+ xi157.n215__vss1 =   6.5866n       
+ xi157.n2160__net1 =  13.0232n       
+ xi157.n2161__net1 =  13.0204n       
+ xi157.n2161__sbuf_out =   1.8000        
+ xi157.n2162__net1 =  13.0204n       
+ xi157.n2163__net1 =  13.0199n       
+ xi157.n2163__sbuf_out =   1.8000        
+ xi157.n2164__net1 =  13.0213n       
+ xi157.n2165__net1 =  13.0174n       
+ xi157.n2165__sbuf_out =   1.8000        
+ xi157.n2166__net1 =  13.0165n       
+ xi157.n2167__net1 =  13.0160n       
+ xi157.n2167__sbuf_out =   1.8000        
+ xi157.n2168__net1 =  13.0165n       
+ xi157.n2169__net1 =  13.0133n       
+ xi157.n2169__sbuf_out =   1.8000        
+ xi157.n216__net1 =  12.7723n       
+ xi157.n216__net17 =   1.8000        
+ xi157.n216__sbuf_out =   1.8000        
+ xi157.n216__vddio1 =   1.8000        
+ xi157.n216__vss1 =   6.5764n       
+ xi157.n2170__net1 =  13.0133n       
+ xi157.n2171__net1 =  13.0128n       
+ xi157.n2171__sbuf_out =   1.8000        
+ xi157.n2172__net1 =  13.0142n       
+ xi157.n2173__net1 =  13.0097n       
+ xi157.n2173__sbuf_out =   1.8000        
+ xi157.n2174__net1 =  13.0088n       
+ xi157.n2175__net1 =  13.0083n       
+ xi157.n2175__sbuf_out =   1.8000        
+ xi157.n2176__net1 =  13.0088n       
+ xi157.n2177__net1 =  13.0051n       
+ xi157.n2177__sbuf_out =   1.8000        
+ xi157.n2178__net1 =  13.0051n       
+ xi157.n2179__net1 =  13.0046n       
+ xi157.n2179__sbuf_out =   1.8000        
+ xi157.n217__net1 =  12.7726n       
+ xi157.n217__net17 =   1.8000        
+ xi157.n217__sbuf_out =   1.8000        
+ xi157.n217__vddio1 =   1.8000        
+ xi157.n217__vss1 =   6.5764n       
+ xi157.n2180__net1 =  13.0060n       
+ xi157.n2181__net1 =  13.0009n       
+ xi157.n2181__sbuf_out =   1.8000        
+ xi157.n2182__net1 =  13.0000n       
+ xi157.n2183__net1 =  12.9995n       
+ xi157.n2183__sbuf_out =   1.8000        
+ xi157.n2184__net1 =  13.0000n       
+ xi157.n2185__net1 =  12.9958n       
+ xi157.n2185__sbuf_out =   1.8000        
+ xi157.n2186__net1 =  12.9958n       
+ xi157.n2187__net1 =  12.9953n       
+ xi157.n2187__sbuf_out =   1.8000        
+ xi157.n2188__net1 =  12.9967n       
+ xi157.n2189__net1 =  12.9910n       
+ xi157.n2189__sbuf_out =   1.8000        
+ xi157.n218__net1 =  12.7717n       
+ xi157.n218__net17 =   1.8000        
+ xi157.n218__sbuf_out =   1.8000        
+ xi157.n218__vddio1 =   1.8000        
+ xi157.n218__vss1 =   6.5631n       
+ xi157.n2190__net1 =  12.9901n       
+ xi157.n2191__net1 =  12.9896n       
+ xi157.n2191__sbuf_out =   1.8000        
+ xi157.n2192__net1 =  12.9901n       
+ xi157.n2193__net1 =  12.9855n       
+ xi157.n2193__sbuf_out =   1.8000        
+ xi157.n2194__net1 =  12.9855n       
+ xi157.n2195__net1 =  12.9850n       
+ xi157.n2195__sbuf_out =   1.8000        
+ xi157.n2196__net1 =  12.9864n       
+ xi157.n2197__net1 =  12.9801n       
+ xi157.n2197__sbuf_out =   1.8000        
+ xi157.n2198__net1 =  12.9792n       
+ xi157.n2199__net1 =  12.9787n       
+ xi157.n2199__sbuf_out =   1.8000        
+ xi157.n219__net1 =  12.7712n       
+ xi157.n219__net17 =   1.8000        
+ xi157.n219__sbuf_out =   1.8000        
+ xi157.n219__vddio1 =   1.8000        
+ xi157.n219__vss1 =   6.5631n       
+ xi157.n21__net1 =  12.7807n       
+ xi157.n21__net17 =   1.8000        
+ xi157.n21__net3 =   1.8000        
+ xi157.n21__net7 =   7.3588n       
+ xi157.n21__sbuf_out =   1.8000        
+ xi157.n21__vddio1 =   1.8000        
+ xi157.n21__vss1 = 794.4984p       
+ xi157.n2200__net1 =  12.9792n       
+ xi157.n2201__net1 =  12.9466n       
+ xi157.n2201__sbuf_out =   1.8000        
+ xi157.n2202__net1 =  12.9471n       
+ xi157.n2203__net1 =  12.9479n       
+ xi157.n2203__sbuf_out =   1.8000        
+ xi157.n2204__net1 =  12.9471n       
+ xi157.n2205__net1 =  12.9397n       
+ xi157.n2205__sbuf_out =   1.8000        
+ xi157.n2206__net1 =  12.9401n       
+ xi157.n2207__net1 =  12.9401n       
+ xi157.n2207__sbuf_out =   1.8000        
+ xi157.n2208__net1 =  12.9410n       
+ xi157.n2209__net1 =  12.9341n       
+ xi157.n2209__sbuf_out =   1.8000        
+ xi157.n220__net1 =  12.7717n       
+ xi157.n220__net17 =   1.8000        
+ xi157.n220__sbuf_out =   1.8000        
+ xi157.n220__vddio1 =   1.8000        
+ xi157.n220__vss1 =   6.5457n       
+ xi157.n2210__net1 =  12.9346n       
+ xi157.n2211__net1 =  12.9355n       
+ xi157.n2211__sbuf_out =   1.8000        
+ xi157.n2212__net1 =  12.9346n       
+ xi157.n2213__net1 =  12.9266n       
+ xi157.n2213__sbuf_out =   1.8000        
+ xi157.n2214__net1 =  12.9271n       
+ xi157.n2215__net1 =  12.9271n       
+ xi157.n2215__sbuf_out =   1.8000        
+ xi157.n2216__net1 =  12.9280n       
+ xi157.n2217__net1 =  12.9206n       
+ xi157.n2217__sbuf_out =   1.8000        
+ xi157.n2218__net1 =  12.9211n       
+ xi157.n2219__net1 =  12.9220n       
+ xi157.n2219__sbuf_out =   1.8000        
+ xi157.n221__net1 =  13.0239n       
+ xi157.n221__net17 =   1.8000        
+ xi157.n221__sbuf_out =   1.8000        
+ xi157.n221__vddio1 =   1.8000        
+ xi157.n221__vss1 =   6.5457n       
+ xi157.n2220__net1 =  12.9211n       
+ xi157.n2221__net1 =  12.9125n       
+ xi157.n2221__sbuf_out =   1.8000        
+ xi157.n2222__net1 =  12.9129n       
+ xi157.n2223__net1 =  12.9129n       
+ xi157.n2223__sbuf_out =   1.8000        
+ xi157.n2224__net1 =  12.9138n       
+ xi157.n2225__net1 =  12.9060n       
+ xi157.n2225__sbuf_out =   1.8000        
+ xi157.n2226__net1 =  12.9065n       
+ xi157.n2227__net1 =  12.9073n       
+ xi157.n2227__sbuf_out =   1.8000        
+ xi157.n2228__net1 =  12.9065n       
+ xi157.n2229__net1 =  12.8973n       
+ xi157.n2229__sbuf_out =   1.8000        
+ xi157.n222__net1 =  13.0230n       
+ xi157.n222__net17 =   1.8000        
+ xi157.n222__sbuf_out =   1.8000        
+ xi157.n222__vddio1 =   1.8000        
+ xi157.n222__vss1 =   6.4311n       
+ xi157.n2230__net1 =  12.8977n       
+ xi157.n2231__net1 =  12.8977n       
+ xi157.n2231__sbuf_out =   1.8000        
+ xi157.n2232__net1 =  12.8986n       
+ xi157.n2233__net1 =  12.8903n       
+ xi157.n2233__sbuf_out =   1.8000        
+ xi157.n2234__net1 =  12.8908n       
+ xi157.n2235__net1 =  12.8917n       
+ xi157.n2235__sbuf_out =   1.8000        
+ xi157.n2236__net1 =  12.8908n       
+ xi157.n2237__net1 =  12.8810n       
+ xi157.n2237__sbuf_out =   1.8000        
+ xi157.n2238__net1 =  12.8815n       
+ xi157.n2239__net1 =  12.8815n       
+ xi157.n2239__sbuf_out =   1.8000        
+ xi157.n223__net1 =  13.0225n       
+ xi157.n223__net17 =   1.8000        
+ xi157.n223__sbuf_out =   1.8000        
+ xi157.n223__vddio1 =   1.8000        
+ xi157.n223__vss1 =   6.4311n       
+ xi157.n2240__net1 =  12.8824n       
+ xi157.n2241__net1 =  12.8736n       
+ xi157.n2241__sbuf_out =   1.8000        
+ xi157.n2242__net1 =  12.8741n       
+ xi157.n2243__net1 =  12.8749n       
+ xi157.n2243__sbuf_out =   1.8000        
+ xi157.n2244__net1 =  12.8741n       
+ xi157.n2245__net1 =  13.0528n       
+ xi157.n2245__sbuf_out =   1.8000        
+ xi157.n2246__net1 =  13.0533n       
+ xi157.n2247__net1 =  13.0542n       
+ xi157.n2247__sbuf_out =   1.8000        
+ xi157.n2248__net1 =  13.0533n       
+ xi157.n2249__net1 =  13.0525n       
+ xi157.n2249__sbuf_out =   1.8000        
+ xi157.n224__net1 =  13.0230n       
+ xi157.n224__net17 =   1.8000        
+ xi157.n224__sbuf_out =   1.8000        
+ xi157.n224__vddio1 =   1.8000        
+ xi157.n224__vss1 =   6.4351n       
+ xi157.n2250__net1 =  13.0530n       
+ xi157.n2251__net1 =  13.0530n       
+ xi157.n2251__sbuf_out =   1.8000        
+ xi157.n2252__net1 =  13.0539n       
+ xi157.n2253__net1 =  13.0521n       
+ xi157.n2253__sbuf_out =   1.8000        
+ xi157.n2254__net1 =  13.0526n       
+ xi157.n2255__net1 =  13.0534n       
+ xi157.n2255__sbuf_out =   1.8000        
+ xi157.n2256__net1 =  13.0526n       
+ xi157.n2257__net1 =  13.0512n       
+ xi157.n2257__sbuf_out =   1.8000        
+ xi157.n2258__net1 =  13.0517n       
+ xi157.n2259__net1 =  13.0517n       
+ xi157.n2259__sbuf_out =   1.8000        
+ xi157.n225__net1 =  13.0202n       
+ xi157.n225__net17 =   1.8000        
+ xi157.n225__sbuf_out =   1.8000        
+ xi157.n225__vddio1 =   1.8000        
+ xi157.n225__vss1 =   6.4476n       
+ xi157.n2260__net1 =  13.0526n       
+ xi157.n2261__net1 =  13.0503n       
+ xi157.n2261__sbuf_out =   1.8000        
+ xi157.n2262__net1 =  13.0507n       
+ xi157.n2263__net1 =  13.0516n       
+ xi157.n2263__sbuf_out =   1.8000        
+ xi157.n2264__net1 =  13.0507n       
+ xi157.n2265__net1 =  13.0488n       
+ xi157.n2265__sbuf_out =   1.8000        
+ xi157.n2266__net1 =  13.0492n       
+ xi157.n2267__net1 =  13.0492n       
+ xi157.n2267__sbuf_out =   1.8000        
+ xi157.n2268__net1 =  13.0501n       
+ xi157.n2269__net1 =  13.0474n       
+ xi157.n2269__sbuf_out =   1.8000        
+ xi157.n226__net1 =  13.0202n       
+ xi157.n226__net17 =   1.8000        
+ xi157.n226__sbuf_out =   1.8000        
+ xi157.n226__vss1 =   6.4465n       
+ xi157.n2270__net1 =  13.0479n       
+ xi157.n2271__net1 =  13.0487n       
+ xi157.n2271__sbuf_out =   1.8000        
+ xi157.n2272__net1 =  13.0479n       
+ xi157.n2273__net1 =  13.0453n       
+ xi157.n2273__sbuf_out =   1.8000        
+ xi157.n2274__net1 =  13.0457n       
+ xi157.n2275__net1 =  13.0457n       
+ xi157.n2275__sbuf_out =   1.8000        
+ xi157.n2276__net1 =  13.0466n       
+ xi157.n2277__net1 =  13.0434n       
+ xi157.n2277__sbuf_out =   1.8000        
+ xi157.n2278__net1 =  13.0439n       
+ xi157.n2279__net1 =  13.0448n       
+ xi157.n2279__sbuf_out =   1.8000        
+ xi157.n227__net1 =  13.0197n       
+ xi157.n227__net17 =   1.8000        
+ xi157.n227__sbuf_out =   1.8000        
+ xi157.n227__vddio1 =   1.8000        
+ xi157.n227__vss1 =   6.4438n       
+ xi157.n2280__net1 =  13.0439n       
+ xi157.n2281__net1 =  13.0407n       
+ xi157.n2281__sbuf_out =   1.8000        
+ xi157.n2282__net1 =  13.0412n       
+ xi157.n2283__net1 =  13.0412n       
+ xi157.n2283__sbuf_out =   1.8000        
+ xi157.n2284__net1 =  13.0421n       
+ xi157.n2285__net1 =  13.0384n       
+ xi157.n2285__sbuf_out =   1.8000        
+ xi157.n2286__net1 =  13.0389n       
+ xi157.n2287__net1 =  13.0398n       
+ xi157.n2287__sbuf_out =   1.8000        
+ xi157.n2288__net1 =  13.0389n       
+ xi157.n2289__net1 =  12.8285n       
+ xi157.n2289__sbuf_out =   1.8000        
+ xi157.n228__net1 =  13.0211n       
+ xi157.n228__net17 =   1.8000        
+ xi157.n228__sbuf_out =   1.8000        
+ xi157.n228__vddio1 =   1.8000        
+ xi157.n228__vss1 =   6.4428n       
+ xi157.n2290__net1 =  12.8276n       
+ xi157.n2291__net1 =  12.8272n       
+ xi157.n2291__sbuf_out =   1.8000        
+ xi157.n2292__net1 =  12.8276n       
+ xi157.n2293__net1 =  12.8198n       
+ xi157.n2293__sbuf_out =   1.8000        
+ xi157.n2294__net1 =  12.8198n       
+ xi157.n2295__net1 =  12.8193n       
+ xi157.n2295__sbuf_out =   1.8000        
+ xi157.n2296__net1 =  12.8206n       
+ xi157.n2297__net1 =  12.8101n       
+ xi157.n2297__sbuf_out =   1.8000        
+ xi157.n2298__net1 =  12.8092n       
+ xi157.n2299__net1 =  12.8087n       
+ xi157.n2299__sbuf_out =   1.8000        
+ xi157.n229__net1 =  13.0172n       
+ xi157.n229__net17 =   1.8000        
+ xi157.n229__sbuf_out =   1.8000        
+ xi157.n229__vddio1 =   1.8000        
+ xi157.n229__vss1 =   6.4400n       
+ xi157.n22__net1 =  12.7807n       
+ xi157.n22__net17 =   1.8000        
+ xi157.n22__net3 =   1.8000        
+ xi157.n22__net7 =   7.3579n       
+ xi157.n22__sbuf_out =   1.8000        
+ xi157.n22__vddio1 =   1.8000        
+ xi157.n22__vss1 = 505.5946p       
+ xi157.n2300__net1 =  12.8092n       
+ xi157.n2301__net1 =  12.8009n       
+ xi157.n2301__sbuf_out =   1.8000        
+ xi157.n2302__net1 =  12.8009n       
+ xi157.n2303__net1 =  12.8004n       
+ xi157.n2303__sbuf_out =   1.8000        
+ xi157.n2304__net1 =  12.8018n       
+ xi157.n2305__net1 =  12.7906n       
+ xi157.n2305__sbuf_out =   1.8000        
+ xi157.n2306__net1 =  12.7898n       
+ xi157.n2307__net1 =  12.7893n       
+ xi157.n2307__sbuf_out =   1.8000        
+ xi157.n2308__net1 =  12.7898n       
+ xi157.n2309__net1 =  12.7810n       
+ xi157.n2309__sbuf_out =   1.8000        
+ xi157.n230__net1 =  13.0163n       
+ xi157.n230__net17 =   1.8000        
+ xi157.n230__sbuf_out =   1.8000        
+ xi157.n230__vddio1 =   1.8000        
+ xi157.n230__vss1 =   6.4349n       
+ xi157.n2310__net1 =  12.7810n       
+ xi157.n2311__net1 =  12.7805n       
+ xi157.n2311__sbuf_out =   1.8000        
+ xi157.n2312__net1 =  12.7819n       
+ xi157.n2313__net1 =  12.7702n       
+ xi157.n2313__sbuf_out =   1.8000        
+ xi157.n2314__net1 =  12.7693n       
+ xi157.n2315__net1 =  12.7688n       
+ xi157.n2315__sbuf_out =   1.8000        
+ xi157.n2316__net1 =  12.7693n       
+ xi157.n2317__net1 =  12.7702n       
+ xi157.n2317__sbuf_out =   1.8000        
+ xi157.n2318__net1 =  12.7702n       
+ xi157.n2319__net1 =  12.7697n       
+ xi157.n2319__sbuf_out =   1.8000        
+ xi157.n231__net1 =  13.0158n       
+ xi157.n231__net17 =   1.8000        
+ xi157.n231__sbuf_out =   1.8000        
+ xi157.n231__vddio1 =   1.8000        
+ xi157.n231__vss1 =   6.4281n       
+ xi157.n2320__net1 =  12.7711n       
+ xi157.n2321__net1 =  12.7720n       
+ xi157.n2321__sbuf_out =   1.8000        
+ xi157.n2322__net1 =  12.7711n       
+ xi157.n2323__net1 =  12.7706n       
+ xi157.n2323__sbuf_out =   1.8000        
+ xi157.n2324__net1 =  12.7711n       
+ xi157.n2325__net1 =  12.7716n       
+ xi157.n2325__sbuf_out =   1.8000        
+ xi157.n2326__net1 =  12.7716n       
+ xi157.n2327__net1 =  12.7711n       
+ xi157.n2327__sbuf_out =   1.8000        
+ xi157.n2328__net1 =  12.7725n       
+ xi157.n2329__net1 =  12.7728n       
+ xi157.n2329__sbuf_out =   1.8000        
+ xi157.n232__net1 =  13.0163n       
+ xi157.n232__net17 =   1.8000        
+ xi157.n232__sbuf_out =   1.8000        
+ xi157.n232__vddio1 =   1.8000        
+ xi157.n232__vss1 =   6.4225n       
+ xi157.n2330__net1 =  12.7719n       
+ xi157.n2331__net1 =  12.7714n       
+ xi157.n2331__sbuf_out =   1.8000        
+ xi157.n2332__net1 =  12.7719n       
+ xi157.n2333__net1 =  13.0241n       
+ xi157.n2333__sbuf_out =   1.8000        
+ xi157.n2334__net1 =  13.0232n       
+ xi157.n2335__net1 =  13.0227n       
+ xi157.n2335__sbuf_out =   1.8000        
+ xi157.n2336__net1 =  13.0232n       
+ xi157.n2337__net1 =  13.0204n       
+ xi157.n2337__sbuf_out =   1.8000        
+ xi157.n2338__net1 =  13.0204n       
+ xi157.n2339__net1 =  13.0199n       
+ xi157.n2339__sbuf_out =   1.8000        
+ xi157.n233__net1 =  13.0131n       
+ xi157.n233__net17 =   1.8000        
+ xi157.n233__sbuf_out =   1.8000        
+ xi157.n233__vddio1 =   1.8000        
+ xi157.n233__vss1 =   6.4192n       
+ xi157.n2340__net1 =  13.0213n       
+ xi157.n2341__net1 =  13.0174n       
+ xi157.n2341__sbuf_out =   1.8000        
+ xi157.n2342__net1 =  13.0165n       
+ xi157.n2343__net1 =  13.0160n       
+ xi157.n2343__sbuf_out =   1.8000        
+ xi157.n2344__net1 =  13.0165n       
+ xi157.n2345__net1 =  13.0133n       
+ xi157.n2345__sbuf_out =   1.8000        
+ xi157.n2346__net1 =  13.0133n       
+ xi157.n2347__net1 =  13.0128n       
+ xi157.n2347__sbuf_out =   1.8000        
+ xi157.n2348__net1 =  13.0142n       
+ xi157.n2349__net1 =  13.0097n       
+ xi157.n2349__sbuf_out =   1.8000        
+ xi157.n234__net1 =  13.0131n       
+ xi157.n234__net17 =   1.8000        
+ xi157.n234__sbuf_out =   1.8000        
+ xi157.n234__vddio1 =   1.8000        
+ xi157.n234__vss1 =   6.4079n       
+ xi157.n2350__net1 =  13.0088n       
+ xi157.n2351__net1 =  13.0083n       
+ xi157.n2351__sbuf_out =   1.8000        
+ xi157.n2352__net1 =  13.0088n       
+ xi157.n2353__net1 =  13.0051n       
+ xi157.n2353__sbuf_out =   1.8000        
+ xi157.n2354__net1 =  13.0051n       
+ xi157.n2355__net1 =  13.0046n       
+ xi157.n2355__sbuf_out =   1.8000        
+ xi157.n2356__net1 =  13.0060n       
+ xi157.n2357__net1 =  13.0009n       
+ xi157.n2357__sbuf_out =   1.8000        
+ xi157.n2358__net1 =  13.0000n       
+ xi157.n2359__net1 =  12.9995n       
+ xi157.n2359__sbuf_out =   1.8000        
+ xi157.n235__net1 =  13.0126n       
+ xi157.n235__net17 =   1.8000        
+ xi157.n235__sbuf_out =   1.8000        
+ xi157.n235__vddio1 =   1.8000        
+ xi157.n235__vss1 =   6.4045n       
+ xi157.n2360__net1 =  13.0000n       
+ xi157.n2361__net1 =  12.9958n       
+ xi157.n2361__sbuf_out =   1.8000        
+ xi157.n2362__net1 =  12.9958n       
+ xi157.n2363__net1 =  12.9953n       
+ xi157.n2363__sbuf_out =   1.8000        
+ xi157.n2364__net1 =  12.9967n       
+ xi157.n2365__net1 =  12.9910n       
+ xi157.n2365__sbuf_out =   1.8000        
+ xi157.n2366__net1 =  12.9901n       
+ xi157.n2367__net1 =  12.9896n       
+ xi157.n2367__sbuf_out =   1.8000        
+ xi157.n2368__net1 =  12.9901n       
+ xi157.n2369__net1 =  12.9855n       
+ xi157.n2369__sbuf_out =   1.8000        
+ xi157.n236__net1 =  13.0140n       
+ xi157.n236__net17 =   1.8000        
+ xi157.n236__sbuf_out =   1.8000        
+ xi157.n236__vddio1 =   1.8000        
+ xi157.n236__vss1 =   6.6356n       
+ xi157.n2370__net1 =  12.9855n       
+ xi157.n2371__net1 =  12.9850n       
+ xi157.n2371__sbuf_out =   1.8000        
+ xi157.n2372__net1 =  12.9864n       
+ xi157.n2373__net1 =  12.9801n       
+ xi157.n2373__sbuf_out =   1.8000        
+ xi157.n2374__net1 =  12.9792n       
+ xi157.n2375__net1 =  12.9787n       
+ xi157.n2375__sbuf_out =   1.8000        
+ xi157.n2376__net1 =  12.9792n       
+ xi157.n2377__net1 =  12.9465n       
+ xi157.n2377__sbuf_out =   1.8000        
+ xi157.n2378__net1 =  12.9470n       
+ xi157.n2379__net1 =  12.9479n       
+ xi157.n2379__sbuf_out =   1.8000        
+ xi157.n237__net1 =  13.0095n       
+ xi157.n237__net17 =   1.8000        
+ xi157.n237__sbuf_out =   1.8000        
+ xi157.n237__vddio1 =   1.8000        
+ xi157.n237__vss1 =   6.6323n       
+ xi157.n2380__net1 =  12.9470n       
+ xi157.n2381__net1 =  12.9396n       
+ xi157.n2381__sbuf_out =   1.8000        
+ xi157.n2382__net1 =  12.9401n       
+ xi157.n2383__net1 =  12.9401n       
+ xi157.n2383__sbuf_out =   1.8000        
+ xi157.n2384__net1 =  12.9410n       
+ xi157.n2385__net1 =  12.9341n       
+ xi157.n2385__sbuf_out =   1.8000        
+ xi157.n2386__net1 =  12.9346n       
+ xi157.n2387__net1 =  12.9355n       
+ xi157.n2387__sbuf_out =   1.8000        
+ xi157.n2388__net1 =  12.9346n       
+ xi157.n2389__net1 =  12.9266n       
+ xi157.n2389__sbuf_out =   1.8000        
+ xi157.n238__net1 =  13.0086n       
+ xi157.n238__net17 =   1.8000        
+ xi157.n238__sbuf_out =   1.8000        
+ xi157.n238__vddio1 =   1.8000        
+ xi157.n238__vss1 =   6.6294n       
+ xi157.n2390__net1 =  12.9270n       
+ xi157.n2391__net1 =  12.9270n       
+ xi157.n2391__sbuf_out =   1.8000        
+ xi157.n2392__net1 =  12.9280n       
+ xi157.n2393__net1 =  12.9206n       
+ xi157.n2393__sbuf_out =   1.8000        
+ xi157.n2394__net1 =  12.9210n       
+ xi157.n2395__net1 =  12.9219n       
+ xi157.n2395__sbuf_out =   1.8000        
+ xi157.n2396__net1 =  12.9210n       
+ xi157.n2397__net1 =  12.9124n       
+ xi157.n2397__sbuf_out =   1.8000        
+ xi157.n2398__net1 =  12.9129n       
+ xi157.n2399__net1 =  12.9129n       
+ xi157.n2399__sbuf_out =   1.8000        
+ xi157.n239__net1 =  13.0081n       
+ xi157.n239__net17 =   1.8000        
+ xi157.n239__sbuf_out =   1.8000        
+ xi157.n239__vddio1 =   1.8000        
+ xi157.n239__vss1 =   6.6256n       
+ xi157.n23__net1 =  12.7803n       
+ xi157.n23__net17 =   1.8000        
+ xi157.n23__net3 =   1.8000        
+ xi157.n23__net7 =   7.3557n       
+ xi157.n23__sbuf_out =   1.8000        
+ xi157.n23__vddio1 =   1.8000        
+ xi157.n23__vss1 = 139.8362p       
+ xi157.n2400__net1 =  12.9138n       
+ xi157.n2401__net1 =  12.9060n       
+ xi157.n2401__sbuf_out =   1.8000        
+ xi157.n2402__net1 =  12.9064n       
+ xi157.n2403__net1 =  12.9073n       
+ xi157.n2403__sbuf_out =   1.8000        
+ xi157.n2404__net1 =  12.9064n       
+ xi157.n2405__net1 =  12.8972n       
+ xi157.n2405__sbuf_out =   1.8000        
+ xi157.n2406__net1 =  12.8977n       
+ xi157.n2407__net1 =  12.8977n       
+ xi157.n2407__sbuf_out =   1.8000        
+ xi157.n2408__net1 =  12.8986n       
+ xi157.n2409__net1 =  12.8903n       
+ xi157.n2409__sbuf_out =   1.8000        
+ xi157.n240__net1 =  13.0086n       
+ xi157.n240__net17 =   1.8000        
+ xi157.n240__sbuf_out =   1.8000        
+ xi157.n240__vddio1 =   1.8000        
+ xi157.n240__vss1 =   6.6205n       
+ xi157.n2410__net1 =  12.8908n       
+ xi157.n2411__net1 =  12.8917n       
+ xi157.n2411__sbuf_out =   1.8000        
+ xi157.n2412__net1 =  12.8908n       
+ xi157.n2413__net1 =  12.8810n       
+ xi157.n2413__sbuf_out =   1.8000        
+ xi157.n2414__net1 =  12.8814n       
+ xi157.n2415__net1 =  12.8814n       
+ xi157.n2415__sbuf_out =   1.8000        
+ xi157.n2416__net1 =  12.8823n       
+ xi157.n2417__net1 =  12.8735n       
+ xi157.n2417__sbuf_out =   1.8000        
+ xi157.n2418__net1 =  12.8740n       
+ xi157.n2419__net1 =  12.8749n       
+ xi157.n2419__sbuf_out =   1.8000        
+ xi157.n241__net1 =  13.0049n       
+ xi157.n241__net17 =   1.8000        
+ xi157.n241__sbuf_out =   1.8000        
+ xi157.n241__vddio1 =   1.8000        
+ xi157.n241__vss1 =   6.6138n       
+ xi157.n2420__net1 =  12.8740n       
+ xi157.n2421__net1 =  13.0528n       
+ xi157.n2421__sbuf_out =   1.8000        
+ xi157.n2422__net1 =  13.0533n       
+ xi157.n2423__net1 =  13.0542n       
+ xi157.n2423__sbuf_out =   1.8000        
+ xi157.n2424__net1 =  13.0533n       
+ xi157.n2425__net1 =  13.0525n       
+ xi157.n2425__sbuf_out =   1.8000        
+ xi157.n2426__net1 =  13.0530n       
+ xi157.n2427__net1 =  13.0530n       
+ xi157.n2427__sbuf_out =   1.8000        
+ xi157.n2428__net1 =  13.0539n       
+ xi157.n2429__net1 =  13.0520n       
+ xi157.n2429__sbuf_out =   1.8000        
+ xi157.n242__net1 =  13.0049n       
+ xi157.n242__net17 =   1.8000        
+ xi157.n242__sbuf_out =   1.8000        
+ xi157.n242__vddio1 =   1.8000        
+ xi157.n242__vss1 =   6.6051n       
+ xi157.n2430__net1 =  13.0525n       
+ xi157.n2431__net1 =  13.0534n       
+ xi157.n2431__sbuf_out =   1.8000        
+ xi157.n2432__net1 =  13.0525n       
+ xi157.n2433__net1 =  13.0511n       
+ xi157.n2433__sbuf_out =   1.8000        
+ xi157.n2434__net1 =  13.0516n       
+ xi157.n2435__net1 =  13.0516n       
+ xi157.n2435__sbuf_out =   1.8000        
+ xi157.n2436__net1 =  13.0525n       
+ xi157.n2437__net1 =  13.0502n       
+ xi157.n2437__sbuf_out =   1.8000        
+ xi157.n2438__net1 =  13.0507n       
+ xi157.n2439__net1 =  13.0516n       
+ xi157.n2439__sbuf_out =   1.8000        
+ xi157.n243__net1 =  13.0044n       
+ xi157.n243__net17 =   1.8000        
+ xi157.n243__sbuf_out =   1.8000        
+ xi157.n243__vss1 =   6.5025n       
+ xi157.n2440__net1 =  13.0507n       
+ xi157.n2441__net1 =  13.0487n       
+ xi157.n2441__sbuf_out =   1.8000        
+ xi157.n2442__net1 =  13.0492n       
+ xi157.n2443__net1 =  13.0492n       
+ xi157.n2443__sbuf_out =   1.8000        
+ xi157.n2444__net1 =  13.0501n       
+ xi157.n2445__net1 =  13.0473n       
+ xi157.n2445__sbuf_out =   1.8000        
+ xi157.n2446__net1 =  13.0478n       
+ xi157.n2447__net1 =  13.0487n       
+ xi157.n2447__sbuf_out =   1.8000        
+ xi157.n2448__net1 =  13.0478n       
+ xi157.n2449__net1 =  13.0452n       
+ xi157.n2449__sbuf_out =   1.8000        
+ xi157.n244__net1 =  13.0058n       
+ xi157.n244__net17 =   1.8000        
+ xi157.n244__sbuf_out =   1.8000        
+ xi157.n244__vddio1 =   1.8000        
+ xi157.n244__vss1 =   9.6139n       
+ xi157.n2450__net1 =  13.0457n       
+ xi157.n2451__net1 =  13.0457n       
+ xi157.n2451__sbuf_out =   1.8000        
+ xi157.n2452__net1 =  13.0466n       
+ xi157.n2453__net1 =  13.0434n       
+ xi157.n2453__sbuf_out =   1.8000        
+ xi157.n2454__net1 =  13.0439n       
+ xi157.n2455__net1 =  13.0448n       
+ xi157.n2455__sbuf_out =   1.8000        
+ xi157.n2456__net1 =  13.0439n       
+ xi157.n2457__net1 =  13.0407n       
+ xi157.n2457__sbuf_out =   1.8000        
+ xi157.n2458__net1 =  13.0412n       
+ xi157.n2459__net1 =  13.0412n       
+ xi157.n2459__sbuf_out =   1.8000        
+ xi157.n245__net1 =  13.0007n       
+ xi157.n245__net17 =   1.8000        
+ xi157.n245__sbuf_out =   1.8000        
+ xi157.n245__vddio1 =   1.8000        
+ xi157.n245__vss1 =   9.6049n       
+ xi157.n2460__net1 =  13.0421n       
+ xi157.n2461__net1 =  13.0384n       
+ xi157.n2461__sbuf_out =   1.8000        
+ xi157.n2462__net1 =  13.0388n       
+ xi157.n2463__net1 =  13.0397n       
+ xi157.n2463__sbuf_out =   1.8000        
+ xi157.n2464__net1 =  13.0389n       
+ xi157.n2465__net1 =  12.8285n       
+ xi157.n2465__sbuf_out =   1.8000        
+ xi157.n2466__net1 =  12.8276n       
+ xi157.n2467__net1 =  12.8276n       
+ xi157.n2467__sbuf_out =   1.8000        
+ xi157.n2468__net1 =  12.8276n       
+ xi157.n2469__net1 =  12.8198n       
+ xi157.n2469__sbuf_out =   1.8000        
+ xi157.n246__net1 =  12.9998n       
+ xi157.n246__net17 =   1.8000        
+ xi157.n246__sbuf_out =   1.8000        
+ xi157.n246__vddio1 =   1.8000        
+ xi157.n246__vss1 =   9.6099n       
+ xi157.n2470__net1 =  12.8198n       
+ xi157.n2471__net1 =  12.8197n       
+ xi157.n2471__sbuf_out =   1.8000        
+ xi157.n2472__net1 =  12.8207n       
+ xi157.n2473__net1 =  12.8101n       
+ xi157.n2473__sbuf_out =   1.8000        
+ xi157.n2474__net1 =  12.8092n       
+ xi157.n2475__net1 =  12.8092n       
+ xi157.n2475__sbuf_out =   1.8000        
+ xi157.n2476__net1 =  12.8092n       
+ xi157.n2477__net1 =  12.8009n       
+ xi157.n2477__sbuf_out =   1.8000        
+ xi157.n2478__net1 =  12.8009n       
+ xi157.n2479__net1 =  12.8009n       
+ xi157.n2479__sbuf_out =   1.8000        
+ xi157.n247__net1 =  12.9993n       
+ xi157.n247__net17 =   1.8000        
+ xi157.n247__sbuf_out =   1.8000        
+ xi157.n247__vddio1 =   1.8000        
+ xi157.n247__vss1 =   9.6055n       
+ xi157.n2480__net1 =  12.8018n       
+ xi157.n2481__net1 =  12.7906n       
+ xi157.n2481__sbuf_out =   1.8000        
+ xi157.n2482__net1 =  12.7898n       
+ xi157.n2483__net1 =  12.7897n       
+ xi157.n2483__sbuf_out =   1.8000        
+ xi157.n2484__net1 =  12.7898n       
+ xi157.n2485__net1 =  12.7810n       
+ xi157.n2485__sbuf_out =   1.8000        
+ xi157.n2486__net1 =  12.7810n       
+ xi157.n2487__net1 =  12.7809n       
+ xi157.n2487__sbuf_out =   1.8000        
+ xi157.n2488__net1 =  12.7819n       
+ xi157.n2489__net1 =  12.7702n       
+ xi157.n2489__sbuf_out =   1.8000        
+ xi157.n248__net1 =  12.9998n       
+ xi157.n248__net17 =   1.8000        
+ xi157.n248__sbuf_out =   1.8000        
+ xi157.n248__vddio1 =   1.8000        
+ xi157.n248__vss1 =   9.6069n       
+ xi157.n2490__net1 =  12.7693n       
+ xi157.n2491__net1 =  12.7693n       
+ xi157.n2491__sbuf_out =   1.8000        
+ xi157.n2492__net1 =  12.7693n       
+ xi157.n2493__net1 =  12.7702n       
+ xi157.n2493__sbuf_out =   1.8000        
+ xi157.n2494__net1 =  12.7702n       
+ xi157.n2495__net1 =  12.7702n       
+ xi157.n2495__sbuf_out =   1.8000        
+ xi157.n2496__net1 =  12.7711n       
+ xi157.n2497__net1 =  12.7720n       
+ xi157.n2497__sbuf_out =   1.8000        
+ xi157.n2498__net1 =  12.7711n       
+ xi157.n2499__net1 =  12.7711n       
+ xi157.n2499__sbuf_out =   1.8000        
+ xi157.n249__net1 =  12.9956n       
+ xi157.n249__net17 =   1.8000        
+ xi157.n249__sbuf_out =   1.8000        
+ xi157.n249__vddio1 =   1.8000        
+ xi157.n249__vss1 =   9.6086n       
+ xi157.n24__net1 =  12.7816n       
+ xi157.n24__net17 =   1.8000        
+ xi157.n24__net3 =   1.8000        
+ xi157.n24__net7 =   7.3548n       
+ xi157.n24__sbuf_out =   1.8000        
+ xi157.n24__vddio1 =   1.8000        
+ xi157.n24__vss1 =   2.9288n       
+ xi157.n2500__net1 =  12.7711n       
+ xi157.n2501__net1 =  12.7716n       
+ xi157.n2501__sbuf_out =   1.8000        
+ xi157.n2502__net1 =  12.7716n       
+ xi157.n2503__net1 =  12.7715n       
+ xi157.n2503__sbuf_out =   1.8000        
+ xi157.n2504__net1 =  12.7725n       
+ xi157.n2505__net1 =  12.7728n       
+ xi157.n2505__sbuf_out =   1.8000        
+ xi157.n2506__net1 =  12.7719n       
+ xi157.n2507__net1 =  12.7719n       
+ xi157.n2507__sbuf_out =   1.8000        
+ xi157.n2508__net1 =  12.7719n       
+ xi157.n2509__net1 =  13.0241n       
+ xi157.n2509__sbuf_out =   1.8000        
+ xi157.n250__net1 =  12.9956n       
+ xi157.n250__net17 =   1.8000        
+ xi157.n250__sbuf_out =   1.8000        
+ xi157.n250__vddio1 =   1.8000        
+ xi157.n250__vss1 =   9.6096n       
+ xi157.n2510__net1 =  13.0232n       
+ xi157.n2511__net1 =  13.0232n       
+ xi157.n2511__sbuf_out =   1.8000        
+ xi157.n2512__net1 =  13.0232n       
+ xi157.n2513__net1 =  13.0204n       
+ xi157.n2513__sbuf_out =   1.8000        
+ xi157.n2514__net1 =  13.0204n       
+ xi157.n2515__net1 =  13.0204n       
+ xi157.n2515__sbuf_out =   1.8000        
+ xi157.n2516__net1 =  13.0213n       
+ xi157.n2517__net1 =  13.0174n       
+ xi157.n2517__sbuf_out =   1.8000        
+ xi157.n2518__net1 =  13.0165n       
+ xi157.n2519__net1 =  13.0165n       
+ xi157.n2519__sbuf_out =   1.8000        
+ xi157.n251__net1 =  12.9951n       
+ xi157.n251__net17 =   1.8000        
+ xi157.n251__sbuf_out =   1.8000        
+ xi157.n251__vddio1 =   1.8000        
+ xi157.n251__vss1 =   9.6099n       
+ xi157.n2520__net1 =  13.0165n       
+ xi157.n2521__net1 =  13.0133n       
+ xi157.n2521__sbuf_out =   1.8000        
+ xi157.n2522__net1 =  13.0133n       
+ xi157.n2523__net1 =  13.0133n       
+ xi157.n2523__sbuf_out =   1.8000        
+ xi157.n2524__net1 =  13.0142n       
+ xi157.n2525__net1 =  13.0097n       
+ xi157.n2525__sbuf_out =   1.8000        
+ xi157.n2526__net1 =  13.0088n       
+ xi157.n2527__net1 =  13.0087n       
+ xi157.n2527__sbuf_out =   1.8000        
+ xi157.n2528__net1 =  13.0088n       
+ xi157.n2529__net1 =  13.0051n       
+ xi157.n2529__sbuf_out =   1.8000        
+ xi157.n252__net1 =  12.9965n       
+ xi157.n252__net17 =   1.8000        
+ xi157.n252__sbuf_out =   1.8000        
+ xi157.n252__vddio1 =   1.8000        
+ xi157.n252__vss1 =   9.6110n       
+ xi157.n2530__net1 =  13.0051n       
+ xi157.n2531__net1 =  13.0051n       
+ xi157.n2531__sbuf_out =   1.8000        
+ xi157.n2532__net1 =  13.0060n       
+ xi157.n2533__net1 =  13.0009n       
+ xi157.n2533__sbuf_out =   1.8000        
+ xi157.n2534__net1 =  13.0000n       
+ xi157.n2535__net1 =  12.9999n       
+ xi157.n2535__sbuf_out =   1.8000        
+ xi157.n2536__net1 =  13.0000n       
+ xi157.n2537__net1 =  12.9958n       
+ xi157.n2537__sbuf_out =   1.8000        
+ xi157.n2538__net1 =  12.9958n       
+ xi157.n2539__net1 =  12.9958n       
+ xi157.n2539__sbuf_out =   1.8000        
+ xi157.n253__net1 =  12.9908n       
+ xi157.n253__net17 =   1.8000        
+ xi157.n253__sbuf_out =   1.8000        
+ xi157.n253__vddio1 =   1.8000        
+ xi157.n253__vss1 =   9.6117n       
+ xi157.n2540__net1 =  12.9967n       
+ xi157.n2541__net1 =  12.9910n       
+ xi157.n2541__sbuf_out =   1.8000        
+ xi157.n2542__net1 =  12.9901n       
+ xi157.n2543__net1 =  12.9901n       
+ xi157.n2543__sbuf_out =   1.8000        
+ xi157.n2544__net1 =  12.9901n       
+ xi157.n2545__net1 =  12.9855n       
+ xi157.n2545__sbuf_out =   1.8000        
+ xi157.n2546__net1 =  12.9855n       
+ xi157.n2547__net1 =  12.9855n       
+ xi157.n2547__sbuf_out =   1.8000        
+ xi157.n2548__net1 =  12.9864n       
+ xi157.n2549__net1 =  12.9801n       
+ xi157.n2549__sbuf_out =   1.8000        
+ xi157.n254__net1 =  12.9899n       
+ xi157.n254__net17 =   1.8000        
+ xi157.n254__sbuf_out =   1.8000        
+ xi157.n254__vddio1 =   1.8000        
+ xi157.n254__vss1 =   9.6121n       
+ xi157.n2550__net1 =  12.9792n       
+ xi157.n2551__net1 =  12.9792n       
+ xi157.n2551__sbuf_out =   1.8000        
+ xi157.n2552__net1 =  12.9792n       
+ xi157.n2553__net1 =  12.9465n       
+ xi157.n2553__sbuf_out =   1.8000        
+ xi157.n2554__net1 =  12.9470n       
+ xi157.n2555__net1 =  12.9479n       
+ xi157.n2555__sbuf_out =   1.8000        
+ xi157.n2556__net1 =  12.9470n       
+ xi157.n2557__net1 =  12.9396n       
+ xi157.n2557__sbuf_out =   1.8000        
+ xi157.n2558__net1 =  12.9401n       
+ xi157.n2559__net1 =  12.9401n       
+ xi157.n2559__sbuf_out =   1.8000        
+ xi157.n255__net1 =  12.9894n       
+ xi157.n255__net17 =   1.8000        
+ xi157.n255__sbuf_out =   1.8000        
+ xi157.n255__vddio1 =   1.8000        
+ xi157.n255__vss1 =   9.6121n       
+ xi157.n2560__net1 =  12.9410n       
+ xi157.n2561__net1 =  12.9341n       
+ xi157.n2561__sbuf_out =   1.8000        
+ xi157.n2562__net1 =  12.9345n       
+ xi157.n2563__net1 =  12.9354n       
+ xi157.n2563__sbuf_out =   1.8000        
+ xi157.n2564__net1 =  12.9345n       
+ xi157.n2565__net1 =  12.9265n       
+ xi157.n2565__sbuf_out =   1.8000        
+ xi157.n2566__net1 =  12.9270n       
+ xi157.n2567__net1 =  12.9270n       
+ xi157.n2567__sbuf_out =   1.8000        
+ xi157.n2568__net1 =  12.9279n       
+ xi157.n2569__net1 =  12.9205n       
+ xi157.n2569__sbuf_out =   1.8000        
+ xi157.n256__net1 =  12.9899n       
+ xi157.n256__net17 =   1.8000        
+ xi157.n256__sbuf_out =   1.8000        
+ xi157.n256__vddio1 =   1.8000        
+ xi157.n256__vss1 =   9.6123n       
+ xi157.n2570__net1 =  12.9210n       
+ xi157.n2571__net1 =  12.9219n       
+ xi157.n2571__sbuf_out =   1.8000        
+ xi157.n2572__net1 =  12.9210n       
+ xi157.n2573__net1 =  12.9124n       
+ xi157.n2573__sbuf_out =   1.8000        
+ xi157.n2574__net1 =  12.9129n       
+ xi157.n2575__net1 =  12.9129n       
+ xi157.n2575__sbuf_out =   1.8000        
+ xi157.n2576__net1 =  12.9138n       
+ xi157.n2577__net1 =  12.9059n       
+ xi157.n2577__sbuf_out =   1.8000        
+ xi157.n2578__net1 =  12.9064n       
+ xi157.n2579__net1 =  12.9073n       
+ xi157.n2579__sbuf_out =   1.8000        
+ xi157.n257__net1 =  12.9853n       
+ xi157.n257__net17 =   1.8000        
+ xi157.n257__sbuf_out =   1.8000        
+ xi157.n257__vddio1 =   1.8000        
+ xi157.n2580__net1 =  12.9064n       
+ xi157.n2581__net1 =  12.8972n       
+ xi157.n2581__sbuf_out =   1.8000        
+ xi157.n2582__net1 =  12.8977n       
+ xi157.n2583__net1 =  12.8977n       
+ xi157.n2583__sbuf_out =   1.8000        
+ xi157.n2584__net1 =  12.8986n       
+ xi157.n2585__net1 =  12.8903n       
+ xi157.n2585__sbuf_out =   1.8000        
+ xi157.n2586__net1 =  12.8907n       
+ xi157.n2587__net1 =  12.8916n       
+ xi157.n2587__sbuf_out =   1.8000        
+ xi157.n2588__net1 =  12.8907n       
+ xi157.n2589__net1 =  12.8809n       
+ xi157.n2589__sbuf_out =   1.8000        
+ xi157.n258__net1 =  12.9853n       
+ xi157.n258__net17 =   1.8000        
+ xi157.n258__sbuf_out =   1.8000        
+ xi157.n258__vddio1 =   1.8000        
+ xi157.n258__vss1 =   9.6139n       
+ xi157.n2590__net1 =  12.8814n       
+ xi157.n2591__net1 =  12.8814n       
+ xi157.n2591__sbuf_out =   1.8000        
+ xi157.n2592__net1 =  12.8823n       
+ xi157.n2593__net1 =  12.8735n       
+ xi157.n2593__sbuf_out =   1.8000        
+ xi157.n2594__net1 =  12.8740n       
+ xi157.n2595__net1 =  12.8749n       
+ xi157.n2595__sbuf_out =   1.8000        
+ xi157.n2596__net1 =  12.8740n       
+ xi157.n2597__net1 =  13.0528n       
+ xi157.n2597__sbuf_out =   1.8000        
+ xi157.n2598__net1 =  13.0533n       
+ xi157.n2599__net1 =  13.0541n       
+ xi157.n2599__sbuf_out =   1.8000        
+ xi157.n259__net1 =  12.9848n       
+ xi157.n259__net17 =   1.8000        
+ xi157.n259__sbuf_out =   1.8000        
+ xi157.n259__vddio1 =   1.8000        
+ xi157.n259__vss1 =   9.6006n       
+ xi157.n25__net1 =  12.7700n       
+ xi157.n25__net17 =   1.8000        
+ xi157.n25__net3 =   1.8000        
+ xi157.n25__net7 =   7.3519n       
+ xi157.n25__sbuf_out =   1.8000        
+ xi157.n25__vddio1 =   1.8000        
+ xi157.n25__vss1 =   2.9101n       
+ xi157.n2600__net1 =  13.0533n       
+ xi157.n2601__net1 =  13.0525n       
+ xi157.n2601__sbuf_out =   1.8000        
+ xi157.n2602__net1 =  13.0530n       
+ xi157.n2603__net1 =  13.0530n       
+ xi157.n2603__sbuf_out =   1.8000        
+ xi157.n2604__net1 =  13.0538n       
+ xi157.n2605__net1 =  13.0520n       
+ xi157.n2605__sbuf_out =   1.8000        
+ xi157.n2606__net1 =  13.0525n       
+ xi157.n2607__net1 =  13.0534n       
+ xi157.n2607__sbuf_out =   1.8000        
+ xi157.n2608__net1 =  13.0525n       
+ xi157.n2609__net1 =  13.0511n       
+ xi157.n2609__sbuf_out =   1.8000        
+ xi157.n260__net1 =  12.9862n       
+ xi157.n260__net17 =   1.8000        
+ xi157.n260__sbuf_out =   1.8000        
+ xi157.n260__vddio1 =   1.8000        
+ xi157.n260__vss1 =   9.6249n       
+ xi157.n2610__net1 =  13.0516n       
+ xi157.n2611__net1 =  13.0516n       
+ xi157.n2611__sbuf_out =   1.8000        
+ xi157.n2612__net1 =  13.0525n       
+ xi157.n2613__net1 =  13.0502n       
+ xi157.n2613__sbuf_out =   1.8000        
+ xi157.n2614__net1 =  13.0507n       
+ xi157.n2615__net1 =  13.0516n       
+ xi157.n2615__sbuf_out =   1.8000        
+ xi157.n2616__net1 =  13.0507n       
+ xi157.n2617__net1 =  13.0487n       
+ xi157.n2617__sbuf_out =   1.8000        
+ xi157.n2618__net1 =  13.0492n       
+ xi157.n2619__net1 =  13.0492n       
+ xi157.n2619__sbuf_out =   1.8000        
+ xi157.n261__net1 =  12.9799n       
+ xi157.n261__net17 =   1.8000        
+ xi157.n261__sbuf_out =   1.8000        
+ xi157.n261__vddio1 =   1.8000        
+ xi157.n261__vss1 =   9.6249n       
+ xi157.n2620__net1 =  13.0501n       
+ xi157.n2621__net1 =  13.0473n       
+ xi157.n2621__sbuf_out =   1.8000        
+ xi157.n2622__net1 =  13.0478n       
+ xi157.n2623__net1 =  13.0487n       
+ xi157.n2623__sbuf_out =   1.8000        
+ xi157.n2624__net1 =  13.0478n       
+ xi157.n2625__net1 =  13.0452n       
+ xi157.n2625__sbuf_out =   1.8000        
+ xi157.n2626__net1 =  13.0457n       
+ xi157.n2627__net1 =  13.0457n       
+ xi157.n2627__sbuf_out =   1.8000        
+ xi157.n2628__net1 =  13.0466n       
+ xi157.n2629__net1 =  13.0434n       
+ xi157.n2629__sbuf_out =   1.8000        
+ xi157.n262__net1 =  12.9790n       
+ xi157.n262__net17 =   1.8000        
+ xi157.n262__sbuf_out =   1.8000        
+ xi157.n262__vddio1 =   1.8000        
+ xi157.n262__vss1 =   9.6266n       
+ xi157.n2630__net1 =  13.0438n       
+ xi157.n2631__net1 =  13.0447n       
+ xi157.n2631__sbuf_out =   1.8000        
+ xi157.n2632__net1 =  13.0438n       
+ xi157.n2633__net1 =  13.0407n       
+ xi157.n2633__sbuf_out =   1.8000        
+ xi157.n2634__net1 =  13.0411n       
+ xi157.n2635__net1 =  13.0411n       
+ xi157.n2635__sbuf_out =   1.8000        
+ xi157.n2636__net1 =  13.0420n       
+ xi157.n2637__net1 =  13.0383n       
+ xi157.n2637__sbuf_out =   1.8000        
+ xi157.n2638__net1 =  13.0388n       
+ xi157.n2639__net1 =  13.0397n       
+ xi157.n2639__sbuf_out =   1.8000        
+ xi157.n263__net1 =  12.9785n       
+ xi157.n263__net17 =   1.8000        
+ xi157.n263__sbuf_out =   1.8000        
+ xi157.n263__vddio1 =   1.8000        
+ xi157.n263__vss1 =   9.6266n       
+ xi157.n2640__net1 =  13.0388n       
+ xi157.n2641__net1 =  12.9507n       
+ xi157.n2641__sbuf_out =   1.8000        
+ xi157.n2642__net1 =  12.8893n       
+ xi157.n2643__net1 =  12.5491n       
+ xi157.n2643__sbuf_out =   1.8000        
+ xi157.n2644__net1 =  12.7187n       
+ xi157.n2645__net1 =  12.7166n       
+ xi157.n2645__sbuf_out =   1.8000        
+ xi157.n2646__net1 =  12.5471n       
+ xi157.n2647__net1 =  12.7165n       
+ xi157.n2647__sbuf_out =   1.8000        
+ xi157.n2648__net1 =  12.9415n       
+ xi157.n2649__net1 =  12.8802n       
+ xi157.n2649__sbuf_out =   1.8000        
+ xi157.n264__net1 =  12.9790n       
+ xi157.n264__net17 =   1.8000        
+ xi157.n264__sbuf_out =   1.8000        
+ xi157.n264__vddio1 =   1.8000        
+ xi157.n264__vss1 =   9.6279n       
+ xi157.n2650__net1 =  12.9379n       
+ xi157.n2651__net1 =  12.8765n       
+ xi157.n2651__sbuf_out =   1.8000        
+ xi157.n2652__net1 =  12.4832n       
+ xi157.n2653__net1 =  12.6718n       
+ xi157.n2653__sbuf_out =   1.8000        
+ xi157.n2654__net1 =  12.4800n       
+ xi157.n2655__net1 =  12.6685n       
+ xi157.n2655__sbuf_out =   1.8000        
+ xi157.n2656__net1 =  12.9051n       
+ xi157.n2657__net1 =  12.8437n       
+ xi157.n2657__sbuf_out =   1.8000        
+ xi157.n2658__net1 =  12.9020n       
+ xi157.n2659__net1 =  12.8407n       
+ xi157.n2659__sbuf_out =   1.8000        
+ xi157.n265__net1 =  12.9468n       
+ xi157.n265__net17 =   1.8000        
+ xi157.n265__sbuf_out =   1.8000        
+ xi157.n265__vddio1 =   1.8000        
+ xi157.n265__vss1 =   9.6279n       
+ xi157.n2660__net1 =  12.4081n       
+ xi157.n2661__net1 =  12.6286n       
+ xi157.n2661__sbuf_out =   1.8000        
+ xi157.n2662__net1 =  12.4083n       
+ xi157.n2663__net1 =  12.6289n       
+ xi157.n2663__sbuf_out =   1.8000        
+ xi157.n2664__net1 =  12.9046n       
+ xi157.n2665__net1 =  12.8432n       
+ xi157.n2665__sbuf_out =   1.8000        
+ xi157.n2666__net1 =  12.9081n       
+ xi157.n2667__net1 =  12.8468n       
+ xi157.n2667__sbuf_out =   1.8000        
+ xi157.n2668__net1 =  12.4623n       
+ xi157.n2669__net1 =  12.6586n       
+ xi157.n2669__sbuf_out =   1.8000        
+ xi157.n266__net1 =  12.9472n       
+ xi157.n266__net17 =   1.8000        
+ xi157.n266__sbuf_out =   1.8000        
+ xi157.n266__vddio1 =   1.8000        
+ xi157.n266__vss1 =   9.6289n       
+ xi157.n2670__net1 =  12.4607n       
+ xi157.n2671__net1 =  12.6571n       
+ xi157.n2671__sbuf_out =   1.8000        
+ xi157.n2672__net1 =  12.9071n       
+ xi157.n2673__net1 =  12.8457n       
+ xi157.n2673__sbuf_out =   1.8000        
+ xi157.n2674__net1 =  12.9065n       
+ xi157.n2675__net1 =  12.8452n       
+ xi157.n2675__sbuf_out =   1.8000        
+ xi157.n2676__net1 =  12.4665n       
+ xi157.n2677__net1 =  12.6543n       
+ xi157.n2677__sbuf_out =   1.8000        
+ xi157.n2678__net1 =  12.4661n       
+ xi157.n2679__net1 =  12.6539n       
+ xi157.n2679__sbuf_out =   1.8000        
+ xi157.n267__net1 =  12.9481n       
+ xi157.n267__net17 =   1.8000        
+ xi157.n267__sbuf_out =   1.8000        
+ xi157.n267__vddio1 =   1.8000        
+ xi157.n267__vss1 =   9.6289n       
+ xi157.n2680__net1 =  12.9034n       
+ xi157.n2681__net1 =  12.8420n       
+ xi157.n2681__sbuf_out =   1.8000        
+ xi157.n2682__net1 =  12.9033n       
+ xi157.n2683__net1 =  12.8419n       
+ xi157.n2683__sbuf_out =   1.8000        
+ xi157.n2684__net1 =  12.4719n       
+ xi157.n2685__net1 =  12.6578n       
+ xi157.n2685__sbuf_out =   1.8000        
+ xi157.n2686__net1 =  12.9494n       
+ xi157.n2687__net1 =  12.8881n       
+ xi157.n2687__sbuf_out =   1.8000        
+ xi157.n2688__net1 =  12.5535n       
+ xi157.n2689__net1 =  12.7200n       
+ xi157.n2689__sbuf_out =   1.8000        
+ xi157.n268__net1 =  12.9472n       
+ xi157.n268__net17 =   1.8000        
+ xi157.n268__sbuf_out =   1.8000        
+ xi157.n268__vddio1 =   1.8000        
+ xi157.n268__vss1 =   9.6296n       
+ xi157.n2690__net1 =  12.7179n       
+ xi157.n2691__net1 =  12.5516n       
+ xi157.n2691__sbuf_out =   1.8000        
+ xi157.n2692__net1 =  12.7177n       
+ xi157.n2693__net1 =  12.9402n       
+ xi157.n2693__sbuf_out =   1.8000        
+ xi157.n2694__net1 =  12.8789n       
+ xi157.n2695__net1 =  12.9366n       
+ xi157.n2695__sbuf_out =   1.8000        
+ xi157.n2696__net1 =  12.8752n       
+ xi157.n2697__net1 =  12.4865n       
+ xi157.n2697__sbuf_out =   1.8000        
+ xi157.n2698__net1 =  12.6732n       
+ xi157.n2699__net1 =  12.4833n       
+ xi157.n2699__sbuf_out =   1.8000        
+ xi157.n269__net1 =  12.9398n       
+ xi157.n269__net17 =   1.8000        
+ xi157.n269__sbuf_out =   1.8000        
+ xi157.n269__vddio1 =   1.8000        
+ xi157.n269__vss1 =   9.6296n       
+ xi157.n26__net1 =  12.7691n       
+ xi157.n26__net17 =   1.8000        
+ xi157.n26__net3 =   1.8000        
+ xi157.n26__net7 =   7.3510n       
+ xi157.n26__sbuf_out =   1.8000        
+ xi157.n26__vddio1 =   1.8000        
+ xi157.n26__vss1 =   2.9107n       
+ xi157.n2700__net1 =  12.6699n       
+ xi157.n2701__net1 =  12.9038n       
+ xi157.n2701__sbuf_out =   1.8000        
+ xi157.n2702__net1 =  12.8424n       
+ xi157.n2703__net1 =  12.9007n       
+ xi157.n2703__sbuf_out =   1.8000        
+ xi157.n2704__net1 =  12.8394n       
+ xi157.n2705__net1 =  12.4112n       
+ xi157.n2705__sbuf_out =   1.8000        
+ xi157.n2706__net1 =  12.6302n       
+ xi157.n2707__net1 =  12.4114n       
+ xi157.n2707__sbuf_out =   1.8000        
+ xi157.n2708__net1 =  12.6304n       
+ xi157.n2709__net1 =  12.9033n       
+ xi157.n2709__sbuf_out =   1.8000        
+ xi157.n270__net1 =  12.9403n       
+ xi157.n270__net17 =   1.8000        
+ xi157.n270__sbuf_out =   1.8000        
+ xi157.n270__vddio1 =   1.8000        
+ xi157.n270__vss1 =   9.6300n       
+ xi157.n2710__net1 =  12.8420n       
+ xi157.n2711__net1 =  12.9068n       
+ xi157.n2711__sbuf_out =   1.8000        
+ xi157.n2712__net1 =  12.8455n       
+ xi157.n2713__net1 =  12.4657n       
+ xi157.n2713__sbuf_out =   1.8000        
+ xi157.n2714__net1 =  12.6600n       
+ xi157.n2715__net1 =  12.4642n       
+ xi157.n2715__sbuf_out =   1.8000        
+ xi157.n2716__net1 =  12.6585n       
+ xi157.n2717__net1 =  12.9058n       
+ xi157.n2717__sbuf_out =   1.8000        
+ xi157.n2718__net1 =  12.8444n       
+ xi157.n2719__net1 =  12.9052n       
+ xi157.n2719__sbuf_out =   1.8000        
+ xi157.n271__net1 =  12.9403n       
+ xi157.n271__net17 =   1.8000        
+ xi157.n271__sbuf_out =   1.8000        
+ xi157.n271__vss1 =   9.6300n       
+ xi157.n2720__net1 =  12.8439n       
+ xi157.n2721__net1 =  12.4698n       
+ xi157.n2721__sbuf_out =   1.8000        
+ xi157.n2722__net1 =  12.6556n       
+ xi157.n2723__net1 =  12.4695n       
+ xi157.n2723__sbuf_out =   1.8000        
+ xi157.n2724__net1 =  12.6553n       
+ xi157.n2725__net1 =  12.9021n       
+ xi157.n2725__sbuf_out =   1.8000        
+ xi157.n2726__net1 =  12.8407n       
+ xi157.n2727__net1 =  12.9020n       
+ xi157.n2727__sbuf_out =   1.8000        
+ xi157.n2728__net1 =  12.8406n       
+ xi157.n2729__net1 =  12.4749n       
+ xi157.n2729__sbuf_out =   1.8000        
+ xi157.n272__net1 =  12.9412n       
+ xi157.n272__net17 =   1.8000        
+ xi157.n272__sbuf_out =   1.8000        
+ xi157.n272__vddio1 =   1.8000        
+ xi157.n272__vss1 =   9.6303n       
+ xi157.n2730__net1 =  12.6591n       
+ xi157.n2731__net1 =  12.9468n       
+ xi157.n2731__sbuf_out =   1.8000        
+ xi157.n2732__net1 =  12.8855n       
+ xi157.n2733__net1 =  12.5575n       
+ xi157.n2733__sbuf_out =   1.8000        
+ xi157.n2734__net1 =  12.7224n       
+ xi157.n2735__net1 =  12.7203n       
+ xi157.n2735__sbuf_out =   1.8000        
+ xi157.n2736__net1 =  12.5556n       
+ xi157.n2737__net1 =  12.7201n       
+ xi157.n2737__sbuf_out =   1.8000        
+ xi157.n2738__net1 =  12.9377n       
+ xi157.n2739__net1 =  12.8763n       
+ xi157.n2739__sbuf_out =   1.8000        
+ xi157.n273__net1 =  12.9343n       
+ xi157.n273__net17 =   1.8000        
+ xi157.n273__sbuf_out =   1.8000        
+ xi157.n273__vss1 =   9.6303n       
+ xi157.n2740__net1 =  12.9340n       
+ xi157.n2741__net1 =  12.8727n       
+ xi157.n2741__sbuf_out =   1.8000        
+ xi157.n2742__net1 =  12.4896n       
+ xi157.n2743__net1 =  12.6758n       
+ xi157.n2743__sbuf_out =   1.8000        
+ xi157.n2744__net1 =  12.4863n       
+ xi157.n2745__net1 =  12.6725n       
+ xi157.n2745__sbuf_out =   1.8000        
+ xi157.n2746__net1 =  12.9012n       
+ xi157.n2747__net1 =  12.8399n       
+ xi157.n2747__sbuf_out =   1.8000        
+ xi157.n2748__net1 =  12.8982n       
+ xi157.n2749__net1 =  12.8368n       
+ xi157.n2749__sbuf_out =   1.8000        
+ xi157.n274__net1 =  12.9348n       
+ xi157.n274__net17 =   1.8000        
+ xi157.n274__sbuf_out =   1.8000        
+ xi157.n274__vddio1 =   1.8000        
+ xi157.n274__vss1 =   9.3854n       
+ xi157.n2750__net1 =  12.4147n       
+ xi157.n2751__net1 =  12.6333n       
+ xi157.n2751__sbuf_out =   1.8000        
+ xi157.n2752__net1 =  12.4149n       
+ xi157.n2753__net1 =  12.6335n       
+ xi157.n2753__sbuf_out =   1.8000        
+ xi157.n2754__net1 =  12.9008n       
+ xi157.n2755__net1 =  12.8394n       
+ xi157.n2755__sbuf_out =   1.8000        
+ xi157.n2756__net1 =  12.9043n       
+ xi157.n2757__net1 =  12.8429n       
+ xi157.n2757__sbuf_out =   1.8000        
+ xi157.n2758__net1 =  12.4689n       
+ xi157.n2759__net1 =  12.6628n       
+ xi157.n2759__sbuf_out =   1.8000        
+ xi157.n275__net1 =  12.9357n       
+ xi157.n275__net17 =   1.8000        
+ xi157.n275__sbuf_out =   1.8000        
+ xi157.n275__vddio1 =   1.8000        
+ xi157.n275__vss1 =   9.3765n       
+ xi157.n2760__net1 =  12.4674n       
+ xi157.n2761__net1 =  12.6612n       
+ xi157.n2761__sbuf_out =   1.8000        
+ xi157.n2762__net1 =  12.9033n       
+ xi157.n2763__net1 =  12.8419n       
+ xi157.n2763__sbuf_out =   1.8000        
+ xi157.n2764__net1 =  12.9027n       
+ xi157.n2765__net1 =  12.8413n       
+ xi157.n2765__sbuf_out =   1.8000        
+ xi157.n2766__net1 =  12.4728n       
+ xi157.n2767__net1 =  12.6583n       
+ xi157.n2767__sbuf_out =   1.8000        
+ xi157.n2768__net1 =  12.4725n       
+ xi157.n2769__net1 =  12.6579n       
+ xi157.n2769__sbuf_out =   1.8000        
+ xi157.n276__net1 =  12.9348n       
+ xi157.n276__net17 =   1.8000        
+ xi157.n276__sbuf_out =   1.8000        
+ xi157.n276__vddio1 =   1.8000        
+ xi157.n276__vss1 =   9.3815n       
+ xi157.n2770__net1 =  12.8995n       
+ xi157.n2771__net1 =  12.8382n       
+ xi157.n2771__sbuf_out =   1.8000        
+ xi157.n2772__net1 =  12.8994n       
+ xi157.n2773__net1 =  12.8381n       
+ xi157.n2773__sbuf_out =   1.8000        
+ xi157.n2774__net1 =  12.4776n       
+ xi157.n2775__net1 =  12.6617n       
+ xi157.n2775__sbuf_out =   1.8000        
+ xi157.n2776__net1 =  12.9430n       
+ xi157.n2777__net1 =  12.8817n       
+ xi157.n2777__sbuf_out =   1.8000        
+ xi157.n2778__net1 =  12.5625n       
+ xi157.n2779__net1 =  12.7260n       
+ xi157.n2779__sbuf_out =   1.8000        
+ xi157.n277__net1 =  12.9268n       
+ xi157.n277__net17 =   1.8000        
+ xi157.n277__sbuf_out =   1.8000        
+ xi157.n277__vddio1 =   1.8000        
+ xi157.n277__vss1 =   9.3771n       
+ xi157.n2780__net1 =  12.7238n       
+ xi157.n2781__net1 =  12.5605n       
+ xi157.n2781__sbuf_out =   1.8000        
+ xi157.n2782__net1 =  12.7237n       
+ xi157.n2783__net1 =  12.9338n       
+ xi157.n2783__sbuf_out =   1.8000        
+ xi157.n2784__net1 =  12.8725n       
+ xi157.n2785__net1 =  12.9302n       
+ xi157.n2785__sbuf_out =   1.8000        
+ xi157.n2786__net1 =  12.8688n       
+ xi157.n2787__net1 =  12.4937n       
+ xi157.n2787__sbuf_out =   1.8000        
+ xi157.n2788__net1 =  12.6797n       
+ xi157.n2789__net1 =  12.4905n       
+ xi157.n2789__sbuf_out =   1.8000        
+ xi157.n278__net1 =  12.9273n       
+ xi157.n278__net17 =   1.8000        
+ xi157.n278__sbuf_out =   1.8000        
+ xi157.n278__vddio1 =   1.8000        
+ xi157.n278__vss1 =   9.3785n       
+ xi157.n2790__net1 =  12.6764n       
+ xi157.n2791__net1 =  12.8974n       
+ xi157.n2791__sbuf_out =   1.8000        
+ xi157.n2792__net1 =  12.8360n       
+ xi157.n2793__net1 =  12.8943n       
+ xi157.n2793__sbuf_out =   1.8000        
+ xi157.n2794__net1 =  12.8330n       
+ xi157.n2795__net1 =  12.4196n       
+ xi157.n2795__sbuf_out =   1.8000        
+ xi157.n2796__net1 =  12.6379n       
+ xi157.n2797__net1 =  12.4198n       
+ xi157.n2797__sbuf_out =   1.8000        
+ xi157.n2798__net1 =  12.6381n       
+ xi157.n2799__net1 =  12.8969n       
+ xi157.n2799__sbuf_out =   1.8000        
+ xi157.n279__net1 =  12.9273n       
+ xi157.n279__net17 =   1.8000        
+ xi157.n279__sbuf_out =   1.8000        
+ xi157.n279__vddio1 =   1.8000        
+ xi157.n279__vss1 =   9.3802n       
+ xi157.n27__net1 =  12.7686n       
+ xi157.n27__net17 =   1.8000        
+ xi157.n27__net3 =   1.8000        
+ xi157.n27__net7 =   7.3474n       
+ xi157.n27__sbuf_out =   1.8000        
+ xi157.n27__vddio1 =   1.8000        
+ xi157.n27__vss1 =   2.9107n       
+ xi157.n2800__net1 =  12.8355n       
+ xi157.n2801__net1 =  12.9004n       
+ xi157.n2801__sbuf_out =   1.8000        
+ xi157.n2802__net1 =  12.8391n       
+ xi157.n2803__net1 =  12.4732n       
+ xi157.n2803__sbuf_out =   1.8000        
+ xi157.n2804__net1 =  12.6669n       
+ xi157.n2805__net1 =  12.4717n       
+ xi157.n2805__sbuf_out =   1.8000        
+ xi157.n2806__net1 =  12.6653n       
+ xi157.n2807__net1 =  12.8994n       
+ xi157.n2807__sbuf_out =   1.8000        
+ xi157.n2808__net1 =  12.8380n       
+ xi157.n2809__net1 =  12.8988n       
+ xi157.n2809__sbuf_out =   1.8000        
+ xi157.n280__net1 =  12.9282n       
+ xi157.n280__net17 =   1.8000        
+ xi157.n280__sbuf_out =   1.8000        
+ xi157.n280__vddio1 =   1.8000        
+ xi157.n280__vss1 =   9.3812n       
+ xi157.n2810__net1 =  12.8375n       
+ xi157.n2811__net1 =  12.4770n       
+ xi157.n2811__sbuf_out =   1.8000        
+ xi157.n2812__net1 =  12.6622n       
+ xi157.n2813__net1 =  12.4766n       
+ xi157.n2813__sbuf_out =   1.8000        
+ xi157.n2814__net1 =  12.6618n       
+ xi157.n2815__net1 =  12.8957n       
+ xi157.n2815__sbuf_out =   1.8000        
+ xi157.n2816__net1 =  12.8343n       
+ xi157.n2817__net1 =  12.8956n       
+ xi157.n2817__sbuf_out =   1.8000        
+ xi157.n2818__net1 =  12.8342n       
+ xi157.n2819__net1 =  12.4816n       
+ xi157.n2819__sbuf_out =   1.8000        
+ xi157.n281__net1 =  12.9208n       
+ xi157.n281__net17 =   1.8000        
+ xi157.n281__sbuf_out =   1.8000        
+ xi157.n281__vddio1 =   1.8000        
+ xi157.n281__vss1 =   9.3815n       
+ xi157.n2820__net1 =  12.6656n       
+ xi157.n2821__net1 =  12.9379n       
+ xi157.n2821__sbuf_out =   1.8000        
+ xi157.n2822__net1 =  12.8765n       
+ xi157.n2823__net1 =  12.5685n       
+ xi157.n2823__sbuf_out =   1.8000        
+ xi157.n2824__net1 =  12.7306n       
+ xi157.n2825__net1 =  12.7285n       
+ xi157.n2825__sbuf_out =   1.8000        
+ xi157.n2826__net1 =  12.5665n       
+ xi157.n2827__net1 =  12.7283n       
+ xi157.n2827__sbuf_out =   1.8000        
+ xi157.n2828__net1 =  12.9287n       
+ xi157.n2829__net1 =  12.8673n       
+ xi157.n2829__sbuf_out =   1.8000        
+ xi157.n282__net1 =  12.9212n       
+ xi157.n282__net17 =   1.8000        
+ xi157.n282__sbuf_out =   1.8000        
+ xi157.n282__vddio1 =   1.8000        
+ xi157.n282__vss1 =   9.3826n       
+ xi157.n2830__net1 =  12.9251n       
+ xi157.n2831__net1 =  12.8637n       
+ xi157.n2831__sbuf_out =   1.8000        
+ xi157.n2832__net1 =  12.4991n       
+ xi157.n2833__net1 =  12.6849n       
+ xi157.n2833__sbuf_out =   1.8000        
+ xi157.n2834__net1 =  12.4958n       
+ xi157.n2835__net1 =  12.6816n       
+ xi157.n2835__sbuf_out =   1.8000        
+ xi157.n2836__net1 =  12.8923n       
+ xi157.n2837__net1 =  12.8309n       
+ xi157.n2837__sbuf_out =   1.8000        
+ xi157.n2838__net1 =  12.8892n       
+ xi157.n2839__net1 =  12.8279n       
+ xi157.n2839__sbuf_out =   1.8000        
+ xi157.n283__net1 =  12.9221n       
+ xi157.n283__net17 =   1.8000        
+ xi157.n283__sbuf_out =   1.8000        
+ xi157.n283__vddio1 =   1.8000        
+ xi157.n283__vss1 =   9.3833n       
+ xi157.n2840__net1 =  12.4259n       
+ xi157.n2841__net1 =  12.6440n       
+ xi157.n2841__sbuf_out =   1.8000        
+ xi157.n2842__net1 =  12.4261n       
+ xi157.n2843__net1 =  12.6443n       
+ xi157.n2843__sbuf_out =   1.8000        
+ xi157.n2844__net1 =  12.8918n       
+ xi157.n2845__net1 =  12.8304n       
+ xi157.n2845__sbuf_out =   1.8000        
+ xi157.n2846__net1 =  12.8953n       
+ xi157.n2847__net1 =  12.8339n       
+ xi157.n2847__sbuf_out =   1.8000        
+ xi157.n2848__net1 =  12.4788n       
+ xi157.n2849__net1 =  12.6723n       
+ xi157.n2849__sbuf_out =   1.8000        
+ xi157.n284__net1 =  12.9212n       
+ xi157.n284__net17 =   1.8000        
+ xi157.n284__sbuf_out =   1.8000        
+ xi157.n284__vddio1 =   1.8000        
+ xi157.n284__vss1 =   9.3837n       
+ xi157.n2850__net1 =  12.4772n       
+ xi157.n2851__net1 =  12.6708n       
+ xi157.n2851__sbuf_out =   1.8000        
+ xi157.n2852__net1 =  12.8943n       
+ xi157.n2853__net1 =  12.8329n       
+ xi157.n2853__sbuf_out =   1.8000        
+ xi157.n2854__net1 =  12.8937n       
+ xi157.n2855__net1 =  12.8324n       
+ xi157.n2855__sbuf_out =   1.8000        
+ xi157.n2856__net1 =  12.4823n       
+ xi157.n2857__net1 =  12.6674n       
+ xi157.n2857__sbuf_out =   1.8000        
+ xi157.n2858__net1 =  12.4819n       
+ xi157.n2859__net1 =  12.6670n       
+ xi157.n2859__sbuf_out =   1.8000        
+ xi157.n285__net1 =  12.9126n       
+ xi157.n285__net17 =   1.8000        
+ xi157.n285__sbuf_out =   1.8000        
+ xi157.n285__vddio1 =   1.8000        
+ xi157.n285__vss1 =   9.3837n       
+ xi157.n2860__net1 =  12.8906n       
+ xi157.n2861__net1 =  12.8292n       
+ xi157.n2861__sbuf_out =   1.8000        
+ xi157.n2862__net1 =  12.8905n       
+ xi157.n2863__net1 =  12.8291n       
+ xi157.n2863__sbuf_out =   1.8000        
+ xi157.n2864__net1 =  12.4867n       
+ xi157.n2865__net1 =  12.6708n       
+ xi157.n2865__sbuf_out =   1.8000        
+ xi157.n2866__net1 =  12.9315n       
+ xi157.n2867__net1 =  12.8701n       
+ xi157.n2867__sbuf_out =   1.8000        
+ xi157.n2868__net1 =  12.5756n       
+ xi157.n2869__net1 =  12.7364n       
+ xi157.n2869__sbuf_out =   1.8000        
+ xi157.n286__net1 =  12.9131n       
+ xi157.n286__net17 =   1.8000        
+ xi157.n286__sbuf_out =   1.8000        
+ xi157.n286__vddio1 =   1.8000        
+ xi157.n286__vss1 =   9.3840n       
+ xi157.n2870__net1 =  12.7343n       
+ xi157.n2871__net1 =  12.5736n       
+ xi157.n2871__sbuf_out =   1.8000        
+ xi157.n2872__net1 =  12.7341n       
+ xi157.n2873__net1 =  12.9223n       
+ xi157.n2873__sbuf_out =   1.8000        
+ xi157.n2874__net1 =  12.8609n       
+ xi157.n2875__net1 =  12.9187n       
+ xi157.n2875__sbuf_out =   1.8000        
+ xi157.n2876__net1 =  12.8573n       
+ xi157.n2877__net1 =  12.5056n       
+ xi157.n2877__sbuf_out =   1.8000        
+ xi157.n2878__net1 =  12.6914n       
+ xi157.n2879__net1 =  12.5024n       
+ xi157.n2879__sbuf_out =   1.8000        
+ xi157.n287__net1 =  12.9131n       
+ xi157.n287__net17 =   1.8000        
+ xi157.n287__sbuf_out =   1.8000        
+ xi157.n287__vddio1 =   1.8000        
+ xi157.n2880__net1 =  12.6881n       
+ xi157.n2881__net1 =  12.8859n       
+ xi157.n2881__sbuf_out =   1.8000        
+ xi157.n2882__net1 =  12.8245n       
+ xi157.n2883__net1 =  12.8828n       
+ xi157.n2883__sbuf_out =   1.8000        
+ xi157.n2884__net1 =  12.8215n       
+ xi157.n2885__net1 =  12.4335n       
+ xi157.n2885__sbuf_out =   1.8000        
+ xi157.n2886__net1 =  12.6517n       
+ xi157.n2887__net1 =  12.4337n       
+ xi157.n2887__sbuf_out =   1.8000        
+ xi157.n2888__net1 =  12.6519n       
+ xi157.n2889__net1 =  12.8854n       
+ xi157.n2889__sbuf_out =   1.8000        
+ xi157.n288__net1 =  12.9140n       
+ xi157.n288__net17 =   1.8000        
+ xi157.n288__sbuf_out =   1.8000        
+ xi157.n288__vddio1 =   1.8000        
+ xi157.n288__vss1 =   9.3854n       
+ xi157.n2890__net1 =  12.8240n       
+ xi157.n2891__net1 =  12.8889n       
+ xi157.n2891__sbuf_out =   1.8000        
+ xi157.n2892__net1 =  12.8275n       
+ xi157.n2893__net1 =  12.4856n       
+ xi157.n2893__sbuf_out =   1.8000        
+ xi157.n2894__net1 =  12.6791n       
+ xi157.n2895__net1 =  12.4840n       
+ xi157.n2895__sbuf_out =   1.8000        
+ xi157.n2896__net1 =  12.6775n       
+ xi157.n2897__net1 =  12.8879n       
+ xi157.n2897__sbuf_out =   1.8000        
+ xi157.n2898__net1 =  12.8265n       
+ xi157.n2899__net1 =  12.8873n       
+ xi157.n2899__sbuf_out =   1.8000        
+ xi157.n289__net1 =  12.9062n       
+ xi157.n289__net17 =   1.8000        
+ xi157.n289__sbuf_out =   1.8000        
+ xi157.n289__vddio1 =   1.8000        
+ xi157.n289__vss1 =   9.3722n       
+ xi157.n28__net1 =  12.7691n       
+ xi157.n28__net17 =   1.8000        
+ xi157.n28__net3 =   1.8000        
+ xi157.n28__net7 =   7.3466n       
+ xi157.n28__sbuf_out =   1.8000        
+ xi157.n28__vddio1 =   1.8000        
+ xi157.n28__vss1 =   2.9104n       
+ xi157.n2900__net1 =  12.8259n       
+ xi157.n2901__net1 =  12.4888n       
+ xi157.n2901__sbuf_out =   1.8000        
+ xi157.n2902__net1 =  12.6739n       
+ xi157.n2903__net1 =  12.4884n       
+ xi157.n2903__sbuf_out =   1.8000        
+ xi157.n2904__net1 =  12.6735n       
+ xi157.n2905__net1 =  12.8842n       
+ xi157.n2905__sbuf_out =   1.8000        
+ xi157.n2906__net1 =  12.8228n       
+ xi157.n2907__net1 =  12.8840n       
+ xi157.n2907__sbuf_out =   1.8000        
+ xi157.n2908__net1 =  12.8227n       
+ xi157.n2909__net1 =  12.4930n       
+ xi157.n2909__sbuf_out =   1.8000        
+ xi157.n290__net1 =  12.9066n       
+ xi157.n290__net17 =   1.8000        
+ xi157.n290__sbuf_out =   1.8000        
+ xi157.n290__vddio1 =   1.8000        
+ xi157.n290__vss1 =   9.3965n       
+ xi157.n2910__net1 =  12.6772n       
+ xi157.n2911__net1 =  12.9238n       
+ xi157.n2911__sbuf_out =   1.8000        
+ xi157.n2912__net1 =  12.8624n       
+ xi157.n2913__net1 =  12.5837n       
+ xi157.n2913__sbuf_out =   1.8000        
+ xi157.n2914__net1 =  12.7434n       
+ xi157.n2915__net1 =  12.7412n       
+ xi157.n2915__sbuf_out =   1.8000        
+ xi157.n2916__net1 =  12.5818n       
+ xi157.n2917__net1 =  12.7411n       
+ xi157.n2917__sbuf_out =   1.8000        
+ xi157.n2918__net1 =  12.9146n       
+ xi157.n2919__net1 =  12.8533n       
+ xi157.n2919__sbuf_out =   1.8000        
+ xi157.n291__net1 =  12.9075n       
+ xi157.n291__net17 =   1.8000        
+ xi157.n291__sbuf_out =   1.8000        
+ xi157.n291__vddio1 =   1.8000        
+ xi157.n291__vss1 =   9.3965n       
+ xi157.n2920__net1 =  12.9110n       
+ xi157.n2921__net1 =  12.8496n       
+ xi157.n2921__sbuf_out =   1.8000        
+ xi157.n2922__net1 =  12.5133n       
+ xi157.n2923__net1 =  12.6993n       
+ xi157.n2923__sbuf_out =   1.8000        
+ xi157.n2924__net1 =  12.5101n       
+ xi157.n2925__net1 =  12.6959n       
+ xi157.n2925__sbuf_out =   1.8000        
+ xi157.n2926__net1 =  12.8782n       
+ xi157.n2927__net1 =  12.8168n       
+ xi157.n2927__sbuf_out =   1.8000        
+ xi157.n2928__net1 =  12.8751n       
+ xi157.n2929__net1 =  12.8138n       
+ xi157.n2929__sbuf_out =   1.8000        
+ xi157.n292__net1 =  12.9066n       
+ xi157.n292__net17 =   1.8000        
+ xi157.n292__sbuf_out =   1.8000        
+ xi157.n292__vddio1 =   1.8000        
+ xi157.n292__vss1 =   9.3982n       
+ xi157.n2930__net1 =  12.4426n       
+ xi157.n2931__net1 =  12.6608n       
+ xi157.n2931__sbuf_out =   1.8000        
+ xi157.n2932__net1 =  12.4428n       
+ xi157.n2933__net1 =  12.6611n       
+ xi157.n2933__sbuf_out =   1.8000        
+ xi157.n2934__net1 =  12.8777n       
+ xi157.n2935__net1 =  12.8163n       
+ xi157.n2935__sbuf_out =   1.8000        
+ xi157.n2936__net1 =  12.8812n       
+ xi157.n2937__net1 =  12.8198n       
+ xi157.n2937__sbuf_out =   1.8000        
+ xi157.n2938__net1 =  12.4936n       
+ xi157.n2939__net1 =  12.6872n       
+ xi157.n2939__sbuf_out =   1.8000        
+ xi157.n293__net1 =  12.8974n       
+ xi157.n293__net17 =   1.8000        
+ xi157.n293__sbuf_out =   1.8000        
+ xi157.n293__vddio1 =   1.8000        
+ xi157.n293__vss1 =   9.3982n       
+ xi157.n2940__net1 =  12.4921n       
+ xi157.n2941__net1 =  12.6857n       
+ xi157.n2941__sbuf_out =   1.8000        
+ xi157.n2942__net1 =  12.8802n       
+ xi157.n2943__net1 =  12.8188n       
+ xi157.n2943__sbuf_out =   1.8000        
+ xi157.n2944__net1 =  12.8796n       
+ xi157.n2945__net1 =  12.8183n       
+ xi157.n2946__net1 =  12.4964n       
+ xi157.n2947__net1 =  12.6816n       
+ xi157.n2948__net1 =  12.4961n       
+ xi157.n2949__net1 =  12.6813n       
+ xi157.n294__net1 =  12.8979n       
+ xi157.n294__net17 =   1.8000        
+ xi157.n294__sbuf_out =   1.8000        
+ xi157.n294__vddio1 =   1.8000        
+ xi157.n294__vss1 =   9.3995n       
+ xi157.n2950__net1 =  12.8765n       
+ xi157.n2951__net1 =  12.8151n       
+ xi157.n2952__net1 =  12.8764n       
+ xi157.n2953__net1 =  12.8150n       
+ xi157.n2954__net1 =  12.5006n       
+ xi157.n2955__net1 =  12.6849n       
+ xi157.n2956__net1 =  12.8452n       
+ xi157.n2957__net1 =  12.8145n       
+ xi157.n2958__net1 =  12.7088n       
+ xi157.n2959__net1 =  12.7901n       
+ xi157.n295__net1 =  12.8979n       
+ xi157.n295__net17 =   1.8000        
+ xi157.n295__sbuf_out =   1.8000        
+ xi157.n295__vddio1 =   1.8000        
+ xi157.n295__vss1 =   9.3995n       
+ xi157.n2960__net1 =  12.7880n       
+ xi157.n2961__net1 =  12.7819n       
+ xi157.n2962__net1 =  12.7007n       
+ xi157.n2963__net1 =  12.7819n       
+ xi157.n2964__net1 =  12.8353n       
+ xi157.n2965__net1 =  12.8050n       
+ xi157.n2966__net1 =  12.8093n       
+ xi157.n2967__net1 =  12.7978n       
+ xi157.n2968__net1 =  12.8214n       
+ xi157.n2969__net1 =  12.7911n       
+ xi157.n296__net1 =  12.8988n       
+ xi157.n296__net17 =   1.8000        
+ xi157.n296__sbuf_out =   1.8000        
+ xi157.n296__vddio1 =   1.8000        
+ xi157.n296__vss1 =   9.4005n       
+ xi157.n2970__net1 =  12.6590n       
+ xi157.n2971__net1 =  12.7541n       
+ xi157.n2972__net1 =  12.7516n       
+ xi157.n2973__net1 =  12.7410n       
+ xi157.n2974__net1 =  12.6478n       
+ xi157.n2975__net1 =  12.7427n       
+ xi157.n2976__net1 =  12.7980n       
+ xi157.n2977__net1 =  12.7677n       
+ xi157.n2978__net1 =  12.7722n       
+ xi157.n2979__net1 =  12.7626n       
+ xi157.n297__net1 =  12.8905n       
+ xi157.n297__net17 =   1.8000        
+ xi157.n297__sbuf_out =   1.8000        
+ xi157.n297__vddio1 =   1.8000        
+ xi157.n297__vss1 =   9.4005n       
+ xi157.n2980__net1 =  12.7863n       
+ xi157.n2981__net1 =  12.7561n       
+ xi157.n2982__net1 =  12.6086n       
+ xi157.n2983__net1 =  12.7201n       
+ xi157.n2984__net1 =  12.7177n       
+ xi157.n2985__net1 =  12.7184n       
+ xi157.n2986__net1 =  12.6095n       
+ xi157.n2987__net1 =  12.7210n       
+ xi157.n2988__net1 =  12.7881n       
+ xi157.n2989__net1 =  12.7578n       
+ xi157.n298__net1 =  12.8910n       
+ xi157.n298__net17 =   1.8000        
+ xi157.n298__sbuf_out =   1.8000        
+ xi157.n298__vddio1 =   1.8000        
+ xi157.n298__vss1 =   9.4013n       
+ xi157.n2990__net1 =  12.7646n       
+ xi157.n2991__net1 =  12.7346n       
+ xi157.n2992__net1 =  12.6378n       
+ xi157.n2993__net1 =  12.7367n       
+ xi157.n2994__net1 =  12.7965n       
+ xi157.n2995__net1 =  12.7662n       
+ xi157.n2996__net1 =  12.7715n       
+ xi157.n2997__net1 =  12.7697n       
+ xi157.n2998__net1 =  12.7944n       
+ xi157.n2999__net1 =  12.7641n       
+ xi157.n299__net1 =  12.8919n       
+ xi157.n299__net17 =   1.8000        
+ xi157.n299__sbuf_out =   1.8000        
+ xi157.n299__vddio1 =   1.8000        
+ xi157.n299__vss1 =   9.4013n       
+ xi157.n29__net1 =  12.7700n       
+ xi157.n29__net17 =   1.8000        
+ xi157.n29__net3 =   1.8000        
+ xi157.n29__net7 =   7.3424n       
+ xi157.n29__sbuf_out =   1.8000        
+ xi157.n29__vddio1 =   1.8000        
+ xi157.n29__vss1 =   2.9100n       
+ xi157.n2__net1 =  12.8274n       
+ xi157.n2__net17 =   1.8000        
+ xi157.n2__net3 =   1.8000        
+ xi157.n2__net7 =   7.3642n       
+ xi157.n2__sbuf_in =  22.4574n       
+ xi157.n2__sbuf_out =   1.8000        
+ xi157.n2__vddio1 =   1.8000        
+ xi157.n2__vss1 =   1.4749n       
+ xi157.n3000__net1 =  12.6380n       
+ xi157.n3001__net1 =  12.7326n       
+ xi157.n3002__net1 =  12.7305n       
+ xi157.n3003__net1 =  12.7294n       
+ xi157.n3004__net1 =  12.6369n       
+ xi157.n3005__net1 =  12.7315n       
+ xi157.n3006__net1 =  12.7921n       
+ xi157.n3007__net1 =  12.7618n       
+ xi157.n3008__net1 =  12.7673n       
+ xi157.n3009__net1 =  12.6388n       
+ xi157.n300__net1 =  12.8910n       
+ xi157.n300__net17 =   1.8000        
+ xi157.n300__sbuf_out =   1.8000        
+ xi157.n300__vddio1 =   1.8000        
+ xi157.n300__vss1 =   9.4017n       
+ xi157.n3010__net1 =  12.7331n       
+ xi157.n3011__net1 =  12.7918n       
+ xi157.n3012__net1 =  12.7615n       
+ xi157.n3013__net1 =  12.7670n       
+ xi157.n301__net1 =  12.8812n       
+ xi157.n301__net17 =   1.8000        
+ xi157.n301__sbuf_out =   1.8000        
+ xi157.n301__vss1 =   9.4017n       
+ xi157.n3029__net1 =  12.8269n       
+ xi157.n302__net1 =  12.8816n       
+ xi157.n302__net17 =   1.8000        
+ xi157.n302__sbuf_out =   1.8000        
+ xi157.n302__vddio1 =   1.8000        
+ xi157.n302__vss1 =   9.4019n       
+ xi157.n3030__net1 =  12.8190n       
+ xi157.n3031__net1 =  12.8085n       
+ xi157.n3032__net1 =  12.8001n       
+ xi157.n3033__net1 =  12.7890n       
+ xi157.n3034__net1 =  12.7802n       
+ xi157.n3035__net1 =  12.7685n       
+ xi157.n3036__net1 =  12.7573n       
+ xi157.n3037__net1 =  12.6430n       
+ xi157.n3038__net1 =  12.7420n       
+ xi157.n303__net1 =  12.8816n       
+ xi157.n303__net17 =   1.8000        
+ xi157.n303__sbuf_out =   1.8000        
+ xi157.n303__vss1 =   9.4019n       
+ xi157.n3044__net1 =  12.7695n       
+ xi157.n3045__net1 =  12.7704n       
+ xi157.n3046__net1 =  12.7708n       
+ xi157.n3049__net1 =  12.8018n       
+ xi157.n304__net1 =  12.8825n       
+ xi157.n304__net17 =   1.8000        
+ xi157.n304__sbuf_out =   1.8000        
+ xi157.n304__vddio1 =   1.8000        
+ xi157.n304__vss1 =   9.1388n       
+ xi157.n3050__net1 =  12.7715n       
+ xi157.n3051__net1 =  12.7757n       
+ xi157.n3052__net1 =  12.7396n       
+ xi157.n305__net1 =  12.8737n       
+ xi157.n305__net17 =   1.8000        
+ xi157.n305__sbuf_out =   1.8000        
+ xi157.n305__vddio1 =   1.8000        
+ xi157.n305__vss1 =   9.1298n       
+ xi157.n306__net1 =  12.8742n       
+ xi157.n306__net17 =   1.8000        
+ xi157.n306__sbuf_out =   1.8000        
+ xi157.n306__vddio1 =   1.8000        
+ xi157.n306__vss1 =   9.1348n       
+ xi157.n307__net1 =  12.8751n       
+ xi157.n307__net17 =   1.8000        
+ xi157.n307__sbuf_out =   1.8000        
+ xi157.n307__vddio1 =   1.8000        
+ xi157.n307__vss1 =   9.1304n       
+ xi157.n308__net1 =  12.8742n       
+ xi157.n308__net17 =   1.8000        
+ xi157.n308__sbuf_out =   1.8000        
+ xi157.n308__vddio1 =   1.8000        
+ xi157.n308__vss1 =   9.1318n       
+ xi157.n309__net1 =  13.0530n       
+ xi157.n309__net17 =   1.8000        
+ xi157.n309__sbuf_out =   1.8000        
+ xi157.n309__vddio1 =   1.8000        
+ xi157.n309__vss1 =   9.1335n       
+ xi157.n30__net1 =  12.7700n       
+ xi157.n30__net17 =   1.8000        
+ xi157.n30__net3 =   1.8000        
+ xi157.n30__net7 =   7.3415n       
+ xi157.n30__sbuf_out =   1.8000        
+ xi157.n30__vddio1 =   1.8000        
+ xi157.n30__vss1 =   2.9097n       
+ xi157.n310__net1 =  13.0535n       
+ xi157.n310__net17 =   1.8000        
+ xi157.n310__sbuf_out =   1.8000        
+ xi157.n310__vddio1 =   1.8000        
+ xi157.n310__vss1 =   9.1345n       
+ xi157.n311__net1 =  13.0544n       
+ xi157.n311__net17 =   1.8000        
+ xi157.n311__sbuf_out =   1.8000        
+ xi157.n311__vddio1 =   1.8000        
+ xi157.n311__vss1 =   9.1349n       
+ xi157.n312__net1 =  13.0535n       
+ xi157.n312__net17 =   1.8000        
+ xi157.n312__sbuf_out =   1.8000        
+ xi157.n312__vddio1 =   1.8000        
+ xi157.n312__vss1 =   9.1359n       
+ xi157.n313__net1 =  13.0527n       
+ xi157.n313__net17 =   1.8000        
+ xi157.n313__sbuf_out =   1.8000        
+ xi157.n313__vddio1 =   1.8000        
+ xi157.n313__vss1 =   9.1366n       
+ xi157.n314__net1 =  13.0532n       
+ xi157.n314__net17 =   1.8000        
+ xi157.n314__sbuf_out =   1.8000        
+ xi157.n314__vddio1 =   1.8000        
+ xi157.n314__vss1 =   9.1370n       
+ xi157.n315__net1 =  13.0532n       
+ xi157.n315__net17 =   1.8000        
+ xi157.n315__sbuf_out =   1.8000        
+ xi157.n315__vddio1 =   1.8000        
+ xi157.n315__vss1 =   9.1370n       
+ xi157.n316__net1 =  13.0541n       
+ xi157.n316__net17 =   1.8000        
+ xi157.n316__sbuf_out =   1.8000        
+ xi157.n316__vddio1 =   1.8000        
+ xi157.n316__vss1 =   9.1373n       
+ xi157.n317__net1 =  13.0522n       
+ xi157.n317__net17 =   1.8000        
+ xi157.n317__sbuf_out =   1.8000        
+ xi157.n317__vddio1 =   1.8000        
+ xi157.n318__net1 =  13.0527n       
+ xi157.n318__net17 =   1.8000        
+ xi157.n318__sbuf_out =   1.8000        
+ xi157.n318__vddio1 =   1.8000        
+ xi157.n318__vss1 =   9.1388n       
+ xi157.n319__net1 =  13.0536n       
+ xi157.n319__net17 =   1.8000        
+ xi157.n319__sbuf_out =   1.8000        
+ xi157.n319__vddio1 =   1.8000        
+ xi157.n319__vss1 =   9.1255n       
+ xi157.n31__net1 =  12.7695n       
+ xi157.n31__net17 =   1.8000        
+ xi157.n31__net3 =   1.8000        
+ xi157.n31__net7 =   7.3367n       
+ xi157.n31__sbuf_out =   1.8000        
+ xi157.n31__vddio1 =   1.8000        
+ xi157.n31__vss1 =   2.9094n       
+ xi157.n320__net1 =  13.0527n       
+ xi157.n320__net17 =   1.8000        
+ xi157.n320__sbuf_out =   1.8000        
+ xi157.n320__vddio1 =   1.8000        
+ xi157.n320__vss1 =   9.1498n       
+ xi157.n3211__net1 =  13.0224n       
+ xi157.n3212__net1 =  13.0197n       
+ xi157.n3213__net1 =  13.0158n       
+ xi157.n3214__net1 =  13.0125n       
+ xi157.n3215__net1 =  13.0080n       
+ xi157.n3216__net1 =  13.0043n       
+ xi157.n3217__net1 =  12.9992n       
+ xi157.n3218__net1 =  12.9951n       
+ xi157.n3219__net1 =  12.9894n       
+ xi157.n321__net1 =  13.0513n       
+ xi157.n321__net17 =   1.8000        
+ xi157.n321__sbuf_out =   1.8000        
+ xi157.n321__vddio1 =   1.8000        
+ xi157.n321__vss1 =   9.1498n       
+ xi157.n3220__net1 =  12.9847n       
+ xi157.n3221__net1 =  12.9784n       
+ xi157.n322__net1 =  13.0518n       
+ xi157.n322__net17 =   1.8000        
+ xi157.n322__sbuf_out =   1.8000        
+ xi157.n322__vddio1 =   1.8000        
+ xi157.n322__vss1 =   9.1515n       
+ xi157.n323__net1 =  13.0518n       
+ xi157.n323__net17 =   1.8000        
+ xi157.n323__sbuf_out =   1.8000        
+ xi157.n323__vddio1 =   1.8000        
+ xi157.n323__vss1 =   9.1515n       
+ xi157.n324__net1 =  13.0527n       
+ xi157.n324__net17 =   1.8000        
+ xi157.n324__sbuf_out =   1.8000        
+ xi157.n324__vddio1 =   1.8000        
+ xi157.n324__vss1 =   9.1528n       
+ xi157.n325__net1 =  13.0504n       
+ xi157.n325__net17 =   1.8000        
+ xi157.n325__sbuf_out =   1.8000        
+ xi157.n325__vddio1 =   1.8000        
+ xi157.n325__vss1 =   9.1528n       
+ xi157.n326__net1 =  13.0509n       
+ xi157.n326__net17 =   1.8000        
+ xi157.n326__sbuf_out =   1.8000        
+ xi157.n326__vddio1 =   1.8000        
+ xi157.n326__vss1 =   9.1539n       
+ xi157.n327__net1 =  13.0518n       
+ xi157.n327__net17 =   1.8000        
+ xi157.n327__sbuf_out =   1.8000        
+ xi157.n327__vddio1 =   1.8000        
+ xi157.n327__vss1 =   9.1539n       
+ xi157.n328__net1 =  13.0509n       
+ xi157.n328__net17 =   1.8000        
+ xi157.n328__sbuf_out =   1.8000        
+ xi157.n328__vddio1 =   1.8000        
+ xi157.n328__vss1 =   9.1546n       
+ xi157.n329__net1 =  13.0489n       
+ xi157.n329__net17 =   1.8000        
+ xi157.n329__sbuf_out =   1.8000        
+ xi157.n329__vddio1 =   1.8000        
+ xi157.n329__vss1 =   9.1546n       
+ xi157.n32__net1 =  12.7709n       
+ xi157.n32__net17 =   1.8000        
+ xi157.n32__net3 =   1.8000        
+ xi157.n32__net7 =   7.3358n       
+ xi157.n32__sbuf_out =   1.8000        
+ xi157.n32__vddio1 =   1.8000        
+ xi157.n32__vss1 =   2.9087n       
+ xi157.n330__net1 =  13.0494n       
+ xi157.n330__net17 =   1.8000        
+ xi157.n330__sbuf_out =   1.8000        
+ xi157.n330__vddio1 =   1.8000        
+ xi157.n330__vss1 =   9.1550n       
+ xi157.n331__net1 =  13.0494n       
+ xi157.n331__net17 =   1.8000        
+ xi157.n331__sbuf_out =   1.8000        
+ xi157.n331__vss1 =   9.1550n       
+ xi157.n332__net1 =  13.0503n       
+ xi157.n332__net17 =   1.8000        
+ xi157.n332__sbuf_out =   1.8000        
+ xi157.n332__vddio1 =   1.8000        
+ xi157.n332__vss1 =   9.1553n       
+ xi157.n333__net1 =  13.0475n       
+ xi157.n333__net17 =   1.8000        
+ xi157.n333__sbuf_out =   1.8000        
+ xi157.n333__vss1 =   9.1553n       
+ xi157.n334__net1 =  13.0480n       
+ xi157.n334__net17 =   1.8000        
+ xi157.n334__sbuf_out =   1.8000        
+ xi157.n334__vddio1 =   1.8000        
+ xi157.n334__vss1 =   8.8738n       
+ xi157.n335__net1 =  13.0489n       
+ xi157.n335__net17 =   1.8000        
+ xi157.n335__sbuf_out =   1.8000        
+ xi157.n335__vddio1 =   1.8000        
+ xi157.n335__vss1 =   8.8648n       
+ xi157.n336__net1 =  13.0480n       
+ xi157.n336__net17 =   1.8000        
+ xi157.n336__sbuf_out =   1.8000        
+ xi157.n336__vddio1 =   1.8000        
+ xi157.n336__vss1 =   8.8699n       
+ xi157.n3372__net1 =  12.8735n       
+ xi157.n337__net1 =  13.0454n       
+ xi157.n337__net17 =   1.8000        
+ xi157.n337__sbuf_out =   1.8000        
+ xi157.n337__vddio1 =   1.8000        
+ xi157.n337__vss1 =   8.8655n       
+ xi157.n3388__net1 =  12.8809n       
+ xi157.n338__net1 =  13.0459n       
+ xi157.n338__net17 =   1.8000        
+ xi157.n338__sbuf_out =   1.8000        
+ xi157.n338__vddio1 =   1.8000        
+ xi157.n338__vss1 =   8.8668n       
+ xi157.n3390__net1 =  12.8902n       
+ xi157.n3393__net1 =  12.8971n       
+ xi157.n3397__net1 =  12.9059n       
+ xi157.n339__net1 =  13.0459n       
+ xi157.n339__net17 =   1.8000        
+ xi157.n339__sbuf_out =   1.8000        
+ xi157.n339__vddio1 =   1.8000        
+ xi157.n339__vss1 =   8.8685n       
+ xi157.n33__net1 =  12.7718n       
+ xi157.n33__net17 =   1.8000        
+ xi157.n33__net3 =   1.8000        
+ xi157.n33__net7 =   7.3303n       
+ xi157.n33__sbuf_out =   1.8000        
+ xi157.n33__vddio1 =   1.8000        
+ xi157.n33__vss1 =   2.9084n       
+ xi157.n3402__net1 =  12.9124n       
+ xi157.n3408__net1 =  12.9205n       
+ xi157.n340__net1 =  13.0468n       
+ xi157.n340__net17 =   1.8000        
+ xi157.n340__sbuf_out =   1.8000        
+ xi157.n340__vddio1 =   1.8000        
+ xi157.n340__vss1 =   8.8695n       
+ xi157.n3415__net1 =  12.9265n       
+ xi157.n341__net1 =  13.0436n       
+ xi157.n341__net17 =   1.8000        
+ xi157.n341__sbuf_out =   1.8000        
+ xi157.n341__vddio1 =   1.8000        
+ xi157.n341__vss1 =   8.8699n       
+ xi157.n3423__net1 =  12.9340n       
+ xi157.n342__net1 =  13.0441n       
+ xi157.n342__net17 =   1.8000        
+ xi157.n342__sbuf_out =   1.8000        
+ xi157.n342__vddio1 =   1.8000        
+ xi157.n342__vss1 =   8.8709n       
+ xi157.n3432__net1 =  12.9395n       
+ xi157.n343__net1 =  13.0450n       
+ xi157.n343__net17 =   1.8000        
+ xi157.n343__sbuf_out =   1.8000        
+ xi157.n343__vddio1 =   1.8000        
+ xi157.n343__vss1 =   8.8716n       
+ xi157.n3442__net1 =  12.9465n       
+ xi157.n344__net1 =  13.0441n       
+ xi157.n344__net17 =   1.8000        
+ xi157.n344__sbuf_out =   1.8000        
+ xi157.n344__vddio1 =   1.8000        
+ xi157.n344__vss1 =   8.8720n       
+ xi157.n345__net1 =  13.0409n       
+ xi157.n345__net17 =   1.8000        
+ xi157.n345__sbuf_out =   1.8000        
+ xi157.n345__vddio1 =   1.8000        
+ xi157.n345__vss1 =   8.8720n       
+ xi157.n346__net1 =  13.0414n       
+ xi157.n346__net17 =   1.8000        
+ xi157.n346__sbuf_out =   1.8000        
+ xi157.n346__vddio1 =   1.8000        
+ xi157.n346__vss1 =   8.8723n       
+ xi157.n347__net1 =  13.0414n       
+ xi157.n347__net17 =   1.8000        
+ xi157.n347__sbuf_out =   1.8000        
+ xi157.n347__vddio1 =   1.8000        
+ xi157.n348__net1 =  13.0423n       
+ xi157.n348__net17 =   1.8000        
+ xi157.n348__sbuf_out =   1.8000        
+ xi157.n348__vddio1 =   1.8000        
+ xi157.n348__vss1 =   8.8738n       
+ xi157.n349__net1 =  13.0386n       
+ xi157.n349__net17 =   1.8000        
+ xi157.n349__sbuf_out =   1.8000        
+ xi157.n349__vddio1 =   1.8000        
+ xi157.n349__vss1 =   8.8606n       
+ xi157.n34__net1 =  12.7709n       
+ xi157.n34__net17 =   1.8000        
+ xi157.n34__net3 =   1.8000        
+ xi157.n34__net7 =   7.3294n       
+ xi157.n34__sbuf_out =   1.8000        
+ xi157.n34__vddio1 =   1.8000        
+ xi157.n34__vss1 =   2.9286n       
+ xi157.n350__net1 =  13.0391n       
+ xi157.n350__net17 =   1.8000        
+ xi157.n350__sbuf_out =   1.8000        
+ xi157.n350__vddio1 =   1.8000        
+ xi157.n350__vss1 =   8.8848n       
+ xi157.n351__net1 =  13.0399n       
+ xi157.n351__net17 =   1.8000        
+ xi157.n351__sbuf_out =   1.8000        
+ xi157.n351__vddio1 =   1.8000        
+ xi157.n351__vss1 =   8.8848n       
+ xi157.n352__net1 =  13.0391n       
+ xi157.n352__net17 =   1.8000        
+ xi157.n352__sbuf_out =   1.8000        
+ xi157.n352__vddio1 =   1.8000        
+ xi157.n352__vss1 =   8.8865n       
+ xi157.n353__net1 =  12.8284n       
+ xi157.n353__net17 =   1.8000        
+ xi157.n353__sbuf_out =   1.8000        
+ xi157.n353__vddio1 =   1.8000        
+ xi157.n353__vss1 =   8.8865n       
+ xi157.n3548__net1 =  13.0383n       
+ xi157.n354__net1 =  12.8275n       
+ xi157.n354__net17 =   1.8000        
+ xi157.n354__sbuf_out =   1.8000        
+ xi157.n354__vddio1 =   1.8000        
+ xi157.n354__vss1 =   8.8879n       
+ xi157.n355__net1 =  12.8270n       
+ xi157.n355__net17 =   1.8000        
+ xi157.n355__sbuf_out =   1.8000        
+ xi157.n355__vddio1 =   1.8000        
+ xi157.n355__vss1 =   8.8879n       
+ xi157.n3564__net1 =  13.0406n       
+ xi157.n3566__net1 =  13.0433n       
+ xi157.n3569__net1 =  13.0452n       
+ xi157.n356__net1 =  12.8275n       
+ xi157.n356__net17 =   1.8000        
+ xi157.n356__sbuf_out =   1.8000        
+ xi157.n356__vddio1 =   1.8000        
+ xi157.n356__vss1 =   8.8889n       
+ xi157.n3573__net1 =  13.0473n       
+ xi157.n3578__net1 =  13.0486n       
+ xi157.n357__net1 =  12.8196n       
+ xi157.n357__net17 =   1.8000        
+ xi157.n357__sbuf_out =   1.8000        
+ xi157.n357__vddio1 =   1.8000        
+ xi157.n357__vss1 =   8.8889n       
+ xi157.n3584__net1 =  13.0501n       
+ xi157.n358__net1 =  12.8196n       
+ xi157.n358__net17 =   1.8000        
+ xi157.n358__sbuf_out =   1.8000        
+ xi157.n358__vddio1 =   1.8000        
+ xi157.n358__vss1 =   8.8896n       
+ xi157.n3591__net1 =  13.0511n       
+ xi157.n3599__net1 =  13.0520n       
+ xi157.n359__net1 =  12.8191n       
+ xi157.n359__net17 =   1.8000        
+ xi157.n359__sbuf_out =   1.8000        
+ xi157.n359__vddio1 =   1.8000        
+ xi157.n359__vss1 =   8.8896n       
+ xi157.n35__net1 =  12.7704n       
+ xi157.n35__net17 =   1.8000        
+ xi157.n35__net3 =   1.8000        
+ xi157.n35__net7 =   7.3649n       
+ xi157.n35__sbuf_out =   1.8000        
+ xi157.n35__vddio1 =   1.8000        
+ xi157.n35__vss1 =   2.9284n       
+ xi157.n3608__net1 =  13.0524n       
+ xi157.n360__net1 =  12.8205n       
+ xi157.n360__net17 =   1.8000        
+ xi157.n360__sbuf_out =   1.8000        
+ xi157.n360__vddio1 =   1.8000        
+ xi157.n360__vss1 =   8.8900n       
+ xi157.n361__net1 =  12.8099n       
+ xi157.n361__net17 =   1.8000        
+ xi157.n361__sbuf_out =   1.8000        
+ xi157.n361__vss1 =   8.8900n       
+ xi157.n362__net1 =  12.8090n       
+ xi157.n362__net17 =   1.8000        
+ xi157.n362__sbuf_out =   1.8000        
+ xi157.n362__vddio1 =   1.8000        
+ xi157.n362__vss1 =   8.8903n       
+ xi157.n363__net1 =  12.8086n       
+ xi157.n363__net17 =   1.8000        
+ xi157.n363__sbuf_out =   1.8000        
+ xi157.n363__vss1 =   8.8903n       
+ xi157.n364__net1 =  12.8090n       
+ xi157.n364__net17 =   1.8000        
+ xi157.n364__sbuf_out =   1.8000        
+ xi157.n364__vddio1 =   1.8000        
+ xi157.n364__vss1 =   8.5208n       
+ xi157.n365__net1 =  12.8007n       
+ xi157.n365__net17 =   1.8000        
+ xi157.n365__sbuf_out =   1.8000        
+ xi157.n365__vddio1 =   1.8000        
+ xi157.n365__vss1 =   8.5118n       
+ xi157.n366__net1 =  12.8007n       
+ xi157.n366__net17 =   1.8000        
+ xi157.n366__sbuf_out =   1.8000        
+ xi157.n366__vddio1 =   1.8000        
+ xi157.n366__vss1 =   8.3934n       
+ xi157.n367__net1 =  12.8002n       
+ xi157.n367__net17 =   1.8000        
+ xi157.n367__sbuf_out =   1.8000        
+ xi157.n367__vddio1 =   1.8000        
+ xi157.n367__vss1 =   8.5009n       
+ xi157.n368__net1 =  12.8016n       
+ xi157.n368__net17 =   1.8000        
+ xi157.n368__sbuf_out =   1.8000        
+ xi157.n368__vddio1 =   1.8000        
+ xi157.n368__vss1 =   8.4789n       
+ xi157.n369__net1 =  12.7905n       
+ xi157.n369__net17 =   1.8000        
+ xi157.n369__sbuf_out =   1.8000        
+ xi157.n369__vddio1 =   1.8000        
+ xi157.n369__vss1 =   8.4466n       
+ xi157.n36__net1 =  12.7709n       
+ xi157.n36__net17 =   1.8000        
+ xi157.n36__net3 =   1.8000        
+ xi157.n36__net7 =   7.3640n       
+ xi157.n36__sbuf_out =   1.8000        
+ xi157.n36__vddio1 =   1.8000        
+ xi157.n36__vss1 =   2.9280n       
+ xi157.n370__net1 =  12.7896n       
+ xi157.n370__net17 =   1.8000        
+ xi157.n370__sbuf_out =   1.8000        
+ xi157.n370__vddio1 =   1.8000        
+ xi157.n370__vss1 =   8.4233n       
+ xi157.n371__net1 =  12.7891n       
+ xi157.n371__net17 =   1.8000        
+ xi157.n371__sbuf_out =   1.8000        
+ xi157.n371__vddio1 =   1.8000        
+ xi157.n371__vss1 =   8.4149n       
+ xi157.n3723__net1 =  12.8869n       
+ xi157.n3725__net1 =  12.7210n       
+ xi157.n3727__net1 =  12.7189n       
+ xi157.n3729__net1 =  12.8777n       
+ xi157.n372__net1 =  12.7896n       
+ xi157.n372__net17 =   1.8000        
+ xi157.n372__sbuf_out =   1.8000        
+ xi157.n372__vddio1 =   1.8000        
+ xi157.n372__vss1 =   8.3852n       
+ xi157.n3731__net1 =  12.8741n       
+ xi157.n3733__net1 =  12.6743n       
+ xi157.n3735__net1 =  12.6710n       
+ xi157.n3737__net1 =  12.8413n       
+ xi157.n3739__net1 =  12.8382n       
+ xi157.n373__net1 =  12.7808n       
+ xi157.n373__net17 =   1.8000        
+ xi157.n373__sbuf_out =   1.8000        
+ xi157.n373__vddio1 =   1.8000        
+ xi157.n373__vss1 =   8.3551n       
+ xi157.n3741__net1 =  12.6316n       
+ xi157.n3743__net1 =  12.6318n       
+ xi157.n3745__net1 =  12.8408n       
+ xi157.n3747__net1 =  12.8443n       
+ xi157.n3749__net1 =  12.6612n       
+ xi157.n374__net1 =  12.7808n       
+ xi157.n374__net17 =   1.8000        
+ xi157.n374__sbuf_out =   1.8000        
+ xi157.n374__vddio1 =   1.8000        
+ xi157.n374__vss1 =   8.3247n       
+ xi157.n3751__net1 =  12.6597n       
+ xi157.n3753__net1 =  12.8433n       
+ xi157.n3755__net1 =  12.8427n       
+ xi157.n3757__net1 =  12.6568n       
+ xi157.n3759__net1 =  12.6564n       
+ xi157.n375__net1 =  12.7803n       
+ xi157.n375__net17 =   1.8000        
+ xi157.n375__sbuf_out =   1.8000        
+ xi157.n375__vddio1 =   1.8000        
+ xi157.n375__vss1 =   8.3204n       
+ xi157.n3761__net1 =  12.8396n       
+ xi157.n3763__net1 =  12.8395n       
+ xi157.n3765__net1 =  12.6603n       
+ xi157.n3767__net1 =  12.8832n       
+ xi157.n3769__net1 =  12.7245n       
+ xi157.n376__net1 =  12.7817n       
+ xi157.n376__net17 =   1.8000        
+ xi157.n376__sbuf_out =   1.8000        
+ xi157.n376__vddio1 =   1.8000        
+ xi157.n376__vss1 =   8.2874n       
+ xi157.n3771__net1 =  12.7223n       
+ xi157.n3773__net1 =  12.8740n       
+ xi157.n3775__net1 =  12.8704n       
+ xi157.n3777__net1 =  12.6781n       
+ xi157.n3779__net1 =  12.6748n       
+ xi157.n377__net1 =  12.7700n       
+ xi157.n377__net17 =   1.8000        
+ xi157.n377__sbuf_out =   1.8000        
+ xi157.n377__vddio1 =   1.8000        
+ xi157.n377__vss1 =   8.2575n       
+ xi157.n3781__net1 =  12.8376n       
+ xi157.n3783__net1 =  12.8345n       
+ xi157.n3785__net1 =  12.6360n       
+ xi157.n3787__net1 =  12.6363n       
+ xi157.n3789__net1 =  12.8371n       
+ xi157.n378__net1 =  12.7691n       
+ xi157.n378__net17 =   1.8000        
+ xi157.n378__sbuf_out =   1.8000        
+ xi157.n378__vddio1 =   1.8000        
+ xi157.n378__vss1 =   8.5208n       
+ xi157.n3791__net1 =  12.8406n       
+ xi157.n3793__net1 =  12.6652n       
+ xi157.n3795__net1 =  12.6637n       
+ xi157.n3797__net1 =  12.8396n       
+ xi157.n3799__net1 =  12.8390n       
+ xi157.n379__net1 =  12.7686n       
+ xi157.n379__net17 =   1.8000        
+ xi157.n379__sbuf_out =   1.8000        
+ xi157.n379__vddio1 =   1.8000        
+ xi157.n379__vss1 =   8.5221n       
+ xi157.n37__net1 =  12.7713n       
+ xi157.n37__net17 =   1.8000        
+ xi157.n37__net3 =   1.8000        
+ xi157.n37__net7 =   7.3634n       
+ xi157.n37__sbuf_out =   1.8000        
+ xi157.n37__vss1 =   2.9274n       
+ xi157.n3801__net1 =  12.6606n       
+ xi157.n3803__net1 =  12.6602n       
+ xi157.n3805__net1 =  12.8359n       
+ xi157.n3807__net1 =  12.8357n       
+ xi157.n3809__net1 =  12.6640n       
+ xi157.n380__net1 =  12.7691n       
+ xi157.n380__net17 =   1.8000        
+ xi157.n380__sbuf_out =   1.8000        
+ xi157.n380__vddio1 =   1.8000        
+ xi157.n380__vss1 =   8.4969n       
+ xi157.n3811__net1 =  12.8806n       
+ xi157.n3813__net1 =  12.7268n       
+ xi157.n3815__net1 =  12.7247n       
+ xi157.n3817__net1 =  12.8714n       
+ xi157.n3819__net1 =  12.8678n       
+ xi157.n381__net1 =  12.7700n       
+ xi157.n381__net17 =   1.8000        
+ xi157.n381__sbuf_out =   1.8000        
+ xi157.n381__vddio1 =   1.8000        
+ xi157.n381__vss1 =   8.4969n       
+ xi157.n3821__net1 =  12.6807n       
+ xi157.n3823__net1 =  12.6774n       
+ xi157.n3825__net1 =  12.8350n       
+ xi157.n3827__net1 =  12.8319n       
+ xi157.n3829__net1 =  12.6391n       
+ xi157.n382__net1 =  12.7700n       
+ xi157.n382__net17 =   1.8000        
+ xi157.n382__sbuf_out =   1.8000        
+ xi157.n382__vddio1 =   1.8000        
+ xi157.n382__vss1 =   8.4646n       
+ xi157.n3831__net1 =  12.6393n       
+ xi157.n3833__net1 =  12.8345n       
+ xi157.n3835__net1 =  12.8380n       
+ xi157.n3837__net1 =  12.6679n       
+ xi157.n3839__net1 =  12.6664n       
+ xi157.n383__net1 =  12.7696n       
+ xi157.n383__net17 =   1.8000        
+ xi157.n383__sbuf_out =   1.8000        
+ xi157.n383__vddio1 =   1.8000        
+ xi157.n383__vss1 =   8.4646n       
+ xi157.n3841__net1 =  12.8370n       
+ xi157.n3843__net1 =  12.8364n       
+ xi157.n3845__net1 =  12.6632n       
+ xi157.n3847__net1 =  12.6629n       
+ xi157.n3849__net1 =  12.8333n       
+ xi157.n384__net1 =  12.7709n       
+ xi157.n384__net17 =   1.8000        
+ xi157.n384__sbuf_out =   1.8000        
+ xi157.n384__vddio1 =   1.8000        
+ xi157.n384__vss1 =   8.4329n       
+ xi157.n3851__net1 =  12.8332n       
+ xi157.n3853__net1 =  12.6666n       
+ xi157.n3855__net1 =  12.8768n       
+ xi157.n3857__net1 =  12.7303n       
+ xi157.n3859__net1 =  12.7282n       
+ xi157.n385__net1 =  12.7718n       
+ xi157.n385__net17 =   1.8000        
+ xi157.n385__sbuf_out =   1.8000        
+ xi157.n385__vddio1 =   1.8000        
+ xi157.n385__vss1 =   8.4329n       
+ xi157.n3861__net1 =  12.8676n       
+ xi157.n3863__net1 =  12.8640n       
+ xi157.n3865__net1 =  12.6847n       
+ xi157.n3867__net1 =  12.6814n       
+ xi157.n3869__net1 =  12.8311n       
+ xi157.n386__net1 =  12.7709n       
+ xi157.n386__net17 =   1.8000        
+ xi157.n386__sbuf_out =   1.8000        
+ xi157.n386__vddio1 =   1.8000        
+ xi157.n386__vss1 =   8.4032n       
+ xi157.n3871__net1 =  12.8281n       
+ xi157.n3873__net1 =  12.6437n       
+ xi157.n3875__net1 =  12.6439n       
+ xi157.n3877__net1 =  12.8307n       
+ xi157.n3879__net1 =  12.8342n       
+ xi157.n387__net1 =  12.7705n       
+ xi157.n387__net17 =   1.8000        
+ xi157.n387__sbuf_out =   1.8000        
+ xi157.n387__vddio1 =   1.8000        
+ xi157.n387__vss1 =   8.4032n       
+ xi157.n3881__net1 =  12.6720n       
+ xi157.n3883__net1 =  12.6705n       
+ xi157.n3885__net1 =  12.8332n       
+ xi157.n3887__net1 =  12.8326n       
+ xi157.n3889__net1 =  12.6671n       
+ xi157.n388__net1 =  12.7709n       
+ xi157.n388__net17 =   1.8000        
+ xi157.n388__sbuf_out =   1.8000        
+ xi157.n388__vddio1 =   1.8000        
+ xi157.n388__vss1 =   8.3731n       
+ xi157.n3891__net1 =  12.6668n       
+ xi157.n3893__net1 =  12.8295n       
+ xi157.n3895__net1 =  12.8293n       
+ xi157.n3897__net1 =  12.6705n       
+ xi157.n3899__net1 =  12.8716n       
+ xi157.n389__net1 =  12.7714n       
+ xi157.n389__net17 =   1.8000        
+ xi157.n389__sbuf_out =   1.8000        
+ xi157.n389__vddio1 =   1.8000        
+ xi157.n389__vss1 =   8.3731n       
+ xi157.n38__net1 =  12.7713n       
+ xi157.n38__net17 =   1.8000        
+ xi157.n38__net3 =   1.8000        
+ xi157.n38__net7 =   7.3622n       
+ xi157.n38__sbuf_out =   1.8000        
+ xi157.n38__vddio1 =   1.8000        
+ xi157.n38__vss1 =   2.9177n       
+ xi157.n3901__net1 =  12.7349n       
+ xi157.n3903__net1 =  12.7328n       
+ xi157.n3905__net1 =  12.8625n       
+ xi157.n3907__net1 =  12.8588n       
+ xi157.n3909__net1 =  12.6899n       
+ xi157.n390__net1 =  12.7714n       
+ xi157.n390__net17 =   1.8000        
+ xi157.n390__sbuf_out =   1.8000        
+ xi157.n390__vddio1 =   1.8000        
+ xi157.n390__vss1 =   8.3427n       
+ xi157.n3911__net1 =  12.6866n       
+ xi157.n3913__net1 =  12.8260n       
+ xi157.n3915__net1 =  12.8230n       
+ xi157.n3917__net1 =  12.6498n       
+ xi157.n3919__net1 =  12.6501n       
+ xi157.n391__net1 =  12.7709n       
+ xi157.n391__net17 =   1.8000        
+ xi157.n391__sbuf_out =   1.8000        
+ xi157.n391__vss1 =   8.3427n       
+ xi157.n3921__net1 =  12.8255n       
+ xi157.n3923__net1 =  12.8290n       
+ xi157.n3925__net1 =  12.6775n       
+ xi157.n3927__net1 =  12.6759n       
+ xi157.n3929__net1 =  12.8280n       
+ xi157.n392__net1 =  12.7723n       
+ xi157.n392__net17 =   1.8000        
+ xi157.n392__sbuf_out =   1.8000        
+ xi157.n392__vddio1 =   1.8000        
+ xi157.n392__vss1 =   8.3054n       
+ xi157.n3931__net1 =  12.8275n       
+ xi157.n3933__net1 =  12.6723n       
+ xi157.n3935__net1 =  12.6720n       
+ xi157.n3937__net1 =  12.8243n       
+ xi157.n3939__net1 =  12.8242n       
+ xi157.n393__net1 =  12.7726n       
+ xi157.n393__net17 =   1.8000        
+ xi157.n393__sbuf_out =   1.8000        
+ xi157.n393__vss1 =   8.3054n       
+ xi157.n3941__net1 =  12.6757n       
+ xi157.n3943__net1 =  12.8652n       
+ xi157.n3945__net1 =  12.7407n       
+ xi157.n3947__net1 =  12.7386n       
+ xi157.n3949__net1 =  12.8561n       
+ xi157.n394__net1 =  12.7717n       
+ xi157.n394__net17 =   1.8000        
+ xi157.n394__sbuf_out =   1.8000        
+ xi157.n394__vddio1 =   1.8000        
+ xi157.n394__vss1 =   7.8264n       
+ xi157.n3951__net1 =  12.8524n       
+ xi157.n3953__net1 =  12.6964n       
+ xi157.n3955__net1 =  12.6931n       
+ xi157.n3957__net1 =  12.8196n       
+ xi157.n3959__net1 =  12.8166n       
+ xi157.n395__net1 =  12.7712n       
+ xi157.n395__net17 =   1.8000        
+ xi157.n395__sbuf_out =   1.8000        
+ xi157.n395__vddio1 =   1.8000        
+ xi157.n395__vss1 =   7.8288n       
+ xi157.n3961__net1 =  12.6575n       
+ xi157.n3963__net1 =  12.6577n       
+ xi157.n3965__net1 =  12.8191n       
+ xi157.n3967__net1 =  12.8226n       
+ xi157.n3969__net1 =  12.6842n       
+ xi157.n396__net1 =  12.7717n       
+ xi157.n396__net17 =   1.8000        
+ xi157.n396__sbuf_out =   1.8000        
+ xi157.n396__vddio1 =   1.8000        
+ xi157.n396__vss1 =   7.8286n       
+ xi157.n3971__net1 =  12.6827n       
+ xi157.n3973__net1 =  12.8216n       
+ xi157.n3975__net1 =  12.8211n       
+ xi157.n3977__net1 =  12.6788n       
+ xi157.n3979__net1 =  12.6784n       
+ xi157.n397__net1 =  13.0239n       
+ xi157.n397__net17 =   1.8000        
+ xi157.n397__sbuf_out =   1.8000        
+ xi157.n397__vddio1 =   1.8000        
+ xi157.n397__vss1 =   7.8280n       
+ xi157.n3981__net1 =  12.8179n       
+ xi157.n3983__net1 =  12.8178n       
+ xi157.n3985__net1 =  12.6821n       
+ xi157.n3987__net1 =  12.8575n       
+ xi157.n3989__net1 =  12.7476n       
+ xi157.n398__net1 =  13.0230n       
+ xi157.n398__net17 =   1.8000        
+ xi157.n398__sbuf_out =   1.8000        
+ xi157.n398__vddio1 =   1.8000        
+ xi157.n398__vss1 =   7.8279n       
+ xi157.n3991__net1 =  12.7455n       
+ xi157.n3993__net1 =  12.8484n       
+ xi157.n3995__net1 =  12.8447n       
+ xi157.n3997__net1 =  12.7042n       
+ xi157.n3999__net1 =  12.7009n       
+ xi157.n399__net1 =  13.0226n       
+ xi157.n399__net17 =   1.8000        
+ xi157.n399__sbuf_out =   1.8000        
+ xi157.n399__vddio1 =   1.8000        
+ xi157.n399__vss1 =   7.8273n       
+ xi157.n39__net1 =  12.7709n       
+ xi157.n39__net17 =   1.8000        
+ xi157.n39__net3 =   1.8000        
+ xi157.n39__net7 =   7.3603n       
+ xi157.n39__sbuf_out =   1.8000        
+ xi157.n39__vddio1 =   1.8000        
+ xi157.n39__vss1 =   3.7330n       
+ xi157.n3__net1 =  12.8269n       
+ xi157.n3__net17 =   1.8000        
+ xi157.n3__net3 =   1.8000        
+ xi157.n3__net7 =   7.3636n       
+ xi157.n3__sbuf_in =  22.4569n       
+ xi157.n3__sbuf_out =   1.8000        
+ xi157.n3__vddio1 =   1.8000        
+ xi157.n3__vss1 =   1.2881n       
+ xi157.n4001__net1 =  12.8119n       
+ xi157.n4003__net1 =  12.8089n       
+ xi157.n4005__net1 =  12.6666n       
+ xi157.n4007__net1 =  12.6669n       
+ xi157.n4009__net1 =  12.8114n       
+ xi157.n400__net1 =  13.0230n       
+ xi157.n400__net17 =   1.8000        
+ xi157.n400__sbuf_out =   1.8000        
+ xi157.n400__vddio1 =   1.8000        
+ xi157.n400__vss1 =   7.8263n       
+ xi157.n4011__net1 =  12.8150n       
+ xi157.n4013__net1 =  12.6924n       
+ xi157.n4015__net1 =  12.6908n       
+ xi157.n4017__net1 =  12.8139n       
+ xi157.n4019__net1 =  12.8134n       
+ xi157.n401__net1 =  13.0203n       
+ xi157.n401__net17 =   1.8000        
+ xi157.n401__sbuf_out =   1.8000        
+ xi157.n401__vddio1 =   1.8000        
+ xi157.n401__vss1 =   7.8250n       
+ xi157.n4021__net1 =  12.6866n       
+ xi157.n4023__net1 =  12.6862n       
+ xi157.n4025__net1 =  12.8102n       
+ xi157.n4027__net1 =  12.8101n       
+ xi157.n4029__net1 =  12.6898n       
+ xi157.n402__net1 =  13.0202n       
+ xi157.n402__net17 =   1.8000        
+ xi157.n402__sbuf_out =   1.8000        
+ xi157.n402__vddio1 =   1.8000        
+ xi157.n402__vss1 =   7.8240n       
+ xi157.n4031__net1 =  12.8316n       
+ xi157.n4033__net1 =  12.7708n       
+ xi157.n4035__net1 =  12.7686n       
+ xi157.n4037__net1 =  12.8224n       
+ xi157.n4039__net1 =  12.8188n       
+ xi157.n403__net1 =  13.0198n       
+ xi157.n403__net17 =   1.8000        
+ xi157.n403__sbuf_out =   1.8000        
+ xi157.n403__vddio1 =   1.8000        
+ xi157.n403__vss1 =   7.8233n       
+ xi157.n4041__net1 =  12.7306n       
+ xi157.n4043__net1 =  12.7272n       
+ xi157.n4045__net1 =  12.7860n       
+ xi157.n4047__net1 =  12.7830n       
+ xi157.n4049__net1 =  12.6976n       
+ xi157.n404__net1 =  13.0211n       
+ xi157.n404__net17 =   1.8000        
+ xi157.n404__sbuf_out =   1.8000        
+ xi157.n404__vddio1 =   1.8000        
+ xi157.n404__vss1 =   7.8221n       
+ xi157.n4051__net1 =  12.6978n       
+ xi157.n4053__net1 =  12.7855n       
+ xi157.n4055__net1 =  12.7890n       
+ xi157.n4057__net1 =  12.7198n       
+ xi157.n4059__net1 =  12.7183n       
+ xi157.n405__net1 =  13.0172n       
+ xi157.n405__net17 =   1.8000        
+ xi157.n405__sbuf_out =   1.8000        
+ xi157.n405__vddio1 =   1.8000        
+ xi157.n405__vss1 =   7.8432n       
+ xi157.n4061__net1 =  12.7880n       
+ xi157.n4063__net1 =  12.7874n       
+ xi157.n4065__net1 =  12.7128n       
+ xi157.n4067__net1 =  12.7125n       
+ xi157.n4069__net1 =  12.7843n       
+ xi157.n406__net1 =  13.0163n       
+ xi157.n406__net17 =   1.8000        
+ xi157.n406__sbuf_out =   1.8000        
+ xi157.n406__vddio1 =   1.8000        
+ xi157.n406__vss1 =   7.9319n       
+ xi157.n4071__net1 =  12.7842n       
+ xi157.n4073__net1 =  12.7159n       
+ xi157.n4075__net1 =  12.8318n       
+ xi157.n4077__net1 =  13.0241n       
+ xi157.n4079__net1 =  12.9751n       
+ xi157.n407__net1 =  13.0159n       
+ xi157.n407__net17 =   1.8000        
+ xi157.n407__sbuf_out =   1.8000        
+ xi157.n407__vddio1 =   1.8000        
+ xi157.n407__vss1 =   7.8468n       
+ xi157.n4081__net1 =  13.0366n       
+ xi157.n4083__net1 =  12.9498n       
+ xi157.n4085__net1 =  12.8685n       
+ xi157.n408__net1 =  13.0163n       
+ xi157.n408__net17 =   1.8000        
+ xi157.n408__sbuf_out =   1.8000        
+ xi157.n408__vddio1 =   1.8000        
+ xi157.n408__vss1 =   7.8468n       
+ xi157.n409__net1 =  13.0131n       
+ xi157.n409__net17 =   1.8000        
+ xi157.n409__sbuf_out =   1.8000        
+ xi157.n409__vddio1 =   1.8000        
+ xi157.n409__vss1 =   7.8466n       
+ xi157.n40__net1 =  12.7722n       
+ xi157.n40__net17 =   1.8000        
+ xi157.n40__net3 =   1.8000        
+ xi157.n40__net7 =   7.3577n       
+ xi157.n40__sbuf_out =   1.8000        
+ xi157.n40__vddio1 =   1.8000        
+ xi157.n40__vss1 =   3.7150n       
+ xi157.n410__net1 =  13.0131n       
+ xi157.n410__net17 =   1.8000        
+ xi157.n410__sbuf_out =   1.8000        
+ xi157.n410__vddio1 =   1.8000        
+ xi157.n410__vss1 =   7.8466n       
+ xi157.n411__net1 =  13.0126n       
+ xi157.n411__net17 =   1.8000        
+ xi157.n411__sbuf_out =   1.8000        
+ xi157.n411__vddio1 =   1.8000        
+ xi157.n411__vss1 =   7.8460n       
+ xi157.n412__net1 =  13.0140n       
+ xi157.n412__net17 =   1.8000        
+ xi157.n412__sbuf_out =   1.8000        
+ xi157.n412__vddio1 =   1.8000        
+ xi157.n412__vss1 =   7.8460n       
+ xi157.n413__net1 =  13.0095n       
+ xi157.n413__net17 =   1.8000        
+ xi157.n413__sbuf_out =   1.8000        
+ xi157.n413__vddio1 =   1.8000        
+ xi157.n413__vss1 =   7.8453n       
+ xi157.n414__net1 =  13.0086n       
+ xi157.n414__net17 =   1.8000        
+ xi157.n414__sbuf_out =   1.8000        
+ xi157.n414__vddio1 =   1.8000        
+ xi157.n414__vss1 =   7.8453n       
+ xi157.n415__net1 =  13.0081n       
+ xi157.n415__net17 =   1.8000        
+ xi157.n415__sbuf_out =   1.8000        
+ xi157.n415__vddio1 =   1.8000        
+ xi157.n415__vss1 =   7.8443n       
+ xi157.n416__net1 =  13.0086n       
+ xi157.n416__net17 =   1.8000        
+ xi157.n416__sbuf_out =   1.8000        
+ xi157.n416__vddio1 =   1.8000        
+ xi157.n416__vss1 =   7.8443n       
+ xi157.n417__net1 =  13.0049n       
+ xi157.n417__net17 =   1.8000        
+ xi157.n417__sbuf_out =   1.8000        
+ xi157.n417__vddio1 =   1.8000        
+ xi157.n417__vss1 =   7.8430n       
+ xi157.n418__net1 =  13.0049n       
+ xi157.n418__net17 =   1.8000        
+ xi157.n418__sbuf_out =   1.8000        
+ xi157.n418__vddio1 =   1.8000        
+ xi157.n418__vss1 =   7.8430n       
+ xi157.n419__net1 =  13.0044n       
+ xi157.n419__net17 =   1.8000        
+ xi157.n419__sbuf_out =   1.8000        
+ xi157.n419__vddio1 =   1.8000        
+ xi157.n419__vss1 =   7.8413n       
+ xi157.n41__net1 =  12.7725n       
+ xi157.n41__net17 =   1.8000        
+ xi157.n41__net3 =   1.8000        
+ xi157.n41__net7 =   7.3546n       
+ xi157.n41__sbuf_out =   1.8000        
+ xi157.n41__vddio1 =   1.8000        
+ xi157.n41__vss1 =   3.3253n       
+ xi157.n420__net1 =  13.0058n       
+ xi157.n420__net17 =   1.8000        
+ xi157.n420__sbuf_out =   1.8000        
+ xi157.n420__vddio1 =   1.8000        
+ xi157.n420__vss1 =   7.8413n       
+ xi157.n421__net1 =  13.0007n       
+ xi157.n421__net17 =   1.8000        
+ xi157.n421__sbuf_out =   1.8000        
+ xi157.n421__vddio1 =   1.8000        
+ xi157.n421__vss1 =   7.8522n       
+ xi157.n422__net1 =  12.9998n       
+ xi157.n422__net17 =   1.8000        
+ xi157.n422__sbuf_out =   1.8000        
+ xi157.n422__vddio1 =   1.8000        
+ xi157.n422__vss1 =   7.8522n       
+ xi157.n423__net1 =  12.9993n       
+ xi157.n423__net17 =   1.8000        
+ xi157.n423__sbuf_out =   1.8000        
+ xi157.n423__vddio1 =   1.8000        
+ xi157.n423__vss1 =   8.0236n       
+ xi157.n424__net1 =  12.9998n       
+ xi157.n424__net17 =   1.8000        
+ xi157.n424__sbuf_out =   1.8000        
+ xi157.n424__vddio1 =   1.8000        
+ xi157.n424__vss1 =   8.0260n       
+ xi157.n425__net1 =  12.9957n       
+ xi157.n425__net17 =   1.8000        
+ xi157.n425__sbuf_out =   1.8000        
+ xi157.n425__vddio1 =   1.8000        
+ xi157.n425__vss1 =   8.0258n       
+ xi157.n426__net1 =  12.9957n       
+ xi157.n426__net17 =   1.8000        
+ xi157.n426__sbuf_out =   1.8000        
+ xi157.n426__vddio1 =   1.8000        
+ xi157.n426__vss1 =   8.0253n       
+ xi157.n427__net1 =  12.9952n       
+ xi157.n427__net17 =   1.8000        
+ xi157.n427__sbuf_out =   1.8000        
+ xi157.n427__vddio1 =   1.8000        
+ xi157.n427__vss1 =   8.0251n       
+ xi157.n428__net1 =  12.9966n       
+ xi157.n428__net17 =   1.8000        
+ xi157.n428__sbuf_out =   1.8000        
+ xi157.n428__vddio1 =   1.8000        
+ xi157.n428__vss1 =   8.0245n       
+ xi157.n429__net1 =  12.9908n       
+ xi157.n429__net17 =   1.8000        
+ xi157.n429__sbuf_out =   1.8000        
+ xi157.n429__vddio1 =   1.8000        
+ xi157.n429__vss1 =   8.0235n       
+ xi157.n42__net1 =  12.7716n       
+ xi157.n42__net17 =   1.8000        
+ xi157.n42__net3 =   1.8000        
+ xi157.n42__net7 =   7.3508n       
+ xi157.n42__sbuf_out =   1.8000        
+ xi157.n42__vddio1 =   1.8000        
+ xi157.n42__vss1 =   3.6094n       
+ xi157.n430__net1 =  12.9899n       
+ xi157.n430__net17 =   1.8000        
+ xi157.n430__sbuf_out =   1.8000        
+ xi157.n430__vddio1 =   1.8000        
+ xi157.n430__vss1 =   8.0222n       
+ xi157.n431__net1 =  12.9895n       
+ xi157.n431__net17 =   1.8000        
+ xi157.n431__sbuf_out =   1.8000        
+ xi157.n431__vddio1 =   1.8000        
+ xi157.n431__vss1 =   8.0212n       
+ xi157.n432__net1 =  12.9899n       
+ xi157.n432__net17 =   1.8000        
+ xi157.n432__sbuf_out =   1.8000        
+ xi157.n432__vss1 =   8.0205n       
+ xi157.n433__net1 =  12.9853n       
+ xi157.n433__net17 =   1.8000        
+ xi157.n433__sbuf_out =   1.8000        
+ xi157.n433__vddio1 =   1.8000        
+ xi157.n433__vss1 =   8.0184n       
+ xi157.n434__net1 =  12.9853n       
+ xi157.n434__net17 =   1.8000        
+ xi157.n434__sbuf_out =   1.8000        
+ xi157.n434__vddio1 =   1.8000        
+ xi157.n434__vss1 =   8.0141n       
+ xi157.n435__net1 =  12.9848n       
+ xi157.n435__net17 =   1.8000        
+ xi157.n435__sbuf_out =   1.8000        
+ xi157.n435__vddio1 =   1.8000        
+ xi157.n435__vss1 =   8.0440n       
+ xi157.n436__net1 =  12.9862n       
+ xi157.n436__net17 =   1.8000        
+ xi157.n436__sbuf_out =   1.8000        
+ xi157.n436__vddio1 =   1.8000        
+ xi157.n436__vss1 =   8.0440n       
+ xi157.n437__net1 =  12.9799n       
+ xi157.n437__net17 =   1.8000        
+ xi157.n437__sbuf_out =   1.8000        
+ xi157.n437__vddio1 =   1.8000        
+ xi157.n437__vss1 =   8.0438n       
+ xi157.n438__net1 =  12.9790n       
+ xi157.n438__net17 =   1.8000        
+ xi157.n438__sbuf_out =   1.8000        
+ xi157.n438__vddio1 =   1.8000        
+ xi157.n438__vss1 =   8.0438n       
+ xi157.n439__net1 =  12.9785n       
+ xi157.n439__net17 =   1.8000        
+ xi157.n439__sbuf_out =   1.8000        
+ xi157.n439__vddio1 =   1.8000        
+ xi157.n439__vss1 =   8.0432n       
+ xi157.n43__net1 =  12.7712n       
+ xi157.n43__net17 =   1.8000        
+ xi157.n43__net7 =   7.3463n       
+ xi157.n43__sbuf_out =   1.8000        
+ xi157.n43__vddio1 =   1.8000        
+ xi157.n43__vss1 =   3.5363n       
+ xi157.n440__net1 =  12.9790n       
+ xi157.n440__net17 =   1.8000        
+ xi157.n440__sbuf_out =   1.8000        
+ xi157.n440__vddio1 =   1.8000        
+ xi157.n440__vss1 =   8.0432n       
+ xi157.n441__net1 =  12.9467n       
+ xi157.n441__net17 =   1.8000        
+ xi157.n441__sbuf_out =   1.8000        
+ xi157.n441__vddio1 =   1.8000        
+ xi157.n441__vss1 =   8.0425n       
+ xi157.n442__net1 =  12.9472n       
+ xi157.n442__net17 =   1.8000        
+ xi157.n442__sbuf_out =   1.8000        
+ xi157.n442__vddio1 =   1.8000        
+ xi157.n442__vss1 =   8.0425n       
+ xi157.n443__net1 =  12.9481n       
+ xi157.n443__net17 =   1.8000        
+ xi157.n443__sbuf_out =   1.8000        
+ xi157.n443__vddio1 =   1.8000        
+ xi157.n443__vss1 =   8.0415n       
+ xi157.n444__net1 =  12.9472n       
+ xi157.n444__net17 =   1.8000        
+ xi157.n444__sbuf_out =   1.8000        
+ xi157.n444__vddio1 =   1.8000        
+ xi157.n444__vss1 =   8.0415n       
+ xi157.n445__net1 =  12.9398n       
+ xi157.n445__net17 =   1.8000        
+ xi157.n445__sbuf_out =   1.8000        
+ xi157.n445__vss1 =   8.0402n       
+ xi157.n446__net1 =  12.9403n       
+ xi157.n446__net17 =   1.8000        
+ xi157.n446__sbuf_out =   1.8000        
+ xi157.n446__vddio1 =   1.8000        
+ xi157.n446__vss1 =   8.0402n       
+ xi157.n447__net1 =  12.9403n       
+ xi157.n447__net17 =   1.8000        
+ xi157.n447__sbuf_out =   1.8000        
+ xi157.n447__vddio1 =   1.8000        
+ xi157.n447__vss1 =   8.0385n       
+ xi157.n448__net1 =  12.9412n       
+ xi157.n448__net17 =   1.8000        
+ xi157.n448__sbuf_out =   1.8000        
+ xi157.n448__vddio1 =   1.8000        
+ xi157.n448__vss1 =   8.0385n       
+ xi157.n449__net1 =  12.9343n       
+ xi157.n449__net17 =   1.8000        
+ xi157.n449__sbuf_out =   1.8000        
+ xi157.n449__vddio1 =   1.8000        
+ xi157.n449__vss1 =   8.0274n       
+ xi157.n44__net1 =  12.7716n       
+ xi157.n44__net17 =   1.8000        
+ xi157.n44__net3 =   1.8000        
+ xi157.n44__net7 =   7.3413n       
+ xi157.n44__sbuf_out =   1.8000        
+ xi157.n44__vddio1 =   1.8000        
+ xi157.n44__vss1 =   3.3708n       
+ xi157.n450__net1 =  12.9348n       
+ xi157.n450__net17 =   1.8000        
+ xi157.n450__sbuf_out =   1.8000        
+ xi157.n450__vddio1 =   1.8000        
+ xi157.n450__vss1 =   8.0274n       
+ xi157.n451__net1 =  12.9357n       
+ xi157.n451__net17 =   1.8000        
+ xi157.n451__sbuf_out =   1.8000        
+ xi157.n451__vddio1 =   1.8000        
+ xi157.n451__vss1 =   8.0875n       
+ xi157.n452__net1 =  12.9348n       
+ xi157.n452__net17 =   1.8000        
+ xi157.n452__sbuf_out =   1.8000        
+ xi157.n452__vddio1 =   1.8000        
+ xi157.n452__vss1 =   8.0899n       
+ xi157.n453__net1 =  12.9268n       
+ xi157.n453__net17 =   1.8000        
+ xi157.n453__sbuf_out =   1.8000        
+ xi157.n453__vddio1 =   1.8000        
+ xi157.n453__vss1 =   8.0897n       
+ xi157.n454__net1 =  12.9272n       
+ xi157.n454__net17 =   1.8000        
+ xi157.n454__sbuf_out =   1.8000        
+ xi157.n454__vddio1 =   1.8000        
+ xi157.n454__vss1 =   8.0892n       
+ xi157.n455__net1 =  12.9272n       
+ xi157.n455__net17 =   1.8000        
+ xi157.n455__sbuf_out =   1.8000        
+ xi157.n455__vddio1 =   1.8000        
+ xi157.n455__vss1 =   8.0890n       
+ xi157.n456__net1 =  12.9282n       
+ xi157.n456__net17 =   1.8000        
+ xi157.n456__sbuf_out =   1.8000        
+ xi157.n456__vddio1 =   1.8000        
+ xi157.n456__vss1 =   8.0885n       
+ xi157.n457__net1 =  12.9208n       
+ xi157.n457__net17 =   1.8000        
+ xi157.n457__sbuf_out =   1.8000        
+ xi157.n457__vddio1 =   1.8000        
+ xi157.n457__vss1 =   8.0875n       
+ xi157.n458__net1 =  12.9212n       
+ xi157.n458__net17 =   1.8000        
+ xi157.n458__sbuf_out =   1.8000        
+ xi157.n458__vddio1 =   1.8000        
+ xi157.n458__vss1 =   8.0862n       
+ xi157.n459__net1 =  12.9221n       
+ xi157.n459__net17 =   1.8000        
+ xi157.n459__sbuf_out =   1.8000        
+ xi157.n459__vddio1 =   1.8000        
+ xi157.n459__vss1 =   8.0851n       
+ xi157.n45__net1 =  13.0239n       
+ xi157.n45__net17 =   1.8000        
+ xi157.n45__net7 =   7.3356n       
+ xi157.n45__sbuf_out =   1.8000        
+ xi157.n45__vddio1 =   1.8000        
+ xi157.n45__vss1 =   3.2049n       
+ xi157.n460__net1 =  12.9212n       
+ xi157.n460__net17 =   1.8000        
+ xi157.n460__sbuf_out =   1.8000        
+ xi157.n460__vddio1 =   1.8000        
+ xi157.n460__vss1 =   8.0845n       
+ xi157.n461__net1 =  12.9126n       
+ xi157.n461__net17 =   1.8000        
+ xi157.n461__sbuf_out =   1.8000        
+ xi157.n461__vddio1 =   1.8000        
+ xi157.n461__vss1 =   8.0823n       
+ xi157.n462__net1 =  12.9131n       
+ xi157.n462__net17 =   1.8000        
+ xi157.n462__sbuf_out =   1.8000        
+ xi157.n462__vddio1 =   1.8000        
+ xi157.n462__vss1 =   8.0781n       
+ xi157.n463__net1 =  12.9131n       
+ xi157.n463__net17 =   1.8000        
+ xi157.n463__sbuf_out =   1.8000        
+ xi157.n463__vddio1 =   1.8000        
+ xi157.n463__vss1 =   8.1079n       
+ xi157.n464__net1 =  12.9140n       
+ xi157.n464__net17 =   1.8000        
+ xi157.n464__sbuf_out =   1.8000        
+ xi157.n464__vddio1 =   1.8000        
+ xi157.n464__vss1 =   8.1079n       
+ xi157.n465__net1 =  12.9062n       
+ xi157.n465__net17 =   1.8000        
+ xi157.n465__sbuf_out =   1.8000        
+ xi157.n465__vddio1 =   1.8000        
+ xi157.n465__vss1 =   8.1077n       
+ xi157.n466__net1 =  12.9066n       
+ xi157.n466__net17 =   1.8000        
+ xi157.n466__sbuf_out =   1.8000        
+ xi157.n466__vddio1 =   1.8000        
+ xi157.n466__vss1 =   8.1077n       
+ xi157.n467__net1 =  12.9075n       
+ xi157.n467__net17 =   1.8000        
+ xi157.n467__sbuf_out =   1.8000        
+ xi157.n467__vddio1 =   1.8000        
+ xi157.n467__vss1 =   8.1072n       
+ xi157.n468__net1 =  12.9066n       
+ xi157.n468__net17 =   1.8000        
+ xi157.n468__sbuf_out =   1.8000        
+ xi157.n468__vddio1 =   1.8000        
+ xi157.n468__vss1 =   8.1072n       
+ xi157.n469__net1 =  12.8974n       
+ xi157.n469__net17 =   1.8000        
+ xi157.n469__sbuf_out =   1.8000        
+ xi157.n469__vddio1 =   1.8000        
+ xi157.n469__vss1 =   8.1065n       
+ xi157.n46__net1 =  13.0230n       
+ xi157.n46__net17 =   1.8000        
+ xi157.n46__net7 =   7.3292n       
+ xi157.n46__sbuf_out =   1.8000        
+ xi157.n46__vddio1 =   1.8000        
+ xi157.n46__vss1 =   3.0980n       
+ xi157.n470__net1 =  12.8979n       
+ xi157.n470__net17 =   1.8000        
+ xi157.n470__sbuf_out =   1.8000        
+ xi157.n470__vddio1 =   1.8000        
+ xi157.n470__vss1 =   8.1065n       
+ xi157.n471__net1 =  12.8979n       
+ xi157.n471__net17 =   1.8000        
+ xi157.n471__sbuf_out =   1.8000        
+ xi157.n471__vddio1 =   1.8000        
+ xi157.n471__vss1 =   8.1055n       
+ xi157.n472__net1 =  12.8988n       
+ xi157.n472__net17 =   1.8000        
+ xi157.n472__sbuf_out =   1.8000        
+ xi157.n472__vddio1 =   1.8000        
+ xi157.n472__vss1 =   8.1055n       
+ xi157.n473__net1 =  12.8905n       
+ xi157.n473__net17 =   1.8000        
+ xi157.n473__sbuf_out =   1.8000        
+ xi157.n473__vddio1 =   1.8000        
+ xi157.n473__vss1 =   8.1042n       
+ xi157.n474__net1 =  12.8910n       
+ xi157.n474__net17 =   1.8000        
+ xi157.n474__sbuf_out =   1.8000        
+ xi157.n474__vss1 =   8.1042n       
+ xi157.n475__net1 =  12.8919n       
+ xi157.n475__net17 =   1.8000        
+ xi157.n475__sbuf_out =   1.8000        
+ xi157.n475__vddio1 =   1.8000        
+ xi157.n475__vss1 =   8.1025n       
+ xi157.n476__net1 =  12.8910n       
+ xi157.n476__net17 =   1.8000        
+ xi157.n476__sbuf_out =   1.8000        
+ xi157.n476__vddio1 =   1.8000        
+ xi157.n476__vss1 =   8.1025n       
+ xi157.n477__net1 =  12.8812n       
+ xi157.n477__net17 =   1.8000        
+ xi157.n477__sbuf_out =   1.8000        
+ xi157.n477__vddio1 =   1.8000        
+ xi157.n477__vss1 =   8.0913n       
+ xi157.n478__net1 =  12.8816n       
+ xi157.n478__net17 =   1.8000        
+ xi157.n478__sbuf_out =   1.8000        
+ xi157.n478__vddio1 =   1.8000        
+ xi157.n478__vss1 =   8.0913n       
+ xi157.n479__net1 =  12.8816n       
+ xi157.n479__net17 =   1.8000        
+ xi157.n479__sbuf_out =   1.8000        
+ xi157.n479__vddio1 =   1.8000        
+ xi157.n479__vss1 =   8.1332n       
+ xi157.n47__net1 =  13.0225n       
+ xi157.n47__net17 =   1.8000        
+ xi157.n47__net7 =   7.3278n       
+ xi157.n47__sbuf_out =   1.8000        
+ xi157.n47__vddio1 =   1.8000        
+ xi157.n47__vss1 =   3.0302n       
+ xi157.n480__net1 =  12.8825n       
+ xi157.n480__net17 =   1.8000        
+ xi157.n480__sbuf_out =   1.8000        
+ xi157.n480__vddio1 =   1.8000        
+ xi157.n480__vss1 =   8.1356n       
+ xi157.n481__net1 =  12.8737n       
+ xi157.n481__net17 =   1.8000        
+ xi157.n481__sbuf_out =   1.8000        
+ xi157.n481__vddio1 =   1.8000        
+ xi157.n481__vss1 =   8.1354n       
+ xi157.n482__net1 =  12.8742n       
+ xi157.n482__net17 =   1.8000        
+ xi157.n482__sbuf_out =   1.8000        
+ xi157.n482__vddio1 =   1.8000        
+ xi157.n482__vss1 =   8.1349n       
+ xi157.n483__net1 =  12.8751n       
+ xi157.n483__net17 =   1.8000        
+ xi157.n483__sbuf_out =   1.8000        
+ xi157.n483__vddio1 =   1.8000        
+ xi157.n483__vss1 =   8.1347n       
+ xi157.n484__net1 =  12.8742n       
+ xi157.n484__net17 =   1.8000        
+ xi157.n484__sbuf_out =   1.8000        
+ xi157.n484__vddio1 =   1.8000        
+ xi157.n484__vss1 =   8.1342n       
+ xi157.n485__net1 =  13.0530n       
+ xi157.n485__net17 =   1.8000        
+ xi157.n485__sbuf_out =   1.8000        
+ xi157.n485__vddio1 =   1.8000        
+ xi157.n485__vss1 =   8.1332n       
+ xi157.n486__net1 =  13.0535n       
+ xi157.n486__net17 =   1.8000        
+ xi157.n486__sbuf_out =   1.8000        
+ xi157.n486__vddio1 =   1.8000        
+ xi157.n486__vss1 =   8.1319n       
+ xi157.n487__net1 =  13.0544n       
+ xi157.n487__net17 =   1.8000        
+ xi157.n487__sbuf_out =   1.8000        
+ xi157.n487__vddio1 =   1.8000        
+ xi157.n487__vss1 =   8.1308n       
+ xi157.n488__net1 =  13.0535n       
+ xi157.n488__net17 =   1.8000        
+ xi157.n488__sbuf_out =   1.8000        
+ xi157.n488__vddio1 =   1.8000        
+ xi157.n488__vss1 =   8.1302n       
+ xi157.n489__net1 =  13.0527n       
+ xi157.n489__net17 =   1.8000        
+ xi157.n489__sbuf_out =   1.8000        
+ xi157.n489__vddio1 =   1.8000        
+ xi157.n489__vss1 =   8.1280n       
+ xi157.n48__net1 =  13.0230n       
+ xi157.n48__net17 =   1.8000        
+ xi157.n48__net7 =   7.3640n       
+ xi157.n48__sbuf_out =   1.8000        
+ xi157.n48__vddio1 =   1.8000        
+ xi157.n48__vss1 =   2.8968n       
+ xi157.n490__net1 =  13.0532n       
+ xi157.n490__net17 =   1.8000        
+ xi157.n490__sbuf_out =   1.8000        
+ xi157.n490__vddio1 =   1.8000        
+ xi157.n490__vss1 =   8.1238n       
+ xi157.n491__net1 =  13.0532n       
+ xi157.n491__net17 =   1.8000        
+ xi157.n491__sbuf_out =   1.8000        
+ xi157.n491__vddio1 =   1.8000        
+ xi157.n491__vss1 =   8.1536n       
+ xi157.n492__net1 =  13.0541n       
+ xi157.n492__net17 =   1.8000        
+ xi157.n492__sbuf_out =   1.8000        
+ xi157.n492__vddio1 =   1.8000        
+ xi157.n492__vss1 =   8.1536n       
+ xi157.n493__net1 =  13.0522n       
+ xi157.n493__net17 =   1.8000        
+ xi157.n493__sbuf_out =   1.8000        
+ xi157.n493__vddio1 =   1.8000        
+ xi157.n493__vss1 =   8.1534n       
+ xi157.n494__net1 =  13.0527n       
+ xi157.n494__net17 =   1.8000        
+ xi157.n494__sbuf_out =   1.8000        
+ xi157.n494__vddio1 =   1.8000        
+ xi157.n494__vss1 =   8.1534n       
+ xi157.n495__net1 =  13.0536n       
+ xi157.n495__net17 =   1.8000        
+ xi157.n495__sbuf_out =   1.8000        
+ xi157.n495__vddio1 =   1.8000        
+ xi157.n495__vss1 =   8.1529n       
+ xi157.n496__net1 =  13.0527n       
+ xi157.n496__net17 =   1.8000        
+ xi157.n496__sbuf_out =   1.8000        
+ xi157.n496__vddio1 =   1.8000        
+ xi157.n496__vss1 =   8.1529n       
+ xi157.n497__net1 =  13.0513n       
+ xi157.n497__net17 =   1.8000        
+ xi157.n497__sbuf_out =   1.8000        
+ xi157.n497__vddio1 =   1.8000        
+ xi157.n497__vss1 =   8.1522n       
+ xi157.n498__net1 =  13.0518n       
+ xi157.n498__net17 =   1.8000        
+ xi157.n498__sbuf_out =   1.8000        
+ xi157.n498__vddio1 =   1.8000        
+ xi157.n498__vss1 =   8.1522n       
+ xi157.n499__net1 =  13.0518n       
+ xi157.n499__net17 =   1.8000        
+ xi157.n499__sbuf_out =   1.8000        
+ xi157.n499__vddio1 =   1.8000        
+ xi157.n499__vss1 =   8.1512n       
+ xi157.n49__net1 =  13.0202n       
+ xi157.n49__net17 =   1.8000        
+ xi157.n49__net7 =   7.3634n       
+ xi157.n49__sbuf_out =   1.8000        
+ xi157.n49__vddio1 =   1.8000        
+ xi157.n49__vss1 =   2.8973n       
+ xi157.n4__net1 =  12.8274n       
+ xi157.n4__net17 =   1.8000        
+ xi157.n4__net3 =   1.8000        
+ xi157.n4__net7 =   7.3624n       
+ xi157.n4__sbuf_in =  22.4556n       
+ xi157.n4__sbuf_out =   1.8000        
+ xi157.n4__vddio1 =   1.8000        
+ xi157.n4__vss1 = 902.3688p       
+ xi157.n500__net1 =  13.0527n       
+ xi157.n500__net17 =   1.8000        
+ xi157.n500__sbuf_out =   1.8000        
+ xi157.n500__vddio1 =   1.8000        
+ xi157.n500__vss1 =   8.1512n       
+ xi157.n501__net1 =  13.0504n       
+ xi157.n501__net17 =   1.8000        
+ xi157.n501__sbuf_out =   1.8000        
+ xi157.n501__vddio1 =   1.8000        
+ xi157.n501__vss1 =   8.1499n       
+ xi157.n502__net1 =  13.0509n       
+ xi157.n502__net17 =   1.8000        
+ xi157.n502__sbuf_out =   1.8000        
+ xi157.n502__vddio1 =   1.8000        
+ xi157.n502__vss1 =   8.1499n       
+ xi157.n503__net1 =  13.0518n       
+ xi157.n503__net17 =   1.8000        
+ xi157.n503__sbuf_out =   1.8000        
+ xi157.n503__vss1 =   8.1481n       
+ xi157.n504__net1 =  13.0509n       
+ xi157.n504__net17 =   1.8000        
+ xi157.n504__sbuf_out =   1.8000        
+ xi157.n504__vddio1 =   1.8000        
+ xi157.n504__vss1 =   8.1481n       
+ xi157.n505__net1 =  13.0489n       
+ xi157.n505__net17 =   1.8000        
+ xi157.n505__sbuf_out =   1.8000        
+ xi157.n505__vddio1 =   1.8000        
+ xi157.n505__vss1 =   8.1370n       
+ xi157.n506__net1 =  13.0494n       
+ xi157.n506__net17 =   1.8000        
+ xi157.n506__sbuf_out =   1.8000        
+ xi157.n506__vddio1 =   1.8000        
+ xi157.n506__vss1 =   8.1370n       
+ xi157.n507__net1 =  13.0494n       
+ xi157.n507__net17 =   1.8000        
+ xi157.n507__sbuf_out =   1.8000        
+ xi157.n507__vddio1 =   1.8000        
+ xi157.n507__vss1 =   8.1606n       
+ xi157.n508__net1 =  13.0503n       
+ xi157.n508__net17 =   1.8000        
+ xi157.n508__sbuf_out =   1.8000        
+ xi157.n508__vddio1 =   1.8000        
+ xi157.n508__vss1 =   8.1630n       
+ xi157.n509__net1 =  13.0475n       
+ xi157.n509__net17 =   1.8000        
+ xi157.n509__sbuf_out =   1.8000        
+ xi157.n509__vddio1 =   1.8000        
+ xi157.n509__vss1 =   8.1628n       
+ xi157.n50__net1 =  13.0202n       
+ xi157.n50__net17 =   1.8000        
+ xi157.n50__net7 =   7.3643n       
+ xi157.n50__sbuf_out =   1.8000        
+ xi157.n50__vss1 =   2.9004n       
+ xi157.n510__net1 =  13.0480n       
+ xi157.n510__net17 =   1.8000        
+ xi157.n510__sbuf_out =   1.8000        
+ xi157.n510__vddio1 =   1.8000        
+ xi157.n510__vss1 =   8.1623n       
+ xi157.n511__net1 =  13.0489n       
+ xi157.n511__net17 =   1.8000        
+ xi157.n511__sbuf_out =   1.8000        
+ xi157.n511__vddio1 =   1.8000        
+ xi157.n511__vss1 =   8.1621n       
+ xi157.n512__net1 =  13.0480n       
+ xi157.n512__net17 =   1.8000        
+ xi157.n512__sbuf_out =   1.8000        
+ xi157.n512__vddio1 =   1.8000        
+ xi157.n512__vss1 =   8.1616n       
+ xi157.n513__net1 =  13.0454n       
+ xi157.n513__net17 =   1.8000        
+ xi157.n513__sbuf_out =   1.8000        
+ xi157.n513__vddio1 =   1.8000        
+ xi157.n513__vss1 =   8.1606n       
+ xi157.n514__net1 =  13.0459n       
+ xi157.n514__net17 =   1.8000        
+ xi157.n514__sbuf_out =   1.8000        
+ xi157.n514__vddio1 =   1.8000        
+ xi157.n514__vss1 =   8.1593n       
+ xi157.n515__net1 =  13.0459n       
+ xi157.n515__net17 =   1.8000        
+ xi157.n515__sbuf_out =   1.8000        
+ xi157.n515__vddio1 =   1.8000        
+ xi157.n515__vss1 =   8.1582n       
+ xi157.n516__net1 =  13.0468n       
+ xi157.n516__net17 =   1.8000        
+ xi157.n516__sbuf_out =   1.8000        
+ xi157.n516__vddio1 =   1.8000        
+ xi157.n516__vss1 =   8.1576n       
+ xi157.n517__net1 =  13.0436n       
+ xi157.n517__net17 =   1.8000        
+ xi157.n517__sbuf_out =   1.8000        
+ xi157.n517__vddio1 =   1.8000        
+ xi157.n517__vss1 =   8.1554n       
+ xi157.n518__net1 =  13.0441n       
+ xi157.n518__net17 =   1.8000        
+ xi157.n518__sbuf_out =   1.8000        
+ xi157.n518__vddio1 =   1.8000        
+ xi157.n518__vss1 =   8.1512n       
+ xi157.n519__net1 =  13.0450n       
+ xi157.n519__net17 =   1.8000        
+ xi157.n519__sbuf_out =   1.8000        
+ xi157.n519__vddio1 =   1.8000        
+ xi157.n519__vss1 =   8.1810n       
+ xi157.n51__net1 =  13.0197n       
+ xi157.n51__net17 =   1.8000        
+ xi157.n51__net7 =   7.3622n       
+ xi157.n51__sbuf_out =   1.8000        
+ xi157.n51__vddio1 =   1.8000        
+ xi157.n51__vss1 =   3.7330n       
+ xi157.n520__net1 =  13.0441n       
+ xi157.n520__net17 =   1.8000        
+ xi157.n520__sbuf_out =   1.8000        
+ xi157.n520__vddio1 =   1.8000        
+ xi157.n520__vss1 =   8.1810n       
+ xi157.n521__net1 =  13.0409n       
+ xi157.n521__net17 =   1.8000        
+ xi157.n521__sbuf_out =   1.8000        
+ xi157.n521__vddio1 =   1.8000        
+ xi157.n521__vss1 =   8.1808n       
+ xi157.n522__net1 =  13.0414n       
+ xi157.n522__net17 =   1.8000        
+ xi157.n522__sbuf_out =   1.8000        
+ xi157.n522__vddio1 =   1.8000        
+ xi157.n522__vss1 =   8.1808n       
+ xi157.n523__net1 =  13.0414n       
+ xi157.n523__net17 =   1.8000        
+ xi157.n523__sbuf_out =   1.8000        
+ xi157.n523__vddio1 =   1.8000        
+ xi157.n523__vss1 =   8.1803n       
+ xi157.n524__net1 =  13.0423n       
+ xi157.n524__net17 =   1.8000        
+ xi157.n524__sbuf_out =   1.8000        
+ xi157.n524__vddio1 =   1.8000        
+ xi157.n524__vss1 =   8.1803n       
+ xi157.n525__net1 =  13.0386n       
+ xi157.n525__net17 =   1.8000        
+ xi157.n525__sbuf_out =   1.8000        
+ xi157.n525__vddio1 =   1.8000        
+ xi157.n525__vss1 =   8.1796n       
+ xi157.n526__net1 =  13.0390n       
+ xi157.n526__net17 =   1.8000        
+ xi157.n526__sbuf_out =   1.8000        
+ xi157.n526__vddio1 =   1.8000        
+ xi157.n526__vss1 =   8.1796n       
+ xi157.n527__net1 =  13.0399n       
+ xi157.n527__net17 =   1.8000        
+ xi157.n527__sbuf_out =   1.8000        
+ xi157.n527__vddio1 =   1.8000        
+ xi157.n527__vss1 =   8.1786n       
+ xi157.n528__net1 =  13.0390n       
+ xi157.n528__net17 =   1.8000        
+ xi157.n528__sbuf_out =   1.8000        
+ xi157.n528__vddio1 =   1.8000        
+ xi157.n528__vss1 =   8.1786n       
+ xi157.n529__net1 =  12.8284n       
+ xi157.n529__net17 =   1.8000        
+ xi157.n529__sbuf_out =   1.8000        
+ xi157.n529__vddio1 =   1.8000        
+ xi157.n529__vss1 =   8.1773n       
+ xi157.n52__net1 =  13.0211n       
+ xi157.n52__net17 =   1.8000        
+ xi157.n52__net7 =   7.3630n       
+ xi157.n52__sbuf_out =   1.8000        
+ xi157.n52__vddio1 =   1.8000        
+ xi157.n52__vss1 =   3.8486n       
+ xi157.n530__net1 =  12.8275n       
+ xi157.n530__net17 =   1.8000        
+ xi157.n530__sbuf_out =   1.8000        
+ xi157.n530__vddio1 =   1.8000        
+ xi157.n530__vss1 =   8.1773n       
+ xi157.n531__net1 =  12.8270n       
+ xi157.n531__net17 =   1.8000        
+ xi157.n531__sbuf_out =   1.8000        
+ xi157.n531__vddio1 =   1.8000        
+ xi157.n531__vss1 =   8.1756n       
+ xi157.n532__net1 =  12.8275n       
+ xi157.n532__net17 =   1.8000        
+ xi157.n532__sbuf_out =   1.8000        
+ xi157.n532__vss1 =   8.1756n       
+ xi157.n533__net1 =  12.8196n       
+ xi157.n533__net17 =   1.8000        
+ xi157.n533__sbuf_out =   1.8000        
+ xi157.n533__vddio1 =   1.8000        
+ xi157.n533__vss1 =   8.1644n       
+ xi157.n534__net1 =  12.8196n       
+ xi157.n534__net17 =   1.8000        
+ xi157.n534__sbuf_out =   1.8000        
+ xi157.n534__vddio1 =   1.8000        
+ xi157.n534__vss1 =   8.1644n       
+ xi157.n535__net1 =  12.8191n       
+ xi157.n535__net17 =   1.8000        
+ xi157.n535__sbuf_out =   1.8000        
+ xi157.n535__vddio1 =   1.8000        
+ xi157.n535__vss1 =   8.1651n       
+ xi157.n536__net1 =  12.8205n       
+ xi157.n536__net17 =   1.8000        
+ xi157.n536__sbuf_out =   1.8000        
+ xi157.n536__vddio1 =   1.8000        
+ xi157.n536__vss1 =   8.1663n       
+ xi157.n537__net1 =  12.8100n       
+ xi157.n537__net17 =   1.8000        
+ xi157.n537__sbuf_out =   1.8000        
+ xi157.n537__vddio1 =   1.8000        
+ xi157.n537__vss1 =   8.1662n       
+ xi157.n538__net1 =  12.8091n       
+ xi157.n538__net17 =   1.8000        
+ xi157.n538__sbuf_out =   1.8000        
+ xi157.n538__vddio1 =   1.8000        
+ xi157.n538__vss1 =   8.1659n       
+ xi157.n539__net1 =  12.8086n       
+ xi157.n539__net17 =   1.8000        
+ xi157.n539__sbuf_out =   1.8000        
+ xi157.n539__vddio1 =   1.8000        
+ xi157.n539__vss1 =   8.1658n       
+ xi157.n53__net1 =  13.0172n       
+ xi157.n53__net17 =   1.8000        
+ xi157.n53__net7 =   7.3603n       
+ xi157.n53__sbuf_out =   1.8000        
+ xi157.n53__vddio1 =   1.8000        
+ xi157.n53__vss1 =   3.5543n       
+ xi157.n540__net1 =  12.8091n       
+ xi157.n540__net17 =   1.8000        
+ xi157.n540__sbuf_out =   1.8000        
+ xi157.n540__vddio1 =   1.8000        
+ xi157.n540__vss1 =   8.1655n       
+ xi157.n541__net1 =  12.8007n       
+ xi157.n541__net17 =   1.8000        
+ xi157.n541__sbuf_out =   1.8000        
+ xi157.n541__vddio1 =   1.8000        
+ xi157.n541__vss1 =   8.1650n       
+ xi157.n542__net1 =  12.8007n       
+ xi157.n542__net17 =   1.8000        
+ xi157.n542__sbuf_out =   1.8000        
+ xi157.n542__vddio1 =   1.8000        
+ xi157.n542__vss1 =   8.1644n       
+ xi157.n543__net1 =  12.8003n       
+ xi157.n543__net17 =   1.8000        
+ xi157.n543__sbuf_out =   1.8000        
+ xi157.n543__vddio1 =   1.8000        
+ xi157.n543__vss1 =   8.1638n       
+ xi157.n544__net1 =  12.8016n       
+ xi157.n544__net17 =   1.8000        
+ xi157.n544__sbuf_out =   1.8000        
+ xi157.n544__vddio1 =   1.8000        
+ xi157.n544__vss1 =   8.1635n       
+ xi157.n545__net1 =  12.7905n       
+ xi157.n545__net17 =   1.8000        
+ xi157.n545__sbuf_out =   1.8000        
+ xi157.n545__vddio1 =   1.8000        
+ xi157.n545__vss1 =   8.1624n       
+ xi157.n546__net1 =  12.7896n       
+ xi157.n546__net17 =   1.8000        
+ xi157.n546__sbuf_out =   1.8000        
+ xi157.n546__vddio1 =   1.8000        
+ xi157.n546__vss1 =   8.1621n       
+ xi157.n547__net1 =  12.7891n       
+ xi157.n547__net17 =   1.8000        
+ xi157.n547__sbuf_out =   1.8000        
+ xi157.n547__vddio1 =   1.8000        
+ xi157.n547__vss1 =   8.1842n       
+ xi157.n548__net1 =  12.7896n       
+ xi157.n548__net17 =   1.8000        
+ xi157.n548__sbuf_out =   1.8000        
+ xi157.n548__vddio1 =   1.8000        
+ xi157.n548__vss1 =   8.1841n       
+ xi157.n549__net1 =  12.7808n       
+ xi157.n549__net17 =   1.8000        
+ xi157.n549__sbuf_out =   1.8000        
+ xi157.n549__vddio1 =   1.8000        
+ xi157.n549__vss1 =   8.1839n       
+ xi157.n54__net1 =  13.0163n       
+ xi157.n54__net17 =   1.8000        
+ xi157.n54__net7 =   7.3611n       
+ xi157.n54__sbuf_out =   1.8000        
+ xi157.n54__vddio1 =   1.8000        
+ xi157.n54__vss1 =   3.5543n       
+ xi157.n550__net1 =  12.7808n       
+ xi157.n550__net17 =   1.8000        
+ xi157.n550__sbuf_out =   1.8000        
+ xi157.n550__vddio1 =   1.8000        
+ xi157.n550__vss1 =   8.1835n       
+ xi157.n551__net1 =  12.7803n       
+ xi157.n551__net17 =   1.8000        
+ xi157.n551__sbuf_out =   1.8000        
+ xi157.n551__vddio1 =   1.8000        
+ xi157.n551__vss1 =   8.1830n       
+ xi157.n552__net1 =  12.7817n       
+ xi157.n552__net17 =   1.8000        
+ xi157.n552__sbuf_out =   1.8000        
+ xi157.n552__vddio1 =   1.8000        
+ xi157.n552__vss1 =   8.1824n       
+ xi157.n553__net1 =  12.7700n       
+ xi157.n553__net17 =   1.8000        
+ xi157.n553__sbuf_out =   1.8000        
+ xi157.n553__vddio1 =   1.8000        
+ xi157.n553__vss1 =   8.1815n       
+ xi157.n554__net1 =  12.7692n       
+ xi157.n554__net17 =   1.8000        
+ xi157.n554__sbuf_out =   1.8000        
+ xi157.n554__vddio1 =   1.8000        
+ xi157.n554__vss1 =   8.1714n       
+ xi157.n555__net1 =  12.7687n       
+ xi157.n555__net17 =   1.8000        
+ xi157.n555__sbuf_out =   1.8000        
+ xi157.n555__vddio1 =   1.8000        
+ xi157.n555__vss1 =   9.8684n       
+ xi157.n556__net1 =  12.7692n       
+ xi157.n556__net17 =   1.8000        
+ xi157.n556__sbuf_out =   1.8000        
+ xi157.n556__vddio1 =   1.8000        
+ xi157.n556__vss1 =   9.8594n       
+ xi157.n557__net1 =  12.7701n       
+ xi157.n557__net17 =   1.8000        
+ xi157.n557__sbuf_out =   1.8000        
+ xi157.n557__vddio1 =   1.8000        
+ xi157.n557__vss1 =   9.9431n       
+ xi157.n558__net1 =  12.7701n       
+ xi157.n558__net17 =   1.8000        
+ xi157.n558__sbuf_out =   1.8000        
+ xi157.n558__vddio1 =   1.8000        
+ xi157.n558__vss1 =   9.8675n       
+ xi157.n559__net1 =  12.7696n       
+ xi157.n559__net17 =   1.8000        
+ xi157.n559__sbuf_out =   1.8000        
+ xi157.n559__vddio1 =   1.8000        
+ xi157.n559__vss1 =   9.8715n       
+ xi157.n55__net1 =  13.0158n       
+ xi157.n55__net17 =   1.8000        
+ xi157.n55__net7 =   7.3577n       
+ xi157.n55__sbuf_out =   1.8000        
+ xi157.n55__vddio1 =   1.8000        
+ xi157.n55__vss1 =   3.3888n       
+ xi157.n560__net1 =  12.7710n       
+ xi157.n560__net17 =   1.8000        
+ xi157.n560__sbuf_out =   1.8000        
+ xi157.n560__vddio1 =   1.8000        
+ xi157.n560__vss1 =   9.8837n       
+ xi157.n561__net1 =  12.7719n       
+ xi157.n561__net17 =   1.8000        
+ xi157.n561__sbuf_out =   1.8000        
+ xi157.n561__vss1 =   9.8950n       
+ xi157.n562__net1 =  12.7710n       
+ xi157.n562__net17 =   1.8000        
+ xi157.n562__sbuf_out =   1.8000        
+ xi157.n562__vddio1 =   1.8000        
+ xi157.n562__vss1 =   9.9070n       
+ xi157.n563__net1 =  12.7705n       
+ xi157.n563__net17 =   1.8000        
+ xi157.n563__sbuf_out =   1.8000        
+ xi157.n563__vddio1 =   1.8000        
+ xi157.n563__vss1 =   9.9182n       
+ xi157.n564__net1 =  12.7710n       
+ xi157.n564__net17 =   1.8000        
+ xi157.n564__sbuf_out =   1.8000        
+ xi157.n564__vddio1 =   1.8000        
+ xi157.n564__vss1 =   9.9234n       
+ xi157.n565__net1 =  12.7714n       
+ xi157.n565__net17 =   1.8000        
+ xi157.n565__sbuf_out =   1.8000        
+ xi157.n565__vddio1 =   1.8000        
+ xi157.n565__vss1 =   9.9294n       
+ xi157.n566__net1 =  12.7714n       
+ xi157.n566__net17 =   1.8000        
+ xi157.n566__sbuf_out =   1.8000        
+ xi157.n566__vddio1 =   1.8000        
+ xi157.n566__vss1 =   9.9394n       
+ xi157.n567__net1 =  12.7710n       
+ xi157.n567__net17 =   1.8000        
+ xi157.n567__sbuf_out =   1.8000        
+ xi157.n567__vddio1 =   1.8000        
+ xi157.n567__vss1 =   9.9500n       
+ xi157.n568__net1 =  12.7723n       
+ xi157.n568__net17 =   1.8000        
+ xi157.n568__sbuf_out =   1.8000        
+ xi157.n568__vddio1 =   1.8000        
+ xi157.n568__vss1 =   9.9599n       
+ xi157.n569__net1 =  12.7726n       
+ xi157.n569__net17 =   1.8000        
+ xi157.n569__sbuf_out =   1.8000        
+ xi157.n569__vddio1 =   1.8000        
+ xi157.n569__vss1 =   9.9703n       
+ xi157.n56__net1 =  13.0163n       
+ xi157.n56__net17 =   1.8000        
+ xi157.n56__net7 =   7.3586n       
+ xi157.n56__sbuf_out =   1.8000        
+ xi157.n56__vddio1 =   1.8000        
+ xi157.n56__vss1 =   3.3888n       
+ xi157.n570__net1 =  12.7717n       
+ xi157.n570__net17 =   1.8000        
+ xi157.n570__sbuf_out =   1.8000        
+ xi157.n570__vddio1 =   1.8000        
+ xi157.n570__vss1 =   9.9800n       
+ xi157.n571__net1 =  12.7713n       
+ xi157.n571__net17 =   1.8000        
+ xi157.n571__sbuf_out =   1.8000        
+ xi157.n571__vddio1 =   1.8000        
+ xi157.n571__vss1 =   9.9902n       
+ xi157.n572__net1 =  12.7717n       
+ xi157.n572__net17 =   1.8000        
+ xi157.n572__sbuf_out =   1.8000        
+ xi157.n572__vddio1 =   1.8000        
+ xi157.n572__vss1 =   9.9930n       
+ xi157.n573__net1 =  13.0239n       
+ xi157.n573__net17 =   1.8000        
+ xi157.n573__sbuf_out =   1.8000        
+ xi157.n573__vddio1 =   1.8000        
+ xi157.n573__vss1 =  10.0016n       
+ xi157.n574__net1 =  13.0231n       
+ xi157.n574__net17 =   1.8000        
+ xi157.n574__sbuf_out =   1.8000        
+ xi157.n574__vddio1 =   1.8000        
+ xi157.n574__vss1 =  10.0144n       
+ xi157.n575__net1 =  13.0226n       
+ xi157.n575__net17 =   1.8000        
+ xi157.n575__sbuf_out =   1.8000        
+ xi157.n575__vddio1 =   1.8000        
+ xi157.n575__vss1 =  10.0261n       
+ xi157.n576__net1 =  13.0231n       
+ xi157.n576__net17 =   1.8000        
+ xi157.n576__sbuf_out =   1.8000        
+ xi157.n576__vddio1 =   1.8000        
+ xi157.n576__vss1 =  10.0331n       
+ xi157.n577__net1 =  13.0203n       
+ xi157.n577__net17 =   1.8000        
+ xi157.n577__sbuf_out =   1.8000        
+ xi157.n577__vddio1 =   1.8000        
+ xi157.n577__vss1 =   9.8517n       
+ xi157.n578__net1 =  13.0203n       
+ xi157.n578__net17 =   1.8000        
+ xi157.n578__sbuf_out =   1.8000        
+ xi157.n578__vss1 =   9.8895n       
+ xi157.n579__net1 =  13.0198n       
+ xi157.n579__net17 =   1.8000        
+ xi157.n579__sbuf_out =   1.8000        
+ xi157.n579__vddio1 =   1.8000        
+ xi157.n579__vss1 =   9.9016n       
+ xi157.n57__net1 =  13.0131n       
+ xi157.n57__net17 =   1.8000        
+ xi157.n57__net7 =   7.3546n       
+ xi157.n57__sbuf_out =   1.8000        
+ xi157.n57__vddio1 =   1.8000        
+ xi157.n57__vss1 =   3.2229n       
+ xi157.n580__net1 =  13.0212n       
+ xi157.n580__net17 =   1.8000        
+ xi157.n580__sbuf_out =   1.8000        
+ xi157.n580__vddio1 =   1.8000        
+ xi157.n580__vss1 =   9.9130n       
+ xi157.n581__net1 =  13.0173n       
+ xi157.n581__net17 =   1.8000        
+ xi157.n581__sbuf_out =   1.8000        
+ xi157.n581__vddio1 =   1.8000        
+ xi157.n581__vss1 =   9.9249n       
+ xi157.n582__net1 =  13.0164n       
+ xi157.n582__net17 =   1.8000        
+ xi157.n582__sbuf_out =   1.8000        
+ xi157.n582__vddio1 =   1.8000        
+ xi157.n582__vss1 =   9.9362n       
+ xi157.n583__net1 =  13.0159n       
+ xi157.n583__net17 =   1.8000        
+ xi157.n583__sbuf_out =   1.8000        
+ xi157.n583__vddio1 =   1.8000        
+ xi157.n583__vss1 =   9.9474n       
+ xi157.n584__net1 =  13.0164n       
+ xi157.n584__net17 =   1.8000        
+ xi157.n584__sbuf_out =   1.8000        
+ xi157.n584__vddio1 =   1.8000        
+ xi157.n584__vss1 =   9.9574n       
+ xi157.n585__net1 =  13.0131n       
+ xi157.n585__net17 =   1.8000        
+ xi157.n585__sbuf_out =   1.8000        
+ xi157.n585__vddio1 =   1.8000        
+ xi157.n585__vss1 =   9.9679n       
+ xi157.n586__net1 =  13.0131n       
+ xi157.n586__net17 =   1.8000        
+ xi157.n586__sbuf_out =   1.8000        
+ xi157.n586__vddio1 =   1.8000        
+ xi157.n586__vss1 =   9.9778n       
+ xi157.n587__net1 =  13.0127n       
+ xi157.n587__net17 =   1.8000        
+ xi157.n587__sbuf_out =   1.8000        
+ xi157.n587__vddio1 =   1.8000        
+ xi157.n587__vss1 =   9.9882n       
+ xi157.n588__net1 =  13.0140n       
+ xi157.n588__net17 =   1.8000        
+ xi157.n588__sbuf_out =   1.8000        
+ xi157.n588__vddio1 =   1.8000        
+ xi157.n588__vss1 =   9.9980n       
+ xi157.n589__net1 =  13.0095n       
+ xi157.n589__net17 =   1.8000        
+ xi157.n589__sbuf_out =   1.8000        
+ xi157.n589__vddio1 =   1.8000        
+ xi157.n589__vss1 =  10.0082n       
+ xi157.n58__net1 =  13.0131n       
+ xi157.n58__net17 =   1.8000        
+ xi157.n58__net7 =   7.3554n       
+ xi157.n58__sbuf_out =   1.8000        
+ xi157.n58__vddio1 =   1.8000        
+ xi157.n58__vss1 =   3.2229n       
+ xi157.n590__net1 =  13.0086n       
+ xi157.n590__net17 =   1.8000        
+ xi157.n590__sbuf_out =   1.8000        
+ xi157.n590__vddio1 =   1.8000        
+ xi157.n590__vss1 =  10.0196n       
+ xi157.n591__net1 =  13.0082n       
+ xi157.n591__net17 =   1.8000        
+ xi157.n591__sbuf_out =   1.8000        
+ xi157.n591__vddio1 =   1.8000        
+ xi157.n591__vss1 =  10.0324n       
+ xi157.n592__net1 =  13.0086n       
+ xi157.n592__net17 =   1.8000        
+ xi157.n592__sbuf_out =   1.8000        
+ xi157.n592__vddio1 =   1.8000        
+ xi157.n592__vss1 =  10.0351n       
+ xi157.n593__net1 =  13.0049n       
+ xi157.n593__net17 =   1.8000        
+ xi157.n593__sbuf_out =   1.8000        
+ xi157.n593__vddio1 =   1.8000        
+ xi157.n593__vss1 =  11.2958n       
+ xi157.n594__net1 =  13.0049n       
+ xi157.n594__net17 =   1.8000        
+ xi157.n594__sbuf_out =   1.8000        
+ xi157.n594__vddio1 =   1.8000        
+ xi157.n594__vss1 =  11.2868n       
+ xi157.n595__net1 =  13.0045n       
+ xi157.n595__net17 =   1.8000        
+ xi157.n595__sbuf_out =   1.8000        
+ xi157.n595__vddio1 =   1.8000        
+ xi157.n595__vss1 =  11.2894n       
+ xi157.n596__net1 =  13.0058n       
+ xi157.n596__net17 =   1.8000        
+ xi157.n596__sbuf_out =   1.8000        
+ xi157.n596__vddio1 =   1.8000        
+ xi157.n596__vss1 =  11.2872n       
+ xi157.n597__net1 =  13.0007n       
+ xi157.n597__net17 =   1.8000        
+ xi157.n597__sbuf_out =   1.8000        
+ xi157.n597__vddio1 =   1.8000        
+ xi157.n597__vss1 =  11.2878n       
+ xi157.n598__net1 =  12.9998n       
+ xi157.n598__net17 =   1.8000        
+ xi157.n598__sbuf_out =   1.8000        
+ xi157.n598__vddio1 =   1.8000        
+ xi157.n598__vss1 =  11.2887n       
+ xi157.n599__net1 =  12.9993n       
+ xi157.n599__net17 =   1.8000        
+ xi157.n599__sbuf_out =   1.8000        
+ xi157.n599__vddio1 =   1.8000        
+ xi157.n599__vss1 =  11.2892n       
+ xi157.n59__net1 =  13.0126n       
+ xi157.n59__net17 =   1.8000        
+ xi157.n59__net7 =   7.3508n       
+ xi157.n59__sbuf_out =   1.8000        
+ xi157.n59__vddio1 =   1.8000        
+ xi157.n59__vss1 =   3.0481n       
+ xi157.n5__net1 =  12.8195n       
+ xi157.n5__net17 =   1.8000        
+ xi157.n5__net3 =   1.8000        
+ xi157.n5__net7 =   7.3605n       
+ xi157.n5__sbuf_in =  22.4552n       
+ xi157.n5__sbuf_out =   1.8000        
+ xi157.n5__vddio1 =   1.8000        
+ xi157.n5__vss1 =   1.1906n       
+ xi157.n600__net1 =  12.9998n       
+ xi157.n600__net17 =   1.8000        
+ xi157.n600__sbuf_out =   1.8000        
+ xi157.n600__vddio1 =   1.8000        
+ xi157.n600__vss1 =  11.2894n       
+ xi157.n601__net1 =  12.9957n       
+ xi157.n601__net17 =   1.8000        
+ xi157.n601__sbuf_out =   1.8000        
+ xi157.n601__vddio1 =   1.8000        
+ xi157.n601__vss1 =  11.2899n       
+ xi157.n602__net1 =  12.9957n       
+ xi157.n602__net17 =   1.8000        
+ xi157.n602__sbuf_out =   1.8000        
+ xi157.n602__vddio1 =   1.8000        
+ xi157.n602__vss1 =  11.2902n       
+ xi157.n603__net1 =  12.9952n       
+ xi157.n603__net17 =   1.8000        
+ xi157.n603__sbuf_out =   1.8000        
+ xi157.n603__vddio1 =   1.8000        
+ xi157.n603__vss1 =  11.2904n       
+ xi157.n604__net1 =  12.9966n       
+ xi157.n604__net17 =   1.8000        
+ xi157.n604__sbuf_out =   1.8000        
+ xi157.n604__vddio1 =   1.8000        
+ xi157.n604__vss1 =  11.2904n       
+ xi157.n605__net1 =  12.9909n       
+ xi157.n605__net17 =   1.8000        
+ xi157.n605__sbuf_out =   1.8000        
+ xi157.n605__vddio1 =   1.8000        
+ xi157.n605__vss1 =  11.2906n       
+ xi157.n606__net1 =  12.9900n       
+ xi157.n606__net17 =   1.8000        
+ xi157.n606__sbuf_out =   1.8000        
+ xi157.n607__net1 =  12.9895n       
+ xi157.n607__net17 =   1.8000        
+ xi157.n607__sbuf_out =   1.8000        
+ xi157.n607__vddio1 =   1.8000        
+ xi157.n607__vss1 =  11.2865n       
+ xi157.n608__net1 =  12.9900n       
+ xi157.n608__net17 =   1.8000        
+ xi157.n608__sbuf_out =   1.8000        
+ xi157.n608__vss1 =  11.3058n       
+ xi157.n609__net1 =  12.9854n       
+ xi157.n609__net17 =   1.8000        
+ xi157.n609__sbuf_out =   1.8000        
+ xi157.n609__vddio1 =   1.8000        
+ xi157.n609__vss1 =  11.3066n       
+ xi157.n60__net1 =  13.0139n       
+ xi157.n60__net17 =   1.8000        
+ xi157.n60__net7 =   7.3516n       
+ xi157.n60__sbuf_out =   1.8000        
+ xi157.n60__vddio1 =   1.8000        
+ xi157.n60__vss1 =   3.0481n       
+ xi157.n610__net1 =  12.9854n       
+ xi157.n610__net17 =   1.8000        
+ xi157.n610__sbuf_out =   1.8000        
+ xi157.n610__vddio1 =   1.8000        
+ xi157.n610__vss1 =  11.3073n       
+ xi157.n611__net1 =  12.9849n       
+ xi157.n611__net17 =   1.8000        
+ xi157.n611__sbuf_out =   1.8000        
+ xi157.n611__vddio1 =   1.8000        
+ xi157.n611__vss1 =  11.3078n       
+ xi157.n612__net1 =  12.9862n       
+ xi157.n612__net17 =   1.8000        
+ xi157.n612__sbuf_out =   1.8000        
+ xi157.n612__vddio1 =   1.8000        
+ xi157.n612__vss1 =  11.3082n       
+ xi157.n613__net1 =  12.9799n       
+ xi157.n613__net17 =   1.8000        
+ xi157.n613__sbuf_out =   1.8000        
+ xi157.n613__vddio1 =   1.8000        
+ xi157.n613__vss1 =  11.3084n       
+ xi157.n614__net1 =  12.9790n       
+ xi157.n614__net17 =   1.8000        
+ xi157.n614__sbuf_out =   1.8000        
+ xi157.n614__vddio1 =   1.8000        
+ xi157.n614__vss1 =  11.3085n       
+ xi157.n615__net1 =  12.9786n       
+ xi157.n615__net17 =   1.8000        
+ xi157.n615__sbuf_out =   1.8000        
+ xi157.n615__vddio1 =   1.8000        
+ xi157.n615__vss1 =  11.2888n       
+ xi157.n616__net1 =  12.9790n       
+ xi157.n616__net17 =   1.8000        
+ xi157.n616__sbuf_out =   1.8000        
+ xi157.n616__vddio1 =   1.8000        
+ xi157.n616__vss1 =  11.2798n       
+ xi157.n617__net1 =  12.9467n       
+ xi157.n617__net17 =   1.8000        
+ xi157.n617__sbuf_out =   1.8000        
+ xi157.n617__vddio1 =   1.8000        
+ xi157.n617__vss1 =  11.2848n       
+ xi157.n618__net1 =  12.9472n       
+ xi157.n618__net17 =   1.8000        
+ xi157.n618__sbuf_out =   1.8000        
+ xi157.n618__vddio1 =   1.8000        
+ xi157.n618__vss1 =  11.2804n       
+ xi157.n619__net1 =  12.9481n       
+ xi157.n619__net17 =   1.8000        
+ xi157.n619__sbuf_out =   1.8000        
+ xi157.n619__vddio1 =   1.8000        
+ xi157.n619__vss1 =  11.2818n       
+ xi157.n61__net1 =  13.0094n       
+ xi157.n61__net17 =   1.8000        
+ xi157.n61__net7 =   7.3463n       
+ xi157.n61__sbuf_out =   1.8000        
+ xi157.n61__vss1 =   2.9063n       
+ xi157.n620__net1 =  12.9472n       
+ xi157.n620__net17 =   1.8000        
+ xi157.n620__sbuf_out =   1.8000        
+ xi157.n620__vddio1 =   1.8000        
+ xi157.n620__vss1 =  11.2835n       
+ xi157.n621__net1 =  12.9398n       
+ xi157.n621__net17 =   1.8000        
+ xi157.n621__sbuf_out =   1.8000        
+ xi157.n621__vddio1 =   1.8000        
+ xi157.n621__vss1 =  11.2845n       
+ xi157.n622__net1 =  12.9403n       
+ xi157.n622__net17 =   1.8000        
+ xi157.n622__sbuf_out =   1.8000        
+ xi157.n622__vddio1 =   1.8000        
+ xi157.n622__vss1 =  11.2849n       
+ xi157.n623__net1 =  12.9403n       
+ xi157.n623__net17 =   1.8000        
+ xi157.n623__sbuf_out =   1.8000        
+ xi157.n623__vddio1 =   1.8000        
+ xi157.n623__vss1 =  11.2859n       
+ xi157.n624__net1 =  12.9412n       
+ xi157.n624__net17 =   1.8000        
+ xi157.n624__sbuf_out =   1.8000        
+ xi157.n624__vddio1 =   1.8000        
+ xi157.n624__vss1 =  11.2866n       
+ xi157.n625__net1 =  12.9343n       
+ xi157.n625__net17 =   1.8000        
+ xi157.n625__sbuf_out =   1.8000        
+ xi157.n625__vddio1 =   1.8000        
+ xi157.n625__vss1 =  11.2870n       
+ xi157.n626__net1 =  12.9348n       
+ xi157.n626__net17 =   1.8000        
+ xi157.n626__sbuf_out =   1.8000        
+ xi157.n626__vddio1 =   1.8000        
+ xi157.n626__vss1 =  11.2870n       
+ xi157.n627__net1 =  12.9356n       
+ xi157.n627__net17 =   1.8000        
+ xi157.n627__sbuf_out =   1.8000        
+ xi157.n627__vddio1 =   1.8000        
+ xi157.n627__vss1 =  11.2873n       
+ xi157.n628__net1 =  12.9348n       
+ xi157.n628__net17 =   1.8000        
+ xi157.n628__sbuf_out =   1.8000        
+ xi157.n628__vddio1 =   1.8000        
+ xi157.n629__net1 =  12.9268n       
+ xi157.n629__net17 =   1.8000        
+ xi157.n629__sbuf_out =   1.8000        
+ xi157.n629__vddio1 =   1.8000        
+ xi157.n629__vss1 =  11.2888n       
+ xi157.n62__net1 =  13.0085n       
+ xi157.n62__net17 =   1.8000        
+ xi157.n62__net7 =   7.3472n       
+ xi157.n62__sbuf_out =   1.8000        
+ xi157.n62__vddio1 =   1.8000        
+ xi157.n62__vss1 =   2.9063n       
+ xi157.n630__net1 =  12.9272n       
+ xi157.n630__net17 =   1.8000        
+ xi157.n630__sbuf_out =   1.8000        
+ xi157.n630__vddio1 =   1.8000        
+ xi157.n630__vss1 =  11.2756n       
+ xi157.n631__net1 =  12.9272n       
+ xi157.n631__net17 =   1.8000        
+ xi157.n631__sbuf_out =   1.8000        
+ xi157.n631__vddio1 =   1.8000        
+ xi157.n631__vss1 =  11.2998n       
+ xi157.n632__net1 =  12.9281n       
+ xi157.n632__net17 =   1.8000        
+ xi157.n632__sbuf_out =   1.8000        
+ xi157.n632__vddio1 =   1.8000        
+ xi157.n632__vss1 =  11.2998n       
+ xi157.n633__net1 =  12.9208n       
+ xi157.n633__net17 =   1.8000        
+ xi157.n633__sbuf_out =   1.8000        
+ xi157.n633__vddio1 =   1.8000        
+ xi157.n633__vss1 =  11.3015n       
+ xi157.n634__net1 =  12.9212n       
+ xi157.n634__net17 =   1.8000        
+ xi157.n634__sbuf_out =   1.8000        
+ xi157.n634__vddio1 =   1.8000        
+ xi157.n634__vss1 =  11.3015n       
+ xi157.n635__net1 =  12.9221n       
+ xi157.n635__net17 =   1.8000        
+ xi157.n635__sbuf_out =   1.8000        
+ xi157.n635__vddio1 =   1.8000        
+ xi157.n635__vss1 =  11.3028n       
+ xi157.n636__net1 =  12.9212n       
+ xi157.n636__net17 =   1.8000        
+ xi157.n636__sbuf_out =   1.8000        
+ xi157.n636__vss1 =  11.3028n       
+ xi157.n637__net1 =  12.9126n       
+ xi157.n637__net17 =   1.8000        
+ xi157.n637__sbuf_out =   1.8000        
+ xi157.n637__vddio1 =   1.8000        
+ xi157.n637__vss1 =  11.3039n       
+ xi157.n638__net1 =  12.9131n       
+ xi157.n638__net17 =   1.8000        
+ xi157.n638__sbuf_out =   1.8000        
+ xi157.n638__vss1 =  11.3039n       
+ xi157.n639__net1 =  12.9131n       
+ xi157.n639__net17 =   1.8000        
+ xi157.n639__sbuf_out =   1.8000        
+ xi157.n639__vddio1 =   1.8000        
+ xi157.n639__vss1 =  11.3046n       
+ xi157.n63__net1 =  13.0081n       
+ xi157.n63__net17 =   1.8000        
+ xi157.n63__net7 =   7.3413n       
+ xi157.n63__sbuf_out =   1.8000        
+ xi157.n63__vddio1 =   1.8000        
+ xi157.n640__net1 =  12.9140n       
+ xi157.n640__net17 =   1.8000        
+ xi157.n640__sbuf_out =   1.8000        
+ xi157.n640__vddio1 =   1.8000        
+ xi157.n640__vss1 =  11.3046n       
+ xi157.n641__net1 =  12.9061n       
+ xi157.n641__net17 =   1.8000        
+ xi157.n641__sbuf_out =   1.8000        
+ xi157.n641__vddio1 =   1.8000        
+ xi157.n641__vss1 =  11.3050n       
+ xi157.n642__net1 =  12.9066n       
+ xi157.n642__net17 =   1.8000        
+ xi157.n642__sbuf_out =   1.8000        
+ xi157.n642__vddio1 =   1.8000        
+ xi157.n642__vss1 =  11.3050n       
+ xi157.n643__net1 =  12.9075n       
+ xi157.n643__net17 =   1.8000        
+ xi157.n643__sbuf_out =   1.8000        
+ xi157.n643__vddio1 =   1.8000        
+ xi157.n643__vss1 =  11.3052n       
+ xi157.n644__net1 =  12.9066n       
+ xi157.n644__net17 =   1.8000        
+ xi157.n644__sbuf_out =   1.8000        
+ xi157.n644__vddio1 =   1.8000        
+ xi157.n644__vss1 =  11.3052n       
+ xi157.n645__net1 =  12.8974n       
+ xi157.n645__net17 =   1.8000        
+ xi157.n645__sbuf_out =   1.8000        
+ xi157.n645__vddio1 =   1.8000        
+ xi157.n645__vss1 =  11.2614n       
+ xi157.n646__net1 =  12.8979n       
+ xi157.n646__net17 =   1.8000        
+ xi157.n646__sbuf_out =   1.8000        
+ xi157.n646__vddio1 =   1.8000        
+ xi157.n646__vss1 =  11.2524n       
+ xi157.n647__net1 =  12.8979n       
+ xi157.n647__net17 =   1.8000        
+ xi157.n647__sbuf_out =   1.8000        
+ xi157.n647__vddio1 =   1.8000        
+ xi157.n647__vss1 =  11.2574n       
+ xi157.n648__net1 =  12.8988n       
+ xi157.n648__net17 =   1.8000        
+ xi157.n648__sbuf_out =   1.8000        
+ xi157.n648__vddio1 =   1.8000        
+ xi157.n648__vss1 =  11.2530n       
+ xi157.n649__net1 =  12.8905n       
+ xi157.n649__net17 =   1.8000        
+ xi157.n649__sbuf_out =   1.8000        
+ xi157.n649__vddio1 =   1.8000        
+ xi157.n649__vss1 =  11.2544n       
+ xi157.n64__net1 =  13.0085n       
+ xi157.n64__net17 =   1.8000        
+ xi157.n64__net7 =   7.3422n       
+ xi157.n64__sbuf_out =   1.8000        
+ xi157.n64__vddio1 =   1.8000        
+ xi157.n64__vss1 =   2.9109n       
+ xi157.n650__net1 =  12.8910n       
+ xi157.n650__net17 =   1.8000        
+ xi157.n650__sbuf_out =   1.8000        
+ xi157.n650__vddio1 =   1.8000        
+ xi157.n650__vss1 =  11.2561n       
+ xi157.n651__net1 =  12.8918n       
+ xi157.n651__net17 =   1.8000        
+ xi157.n651__sbuf_out =   1.8000        
+ xi157.n651__vddio1 =   1.8000        
+ xi157.n651__vss1 =  11.2571n       
+ xi157.n652__net1 =  12.8910n       
+ xi157.n652__net17 =   1.8000        
+ xi157.n652__sbuf_out =   1.8000        
+ xi157.n652__vddio1 =   1.8000        
+ xi157.n652__vss1 =  11.2574n       
+ xi157.n653__net1 =  12.8811n       
+ xi157.n653__net17 =   1.8000        
+ xi157.n653__sbuf_out =   1.8000        
+ xi157.n653__vddio1 =   1.8000        
+ xi157.n653__vss1 =  11.2585n       
+ xi157.n654__net1 =  12.8816n       
+ xi157.n654__net17 =   1.8000        
+ xi157.n654__sbuf_out =   1.8000        
+ xi157.n654__vddio1 =   1.8000        
+ xi157.n654__vss1 =  11.2592n       
+ xi157.n655__net1 =  12.8816n       
+ xi157.n655__net17 =   1.8000        
+ xi157.n655__sbuf_out =   1.8000        
+ xi157.n655__vddio1 =   1.8000        
+ xi157.n655__vss1 =  11.2596n       
+ xi157.n656__net1 =  12.8825n       
+ xi157.n656__net17 =   1.8000        
+ xi157.n656__sbuf_out =   1.8000        
+ xi157.n656__vddio1 =   1.8000        
+ xi157.n656__vss1 =  11.2596n       
+ xi157.n657__net1 =  12.8737n       
+ xi157.n657__net17 =   1.8000        
+ xi157.n657__sbuf_out =   1.8000        
+ xi157.n657__vddio1 =   1.8000        
+ xi157.n657__vss1 =  11.2598n       
+ xi157.n658__net1 =  12.8742n       
+ xi157.n658__net17 =   1.8000        
+ xi157.n658__sbuf_out =   1.8000        
+ xi157.n658__vddio1 =   1.8000        
+ xi157.n659__net1 =  12.8751n       
+ xi157.n659__net17 =   1.8000        
+ xi157.n659__sbuf_out =   1.8000        
+ xi157.n659__vddio1 =   1.8000        
+ xi157.n659__vss1 =  11.2614n       
+ xi157.n65__net1 =  13.0049n       
+ xi157.n65__net17 =   1.8000        
+ xi157.n65__net7 =   7.3356n       
+ xi157.n65__sbuf_out =   1.8000        
+ xi157.n65__vddio1 =   1.8000        
+ xi157.n65__vss1 =   2.9102n       
+ xi157.n660__net1 =  12.8742n       
+ xi157.n660__net17 =   1.8000        
+ xi157.n660__sbuf_out =   1.8000        
+ xi157.n660__vddio1 =   1.8000        
+ xi157.n660__vss1 =  11.2482n       
+ xi157.n661__net1 =  13.0530n       
+ xi157.n661__net17 =   1.8000        
+ xi157.n661__sbuf_out =   1.8000        
+ xi157.n661__vddio1 =   1.8000        
+ xi157.n661__vss1 =  11.2724n       
+ xi157.n662__net1 =  13.0535n       
+ xi157.n662__net17 =   1.8000        
+ xi157.n662__sbuf_out =   1.8000        
+ xi157.n662__vddio1 =   1.8000        
+ xi157.n662__vss1 =  11.2724n       
+ xi157.n663__net1 =  13.0544n       
+ xi157.n663__net17 =   1.8000        
+ xi157.n663__sbuf_out =   1.8000        
+ xi157.n663__vddio1 =   1.8000        
+ xi157.n663__vss1 =  11.2741n       
+ xi157.n664__net1 =  13.0535n       
+ xi157.n664__net17 =   1.8000        
+ xi157.n664__sbuf_out =   1.8000        
+ xi157.n664__vddio1 =   1.8000        
+ xi157.n664__vss1 =  11.2741n       
+ xi157.n665__net1 =  13.0527n       
+ xi157.n665__net17 =   1.8000        
+ xi157.n665__sbuf_out =   1.8000        
+ xi157.n665__vddio1 =   1.8000        
+ xi157.n665__vss1 =  11.2754n       
+ xi157.n666__net1 =  13.0532n       
+ xi157.n666__net17 =   1.8000        
+ xi157.n666__sbuf_out =   1.8000        
+ xi157.n666__vss1 =  11.2754n       
+ xi157.n667__net1 =  13.0532n       
+ xi157.n667__net17 =   1.8000        
+ xi157.n667__sbuf_out =   1.8000        
+ xi157.n667__vddio1 =   1.8000        
+ xi157.n667__vss1 =  11.2764n       
+ xi157.n668__net1 =  13.0541n       
+ xi157.n668__net17 =   1.8000        
+ xi157.n668__sbuf_out =   1.8000        
+ xi157.n668__vss1 =  11.2764n       
+ xi157.n669__net1 =  13.0522n       
+ xi157.n669__net17 =   1.8000        
+ xi157.n669__sbuf_out =   1.8000        
+ xi157.n669__vddio1 =   1.8000        
+ xi157.n669__vss1 =  11.2771n       
+ xi157.n66__net1 =  13.0049n       
+ xi157.n66__net17 =   1.8000        
+ xi157.n66__net7 =   7.3365n       
+ xi157.n66__sbuf_out =   1.8000        
+ xi157.n66__vddio1 =   1.8000        
+ xi157.n66__vss1 =   2.9108n       
+ xi157.n670__net1 =  13.0527n       
+ xi157.n670__net17 =   1.8000        
+ xi157.n670__sbuf_out =   1.8000        
+ xi157.n670__vddio1 =   1.8000        
+ xi157.n670__vss1 =  11.2771n       
+ xi157.n671__net1 =  13.0536n       
+ xi157.n671__net17 =   1.8000        
+ xi157.n671__sbuf_out =   1.8000        
+ xi157.n671__vddio1 =   1.8000        
+ xi157.n671__vss1 =  11.2775n       
+ xi157.n672__net1 =  13.0527n       
+ xi157.n672__net17 =   1.8000        
+ xi157.n672__sbuf_out =   1.8000        
+ xi157.n672__vddio1 =   1.8000        
+ xi157.n672__vss1 =  11.2775n       
+ xi157.n673__net1 =  13.0513n       
+ xi157.n673__net17 =   1.8000        
+ xi157.n673__sbuf_out =   1.8000        
+ xi157.n673__vddio1 =   1.8000        
+ xi157.n673__vss1 =  11.2778n       
+ xi157.n674__net1 =  13.0518n       
+ xi157.n674__net17 =   1.8000        
+ xi157.n674__sbuf_out =   1.8000        
+ xi157.n674__vddio1 =   1.8000        
+ xi157.n674__vss1 =  11.2778n       
+ xi157.n675__net1 =  13.0518n       
+ xi157.n675__net17 =   1.8000        
+ xi157.n675__sbuf_out =   1.8000        
+ xi157.n675__vddio1 =   1.8000        
+ xi157.n675__vss1 =  11.2157n       
+ xi157.n676__net1 =  13.0527n       
+ xi157.n676__net17 =   1.8000        
+ xi157.n676__sbuf_out =   1.8000        
+ xi157.n676__vddio1 =   1.8000        
+ xi157.n676__vss1 =  11.2067n       
+ xi157.n677__net1 =  13.0504n       
+ xi157.n677__net17 =   1.8000        
+ xi157.n677__sbuf_out =   1.8000        
+ xi157.n677__vddio1 =   1.8000        
+ xi157.n677__vss1 =  11.2118n       
+ xi157.n678__net1 =  13.0509n       
+ xi157.n678__net17 =   1.8000        
+ xi157.n678__sbuf_out =   1.8000        
+ xi157.n678__vddio1 =   1.8000        
+ xi157.n678__vss1 =  11.2074n       
+ xi157.n679__net1 =  13.0518n       
+ xi157.n679__net17 =   1.8000        
+ xi157.n679__sbuf_out =   1.8000        
+ xi157.n679__vddio1 =   1.8000        
+ xi157.n679__vss1 =  11.2087n       
+ xi157.n67__net1 =  13.0044n       
+ xi157.n67__net17 =   1.8000        
+ xi157.n67__net7 =   7.3292n       
+ xi157.n67__sbuf_out =   1.8000        
+ xi157.n67__vddio1 =   1.8000        
+ xi157.n67__vss1 =   2.9107n       
+ xi157.n680__net1 =  13.0509n       
+ xi157.n680__net17 =   1.8000        
+ xi157.n680__sbuf_out =   1.8000        
+ xi157.n680__vddio1 =   1.8000        
+ xi157.n680__vss1 =  11.2104n       
+ xi157.n681__net1 =  13.0489n       
+ xi157.n681__net17 =   1.8000        
+ xi157.n681__sbuf_out =   1.8000        
+ xi157.n681__vddio1 =   1.8000        
+ xi157.n681__vss1 =  11.2114n       
+ xi157.n682__net1 =  13.0494n       
+ xi157.n682__net17 =   1.8000        
+ xi157.n682__sbuf_out =   1.8000        
+ xi157.n682__vddio1 =   1.8000        
+ xi157.n682__vss1 =  11.2118n       
+ xi157.n683__net1 =  13.0494n       
+ xi157.n683__net17 =   1.8000        
+ xi157.n683__sbuf_out =   1.8000        
+ xi157.n683__vddio1 =   1.8000        
+ xi157.n683__vss1 =  11.2128n       
+ xi157.n684__net1 =  13.0503n       
+ xi157.n684__net17 =   1.8000        
+ xi157.n684__sbuf_out =   1.8000        
+ xi157.n684__vddio1 =   1.8000        
+ xi157.n684__vss1 =  11.2135n       
+ xi157.n685__net1 =  13.0475n       
+ xi157.n685__net17 =   1.8000        
+ xi157.n685__sbuf_out =   1.8000        
+ xi157.n685__vddio1 =   1.8000        
+ xi157.n685__vss1 =  11.2139n       
+ xi157.n686__net1 =  13.0480n       
+ xi157.n686__net17 =   1.8000        
+ xi157.n686__sbuf_out =   1.8000        
+ xi157.n686__vddio1 =   1.8000        
+ xi157.n686__vss1 =  11.2139n       
+ xi157.n687__net1 =  13.0489n       
+ xi157.n687__net17 =   1.8000        
+ xi157.n687__sbuf_out =   1.8000        
+ xi157.n687__vddio1 =   1.8000        
+ xi157.n687__vss1 =  11.2142n       
+ xi157.n688__net1 =  13.0480n       
+ xi157.n688__net17 =   1.8000        
+ xi157.n688__sbuf_out =   1.8000        
+ xi157.n688__vddio1 =   1.8000        
+ xi157.n689__net1 =  13.0454n       
+ xi157.n689__net17 =   1.8000        
+ xi157.n689__sbuf_out =   1.8000        
+ xi157.n689__vddio1 =   1.8000        
+ xi157.n689__vss1 =  11.2157n       
+ xi157.n68__net1 =  13.0057n       
+ xi157.n68__net17 =   1.8000        
+ xi157.n68__net7 =   7.3301n       
+ xi157.n68__sbuf_out =   1.8000        
+ xi157.n68__vddio1 =   1.8000        
+ xi157.n68__vss1 =   2.9105n       
+ xi157.n690__net1 =  13.0459n       
+ xi157.n690__net17 =   1.8000        
+ xi157.n690__sbuf_out =   1.8000        
+ xi157.n690__vddio1 =   1.8000        
+ xi157.n690__vss1 =  11.2025n       
+ xi157.n691__net1 =  13.0459n       
+ xi157.n691__net17 =   1.8000        
+ xi157.n691__sbuf_out =   1.8000        
+ xi157.n691__vddio1 =   1.8000        
+ xi157.n691__vss1 =  11.2267n       
+ xi157.n692__net1 =  13.0468n       
+ xi157.n692__net17 =   1.8000        
+ xi157.n692__sbuf_out =   1.8000        
+ xi157.n692__vddio1 =   1.8000        
+ xi157.n692__vss1 =  11.2267n       
+ xi157.n693__net1 =  13.0436n       
+ xi157.n693__net17 =   1.8000        
+ xi157.n693__sbuf_out =   1.8000        
+ xi157.n693__vddio1 =   1.8000        
+ xi157.n693__vss1 =  11.2284n       
+ xi157.n694__net1 =  13.0441n       
+ xi157.n694__net17 =   1.8000        
+ xi157.n694__sbuf_out =   1.8000        
+ xi157.n694__vddio1 =   1.8000        
+ xi157.n694__vss1 =  11.2284n       
+ xi157.n695__net1 =  13.0449n       
+ xi157.n695__net17 =   1.8000        
+ xi157.n695__sbuf_out =   1.8000        
+ xi157.n695__vddio1 =   1.8000        
+ xi157.n695__vss1 =  11.2297n       
+ xi157.n696__net1 =  13.0441n       
+ xi157.n696__net17 =   1.8000        
+ xi157.n696__sbuf_out =   1.8000        
+ xi157.n696__vss1 =  11.2297n       
+ xi157.n697__net1 =  13.0409n       
+ xi157.n697__net17 =   1.8000        
+ xi157.n697__sbuf_out =   1.8000        
+ xi157.n697__vddio1 =   1.8000        
+ xi157.n697__vss1 =  11.2308n       
+ xi157.n698__net1 =  13.0414n       
+ xi157.n698__net17 =   1.8000        
+ xi157.n698__sbuf_out =   1.8000        
+ xi157.n698__vss1 =  11.2308n       
+ xi157.n699__net1 =  13.0414n       
+ xi157.n699__net17 =   1.8000        
+ xi157.n699__sbuf_out =   1.8000        
+ xi157.n699__vddio1 =   1.8000        
+ xi157.n699__vss1 =  11.2315n       
+ xi157.n69__net1 =  13.0006n       
+ xi157.n69__net17 =   1.8000        
+ xi157.n69__net7 =   7.3643n       
+ xi157.n69__sbuf_out =   1.8000        
+ xi157.n69__vddio1 =   1.8000        
+ xi157.n69__vss1 =   2.9101n       
+ xi157.n6__net1 =  12.8195n       
+ xi157.n6__net17 =   1.8000        
+ xi157.n6__net3 =   1.8000        
+ xi157.n6__net7 =   7.3579n       
+ xi157.n6__sbuf_in =  22.4574n       
+ xi157.n6__sbuf_out =   1.8000        
+ xi157.n6__vddio1 =   1.8000        
+ xi157.n6__vss1 =   1.1102n       
+ xi157.n700__net1 =  13.0423n       
+ xi157.n700__net17 =   1.8000        
+ xi157.n700__sbuf_out =   1.8000        
+ xi157.n700__vddio1 =   1.8000        
+ xi157.n700__vss1 =  11.2315n       
+ xi157.n701__net1 =  13.0386n       
+ xi157.n701__net17 =   1.8000        
+ xi157.n701__sbuf_out =   1.8000        
+ xi157.n701__vddio1 =   1.8000        
+ xi157.n701__vss1 =  11.2319n       
+ xi157.n702__net1 =  13.0390n       
+ xi157.n702__net17 =   1.8000        
+ xi157.n702__sbuf_out =   1.8000        
+ xi157.n702__vddio1 =   1.8000        
+ xi157.n702__vss1 =  11.2319n       
+ xi157.n703__net1 =  13.0399n       
+ xi157.n703__net17 =   1.8000        
+ xi157.n703__sbuf_out =   1.8000        
+ xi157.n703__vddio1 =   1.8000        
+ xi157.n703__vss1 =  11.2321n       
+ xi157.n704__net1 =  13.0390n       
+ xi157.n704__net17 =   1.8000        
+ xi157.n704__sbuf_out =   1.8000        
+ xi157.n704__vddio1 =   1.8000        
+ xi157.n704__vss1 =  11.2321n       
+ xi157.n705__net1 =  12.8284n       
+ xi157.n705__net17 =   1.8000        
+ xi157.n705__sbuf_out =   1.8000        
+ xi157.n705__vddio1 =   1.8000        
+ xi157.n705__vss1 =  11.1517n       
+ xi157.n706__net1 =  12.8275n       
+ xi157.n706__net17 =   1.8000        
+ xi157.n706__sbuf_out =   1.8000        
+ xi157.n706__vddio1 =   1.8000        
+ xi157.n706__vss1 =  11.1428n       
+ xi157.n707__net1 =  12.8270n       
+ xi157.n707__net17 =   1.8000        
+ xi157.n707__sbuf_out =   1.8000        
+ xi157.n707__vddio1 =   1.8000        
+ xi157.n707__vss1 =  11.1478n       
+ xi157.n708__net1 =  12.8275n       
+ xi157.n708__net17 =   1.8000        
+ xi157.n708__sbuf_out =   1.8000        
+ xi157.n708__vddio1 =   1.8000        
+ xi157.n708__vss1 =  11.1434n       
+ xi157.n709__net1 =  12.8196n       
+ xi157.n709__net17 =   1.8000        
+ xi157.n709__sbuf_out =   1.8000        
+ xi157.n709__vddio1 =   1.8000        
+ xi157.n709__vss1 =  11.1448n       
+ xi157.n70__net1 =  12.9997n       
+ xi157.n70__net17 =   1.8000        
+ xi157.n70__net7 =   7.3643n       
+ xi157.n70__sbuf_out =   1.8000        
+ xi157.n70__vddio1 =   1.8000        
+ xi157.n70__vss1 =   2.9097n       
+ xi157.n710__net1 =  12.8196n       
+ xi157.n710__net17 =   1.8000        
+ xi157.n710__sbuf_out =   1.8000        
+ xi157.n710__vddio1 =   1.8000        
+ xi157.n710__vss1 =  11.1465n       
+ xi157.n711__net1 =  12.8192n       
+ xi157.n711__net17 =   1.8000        
+ xi157.n711__sbuf_out =   1.8000        
+ xi157.n711__vddio1 =   1.8000        
+ xi157.n711__vss1 =  11.1474n       
+ xi157.n712__net1 =  12.8205n       
+ xi157.n712__net17 =   1.8000        
+ xi157.n712__sbuf_out =   1.8000        
+ xi157.n712__vddio1 =   1.8000        
+ xi157.n712__vss1 =  11.1478n       
+ xi157.n713__net1 =  12.8100n       
+ xi157.n713__net17 =   1.8000        
+ xi157.n713__sbuf_out =   1.8000        
+ xi157.n713__vddio1 =   1.8000        
+ xi157.n713__vss1 =  11.1488n       
+ xi157.n714__net1 =  12.8091n       
+ xi157.n714__net17 =   1.8000        
+ xi157.n714__sbuf_out =   1.8000        
+ xi157.n714__vddio1 =   1.8000        
+ xi157.n714__vss1 =  11.1496n       
+ xi157.n715__net1 =  12.8086n       
+ xi157.n715__net17 =   1.8000        
+ xi157.n715__sbuf_out =   1.8000        
+ xi157.n715__vddio1 =   1.8000        
+ xi157.n715__vss1 =  11.1499n       
+ xi157.n716__net1 =  12.8091n       
+ xi157.n716__net17 =   1.8000        
+ xi157.n716__sbuf_out =   1.8000        
+ xi157.n716__vddio1 =   1.8000        
+ xi157.n716__vss1 =  11.1500n       
+ xi157.n717__net1 =  12.8008n       
+ xi157.n717__net17 =   1.8000        
+ xi157.n717__sbuf_out =   1.8000        
+ xi157.n717__vddio1 =   1.8000        
+ xi157.n717__vss1 =  11.1502n       
+ xi157.n718__net1 =  12.8008n       
+ xi157.n718__net17 =   1.8000        
+ xi157.n718__sbuf_out =   1.8000        
+ xi157.n718__vddio1 =   1.8000        
+ xi157.n719__net1 =  12.8003n       
+ xi157.n719__net17 =   1.8000        
+ xi157.n719__sbuf_out =   1.8000        
+ xi157.n719__vddio1 =   1.8000        
+ xi157.n719__vss1 =  11.1517n       
+ xi157.n71__net1 =  12.9993n       
+ xi157.n71__net17 =   1.8000        
+ xi157.n71__net7 =   7.3637n       
+ xi157.n71__sbuf_out =   1.8000        
+ xi157.n71__vddio1 =   1.8000        
+ xi157.n71__vss1 =   2.9095n       
+ xi157.n720__net1 =  12.8017n       
+ xi157.n720__net17 =   1.8000        
+ xi157.n720__sbuf_out =   1.8000        
+ xi157.n720__vddio1 =   1.8000        
+ xi157.n720__vss1 =  11.1385n       
+ xi157.n721__net1 =  12.7905n       
+ xi157.n721__net17 =   1.8000        
+ xi157.n721__sbuf_out =   1.8000        
+ xi157.n721__vddio1 =   1.8000        
+ xi157.n721__vss1 =  11.1628n       
+ xi157.n722__net1 =  12.7896n       
+ xi157.n722__net17 =   1.8000        
+ xi157.n722__sbuf_out =   1.8000        
+ xi157.n722__vddio1 =   1.8000        
+ xi157.n722__vss1 =  11.1628n       
+ xi157.n723__net1 =  12.7891n       
+ xi157.n723__net17 =   1.8000        
+ xi157.n723__sbuf_out =   1.8000        
+ xi157.n723__vddio1 =   1.8000        
+ xi157.n723__vss1 =  11.1644n       
+ xi157.n724__net1 =  12.7896n       
+ xi157.n724__net17 =   1.8000        
+ xi157.n724__sbuf_out =   1.8000        
+ xi157.n724__vddio1 =   1.8000        
+ xi157.n724__vss1 =  11.1644n       
+ xi157.n725__net1 =  12.7808n       
+ xi157.n725__net17 =   1.8000        
+ xi157.n725__sbuf_out =   1.8000        
+ xi157.n725__vddio1 =   1.8000        
+ xi157.n725__vss1 =  11.1658n       
+ xi157.n726__net1 =  12.7808n       
+ xi157.n726__net17 =   1.8000        
+ xi157.n726__sbuf_out =   1.8000        
+ xi157.n726__vss1 =  11.1658n       
+ xi157.n727__net1 =  12.7804n       
+ xi157.n727__net17 =   1.8000        
+ xi157.n727__sbuf_out =   1.8000        
+ xi157.n727__vddio1 =   1.8000        
+ xi157.n727__vss1 =  11.1668n       
+ xi157.n728__net1 =  12.7817n       
+ xi157.n728__net17 =   1.8000        
+ xi157.n728__sbuf_out =   1.8000        
+ xi157.n728__vss1 =  11.1668n       
+ xi157.n729__net1 =  12.7701n       
+ xi157.n729__net17 =   1.8000        
+ xi157.n729__sbuf_out =   1.8000        
+ xi157.n729__vddio1 =   1.8000        
+ xi157.n729__vss1 =  11.1675n       
+ xi157.n72__net1 =  12.9997n       
+ xi157.n72__net17 =   1.8000        
+ xi157.n72__net7 =   7.3625n       
+ xi157.n72__sbuf_out =   1.8000        
+ xi157.n72__vddio1 =   1.8000        
+ xi157.n72__vss1 =   2.9087n       
+ xi157.n730__net1 =  12.7692n       
+ xi157.n730__net17 =   1.8000        
+ xi157.n730__sbuf_out =   1.8000        
+ xi157.n730__vddio1 =   1.8000        
+ xi157.n730__vss1 =  11.1675n       
+ xi157.n731__net1 =  12.7687n       
+ xi157.n731__net17 =   1.8000        
+ xi157.n731__sbuf_out =   1.8000        
+ xi157.n731__vddio1 =   1.8000        
+ xi157.n731__vss1 =  11.1679n       
+ xi157.n732__net1 =  12.7692n       
+ xi157.n732__net17 =   1.8000        
+ xi157.n732__sbuf_out =   1.8000        
+ xi157.n732__vddio1 =   1.8000        
+ xi157.n732__vss1 =  11.1679n       
+ xi157.n733__net1 =  12.7701n       
+ xi157.n733__net17 =   1.8000        
+ xi157.n733__sbuf_out =   1.8000        
+ xi157.n733__vddio1 =   1.8000        
+ xi157.n733__vss1 =  11.1682n       
+ xi157.n734__net1 =  12.7701n       
+ xi157.n734__net17 =   1.8000        
+ xi157.n734__sbuf_out =   1.8000        
+ xi157.n734__vddio1 =   1.8000        
+ xi157.n734__vss1 =  11.1682n       
+ xi157.n735__net1 =  12.7696n       
+ xi157.n735__net17 =   1.8000        
+ xi157.n735__sbuf_out =   1.8000        
+ xi157.n735__vddio1 =   1.8000        
+ xi157.n735__vss1 =  11.0463n       
+ xi157.n736__net1 =  12.7710n       
+ xi157.n736__net17 =   1.8000        
+ xi157.n736__sbuf_out =   1.8000        
+ xi157.n736__vddio1 =   1.8000        
+ xi157.n736__vss1 =  11.0373n       
+ xi157.n737__net1 =  12.7719n       
+ xi157.n737__net17 =   1.8000        
+ xi157.n737__sbuf_out =   1.8000        
+ xi157.n737__vddio1 =   1.8000        
+ xi157.n737__vss1 =  11.0013n       
+ xi157.n738__net1 =  12.7710n       
+ xi157.n738__net17 =   1.8000        
+ xi157.n738__sbuf_out =   1.8000        
+ xi157.n738__vddio1 =   1.8000        
+ xi157.n738__vss1 =  11.0341n       
+ xi157.n739__net1 =  12.7705n       
+ xi157.n739__net17 =   1.8000        
+ xi157.n739__sbuf_out =   1.8000        
+ xi157.n739__vddio1 =   1.8000        
+ xi157.n739__vss1 =  11.0277n       
+ xi157.n73__net1 =  12.9956n       
+ xi157.n73__net17 =   1.8000        
+ xi157.n73__net7 =   7.3606n       
+ xi157.n73__sbuf_out =   1.8000        
+ xi157.n73__vddio1 =   1.8000        
+ xi157.n73__vss1 =   2.9084n       
+ xi157.n740__net1 =  12.7710n       
+ xi157.n740__net17 =   1.8000        
+ xi157.n740__sbuf_out =   1.8000        
+ xi157.n740__vddio1 =   1.8000        
+ xi157.n740__vss1 =  11.0181n       
+ xi157.n741__net1 =  12.7715n       
+ xi157.n741__net17 =   1.8000        
+ xi157.n741__sbuf_out =   1.8000        
+ xi157.n741__vddio1 =   1.8000        
+ xi157.n741__vss1 =  11.0110n       
+ xi157.n742__net1 =  12.7715n       
+ xi157.n742__net17 =   1.8000        
+ xi157.n742__sbuf_out =   1.8000        
+ xi157.n742__vddio1 =   1.8000        
+ xi157.n742__vss1 =  11.0085n       
+ xi157.n743__net1 =  12.7710n       
+ xi157.n743__net17 =   1.8000        
+ xi157.n743__sbuf_out =   1.8000        
+ xi157.n743__vddio1 =   1.8000        
+ xi157.n743__vss1 =  10.9993n       
+ xi157.n744__net1 =  12.7723n       
+ xi157.n744__net17 =   1.8000        
+ xi157.n744__sbuf_out =   1.8000        
+ xi157.n744__vddio1 =   1.8000        
+ xi157.n744__vss1 =  10.9898n       
+ xi157.n745__net1 =  12.7726n       
+ xi157.n745__net17 =   1.8000        
+ xi157.n745__sbuf_out =   1.8000        
+ xi157.n745__vddio1 =   1.8000        
+ xi157.n745__vss1 =  10.9799n       
+ xi157.n746__net1 =  12.7718n       
+ xi157.n746__net17 =   1.8000        
+ xi157.n746__sbuf_out =   1.8000        
+ xi157.n746__vddio1 =   1.8000        
+ xi157.n746__vss1 =  10.9785n       
+ xi157.n747__net1 =  12.7713n       
+ xi157.n747__net17 =   1.8000        
+ xi157.n747__sbuf_out =   1.8000        
+ xi157.n747__vddio1 =   1.8000        
+ xi157.n747__vss1 =  10.9677n       
+ xi157.n748__net1 =  12.7718n       
+ xi157.n748__net17 =   1.8000        
+ xi157.n748__sbuf_out =   1.8000        
+ xi157.n748__vddio1 =   1.8000        
+ xi157.n748__vss1 =  10.9577n       
+ xi157.n749__net1 =  13.0240n       
+ xi157.n749__net17 =   1.8000        
+ xi157.n749__sbuf_out =   1.8000        
+ xi157.n749__vddio1 =   1.8000        
+ xi157.n749__vss1 =  11.0463n       
+ xi157.n74__net1 =  12.9956n       
+ xi157.n74__net17 =   1.8000        
+ xi157.n74__net7 =   7.3581n       
+ xi157.n74__sbuf_out =   1.8000        
+ xi157.n74__vddio1 =   1.8000        
+ xi157.n74__vss1 =   2.9288n       
+ xi157.n750__net1 =  13.0231n       
+ xi157.n750__net17 =   1.8000        
+ xi157.n750__sbuf_out =   1.8000        
+ xi157.n750__vddio1 =   1.8000        
+ xi157.n750__vss1 =  11.0403n       
+ xi157.n751__net1 =  13.0226n       
+ xi157.n751__sbuf_out =   1.8000        
+ xi157.n751__vddio1 =   1.8000        
+ xi157.n751__vss1 =  11.0457n       
+ xi157.n752__net1 =  13.0231n       
+ xi157.n752__net17 =   1.8000        
+ xi157.n752__sbuf_out =   1.8000        
+ xi157.n752__vddio1 =   1.8000        
+ xi157.n752__vss1 =  11.0457n       
+ xi157.n753__net1 =  13.0203n       
+ xi157.n753__net17 =   1.8000        
+ xi157.n753__sbuf_out =   1.8000        
+ xi157.n753__vddio1 =   1.8000        
+ xi157.n753__vss1 =  11.0361n       
+ xi157.n754__net1 =  13.0203n       
+ xi157.n754__net17 =   1.8000        
+ xi157.n754__sbuf_out =   1.8000        
+ xi157.n754__vddio1 =   1.8000        
+ xi157.n754__vss1 =  11.0361n       
+ xi157.n755__net1 =  13.0198n       
+ xi157.n755__sbuf_out =   1.8000        
+ xi157.n755__vddio1 =   1.8000        
+ xi157.n755__vss1 =  11.0265n       
+ xi157.n756__net1 =  13.0212n       
+ xi157.n756__sbuf_out =   1.8000        
+ xi157.n756__vddio1 =   1.8000        
+ xi157.n756__vss1 =  11.0265n       
+ xi157.n757__net1 =  13.0173n       
+ xi157.n757__sbuf_out =   1.8000        
+ xi157.n757__vddio1 =   1.8000        
+ xi157.n757__vss1 =  11.0173n       
+ xi157.n758__net1 =  13.0164n       
+ xi157.n758__sbuf_out =   1.8000        
+ xi157.n758__vddio1 =   1.8000        
+ xi157.n758__vss1 =  11.0173n       
+ xi157.n759__net1 =  13.0159n       
+ xi157.n759__sbuf_out =   1.8000        
+ xi157.n759__vddio1 =   1.8000        
+ xi157.n759__vss1 =  11.0077n       
+ xi157.n75__net1 =  12.9951n       
+ xi157.n75__net17 =   1.8000        
+ xi157.n75__net7 =   7.3549n       
+ xi157.n75__sbuf_out =   1.8000        
+ xi157.n75__vddio1 =   1.8000        
+ xi157.n75__vss1 =   2.9287n       
+ xi157.n760__net1 =  13.0164n       
+ xi157.n760__sbuf_out =   1.8000        
+ xi157.n760__vddio1 =   1.8000        
+ xi157.n760__vss1 =  11.0077n       
+ xi157.n761__net1 =  13.0132n       
+ xi157.n761__sbuf_out =   1.8000        
+ xi157.n761__vddio1 =   1.8000        
+ xi157.n761__vss1 =  10.9979n       
+ xi157.n762__net1 =  13.0132n       
+ xi157.n762__sbuf_out =   1.8000        
+ xi157.n762__vddio1 =   1.8000        
+ xi157.n762__vss1 =  10.9979n       
+ xi157.n763__net1 =  13.0127n       
+ xi157.n763__sbuf_out =   1.8000        
+ xi157.n763__vddio1 =   1.8000        
+ xi157.n763__vss1 =  10.9857n       
+ xi157.n764__net1 =  13.0141n       
+ xi157.n764__sbuf_out =   1.8000        
+ xi157.n764__vddio1 =   1.8000        
+ xi157.n764__vss1 =  10.9857n       
+ xi157.n765__net1 =  13.0095n       
+ xi157.n765__sbuf_out =   1.8000        
+ xi157.n765__vddio1 =   1.8000        
+ xi157.n765__vss1 =  10.8565n       
+ xi157.n766__net1 =  13.0087n       
+ xi157.n766__sbuf_out =   1.8000        
+ xi157.n766__vss1 =  10.8589n       
+ xi157.n767__net1 =  13.0082n       
+ xi157.n767__sbuf_out =   1.8000        
+ xi157.n767__vddio1 =   1.8000        
+ xi157.n767__vss1 =  10.8587n       
+ xi157.n768__net1 =  13.0087n       
+ xi157.n768__sbuf_out =   1.8000        
+ xi157.n768__vddio1 =   1.8000        
+ xi157.n768__vss1 =  10.8581n       
+ xi157.n769__net1 =  13.0050n       
+ xi157.n769__sbuf_out =   1.8000        
+ xi157.n769__vddio1 =   1.8000        
+ xi157.n769__vss1 =  10.8579n       
+ xi157.n76__net1 =  12.9965n       
+ xi157.n76__net17 =   1.8000        
+ xi157.n76__net7 =   7.3511n       
+ xi157.n76__sbuf_out =   1.8000        
+ xi157.n76__vddio1 =   1.8000        
+ xi157.n76__vss1 =   2.9284n       
+ xi157.n770__net1 =  13.0050n       
+ xi157.n770__sbuf_out =   1.8000        
+ xi157.n770__vddio1 =   1.8000        
+ xi157.n770__vss1 =  10.8574n       
+ xi157.n771__net1 =  13.0045n       
+ xi157.n771__sbuf_out =   1.8000        
+ xi157.n771__vddio1 =   1.8000        
+ xi157.n771__vss1 =  10.8564n       
+ xi157.n772__net1 =  13.0059n       
+ xi157.n772__sbuf_out =   1.8000        
+ xi157.n772__vddio1 =   1.8000        
+ xi157.n772__vss1 =  10.8551n       
+ xi157.n773__net1 =  13.0007n       
+ xi157.n773__sbuf_out =   1.8000        
+ xi157.n773__vddio1 =   1.8000        
+ xi157.n773__vss1 =  10.8541n       
+ xi157.n774__net1 =  12.9999n       
+ xi157.n774__sbuf_out =   1.8000        
+ xi157.n774__vddio1 =   1.8000        
+ xi157.n774__vss1 =  10.8534n       
+ xi157.n775__net1 =  12.9994n       
+ xi157.n775__sbuf_out =   1.8000        
+ xi157.n775__vddio1 =   1.8000        
+ xi157.n775__vss1 =  10.8513n       
+ xi157.n776__net1 =  12.9999n       
+ xi157.n776__sbuf_out =   1.8000        
+ xi157.n776__vddio1 =   1.8000        
+ xi157.n776__vss1 =  10.8470n       
+ xi157.n777__net1 =  12.9957n       
+ xi157.n777__sbuf_out =   1.8000        
+ xi157.n777__vddio1 =   1.8000        
+ xi157.n777__vss1 =  10.8769n       
+ xi157.n778__net1 =  12.9957n       
+ xi157.n778__sbuf_out =   1.8000        
+ xi157.n778__vddio1 =   1.8000        
+ xi157.n778__vss1 =  10.8769n       
+ xi157.n779__net1 =  12.9952n       
+ xi157.n779__sbuf_out =   1.8000        
+ xi157.n779__vss1 =  10.8766n       
+ xi157.n77__net1 =  12.9908n       
+ xi157.n77__net17 =   1.8000        
+ xi157.n77__net7 =   7.3467n       
+ xi157.n77__sbuf_out =   1.8000        
+ xi157.n77__vddio1 =   1.8000        
+ xi157.n77__vss1 =   2.9280n       
+ xi157.n780__net1 =  12.9966n       
+ xi157.n780__sbuf_out =   1.8000        
+ xi157.n780__vddio1 =   1.8000        
+ xi157.n780__vss1 =  10.8766n       
+ xi157.n781__net1 =  12.9909n       
+ xi157.n781__sbuf_out =   1.8000        
+ xi157.n781__vddio1 =   1.8000        
+ xi157.n781__vss1 =  10.8761n       
+ xi157.n782__net1 =  12.9900n       
+ xi157.n782__sbuf_out =   1.8000        
+ xi157.n782__vddio1 =   1.8000        
+ xi157.n782__vss1 =  10.8761n       
+ xi157.n783__net1 =  12.9895n       
+ xi157.n783__sbuf_out =   1.8000        
+ xi157.n783__vddio1 =   1.8000        
+ xi157.n783__vss1 =  10.8754n       
+ xi157.n784__net1 =  12.9900n       
+ xi157.n784__sbuf_out =   1.8000        
+ xi157.n784__vddio1 =   1.8000        
+ xi157.n784__vss1 =  10.8754n       
+ xi157.n785__net1 =  12.9854n       
+ xi157.n785__sbuf_out =   1.8000        
+ xi157.n785__vddio1 =   1.8000        
+ xi157.n785__vss1 =  10.8744n       
+ xi157.n786__net1 =  12.9854n       
+ xi157.n786__sbuf_out =   1.8000        
+ xi157.n786__vddio1 =   1.8000        
+ xi157.n786__vss1 =  10.8744n       
+ xi157.n787__net1 =  12.9849n       
+ xi157.n787__sbuf_out =   1.8000        
+ xi157.n787__vddio1 =   1.8000        
+ xi157.n787__vss1 =  10.8731n       
+ xi157.n788__net1 =  12.9863n       
+ xi157.n788__sbuf_out =   1.8000        
+ xi157.n788__vddio1 =   1.8000        
+ xi157.n788__vss1 =  10.8731n       
+ xi157.n789__net1 =  12.9800n       
+ xi157.n789__sbuf_out =   1.8000        
+ xi157.n789__vddio1 =   1.8000        
+ xi157.n789__vss1 =  10.8714n       
+ xi157.n78__net1 =  12.9899n       
+ xi157.n78__net17 =   1.8000        
+ xi157.n78__net7 =   7.3416n       
+ xi157.n78__sbuf_out =   1.8000        
+ xi157.n78__vddio1 =   1.8000        
+ xi157.n78__vss1 =   2.9274n       
+ xi157.n790__net1 =  12.9791n       
+ xi157.n790__sbuf_out =   1.8000        
+ xi157.n790__vddio1 =   1.8000        
+ xi157.n790__vss1 =  10.8714n       
+ xi157.n791__net1 =  12.9786n       
+ xi157.n791__sbuf_out =   1.8000        
+ xi157.n791__vddio1 =   1.8000        
+ xi157.n791__vss1 =  10.8603n       
+ xi157.n792__net1 =  12.9791n       
+ xi157.n792__sbuf_out =   1.8000        
+ xi157.n792__vddio1 =   1.8000        
+ xi157.n792__vss1 =  10.8603n       
+ xi157.n793__net1 =  12.9467n       
+ xi157.n793__sbuf_out =   1.8000        
+ xi157.n793__vddio1 =   1.8000        
+ xi157.n793__vss1 =  10.7378n       
+ xi157.n794__net1 =  12.9472n       
+ xi157.n794__sbuf_out =   1.8000        
+ xi157.n794__vddio1 =   1.8000        
+ xi157.n794__vss1 =  10.7402n       
+ xi157.n795__net1 =  12.9481n       
+ xi157.n795__sbuf_out =   1.8000        
+ xi157.n795__vddio1 =   1.8000        
+ xi157.n795__vss1 =  10.7399n       
+ xi157.n796__net1 =  12.9472n       
+ xi157.n796__sbuf_out =   1.8000        
+ xi157.n796__vddio1 =   1.8000        
+ xi157.n796__vss1 =  10.7394n       
+ xi157.n797__net1 =  12.9398n       
+ xi157.n797__sbuf_out =   1.8000        
+ xi157.n797__vddio1 =   1.8000        
+ xi157.n797__vss1 =  10.7392n       
+ xi157.n798__net1 =  12.9403n       
+ xi157.n798__sbuf_out =   1.8000        
+ xi157.n798__vddio1 =   1.8000        
+ xi157.n798__vss1 =  10.7387n       
+ xi157.n799__net1 =  12.9403n       
+ xi157.n799__sbuf_out =   1.8000        
+ xi157.n799__vddio1 =   1.8000        
+ xi157.n799__vss1 =  10.7377n       
+ xi157.n79__net1 =  12.9894n       
+ xi157.n79__net17 =   1.8000        
+ xi157.n79__net7 =   7.3359n       
+ xi157.n79__sbuf_out =   1.8000        
+ xi157.n79__vddio1 =   1.8000        
+ xi157.n79__vss1 =   2.9177n       
+ xi157.n7__net1 =  12.8190n       
+ xi157.n7__net17 =   1.8000        
+ xi157.n7__net3 =   1.8000        
+ xi157.n7__net7 =   7.3548n       
+ xi157.n7__sbuf_in =  22.4569n       
+ xi157.n7__sbuf_out =   1.8000        
+ xi157.n7__vddio1 =   1.8000        
+ xi157.n7__vss1 = 942.9564p       
+ xi157.n800__net1 =  12.9412n       
+ xi157.n800__sbuf_out =   1.8000        
+ xi157.n800__vddio1 =   1.8000        
+ xi157.n800__vss1 =  10.7364n       
+ xi157.n801__net1 =  12.9343n       
+ xi157.n801__sbuf_out =   1.8000        
+ xi157.n801__vddio1 =   1.8000        
+ xi157.n801__vss1 =  10.7353n       
+ xi157.n802__net1 =  12.9348n       
+ xi157.n802__sbuf_out =   1.8000        
+ xi157.n802__vddio1 =   1.8000        
+ xi157.n802__vss1 =  10.7347n       
+ xi157.n803__net1 =  12.9356n       
+ xi157.n803__sbuf_out =   1.8000        
+ xi157.n803__vddio1 =   1.8000        
+ xi157.n803__vss1 =  10.7326n       
+ xi157.n804__net1 =  12.9348n       
+ xi157.n804__sbuf_out =   1.8000        
+ xi157.n804__vddio1 =   1.8000        
+ xi157.n804__vss1 =  10.7283n       
+ xi157.n805__net1 =  12.9268n       
+ xi157.n805__sbuf_out =   1.8000        
+ xi157.n805__vddio1 =   1.8000        
+ xi157.n805__vss1 =  10.7581n       
+ xi157.n806__net1 =  12.9272n       
+ xi157.n806__sbuf_out =   1.8000        
+ xi157.n806__vddio1 =   1.8000        
+ xi157.n806__vss1 =  10.7581n       
+ xi157.n807__net1 =  12.9272n       
+ xi157.n807__sbuf_out =   1.8000        
+ xi157.n807__vddio1 =   1.8000        
+ xi157.n807__vss1 =  10.7579n       
+ xi157.n808__net1 =  12.9281n       
+ xi157.n808__sbuf_out =   1.8000        
+ xi157.n808__vss1 =  10.7579n       
+ xi157.n809__net1 =  12.9207n       
+ xi157.n809__sbuf_out =   1.8000        
+ xi157.n809__vddio1 =   1.8000        
+ xi157.n809__vss1 =  10.7574n       
+ xi157.n80__net1 =  12.9899n       
+ xi157.n80__net17 =   1.8000        
+ xi157.n80__net7 =   7.3295n       
+ xi157.n80__sbuf_out =   1.8000        
+ xi157.n80__vddio1 =   1.8000        
+ xi157.n810__net1 =  12.9212n       
+ xi157.n810__sbuf_out =   1.8000        
+ xi157.n810__vddio1 =   1.8000        
+ xi157.n810__vss1 =  10.7574n       
+ xi157.n811__net1 =  12.9221n       
+ xi157.n811__sbuf_out =   1.8000        
+ xi157.n811__vddio1 =   1.8000        
+ xi157.n811__vss1 =  10.7567n       
+ xi157.n812__net1 =  12.9212n       
+ xi157.n812__sbuf_out =   1.8000        
+ xi157.n812__vddio1 =   1.8000        
+ xi157.n812__vss1 =  10.7567n       
+ xi157.n813__net1 =  12.9126n       
+ xi157.n813__sbuf_out =   1.8000        
+ xi157.n813__vddio1 =   1.8000        
+ xi157.n813__vss1 =  10.7557n       
+ xi157.n814__net1 =  12.9131n       
+ xi157.n814__sbuf_out =   1.8000        
+ xi157.n814__vddio1 =   1.8000        
+ xi157.n814__vss1 =  10.7557n       
+ xi157.n815__net1 =  12.9131n       
+ xi157.n815__sbuf_out =   1.8000        
+ xi157.n815__vddio1 =   1.8000        
+ xi157.n815__vss1 =  10.7544n       
+ xi157.n816__net1 =  12.9140n       
+ xi157.n816__sbuf_out =   1.8000        
+ xi157.n816__vddio1 =   1.8000        
+ xi157.n816__vss1 =  10.7544n       
+ xi157.n817__net1 =  12.9061n       
+ xi157.n817__sbuf_out =   1.8000        
+ xi157.n817__vddio1 =   1.8000        
+ xi157.n817__vss1 =  10.7527n       
+ xi157.n818__net1 =  12.9066n       
+ xi157.n818__sbuf_out =   1.8000        
+ xi157.n818__vddio1 =   1.8000        
+ xi157.n818__vss1 =  10.7527n       
+ xi157.n819__net1 =  12.9075n       
+ xi157.n819__sbuf_out =   1.8000        
+ xi157.n819__vddio1 =   1.8000        
+ xi157.n819__vss1 =  10.7415n       
+ xi157.n81__net1 =  12.9853n       
+ xi157.n81__net17 =   1.8000        
+ xi157.n81__net7 =   7.3282n       
+ xi157.n81__sbuf_out =   1.8000        
+ xi157.n81__vddio1 =   1.8000        
+ xi157.n81__vss1 =   7.3753n       
+ xi157.n820__net1 =  12.9066n       
+ xi157.n820__sbuf_out =   1.8000        
+ xi157.n820__vddio1 =   1.8000        
+ xi157.n820__vss1 =  10.7415n       
+ xi157.n821__net1 =  12.8974n       
+ xi157.n821__sbuf_out =   1.8000        
+ xi157.n821__vddio1 =   1.8000        
+ xi157.n821__vss1 =  10.6007n       
+ xi157.n822__net1 =  12.8979n       
+ xi157.n822__sbuf_out =   1.8000        
+ xi157.n822__vddio1 =   1.8000        
+ xi157.n822__vss1 =  10.6031n       
+ xi157.n823__net1 =  12.8979n       
+ xi157.n823__sbuf_out =   1.8000        
+ xi157.n823__vddio1 =   1.8000        
+ xi157.n823__vss1 =  10.6029n       
+ xi157.n824__net1 =  12.8988n       
+ xi157.n824__sbuf_out =   1.8000        
+ xi157.n824__vddio1 =   1.8000        
+ xi157.n824__vss1 =  10.6024n       
+ xi157.n825__net1 =  12.8905n       
+ xi157.n825__sbuf_out =   1.8000        
+ xi157.n825__vddio1 =   1.8000        
+ xi157.n825__vss1 =  10.6022n       
+ xi157.n826__net1 =  12.8910n       
+ xi157.n826__sbuf_out =   1.8000        
+ xi157.n826__vddio1 =   1.8000        
+ xi157.n826__vss1 =  10.6017n       
+ xi157.n827__net1 =  12.8918n       
+ xi157.n827__sbuf_out =   1.8000        
+ xi157.n827__vddio1 =   1.8000        
+ xi157.n827__vss1 =  10.6007n       
+ xi157.n828__net1 =  12.8910n       
+ xi157.n828__sbuf_out =   1.8000        
+ xi157.n828__vddio1 =   1.8000        
+ xi157.n828__vss1 =  10.5994n       
+ xi157.n829__net1 =  12.8811n       
+ xi157.n829__sbuf_out =   1.8000        
+ xi157.n829__vddio1 =   1.8000        
+ xi157.n829__vss1 =  10.5983n       
+ xi157.n82__net1 =  12.9853n       
+ xi157.n82__net17 =   1.8000        
+ xi157.n82__net7 =   7.3652n       
+ xi157.n82__sbuf_out =   1.8000        
+ xi157.n82__vddio1 =   1.8000        
+ xi157.n82__vss1 =   7.2009n       
+ xi157.n830__net1 =  12.8816n       
+ xi157.n830__sbuf_out =   1.8000        
+ xi157.n830__vddio1 =   1.8000        
+ xi157.n830__vss1 =  10.5977n       
+ xi157.n831__net1 =  12.8816n       
+ xi157.n831__sbuf_out =   1.8000        
+ xi157.n831__vddio1 =   1.8000        
+ xi157.n831__vss1 =  10.5955n       
+ xi157.n832__net1 =  12.8825n       
+ xi157.n832__sbuf_out =   1.8000        
+ xi157.n832__vddio1 =   1.8000        
+ xi157.n832__vss1 =  10.5913n       
+ xi157.n833__net1 =  12.8737n       
+ xi157.n833__sbuf_out =   1.8000        
+ xi157.n833__vddio1 =   1.8000        
+ xi157.n833__vss1 =  10.6211n       
+ xi157.n834__net1 =  12.8742n       
+ xi157.n834__sbuf_out =   1.8000        
+ xi157.n834__vddio1 =   1.8000        
+ xi157.n834__vss1 =  10.6211n       
+ xi157.n835__net1 =  12.8751n       
+ xi157.n835__sbuf_out =   1.8000        
+ xi157.n835__vddio1 =   1.8000        
+ xi157.n835__vss1 =  10.6209n       
+ xi157.n836__net1 =  12.8742n       
+ xi157.n836__sbuf_out =   1.8000        
+ xi157.n836__vddio1 =   1.8000        
+ xi157.n836__vss1 =  10.6209n       
+ xi157.n837__net1 =  13.0530n       
+ xi157.n837__sbuf_out =   1.8000        
+ xi157.n837__vss1 =  10.6204n       
+ xi157.n838__net1 =  13.0535n       
+ xi157.n838__sbuf_out =   1.8000        
+ xi157.n838__vddio1 =   1.8000        
+ xi157.n838__vss1 =  10.6204n       
+ xi157.n839__net1 =  13.0544n       
+ xi157.n839__sbuf_out =   1.8000        
+ xi157.n839__vddio1 =   1.8000        
+ xi157.n839__vss1 =  10.6196n       
+ xi157.n83__net1 =  12.9848n       
+ xi157.n83__net17 =   1.8000        
+ xi157.n83__net7 =   7.3646n       
+ xi157.n83__sbuf_out =   1.8000        
+ xi157.n83__vddio1 =   1.8000        
+ xi157.n83__vss1 =   7.3717n       
+ xi157.n840__net1 =  13.0535n       
+ xi157.n840__sbuf_out =   1.8000        
+ xi157.n840__vddio1 =   1.8000        
+ xi157.n840__vss1 =  10.6196n       
+ xi157.n841__net1 =  13.0527n       
+ xi157.n841__sbuf_out =   1.8000        
+ xi157.n841__vddio1 =   1.8000        
+ xi157.n841__vss1 =  10.6187n       
+ xi157.n842__net1 =  13.0532n       
+ xi157.n842__sbuf_out =   1.8000        
+ xi157.n842__vddio1 =   1.8000        
+ xi157.n842__vss1 =  10.6187n       
+ xi157.n843__net1 =  13.0532n       
+ xi157.n843__sbuf_out =   1.8000        
+ xi157.n843__vddio1 =   1.8000        
+ xi157.n843__vss1 =  10.6173n       
+ xi157.n844__net1 =  13.0541n       
+ xi157.n844__sbuf_out =   1.8000        
+ xi157.n844__vddio1 =   1.8000        
+ xi157.n844__vss1 =  10.6173n       
+ xi157.n845__net1 =  13.0522n       
+ xi157.n845__sbuf_out =   1.8000        
+ xi157.n845__vddio1 =   1.8000        
+ xi157.n845__vss1 =  10.6156n       
+ xi157.n846__net1 =  13.0527n       
+ xi157.n846__sbuf_out =   1.8000        
+ xi157.n846__vddio1 =   1.8000        
+ xi157.n846__vss1 =  10.6156n       
+ xi157.n847__net1 =  13.0536n       
+ xi157.n847__sbuf_out =   1.8000        
+ xi157.n847__vddio1 =   1.8000        
+ xi157.n847__vss1 =  10.6045n       
+ xi157.n848__net1 =  13.0527n       
+ xi157.n848__sbuf_out =   1.8000        
+ xi157.n848__vddio1 =   1.8000        
+ xi157.n848__vss1 =  10.6045n       
+ xi157.n849__net1 =  13.0513n       
+ xi157.n849__sbuf_out =   1.8000        
+ xi157.n849__vddio1 =   1.8000        
+ xi157.n849__vss1 =  10.4454n       
+ xi157.n84__net1 =  12.9862n       
+ xi157.n84__net17 =   1.8000        
+ xi157.n84__net7 =   7.3637n       
+ xi157.n84__sbuf_out =   1.8000        
+ xi157.n84__vddio1 =   1.8000        
+ xi157.n84__vss1 =   7.3641n       
+ xi157.n850__net1 =  13.0518n       
+ xi157.n850__sbuf_out =   1.8000        
+ xi157.n850__vddio1 =   1.8000        
+ xi157.n850__vss1 =  10.4478n       
+ xi157.n851__net1 =  13.0518n       
+ xi157.n851__sbuf_out =   1.8000        
+ xi157.n851__vddio1 =   1.8000        
+ xi157.n851__vss1 =  10.4476n       
+ xi157.n852__net1 =  13.0527n       
+ xi157.n852__sbuf_out =   1.8000        
+ xi157.n852__vddio1 =   1.8000        
+ xi157.n852__vss1 =  10.4471n       
+ xi157.n853__net1 =  13.0504n       
+ xi157.n853__sbuf_out =   1.8000        
+ xi157.n853__vddio1 =   1.8000        
+ xi157.n853__vss1 =  10.4469n       
+ xi157.n854__net1 =  13.0509n       
+ xi157.n854__sbuf_out =   1.8000        
+ xi157.n854__vddio1 =   1.8000        
+ xi157.n854__vss1 =  10.4463n       
+ xi157.n855__net1 =  13.0518n       
+ xi157.n855__sbuf_out =   1.8000        
+ xi157.n855__vddio1 =   1.8000        
+ xi157.n855__vss1 =  10.4453n       
+ xi157.n856__net1 =  13.0509n       
+ xi157.n856__sbuf_out =   1.8000        
+ xi157.n856__vddio1 =   1.8000        
+ xi157.n856__vss1 =  10.4440n       
+ xi157.n857__net1 =  13.0489n       
+ xi157.n857__sbuf_out =   1.8000        
+ xi157.n857__vddio1 =   1.8000        
+ xi157.n857__vss1 =  10.4430n       
+ xi157.n858__net1 =  13.0494n       
+ xi157.n858__sbuf_out =   1.8000        
+ xi157.n858__vddio1 =   1.8000        
+ xi157.n858__vss1 =  10.4423n       
+ xi157.n859__net1 =  13.0494n       
+ xi157.n859__sbuf_out =   1.8000        
+ xi157.n859__vddio1 =   1.8000        
+ xi157.n859__vss1 =  10.4402n       
+ xi157.n85__net1 =  12.9798n       
+ xi157.n85__net17 =   1.8000        
+ xi157.n85__net7 =   7.3634n       
+ xi157.n85__sbuf_out =   1.8000        
+ xi157.n85__vddio1 =   1.8000        
+ xi157.n85__vss1 =   7.5263n       
+ xi157.n860__net1 =  13.0503n       
+ xi157.n860__sbuf_out =   1.8000        
+ xi157.n860__vddio1 =   1.8000        
+ xi157.n860__vss1 =  10.4360n       
+ xi157.n861__net1 =  13.0475n       
+ xi157.n861__sbuf_out =   1.8000        
+ xi157.n861__vddio1 =   1.8000        
+ xi157.n861__vss1 =  10.4658n       
+ xi157.n862__net1 =  13.0480n       
+ xi157.n862__sbuf_out =   1.8000        
+ xi157.n862__vddio1 =   1.8000        
+ xi157.n862__vss1 =  10.4658n       
+ xi157.n863__net1 =  13.0489n       
+ xi157.n863__sbuf_out =   1.8000        
+ xi157.n863__vddio1 =   1.8000        
+ xi157.n863__vss1 =  10.4656n       
+ xi157.n864__net1 =  13.0480n       
+ xi157.n864__sbuf_out =   1.8000        
+ xi157.n864__vddio1 =   1.8000        
+ xi157.n864__vss1 =  10.4656n       
+ xi157.n865__net1 =  13.0454n       
+ xi157.n865__sbuf_out =   1.8000        
+ xi157.n865__vddio1 =   1.8000        
+ xi157.n865__vss1 =  10.4650n       
+ xi157.n866__net1 =  13.0459n       
+ xi157.n866__sbuf_out =   1.8000        
+ xi157.n866__vss1 =  10.4650n       
+ xi157.n867__net1 =  13.0459n       
+ xi157.n867__sbuf_out =   1.8000        
+ xi157.n867__vddio1 =   1.8000        
+ xi157.n867__vss1 =  10.4643n       
+ xi157.n868__net1 =  13.0468n       
+ xi157.n868__sbuf_out =   1.8000        
+ xi157.n868__vddio1 =   1.8000        
+ xi157.n868__vss1 =  10.4643n       
+ xi157.n869__net1 =  13.0436n       
+ xi157.n869__sbuf_out =   1.8000        
+ xi157.n869__vddio1 =   1.8000        
+ xi157.n869__vss1 =  10.4633n       
+ xi157.n86__net1 =  12.9790n       
+ xi157.n86__net17 =   1.8000        
+ xi157.n86__net7 =   7.3625n       
+ xi157.n86__sbuf_out =   1.8000        
+ xi157.n86__vddio1 =   1.8000        
+ xi157.n86__vss1 =   7.3169n       
+ xi157.n870__net1 =  13.0441n       
+ xi157.n870__sbuf_out =   1.8000        
+ xi157.n870__vddio1 =   1.8000        
+ xi157.n870__vss1 =  10.4633n       
+ xi157.n871__net1 =  13.0449n       
+ xi157.n871__sbuf_out =   1.8000        
+ xi157.n871__vddio1 =   1.8000        
+ xi157.n871__vss1 =  10.4620n       
+ xi157.n872__net1 =  13.0441n       
+ xi157.n872__sbuf_out =   1.8000        
+ xi157.n872__vddio1 =   1.8000        
+ xi157.n872__vss1 =  10.4620n       
+ xi157.n873__net1 =  13.0409n       
+ xi157.n873__sbuf_out =   1.8000        
+ xi157.n873__vddio1 =   1.8000        
+ xi157.n873__vss1 =  10.4603n       
+ xi157.n874__net1 =  13.0414n       
+ xi157.n874__sbuf_out =   1.8000        
+ xi157.n874__vddio1 =   1.8000        
+ xi157.n874__vss1 =  10.4603n       
+ xi157.n875__net1 =  13.0414n       
+ xi157.n875__sbuf_out =   1.8000        
+ xi157.n875__vddio1 =   1.8000        
+ xi157.n875__vss1 =  10.4492n       
+ xi157.n876__net1 =  13.0422n       
+ xi157.n876__sbuf_out =   1.8000        
+ xi157.n876__vddio1 =   1.8000        
+ xi157.n876__vss1 =  10.4492n       
+ xi157.n877__net1 =  13.0386n       
+ xi157.n877__sbuf_out =   1.8000        
+ xi157.n877__vddio1 =   1.8000        
+ xi157.n877__vss1 =  10.2718n       
+ xi157.n878__net1 =  13.0390n       
+ xi157.n878__sbuf_out =   1.8000        
+ xi157.n878__vddio1 =   1.8000        
+ xi157.n878__vss1 =  10.2742n       
+ xi157.n879__net1 =  13.0399n       
+ xi157.n879__sbuf_out =   1.8000        
+ xi157.n879__vddio1 =   1.8000        
+ xi157.n879__vss1 =  10.2740n       
+ xi157.n87__net1 =  12.9785n       
+ xi157.n87__net17 =   1.8000        
+ xi157.n87__net7 =   7.3615n       
+ xi157.n87__sbuf_out =   1.8000        
+ xi157.n87__vss1 =   7.4786n       
+ xi157.n880__net1 =  13.0390n       
+ xi157.n880__sbuf_out =   1.8000        
+ xi157.n880__vddio1 =   1.8000        
+ xi157.n880__vss1 =  10.2735n       
+ xi157.n881__net1 =  12.8284n       
+ xi157.n881__sbuf_out =   1.8000        
+ xi157.n881__vddio1 =   1.8000        
+ xi157.n881__vss1 =  10.2733n       
+ xi157.n882__net1 =  12.8275n       
+ xi157.n882__sbuf_out =   1.8000        
+ xi157.n882__vddio1 =   1.8000        
+ xi157.n882__vss1 =  10.2727n       
+ xi157.n883__net1 =  12.8271n       
+ xi157.n883__sbuf_out =   1.8000        
+ xi157.n883__vddio1 =   1.8000        
+ xi157.n883__vss1 =  10.2718n       
+ xi157.n884__net1 =  12.8275n       
+ xi157.n884__sbuf_out =   1.8000        
+ xi157.n884__vddio1 =   1.8000        
+ xi157.n884__vss1 =  10.2704n       
+ xi157.n885__net1 =  12.8197n       
+ xi157.n885__sbuf_out =   1.8000        
+ xi157.n885__vddio1 =   1.8000        
+ xi157.n885__vss1 =  10.2694n       
+ xi157.n886__net1 =  12.8197n       
+ xi157.n886__sbuf_out =   1.8000        
+ xi157.n886__vddio1 =   1.8000        
+ xi157.n886__vss1 =  10.2687n       
+ xi157.n887__net1 =  12.8192n       
+ xi157.n887__sbuf_out =   1.8000        
+ xi157.n887__vddio1 =   1.8000        
+ xi157.n887__vss1 =  10.2666n       
+ xi157.n888__net1 =  12.8205n       
+ xi157.n888__sbuf_out =   1.8000        
+ xi157.n888__vddio1 =   1.8000        
+ xi157.n888__vss1 =  10.2624n       
+ xi157.n889__net1 =  12.8100n       
+ xi157.n889__sbuf_out =   1.8000        
+ xi157.n889__vddio1 =   1.8000        
+ xi157.n889__vss1 =  10.2922n       
+ xi157.n88__net1 =  12.9790n       
+ xi157.n88__net17 =   1.8000        
+ xi157.n88__net7 =   7.3606n       
+ xi157.n88__sbuf_out =   1.8000        
+ xi157.n88__vddio1 =   1.8000        
+ xi157.n88__vss1 =   7.5265n       
+ xi157.n890__net1 =  12.8091n       
+ xi157.n890__sbuf_out =   1.8000        
+ xi157.n890__vddio1 =   1.8000        
+ xi157.n890__vss1 =  10.2922n       
+ xi157.n891__net1 =  12.8086n       
+ xi157.n891__sbuf_out =   1.8000        
+ xi157.n891__vddio1 =   1.8000        
+ xi157.n891__vss1 =  10.2920n       
+ xi157.n892__net1 =  12.8091n       
+ xi157.n892__sbuf_out =   1.8000        
+ xi157.n892__vddio1 =   1.8000        
+ xi157.n892__vss1 =  10.2920n       
+ xi157.n893__net1 =  12.8008n       
+ xi157.n893__sbuf_out =   1.8000        
+ xi157.n893__vddio1 =   1.8000        
+ xi157.n893__vss1 =  10.2914n       
+ xi157.n894__net1 =  12.8008n       
+ xi157.n894__sbuf_out =   1.8000        
+ xi157.n894__vddio1 =   1.8000        
+ xi157.n894__vss1 =  10.2914n       
+ xi157.n895__net1 =  12.8003n       
+ xi157.n895__sbuf_out =   1.8000        
+ xi157.n895__vddio1 =   1.8000        
+ xi157.n895__vss1 =  10.2907n       
+ xi157.n896__net1 =  12.8017n       
+ xi157.n896__sbuf_out =   1.8000        
+ xi157.n896__vss1 =  10.2907n       
+ xi157.n897__net1 =  12.7905n       
+ xi157.n897__sbuf_out =   1.8000        
+ xi157.n897__vddio1 =   1.8000        
+ xi157.n897__vss1 =  10.2897n       
+ xi157.n898__net1 =  12.7897n       
+ xi157.n898__sbuf_out =   1.8000        
+ xi157.n898__vddio1 =   1.8000        
+ xi157.n898__vss1 =  10.2897n       
+ xi157.n899__net1 =  12.7892n       
+ xi157.n899__sbuf_out =   1.8000        
+ xi157.n899__vddio1 =   1.8000        
+ xi157.n899__vss1 =  10.2884n       
+ xi157.n89__net1 =  12.9472n       
+ xi157.n89__net17 =   1.8000        
+ xi157.n89__net7 =   7.3589n       
+ xi157.n89__sbuf_out =   1.8000        
+ xi157.n89__vddio1 =   1.8000        
+ xi157.n89__vss1 =   7.2668n       
+ xi157.n8__net1 =  12.8204n       
+ xi157.n8__net17 =   1.8000        
+ xi157.n8__net3 =   1.8000        
+ xi157.n8__net7 =   7.3510n       
+ xi157.n8__sbuf_in =  22.4578n       
+ xi157.n8__sbuf_out =   1.8000        
+ xi157.n8__vddio1 =   1.8000        
+ xi157.n8__vss1 = 774.1295p       
+ xi157.n900__net1 =  12.7897n       
+ xi157.n900__sbuf_out =   1.8000        
+ xi157.n900__vddio1 =   1.8000        
+ xi157.n900__vss1 =  10.2884n       
+ xi157.n901__net1 =  12.7809n       
+ xi157.n901__sbuf_out =   1.8000        
+ xi157.n901__vddio1 =   1.8000        
+ xi157.n901__vss1 =  10.2867n       
+ xi157.n902__net1 =  12.7809n       
+ xi157.n902__sbuf_out =   1.8000        
+ xi157.n902__vddio1 =   1.8000        
+ xi157.n902__vss1 =  10.2867n       
+ xi157.n903__net1 =  12.7804n       
+ xi157.n903__sbuf_out =   1.8000        
+ xi157.n903__vddio1 =   1.8000        
+ xi157.n903__vss1 =  10.2756n       
+ xi157.n904__net1 =  12.7818n       
+ xi157.n904__sbuf_out =   1.8000        
+ xi157.n904__vddio1 =   1.8000        
+ xi157.n904__vss1 =  10.2756n       
+ xi157.n905__net1 =  12.7701n       
+ xi157.n905__sbuf_out =   1.8000        
+ xi157.n905__vddio1 =   1.8000        
+ xi157.n905__vss1 =   1.8037n       
+ xi157.n906__net1 =  12.7692n       
+ xi157.n906__sbuf_out =   1.8000        
+ xi157.n906__vddio1 =   1.8000        
+ xi157.n907__net1 =  12.7687n       
+ xi157.n907__sbuf_out =   1.8000        
+ xi157.n907__vddio1 =   1.8000        
+ xi157.n908__net1 =  12.7692n       
+ xi157.n908__sbuf_out =   1.8000        
+ xi157.n908__vddio1 =   1.8000        
+ xi157.n909__net1 =  12.7701n       
+ xi157.n909__sbuf_out =   1.8000        
+ xi157.n909__vddio1 =   1.8000        
+ xi157.n90__net1 =  12.9472n       
+ xi157.n90__net17 =   1.8000        
+ xi157.n90__net7 =   7.3581n       
+ xi157.n90__sbuf_out =   1.8000        
+ xi157.n90__vddio1 =   1.8000        
+ xi157.n90__vss1 =   7.4298n       
+ xi157.n910__net1 =  12.7701n       
+ xi157.n910__sbuf_out =   1.8000        
+ xi157.n910__vddio1 =   1.8000        
+ xi157.n910__vss1 =   2.6050n       
+ xi157.n911__net1 =  12.7696n       
+ xi157.n911__sbuf_out =   1.8000        
+ xi157.n911__vddio1 =   1.8000        
+ xi157.n912__net1 =  12.7710n       
+ xi157.n912__sbuf_out =   1.8000        
+ xi157.n912__vddio1 =   1.8000        
+ xi157.n912__vss1 =   4.1352n       
+ xi157.n913__net1 =  12.7719n       
+ xi157.n913__sbuf_out =   1.8000        
+ xi157.n913__vddio1 =   1.8000        
+ xi157.n914__net1 =  12.7710n       
+ xi157.n914__sbuf_out =   1.8000        
+ xi157.n915__net1 =  12.7705n       
+ xi157.n915__sbuf_out =   1.8000        
+ xi157.n915__vddio1 =   1.8000        
+ xi157.n916__net1 =  12.7710n       
+ xi157.n916__sbuf_out =   1.8000        
+ xi157.n917__net1 =  12.7715n       
+ xi157.n917__sbuf_out =   1.8000        
+ xi157.n918__net1 =  12.7715n       
+ xi157.n918__sbuf_out =   1.8000        
+ xi157.n919__net1 =  12.7710n       
+ xi157.n919__sbuf_out =   1.8000        
+ xi157.n919__vddio1 =   1.8000        
+ xi157.n91__net1 =  12.9481n       
+ xi157.n91__net17 =   1.8000        
+ xi157.n91__net7 =   7.3558n       
+ xi157.n91__sbuf_out =   1.8000        
+ xi157.n91__vddio1 =   1.8000        
+ xi157.n91__vss1 =   7.4787n       
+ xi157.n920__net1 =  12.7724n       
+ xi157.n920__sbuf_out =   1.8000        
+ xi157.n920__vss1 =   4.9029n       
+ xi157.n921__net1 =  12.7727n       
+ xi157.n921__sbuf_out =   1.8000        
+ xi157.n921__vddio1 =   1.8000        
+ xi157.n922__net1 =  12.7718n       
+ xi157.n922__sbuf_out =   1.8000        
+ xi157.n922__vss1 =   7.4536n       
+ xi157.n923__net1 =  12.7713n       
+ xi157.n923__sbuf_out =   1.8000        
+ xi157.n924__net1 =  12.7718n       
+ xi157.n924__sbuf_out =   1.8000        
+ xi157.n924__vddio1 =   1.8000        
+ xi157.n925__net1 =  13.0240n       
+ xi157.n925__sbuf_out =   1.8000        
+ xi157.n925__vddio1 =   1.8000        
+ xi157.n926__net1 =  13.0231n       
+ xi157.n926__sbuf_out =   1.8000        
+ xi157.n926__vddio1 =   1.8000        
+ xi157.n927__net1 =  13.0226n       
+ xi157.n927__sbuf_out =   1.8000        
+ xi157.n927__vddio1 =   1.8000        
+ xi157.n928__net1 =  13.0231n       
+ xi157.n928__sbuf_out =   1.8000        
+ xi157.n929__net1 =  13.0203n       
+ xi157.n929__sbuf_out =   1.8000        
+ xi157.n929__vddio1 =   1.8000        
+ xi157.n92__net1 =  12.9472n       
+ xi157.n92__net17 =   1.8000        
+ xi157.n92__net7 =   7.3549n       
+ xi157.n92__sbuf_out =   1.8000        
+ xi157.n92__vddio1 =   1.8000        
+ xi157.n92__vss1 =   7.2548n       
+ xi157.n930__net1 =  13.0203n       
+ xi157.n930__sbuf_out =   1.8000        
+ xi157.n931__net1 =  13.0198n       
+ xi157.n931__sbuf_out =   1.8000        
+ xi157.n931__vddio1 =   1.8000        
+ xi157.n932__net1 =  13.0212n       
+ xi157.n932__sbuf_out =   1.8000        
+ xi157.n933__net1 =  13.0173n       
+ xi157.n933__sbuf_out =   1.8000        
+ xi157.n934__net1 =  13.0164n       
+ xi157.n934__sbuf_out =   1.8000        
+ xi157.n934__vddio1 =   1.8000        
+ xi157.n935__net1 =  13.0159n       
+ xi157.n935__sbuf_out =   1.8000        
+ xi157.n935__vddio1 =   1.8000        
+ xi157.n936__net1 =  13.0164n       
+ xi157.n936__sbuf_out =   1.8000        
+ xi157.n936__vddio1 =   1.8000        
+ xi157.n937__net1 =  13.0132n       
+ xi157.n937__sbuf_out =   1.8000        
+ xi157.n937__vddio1 =   1.8000        
+ xi157.n938__net1 =  13.0132n       
+ xi157.n938__sbuf_out =   1.8000        
+ xi157.n938__vss1 =   7.7438n       
+ xi157.n939__net1 =  13.0127n       
+ xi157.n939__sbuf_out =   1.8000        
+ xi157.n93__net1 =  12.9403n       
+ xi157.n93__net17 =   1.8000        
+ xi157.n93__net7 =   7.3520n       
+ xi157.n93__sbuf_out =   1.8000        
+ xi157.n93__vddio1 =   1.8000        
+ xi157.n93__vss1 =   7.2184n       
+ xi157.n940__net1 =  13.0141n       
+ xi157.n940__sbuf_out =   1.8000        
+ xi157.n940__vddio1 =   1.8000        
+ xi157.n941__net1 =  13.0096n       
+ xi157.n941__sbuf_out =   1.8000        
+ xi157.n941__vddio1 =   1.8000        
+ xi157.n942__net1 =  13.0087n       
+ xi157.n942__sbuf_out =   1.8000        
+ xi157.n942__vddio1 =   1.8000        
+ xi157.n943__net1 =  13.0082n       
+ xi157.n943__sbuf_out =   1.8000        
+ xi157.n943__vddio1 =   1.8000        
+ xi157.n944__net1 =  13.0087n       
+ xi157.n944__sbuf_out =   1.8000        
+ xi157.n945__net1 =  13.0050n       
+ xi157.n945__sbuf_out =   1.8000        
+ xi157.n946__net1 =  13.0050n       
+ xi157.n946__sbuf_out =   1.8000        
+ xi157.n946__vddio1 =   1.8000        
+ xi157.n947__net1 =  13.0045n       
+ xi157.n947__sbuf_out =   1.8000        
+ xi157.n947__vddio1 =   1.8000        
+ xi157.n948__net1 =  13.0059n       
+ xi157.n948__sbuf_out =   1.8000        
+ xi157.n948__vddio1 =   1.8000        
+ xi157.n949__net1 =  13.0008n       
+ xi157.n949__sbuf_out =   1.8000        
+ xi157.n949__vddio1 =   1.8000        
+ xi157.n94__net1 =  12.9403n       
+ xi157.n94__net17 =   1.8000        
+ xi157.n94__net7 =   7.3511n       
+ xi157.n94__sbuf_out =   1.8000        
+ xi157.n94__vddio1 =   1.8000        
+ xi157.n94__vss1 =   7.3827n       
+ xi157.n950__net1 =  12.9999n       
+ xi157.n950__sbuf_out =   1.8000        
+ xi157.n951__net1 =  12.9994n       
+ xi157.n951__sbuf_out =   1.8000        
+ xi157.n952__net1 =  12.9999n       
+ xi157.n952__sbuf_out =   1.8000        
+ xi157.n952__vddio1 =   1.8000        
+ xi157.n953__net1 =  12.9957n       
+ xi157.n953__sbuf_out =   1.8000        
+ xi157.n953__vddio1 =   1.8000        
+ xi157.n954__net1 =  12.9957n       
+ xi157.n954__sbuf_out =   1.8000        
+ xi157.n954__vddio1 =   1.8000        
+ xi157.n955__net1 =  12.9952n       
+ xi157.n955__sbuf_out =   1.8000        
+ xi157.n955__vddio1 =   1.8000        
+ xi157.n956__net1 =  12.9966n       
+ xi157.n956__sbuf_out =   1.8000        
+ xi157.n956__vddio1 =   1.8000        
+ xi157.n957__net1 =  12.9909n       
+ xi157.n957__sbuf_out =   1.8000        
+ xi157.n958__net1 =  12.9900n       
+ xi157.n958__sbuf_out =   1.8000        
+ xi157.n959__net1 =  12.9895n       
+ xi157.n959__sbuf_out =   1.8000        
+ xi157.n95__net1 =  12.9403n       
+ xi157.n95__net17 =   1.8000        
+ xi157.n95__net7 =   7.3476n       
+ xi157.n95__sbuf_out =   1.8000        
+ xi157.n95__vddio1 =   1.8000        
+ xi157.n95__vss1 =   7.4299n       
+ xi157.n960__net1 =  12.9900n       
+ xi157.n960__sbuf_out =   1.8000        
+ xi157.n961__net1 =  12.9854n       
+ xi157.n961__sbuf_out =   1.8000        
+ xi157.n962__net1 =  12.9854n       
+ xi157.n962__sbuf_out =   1.8000        
+ xi157.n963__net1 =  12.9849n       
+ xi157.n963__sbuf_out =   1.8000        
+ xi157.n964__net1 =  12.9863n       
+ xi157.n964__sbuf_out =   1.8000        
+ xi157.n965__net1 =  12.9800n       
+ xi157.n965__sbuf_out =   1.8000        
+ xi157.n966__net1 =  12.9791n       
+ xi157.n966__sbuf_out =   1.8000        
+ xi157.n967__net1 =  12.9786n       
+ xi157.n967__sbuf_out =   1.8000        
+ xi157.n968__net1 =  12.9791n       
+ xi157.n968__sbuf_out =   1.8000        
+ xi157.n969__net1 =  12.9467n       
+ xi157.n969__sbuf_out =   1.8000        
+ xi157.n96__net1 =  12.9412n       
+ xi157.n96__net17 =   1.8000        
+ xi157.n96__net7 =   7.3467n       
+ xi157.n96__sbuf_out =   1.8000        
+ xi157.n96__vddio1 =   1.8000        
+ xi157.n96__vss1 =   7.1683n       
+ xi157.n970__net1 =  12.9472n       
+ xi157.n970__sbuf_out =   1.8000        
+ xi157.n971__net1 =  12.9481n       
+ xi157.n971__sbuf_out =   1.8000        
+ xi157.n972__net1 =  12.9472n       
+ xi157.n972__sbuf_out =   1.8000        
+ xi157.n973__net1 =  12.9398n       
+ xi157.n973__sbuf_out =   1.8000        
+ xi157.n974__net1 =  12.9403n       
+ xi157.n974__sbuf_out =   1.8000        
+ xi157.n975__net1 =  12.9403n       
+ xi157.n975__sbuf_out =   1.8000        
+ xi157.n976__net1 =  12.9412n       
+ xi157.n976__sbuf_out =   1.8000        
+ xi157.n977__net1 =  12.9343n       
+ xi157.n977__sbuf_out =   1.8000        
+ xi157.n978__net1 =  12.9347n       
+ xi157.n978__sbuf_out =   1.8000        
+ xi157.n979__net1 =  12.9356n       
+ xi157.n979__sbuf_out =   1.8000        
+ xi157.n97__net1 =  12.9347n       
+ xi157.n97__net17 =   1.8000        
+ xi157.n97__net7 =   7.3425n       
+ xi157.n97__sbuf_out =   1.8000        
+ xi157.n97__vddio1 =   1.8000        
+ xi157.n97__vss1 =   7.3340n       
+ xi157.n980__net1 =  12.9347n       
+ xi157.n980__sbuf_out =   1.8000        
+ xi157.n981__net1 =  12.9267n       
+ xi157.n981__sbuf_out =   1.8000        
+ xi157.n982__net1 =  12.9272n       
+ xi157.n982__sbuf_out =   1.8000        
+ xi157.n983__net1 =  12.9272n       
+ xi157.n983__sbuf_out =   1.8000        
+ xi157.n984__net1 =  12.9281n       
+ xi157.n984__sbuf_out =   1.8000        
+ xi157.n985__net1 =  12.9207n       
+ xi157.n985__sbuf_out =   1.8000        
+ xi157.n986__net1 =  12.9212n       
+ xi157.n986__sbuf_out =   1.8000        
+ xi157.n987__net1 =  12.9221n       
+ xi157.n987__sbuf_out =   1.8000        
+ xi157.n988__net1 =  12.9212n       
+ xi157.n988__sbuf_out =   1.8000        
+ xi157.n989__net1 =  12.9126n       
+ xi157.n989__sbuf_out =   1.8000        
+ xi157.n98__net1 =  12.9348n       
+ xi157.n98__net17 =   1.8000        
+ xi157.n98__net7 =   7.3416n       
+ xi157.n98__sbuf_out =   1.8000        
+ xi157.n98__vddio1 =   1.8000        
+ xi157.n98__vss1 =   7.3827n       
+ xi157.n990__net1 =  12.9131n       
+ xi157.n990__sbuf_out =   1.8000        
+ xi157.n991__net1 =  12.9131n       
+ xi157.n991__sbuf_out =   1.8000        
+ xi157.n992__net1 =  12.9140n       
+ xi157.n992__sbuf_out =   1.8000        
+ xi157.n993__net1 =  12.9061n       
+ xi157.n993__sbuf_out =   1.8000        
+ xi157.n994__net1 =  12.9066n       
+ xi157.n994__sbuf_out =   1.8000        
+ xi157.n995__net1 =  12.9075n       
+ xi157.n995__sbuf_out =   1.8000        
+ xi157.n996__net1 =  12.9066n       
+ xi157.n996__sbuf_out =   1.8000        
+ xi157.n997__net1 =  12.8974n       
+ xi157.n997__sbuf_out =   1.8000        
+ xi157.n998__net1 =  12.8979n       
+ xi157.n998__sbuf_out =   1.8000        
+ xi157.n999__net1 =  12.8979n       
+ xi157.n999__sbuf_out =   1.8000        
+ xi157.n99__net1 =  12.9357n       
+ xi157.n99__net17 =   1.8000        
+ xi157.n99__net7 =   7.3368n       
+ xi157.n99__sbuf_out =   1.8000        
+ xi157.n99__vddio1 =   1.8000        
+ xi157.n99__vss1 =   7.1154n       
+ xi157.n9__net1 =  12.8099n       
+ xi157.n9__net17 =   1.8000        
+ xi157.n9__net3 =   1.8000        
+ xi157.n9__net7 =   7.3466n       
+ xi157.n9__sbuf_in =  22.4556n       
+ xi157.n9__sbuf_out =   1.8000        
+ xi157.n9__vddio1 =   1.8000        
+ xi157.n9__vss1 = 671.7682p       
+ xi157.net1 =  12.8283n       
+ xi157.net17 =   1.8000        
+ xi157.net3 =   1.8000        
+ xi157.net7 =   7.3642n       
+ xi161.n1000__net1 =  12.8988n       
+ xi161.n1000__sbuf_out =   1.8000        
+ xi161.n1001__net1 =  12.8905n       
+ xi161.n1001__sbuf_out =   1.8000        
+ xi161.n1002__net1 =  12.8909n       
+ xi161.n1002__sbuf_out =   1.8000        
+ xi161.n1003__net1 =  12.8918n       
+ xi161.n1003__sbuf_out =   1.8000        
+ xi161.n1004__net1 =  12.8909n       
+ xi161.n1004__sbuf_out =   1.8000        
+ xi161.n1005__net1 =  12.8811n       
+ xi161.n1005__sbuf_out =   1.8000        
+ xi161.n1006__net1 =  12.8816n       
+ xi161.n1006__sbuf_out =   1.8000        
+ xi161.n1007__net1 =  12.8816n       
+ xi161.n1007__sbuf_out =   1.8000        
+ xi161.n1008__net1 =  12.8825n       
+ xi161.n1008__sbuf_out =   1.8000        
+ xi161.n1009__net1 =  12.8737n       
+ xi161.n1009__sbuf_out =   1.8000        
+ xi161.n100__net1 =  12.9348n       
+ xi161.n100__net17 =   1.8000        
+ xi161.n100__net7 =   7.3359n       
+ xi161.n100__sbuf_out =   1.8000        
+ xi161.n100__vddio1 =   1.8000        
+ xi161.n100__vss1 =   7.2826n       
+ xi161.n1010__net1 =  12.8742n       
+ xi161.n1010__sbuf_out =   1.8000        
+ xi161.n1011__net1 =  12.8751n       
+ xi161.n1011__sbuf_out =   1.8000        
+ xi161.n1012__net1 =  12.8742n       
+ xi161.n1012__sbuf_out =   1.8000        
+ xi161.n1013__net1 =  13.0530n       
+ xi161.n1013__sbuf_out =   1.8000        
+ xi161.n1014__net1 =  13.0535n       
+ xi161.n1014__sbuf_out =   1.8000        
+ xi161.n1015__net1 =  13.0543n       
+ xi161.n1015__sbuf_out =   1.8000        
+ xi161.n1016__net1 =  13.0535n       
+ xi161.n1016__sbuf_out =   1.8000        
+ xi161.n1017__net1 =  13.0527n       
+ xi161.n1017__sbuf_out =   1.8000        
+ xi161.n1018__net1 =  13.0532n       
+ xi161.n1018__sbuf_out =   1.8000        
+ xi161.n1019__net1 =  13.0532n       
+ xi161.n1019__sbuf_out =   1.8000        
+ xi161.n101__net1 =  12.9272n       
+ xi161.n101__net17 =   1.8000        
+ xi161.n101__net7 =   7.3304n       
+ xi161.n101__sbuf_out =   1.8000        
+ xi161.n101__vddio1 =   1.8000        
+ xi161.n101__vss1 =   7.3341n       
+ xi161.n1020__net1 =  13.0541n       
+ xi161.n1020__sbuf_out =   1.8000        
+ xi161.n1021__net1 =  13.0522n       
+ xi161.n1021__sbuf_out =   1.8000        
+ xi161.n1022__net1 =  13.0527n       
+ xi161.n1022__sbuf_out =   1.8000        
+ xi161.n1023__net1 =  13.0536n       
+ xi161.n1023__sbuf_out =   1.8000        
+ xi161.n1024__net1 =  13.0527n       
+ xi161.n1024__sbuf_out =   1.8000        
+ xi161.n1025__net1 =  13.0513n       
+ xi161.n1025__sbuf_out =   1.8000        
+ xi161.n1026__net1 =  13.0518n       
+ xi161.n1026__sbuf_out =   1.8000        
+ xi161.n1027__net1 =  13.0518n       
+ xi161.n1027__sbuf_out =   1.8000        
+ xi161.n1028__net1 =  13.0527n       
+ xi161.n1028__sbuf_out =   1.8000        
+ xi161.n1029__net1 =  13.0504n       
+ xi161.n1029__sbuf_out =   1.8000        
+ xi161.n102__net1 =  12.9273n       
+ xi161.n102__net17 =   1.8000        
+ xi161.n102__net7 =   7.3295n       
+ xi161.n102__sbuf_out =   1.8000        
+ xi161.n102__vddio1 =   1.8000        
+ xi161.n102__vss1 =   7.0787n       
+ xi161.n1030__net1 =  13.0509n       
+ xi161.n1030__sbuf_out =   1.8000        
+ xi161.n1031__net1 =  13.0518n       
+ xi161.n1031__sbuf_out =   1.8000        
+ xi161.n1032__net1 =  13.0509n       
+ xi161.n1032__sbuf_out =   1.8000        
+ xi161.n1033__net1 =  13.0489n       
+ xi161.n1033__sbuf_out =   1.8000        
+ xi161.n1034__net1 =  13.0494n       
+ xi161.n1034__sbuf_out =   1.8000        
+ xi161.n1035__net1 =  13.0494n       
+ xi161.n1035__sbuf_out =   1.8000        
+ xi161.n1036__net1 =  13.0503n       
+ xi161.n1036__sbuf_out =   1.8000        
+ xi161.n1037__net1 =  13.0475n       
+ xi161.n1037__sbuf_out =   1.8000        
+ xi161.n1038__net1 =  13.0480n       
+ xi161.n1038__sbuf_out =   1.8000        
+ xi161.n1039__net1 =  13.0489n       
+ xi161.n1039__sbuf_out =   1.8000        
+ xi161.n103__net1 =  12.9273n       
+ xi161.n103__net17 =   1.8000        
+ xi161.n103__net7 =   7.3654n       
+ xi161.n103__sbuf_out =   1.8000        
+ xi161.n103__vddio1 =   1.8000        
+ xi161.n103__vss1 =   7.0551n       
+ xi161.n1040__net1 =  13.0480n       
+ xi161.n1040__sbuf_out =   1.8000        
+ xi161.n1041__net1 =  13.0454n       
+ xi161.n1041__sbuf_out =   1.8000        
+ xi161.n1042__net1 =  13.0459n       
+ xi161.n1042__sbuf_out =   1.8000        
+ xi161.n1043__net1 =  13.0459n       
+ xi161.n1043__sbuf_out =   1.8000        
+ xi161.n1044__net1 =  13.0468n       
+ xi161.n1044__sbuf_out =   1.8000        
+ xi161.n1045__net1 =  13.0436n       
+ xi161.n1045__sbuf_out =   1.8000        
+ xi161.n1046__net1 =  13.0440n       
+ xi161.n1046__sbuf_out =   1.8000        
+ xi161.n1047__net1 =  13.0449n       
+ xi161.n1047__sbuf_out =   1.8000        
+ xi161.n1048__net1 =  13.0440n       
+ xi161.n1048__sbuf_out =   1.8000        
+ xi161.n1049__net1 =  13.0409n       
+ xi161.n1049__sbuf_out =   1.8000        
+ xi161.n104__net1 =  12.9282n       
+ xi161.n104__net17 =   1.8000        
+ xi161.n104__net7 =   7.3645n       
+ xi161.n104__sbuf_out =   1.8000        
+ xi161.n104__vddio1 =   1.8000        
+ xi161.n104__vss1 =   7.2240n       
+ xi161.n1050__net1 =  13.0413n       
+ xi161.n1050__sbuf_out =   1.8000        
+ xi161.n1051__net1 =  13.0413n       
+ xi161.n1051__sbuf_out =   1.8000        
+ xi161.n1052__net1 =  13.0422n       
+ xi161.n1052__sbuf_out =   1.8000        
+ xi161.n1053__net1 =  13.0385n       
+ xi161.n1053__sbuf_out =   1.8000        
+ xi161.n1054__net1 =  13.0390n       
+ xi161.n1054__sbuf_out =   1.8000        
+ xi161.n1055__net1 =  13.0399n       
+ xi161.n1055__sbuf_out =   1.8000        
+ xi161.n1056__net1 =  13.0390n       
+ xi161.n1056__sbuf_out =   1.8000        
+ xi161.n1057__net1 =  12.8284n       
+ xi161.n1057__sbuf_out =   1.8000        
+ xi161.n1058__net1 =  12.8276n       
+ xi161.n1058__sbuf_out =   1.8000        
+ xi161.n1059__net1 =  12.8271n       
+ xi161.n1059__sbuf_out =   1.8000        
+ xi161.n105__net1 =  12.9212n       
+ xi161.n105__net17 =   1.8000        
+ xi161.n105__net7 =   7.3640n       
+ xi161.n105__sbuf_out =   1.8000        
+ xi161.n105__vddio1 =   1.8000        
+ xi161.n105__vss1 =   7.2826n       
+ xi161.n1060__net1 =  12.8276n       
+ xi161.n1060__sbuf_out =   1.8000        
+ xi161.n1061__net1 =  12.8197n       
+ xi161.n1061__sbuf_out =   1.8000        
+ xi161.n1062__net1 =  12.8197n       
+ xi161.n1062__sbuf_out =   1.8000        
+ xi161.n1063__net1 =  12.8192n       
+ xi161.n1063__sbuf_out =   1.8000        
+ xi161.n1064__net1 =  12.8206n       
+ xi161.n1064__sbuf_out =   1.8000        
+ xi161.n1065__net1 =  12.8100n       
+ xi161.n1065__sbuf_out =   1.8000        
+ xi161.n1066__net1 =  12.8091n       
+ xi161.n1066__sbuf_out =   1.8000        
+ xi161.n1067__net1 =  12.8087n       
+ xi161.n1067__sbuf_out =   1.8000        
+ xi161.n1068__net1 =  12.8091n       
+ xi161.n1068__sbuf_out =   1.8000        
+ xi161.n1069__net1 =  12.8008n       
+ xi161.n1069__sbuf_out =   1.8000        
+ xi161.n106__net1 =  12.9212n       
+ xi161.n106__net17 =   1.8000        
+ xi161.n106__net7 =   7.3627n       
+ xi161.n106__sbuf_out =   1.8000        
+ xi161.n106__vddio1 =   1.8000        
+ xi161.n106__vss1 =   6.9844n       
+ xi161.n1070__net1 =  12.8008n       
+ xi161.n1070__sbuf_out =   1.8000        
+ xi161.n1071__net1 =  12.8003n       
+ xi161.n1071__sbuf_out =   1.8000        
+ xi161.n1072__net1 =  12.8017n       
+ xi161.n1072__sbuf_out =   1.8000        
+ xi161.n1073__net1 =  12.7906n       
+ xi161.n1073__sbuf_out =   1.8000        
+ xi161.n1074__net1 =  12.7897n       
+ xi161.n1074__sbuf_out =   1.8000        
+ xi161.n1075__net1 =  12.7892n       
+ xi161.n1075__sbuf_out =   1.8000        
+ xi161.n1076__net1 =  12.7897n       
+ xi161.n1076__sbuf_out =   1.8000        
+ xi161.n1077__net1 =  12.7809n       
+ xi161.n1077__sbuf_out =   1.8000        
+ xi161.n1078__net1 =  12.7809n       
+ xi161.n1078__sbuf_out =   1.8000        
+ xi161.n1079__net1 =  12.7804n       
+ xi161.n1079__sbuf_out =   1.8000        
+ xi161.n107__net1 =  12.9221n       
+ xi161.n107__net17 =   1.8000        
+ xi161.n107__net7 =   7.3608n       
+ xi161.n107__sbuf_out =   1.8000        
+ xi161.n107__vddio1 =   1.8000        
+ xi161.n107__vss1 =   7.0712n       
+ xi161.n1080__net1 =  12.7818n       
+ xi161.n1080__sbuf_out =   1.8000        
+ xi161.n1081__net1 =  12.7701n       
+ xi161.n1081__sbuf_out =   1.8000        
+ xi161.n1082__net1 =  12.7692n       
+ xi161.n1082__sbuf_out =   1.8000        
+ xi161.n1083__net1 =  12.7687n       
+ xi161.n1083__sbuf_out =   1.8000        
+ xi161.n1084__net1 =  12.7692n       
+ xi161.n1084__sbuf_out =   1.8000        
+ xi161.n1085__net1 =  12.7701n       
+ xi161.n1085__sbuf_out =   1.8000        
+ xi161.n1086__net1 =  12.7701n       
+ xi161.n1086__sbuf_out =   1.8000        
+ xi161.n1087__net1 =  12.7697n       
+ xi161.n1087__sbuf_out =   1.8000        
+ xi161.n1088__net1 =  12.7710n       
+ xi161.n1088__sbuf_out =   1.8000        
+ xi161.n1089__net1 =  12.7719n       
+ xi161.n1089__sbuf_out =   1.8000        
+ xi161.n108__net1 =  12.9212n       
+ xi161.n108__net17 =   1.8000        
+ xi161.n108__net7 =   7.3583n       
+ xi161.n108__sbuf_out =   1.8000        
+ xi161.n108__vddio1 =   1.8000        
+ xi161.n108__vss1 =   7.2241n       
+ xi161.n1090__net1 =  12.7710n       
+ xi161.n1090__sbuf_out =   1.8000        
+ xi161.n1091__net1 =  12.7706n       
+ xi161.n1091__sbuf_out =   1.8000        
+ xi161.n1092__net1 =  12.7710n       
+ xi161.n1092__sbuf_out =   1.8000        
+ xi161.n1093__net1 =  12.7715n       
+ xi161.n1093__sbuf_out =   1.8000        
+ xi161.n1094__net1 =  12.7715n       
+ xi161.n1094__sbuf_out =   1.8000        
+ xi161.n1095__net1 =  12.7710n       
+ xi161.n1095__sbuf_out =   1.8000        
+ xi161.n1096__net1 =  12.7724n       
+ xi161.n1096__sbuf_out =   1.8000        
+ xi161.n1097__net1 =  12.7727n       
+ xi161.n1097__sbuf_out =   1.8000        
+ xi161.n1098__net1 =  12.7718n       
+ xi161.n1098__sbuf_out =   1.8000        
+ xi161.n1099__net1 =  12.7713n       
+ xi161.n1099__sbuf_out =   1.8000        
+ xi161.n109__net1 =  12.9131n       
+ xi161.n109__net17 =   1.8000        
+ xi161.n109__net7 =   7.3551n       
+ xi161.n109__sbuf_out =   1.8000        
+ xi161.n109__vss1 =   6.9637n       
+ xi161.n10__net1 =  12.8090n       
+ xi161.n10__net17 =   1.8000        
+ xi161.n10__net3 =   1.8000        
+ xi161.n10__net7 =   7.3415n       
+ xi161.n10__sbuf_in =  22.4565n       
+ xi161.n10__sbuf_out =   1.8000        
+ xi161.n10__vddio1 =   1.8000        
+ xi161.n10__vss1 = 594.1147p       
+ xi161.n1100__net1 =  12.7718n       
+ xi161.n1100__sbuf_out =   1.8000        
+ xi161.n1101__net1 =  13.0240n       
+ xi161.n1101__sbuf_out =   1.8000        
+ xi161.n1102__net1 =  13.0231n       
+ xi161.n1102__sbuf_out =   1.8000        
+ xi161.n1103__net1 =  13.0226n       
+ xi161.n1103__sbuf_out =   1.8000        
+ xi161.n1104__net1 =  13.0231n       
+ xi161.n1104__sbuf_out =   1.8000        
+ xi161.n1105__net1 =  13.0203n       
+ xi161.n1105__sbuf_out =   1.8000        
+ xi161.n1106__net1 =  13.0203n       
+ xi161.n1106__sbuf_out =   1.8000        
+ xi161.n1107__net1 =  13.0199n       
+ xi161.n1107__sbuf_out =   1.8000        
+ xi161.n1108__net1 =  13.0212n       
+ xi161.n1108__sbuf_out =   1.8000        
+ xi161.n1109__net1 =  13.0173n       
+ xi161.n1109__sbuf_out =   1.8000        
+ xi161.n110__net1 =  12.9131n       
+ xi161.n110__net17 =   1.8000        
+ xi161.n110__net7 =   7.3513n       
+ xi161.n110__sbuf_out =   1.8000        
+ xi161.n110__vddio1 =   1.8000        
+ xi161.n110__vss1 =   7.0713n       
+ xi161.n1110__net1 =  13.0164n       
+ xi161.n1110__sbuf_out =   1.8000        
+ xi161.n1111__net1 =  13.0160n       
+ xi161.n1111__sbuf_out =   1.8000        
+ xi161.n1112__net1 =  13.0164n       
+ xi161.n1112__sbuf_out =   1.8000        
+ xi161.n1113__net1 =  13.0132n       
+ xi161.n1113__sbuf_out =   1.8000        
+ xi161.n1114__net1 =  13.0132n       
+ xi161.n1114__sbuf_out =   1.8000        
+ xi161.n1115__net1 =  13.0127n       
+ xi161.n1115__sbuf_out =   1.8000        
+ xi161.n1116__net1 =  13.0141n       
+ xi161.n1116__sbuf_out =   1.8000        
+ xi161.n1117__net1 =  13.0096n       
+ xi161.n1117__sbuf_out =   1.8000        
+ xi161.n1118__net1 =  13.0087n       
+ xi161.n1118__sbuf_out =   1.8000        
+ xi161.n1119__net1 =  13.0082n       
+ xi161.n1119__sbuf_out =   1.8000        
+ xi161.n111__net1 =  12.9131n       
+ xi161.n111__net17 =   1.8000        
+ xi161.n111__net7 =   7.3469n       
+ xi161.n111__sbuf_out =   1.8000        
+ xi161.n111__vddio1 =   1.8000        
+ xi161.n111__vss1 =   6.3816n       
+ xi161.n1120__net1 =  13.0087n       
+ xi161.n1120__sbuf_out =   1.8000        
+ xi161.n1121__net1 =  13.0050n       
+ xi161.n1121__sbuf_out =   1.8000        
+ xi161.n1122__net1 =  13.0050n       
+ xi161.n1122__sbuf_out =   1.8000        
+ xi161.n1123__net1 =  13.0045n       
+ xi161.n1123__sbuf_out =   1.8000        
+ xi161.n1124__net1 =  13.0059n       
+ xi161.n1124__sbuf_out =   1.8000        
+ xi161.n1125__net1 =  13.0008n       
+ xi161.n1125__sbuf_out =   1.8000        
+ xi161.n1126__net1 =  12.9999n       
+ xi161.n1126__sbuf_out =   1.8000        
+ xi161.n1127__net1 =  12.9994n       
+ xi161.n1127__sbuf_out =   1.8000        
+ xi161.n1128__net1 =  12.9999n       
+ xi161.n1128__sbuf_out =   1.8000        
+ xi161.n1129__net1 =  12.9957n       
+ xi161.n1129__sbuf_out =   1.8000        
+ xi161.n112__net1 =  12.9140n       
+ xi161.n112__net17 =   1.8000        
+ xi161.n112__net7 =   7.3418n       
+ xi161.n112__sbuf_out =   1.8000        
+ xi161.n112__vddio1 =   1.8000        
+ xi161.n112__vss1 =   6.4067n       
+ xi161.n1130__net1 =  12.9957n       
+ xi161.n1130__sbuf_out =   1.8000        
+ xi161.n1131__net1 =  12.9953n       
+ xi161.n1131__sbuf_out =   1.8000        
+ xi161.n1132__net1 =  12.9967n       
+ xi161.n1132__sbuf_out =   1.8000        
+ xi161.n1133__net1 =  12.9909n       
+ xi161.n1133__sbuf_out =   1.8000        
+ xi161.n1134__net1 =  12.9900n       
+ xi161.n1134__sbuf_out =   1.8000        
+ xi161.n1135__net1 =  12.9896n       
+ xi161.n1135__sbuf_out =   1.8000        
+ xi161.n1136__net1 =  12.9900n       
+ xi161.n1136__sbuf_out =   1.8000        
+ xi161.n1137__net1 =  12.9854n       
+ xi161.n1137__sbuf_out =   1.8000        
+ xi161.n1138__net1 =  12.9854n       
+ xi161.n1138__sbuf_out =   1.8000        
+ xi161.n1139__net1 =  12.9849n       
+ xi161.n1139__sbuf_out =   1.8000        
+ xi161.n113__net1 =  12.9066n       
+ xi161.n113__net17 =   1.8000        
+ xi161.n113__net7 =   7.3362n       
+ xi161.n113__sbuf_out =   1.8000        
+ xi161.n113__vddio1 =   1.8000        
+ xi161.n113__vss1 =   6.4045n       
+ xi161.n1140__net1 =  12.9863n       
+ xi161.n1140__sbuf_out =   1.8000        
+ xi161.n1141__net1 =  12.9800n       
+ xi161.n1141__sbuf_out =   1.8000        
+ xi161.n1142__net1 =  12.9791n       
+ xi161.n1142__sbuf_out =   1.8000        
+ xi161.n1143__net1 =  12.9786n       
+ xi161.n1143__sbuf_out =   1.8000        
+ xi161.n1144__net1 =  12.9791n       
+ xi161.n1144__sbuf_out =   1.8000        
+ xi161.n1145__net1 =  12.9467n       
+ xi161.n1145__sbuf_out =   1.8000        
+ xi161.n1146__net1 =  12.9472n       
+ xi161.n1146__sbuf_out =   1.8000        
+ xi161.n1147__net1 =  12.9481n       
+ xi161.n1147__sbuf_out =   1.8000        
+ xi161.n1148__net1 =  12.9472n       
+ xi161.n1148__sbuf_out =   1.8000        
+ xi161.n1149__net1 =  12.9398n       
+ xi161.n1149__sbuf_out =   1.8000        
+ xi161.n114__net1 =  12.9066n       
+ xi161.n114__net17 =   1.8000        
+ xi161.n114__net7 =   7.3298n       
+ xi161.n114__sbuf_out =   1.8000        
+ xi161.n114__vddio1 =   1.8000        
+ xi161.n114__vss1 =   6.3989n       
+ xi161.n1150__net1 =  12.9403n       
+ xi161.n1150__sbuf_out =   1.8000        
+ xi161.n1151__net1 =  12.9403n       
+ xi161.n1151__sbuf_out =   1.8000        
+ xi161.n1152__net1 =  12.9412n       
+ xi161.n1152__sbuf_out =   1.8000        
+ xi161.n1153__net1 =  12.9342n       
+ xi161.n1153__sbuf_out =   1.8000        
+ xi161.n1154__net1 =  12.9347n       
+ xi161.n1154__sbuf_out =   1.8000        
+ xi161.n1155__net1 =  12.9356n       
+ xi161.n1155__sbuf_out =   1.8000        
+ xi161.n1156__net1 =  12.9347n       
+ xi161.n1156__sbuf_out =   1.8000        
+ xi161.n1157__net1 =  12.9267n       
+ xi161.n1157__sbuf_out =   1.8000        
+ xi161.n1158__net1 =  12.9272n       
+ xi161.n1158__sbuf_out =   1.8000        
+ xi161.n1159__net1 =  12.9272n       
+ xi161.n1159__sbuf_out =   1.8000        
+ xi161.n115__net1 =  12.9075n       
+ xi161.n115__net17 =   1.8000        
+ xi161.n115__net7 =   7.3284n       
+ xi161.n115__sbuf_out =   1.8000        
+ xi161.n115__vddio1 =   1.8000        
+ xi161.n115__vss1 =   6.3970n       
+ xi161.n1160__net1 =  12.9281n       
+ xi161.n1160__sbuf_out =   1.8000        
+ xi161.n1161__net1 =  12.9207n       
+ xi161.n1161__sbuf_out =   1.8000        
+ xi161.n1162__net1 =  12.9212n       
+ xi161.n1162__sbuf_out =   1.8000        
+ xi161.n1163__net1 =  12.9221n       
+ xi161.n1163__sbuf_out =   1.8000        
+ xi161.n1164__net1 =  12.9212n       
+ xi161.n1164__sbuf_out =   1.8000        
+ xi161.n1165__net1 =  12.9126n       
+ xi161.n1165__sbuf_out =   1.8000        
+ xi161.n1166__net1 =  12.9131n       
+ xi161.n1166__sbuf_out =   1.8000        
+ xi161.n1167__net1 =  12.9131n       
+ xi161.n1167__sbuf_out =   1.8000        
+ xi161.n1168__net1 =  12.9140n       
+ xi161.n1168__sbuf_out =   1.8000        
+ xi161.n1169__net1 =  12.9061n       
+ xi161.n1169__sbuf_out =   1.8000        
+ xi161.n116__net1 =  12.9066n       
+ xi161.n116__net17 =   1.8000        
+ xi161.n116__net7 =   7.3645n       
+ xi161.n116__sbuf_out =   1.8000        
+ xi161.n116__vddio1 =   1.8000        
+ xi161.n116__vss1 =   6.3914n       
+ xi161.n1170__net1 =  12.9066n       
+ xi161.n1170__sbuf_out =   1.8000        
+ xi161.n1171__net1 =  12.9075n       
+ xi161.n1171__sbuf_out =   1.8000        
+ xi161.n1172__net1 =  12.9066n       
+ xi161.n1172__sbuf_out =   1.8000        
+ xi161.n1173__net1 =  12.8974n       
+ xi161.n1173__sbuf_out =   1.8000        
+ xi161.n1174__net1 =  12.8979n       
+ xi161.n1174__sbuf_out =   1.8000        
+ xi161.n1175__net1 =  12.8979n       
+ xi161.n1175__sbuf_out =   1.8000        
+ xi161.n1176__net1 =  12.8988n       
+ xi161.n1176__sbuf_out =   1.8000        
+ xi161.n1177__net1 =  12.8904n       
+ xi161.n1177__sbuf_out =   1.8000        
+ xi161.n1178__net1 =  12.8909n       
+ xi161.n1178__sbuf_out =   1.8000        
+ xi161.n1179__net1 =  12.8918n       
+ xi161.n1179__sbuf_out =   1.8000        
+ xi161.n117__net1 =  12.8979n       
+ xi161.n117__net17 =   1.8000        
+ xi161.n117__net7 =   7.3640n       
+ xi161.n117__sbuf_out =   1.8000        
+ xi161.n117__vddio1 =   1.8000        
+ xi161.n117__vss1 =   6.3810n       
+ xi161.n1180__net1 =  12.8909n       
+ xi161.n1180__sbuf_out =   1.8000        
+ xi161.n1181__net1 =  12.8811n       
+ xi161.n1181__sbuf_out =   1.8000        
+ xi161.n1182__net1 =  12.8816n       
+ xi161.n1182__sbuf_out =   1.8000        
+ xi161.n1183__net1 =  12.8816n       
+ xi161.n1183__sbuf_out =   1.8000        
+ xi161.n1184__net1 =  12.8825n       
+ xi161.n1184__sbuf_out =   1.8000        
+ xi161.n1185__net1 =  12.8737n       
+ xi161.n1185__sbuf_out =   1.8000        
+ xi161.n1186__net1 =  12.8742n       
+ xi161.n1186__sbuf_out =   1.8000        
+ xi161.n1187__net1 =  12.8751n       
+ xi161.n1187__sbuf_out =   1.8000        
+ xi161.n1188__net1 =  12.8742n       
+ xi161.n1188__sbuf_out =   1.8000        
+ xi161.n1189__net1 =  13.0530n       
+ xi161.n1189__sbuf_out =   1.8000        
+ xi161.n118__net1 =  12.8979n       
+ xi161.n118__net17 =   1.8000        
+ xi161.n118__net7 =   7.3648n       
+ xi161.n118__sbuf_out =   1.8000        
+ xi161.n118__vddio1 =   1.8000        
+ xi161.n118__vss1 =   6.3674n       
+ xi161.n1190__net1 =  13.0534n       
+ xi161.n1190__sbuf_out =   1.8000        
+ xi161.n1191__net1 =  13.0543n       
+ xi161.n1191__sbuf_out =   1.8000        
+ xi161.n1192__net1 =  13.0534n       
+ xi161.n1192__sbuf_out =   1.8000        
+ xi161.n1193__net1 =  13.0527n       
+ xi161.n1193__sbuf_out =   1.8000        
+ xi161.n1194__net1 =  13.0531n       
+ xi161.n1194__sbuf_out =   1.8000        
+ xi161.n1195__net1 =  13.0531n       
+ xi161.n1195__sbuf_out =   1.8000        
+ xi161.n1196__net1 =  13.0540n       
+ xi161.n1196__sbuf_out =   1.8000        
+ xi161.n1197__net1 =  13.0522n       
+ xi161.n1197__sbuf_out =   1.8000        
+ xi161.n1198__net1 =  13.0527n       
+ xi161.n1198__sbuf_out =   1.8000        
+ xi161.n1199__net1 =  13.0536n       
+ xi161.n1199__sbuf_out =   1.8000        
+ xi161.n119__net1 =  12.8979n       
+ xi161.n119__net17 =   1.8000        
+ xi161.n119__net7 =   7.3627n       
+ xi161.n119__sbuf_out =   1.8000        
+ xi161.n119__vddio1 =   1.8000        
+ xi161.n119__vss1 =   6.3562n       
+ xi161.n11__net1 =  12.8085n       
+ xi161.n11__net17 =   1.8000        
+ xi161.n11__net3 =   1.8000        
+ xi161.n11__net7 =   7.3358n       
+ xi161.n11__sbuf_out =   1.8000        
+ xi161.n11__vddio1 =   1.8000        
+ xi161.n11__vss1 = 400.8865p       
+ xi161.n1200__net1 =  13.0527n       
+ xi161.n1200__sbuf_out =   1.8000        
+ xi161.n1201__net1 =  13.0513n       
+ xi161.n1201__sbuf_out =   1.8000        
+ xi161.n1202__net1 =  13.0518n       
+ xi161.n1202__sbuf_out =   1.8000        
+ xi161.n1203__net1 =  13.0518n       
+ xi161.n1203__sbuf_out =   1.8000        
+ xi161.n1204__net1 =  13.0527n       
+ xi161.n1204__sbuf_out =   1.8000        
+ xi161.n1205__net1 =  13.0504n       
+ xi161.n1205__sbuf_out =   1.8000        
+ xi161.n1206__net1 =  13.0509n       
+ xi161.n1206__sbuf_out =   1.8000        
+ xi161.n1207__net1 =  13.0517n       
+ xi161.n1207__sbuf_out =   1.8000        
+ xi161.n1208__net1 =  13.0509n       
+ xi161.n1208__sbuf_out =   1.8000        
+ xi161.n1209__net1 =  13.0489n       
+ xi161.n1209__sbuf_out =   1.8000        
+ xi161.n120__net1 =  12.8988n       
+ xi161.n120__net17 =   1.8000        
+ xi161.n120__net7 =   7.3636n       
+ xi161.n120__sbuf_out =   1.8000        
+ xi161.n120__vddio1 =   1.8000        
+ xi161.n120__vss1 =   6.3495n       
+ xi161.n1210__net1 =  13.0494n       
+ xi161.n1210__sbuf_out =   1.8000        
+ xi161.n1211__net1 =  13.0494n       
+ xi161.n1211__sbuf_out =   1.8000        
+ xi161.n1212__net1 =  13.0503n       
+ xi161.n1212__sbuf_out =   1.8000        
+ xi161.n1213__net1 =  13.0475n       
+ xi161.n1213__sbuf_out =   1.8000        
+ xi161.n1214__net1 =  13.0480n       
+ xi161.n1214__sbuf_out =   1.8000        
+ xi161.n1215__net1 =  13.0489n       
+ xi161.n1215__sbuf_out =   1.8000        
+ xi161.n1216__net1 =  13.0480n       
+ xi161.n1216__sbuf_out =   1.8000        
+ xi161.n1217__net1 =  13.0454n       
+ xi161.n1217__sbuf_out =   1.8000        
+ xi161.n1218__net1 =  13.0459n       
+ xi161.n1218__sbuf_out =   1.8000        
+ xi161.n1219__net1 =  13.0459n       
+ xi161.n1219__sbuf_out =   1.8000        
+ xi161.n121__net1 =  12.8909n       
+ xi161.n121__net17 =   1.8000        
+ xi161.n121__net7 =   7.3608n       
+ xi161.n121__sbuf_out =   1.8000        
+ xi161.n121__vddio1 =   1.8000        
+ xi161.n121__vss1 =   6.3269n       
+ xi161.n1220__net1 =  13.0468n       
+ xi161.n1220__sbuf_out =   1.8000        
+ xi161.n1221__net1 =  13.0436n       
+ xi161.n1221__sbuf_out =   1.8000        
+ xi161.n1222__net1 =  13.0440n       
+ xi161.n1222__sbuf_out =   1.8000        
+ xi161.n1223__net1 =  13.0449n       
+ xi161.n1223__sbuf_out =   1.8000        
+ xi161.n1224__net1 =  13.0440n       
+ xi161.n1224__sbuf_out =   1.8000        
+ xi161.n1225__net1 =  13.0408n       
+ xi161.n1225__sbuf_out =   1.8000        
+ xi161.n1226__net1 =  13.0413n       
+ xi161.n1226__sbuf_out =   1.8000        
+ xi161.n1227__net1 =  13.0413n       
+ xi161.n1227__sbuf_out =   1.8000        
+ xi161.n1228__net1 =  13.0422n       
+ xi161.n1228__sbuf_out =   1.8000        
+ xi161.n1229__net1 =  13.0385n       
+ xi161.n1229__sbuf_out =   1.8000        
+ xi161.n122__net1 =  12.8910n       
+ xi161.n122__net17 =   1.8000        
+ xi161.n122__net7 =   7.3617n       
+ xi161.n122__sbuf_out =   1.8000        
+ xi161.n122__vddio1 =   1.8000        
+ xi161.n122__vss1 =   6.2826n       
+ xi161.n1230__net1 =  13.0390n       
+ xi161.n1230__sbuf_out =   1.8000        
+ xi161.n1231__net1 =  13.0399n       
+ xi161.n1231__sbuf_out =   1.8000        
+ xi161.n1232__net1 =  13.0390n       
+ xi161.n1232__sbuf_out =   1.8000        
+ xi161.n1233__net1 =  12.8285n       
+ xi161.n1233__sbuf_out =   1.8000        
+ xi161.n1234__net1 =  12.8276n       
+ xi161.n1234__sbuf_out =   1.8000        
+ xi161.n1235__net1 =  12.8271n       
+ xi161.n1235__sbuf_out =   1.8000        
+ xi161.n1236__net1 =  12.8276n       
+ xi161.n1236__sbuf_out =   1.8000        
+ xi161.n1237__net1 =  12.8197n       
+ xi161.n1237__sbuf_out =   1.8000        
+ xi161.n1238__net1 =  12.8197n       
+ xi161.n1238__sbuf_out =   1.8000        
+ xi161.n1239__net1 =  12.8192n       
+ xi161.n1239__sbuf_out =   1.8000        
+ xi161.n123__net1 =  12.8919n       
+ xi161.n123__net17 =   1.8000        
+ xi161.n123__net7 =   7.3583n       
+ xi161.n123__sbuf_out =   1.8000        
+ xi161.n123__vddio1 =   1.8000        
+ xi161.n123__vss1 =   6.5964n       
+ xi161.n1240__net1 =  12.8206n       
+ xi161.n1240__sbuf_out =   1.8000        
+ xi161.n1241__net1 =  12.8100n       
+ xi161.n1241__sbuf_out =   1.8000        
+ xi161.n1242__net1 =  12.8092n       
+ xi161.n1242__sbuf_out =   1.8000        
+ xi161.n1243__net1 =  12.8087n       
+ xi161.n1243__sbuf_out =   1.8000        
+ xi161.n1244__net1 =  12.8092n       
+ xi161.n1244__sbuf_out =   1.8000        
+ xi161.n1245__net1 =  12.8008n       
+ xi161.n1245__sbuf_out =   1.8000        
+ xi161.n1246__net1 =  12.8008n       
+ xi161.n1246__sbuf_out =   1.8000        
+ xi161.n1247__net1 =  12.8004n       
+ xi161.n1247__sbuf_out =   1.8000        
+ xi161.n1248__net1 =  12.8017n       
+ xi161.n1248__sbuf_out =   1.8000        
+ xi161.n1249__net1 =  12.7906n       
+ xi161.n1249__sbuf_out =   1.8000        
+ xi161.n124__net1 =  12.8910n       
+ xi161.n124__net17 =   1.8000        
+ xi161.n124__net7 =   7.3592n       
+ xi161.n124__sbuf_out =   1.8000        
+ xi161.n124__vddio1 =   1.8000        
+ xi161.n124__vss1 =   6.5966n       
+ xi161.n1250__net1 =  12.7897n       
+ xi161.n1250__sbuf_out =   1.8000        
+ xi161.n1251__net1 =  12.7892n       
+ xi161.n1251__sbuf_out =   1.8000        
+ xi161.n1252__net1 =  12.7897n       
+ xi161.n1252__sbuf_out =   1.8000        
+ xi161.n1253__net1 =  12.7809n       
+ xi161.n1253__sbuf_out =   1.8000        
+ xi161.n1254__net1 =  12.7809n       
+ xi161.n1254__sbuf_out =   1.8000        
+ xi161.n1255__net1 =  12.7804n       
+ xi161.n1255__sbuf_out =   1.8000        
+ xi161.n1256__net1 =  12.7818n       
+ xi161.n1256__sbuf_out =   1.8000        
+ xi161.n1257__net1 =  12.7701n       
+ xi161.n1257__sbuf_out =   1.8000        
+ xi161.n1258__net1 =  12.7692n       
+ xi161.n1258__sbuf_out =   1.8000        
+ xi161.n1259__net1 =  12.7688n       
+ xi161.n1259__sbuf_out =   1.8000        
+ xi161.n125__net1 =  12.8816n       
+ xi161.n125__net17 =   1.8000        
+ xi161.n125__net7 =   7.3551n       
+ xi161.n125__sbuf_out =   1.8000        
+ xi161.n125__vddio1 =   1.8000        
+ xi161.n125__vss1 =   6.5920n       
+ xi161.n1260__net1 =  12.7692n       
+ xi161.n1260__sbuf_out =   1.8000        
+ xi161.n1261__net1 =  12.7702n       
+ xi161.n1261__sbuf_out =   1.8000        
+ xi161.n1262__net1 =  12.7702n       
+ xi161.n1262__sbuf_out =   1.8000        
+ xi161.n1263__net1 =  12.7697n       
+ xi161.n1263__sbuf_out =   1.8000        
+ xi161.n1264__net1 =  12.7711n       
+ xi161.n1264__sbuf_out =   1.8000        
+ xi161.n1265__net1 =  12.7719n       
+ xi161.n1265__sbuf_out =   1.8000        
+ xi161.n1266__net1 =  12.7711n       
+ xi161.n1266__sbuf_out =   1.8000        
+ xi161.n1267__net1 =  12.7706n       
+ xi161.n1267__sbuf_out =   1.8000        
+ xi161.n1268__net1 =  12.7711n       
+ xi161.n1268__sbuf_out =   1.8000        
+ xi161.n1269__net1 =  12.7715n       
+ xi161.n1269__sbuf_out =   1.8000        
+ xi161.n126__net1 =  12.8816n       
+ xi161.n126__net17 =   1.8000        
+ xi161.n126__net7 =   7.3560n       
+ xi161.n126__sbuf_out =   1.8000        
+ xi161.n126__vddio1 =   1.8000        
+ xi161.n126__vss1 =   6.5921n       
+ xi161.n1270__net1 =  12.7715n       
+ xi161.n1270__sbuf_out =   1.8000        
+ xi161.n1271__net1 =  12.7710n       
+ xi161.n1271__sbuf_out =   1.8000        
+ xi161.n1272__net1 =  12.7724n       
+ xi161.n1272__sbuf_out =   1.8000        
+ xi161.n1273__net1 =  12.7727n       
+ xi161.n1273__sbuf_out =   1.8000        
+ xi161.n1274__net1 =  12.7718n       
+ xi161.n1274__sbuf_out =   1.8000        
+ xi161.n1275__net1 =  12.7713n       
+ xi161.n1275__sbuf_out =   1.8000        
+ xi161.n1276__net1 =  12.7718n       
+ xi161.n1276__sbuf_out =   1.8000        
+ xi161.n1277__net1 =  13.0240n       
+ xi161.n1277__sbuf_out =   1.8000        
+ xi161.n1278__net1 =  13.0231n       
+ xi161.n1278__sbuf_out =   1.8000        
+ xi161.n1279__net1 =  13.0227n       
+ xi161.n1279__sbuf_out =   1.8000        
+ xi161.n127__net1 =  12.8816n       
+ xi161.n127__net17 =   1.8000        
+ xi161.n127__net7 =   7.3513n       
+ xi161.n127__sbuf_out =   1.8000        
+ xi161.n127__vddio1 =   1.8000        
+ xi161.n127__vss1 =   6.5864n       
+ xi161.n1280__net1 =  13.0231n       
+ xi161.n1280__sbuf_out =   1.8000        
+ xi161.n1281__net1 =  13.0204n       
+ xi161.n1281__sbuf_out =   1.8000        
+ xi161.n1282__net1 =  13.0204n       
+ xi161.n1282__sbuf_out =   1.8000        
+ xi161.n1283__net1 =  13.0199n       
+ xi161.n1283__sbuf_out =   1.8000        
+ xi161.n1284__net1 =  13.0213n       
+ xi161.n1284__sbuf_out =   1.8000        
+ xi161.n1285__net1 =  13.0173n       
+ xi161.n1285__sbuf_out =   1.8000        
+ xi161.n1286__net1 =  13.0165n       
+ xi161.n1286__sbuf_out =   1.8000        
+ xi161.n1287__net1 =  13.0160n       
+ xi161.n1287__sbuf_out =   1.8000        
+ xi161.n1288__net1 =  13.0165n       
+ xi161.n1288__sbuf_out =   1.8000        
+ xi161.n1289__net1 =  13.0132n       
+ xi161.n1289__sbuf_out =   1.8000        
+ xi161.n128__net1 =  12.8825n       
+ xi161.n128__net17 =   1.8000        
+ xi161.n128__net7 =   7.3522n       
+ xi161.n128__sbuf_out =   1.8000        
+ xi161.n128__vddio1 =   1.8000        
+ xi161.n128__vss1 =   6.5865n       
+ xi161.n1290__net1 =  13.0132n       
+ xi161.n1290__sbuf_out =   1.8000        
+ xi161.n1291__net1 =  13.0127n       
+ xi161.n1291__sbuf_out =   1.8000        
+ xi161.n1292__net1 =  13.0141n       
+ xi161.n1292__sbuf_out =   1.8000        
+ xi161.n1293__net1 =  13.0096n       
+ xi161.n1293__sbuf_out =   1.8000        
+ xi161.n1294__net1 =  13.0087n       
+ xi161.n1294__sbuf_out =   1.8000        
+ xi161.n1295__net1 =  13.0082n       
+ xi161.n1295__sbuf_out =   1.8000        
+ xi161.n1296__net1 =  13.0087n       
+ xi161.n1296__sbuf_out =   1.8000        
+ xi161.n1297__net1 =  13.0050n       
+ xi161.n1297__sbuf_out =   1.8000        
+ xi161.n1298__net1 =  13.0050n       
+ xi161.n1298__sbuf_out =   1.8000        
+ xi161.n1299__net1 =  13.0045n       
+ xi161.n1299__sbuf_out =   1.8000        
+ xi161.n129__net1 =  12.8742n       
+ xi161.n129__net17 =   1.8000        
+ xi161.n129__net7 =   7.3469n       
+ xi161.n129__sbuf_out =   1.8000        
+ xi161.n129__vddio1 =   1.8000        
+ xi161.n129__vss1 =   6.5790n       
+ xi161.n12__net1 =  12.8090n       
+ xi161.n12__net17 =   1.8000        
+ xi161.n12__net3 =   1.8000        
+ xi161.n12__net7 =   7.3294n       
+ xi161.n12__sbuf_out =   1.8000        
+ xi161.n12__vddio1 =   1.8000        
+ xi161.n12__vss1 = 121.8668p       
+ xi161.n1300__net1 =  13.0059n       
+ xi161.n1300__sbuf_out =   1.8000        
+ xi161.n1301__net1 =  13.0008n       
+ xi161.n1301__sbuf_out =   1.8000        
+ xi161.n1302__net1 =  12.9999n       
+ xi161.n1302__sbuf_out =   1.8000        
+ xi161.n1303__net1 =  12.9994n       
+ xi161.n1303__sbuf_out =   1.8000        
+ xi161.n1304__net1 =  12.9999n       
+ xi161.n1304__sbuf_out =   1.8000        
+ xi161.n1305__net1 =  12.9958n       
+ xi161.n1305__sbuf_out =   1.8000        
+ xi161.n1306__net1 =  12.9958n       
+ xi161.n1306__sbuf_out =   1.8000        
+ xi161.n1307__net1 =  12.9953n       
+ xi161.n1307__sbuf_out =   1.8000        
+ xi161.n1308__net1 =  12.9967n       
+ xi161.n1308__sbuf_out =   1.8000        
+ xi161.n1309__net1 =  12.9909n       
+ xi161.n1309__sbuf_out =   1.8000        
+ xi161.n130__net1 =  12.8742n       
+ xi161.n130__net17 =   1.8000        
+ xi161.n130__net7 =   7.3478n       
+ xi161.n130__sbuf_out =   1.8000        
+ xi161.n130__vddio1 =   1.8000        
+ xi161.n130__vss1 =   6.5791n       
+ xi161.n1310__net1 =  12.9901n       
+ xi161.n1310__sbuf_out =   1.8000        
+ xi161.n1311__net1 =  12.9896n       
+ xi161.n1311__sbuf_out =   1.8000        
+ xi161.n1312__net1 =  12.9901n       
+ xi161.n1312__sbuf_out =   1.8000        
+ xi161.n1313__net1 =  12.9854n       
+ xi161.n1313__sbuf_out =   1.8000        
+ xi161.n1314__net1 =  12.9854n       
+ xi161.n1314__sbuf_out =   1.8000        
+ xi161.n1315__net1 =  12.9850n       
+ xi161.n1315__sbuf_out =   1.8000        
+ xi161.n1316__net1 =  12.9863n       
+ xi161.n1316__sbuf_out =   1.8000        
+ xi161.n1317__net1 =  12.9800n       
+ xi161.n1317__sbuf_out =   1.8000        
+ xi161.n1318__net1 =  12.9791n       
+ xi161.n1318__sbuf_out =   1.8000        
+ xi161.n1319__net1 =  12.9786n       
+ xi161.n1319__sbuf_out =   1.8000        
+ xi161.n131__net1 =  12.8751n       
+ xi161.n131__net17 =   1.8000        
+ xi161.n131__net7 =   7.3418n       
+ xi161.n131__sbuf_out =   1.8000        
+ xi161.n131__vddio1 =   1.8000        
+ xi161.n131__vss1 =   6.5687n       
+ xi161.n1320__net1 =  12.9791n       
+ xi161.n1320__sbuf_out =   1.8000        
+ xi161.n1321__net1 =  12.9467n       
+ xi161.n1321__sbuf_out =   1.8000        
+ xi161.n1322__net1 =  12.9472n       
+ xi161.n1322__sbuf_out =   1.8000        
+ xi161.n1323__net1 =  12.9481n       
+ xi161.n1323__sbuf_out =   1.8000        
+ xi161.n1324__net1 =  12.9472n       
+ xi161.n1324__sbuf_out =   1.8000        
+ xi161.n1325__net1 =  12.9398n       
+ xi161.n1325__sbuf_out =   1.8000        
+ xi161.n1326__net1 =  12.9402n       
+ xi161.n1326__sbuf_out =   1.8000        
+ xi161.n1327__net1 =  12.9402n       
+ xi161.n1327__sbuf_out =   1.8000        
+ xi161.n1328__net1 =  12.9411n       
+ xi161.n1328__sbuf_out =   1.8000        
+ xi161.n1329__net1 =  12.9342n       
+ xi161.n1329__sbuf_out =   1.8000        
+ xi161.n132__net1 =  12.8742n       
+ xi161.n132__net17 =   1.8000        
+ xi161.n132__net7 =   7.3427n       
+ xi161.n132__sbuf_out =   1.8000        
+ xi161.n132__vddio1 =   1.8000        
+ xi161.n132__vss1 =   6.5688n       
+ xi161.n1330__net1 =  12.9347n       
+ xi161.n1330__sbuf_out =   1.8000        
+ xi161.n1331__net1 =  12.9356n       
+ xi161.n1331__sbuf_out =   1.8000        
+ xi161.n1332__net1 =  12.9347n       
+ xi161.n1332__sbuf_out =   1.8000        
+ xi161.n1333__net1 =  12.9267n       
+ xi161.n1333__sbuf_out =   1.8000        
+ xi161.n1334__net1 =  12.9272n       
+ xi161.n1334__sbuf_out =   1.8000        
+ xi161.n1335__net1 =  12.9272n       
+ xi161.n1335__sbuf_out =   1.8000        
+ xi161.n1336__net1 =  12.9281n       
+ xi161.n1336__sbuf_out =   1.8000        
+ xi161.n1337__net1 =  12.9207n       
+ xi161.n1337__sbuf_out =   1.8000        
+ xi161.n1338__net1 =  12.9212n       
+ xi161.n1338__sbuf_out =   1.8000        
+ xi161.n1339__net1 =  12.9221n       
+ xi161.n1339__sbuf_out =   1.8000        
+ xi161.n133__net1 =  13.0535n       
+ xi161.n133__net17 =   1.8000        
+ xi161.n133__net7 =   7.3362n       
+ xi161.n133__sbuf_out =   1.8000        
+ xi161.n133__vddio1 =   1.8000        
+ xi161.n133__vss1 =   6.5554n       
+ xi161.n1340__net1 =  12.9212n       
+ xi161.n1340__sbuf_out =   1.8000        
+ xi161.n1341__net1 =  12.9126n       
+ xi161.n1341__sbuf_out =   1.8000        
+ xi161.n1342__net1 =  12.9131n       
+ xi161.n1342__sbuf_out =   1.8000        
+ xi161.n1343__net1 =  12.9131n       
+ xi161.n1343__sbuf_out =   1.8000        
+ xi161.n1344__net1 =  12.9139n       
+ xi161.n1344__sbuf_out =   1.8000        
+ xi161.n1345__net1 =  12.9061n       
+ xi161.n1345__sbuf_out =   1.8000        
+ xi161.n1346__net1 =  12.9066n       
+ xi161.n1346__sbuf_out =   1.8000        
+ xi161.n1347__net1 =  12.9075n       
+ xi161.n1347__sbuf_out =   1.8000        
+ xi161.n1348__net1 =  12.9066n       
+ xi161.n1348__sbuf_out =   1.8000        
+ xi161.n1349__net1 =  12.8974n       
+ xi161.n1349__sbuf_out =   1.8000        
+ xi161.n134__net1 =  13.0535n       
+ xi161.n134__net17 =   1.8000        
+ xi161.n134__net7 =   7.3370n       
+ xi161.n134__sbuf_out =   1.8000        
+ xi161.n134__vddio1 =   1.8000        
+ xi161.n134__vss1 =   6.5555n       
+ xi161.n1350__net1 =  12.8978n       
+ xi161.n1350__sbuf_out =   1.8000        
+ xi161.n1351__net1 =  12.8978n       
+ xi161.n1351__sbuf_out =   1.8000        
+ xi161.n1352__net1 =  12.8987n       
+ xi161.n1352__sbuf_out =   1.8000        
+ xi161.n1353__net1 =  12.8904n       
+ xi161.n1353__sbuf_out =   1.8000        
+ xi161.n1354__net1 =  12.8909n       
+ xi161.n1354__sbuf_out =   1.8000        
+ xi161.n1355__net1 =  12.8918n       
+ xi161.n1355__sbuf_out =   1.8000        
+ xi161.n1356__net1 =  12.8909n       
+ xi161.n1356__sbuf_out =   1.8000        
+ xi161.n1357__net1 =  12.8811n       
+ xi161.n1357__sbuf_out =   1.8000        
+ xi161.n1358__net1 =  12.8816n       
+ xi161.n1358__sbuf_out =   1.8000        
+ xi161.n1359__net1 =  12.8816n       
+ xi161.n1359__sbuf_out =   1.8000        
+ xi161.n135__net1 =  13.0544n       
+ xi161.n135__net17 =   1.8000        
+ xi161.n135__net7 =   7.3298n       
+ xi161.n135__sbuf_out =   1.8000        
+ xi161.n135__vddio1 =   1.8000        
+ xi161.n135__vss1 =   6.5380n       
+ xi161.n1360__net1 =  12.8825n       
+ xi161.n1360__sbuf_out =   1.8000        
+ xi161.n1361__net1 =  12.8737n       
+ xi161.n1361__sbuf_out =   1.8000        
+ xi161.n1362__net1 =  12.8742n       
+ xi161.n1362__sbuf_out =   1.8000        
+ xi161.n1363__net1 =  12.8751n       
+ xi161.n1363__sbuf_out =   1.8000        
+ xi161.n1364__net1 =  12.8742n       
+ xi161.n1364__sbuf_out =   1.8000        
+ xi161.n1365__net1 =  13.0529n       
+ xi161.n1365__sbuf_out =   1.8000        
+ xi161.n1366__net1 =  13.0534n       
+ xi161.n1366__sbuf_out =   1.8000        
+ xi161.n1367__net1 =  13.0543n       
+ xi161.n1367__sbuf_out =   1.8000        
+ xi161.n1368__net1 =  13.0534n       
+ xi161.n1368__sbuf_out =   1.8000        
+ xi161.n1369__net1 =  13.0526n       
+ xi161.n1369__sbuf_out =   1.8000        
+ xi161.n136__net1 =  13.0535n       
+ xi161.n136__net17 =   1.8000        
+ xi161.n136__net7 =   7.3306n       
+ xi161.n136__sbuf_out =   1.8000        
+ xi161.n136__vddio1 =   1.8000        
+ xi161.n136__vss1 =   6.5381n       
+ xi161.n1370__net1 =  13.0531n       
+ xi161.n1370__sbuf_out =   1.8000        
+ xi161.n1371__net1 =  13.0531n       
+ xi161.n1371__sbuf_out =   1.8000        
+ xi161.n1372__net1 =  13.0540n       
+ xi161.n1372__sbuf_out =   1.8000        
+ xi161.n1373__net1 =  13.0522n       
+ xi161.n1373__sbuf_out =   1.8000        
+ xi161.n1374__net1 =  13.0527n       
+ xi161.n1374__sbuf_out =   1.8000        
+ xi161.n1375__net1 =  13.0536n       
+ xi161.n1375__sbuf_out =   1.8000        
+ xi161.n1376__net1 =  13.0527n       
+ xi161.n1376__sbuf_out =   1.8000        
+ xi161.n1377__net1 =  13.0513n       
+ xi161.n1377__sbuf_out =   1.8000        
+ xi161.n1378__net1 =  13.0518n       
+ xi161.n1378__sbuf_out =   1.8000        
+ xi161.n1379__net1 =  13.0518n       
+ xi161.n1379__sbuf_out =   1.8000        
+ xi161.n137__net1 =  13.0532n       
+ xi161.n137__net17 =   1.8000        
+ xi161.n137__net7 =   7.3854n       
+ xi161.n137__sbuf_out =   1.8000        
+ xi161.n137__vddio1 =   1.8000        
+ xi161.n137__vss1 =   6.4229n       
+ xi161.n1380__net1 =  13.0527n       
+ xi161.n1380__sbuf_out =   1.8000        
+ xi161.n1381__net1 =  13.0504n       
+ xi161.n1381__sbuf_out =   1.8000        
+ xi161.n1382__net1 =  13.0508n       
+ xi161.n1382__sbuf_out =   1.8000        
+ xi161.n1383__net1 =  13.0517n       
+ xi161.n1383__sbuf_out =   1.8000        
+ xi161.n1384__net1 =  13.0508n       
+ xi161.n1384__sbuf_out =   1.8000        
+ xi161.n1385__net1 =  13.0489n       
+ xi161.n1385__sbuf_out =   1.8000        
+ xi161.n1386__net1 =  13.0493n       
+ xi161.n1386__sbuf_out =   1.8000        
+ xi161.n1387__net1 =  13.0493n       
+ xi161.n1387__sbuf_out =   1.8000        
+ xi161.n1388__net1 =  13.0502n       
+ xi161.n1388__sbuf_out =   1.8000        
+ xi161.n1389__net1 =  13.0475n       
+ xi161.n1389__sbuf_out =   1.8000        
+ xi161.n138__net1 =  13.0532n       
+ xi161.n138__net17 =   1.8000        
+ xi161.n138__net7 =   7.3224n       
+ xi161.n138__sbuf_out =   1.8000        
+ xi161.n138__vddio1 =   1.8000        
+ xi161.n138__vss1 =   6.4230n       
+ xi161.n1390__net1 =  13.0480n       
+ xi161.n1390__sbuf_out =   1.8000        
+ xi161.n1391__net1 =  13.0488n       
+ xi161.n1391__sbuf_out =   1.8000        
+ xi161.n1392__net1 =  13.0480n       
+ xi161.n1392__sbuf_out =   1.8000        
+ xi161.n1393__net1 =  13.0454n       
+ xi161.n1393__sbuf_out =   1.8000        
+ xi161.n1394__net1 =  13.0459n       
+ xi161.n1394__sbuf_out =   1.8000        
+ xi161.n1395__net1 =  13.0459n       
+ xi161.n1395__sbuf_out =   1.8000        
+ xi161.n1396__net1 =  13.0468n       
+ xi161.n1396__sbuf_out =   1.8000        
+ xi161.n1397__net1 =  13.0435n       
+ xi161.n1397__sbuf_out =   1.8000        
+ xi161.n1398__net1 =  13.0440n       
+ xi161.n1398__sbuf_out =   1.8000        
+ xi161.n1399__net1 =  13.0449n       
+ xi161.n1399__sbuf_out =   1.8000        
+ xi161.n139__net1 =  13.0532n       
+ xi161.n139__net17 =   1.8000        
+ xi161.n139__net7 =   7.3220n       
+ xi161.n139__sbuf_out =   1.8000        
+ xi161.n139__vss1 =   5.2464n       
+ xi161.n13__net1 =  12.8007n       
+ xi161.n13__net17 =   1.8000        
+ xi161.n13__net3 =   1.8000        
+ xi161.n13__net7 =   7.3281n       
+ xi161.n13__sbuf_out =   1.8000        
+ xi161.n1400__net1 =  13.0440n       
+ xi161.n1400__sbuf_out =   1.8000        
+ xi161.n1401__net1 =  13.0408n       
+ xi161.n1401__sbuf_out =   1.8000        
+ xi161.n1402__net1 =  13.0413n       
+ xi161.n1402__sbuf_out =   1.8000        
+ xi161.n1403__net1 =  13.0413n       
+ xi161.n1403__sbuf_out =   1.8000        
+ xi161.n1404__net1 =  13.0422n       
+ xi161.n1404__sbuf_out =   1.8000        
+ xi161.n1405__net1 =  13.0385n       
+ xi161.n1405__sbuf_out =   1.8000        
+ xi161.n1406__net1 =  13.0390n       
+ xi161.n1406__sbuf_out =   1.8000        
+ xi161.n1407__net1 =  13.0399n       
+ xi161.n1407__sbuf_out =   1.8000        
+ xi161.n1408__net1 =  13.0390n       
+ xi161.n1408__sbuf_out =   1.8000        
+ xi161.n1409__net1 =  12.8285n       
+ xi161.n1409__sbuf_out =   1.8000        
+ xi161.n140__net1 =  13.0541n       
+ xi161.n140__net17 =   1.8000        
+ xi161.n140__net7 =   7.3215n       
+ xi161.n140__sbuf_out =   1.8000        
+ xi161.n140__vddio1 =   1.8000        
+ xi161.n140__vss1 =   5.2759n       
+ xi161.n1410__net1 =  12.8276n       
+ xi161.n1410__sbuf_out =   1.8000        
+ xi161.n1411__net1 =  12.8271n       
+ xi161.n1411__sbuf_out =   1.8000        
+ xi161.n1412__net1 =  12.8276n       
+ xi161.n1412__sbuf_out =   1.8000        
+ xi161.n1413__net1 =  12.8197n       
+ xi161.n1413__sbuf_out =   1.8000        
+ xi161.n1414__net1 =  12.8197n       
+ xi161.n1414__sbuf_out =   1.8000        
+ xi161.n1415__net1 =  12.8192n       
+ xi161.n1415__sbuf_out =   1.8000        
+ xi161.n1416__net1 =  12.8206n       
+ xi161.n1416__sbuf_out =   1.8000        
+ xi161.n1417__net1 =  12.8101n       
+ xi161.n1417__sbuf_out =   1.8000        
+ xi161.n1418__net1 =  12.8092n       
+ xi161.n1418__sbuf_out =   1.8000        
+ xi161.n1419__net1 =  12.8087n       
+ xi161.n1419__sbuf_out =   1.8000        
+ xi161.n141__net1 =  13.0527n       
+ xi161.n141__net17 =   1.8000        
+ xi161.n141__net7 =   7.3210n       
+ xi161.n141__sbuf_out =   1.8000        
+ xi161.n141__vddio1 =   1.8000        
+ xi161.n141__vss1 =   5.2732n       
+ xi161.n1420__net1 =  12.8092n       
+ xi161.n1420__sbuf_out =   1.8000        
+ xi161.n1421__net1 =  12.8008n       
+ xi161.n1421__sbuf_out =   1.8000        
+ xi161.n1422__net1 =  12.8008n       
+ xi161.n1422__sbuf_out =   1.8000        
+ xi161.n1423__net1 =  12.8004n       
+ xi161.n1423__sbuf_out =   1.8000        
+ xi161.n1424__net1 =  12.8017n       
+ xi161.n1424__sbuf_out =   1.8000        
+ xi161.n1425__net1 =  12.7906n       
+ xi161.n1425__sbuf_out =   1.8000        
+ xi161.n1426__net1 =  12.7897n       
+ xi161.n1426__sbuf_out =   1.8000        
+ xi161.n1427__net1 =  12.7892n       
+ xi161.n1427__sbuf_out =   1.8000        
+ xi161.n1428__net1 =  12.7897n       
+ xi161.n1428__sbuf_out =   1.8000        
+ xi161.n1429__net1 =  12.7809n       
+ xi161.n1429__sbuf_out =   1.8000        
+ xi161.n142__net1 =  13.0527n       
+ xi161.n142__net17 =   1.8000        
+ xi161.n142__net7 =   7.3206n       
+ xi161.n142__sbuf_out =   1.8000        
+ xi161.n142__vddio1 =   1.8000        
+ xi161.n142__vss1 =   5.2668n       
+ xi161.n1430__net1 =  12.7809n       
+ xi161.n1430__sbuf_out =   1.8000        
+ xi161.n1431__net1 =  12.7804n       
+ xi161.n1431__sbuf_out =   1.8000        
+ xi161.n1432__net1 =  12.7818n       
+ xi161.n1432__sbuf_out =   1.8000        
+ xi161.n1433__net1 =  12.7701n       
+ xi161.n1433__sbuf_out =   1.8000        
+ xi161.n1434__net1 =  12.7693n       
+ xi161.n1434__sbuf_out =   1.8000        
+ xi161.n1435__net1 =  12.7688n       
+ xi161.n1435__sbuf_out =   1.8000        
+ xi161.n1436__net1 =  12.7693n       
+ xi161.n1436__sbuf_out =   1.8000        
+ xi161.n1437__net1 =  12.7702n       
+ xi161.n1437__sbuf_out =   1.8000        
+ xi161.n1438__net1 =  12.7702n       
+ xi161.n1438__sbuf_out =   1.8000        
+ xi161.n1439__net1 =  12.7697n       
+ xi161.n1439__sbuf_out =   1.8000        
+ xi161.n143__net1 =  13.0536n       
+ xi161.n143__net17 =   1.8000        
+ xi161.n143__net7 =   7.3204n       
+ xi161.n143__sbuf_out =   1.8000        
+ xi161.n143__vddio1 =   1.8000        
+ xi161.n143__vss1 =   5.2644n       
+ xi161.n1440__net1 =  12.7711n       
+ xi161.n1440__sbuf_out =   1.8000        
+ xi161.n1441__net1 =  12.7720n       
+ xi161.n1441__sbuf_out =   1.8000        
+ xi161.n1442__net1 =  12.7711n       
+ xi161.n1442__sbuf_out =   1.8000        
+ xi161.n1443__net1 =  12.7706n       
+ xi161.n1443__sbuf_out =   1.8000        
+ xi161.n1444__net1 =  12.7711n       
+ xi161.n1444__sbuf_out =   1.8000        
+ xi161.n1445__net1 =  12.7715n       
+ xi161.n1445__sbuf_out =   1.8000        
+ xi161.n1446__net1 =  12.7715n       
+ xi161.n1446__sbuf_out =   1.8000        
+ xi161.n1447__net1 =  12.7711n       
+ xi161.n1447__sbuf_out =   1.8000        
+ xi161.n1448__net1 =  12.7724n       
+ xi161.n1448__sbuf_out =   1.8000        
+ xi161.n1449__net1 =  12.7727n       
+ xi161.n1449__sbuf_out =   1.8000        
+ xi161.n144__net1 =  13.0527n       
+ xi161.n144__net17 =   1.8000        
+ xi161.n144__net7 =   7.1156n       
+ xi161.n144__sbuf_out =   1.8000        
+ xi161.n144__vddio1 =   1.8000        
+ xi161.n144__vss1 =   5.2580n       
+ xi161.n1450__net1 =  12.7718n       
+ xi161.n1450__sbuf_out =   1.8000        
+ xi161.n1451__net1 =  12.7714n       
+ xi161.n1451__sbuf_out =   1.8000        
+ xi161.n1452__net1 =  12.7718n       
+ xi161.n1452__sbuf_out =   1.8000        
+ xi161.n1453__net1 =  13.0240n       
+ xi161.n1453__sbuf_out =   1.8000        
+ xi161.n1454__net1 =  13.0232n       
+ xi161.n1454__sbuf_out =   1.8000        
+ xi161.n1455__net1 =  13.0227n       
+ xi161.n1455__sbuf_out =   1.8000        
+ xi161.n1456__net1 =  13.0232n       
+ xi161.n1456__sbuf_out =   1.8000        
+ xi161.n1457__net1 =  13.0204n       
+ xi161.n1457__sbuf_out =   1.8000        
+ xi161.n1458__net1 =  13.0204n       
+ xi161.n1458__sbuf_out =   1.8000        
+ xi161.n1459__net1 =  13.0199n       
+ xi161.n1459__sbuf_out =   1.8000        
+ xi161.n145__net1 =  13.0518n       
+ xi161.n145__net17 =   1.8000        
+ xi161.n145__net7 =   7.1442n       
+ xi161.n145__sbuf_out =   1.8000        
+ xi161.n145__vddio1 =   1.8000        
+ xi161.n145__vss1 =   5.2457n       
+ xi161.n1460__net1 =  13.0213n       
+ xi161.n1460__sbuf_out =   1.8000        
+ xi161.n1461__net1 =  13.0174n       
+ xi161.n1461__sbuf_out =   1.8000        
+ xi161.n1462__net1 =  13.0165n       
+ xi161.n1462__sbuf_out =   1.8000        
+ xi161.n1463__net1 =  13.0160n       
+ xi161.n1463__sbuf_out =   1.8000        
+ xi161.n1464__net1 =  13.0165n       
+ xi161.n1464__sbuf_out =   1.8000        
+ xi161.n1465__net1 =  13.0132n       
+ xi161.n1465__sbuf_out =   1.8000        
+ xi161.n1466__net1 =  13.0132n       
+ xi161.n1466__sbuf_out =   1.8000        
+ xi161.n1467__net1 =  13.0128n       
+ xi161.n1467__sbuf_out =   1.8000        
+ xi161.n1468__net1 =  13.0141n       
+ xi161.n1468__sbuf_out =   1.8000        
+ xi161.n1469__net1 =  13.0096n       
+ xi161.n1469__sbuf_out =   1.8000        
+ xi161.n146__net1 =  13.0518n       
+ xi161.n146__net17 =   1.8000        
+ xi161.n146__net7 =   7.3229n       
+ xi161.n146__sbuf_out =   1.8000        
+ xi161.n146__vddio1 =   1.8000        
+ xi161.n146__vss1 =   5.2297n       
+ xi161.n1470__net1 =  13.0087n       
+ xi161.n1470__sbuf_out =   1.8000        
+ xi161.n1471__net1 =  13.0083n       
+ xi161.n1471__sbuf_out =   1.8000        
+ xi161.n1472__net1 =  13.0087n       
+ xi161.n1472__sbuf_out =   1.8000        
+ xi161.n1473__net1 =  13.0050n       
+ xi161.n1473__sbuf_out =   1.8000        
+ xi161.n1474__net1 =  13.0050n       
+ xi161.n1474__sbuf_out =   1.8000        
+ xi161.n1475__net1 =  13.0046n       
+ xi161.n1475__sbuf_out =   1.8000        
+ xi161.n1476__net1 =  13.0059n       
+ xi161.n1476__sbuf_out =   1.8000        
+ xi161.n1477__net1 =  13.0008n       
+ xi161.n1477__sbuf_out =   1.8000        
+ xi161.n1478__net1 =  12.9999n       
+ xi161.n1478__sbuf_out =   1.8000        
+ xi161.n1479__net1 =  12.9995n       
+ xi161.n1479__sbuf_out =   1.8000        
+ xi161.n147__net1 =  13.0518n       
+ xi161.n147__net17 =   1.8000        
+ xi161.n147__net7 =   7.3232n       
+ xi161.n147__sbuf_out =   1.8000        
+ xi161.n147__vddio1 =   1.8000        
+ xi161.n147__vss1 =   5.2166n       
+ xi161.n1480__net1 =  12.9999n       
+ xi161.n1480__sbuf_out =   1.8000        
+ xi161.n1481__net1 =  12.9958n       
+ xi161.n1481__sbuf_out =   1.8000        
+ xi161.n1482__net1 =  12.9958n       
+ xi161.n1482__sbuf_out =   1.8000        
+ xi161.n1483__net1 =  12.9953n       
+ xi161.n1483__sbuf_out =   1.8000        
+ xi161.n1484__net1 =  12.9967n       
+ xi161.n1484__sbuf_out =   1.8000        
+ xi161.n1485__net1 =  12.9910n       
+ xi161.n1485__sbuf_out =   1.8000        
+ xi161.n1486__net1 =  12.9901n       
+ xi161.n1486__sbuf_out =   1.8000        
+ xi161.n1487__net1 =  12.9896n       
+ xi161.n1487__sbuf_out =   1.8000        
+ xi161.n1488__net1 =  12.9901n       
+ xi161.n1488__sbuf_out =   1.8000        
+ xi161.n1489__net1 =  12.9855n       
+ xi161.n1489__sbuf_out =   1.8000        
+ xi161.n148__net1 =  13.0527n       
+ xi161.n148__net17 =   1.8000        
+ xi161.n148__sbuf_out =   1.8000        
+ xi161.n148__vddio1 =   1.8000        
+ xi161.n148__vss1 =   5.2087n       
+ xi161.n1490__net1 =  12.9855n       
+ xi161.n1490__sbuf_out =   1.8000        
+ xi161.n1491__net1 =  12.9850n       
+ xi161.n1491__sbuf_out =   1.8000        
+ xi161.n1492__net1 =  12.9863n       
+ xi161.n1492__sbuf_out =   1.8000        
+ xi161.n1493__net1 =  12.9800n       
+ xi161.n1493__sbuf_out =   1.8000        
+ xi161.n1494__net1 =  12.9791n       
+ xi161.n1494__sbuf_out =   1.8000        
+ xi161.n1495__net1 =  12.9787n       
+ xi161.n1495__sbuf_out =   1.8000        
+ xi161.n1496__net1 =  12.9791n       
+ xi161.n1496__sbuf_out =   1.8000        
+ xi161.n1497__net1 =  12.9467n       
+ xi161.n1497__sbuf_out =   1.8000        
+ xi161.n1498__net1 =  12.9472n       
+ xi161.n1498__sbuf_out =   1.8000        
+ xi161.n1499__net1 =  12.9480n       
+ xi161.n1499__sbuf_out =   1.8000        
+ xi161.n149__net1 =  13.0509n       
+ xi161.n149__net17 =   1.8000        
+ xi161.n149__net7 =   7.1396n       
+ xi161.n149__sbuf_out =   1.8000        
+ xi161.n149__vddio1 =   1.8000        
+ xi161.n149__vss1 =   5.1895n       
+ xi161.n14__net1 =  12.8007n       
+ xi161.n14__net17 =   1.8000        
+ xi161.n14__net3 =   1.8000        
+ xi161.n14__net7 =   7.3651n       
+ xi161.n14__sbuf_out =   1.8000        
+ xi161.n14__vddio1 =   1.8000        
+ xi161.n14__vss1 =  65.7394p       
+ xi161.n1500__net1 =  12.9472n       
+ xi161.n1500__sbuf_out =   1.8000        
+ xi161.n1501__net1 =  12.9397n       
+ xi161.n1501__sbuf_out =   1.8000        
+ xi161.n1502__net1 =  12.9402n       
+ xi161.n1502__sbuf_out =   1.8000        
+ xi161.n1503__net1 =  12.9402n       
+ xi161.n1503__sbuf_out =   1.8000        
+ xi161.n1504__net1 =  12.9411n       
+ xi161.n1504__sbuf_out =   1.8000        
+ xi161.n1505__net1 =  12.9342n       
+ xi161.n1505__sbuf_out =   1.8000        
+ xi161.n1506__net1 =  12.9347n       
+ xi161.n1506__sbuf_out =   1.8000        
+ xi161.n1507__net1 =  12.9356n       
+ xi161.n1507__sbuf_out =   1.8000        
+ xi161.n1508__net1 =  12.9347n       
+ xi161.n1508__sbuf_out =   1.8000        
+ xi161.n1509__net1 =  12.9267n       
+ xi161.n1509__sbuf_out =   1.8000        
+ xi161.n150__net1 =  13.0509n       
+ xi161.n150__net17 =   1.8000        
+ xi161.n150__net7 =   7.3849n       
+ xi161.n150__sbuf_out =   1.8000        
+ xi161.n150__vddio1 =   1.8000        
+ xi161.n150__vss1 =   5.2330n       
+ xi161.n1510__net1 =  12.9272n       
+ xi161.n1510__sbuf_out =   1.8000        
+ xi161.n1511__net1 =  12.9272n       
+ xi161.n1511__sbuf_out =   1.8000        
+ xi161.n1512__net1 =  12.9281n       
+ xi161.n1512__sbuf_out =   1.8000        
+ xi161.n1513__net1 =  12.9207n       
+ xi161.n1513__sbuf_out =   1.8000        
+ xi161.n1514__net1 =  12.9212n       
+ xi161.n1514__sbuf_out =   1.8000        
+ xi161.n1515__net1 =  12.9220n       
+ xi161.n1515__sbuf_out =   1.8000        
+ xi161.n1516__net1 =  12.9212n       
+ xi161.n1516__sbuf_out =   1.8000        
+ xi161.n1517__net1 =  12.9126n       
+ xi161.n1517__sbuf_out =   1.8000        
+ xi161.n1518__net1 =  12.9130n       
+ xi161.n1518__sbuf_out =   1.8000        
+ xi161.n1519__net1 =  12.9130n       
+ xi161.n1519__sbuf_out =   1.8000        
+ xi161.n151__net1 =  13.0518n       
+ xi161.n151__net17 =   1.8000        
+ xi161.n151__net7 =   7.1340n       
+ xi161.n151__sbuf_out =   1.8000        
+ xi161.n151__vddio1 =   1.8000        
+ xi161.n151__vss1 =   5.5212n       
+ xi161.n1520__net1 =  12.9139n       
+ xi161.n1520__sbuf_out =   1.8000        
+ xi161.n1521__net1 =  12.9061n       
+ xi161.n1521__sbuf_out =   1.8000        
+ xi161.n1522__net1 =  12.9066n       
+ xi161.n1522__sbuf_out =   1.8000        
+ xi161.n1523__net1 =  12.9074n       
+ xi161.n1523__sbuf_out =   1.8000        
+ xi161.n1524__net1 =  12.9066n       
+ xi161.n1524__sbuf_out =   1.8000        
+ xi161.n1525__net1 =  12.8973n       
+ xi161.n1525__sbuf_out =   1.8000        
+ xi161.n1526__net1 =  12.8978n       
+ xi161.n1526__sbuf_out =   1.8000        
+ xi161.n1527__net1 =  12.8978n       
+ xi161.n1527__sbuf_out =   1.8000        
+ xi161.n1528__net1 =  12.8987n       
+ xi161.n1529__net1 =  12.8904n       
+ xi161.n1529__sbuf_out =   1.8000        
+ xi161.n152__net1 =  13.0509n       
+ xi161.n152__net17 =   1.8000        
+ xi161.n152__net7 =   7.3844n       
+ xi161.n152__sbuf_out =   1.8000        
+ xi161.n152__vddio1 =   1.8000        
+ xi161.n152__vss1 =   5.4987n       
+ xi161.n1530__net1 =  12.8909n       
+ xi161.n1531__net1 =  12.8918n       
+ xi161.n1531__sbuf_out =   1.8000        
+ xi161.n1532__net1 =  12.8909n       
+ xi161.n1533__net1 =  12.8811n       
+ xi161.n1533__sbuf_out =   1.8000        
+ xi161.n1534__net1 =  12.8816n       
+ xi161.n1535__net1 =  12.8816n       
+ xi161.n1535__sbuf_out =   1.8000        
+ xi161.n1536__net1 =  12.8825n       
+ xi161.n1537__net1 =  12.8737n       
+ xi161.n1537__sbuf_out =   1.8000        
+ xi161.n1538__net1 =  12.8741n       
+ xi161.n1539__net1 =  12.8750n       
+ xi161.n1539__sbuf_out =   1.8000        
+ xi161.n153__net1 =  13.0494n       
+ xi161.n153__net17 =   1.8000        
+ xi161.n153__net7 =   7.1286n       
+ xi161.n153__sbuf_out =   1.8000        
+ xi161.n153__vddio1 =   1.8000        
+ xi161.n153__vss1 =   5.4987n       
+ xi161.n1540__net1 =  12.8741n       
+ xi161.n1541__net1 =  13.0529n       
+ xi161.n1541__sbuf_out =   1.8000        
+ xi161.n1542__net1 =  13.0534n       
+ xi161.n1543__net1 =  13.0543n       
+ xi161.n1543__sbuf_out =   1.8000        
+ xi161.n1544__net1 =  13.0534n       
+ xi161.n1545__net1 =  13.0526n       
+ xi161.n1545__sbuf_out =   1.8000        
+ xi161.n1546__net1 =  13.0531n       
+ xi161.n1547__net1 =  13.0531n       
+ xi161.n1547__sbuf_out =   1.8000        
+ xi161.n1548__net1 =  13.0540n       
+ xi161.n1549__net1 =  13.0522n       
+ xi161.n1549__sbuf_out =   1.8000        
+ xi161.n154__net1 =  13.0494n       
+ xi161.n154__net17 =   1.8000        
+ xi161.n154__net7 =   7.3839n       
+ xi161.n154__sbuf_out =   1.8000        
+ xi161.n154__vddio1 =   1.8000        
+ xi161.n154__vss1 =   5.4935n       
+ xi161.n1550__net1 =  13.0526n       
+ xi161.n1551__net1 =  13.0535n       
+ xi161.n1551__sbuf_out =   1.8000        
+ xi161.n1552__net1 =  13.0527n       
+ xi161.n1553__net1 =  13.0513n       
+ xi161.n1553__sbuf_out =   1.8000        
+ xi161.n1554__net1 =  13.0517n       
+ xi161.n1555__net1 =  13.0518n       
+ xi161.n1555__sbuf_out =   1.8000        
+ xi161.n1556__net1 =  13.0527n       
+ xi161.n1557__net1 =  13.0503n       
+ xi161.n1557__sbuf_out =   1.8000        
+ xi161.n1558__net1 =  13.0508n       
+ xi161.n1559__net1 =  13.0517n       
+ xi161.n1559__sbuf_out =   1.8000        
+ xi161.n155__net1 =  13.0494n       
+ xi161.n155__net17 =   1.8000        
+ xi161.n155__net7 =   7.1230n       
+ xi161.n155__sbuf_out =   1.8000        
+ xi161.n155__vddio1 =   1.8000        
+ xi161.n155__vss1 =   5.4934n       
+ xi161.n1560__net1 =  13.0508n       
+ xi161.n1561__net1 =  13.0488n       
+ xi161.n1561__sbuf_out =   1.8000        
+ xi161.n1562__net1 =  13.0493n       
+ xi161.n1563__net1 =  13.0493n       
+ xi161.n1563__sbuf_out =   1.8000        
+ xi161.n1564__net1 =  13.0502n       
+ xi161.n1565__net1 =  13.0475n       
+ xi161.n1565__sbuf_out =   1.8000        
+ xi161.n1566__net1 =  13.0479n       
+ xi161.n1567__net1 =  13.0488n       
+ xi161.n1567__sbuf_out =   1.8000        
+ xi161.n1568__net1 =  13.0479n       
+ xi161.n1569__net1 =  13.0454n       
+ xi161.n1569__sbuf_out =   1.8000        
+ xi161.n156__net1 =  13.0503n       
+ xi161.n156__net17 =   1.8000        
+ xi161.n156__net7 =   7.3835n       
+ xi161.n156__sbuf_out =   1.8000        
+ xi161.n156__vddio1 =   1.8000        
+ xi161.n156__vss1 =   5.4869n       
+ xi161.n1570__net1 =  13.0458n       
+ xi161.n1571__net1 =  13.0458n       
+ xi161.n1571__sbuf_out =   1.8000        
+ xi161.n1572__net1 =  13.0467n       
+ xi161.n1573__net1 =  13.0435n       
+ xi161.n1573__sbuf_out =   1.8000        
+ xi161.n1574__net1 =  13.0440n       
+ xi161.n1575__net1 =  13.0449n       
+ xi161.n1575__sbuf_out =   1.8000        
+ xi161.n1576__net1 =  13.0440n       
+ xi161.n1577__net1 =  13.0408n       
+ xi161.n1577__sbuf_out =   1.8000        
+ xi161.n1578__net1 =  13.0413n       
+ xi161.n1579__net1 =  13.0413n       
+ xi161.n1579__sbuf_out =   1.8000        
+ xi161.n157__net1 =  13.0480n       
+ xi161.n157__net17 =   1.8000        
+ xi161.n157__net7 =   7.3834n       
+ xi161.n157__sbuf_out =   1.8000        
+ xi161.n157__vddio1 =   1.8000        
+ xi161.n157__vss1 =   5.4869n       
+ xi161.n1580__net1 =  13.0422n       
+ xi161.n1581__net1 =  13.0385n       
+ xi161.n1581__sbuf_out =   1.8000        
+ xi161.n1582__net1 =  13.0390n       
+ xi161.n1583__net1 =  13.0399n       
+ xi161.n1583__sbuf_out =   1.8000        
+ xi161.n1584__net1 =  13.0390n       
+ xi161.n1585__net1 =  12.8285n       
+ xi161.n1585__sbuf_out =   1.8000        
+ xi161.n1586__net1 =  12.8276n       
+ xi161.n1587__net1 =  12.8271n       
+ xi161.n1587__sbuf_out =   1.8000        
+ xi161.n1588__net1 =  12.8276n       
+ xi161.n1589__net1 =  12.8197n       
+ xi161.n1589__sbuf_out =   1.8000        
+ xi161.n158__net1 =  13.0480n       
+ xi161.n158__net17 =   1.8000        
+ xi161.n158__sbuf_out =   1.8000        
+ xi161.n158__vddio1 =   1.8000        
+ xi161.n158__vss1 =   5.4782n       
+ xi161.n1590__net1 =  12.8197n       
+ xi161.n1591__net1 =  12.8192n       
+ xi161.n1591__sbuf_out =   1.8000        
+ xi161.n1592__net1 =  12.8206n       
+ xi161.n1593__net1 =  12.8101n       
+ xi161.n1593__sbuf_out =   1.8000        
+ xi161.n1594__net1 =  12.8092n       
+ xi161.n1595__net1 =  12.8087n       
+ xi161.n1595__sbuf_out =   1.8000        
+ xi161.n1596__net1 =  12.8092n       
+ xi161.n1597__net1 =  12.8009n       
+ xi161.n1597__sbuf_out =   1.8000        
+ xi161.n1598__net1 =  12.8009n       
+ xi161.n1599__net1 =  12.8004n       
+ xi161.n1599__sbuf_out =   1.8000        
+ xi161.n159__net1 =  13.0489n       
+ xi161.n159__net17 =   1.8000        
+ xi161.n159__sbuf_out =   1.8000        
+ xi161.n159__vddio1 =   1.8000        
+ xi161.n159__vss1 =   5.4782n       
+ xi161.n15__net1 =  12.8002n       
+ xi161.n15__net17 =   1.8000        
+ xi161.n15__net3 =   1.8000        
+ xi161.n15__net7 =   7.3645n       
+ xi161.n15__sbuf_out =   1.8000        
+ xi161.n15__vddio1 =   1.8000        
+ xi161.n15__vss1 =   9.0149p       
+ xi161.n1600__net1 =  12.8018n       
+ xi161.n1601__net1 =  12.7906n       
+ xi161.n1601__sbuf_out =   1.8000        
+ xi161.n1602__net1 =  12.7897n       
+ xi161.n1603__net1 =  12.7892n       
+ xi161.n1603__sbuf_out =   1.8000        
+ xi161.n1604__net1 =  12.7897n       
+ xi161.n1605__net1 =  12.7809n       
+ xi161.n1605__sbuf_out =   1.8000        
+ xi161.n1606__net1 =  12.7809n       
+ xi161.n1607__net1 =  12.7805n       
+ xi161.n1607__sbuf_out =   1.8000        
+ xi161.n1608__net1 =  12.7818n       
+ xi161.n1609__net1 =  12.7702n       
+ xi161.n1609__sbuf_out =   1.8000        
+ xi161.n160__net1 =  13.0480n       
+ xi161.n160__net17 =   1.8000        
+ xi161.n160__sbuf_out =   1.8000        
+ xi161.n160__vddio1 =   1.8000        
+ xi161.n160__vss1 =   5.4662n       
+ xi161.n1610__net1 =  12.7693n       
+ xi161.n1611__net1 =  12.7688n       
+ xi161.n1611__sbuf_out =   1.8000        
+ xi161.n1612__net1 =  12.7693n       
+ xi161.n1613__net1 =  12.7702n       
+ xi161.n1613__sbuf_out =   1.8000        
+ xi161.n1614__net1 =  12.7702n       
+ xi161.n1615__net1 =  12.7697n       
+ xi161.n1615__sbuf_out =   1.8000        
+ xi161.n1616__net1 =  12.7711n       
+ xi161.n1617__net1 =  12.7720n       
+ xi161.n1617__sbuf_out =   1.8000        
+ xi161.n1618__net1 =  12.7711n       
+ xi161.n1619__net1 =  12.7706n       
+ xi161.n1619__sbuf_out =   1.8000        
+ xi161.n161__net1 =  13.0459n       
+ xi161.n161__net17 =   1.8000        
+ xi161.n161__sbuf_out =   1.8000        
+ xi161.n161__vddio1 =   1.8000        
+ xi161.n161__vss1 =   5.4661n       
+ xi161.n1620__net1 =  12.7711n       
+ xi161.n1621__net1 =  12.7715n       
+ xi161.n1621__sbuf_out =   1.8000        
+ xi161.n1622__net1 =  12.7715n       
+ xi161.n1623__net1 =  12.7711n       
+ xi161.n1623__sbuf_out =   1.8000        
+ xi161.n1624__net1 =  12.7724n       
+ xi161.n1625__net1 =  12.7727n       
+ xi161.n1625__sbuf_out =   1.8000        
+ xi161.n1626__net1 =  12.7718n       
+ xi161.n1627__net1 =  12.7714n       
+ xi161.n1627__sbuf_out =   1.8000        
+ xi161.n1628__net1 =  12.7718n       
+ xi161.n1629__net1 =  13.0241n       
+ xi161.n1629__sbuf_out =   1.8000        
+ xi161.n162__net1 =  13.0459n       
+ xi161.n162__net17 =   1.8000        
+ xi161.n162__sbuf_out =   1.8000        
+ xi161.n162__vddio1 =   1.8000        
+ xi161.n162__vss1 =   5.4505n       
+ xi161.n1630__net1 =  13.0232n       
+ xi161.n1631__net1 =  13.0227n       
+ xi161.n1631__sbuf_out =   1.8000        
+ xi161.n1632__net1 =  13.0232n       
+ xi161.n1633__net1 =  13.0204n       
+ xi161.n1633__sbuf_out =   1.8000        
+ xi161.n1634__net1 =  13.0204n       
+ xi161.n1635__net1 =  13.0199n       
+ xi161.n1635__sbuf_out =   1.8000        
+ xi161.n1636__net1 =  13.0213n       
+ xi161.n1637__net1 =  13.0174n       
+ xi161.n1637__sbuf_out =   1.8000        
+ xi161.n1638__net1 =  13.0165n       
+ xi161.n1639__net1 =  13.0160n       
+ xi161.n1639__sbuf_out =   1.8000        
+ xi161.n163__net1 =  13.0459n       
+ xi161.n163__net17 =   1.8000        
+ xi161.n163__sbuf_out =   1.8000        
+ xi161.n163__vddio1 =   1.8000        
+ xi161.n163__vss1 =   5.4505n       
+ xi161.n1640__net1 =  13.0165n       
+ xi161.n1641__net1 =  13.0133n       
+ xi161.n1641__sbuf_out =   1.8000        
+ xi161.n1642__net1 =  13.0133n       
+ xi161.n1643__net1 =  13.0128n       
+ xi161.n1643__sbuf_out =   1.8000        
+ xi161.n1644__net1 =  13.0141n       
+ xi161.n1645__net1 =  13.0096n       
+ xi161.n1645__sbuf_out =   1.8000        
+ xi161.n1646__net1 =  13.0087n       
+ xi161.n1647__net1 =  13.0083n       
+ xi161.n1647__sbuf_out =   1.8000        
+ xi161.n1648__net1 =  13.0087n       
+ xi161.n1649__net1 =  13.0051n       
+ xi161.n1649__sbuf_out =   1.8000        
+ xi161.n164__net1 =  13.0468n       
+ xi161.n164__net17 =   1.8000        
+ xi161.n164__sbuf_out =   1.8000        
+ xi161.n164__vddio1 =   1.8000        
+ xi161.n164__vss1 =   5.4300n       
+ xi161.n1650__net1 =  13.0051n       
+ xi161.n1651__net1 =  13.0046n       
+ xi161.n1651__sbuf_out =   1.8000        
+ xi161.n1652__net1 =  13.0059n       
+ xi161.n1653__net1 =  13.0008n       
+ xi161.n1653__sbuf_out =   1.8000        
+ xi161.n1654__net1 =  12.9999n       
+ xi161.n1655__net1 =  12.9995n       
+ xi161.n1655__sbuf_out =   1.8000        
+ xi161.n1656__net1 =  12.9999n       
+ xi161.n1657__net1 =  12.9958n       
+ xi161.n1657__sbuf_out =   1.8000        
+ xi161.n1658__net1 =  12.9958n       
+ xi161.n1659__net1 =  12.9953n       
+ xi161.n1659__sbuf_out =   1.8000        
+ xi161.n165__net1 =  13.0440n       
+ xi161.n165__net17 =   1.8000        
+ xi161.n165__sbuf_out =   1.8000        
+ xi161.n165__vddio1 =   1.8000        
+ xi161.n165__vss1 =   5.4300n       
+ xi161.n1660__net1 =  12.9967n       
+ xi161.n1661__net1 =  12.9910n       
+ xi161.n1661__sbuf_out =   1.8000        
+ xi161.n1662__net1 =  12.9901n       
+ xi161.n1663__net1 =  12.9896n       
+ xi161.n1663__sbuf_out =   1.8000        
+ xi161.n1664__net1 =  12.9901n       
+ xi161.n1665__net1 =  12.9855n       
+ xi161.n1665__sbuf_out =   1.8000        
+ xi161.n1666__net1 =  12.9855n       
+ xi161.n1667__net1 =  12.9850n       
+ xi161.n1667__sbuf_out =   1.8000        
+ xi161.n1668__net1 =  12.9864n       
+ xi161.n1669__net1 =  12.9800n       
+ xi161.n1669__sbuf_out =   1.8000        
+ xi161.n166__net1 =  13.0441n       
+ xi161.n166__net17 =   1.8000        
+ xi161.n166__sbuf_out =   1.8000        
+ xi161.n166__vddio1 =   1.8000        
+ xi161.n166__vss1 =   5.3450n       
+ xi161.n1670__net1 =  12.9792n       
+ xi161.n1671__net1 =  12.9787n       
+ xi161.n1671__sbuf_out =   1.8000        
+ xi161.n1672__net1 =  12.9792n       
+ xi161.n1673__net1 =  12.9467n       
+ xi161.n1673__sbuf_out =   1.8000        
+ xi161.n1674__net1 =  12.9471n       
+ xi161.n1675__net1 =  12.9480n       
+ xi161.n1675__sbuf_out =   1.8000        
+ xi161.n1676__net1 =  12.9471n       
+ xi161.n1677__net1 =  12.9397n       
+ xi161.n1677__sbuf_out =   1.8000        
+ xi161.n1678__net1 =  12.9402n       
+ xi161.n1679__net1 =  12.9402n       
+ xi161.n1679__sbuf_out =   1.8000        
+ xi161.n167__net1 =  13.0450n       
+ xi161.n167__net17 =   1.8000        
+ xi161.n167__sbuf_out =   1.8000        
+ xi161.n167__vddio1 =   1.8000        
+ xi161.n167__vss1 =   5.3450n       
+ xi161.n1680__net1 =  12.9411n       
+ xi161.n1681__net1 =  12.9342n       
+ xi161.n1681__sbuf_out =   1.8000        
+ xi161.n1682__net1 =  12.9347n       
+ xi161.n1683__net1 =  12.9356n       
+ xi161.n1683__sbuf_out =   1.8000        
+ xi161.n1684__net1 =  12.9347n       
+ xi161.n1685__net1 =  12.9267n       
+ xi161.n1685__sbuf_out =   1.8000        
+ xi161.n1686__net1 =  12.9272n       
+ xi161.n1687__net1 =  12.9272n       
+ xi161.n1687__sbuf_out =   1.8000        
+ xi161.n1688__net1 =  12.9281n       
+ xi161.n1689__net1 =  12.9207n       
+ xi161.n1689__sbuf_out =   1.8000        
+ xi161.n168__net1 =  13.0441n       
+ xi161.n168__net17 =   1.8000        
+ xi161.n168__sbuf_out =   1.8000        
+ xi161.n168__vss1 =   6.1090n       
+ xi161.n1690__net1 =  12.9211n       
+ xi161.n1691__net1 =  12.9220n       
+ xi161.n1691__sbuf_out =   1.8000        
+ xi161.n1692__net1 =  12.9211n       
+ xi161.n1693__net1 =  12.9125n       
+ xi161.n1693__sbuf_out =   1.8000        
+ xi161.n1694__net1 =  12.9130n       
+ xi161.n1695__net1 =  12.9130n       
+ xi161.n1695__sbuf_out =   1.8000        
+ xi161.n1696__net1 =  12.9139n       
+ xi161.n1697__net1 =  12.9061n       
+ xi161.n1697__sbuf_out =   1.8000        
+ xi161.n1698__net1 =  12.9065n       
+ xi161.n1699__net1 =  12.9074n       
+ xi161.n1699__sbuf_out =   1.8000        
+ xi161.n169__net1 =  13.0413n       
+ xi161.n169__net17 =   1.8000        
+ xi161.n169__sbuf_out =   1.8000        
+ xi161.n169__vddio1 =   1.8000        
+ xi161.n169__vss1 =   6.1351n       
+ xi161.n16__net1 =  12.8016n       
+ xi161.n16__net17 =   1.8000        
+ xi161.n16__net3 =   1.8000        
+ xi161.n16__net7 =   7.3636n       
+ xi161.n16__sbuf_out =   1.8000        
+ xi161.n16__vddio1 =   1.8000        
+ xi161.n16__vss1 =   1.5118n       
+ xi161.n1700__net1 =  12.9065n       
+ xi161.n1701__net1 =  12.8973n       
+ xi161.n1701__sbuf_out =   1.8000        
+ xi161.n1702__net1 =  12.8978n       
+ xi161.n1703__net1 =  12.8978n       
+ xi161.n1703__sbuf_out =   1.8000        
+ xi161.n1704__net1 =  12.8987n       
+ xi161.n1705__net1 =  12.8904n       
+ xi161.n1705__sbuf_out =   1.8000        
+ xi161.n1706__net1 =  12.8909n       
+ xi161.n1707__net1 =  12.8918n       
+ xi161.n1707__sbuf_out =   1.8000        
+ xi161.n1708__net1 =  12.8909n       
+ xi161.n1709__net1 =  12.8811n       
+ xi161.n1709__sbuf_out =   1.8000        
+ xi161.n170__net1 =  13.0414n       
+ xi161.n170__net17 =   1.8000        
+ xi161.n170__sbuf_out =   1.8000        
+ xi161.n170__vddio1 =   1.8000        
+ xi161.n170__vss1 =   6.1328n       
+ xi161.n1710__net1 =  12.8815n       
+ xi161.n1711__net1 =  12.8815n       
+ xi161.n1711__sbuf_out =   1.8000        
+ xi161.n1712__net1 =  12.8824n       
+ xi161.n1713__net1 =  12.8736n       
+ xi161.n1713__sbuf_out =   1.8000        
+ xi161.n1714__net1 =  12.8741n       
+ xi161.n1715__net1 =  12.8750n       
+ xi161.n1715__sbuf_out =   1.8000        
+ xi161.n1716__net1 =  12.8741n       
+ xi161.n1717__net1 =  13.0529n       
+ xi161.n1717__sbuf_out =   1.8000        
+ xi161.n1718__net1 =  13.0534n       
+ xi161.n1719__net1 =  13.0543n       
+ xi161.n1719__sbuf_out =   1.8000        
+ xi161.n171__net1 =  13.0414n       
+ xi161.n171__net17 =   1.8000        
+ xi161.n171__sbuf_out =   1.8000        
+ xi161.n171__vddio1 =   1.8000        
+ xi161.n171__vss1 =   6.1271n       
+ xi161.n1720__net1 =  13.0534n       
+ xi161.n1721__net1 =  13.0526n       
+ xi161.n1721__sbuf_out =   1.8000        
+ xi161.n1722__net1 =  13.0531n       
+ xi161.n1723__net1 =  13.0531n       
+ xi161.n1723__sbuf_out =   1.8000        
+ xi161.n1724__net1 =  13.0540n       
+ xi161.n1725__net1 =  13.0521n       
+ xi161.n1725__sbuf_out =   1.8000        
+ xi161.n1726__net1 =  13.0526n       
+ xi161.n1727__net1 =  13.0535n       
+ xi161.n1727__sbuf_out =   1.8000        
+ xi161.n1728__net1 =  13.0526n       
+ xi161.n1729__net1 =  13.0512n       
+ xi161.n1729__sbuf_out =   1.8000        
+ xi161.n172__net1 =  13.0423n       
+ xi161.n172__net17 =   1.8000        
+ xi161.n172__sbuf_out =   1.8000        
+ xi161.n172__vddio1 =   1.8000        
+ xi161.n172__vss1 =   6.1250n       
+ xi161.n1730__net1 =  13.0517n       
+ xi161.n1731__net1 =  13.0517n       
+ xi161.n1731__sbuf_out =   1.8000        
+ xi161.n1732__net1 =  13.0526n       
+ xi161.n1733__net1 =  13.0503n       
+ xi161.n1733__sbuf_out =   1.8000        
+ xi161.n1734__net1 =  13.0508n       
+ xi161.n1735__net1 =  13.0517n       
+ xi161.n1735__sbuf_out =   1.8000        
+ xi161.n1736__net1 =  13.0508n       
+ xi161.n1737__net1 =  13.0488n       
+ xi161.n1737__sbuf_out =   1.8000        
+ xi161.n1738__net1 =  13.0493n       
+ xi161.n1739__net1 =  13.0493n       
+ xi161.n1739__sbuf_out =   1.8000        
+ xi161.n173__net1 =  13.0390n       
+ xi161.n173__net17 =   1.8000        
+ xi161.n173__sbuf_out =   1.8000        
+ xi161.n173__vddio1 =   1.8000        
+ xi161.n173__vss1 =   6.1192n       
+ xi161.n1740__net1 =  13.0502n       
+ xi161.n1741__net1 =  13.0474n       
+ xi161.n1741__sbuf_out =   1.8000        
+ xi161.n1742__net1 =  13.0479n       
+ xi161.n1743__net1 =  13.0488n       
+ xi161.n1743__sbuf_out =   1.8000        
+ xi161.n1744__net1 =  13.0479n       
+ xi161.n1745__net1 =  13.0453n       
+ xi161.n1745__sbuf_out =   1.8000        
+ xi161.n1746__net1 =  13.0458n       
+ xi161.n1747__net1 =  13.0458n       
+ xi161.n1747__sbuf_out =   1.8000        
+ xi161.n1748__net1 =  13.0467n       
+ xi161.n1749__net1 =  13.0435n       
+ xi161.n1749__sbuf_out =   1.8000        
+ xi161.n174__net1 =  13.0391n       
+ xi161.n174__net17 =   1.8000        
+ xi161.n174__sbuf_out =   1.8000        
+ xi161.n174__vddio1 =   1.8000        
+ xi161.n174__vss1 =   6.1084n       
+ xi161.n1750__net1 =  13.0440n       
+ xi161.n1751__net1 =  13.0449n       
+ xi161.n1751__sbuf_out =   1.8000        
+ xi161.n1752__net1 =  13.0440n       
+ xi161.n1753__net1 =  13.0408n       
+ xi161.n1753__sbuf_out =   1.8000        
+ xi161.n1754__net1 =  13.0413n       
+ xi161.n1755__net1 =  13.0413n       
+ xi161.n1755__sbuf_out =   1.8000        
+ xi161.n1756__net1 =  13.0422n       
+ xi161.n1757__net1 =  13.0385n       
+ xi161.n1757__sbuf_out =   1.8000        
+ xi161.n1758__net1 =  13.0390n       
+ xi161.n1759__net1 =  13.0398n       
+ xi161.n1759__sbuf_out =   1.8000        
+ xi161.n175__net1 =  13.0399n       
+ xi161.n175__net17 =   1.8000        
+ xi161.n175__sbuf_out =   1.8000        
+ xi161.n175__vddio1 =   1.8000        
+ xi161.n175__vss1 =   6.0942n       
+ xi161.n1760__net1 =  13.0390n       
+ xi161.n1761__net1 =  12.8285n       
+ xi161.n1761__sbuf_out =   1.8000        
+ xi161.n1762__net1 =  12.8276n       
+ xi161.n1763__net1 =  12.8271n       
+ xi161.n1763__sbuf_out =   1.8000        
+ xi161.n1764__net1 =  12.8276n       
+ xi161.n1765__net1 =  12.8197n       
+ xi161.n1765__sbuf_out =   1.8000        
+ xi161.n1766__net1 =  12.8197n       
+ xi161.n1767__net1 =  12.8193n       
+ xi161.n1767__sbuf_out =   1.8000        
+ xi161.n1768__net1 =  12.8206n       
+ xi161.n1769__net1 =  12.8101n       
+ xi161.n1769__sbuf_out =   1.8000        
+ xi161.n176__net1 =  13.0391n       
+ xi161.n176__net17 =   1.8000        
+ xi161.n176__sbuf_out =   1.8000        
+ xi161.n176__vddio1 =   1.8000        
+ xi161.n176__vss1 =   6.0825n       
+ xi161.n1770__net1 =  12.8092n       
+ xi161.n1771__net1 =  12.8087n       
+ xi161.n1771__sbuf_out =   1.8000        
+ xi161.n1772__net1 =  12.8092n       
+ xi161.n1773__net1 =  12.8009n       
+ xi161.n1773__sbuf_out =   1.8000        
+ xi161.n1774__net1 =  12.8009n       
+ xi161.n1775__net1 =  12.8004n       
+ xi161.n1775__sbuf_out =   1.8000        
+ xi161.n1776__net1 =  12.8018n       
+ xi161.n1777__net1 =  12.7906n       
+ xi161.n1777__sbuf_out =   1.8000        
+ xi161.n1778__net1 =  12.7897n       
+ xi161.n1779__net1 =  12.7893n       
+ xi161.n1779__sbuf_out =   1.8000        
+ xi161.n177__net1 =  12.8283n       
+ xi161.n177__net17 =   1.8000        
+ xi161.n177__sbuf_out =   1.8000        
+ xi161.n177__vddio1 =   1.8000        
+ xi161.n177__vss1 =   6.0755n       
+ xi161.n1780__net1 =  12.7897n       
+ xi161.n1781__net1 =  12.7809n       
+ xi161.n1781__sbuf_out =   1.8000        
+ xi161.n1782__net1 =  12.7809n       
+ xi161.n1783__net1 =  12.7805n       
+ xi161.n1783__sbuf_out =   1.8000        
+ xi161.n1784__net1 =  12.7818n       
+ xi161.n1785__net1 =  12.7702n       
+ xi161.n1785__sbuf_out =   1.8000        
+ xi161.n1786__net1 =  12.7693n       
+ xi161.n1787__net1 =  12.7688n       
+ xi161.n1787__sbuf_out =   1.8000        
+ xi161.n1788__net1 =  12.7693n       
+ xi161.n1789__net1 =  12.7702n       
+ xi161.n1789__sbuf_out =   1.8000        
+ xi161.n178__net1 =  12.8274n       
+ xi161.n178__net17 =   1.8000        
+ xi161.n178__sbuf_out =   1.8000        
+ xi161.n178__vddio1 =   1.8000        
+ xi161.n178__vss1 =   6.0520n       
+ xi161.n1790__net1 =  12.7702n       
+ xi161.n1791__net1 =  12.7697n       
+ xi161.n1791__sbuf_out =   1.8000        
+ xi161.n1792__net1 =  12.7711n       
+ xi161.n1793__net1 =  12.7720n       
+ xi161.n1793__sbuf_out =   1.8000        
+ xi161.n1794__net1 =  12.7711n       
+ xi161.n1795__net1 =  12.7706n       
+ xi161.n1795__sbuf_out =   1.8000        
+ xi161.n1796__net1 =  12.7711n       
+ xi161.n1797__net1 =  12.7716n       
+ xi161.n1797__sbuf_out =   1.8000        
+ xi161.n1798__net1 =  12.7716n       
+ xi161.n1799__net1 =  12.7711n       
+ xi161.n1799__sbuf_out =   1.8000        
+ xi161.n179__net1 =  12.8270n       
+ xi161.n179__net17 =   1.8000        
+ xi161.n179__sbuf_out =   1.8000        
+ xi161.n179__vddio1 =   1.8000        
+ xi161.n179__vss1 =   6.0059n       
+ xi161.n17__net1 =  12.7904n       
+ xi161.n17__net17 =   1.8000        
+ xi161.n17__net3 =   1.8000        
+ xi161.n17__net7 =   7.3632n       
+ xi161.n17__sbuf_out =   1.8000        
+ xi161.n17__vddio1 =   1.8000        
+ xi161.n17__vss1 =   1.4679n       
+ xi161.n1800__net1 =  12.7725n       
+ xi161.n1801__net1 =  12.7727n       
+ xi161.n1801__sbuf_out =   1.8000        
+ xi161.n1802__net1 =  12.7719n       
+ xi161.n1803__net1 =  12.7714n       
+ xi161.n1803__sbuf_out =   1.8000        
+ xi161.n1804__net1 =  12.7719n       
+ xi161.n1805__net1 =  13.0241n       
+ xi161.n1805__sbuf_out =   1.8000        
+ xi161.n1806__net1 =  13.0232n       
+ xi161.n1807__net1 =  13.0227n       
+ xi161.n1807__sbuf_out =   1.8000        
+ xi161.n1808__net1 =  13.0232n       
+ xi161.n1809__net1 =  13.0204n       
+ xi161.n1809__sbuf_out =   1.8000        
+ xi161.n180__net1 =  12.8274n       
+ xi161.n180__net17 =   1.8000        
+ xi161.n180__sbuf_out =   1.8000        
+ xi161.n180__vddio1 =   1.8000        
+ xi161.n180__vss1 =   6.3328n       
+ xi161.n1810__net1 =  13.0204n       
+ xi161.n1811__net1 =  13.0199n       
+ xi161.n1811__sbuf_out =   1.8000        
+ xi161.n1812__net1 =  13.0213n       
+ xi161.n1813__net1 =  13.0174n       
+ xi161.n1813__sbuf_out =   1.8000        
+ xi161.n1814__net1 =  13.0165n       
+ xi161.n1815__net1 =  13.0160n       
+ xi161.n1815__sbuf_out =   1.8000        
+ xi161.n1816__net1 =  13.0165n       
+ xi161.n1817__net1 =  13.0133n       
+ xi161.n1817__sbuf_out =   1.8000        
+ xi161.n1818__net1 =  13.0133n       
+ xi161.n1819__net1 =  13.0128n       
+ xi161.n1819__sbuf_out =   1.8000        
+ xi161.n181__net1 =  12.8196n       
+ xi161.n181__net17 =   1.8000        
+ xi161.n181__sbuf_out =   1.8000        
+ xi161.n181__vddio1 =   1.8000        
+ xi161.n181__vss1 =   6.3329n       
+ xi161.n1820__net1 =  13.0142n       
+ xi161.n1821__net1 =  13.0096n       
+ xi161.n1821__sbuf_out =   1.8000        
+ xi161.n1822__net1 =  13.0088n       
+ xi161.n1823__net1 =  13.0083n       
+ xi161.n1823__sbuf_out =   1.8000        
+ xi161.n1824__net1 =  13.0088n       
+ xi161.n1825__net1 =  13.0051n       
+ xi161.n1825__sbuf_out =   1.8000        
+ xi161.n1826__net1 =  13.0051n       
+ xi161.n1827__net1 =  13.0046n       
+ xi161.n1827__sbuf_out =   1.8000        
+ xi161.n1828__net1 =  13.0060n       
+ xi161.n1829__net1 =  13.0008n       
+ xi161.n1829__sbuf_out =   1.8000        
+ xi161.n182__net1 =  12.8196n       
+ xi161.n182__net17 =   1.8000        
+ xi161.n182__sbuf_out =   1.8000        
+ xi161.n182__vddio1 =   1.8000        
+ xi161.n182__vss1 =   6.3281n       
+ xi161.n1830__net1 =  13.0000n       
+ xi161.n1831__net1 =  12.9995n       
+ xi161.n1831__sbuf_out =   1.8000        
+ xi161.n1832__net1 =  13.0000n       
+ xi161.n1833__net1 =  12.9958n       
+ xi161.n1833__sbuf_out =   1.8000        
+ xi161.n1834__net1 =  12.9958n       
+ xi161.n1835__net1 =  12.9953n       
+ xi161.n1835__sbuf_out =   1.8000        
+ xi161.n1836__net1 =  12.9967n       
+ xi161.n1837__net1 =  12.9910n       
+ xi161.n1837__sbuf_out =   1.8000        
+ xi161.n1838__net1 =  12.9901n       
+ xi161.n1839__net1 =  12.9896n       
+ xi161.n1839__sbuf_out =   1.8000        
+ xi161.n183__net1 =  12.8191n       
+ xi161.n183__net17 =   1.8000        
+ xi161.n183__sbuf_out =   1.8000        
+ xi161.n183__vddio1 =   1.8000        
+ xi161.n183__vss1 =   6.3282n       
+ xi161.n1840__net1 =  12.9901n       
+ xi161.n1841__net1 =  12.9855n       
+ xi161.n1841__sbuf_out =   1.8000        
+ xi161.n1842__net1 =  12.9855n       
+ xi161.n1843__net1 =  12.9850n       
+ xi161.n1843__sbuf_out =   1.8000        
+ xi161.n1844__net1 =  12.9864n       
+ xi161.n1845__net1 =  12.9801n       
+ xi161.n1845__sbuf_out =   1.8000        
+ xi161.n1846__net1 =  12.9792n       
+ xi161.n1847__net1 =  12.9787n       
+ xi161.n1847__sbuf_out =   1.8000        
+ xi161.n1848__net1 =  12.9792n       
+ xi161.n1849__net1 =  12.9466n       
+ xi161.n1849__sbuf_out =   1.8000        
+ xi161.n184__net1 =  12.8204n       
+ xi161.n184__net17 =   1.8000        
+ xi161.n184__sbuf_out =   1.8000        
+ xi161.n184__vddio1 =   1.8000        
+ xi161.n184__vss1 =   6.3223n       
+ xi161.n1850__net1 =  12.9471n       
+ xi161.n1851__net1 =  12.9480n       
+ xi161.n1851__sbuf_out =   1.8000        
+ xi161.n1852__net1 =  12.9471n       
+ xi161.n1853__net1 =  12.9397n       
+ xi161.n1853__sbuf_out =   1.8000        
+ xi161.n1854__net1 =  12.9402n       
+ xi161.n1855__net1 =  12.9402n       
+ xi161.n1855__sbuf_out =   1.8000        
+ xi161.n1856__net1 =  12.9411n       
+ xi161.n1857__net1 =  12.9342n       
+ xi161.n1857__sbuf_out =   1.8000        
+ xi161.n1858__net1 =  12.9346n       
+ xi161.n1859__net1 =  12.9355n       
+ xi161.n1859__sbuf_out =   1.8000        
+ xi161.n185__net1 =  12.8099n       
+ xi161.n185__net17 =   1.8000        
+ xi161.n185__sbuf_out =   1.8000        
+ xi161.n185__vddio1 =   1.8000        
+ xi161.n185__vss1 =   6.3224n       
+ xi161.n1860__net1 =  12.9346n       
+ xi161.n1861__net1 =  12.9266n       
+ xi161.n1861__sbuf_out =   1.8000        
+ xi161.n1862__net1 =  12.9271n       
+ xi161.n1863__net1 =  12.9271n       
+ xi161.n1863__sbuf_out =   1.8000        
+ xi161.n1864__net1 =  12.9280n       
+ xi161.n1865__net1 =  12.9206n       
+ xi161.n1865__sbuf_out =   1.8000        
+ xi161.n1866__net1 =  12.9211n       
+ xi161.n1867__net1 =  12.9220n       
+ xi161.n1867__sbuf_out =   1.8000        
+ xi161.n1868__net1 =  12.9211n       
+ xi161.n1869__net1 =  12.9125n       
+ xi161.n1869__sbuf_out =   1.8000        
+ xi161.n186__net1 =  12.8090n       
+ xi161.n186__net17 =   1.8000        
+ xi161.n186__sbuf_out =   1.8000        
+ xi161.n186__vddio1 =   1.8000        
+ xi161.n186__vss1 =   6.3146n       
+ xi161.n1870__net1 =  12.9130n       
+ xi161.n1871__net1 =  12.9130n       
+ xi161.n1871__sbuf_out =   1.8000        
+ xi161.n1872__net1 =  12.9139n       
+ xi161.n1873__net1 =  12.9060n       
+ xi161.n1873__sbuf_out =   1.8000        
+ xi161.n1874__net1 =  12.9065n       
+ xi161.n1875__net1 =  12.9074n       
+ xi161.n1875__sbuf_out =   1.8000        
+ xi161.n1876__net1 =  12.9065n       
+ xi161.n1877__net1 =  12.8973n       
+ xi161.n1877__sbuf_out =   1.8000        
+ xi161.n1878__net1 =  12.8978n       
+ xi161.n1879__net1 =  12.8978n       
+ xi161.n1879__sbuf_out =   1.8000        
+ xi161.n187__net1 =  12.8085n       
+ xi161.n187__net17 =   1.8000        
+ xi161.n187__sbuf_out =   1.8000        
+ xi161.n187__vddio1 =   1.8000        
+ xi161.n187__vss1 =   6.3146n       
+ xi161.n1880__net1 =  12.8987n       
+ xi161.n1881__net1 =  12.8904n       
+ xi161.n1881__sbuf_out =   1.8000        
+ xi161.n1882__net1 =  12.8909n       
+ xi161.n1883__net1 =  12.8917n       
+ xi161.n1883__sbuf_out =   1.8000        
+ xi161.n1884__net1 =  12.8909n       
+ xi161.n1885__net1 =  12.8810n       
+ xi161.n1885__sbuf_out =   1.8000        
+ xi161.n1886__net1 =  12.8815n       
+ xi161.n1887__net1 =  12.8815n       
+ xi161.n1887__sbuf_out =   1.8000        
+ xi161.n1888__net1 =  12.8824n       
+ xi161.n1889__net1 =  12.8736n       
+ xi161.n1889__sbuf_out =   1.8000        
+ xi161.n188__net1 =  12.8090n       
+ xi161.n188__net17 =   1.8000        
+ xi161.n188__sbuf_out =   1.8000        
+ xi161.n188__vddio1 =   1.8000        
+ xi161.n188__vss1 =   6.3039n       
+ xi161.n1890__net1 =  12.8741n       
+ xi161.n1891__net1 =  12.8750n       
+ xi161.n1891__sbuf_out =   1.8000        
+ xi161.n1892__net1 =  12.8741n       
+ xi161.n1893__net1 =  13.0529n       
+ xi161.n1893__sbuf_out =   1.8000        
+ xi161.n1894__net1 =  13.0534n       
+ xi161.n1895__net1 =  13.0543n       
+ xi161.n1895__sbuf_out =   1.8000        
+ xi161.n1896__net1 =  13.0534n       
+ xi161.n1897__net1 =  13.0526n       
+ xi161.n1897__sbuf_out =   1.8000        
+ xi161.n1898__net1 =  13.0531n       
+ xi161.n1899__net1 =  13.0531n       
+ xi161.n1899__sbuf_out =   1.8000        
+ xi161.n189__net1 =  12.8007n       
+ xi161.n189__net17 =   1.8000        
+ xi161.n189__sbuf_out =   1.8000        
+ xi161.n189__vddio1 =   1.8000        
+ xi161.n189__vss1 =   6.3040n       
+ xi161.n18__net1 =  12.7895n       
+ xi161.n18__net17 =   1.8000        
+ xi161.n18__net3 =   1.8000        
+ xi161.n18__net7 =   7.3624n       
+ xi161.n18__sbuf_out =   1.8000        
+ xi161.n18__vddio1 =   1.8000        
+ xi161.n18__vss1 =   1.2953n       
+ xi161.n1900__net1 =  13.0540n       
+ xi161.n1901__net1 =  13.0521n       
+ xi161.n1901__sbuf_out =   1.8000        
+ xi161.n1902__net1 =  13.0526n       
+ xi161.n1903__net1 =  13.0535n       
+ xi161.n1903__sbuf_out =   1.8000        
+ xi161.n1904__net1 =  13.0526n       
+ xi161.n1905__net1 =  13.0512n       
+ xi161.n1905__sbuf_out =   1.8000        
+ xi161.n1906__net1 =  13.0517n       
+ xi161.n1907__net1 =  13.0517n       
+ xi161.n1907__sbuf_out =   1.8000        
+ xi161.n1908__net1 =  13.0526n       
+ xi161.n1909__net1 =  13.0503n       
+ xi161.n1909__sbuf_out =   1.8000        
+ xi161.n190__net1 =  12.8007n       
+ xi161.n190__net17 =   1.8000        
+ xi161.n190__sbuf_out =   1.8000        
+ xi161.n190__vddio1 =   1.8000        
+ xi161.n190__vss1 =   6.2900n       
+ xi161.n1910__net1 =  13.0508n       
+ xi161.n1911__net1 =  13.0517n       
+ xi161.n1911__sbuf_out =   1.8000        
+ xi161.n1912__net1 =  13.0508n       
+ xi161.n1913__net1 =  13.0488n       
+ xi161.n1913__sbuf_out =   1.8000        
+ xi161.n1914__net1 =  13.0493n       
+ xi161.n1915__net1 =  13.0493n       
+ xi161.n1915__sbuf_out =   1.8000        
+ xi161.n1916__net1 =  13.0502n       
+ xi161.n1917__net1 =  13.0474n       
+ xi161.n1917__sbuf_out =   1.8000        
+ xi161.n1918__net1 =  13.0479n       
+ xi161.n1919__net1 =  13.0488n       
+ xi161.n1919__sbuf_out =   1.8000        
+ xi161.n191__net1 =  12.8002n       
+ xi161.n191__net17 =   1.8000        
+ xi161.n191__sbuf_out =   1.8000        
+ xi161.n191__vddio1 =   1.8000        
+ xi161.n191__vss1 =   6.2900n       
+ xi161.n1920__net1 =  13.0479n       
+ xi161.n1921__net1 =  13.0453n       
+ xi161.n1921__sbuf_out =   1.8000        
+ xi161.n1922__net1 =  13.0458n       
+ xi161.n1923__net1 =  13.0458n       
+ xi161.n1923__sbuf_out =   1.8000        
+ xi161.n1924__net1 =  13.0467n       
+ xi161.n1925__net1 =  13.0435n       
+ xi161.n1925__sbuf_out =   1.8000        
+ xi161.n1926__net1 =  13.0440n       
+ xi161.n1927__net1 =  13.0448n       
+ xi161.n1927__sbuf_out =   1.8000        
+ xi161.n1928__net1 =  13.0440n       
+ xi161.n1929__net1 =  13.0408n       
+ xi161.n1929__sbuf_out =   1.8000        
+ xi161.n192__net1 =  12.8016n       
+ xi161.n192__net17 =   1.8000        
+ xi161.n192__sbuf_out =   1.8000        
+ xi161.n192__vddio1 =   1.8000        
+ xi161.n192__vss1 =   6.2719n       
+ xi161.n1930__net1 =  13.0412n       
+ xi161.n1931__net1 =  13.0413n       
+ xi161.n1931__sbuf_out =   1.8000        
+ xi161.n1932__net1 =  13.0421n       
+ xi161.n1933__net1 =  13.0385n       
+ xi161.n1933__sbuf_out =   1.8000        
+ xi161.n1934__net1 =  13.0389n       
+ xi161.n1935__net1 =  13.0398n       
+ xi161.n1935__sbuf_out =   1.8000        
+ xi161.n1936__net1 =  13.0389n       
+ xi161.n1937__net1 =  12.8285n       
+ xi161.n1937__sbuf_out =   1.8000        
+ xi161.n1938__net1 =  12.8276n       
+ xi161.n1939__net1 =  12.8272n       
+ xi161.n1939__sbuf_out =   1.8000        
+ xi161.n193__net1 =  12.7904n       
+ xi161.n193__net17 =   1.8000        
+ xi161.n193__sbuf_out =   1.8000        
+ xi161.n193__vddio1 =   1.8000        
+ xi161.n193__vss1 =   6.2719n       
+ xi161.n1940__net1 =  12.8276n       
+ xi161.n1941__net1 =  12.8197n       
+ xi161.n1941__sbuf_out =   1.8000        
+ xi161.n1942__net1 =  12.8197n       
+ xi161.n1943__net1 =  12.8193n       
+ xi161.n1943__sbuf_out =   1.8000        
+ xi161.n1944__net1 =  12.8206n       
+ xi161.n1945__net1 =  12.8101n       
+ xi161.n1945__sbuf_out =   1.8000        
+ xi161.n1946__net1 =  12.8092n       
+ xi161.n1947__net1 =  12.8087n       
+ xi161.n1947__sbuf_out =   1.8000        
+ xi161.n1948__net1 =  12.8092n       
+ xi161.n1949__net1 =  12.8009n       
+ xi161.n1949__sbuf_out =   1.8000        
+ xi161.n194__net1 =  12.7895n       
+ xi161.n194__net17 =   1.8000        
+ xi161.n194__sbuf_out =   1.8000        
+ xi161.n194__vddio1 =   1.8000        
+ xi161.n194__vss1 =   6.1520n       
+ xi161.n1950__net1 =  12.8009n       
+ xi161.n1951__net1 =  12.8004n       
+ xi161.n1951__sbuf_out =   1.8000        
+ xi161.n1952__net1 =  12.8018n       
+ xi161.n1953__net1 =  12.7906n       
+ xi161.n1953__sbuf_out =   1.8000        
+ xi161.n1954__net1 =  12.7897n       
+ xi161.n1955__net1 =  12.7893n       
+ xi161.n1955__sbuf_out =   1.8000        
+ xi161.n1956__net1 =  12.7897n       
+ xi161.n1957__net1 =  12.7810n       
+ xi161.n1957__sbuf_out =   1.8000        
+ xi161.n1958__net1 =  12.7810n       
+ xi161.n1959__net1 =  12.7805n       
+ xi161.n1959__sbuf_out =   1.8000        
+ xi161.n195__net1 =  12.7891n       
+ xi161.n195__net17 =   1.8000        
+ xi161.n195__sbuf_out =   1.8000        
+ xi161.n195__vddio1 =   1.8000        
+ xi161.n195__vss1 =   6.1521n       
+ xi161.n1960__net1 =  12.7819n       
+ xi161.n1961__net1 =  12.7702n       
+ xi161.n1961__sbuf_out =   1.8000        
+ xi161.n1962__net1 =  12.7693n       
+ xi161.n1963__net1 =  12.7688n       
+ xi161.n1963__sbuf_out =   1.8000        
+ xi161.n1964__net1 =  12.7693n       
+ xi161.n1965__net1 =  12.7702n       
+ xi161.n1965__sbuf_out =   1.8000        
+ xi161.n1966__net1 =  12.7702n       
+ xi161.n1967__net1 =  12.7697n       
+ xi161.n1967__sbuf_out =   1.8000        
+ xi161.n1968__net1 =  12.7711n       
+ xi161.n1969__net1 =  12.7720n       
+ xi161.n1969__sbuf_out =   1.8000        
+ xi161.n196__net1 =  12.7895n       
+ xi161.n196__net17 =   1.8000        
+ xi161.n196__sbuf_out =   1.8000        
+ xi161.n196__vddio1 =   1.8000        
+ xi161.n196__vss1 =   6.3899n       
+ xi161.n1970__net1 =  12.7711n       
+ xi161.n1971__net1 =  12.7706n       
+ xi161.n1971__sbuf_out =   1.8000        
+ xi161.n1972__net1 =  12.7711n       
+ xi161.n1973__net1 =  12.7716n       
+ xi161.n1973__sbuf_out =   1.8000        
+ xi161.n1974__net1 =  12.7716n       
+ xi161.n1975__net1 =  12.7711n       
+ xi161.n1975__sbuf_out =   1.8000        
+ xi161.n1976__net1 =  12.7725n       
+ xi161.n1977__net1 =  12.7728n       
+ xi161.n1977__sbuf_out =   1.8000        
+ xi161.n1978__net1 =  12.7719n       
+ xi161.n1979__net1 =  12.7714n       
+ xi161.n1979__sbuf_out =   1.8000        
+ xi161.n197__net1 =  12.7808n       
+ xi161.n197__net17 =   1.8000        
+ xi161.n197__sbuf_out =   1.8000        
+ xi161.n197__vss1 =   6.4149n       
+ xi161.n1980__net1 =  12.7719n       
+ xi161.n1981__net1 =  13.0241n       
+ xi161.n1981__sbuf_out =   1.8000        
+ xi161.n1982__net1 =  13.0232n       
+ xi161.n1983__net1 =  13.0227n       
+ xi161.n1983__sbuf_out =   1.8000        
+ xi161.n1984__net1 =  13.0232n       
+ xi161.n1985__net1 =  13.0204n       
+ xi161.n1985__sbuf_out =   1.8000        
+ xi161.n1986__net1 =  13.0204n       
+ xi161.n1987__net1 =  13.0199n       
+ xi161.n1987__sbuf_out =   1.8000        
+ xi161.n1988__net1 =  13.0213n       
+ xi161.n1989__net1 =  13.0174n       
+ xi161.n1989__sbuf_out =   1.8000        
+ xi161.n198__net1 =  12.7808n       
+ xi161.n198__net17 =   1.8000        
+ xi161.n198__sbuf_out =   1.8000        
+ xi161.n198__vddio1 =   1.8000        
+ xi161.n198__vss1 =   6.4127n       
+ xi161.n1990__net1 =  13.0165n       
+ xi161.n1991__net1 =  13.0160n       
+ xi161.n1991__sbuf_out =   1.8000        
+ xi161.n1992__net1 =  13.0165n       
+ xi161.n1993__net1 =  13.0133n       
+ xi161.n1993__sbuf_out =   1.8000        
+ xi161.n1994__net1 =  13.0133n       
+ xi161.n1995__net1 =  13.0128n       
+ xi161.n1995__sbuf_out =   1.8000        
+ xi161.n1996__net1 =  13.0142n       
+ xi161.n1997__net1 =  13.0097n       
+ xi161.n1997__sbuf_out =   1.8000        
+ xi161.n1998__net1 =  13.0088n       
+ xi161.n1999__net1 =  13.0083n       
+ xi161.n1999__sbuf_out =   1.8000        
+ xi161.n199__net1 =  12.7803n       
+ xi161.n199__net17 =   1.8000        
+ xi161.n199__sbuf_out =   1.8000        
+ xi161.n199__vddio1 =   1.8000        
+ xi161.n199__vss1 =   6.4072n       
+ xi161.n19__net1 =  12.7890n       
+ xi161.n19__net17 =   1.8000        
+ xi161.n19__net3 =   1.8000        
+ xi161.n19__net7 =   7.3613n       
+ xi161.n19__sbuf_out =   1.8000        
+ xi161.n19__vddio1 =   1.8000        
+ xi161.n19__vss1 =   1.1330n       
+ xi161.n1__sbuf_in =  22.4584n       
+ xi161.n1__sbuf_out =   1.8000        
+ xi161.n1__vddio1 =   1.8000        
+ xi161.n1__vss1 =   1.5633n       
+ xi161.n2000__net1 =  13.0088n       
+ xi161.n2001__net1 =  13.0051n       
+ xi161.n2001__sbuf_out =   1.8000        
+ xi161.n2002__net1 =  13.0051n       
+ xi161.n2003__net1 =  13.0046n       
+ xi161.n2003__sbuf_out =   1.8000        
+ xi161.n2004__net1 =  13.0060n       
+ xi161.n2005__net1 =  13.0008n       
+ xi161.n2005__sbuf_out =   1.8000        
+ xi161.n2006__net1 =  13.0000n       
+ xi161.n2007__net1 =  12.9995n       
+ xi161.n2007__sbuf_out =   1.8000        
+ xi161.n2008__net1 =  13.0000n       
+ xi161.n2009__net1 =  12.9958n       
+ xi161.n2009__sbuf_out =   1.8000        
+ xi161.n200__net1 =  12.7817n       
+ xi161.n200__net17 =   1.8000        
+ xi161.n200__sbuf_out =   1.8000        
+ xi161.n200__vddio1 =   1.8000        
+ xi161.n200__vss1 =   6.4052n       
+ xi161.n2010__net1 =  12.9958n       
+ xi161.n2011__net1 =  12.9953n       
+ xi161.n2011__sbuf_out =   1.8000        
+ xi161.n2012__net1 =  12.9967n       
+ xi161.n2013__net1 =  12.9910n       
+ xi161.n2013__sbuf_out =   1.8000        
+ xi161.n2014__net1 =  12.9901n       
+ xi161.n2015__net1 =  12.9896n       
+ xi161.n2015__sbuf_out =   1.8000        
+ xi161.n2016__net1 =  12.9901n       
+ xi161.n2017__net1 =  12.9855n       
+ xi161.n2017__sbuf_out =   1.8000        
+ xi161.n2018__net1 =  12.9855n       
+ xi161.n2019__net1 =  12.9850n       
+ xi161.n2019__sbuf_out =   1.8000        
+ xi161.n201__net1 =  12.7700n       
+ xi161.n201__net17 =   1.8000        
+ xi161.n201__sbuf_out =   1.8000        
+ xi161.n201__vddio1 =   1.8000        
+ xi161.n201__vss1 =   6.3997n       
+ xi161.n2020__net1 =  12.9864n       
+ xi161.n2021__net1 =  12.9801n       
+ xi161.n2021__sbuf_out =   1.8000        
+ xi161.n2022__net1 =  12.9792n       
+ xi161.n2023__net1 =  12.9787n       
+ xi161.n2023__sbuf_out =   1.8000        
+ xi161.n2024__net1 =  12.9792n       
+ xi161.n2025__net1 =  12.9466n       
+ xi161.n2025__sbuf_out =   1.8000        
+ xi161.n2026__net1 =  12.9471n       
+ xi161.n2027__net1 =  12.9480n       
+ xi161.n2027__sbuf_out =   1.8000        
+ xi161.n2028__net1 =  12.9471n       
+ xi161.n2029__net1 =  12.9397n       
+ xi161.n2029__sbuf_out =   1.8000        
+ xi161.n202__net1 =  12.7691n       
+ xi161.n202__net17 =   1.8000        
+ xi161.n202__sbuf_out =   1.8000        
+ xi161.n202__vddio1 =   1.8000        
+ xi161.n202__vss1 =   6.3893n       
+ xi161.n2030__net1 =  12.9402n       
+ xi161.n2031__net1 =  12.9402n       
+ xi161.n2031__sbuf_out =   1.8000        
+ xi161.n2032__net1 =  12.9411n       
+ xi161.n2033__net1 =  12.9341n       
+ xi161.n2033__sbuf_out =   1.8000        
+ xi161.n2034__net1 =  12.9346n       
+ xi161.n2035__net1 =  12.9355n       
+ xi161.n2035__sbuf_out =   1.8000        
+ xi161.n2036__net1 =  12.9346n       
+ xi161.n2037__net1 =  12.9266n       
+ xi161.n2037__sbuf_out =   1.8000        
+ xi161.n2038__net1 =  12.9271n       
+ xi161.n2039__net1 =  12.9271n       
+ xi161.n2039__sbuf_out =   1.8000        
+ xi161.n203__net1 =  12.7686n       
+ xi161.n203__net17 =   1.8000        
+ xi161.n203__sbuf_out =   1.8000        
+ xi161.n203__vddio1 =   1.8000        
+ xi161.n203__vss1 =   6.3757n       
+ xi161.n2040__net1 =  12.9280n       
+ xi161.n2041__net1 =  12.9206n       
+ xi161.n2041__sbuf_out =   1.8000        
+ xi161.n2042__net1 =  12.9211n       
+ xi161.n2043__net1 =  12.9220n       
+ xi161.n2043__sbuf_out =   1.8000        
+ xi161.n2044__net1 =  12.9211n       
+ xi161.n2045__net1 =  12.9125n       
+ xi161.n2045__sbuf_out =   1.8000        
+ xi161.n2046__net1 =  12.9130n       
+ xi161.n2047__net1 =  12.9130n       
+ xi161.n2047__sbuf_out =   1.8000        
+ xi161.n2048__net1 =  12.9139n       
+ xi161.n2049__net1 =  12.9060n       
+ xi161.n2049__sbuf_out =   1.8000        
+ xi161.n204__net1 =  12.7691n       
+ xi161.n204__net17 =   1.8000        
+ xi161.n204__sbuf_out =   1.8000        
+ xi161.n204__vddio1 =   1.8000        
+ xi161.n204__vss1 =   6.3646n       
+ xi161.n2050__net1 =  12.9065n       
+ xi161.n2051__net1 =  12.9074n       
+ xi161.n2051__sbuf_out =   1.8000        
+ xi161.n2052__net1 =  12.9065n       
+ xi161.n2053__net1 =  12.8973n       
+ xi161.n2053__sbuf_out =   1.8000        
+ xi161.n2054__net1 =  12.8978n       
+ xi161.n2055__net1 =  12.8978n       
+ xi161.n2055__sbuf_out =   1.8000        
+ xi161.n2056__net1 =  12.8987n       
+ xi161.n2057__net1 =  12.8903n       
+ xi161.n2057__sbuf_out =   1.8000        
+ xi161.n2058__net1 =  12.8908n       
+ xi161.n2059__net1 =  12.8917n       
+ xi161.n2059__sbuf_out =   1.8000        
+ xi161.n205__net1 =  12.7700n       
+ xi161.n205__net17 =   1.8000        
+ xi161.n205__sbuf_out =   1.8000        
+ xi161.n205__vddio1 =   1.8000        
+ xi161.n205__vss1 =   6.3579n       
+ xi161.n2060__net1 =  12.8908n       
+ xi161.n2061__net1 =  12.8810n       
+ xi161.n2061__sbuf_out =   1.8000        
+ xi161.n2062__net1 =  12.8815n       
+ xi161.n2063__net1 =  12.8815n       
+ xi161.n2063__sbuf_out =   1.8000        
+ xi161.n2064__net1 =  12.8824n       
+ xi161.n2065__net1 =  12.8736n       
+ xi161.n2065__sbuf_out =   1.8000        
+ xi161.n2066__net1 =  12.8741n       
+ xi161.n2067__net1 =  12.8750n       
+ xi161.n2067__sbuf_out =   1.8000        
+ xi161.n2068__net1 =  12.8741n       
+ xi161.n2069__net1 =  13.0529n       
+ xi161.n2069__sbuf_out =   1.8000        
+ xi161.n206__net1 =  12.7700n       
+ xi161.n206__net17 =   1.8000        
+ xi161.n206__sbuf_out =   1.8000        
+ xi161.n206__vddio1 =   1.8000        
+ xi161.n206__vss1 =   6.3354n       
+ xi161.n2070__net1 =  13.0533n       
+ xi161.n2071__net1 =  13.0542n       
+ xi161.n2071__sbuf_out =   1.8000        
+ xi161.n2072__net1 =  13.0533n       
+ xi161.n2073__net1 =  13.0526n       
+ xi161.n2073__sbuf_out =   1.8000        
+ xi161.n2074__net1 =  13.0530n       
+ xi161.n2075__net1 =  13.0530n       
+ xi161.n2075__sbuf_out =   1.8000        
+ xi161.n2076__net1 =  13.0539n       
+ xi161.n2077__net1 =  13.0521n       
+ xi161.n2077__sbuf_out =   1.8000        
+ xi161.n2078__net1 =  13.0526n       
+ xi161.n2079__net1 =  13.0535n       
+ xi161.n2079__sbuf_out =   1.8000        
+ xi161.n207__net1 =  12.7695n       
+ xi161.n207__net17 =   1.8000        
+ xi161.n207__sbuf_out =   1.8000        
+ xi161.n207__vddio1 =   1.8000        
+ xi161.n207__vss1 =   6.2913n       
+ xi161.n2080__net1 =  13.0526n       
+ xi161.n2081__net1 =  13.0512n       
+ xi161.n2081__sbuf_out =   1.8000        
+ xi161.n2082__net1 =  13.0517n       
+ xi161.n2083__net1 =  13.0517n       
+ xi161.n2083__sbuf_out =   1.8000        
+ xi161.n2084__net1 =  13.0526n       
+ xi161.n2085__net1 =  13.0503n       
+ xi161.n2085__sbuf_out =   1.8000        
+ xi161.n2086__net1 =  13.0508n       
+ xi161.n2087__net1 =  13.0516n       
+ xi161.n2087__sbuf_out =   1.8000        
+ xi161.n2088__net1 =  13.0508n       
+ xi161.n2089__net1 =  13.0488n       
+ xi161.n2089__sbuf_out =   1.8000        
+ xi161.n208__net1 =  12.7709n       
+ xi161.n208__net17 =   1.8000        
+ xi161.n208__sbuf_out =   1.8000        
+ xi161.n208__vddio1 =   1.8000        
+ xi161.n208__vss1 =   6.6040n       
+ xi161.n2090__net1 =  13.0493n       
+ xi161.n2091__net1 =  13.0493n       
+ xi161.n2091__sbuf_out =   1.8000        
+ xi161.n2092__net1 =  13.0502n       
+ xi161.n2093__net1 =  13.0474n       
+ xi161.n2093__sbuf_out =   1.8000        
+ xi161.n2094__net1 =  13.0479n       
+ xi161.n2095__net1 =  13.0488n       
+ xi161.n2095__sbuf_out =   1.8000        
+ xi161.n2096__net1 =  13.0479n       
+ xi161.n2097__net1 =  13.0453n       
+ xi161.n2097__sbuf_out =   1.8000        
+ xi161.n2098__net1 =  13.0458n       
+ xi161.n2099__net1 =  13.0458n       
+ xi161.n2099__sbuf_out =   1.8000        
+ xi161.n209__net1 =  12.7718n       
+ xi161.n209__net17 =   1.8000        
+ xi161.n209__sbuf_out =   1.8000        
+ xi161.n209__vddio1 =   1.8000        
+ xi161.n209__vss1 =   6.6040n       
+ xi161.n20__net1 =  12.7895n       
+ xi161.n20__net17 =   1.8000        
+ xi161.n20__net3 =   1.8000        
+ xi161.n20__net7 =   7.3605n       
+ xi161.n20__sbuf_out =   1.8000        
+ xi161.n20__vddio1 =   1.8000        
+ xi161.n20__vss1 = 969.1858p       
+ xi161.n2100__net1 =  13.0467n       
+ xi161.n2101__net1 =  13.0434n       
+ xi161.n2101__sbuf_out =   1.8000        
+ xi161.n2102__net1 =  13.0439n       
+ xi161.n2103__net1 =  13.0448n       
+ xi161.n2103__sbuf_out =   1.8000        
+ xi161.n2104__net1 =  13.0439n       
+ xi161.n2105__net1 =  13.0407n       
+ xi161.n2105__sbuf_out =   1.8000        
+ xi161.n2106__net1 =  13.0412n       
+ xi161.n2107__net1 =  13.0412n       
+ xi161.n2107__sbuf_out =   1.8000        
+ xi161.n2108__net1 =  13.0421n       
+ xi161.n2109__net1 =  13.0384n       
+ xi161.n2109__sbuf_out =   1.8000        
+ xi161.n210__net1 =  12.7709n       
+ xi161.n210__net17 =   1.8000        
+ xi161.n210__sbuf_out =   1.8000        
+ xi161.n210__vddio1 =   1.8000        
+ xi161.n210__vss1 =   6.5995n       
+ xi161.n2110__net1 =  13.0389n       
+ xi161.n2111__net1 =  13.0398n       
+ xi161.n2111__sbuf_out =   1.8000        
+ xi161.n2112__net1 =  13.0389n       
+ xi161.n2113__net1 =  12.8285n       
+ xi161.n2113__sbuf_out =   1.8000        
+ xi161.n2114__net1 =  12.8276n       
+ xi161.n2115__net1 =  12.8272n       
+ xi161.n2115__sbuf_out =   1.8000        
+ xi161.n2116__net1 =  12.8276n       
+ xi161.n2117__net1 =  12.8198n       
+ xi161.n2117__sbuf_out =   1.8000        
+ xi161.n2118__net1 =  12.8198n       
+ xi161.n2119__net1 =  12.8193n       
+ xi161.n2119__sbuf_out =   1.8000        
+ xi161.n211__net1 =  12.7704n       
+ xi161.n211__net17 =   1.8000        
+ xi161.n211__sbuf_out =   1.8000        
+ xi161.n211__vddio1 =   1.8000        
+ xi161.n211__vss1 =   6.5995n       
+ xi161.n2120__net1 =  12.8206n       
+ xi161.n2121__net1 =  12.8101n       
+ xi161.n2121__sbuf_out =   1.8000        
+ xi161.n2122__net1 =  12.8092n       
+ xi161.n2123__net1 =  12.8087n       
+ xi161.n2123__sbuf_out =   1.8000        
+ xi161.n2124__net1 =  12.8092n       
+ xi161.n2125__net1 =  12.8009n       
+ xi161.n2125__sbuf_out =   1.8000        
+ xi161.n2126__net1 =  12.8009n       
+ xi161.n2127__net1 =  12.8004n       
+ xi161.n2127__sbuf_out =   1.8000        
+ xi161.n2128__net1 =  12.8018n       
+ xi161.n2129__net1 =  12.7906n       
+ xi161.n2129__sbuf_out =   1.8000        
+ xi161.n212__net1 =  12.7709n       
+ xi161.n212__net17 =   1.8000        
+ xi161.n212__sbuf_out =   1.8000        
+ xi161.n212__vddio1 =   1.8000        
+ xi161.n212__vss1 =   6.5940n       
+ xi161.n2130__net1 =  12.7897n       
+ xi161.n2131__net1 =  12.7893n       
+ xi161.n2131__sbuf_out =   1.8000        
+ xi161.n2132__net1 =  12.7897n       
+ xi161.n2133__net1 =  12.7810n       
+ xi161.n2133__sbuf_out =   1.8000        
+ xi161.n2134__net1 =  12.7810n       
+ xi161.n2135__net1 =  12.7805n       
+ xi161.n2135__sbuf_out =   1.8000        
+ xi161.n2136__net1 =  12.7819n       
+ xi161.n2137__net1 =  12.7702n       
+ xi161.n2137__sbuf_out =   1.8000        
+ xi161.n2138__net1 =  12.7693n       
+ xi161.n2139__net1 =  12.7688n       
+ xi161.n2139__sbuf_out =   1.8000        
+ xi161.n213__net1 =  12.7714n       
+ xi161.n213__net17 =   1.8000        
+ xi161.n213__sbuf_out =   1.8000        
+ xi161.n213__vddio1 =   1.8000        
+ xi161.n213__vss1 =   6.5940n       
+ xi161.n2140__net1 =  12.7693n       
+ xi161.n2141__net1 =  12.7702n       
+ xi161.n2141__sbuf_out =   1.8000        
+ xi161.n2142__net1 =  12.7702n       
+ xi161.n2143__net1 =  12.7697n       
+ xi161.n2143__sbuf_out =   1.8000        
+ xi161.n2144__net1 =  12.7711n       
+ xi161.n2145__net1 =  12.7720n       
+ xi161.n2145__sbuf_out =   1.8000        
+ xi161.n2146__net1 =  12.7711n       
+ xi161.n2147__net1 =  12.7706n       
+ xi161.n2147__sbuf_out =   1.8000        
+ xi161.n2148__net1 =  12.7711n       
+ xi161.n2149__net1 =  12.7716n       
+ xi161.n2149__sbuf_out =   1.8000        
+ xi161.n214__net1 =  12.7714n       
+ xi161.n214__net17 =   1.8000        
+ xi161.n214__sbuf_out =   1.8000        
+ xi161.n214__vddio1 =   1.8000        
+ xi161.n214__vss1 =   6.5866n       
+ xi161.n2150__net1 =  12.7716n       
+ xi161.n2151__net1 =  12.7711n       
+ xi161.n2151__sbuf_out =   1.8000        
+ xi161.n2152__net1 =  12.7725n       
+ xi161.n2153__net1 =  12.7728n       
+ xi161.n2153__sbuf_out =   1.8000        
+ xi161.n2154__net1 =  12.7719n       
+ xi161.n2155__net1 =  12.7714n       
+ xi161.n2155__sbuf_out =   1.8000        
+ xi161.n2156__net1 =  12.7719n       
+ xi161.n2157__net1 =  13.0241n       
+ xi161.n2157__sbuf_out =   1.8000        
+ xi161.n2158__net1 =  13.0232n       
+ xi161.n2159__net1 =  13.0227n       
+ xi161.n2159__sbuf_out =   1.8000        
+ xi161.n215__net1 =  12.7709n       
+ xi161.n215__net17 =   1.8000        
+ xi161.n215__sbuf_out =   1.8000        
+ xi161.n215__vddio1 =   1.8000        
+ xi161.n215__vss1 =   6.5866n       
+ xi161.n2160__net1 =  13.0232n       
+ xi161.n2161__net1 =  13.0204n       
+ xi161.n2161__sbuf_out =   1.8000        
+ xi161.n2162__net1 =  13.0204n       
+ xi161.n2163__net1 =  13.0199n       
+ xi161.n2163__sbuf_out =   1.8000        
+ xi161.n2164__net1 =  13.0213n       
+ xi161.n2165__net1 =  13.0174n       
+ xi161.n2165__sbuf_out =   1.8000        
+ xi161.n2166__net1 =  13.0165n       
+ xi161.n2167__net1 =  13.0160n       
+ xi161.n2167__sbuf_out =   1.8000        
+ xi161.n2168__net1 =  13.0165n       
+ xi161.n2169__net1 =  13.0133n       
+ xi161.n2169__sbuf_out =   1.8000        
+ xi161.n216__net1 =  12.7723n       
+ xi161.n216__net17 =   1.8000        
+ xi161.n216__sbuf_out =   1.8000        
+ xi161.n216__vddio1 =   1.8000        
+ xi161.n216__vss1 =   6.5764n       
+ xi161.n2170__net1 =  13.0133n       
+ xi161.n2171__net1 =  13.0128n       
+ xi161.n2171__sbuf_out =   1.8000        
+ xi161.n2172__net1 =  13.0142n       
+ xi161.n2173__net1 =  13.0097n       
+ xi161.n2173__sbuf_out =   1.8000        
+ xi161.n2174__net1 =  13.0088n       
+ xi161.n2175__net1 =  13.0083n       
+ xi161.n2175__sbuf_out =   1.8000        
+ xi161.n2176__net1 =  13.0088n       
+ xi161.n2177__net1 =  13.0051n       
+ xi161.n2177__sbuf_out =   1.8000        
+ xi161.n2178__net1 =  13.0051n       
+ xi161.n2179__net1 =  13.0046n       
+ xi161.n2179__sbuf_out =   1.8000        
+ xi161.n217__net1 =  12.7726n       
+ xi161.n217__net17 =   1.8000        
+ xi161.n217__sbuf_out =   1.8000        
+ xi161.n217__vddio1 =   1.8000        
+ xi161.n217__vss1 =   6.5764n       
+ xi161.n2180__net1 =  13.0060n       
+ xi161.n2181__net1 =  13.0009n       
+ xi161.n2181__sbuf_out =   1.8000        
+ xi161.n2182__net1 =  13.0000n       
+ xi161.n2183__net1 =  12.9995n       
+ xi161.n2183__sbuf_out =   1.8000        
+ xi161.n2184__net1 =  13.0000n       
+ xi161.n2185__net1 =  12.9958n       
+ xi161.n2185__sbuf_out =   1.8000        
+ xi161.n2186__net1 =  12.9958n       
+ xi161.n2187__net1 =  12.9953n       
+ xi161.n2187__sbuf_out =   1.8000        
+ xi161.n2188__net1 =  12.9967n       
+ xi161.n2189__net1 =  12.9910n       
+ xi161.n2189__sbuf_out =   1.8000        
+ xi161.n218__net1 =  12.7717n       
+ xi161.n218__net17 =   1.8000        
+ xi161.n218__sbuf_out =   1.8000        
+ xi161.n218__vddio1 =   1.8000        
+ xi161.n218__vss1 =   6.5631n       
+ xi161.n2190__net1 =  12.9901n       
+ xi161.n2191__net1 =  12.9896n       
+ xi161.n2191__sbuf_out =   1.8000        
+ xi161.n2192__net1 =  12.9901n       
+ xi161.n2193__net1 =  12.9855n       
+ xi161.n2193__sbuf_out =   1.8000        
+ xi161.n2194__net1 =  12.9855n       
+ xi161.n2195__net1 =  12.9850n       
+ xi161.n2195__sbuf_out =   1.8000        
+ xi161.n2196__net1 =  12.9864n       
+ xi161.n2197__net1 =  12.9801n       
+ xi161.n2197__sbuf_out =   1.8000        
+ xi161.n2198__net1 =  12.9792n       
+ xi161.n2199__net1 =  12.9787n       
+ xi161.n2199__sbuf_out =   1.8000        
+ xi161.n219__net1 =  12.7712n       
+ xi161.n219__net17 =   1.8000        
+ xi161.n219__sbuf_out =   1.8000        
+ xi161.n219__vddio1 =   1.8000        
+ xi161.n219__vss1 =   6.5631n       
+ xi161.n21__net1 =  12.7807n       
+ xi161.n21__net17 =   1.8000        
+ xi161.n21__net3 =   1.8000        
+ xi161.n21__net7 =   7.3588n       
+ xi161.n21__sbuf_out =   1.8000        
+ xi161.n21__vddio1 =   1.8000        
+ xi161.n21__vss1 = 794.4984p       
+ xi161.n2200__net1 =  12.9792n       
+ xi161.n2201__net1 =  12.9466n       
+ xi161.n2201__sbuf_out =   1.8000        
+ xi161.n2202__net1 =  12.9471n       
+ xi161.n2203__net1 =  12.9479n       
+ xi161.n2203__sbuf_out =   1.8000        
+ xi161.n2204__net1 =  12.9471n       
+ xi161.n2205__net1 =  12.9397n       
+ xi161.n2205__sbuf_out =   1.8000        
+ xi161.n2206__net1 =  12.9401n       
+ xi161.n2207__net1 =  12.9401n       
+ xi161.n2207__sbuf_out =   1.8000        
+ xi161.n2208__net1 =  12.9410n       
+ xi161.n2209__net1 =  12.9341n       
+ xi161.n2209__sbuf_out =   1.8000        
+ xi161.n220__net1 =  12.7717n       
+ xi161.n220__net17 =   1.8000        
+ xi161.n220__sbuf_out =   1.8000        
+ xi161.n220__vddio1 =   1.8000        
+ xi161.n220__vss1 =   6.5457n       
+ xi161.n2210__net1 =  12.9346n       
+ xi161.n2211__net1 =  12.9355n       
+ xi161.n2211__sbuf_out =   1.8000        
+ xi161.n2212__net1 =  12.9346n       
+ xi161.n2213__net1 =  12.9266n       
+ xi161.n2213__sbuf_out =   1.8000        
+ xi161.n2214__net1 =  12.9271n       
+ xi161.n2215__net1 =  12.9271n       
+ xi161.n2215__sbuf_out =   1.8000        
+ xi161.n2216__net1 =  12.9280n       
+ xi161.n2217__net1 =  12.9206n       
+ xi161.n2217__sbuf_out =   1.8000        
+ xi161.n2218__net1 =  12.9211n       
+ xi161.n2219__net1 =  12.9220n       
+ xi161.n2219__sbuf_out =   1.8000        
+ xi161.n221__net1 =  13.0239n       
+ xi161.n221__net17 =   1.8000        
+ xi161.n221__sbuf_out =   1.8000        
+ xi161.n221__vddio1 =   1.8000        
+ xi161.n221__vss1 =   6.5457n       
+ xi161.n2220__net1 =  12.9211n       
+ xi161.n2221__net1 =  12.9125n       
+ xi161.n2221__sbuf_out =   1.8000        
+ xi161.n2222__net1 =  12.9129n       
+ xi161.n2223__net1 =  12.9129n       
+ xi161.n2223__sbuf_out =   1.8000        
+ xi161.n2224__net1 =  12.9138n       
+ xi161.n2225__net1 =  12.9060n       
+ xi161.n2225__sbuf_out =   1.8000        
+ xi161.n2226__net1 =  12.9065n       
+ xi161.n2227__net1 =  12.9073n       
+ xi161.n2227__sbuf_out =   1.8000        
+ xi161.n2228__net1 =  12.9065n       
+ xi161.n2229__net1 =  12.8973n       
+ xi161.n2229__sbuf_out =   1.8000        
+ xi161.n222__net1 =  13.0230n       
+ xi161.n222__net17 =   1.8000        
+ xi161.n222__sbuf_out =   1.8000        
+ xi161.n222__vddio1 =   1.8000        
+ xi161.n222__vss1 =   6.4311n       
+ xi161.n2230__net1 =  12.8977n       
+ xi161.n2231__net1 =  12.8977n       
+ xi161.n2231__sbuf_out =   1.8000        
+ xi161.n2232__net1 =  12.8986n       
+ xi161.n2233__net1 =  12.8903n       
+ xi161.n2233__sbuf_out =   1.8000        
+ xi161.n2234__net1 =  12.8908n       
+ xi161.n2235__net1 =  12.8917n       
+ xi161.n2235__sbuf_out =   1.8000        
+ xi161.n2236__net1 =  12.8908n       
+ xi161.n2237__net1 =  12.8810n       
+ xi161.n2237__sbuf_out =   1.8000        
+ xi161.n2238__net1 =  12.8815n       
+ xi161.n2239__net1 =  12.8815n       
+ xi161.n2239__sbuf_out =   1.8000        
+ xi161.n223__net1 =  13.0225n       
+ xi161.n223__net17 =   1.8000        
+ xi161.n223__sbuf_out =   1.8000        
+ xi161.n223__vddio1 =   1.8000        
+ xi161.n223__vss1 =   6.4311n       
+ xi161.n2240__net1 =  12.8824n       
+ xi161.n2241__net1 =  12.8736n       
+ xi161.n2241__sbuf_out =   1.8000        
+ xi161.n2242__net1 =  12.8741n       
+ xi161.n2243__net1 =  12.8749n       
+ xi161.n2243__sbuf_out =   1.8000        
+ xi161.n2244__net1 =  12.8741n       
+ xi161.n2245__net1 =  13.0528n       
+ xi161.n2245__sbuf_out =   1.8000        
+ xi161.n2246__net1 =  13.0533n       
+ xi161.n2247__net1 =  13.0542n       
+ xi161.n2247__sbuf_out =   1.8000        
+ xi161.n2248__net1 =  13.0533n       
+ xi161.n2249__net1 =  13.0525n       
+ xi161.n2249__sbuf_out =   1.8000        
+ xi161.n224__net1 =  13.0230n       
+ xi161.n224__net17 =   1.8000        
+ xi161.n224__sbuf_out =   1.8000        
+ xi161.n224__vddio1 =   1.8000        
+ xi161.n224__vss1 =   6.4351n       
+ xi161.n2250__net1 =  13.0530n       
+ xi161.n2251__net1 =  13.0530n       
+ xi161.n2251__sbuf_out =   1.8000        
+ xi161.n2252__net1 =  13.0539n       
+ xi161.n2253__net1 =  13.0521n       
+ xi161.n2253__sbuf_out =   1.8000        
+ xi161.n2254__net1 =  13.0526n       
+ xi161.n2255__net1 =  13.0534n       
+ xi161.n2255__sbuf_out =   1.8000        
+ xi161.n2256__net1 =  13.0526n       
+ xi161.n2257__net1 =  13.0512n       
+ xi161.n2257__sbuf_out =   1.8000        
+ xi161.n2258__net1 =  13.0517n       
+ xi161.n2259__net1 =  13.0517n       
+ xi161.n2259__sbuf_out =   1.8000        
+ xi161.n225__net1 =  13.0202n       
+ xi161.n225__net17 =   1.8000        
+ xi161.n225__sbuf_out =   1.8000        
+ xi161.n225__vddio1 =   1.8000        
+ xi161.n225__vss1 =   6.4476n       
+ xi161.n2260__net1 =  13.0526n       
+ xi161.n2261__net1 =  13.0503n       
+ xi161.n2261__sbuf_out =   1.8000        
+ xi161.n2262__net1 =  13.0507n       
+ xi161.n2263__net1 =  13.0516n       
+ xi161.n2263__sbuf_out =   1.8000        
+ xi161.n2264__net1 =  13.0507n       
+ xi161.n2265__net1 =  13.0488n       
+ xi161.n2265__sbuf_out =   1.8000        
+ xi161.n2266__net1 =  13.0492n       
+ xi161.n2267__net1 =  13.0492n       
+ xi161.n2267__sbuf_out =   1.8000        
+ xi161.n2268__net1 =  13.0501n       
+ xi161.n2269__net1 =  13.0474n       
+ xi161.n2269__sbuf_out =   1.8000        
+ xi161.n226__net1 =  13.0202n       
+ xi161.n226__net17 =   1.8000        
+ xi161.n226__sbuf_out =   1.8000        
+ xi161.n226__vss1 =   6.4465n       
+ xi161.n2270__net1 =  13.0479n       
+ xi161.n2271__net1 =  13.0487n       
+ xi161.n2271__sbuf_out =   1.8000        
+ xi161.n2272__net1 =  13.0479n       
+ xi161.n2273__net1 =  13.0453n       
+ xi161.n2273__sbuf_out =   1.8000        
+ xi161.n2274__net1 =  13.0457n       
+ xi161.n2275__net1 =  13.0457n       
+ xi161.n2275__sbuf_out =   1.8000        
+ xi161.n2276__net1 =  13.0466n       
+ xi161.n2277__net1 =  13.0434n       
+ xi161.n2277__sbuf_out =   1.8000        
+ xi161.n2278__net1 =  13.0439n       
+ xi161.n2279__net1 =  13.0448n       
+ xi161.n2279__sbuf_out =   1.8000        
+ xi161.n227__net1 =  13.0197n       
+ xi161.n227__net17 =   1.8000        
+ xi161.n227__sbuf_out =   1.8000        
+ xi161.n227__vddio1 =   1.8000        
+ xi161.n227__vss1 =   6.4438n       
+ xi161.n2280__net1 =  13.0439n       
+ xi161.n2281__net1 =  13.0407n       
+ xi161.n2281__sbuf_out =   1.8000        
+ xi161.n2282__net1 =  13.0412n       
+ xi161.n2283__net1 =  13.0412n       
+ xi161.n2283__sbuf_out =   1.8000        
+ xi161.n2284__net1 =  13.0421n       
+ xi161.n2285__net1 =  13.0384n       
+ xi161.n2285__sbuf_out =   1.8000        
+ xi161.n2286__net1 =  13.0389n       
+ xi161.n2287__net1 =  13.0398n       
+ xi161.n2287__sbuf_out =   1.8000        
+ xi161.n2288__net1 =  13.0389n       
+ xi161.n2289__net1 =  12.8285n       
+ xi161.n2289__sbuf_out =   1.8000        
+ xi161.n228__net1 =  13.0211n       
+ xi161.n228__net17 =   1.8000        
+ xi161.n228__sbuf_out =   1.8000        
+ xi161.n228__vddio1 =   1.8000        
+ xi161.n228__vss1 =   6.4428n       
+ xi161.n2290__net1 =  12.8276n       
+ xi161.n2291__net1 =  12.8272n       
+ xi161.n2291__sbuf_out =   1.8000        
+ xi161.n2292__net1 =  12.8276n       
+ xi161.n2293__net1 =  12.8198n       
+ xi161.n2293__sbuf_out =   1.8000        
+ xi161.n2294__net1 =  12.8198n       
+ xi161.n2295__net1 =  12.8193n       
+ xi161.n2295__sbuf_out =   1.8000        
+ xi161.n2296__net1 =  12.8206n       
+ xi161.n2297__net1 =  12.8101n       
+ xi161.n2297__sbuf_out =   1.8000        
+ xi161.n2298__net1 =  12.8092n       
+ xi161.n2299__net1 =  12.8087n       
+ xi161.n2299__sbuf_out =   1.8000        
+ xi161.n229__net1 =  13.0172n       
+ xi161.n229__net17 =   1.8000        
+ xi161.n229__sbuf_out =   1.8000        
+ xi161.n229__vddio1 =   1.8000        
+ xi161.n229__vss1 =   6.4400n       
+ xi161.n22__net1 =  12.7807n       
+ xi161.n22__net17 =   1.8000        
+ xi161.n22__net3 =   1.8000        
+ xi161.n22__net7 =   7.3579n       
+ xi161.n22__sbuf_out =   1.8000        
+ xi161.n22__vddio1 =   1.8000        
+ xi161.n22__vss1 = 505.5946p       
+ xi161.n2300__net1 =  12.8092n       
+ xi161.n2301__net1 =  12.8009n       
+ xi161.n2301__sbuf_out =   1.8000        
+ xi161.n2302__net1 =  12.8009n       
+ xi161.n2303__net1 =  12.8004n       
+ xi161.n2303__sbuf_out =   1.8000        
+ xi161.n2304__net1 =  12.8018n       
+ xi161.n2305__net1 =  12.7906n       
+ xi161.n2305__sbuf_out =   1.8000        
+ xi161.n2306__net1 =  12.7898n       
+ xi161.n2307__net1 =  12.7893n       
+ xi161.n2307__sbuf_out =   1.8000        
+ xi161.n2308__net1 =  12.7898n       
+ xi161.n2309__net1 =  12.7810n       
+ xi161.n2309__sbuf_out =   1.8000        
+ xi161.n230__net1 =  13.0163n       
+ xi161.n230__net17 =   1.8000        
+ xi161.n230__sbuf_out =   1.8000        
+ xi161.n230__vddio1 =   1.8000        
+ xi161.n230__vss1 =   6.4349n       
+ xi161.n2310__net1 =  12.7810n       
+ xi161.n2311__net1 =  12.7805n       
+ xi161.n2311__sbuf_out =   1.8000        
+ xi161.n2312__net1 =  12.7819n       
+ xi161.n2313__net1 =  12.7702n       
+ xi161.n2313__sbuf_out =   1.8000        
+ xi161.n2314__net1 =  12.7693n       
+ xi161.n2315__net1 =  12.7688n       
+ xi161.n2315__sbuf_out =   1.8000        
+ xi161.n2316__net1 =  12.7693n       
+ xi161.n2317__net1 =  12.7702n       
+ xi161.n2317__sbuf_out =   1.8000        
+ xi161.n2318__net1 =  12.7702n       
+ xi161.n2319__net1 =  12.7697n       
+ xi161.n2319__sbuf_out =   1.8000        
+ xi161.n231__net1 =  13.0158n       
+ xi161.n231__net17 =   1.8000        
+ xi161.n231__sbuf_out =   1.8000        
+ xi161.n231__vddio1 =   1.8000        
+ xi161.n231__vss1 =   6.4281n       
+ xi161.n2320__net1 =  12.7711n       
+ xi161.n2321__net1 =  12.7720n       
+ xi161.n2321__sbuf_out =   1.8000        
+ xi161.n2322__net1 =  12.7711n       
+ xi161.n2323__net1 =  12.7706n       
+ xi161.n2323__sbuf_out =   1.8000        
+ xi161.n2324__net1 =  12.7711n       
+ xi161.n2325__net1 =  12.7716n       
+ xi161.n2325__sbuf_out =   1.8000        
+ xi161.n2326__net1 =  12.7716n       
+ xi161.n2327__net1 =  12.7711n       
+ xi161.n2327__sbuf_out =   1.8000        
+ xi161.n2328__net1 =  12.7725n       
+ xi161.n2329__net1 =  12.7728n       
+ xi161.n2329__sbuf_out =   1.8000        
+ xi161.n232__net1 =  13.0163n       
+ xi161.n232__net17 =   1.8000        
+ xi161.n232__sbuf_out =   1.8000        
+ xi161.n232__vddio1 =   1.8000        
+ xi161.n232__vss1 =   6.4225n       
+ xi161.n2330__net1 =  12.7719n       
+ xi161.n2331__net1 =  12.7714n       
+ xi161.n2331__sbuf_out =   1.8000        
+ xi161.n2332__net1 =  12.7719n       
+ xi161.n2333__net1 =  13.0241n       
+ xi161.n2333__sbuf_out =   1.8000        
+ xi161.n2334__net1 =  13.0232n       
+ xi161.n2335__net1 =  13.0227n       
+ xi161.n2335__sbuf_out =   1.8000        
+ xi161.n2336__net1 =  13.0232n       
+ xi161.n2337__net1 =  13.0204n       
+ xi161.n2337__sbuf_out =   1.8000        
+ xi161.n2338__net1 =  13.0204n       
+ xi161.n2339__net1 =  13.0199n       
+ xi161.n2339__sbuf_out =   1.8000        
+ xi161.n233__net1 =  13.0131n       
+ xi161.n233__net17 =   1.8000        
+ xi161.n233__sbuf_out =   1.8000        
+ xi161.n233__vddio1 =   1.8000        
+ xi161.n233__vss1 =   6.4192n       
+ xi161.n2340__net1 =  13.0213n       
+ xi161.n2341__net1 =  13.0174n       
+ xi161.n2341__sbuf_out =   1.8000        
+ xi161.n2342__net1 =  13.0165n       
+ xi161.n2343__net1 =  13.0160n       
+ xi161.n2343__sbuf_out =   1.8000        
+ xi161.n2344__net1 =  13.0165n       
+ xi161.n2345__net1 =  13.0133n       
+ xi161.n2345__sbuf_out =   1.8000        
+ xi161.n2346__net1 =  13.0133n       
+ xi161.n2347__net1 =  13.0128n       
+ xi161.n2347__sbuf_out =   1.8000        
+ xi161.n2348__net1 =  13.0142n       
+ xi161.n2349__net1 =  13.0097n       
+ xi161.n2349__sbuf_out =   1.8000        
+ xi161.n234__net1 =  13.0131n       
+ xi161.n234__net17 =   1.8000        
+ xi161.n234__sbuf_out =   1.8000        
+ xi161.n234__vddio1 =   1.8000        
+ xi161.n234__vss1 =   6.4079n       
+ xi161.n2350__net1 =  13.0088n       
+ xi161.n2351__net1 =  13.0083n       
+ xi161.n2351__sbuf_out =   1.8000        
+ xi161.n2352__net1 =  13.0088n       
+ xi161.n2353__net1 =  13.0051n       
+ xi161.n2353__sbuf_out =   1.8000        
+ xi161.n2354__net1 =  13.0051n       
+ xi161.n2355__net1 =  13.0046n       
+ xi161.n2355__sbuf_out =   1.8000        
+ xi161.n2356__net1 =  13.0060n       
+ xi161.n2357__net1 =  13.0009n       
+ xi161.n2357__sbuf_out =   1.8000        
+ xi161.n2358__net1 =  13.0000n       
+ xi161.n2359__net1 =  12.9995n       
+ xi161.n2359__sbuf_out =   1.8000        
+ xi161.n235__net1 =  13.0126n       
+ xi161.n235__net17 =   1.8000        
+ xi161.n235__sbuf_out =   1.8000        
+ xi161.n235__vddio1 =   1.8000        
+ xi161.n235__vss1 =   6.4045n       
+ xi161.n2360__net1 =  13.0000n       
+ xi161.n2361__net1 =  12.9958n       
+ xi161.n2361__sbuf_out =   1.8000        
+ xi161.n2362__net1 =  12.9958n       
+ xi161.n2363__net1 =  12.9953n       
+ xi161.n2363__sbuf_out =   1.8000        
+ xi161.n2364__net1 =  12.9967n       
+ xi161.n2365__net1 =  12.9910n       
+ xi161.n2365__sbuf_out =   1.8000        
+ xi161.n2366__net1 =  12.9901n       
+ xi161.n2367__net1 =  12.9896n       
+ xi161.n2367__sbuf_out =   1.8000        
+ xi161.n2368__net1 =  12.9901n       
+ xi161.n2369__net1 =  12.9855n       
+ xi161.n2369__sbuf_out =   1.8000        
+ xi161.n236__net1 =  13.0140n       
+ xi161.n236__net17 =   1.8000        
+ xi161.n236__sbuf_out =   1.8000        
+ xi161.n236__vddio1 =   1.8000        
+ xi161.n236__vss1 =   6.6356n       
+ xi161.n2370__net1 =  12.9855n       
+ xi161.n2371__net1 =  12.9850n       
+ xi161.n2371__sbuf_out =   1.8000        
+ xi161.n2372__net1 =  12.9864n       
+ xi161.n2373__net1 =  12.9801n       
+ xi161.n2373__sbuf_out =   1.8000        
+ xi161.n2374__net1 =  12.9792n       
+ xi161.n2375__net1 =  12.9787n       
+ xi161.n2375__sbuf_out =   1.8000        
+ xi161.n2376__net1 =  12.9792n       
+ xi161.n2377__net1 =  12.9465n       
+ xi161.n2377__sbuf_out =   1.8000        
+ xi161.n2378__net1 =  12.9470n       
+ xi161.n2379__net1 =  12.9479n       
+ xi161.n2379__sbuf_out =   1.8000        
+ xi161.n237__net1 =  13.0095n       
+ xi161.n237__net17 =   1.8000        
+ xi161.n237__sbuf_out =   1.8000        
+ xi161.n237__vddio1 =   1.8000        
+ xi161.n237__vss1 =   6.6323n       
+ xi161.n2380__net1 =  12.9470n       
+ xi161.n2381__net1 =  12.9396n       
+ xi161.n2381__sbuf_out =   1.8000        
+ xi161.n2382__net1 =  12.9401n       
+ xi161.n2383__net1 =  12.9401n       
+ xi161.n2383__sbuf_out =   1.8000        
+ xi161.n2384__net1 =  12.9410n       
+ xi161.n2385__net1 =  12.9341n       
+ xi161.n2385__sbuf_out =   1.8000        
+ xi161.n2386__net1 =  12.9346n       
+ xi161.n2387__net1 =  12.9355n       
+ xi161.n2387__sbuf_out =   1.8000        
+ xi161.n2388__net1 =  12.9346n       
+ xi161.n2389__net1 =  12.9266n       
+ xi161.n2389__sbuf_out =   1.8000        
+ xi161.n238__net1 =  13.0086n       
+ xi161.n238__net17 =   1.8000        
+ xi161.n238__sbuf_out =   1.8000        
+ xi161.n238__vddio1 =   1.8000        
+ xi161.n238__vss1 =   6.6294n       
+ xi161.n2390__net1 =  12.9270n       
+ xi161.n2391__net1 =  12.9270n       
+ xi161.n2391__sbuf_out =   1.8000        
+ xi161.n2392__net1 =  12.9280n       
+ xi161.n2393__net1 =  12.9206n       
+ xi161.n2393__sbuf_out =   1.8000        
+ xi161.n2394__net1 =  12.9210n       
+ xi161.n2395__net1 =  12.9219n       
+ xi161.n2395__sbuf_out =   1.8000        
+ xi161.n2396__net1 =  12.9210n       
+ xi161.n2397__net1 =  12.9124n       
+ xi161.n2397__sbuf_out =   1.8000        
+ xi161.n2398__net1 =  12.9129n       
+ xi161.n2399__net1 =  12.9129n       
+ xi161.n2399__sbuf_out =   1.8000        
+ xi161.n239__net1 =  13.0081n       
+ xi161.n239__net17 =   1.8000        
+ xi161.n239__sbuf_out =   1.8000        
+ xi161.n239__vddio1 =   1.8000        
+ xi161.n239__vss1 =   6.6256n       
+ xi161.n23__net1 =  12.7803n       
+ xi161.n23__net17 =   1.8000        
+ xi161.n23__net3 =   1.8000        
+ xi161.n23__net7 =   7.3557n       
+ xi161.n23__sbuf_out =   1.8000        
+ xi161.n23__vddio1 =   1.8000        
+ xi161.n23__vss1 = 139.8362p       
+ xi161.n2400__net1 =  12.9138n       
+ xi161.n2401__net1 =  12.9060n       
+ xi161.n2401__sbuf_out =   1.8000        
+ xi161.n2402__net1 =  12.9064n       
+ xi161.n2403__net1 =  12.9073n       
+ xi161.n2403__sbuf_out =   1.8000        
+ xi161.n2404__net1 =  12.9064n       
+ xi161.n2405__net1 =  12.8972n       
+ xi161.n2405__sbuf_out =   1.8000        
+ xi161.n2406__net1 =  12.8977n       
+ xi161.n2407__net1 =  12.8977n       
+ xi161.n2407__sbuf_out =   1.8000        
+ xi161.n2408__net1 =  12.8986n       
+ xi161.n2409__net1 =  12.8903n       
+ xi161.n2409__sbuf_out =   1.8000        
+ xi161.n240__net1 =  13.0086n       
+ xi161.n240__net17 =   1.8000        
+ xi161.n240__sbuf_out =   1.8000        
+ xi161.n240__vddio1 =   1.8000        
+ xi161.n240__vss1 =   6.6205n       
+ xi161.n2410__net1 =  12.8908n       
+ xi161.n2411__net1 =  12.8917n       
+ xi161.n2411__sbuf_out =   1.8000        
+ xi161.n2412__net1 =  12.8908n       
+ xi161.n2413__net1 =  12.8810n       
+ xi161.n2413__sbuf_out =   1.8000        
+ xi161.n2414__net1 =  12.8814n       
+ xi161.n2415__net1 =  12.8814n       
+ xi161.n2415__sbuf_out =   1.8000        
+ xi161.n2416__net1 =  12.8823n       
+ xi161.n2417__net1 =  12.8735n       
+ xi161.n2417__sbuf_out =   1.8000        
+ xi161.n2418__net1 =  12.8740n       
+ xi161.n2419__net1 =  12.8749n       
+ xi161.n2419__sbuf_out =   1.8000        
+ xi161.n241__net1 =  13.0049n       
+ xi161.n241__net17 =   1.8000        
+ xi161.n241__sbuf_out =   1.8000        
+ xi161.n241__vddio1 =   1.8000        
+ xi161.n241__vss1 =   6.6138n       
+ xi161.n2420__net1 =  12.8740n       
+ xi161.n2421__net1 =  13.0528n       
+ xi161.n2421__sbuf_out =   1.8000        
+ xi161.n2422__net1 =  13.0533n       
+ xi161.n2423__net1 =  13.0542n       
+ xi161.n2423__sbuf_out =   1.8000        
+ xi161.n2424__net1 =  13.0533n       
+ xi161.n2425__net1 =  13.0525n       
+ xi161.n2425__sbuf_out =   1.8000        
+ xi161.n2426__net1 =  13.0530n       
+ xi161.n2427__net1 =  13.0530n       
+ xi161.n2427__sbuf_out =   1.8000        
+ xi161.n2428__net1 =  13.0539n       
+ xi161.n2429__net1 =  13.0520n       
+ xi161.n2429__sbuf_out =   1.8000        
+ xi161.n242__net1 =  13.0049n       
+ xi161.n242__net17 =   1.8000        
+ xi161.n242__sbuf_out =   1.8000        
+ xi161.n242__vddio1 =   1.8000        
+ xi161.n242__vss1 =   6.6051n       
+ xi161.n2430__net1 =  13.0525n       
+ xi161.n2431__net1 =  13.0534n       
+ xi161.n2431__sbuf_out =   1.8000        
+ xi161.n2432__net1 =  13.0525n       
+ xi161.n2433__net1 =  13.0511n       
+ xi161.n2433__sbuf_out =   1.8000        
+ xi161.n2434__net1 =  13.0516n       
+ xi161.n2435__net1 =  13.0516n       
+ xi161.n2435__sbuf_out =   1.8000        
+ xi161.n2436__net1 =  13.0525n       
+ xi161.n2437__net1 =  13.0502n       
+ xi161.n2437__sbuf_out =   1.8000        
+ xi161.n2438__net1 =  13.0507n       
+ xi161.n2439__net1 =  13.0516n       
+ xi161.n2439__sbuf_out =   1.8000        
+ xi161.n243__net1 =  13.0044n       
+ xi161.n243__net17 =   1.8000        
+ xi161.n243__sbuf_out =   1.8000        
+ xi161.n243__vss1 =   6.5025n       
+ xi161.n2440__net1 =  13.0507n       
+ xi161.n2441__net1 =  13.0487n       
+ xi161.n2441__sbuf_out =   1.8000        
+ xi161.n2442__net1 =  13.0492n       
+ xi161.n2443__net1 =  13.0492n       
+ xi161.n2443__sbuf_out =   1.8000        
+ xi161.n2444__net1 =  13.0501n       
+ xi161.n2445__net1 =  13.0473n       
+ xi161.n2445__sbuf_out =   1.8000        
+ xi161.n2446__net1 =  13.0478n       
+ xi161.n2447__net1 =  13.0487n       
+ xi161.n2447__sbuf_out =   1.8000        
+ xi161.n2448__net1 =  13.0478n       
+ xi161.n2449__net1 =  13.0452n       
+ xi161.n2449__sbuf_out =   1.8000        
+ xi161.n244__net1 =  13.0058n       
+ xi161.n244__net17 =   1.8000        
+ xi161.n244__sbuf_out =   1.8000        
+ xi161.n244__vddio1 =   1.8000        
+ xi161.n244__vss1 =   9.6139n       
+ xi161.n2450__net1 =  13.0457n       
+ xi161.n2451__net1 =  13.0457n       
+ xi161.n2451__sbuf_out =   1.8000        
+ xi161.n2452__net1 =  13.0466n       
+ xi161.n2453__net1 =  13.0434n       
+ xi161.n2453__sbuf_out =   1.8000        
+ xi161.n2454__net1 =  13.0439n       
+ xi161.n2455__net1 =  13.0448n       
+ xi161.n2455__sbuf_out =   1.8000        
+ xi161.n2456__net1 =  13.0439n       
+ xi161.n2457__net1 =  13.0407n       
+ xi161.n2457__sbuf_out =   1.8000        
+ xi161.n2458__net1 =  13.0412n       
+ xi161.n2459__net1 =  13.0412n       
+ xi161.n2459__sbuf_out =   1.8000        
+ xi161.n245__net1 =  13.0007n       
+ xi161.n245__net17 =   1.8000        
+ xi161.n245__sbuf_out =   1.8000        
+ xi161.n245__vddio1 =   1.8000        
+ xi161.n245__vss1 =   9.6049n       
+ xi161.n2460__net1 =  13.0421n       
+ xi161.n2461__net1 =  13.0384n       
+ xi161.n2461__sbuf_out =   1.8000        
+ xi161.n2462__net1 =  13.0388n       
+ xi161.n2463__net1 =  13.0397n       
+ xi161.n2463__sbuf_out =   1.8000        
+ xi161.n2464__net1 =  13.0389n       
+ xi161.n2465__net1 =  12.8285n       
+ xi161.n2465__sbuf_out =   1.8000        
+ xi161.n2466__net1 =  12.8276n       
+ xi161.n2467__net1 =  12.8276n       
+ xi161.n2467__sbuf_out =   1.8000        
+ xi161.n2468__net1 =  12.8276n       
+ xi161.n2469__net1 =  12.8198n       
+ xi161.n2469__sbuf_out =   1.8000        
+ xi161.n246__net1 =  12.9998n       
+ xi161.n246__net17 =   1.8000        
+ xi161.n246__sbuf_out =   1.8000        
+ xi161.n246__vddio1 =   1.8000        
+ xi161.n246__vss1 =   9.6099n       
+ xi161.n2470__net1 =  12.8198n       
+ xi161.n2471__net1 =  12.8197n       
+ xi161.n2471__sbuf_out =   1.8000        
+ xi161.n2472__net1 =  12.8207n       
+ xi161.n2473__net1 =  12.8101n       
+ xi161.n2473__sbuf_out =   1.8000        
+ xi161.n2474__net1 =  12.8092n       
+ xi161.n2475__net1 =  12.8092n       
+ xi161.n2475__sbuf_out =   1.8000        
+ xi161.n2476__net1 =  12.8092n       
+ xi161.n2477__net1 =  12.8009n       
+ xi161.n2477__sbuf_out =   1.8000        
+ xi161.n2478__net1 =  12.8009n       
+ xi161.n2479__net1 =  12.8009n       
+ xi161.n2479__sbuf_out =   1.8000        
+ xi161.n247__net1 =  12.9993n       
+ xi161.n247__net17 =   1.8000        
+ xi161.n247__sbuf_out =   1.8000        
+ xi161.n247__vddio1 =   1.8000        
+ xi161.n247__vss1 =   9.6055n       
+ xi161.n2480__net1 =  12.8018n       
+ xi161.n2481__net1 =  12.7906n       
+ xi161.n2481__sbuf_out =   1.8000        
+ xi161.n2482__net1 =  12.7898n       
+ xi161.n2483__net1 =  12.7897n       
+ xi161.n2483__sbuf_out =   1.8000        
+ xi161.n2484__net1 =  12.7898n       
+ xi161.n2485__net1 =  12.7810n       
+ xi161.n2485__sbuf_out =   1.8000        
+ xi161.n2486__net1 =  12.7810n       
+ xi161.n2487__net1 =  12.7809n       
+ xi161.n2487__sbuf_out =   1.8000        
+ xi161.n2488__net1 =  12.7819n       
+ xi161.n2489__net1 =  12.7702n       
+ xi161.n2489__sbuf_out =   1.8000        
+ xi161.n248__net1 =  12.9998n       
+ xi161.n248__net17 =   1.8000        
+ xi161.n248__sbuf_out =   1.8000        
+ xi161.n248__vddio1 =   1.8000        
+ xi161.n248__vss1 =   9.6069n       
+ xi161.n2490__net1 =  12.7693n       
+ xi161.n2491__net1 =  12.7693n       
+ xi161.n2491__sbuf_out =   1.8000        
+ xi161.n2492__net1 =  12.7693n       
+ xi161.n2493__net1 =  12.7702n       
+ xi161.n2493__sbuf_out =   1.8000        
+ xi161.n2494__net1 =  12.7702n       
+ xi161.n2495__net1 =  12.7702n       
+ xi161.n2495__sbuf_out =   1.8000        
+ xi161.n2496__net1 =  12.7711n       
+ xi161.n2497__net1 =  12.7720n       
+ xi161.n2497__sbuf_out =   1.8000        
+ xi161.n2498__net1 =  12.7711n       
+ xi161.n2499__net1 =  12.7711n       
+ xi161.n2499__sbuf_out =   1.8000        
+ xi161.n249__net1 =  12.9956n       
+ xi161.n249__net17 =   1.8000        
+ xi161.n249__sbuf_out =   1.8000        
+ xi161.n249__vddio1 =   1.8000        
+ xi161.n249__vss1 =   9.6086n       
+ xi161.n24__net1 =  12.7816n       
+ xi161.n24__net17 =   1.8000        
+ xi161.n24__net3 =   1.8000        
+ xi161.n24__net7 =   7.3548n       
+ xi161.n24__sbuf_out =   1.8000        
+ xi161.n24__vddio1 =   1.8000        
+ xi161.n24__vss1 =   2.9288n       
+ xi161.n2500__net1 =  12.7711n       
+ xi161.n2501__net1 =  12.7716n       
+ xi161.n2501__sbuf_out =   1.8000        
+ xi161.n2502__net1 =  12.7716n       
+ xi161.n2503__net1 =  12.7715n       
+ xi161.n2503__sbuf_out =   1.8000        
+ xi161.n2504__net1 =  12.7725n       
+ xi161.n2505__net1 =  12.7728n       
+ xi161.n2505__sbuf_out =   1.8000        
+ xi161.n2506__net1 =  12.7719n       
+ xi161.n2507__net1 =  12.7719n       
+ xi161.n2507__sbuf_out =   1.8000        
+ xi161.n2508__net1 =  12.7719n       
+ xi161.n2509__net1 =  13.0241n       
+ xi161.n2509__sbuf_out =   1.8000        
+ xi161.n250__net1 =  12.9956n       
+ xi161.n250__net17 =   1.8000        
+ xi161.n250__sbuf_out =   1.8000        
+ xi161.n250__vddio1 =   1.8000        
+ xi161.n250__vss1 =   9.6096n       
+ xi161.n2510__net1 =  13.0232n       
+ xi161.n2511__net1 =  13.0232n       
+ xi161.n2511__sbuf_out =   1.8000        
+ xi161.n2512__net1 =  13.0232n       
+ xi161.n2513__net1 =  13.0204n       
+ xi161.n2513__sbuf_out =   1.8000        
+ xi161.n2514__net1 =  13.0204n       
+ xi161.n2515__net1 =  13.0204n       
+ xi161.n2515__sbuf_out =   1.8000        
+ xi161.n2516__net1 =  13.0213n       
+ xi161.n2517__net1 =  13.0174n       
+ xi161.n2517__sbuf_out =   1.8000        
+ xi161.n2518__net1 =  13.0165n       
+ xi161.n2519__net1 =  13.0165n       
+ xi161.n2519__sbuf_out =   1.8000        
+ xi161.n251__net1 =  12.9951n       
+ xi161.n251__net17 =   1.8000        
+ xi161.n251__sbuf_out =   1.8000        
+ xi161.n251__vddio1 =   1.8000        
+ xi161.n251__vss1 =   9.6099n       
+ xi161.n2520__net1 =  13.0165n       
+ xi161.n2521__net1 =  13.0133n       
+ xi161.n2521__sbuf_out =   1.8000        
+ xi161.n2522__net1 =  13.0133n       
+ xi161.n2523__net1 =  13.0133n       
+ xi161.n2523__sbuf_out =   1.8000        
+ xi161.n2524__net1 =  13.0142n       
+ xi161.n2525__net1 =  13.0097n       
+ xi161.n2525__sbuf_out =   1.8000        
+ xi161.n2526__net1 =  13.0088n       
+ xi161.n2527__net1 =  13.0087n       
+ xi161.n2527__sbuf_out =   1.8000        
+ xi161.n2528__net1 =  13.0088n       
+ xi161.n2529__net1 =  13.0051n       
+ xi161.n2529__sbuf_out =   1.8000        
+ xi161.n252__net1 =  12.9965n       
+ xi161.n252__net17 =   1.8000        
+ xi161.n252__sbuf_out =   1.8000        
+ xi161.n252__vddio1 =   1.8000        
+ xi161.n252__vss1 =   9.6110n       
+ xi161.n2530__net1 =  13.0051n       
+ xi161.n2531__net1 =  13.0051n       
+ xi161.n2531__sbuf_out =   1.8000        
+ xi161.n2532__net1 =  13.0060n       
+ xi161.n2533__net1 =  13.0009n       
+ xi161.n2533__sbuf_out =   1.8000        
+ xi161.n2534__net1 =  13.0000n       
+ xi161.n2535__net1 =  12.9999n       
+ xi161.n2535__sbuf_out =   1.8000        
+ xi161.n2536__net1 =  13.0000n       
+ xi161.n2537__net1 =  12.9958n       
+ xi161.n2537__sbuf_out =   1.8000        
+ xi161.n2538__net1 =  12.9958n       
+ xi161.n2539__net1 =  12.9958n       
+ xi161.n2539__sbuf_out =   1.8000        
+ xi161.n253__net1 =  12.9908n       
+ xi161.n253__net17 =   1.8000        
+ xi161.n253__sbuf_out =   1.8000        
+ xi161.n253__vddio1 =   1.8000        
+ xi161.n253__vss1 =   9.6117n       
+ xi161.n2540__net1 =  12.9967n       
+ xi161.n2541__net1 =  12.9910n       
+ xi161.n2541__sbuf_out =   1.8000        
+ xi161.n2542__net1 =  12.9901n       
+ xi161.n2543__net1 =  12.9901n       
+ xi161.n2543__sbuf_out =   1.8000        
+ xi161.n2544__net1 =  12.9901n       
+ xi161.n2545__net1 =  12.9855n       
+ xi161.n2545__sbuf_out =   1.8000        
+ xi161.n2546__net1 =  12.9855n       
+ xi161.n2547__net1 =  12.9855n       
+ xi161.n2547__sbuf_out =   1.8000        
+ xi161.n2548__net1 =  12.9864n       
+ xi161.n2549__net1 =  12.9801n       
+ xi161.n2549__sbuf_out =   1.8000        
+ xi161.n254__net1 =  12.9899n       
+ xi161.n254__net17 =   1.8000        
+ xi161.n254__sbuf_out =   1.8000        
+ xi161.n254__vddio1 =   1.8000        
+ xi161.n254__vss1 =   9.6121n       
+ xi161.n2550__net1 =  12.9792n       
+ xi161.n2551__net1 =  12.9792n       
+ xi161.n2551__sbuf_out =   1.8000        
+ xi161.n2552__net1 =  12.9792n       
+ xi161.n2553__net1 =  12.9465n       
+ xi161.n2553__sbuf_out =   1.8000        
+ xi161.n2554__net1 =  12.9470n       
+ xi161.n2555__net1 =  12.9479n       
+ xi161.n2555__sbuf_out =   1.8000        
+ xi161.n2556__net1 =  12.9470n       
+ xi161.n2557__net1 =  12.9396n       
+ xi161.n2557__sbuf_out =   1.8000        
+ xi161.n2558__net1 =  12.9401n       
+ xi161.n2559__net1 =  12.9401n       
+ xi161.n2559__sbuf_out =   1.8000        
+ xi161.n255__net1 =  12.9894n       
+ xi161.n255__net17 =   1.8000        
+ xi161.n255__sbuf_out =   1.8000        
+ xi161.n255__vddio1 =   1.8000        
+ xi161.n255__vss1 =   9.6121n       
+ xi161.n2560__net1 =  12.9410n       
+ xi161.n2561__net1 =  12.9341n       
+ xi161.n2561__sbuf_out =   1.8000        
+ xi161.n2562__net1 =  12.9345n       
+ xi161.n2563__net1 =  12.9354n       
+ xi161.n2563__sbuf_out =   1.8000        
+ xi161.n2564__net1 =  12.9345n       
+ xi161.n2565__net1 =  12.9265n       
+ xi161.n2565__sbuf_out =   1.8000        
+ xi161.n2566__net1 =  12.9270n       
+ xi161.n2567__net1 =  12.9270n       
+ xi161.n2567__sbuf_out =   1.8000        
+ xi161.n2568__net1 =  12.9279n       
+ xi161.n2569__net1 =  12.9205n       
+ xi161.n2569__sbuf_out =   1.8000        
+ xi161.n256__net1 =  12.9899n       
+ xi161.n256__net17 =   1.8000        
+ xi161.n256__sbuf_out =   1.8000        
+ xi161.n256__vddio1 =   1.8000        
+ xi161.n256__vss1 =   9.6123n       
+ xi161.n2570__net1 =  12.9210n       
+ xi161.n2571__net1 =  12.9219n       
+ xi161.n2571__sbuf_out =   1.8000        
+ xi161.n2572__net1 =  12.9210n       
+ xi161.n2573__net1 =  12.9124n       
+ xi161.n2573__sbuf_out =   1.8000        
+ xi161.n2574__net1 =  12.9129n       
+ xi161.n2575__net1 =  12.9129n       
+ xi161.n2575__sbuf_out =   1.8000        
+ xi161.n2576__net1 =  12.9138n       
+ xi161.n2577__net1 =  12.9059n       
+ xi161.n2577__sbuf_out =   1.8000        
+ xi161.n2578__net1 =  12.9064n       
+ xi161.n2579__net1 =  12.9073n       
+ xi161.n2579__sbuf_out =   1.8000        
+ xi161.n257__net1 =  12.9853n       
+ xi161.n257__net17 =   1.8000        
+ xi161.n257__sbuf_out =   1.8000        
+ xi161.n257__vddio1 =   1.8000        
+ xi161.n2580__net1 =  12.9064n       
+ xi161.n2581__net1 =  12.8972n       
+ xi161.n2581__sbuf_out =   1.8000        
+ xi161.n2582__net1 =  12.8977n       
+ xi161.n2583__net1 =  12.8977n       
+ xi161.n2583__sbuf_out =   1.8000        
+ xi161.n2584__net1 =  12.8986n       
+ xi161.n2585__net1 =  12.8903n       
+ xi161.n2585__sbuf_out =   1.8000        
+ xi161.n2586__net1 =  12.8907n       
+ xi161.n2587__net1 =  12.8916n       
+ xi161.n2587__sbuf_out =   1.8000        
+ xi161.n2588__net1 =  12.8907n       
+ xi161.n2589__net1 =  12.8809n       
+ xi161.n2589__sbuf_out =   1.8000        
+ xi161.n258__net1 =  12.9853n       
+ xi161.n258__net17 =   1.8000        
+ xi161.n258__sbuf_out =   1.8000        
+ xi161.n258__vddio1 =   1.8000        
+ xi161.n258__vss1 =   9.6139n       
+ xi161.n2590__net1 =  12.8814n       
+ xi161.n2591__net1 =  12.8814n       
+ xi161.n2591__sbuf_out =   1.8000        
+ xi161.n2592__net1 =  12.8823n       
+ xi161.n2593__net1 =  12.8735n       
+ xi161.n2593__sbuf_out =   1.8000        
+ xi161.n2594__net1 =  12.8740n       
+ xi161.n2595__net1 =  12.8749n       
+ xi161.n2595__sbuf_out =   1.8000        
+ xi161.n2596__net1 =  12.8740n       
+ xi161.n2597__net1 =  13.0528n       
+ xi161.n2597__sbuf_out =   1.8000        
+ xi161.n2598__net1 =  13.0533n       
+ xi161.n2599__net1 =  13.0541n       
+ xi161.n2599__sbuf_out =   1.8000        
+ xi161.n259__net1 =  12.9848n       
+ xi161.n259__net17 =   1.8000        
+ xi161.n259__sbuf_out =   1.8000        
+ xi161.n259__vddio1 =   1.8000        
+ xi161.n259__vss1 =   9.6006n       
+ xi161.n25__net1 =  12.7700n       
+ xi161.n25__net17 =   1.8000        
+ xi161.n25__net3 =   1.8000        
+ xi161.n25__net7 =   7.3519n       
+ xi161.n25__sbuf_out =   1.8000        
+ xi161.n25__vddio1 =   1.8000        
+ xi161.n25__vss1 =   2.9101n       
+ xi161.n2600__net1 =  13.0533n       
+ xi161.n2601__net1 =  13.0525n       
+ xi161.n2601__sbuf_out =   1.8000        
+ xi161.n2602__net1 =  13.0530n       
+ xi161.n2603__net1 =  13.0530n       
+ xi161.n2603__sbuf_out =   1.8000        
+ xi161.n2604__net1 =  13.0538n       
+ xi161.n2605__net1 =  13.0520n       
+ xi161.n2605__sbuf_out =   1.8000        
+ xi161.n2606__net1 =  13.0525n       
+ xi161.n2607__net1 =  13.0534n       
+ xi161.n2607__sbuf_out =   1.8000        
+ xi161.n2608__net1 =  13.0525n       
+ xi161.n2609__net1 =  13.0511n       
+ xi161.n2609__sbuf_out =   1.8000        
+ xi161.n260__net1 =  12.9862n       
+ xi161.n260__net17 =   1.8000        
+ xi161.n260__sbuf_out =   1.8000        
+ xi161.n260__vddio1 =   1.8000        
+ xi161.n260__vss1 =   9.6249n       
+ xi161.n2610__net1 =  13.0516n       
+ xi161.n2611__net1 =  13.0516n       
+ xi161.n2611__sbuf_out =   1.8000        
+ xi161.n2612__net1 =  13.0525n       
+ xi161.n2613__net1 =  13.0502n       
+ xi161.n2613__sbuf_out =   1.8000        
+ xi161.n2614__net1 =  13.0507n       
+ xi161.n2615__net1 =  13.0516n       
+ xi161.n2615__sbuf_out =   1.8000        
+ xi161.n2616__net1 =  13.0507n       
+ xi161.n2617__net1 =  13.0487n       
+ xi161.n2617__sbuf_out =   1.8000        
+ xi161.n2618__net1 =  13.0492n       
+ xi161.n2619__net1 =  13.0492n       
+ xi161.n2619__sbuf_out =   1.8000        
+ xi161.n261__net1 =  12.9799n       
+ xi161.n261__net17 =   1.8000        
+ xi161.n261__sbuf_out =   1.8000        
+ xi161.n261__vddio1 =   1.8000        
+ xi161.n261__vss1 =   9.6249n       
+ xi161.n2620__net1 =  13.0501n       
+ xi161.n2621__net1 =  13.0473n       
+ xi161.n2621__sbuf_out =   1.8000        
+ xi161.n2622__net1 =  13.0478n       
+ xi161.n2623__net1 =  13.0487n       
+ xi161.n2623__sbuf_out =   1.8000        
+ xi161.n2624__net1 =  13.0478n       
+ xi161.n2625__net1 =  13.0452n       
+ xi161.n2625__sbuf_out =   1.8000        
+ xi161.n2626__net1 =  13.0457n       
+ xi161.n2627__net1 =  13.0457n       
+ xi161.n2627__sbuf_out =   1.8000        
+ xi161.n2628__net1 =  13.0466n       
+ xi161.n2629__net1 =  13.0434n       
+ xi161.n2629__sbuf_out =   1.8000        
+ xi161.n262__net1 =  12.9790n       
+ xi161.n262__net17 =   1.8000        
+ xi161.n262__sbuf_out =   1.8000        
+ xi161.n262__vddio1 =   1.8000        
+ xi161.n262__vss1 =   9.6266n       
+ xi161.n2630__net1 =  13.0438n       
+ xi161.n2631__net1 =  13.0447n       
+ xi161.n2631__sbuf_out =   1.8000        
+ xi161.n2632__net1 =  13.0438n       
+ xi161.n2633__net1 =  13.0407n       
+ xi161.n2633__sbuf_out =   1.8000        
+ xi161.n2634__net1 =  13.0411n       
+ xi161.n2635__net1 =  13.0411n       
+ xi161.n2635__sbuf_out =   1.8000        
+ xi161.n2636__net1 =  13.0420n       
+ xi161.n2637__net1 =  13.0383n       
+ xi161.n2637__sbuf_out =   1.8000        
+ xi161.n2638__net1 =  13.0388n       
+ xi161.n2639__net1 =  13.0397n       
+ xi161.n2639__sbuf_out =   1.8000        
+ xi161.n263__net1 =  12.9785n       
+ xi161.n263__net17 =   1.8000        
+ xi161.n263__sbuf_out =   1.8000        
+ xi161.n263__vddio1 =   1.8000        
+ xi161.n263__vss1 =   9.6266n       
+ xi161.n2640__net1 =  13.0388n       
+ xi161.n2641__net1 =  12.9507n       
+ xi161.n2641__sbuf_out =   1.8000        
+ xi161.n2642__net1 =  12.8893n       
+ xi161.n2643__net1 =  12.5491n       
+ xi161.n2643__sbuf_out =   1.8000        
+ xi161.n2644__net1 =  12.7187n       
+ xi161.n2645__net1 =  12.7166n       
+ xi161.n2645__sbuf_out =   1.8000        
+ xi161.n2646__net1 =  12.5471n       
+ xi161.n2647__net1 =  12.7165n       
+ xi161.n2647__sbuf_out =   1.8000        
+ xi161.n2648__net1 =  12.9415n       
+ xi161.n2649__net1 =  12.8802n       
+ xi161.n2649__sbuf_out =   1.8000        
+ xi161.n264__net1 =  12.9790n       
+ xi161.n264__net17 =   1.8000        
+ xi161.n264__sbuf_out =   1.8000        
+ xi161.n264__vddio1 =   1.8000        
+ xi161.n264__vss1 =   9.6279n       
+ xi161.n2650__net1 =  12.9379n       
+ xi161.n2651__net1 =  12.8765n       
+ xi161.n2651__sbuf_out =   1.8000        
+ xi161.n2652__net1 =  12.4832n       
+ xi161.n2653__net1 =  12.6718n       
+ xi161.n2653__sbuf_out =   1.8000        
+ xi161.n2654__net1 =  12.4800n       
+ xi161.n2655__net1 =  12.6685n       
+ xi161.n2655__sbuf_out =   1.8000        
+ xi161.n2656__net1 =  12.9051n       
+ xi161.n2657__net1 =  12.8437n       
+ xi161.n2657__sbuf_out =   1.8000        
+ xi161.n2658__net1 =  12.9020n       
+ xi161.n2659__net1 =  12.8407n       
+ xi161.n2659__sbuf_out =   1.8000        
+ xi161.n265__net1 =  12.9468n       
+ xi161.n265__net17 =   1.8000        
+ xi161.n265__sbuf_out =   1.8000        
+ xi161.n265__vddio1 =   1.8000        
+ xi161.n265__vss1 =   9.6279n       
+ xi161.n2660__net1 =  12.4081n       
+ xi161.n2661__net1 =  12.6286n       
+ xi161.n2661__sbuf_out =   1.8000        
+ xi161.n2662__net1 =  12.4083n       
+ xi161.n2663__net1 =  12.6289n       
+ xi161.n2663__sbuf_out =   1.8000        
+ xi161.n2664__net1 =  12.9046n       
+ xi161.n2665__net1 =  12.8432n       
+ xi161.n2665__sbuf_out =   1.8000        
+ xi161.n2666__net1 =  12.9081n       
+ xi161.n2667__net1 =  12.8468n       
+ xi161.n2667__sbuf_out =   1.8000        
+ xi161.n2668__net1 =  12.4623n       
+ xi161.n2669__net1 =  12.6586n       
+ xi161.n2669__sbuf_out =   1.8000        
+ xi161.n266__net1 =  12.9472n       
+ xi161.n266__net17 =   1.8000        
+ xi161.n266__sbuf_out =   1.8000        
+ xi161.n266__vddio1 =   1.8000        
+ xi161.n266__vss1 =   9.6289n       
+ xi161.n2670__net1 =  12.4607n       
+ xi161.n2671__net1 =  12.6571n       
+ xi161.n2671__sbuf_out =   1.8000        
+ xi161.n2672__net1 =  12.9071n       
+ xi161.n2673__net1 =  12.8457n       
+ xi161.n2673__sbuf_out =   1.8000        
+ xi161.n2674__net1 =  12.9065n       
+ xi161.n2675__net1 =  12.8452n       
+ xi161.n2675__sbuf_out =   1.8000        
+ xi161.n2676__net1 =  12.4665n       
+ xi161.n2677__net1 =  12.6543n       
+ xi161.n2677__sbuf_out =   1.8000        
+ xi161.n2678__net1 =  12.4661n       
+ xi161.n2679__net1 =  12.6539n       
+ xi161.n2679__sbuf_out =   1.8000        
+ xi161.n267__net1 =  12.9481n       
+ xi161.n267__net17 =   1.8000        
+ xi161.n267__sbuf_out =   1.8000        
+ xi161.n267__vddio1 =   1.8000        
+ xi161.n267__vss1 =   9.6289n       
+ xi161.n2680__net1 =  12.9034n       
+ xi161.n2681__net1 =  12.8420n       
+ xi161.n2681__sbuf_out =   1.8000        
+ xi161.n2682__net1 =  12.9033n       
+ xi161.n2683__net1 =  12.8419n       
+ xi161.n2683__sbuf_out =   1.8000        
+ xi161.n2684__net1 =  12.4719n       
+ xi161.n2685__net1 =  12.6578n       
+ xi161.n2685__sbuf_out =   1.8000        
+ xi161.n2686__net1 =  12.9494n       
+ xi161.n2687__net1 =  12.8881n       
+ xi161.n2687__sbuf_out =   1.8000        
+ xi161.n2688__net1 =  12.5535n       
+ xi161.n2689__net1 =  12.7200n       
+ xi161.n2689__sbuf_out =   1.8000        
+ xi161.n268__net1 =  12.9472n       
+ xi161.n268__net17 =   1.8000        
+ xi161.n268__sbuf_out =   1.8000        
+ xi161.n268__vddio1 =   1.8000        
+ xi161.n268__vss1 =   9.6296n       
+ xi161.n2690__net1 =  12.7179n       
+ xi161.n2691__net1 =  12.5516n       
+ xi161.n2691__sbuf_out =   1.8000        
+ xi161.n2692__net1 =  12.7177n       
+ xi161.n2693__net1 =  12.9402n       
+ xi161.n2693__sbuf_out =   1.8000        
+ xi161.n2694__net1 =  12.8789n       
+ xi161.n2695__net1 =  12.9366n       
+ xi161.n2695__sbuf_out =   1.8000        
+ xi161.n2696__net1 =  12.8752n       
+ xi161.n2697__net1 =  12.4865n       
+ xi161.n2697__sbuf_out =   1.8000        
+ xi161.n2698__net1 =  12.6732n       
+ xi161.n2699__net1 =  12.4833n       
+ xi161.n2699__sbuf_out =   1.8000        
+ xi161.n269__net1 =  12.9398n       
+ xi161.n269__net17 =   1.8000        
+ xi161.n269__sbuf_out =   1.8000        
+ xi161.n269__vddio1 =   1.8000        
+ xi161.n269__vss1 =   9.6296n       
+ xi161.n26__net1 =  12.7691n       
+ xi161.n26__net17 =   1.8000        
+ xi161.n26__net3 =   1.8000        
+ xi161.n26__net7 =   7.3510n       
+ xi161.n26__sbuf_out =   1.8000        
+ xi161.n26__vddio1 =   1.8000        
+ xi161.n26__vss1 =   2.9107n       
+ xi161.n2700__net1 =  12.6699n       
+ xi161.n2701__net1 =  12.9038n       
+ xi161.n2701__sbuf_out =   1.8000        
+ xi161.n2702__net1 =  12.8424n       
+ xi161.n2703__net1 =  12.9007n       
+ xi161.n2703__sbuf_out =   1.8000        
+ xi161.n2704__net1 =  12.8394n       
+ xi161.n2705__net1 =  12.4112n       
+ xi161.n2705__sbuf_out =   1.8000        
+ xi161.n2706__net1 =  12.6302n       
+ xi161.n2707__net1 =  12.4114n       
+ xi161.n2707__sbuf_out =   1.8000        
+ xi161.n2708__net1 =  12.6304n       
+ xi161.n2709__net1 =  12.9033n       
+ xi161.n2709__sbuf_out =   1.8000        
+ xi161.n270__net1 =  12.9403n       
+ xi161.n270__net17 =   1.8000        
+ xi161.n270__sbuf_out =   1.8000        
+ xi161.n270__vddio1 =   1.8000        
+ xi161.n270__vss1 =   9.6300n       
+ xi161.n2710__net1 =  12.8420n       
+ xi161.n2711__net1 =  12.9068n       
+ xi161.n2711__sbuf_out =   1.8000        
+ xi161.n2712__net1 =  12.8455n       
+ xi161.n2713__net1 =  12.4657n       
+ xi161.n2713__sbuf_out =   1.8000        
+ xi161.n2714__net1 =  12.6600n       
+ xi161.n2715__net1 =  12.4642n       
+ xi161.n2715__sbuf_out =   1.8000        
+ xi161.n2716__net1 =  12.6585n       
+ xi161.n2717__net1 =  12.9058n       
+ xi161.n2717__sbuf_out =   1.8000        
+ xi161.n2718__net1 =  12.8444n       
+ xi161.n2719__net1 =  12.9052n       
+ xi161.n2719__sbuf_out =   1.8000        
+ xi161.n271__net1 =  12.9403n       
+ xi161.n271__net17 =   1.8000        
+ xi161.n271__sbuf_out =   1.8000        
+ xi161.n271__vss1 =   9.6300n       
+ xi161.n2720__net1 =  12.8439n       
+ xi161.n2721__net1 =  12.4698n       
+ xi161.n2721__sbuf_out =   1.8000        
+ xi161.n2722__net1 =  12.6556n       
+ xi161.n2723__net1 =  12.4695n       
+ xi161.n2723__sbuf_out =   1.8000        
+ xi161.n2724__net1 =  12.6553n       
+ xi161.n2725__net1 =  12.9021n       
+ xi161.n2725__sbuf_out =   1.8000        
+ xi161.n2726__net1 =  12.8407n       
+ xi161.n2727__net1 =  12.9020n       
+ xi161.n2727__sbuf_out =   1.8000        
+ xi161.n2728__net1 =  12.8406n       
+ xi161.n2729__net1 =  12.4749n       
+ xi161.n2729__sbuf_out =   1.8000        
+ xi161.n272__net1 =  12.9412n       
+ xi161.n272__net17 =   1.8000        
+ xi161.n272__sbuf_out =   1.8000        
+ xi161.n272__vddio1 =   1.8000        
+ xi161.n272__vss1 =   9.6303n       
+ xi161.n2730__net1 =  12.6591n       
+ xi161.n2731__net1 =  12.9468n       
+ xi161.n2731__sbuf_out =   1.8000        
+ xi161.n2732__net1 =  12.8855n       
+ xi161.n2733__net1 =  12.5575n       
+ xi161.n2733__sbuf_out =   1.8000        
+ xi161.n2734__net1 =  12.7224n       
+ xi161.n2735__net1 =  12.7203n       
+ xi161.n2735__sbuf_out =   1.8000        
+ xi161.n2736__net1 =  12.5556n       
+ xi161.n2737__net1 =  12.7201n       
+ xi161.n2737__sbuf_out =   1.8000        
+ xi161.n2738__net1 =  12.9377n       
+ xi161.n2739__net1 =  12.8763n       
+ xi161.n2739__sbuf_out =   1.8000        
+ xi161.n273__net1 =  12.9343n       
+ xi161.n273__net17 =   1.8000        
+ xi161.n273__sbuf_out =   1.8000        
+ xi161.n273__vss1 =   9.6303n       
+ xi161.n2740__net1 =  12.9340n       
+ xi161.n2741__net1 =  12.8727n       
+ xi161.n2741__sbuf_out =   1.8000        
+ xi161.n2742__net1 =  12.4896n       
+ xi161.n2743__net1 =  12.6758n       
+ xi161.n2743__sbuf_out =   1.8000        
+ xi161.n2744__net1 =  12.4863n       
+ xi161.n2745__net1 =  12.6725n       
+ xi161.n2745__sbuf_out =   1.8000        
+ xi161.n2746__net1 =  12.9012n       
+ xi161.n2747__net1 =  12.8399n       
+ xi161.n2747__sbuf_out =   1.8000        
+ xi161.n2748__net1 =  12.8982n       
+ xi161.n2749__net1 =  12.8368n       
+ xi161.n2749__sbuf_out =   1.8000        
+ xi161.n274__net1 =  12.9348n       
+ xi161.n274__net17 =   1.8000        
+ xi161.n274__sbuf_out =   1.8000        
+ xi161.n274__vddio1 =   1.8000        
+ xi161.n274__vss1 =   9.3854n       
+ xi161.n2750__net1 =  12.4147n       
+ xi161.n2751__net1 =  12.6333n       
+ xi161.n2751__sbuf_out =   1.8000        
+ xi161.n2752__net1 =  12.4149n       
+ xi161.n2753__net1 =  12.6335n       
+ xi161.n2753__sbuf_out =   1.8000        
+ xi161.n2754__net1 =  12.9008n       
+ xi161.n2755__net1 =  12.8394n       
+ xi161.n2755__sbuf_out =   1.8000        
+ xi161.n2756__net1 =  12.9043n       
+ xi161.n2757__net1 =  12.8429n       
+ xi161.n2757__sbuf_out =   1.8000        
+ xi161.n2758__net1 =  12.4689n       
+ xi161.n2759__net1 =  12.6628n       
+ xi161.n2759__sbuf_out =   1.8000        
+ xi161.n275__net1 =  12.9357n       
+ xi161.n275__net17 =   1.8000        
+ xi161.n275__sbuf_out =   1.8000        
+ xi161.n275__vddio1 =   1.8000        
+ xi161.n275__vss1 =   9.3765n       
+ xi161.n2760__net1 =  12.4674n       
+ xi161.n2761__net1 =  12.6612n       
+ xi161.n2761__sbuf_out =   1.8000        
+ xi161.n2762__net1 =  12.9033n       
+ xi161.n2763__net1 =  12.8419n       
+ xi161.n2763__sbuf_out =   1.8000        
+ xi161.n2764__net1 =  12.9027n       
+ xi161.n2765__net1 =  12.8413n       
+ xi161.n2765__sbuf_out =   1.8000        
+ xi161.n2766__net1 =  12.4728n       
+ xi161.n2767__net1 =  12.6583n       
+ xi161.n2767__sbuf_out =   1.8000        
+ xi161.n2768__net1 =  12.4725n       
+ xi161.n2769__net1 =  12.6579n       
+ xi161.n2769__sbuf_out =   1.8000        
+ xi161.n276__net1 =  12.9348n       
+ xi161.n276__net17 =   1.8000        
+ xi161.n276__sbuf_out =   1.8000        
+ xi161.n276__vddio1 =   1.8000        
+ xi161.n276__vss1 =   9.3815n       
+ xi161.n2770__net1 =  12.8995n       
+ xi161.n2771__net1 =  12.8382n       
+ xi161.n2771__sbuf_out =   1.8000        
+ xi161.n2772__net1 =  12.8994n       
+ xi161.n2773__net1 =  12.8381n       
+ xi161.n2773__sbuf_out =   1.8000        
+ xi161.n2774__net1 =  12.4776n       
+ xi161.n2775__net1 =  12.6617n       
+ xi161.n2775__sbuf_out =   1.8000        
+ xi161.n2776__net1 =  12.9430n       
+ xi161.n2777__net1 =  12.8817n       
+ xi161.n2777__sbuf_out =   1.8000        
+ xi161.n2778__net1 =  12.5625n       
+ xi161.n2779__net1 =  12.7260n       
+ xi161.n2779__sbuf_out =   1.8000        
+ xi161.n277__net1 =  12.9268n       
+ xi161.n277__net17 =   1.8000        
+ xi161.n277__sbuf_out =   1.8000        
+ xi161.n277__vddio1 =   1.8000        
+ xi161.n277__vss1 =   9.3771n       
+ xi161.n2780__net1 =  12.7238n       
+ xi161.n2781__net1 =  12.5605n       
+ xi161.n2781__sbuf_out =   1.8000        
+ xi161.n2782__net1 =  12.7237n       
+ xi161.n2783__net1 =  12.9338n       
+ xi161.n2783__sbuf_out =   1.8000        
+ xi161.n2784__net1 =  12.8725n       
+ xi161.n2785__net1 =  12.9302n       
+ xi161.n2785__sbuf_out =   1.8000        
+ xi161.n2786__net1 =  12.8688n       
+ xi161.n2787__net1 =  12.4937n       
+ xi161.n2787__sbuf_out =   1.8000        
+ xi161.n2788__net1 =  12.6797n       
+ xi161.n2789__net1 =  12.4905n       
+ xi161.n2789__sbuf_out =   1.8000        
+ xi161.n278__net1 =  12.9273n       
+ xi161.n278__net17 =   1.8000        
+ xi161.n278__sbuf_out =   1.8000        
+ xi161.n278__vddio1 =   1.8000        
+ xi161.n278__vss1 =   9.3785n       
+ xi161.n2790__net1 =  12.6764n       
+ xi161.n2791__net1 =  12.8974n       
+ xi161.n2791__sbuf_out =   1.8000        
+ xi161.n2792__net1 =  12.8360n       
+ xi161.n2793__net1 =  12.8943n       
+ xi161.n2793__sbuf_out =   1.8000        
+ xi161.n2794__net1 =  12.8330n       
+ xi161.n2795__net1 =  12.4196n       
+ xi161.n2795__sbuf_out =   1.8000        
+ xi161.n2796__net1 =  12.6379n       
+ xi161.n2797__net1 =  12.4198n       
+ xi161.n2797__sbuf_out =   1.8000        
+ xi161.n2798__net1 =  12.6381n       
+ xi161.n2799__net1 =  12.8969n       
+ xi161.n2799__sbuf_out =   1.8000        
+ xi161.n279__net1 =  12.9273n       
+ xi161.n279__net17 =   1.8000        
+ xi161.n279__sbuf_out =   1.8000        
+ xi161.n279__vddio1 =   1.8000        
+ xi161.n279__vss1 =   9.3802n       
+ xi161.n27__net1 =  12.7686n       
+ xi161.n27__net17 =   1.8000        
+ xi161.n27__net3 =   1.8000        
+ xi161.n27__net7 =   7.3474n       
+ xi161.n27__sbuf_out =   1.8000        
+ xi161.n27__vddio1 =   1.8000        
+ xi161.n27__vss1 =   2.9107n       
+ xi161.n2800__net1 =  12.8355n       
+ xi161.n2801__net1 =  12.9004n       
+ xi161.n2801__sbuf_out =   1.8000        
+ xi161.n2802__net1 =  12.8391n       
+ xi161.n2803__net1 =  12.4732n       
+ xi161.n2803__sbuf_out =   1.8000        
+ xi161.n2804__net1 =  12.6669n       
+ xi161.n2805__net1 =  12.4717n       
+ xi161.n2805__sbuf_out =   1.8000        
+ xi161.n2806__net1 =  12.6653n       
+ xi161.n2807__net1 =  12.8994n       
+ xi161.n2807__sbuf_out =   1.8000        
+ xi161.n2808__net1 =  12.8380n       
+ xi161.n2809__net1 =  12.8988n       
+ xi161.n2809__sbuf_out =   1.8000        
+ xi161.n280__net1 =  12.9282n       
+ xi161.n280__net17 =   1.8000        
+ xi161.n280__sbuf_out =   1.8000        
+ xi161.n280__vddio1 =   1.8000        
+ xi161.n280__vss1 =   9.3812n       
+ xi161.n2810__net1 =  12.8375n       
+ xi161.n2811__net1 =  12.4770n       
+ xi161.n2811__sbuf_out =   1.8000        
+ xi161.n2812__net1 =  12.6622n       
+ xi161.n2813__net1 =  12.4766n       
+ xi161.n2813__sbuf_out =   1.8000        
+ xi161.n2814__net1 =  12.6618n       
+ xi161.n2815__net1 =  12.8957n       
+ xi161.n2815__sbuf_out =   1.8000        
+ xi161.n2816__net1 =  12.8343n       
+ xi161.n2817__net1 =  12.8956n       
+ xi161.n2817__sbuf_out =   1.8000        
+ xi161.n2818__net1 =  12.8342n       
+ xi161.n2819__net1 =  12.4816n       
+ xi161.n2819__sbuf_out =   1.8000        
+ xi161.n281__net1 =  12.9208n       
+ xi161.n281__net17 =   1.8000        
+ xi161.n281__sbuf_out =   1.8000        
+ xi161.n281__vddio1 =   1.8000        
+ xi161.n281__vss1 =   9.3815n       
+ xi161.n2820__net1 =  12.6656n       
+ xi161.n2821__net1 =  12.9379n       
+ xi161.n2821__sbuf_out =   1.8000        
+ xi161.n2822__net1 =  12.8765n       
+ xi161.n2823__net1 =  12.5685n       
+ xi161.n2823__sbuf_out =   1.8000        
+ xi161.n2824__net1 =  12.7306n       
+ xi161.n2825__net1 =  12.7285n       
+ xi161.n2825__sbuf_out =   1.8000        
+ xi161.n2826__net1 =  12.5665n       
+ xi161.n2827__net1 =  12.7283n       
+ xi161.n2827__sbuf_out =   1.8000        
+ xi161.n2828__net1 =  12.9287n       
+ xi161.n2829__net1 =  12.8673n       
+ xi161.n2829__sbuf_out =   1.8000        
+ xi161.n282__net1 =  12.9212n       
+ xi161.n282__net17 =   1.8000        
+ xi161.n282__sbuf_out =   1.8000        
+ xi161.n282__vddio1 =   1.8000        
+ xi161.n282__vss1 =   9.3826n       
+ xi161.n2830__net1 =  12.9251n       
+ xi161.n2831__net1 =  12.8637n       
+ xi161.n2831__sbuf_out =   1.8000        
+ xi161.n2832__net1 =  12.4991n       
+ xi161.n2833__net1 =  12.6849n       
+ xi161.n2833__sbuf_out =   1.8000        
+ xi161.n2834__net1 =  12.4958n       
+ xi161.n2835__net1 =  12.6816n       
+ xi161.n2835__sbuf_out =   1.8000        
+ xi161.n2836__net1 =  12.8923n       
+ xi161.n2837__net1 =  12.8309n       
+ xi161.n2837__sbuf_out =   1.8000        
+ xi161.n2838__net1 =  12.8892n       
+ xi161.n2839__net1 =  12.8279n       
+ xi161.n2839__sbuf_out =   1.8000        
+ xi161.n283__net1 =  12.9221n       
+ xi161.n283__net17 =   1.8000        
+ xi161.n283__sbuf_out =   1.8000        
+ xi161.n283__vddio1 =   1.8000        
+ xi161.n283__vss1 =   9.3833n       
+ xi161.n2840__net1 =  12.4259n       
+ xi161.n2841__net1 =  12.6440n       
+ xi161.n2841__sbuf_out =   1.8000        
+ xi161.n2842__net1 =  12.4261n       
+ xi161.n2843__net1 =  12.6443n       
+ xi161.n2843__sbuf_out =   1.8000        
+ xi161.n2844__net1 =  12.8918n       
+ xi161.n2845__net1 =  12.8304n       
+ xi161.n2845__sbuf_out =   1.8000        
+ xi161.n2846__net1 =  12.8953n       
+ xi161.n2847__net1 =  12.8339n       
+ xi161.n2847__sbuf_out =   1.8000        
+ xi161.n2848__net1 =  12.4788n       
+ xi161.n2849__net1 =  12.6723n       
+ xi161.n2849__sbuf_out =   1.8000        
+ xi161.n284__net1 =  12.9212n       
+ xi161.n284__net17 =   1.8000        
+ xi161.n284__sbuf_out =   1.8000        
+ xi161.n284__vddio1 =   1.8000        
+ xi161.n284__vss1 =   9.3837n       
+ xi161.n2850__net1 =  12.4772n       
+ xi161.n2851__net1 =  12.6708n       
+ xi161.n2851__sbuf_out =   1.8000        
+ xi161.n2852__net1 =  12.8943n       
+ xi161.n2853__net1 =  12.8329n       
+ xi161.n2853__sbuf_out =   1.8000        
+ xi161.n2854__net1 =  12.8937n       
+ xi161.n2855__net1 =  12.8324n       
+ xi161.n2855__sbuf_out =   1.8000        
+ xi161.n2856__net1 =  12.4823n       
+ xi161.n2857__net1 =  12.6674n       
+ xi161.n2857__sbuf_out =   1.8000        
+ xi161.n2858__net1 =  12.4819n       
+ xi161.n2859__net1 =  12.6670n       
+ xi161.n2859__sbuf_out =   1.8000        
+ xi161.n285__net1 =  12.9126n       
+ xi161.n285__net17 =   1.8000        
+ xi161.n285__sbuf_out =   1.8000        
+ xi161.n285__vddio1 =   1.8000        
+ xi161.n285__vss1 =   9.3837n       
+ xi161.n2860__net1 =  12.8906n       
+ xi161.n2861__net1 =  12.8292n       
+ xi161.n2861__sbuf_out =   1.8000        
+ xi161.n2862__net1 =  12.8905n       
+ xi161.n2863__net1 =  12.8291n       
+ xi161.n2863__sbuf_out =   1.8000        
+ xi161.n2864__net1 =  12.4867n       
+ xi161.n2865__net1 =  12.6708n       
+ xi161.n2865__sbuf_out =   1.8000        
+ xi161.n2866__net1 =  12.9315n       
+ xi161.n2867__net1 =  12.8701n       
+ xi161.n2867__sbuf_out =   1.8000        
+ xi161.n2868__net1 =  12.5756n       
+ xi161.n2869__net1 =  12.7364n       
+ xi161.n2869__sbuf_out =   1.8000        
+ xi161.n286__net1 =  12.9131n       
+ xi161.n286__net17 =   1.8000        
+ xi161.n286__sbuf_out =   1.8000        
+ xi161.n286__vddio1 =   1.8000        
+ xi161.n286__vss1 =   9.3840n       
+ xi161.n2870__net1 =  12.7343n       
+ xi161.n2871__net1 =  12.5736n       
+ xi161.n2871__sbuf_out =   1.8000        
+ xi161.n2872__net1 =  12.7341n       
+ xi161.n2873__net1 =  12.9223n       
+ xi161.n2873__sbuf_out =   1.8000        
+ xi161.n2874__net1 =  12.8609n       
+ xi161.n2875__net1 =  12.9187n       
+ xi161.n2875__sbuf_out =   1.8000        
+ xi161.n2876__net1 =  12.8573n       
+ xi161.n2877__net1 =  12.5056n       
+ xi161.n2877__sbuf_out =   1.8000        
+ xi161.n2878__net1 =  12.6914n       
+ xi161.n2879__net1 =  12.5024n       
+ xi161.n2879__sbuf_out =   1.8000        
+ xi161.n287__net1 =  12.9131n       
+ xi161.n287__net17 =   1.8000        
+ xi161.n287__sbuf_out =   1.8000        
+ xi161.n287__vddio1 =   1.8000        
+ xi161.n2880__net1 =  12.6881n       
+ xi161.n2881__net1 =  12.8859n       
+ xi161.n2881__sbuf_out =   1.8000        
+ xi161.n2882__net1 =  12.8245n       
+ xi161.n2883__net1 =  12.8828n       
+ xi161.n2883__sbuf_out =   1.8000        
+ xi161.n2884__net1 =  12.8215n       
+ xi161.n2885__net1 =  12.4335n       
+ xi161.n2885__sbuf_out =   1.8000        
+ xi161.n2886__net1 =  12.6517n       
+ xi161.n2887__net1 =  12.4337n       
+ xi161.n2887__sbuf_out =   1.8000        
+ xi161.n2888__net1 =  12.6519n       
+ xi161.n2889__net1 =  12.8854n       
+ xi161.n2889__sbuf_out =   1.8000        
+ xi161.n288__net1 =  12.9140n       
+ xi161.n288__net17 =   1.8000        
+ xi161.n288__sbuf_out =   1.8000        
+ xi161.n288__vddio1 =   1.8000        
+ xi161.n288__vss1 =   9.3854n       
+ xi161.n2890__net1 =  12.8240n       
+ xi161.n2891__net1 =  12.8889n       
+ xi161.n2891__sbuf_out =   1.8000        
+ xi161.n2892__net1 =  12.8275n       
+ xi161.n2893__net1 =  12.4856n       
+ xi161.n2893__sbuf_out =   1.8000        
+ xi161.n2894__net1 =  12.6791n       
+ xi161.n2895__net1 =  12.4840n       
+ xi161.n2895__sbuf_out =   1.8000        
+ xi161.n2896__net1 =  12.6775n       
+ xi161.n2897__net1 =  12.8879n       
+ xi161.n2897__sbuf_out =   1.8000        
+ xi161.n2898__net1 =  12.8265n       
+ xi161.n2899__net1 =  12.8873n       
+ xi161.n2899__sbuf_out =   1.8000        
+ xi161.n289__net1 =  12.9062n       
+ xi161.n289__net17 =   1.8000        
+ xi161.n289__sbuf_out =   1.8000        
+ xi161.n289__vddio1 =   1.8000        
+ xi161.n289__vss1 =   9.3722n       
+ xi161.n28__net1 =  12.7691n       
+ xi161.n28__net17 =   1.8000        
+ xi161.n28__net3 =   1.8000        
+ xi161.n28__net7 =   7.3466n       
+ xi161.n28__sbuf_out =   1.8000        
+ xi161.n28__vddio1 =   1.8000        
+ xi161.n28__vss1 =   2.9104n       
+ xi161.n2900__net1 =  12.8259n       
+ xi161.n2901__net1 =  12.4888n       
+ xi161.n2901__sbuf_out =   1.8000        
+ xi161.n2902__net1 =  12.6739n       
+ xi161.n2903__net1 =  12.4884n       
+ xi161.n2903__sbuf_out =   1.8000        
+ xi161.n2904__net1 =  12.6735n       
+ xi161.n2905__net1 =  12.8842n       
+ xi161.n2905__sbuf_out =   1.8000        
+ xi161.n2906__net1 =  12.8228n       
+ xi161.n2907__net1 =  12.8840n       
+ xi161.n2907__sbuf_out =   1.8000        
+ xi161.n2908__net1 =  12.8227n       
+ xi161.n2909__net1 =  12.4930n       
+ xi161.n2909__sbuf_out =   1.8000        
+ xi161.n290__net1 =  12.9066n       
+ xi161.n290__net17 =   1.8000        
+ xi161.n290__sbuf_out =   1.8000        
+ xi161.n290__vddio1 =   1.8000        
+ xi161.n290__vss1 =   9.3965n       
+ xi161.n2910__net1 =  12.6772n       
+ xi161.n2911__net1 =  12.9238n       
+ xi161.n2911__sbuf_out =   1.8000        
+ xi161.n2912__net1 =  12.8624n       
+ xi161.n2913__net1 =  12.5837n       
+ xi161.n2913__sbuf_out =   1.8000        
+ xi161.n2914__net1 =  12.7434n       
+ xi161.n2915__net1 =  12.7412n       
+ xi161.n2915__sbuf_out =   1.8000        
+ xi161.n2916__net1 =  12.5818n       
+ xi161.n2917__net1 =  12.7411n       
+ xi161.n2917__sbuf_out =   1.8000        
+ xi161.n2918__net1 =  12.9146n       
+ xi161.n2919__net1 =  12.8533n       
+ xi161.n2919__sbuf_out =   1.8000        
+ xi161.n291__net1 =  12.9075n       
+ xi161.n291__net17 =   1.8000        
+ xi161.n291__sbuf_out =   1.8000        
+ xi161.n291__vddio1 =   1.8000        
+ xi161.n291__vss1 =   9.3965n       
+ xi161.n2920__net1 =  12.9110n       
+ xi161.n2921__net1 =  12.8496n       
+ xi161.n2921__sbuf_out =   1.8000        
+ xi161.n2922__net1 =  12.5133n       
+ xi161.n2923__net1 =  12.6993n       
+ xi161.n2923__sbuf_out =   1.8000        
+ xi161.n2924__net1 =  12.5101n       
+ xi161.n2925__net1 =  12.6959n       
+ xi161.n2925__sbuf_out =   1.8000        
+ xi161.n2926__net1 =  12.8782n       
+ xi161.n2927__net1 =  12.8168n       
+ xi161.n2927__sbuf_out =   1.8000        
+ xi161.n2928__net1 =  12.8751n       
+ xi161.n2929__net1 =  12.8138n       
+ xi161.n2929__sbuf_out =   1.8000        
+ xi161.n292__net1 =  12.9066n       
+ xi161.n292__net17 =   1.8000        
+ xi161.n292__sbuf_out =   1.8000        
+ xi161.n292__vddio1 =   1.8000        
+ xi161.n292__vss1 =   9.3982n       
+ xi161.n2930__net1 =  12.4426n       
+ xi161.n2931__net1 =  12.6608n       
+ xi161.n2931__sbuf_out =   1.8000        
+ xi161.n2932__net1 =  12.4428n       
+ xi161.n2933__net1 =  12.6611n       
+ xi161.n2933__sbuf_out =   1.8000        
+ xi161.n2934__net1 =  12.8777n       
+ xi161.n2935__net1 =  12.8163n       
+ xi161.n2935__sbuf_out =   1.8000        
+ xi161.n2936__net1 =  12.8812n       
+ xi161.n2937__net1 =  12.8198n       
+ xi161.n2937__sbuf_out =   1.8000        
+ xi161.n2938__net1 =  12.4936n       
+ xi161.n2939__net1 =  12.6872n       
+ xi161.n2939__sbuf_out =   1.8000        
+ xi161.n293__net1 =  12.8974n       
+ xi161.n293__net17 =   1.8000        
+ xi161.n293__sbuf_out =   1.8000        
+ xi161.n293__vddio1 =   1.8000        
+ xi161.n293__vss1 =   9.3982n       
+ xi161.n2940__net1 =  12.4921n       
+ xi161.n2941__net1 =  12.6857n       
+ xi161.n2941__sbuf_out =   1.8000        
+ xi161.n2942__net1 =  12.8802n       
+ xi161.n2943__net1 =  12.8188n       
+ xi161.n2943__sbuf_out =   1.8000        
+ xi161.n2944__net1 =  12.8796n       
+ xi161.n2945__net1 =  12.8183n       
+ xi161.n2946__net1 =  12.4964n       
+ xi161.n2947__net1 =  12.6816n       
+ xi161.n2948__net1 =  12.4961n       
+ xi161.n2949__net1 =  12.6813n       
+ xi161.n294__net1 =  12.8979n       
+ xi161.n294__net17 =   1.8000        
+ xi161.n294__sbuf_out =   1.8000        
+ xi161.n294__vddio1 =   1.8000        
+ xi161.n294__vss1 =   9.3995n       
+ xi161.n2950__net1 =  12.8765n       
+ xi161.n2951__net1 =  12.8151n       
+ xi161.n2952__net1 =  12.8764n       
+ xi161.n2953__net1 =  12.8150n       
+ xi161.n2954__net1 =  12.5006n       
+ xi161.n2955__net1 =  12.6849n       
+ xi161.n2956__net1 =  12.8452n       
+ xi161.n2957__net1 =  12.8145n       
+ xi161.n2958__net1 =  12.7088n       
+ xi161.n2959__net1 =  12.7901n       
+ xi161.n295__net1 =  12.8979n       
+ xi161.n295__net17 =   1.8000        
+ xi161.n295__sbuf_out =   1.8000        
+ xi161.n295__vddio1 =   1.8000        
+ xi161.n295__vss1 =   9.3995n       
+ xi161.n2960__net1 =  12.7880n       
+ xi161.n2961__net1 =  12.7819n       
+ xi161.n2962__net1 =  12.7007n       
+ xi161.n2963__net1 =  12.7819n       
+ xi161.n2964__net1 =  12.8353n       
+ xi161.n2965__net1 =  12.8050n       
+ xi161.n2966__net1 =  12.8093n       
+ xi161.n2967__net1 =  12.7978n       
+ xi161.n2968__net1 =  12.8214n       
+ xi161.n2969__net1 =  12.7911n       
+ xi161.n296__net1 =  12.8988n       
+ xi161.n296__net17 =   1.8000        
+ xi161.n296__sbuf_out =   1.8000        
+ xi161.n296__vddio1 =   1.8000        
+ xi161.n296__vss1 =   9.4005n       
+ xi161.n2970__net1 =  12.6590n       
+ xi161.n2971__net1 =  12.7541n       
+ xi161.n2972__net1 =  12.7516n       
+ xi161.n2973__net1 =  12.7410n       
+ xi161.n2974__net1 =  12.6478n       
+ xi161.n2975__net1 =  12.7427n       
+ xi161.n2976__net1 =  12.7980n       
+ xi161.n2977__net1 =  12.7677n       
+ xi161.n2978__net1 =  12.7722n       
+ xi161.n2979__net1 =  12.7626n       
+ xi161.n297__net1 =  12.8905n       
+ xi161.n297__net17 =   1.8000        
+ xi161.n297__sbuf_out =   1.8000        
+ xi161.n297__vddio1 =   1.8000        
+ xi161.n297__vss1 =   9.4005n       
+ xi161.n2980__net1 =  12.7863n       
+ xi161.n2981__net1 =  12.7561n       
+ xi161.n2982__net1 =  12.6086n       
+ xi161.n2983__net1 =  12.7201n       
+ xi161.n2984__net1 =  12.7177n       
+ xi161.n2985__net1 =  12.7184n       
+ xi161.n2986__net1 =  12.6095n       
+ xi161.n2987__net1 =  12.7210n       
+ xi161.n2988__net1 =  12.7881n       
+ xi161.n2989__net1 =  12.7578n       
+ xi161.n298__net1 =  12.8910n       
+ xi161.n298__net17 =   1.8000        
+ xi161.n298__sbuf_out =   1.8000        
+ xi161.n298__vddio1 =   1.8000        
+ xi161.n298__vss1 =   9.4013n       
+ xi161.n2990__net1 =  12.7646n       
+ xi161.n2991__net1 =  12.7346n       
+ xi161.n2992__net1 =  12.6378n       
+ xi161.n2993__net1 =  12.7367n       
+ xi161.n2994__net1 =  12.7965n       
+ xi161.n2995__net1 =  12.7662n       
+ xi161.n2996__net1 =  12.7715n       
+ xi161.n2997__net1 =  12.7697n       
+ xi161.n2998__net1 =  12.7944n       
+ xi161.n2999__net1 =  12.7641n       
+ xi161.n299__net1 =  12.8919n       
+ xi161.n299__net17 =   1.8000        
+ xi161.n299__sbuf_out =   1.8000        
+ xi161.n299__vddio1 =   1.8000        
+ xi161.n299__vss1 =   9.4013n       
+ xi161.n29__net1 =  12.7700n       
+ xi161.n29__net17 =   1.8000        
+ xi161.n29__net3 =   1.8000        
+ xi161.n29__net7 =   7.3424n       
+ xi161.n29__sbuf_out =   1.8000        
+ xi161.n29__vddio1 =   1.8000        
+ xi161.n29__vss1 =   2.9100n       
+ xi161.n2__net1 =  12.8274n       
+ xi161.n2__net17 =   1.8000        
+ xi161.n2__net3 =   1.8000        
+ xi161.n2__net7 =   7.3642n       
+ xi161.n2__sbuf_in =  22.4574n       
+ xi161.n2__sbuf_out =   1.8000        
+ xi161.n2__vddio1 =   1.8000        
+ xi161.n2__vss1 =   1.4749n       
+ xi161.n3000__net1 =  12.6380n       
+ xi161.n3001__net1 =  12.7326n       
+ xi161.n3002__net1 =  12.7305n       
+ xi161.n3003__net1 =  12.7294n       
+ xi161.n3004__net1 =  12.6369n       
+ xi161.n3005__net1 =  12.7315n       
+ xi161.n3006__net1 =  12.7921n       
+ xi161.n3007__net1 =  12.7618n       
+ xi161.n3008__net1 =  12.7673n       
+ xi161.n3009__net1 =  12.6388n       
+ xi161.n300__net1 =  12.8910n       
+ xi161.n300__net17 =   1.8000        
+ xi161.n300__sbuf_out =   1.8000        
+ xi161.n300__vddio1 =   1.8000        
+ xi161.n300__vss1 =   9.4017n       
+ xi161.n3010__net1 =  12.7331n       
+ xi161.n3011__net1 =  12.7918n       
+ xi161.n3012__net1 =  12.7615n       
+ xi161.n3013__net1 =  12.7670n       
+ xi161.n301__net1 =  12.8812n       
+ xi161.n301__net17 =   1.8000        
+ xi161.n301__sbuf_out =   1.8000        
+ xi161.n301__vss1 =   9.4017n       
+ xi161.n3029__net1 =  12.8269n       
+ xi161.n302__net1 =  12.8816n       
+ xi161.n302__net17 =   1.8000        
+ xi161.n302__sbuf_out =   1.8000        
+ xi161.n302__vddio1 =   1.8000        
+ xi161.n302__vss1 =   9.4019n       
+ xi161.n3030__net1 =  12.8190n       
+ xi161.n3031__net1 =  12.8085n       
+ xi161.n3032__net1 =  12.8001n       
+ xi161.n3033__net1 =  12.7890n       
+ xi161.n3034__net1 =  12.7802n       
+ xi161.n3035__net1 =  12.7685n       
+ xi161.n3036__net1 =  12.7573n       
+ xi161.n3037__net1 =  12.6430n       
+ xi161.n3038__net1 =  12.7420n       
+ xi161.n303__net1 =  12.8816n       
+ xi161.n303__net17 =   1.8000        
+ xi161.n303__sbuf_out =   1.8000        
+ xi161.n303__vss1 =   9.4019n       
+ xi161.n3044__net1 =  12.7695n       
+ xi161.n3045__net1 =  12.7704n       
+ xi161.n3046__net1 =  12.7708n       
+ xi161.n3049__net1 =  12.8018n       
+ xi161.n304__net1 =  12.8825n       
+ xi161.n304__net17 =   1.8000        
+ xi161.n304__sbuf_out =   1.8000        
+ xi161.n304__vddio1 =   1.8000        
+ xi161.n304__vss1 =   9.1388n       
+ xi161.n3050__net1 =  12.7715n       
+ xi161.n3051__net1 =  12.7757n       
+ xi161.n3052__net1 =  12.7396n       
+ xi161.n305__net1 =  12.8737n       
+ xi161.n305__net17 =   1.8000        
+ xi161.n305__sbuf_out =   1.8000        
+ xi161.n305__vddio1 =   1.8000        
+ xi161.n305__vss1 =   9.1298n       
+ xi161.n306__net1 =  12.8742n       
+ xi161.n306__net17 =   1.8000        
+ xi161.n306__sbuf_out =   1.8000        
+ xi161.n306__vddio1 =   1.8000        
+ xi161.n306__vss1 =   9.1348n       
+ xi161.n307__net1 =  12.8751n       
+ xi161.n307__net17 =   1.8000        
+ xi161.n307__sbuf_out =   1.8000        
+ xi161.n307__vddio1 =   1.8000        
+ xi161.n307__vss1 =   9.1304n       
+ xi161.n308__net1 =  12.8742n       
+ xi161.n308__net17 =   1.8000        
+ xi161.n308__sbuf_out =   1.8000        
+ xi161.n308__vddio1 =   1.8000        
+ xi161.n308__vss1 =   9.1318n       
+ xi161.n309__net1 =  13.0530n       
+ xi161.n309__net17 =   1.8000        
+ xi161.n309__sbuf_out =   1.8000        
+ xi161.n309__vddio1 =   1.8000        
+ xi161.n309__vss1 =   9.1335n       
+ xi161.n30__net1 =  12.7700n       
+ xi161.n30__net17 =   1.8000        
+ xi161.n30__net3 =   1.8000        
+ xi161.n30__net7 =   7.3415n       
+ xi161.n30__sbuf_out =   1.8000        
+ xi161.n30__vddio1 =   1.8000        
+ xi161.n30__vss1 =   2.9097n       
+ xi161.n310__net1 =  13.0535n       
+ xi161.n310__net17 =   1.8000        
+ xi161.n310__sbuf_out =   1.8000        
+ xi161.n310__vddio1 =   1.8000        
+ xi161.n310__vss1 =   9.1345n       
+ xi161.n311__net1 =  13.0544n       
+ xi161.n311__net17 =   1.8000        
+ xi161.n311__sbuf_out =   1.8000        
+ xi161.n311__vddio1 =   1.8000        
+ xi161.n311__vss1 =   9.1349n       
+ xi161.n312__net1 =  13.0535n       
+ xi161.n312__net17 =   1.8000        
+ xi161.n312__sbuf_out =   1.8000        
+ xi161.n312__vddio1 =   1.8000        
+ xi161.n312__vss1 =   9.1359n       
+ xi161.n313__net1 =  13.0527n       
+ xi161.n313__net17 =   1.8000        
+ xi161.n313__sbuf_out =   1.8000        
+ xi161.n313__vddio1 =   1.8000        
+ xi161.n313__vss1 =   9.1366n       
+ xi161.n314__net1 =  13.0532n       
+ xi161.n314__net17 =   1.8000        
+ xi161.n314__sbuf_out =   1.8000        
+ xi161.n314__vddio1 =   1.8000        
+ xi161.n314__vss1 =   9.1370n       
+ xi161.n315__net1 =  13.0532n       
+ xi161.n315__net17 =   1.8000        
+ xi161.n315__sbuf_out =   1.8000        
+ xi161.n315__vddio1 =   1.8000        
+ xi161.n315__vss1 =   9.1370n       
+ xi161.n316__net1 =  13.0541n       
+ xi161.n316__net17 =   1.8000        
+ xi161.n316__sbuf_out =   1.8000        
+ xi161.n316__vddio1 =   1.8000        
+ xi161.n316__vss1 =   9.1373n       
+ xi161.n317__net1 =  13.0522n       
+ xi161.n317__net17 =   1.8000        
+ xi161.n317__sbuf_out =   1.8000        
+ xi161.n317__vddio1 =   1.8000        
+ xi161.n318__net1 =  13.0527n       
+ xi161.n318__net17 =   1.8000        
+ xi161.n318__sbuf_out =   1.8000        
+ xi161.n318__vddio1 =   1.8000        
+ xi161.n318__vss1 =   9.1388n       
+ xi161.n319__net1 =  13.0536n       
+ xi161.n319__net17 =   1.8000        
+ xi161.n319__sbuf_out =   1.8000        
+ xi161.n319__vddio1 =   1.8000        
+ xi161.n319__vss1 =   9.1255n       
+ xi161.n31__net1 =  12.7695n       
+ xi161.n31__net17 =   1.8000        
+ xi161.n31__net3 =   1.8000        
+ xi161.n31__net7 =   7.3367n       
+ xi161.n31__sbuf_out =   1.8000        
+ xi161.n31__vddio1 =   1.8000        
+ xi161.n31__vss1 =   2.9094n       
+ xi161.n320__net1 =  13.0527n       
+ xi161.n320__net17 =   1.8000        
+ xi161.n320__sbuf_out =   1.8000        
+ xi161.n320__vddio1 =   1.8000        
+ xi161.n320__vss1 =   9.1498n       
+ xi161.n3211__net1 =  13.0224n       
+ xi161.n3212__net1 =  13.0197n       
+ xi161.n3213__net1 =  13.0158n       
+ xi161.n3214__net1 =  13.0125n       
+ xi161.n3215__net1 =  13.0080n       
+ xi161.n3216__net1 =  13.0043n       
+ xi161.n3217__net1 =  12.9992n       
+ xi161.n3218__net1 =  12.9951n       
+ xi161.n3219__net1 =  12.9894n       
+ xi161.n321__net1 =  13.0513n       
+ xi161.n321__net17 =   1.8000        
+ xi161.n321__sbuf_out =   1.8000        
+ xi161.n321__vddio1 =   1.8000        
+ xi161.n321__vss1 =   9.1498n       
+ xi161.n3220__net1 =  12.9847n       
+ xi161.n3221__net1 =  12.9784n       
+ xi161.n322__net1 =  13.0518n       
+ xi161.n322__net17 =   1.8000        
+ xi161.n322__sbuf_out =   1.8000        
+ xi161.n322__vddio1 =   1.8000        
+ xi161.n322__vss1 =   9.1515n       
+ xi161.n323__net1 =  13.0518n       
+ xi161.n323__net17 =   1.8000        
+ xi161.n323__sbuf_out =   1.8000        
+ xi161.n323__vddio1 =   1.8000        
+ xi161.n323__vss1 =   9.1515n       
+ xi161.n324__net1 =  13.0527n       
+ xi161.n324__net17 =   1.8000        
+ xi161.n324__sbuf_out =   1.8000        
+ xi161.n324__vddio1 =   1.8000        
+ xi161.n324__vss1 =   9.1528n       
+ xi161.n325__net1 =  13.0504n       
+ xi161.n325__net17 =   1.8000        
+ xi161.n325__sbuf_out =   1.8000        
+ xi161.n325__vddio1 =   1.8000        
+ xi161.n325__vss1 =   9.1528n       
+ xi161.n326__net1 =  13.0509n       
+ xi161.n326__net17 =   1.8000        
+ xi161.n326__sbuf_out =   1.8000        
+ xi161.n326__vddio1 =   1.8000        
+ xi161.n326__vss1 =   9.1539n       
+ xi161.n327__net1 =  13.0518n       
+ xi161.n327__net17 =   1.8000        
+ xi161.n327__sbuf_out =   1.8000        
+ xi161.n327__vddio1 =   1.8000        
+ xi161.n327__vss1 =   9.1539n       
+ xi161.n328__net1 =  13.0509n       
+ xi161.n328__net17 =   1.8000        
+ xi161.n328__sbuf_out =   1.8000        
+ xi161.n328__vddio1 =   1.8000        
+ xi161.n328__vss1 =   9.1546n       
+ xi161.n329__net1 =  13.0489n       
+ xi161.n329__net17 =   1.8000        
+ xi161.n329__sbuf_out =   1.8000        
+ xi161.n329__vddio1 =   1.8000        
+ xi161.n329__vss1 =   9.1546n       
+ xi161.n32__net1 =  12.7709n       
+ xi161.n32__net17 =   1.8000        
+ xi161.n32__net3 =   1.8000        
+ xi161.n32__net7 =   7.3358n       
+ xi161.n32__sbuf_out =   1.8000        
+ xi161.n32__vddio1 =   1.8000        
+ xi161.n32__vss1 =   2.9087n       
+ xi161.n330__net1 =  13.0494n       
+ xi161.n330__net17 =   1.8000        
+ xi161.n330__sbuf_out =   1.8000        
+ xi161.n330__vddio1 =   1.8000        
+ xi161.n330__vss1 =   9.1550n       
+ xi161.n331__net1 =  13.0494n       
+ xi161.n331__net17 =   1.8000        
+ xi161.n331__sbuf_out =   1.8000        
+ xi161.n331__vss1 =   9.1550n       
+ xi161.n332__net1 =  13.0503n       
+ xi161.n332__net17 =   1.8000        
+ xi161.n332__sbuf_out =   1.8000        
+ xi161.n332__vddio1 =   1.8000        
+ xi161.n332__vss1 =   9.1553n       
+ xi161.n333__net1 =  13.0475n       
+ xi161.n333__net17 =   1.8000        
+ xi161.n333__sbuf_out =   1.8000        
+ xi161.n333__vss1 =   9.1553n       
+ xi161.n334__net1 =  13.0480n       
+ xi161.n334__net17 =   1.8000        
+ xi161.n334__sbuf_out =   1.8000        
+ xi161.n334__vddio1 =   1.8000        
+ xi161.n334__vss1 =   8.8738n       
+ xi161.n335__net1 =  13.0489n       
+ xi161.n335__net17 =   1.8000        
+ xi161.n335__sbuf_out =   1.8000        
+ xi161.n335__vddio1 =   1.8000        
+ xi161.n335__vss1 =   8.8648n       
+ xi161.n336__net1 =  13.0480n       
+ xi161.n336__net17 =   1.8000        
+ xi161.n336__sbuf_out =   1.8000        
+ xi161.n336__vddio1 =   1.8000        
+ xi161.n336__vss1 =   8.8699n       
+ xi161.n3372__net1 =  12.8735n       
+ xi161.n337__net1 =  13.0454n       
+ xi161.n337__net17 =   1.8000        
+ xi161.n337__sbuf_out =   1.8000        
+ xi161.n337__vddio1 =   1.8000        
+ xi161.n337__vss1 =   8.8655n       
+ xi161.n3388__net1 =  12.8809n       
+ xi161.n338__net1 =  13.0459n       
+ xi161.n338__net17 =   1.8000        
+ xi161.n338__sbuf_out =   1.8000        
+ xi161.n338__vddio1 =   1.8000        
+ xi161.n338__vss1 =   8.8668n       
+ xi161.n3390__net1 =  12.8902n       
+ xi161.n3393__net1 =  12.8971n       
+ xi161.n3397__net1 =  12.9059n       
+ xi161.n339__net1 =  13.0459n       
+ xi161.n339__net17 =   1.8000        
+ xi161.n339__sbuf_out =   1.8000        
+ xi161.n339__vddio1 =   1.8000        
+ xi161.n339__vss1 =   8.8685n       
+ xi161.n33__net1 =  12.7718n       
+ xi161.n33__net17 =   1.8000        
+ xi161.n33__net3 =   1.8000        
+ xi161.n33__net7 =   7.3303n       
+ xi161.n33__sbuf_out =   1.8000        
+ xi161.n33__vddio1 =   1.8000        
+ xi161.n33__vss1 =   2.9084n       
+ xi161.n3402__net1 =  12.9124n       
+ xi161.n3408__net1 =  12.9205n       
+ xi161.n340__net1 =  13.0468n       
+ xi161.n340__net17 =   1.8000        
+ xi161.n340__sbuf_out =   1.8000        
+ xi161.n340__vddio1 =   1.8000        
+ xi161.n340__vss1 =   8.8695n       
+ xi161.n3415__net1 =  12.9265n       
+ xi161.n341__net1 =  13.0436n       
+ xi161.n341__net17 =   1.8000        
+ xi161.n341__sbuf_out =   1.8000        
+ xi161.n341__vddio1 =   1.8000        
+ xi161.n341__vss1 =   8.8699n       
+ xi161.n3423__net1 =  12.9340n       
+ xi161.n342__net1 =  13.0441n       
+ xi161.n342__net17 =   1.8000        
+ xi161.n342__sbuf_out =   1.8000        
+ xi161.n342__vddio1 =   1.8000        
+ xi161.n342__vss1 =   8.8709n       
+ xi161.n3432__net1 =  12.9395n       
+ xi161.n343__net1 =  13.0450n       
+ xi161.n343__net17 =   1.8000        
+ xi161.n343__sbuf_out =   1.8000        
+ xi161.n343__vddio1 =   1.8000        
+ xi161.n343__vss1 =   8.8716n       
+ xi161.n3442__net1 =  12.9465n       
+ xi161.n344__net1 =  13.0441n       
+ xi161.n344__net17 =   1.8000        
+ xi161.n344__sbuf_out =   1.8000        
+ xi161.n344__vddio1 =   1.8000        
+ xi161.n344__vss1 =   8.8720n       
+ xi161.n345__net1 =  13.0409n       
+ xi161.n345__net17 =   1.8000        
+ xi161.n345__sbuf_out =   1.8000        
+ xi161.n345__vddio1 =   1.8000        
+ xi161.n345__vss1 =   8.8720n       
+ xi161.n346__net1 =  13.0414n       
+ xi161.n346__net17 =   1.8000        
+ xi161.n346__sbuf_out =   1.8000        
+ xi161.n346__vddio1 =   1.8000        
+ xi161.n346__vss1 =   8.8723n       
+ xi161.n347__net1 =  13.0414n       
+ xi161.n347__net17 =   1.8000        
+ xi161.n347__sbuf_out =   1.8000        
+ xi161.n347__vddio1 =   1.8000        
+ xi161.n348__net1 =  13.0423n       
+ xi161.n348__net17 =   1.8000        
+ xi161.n348__sbuf_out =   1.8000        
+ xi161.n348__vddio1 =   1.8000        
+ xi161.n348__vss1 =   8.8738n       
+ xi161.n349__net1 =  13.0386n       
+ xi161.n349__net17 =   1.8000        
+ xi161.n349__sbuf_out =   1.8000        
+ xi161.n349__vddio1 =   1.8000        
+ xi161.n349__vss1 =   8.8606n       
+ xi161.n34__net1 =  12.7709n       
+ xi161.n34__net17 =   1.8000        
+ xi161.n34__net3 =   1.8000        
+ xi161.n34__net7 =   7.3294n       
+ xi161.n34__sbuf_out =   1.8000        
+ xi161.n34__vddio1 =   1.8000        
+ xi161.n34__vss1 =   2.9286n       
+ xi161.n350__net1 =  13.0391n       
+ xi161.n350__net17 =   1.8000        
+ xi161.n350__sbuf_out =   1.8000        
+ xi161.n350__vddio1 =   1.8000        
+ xi161.n350__vss1 =   8.8848n       
+ xi161.n351__net1 =  13.0399n       
+ xi161.n351__net17 =   1.8000        
+ xi161.n351__sbuf_out =   1.8000        
+ xi161.n351__vddio1 =   1.8000        
+ xi161.n351__vss1 =   8.8848n       
+ xi161.n352__net1 =  13.0391n       
+ xi161.n352__net17 =   1.8000        
+ xi161.n352__sbuf_out =   1.8000        
+ xi161.n352__vddio1 =   1.8000        
+ xi161.n352__vss1 =   8.8865n       
+ xi161.n353__net1 =  12.8284n       
+ xi161.n353__net17 =   1.8000        
+ xi161.n353__sbuf_out =   1.8000        
+ xi161.n353__vddio1 =   1.8000        
+ xi161.n353__vss1 =   8.8865n       
+ xi161.n3548__net1 =  13.0383n       
+ xi161.n354__net1 =  12.8275n       
+ xi161.n354__net17 =   1.8000        
+ xi161.n354__sbuf_out =   1.8000        
+ xi161.n354__vddio1 =   1.8000        
+ xi161.n354__vss1 =   8.8879n       
+ xi161.n355__net1 =  12.8270n       
+ xi161.n355__net17 =   1.8000        
+ xi161.n355__sbuf_out =   1.8000        
+ xi161.n355__vddio1 =   1.8000        
+ xi161.n355__vss1 =   8.8879n       
+ xi161.n3564__net1 =  13.0406n       
+ xi161.n3566__net1 =  13.0433n       
+ xi161.n3569__net1 =  13.0452n       
+ xi161.n356__net1 =  12.8275n       
+ xi161.n356__net17 =   1.8000        
+ xi161.n356__sbuf_out =   1.8000        
+ xi161.n356__vddio1 =   1.8000        
+ xi161.n356__vss1 =   8.8889n       
+ xi161.n3573__net1 =  13.0473n       
+ xi161.n3578__net1 =  13.0486n       
+ xi161.n357__net1 =  12.8196n       
+ xi161.n357__net17 =   1.8000        
+ xi161.n357__sbuf_out =   1.8000        
+ xi161.n357__vddio1 =   1.8000        
+ xi161.n357__vss1 =   8.8889n       
+ xi161.n3584__net1 =  13.0501n       
+ xi161.n358__net1 =  12.8196n       
+ xi161.n358__net17 =   1.8000        
+ xi161.n358__sbuf_out =   1.8000        
+ xi161.n358__vddio1 =   1.8000        
+ xi161.n358__vss1 =   8.8896n       
+ xi161.n3591__net1 =  13.0511n       
+ xi161.n3599__net1 =  13.0520n       
+ xi161.n359__net1 =  12.8191n       
+ xi161.n359__net17 =   1.8000        
+ xi161.n359__sbuf_out =   1.8000        
+ xi161.n359__vddio1 =   1.8000        
+ xi161.n359__vss1 =   8.8896n       
+ xi161.n35__net1 =  12.7704n       
+ xi161.n35__net17 =   1.8000        
+ xi161.n35__net3 =   1.8000        
+ xi161.n35__net7 =   7.3649n       
+ xi161.n35__sbuf_out =   1.8000        
+ xi161.n35__vddio1 =   1.8000        
+ xi161.n35__vss1 =   2.9284n       
+ xi161.n3608__net1 =  13.0524n       
+ xi161.n360__net1 =  12.8205n       
+ xi161.n360__net17 =   1.8000        
+ xi161.n360__sbuf_out =   1.8000        
+ xi161.n360__vddio1 =   1.8000        
+ xi161.n360__vss1 =   8.8900n       
+ xi161.n361__net1 =  12.8099n       
+ xi161.n361__net17 =   1.8000        
+ xi161.n361__sbuf_out =   1.8000        
+ xi161.n361__vss1 =   8.8900n       
+ xi161.n362__net1 =  12.8090n       
+ xi161.n362__net17 =   1.8000        
+ xi161.n362__sbuf_out =   1.8000        
+ xi161.n362__vddio1 =   1.8000        
+ xi161.n362__vss1 =   8.8903n       
+ xi161.n363__net1 =  12.8086n       
+ xi161.n363__net17 =   1.8000        
+ xi161.n363__sbuf_out =   1.8000        
+ xi161.n363__vss1 =   8.8903n       
+ xi161.n364__net1 =  12.8090n       
+ xi161.n364__net17 =   1.8000        
+ xi161.n364__sbuf_out =   1.8000        
+ xi161.n364__vddio1 =   1.8000        
+ xi161.n364__vss1 =   8.5208n       
+ xi161.n365__net1 =  12.8007n       
+ xi161.n365__net17 =   1.8000        
+ xi161.n365__sbuf_out =   1.8000        
+ xi161.n365__vddio1 =   1.8000        
+ xi161.n365__vss1 =   8.5118n       
+ xi161.n366__net1 =  12.8007n       
+ xi161.n366__net17 =   1.8000        
+ xi161.n366__sbuf_out =   1.8000        
+ xi161.n366__vddio1 =   1.8000        
+ xi161.n366__vss1 =   8.3934n       
+ xi161.n367__net1 =  12.8002n       
+ xi161.n367__net17 =   1.8000        
+ xi161.n367__sbuf_out =   1.8000        
+ xi161.n367__vddio1 =   1.8000        
+ xi161.n367__vss1 =   8.5009n       
+ xi161.n368__net1 =  12.8016n       
+ xi161.n368__net17 =   1.8000        
+ xi161.n368__sbuf_out =   1.8000        
+ xi161.n368__vddio1 =   1.8000        
+ xi161.n368__vss1 =   8.4789n       
+ xi161.n369__net1 =  12.7905n       
+ xi161.n369__net17 =   1.8000        
+ xi161.n369__sbuf_out =   1.8000        
+ xi161.n369__vddio1 =   1.8000        
+ xi161.n369__vss1 =   8.4466n       
+ xi161.n36__net1 =  12.7709n       
+ xi161.n36__net17 =   1.8000        
+ xi161.n36__net3 =   1.8000        
+ xi161.n36__net7 =   7.3640n       
+ xi161.n36__sbuf_out =   1.8000        
+ xi161.n36__vddio1 =   1.8000        
+ xi161.n36__vss1 =   2.9280n       
+ xi161.n370__net1 =  12.7896n       
+ xi161.n370__net17 =   1.8000        
+ xi161.n370__sbuf_out =   1.8000        
+ xi161.n370__vddio1 =   1.8000        
+ xi161.n370__vss1 =   8.4233n       
+ xi161.n371__net1 =  12.7891n       
+ xi161.n371__net17 =   1.8000        
+ xi161.n371__sbuf_out =   1.8000        
+ xi161.n371__vddio1 =   1.8000        
+ xi161.n371__vss1 =   8.4149n       
+ xi161.n3723__net1 =  12.8869n       
+ xi161.n3725__net1 =  12.7210n       
+ xi161.n3727__net1 =  12.7189n       
+ xi161.n3729__net1 =  12.8777n       
+ xi161.n372__net1 =  12.7896n       
+ xi161.n372__net17 =   1.8000        
+ xi161.n372__sbuf_out =   1.8000        
+ xi161.n372__vddio1 =   1.8000        
+ xi161.n372__vss1 =   8.3852n       
+ xi161.n3731__net1 =  12.8741n       
+ xi161.n3733__net1 =  12.6743n       
+ xi161.n3735__net1 =  12.6710n       
+ xi161.n3737__net1 =  12.8413n       
+ xi161.n3739__net1 =  12.8382n       
+ xi161.n373__net1 =  12.7808n       
+ xi161.n373__net17 =   1.8000        
+ xi161.n373__sbuf_out =   1.8000        
+ xi161.n373__vddio1 =   1.8000        
+ xi161.n373__vss1 =   8.3551n       
+ xi161.n3741__net1 =  12.6316n       
+ xi161.n3743__net1 =  12.6318n       
+ xi161.n3745__net1 =  12.8408n       
+ xi161.n3747__net1 =  12.8443n       
+ xi161.n3749__net1 =  12.6612n       
+ xi161.n374__net1 =  12.7808n       
+ xi161.n374__net17 =   1.8000        
+ xi161.n374__sbuf_out =   1.8000        
+ xi161.n374__vddio1 =   1.8000        
+ xi161.n374__vss1 =   8.3247n       
+ xi161.n3751__net1 =  12.6597n       
+ xi161.n3753__net1 =  12.8433n       
+ xi161.n3755__net1 =  12.8427n       
+ xi161.n3757__net1 =  12.6568n       
+ xi161.n3759__net1 =  12.6564n       
+ xi161.n375__net1 =  12.7803n       
+ xi161.n375__net17 =   1.8000        
+ xi161.n375__sbuf_out =   1.8000        
+ xi161.n375__vddio1 =   1.8000        
+ xi161.n375__vss1 =   8.3204n       
+ xi161.n3761__net1 =  12.8396n       
+ xi161.n3763__net1 =  12.8395n       
+ xi161.n3765__net1 =  12.6603n       
+ xi161.n3767__net1 =  12.8832n       
+ xi161.n3769__net1 =  12.7245n       
+ xi161.n376__net1 =  12.7817n       
+ xi161.n376__net17 =   1.8000        
+ xi161.n376__sbuf_out =   1.8000        
+ xi161.n376__vddio1 =   1.8000        
+ xi161.n376__vss1 =   8.2874n       
+ xi161.n3771__net1 =  12.7223n       
+ xi161.n3773__net1 =  12.8740n       
+ xi161.n3775__net1 =  12.8704n       
+ xi161.n3777__net1 =  12.6781n       
+ xi161.n3779__net1 =  12.6748n       
+ xi161.n377__net1 =  12.7700n       
+ xi161.n377__net17 =   1.8000        
+ xi161.n377__sbuf_out =   1.8000        
+ xi161.n377__vddio1 =   1.8000        
+ xi161.n377__vss1 =   8.2575n       
+ xi161.n3781__net1 =  12.8376n       
+ xi161.n3783__net1 =  12.8345n       
+ xi161.n3785__net1 =  12.6360n       
+ xi161.n3787__net1 =  12.6363n       
+ xi161.n3789__net1 =  12.8371n       
+ xi161.n378__net1 =  12.7691n       
+ xi161.n378__net17 =   1.8000        
+ xi161.n378__sbuf_out =   1.8000        
+ xi161.n378__vddio1 =   1.8000        
+ xi161.n378__vss1 =   8.5208n       
+ xi161.n3791__net1 =  12.8406n       
+ xi161.n3793__net1 =  12.6652n       
+ xi161.n3795__net1 =  12.6637n       
+ xi161.n3797__net1 =  12.8396n       
+ xi161.n3799__net1 =  12.8390n       
+ xi161.n379__net1 =  12.7686n       
+ xi161.n379__net17 =   1.8000        
+ xi161.n379__sbuf_out =   1.8000        
+ xi161.n379__vddio1 =   1.8000        
+ xi161.n379__vss1 =   8.5221n       
+ xi161.n37__net1 =  12.7713n       
+ xi161.n37__net17 =   1.8000        
+ xi161.n37__net3 =   1.8000        
+ xi161.n37__net7 =   7.3634n       
+ xi161.n37__sbuf_out =   1.8000        
+ xi161.n37__vss1 =   2.9274n       
+ xi161.n3801__net1 =  12.6606n       
+ xi161.n3803__net1 =  12.6602n       
+ xi161.n3805__net1 =  12.8359n       
+ xi161.n3807__net1 =  12.8357n       
+ xi161.n3809__net1 =  12.6640n       
+ xi161.n380__net1 =  12.7691n       
+ xi161.n380__net17 =   1.8000        
+ xi161.n380__sbuf_out =   1.8000        
+ xi161.n380__vddio1 =   1.8000        
+ xi161.n380__vss1 =   8.4969n       
+ xi161.n3811__net1 =  12.8806n       
+ xi161.n3813__net1 =  12.7268n       
+ xi161.n3815__net1 =  12.7247n       
+ xi161.n3817__net1 =  12.8714n       
+ xi161.n3819__net1 =  12.8678n       
+ xi161.n381__net1 =  12.7700n       
+ xi161.n381__net17 =   1.8000        
+ xi161.n381__sbuf_out =   1.8000        
+ xi161.n381__vddio1 =   1.8000        
+ xi161.n381__vss1 =   8.4969n       
+ xi161.n3821__net1 =  12.6807n       
+ xi161.n3823__net1 =  12.6774n       
+ xi161.n3825__net1 =  12.8350n       
+ xi161.n3827__net1 =  12.8319n       
+ xi161.n3829__net1 =  12.6391n       
+ xi161.n382__net1 =  12.7700n       
+ xi161.n382__net17 =   1.8000        
+ xi161.n382__sbuf_out =   1.8000        
+ xi161.n382__vddio1 =   1.8000        
+ xi161.n382__vss1 =   8.4646n       
+ xi161.n3831__net1 =  12.6393n       
+ xi161.n3833__net1 =  12.8345n       
+ xi161.n3835__net1 =  12.8380n       
+ xi161.n3837__net1 =  12.6679n       
+ xi161.n3839__net1 =  12.6664n       
+ xi161.n383__net1 =  12.7696n       
+ xi161.n383__net17 =   1.8000        
+ xi161.n383__sbuf_out =   1.8000        
+ xi161.n383__vddio1 =   1.8000        
+ xi161.n383__vss1 =   8.4646n       
+ xi161.n3841__net1 =  12.8370n       
+ xi161.n3843__net1 =  12.8364n       
+ xi161.n3845__net1 =  12.6632n       
+ xi161.n3847__net1 =  12.6629n       
+ xi161.n3849__net1 =  12.8333n       
+ xi161.n384__net1 =  12.7709n       
+ xi161.n384__net17 =   1.8000        
+ xi161.n384__sbuf_out =   1.8000        
+ xi161.n384__vddio1 =   1.8000        
+ xi161.n384__vss1 =   8.4329n       
+ xi161.n3851__net1 =  12.8332n       
+ xi161.n3853__net1 =  12.6666n       
+ xi161.n3855__net1 =  12.8768n       
+ xi161.n3857__net1 =  12.7303n       
+ xi161.n3859__net1 =  12.7282n       
+ xi161.n385__net1 =  12.7718n       
+ xi161.n385__net17 =   1.8000        
+ xi161.n385__sbuf_out =   1.8000        
+ xi161.n385__vddio1 =   1.8000        
+ xi161.n385__vss1 =   8.4329n       
+ xi161.n3861__net1 =  12.8676n       
+ xi161.n3863__net1 =  12.8640n       
+ xi161.n3865__net1 =  12.6847n       
+ xi161.n3867__net1 =  12.6814n       
+ xi161.n3869__net1 =  12.8311n       
+ xi161.n386__net1 =  12.7709n       
+ xi161.n386__net17 =   1.8000        
+ xi161.n386__sbuf_out =   1.8000        
+ xi161.n386__vddio1 =   1.8000        
+ xi161.n386__vss1 =   8.4032n       
+ xi161.n3871__net1 =  12.8281n       
+ xi161.n3873__net1 =  12.6437n       
+ xi161.n3875__net1 =  12.6439n       
+ xi161.n3877__net1 =  12.8307n       
+ xi161.n3879__net1 =  12.8342n       
+ xi161.n387__net1 =  12.7705n       
+ xi161.n387__net17 =   1.8000        
+ xi161.n387__sbuf_out =   1.8000        
+ xi161.n387__vddio1 =   1.8000        
+ xi161.n387__vss1 =   8.4032n       
+ xi161.n3881__net1 =  12.6720n       
+ xi161.n3883__net1 =  12.6705n       
+ xi161.n3885__net1 =  12.8332n       
+ xi161.n3887__net1 =  12.8326n       
+ xi161.n3889__net1 =  12.6671n       
+ xi161.n388__net1 =  12.7709n       
+ xi161.n388__net17 =   1.8000        
+ xi161.n388__sbuf_out =   1.8000        
+ xi161.n388__vddio1 =   1.8000        
+ xi161.n388__vss1 =   8.3731n       
+ xi161.n3891__net1 =  12.6668n       
+ xi161.n3893__net1 =  12.8295n       
+ xi161.n3895__net1 =  12.8293n       
+ xi161.n3897__net1 =  12.6705n       
+ xi161.n3899__net1 =  12.8716n       
+ xi161.n389__net1 =  12.7714n       
+ xi161.n389__net17 =   1.8000        
+ xi161.n389__sbuf_out =   1.8000        
+ xi161.n389__vddio1 =   1.8000        
+ xi161.n389__vss1 =   8.3731n       
+ xi161.n38__net1 =  12.7713n       
+ xi161.n38__net17 =   1.8000        
+ xi161.n38__net3 =   1.8000        
+ xi161.n38__net7 =   7.3622n       
+ xi161.n38__sbuf_out =   1.8000        
+ xi161.n38__vddio1 =   1.8000        
+ xi161.n38__vss1 =   2.9177n       
+ xi161.n3901__net1 =  12.7349n       
+ xi161.n3903__net1 =  12.7328n       
+ xi161.n3905__net1 =  12.8625n       
+ xi161.n3907__net1 =  12.8588n       
+ xi161.n3909__net1 =  12.6899n       
+ xi161.n390__net1 =  12.7714n       
+ xi161.n390__net17 =   1.8000        
+ xi161.n390__sbuf_out =   1.8000        
+ xi161.n390__vddio1 =   1.8000        
+ xi161.n390__vss1 =   8.3427n       
+ xi161.n3911__net1 =  12.6866n       
+ xi161.n3913__net1 =  12.8260n       
+ xi161.n3915__net1 =  12.8230n       
+ xi161.n3917__net1 =  12.6498n       
+ xi161.n3919__net1 =  12.6501n       
+ xi161.n391__net1 =  12.7709n       
+ xi161.n391__net17 =   1.8000        
+ xi161.n391__sbuf_out =   1.8000        
+ xi161.n391__vss1 =   8.3427n       
+ xi161.n3921__net1 =  12.8255n       
+ xi161.n3923__net1 =  12.8290n       
+ xi161.n3925__net1 =  12.6775n       
+ xi161.n3927__net1 =  12.6759n       
+ xi161.n3929__net1 =  12.8280n       
+ xi161.n392__net1 =  12.7723n       
+ xi161.n392__net17 =   1.8000        
+ xi161.n392__sbuf_out =   1.8000        
+ xi161.n392__vddio1 =   1.8000        
+ xi161.n392__vss1 =   8.3054n       
+ xi161.n3931__net1 =  12.8275n       
+ xi161.n3933__net1 =  12.6723n       
+ xi161.n3935__net1 =  12.6720n       
+ xi161.n3937__net1 =  12.8243n       
+ xi161.n3939__net1 =  12.8242n       
+ xi161.n393__net1 =  12.7726n       
+ xi161.n393__net17 =   1.8000        
+ xi161.n393__sbuf_out =   1.8000        
+ xi161.n393__vss1 =   8.3054n       
+ xi161.n3941__net1 =  12.6757n       
+ xi161.n3943__net1 =  12.8652n       
+ xi161.n3945__net1 =  12.7407n       
+ xi161.n3947__net1 =  12.7386n       
+ xi161.n3949__net1 =  12.8561n       
+ xi161.n394__net1 =  12.7717n       
+ xi161.n394__net17 =   1.8000        
+ xi161.n394__sbuf_out =   1.8000        
+ xi161.n394__vddio1 =   1.8000        
+ xi161.n394__vss1 =   7.8264n       
+ xi161.n3951__net1 =  12.8524n       
+ xi161.n3953__net1 =  12.6964n       
+ xi161.n3955__net1 =  12.6931n       
+ xi161.n3957__net1 =  12.8196n       
+ xi161.n3959__net1 =  12.8166n       
+ xi161.n395__net1 =  12.7712n       
+ xi161.n395__net17 =   1.8000        
+ xi161.n395__sbuf_out =   1.8000        
+ xi161.n395__vddio1 =   1.8000        
+ xi161.n395__vss1 =   7.8288n       
+ xi161.n3961__net1 =  12.6575n       
+ xi161.n3963__net1 =  12.6577n       
+ xi161.n3965__net1 =  12.8191n       
+ xi161.n3967__net1 =  12.8226n       
+ xi161.n3969__net1 =  12.6842n       
+ xi161.n396__net1 =  12.7717n       
+ xi161.n396__net17 =   1.8000        
+ xi161.n396__sbuf_out =   1.8000        
+ xi161.n396__vddio1 =   1.8000        
+ xi161.n396__vss1 =   7.8286n       
+ xi161.n3971__net1 =  12.6827n       
+ xi161.n3973__net1 =  12.8216n       
+ xi161.n3975__net1 =  12.8211n       
+ xi161.n3977__net1 =  12.6788n       
+ xi161.n3979__net1 =  12.6784n       
+ xi161.n397__net1 =  13.0239n       
+ xi161.n397__net17 =   1.8000        
+ xi161.n397__sbuf_out =   1.8000        
+ xi161.n397__vddio1 =   1.8000        
+ xi161.n397__vss1 =   7.8280n       
+ xi161.n3981__net1 =  12.8179n       
+ xi161.n3983__net1 =  12.8178n       
+ xi161.n3985__net1 =  12.6821n       
+ xi161.n3987__net1 =  12.8575n       
+ xi161.n3989__net1 =  12.7476n       
+ xi161.n398__net1 =  13.0230n       
+ xi161.n398__net17 =   1.8000        
+ xi161.n398__sbuf_out =   1.8000        
+ xi161.n398__vddio1 =   1.8000        
+ xi161.n398__vss1 =   7.8279n       
+ xi161.n3991__net1 =  12.7455n       
+ xi161.n3993__net1 =  12.8484n       
+ xi161.n3995__net1 =  12.8447n       
+ xi161.n3997__net1 =  12.7042n       
+ xi161.n3999__net1 =  12.7009n       
+ xi161.n399__net1 =  13.0226n       
+ xi161.n399__net17 =   1.8000        
+ xi161.n399__sbuf_out =   1.8000        
+ xi161.n399__vddio1 =   1.8000        
+ xi161.n399__vss1 =   7.8273n       
+ xi161.n39__net1 =  12.7709n       
+ xi161.n39__net17 =   1.8000        
+ xi161.n39__net3 =   1.8000        
+ xi161.n39__net7 =   7.3603n       
+ xi161.n39__sbuf_out =   1.8000        
+ xi161.n39__vddio1 =   1.8000        
+ xi161.n39__vss1 =   3.7330n       
+ xi161.n3__net1 =  12.8269n       
+ xi161.n3__net17 =   1.8000        
+ xi161.n3__net3 =   1.8000        
+ xi161.n3__net7 =   7.3636n       
+ xi161.n3__sbuf_in =  22.4569n       
+ xi161.n3__sbuf_out =   1.8000        
+ xi161.n3__vddio1 =   1.8000        
+ xi161.n3__vss1 =   1.2881n       
+ xi161.n4001__net1 =  12.8119n       
+ xi161.n4003__net1 =  12.8089n       
+ xi161.n4005__net1 =  12.6666n       
+ xi161.n4007__net1 =  12.6669n       
+ xi161.n4009__net1 =  12.8114n       
+ xi161.n400__net1 =  13.0230n       
+ xi161.n400__net17 =   1.8000        
+ xi161.n400__sbuf_out =   1.8000        
+ xi161.n400__vddio1 =   1.8000        
+ xi161.n400__vss1 =   7.8263n       
+ xi161.n4011__net1 =  12.8150n       
+ xi161.n4013__net1 =  12.6924n       
+ xi161.n4015__net1 =  12.6908n       
+ xi161.n4017__net1 =  12.8139n       
+ xi161.n4019__net1 =  12.8134n       
+ xi161.n401__net1 =  13.0203n       
+ xi161.n401__net17 =   1.8000        
+ xi161.n401__sbuf_out =   1.8000        
+ xi161.n401__vddio1 =   1.8000        
+ xi161.n401__vss1 =   7.8250n       
+ xi161.n4021__net1 =  12.6866n       
+ xi161.n4023__net1 =  12.6862n       
+ xi161.n4025__net1 =  12.8102n       
+ xi161.n4027__net1 =  12.8101n       
+ xi161.n4029__net1 =  12.6898n       
+ xi161.n402__net1 =  13.0202n       
+ xi161.n402__net17 =   1.8000        
+ xi161.n402__sbuf_out =   1.8000        
+ xi161.n402__vddio1 =   1.8000        
+ xi161.n402__vss1 =   7.8240n       
+ xi161.n4031__net1 =  12.8316n       
+ xi161.n4033__net1 =  12.7708n       
+ xi161.n4035__net1 =  12.7686n       
+ xi161.n4037__net1 =  12.8224n       
+ xi161.n4039__net1 =  12.8188n       
+ xi161.n403__net1 =  13.0198n       
+ xi161.n403__net17 =   1.8000        
+ xi161.n403__sbuf_out =   1.8000        
+ xi161.n403__vddio1 =   1.8000        
+ xi161.n403__vss1 =   7.8233n       
+ xi161.n4041__net1 =  12.7306n       
+ xi161.n4043__net1 =  12.7272n       
+ xi161.n4045__net1 =  12.7860n       
+ xi161.n4047__net1 =  12.7830n       
+ xi161.n4049__net1 =  12.6976n       
+ xi161.n404__net1 =  13.0211n       
+ xi161.n404__net17 =   1.8000        
+ xi161.n404__sbuf_out =   1.8000        
+ xi161.n404__vddio1 =   1.8000        
+ xi161.n404__vss1 =   7.8221n       
+ xi161.n4051__net1 =  12.6978n       
+ xi161.n4053__net1 =  12.7855n       
+ xi161.n4055__net1 =  12.7890n       
+ xi161.n4057__net1 =  12.7198n       
+ xi161.n4059__net1 =  12.7183n       
+ xi161.n405__net1 =  13.0172n       
+ xi161.n405__net17 =   1.8000        
+ xi161.n405__sbuf_out =   1.8000        
+ xi161.n405__vddio1 =   1.8000        
+ xi161.n405__vss1 =   7.8432n       
+ xi161.n4061__net1 =  12.7880n       
+ xi161.n4063__net1 =  12.7874n       
+ xi161.n4065__net1 =  12.7128n       
+ xi161.n4067__net1 =  12.7125n       
+ xi161.n4069__net1 =  12.7843n       
+ xi161.n406__net1 =  13.0163n       
+ xi161.n406__net17 =   1.8000        
+ xi161.n406__sbuf_out =   1.8000        
+ xi161.n406__vddio1 =   1.8000        
+ xi161.n406__vss1 =   7.9319n       
+ xi161.n4071__net1 =  12.7842n       
+ xi161.n4073__net1 =  12.7159n       
+ xi161.n4075__net1 =  12.8318n       
+ xi161.n4077__net1 =  13.0241n       
+ xi161.n4079__net1 =  12.9751n       
+ xi161.n407__net1 =  13.0159n       
+ xi161.n407__net17 =   1.8000        
+ xi161.n407__sbuf_out =   1.8000        
+ xi161.n407__vddio1 =   1.8000        
+ xi161.n407__vss1 =   7.8468n       
+ xi161.n4081__net1 =  13.0366n       
+ xi161.n4083__net1 =  12.9498n       
+ xi161.n4085__net1 =  12.8685n       
+ xi161.n408__net1 =  13.0163n       
+ xi161.n408__net17 =   1.8000        
+ xi161.n408__sbuf_out =   1.8000        
+ xi161.n408__vddio1 =   1.8000        
+ xi161.n408__vss1 =   7.8468n       
+ xi161.n409__net1 =  13.0131n       
+ xi161.n409__net17 =   1.8000        
+ xi161.n409__sbuf_out =   1.8000        
+ xi161.n409__vddio1 =   1.8000        
+ xi161.n409__vss1 =   7.8466n       
+ xi161.n40__net1 =  12.7722n       
+ xi161.n40__net17 =   1.8000        
+ xi161.n40__net3 =   1.8000        
+ xi161.n40__net7 =   7.3577n       
+ xi161.n40__sbuf_out =   1.8000        
+ xi161.n40__vddio1 =   1.8000        
+ xi161.n40__vss1 =   3.7150n       
+ xi161.n410__net1 =  13.0131n       
+ xi161.n410__net17 =   1.8000        
+ xi161.n410__sbuf_out =   1.8000        
+ xi161.n410__vddio1 =   1.8000        
+ xi161.n410__vss1 =   7.8466n       
+ xi161.n411__net1 =  13.0126n       
+ xi161.n411__net17 =   1.8000        
+ xi161.n411__sbuf_out =   1.8000        
+ xi161.n411__vddio1 =   1.8000        
+ xi161.n411__vss1 =   7.8460n       
+ xi161.n412__net1 =  13.0140n       
+ xi161.n412__net17 =   1.8000        
+ xi161.n412__sbuf_out =   1.8000        
+ xi161.n412__vddio1 =   1.8000        
+ xi161.n412__vss1 =   7.8460n       
+ xi161.n413__net1 =  13.0095n       
+ xi161.n413__net17 =   1.8000        
+ xi161.n413__sbuf_out =   1.8000        
+ xi161.n413__vddio1 =   1.8000        
+ xi161.n413__vss1 =   7.8453n       
+ xi161.n414__net1 =  13.0086n       
+ xi161.n414__net17 =   1.8000        
+ xi161.n414__sbuf_out =   1.8000        
+ xi161.n414__vddio1 =   1.8000        
+ xi161.n414__vss1 =   7.8453n       
+ xi161.n415__net1 =  13.0081n       
+ xi161.n415__net17 =   1.8000        
+ xi161.n415__sbuf_out =   1.8000        
+ xi161.n415__vddio1 =   1.8000        
+ xi161.n415__vss1 =   7.8443n       
+ xi161.n416__net1 =  13.0086n       
+ xi161.n416__net17 =   1.8000        
+ xi161.n416__sbuf_out =   1.8000        
+ xi161.n416__vddio1 =   1.8000        
+ xi161.n416__vss1 =   7.8443n       
+ xi161.n417__net1 =  13.0049n       
+ xi161.n417__net17 =   1.8000        
+ xi161.n417__sbuf_out =   1.8000        
+ xi161.n417__vddio1 =   1.8000        
+ xi161.n417__vss1 =   7.8430n       
+ xi161.n418__net1 =  13.0049n       
+ xi161.n418__net17 =   1.8000        
+ xi161.n418__sbuf_out =   1.8000        
+ xi161.n418__vddio1 =   1.8000        
+ xi161.n418__vss1 =   7.8430n       
+ xi161.n419__net1 =  13.0044n       
+ xi161.n419__net17 =   1.8000        
+ xi161.n419__sbuf_out =   1.8000        
+ xi161.n419__vddio1 =   1.8000        
+ xi161.n419__vss1 =   7.8413n       
+ xi161.n41__net1 =  12.7725n       
+ xi161.n41__net17 =   1.8000        
+ xi161.n41__net3 =   1.8000        
+ xi161.n41__net7 =   7.3546n       
+ xi161.n41__sbuf_out =   1.8000        
+ xi161.n41__vddio1 =   1.8000        
+ xi161.n41__vss1 =   3.3253n       
+ xi161.n420__net1 =  13.0058n       
+ xi161.n420__net17 =   1.8000        
+ xi161.n420__sbuf_out =   1.8000        
+ xi161.n420__vddio1 =   1.8000        
+ xi161.n420__vss1 =   7.8413n       
+ xi161.n421__net1 =  13.0007n       
+ xi161.n421__net17 =   1.8000        
+ xi161.n421__sbuf_out =   1.8000        
+ xi161.n421__vddio1 =   1.8000        
+ xi161.n421__vss1 =   7.8522n       
+ xi161.n422__net1 =  12.9998n       
+ xi161.n422__net17 =   1.8000        
+ xi161.n422__sbuf_out =   1.8000        
+ xi161.n422__vddio1 =   1.8000        
+ xi161.n422__vss1 =   7.8522n       
+ xi161.n423__net1 =  12.9993n       
+ xi161.n423__net17 =   1.8000        
+ xi161.n423__sbuf_out =   1.8000        
+ xi161.n423__vddio1 =   1.8000        
+ xi161.n423__vss1 =   8.0236n       
+ xi161.n424__net1 =  12.9998n       
+ xi161.n424__net17 =   1.8000        
+ xi161.n424__sbuf_out =   1.8000        
+ xi161.n424__vddio1 =   1.8000        
+ xi161.n424__vss1 =   8.0260n       
+ xi161.n425__net1 =  12.9957n       
+ xi161.n425__net17 =   1.8000        
+ xi161.n425__sbuf_out =   1.8000        
+ xi161.n425__vddio1 =   1.8000        
+ xi161.n425__vss1 =   8.0258n       
+ xi161.n426__net1 =  12.9957n       
+ xi161.n426__net17 =   1.8000        
+ xi161.n426__sbuf_out =   1.8000        
+ xi161.n426__vddio1 =   1.8000        
+ xi161.n426__vss1 =   8.0253n       
+ xi161.n427__net1 =  12.9952n       
+ xi161.n427__net17 =   1.8000        
+ xi161.n427__sbuf_out =   1.8000        
+ xi161.n427__vddio1 =   1.8000        
+ xi161.n427__vss1 =   8.0251n       
+ xi161.n428__net1 =  12.9966n       
+ xi161.n428__net17 =   1.8000        
+ xi161.n428__sbuf_out =   1.8000        
+ xi161.n428__vddio1 =   1.8000        
+ xi161.n428__vss1 =   8.0245n       
+ xi161.n429__net1 =  12.9908n       
+ xi161.n429__net17 =   1.8000        
+ xi161.n429__sbuf_out =   1.8000        
+ xi161.n429__vddio1 =   1.8000        
+ xi161.n429__vss1 =   8.0235n       
+ xi161.n42__net1 =  12.7716n       
+ xi161.n42__net17 =   1.8000        
+ xi161.n42__net3 =   1.8000        
+ xi161.n42__net7 =   7.3508n       
+ xi161.n42__sbuf_out =   1.8000        
+ xi161.n42__vddio1 =   1.8000        
+ xi161.n42__vss1 =   3.6094n       
+ xi161.n430__net1 =  12.9899n       
+ xi161.n430__net17 =   1.8000        
+ xi161.n430__sbuf_out =   1.8000        
+ xi161.n430__vddio1 =   1.8000        
+ xi161.n430__vss1 =   8.0222n       
+ xi161.n431__net1 =  12.9895n       
+ xi161.n431__net17 =   1.8000        
+ xi161.n431__sbuf_out =   1.8000        
+ xi161.n431__vddio1 =   1.8000        
+ xi161.n431__vss1 =   8.0212n       
+ xi161.n432__net1 =  12.9899n       
+ xi161.n432__net17 =   1.8000        
+ xi161.n432__sbuf_out =   1.8000        
+ xi161.n432__vss1 =   8.0205n       
+ xi161.n433__net1 =  12.9853n       
+ xi161.n433__net17 =   1.8000        
+ xi161.n433__sbuf_out =   1.8000        
+ xi161.n433__vddio1 =   1.8000        
+ xi161.n433__vss1 =   8.0184n       
+ xi161.n434__net1 =  12.9853n       
+ xi161.n434__net17 =   1.8000        
+ xi161.n434__sbuf_out =   1.8000        
+ xi161.n434__vddio1 =   1.8000        
+ xi161.n434__vss1 =   8.0141n       
+ xi161.n435__net1 =  12.9848n       
+ xi161.n435__net17 =   1.8000        
+ xi161.n435__sbuf_out =   1.8000        
+ xi161.n435__vddio1 =   1.8000        
+ xi161.n435__vss1 =   8.0440n       
+ xi161.n436__net1 =  12.9862n       
+ xi161.n436__net17 =   1.8000        
+ xi161.n436__sbuf_out =   1.8000        
+ xi161.n436__vddio1 =   1.8000        
+ xi161.n436__vss1 =   8.0440n       
+ xi161.n437__net1 =  12.9799n       
+ xi161.n437__net17 =   1.8000        
+ xi161.n437__sbuf_out =   1.8000        
+ xi161.n437__vddio1 =   1.8000        
+ xi161.n437__vss1 =   8.0438n       
+ xi161.n438__net1 =  12.9790n       
+ xi161.n438__net17 =   1.8000        
+ xi161.n438__sbuf_out =   1.8000        
+ xi161.n438__vddio1 =   1.8000        
+ xi161.n438__vss1 =   8.0438n       
+ xi161.n439__net1 =  12.9785n       
+ xi161.n439__net17 =   1.8000        
+ xi161.n439__sbuf_out =   1.8000        
+ xi161.n439__vddio1 =   1.8000        
+ xi161.n439__vss1 =   8.0432n       
+ xi161.n43__net1 =  12.7712n       
+ xi161.n43__net17 =   1.8000        
+ xi161.n43__net7 =   7.3463n       
+ xi161.n43__sbuf_out =   1.8000        
+ xi161.n43__vddio1 =   1.8000        
+ xi161.n43__vss1 =   3.5363n       
+ xi161.n440__net1 =  12.9790n       
+ xi161.n440__net17 =   1.8000        
+ xi161.n440__sbuf_out =   1.8000        
+ xi161.n440__vddio1 =   1.8000        
+ xi161.n440__vss1 =   8.0432n       
+ xi161.n441__net1 =  12.9467n       
+ xi161.n441__net17 =   1.8000        
+ xi161.n441__sbuf_out =   1.8000        
+ xi161.n441__vddio1 =   1.8000        
+ xi161.n441__vss1 =   8.0425n       
+ xi161.n442__net1 =  12.9472n       
+ xi161.n442__net17 =   1.8000        
+ xi161.n442__sbuf_out =   1.8000        
+ xi161.n442__vddio1 =   1.8000        
+ xi161.n442__vss1 =   8.0425n       
+ xi161.n443__net1 =  12.9481n       
+ xi161.n443__net17 =   1.8000        
+ xi161.n443__sbuf_out =   1.8000        
+ xi161.n443__vddio1 =   1.8000        
+ xi161.n443__vss1 =   8.0415n       
+ xi161.n444__net1 =  12.9472n       
+ xi161.n444__net17 =   1.8000        
+ xi161.n444__sbuf_out =   1.8000        
+ xi161.n444__vddio1 =   1.8000        
+ xi161.n444__vss1 =   8.0415n       
+ xi161.n445__net1 =  12.9398n       
+ xi161.n445__net17 =   1.8000        
+ xi161.n445__sbuf_out =   1.8000        
+ xi161.n445__vss1 =   8.0402n       
+ xi161.n446__net1 =  12.9403n       
+ xi161.n446__net17 =   1.8000        
+ xi161.n446__sbuf_out =   1.8000        
+ xi161.n446__vddio1 =   1.8000        
+ xi161.n446__vss1 =   8.0402n       
+ xi161.n447__net1 =  12.9403n       
+ xi161.n447__net17 =   1.8000        
+ xi161.n447__sbuf_out =   1.8000        
+ xi161.n447__vddio1 =   1.8000        
+ xi161.n447__vss1 =   8.0385n       
+ xi161.n448__net1 =  12.9412n       
+ xi161.n448__net17 =   1.8000        
+ xi161.n448__sbuf_out =   1.8000        
+ xi161.n448__vddio1 =   1.8000        
+ xi161.n448__vss1 =   8.0385n       
+ xi161.n449__net1 =  12.9343n       
+ xi161.n449__net17 =   1.8000        
+ xi161.n449__sbuf_out =   1.8000        
+ xi161.n449__vddio1 =   1.8000        
+ xi161.n449__vss1 =   8.0274n       
+ xi161.n44__net1 =  12.7716n       
+ xi161.n44__net17 =   1.8000        
+ xi161.n44__net3 =   1.8000        
+ xi161.n44__net7 =   7.3413n       
+ xi161.n44__sbuf_out =   1.8000        
+ xi161.n44__vddio1 =   1.8000        
+ xi161.n44__vss1 =   3.3708n       
+ xi161.n450__net1 =  12.9348n       
+ xi161.n450__net17 =   1.8000        
+ xi161.n450__sbuf_out =   1.8000        
+ xi161.n450__vddio1 =   1.8000        
+ xi161.n450__vss1 =   8.0274n       
+ xi161.n451__net1 =  12.9357n       
+ xi161.n451__net17 =   1.8000        
+ xi161.n451__sbuf_out =   1.8000        
+ xi161.n451__vddio1 =   1.8000        
+ xi161.n451__vss1 =   8.0875n       
+ xi161.n452__net1 =  12.9348n       
+ xi161.n452__net17 =   1.8000        
+ xi161.n452__sbuf_out =   1.8000        
+ xi161.n452__vddio1 =   1.8000        
+ xi161.n452__vss1 =   8.0899n       
+ xi161.n453__net1 =  12.9268n       
+ xi161.n453__net17 =   1.8000        
+ xi161.n453__sbuf_out =   1.8000        
+ xi161.n453__vddio1 =   1.8000        
+ xi161.n453__vss1 =   8.0897n       
+ xi161.n454__net1 =  12.9272n       
+ xi161.n454__net17 =   1.8000        
+ xi161.n454__sbuf_out =   1.8000        
+ xi161.n454__vddio1 =   1.8000        
+ xi161.n454__vss1 =   8.0892n       
+ xi161.n455__net1 =  12.9272n       
+ xi161.n455__net17 =   1.8000        
+ xi161.n455__sbuf_out =   1.8000        
+ xi161.n455__vddio1 =   1.8000        
+ xi161.n455__vss1 =   8.0890n       
+ xi161.n456__net1 =  12.9282n       
+ xi161.n456__net17 =   1.8000        
+ xi161.n456__sbuf_out =   1.8000        
+ xi161.n456__vddio1 =   1.8000        
+ xi161.n456__vss1 =   8.0885n       
+ xi161.n457__net1 =  12.9208n       
+ xi161.n457__net17 =   1.8000        
+ xi161.n457__sbuf_out =   1.8000        
+ xi161.n457__vddio1 =   1.8000        
+ xi161.n457__vss1 =   8.0875n       
+ xi161.n458__net1 =  12.9212n       
+ xi161.n458__net17 =   1.8000        
+ xi161.n458__sbuf_out =   1.8000        
+ xi161.n458__vddio1 =   1.8000        
+ xi161.n458__vss1 =   8.0862n       
+ xi161.n459__net1 =  12.9221n       
+ xi161.n459__net17 =   1.8000        
+ xi161.n459__sbuf_out =   1.8000        
+ xi161.n459__vddio1 =   1.8000        
+ xi161.n459__vss1 =   8.0851n       
+ xi161.n45__net1 =  13.0239n       
+ xi161.n45__net17 =   1.8000        
+ xi161.n45__net7 =   7.3356n       
+ xi161.n45__sbuf_out =   1.8000        
+ xi161.n45__vddio1 =   1.8000        
+ xi161.n45__vss1 =   3.2049n       
+ xi161.n460__net1 =  12.9212n       
+ xi161.n460__net17 =   1.8000        
+ xi161.n460__sbuf_out =   1.8000        
+ xi161.n460__vddio1 =   1.8000        
+ xi161.n460__vss1 =   8.0845n       
+ xi161.n461__net1 =  12.9126n       
+ xi161.n461__net17 =   1.8000        
+ xi161.n461__sbuf_out =   1.8000        
+ xi161.n461__vddio1 =   1.8000        
+ xi161.n461__vss1 =   8.0823n       
+ xi161.n462__net1 =  12.9131n       
+ xi161.n462__net17 =   1.8000        
+ xi161.n462__sbuf_out =   1.8000        
+ xi161.n462__vddio1 =   1.8000        
+ xi161.n462__vss1 =   8.0781n       
+ xi161.n463__net1 =  12.9131n       
+ xi161.n463__net17 =   1.8000        
+ xi161.n463__sbuf_out =   1.8000        
+ xi161.n463__vddio1 =   1.8000        
+ xi161.n463__vss1 =   8.1079n       
+ xi161.n464__net1 =  12.9140n       
+ xi161.n464__net17 =   1.8000        
+ xi161.n464__sbuf_out =   1.8000        
+ xi161.n464__vddio1 =   1.8000        
+ xi161.n464__vss1 =   8.1079n       
+ xi161.n465__net1 =  12.9062n       
+ xi161.n465__net17 =   1.8000        
+ xi161.n465__sbuf_out =   1.8000        
+ xi161.n465__vddio1 =   1.8000        
+ xi161.n465__vss1 =   8.1077n       
+ xi161.n466__net1 =  12.9066n       
+ xi161.n466__net17 =   1.8000        
+ xi161.n466__sbuf_out =   1.8000        
+ xi161.n466__vddio1 =   1.8000        
+ xi161.n466__vss1 =   8.1077n       
+ xi161.n467__net1 =  12.9075n       
+ xi161.n467__net17 =   1.8000        
+ xi161.n467__sbuf_out =   1.8000        
+ xi161.n467__vddio1 =   1.8000        
+ xi161.n467__vss1 =   8.1072n       
+ xi161.n468__net1 =  12.9066n       
+ xi161.n468__net17 =   1.8000        
+ xi161.n468__sbuf_out =   1.8000        
+ xi161.n468__vddio1 =   1.8000        
+ xi161.n468__vss1 =   8.1072n       
+ xi161.n469__net1 =  12.8974n       
+ xi161.n469__net17 =   1.8000        
+ xi161.n469__sbuf_out =   1.8000        
+ xi161.n469__vddio1 =   1.8000        
+ xi161.n469__vss1 =   8.1065n       
+ xi161.n46__net1 =  13.0230n       
+ xi161.n46__net17 =   1.8000        
+ xi161.n46__net7 =   7.3292n       
+ xi161.n46__sbuf_out =   1.8000        
+ xi161.n46__vddio1 =   1.8000        
+ xi161.n46__vss1 =   3.0980n       
+ xi161.n470__net1 =  12.8979n       
+ xi161.n470__net17 =   1.8000        
+ xi161.n470__sbuf_out =   1.8000        
+ xi161.n470__vddio1 =   1.8000        
+ xi161.n470__vss1 =   8.1065n       
+ xi161.n471__net1 =  12.8979n       
+ xi161.n471__net17 =   1.8000        
+ xi161.n471__sbuf_out =   1.8000        
+ xi161.n471__vddio1 =   1.8000        
+ xi161.n471__vss1 =   8.1055n       
+ xi161.n472__net1 =  12.8988n       
+ xi161.n472__net17 =   1.8000        
+ xi161.n472__sbuf_out =   1.8000        
+ xi161.n472__vddio1 =   1.8000        
+ xi161.n472__vss1 =   8.1055n       
+ xi161.n473__net1 =  12.8905n       
+ xi161.n473__net17 =   1.8000        
+ xi161.n473__sbuf_out =   1.8000        
+ xi161.n473__vddio1 =   1.8000        
+ xi161.n473__vss1 =   8.1042n       
+ xi161.n474__net1 =  12.8910n       
+ xi161.n474__net17 =   1.8000        
+ xi161.n474__sbuf_out =   1.8000        
+ xi161.n474__vss1 =   8.1042n       
+ xi161.n475__net1 =  12.8919n       
+ xi161.n475__net17 =   1.8000        
+ xi161.n475__sbuf_out =   1.8000        
+ xi161.n475__vddio1 =   1.8000        
+ xi161.n475__vss1 =   8.1025n       
+ xi161.n476__net1 =  12.8910n       
+ xi161.n476__net17 =   1.8000        
+ xi161.n476__sbuf_out =   1.8000        
+ xi161.n476__vddio1 =   1.8000        
+ xi161.n476__vss1 =   8.1025n       
+ xi161.n477__net1 =  12.8812n       
+ xi161.n477__net17 =   1.8000        
+ xi161.n477__sbuf_out =   1.8000        
+ xi161.n477__vddio1 =   1.8000        
+ xi161.n477__vss1 =   8.0913n       
+ xi161.n478__net1 =  12.8816n       
+ xi161.n478__net17 =   1.8000        
+ xi161.n478__sbuf_out =   1.8000        
+ xi161.n478__vddio1 =   1.8000        
+ xi161.n478__vss1 =   8.0913n       
+ xi161.n479__net1 =  12.8816n       
+ xi161.n479__net17 =   1.8000        
+ xi161.n479__sbuf_out =   1.8000        
+ xi161.n479__vddio1 =   1.8000        
+ xi161.n479__vss1 =   8.1332n       
+ xi161.n47__net1 =  13.0225n       
+ xi161.n47__net17 =   1.8000        
+ xi161.n47__net7 =   7.3278n       
+ xi161.n47__sbuf_out =   1.8000        
+ xi161.n47__vddio1 =   1.8000        
+ xi161.n47__vss1 =   3.0302n       
+ xi161.n480__net1 =  12.8825n       
+ xi161.n480__net17 =   1.8000        
+ xi161.n480__sbuf_out =   1.8000        
+ xi161.n480__vddio1 =   1.8000        
+ xi161.n480__vss1 =   8.1356n       
+ xi161.n481__net1 =  12.8737n       
+ xi161.n481__net17 =   1.8000        
+ xi161.n481__sbuf_out =   1.8000        
+ xi161.n481__vddio1 =   1.8000        
+ xi161.n481__vss1 =   8.1354n       
+ xi161.n482__net1 =  12.8742n       
+ xi161.n482__net17 =   1.8000        
+ xi161.n482__sbuf_out =   1.8000        
+ xi161.n482__vddio1 =   1.8000        
+ xi161.n482__vss1 =   8.1349n       
+ xi161.n483__net1 =  12.8751n       
+ xi161.n483__net17 =   1.8000        
+ xi161.n483__sbuf_out =   1.8000        
+ xi161.n483__vddio1 =   1.8000        
+ xi161.n483__vss1 =   8.1347n       
+ xi161.n484__net1 =  12.8742n       
+ xi161.n484__net17 =   1.8000        
+ xi161.n484__sbuf_out =   1.8000        
+ xi161.n484__vddio1 =   1.8000        
+ xi161.n484__vss1 =   8.1342n       
+ xi161.n485__net1 =  13.0530n       
+ xi161.n485__net17 =   1.8000        
+ xi161.n485__sbuf_out =   1.8000        
+ xi161.n485__vddio1 =   1.8000        
+ xi161.n485__vss1 =   8.1332n       
+ xi161.n486__net1 =  13.0535n       
+ xi161.n486__net17 =   1.8000        
+ xi161.n486__sbuf_out =   1.8000        
+ xi161.n486__vddio1 =   1.8000        
+ xi161.n486__vss1 =   8.1319n       
+ xi161.n487__net1 =  13.0544n       
+ xi161.n487__net17 =   1.8000        
+ xi161.n487__sbuf_out =   1.8000        
+ xi161.n487__vddio1 =   1.8000        
+ xi161.n487__vss1 =   8.1308n       
+ xi161.n488__net1 =  13.0535n       
+ xi161.n488__net17 =   1.8000        
+ xi161.n488__sbuf_out =   1.8000        
+ xi161.n488__vddio1 =   1.8000        
+ xi161.n488__vss1 =   8.1302n       
+ xi161.n489__net1 =  13.0527n       
+ xi161.n489__net17 =   1.8000        
+ xi161.n489__sbuf_out =   1.8000        
+ xi161.n489__vddio1 =   1.8000        
+ xi161.n489__vss1 =   8.1280n       
+ xi161.n48__net1 =  13.0230n       
+ xi161.n48__net17 =   1.8000        
+ xi161.n48__net7 =   7.3640n       
+ xi161.n48__sbuf_out =   1.8000        
+ xi161.n48__vddio1 =   1.8000        
+ xi161.n48__vss1 =   2.8968n       
+ xi161.n490__net1 =  13.0532n       
+ xi161.n490__net17 =   1.8000        
+ xi161.n490__sbuf_out =   1.8000        
+ xi161.n490__vddio1 =   1.8000        
+ xi161.n490__vss1 =   8.1238n       
+ xi161.n491__net1 =  13.0532n       
+ xi161.n491__net17 =   1.8000        
+ xi161.n491__sbuf_out =   1.8000        
+ xi161.n491__vddio1 =   1.8000        
+ xi161.n491__vss1 =   8.1536n       
+ xi161.n492__net1 =  13.0541n       
+ xi161.n492__net17 =   1.8000        
+ xi161.n492__sbuf_out =   1.8000        
+ xi161.n492__vddio1 =   1.8000        
+ xi161.n492__vss1 =   8.1536n       
+ xi161.n493__net1 =  13.0522n       
+ xi161.n493__net17 =   1.8000        
+ xi161.n493__sbuf_out =   1.8000        
+ xi161.n493__vddio1 =   1.8000        
+ xi161.n493__vss1 =   8.1534n       
+ xi161.n494__net1 =  13.0527n       
+ xi161.n494__net17 =   1.8000        
+ xi161.n494__sbuf_out =   1.8000        
+ xi161.n494__vddio1 =   1.8000        
+ xi161.n494__vss1 =   8.1534n       
+ xi161.n495__net1 =  13.0536n       
+ xi161.n495__net17 =   1.8000        
+ xi161.n495__sbuf_out =   1.8000        
+ xi161.n495__vddio1 =   1.8000        
+ xi161.n495__vss1 =   8.1529n       
+ xi161.n496__net1 =  13.0527n       
+ xi161.n496__net17 =   1.8000        
+ xi161.n496__sbuf_out =   1.8000        
+ xi161.n496__vddio1 =   1.8000        
+ xi161.n496__vss1 =   8.1529n       
+ xi161.n497__net1 =  13.0513n       
+ xi161.n497__net17 =   1.8000        
+ xi161.n497__sbuf_out =   1.8000        
+ xi161.n497__vddio1 =   1.8000        
+ xi161.n497__vss1 =   8.1522n       
+ xi161.n498__net1 =  13.0518n       
+ xi161.n498__net17 =   1.8000        
+ xi161.n498__sbuf_out =   1.8000        
+ xi161.n498__vddio1 =   1.8000        
+ xi161.n498__vss1 =   8.1522n       
+ xi161.n499__net1 =  13.0518n       
+ xi161.n499__net17 =   1.8000        
+ xi161.n499__sbuf_out =   1.8000        
+ xi161.n499__vddio1 =   1.8000        
+ xi161.n499__vss1 =   8.1512n       
+ xi161.n49__net1 =  13.0202n       
+ xi161.n49__net17 =   1.8000        
+ xi161.n49__net7 =   7.3634n       
+ xi161.n49__sbuf_out =   1.8000        
+ xi161.n49__vddio1 =   1.8000        
+ xi161.n49__vss1 =   2.8973n       
+ xi161.n4__net1 =  12.8274n       
+ xi161.n4__net17 =   1.8000        
+ xi161.n4__net3 =   1.8000        
+ xi161.n4__net7 =   7.3624n       
+ xi161.n4__sbuf_in =  22.4556n       
+ xi161.n4__sbuf_out =   1.8000        
+ xi161.n4__vddio1 =   1.8000        
+ xi161.n4__vss1 = 902.3688p       
+ xi161.n500__net1 =  13.0527n       
+ xi161.n500__net17 =   1.8000        
+ xi161.n500__sbuf_out =   1.8000        
+ xi161.n500__vddio1 =   1.8000        
+ xi161.n500__vss1 =   8.1512n       
+ xi161.n501__net1 =  13.0504n       
+ xi161.n501__net17 =   1.8000        
+ xi161.n501__sbuf_out =   1.8000        
+ xi161.n501__vddio1 =   1.8000        
+ xi161.n501__vss1 =   8.1499n       
+ xi161.n502__net1 =  13.0509n       
+ xi161.n502__net17 =   1.8000        
+ xi161.n502__sbuf_out =   1.8000        
+ xi161.n502__vddio1 =   1.8000        
+ xi161.n502__vss1 =   8.1499n       
+ xi161.n503__net1 =  13.0518n       
+ xi161.n503__net17 =   1.8000        
+ xi161.n503__sbuf_out =   1.8000        
+ xi161.n503__vss1 =   8.1481n       
+ xi161.n504__net1 =  13.0509n       
+ xi161.n504__net17 =   1.8000        
+ xi161.n504__sbuf_out =   1.8000        
+ xi161.n504__vddio1 =   1.8000        
+ xi161.n504__vss1 =   8.1481n       
+ xi161.n505__net1 =  13.0489n       
+ xi161.n505__net17 =   1.8000        
+ xi161.n505__sbuf_out =   1.8000        
+ xi161.n505__vddio1 =   1.8000        
+ xi161.n505__vss1 =   8.1370n       
+ xi161.n506__net1 =  13.0494n       
+ xi161.n506__net17 =   1.8000        
+ xi161.n506__sbuf_out =   1.8000        
+ xi161.n506__vddio1 =   1.8000        
+ xi161.n506__vss1 =   8.1370n       
+ xi161.n507__net1 =  13.0494n       
+ xi161.n507__net17 =   1.8000        
+ xi161.n507__sbuf_out =   1.8000        
+ xi161.n507__vddio1 =   1.8000        
+ xi161.n507__vss1 =   8.1606n       
+ xi161.n508__net1 =  13.0503n       
+ xi161.n508__net17 =   1.8000        
+ xi161.n508__sbuf_out =   1.8000        
+ xi161.n508__vddio1 =   1.8000        
+ xi161.n508__vss1 =   8.1630n       
+ xi161.n509__net1 =  13.0475n       
+ xi161.n509__net17 =   1.8000        
+ xi161.n509__sbuf_out =   1.8000        
+ xi161.n509__vddio1 =   1.8000        
+ xi161.n509__vss1 =   8.1628n       
+ xi161.n50__net1 =  13.0202n       
+ xi161.n50__net17 =   1.8000        
+ xi161.n50__net7 =   7.3643n       
+ xi161.n50__sbuf_out =   1.8000        
+ xi161.n50__vss1 =   2.9004n       
+ xi161.n510__net1 =  13.0480n       
+ xi161.n510__net17 =   1.8000        
+ xi161.n510__sbuf_out =   1.8000        
+ xi161.n510__vddio1 =   1.8000        
+ xi161.n510__vss1 =   8.1623n       
+ xi161.n511__net1 =  13.0489n       
+ xi161.n511__net17 =   1.8000        
+ xi161.n511__sbuf_out =   1.8000        
+ xi161.n511__vddio1 =   1.8000        
+ xi161.n511__vss1 =   8.1621n       
+ xi161.n512__net1 =  13.0480n       
+ xi161.n512__net17 =   1.8000        
+ xi161.n512__sbuf_out =   1.8000        
+ xi161.n512__vddio1 =   1.8000        
+ xi161.n512__vss1 =   8.1616n       
+ xi161.n513__net1 =  13.0454n       
+ xi161.n513__net17 =   1.8000        
+ xi161.n513__sbuf_out =   1.8000        
+ xi161.n513__vddio1 =   1.8000        
+ xi161.n513__vss1 =   8.1606n       
+ xi161.n514__net1 =  13.0459n       
+ xi161.n514__net17 =   1.8000        
+ xi161.n514__sbuf_out =   1.8000        
+ xi161.n514__vddio1 =   1.8000        
+ xi161.n514__vss1 =   8.1593n       
+ xi161.n515__net1 =  13.0459n       
+ xi161.n515__net17 =   1.8000        
+ xi161.n515__sbuf_out =   1.8000        
+ xi161.n515__vddio1 =   1.8000        
+ xi161.n515__vss1 =   8.1582n       
+ xi161.n516__net1 =  13.0468n       
+ xi161.n516__net17 =   1.8000        
+ xi161.n516__sbuf_out =   1.8000        
+ xi161.n516__vddio1 =   1.8000        
+ xi161.n516__vss1 =   8.1576n       
+ xi161.n517__net1 =  13.0436n       
+ xi161.n517__net17 =   1.8000        
+ xi161.n517__sbuf_out =   1.8000        
+ xi161.n517__vddio1 =   1.8000        
+ xi161.n517__vss1 =   8.1554n       
+ xi161.n518__net1 =  13.0441n       
+ xi161.n518__net17 =   1.8000        
+ xi161.n518__sbuf_out =   1.8000        
+ xi161.n518__vddio1 =   1.8000        
+ xi161.n518__vss1 =   8.1512n       
+ xi161.n519__net1 =  13.0450n       
+ xi161.n519__net17 =   1.8000        
+ xi161.n519__sbuf_out =   1.8000        
+ xi161.n519__vddio1 =   1.8000        
+ xi161.n519__vss1 =   8.1810n       
+ xi161.n51__net1 =  13.0197n       
+ xi161.n51__net17 =   1.8000        
+ xi161.n51__net7 =   7.3622n       
+ xi161.n51__sbuf_out =   1.8000        
+ xi161.n51__vddio1 =   1.8000        
+ xi161.n51__vss1 =   3.7330n       
+ xi161.n520__net1 =  13.0441n       
+ xi161.n520__net17 =   1.8000        
+ xi161.n520__sbuf_out =   1.8000        
+ xi161.n520__vddio1 =   1.8000        
+ xi161.n520__vss1 =   8.1810n       
+ xi161.n521__net1 =  13.0409n       
+ xi161.n521__net17 =   1.8000        
+ xi161.n521__sbuf_out =   1.8000        
+ xi161.n521__vddio1 =   1.8000        
+ xi161.n521__vss1 =   8.1808n       
+ xi161.n522__net1 =  13.0414n       
+ xi161.n522__net17 =   1.8000        
+ xi161.n522__sbuf_out =   1.8000        
+ xi161.n522__vddio1 =   1.8000        
+ xi161.n522__vss1 =   8.1808n       
+ xi161.n523__net1 =  13.0414n       
+ xi161.n523__net17 =   1.8000        
+ xi161.n523__sbuf_out =   1.8000        
+ xi161.n523__vddio1 =   1.8000        
+ xi161.n523__vss1 =   8.1803n       
+ xi161.n524__net1 =  13.0423n       
+ xi161.n524__net17 =   1.8000        
+ xi161.n524__sbuf_out =   1.8000        
+ xi161.n524__vddio1 =   1.8000        
+ xi161.n524__vss1 =   8.1803n       
+ xi161.n525__net1 =  13.0386n       
+ xi161.n525__net17 =   1.8000        
+ xi161.n525__sbuf_out =   1.8000        
+ xi161.n525__vddio1 =   1.8000        
+ xi161.n525__vss1 =   8.1796n       
+ xi161.n526__net1 =  13.0390n       
+ xi161.n526__net17 =   1.8000        
+ xi161.n526__sbuf_out =   1.8000        
+ xi161.n526__vddio1 =   1.8000        
+ xi161.n526__vss1 =   8.1796n       
+ xi161.n527__net1 =  13.0399n       
+ xi161.n527__net17 =   1.8000        
+ xi161.n527__sbuf_out =   1.8000        
+ xi161.n527__vddio1 =   1.8000        
+ xi161.n527__vss1 =   8.1786n       
+ xi161.n528__net1 =  13.0390n       
+ xi161.n528__net17 =   1.8000        
+ xi161.n528__sbuf_out =   1.8000        
+ xi161.n528__vddio1 =   1.8000        
+ xi161.n528__vss1 =   8.1786n       
+ xi161.n529__net1 =  12.8284n       
+ xi161.n529__net17 =   1.8000        
+ xi161.n529__sbuf_out =   1.8000        
+ xi161.n529__vddio1 =   1.8000        
+ xi161.n529__vss1 =   8.1773n       
+ xi161.n52__net1 =  13.0211n       
+ xi161.n52__net17 =   1.8000        
+ xi161.n52__net7 =   7.3630n       
+ xi161.n52__sbuf_out =   1.8000        
+ xi161.n52__vddio1 =   1.8000        
+ xi161.n52__vss1 =   3.8486n       
+ xi161.n530__net1 =  12.8275n       
+ xi161.n530__net17 =   1.8000        
+ xi161.n530__sbuf_out =   1.8000        
+ xi161.n530__vddio1 =   1.8000        
+ xi161.n530__vss1 =   8.1773n       
+ xi161.n531__net1 =  12.8270n       
+ xi161.n531__net17 =   1.8000        
+ xi161.n531__sbuf_out =   1.8000        
+ xi161.n531__vddio1 =   1.8000        
+ xi161.n531__vss1 =   8.1756n       
+ xi161.n532__net1 =  12.8275n       
+ xi161.n532__net17 =   1.8000        
+ xi161.n532__sbuf_out =   1.8000        
+ xi161.n532__vss1 =   8.1756n       
+ xi161.n533__net1 =  12.8196n       
+ xi161.n533__net17 =   1.8000        
+ xi161.n533__sbuf_out =   1.8000        
+ xi161.n533__vddio1 =   1.8000        
+ xi161.n533__vss1 =   8.1644n       
+ xi161.n534__net1 =  12.8196n       
+ xi161.n534__net17 =   1.8000        
+ xi161.n534__sbuf_out =   1.8000        
+ xi161.n534__vddio1 =   1.8000        
+ xi161.n534__vss1 =   8.1644n       
+ xi161.n535__net1 =  12.8191n       
+ xi161.n535__net17 =   1.8000        
+ xi161.n535__sbuf_out =   1.8000        
+ xi161.n535__vddio1 =   1.8000        
+ xi161.n535__vss1 =   8.1651n       
+ xi161.n536__net1 =  12.8205n       
+ xi161.n536__net17 =   1.8000        
+ xi161.n536__sbuf_out =   1.8000        
+ xi161.n536__vddio1 =   1.8000        
+ xi161.n536__vss1 =   8.1663n       
+ xi161.n537__net1 =  12.8100n       
+ xi161.n537__net17 =   1.8000        
+ xi161.n537__sbuf_out =   1.8000        
+ xi161.n537__vddio1 =   1.8000        
+ xi161.n537__vss1 =   8.1662n       
+ xi161.n538__net1 =  12.8091n       
+ xi161.n538__net17 =   1.8000        
+ xi161.n538__sbuf_out =   1.8000        
+ xi161.n538__vddio1 =   1.8000        
+ xi161.n538__vss1 =   8.1659n       
+ xi161.n539__net1 =  12.8086n       
+ xi161.n539__net17 =   1.8000        
+ xi161.n539__sbuf_out =   1.8000        
+ xi161.n539__vddio1 =   1.8000        
+ xi161.n539__vss1 =   8.1658n       
+ xi161.n53__net1 =  13.0172n       
+ xi161.n53__net17 =   1.8000        
+ xi161.n53__net7 =   7.3603n       
+ xi161.n53__sbuf_out =   1.8000        
+ xi161.n53__vddio1 =   1.8000        
+ xi161.n53__vss1 =   3.5543n       
+ xi161.n540__net1 =  12.8091n       
+ xi161.n540__net17 =   1.8000        
+ xi161.n540__sbuf_out =   1.8000        
+ xi161.n540__vddio1 =   1.8000        
+ xi161.n540__vss1 =   8.1655n       
+ xi161.n541__net1 =  12.8007n       
+ xi161.n541__net17 =   1.8000        
+ xi161.n541__sbuf_out =   1.8000        
+ xi161.n541__vddio1 =   1.8000        
+ xi161.n541__vss1 =   8.1650n       
+ xi161.n542__net1 =  12.8007n       
+ xi161.n542__net17 =   1.8000        
+ xi161.n542__sbuf_out =   1.8000        
+ xi161.n542__vddio1 =   1.8000        
+ xi161.n542__vss1 =   8.1644n       
+ xi161.n543__net1 =  12.8003n       
+ xi161.n543__net17 =   1.8000        
+ xi161.n543__sbuf_out =   1.8000        
+ xi161.n543__vddio1 =   1.8000        
+ xi161.n543__vss1 =   8.1638n       
+ xi161.n544__net1 =  12.8016n       
+ xi161.n544__net17 =   1.8000        
+ xi161.n544__sbuf_out =   1.8000        
+ xi161.n544__vddio1 =   1.8000        
+ xi161.n544__vss1 =   8.1635n       
+ xi161.n545__net1 =  12.7905n       
+ xi161.n545__net17 =   1.8000        
+ xi161.n545__sbuf_out =   1.8000        
+ xi161.n545__vddio1 =   1.8000        
+ xi161.n545__vss1 =   8.1624n       
+ xi161.n546__net1 =  12.7896n       
+ xi161.n546__net17 =   1.8000        
+ xi161.n546__sbuf_out =   1.8000        
+ xi161.n546__vddio1 =   1.8000        
+ xi161.n546__vss1 =   8.1621n       
+ xi161.n547__net1 =  12.7891n       
+ xi161.n547__net17 =   1.8000        
+ xi161.n547__sbuf_out =   1.8000        
+ xi161.n547__vddio1 =   1.8000        
+ xi161.n547__vss1 =   8.1842n       
+ xi161.n548__net1 =  12.7896n       
+ xi161.n548__net17 =   1.8000        
+ xi161.n548__sbuf_out =   1.8000        
+ xi161.n548__vddio1 =   1.8000        
+ xi161.n548__vss1 =   8.1841n       
+ xi161.n549__net1 =  12.7808n       
+ xi161.n549__net17 =   1.8000        
+ xi161.n549__sbuf_out =   1.8000        
+ xi161.n549__vddio1 =   1.8000        
+ xi161.n549__vss1 =   8.1839n       
+ xi161.n54__net1 =  13.0163n       
+ xi161.n54__net17 =   1.8000        
+ xi161.n54__net7 =   7.3611n       
+ xi161.n54__sbuf_out =   1.8000        
+ xi161.n54__vddio1 =   1.8000        
+ xi161.n54__vss1 =   3.5543n       
+ xi161.n550__net1 =  12.7808n       
+ xi161.n550__net17 =   1.8000        
+ xi161.n550__sbuf_out =   1.8000        
+ xi161.n550__vddio1 =   1.8000        
+ xi161.n550__vss1 =   8.1835n       
+ xi161.n551__net1 =  12.7803n       
+ xi161.n551__net17 =   1.8000        
+ xi161.n551__sbuf_out =   1.8000        
+ xi161.n551__vddio1 =   1.8000        
+ xi161.n551__vss1 =   8.1830n       
+ xi161.n552__net1 =  12.7817n       
+ xi161.n552__net17 =   1.8000        
+ xi161.n552__sbuf_out =   1.8000        
+ xi161.n552__vddio1 =   1.8000        
+ xi161.n552__vss1 =   8.1824n       
+ xi161.n553__net1 =  12.7700n       
+ xi161.n553__net17 =   1.8000        
+ xi161.n553__sbuf_out =   1.8000        
+ xi161.n553__vddio1 =   1.8000        
+ xi161.n553__vss1 =   8.1815n       
+ xi161.n554__net1 =  12.7692n       
+ xi161.n554__net17 =   1.8000        
+ xi161.n554__sbuf_out =   1.8000        
+ xi161.n554__vddio1 =   1.8000        
+ xi161.n554__vss1 =   8.1714n       
+ xi161.n555__net1 =  12.7687n       
+ xi161.n555__net17 =   1.8000        
+ xi161.n555__sbuf_out =   1.8000        
+ xi161.n555__vddio1 =   1.8000        
+ xi161.n555__vss1 =   9.8684n       
+ xi161.n556__net1 =  12.7692n       
+ xi161.n556__net17 =   1.8000        
+ xi161.n556__sbuf_out =   1.8000        
+ xi161.n556__vddio1 =   1.8000        
+ xi161.n556__vss1 =   9.8594n       
+ xi161.n557__net1 =  12.7701n       
+ xi161.n557__net17 =   1.8000        
+ xi161.n557__sbuf_out =   1.8000        
+ xi161.n557__vddio1 =   1.8000        
+ xi161.n557__vss1 =   9.9431n       
+ xi161.n558__net1 =  12.7701n       
+ xi161.n558__net17 =   1.8000        
+ xi161.n558__sbuf_out =   1.8000        
+ xi161.n558__vddio1 =   1.8000        
+ xi161.n558__vss1 =   9.8675n       
+ xi161.n559__net1 =  12.7696n       
+ xi161.n559__net17 =   1.8000        
+ xi161.n559__sbuf_out =   1.8000        
+ xi161.n559__vddio1 =   1.8000        
+ xi161.n559__vss1 =   9.8715n       
+ xi161.n55__net1 =  13.0158n       
+ xi161.n55__net17 =   1.8000        
+ xi161.n55__net7 =   7.3577n       
+ xi161.n55__sbuf_out =   1.8000        
+ xi161.n55__vddio1 =   1.8000        
+ xi161.n55__vss1 =   3.3888n       
+ xi161.n560__net1 =  12.7710n       
+ xi161.n560__net17 =   1.8000        
+ xi161.n560__sbuf_out =   1.8000        
+ xi161.n560__vddio1 =   1.8000        
+ xi161.n560__vss1 =   9.8837n       
+ xi161.n561__net1 =  12.7719n       
+ xi161.n561__net17 =   1.8000        
+ xi161.n561__sbuf_out =   1.8000        
+ xi161.n561__vss1 =   9.8950n       
+ xi161.n562__net1 =  12.7710n       
+ xi161.n562__net17 =   1.8000        
+ xi161.n562__sbuf_out =   1.8000        
+ xi161.n562__vddio1 =   1.8000        
+ xi161.n562__vss1 =   9.9070n       
+ xi161.n563__net1 =  12.7705n       
+ xi161.n563__net17 =   1.8000        
+ xi161.n563__sbuf_out =   1.8000        
+ xi161.n563__vddio1 =   1.8000        
+ xi161.n563__vss1 =   9.9182n       
+ xi161.n564__net1 =  12.7710n       
+ xi161.n564__net17 =   1.8000        
+ xi161.n564__sbuf_out =   1.8000        
+ xi161.n564__vddio1 =   1.8000        
+ xi161.n564__vss1 =   9.9234n       
+ xi161.n565__net1 =  12.7714n       
+ xi161.n565__net17 =   1.8000        
+ xi161.n565__sbuf_out =   1.8000        
+ xi161.n565__vddio1 =   1.8000        
+ xi161.n565__vss1 =   9.9294n       
+ xi161.n566__net1 =  12.7714n       
+ xi161.n566__net17 =   1.8000        
+ xi161.n566__sbuf_out =   1.8000        
+ xi161.n566__vddio1 =   1.8000        
+ xi161.n566__vss1 =   9.9394n       
+ xi161.n567__net1 =  12.7710n       
+ xi161.n567__net17 =   1.8000        
+ xi161.n567__sbuf_out =   1.8000        
+ xi161.n567__vddio1 =   1.8000        
+ xi161.n567__vss1 =   9.9500n       
+ xi161.n568__net1 =  12.7723n       
+ xi161.n568__net17 =   1.8000        
+ xi161.n568__sbuf_out =   1.8000        
+ xi161.n568__vddio1 =   1.8000        
+ xi161.n568__vss1 =   9.9599n       
+ xi161.n569__net1 =  12.7726n       
+ xi161.n569__net17 =   1.8000        
+ xi161.n569__sbuf_out =   1.8000        
+ xi161.n569__vddio1 =   1.8000        
+ xi161.n569__vss1 =   9.9703n       
+ xi161.n56__net1 =  13.0163n       
+ xi161.n56__net17 =   1.8000        
+ xi161.n56__net7 =   7.3586n       
+ xi161.n56__sbuf_out =   1.8000        
+ xi161.n56__vddio1 =   1.8000        
+ xi161.n56__vss1 =   3.3888n       
+ xi161.n570__net1 =  12.7717n       
+ xi161.n570__net17 =   1.8000        
+ xi161.n570__sbuf_out =   1.8000        
+ xi161.n570__vddio1 =   1.8000        
+ xi161.n570__vss1 =   9.9800n       
+ xi161.n571__net1 =  12.7713n       
+ xi161.n571__net17 =   1.8000        
+ xi161.n571__sbuf_out =   1.8000        
+ xi161.n571__vddio1 =   1.8000        
+ xi161.n571__vss1 =   9.9902n       
+ xi161.n572__net1 =  12.7717n       
+ xi161.n572__net17 =   1.8000        
+ xi161.n572__sbuf_out =   1.8000        
+ xi161.n572__vddio1 =   1.8000        
+ xi161.n572__vss1 =   9.9930n       
+ xi161.n573__net1 =  13.0239n       
+ xi161.n573__net17 =   1.8000        
+ xi161.n573__sbuf_out =   1.8000        
+ xi161.n573__vddio1 =   1.8000        
+ xi161.n573__vss1 =  10.0016n       
+ xi161.n574__net1 =  13.0231n       
+ xi161.n574__net17 =   1.8000        
+ xi161.n574__sbuf_out =   1.8000        
+ xi161.n574__vddio1 =   1.8000        
+ xi161.n574__vss1 =  10.0144n       
+ xi161.n575__net1 =  13.0226n       
+ xi161.n575__net17 =   1.8000        
+ xi161.n575__sbuf_out =   1.8000        
+ xi161.n575__vddio1 =   1.8000        
+ xi161.n575__vss1 =  10.0261n       
+ xi161.n576__net1 =  13.0231n       
+ xi161.n576__net17 =   1.8000        
+ xi161.n576__sbuf_out =   1.8000        
+ xi161.n576__vddio1 =   1.8000        
+ xi161.n576__vss1 =  10.0331n       
+ xi161.n577__net1 =  13.0203n       
+ xi161.n577__net17 =   1.8000        
+ xi161.n577__sbuf_out =   1.8000        
+ xi161.n577__vddio1 =   1.8000        
+ xi161.n577__vss1 =   9.8517n       
+ xi161.n578__net1 =  13.0203n       
+ xi161.n578__net17 =   1.8000        
+ xi161.n578__sbuf_out =   1.8000        
+ xi161.n578__vss1 =   9.8895n       
+ xi161.n579__net1 =  13.0198n       
+ xi161.n579__net17 =   1.8000        
+ xi161.n579__sbuf_out =   1.8000        
+ xi161.n579__vddio1 =   1.8000        
+ xi161.n579__vss1 =   9.9016n       
+ xi161.n57__net1 =  13.0131n       
+ xi161.n57__net17 =   1.8000        
+ xi161.n57__net7 =   7.3546n       
+ xi161.n57__sbuf_out =   1.8000        
+ xi161.n57__vddio1 =   1.8000        
+ xi161.n57__vss1 =   3.2229n       
+ xi161.n580__net1 =  13.0212n       
+ xi161.n580__net17 =   1.8000        
+ xi161.n580__sbuf_out =   1.8000        
+ xi161.n580__vddio1 =   1.8000        
+ xi161.n580__vss1 =   9.9130n       
+ xi161.n581__net1 =  13.0173n       
+ xi161.n581__net17 =   1.8000        
+ xi161.n581__sbuf_out =   1.8000        
+ xi161.n581__vddio1 =   1.8000        
+ xi161.n581__vss1 =   9.9249n       
+ xi161.n582__net1 =  13.0164n       
+ xi161.n582__net17 =   1.8000        
+ xi161.n582__sbuf_out =   1.8000        
+ xi161.n582__vddio1 =   1.8000        
+ xi161.n582__vss1 =   9.9362n       
+ xi161.n583__net1 =  13.0159n       
+ xi161.n583__net17 =   1.8000        
+ xi161.n583__sbuf_out =   1.8000        
+ xi161.n583__vddio1 =   1.8000        
+ xi161.n583__vss1 =   9.9474n       
+ xi161.n584__net1 =  13.0164n       
+ xi161.n584__net17 =   1.8000        
+ xi161.n584__sbuf_out =   1.8000        
+ xi161.n584__vddio1 =   1.8000        
+ xi161.n584__vss1 =   9.9574n       
+ xi161.n585__net1 =  13.0131n       
+ xi161.n585__net17 =   1.8000        
+ xi161.n585__sbuf_out =   1.8000        
+ xi161.n585__vddio1 =   1.8000        
+ xi161.n585__vss1 =   9.9679n       
+ xi161.n586__net1 =  13.0131n       
+ xi161.n586__net17 =   1.8000        
+ xi161.n586__sbuf_out =   1.8000        
+ xi161.n586__vddio1 =   1.8000        
+ xi161.n586__vss1 =   9.9778n       
+ xi161.n587__net1 =  13.0127n       
+ xi161.n587__net17 =   1.8000        
+ xi161.n587__sbuf_out =   1.8000        
+ xi161.n587__vddio1 =   1.8000        
+ xi161.n587__vss1 =   9.9882n       
+ xi161.n588__net1 =  13.0140n       
+ xi161.n588__net17 =   1.8000        
+ xi161.n588__sbuf_out =   1.8000        
+ xi161.n588__vddio1 =   1.8000        
+ xi161.n588__vss1 =   9.9980n       
+ xi161.n589__net1 =  13.0095n       
+ xi161.n589__net17 =   1.8000        
+ xi161.n589__sbuf_out =   1.8000        
+ xi161.n589__vddio1 =   1.8000        
+ xi161.n589__vss1 =  10.0082n       
+ xi161.n58__net1 =  13.0131n       
+ xi161.n58__net17 =   1.8000        
+ xi161.n58__net7 =   7.3554n       
+ xi161.n58__sbuf_out =   1.8000        
+ xi161.n58__vddio1 =   1.8000        
+ xi161.n58__vss1 =   3.2229n       
+ xi161.n590__net1 =  13.0086n       
+ xi161.n590__net17 =   1.8000        
+ xi161.n590__sbuf_out =   1.8000        
+ xi161.n590__vddio1 =   1.8000        
+ xi161.n590__vss1 =  10.0196n       
+ xi161.n591__net1 =  13.0082n       
+ xi161.n591__net17 =   1.8000        
+ xi161.n591__sbuf_out =   1.8000        
+ xi161.n591__vddio1 =   1.8000        
+ xi161.n591__vss1 =  10.0324n       
+ xi161.n592__net1 =  13.0086n       
+ xi161.n592__net17 =   1.8000        
+ xi161.n592__sbuf_out =   1.8000        
+ xi161.n592__vddio1 =   1.8000        
+ xi161.n592__vss1 =  10.0351n       
+ xi161.n593__net1 =  13.0049n       
+ xi161.n593__net17 =   1.8000        
+ xi161.n593__sbuf_out =   1.8000        
+ xi161.n593__vddio1 =   1.8000        
+ xi161.n593__vss1 =  11.2958n       
+ xi161.n594__net1 =  13.0049n       
+ xi161.n594__net17 =   1.8000        
+ xi161.n594__sbuf_out =   1.8000        
+ xi161.n594__vddio1 =   1.8000        
+ xi161.n594__vss1 =  11.2868n       
+ xi161.n595__net1 =  13.0045n       
+ xi161.n595__net17 =   1.8000        
+ xi161.n595__sbuf_out =   1.8000        
+ xi161.n595__vddio1 =   1.8000        
+ xi161.n595__vss1 =  11.2894n       
+ xi161.n596__net1 =  13.0058n       
+ xi161.n596__net17 =   1.8000        
+ xi161.n596__sbuf_out =   1.8000        
+ xi161.n596__vddio1 =   1.8000        
+ xi161.n596__vss1 =  11.2872n       
+ xi161.n597__net1 =  13.0007n       
+ xi161.n597__net17 =   1.8000        
+ xi161.n597__sbuf_out =   1.8000        
+ xi161.n597__vddio1 =   1.8000        
+ xi161.n597__vss1 =  11.2878n       
+ xi161.n598__net1 =  12.9998n       
+ xi161.n598__net17 =   1.8000        
+ xi161.n598__sbuf_out =   1.8000        
+ xi161.n598__vddio1 =   1.8000        
+ xi161.n598__vss1 =  11.2887n       
+ xi161.n599__net1 =  12.9993n       
+ xi161.n599__net17 =   1.8000        
+ xi161.n599__sbuf_out =   1.8000        
+ xi161.n599__vddio1 =   1.8000        
+ xi161.n599__vss1 =  11.2892n       
+ xi161.n59__net1 =  13.0126n       
+ xi161.n59__net17 =   1.8000        
+ xi161.n59__net7 =   7.3508n       
+ xi161.n59__sbuf_out =   1.8000        
+ xi161.n59__vddio1 =   1.8000        
+ xi161.n59__vss1 =   3.0481n       
+ xi161.n5__net1 =  12.8195n       
+ xi161.n5__net17 =   1.8000        
+ xi161.n5__net3 =   1.8000        
+ xi161.n5__net7 =   7.3605n       
+ xi161.n5__sbuf_in =  22.4552n       
+ xi161.n5__sbuf_out =   1.8000        
+ xi161.n5__vddio1 =   1.8000        
+ xi161.n5__vss1 =   1.1906n       
+ xi161.n600__net1 =  12.9998n       
+ xi161.n600__net17 =   1.8000        
+ xi161.n600__sbuf_out =   1.8000        
+ xi161.n600__vddio1 =   1.8000        
+ xi161.n600__vss1 =  11.2894n       
+ xi161.n601__net1 =  12.9957n       
+ xi161.n601__net17 =   1.8000        
+ xi161.n601__sbuf_out =   1.8000        
+ xi161.n601__vddio1 =   1.8000        
+ xi161.n601__vss1 =  11.2899n       
+ xi161.n602__net1 =  12.9957n       
+ xi161.n602__net17 =   1.8000        
+ xi161.n602__sbuf_out =   1.8000        
+ xi161.n602__vddio1 =   1.8000        
+ xi161.n602__vss1 =  11.2902n       
+ xi161.n603__net1 =  12.9952n       
+ xi161.n603__net17 =   1.8000        
+ xi161.n603__sbuf_out =   1.8000        
+ xi161.n603__vddio1 =   1.8000        
+ xi161.n603__vss1 =  11.2904n       
+ xi161.n604__net1 =  12.9966n       
+ xi161.n604__net17 =   1.8000        
+ xi161.n604__sbuf_out =   1.8000        
+ xi161.n604__vddio1 =   1.8000        
+ xi161.n604__vss1 =  11.2904n       
+ xi161.n605__net1 =  12.9909n       
+ xi161.n605__net17 =   1.8000        
+ xi161.n605__sbuf_out =   1.8000        
+ xi161.n605__vddio1 =   1.8000        
+ xi161.n605__vss1 =  11.2906n       
+ xi161.n606__net1 =  12.9900n       
+ xi161.n606__net17 =   1.8000        
+ xi161.n606__sbuf_out =   1.8000        
+ xi161.n607__net1 =  12.9895n       
+ xi161.n607__net17 =   1.8000        
+ xi161.n607__sbuf_out =   1.8000        
+ xi161.n607__vddio1 =   1.8000        
+ xi161.n607__vss1 =  11.2865n       
+ xi161.n608__net1 =  12.9900n       
+ xi161.n608__net17 =   1.8000        
+ xi161.n608__sbuf_out =   1.8000        
+ xi161.n608__vss1 =  11.3058n       
+ xi161.n609__net1 =  12.9854n       
+ xi161.n609__net17 =   1.8000        
+ xi161.n609__sbuf_out =   1.8000        
+ xi161.n609__vddio1 =   1.8000        
+ xi161.n609__vss1 =  11.3066n       
+ xi161.n60__net1 =  13.0139n       
+ xi161.n60__net17 =   1.8000        
+ xi161.n60__net7 =   7.3516n       
+ xi161.n60__sbuf_out =   1.8000        
+ xi161.n60__vddio1 =   1.8000        
+ xi161.n60__vss1 =   3.0481n       
+ xi161.n610__net1 =  12.9854n       
+ xi161.n610__net17 =   1.8000        
+ xi161.n610__sbuf_out =   1.8000        
+ xi161.n610__vddio1 =   1.8000        
+ xi161.n610__vss1 =  11.3073n       
+ xi161.n611__net1 =  12.9849n       
+ xi161.n611__net17 =   1.8000        
+ xi161.n611__sbuf_out =   1.8000        
+ xi161.n611__vddio1 =   1.8000        
+ xi161.n611__vss1 =  11.3078n       
+ xi161.n612__net1 =  12.9862n       
+ xi161.n612__net17 =   1.8000        
+ xi161.n612__sbuf_out =   1.8000        
+ xi161.n612__vddio1 =   1.8000        
+ xi161.n612__vss1 =  11.3082n       
+ xi161.n613__net1 =  12.9799n       
+ xi161.n613__net17 =   1.8000        
+ xi161.n613__sbuf_out =   1.8000        
+ xi161.n613__vddio1 =   1.8000        
+ xi161.n613__vss1 =  11.3084n       
+ xi161.n614__net1 =  12.9790n       
+ xi161.n614__net17 =   1.8000        
+ xi161.n614__sbuf_out =   1.8000        
+ xi161.n614__vddio1 =   1.8000        
+ xi161.n614__vss1 =  11.3085n       
+ xi161.n615__net1 =  12.9786n       
+ xi161.n615__net17 =   1.8000        
+ xi161.n615__sbuf_out =   1.8000        
+ xi161.n615__vddio1 =   1.8000        
+ xi161.n615__vss1 =  11.2888n       
+ xi161.n616__net1 =  12.9790n       
+ xi161.n616__net17 =   1.8000        
+ xi161.n616__sbuf_out =   1.8000        
+ xi161.n616__vddio1 =   1.8000        
+ xi161.n616__vss1 =  11.2798n       
+ xi161.n617__net1 =  12.9467n       
+ xi161.n617__net17 =   1.8000        
+ xi161.n617__sbuf_out =   1.8000        
+ xi161.n617__vddio1 =   1.8000        
+ xi161.n617__vss1 =  11.2848n       
+ xi161.n618__net1 =  12.9472n       
+ xi161.n618__net17 =   1.8000        
+ xi161.n618__sbuf_out =   1.8000        
+ xi161.n618__vddio1 =   1.8000        
+ xi161.n618__vss1 =  11.2804n       
+ xi161.n619__net1 =  12.9481n       
+ xi161.n619__net17 =   1.8000        
+ xi161.n619__sbuf_out =   1.8000        
+ xi161.n619__vddio1 =   1.8000        
+ xi161.n619__vss1 =  11.2818n       
+ xi161.n61__net1 =  13.0094n       
+ xi161.n61__net17 =   1.8000        
+ xi161.n61__net7 =   7.3463n       
+ xi161.n61__sbuf_out =   1.8000        
+ xi161.n61__vss1 =   2.9063n       
+ xi161.n620__net1 =  12.9472n       
+ xi161.n620__net17 =   1.8000        
+ xi161.n620__sbuf_out =   1.8000        
+ xi161.n620__vddio1 =   1.8000        
+ xi161.n620__vss1 =  11.2835n       
+ xi161.n621__net1 =  12.9398n       
+ xi161.n621__net17 =   1.8000        
+ xi161.n621__sbuf_out =   1.8000        
+ xi161.n621__vddio1 =   1.8000        
+ xi161.n621__vss1 =  11.2845n       
+ xi161.n622__net1 =  12.9403n       
+ xi161.n622__net17 =   1.8000        
+ xi161.n622__sbuf_out =   1.8000        
+ xi161.n622__vddio1 =   1.8000        
+ xi161.n622__vss1 =  11.2849n       
+ xi161.n623__net1 =  12.9403n       
+ xi161.n623__net17 =   1.8000        
+ xi161.n623__sbuf_out =   1.8000        
+ xi161.n623__vddio1 =   1.8000        
+ xi161.n623__vss1 =  11.2859n       
+ xi161.n624__net1 =  12.9412n       
+ xi161.n624__net17 =   1.8000        
+ xi161.n624__sbuf_out =   1.8000        
+ xi161.n624__vddio1 =   1.8000        
+ xi161.n624__vss1 =  11.2866n       
+ xi161.n625__net1 =  12.9343n       
+ xi161.n625__net17 =   1.8000        
+ xi161.n625__sbuf_out =   1.8000        
+ xi161.n625__vddio1 =   1.8000        
+ xi161.n625__vss1 =  11.2870n       
+ xi161.n626__net1 =  12.9348n       
+ xi161.n626__net17 =   1.8000        
+ xi161.n626__sbuf_out =   1.8000        
+ xi161.n626__vddio1 =   1.8000        
+ xi161.n626__vss1 =  11.2870n       
+ xi161.n627__net1 =  12.9356n       
+ xi161.n627__net17 =   1.8000        
+ xi161.n627__sbuf_out =   1.8000        
+ xi161.n627__vddio1 =   1.8000        
+ xi161.n627__vss1 =  11.2873n       
+ xi161.n628__net1 =  12.9348n       
+ xi161.n628__net17 =   1.8000        
+ xi161.n628__sbuf_out =   1.8000        
+ xi161.n628__vddio1 =   1.8000        
+ xi161.n629__net1 =  12.9268n       
+ xi161.n629__net17 =   1.8000        
+ xi161.n629__sbuf_out =   1.8000        
+ xi161.n629__vddio1 =   1.8000        
+ xi161.n629__vss1 =  11.2888n       
+ xi161.n62__net1 =  13.0085n       
+ xi161.n62__net17 =   1.8000        
+ xi161.n62__net7 =   7.3472n       
+ xi161.n62__sbuf_out =   1.8000        
+ xi161.n62__vddio1 =   1.8000        
+ xi161.n62__vss1 =   2.9063n       
+ xi161.n630__net1 =  12.9272n       
+ xi161.n630__net17 =   1.8000        
+ xi161.n630__sbuf_out =   1.8000        
+ xi161.n630__vddio1 =   1.8000        
+ xi161.n630__vss1 =  11.2756n       
+ xi161.n631__net1 =  12.9272n       
+ xi161.n631__net17 =   1.8000        
+ xi161.n631__sbuf_out =   1.8000        
+ xi161.n631__vddio1 =   1.8000        
+ xi161.n631__vss1 =  11.2998n       
+ xi161.n632__net1 =  12.9281n       
+ xi161.n632__net17 =   1.8000        
+ xi161.n632__sbuf_out =   1.8000        
+ xi161.n632__vddio1 =   1.8000        
+ xi161.n632__vss1 =  11.2998n       
+ xi161.n633__net1 =  12.9208n       
+ xi161.n633__net17 =   1.8000        
+ xi161.n633__sbuf_out =   1.8000        
+ xi161.n633__vddio1 =   1.8000        
+ xi161.n633__vss1 =  11.3015n       
+ xi161.n634__net1 =  12.9212n       
+ xi161.n634__net17 =   1.8000        
+ xi161.n634__sbuf_out =   1.8000        
+ xi161.n634__vddio1 =   1.8000        
+ xi161.n634__vss1 =  11.3015n       
+ xi161.n635__net1 =  12.9221n       
+ xi161.n635__net17 =   1.8000        
+ xi161.n635__sbuf_out =   1.8000        
+ xi161.n635__vddio1 =   1.8000        
+ xi161.n635__vss1 =  11.3028n       
+ xi161.n636__net1 =  12.9212n       
+ xi161.n636__net17 =   1.8000        
+ xi161.n636__sbuf_out =   1.8000        
+ xi161.n636__vss1 =  11.3028n       
+ xi161.n637__net1 =  12.9126n       
+ xi161.n637__net17 =   1.8000        
+ xi161.n637__sbuf_out =   1.8000        
+ xi161.n637__vddio1 =   1.8000        
+ xi161.n637__vss1 =  11.3039n       
+ xi161.n638__net1 =  12.9131n       
+ xi161.n638__net17 =   1.8000        
+ xi161.n638__sbuf_out =   1.8000        
+ xi161.n638__vss1 =  11.3039n       
+ xi161.n639__net1 =  12.9131n       
+ xi161.n639__net17 =   1.8000        
+ xi161.n639__sbuf_out =   1.8000        
+ xi161.n639__vddio1 =   1.8000        
+ xi161.n639__vss1 =  11.3046n       
+ xi161.n63__net1 =  13.0081n       
+ xi161.n63__net17 =   1.8000        
+ xi161.n63__net7 =   7.3413n       
+ xi161.n63__sbuf_out =   1.8000        
+ xi161.n63__vddio1 =   1.8000        
+ xi161.n640__net1 =  12.9140n       
+ xi161.n640__net17 =   1.8000        
+ xi161.n640__sbuf_out =   1.8000        
+ xi161.n640__vddio1 =   1.8000        
+ xi161.n640__vss1 =  11.3046n       
+ xi161.n641__net1 =  12.9061n       
+ xi161.n641__net17 =   1.8000        
+ xi161.n641__sbuf_out =   1.8000        
+ xi161.n641__vddio1 =   1.8000        
+ xi161.n641__vss1 =  11.3050n       
+ xi161.n642__net1 =  12.9066n       
+ xi161.n642__net17 =   1.8000        
+ xi161.n642__sbuf_out =   1.8000        
+ xi161.n642__vddio1 =   1.8000        
+ xi161.n642__vss1 =  11.3050n       
+ xi161.n643__net1 =  12.9075n       
+ xi161.n643__net17 =   1.8000        
+ xi161.n643__sbuf_out =   1.8000        
+ xi161.n643__vddio1 =   1.8000        
+ xi161.n643__vss1 =  11.3052n       
+ xi161.n644__net1 =  12.9066n       
+ xi161.n644__net17 =   1.8000        
+ xi161.n644__sbuf_out =   1.8000        
+ xi161.n644__vddio1 =   1.8000        
+ xi161.n644__vss1 =  11.3052n       
+ xi161.n645__net1 =  12.8974n       
+ xi161.n645__net17 =   1.8000        
+ xi161.n645__sbuf_out =   1.8000        
+ xi161.n645__vddio1 =   1.8000        
+ xi161.n645__vss1 =  11.2614n       
+ xi161.n646__net1 =  12.8979n       
+ xi161.n646__net17 =   1.8000        
+ xi161.n646__sbuf_out =   1.8000        
+ xi161.n646__vddio1 =   1.8000        
+ xi161.n646__vss1 =  11.2524n       
+ xi161.n647__net1 =  12.8979n       
+ xi161.n647__net17 =   1.8000        
+ xi161.n647__sbuf_out =   1.8000        
+ xi161.n647__vddio1 =   1.8000        
+ xi161.n647__vss1 =  11.2574n       
+ xi161.n648__net1 =  12.8988n       
+ xi161.n648__net17 =   1.8000        
+ xi161.n648__sbuf_out =   1.8000        
+ xi161.n648__vddio1 =   1.8000        
+ xi161.n648__vss1 =  11.2530n       
+ xi161.n649__net1 =  12.8905n       
+ xi161.n649__net17 =   1.8000        
+ xi161.n649__sbuf_out =   1.8000        
+ xi161.n649__vddio1 =   1.8000        
+ xi161.n649__vss1 =  11.2544n       
+ xi161.n64__net1 =  13.0085n       
+ xi161.n64__net17 =   1.8000        
+ xi161.n64__net7 =   7.3422n       
+ xi161.n64__sbuf_out =   1.8000        
+ xi161.n64__vddio1 =   1.8000        
+ xi161.n64__vss1 =   2.9109n       
+ xi161.n650__net1 =  12.8910n       
+ xi161.n650__net17 =   1.8000        
+ xi161.n650__sbuf_out =   1.8000        
+ xi161.n650__vddio1 =   1.8000        
+ xi161.n650__vss1 =  11.2561n       
+ xi161.n651__net1 =  12.8918n       
+ xi161.n651__net17 =   1.8000        
+ xi161.n651__sbuf_out =   1.8000        
+ xi161.n651__vddio1 =   1.8000        
+ xi161.n651__vss1 =  11.2571n       
+ xi161.n652__net1 =  12.8910n       
+ xi161.n652__net17 =   1.8000        
+ xi161.n652__sbuf_out =   1.8000        
+ xi161.n652__vddio1 =   1.8000        
+ xi161.n652__vss1 =  11.2574n       
+ xi161.n653__net1 =  12.8811n       
+ xi161.n653__net17 =   1.8000        
+ xi161.n653__sbuf_out =   1.8000        
+ xi161.n653__vddio1 =   1.8000        
+ xi161.n653__vss1 =  11.2585n       
+ xi161.n654__net1 =  12.8816n       
+ xi161.n654__net17 =   1.8000        
+ xi161.n654__sbuf_out =   1.8000        
+ xi161.n654__vddio1 =   1.8000        
+ xi161.n654__vss1 =  11.2592n       
+ xi161.n655__net1 =  12.8816n       
+ xi161.n655__net17 =   1.8000        
+ xi161.n655__sbuf_out =   1.8000        
+ xi161.n655__vddio1 =   1.8000        
+ xi161.n655__vss1 =  11.2596n       
+ xi161.n656__net1 =  12.8825n       
+ xi161.n656__net17 =   1.8000        
+ xi161.n656__sbuf_out =   1.8000        
+ xi161.n656__vddio1 =   1.8000        
+ xi161.n656__vss1 =  11.2596n       
+ xi161.n657__net1 =  12.8737n       
+ xi161.n657__net17 =   1.8000        
+ xi161.n657__sbuf_out =   1.8000        
+ xi161.n657__vddio1 =   1.8000        
+ xi161.n657__vss1 =  11.2598n       
+ xi161.n658__net1 =  12.8742n       
+ xi161.n658__net17 =   1.8000        
+ xi161.n658__sbuf_out =   1.8000        
+ xi161.n658__vddio1 =   1.8000        
+ xi161.n659__net1 =  12.8751n       
+ xi161.n659__net17 =   1.8000        
+ xi161.n659__sbuf_out =   1.8000        
+ xi161.n659__vddio1 =   1.8000        
+ xi161.n659__vss1 =  11.2614n       
+ xi161.n65__net1 =  13.0049n       
+ xi161.n65__net17 =   1.8000        
+ xi161.n65__net7 =   7.3356n       
+ xi161.n65__sbuf_out =   1.8000        
+ xi161.n65__vddio1 =   1.8000        
+ xi161.n65__vss1 =   2.9102n       
+ xi161.n660__net1 =  12.8742n       
+ xi161.n660__net17 =   1.8000        
+ xi161.n660__sbuf_out =   1.8000        
+ xi161.n660__vddio1 =   1.8000        
+ xi161.n660__vss1 =  11.2482n       
+ xi161.n661__net1 =  13.0530n       
+ xi161.n661__net17 =   1.8000        
+ xi161.n661__sbuf_out =   1.8000        
+ xi161.n661__vddio1 =   1.8000        
+ xi161.n661__vss1 =  11.2724n       
+ xi161.n662__net1 =  13.0535n       
+ xi161.n662__net17 =   1.8000        
+ xi161.n662__sbuf_out =   1.8000        
+ xi161.n662__vddio1 =   1.8000        
+ xi161.n662__vss1 =  11.2724n       
+ xi161.n663__net1 =  13.0544n       
+ xi161.n663__net17 =   1.8000        
+ xi161.n663__sbuf_out =   1.8000        
+ xi161.n663__vddio1 =   1.8000        
+ xi161.n663__vss1 =  11.2741n       
+ xi161.n664__net1 =  13.0535n       
+ xi161.n664__net17 =   1.8000        
+ xi161.n664__sbuf_out =   1.8000        
+ xi161.n664__vddio1 =   1.8000        
+ xi161.n664__vss1 =  11.2741n       
+ xi161.n665__net1 =  13.0527n       
+ xi161.n665__net17 =   1.8000        
+ xi161.n665__sbuf_out =   1.8000        
+ xi161.n665__vddio1 =   1.8000        
+ xi161.n665__vss1 =  11.2754n       
+ xi161.n666__net1 =  13.0532n       
+ xi161.n666__net17 =   1.8000        
+ xi161.n666__sbuf_out =   1.8000        
+ xi161.n666__vss1 =  11.2754n       
+ xi161.n667__net1 =  13.0532n       
+ xi161.n667__net17 =   1.8000        
+ xi161.n667__sbuf_out =   1.8000        
+ xi161.n667__vddio1 =   1.8000        
+ xi161.n667__vss1 =  11.2764n       
+ xi161.n668__net1 =  13.0541n       
+ xi161.n668__net17 =   1.8000        
+ xi161.n668__sbuf_out =   1.8000        
+ xi161.n668__vss1 =  11.2764n       
+ xi161.n669__net1 =  13.0522n       
+ xi161.n669__net17 =   1.8000        
+ xi161.n669__sbuf_out =   1.8000        
+ xi161.n669__vddio1 =   1.8000        
+ xi161.n669__vss1 =  11.2771n       
+ xi161.n66__net1 =  13.0049n       
+ xi161.n66__net17 =   1.8000        
+ xi161.n66__net7 =   7.3365n       
+ xi161.n66__sbuf_out =   1.8000        
+ xi161.n66__vddio1 =   1.8000        
+ xi161.n66__vss1 =   2.9108n       
+ xi161.n670__net1 =  13.0527n       
+ xi161.n670__net17 =   1.8000        
+ xi161.n670__sbuf_out =   1.8000        
+ xi161.n670__vddio1 =   1.8000        
+ xi161.n670__vss1 =  11.2771n       
+ xi161.n671__net1 =  13.0536n       
+ xi161.n671__net17 =   1.8000        
+ xi161.n671__sbuf_out =   1.8000        
+ xi161.n671__vddio1 =   1.8000        
+ xi161.n671__vss1 =  11.2775n       
+ xi161.n672__net1 =  13.0527n       
+ xi161.n672__net17 =   1.8000        
+ xi161.n672__sbuf_out =   1.8000        
+ xi161.n672__vddio1 =   1.8000        
+ xi161.n672__vss1 =  11.2775n       
+ xi161.n673__net1 =  13.0513n       
+ xi161.n673__net17 =   1.8000        
+ xi161.n673__sbuf_out =   1.8000        
+ xi161.n673__vddio1 =   1.8000        
+ xi161.n673__vss1 =  11.2778n       
+ xi161.n674__net1 =  13.0518n       
+ xi161.n674__net17 =   1.8000        
+ xi161.n674__sbuf_out =   1.8000        
+ xi161.n674__vddio1 =   1.8000        
+ xi161.n674__vss1 =  11.2778n       
+ xi161.n675__net1 =  13.0518n       
+ xi161.n675__net17 =   1.8000        
+ xi161.n675__sbuf_out =   1.8000        
+ xi161.n675__vddio1 =   1.8000        
+ xi161.n675__vss1 =  11.2157n       
+ xi161.n676__net1 =  13.0527n       
+ xi161.n676__net17 =   1.8000        
+ xi161.n676__sbuf_out =   1.8000        
+ xi161.n676__vddio1 =   1.8000        
+ xi161.n676__vss1 =  11.2067n       
+ xi161.n677__net1 =  13.0504n       
+ xi161.n677__net17 =   1.8000        
+ xi161.n677__sbuf_out =   1.8000        
+ xi161.n677__vddio1 =   1.8000        
+ xi161.n677__vss1 =  11.2118n       
+ xi161.n678__net1 =  13.0509n       
+ xi161.n678__net17 =   1.8000        
+ xi161.n678__sbuf_out =   1.8000        
+ xi161.n678__vddio1 =   1.8000        
+ xi161.n678__vss1 =  11.2074n       
+ xi161.n679__net1 =  13.0518n       
+ xi161.n679__net17 =   1.8000        
+ xi161.n679__sbuf_out =   1.8000        
+ xi161.n679__vddio1 =   1.8000        
+ xi161.n679__vss1 =  11.2087n       
+ xi161.n67__net1 =  13.0044n       
+ xi161.n67__net17 =   1.8000        
+ xi161.n67__net7 =   7.3292n       
+ xi161.n67__sbuf_out =   1.8000        
+ xi161.n67__vddio1 =   1.8000        
+ xi161.n67__vss1 =   2.9107n       
+ xi161.n680__net1 =  13.0509n       
+ xi161.n680__net17 =   1.8000        
+ xi161.n680__sbuf_out =   1.8000        
+ xi161.n680__vddio1 =   1.8000        
+ xi161.n680__vss1 =  11.2104n       
+ xi161.n681__net1 =  13.0489n       
+ xi161.n681__net17 =   1.8000        
+ xi161.n681__sbuf_out =   1.8000        
+ xi161.n681__vddio1 =   1.8000        
+ xi161.n681__vss1 =  11.2114n       
+ xi161.n682__net1 =  13.0494n       
+ xi161.n682__net17 =   1.8000        
+ xi161.n682__sbuf_out =   1.8000        
+ xi161.n682__vddio1 =   1.8000        
+ xi161.n682__vss1 =  11.2118n       
+ xi161.n683__net1 =  13.0494n       
+ xi161.n683__net17 =   1.8000        
+ xi161.n683__sbuf_out =   1.8000        
+ xi161.n683__vddio1 =   1.8000        
+ xi161.n683__vss1 =  11.2128n       
+ xi161.n684__net1 =  13.0503n       
+ xi161.n684__net17 =   1.8000        
+ xi161.n684__sbuf_out =   1.8000        
+ xi161.n684__vddio1 =   1.8000        
+ xi161.n684__vss1 =  11.2135n       
+ xi161.n685__net1 =  13.0475n       
+ xi161.n685__net17 =   1.8000        
+ xi161.n685__sbuf_out =   1.8000        
+ xi161.n685__vddio1 =   1.8000        
+ xi161.n685__vss1 =  11.2139n       
+ xi161.n686__net1 =  13.0480n       
+ xi161.n686__net17 =   1.8000        
+ xi161.n686__sbuf_out =   1.8000        
+ xi161.n686__vddio1 =   1.8000        
+ xi161.n686__vss1 =  11.2139n       
+ xi161.n687__net1 =  13.0489n       
+ xi161.n687__net17 =   1.8000        
+ xi161.n687__sbuf_out =   1.8000        
+ xi161.n687__vddio1 =   1.8000        
+ xi161.n687__vss1 =  11.2142n       
+ xi161.n688__net1 =  13.0480n       
+ xi161.n688__net17 =   1.8000        
+ xi161.n688__sbuf_out =   1.8000        
+ xi161.n688__vddio1 =   1.8000        
+ xi161.n689__net1 =  13.0454n       
+ xi161.n689__net17 =   1.8000        
+ xi161.n689__sbuf_out =   1.8000        
+ xi161.n689__vddio1 =   1.8000        
+ xi161.n689__vss1 =  11.2157n       
+ xi161.n68__net1 =  13.0057n       
+ xi161.n68__net17 =   1.8000        
+ xi161.n68__net7 =   7.3301n       
+ xi161.n68__sbuf_out =   1.8000        
+ xi161.n68__vddio1 =   1.8000        
+ xi161.n68__vss1 =   2.9105n       
+ xi161.n690__net1 =  13.0459n       
+ xi161.n690__net17 =   1.8000        
+ xi161.n690__sbuf_out =   1.8000        
+ xi161.n690__vddio1 =   1.8000        
+ xi161.n690__vss1 =  11.2025n       
+ xi161.n691__net1 =  13.0459n       
+ xi161.n691__net17 =   1.8000        
+ xi161.n691__sbuf_out =   1.8000        
+ xi161.n691__vddio1 =   1.8000        
+ xi161.n691__vss1 =  11.2267n       
+ xi161.n692__net1 =  13.0468n       
+ xi161.n692__net17 =   1.8000        
+ xi161.n692__sbuf_out =   1.8000        
+ xi161.n692__vddio1 =   1.8000        
+ xi161.n692__vss1 =  11.2267n       
+ xi161.n693__net1 =  13.0436n       
+ xi161.n693__net17 =   1.8000        
+ xi161.n693__sbuf_out =   1.8000        
+ xi161.n693__vddio1 =   1.8000        
+ xi161.n693__vss1 =  11.2284n       
+ xi161.n694__net1 =  13.0441n       
+ xi161.n694__net17 =   1.8000        
+ xi161.n694__sbuf_out =   1.8000        
+ xi161.n694__vddio1 =   1.8000        
+ xi161.n694__vss1 =  11.2284n       
+ xi161.n695__net1 =  13.0449n       
+ xi161.n695__net17 =   1.8000        
+ xi161.n695__sbuf_out =   1.8000        
+ xi161.n695__vddio1 =   1.8000        
+ xi161.n695__vss1 =  11.2297n       
+ xi161.n696__net1 =  13.0441n       
+ xi161.n696__net17 =   1.8000        
+ xi161.n696__sbuf_out =   1.8000        
+ xi161.n696__vss1 =  11.2297n       
+ xi161.n697__net1 =  13.0409n       
+ xi161.n697__net17 =   1.8000        
+ xi161.n697__sbuf_out =   1.8000        
+ xi161.n697__vddio1 =   1.8000        
+ xi161.n697__vss1 =  11.2308n       
+ xi161.n698__net1 =  13.0414n       
+ xi161.n698__net17 =   1.8000        
+ xi161.n698__sbuf_out =   1.8000        
+ xi161.n698__vss1 =  11.2308n       
+ xi161.n699__net1 =  13.0414n       
+ xi161.n699__net17 =   1.8000        
+ xi161.n699__sbuf_out =   1.8000        
+ xi161.n699__vddio1 =   1.8000        
+ xi161.n699__vss1 =  11.2315n       
+ xi161.n69__net1 =  13.0006n       
+ xi161.n69__net17 =   1.8000        
+ xi161.n69__net7 =   7.3643n       
+ xi161.n69__sbuf_out =   1.8000        
+ xi161.n69__vddio1 =   1.8000        
+ xi161.n69__vss1 =   2.9101n       
+ xi161.n6__net1 =  12.8195n       
+ xi161.n6__net17 =   1.8000        
+ xi161.n6__net3 =   1.8000        
+ xi161.n6__net7 =   7.3579n       
+ xi161.n6__sbuf_in =  22.4574n       
+ xi161.n6__sbuf_out =   1.8000        
+ xi161.n6__vddio1 =   1.8000        
+ xi161.n6__vss1 =   1.1102n       
+ xi161.n700__net1 =  13.0423n       
+ xi161.n700__net17 =   1.8000        
+ xi161.n700__sbuf_out =   1.8000        
+ xi161.n700__vddio1 =   1.8000        
+ xi161.n700__vss1 =  11.2315n       
+ xi161.n701__net1 =  13.0386n       
+ xi161.n701__net17 =   1.8000        
+ xi161.n701__sbuf_out =   1.8000        
+ xi161.n701__vddio1 =   1.8000        
+ xi161.n701__vss1 =  11.2319n       
+ xi161.n702__net1 =  13.0390n       
+ xi161.n702__net17 =   1.8000        
+ xi161.n702__sbuf_out =   1.8000        
+ xi161.n702__vddio1 =   1.8000        
+ xi161.n702__vss1 =  11.2319n       
+ xi161.n703__net1 =  13.0399n       
+ xi161.n703__net17 =   1.8000        
+ xi161.n703__sbuf_out =   1.8000        
+ xi161.n703__vddio1 =   1.8000        
+ xi161.n703__vss1 =  11.2321n       
+ xi161.n704__net1 =  13.0390n       
+ xi161.n704__net17 =   1.8000        
+ xi161.n704__sbuf_out =   1.8000        
+ xi161.n704__vddio1 =   1.8000        
+ xi161.n704__vss1 =  11.2321n       
+ xi161.n705__net1 =  12.8284n       
+ xi161.n705__net17 =   1.8000        
+ xi161.n705__sbuf_out =   1.8000        
+ xi161.n705__vddio1 =   1.8000        
+ xi161.n705__vss1 =  11.1517n       
+ xi161.n706__net1 =  12.8275n       
+ xi161.n706__net17 =   1.8000        
+ xi161.n706__sbuf_out =   1.8000        
+ xi161.n706__vddio1 =   1.8000        
+ xi161.n706__vss1 =  11.1428n       
+ xi161.n707__net1 =  12.8270n       
+ xi161.n707__net17 =   1.8000        
+ xi161.n707__sbuf_out =   1.8000        
+ xi161.n707__vddio1 =   1.8000        
+ xi161.n707__vss1 =  11.1478n       
+ xi161.n708__net1 =  12.8275n       
+ xi161.n708__net17 =   1.8000        
+ xi161.n708__sbuf_out =   1.8000        
+ xi161.n708__vddio1 =   1.8000        
+ xi161.n708__vss1 =  11.1434n       
+ xi161.n709__net1 =  12.8196n       
+ xi161.n709__net17 =   1.8000        
+ xi161.n709__sbuf_out =   1.8000        
+ xi161.n709__vddio1 =   1.8000        
+ xi161.n709__vss1 =  11.1448n       
+ xi161.n70__net1 =  12.9997n       
+ xi161.n70__net17 =   1.8000        
+ xi161.n70__net7 =   7.3643n       
+ xi161.n70__sbuf_out =   1.8000        
+ xi161.n70__vddio1 =   1.8000        
+ xi161.n70__vss1 =   2.9097n       
+ xi161.n710__net1 =  12.8196n       
+ xi161.n710__net17 =   1.8000        
+ xi161.n710__sbuf_out =   1.8000        
+ xi161.n710__vddio1 =   1.8000        
+ xi161.n710__vss1 =  11.1465n       
+ xi161.n711__net1 =  12.8192n       
+ xi161.n711__net17 =   1.8000        
+ xi161.n711__sbuf_out =   1.8000        
+ xi161.n711__vddio1 =   1.8000        
+ xi161.n711__vss1 =  11.1474n       
+ xi161.n712__net1 =  12.8205n       
+ xi161.n712__net17 =   1.8000        
+ xi161.n712__sbuf_out =   1.8000        
+ xi161.n712__vddio1 =   1.8000        
+ xi161.n712__vss1 =  11.1478n       
+ xi161.n713__net1 =  12.8100n       
+ xi161.n713__net17 =   1.8000        
+ xi161.n713__sbuf_out =   1.8000        
+ xi161.n713__vddio1 =   1.8000        
+ xi161.n713__vss1 =  11.1488n       
+ xi161.n714__net1 =  12.8091n       
+ xi161.n714__net17 =   1.8000        
+ xi161.n714__sbuf_out =   1.8000        
+ xi161.n714__vddio1 =   1.8000        
+ xi161.n714__vss1 =  11.1496n       
+ xi161.n715__net1 =  12.8086n       
+ xi161.n715__net17 =   1.8000        
+ xi161.n715__sbuf_out =   1.8000        
+ xi161.n715__vddio1 =   1.8000        
+ xi161.n715__vss1 =  11.1499n       
+ xi161.n716__net1 =  12.8091n       
+ xi161.n716__net17 =   1.8000        
+ xi161.n716__sbuf_out =   1.8000        
+ xi161.n716__vddio1 =   1.8000        
+ xi161.n716__vss1 =  11.1500n       
+ xi161.n717__net1 =  12.8008n       
+ xi161.n717__net17 =   1.8000        
+ xi161.n717__sbuf_out =   1.8000        
+ xi161.n717__vddio1 =   1.8000        
+ xi161.n717__vss1 =  11.1502n       
+ xi161.n718__net1 =  12.8008n       
+ xi161.n718__net17 =   1.8000        
+ xi161.n718__sbuf_out =   1.8000        
+ xi161.n718__vddio1 =   1.8000        
+ xi161.n719__net1 =  12.8003n       
+ xi161.n719__net17 =   1.8000        
+ xi161.n719__sbuf_out =   1.8000        
+ xi161.n719__vddio1 =   1.8000        
+ xi161.n719__vss1 =  11.1517n       
+ xi161.n71__net1 =  12.9993n       
+ xi161.n71__net17 =   1.8000        
+ xi161.n71__net7 =   7.3637n       
+ xi161.n71__sbuf_out =   1.8000        
+ xi161.n71__vddio1 =   1.8000        
+ xi161.n71__vss1 =   2.9095n       
+ xi161.n720__net1 =  12.8017n       
+ xi161.n720__net17 =   1.8000        
+ xi161.n720__sbuf_out =   1.8000        
+ xi161.n720__vddio1 =   1.8000        
+ xi161.n720__vss1 =  11.1385n       
+ xi161.n721__net1 =  12.7905n       
+ xi161.n721__net17 =   1.8000        
+ xi161.n721__sbuf_out =   1.8000        
+ xi161.n721__vddio1 =   1.8000        
+ xi161.n721__vss1 =  11.1628n       
+ xi161.n722__net1 =  12.7896n       
+ xi161.n722__net17 =   1.8000        
+ xi161.n722__sbuf_out =   1.8000        
+ xi161.n722__vddio1 =   1.8000        
+ xi161.n722__vss1 =  11.1628n       
+ xi161.n723__net1 =  12.7891n       
+ xi161.n723__net17 =   1.8000        
+ xi161.n723__sbuf_out =   1.8000        
+ xi161.n723__vddio1 =   1.8000        
+ xi161.n723__vss1 =  11.1644n       
+ xi161.n724__net1 =  12.7896n       
+ xi161.n724__net17 =   1.8000        
+ xi161.n724__sbuf_out =   1.8000        
+ xi161.n724__vddio1 =   1.8000        
+ xi161.n724__vss1 =  11.1644n       
+ xi161.n725__net1 =  12.7808n       
+ xi161.n725__net17 =   1.8000        
+ xi161.n725__sbuf_out =   1.8000        
+ xi161.n725__vddio1 =   1.8000        
+ xi161.n725__vss1 =  11.1658n       
+ xi161.n726__net1 =  12.7808n       
+ xi161.n726__net17 =   1.8000        
+ xi161.n726__sbuf_out =   1.8000        
+ xi161.n726__vss1 =  11.1658n       
+ xi161.n727__net1 =  12.7804n       
+ xi161.n727__net17 =   1.8000        
+ xi161.n727__sbuf_out =   1.8000        
+ xi161.n727__vddio1 =   1.8000        
+ xi161.n727__vss1 =  11.1668n       
+ xi161.n728__net1 =  12.7817n       
+ xi161.n728__net17 =   1.8000        
+ xi161.n728__sbuf_out =   1.8000        
+ xi161.n728__vss1 =  11.1668n       
+ xi161.n729__net1 =  12.7701n       
+ xi161.n729__net17 =   1.8000        
+ xi161.n729__sbuf_out =   1.8000        
+ xi161.n729__vddio1 =   1.8000        
+ xi161.n729__vss1 =  11.1675n       
+ xi161.n72__net1 =  12.9997n       
+ xi161.n72__net17 =   1.8000        
+ xi161.n72__net7 =   7.3625n       
+ xi161.n72__sbuf_out =   1.8000        
+ xi161.n72__vddio1 =   1.8000        
+ xi161.n72__vss1 =   2.9087n       
+ xi161.n730__net1 =  12.7692n       
+ xi161.n730__net17 =   1.8000        
+ xi161.n730__sbuf_out =   1.8000        
+ xi161.n730__vddio1 =   1.8000        
+ xi161.n730__vss1 =  11.1675n       
+ xi161.n731__net1 =  12.7687n       
+ xi161.n731__net17 =   1.8000        
+ xi161.n731__sbuf_out =   1.8000        
+ xi161.n731__vddio1 =   1.8000        
+ xi161.n731__vss1 =  11.1679n       
+ xi161.n732__net1 =  12.7692n       
+ xi161.n732__net17 =   1.8000        
+ xi161.n732__sbuf_out =   1.8000        
+ xi161.n732__vddio1 =   1.8000        
+ xi161.n732__vss1 =  11.1679n       
+ xi161.n733__net1 =  12.7701n       
+ xi161.n733__net17 =   1.8000        
+ xi161.n733__sbuf_out =   1.8000        
+ xi161.n733__vddio1 =   1.8000        
+ xi161.n733__vss1 =  11.1682n       
+ xi161.n734__net1 =  12.7701n       
+ xi161.n734__net17 =   1.8000        
+ xi161.n734__sbuf_out =   1.8000        
+ xi161.n734__vddio1 =   1.8000        
+ xi161.n734__vss1 =  11.1682n       
+ xi161.n735__net1 =  12.7696n       
+ xi161.n735__net17 =   1.8000        
+ xi161.n735__sbuf_out =   1.8000        
+ xi161.n735__vddio1 =   1.8000        
+ xi161.n735__vss1 =  11.0463n       
+ xi161.n736__net1 =  12.7710n       
+ xi161.n736__net17 =   1.8000        
+ xi161.n736__sbuf_out =   1.8000        
+ xi161.n736__vddio1 =   1.8000        
+ xi161.n736__vss1 =  11.0373n       
+ xi161.n737__net1 =  12.7719n       
+ xi161.n737__net17 =   1.8000        
+ xi161.n737__sbuf_out =   1.8000        
+ xi161.n737__vddio1 =   1.8000        
+ xi161.n737__vss1 =  11.0013n       
+ xi161.n738__net1 =  12.7710n       
+ xi161.n738__net17 =   1.8000        
+ xi161.n738__sbuf_out =   1.8000        
+ xi161.n738__vddio1 =   1.8000        
+ xi161.n738__vss1 =  11.0341n       
+ xi161.n739__net1 =  12.7705n       
+ xi161.n739__net17 =   1.8000        
+ xi161.n739__sbuf_out =   1.8000        
+ xi161.n739__vddio1 =   1.8000        
+ xi161.n739__vss1 =  11.0277n       
+ xi161.n73__net1 =  12.9956n       
+ xi161.n73__net17 =   1.8000        
+ xi161.n73__net7 =   7.3606n       
+ xi161.n73__sbuf_out =   1.8000        
+ xi161.n73__vddio1 =   1.8000        
+ xi161.n73__vss1 =   2.9084n       
+ xi161.n740__net1 =  12.7710n       
+ xi161.n740__net17 =   1.8000        
+ xi161.n740__sbuf_out =   1.8000        
+ xi161.n740__vddio1 =   1.8000        
+ xi161.n740__vss1 =  11.0181n       
+ xi161.n741__net1 =  12.7715n       
+ xi161.n741__net17 =   1.8000        
+ xi161.n741__sbuf_out =   1.8000        
+ xi161.n741__vddio1 =   1.8000        
+ xi161.n741__vss1 =  11.0110n       
+ xi161.n742__net1 =  12.7715n       
+ xi161.n742__net17 =   1.8000        
+ xi161.n742__sbuf_out =   1.8000        
+ xi161.n742__vddio1 =   1.8000        
+ xi161.n742__vss1 =  11.0085n       
+ xi161.n743__net1 =  12.7710n       
+ xi161.n743__net17 =   1.8000        
+ xi161.n743__sbuf_out =   1.8000        
+ xi161.n743__vddio1 =   1.8000        
+ xi161.n743__vss1 =  10.9993n       
+ xi161.n744__net1 =  12.7723n       
+ xi161.n744__net17 =   1.8000        
+ xi161.n744__sbuf_out =   1.8000        
+ xi161.n744__vddio1 =   1.8000        
+ xi161.n744__vss1 =  10.9898n       
+ xi161.n745__net1 =  12.7726n       
+ xi161.n745__net17 =   1.8000        
+ xi161.n745__sbuf_out =   1.8000        
+ xi161.n745__vddio1 =   1.8000        
+ xi161.n745__vss1 =  10.9799n       
+ xi161.n746__net1 =  12.7718n       
+ xi161.n746__net17 =   1.8000        
+ xi161.n746__sbuf_out =   1.8000        
+ xi161.n746__vddio1 =   1.8000        
+ xi161.n746__vss1 =  10.9785n       
+ xi161.n747__net1 =  12.7713n       
+ xi161.n747__net17 =   1.8000        
+ xi161.n747__sbuf_out =   1.8000        
+ xi161.n747__vddio1 =   1.8000        
+ xi161.n747__vss1 =  10.9677n       
+ xi161.n748__net1 =  12.7718n       
+ xi161.n748__net17 =   1.8000        
+ xi161.n748__sbuf_out =   1.8000        
+ xi161.n748__vddio1 =   1.8000        
+ xi161.n748__vss1 =  10.9577n       
+ xi161.n749__net1 =  13.0240n       
+ xi161.n749__net17 =   1.8000        
+ xi161.n749__sbuf_out =   1.8000        
+ xi161.n749__vddio1 =   1.8000        
+ xi161.n749__vss1 =  11.0463n       
+ xi161.n74__net1 =  12.9956n       
+ xi161.n74__net17 =   1.8000        
+ xi161.n74__net7 =   7.3581n       
+ xi161.n74__sbuf_out =   1.8000        
+ xi161.n74__vddio1 =   1.8000        
+ xi161.n74__vss1 =   2.9288n       
+ xi161.n750__net1 =  13.0231n       
+ xi161.n750__net17 =   1.8000        
+ xi161.n750__sbuf_out =   1.8000        
+ xi161.n750__vddio1 =   1.8000        
+ xi161.n750__vss1 =  11.0403n       
+ xi161.n751__net1 =  13.0226n       
+ xi161.n751__sbuf_out =   1.8000        
+ xi161.n751__vddio1 =   1.8000        
+ xi161.n751__vss1 =  11.0457n       
+ xi161.n752__net1 =  13.0231n       
+ xi161.n752__net17 =   1.8000        
+ xi161.n752__sbuf_out =   1.8000        
+ xi161.n752__vddio1 =   1.8000        
+ xi161.n752__vss1 =  11.0457n       
+ xi161.n753__net1 =  13.0203n       
+ xi161.n753__net17 =   1.8000        
+ xi161.n753__sbuf_out =   1.8000        
+ xi161.n753__vddio1 =   1.8000        
+ xi161.n753__vss1 =  11.0361n       
+ xi161.n754__net1 =  13.0203n       
+ xi161.n754__net17 =   1.8000        
+ xi161.n754__sbuf_out =   1.8000        
+ xi161.n754__vddio1 =   1.8000        
+ xi161.n754__vss1 =  11.0361n       
+ xi161.n755__net1 =  13.0198n       
+ xi161.n755__sbuf_out =   1.8000        
+ xi161.n755__vddio1 =   1.8000        
+ xi161.n755__vss1 =  11.0265n       
+ xi161.n756__net1 =  13.0212n       
+ xi161.n756__sbuf_out =   1.8000        
+ xi161.n756__vddio1 =   1.8000        
+ xi161.n756__vss1 =  11.0265n       
+ xi161.n757__net1 =  13.0173n       
+ xi161.n757__sbuf_out =   1.8000        
+ xi161.n757__vddio1 =   1.8000        
+ xi161.n757__vss1 =  11.0173n       
+ xi161.n758__net1 =  13.0164n       
+ xi161.n758__sbuf_out =   1.8000        
+ xi161.n758__vddio1 =   1.8000        
+ xi161.n758__vss1 =  11.0173n       
+ xi161.n759__net1 =  13.0159n       
+ xi161.n759__sbuf_out =   1.8000        
+ xi161.n759__vddio1 =   1.8000        
+ xi161.n759__vss1 =  11.0077n       
+ xi161.n75__net1 =  12.9951n       
+ xi161.n75__net17 =   1.8000        
+ xi161.n75__net7 =   7.3549n       
+ xi161.n75__sbuf_out =   1.8000        
+ xi161.n75__vddio1 =   1.8000        
+ xi161.n75__vss1 =   2.9287n       
+ xi161.n760__net1 =  13.0164n       
+ xi161.n760__sbuf_out =   1.8000        
+ xi161.n760__vddio1 =   1.8000        
+ xi161.n760__vss1 =  11.0077n       
+ xi161.n761__net1 =  13.0132n       
+ xi161.n761__sbuf_out =   1.8000        
+ xi161.n761__vddio1 =   1.8000        
+ xi161.n761__vss1 =  10.9979n       
+ xi161.n762__net1 =  13.0132n       
+ xi161.n762__sbuf_out =   1.8000        
+ xi161.n762__vddio1 =   1.8000        
+ xi161.n762__vss1 =  10.9979n       
+ xi161.n763__net1 =  13.0127n       
+ xi161.n763__sbuf_out =   1.8000        
+ xi161.n763__vddio1 =   1.8000        
+ xi161.n763__vss1 =  10.9857n       
+ xi161.n764__net1 =  13.0141n       
+ xi161.n764__sbuf_out =   1.8000        
+ xi161.n764__vddio1 =   1.8000        
+ xi161.n764__vss1 =  10.9857n       
+ xi161.n765__net1 =  13.0095n       
+ xi161.n765__sbuf_out =   1.8000        
+ xi161.n765__vddio1 =   1.8000        
+ xi161.n765__vss1 =  10.8565n       
+ xi161.n766__net1 =  13.0087n       
+ xi161.n766__sbuf_out =   1.8000        
+ xi161.n766__vss1 =  10.8589n       
+ xi161.n767__net1 =  13.0082n       
+ xi161.n767__sbuf_out =   1.8000        
+ xi161.n767__vddio1 =   1.8000        
+ xi161.n767__vss1 =  10.8587n       
+ xi161.n768__net1 =  13.0087n       
+ xi161.n768__sbuf_out =   1.8000        
+ xi161.n768__vddio1 =   1.8000        
+ xi161.n768__vss1 =  10.8581n       
+ xi161.n769__net1 =  13.0050n       
+ xi161.n769__sbuf_out =   1.8000        
+ xi161.n769__vddio1 =   1.8000        
+ xi161.n769__vss1 =  10.8579n       
+ xi161.n76__net1 =  12.9965n       
+ xi161.n76__net17 =   1.8000        
+ xi161.n76__net7 =   7.3511n       
+ xi161.n76__sbuf_out =   1.8000        
+ xi161.n76__vddio1 =   1.8000        
+ xi161.n76__vss1 =   2.9284n       
+ xi161.n770__net1 =  13.0050n       
+ xi161.n770__sbuf_out =   1.8000        
+ xi161.n770__vddio1 =   1.8000        
+ xi161.n770__vss1 =  10.8574n       
+ xi161.n771__net1 =  13.0045n       
+ xi161.n771__sbuf_out =   1.8000        
+ xi161.n771__vddio1 =   1.8000        
+ xi161.n771__vss1 =  10.8564n       
+ xi161.n772__net1 =  13.0059n       
+ xi161.n772__sbuf_out =   1.8000        
+ xi161.n772__vddio1 =   1.8000        
+ xi161.n772__vss1 =  10.8551n       
+ xi161.n773__net1 =  13.0007n       
+ xi161.n773__sbuf_out =   1.8000        
+ xi161.n773__vddio1 =   1.8000        
+ xi161.n773__vss1 =  10.8541n       
+ xi161.n774__net1 =  12.9999n       
+ xi161.n774__sbuf_out =   1.8000        
+ xi161.n774__vddio1 =   1.8000        
+ xi161.n774__vss1 =  10.8534n       
+ xi161.n775__net1 =  12.9994n       
+ xi161.n775__sbuf_out =   1.8000        
+ xi161.n775__vddio1 =   1.8000        
+ xi161.n775__vss1 =  10.8513n       
+ xi161.n776__net1 =  12.9999n       
+ xi161.n776__sbuf_out =   1.8000        
+ xi161.n776__vddio1 =   1.8000        
+ xi161.n776__vss1 =  10.8470n       
+ xi161.n777__net1 =  12.9957n       
+ xi161.n777__sbuf_out =   1.8000        
+ xi161.n777__vddio1 =   1.8000        
+ xi161.n777__vss1 =  10.8769n       
+ xi161.n778__net1 =  12.9957n       
+ xi161.n778__sbuf_out =   1.8000        
+ xi161.n778__vddio1 =   1.8000        
+ xi161.n778__vss1 =  10.8769n       
+ xi161.n779__net1 =  12.9952n       
+ xi161.n779__sbuf_out =   1.8000        
+ xi161.n779__vss1 =  10.8766n       
+ xi161.n77__net1 =  12.9908n       
+ xi161.n77__net17 =   1.8000        
+ xi161.n77__net7 =   7.3467n       
+ xi161.n77__sbuf_out =   1.8000        
+ xi161.n77__vddio1 =   1.8000        
+ xi161.n77__vss1 =   2.9280n       
+ xi161.n780__net1 =  12.9966n       
+ xi161.n780__sbuf_out =   1.8000        
+ xi161.n780__vddio1 =   1.8000        
+ xi161.n780__vss1 =  10.8766n       
+ xi161.n781__net1 =  12.9909n       
+ xi161.n781__sbuf_out =   1.8000        
+ xi161.n781__vddio1 =   1.8000        
+ xi161.n781__vss1 =  10.8761n       
+ xi161.n782__net1 =  12.9900n       
+ xi161.n782__sbuf_out =   1.8000        
+ xi161.n782__vddio1 =   1.8000        
+ xi161.n782__vss1 =  10.8761n       
+ xi161.n783__net1 =  12.9895n       
+ xi161.n783__sbuf_out =   1.8000        
+ xi161.n783__vddio1 =   1.8000        
+ xi161.n783__vss1 =  10.8754n       
+ xi161.n784__net1 =  12.9900n       
+ xi161.n784__sbuf_out =   1.8000        
+ xi161.n784__vddio1 =   1.8000        
+ xi161.n784__vss1 =  10.8754n       
+ xi161.n785__net1 =  12.9854n       
+ xi161.n785__sbuf_out =   1.8000        
+ xi161.n785__vddio1 =   1.8000        
+ xi161.n785__vss1 =  10.8744n       
+ xi161.n786__net1 =  12.9854n       
+ xi161.n786__sbuf_out =   1.8000        
+ xi161.n786__vddio1 =   1.8000        
+ xi161.n786__vss1 =  10.8744n       
+ xi161.n787__net1 =  12.9849n       
+ xi161.n787__sbuf_out =   1.8000        
+ xi161.n787__vddio1 =   1.8000        
+ xi161.n787__vss1 =  10.8731n       
+ xi161.n788__net1 =  12.9863n       
+ xi161.n788__sbuf_out =   1.8000        
+ xi161.n788__vddio1 =   1.8000        
+ xi161.n788__vss1 =  10.8731n       
+ xi161.n789__net1 =  12.9800n       
+ xi161.n789__sbuf_out =   1.8000        
+ xi161.n789__vddio1 =   1.8000        
+ xi161.n789__vss1 =  10.8714n       
+ xi161.n78__net1 =  12.9899n       
+ xi161.n78__net17 =   1.8000        
+ xi161.n78__net7 =   7.3416n       
+ xi161.n78__sbuf_out =   1.8000        
+ xi161.n78__vddio1 =   1.8000        
+ xi161.n78__vss1 =   2.9274n       
+ xi161.n790__net1 =  12.9791n       
+ xi161.n790__sbuf_out =   1.8000        
+ xi161.n790__vddio1 =   1.8000        
+ xi161.n790__vss1 =  10.8714n       
+ xi161.n791__net1 =  12.9786n       
+ xi161.n791__sbuf_out =   1.8000        
+ xi161.n791__vddio1 =   1.8000        
+ xi161.n791__vss1 =  10.8603n       
+ xi161.n792__net1 =  12.9791n       
+ xi161.n792__sbuf_out =   1.8000        
+ xi161.n792__vddio1 =   1.8000        
+ xi161.n792__vss1 =  10.8603n       
+ xi161.n793__net1 =  12.9467n       
+ xi161.n793__sbuf_out =   1.8000        
+ xi161.n793__vddio1 =   1.8000        
+ xi161.n793__vss1 =  10.7378n       
+ xi161.n794__net1 =  12.9472n       
+ xi161.n794__sbuf_out =   1.8000        
+ xi161.n794__vddio1 =   1.8000        
+ xi161.n794__vss1 =  10.7402n       
+ xi161.n795__net1 =  12.9481n       
+ xi161.n795__sbuf_out =   1.8000        
+ xi161.n795__vddio1 =   1.8000        
+ xi161.n795__vss1 =  10.7399n       
+ xi161.n796__net1 =  12.9472n       
+ xi161.n796__sbuf_out =   1.8000        
+ xi161.n796__vddio1 =   1.8000        
+ xi161.n796__vss1 =  10.7394n       
+ xi161.n797__net1 =  12.9398n       
+ xi161.n797__sbuf_out =   1.8000        
+ xi161.n797__vddio1 =   1.8000        
+ xi161.n797__vss1 =  10.7392n       
+ xi161.n798__net1 =  12.9403n       
+ xi161.n798__sbuf_out =   1.8000        
+ xi161.n798__vddio1 =   1.8000        
+ xi161.n798__vss1 =  10.7387n       
+ xi161.n799__net1 =  12.9403n       
+ xi161.n799__sbuf_out =   1.8000        
+ xi161.n799__vddio1 =   1.8000        
+ xi161.n799__vss1 =  10.7377n       
+ xi161.n79__net1 =  12.9894n       
+ xi161.n79__net17 =   1.8000        
+ xi161.n79__net7 =   7.3359n       
+ xi161.n79__sbuf_out =   1.8000        
+ xi161.n79__vddio1 =   1.8000        
+ xi161.n79__vss1 =   2.9177n       
+ xi161.n7__net1 =  12.8190n       
+ xi161.n7__net17 =   1.8000        
+ xi161.n7__net3 =   1.8000        
+ xi161.n7__net7 =   7.3548n       
+ xi161.n7__sbuf_in =  22.4569n       
+ xi161.n7__sbuf_out =   1.8000        
+ xi161.n7__vddio1 =   1.8000        
+ xi161.n7__vss1 = 942.9564p       
+ xi161.n800__net1 =  12.9412n       
+ xi161.n800__sbuf_out =   1.8000        
+ xi161.n800__vddio1 =   1.8000        
+ xi161.n800__vss1 =  10.7364n       
+ xi161.n801__net1 =  12.9343n       
+ xi161.n801__sbuf_out =   1.8000        
+ xi161.n801__vddio1 =   1.8000        
+ xi161.n801__vss1 =  10.7353n       
+ xi161.n802__net1 =  12.9348n       
+ xi161.n802__sbuf_out =   1.8000        
+ xi161.n802__vddio1 =   1.8000        
+ xi161.n802__vss1 =  10.7347n       
+ xi161.n803__net1 =  12.9356n       
+ xi161.n803__sbuf_out =   1.8000        
+ xi161.n803__vddio1 =   1.8000        
+ xi161.n803__vss1 =  10.7326n       
+ xi161.n804__net1 =  12.9348n       
+ xi161.n804__sbuf_out =   1.8000        
+ xi161.n804__vddio1 =   1.8000        
+ xi161.n804__vss1 =  10.7283n       
+ xi161.n805__net1 =  12.9268n       
+ xi161.n805__sbuf_out =   1.8000        
+ xi161.n805__vddio1 =   1.8000        
+ xi161.n805__vss1 =  10.7581n       
+ xi161.n806__net1 =  12.9272n       
+ xi161.n806__sbuf_out =   1.8000        
+ xi161.n806__vddio1 =   1.8000        
+ xi161.n806__vss1 =  10.7581n       
+ xi161.n807__net1 =  12.9272n       
+ xi161.n807__sbuf_out =   1.8000        
+ xi161.n807__vddio1 =   1.8000        
+ xi161.n807__vss1 =  10.7579n       
+ xi161.n808__net1 =  12.9281n       
+ xi161.n808__sbuf_out =   1.8000        
+ xi161.n808__vss1 =  10.7579n       
+ xi161.n809__net1 =  12.9207n       
+ xi161.n809__sbuf_out =   1.8000        
+ xi161.n809__vddio1 =   1.8000        
+ xi161.n809__vss1 =  10.7574n       
+ xi161.n80__net1 =  12.9899n       
+ xi161.n80__net17 =   1.8000        
+ xi161.n80__net7 =   7.3295n       
+ xi161.n80__sbuf_out =   1.8000        
+ xi161.n80__vddio1 =   1.8000        
+ xi161.n810__net1 =  12.9212n       
+ xi161.n810__sbuf_out =   1.8000        
+ xi161.n810__vddio1 =   1.8000        
+ xi161.n810__vss1 =  10.7574n       
+ xi161.n811__net1 =  12.9221n       
+ xi161.n811__sbuf_out =   1.8000        
+ xi161.n811__vddio1 =   1.8000        
+ xi161.n811__vss1 =  10.7567n       
+ xi161.n812__net1 =  12.9212n       
+ xi161.n812__sbuf_out =   1.8000        
+ xi161.n812__vddio1 =   1.8000        
+ xi161.n812__vss1 =  10.7567n       
+ xi161.n813__net1 =  12.9126n       
+ xi161.n813__sbuf_out =   1.8000        
+ xi161.n813__vddio1 =   1.8000        
+ xi161.n813__vss1 =  10.7557n       
+ xi161.n814__net1 =  12.9131n       
+ xi161.n814__sbuf_out =   1.8000        
+ xi161.n814__vddio1 =   1.8000        
+ xi161.n814__vss1 =  10.7557n       
+ xi161.n815__net1 =  12.9131n       
+ xi161.n815__sbuf_out =   1.8000        
+ xi161.n815__vddio1 =   1.8000        
+ xi161.n815__vss1 =  10.7544n       
+ xi161.n816__net1 =  12.9140n       
+ xi161.n816__sbuf_out =   1.8000        
+ xi161.n816__vddio1 =   1.8000        
+ xi161.n816__vss1 =  10.7544n       
+ xi161.n817__net1 =  12.9061n       
+ xi161.n817__sbuf_out =   1.8000        
+ xi161.n817__vddio1 =   1.8000        
+ xi161.n817__vss1 =  10.7527n       
+ xi161.n818__net1 =  12.9066n       
+ xi161.n818__sbuf_out =   1.8000        
+ xi161.n818__vddio1 =   1.8000        
+ xi161.n818__vss1 =  10.7527n       
+ xi161.n819__net1 =  12.9075n       
+ xi161.n819__sbuf_out =   1.8000        
+ xi161.n819__vddio1 =   1.8000        
+ xi161.n819__vss1 =  10.7415n       
+ xi161.n81__net1 =  12.9853n       
+ xi161.n81__net17 =   1.8000        
+ xi161.n81__net7 =   7.3282n       
+ xi161.n81__sbuf_out =   1.8000        
+ xi161.n81__vddio1 =   1.8000        
+ xi161.n81__vss1 =   7.3753n       
+ xi161.n820__net1 =  12.9066n       
+ xi161.n820__sbuf_out =   1.8000        
+ xi161.n820__vddio1 =   1.8000        
+ xi161.n820__vss1 =  10.7415n       
+ xi161.n821__net1 =  12.8974n       
+ xi161.n821__sbuf_out =   1.8000        
+ xi161.n821__vddio1 =   1.8000        
+ xi161.n821__vss1 =  10.6007n       
+ xi161.n822__net1 =  12.8979n       
+ xi161.n822__sbuf_out =   1.8000        
+ xi161.n822__vddio1 =   1.8000        
+ xi161.n822__vss1 =  10.6031n       
+ xi161.n823__net1 =  12.8979n       
+ xi161.n823__sbuf_out =   1.8000        
+ xi161.n823__vddio1 =   1.8000        
+ xi161.n823__vss1 =  10.6029n       
+ xi161.n824__net1 =  12.8988n       
+ xi161.n824__sbuf_out =   1.8000        
+ xi161.n824__vddio1 =   1.8000        
+ xi161.n824__vss1 =  10.6024n       
+ xi161.n825__net1 =  12.8905n       
+ xi161.n825__sbuf_out =   1.8000        
+ xi161.n825__vddio1 =   1.8000        
+ xi161.n825__vss1 =  10.6022n       
+ xi161.n826__net1 =  12.8910n       
+ xi161.n826__sbuf_out =   1.8000        
+ xi161.n826__vddio1 =   1.8000        
+ xi161.n826__vss1 =  10.6017n       
+ xi161.n827__net1 =  12.8918n       
+ xi161.n827__sbuf_out =   1.8000        
+ xi161.n827__vddio1 =   1.8000        
+ xi161.n827__vss1 =  10.6007n       
+ xi161.n828__net1 =  12.8910n       
+ xi161.n828__sbuf_out =   1.8000        
+ xi161.n828__vddio1 =   1.8000        
+ xi161.n828__vss1 =  10.5994n       
+ xi161.n829__net1 =  12.8811n       
+ xi161.n829__sbuf_out =   1.8000        
+ xi161.n829__vddio1 =   1.8000        
+ xi161.n829__vss1 =  10.5983n       
+ xi161.n82__net1 =  12.9853n       
+ xi161.n82__net17 =   1.8000        
+ xi161.n82__net7 =   7.3652n       
+ xi161.n82__sbuf_out =   1.8000        
+ xi161.n82__vddio1 =   1.8000        
+ xi161.n82__vss1 =   7.2009n       
+ xi161.n830__net1 =  12.8816n       
+ xi161.n830__sbuf_out =   1.8000        
+ xi161.n830__vddio1 =   1.8000        
+ xi161.n830__vss1 =  10.5977n       
+ xi161.n831__net1 =  12.8816n       
+ xi161.n831__sbuf_out =   1.8000        
+ xi161.n831__vddio1 =   1.8000        
+ xi161.n831__vss1 =  10.5955n       
+ xi161.n832__net1 =  12.8825n       
+ xi161.n832__sbuf_out =   1.8000        
+ xi161.n832__vddio1 =   1.8000        
+ xi161.n832__vss1 =  10.5913n       
+ xi161.n833__net1 =  12.8737n       
+ xi161.n833__sbuf_out =   1.8000        
+ xi161.n833__vddio1 =   1.8000        
+ xi161.n833__vss1 =  10.6211n       
+ xi161.n834__net1 =  12.8742n       
+ xi161.n834__sbuf_out =   1.8000        
+ xi161.n834__vddio1 =   1.8000        
+ xi161.n834__vss1 =  10.6211n       
+ xi161.n835__net1 =  12.8751n       
+ xi161.n835__sbuf_out =   1.8000        
+ xi161.n835__vddio1 =   1.8000        
+ xi161.n835__vss1 =  10.6209n       
+ xi161.n836__net1 =  12.8742n       
+ xi161.n836__sbuf_out =   1.8000        
+ xi161.n836__vddio1 =   1.8000        
+ xi161.n836__vss1 =  10.6209n       
+ xi161.n837__net1 =  13.0530n       
+ xi161.n837__sbuf_out =   1.8000        
+ xi161.n837__vss1 =  10.6204n       
+ xi161.n838__net1 =  13.0535n       
+ xi161.n838__sbuf_out =   1.8000        
+ xi161.n838__vddio1 =   1.8000        
+ xi161.n838__vss1 =  10.6204n       
+ xi161.n839__net1 =  13.0544n       
+ xi161.n839__sbuf_out =   1.8000        
+ xi161.n839__vddio1 =   1.8000        
+ xi161.n839__vss1 =  10.6196n       
+ xi161.n83__net1 =  12.9848n       
+ xi161.n83__net17 =   1.8000        
+ xi161.n83__net7 =   7.3646n       
+ xi161.n83__sbuf_out =   1.8000        
+ xi161.n83__vddio1 =   1.8000        
+ xi161.n83__vss1 =   7.3717n       
+ xi161.n840__net1 =  13.0535n       
+ xi161.n840__sbuf_out =   1.8000        
+ xi161.n840__vddio1 =   1.8000        
+ xi161.n840__vss1 =  10.6196n       
+ xi161.n841__net1 =  13.0527n       
+ xi161.n841__sbuf_out =   1.8000        
+ xi161.n841__vddio1 =   1.8000        
+ xi161.n841__vss1 =  10.6187n       
+ xi161.n842__net1 =  13.0532n       
+ xi161.n842__sbuf_out =   1.8000        
+ xi161.n842__vddio1 =   1.8000        
+ xi161.n842__vss1 =  10.6187n       
+ xi161.n843__net1 =  13.0532n       
+ xi161.n843__sbuf_out =   1.8000        
+ xi161.n843__vddio1 =   1.8000        
+ xi161.n843__vss1 =  10.6173n       
+ xi161.n844__net1 =  13.0541n       
+ xi161.n844__sbuf_out =   1.8000        
+ xi161.n844__vddio1 =   1.8000        
+ xi161.n844__vss1 =  10.6173n       
+ xi161.n845__net1 =  13.0522n       
+ xi161.n845__sbuf_out =   1.8000        
+ xi161.n845__vddio1 =   1.8000        
+ xi161.n845__vss1 =  10.6156n       
+ xi161.n846__net1 =  13.0527n       
+ xi161.n846__sbuf_out =   1.8000        
+ xi161.n846__vddio1 =   1.8000        
+ xi161.n846__vss1 =  10.6156n       
+ xi161.n847__net1 =  13.0536n       
+ xi161.n847__sbuf_out =   1.8000        
+ xi161.n847__vddio1 =   1.8000        
+ xi161.n847__vss1 =  10.6045n       
+ xi161.n848__net1 =  13.0527n       
+ xi161.n848__sbuf_out =   1.8000        
+ xi161.n848__vddio1 =   1.8000        
+ xi161.n848__vss1 =  10.6045n       
+ xi161.n849__net1 =  13.0513n       
+ xi161.n849__sbuf_out =   1.8000        
+ xi161.n849__vddio1 =   1.8000        
+ xi161.n849__vss1 =  10.4454n       
+ xi161.n84__net1 =  12.9862n       
+ xi161.n84__net17 =   1.8000        
+ xi161.n84__net7 =   7.3637n       
+ xi161.n84__sbuf_out =   1.8000        
+ xi161.n84__vddio1 =   1.8000        
+ xi161.n84__vss1 =   7.3641n       
+ xi161.n850__net1 =  13.0518n       
+ xi161.n850__sbuf_out =   1.8000        
+ xi161.n850__vddio1 =   1.8000        
+ xi161.n850__vss1 =  10.4478n       
+ xi161.n851__net1 =  13.0518n       
+ xi161.n851__sbuf_out =   1.8000        
+ xi161.n851__vddio1 =   1.8000        
+ xi161.n851__vss1 =  10.4476n       
+ xi161.n852__net1 =  13.0527n       
+ xi161.n852__sbuf_out =   1.8000        
+ xi161.n852__vddio1 =   1.8000        
+ xi161.n852__vss1 =  10.4471n       
+ xi161.n853__net1 =  13.0504n       
+ xi161.n853__sbuf_out =   1.8000        
+ xi161.n853__vddio1 =   1.8000        
+ xi161.n853__vss1 =  10.4469n       
+ xi161.n854__net1 =  13.0509n       
+ xi161.n854__sbuf_out =   1.8000        
+ xi161.n854__vddio1 =   1.8000        
+ xi161.n854__vss1 =  10.4463n       
+ xi161.n855__net1 =  13.0518n       
+ xi161.n855__sbuf_out =   1.8000        
+ xi161.n855__vddio1 =   1.8000        
+ xi161.n855__vss1 =  10.4453n       
+ xi161.n856__net1 =  13.0509n       
+ xi161.n856__sbuf_out =   1.8000        
+ xi161.n856__vddio1 =   1.8000        
+ xi161.n856__vss1 =  10.4440n       
+ xi161.n857__net1 =  13.0489n       
+ xi161.n857__sbuf_out =   1.8000        
+ xi161.n857__vddio1 =   1.8000        
+ xi161.n857__vss1 =  10.4430n       
+ xi161.n858__net1 =  13.0494n       
+ xi161.n858__sbuf_out =   1.8000        
+ xi161.n858__vddio1 =   1.8000        
+ xi161.n858__vss1 =  10.4423n       
+ xi161.n859__net1 =  13.0494n       
+ xi161.n859__sbuf_out =   1.8000        
+ xi161.n859__vddio1 =   1.8000        
+ xi161.n859__vss1 =  10.4402n       
+ xi161.n85__net1 =  12.9798n       
+ xi161.n85__net17 =   1.8000        
+ xi161.n85__net7 =   7.3634n       
+ xi161.n85__sbuf_out =   1.8000        
+ xi161.n85__vddio1 =   1.8000        
+ xi161.n85__vss1 =   7.5263n       
+ xi161.n860__net1 =  13.0503n       
+ xi161.n860__sbuf_out =   1.8000        
+ xi161.n860__vddio1 =   1.8000        
+ xi161.n860__vss1 =  10.4360n       
+ xi161.n861__net1 =  13.0475n       
+ xi161.n861__sbuf_out =   1.8000        
+ xi161.n861__vddio1 =   1.8000        
+ xi161.n861__vss1 =  10.4658n       
+ xi161.n862__net1 =  13.0480n       
+ xi161.n862__sbuf_out =   1.8000        
+ xi161.n862__vddio1 =   1.8000        
+ xi161.n862__vss1 =  10.4658n       
+ xi161.n863__net1 =  13.0489n       
+ xi161.n863__sbuf_out =   1.8000        
+ xi161.n863__vddio1 =   1.8000        
+ xi161.n863__vss1 =  10.4656n       
+ xi161.n864__net1 =  13.0480n       
+ xi161.n864__sbuf_out =   1.8000        
+ xi161.n864__vddio1 =   1.8000        
+ xi161.n864__vss1 =  10.4656n       
+ xi161.n865__net1 =  13.0454n       
+ xi161.n865__sbuf_out =   1.8000        
+ xi161.n865__vddio1 =   1.8000        
+ xi161.n865__vss1 =  10.4650n       
+ xi161.n866__net1 =  13.0459n       
+ xi161.n866__sbuf_out =   1.8000        
+ xi161.n866__vss1 =  10.4650n       
+ xi161.n867__net1 =  13.0459n       
+ xi161.n867__sbuf_out =   1.8000        
+ xi161.n867__vddio1 =   1.8000        
+ xi161.n867__vss1 =  10.4643n       
+ xi161.n868__net1 =  13.0468n       
+ xi161.n868__sbuf_out =   1.8000        
+ xi161.n868__vddio1 =   1.8000        
+ xi161.n868__vss1 =  10.4643n       
+ xi161.n869__net1 =  13.0436n       
+ xi161.n869__sbuf_out =   1.8000        
+ xi161.n869__vddio1 =   1.8000        
+ xi161.n869__vss1 =  10.4633n       
+ xi161.n86__net1 =  12.9790n       
+ xi161.n86__net17 =   1.8000        
+ xi161.n86__net7 =   7.3625n       
+ xi161.n86__sbuf_out =   1.8000        
+ xi161.n86__vddio1 =   1.8000        
+ xi161.n86__vss1 =   7.3169n       
+ xi161.n870__net1 =  13.0441n       
+ xi161.n870__sbuf_out =   1.8000        
+ xi161.n870__vddio1 =   1.8000        
+ xi161.n870__vss1 =  10.4633n       
+ xi161.n871__net1 =  13.0449n       
+ xi161.n871__sbuf_out =   1.8000        
+ xi161.n871__vddio1 =   1.8000        
+ xi161.n871__vss1 =  10.4620n       
+ xi161.n872__net1 =  13.0441n       
+ xi161.n872__sbuf_out =   1.8000        
+ xi161.n872__vddio1 =   1.8000        
+ xi161.n872__vss1 =  10.4620n       
+ xi161.n873__net1 =  13.0409n       
+ xi161.n873__sbuf_out =   1.8000        
+ xi161.n873__vddio1 =   1.8000        
+ xi161.n873__vss1 =  10.4603n       
+ xi161.n874__net1 =  13.0414n       
+ xi161.n874__sbuf_out =   1.8000        
+ xi161.n874__vddio1 =   1.8000        
+ xi161.n874__vss1 =  10.4603n       
+ xi161.n875__net1 =  13.0414n       
+ xi161.n875__sbuf_out =   1.8000        
+ xi161.n875__vddio1 =   1.8000        
+ xi161.n875__vss1 =  10.4492n       
+ xi161.n876__net1 =  13.0422n       
+ xi161.n876__sbuf_out =   1.8000        
+ xi161.n876__vddio1 =   1.8000        
+ xi161.n876__vss1 =  10.4492n       
+ xi161.n877__net1 =  13.0386n       
+ xi161.n877__sbuf_out =   1.8000        
+ xi161.n877__vddio1 =   1.8000        
+ xi161.n877__vss1 =  10.2718n       
+ xi161.n878__net1 =  13.0390n       
+ xi161.n878__sbuf_out =   1.8000        
+ xi161.n878__vddio1 =   1.8000        
+ xi161.n878__vss1 =  10.2742n       
+ xi161.n879__net1 =  13.0399n       
+ xi161.n879__sbuf_out =   1.8000        
+ xi161.n879__vddio1 =   1.8000        
+ xi161.n879__vss1 =  10.2740n       
+ xi161.n87__net1 =  12.9785n       
+ xi161.n87__net17 =   1.8000        
+ xi161.n87__net7 =   7.3615n       
+ xi161.n87__sbuf_out =   1.8000        
+ xi161.n87__vss1 =   7.4786n       
+ xi161.n880__net1 =  13.0390n       
+ xi161.n880__sbuf_out =   1.8000        
+ xi161.n880__vddio1 =   1.8000        
+ xi161.n880__vss1 =  10.2735n       
+ xi161.n881__net1 =  12.8284n       
+ xi161.n881__sbuf_out =   1.8000        
+ xi161.n881__vddio1 =   1.8000        
+ xi161.n881__vss1 =  10.2733n       
+ xi161.n882__net1 =  12.8275n       
+ xi161.n882__sbuf_out =   1.8000        
+ xi161.n882__vddio1 =   1.8000        
+ xi161.n882__vss1 =  10.2727n       
+ xi161.n883__net1 =  12.8271n       
+ xi161.n883__sbuf_out =   1.8000        
+ xi161.n883__vddio1 =   1.8000        
+ xi161.n883__vss1 =  10.2718n       
+ xi161.n884__net1 =  12.8275n       
+ xi161.n884__sbuf_out =   1.8000        
+ xi161.n884__vddio1 =   1.8000        
+ xi161.n884__vss1 =  10.2704n       
+ xi161.n885__net1 =  12.8197n       
+ xi161.n885__sbuf_out =   1.8000        
+ xi161.n885__vddio1 =   1.8000        
+ xi161.n885__vss1 =  10.2694n       
+ xi161.n886__net1 =  12.8197n       
+ xi161.n886__sbuf_out =   1.8000        
+ xi161.n886__vddio1 =   1.8000        
+ xi161.n886__vss1 =  10.2687n       
+ xi161.n887__net1 =  12.8192n       
+ xi161.n887__sbuf_out =   1.8000        
+ xi161.n887__vddio1 =   1.8000        
+ xi161.n887__vss1 =  10.2666n       
+ xi161.n888__net1 =  12.8205n       
+ xi161.n888__sbuf_out =   1.8000        
+ xi161.n888__vddio1 =   1.8000        
+ xi161.n888__vss1 =  10.2624n       
+ xi161.n889__net1 =  12.8100n       
+ xi161.n889__sbuf_out =   1.8000        
+ xi161.n889__vddio1 =   1.8000        
+ xi161.n889__vss1 =  10.2922n       
+ xi161.n88__net1 =  12.9790n       
+ xi161.n88__net17 =   1.8000        
+ xi161.n88__net7 =   7.3606n       
+ xi161.n88__sbuf_out =   1.8000        
+ xi161.n88__vddio1 =   1.8000        
+ xi161.n88__vss1 =   7.5265n       
+ xi161.n890__net1 =  12.8091n       
+ xi161.n890__sbuf_out =   1.8000        
+ xi161.n890__vddio1 =   1.8000        
+ xi161.n890__vss1 =  10.2922n       
+ xi161.n891__net1 =  12.8086n       
+ xi161.n891__sbuf_out =   1.8000        
+ xi161.n891__vddio1 =   1.8000        
+ xi161.n891__vss1 =  10.2920n       
+ xi161.n892__net1 =  12.8091n       
+ xi161.n892__sbuf_out =   1.8000        
+ xi161.n892__vddio1 =   1.8000        
+ xi161.n892__vss1 =  10.2920n       
+ xi161.n893__net1 =  12.8008n       
+ xi161.n893__sbuf_out =   1.8000        
+ xi161.n893__vddio1 =   1.8000        
+ xi161.n893__vss1 =  10.2914n       
+ xi161.n894__net1 =  12.8008n       
+ xi161.n894__sbuf_out =   1.8000        
+ xi161.n894__vddio1 =   1.8000        
+ xi161.n894__vss1 =  10.2914n       
+ xi161.n895__net1 =  12.8003n       
+ xi161.n895__sbuf_out =   1.8000        
+ xi161.n895__vddio1 =   1.8000        
+ xi161.n895__vss1 =  10.2907n       
+ xi161.n896__net1 =  12.8017n       
+ xi161.n896__sbuf_out =   1.8000        
+ xi161.n896__vss1 =  10.2907n       
+ xi161.n897__net1 =  12.7905n       
+ xi161.n897__sbuf_out =   1.8000        
+ xi161.n897__vddio1 =   1.8000        
+ xi161.n897__vss1 =  10.2897n       
+ xi161.n898__net1 =  12.7897n       
+ xi161.n898__sbuf_out =   1.8000        
+ xi161.n898__vddio1 =   1.8000        
+ xi161.n898__vss1 =  10.2897n       
+ xi161.n899__net1 =  12.7892n       
+ xi161.n899__sbuf_out =   1.8000        
+ xi161.n899__vddio1 =   1.8000        
+ xi161.n899__vss1 =  10.2884n       
+ xi161.n89__net1 =  12.9472n       
+ xi161.n89__net17 =   1.8000        
+ xi161.n89__net7 =   7.3589n       
+ xi161.n89__sbuf_out =   1.8000        
+ xi161.n89__vddio1 =   1.8000        
+ xi161.n89__vss1 =   7.2668n       
+ xi161.n8__net1 =  12.8204n       
+ xi161.n8__net17 =   1.8000        
+ xi161.n8__net3 =   1.8000        
+ xi161.n8__net7 =   7.3510n       
+ xi161.n8__sbuf_in =  22.4578n       
+ xi161.n8__sbuf_out =   1.8000        
+ xi161.n8__vddio1 =   1.8000        
+ xi161.n8__vss1 = 774.1295p       
+ xi161.n900__net1 =  12.7897n       
+ xi161.n900__sbuf_out =   1.8000        
+ xi161.n900__vddio1 =   1.8000        
+ xi161.n900__vss1 =  10.2884n       
+ xi161.n901__net1 =  12.7809n       
+ xi161.n901__sbuf_out =   1.8000        
+ xi161.n901__vddio1 =   1.8000        
+ xi161.n901__vss1 =  10.2867n       
+ xi161.n902__net1 =  12.7809n       
+ xi161.n902__sbuf_out =   1.8000        
+ xi161.n902__vddio1 =   1.8000        
+ xi161.n902__vss1 =  10.2867n       
+ xi161.n903__net1 =  12.7804n       
+ xi161.n903__sbuf_out =   1.8000        
+ xi161.n903__vddio1 =   1.8000        
+ xi161.n903__vss1 =  10.2756n       
+ xi161.n904__net1 =  12.7818n       
+ xi161.n904__sbuf_out =   1.8000        
+ xi161.n904__vddio1 =   1.8000        
+ xi161.n904__vss1 =  10.2756n       
+ xi161.n905__net1 =  12.7701n       
+ xi161.n905__sbuf_out =   1.8000        
+ xi161.n905__vddio1 =   1.8000        
+ xi161.n905__vss1 =   1.8037n       
+ xi161.n906__net1 =  12.7692n       
+ xi161.n906__sbuf_out =   1.8000        
+ xi161.n906__vddio1 =   1.8000        
+ xi161.n907__net1 =  12.7687n       
+ xi161.n907__sbuf_out =   1.8000        
+ xi161.n907__vddio1 =   1.8000        
+ xi161.n908__net1 =  12.7692n       
+ xi161.n908__sbuf_out =   1.8000        
+ xi161.n908__vddio1 =   1.8000        
+ xi161.n909__net1 =  12.7701n       
+ xi161.n909__sbuf_out =   1.8000        
+ xi161.n909__vddio1 =   1.8000        
+ xi161.n90__net1 =  12.9472n       
+ xi161.n90__net17 =   1.8000        
+ xi161.n90__net7 =   7.3581n       
+ xi161.n90__sbuf_out =   1.8000        
+ xi161.n90__vddio1 =   1.8000        
+ xi161.n90__vss1 =   7.4298n       
+ xi161.n910__net1 =  12.7701n       
+ xi161.n910__sbuf_out =   1.8000        
+ xi161.n910__vddio1 =   1.8000        
+ xi161.n910__vss1 =   2.6050n       
+ xi161.n911__net1 =  12.7696n       
+ xi161.n911__sbuf_out =   1.8000        
+ xi161.n911__vddio1 =   1.8000        
+ xi161.n912__net1 =  12.7710n       
+ xi161.n912__sbuf_out =   1.8000        
+ xi161.n912__vddio1 =   1.8000        
+ xi161.n912__vss1 =   4.1352n       
+ xi161.n913__net1 =  12.7719n       
+ xi161.n913__sbuf_out =   1.8000        
+ xi161.n913__vddio1 =   1.8000        
+ xi161.n914__net1 =  12.7710n       
+ xi161.n914__sbuf_out =   1.8000        
+ xi161.n915__net1 =  12.7705n       
+ xi161.n915__sbuf_out =   1.8000        
+ xi161.n915__vddio1 =   1.8000        
+ xi161.n916__net1 =  12.7710n       
+ xi161.n916__sbuf_out =   1.8000        
+ xi161.n917__net1 =  12.7715n       
+ xi161.n917__sbuf_out =   1.8000        
+ xi161.n918__net1 =  12.7715n       
+ xi161.n918__sbuf_out =   1.8000        
+ xi161.n919__net1 =  12.7710n       
+ xi161.n919__sbuf_out =   1.8000        
+ xi161.n919__vddio1 =   1.8000        
+ xi161.n91__net1 =  12.9481n       
+ xi161.n91__net17 =   1.8000        
+ xi161.n91__net7 =   7.3558n       
+ xi161.n91__sbuf_out =   1.8000        
+ xi161.n91__vddio1 =   1.8000        
+ xi161.n91__vss1 =   7.4787n       
+ xi161.n920__net1 =  12.7724n       
+ xi161.n920__sbuf_out =   1.8000        
+ xi161.n920__vss1 =   4.9029n       
+ xi161.n921__net1 =  12.7727n       
+ xi161.n921__sbuf_out =   1.8000        
+ xi161.n921__vddio1 =   1.8000        
+ xi161.n922__net1 =  12.7718n       
+ xi161.n922__sbuf_out =   1.8000        
+ xi161.n922__vss1 =   7.4536n       
+ xi161.n923__net1 =  12.7713n       
+ xi161.n923__sbuf_out =   1.8000        
+ xi161.n924__net1 =  12.7718n       
+ xi161.n924__sbuf_out =   1.8000        
+ xi161.n924__vddio1 =   1.8000        
+ xi161.n925__net1 =  13.0240n       
+ xi161.n925__sbuf_out =   1.8000        
+ xi161.n925__vddio1 =   1.8000        
+ xi161.n926__net1 =  13.0231n       
+ xi161.n926__sbuf_out =   1.8000        
+ xi161.n926__vddio1 =   1.8000        
+ xi161.n927__net1 =  13.0226n       
+ xi161.n927__sbuf_out =   1.8000        
+ xi161.n927__vddio1 =   1.8000        
+ xi161.n928__net1 =  13.0231n       
+ xi161.n928__sbuf_out =   1.8000        
+ xi161.n929__net1 =  13.0203n       
+ xi161.n929__sbuf_out =   1.8000        
+ xi161.n929__vddio1 =   1.8000        
+ xi161.n92__net1 =  12.9472n       
+ xi161.n92__net17 =   1.8000        
+ xi161.n92__net7 =   7.3549n       
+ xi161.n92__sbuf_out =   1.8000        
+ xi161.n92__vddio1 =   1.8000        
+ xi161.n92__vss1 =   7.2548n       
+ xi161.n930__net1 =  13.0203n       
+ xi161.n930__sbuf_out =   1.8000        
+ xi161.n931__net1 =  13.0198n       
+ xi161.n931__sbuf_out =   1.8000        
+ xi161.n931__vddio1 =   1.8000        
+ xi161.n932__net1 =  13.0212n       
+ xi161.n932__sbuf_out =   1.8000        
+ xi161.n933__net1 =  13.0173n       
+ xi161.n933__sbuf_out =   1.8000        
+ xi161.n934__net1 =  13.0164n       
+ xi161.n934__sbuf_out =   1.8000        
+ xi161.n934__vddio1 =   1.8000        
+ xi161.n935__net1 =  13.0159n       
+ xi161.n935__sbuf_out =   1.8000        
+ xi161.n935__vddio1 =   1.8000        
+ xi161.n936__net1 =  13.0164n       
+ xi161.n936__sbuf_out =   1.8000        
+ xi161.n936__vddio1 =   1.8000        
+ xi161.n937__net1 =  13.0132n       
+ xi161.n937__sbuf_out =   1.8000        
+ xi161.n937__vddio1 =   1.8000        
+ xi161.n938__net1 =  13.0132n       
+ xi161.n938__sbuf_out =   1.8000        
+ xi161.n938__vss1 =   7.7438n       
+ xi161.n939__net1 =  13.0127n       
+ xi161.n939__sbuf_out =   1.8000        
+ xi161.n93__net1 =  12.9403n       
+ xi161.n93__net17 =   1.8000        
+ xi161.n93__net7 =   7.3520n       
+ xi161.n93__sbuf_out =   1.8000        
+ xi161.n93__vddio1 =   1.8000        
+ xi161.n93__vss1 =   7.2184n       
+ xi161.n940__net1 =  13.0141n       
+ xi161.n940__sbuf_out =   1.8000        
+ xi161.n940__vddio1 =   1.8000        
+ xi161.n941__net1 =  13.0096n       
+ xi161.n941__sbuf_out =   1.8000        
+ xi161.n941__vddio1 =   1.8000        
+ xi161.n942__net1 =  13.0087n       
+ xi161.n942__sbuf_out =   1.8000        
+ xi161.n942__vddio1 =   1.8000        
+ xi161.n943__net1 =  13.0082n       
+ xi161.n943__sbuf_out =   1.8000        
+ xi161.n943__vddio1 =   1.8000        
+ xi161.n944__net1 =  13.0087n       
+ xi161.n944__sbuf_out =   1.8000        
+ xi161.n945__net1 =  13.0050n       
+ xi161.n945__sbuf_out =   1.8000        
+ xi161.n946__net1 =  13.0050n       
+ xi161.n946__sbuf_out =   1.8000        
+ xi161.n946__vddio1 =   1.8000        
+ xi161.n947__net1 =  13.0045n       
+ xi161.n947__sbuf_out =   1.8000        
+ xi161.n947__vddio1 =   1.8000        
+ xi161.n948__net1 =  13.0059n       
+ xi161.n948__sbuf_out =   1.8000        
+ xi161.n948__vddio1 =   1.8000        
+ xi161.n949__net1 =  13.0008n       
+ xi161.n949__sbuf_out =   1.8000        
+ xi161.n949__vddio1 =   1.8000        
+ xi161.n94__net1 =  12.9403n       
+ xi161.n94__net17 =   1.8000        
+ xi161.n94__net7 =   7.3511n       
+ xi161.n94__sbuf_out =   1.8000        
+ xi161.n94__vddio1 =   1.8000        
+ xi161.n94__vss1 =   7.3827n       
+ xi161.n950__net1 =  12.9999n       
+ xi161.n950__sbuf_out =   1.8000        
+ xi161.n951__net1 =  12.9994n       
+ xi161.n951__sbuf_out =   1.8000        
+ xi161.n952__net1 =  12.9999n       
+ xi161.n952__sbuf_out =   1.8000        
+ xi161.n952__vddio1 =   1.8000        
+ xi161.n953__net1 =  12.9957n       
+ xi161.n953__sbuf_out =   1.8000        
+ xi161.n953__vddio1 =   1.8000        
+ xi161.n954__net1 =  12.9957n       
+ xi161.n954__sbuf_out =   1.8000        
+ xi161.n954__vddio1 =   1.8000        
+ xi161.n955__net1 =  12.9952n       
+ xi161.n955__sbuf_out =   1.8000        
+ xi161.n955__vddio1 =   1.8000        
+ xi161.n956__net1 =  12.9966n       
+ xi161.n956__sbuf_out =   1.8000        
+ xi161.n956__vddio1 =   1.8000        
+ xi161.n957__net1 =  12.9909n       
+ xi161.n957__sbuf_out =   1.8000        
+ xi161.n958__net1 =  12.9900n       
+ xi161.n958__sbuf_out =   1.8000        
+ xi161.n959__net1 =  12.9895n       
+ xi161.n959__sbuf_out =   1.8000        
+ xi161.n95__net1 =  12.9403n       
+ xi161.n95__net17 =   1.8000        
+ xi161.n95__net7 =   7.3476n       
+ xi161.n95__sbuf_out =   1.8000        
+ xi161.n95__vddio1 =   1.8000        
+ xi161.n95__vss1 =   7.4299n       
+ xi161.n960__net1 =  12.9900n       
+ xi161.n960__sbuf_out =   1.8000        
+ xi161.n961__net1 =  12.9854n       
+ xi161.n961__sbuf_out =   1.8000        
+ xi161.n962__net1 =  12.9854n       
+ xi161.n962__sbuf_out =   1.8000        
+ xi161.n963__net1 =  12.9849n       
+ xi161.n963__sbuf_out =   1.8000        
+ xi161.n964__net1 =  12.9863n       
+ xi161.n964__sbuf_out =   1.8000        
+ xi161.n965__net1 =  12.9800n       
+ xi161.n965__sbuf_out =   1.8000        
+ xi161.n966__net1 =  12.9791n       
+ xi161.n966__sbuf_out =   1.8000        
+ xi161.n967__net1 =  12.9786n       
+ xi161.n967__sbuf_out =   1.8000        
+ xi161.n968__net1 =  12.9791n       
+ xi161.n968__sbuf_out =   1.8000        
+ xi161.n969__net1 =  12.9467n       
+ xi161.n969__sbuf_out =   1.8000        
+ xi161.n96__net1 =  12.9412n       
+ xi161.n96__net17 =   1.8000        
+ xi161.n96__net7 =   7.3467n       
+ xi161.n96__sbuf_out =   1.8000        
+ xi161.n96__vddio1 =   1.8000        
+ xi161.n96__vss1 =   7.1683n       
+ xi161.n970__net1 =  12.9472n       
+ xi161.n970__sbuf_out =   1.8000        
+ xi161.n971__net1 =  12.9481n       
+ xi161.n971__sbuf_out =   1.8000        
+ xi161.n972__net1 =  12.9472n       
+ xi161.n972__sbuf_out =   1.8000        
+ xi161.n973__net1 =  12.9398n       
+ xi161.n973__sbuf_out =   1.8000        
+ xi161.n974__net1 =  12.9403n       
+ xi161.n974__sbuf_out =   1.8000        
+ xi161.n975__net1 =  12.9403n       
+ xi161.n975__sbuf_out =   1.8000        
+ xi161.n976__net1 =  12.9412n       
+ xi161.n976__sbuf_out =   1.8000        
+ xi161.n977__net1 =  12.9343n       
+ xi161.n977__sbuf_out =   1.8000        
+ xi161.n978__net1 =  12.9347n       
+ xi161.n978__sbuf_out =   1.8000        
+ xi161.n979__net1 =  12.9356n       
+ xi161.n979__sbuf_out =   1.8000        
+ xi161.n97__net1 =  12.9347n       
+ xi161.n97__net17 =   1.8000        
+ xi161.n97__net7 =   7.3425n       
+ xi161.n97__sbuf_out =   1.8000        
+ xi161.n97__vddio1 =   1.8000        
+ xi161.n97__vss1 =   7.3340n       
+ xi161.n980__net1 =  12.9347n       
+ xi161.n980__sbuf_out =   1.8000        
+ xi161.n981__net1 =  12.9267n       
+ xi161.n981__sbuf_out =   1.8000        
+ xi161.n982__net1 =  12.9272n       
+ xi161.n982__sbuf_out =   1.8000        
+ xi161.n983__net1 =  12.9272n       
+ xi161.n983__sbuf_out =   1.8000        
+ xi161.n984__net1 =  12.9281n       
+ xi161.n984__sbuf_out =   1.8000        
+ xi161.n985__net1 =  12.9207n       
+ xi161.n985__sbuf_out =   1.8000        
+ xi161.n986__net1 =  12.9212n       
+ xi161.n986__sbuf_out =   1.8000        
+ xi161.n987__net1 =  12.9221n       
+ xi161.n987__sbuf_out =   1.8000        
+ xi161.n988__net1 =  12.9212n       
+ xi161.n988__sbuf_out =   1.8000        
+ xi161.n989__net1 =  12.9126n       
+ xi161.n989__sbuf_out =   1.8000        
+ xi161.n98__net1 =  12.9348n       
+ xi161.n98__net17 =   1.8000        
+ xi161.n98__net7 =   7.3416n       
+ xi161.n98__sbuf_out =   1.8000        
+ xi161.n98__vddio1 =   1.8000        
+ xi161.n98__vss1 =   7.3827n       
+ xi161.n990__net1 =  12.9131n       
+ xi161.n990__sbuf_out =   1.8000        
+ xi161.n991__net1 =  12.9131n       
+ xi161.n991__sbuf_out =   1.8000        
+ xi161.n992__net1 =  12.9140n       
+ xi161.n992__sbuf_out =   1.8000        
+ xi161.n993__net1 =  12.9061n       
+ xi161.n993__sbuf_out =   1.8000        
+ xi161.n994__net1 =  12.9066n       
+ xi161.n994__sbuf_out =   1.8000        
+ xi161.n995__net1 =  12.9075n       
+ xi161.n995__sbuf_out =   1.8000        
+ xi161.n996__net1 =  12.9066n       
+ xi161.n996__sbuf_out =   1.8000        
+ xi161.n997__net1 =  12.8974n       
+ xi161.n997__sbuf_out =   1.8000        
+ xi161.n998__net1 =  12.8979n       
+ xi161.n998__sbuf_out =   1.8000        
+ xi161.n999__net1 =  12.8979n       
+ xi161.n999__sbuf_out =   1.8000        
+ xi161.n99__net1 =  12.9357n       
+ xi161.n99__net17 =   1.8000        
+ xi161.n99__net7 =   7.3368n       
+ xi161.n99__sbuf_out =   1.8000        
+ xi161.n99__vddio1 =   1.8000        
+ xi161.n99__vss1 =   7.1154n       
+ xi161.n9__net1 =  12.8099n       
+ xi161.n9__net17 =   1.8000        
+ xi161.n9__net3 =   1.8000        
+ xi161.n9__net7 =   7.3466n       
+ xi161.n9__sbuf_in =  22.4556n       
+ xi161.n9__sbuf_out =   1.8000        
+ xi161.n9__vddio1 =   1.8000        
+ xi161.n9__vss1 = 671.7682p       
+ xi161.net1 =  12.8283n       
+ xi161.net17 =   1.8000        
+ xi161.net3 =   1.8000        
+ xi161.net7 =   7.3642n       
+ xi126.xi1<0>.net1 =  26.3841p       
+ xi133.xi1<0>.net1 =  26.3841p       
+ xi134.xi1<0>.net1 =  26.3841p       
+ xi131.xi1<0>.net1 =  26.3841p       
+ xi132.xi1<0>.net1 =  26.3841p       
+ xi130.xi1<0>.net1 =  26.3841p       
+ xi129.xi1<0>.net1 =  26.3841p       
+ xi128.xi1<0>.net1 =  26.3841p       
+ xi127.xi1<0>.net1 =  26.3841p       
+ xi126.xi1<1>.net1 =  26.3841p       
+ xi133.xi1<1>.net1 =  26.3841p       
+ xi134.xi1<1>.net1 =  26.3841p       
+ xi131.xi1<1>.net1 =  26.3841p       
+ xi132.xi1<1>.net1 =  26.3841p       
+ xi130.xi1<1>.net1 =  26.3841p       
+ xi129.xi1<1>.net1 =  26.3841p       
+ xi128.xi1<1>.net1 =  26.3841p       
+ xi127.xi1<1>.net1 =  26.3841p       
+ xi126.xi1<2>.net1 =  26.3841p       
+ xi133.xi1<2>.net1 =  26.3841p       
+ xi134.xi1<2>.net1 =  26.3841p       
+ xi131.xi1<2>.net1 =  26.3841p       
+ xi132.xi1<2>.net1 =  26.3841p       
+ xi130.xi1<2>.net1 =  26.3841p       
+ xi129.xi1<2>.net1 =  26.3841p       
+ xi128.xi1<2>.net1 =  26.3841p       
+ xi127.xi1<2>.net1 =  26.3841p       
+ xi126.xi1<3>.net1 =  26.3841p       
+ xi133.xi1<3>.net1 =  26.3841p       
+ xi134.xi1<3>.net1 =  26.3841p       
+ xi131.xi1<3>.net1 =  26.3841p       
+ xi132.xi1<3>.net1 =  26.3841p       
+ xi130.xi1<3>.net1 =  26.3841p       
+ xi129.xi1<3>.net1 =  26.3841p       
+ xi128.xi1<3>.net1 =  26.3841p       
+ xi127.xi1<3>.net1 =  26.3841p       
+ xi126.xi1<4>.net1 =  26.3841p       
+ xi133.xi1<4>.net1 =  26.3841p       
+ xi134.xi1<4>.net1 =  26.3841p       
+ xi131.xi1<4>.net1 =  26.3841p       
+ xi132.xi1<4>.net1 =  26.3841p       
+ xi130.xi1<4>.net1 =  26.3841p       
+ xi129.xi1<4>.net1 =  26.3841p       
+ xi128.xi1<4>.net1 =  26.3841p       
+ xi127.xi1<4>.net1 =  26.3841p       
+ xi126.xi1<5>.net1 =  26.3841p       
+ xi133.xi1<5>.net1 =  26.3841p       
+ xi134.xi1<5>.net1 =  26.3841p       
+ xi131.xi1<5>.net1 =  26.3841p       
+ xi132.xi1<5>.net1 =  26.3841p       
+ xi130.xi1<5>.net1 =  26.3841p       
+ xi129.xi1<5>.net1 =  26.3841p       
+ xi128.xi1<5>.net1 =  26.3841p       
+ xi127.xi1<5>.net1 =  26.3841p       
+ xi126.xi1<6>.net1 =  26.3841p       
+ xi133.xi1<6>.net1 =  26.3841p       
+ xi134.xi1<6>.net1 =  26.3841p       
+ xi131.xi1<6>.net1 =  26.3841p       
+ xi132.xi1<6>.net1 =  26.3841p       
+ xi130.xi1<6>.net1 =  26.3841p       
+ xi129.xi1<6>.net1 =  26.3841p       
+ xi128.xi1<6>.net1 =  26.3841p       
+ xi127.xi1<6>.net1 =  26.3841p       
+ xi126.xi1<7>.net1 =  26.3841p       
+ xi133.xi1<7>.net1 =  26.3841p       
+ xi134.xi1<7>.net1 =  26.3841p       
+ xi131.xi1<7>.net1 =  26.3841p       
+ xi132.xi1<7>.net1 =  26.3841p       
+ xi130.xi1<7>.net1 =  26.3841p       
+ xi129.xi1<7>.net1 =  26.3841p       
+ xi128.xi1<7>.net1 =  26.3841p       
+ xi127.xi1<7>.net1 =  26.3841p       
+ xi126.xi1<8>.net1 =  26.3841p       
+ xi133.xi1<8>.net1 =  26.3841p       
+ xi134.xi1<8>.net1 =  26.3841p       
+ xi131.xi1<8>.net1 =  26.3841p       
+ xi132.xi1<8>.net1 =  26.3841p       
+ xi130.xi1<8>.net1 =  26.3841p       
+ xi129.xi1<8>.net1 =  26.3841p       
+ xi128.xi1<8>.net1 =  26.3841p       
+ xi127.xi1<8>.net1 =  26.3841p       
+ xi126.xi1<9>.net1 =  26.3841p       
+ xi133.xi1<9>.net1 =  26.3841p       
+ xi134.xi1<9>.net1 =  26.3841p       
+ xi131.xi1<9>.net1 =  26.3841p       
+ xi132.xi1<9>.net1 =  26.3841p       
+ xi130.xi1<9>.net1 =  26.3841p       
+ xi129.xi1<9>.net1 =  26.3841p       
+ xi128.xi1<9>.net1 =  26.3841p       
+ xi127.xi1<9>.net1 =  26.3841p       
+ xi126.xi1<10>.net1 =  26.3841p       
+ xi133.xi1<10>.net1 =  26.3841p       
+ xi134.xi1<10>.net1 =  26.3841p       
+ xi131.xi1<10>.net1 =  26.3841p       
+ xi132.xi1<10>.net1 =  26.3841p       
+ xi130.xi1<10>.net1 =  26.3841p       
+ xi129.xi1<10>.net1 =  26.3841p       
+ xi128.xi1<10>.net1 =  26.3841p       
+ xi127.xi1<10>.net1 =  26.3841p       
+ xi126.xi1<11>.net1 =  26.3841p       
+ xi133.xi1<11>.net1 =  26.3841p       
+ xi134.xi1<11>.net1 =  26.3841p       
+ xi131.xi1<11>.net1 =  26.3841p       
+ xi132.xi1<11>.net1 =  26.3841p       
+ xi130.xi1<11>.net1 =  26.3841p       
+ xi129.xi1<11>.net1 =  26.3841p       
+ xi128.xi1<11>.net1 =  26.3841p       
+ xi127.xi1<11>.net1 =  26.3841p       
+ xi126.xi1<12>.net1 =  26.3841p       
+ xi133.xi1<12>.net1 =  26.3841p       
+ xi134.xi1<12>.net1 =  26.3841p       
+ xi131.xi1<12>.net1 =  26.3841p       
+ xi132.xi1<12>.net1 =  26.3841p       
+ xi130.xi1<12>.net1 =  26.3841p       
+ xi129.xi1<12>.net1 =  26.3841p       
+ xi128.xi1<12>.net1 =  26.3841p       
+ xi127.xi1<12>.net1 =  26.3841p       
+ xi126.xi1<13>.net1 =  26.3841p       
+ xi133.xi1<13>.net1 =  26.3841p       
+ xi134.xi1<13>.net1 =  26.3841p       
+ xi131.xi1<13>.net1 =  26.3841p       
+ xi132.xi1<13>.net1 =  26.3841p       
+ xi130.xi1<13>.net1 =  26.3841p       
+ xi129.xi1<13>.net1 =  26.3841p       
+ xi128.xi1<13>.net1 =  26.3841p       
+ xi127.xi1<13>.net1 =  26.3841p       
+ xi126.xi1<14>.net1 =  26.3841p       
+ xi133.xi1<14>.net1 =  26.3841p       
+ xi134.xi1<14>.net1 =  26.3841p       
+ xi131.xi1<14>.net1 =  26.3841p       
+ xi132.xi1<14>.net1 =  26.3841p       
+ xi130.xi1<14>.net1 =  26.3841p       
+ xi129.xi1<14>.net1 =  26.3841p       
+ xi128.xi1<14>.net1 =  26.3841p       
+ xi127.xi1<14>.net1 =  26.3841p       
+ xi126.xi1<15>.net1 =  26.3841p       
+ xi133.xi1<15>.net1 =  26.3841p       
+ xi134.xi1<15>.net1 =  26.3841p       
+ xi131.xi1<15>.net1 =  26.3841p       
+ xi132.xi1<15>.net1 =  26.3841p       
+ xi130.xi1<15>.net1 =  26.3841p       
+ xi129.xi1<15>.net1 =  26.3841p       
+ xi128.xi1<15>.net1 =  26.3841p       
+ xi127.xi1<15>.net1 =  26.3841p       
+ xi126.xi1<16>.net1 =  26.3841p       
+ xi133.xi1<16>.net1 =  26.3841p       
+ xi134.xi1<16>.net1 =  26.3841p       
+ xi131.xi1<16>.net1 =  26.3841p       
+ xi132.xi1<16>.net1 =  26.3841p       
+ xi130.xi1<16>.net1 =  26.3841p       
+ xi129.xi1<16>.net1 =  26.3841p       
+ xi128.xi1<16>.net1 =  26.3841p       
+ xi127.xi1<16>.net1 =  26.3841p       
+ xi126.xi1<17>.net1 =  26.3841p       
+ xi133.xi1<17>.net1 =  26.3841p       
+ xi134.xi1<17>.net1 =  26.3841p       
+ xi131.xi1<17>.net1 =  26.3841p       
+ xi132.xi1<17>.net1 =  26.3841p       
+ xi130.xi1<17>.net1 =  26.3841p       
+ xi129.xi1<17>.net1 =  26.3841p       
+ xi128.xi1<17>.net1 =  26.3841p       
+ xi127.xi1<17>.net1 =  26.3841p       
+ xi126.xi1<18>.net1 =  26.3841p       
+ xi133.xi1<18>.net1 =  26.3841p       
+ xi134.xi1<18>.net1 =  26.3841p       
+ xi131.xi1<18>.net1 =  26.3841p       
+ xi132.xi1<18>.net1 =  26.3841p       
+ xi130.xi1<18>.net1 =  26.3841p       
+ xi129.xi1<18>.net1 =  26.3841p       
+ xi128.xi1<18>.net1 =  26.3841p       
+ xi127.xi1<18>.net1 =  26.3841p       
+ xi126.xi1<19>.net1 =  26.3841p       
+ xi133.xi1<19>.net1 =  26.3841p       
+ xi134.xi1<19>.net1 =  26.3841p       
+ xi131.xi1<19>.net1 =  26.3841p       
+ xi132.xi1<19>.net1 =  26.3841p       
+ xi130.xi1<19>.net1 =  26.3841p       
+ xi129.xi1<19>.net1 =  26.3841p       
+ xi128.xi1<19>.net1 =  26.3841p       
+ xi127.xi1<19>.net1 =  26.3841p       
+ xi126.xi1<20>.net1 =  26.3841p       
+ xi133.xi1<20>.net1 =  26.3841p       
+ xi134.xi1<20>.net1 =  26.3841p       
+ xi131.xi1<20>.net1 =  26.3841p       
+ xi132.xi1<20>.net1 =  26.3841p       
+ xi130.xi1<20>.net1 =  26.3841p       
+ xi129.xi1<20>.net1 =  26.3841p       
+ xi128.xi1<20>.net1 =  26.3841p       
+ xi127.xi1<20>.net1 =  26.3841p       
+ xi126.xi1<21>.net1 =  26.3841p       
+ xi133.xi1<21>.net1 =  26.3841p       
+ xi134.xi1<21>.net1 =  26.3841p       
+ xi131.xi1<21>.net1 =  26.3841p       
+ xi132.xi1<21>.net1 =  26.3841p       
+ xi130.xi1<21>.net1 =  26.3841p       
+ xi129.xi1<21>.net1 =  26.3841p       
+ xi128.xi1<21>.net1 =  26.3841p       
+ xi127.xi1<21>.net1 =  26.3841p       
+ xi126.xi1<22>.net1 =  26.3841p       
+ xi133.xi1<22>.net1 =  26.3841p       
+ xi134.xi1<22>.net1 =  26.3841p       
+ xi131.xi1<22>.net1 =  26.3841p       
+ xi132.xi1<22>.net1 =  26.3841p       
+ xi130.xi1<22>.net1 =  26.3841p       
+ xi129.xi1<22>.net1 =  26.3841p       
+ xi128.xi1<22>.net1 =  26.3841p       
+ xi127.xi1<22>.net1 =  26.3841p       
+ xi126.xi1<23>.net1 =  26.3841p       
+ xi133.xi1<23>.net1 =  26.3841p       
+ xi134.xi1<23>.net1 =  26.3841p       
+ xi131.xi1<23>.net1 =  26.3841p       
+ xi132.xi1<23>.net1 =  26.3841p       
+ xi130.xi1<23>.net1 =  26.3841p       
+ xi129.xi1<23>.net1 =  26.3841p       
+ xi128.xi1<23>.net1 =  26.3841p       
+ xi127.xi1<23>.net1 =  26.3841p       
+ xi126.xi1<24>.net1 =  26.3841p       
+ xi133.xi1<24>.net1 =  26.3841p       
+ xi134.xi1<24>.net1 =  26.3841p       
+ xi131.xi1<24>.net1 =  26.3841p       
+ xi132.xi1<24>.net1 =  26.3841p       
+ xi130.xi1<24>.net1 =  26.3841p       
+ xi129.xi1<24>.net1 =  26.3841p       
+ xi128.xi1<24>.net1 =  26.3841p       
+ xi127.xi1<24>.net1 =  26.3841p       
+ xi126.xi1<25>.net1 =  26.3841p       
+ xi133.xi1<25>.net1 =  26.3841p       
+ xi134.xi1<25>.net1 =  26.3841p       
+ xi131.xi1<25>.net1 =  26.3841p       
+ xi132.xi1<25>.net1 =  26.3841p       
+ xi130.xi1<25>.net1 =  26.3841p       
+ xi129.xi1<25>.net1 =  26.3841p       
+ xi128.xi1<25>.net1 =  26.3841p       
+ xi127.xi1<25>.net1 =  26.3841p       
+ xi126.xi1<26>.net1 =  26.3841p       
+ xi133.xi1<26>.net1 =  26.3841p       
+ xi134.xi1<26>.net1 =  26.3841p       
+ xi131.xi1<26>.net1 =  26.3841p       
+ xi132.xi1<26>.net1 =  26.3841p       
+ xi130.xi1<26>.net1 =  26.3841p       
+ xi129.xi1<26>.net1 =  26.3841p       
+ xi128.xi1<26>.net1 =  26.3841p       
+ xi127.xi1<26>.net1 =  26.3841p       
+ xi126.xi1<27>.net1 =  26.3841p       
+ xi133.xi1<27>.net1 =  26.3841p       
+ xi134.xi1<27>.net1 =  26.3841p       
+ xi131.xi1<27>.net1 =  26.3841p       
+ xi132.xi1<27>.net1 =  26.3841p       
+ xi130.xi1<27>.net1 =  26.3841p       
+ xi129.xi1<27>.net1 =  26.3841p       
+ xi128.xi1<27>.net1 =  26.3841p       
+ xi127.xi1<27>.net1 =  26.3841p       
+ xi126.xi1<28>.net1 =  26.3841p       
+ xi133.xi1<28>.net1 =  26.3841p       
+ xi134.xi1<28>.net1 =  26.3841p       
+ xi131.xi1<28>.net1 =  26.3841p       
+ xi132.xi1<28>.net1 =  26.3841p       
+ xi130.xi1<28>.net1 =  26.3841p       
+ xi129.xi1<28>.net1 =  26.3841p       
+ xi128.xi1<28>.net1 =  26.3841p       
+ xi127.xi1<28>.net1 =  26.3841p       
+ xi126.xi1<29>.net1 =  26.3841p       
+ xi133.xi1<29>.net1 =  26.3841p       
+ xi134.xi1<29>.net1 =  26.3841p       
+ xi131.xi1<29>.net1 =  26.3841p       
+ xi132.xi1<29>.net1 =  26.3841p       
+ xi130.xi1<29>.net1 =  26.3841p       
+ xi129.xi1<29>.net1 =  26.3841p       
+ xi128.xi1<29>.net1 =  26.3841p       
+ xi127.xi1<29>.net1 =  26.3841p       
+ xi126.xi1<30>.net1 =  26.3841p       
+ xi133.xi1<30>.net1 =  26.3841p       
+ xi134.xi1<30>.net1 =  26.3841p       
+ xi131.xi1<30>.net1 =  26.3841p       
+ xi132.xi1<30>.net1 =  26.3841p       
+ xi130.xi1<30>.net1 =  26.3841p       
+ xi129.xi1<30>.net1 =  26.3841p       
+ xi128.xi1<30>.net1 =  26.3841p       
+ xi127.xi1<30>.net1 =  26.3841p       
+ xi126.xi1<31>.net1 =  26.3841p       
+ xi133.xi1<31>.net1 =  26.3841p       
+ xi134.xi1<31>.net1 =  26.3841p       
+ xi131.xi1<31>.net1 =  26.3841p       
+ xi132.xi1<31>.net1 =  26.3841p       
+ xi130.xi1<31>.net1 =  26.3841p       
+ xi129.xi1<31>.net1 =  26.3841p       
+ xi128.xi1<31>.net1 =  26.3841p       
+ xi127.xi1<31>.net1 =  26.3841p       
+ xi126.xi1<32>.net1 =  26.3841p       
+ xi133.xi1<32>.net1 =  26.3841p       
+ xi134.xi1<32>.net1 =  26.3841p       
+ xi131.xi1<32>.net1 =  26.3841p       
+ xi132.xi1<32>.net1 =  26.3841p       
+ xi130.xi1<32>.net1 =  26.3841p       
+ xi129.xi1<32>.net1 =  26.3841p       
+ xi128.xi1<32>.net1 =  26.3841p       
+ xi127.xi1<32>.net1 =  26.3841p       
+ xi126.xi1<33>.net1 =  26.3841p       
+ xi133.xi1<33>.net1 =  26.3841p       
+ xi134.xi1<33>.net1 =  26.3841p       
+ xi131.xi1<33>.net1 =  26.3841p       
+ xi132.xi1<33>.net1 =  26.3841p       
+ xi130.xi1<33>.net1 =  26.3841p       
+ xi129.xi1<33>.net1 =  26.3841p       
+ xi128.xi1<33>.net1 =  26.3841p       
+ xi127.xi1<33>.net1 =  26.3841p       
+ xi126.xi1<34>.net1 =  26.3841p       
+ xi133.xi1<34>.net1 =  26.3841p       
+ xi134.xi1<34>.net1 =  26.3841p       
+ xi131.xi1<34>.net1 =  26.3841p       
+ xi132.xi1<34>.net1 =  26.3841p       
+ xi130.xi1<34>.net1 =  26.3841p       
+ xi129.xi1<34>.net1 =  26.3841p       
+ xi128.xi1<34>.net1 =  26.3841p       
+ xi127.xi1<34>.net1 =  26.3841p       
+ xi126.xi1<35>.net1 =  26.3841p       
+ xi133.xi1<35>.net1 =  26.3841p       
+ xi134.xi1<35>.net1 =  26.3841p       
+ xi131.xi1<35>.net1 =  26.3841p       
+ xi132.xi1<35>.net1 =  26.3841p       
+ xi130.xi1<35>.net1 =  26.3841p       
+ xi129.xi1<35>.net1 =  26.3841p       
+ xi128.xi1<35>.net1 =  26.3841p       
+ xi127.xi1<35>.net1 =  26.3841p       
+ xi126.xi1<36>.net1 =  26.3841p       
+ xi133.xi1<36>.net1 =  26.3841p       
+ xi134.xi1<36>.net1 =  26.3841p       
+ xi131.xi1<36>.net1 =  26.3841p       
+ xi132.xi1<36>.net1 =  26.3841p       
+ xi130.xi1<36>.net1 =  26.3841p       
+ xi129.xi1<36>.net1 =  26.3841p       
+ xi128.xi1<36>.net1 =  26.3841p       
+ xi127.xi1<36>.net1 =  26.3841p       
+ xi126.xi1<37>.net1 =  26.3841p       
+ xi133.xi1<37>.net1 =  26.3841p       
+ xi134.xi1<37>.net1 =  26.3841p       
+ xi131.xi1<37>.net1 =  26.3841p       
+ xi132.xi1<37>.net1 =  26.3841p       
+ xi130.xi1<37>.net1 =  26.3841p       
+ xi129.xi1<37>.net1 =  26.3841p       
+ xi128.xi1<37>.net1 =  26.3841p       
+ xi127.xi1<37>.net1 =  26.3841p       
+ xi126.xi1<38>.net1 =  26.3841p       
+ xi133.xi1<38>.net1 =  26.3841p       
+ xi134.xi1<38>.net1 =  26.3841p       
+ xi131.xi1<38>.net1 =  26.3841p       
+ xi132.xi1<38>.net1 =  26.3841p       
+ xi130.xi1<38>.net1 =  26.3841p       
+ xi129.xi1<38>.net1 =  26.3841p       
+ xi128.xi1<38>.net1 =  26.3841p       
+ xi127.xi1<38>.net1 =  26.3841p       
+ xi126.xi1<39>.net1 =  26.3841p       
+ xi133.xi1<39>.net1 =  26.3841p       
+ xi134.xi1<39>.net1 =  26.3841p       
+ xi131.xi1<39>.net1 =  26.3841p       
+ xi132.xi1<39>.net1 =  26.3841p       
+ xi130.xi1<39>.net1 =  26.3841p       
+ xi129.xi1<39>.net1 =  26.3841p       
+ xi128.xi1<39>.net1 =  26.3841p       
+ xi127.xi1<39>.net1 =  26.3841p       
+ xi126.xi1<0>.net2 =   1.8000        
+ xi133.xi1<0>.net2 =   1.8000        
+ xi134.xi1<0>.net2 =   1.8000        
+ xi131.xi1<0>.net2 =   1.8000        
+ xi132.xi1<0>.net2 =   1.8000        
+ xi130.xi1<0>.net2 =   1.8000        
+ xi129.xi1<0>.net2 =   1.8000        
+ xi128.xi1<0>.net2 =   1.8000        
+ xi127.xi1<0>.net2 =   1.8000        
+ xi126.xi1<1>.net2 =   1.8000        
+ xi133.xi1<1>.net2 =   1.8000        
+ xi134.xi1<1>.net2 =   1.8000        
+ xi131.xi1<1>.net2 =   1.8000        
+ xi132.xi1<1>.net2 =   1.8000        
+ xi130.xi1<1>.net2 =   1.8000        
+ xi129.xi1<1>.net2 =   1.8000        
+ xi128.xi1<1>.net2 =   1.8000        
+ xi127.xi1<1>.net2 =   1.8000        
+ xi126.xi1<2>.net2 =   1.8000        
+ xi133.xi1<2>.net2 =   1.8000        
+ xi134.xi1<2>.net2 =   1.8000        
+ xi131.xi1<2>.net2 =   1.8000        
+ xi132.xi1<2>.net2 =   1.8000        
+ xi130.xi1<2>.net2 =   1.8000        
+ xi129.xi1<2>.net2 =   1.8000        
+ xi128.xi1<2>.net2 =   1.8000        
+ xi127.xi1<2>.net2 =   1.8000        
+ xi126.xi1<3>.net2 =   1.8000        
+ xi133.xi1<3>.net2 =   1.8000        
+ xi134.xi1<3>.net2 =   1.8000        
+ xi131.xi1<3>.net2 =   1.8000        
+ xi132.xi1<3>.net2 =   1.8000        
+ xi130.xi1<3>.net2 =   1.8000        
+ xi129.xi1<3>.net2 =   1.8000        
+ xi128.xi1<3>.net2 =   1.8000        
+ xi127.xi1<3>.net2 =   1.8000        
+ xi126.xi1<4>.net2 =   1.8000        
+ xi133.xi1<4>.net2 =   1.8000        
+ xi134.xi1<4>.net2 =   1.8000        
+ xi131.xi1<4>.net2 =   1.8000        
+ xi132.xi1<4>.net2 =   1.8000        
+ xi130.xi1<4>.net2 =   1.8000        
+ xi129.xi1<4>.net2 =   1.8000        
+ xi128.xi1<4>.net2 =   1.8000        
+ xi127.xi1<4>.net2 =   1.8000        
+ xi126.xi1<5>.net2 =   1.8000        
+ xi133.xi1<5>.net2 =   1.8000        
+ xi134.xi1<5>.net2 =   1.8000        
+ xi131.xi1<5>.net2 =   1.8000        
+ xi132.xi1<5>.net2 =   1.8000        
+ xi130.xi1<5>.net2 =   1.8000        
+ xi129.xi1<5>.net2 =   1.8000        
+ xi128.xi1<5>.net2 =   1.8000        
+ xi127.xi1<5>.net2 =   1.8000        
+ xi126.xi1<6>.net2 =   1.8000        
+ xi133.xi1<6>.net2 =   1.8000        
+ xi134.xi1<6>.net2 =   1.8000        
+ xi131.xi1<6>.net2 =   1.8000        
+ xi132.xi1<6>.net2 =   1.8000        
+ xi130.xi1<6>.net2 =   1.8000        
+ xi129.xi1<6>.net2 =   1.8000        
+ xi128.xi1<6>.net2 =   1.8000        
+ xi127.xi1<6>.net2 =   1.8000        
+ xi126.xi1<7>.net2 =   1.8000        
+ xi133.xi1<7>.net2 =   1.8000        
+ xi134.xi1<7>.net2 =   1.8000        
+ xi131.xi1<7>.net2 =   1.8000        
+ xi132.xi1<7>.net2 =   1.8000        
+ xi130.xi1<7>.net2 =   1.8000        
+ xi129.xi1<7>.net2 =   1.8000        
+ xi128.xi1<7>.net2 =   1.8000        
+ xi127.xi1<7>.net2 =   1.8000        
+ xi126.xi1<8>.net2 =   1.8000        
+ xi133.xi1<8>.net2 =   1.8000        
+ xi134.xi1<8>.net2 =   1.8000        
+ xi131.xi1<8>.net2 =   1.8000        
+ xi132.xi1<8>.net2 =   1.8000        
+ xi130.xi1<8>.net2 =   1.8000        
+ xi129.xi1<8>.net2 =   1.8000        
+ xi128.xi1<8>.net2 =   1.8000        
+ xi127.xi1<8>.net2 =   1.8000        
+ xi126.xi1<9>.net2 =   1.8000        
+ xi133.xi1<9>.net2 =   1.8000        
+ xi134.xi1<9>.net2 =   1.8000        
+ xi131.xi1<9>.net2 =   1.8000        
+ xi132.xi1<9>.net2 =   1.8000        
+ xi130.xi1<9>.net2 =   1.8000        
+ xi129.xi1<9>.net2 =   1.8000        
+ xi128.xi1<9>.net2 =   1.8000        
+ xi127.xi1<9>.net2 =   1.8000        
+ xi126.xi1<10>.net2 =   1.8000        
+ xi133.xi1<10>.net2 =   1.8000        
+ xi134.xi1<10>.net2 =   1.8000        
+ xi131.xi1<10>.net2 =   1.8000        
+ xi132.xi1<10>.net2 =   1.8000        
+ xi130.xi1<10>.net2 =   1.8000        
+ xi129.xi1<10>.net2 =   1.8000        
+ xi128.xi1<10>.net2 =   1.8000        
+ xi127.xi1<10>.net2 =   1.8000        
+ xi126.xi1<11>.net2 =   1.8000        
+ xi133.xi1<11>.net2 =   1.8000        
+ xi134.xi1<11>.net2 =   1.8000        
+ xi131.xi1<11>.net2 =   1.8000        
+ xi132.xi1<11>.net2 =   1.8000        
+ xi130.xi1<11>.net2 =   1.8000        
+ xi129.xi1<11>.net2 =   1.8000        
+ xi128.xi1<11>.net2 =   1.8000        
+ xi127.xi1<11>.net2 =   1.8000        
+ xi126.xi1<12>.net2 =   1.8000        
+ xi133.xi1<12>.net2 =   1.8000        
+ xi134.xi1<12>.net2 =   1.8000        
+ xi131.xi1<12>.net2 =   1.8000        
+ xi132.xi1<12>.net2 =   1.8000        
+ xi130.xi1<12>.net2 =   1.8000        
+ xi129.xi1<12>.net2 =   1.8000        
+ xi128.xi1<12>.net2 =   1.8000        
+ xi127.xi1<12>.net2 =   1.8000        
+ xi126.xi1<13>.net2 =   1.8000        
+ xi133.xi1<13>.net2 =   1.8000        
+ xi134.xi1<13>.net2 =   1.8000        
+ xi131.xi1<13>.net2 =   1.8000        
+ xi132.xi1<13>.net2 =   1.8000        
+ xi130.xi1<13>.net2 =   1.8000        
+ xi129.xi1<13>.net2 =   1.8000        
+ xi128.xi1<13>.net2 =   1.8000        
+ xi127.xi1<13>.net2 =   1.8000        
+ xi126.xi1<14>.net2 =   1.8000        
+ xi133.xi1<14>.net2 =   1.8000        
+ xi134.xi1<14>.net2 =   1.8000        
+ xi131.xi1<14>.net2 =   1.8000        
+ xi132.xi1<14>.net2 =   1.8000        
+ xi130.xi1<14>.net2 =   1.8000        
+ xi129.xi1<14>.net2 =   1.8000        
+ xi128.xi1<14>.net2 =   1.8000        
+ xi127.xi1<14>.net2 =   1.8000        
+ xi126.xi1<15>.net2 =   1.8000        
+ xi133.xi1<15>.net2 =   1.8000        
+ xi134.xi1<15>.net2 =   1.8000        
+ xi131.xi1<15>.net2 =   1.8000        
+ xi132.xi1<15>.net2 =   1.8000        
+ xi130.xi1<15>.net2 =   1.8000        
+ xi129.xi1<15>.net2 =   1.8000        
+ xi128.xi1<15>.net2 =   1.8000        
+ xi127.xi1<15>.net2 =   1.8000        
+ xi126.xi1<16>.net2 =   1.8000        
+ xi133.xi1<16>.net2 =   1.8000        
+ xi134.xi1<16>.net2 =   1.8000        
+ xi131.xi1<16>.net2 =   1.8000        
+ xi132.xi1<16>.net2 =   1.8000        
+ xi130.xi1<16>.net2 =   1.8000        
+ xi129.xi1<16>.net2 =   1.8000        
+ xi128.xi1<16>.net2 =   1.8000        
+ xi127.xi1<16>.net2 =   1.8000        
+ xi126.xi1<17>.net2 =   1.8000        
+ xi133.xi1<17>.net2 =   1.8000        
+ xi134.xi1<17>.net2 =   1.8000        
+ xi131.xi1<17>.net2 =   1.8000        
+ xi132.xi1<17>.net2 =   1.8000        
+ xi130.xi1<17>.net2 =   1.8000        
+ xi129.xi1<17>.net2 =   1.8000        
+ xi128.xi1<17>.net2 =   1.8000        
+ xi127.xi1<17>.net2 =   1.8000        
+ xi126.xi1<18>.net2 =   1.8000        
+ xi133.xi1<18>.net2 =   1.8000        
+ xi134.xi1<18>.net2 =   1.8000        
+ xi131.xi1<18>.net2 =   1.8000        
+ xi132.xi1<18>.net2 =   1.8000        
+ xi130.xi1<18>.net2 =   1.8000        
+ xi129.xi1<18>.net2 =   1.8000        
+ xi128.xi1<18>.net2 =   1.8000        
+ xi127.xi1<18>.net2 =   1.8000        
+ xi126.xi1<19>.net2 =   1.8000        
+ xi133.xi1<19>.net2 =   1.8000        
+ xi134.xi1<19>.net2 =   1.8000        
+ xi131.xi1<19>.net2 =   1.8000        
+ xi132.xi1<19>.net2 =   1.8000        
+ xi130.xi1<19>.net2 =   1.8000        
+ xi129.xi1<19>.net2 =   1.8000        
+ xi128.xi1<19>.net2 =   1.8000        
+ xi127.xi1<19>.net2 =   1.8000        
+ xi126.xi1<20>.net2 =   1.8000        
+ xi133.xi1<20>.net2 =   1.8000        
+ xi134.xi1<20>.net2 =   1.8000        
+ xi131.xi1<20>.net2 =   1.8000        
+ xi132.xi1<20>.net2 =   1.8000        
+ xi130.xi1<20>.net2 =   1.8000        
+ xi129.xi1<20>.net2 =   1.8000        
+ xi128.xi1<20>.net2 =   1.8000        
+ xi127.xi1<20>.net2 =   1.8000        
+ xi126.xi1<21>.net2 =   1.8000        
+ xi133.xi1<21>.net2 =   1.8000        
+ xi134.xi1<21>.net2 =   1.8000        
+ xi131.xi1<21>.net2 =   1.8000        
+ xi132.xi1<21>.net2 =   1.8000        
+ xi130.xi1<21>.net2 =   1.8000        
+ xi129.xi1<21>.net2 =   1.8000        
+ xi128.xi1<21>.net2 =   1.8000        
+ xi127.xi1<21>.net2 =   1.8000        
+ xi126.xi1<22>.net2 =   1.8000        
+ xi133.xi1<22>.net2 =   1.8000        
+ xi134.xi1<22>.net2 =   1.8000        
+ xi131.xi1<22>.net2 =   1.8000        
+ xi132.xi1<22>.net2 =   1.8000        
+ xi130.xi1<22>.net2 =   1.8000        
+ xi129.xi1<22>.net2 =   1.8000        
+ xi128.xi1<22>.net2 =   1.8000        
+ xi127.xi1<22>.net2 =   1.8000        
+ xi126.xi1<23>.net2 =   1.8000        
+ xi133.xi1<23>.net2 =   1.8000        
+ xi134.xi1<23>.net2 =   1.8000        
+ xi131.xi1<23>.net2 =   1.8000        
+ xi132.xi1<23>.net2 =   1.8000        
+ xi130.xi1<23>.net2 =   1.8000        
+ xi129.xi1<23>.net2 =   1.8000        
+ xi128.xi1<23>.net2 =   1.8000        
+ xi127.xi1<23>.net2 =   1.8000        
+ xi126.xi1<24>.net2 =   1.8000        
+ xi133.xi1<24>.net2 =   1.8000        
+ xi134.xi1<24>.net2 =   1.8000        
+ xi131.xi1<24>.net2 =   1.8000        
+ xi132.xi1<24>.net2 =   1.8000        
+ xi130.xi1<24>.net2 =   1.8000        
+ xi129.xi1<24>.net2 =   1.8000        
+ xi128.xi1<24>.net2 =   1.8000        
+ xi127.xi1<24>.net2 =   1.8000        
+ xi126.xi1<25>.net2 =   1.8000        
+ xi133.xi1<25>.net2 =   1.8000        
+ xi134.xi1<25>.net2 =   1.8000        
+ xi131.xi1<25>.net2 =   1.8000        
+ xi132.xi1<25>.net2 =   1.8000        
+ xi130.xi1<25>.net2 =   1.8000        
+ xi129.xi1<25>.net2 =   1.8000        
+ xi128.xi1<25>.net2 =   1.8000        
+ xi127.xi1<25>.net2 =   1.8000        
+ xi126.xi1<26>.net2 =   1.8000        
+ xi133.xi1<26>.net2 =   1.8000        
+ xi134.xi1<26>.net2 =   1.8000        
+ xi131.xi1<26>.net2 =   1.8000        
+ xi132.xi1<26>.net2 =   1.8000        
+ xi130.xi1<26>.net2 =   1.8000        
+ xi129.xi1<26>.net2 =   1.8000        
+ xi128.xi1<26>.net2 =   1.8000        
+ xi127.xi1<26>.net2 =   1.8000        
+ xi126.xi1<27>.net2 =   1.8000        
+ xi133.xi1<27>.net2 =   1.8000        
+ xi134.xi1<27>.net2 =   1.8000        
+ xi131.xi1<27>.net2 =   1.8000        
+ xi132.xi1<27>.net2 =   1.8000        
+ xi130.xi1<27>.net2 =   1.8000        
+ xi129.xi1<27>.net2 =   1.8000        
+ xi128.xi1<27>.net2 =   1.8000        
+ xi127.xi1<27>.net2 =   1.8000        
+ xi126.xi1<28>.net2 =   1.8000        
+ xi133.xi1<28>.net2 =   1.8000        
+ xi134.xi1<28>.net2 =   1.8000        
+ xi131.xi1<28>.net2 =   1.8000        
+ xi132.xi1<28>.net2 =   1.8000        
+ xi130.xi1<28>.net2 =   1.8000        
+ xi129.xi1<28>.net2 =   1.8000        
+ xi128.xi1<28>.net2 =   1.8000        
+ xi127.xi1<28>.net2 =   1.8000        
+ xi126.xi1<29>.net2 =   1.8000        
+ xi133.xi1<29>.net2 =   1.8000        
+ xi134.xi1<29>.net2 =   1.8000        
+ xi131.xi1<29>.net2 =   1.8000        
+ xi132.xi1<29>.net2 =   1.8000        
+ xi130.xi1<29>.net2 =   1.8000        
+ xi129.xi1<29>.net2 =   1.8000        
+ xi128.xi1<29>.net2 =   1.8000        
+ xi127.xi1<29>.net2 =   1.8000        
+ xi126.xi1<30>.net2 =   1.8000        
+ xi133.xi1<30>.net2 =   1.8000        
+ xi134.xi1<30>.net2 =   1.8000        
+ xi131.xi1<30>.net2 =   1.8000        
+ xi132.xi1<30>.net2 =   1.8000        
+ xi130.xi1<30>.net2 =   1.8000        
+ xi129.xi1<30>.net2 =   1.8000        
+ xi128.xi1<30>.net2 =   1.8000        
+ xi127.xi1<30>.net2 =   1.8000        
+ xi126.xi1<31>.net2 =   1.8000        
+ xi133.xi1<31>.net2 =   1.8000        
+ xi134.xi1<31>.net2 =   1.8000        
+ xi131.xi1<31>.net2 =   1.8000        
+ xi132.xi1<31>.net2 =   1.8000        
+ xi130.xi1<31>.net2 =   1.8000        
+ xi129.xi1<31>.net2 =   1.8000        
+ xi128.xi1<31>.net2 =   1.8000        
+ xi127.xi1<31>.net2 =   1.8000        
+ xi126.xi1<32>.net2 =   1.8000        
+ xi133.xi1<32>.net2 =   1.8000        
+ xi134.xi1<32>.net2 =   1.8000        
+ xi131.xi1<32>.net2 =   1.8000        
+ xi132.xi1<32>.net2 =   1.8000        
+ xi130.xi1<32>.net2 =   1.8000        
+ xi129.xi1<32>.net2 =   1.8000        
+ xi128.xi1<32>.net2 =   1.8000        
+ xi127.xi1<32>.net2 =   1.8000        
+ xi126.xi1<33>.net2 =   1.8000        
+ xi133.xi1<33>.net2 =   1.8000        
+ xi134.xi1<33>.net2 =   1.8000        
+ xi131.xi1<33>.net2 =   1.8000        
+ xi132.xi1<33>.net2 =   1.8000        
+ xi130.xi1<33>.net2 =   1.8000        
+ xi129.xi1<33>.net2 =   1.8000        
+ xi128.xi1<33>.net2 =   1.8000        
+ xi127.xi1<33>.net2 =   1.8000        
+ xi126.xi1<34>.net2 =   1.8000        
+ xi133.xi1<34>.net2 =   1.8000        
+ xi134.xi1<34>.net2 =   1.8000        
+ xi131.xi1<34>.net2 =   1.8000        
+ xi132.xi1<34>.net2 =   1.8000        
+ xi130.xi1<34>.net2 =   1.8000        
+ xi129.xi1<34>.net2 =   1.8000        
+ xi128.xi1<34>.net2 =   1.8000        
+ xi127.xi1<34>.net2 =   1.8000        
+ xi126.xi1<35>.net2 =   1.8000        
+ xi133.xi1<35>.net2 =   1.8000        
+ xi134.xi1<35>.net2 =   1.8000        
+ xi131.xi1<35>.net2 =   1.8000        
+ xi132.xi1<35>.net2 =   1.8000        
+ xi130.xi1<35>.net2 =   1.8000        
+ xi129.xi1<35>.net2 =   1.8000        
+ xi128.xi1<35>.net2 =   1.8000        
+ xi127.xi1<35>.net2 =   1.8000        
+ xi126.xi1<36>.net2 =   1.8000        
+ xi133.xi1<36>.net2 =   1.8000        
+ xi134.xi1<36>.net2 =   1.8000        
+ xi131.xi1<36>.net2 =   1.8000        
+ xi132.xi1<36>.net2 =   1.8000        
+ xi130.xi1<36>.net2 =   1.8000        
+ xi129.xi1<36>.net2 =   1.8000        
+ xi128.xi1<36>.net2 =   1.8000        
+ xi127.xi1<36>.net2 =   1.8000        
+ xi126.xi1<37>.net2 =   1.8000        
+ xi133.xi1<37>.net2 =   1.8000        
+ xi134.xi1<37>.net2 =   1.8000        
+ xi131.xi1<37>.net2 =   1.8000        
+ xi132.xi1<37>.net2 =   1.8000        
+ xi130.xi1<37>.net2 =   1.8000        
+ xi129.xi1<37>.net2 =   1.8000        
+ xi128.xi1<37>.net2 =   1.8000        
+ xi127.xi1<37>.net2 =   1.8000        
+ xi126.xi1<38>.net2 =   1.8000        
+ xi133.xi1<38>.net2 =   1.8000        
+ xi134.xi1<38>.net2 =   1.8000        
+ xi131.xi1<38>.net2 =   1.8000        
+ xi132.xi1<38>.net2 =   1.8000        
+ xi130.xi1<38>.net2 =   1.8000        
+ xi129.xi1<38>.net2 =   1.8000        
+ xi128.xi1<38>.net2 =   1.8000        
+ xi127.xi1<38>.net2 =   1.8000        
+ xi126.xi1<39>.net2 =   1.8000        
+ xi133.xi1<39>.net2 =   1.8000        
+ xi134.xi1<39>.net2 =   1.8000        
+ xi131.xi1<39>.net2 =   1.8000        
+ xi132.xi1<39>.net2 =   1.8000        
+ xi130.xi1<39>.net2 =   1.8000        
+ xi129.xi1<39>.net2 =   1.8000        
+ xi128.xi1<39>.net2 =   1.8000        
+ xi127.xi1<39>.net2 =   1.8000        
+ xi109.xi0.net1 =   1.1000        
+ xi109.xi0.net10 = 905.1260m       
+ xi108.xi0.net1 =   1.1000        
+ xi108.xi0.net10 = 905.1257m       
+ xi107.xi0.net1 =   1.1000        
+ xi107.xi0.net10 = 905.1258m       
+ xi106.xi0.net1 =   1.1000        
+ xi106.xi0.net10 = 905.1256m       
+ xi105.xi0.net1 =   1.1000        
+ xi105.xi0.net10 = 906.2080m       
+ xi104.xi0.net1 =   1.1000        
+ xi104.xi0.net10 =  36.7620m       
+ xi103.xi0.net1 =   1.1000        
+ xi103.xi0.net10 = 906.2076m       
+ xi102.xi0.net1 =   1.1000        
+ xi102.xi0.net10 = 906.2077m       
+ xi101.xi0.net1 =   1.1000        
+ xi101.xi0.net10 = 905.0011m       
+ xi100.xi0.net1 =   1.1000        
+ xi100.xi0.net10 = 905.0007m       
+ xi99.xi0.net1 =   1.1000        
+ xi99.xi0.net10 = 905.0007m       
+ xi98.xi0.net1 =   1.1000        
+ xi98.xi0.net10 = 905.0008m       
+ xi97.xi0.net1 =   1.1000        
+ xi97.xi0.net10 =  48.0722m       
+ xi96.xi0.net1 =   1.1000        
+ xi96.xi0.net10 =  48.0727m       
+ xi95.xi0.net1 =   1.1000        
+ xi95.xi0.net10 = 629.7757m       
+ xi94.xi0.net1 =   1.1000        
+ xi94.xi0.net10 = 629.7756m       
+ xi93.xi0.net1 =   1.1000        
+ xi93.xi0.net10 = 629.7757m       
+ xi92.xi0.net1 =   1.1000        
+ xi92.xi0.net10 =  36.7620m       
+ xi91.xi0.net1 =   1.1000        
+ xi91.xi0.net10 = 906.2081m       
+ xi89.xi0.net1 =   1.1000        
+ xi89.xi0.net10 = 538.9761m       
+ xi88.xi0.net1 =   1.1000        
+ xi88.xi0.net10 = 538.9761m       
+ xi87.xi0.net1 =   1.1000        
+ xi87.xi0.net10 = 538.9761m       
+ xi86.xi0.net1 =   1.1000        
+ xi86.xi0.net10 = 538.9761m       
+ xi85.xi0.net1 =   1.1000        
+ xi85.xi0.net10 = 629.7757m       
+ xi66.xi0.net1 =   1.1000        
+ xi66.xi0.net10 = 629.7757m       
+ xi65.xi0.net1 =   1.1000        
+ xi65.xi0.net10 = 629.7757m       
+ xi64.xi0.net1 =   1.1000        
+ xi64.xi0.net10 = 514.7474m       
+ xi63.xi0.net1 =   1.1000        
+ xi63.xi0.net10 = 514.7474m       
+ xi60.xi0.net1 =   1.1000        
+ xi60.xi0.net10 = 629.7757m       
+ xi62.xi0.net1 =   1.1000        
+ xi62.xi0.net10 = 514.7474m       
+ xi61.xi0.net1 =   1.1000        
+ xi61.xi0.net10 = 514.7474m       
+ xi57.xi0.net1 =   1.1000        
+ xi57.xi0.net10 = 629.7757m       
+ xi7.xi0.net1 =   1.1000        
+ xi7.xi0.net10 =  36.7619m       
+ xi6.xi0.net1 =   1.1000        
+ xi6.xi0.net10 =  36.7619m       
+ xi5.xi0.net1 =   1.1000        
+ xi5.xi0.net10 =  36.7619m       
+ xi4.xi0.net1 =   1.1000        
+ xi4.xi0.net10 =  36.7619m       
+ xi3.xi0.net1 =   1.1000        
+ xi3.xi0.net10 =  36.7619m       
+ xi2.xi0.net1 =   1.1000        
+ xi2.xi0.net10 =  36.7619m       
+ xi1.xi0.net1 =   1.1000        
+ xi1.xi0.net10 =  36.7619m       
+ xi0.xi0.net1 =   1.1000        
+ xi0.xi0.net10 =  36.7619m       
***   END: Saved Operating Point ***                     
