#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Nov 26 23:27:05 2020
# Process ID: 2868
# Current directory: C:/Users/kibii/OneDrive/Studienkolleg/Vivado/AD_DA_Exp/AD_DA_Exp.runs/impl_1
# Command line: vivado.exe -log my_AD_DA_Exp_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source my_AD_DA_Exp_wrapper.tcl -notrace
# Log file: C:/Users/kibii/OneDrive/Studienkolleg/Vivado/AD_DA_Exp/AD_DA_Exp.runs/impl_1/my_AD_DA_Exp_wrapper.vdi
# Journal file: C:/Users/kibii/OneDrive/Studienkolleg/Vivado/AD_DA_Exp/AD_DA_Exp.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source my_AD_DA_Exp_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/kibii/OneDrive/Studienkolleg/Vivado/Vector_Length_Mod/Vector_Length_Mod.srcs'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/kibii/OneDrive/Studienkolleg/Vivado/AD_Converter/AD_Converter.srcs'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/kibii/OneDrive/Studienkolleg/Vivado/DA_Converter/DA_Converter.srcs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
Command: link_design -top my_AD_DA_Exp_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/kibii/OneDrive/Studienkolleg/Vivado/AD_DA_Exp/AD_DA_Exp.srcs/sources_1/bd/my_AD_DA_Exp/ip/my_AD_DA_Exp_my_AD_Converter_0_0/my_AD_DA_Exp_my_AD_Converter_0_0.dcp' for cell 'my_AD_DA_Exp_i/my_AD_Converter_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/kibii/OneDrive/Studienkolleg/Vivado/AD_DA_Exp/AD_DA_Exp.srcs/sources_1/bd/my_AD_DA_Exp/ip/my_AD_DA_Exp_my_DA_Converter_0_0/my_AD_DA_Exp_my_DA_Converter_0_0.dcp' for cell 'my_AD_DA_Exp_i/my_DA_Converter_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/kibii/OneDrive/Studienkolleg/Vivado/AD_DA_Exp/AD_DA_Exp.srcs/sources_1/bd/my_AD_DA_Exp/ip/my_AD_DA_Exp_my_Vector_Length_Mod_0_0/my_AD_DA_Exp_my_Vector_Length_Mod_0_0.dcp' for cell 'my_AD_DA_Exp_i/my_Vector_Length_Mod_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/kibii/OneDrive/Studienkolleg/Vivado/AD_DA_Exp/AD_DA_Exp.srcs/sources_1/bd/my_AD_DA_Exp/ip/my_AD_DA_Exp_my_Vector_Length_Mod_1_0/my_AD_DA_Exp_my_Vector_Length_Mod_1_0.dcp' for cell 'my_AD_DA_Exp_i/my_Vector_Length_Mod_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/kibii/OneDrive/Studienkolleg/Vivado/AD_DA_Exp/AD_DA_Exp.srcs/sources_1/bd/my_AD_DA_Exp/ip/my_AD_DA_Exp_processing_system7_0_1/my_AD_DA_Exp_processing_system7_0_1.dcp' for cell 'my_AD_DA_Exp_i/processing_system7_0'
INFO: [Netlist 29-17] Analyzing 56 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/kibii/OneDrive/Studienkolleg/Vivado/AD_DA_Exp/AD_DA_Exp.srcs/sources_1/bd/my_AD_DA_Exp/ip/my_AD_DA_Exp_processing_system7_0_1/my_AD_DA_Exp_processing_system7_0_1.xdc] for cell 'my_AD_DA_Exp_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/kibii/OneDrive/Studienkolleg/Vivado/AD_DA_Exp/AD_DA_Exp.srcs/sources_1/bd/my_AD_DA_Exp/ip/my_AD_DA_Exp_processing_system7_0_1/my_AD_DA_Exp_processing_system7_0_1.xdc] for cell 'my_AD_DA_Exp_i/processing_system7_0/inst'
Parsing XDC File [C:/Users/kibii/OneDrive/Studienkolleg/Vivado/AD_DA_Exp/AD_DA_Exp.srcs/constrs_1/new/Red_Pitaya.xdc]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [C:/Users/kibii/OneDrive/Studienkolleg/Vivado/AD_DA_Exp/AD_DA_Exp.srcs/constrs_1/new/Red_Pitaya.xdc:90]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [C:/Users/kibii/OneDrive/Studienkolleg/Vivado/AD_DA_Exp/AD_DA_Exp.srcs/constrs_1/new/Red_Pitaya.xdc:90]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [C:/Users/kibii/OneDrive/Studienkolleg/Vivado/AD_DA_Exp/AD_DA_Exp.srcs/constrs_1/new/Red_Pitaya.xdc:90]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [C:/Users/kibii/OneDrive/Studienkolleg/Vivado/AD_DA_Exp/AD_DA_Exp.srcs/constrs_1/new/Red_Pitaya.xdc:90]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [C:/Users/kibii/OneDrive/Studienkolleg/Vivado/AD_DA_Exp/AD_DA_Exp.srcs/constrs_1/new/Red_Pitaya.xdc:90]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [C:/Users/kibii/OneDrive/Studienkolleg/Vivado/AD_DA_Exp/AD_DA_Exp.srcs/constrs_1/new/Red_Pitaya.xdc:90]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [C:/Users/kibii/OneDrive/Studienkolleg/Vivado/AD_DA_Exp/AD_DA_Exp.srcs/constrs_1/new/Red_Pitaya.xdc:90]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [C:/Users/kibii/OneDrive/Studienkolleg/Vivado/AD_DA_Exp/AD_DA_Exp.srcs/constrs_1/new/Red_Pitaya.xdc:90]
WARNING: [Vivado 12-4702] DRIVE is not a supported property on input port(s). Setting is ignored. [C:/Users/kibii/OneDrive/Studienkolleg/Vivado/AD_DA_Exp/AD_DA_Exp.srcs/constrs_1/new/Red_Pitaya.xdc:92]
WARNING: [Vivado 12-4702] DRIVE is not a supported property on input port(s). Setting is ignored. [C:/Users/kibii/OneDrive/Studienkolleg/Vivado/AD_DA_Exp/AD_DA_Exp.srcs/constrs_1/new/Red_Pitaya.xdc:92]
WARNING: [Vivado 12-4702] DRIVE is not a supported property on input port(s). Setting is ignored. [C:/Users/kibii/OneDrive/Studienkolleg/Vivado/AD_DA_Exp/AD_DA_Exp.srcs/constrs_1/new/Red_Pitaya.xdc:92]
WARNING: [Vivado 12-4702] DRIVE is not a supported property on input port(s). Setting is ignored. [C:/Users/kibii/OneDrive/Studienkolleg/Vivado/AD_DA_Exp/AD_DA_Exp.srcs/constrs_1/new/Red_Pitaya.xdc:92]
WARNING: [Vivado 12-4702] DRIVE is not a supported property on input port(s). Setting is ignored. [C:/Users/kibii/OneDrive/Studienkolleg/Vivado/AD_DA_Exp/AD_DA_Exp.srcs/constrs_1/new/Red_Pitaya.xdc:92]
WARNING: [Vivado 12-4702] DRIVE is not a supported property on input port(s). Setting is ignored. [C:/Users/kibii/OneDrive/Studienkolleg/Vivado/AD_DA_Exp/AD_DA_Exp.srcs/constrs_1/new/Red_Pitaya.xdc:92]
WARNING: [Vivado 12-4702] DRIVE is not a supported property on input port(s). Setting is ignored. [C:/Users/kibii/OneDrive/Studienkolleg/Vivado/AD_DA_Exp/AD_DA_Exp.srcs/constrs_1/new/Red_Pitaya.xdc:92]
WARNING: [Vivado 12-4702] DRIVE is not a supported property on input port(s). Setting is ignored. [C:/Users/kibii/OneDrive/Studienkolleg/Vivado/AD_DA_Exp/AD_DA_Exp.srcs/constrs_1/new/Red_Pitaya.xdc:92]
Finished Parsing XDC File [C:/Users/kibii/OneDrive/Studienkolleg/Vivado/AD_DA_Exp/AD_DA_Exp.srcs/constrs_1/new/Red_Pitaya.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

17 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 630.922 ; gain = 344.445
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.901 . Memory (MB): peak = 637.813 ; gain = 6.891

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 1c383e298

Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1127.535 ; gain = 489.723

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 27 inverter(s) to 27 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1f7d573f2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.154 . Memory (MB): peak = 1127.535 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1f7d573f2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.172 . Memory (MB): peak = 1127.535 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 14ad60f6e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.340 . Memory (MB): peak = 1127.535 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 100 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 14ad60f6e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.378 . Memory (MB): peak = 1127.535 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 10b00c1ef

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.431 . Memory (MB): peak = 1127.535 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 10b00c1ef

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.441 . Memory (MB): peak = 1127.535 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1127.535 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 10b00c1ef

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.449 . Memory (MB): peak = 1127.535 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 10b00c1ef

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1127.535 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 10b00c1ef

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1127.535 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
34 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1127.535 ; gain = 496.613
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.123 . Memory (MB): peak = 1127.535 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/kibii/OneDrive/Studienkolleg/Vivado/AD_DA_Exp/AD_DA_Exp.runs/impl_1/my_AD_DA_Exp_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file my_AD_DA_Exp_wrapper_drc_opted.rpt -pb my_AD_DA_Exp_wrapper_drc_opted.pb -rpx my_AD_DA_Exp_wrapper_drc_opted.rpx
Command: report_drc -file my_AD_DA_Exp_wrapper_drc_opted.rpt -pb my_AD_DA_Exp_wrapper_drc_opted.pb -rpx my_AD_DA_Exp_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/kibii/OneDrive/Studienkolleg/Vivado/AD_DA_Exp/AD_DA_Exp.runs/impl_1/my_AD_DA_Exp_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1127.535 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: b310d504

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1127.535 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1127.535 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1805605c6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1140.105 ; gain = 12.570

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 22bb92a6f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1147.121 ; gain = 19.586

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 22bb92a6f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1147.121 ; gain = 19.586
Phase 1 Placer Initialization | Checksum: 22bb92a6f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1147.121 ; gain = 19.586

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 211ec266d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1147.121 ; gain = 19.586

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1147.121 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 244394c03

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1147.121 ; gain = 19.586
Phase 2 Global Placement | Checksum: 1842b793b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1147.121 ; gain = 19.586

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1842b793b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1147.121 ; gain = 19.586

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1ac70033e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1147.121 ; gain = 19.586

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1dbcbb0e9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1147.121 ; gain = 19.586

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1dbcbb0e9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1147.121 ; gain = 19.586

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1dbcbb0e9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1147.121 ; gain = 19.586

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1dbcbb0e9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1147.121 ; gain = 19.586

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 1259d9fe3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1147.121 ; gain = 19.586

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1259d9fe3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1147.121 ; gain = 19.586

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1259d9fe3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1147.121 ; gain = 19.586

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1259d9fe3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1147.121 ; gain = 19.586
Phase 3 Detail Placement | Checksum: 1259d9fe3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1147.121 ; gain = 19.586

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 179918f89

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 179918f89

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1150.680 ; gain = 23.145
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.324. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1ad77d211

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1150.680 ; gain = 23.145
Phase 4.1 Post Commit Optimization | Checksum: 1ad77d211

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1150.680 ; gain = 23.145

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1ad77d211

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1150.680 ; gain = 23.145

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1ad77d211

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1150.680 ; gain = 23.145

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 17da46393

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1150.680 ; gain = 23.145
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 17da46393

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1150.680 ; gain = 23.145
Ending Placer Task | Checksum: 133672d86

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1150.680 ; gain = 23.145
INFO: [Common 17-83] Releasing license: Implementation
55 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1150.680 ; gain = 23.145
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.135 . Memory (MB): peak = 1159.324 ; gain = 8.645
INFO: [Common 17-1381] The checkpoint 'C:/Users/kibii/OneDrive/Studienkolleg/Vivado/AD_DA_Exp/AD_DA_Exp.runs/impl_1/my_AD_DA_Exp_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file my_AD_DA_Exp_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 1160.371 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file my_AD_DA_Exp_wrapper_utilization_placed.rpt -pb my_AD_DA_Exp_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1160.371 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file my_AD_DA_Exp_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1160.371 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: cf99c921 ConstDB: 0 ShapeSum: 63cd6465 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 10fe85e64

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1226.875 ; gain = 66.504
Post Restoration Checksum: NetGraph: 107d8591 NumContArr: ff6ad8d3 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 10fe85e64

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1226.875 ; gain = 66.504

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 10fe85e64

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1232.871 ; gain = 72.500

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 10fe85e64

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1232.871 ; gain = 72.500
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: c0ca02e8

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1238.047 ; gain = 77.676
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.743 | TNS=-1.127 | WHS=-0.938 | THS=-22.854|

Phase 2 Router Initialization | Checksum: 112e3ea98

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1238.410 ; gain = 78.039

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 9370ad46

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1239.707 ; gain = 79.336

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.010 | TNS=-3.367 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2627dff1e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1239.707 ; gain = 79.336
Phase 4 Rip-up And Reroute | Checksum: 2627dff1e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1239.707 ; gain = 79.336

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 240ce6c80

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1239.707 ; gain = 79.336
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.010 | TNS=-3.367 | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 240ce6c80

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1239.707 ; gain = 79.336

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 240ce6c80

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1239.707 ; gain = 79.336
Phase 5 Delay and Skew Optimization | Checksum: 240ce6c80

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1239.707 ; gain = 79.336

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 23bee67ca

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1239.707 ; gain = 79.336
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.010 | TNS=-3.367 | WHS=-3.361 | THS=-66.245|

Phase 6.1 Hold Fix Iter | Checksum: 1f31f5aec

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1239.707 ; gain = 79.336
WARNING: [Route 35-468] The router encountered 2 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	my_AD_DA_Exp_i/my_DA_Converter_0/inst/i_dac_clk/R
	my_AD_DA_Exp_i/my_DA_Converter_0/inst/i_dac_wrt/R

Phase 6 Post Hold Fix | Checksum: 23a25daa3

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1239.707 ; gain = 79.336

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.258587 %
  Global Horizontal Routing Utilization  = 0.0445772 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 22.5225%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 27.027%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 17.6471%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 17.6471%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1bc301da4

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1239.707 ; gain = 79.336

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1bc301da4

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1240.480 ; gain = 80.109

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 20c938e09

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1240.480 ; gain = 80.109
WARNING: [Route 35-426] Router was unable to fix hold violation on unroutable pins. The router cannot add routing detours to improve hold time because the pins are part of one or more of the following unroutable types: partition pins, fixed routes and intra-site connections.
Resolution: Run report_timing_summary to analyze the hold violations.

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 29973e021

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1240.480 ; gain = 80.109
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.010 | TNS=-3.367 | WHS=-3.361 | THS=-66.245|

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 29973e021

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1240.480 ; gain = 80.109
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1240.480 ; gain = 80.109

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 1240.480 ; gain = 80.109
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.167 . Memory (MB): peak = 1241.707 ; gain = 1.227
INFO: [Common 17-1381] The checkpoint 'C:/Users/kibii/OneDrive/Studienkolleg/Vivado/AD_DA_Exp/AD_DA_Exp.runs/impl_1/my_AD_DA_Exp_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file my_AD_DA_Exp_wrapper_drc_routed.rpt -pb my_AD_DA_Exp_wrapper_drc_routed.pb -rpx my_AD_DA_Exp_wrapper_drc_routed.rpx
Command: report_drc -file my_AD_DA_Exp_wrapper_drc_routed.rpt -pb my_AD_DA_Exp_wrapper_drc_routed.pb -rpx my_AD_DA_Exp_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/kibii/OneDrive/Studienkolleg/Vivado/AD_DA_Exp/AD_DA_Exp.runs/impl_1/my_AD_DA_Exp_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file my_AD_DA_Exp_wrapper_methodology_drc_routed.rpt -pb my_AD_DA_Exp_wrapper_methodology_drc_routed.pb -rpx my_AD_DA_Exp_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file my_AD_DA_Exp_wrapper_methodology_drc_routed.rpt -pb my_AD_DA_Exp_wrapper_methodology_drc_routed.pb -rpx my_AD_DA_Exp_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/kibii/OneDrive/Studienkolleg/Vivado/AD_DA_Exp/AD_DA_Exp.runs/impl_1/my_AD_DA_Exp_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file my_AD_DA_Exp_wrapper_power_routed.rpt -pb my_AD_DA_Exp_wrapper_power_summary_routed.pb -rpx my_AD_DA_Exp_wrapper_power_routed.rpx
Command: report_power -file my_AD_DA_Exp_wrapper_power_routed.rpt -pb my_AD_DA_Exp_wrapper_power_summary_routed.pb -rpx my_AD_DA_Exp_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
84 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file my_AD_DA_Exp_wrapper_route_status.rpt -pb my_AD_DA_Exp_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file my_AD_DA_Exp_wrapper_timing_summary_routed.rpt -pb my_AD_DA_Exp_wrapper_timing_summary_routed.pb -rpx my_AD_DA_Exp_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file my_AD_DA_Exp_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file my_AD_DA_Exp_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file my_AD_DA_Exp_wrapper_bus_skew_routed.rpt -pb my_AD_DA_Exp_wrapper_bus_skew_routed.pb -rpx my_AD_DA_Exp_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force my_AD_DA_Exp_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./my_AD_DA_Exp_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
102 Infos, 19 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 1664.781 ; gain = 388.973
INFO: [Common 17-206] Exiting Vivado at Thu Nov 26 23:28:33 2020...
