ARM GAS  /tmp/ccJ0VMrG.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f3xx_hal_rcc.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_RCC_DeInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_RCC_DeInit
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	HAL_RCC_DeInit:
  27              	.LFB126:
  28              		.file 1 "Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c"
   1:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
   2:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ******************************************************************************
   3:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @file    stm32f3xx_hal_rcc.c
   4:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @author  MCD Application Team
   5:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief   RCC HAL module driver.
   6:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This file provides firmware functions to manage the following 
   7:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          functionalities of the Reset and Clock Control (RCC) peripheral:
   8:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           + Initialization and de-initialization functions
   9:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           + Peripheral Control functions
  10:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *       
  11:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   @verbatim                
  12:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ==============================================================================
  13:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                       ##### RCC specific features #####
  14:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ==============================================================================
  15:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..]  
  16:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       After reset the device is running from Internal High Speed oscillator
  17:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (HSI 8MHz) with Flash 0 wait state, Flash prefetch buffer is enabled, 
  18:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       and all peripherals are off except internal SRAM, Flash and JTAG.
  19:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) There is no prescaler on High speed (AHB) and Low speed (APB) buses;
  20:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           all peripherals mapped on these buses are running at HSI speed.
  21:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) The clock for all peripherals is switched off, except the SRAM and FLASH.
  22:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) All GPIOs are in input floating state, except the JTAG pins which
  23:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           are assigned to be used for debug purpose.
  24:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..] Once the device started from reset, the user application has to:
  25:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) Configure the clock source to be used to drive the System clock
  26:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           (if the application needs higher frequency/performance)
  27:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) Configure the System clock frequency and Flash settings  
  28:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) Configure the AHB and APB buses prescalers
  29:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) Enable the clock for the peripheral(s) to be used
  30:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) Configure the clock source(s) for peripherals whose clocks are not
ARM GAS  /tmp/ccJ0VMrG.s 			page 2


  31:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           derived from the System clock (RTC, ADC, I2C, I2S, TIM, USB FS)
  32:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  33:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                       ##### RCC Limitations #####
  34:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ==============================================================================
  35:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..]  
  36:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       A delay between an RCC peripheral clock enable and the effective peripheral 
  37:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       enabling should be taken into account in order to manage the peripheral read/write 
  38:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       from/to registers.
  39:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) This delay depends on the peripheral mapping.
  40:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) AHB & APB peripherals, 1 dummy read is necessary
  41:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  42:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..]  
  43:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       Workarounds:
  44:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) For AHB & APB peripherals, a dummy read to the peripheral register has been
  45:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           inserted in each __HAL_RCC_PPP_CLK_ENABLE() macro.
  46:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  47:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   @endverbatim
  48:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ******************************************************************************
  49:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @attention
  50:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *
  51:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
  52:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *
  53:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * Redistribution and use in source and binary forms, with or without modification,
  54:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * are permitted provided that the following conditions are met:
  55:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  56:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *      this list of conditions and the following disclaimer.
  57:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  58:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *      this list of conditions and the following disclaimer in the documentation
  59:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *      and/or other materials provided with the distribution.
  60:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  61:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *      may be used to endorse or promote products derived from this software
  62:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *      without specific prior written permission.
  63:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *
  64:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  65:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  66:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  67:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  68:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  69:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  70:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  71:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  72:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  73:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  74:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *
  75:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ******************************************************************************  
  76:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** */
  77:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  78:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Includes ------------------------------------------------------------------*/
  79:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #include "stm32f3xx_hal.h"
  80:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  81:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @addtogroup STM32F3xx_HAL_Driver
  82:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
  83:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
  84:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  85:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC RCC
  86:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** * @brief RCC HAL module driver
  87:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
ARM GAS  /tmp/ccJ0VMrG.s 			page 3


  88:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
  89:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  90:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #ifdef HAL_RCC_MODULE_ENABLED
  91:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  92:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Private typedef -----------------------------------------------------------*/
  93:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Private define ------------------------------------------------------------*/
  94:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC_Private_Constants RCC Private Constants
  95:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****  * @{
  96:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****  */
  97:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Bits position in  in the CFGR register */
  98:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #define RCC_CFGR_HPRE_BITNUMBER           POSITION_VAL(RCC_CFGR_HPRE)
  99:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #define RCC_CFGR_PPRE1_BITNUMBER          POSITION_VAL(RCC_CFGR_PPRE1)
 100:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #define RCC_CFGR_PPRE2_BITNUMBER          POSITION_VAL(RCC_CFGR_PPRE2)
 101:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 102:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @}
 103:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 104:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Private macro -------------------------------------------------------------*/
 105:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC_Private_Macros RCC Private Macros
 106:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
 107:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 108:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 109:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #define MCO1_CLK_ENABLE()     __HAL_RCC_GPIOA_CLK_ENABLE()
 110:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #define MCO1_GPIO_PORT        GPIOA
 111:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #define MCO1_PIN              GPIO_PIN_8
 112:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 113:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 114:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @}
 115:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 116:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 117:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Private variables ---------------------------------------------------------*/
 118:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC_Private_Variables RCC Private Variables
 119:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
 120:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 121:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 122:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                                        10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
 123:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 124:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                                          9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};
 125:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 126:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @}
 127:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 128:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 129:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Private function prototypes -----------------------------------------------*/
 130:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Exported functions ---------------------------------------------------------*/
 131:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 132:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions RCC Exported Functions
 133:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
 134:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 135:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 136:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions_Group1 Initialization and de-initialization functions 
 137:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *  @brief    Initialization and Configuration functions 
 138:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *
 139:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   @verbatim    
 140:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ===============================================================================
 141:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****            ##### Initialization and de-initialization functions #####
 142:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ===============================================================================
 143:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..]
 144:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       This section provides functions allowing to configure the internal/external oscillators
ARM GAS  /tmp/ccJ0VMrG.s 			page 4


 145:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (HSE, HSI, LSE, LSI, PLL, CSS and MCO) and the System buses clocks (SYSCLK, AHB, APB1
 146:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       and APB2).
 147:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 148:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..] Internal/external clock and PLL configuration
 149:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) HSI (high-speed internal), 8 MHz factory-trimmed RC used directly or through
 150:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           the PLL as System clock source.
 151:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           The HSI clock can be used also to clock the USART and I2C peripherals.
 152:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 153:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) LSI (low-speed internal), ~40 KHz low consumption RC used as IWDG and/or RTC
 154:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           clock source.
 155:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 156:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) HSE (high-speed external), 4 to 32 MHz crystal oscillator used directly or
 157:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           through the PLL as System clock source. Can be used also as RTC clock source.
 158:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 159:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) LSE (low-speed external), 32 KHz oscillator used as RTC clock source.   
 160:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 161:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) PLL (clocked by HSI or HSE), featuring different output clocks:
 162:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The first output is used to generate the high speed system clock (up to 72 MHz)
 163:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The second output is used to generate the clock for the USB FS (48 MHz)
 164:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The third output may be used to generate the clock for the ADC peripherals (up to 72 M
 165:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The fourth output may be used to generate the clock for the TIM peripherals (144 MHz)
 166:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 167:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) CSS (Clock security system), once enable using the macro __HAL_RCC_CSS_ENABLE()
 168:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           and if a HSE clock failure occurs(HSE used directly or through PLL as System 
 169:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           clock source), the System clocks automatically switched to HSI and an interrupt
 170:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           is generated if enabled. The interrupt is linked to the Cortex-M4 NMI 
 171:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           (Non-Maskable Interrupt) exception vector.   
 172:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 173:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) MCO (microcontroller clock output), used to output SYSCLK, HSI, HSE, LSI, LSE or PLL
 174:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           clock (divided by 2) output on pin (such as PA8 pin).
 175:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 176:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..] System, AHB and APB buses clocks configuration
 177:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) Several clock sources can be used to drive the System clock (SYSCLK): HSI,
 178:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           HSE and PLL.
 179:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           The AHB clock (HCLK) is derived from System clock through configurable
 180:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           prescaler and used to clock the CPU, memory and peripherals mapped
 181:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           on AHB bus (DMA, GPIO...). APB1 (PCLK1) and APB2 (PCLK2) clocks are derived
 182:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           from AHB clock through configurable prescalers and used to clock
 183:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           the peripherals mapped on these buses. You can use
 184:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           "@ref HAL_RCC_GetSysClockFreq()" function to retrieve the frequencies of these clocks.
 185:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 186:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) All the peripheral clocks are derived from the System clock (SYSCLK) except:
 187:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The FLASH program/erase clock  which is always HSI 8MHz clock.
 188:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The USB 48 MHz clock which is derived from the PLL VCO clock.
 189:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The USART clock which can be derived as well from HSI 8MHz, LSI or LSE.
 190:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The I2C clock which can be derived as well from HSI 8MHz clock.
 191:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The ADC clock which is derived from PLL output.
 192:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The RTC clock which is derived from the LSE, LSI or 1 MHz HSE_RTC
 193:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****              (HSE divided by a programmable prescaler). The System clock (SYSCLK)
 194:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****              frequency must be higher or equal to the RTC clock frequency.
 195:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) IWDG clock which is always the LSI clock.
 196:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 197:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****          (#) For the STM32F3xx devices, the maximum frequency of the SYSCLK, HCLK, PCLK1 and PCLK2 
 198:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****              Depending on the SYSCLK frequency, the flash latency should be adapted accordingly.
 199:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 200:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****          (#) After reset, the System clock source is the HSI (8 MHz) with 0 WS and
 201:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****              prefetch is disabled.
ARM GAS  /tmp/ccJ0VMrG.s 			page 5


 202:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   @endverbatim
 203:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
 204:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 205:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 206:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /*
 207:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   Additional consideration on the SYSCLK based on Latency settings:
 208:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         +-----------------------------------------------+
 209:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         | Latency       | SYSCLK clock frequency (MHz)  |
 210:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         |---------------|-------------------------------|
 211:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         |0WS(1CPU cycle)|       0 < SYSCLK <= 24        |
 212:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         |---------------|-------------------------------|
 213:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         |1WS(2CPU cycle)|      24 < SYSCLK <= 48        |
 214:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         |---------------|-------------------------------|
 215:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         |2WS(3CPU cycle)|      48 < SYSCLK <= 72        |
 216:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         +-----------------------------------------------+
 217:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 218:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 219:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 220:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Resets the RCC clock configuration to the default reset state.
 221:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The default reset state of the clock configuration is given below:
 222:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - HSI ON and used as system clock source
 223:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - HSE and PLL OFF
 224:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - AHB, APB1 and APB2 prescaler set to 1.
 225:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - CSS and MCO1 OFF
 226:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - All interrupts disabled
 227:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   This function does not modify the configuration of the
 228:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - Peripheral clocks
 229:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - LSI, LSE and RTC clocks
 230:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval HAL status
 231:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 232:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_DeInit(void)
 233:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
  29              		.loc 1 233 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 38B5     		push	{r3, r4, r5, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 16
  36              		.cfi_offset 3, -16
  37              		.cfi_offset 4, -12
  38              		.cfi_offset 5, -8
  39              		.cfi_offset 14, -4
 234:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t tickstart = 0;
  40              		.loc 1 234 3 view .LVU1
  41              	.LVL0:
 235:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 236:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Set HSION bit */
 237:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   SET_BIT(RCC->CR, RCC_CR_HSION);
  42              		.loc 1 237 3 view .LVU2
  43 0002 354A     		ldr	r2, .L18
  44 0004 1368     		ldr	r3, [r2]
  45 0006 43F00103 		orr	r3, r3, #1
  46 000a 1360     		str	r3, [r2]
 238:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 239:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Insure HSIRDY bit is set before writing default HSITRIM value */
 240:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get start tick */
ARM GAS  /tmp/ccJ0VMrG.s 			page 6


 241:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   tickstart = HAL_GetTick();
  47              		.loc 1 241 3 view .LVU3
  48              		.loc 1 241 15 is_stmt 0 view .LVU4
  49 000c FFF7FEFF 		bl	HAL_GetTick
  50              	.LVL1:
  51 0010 0446     		mov	r4, r0
  52              	.LVL2:
 242:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 243:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Wait till HSI is ready */
 244:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
  53              		.loc 1 244 3 is_stmt 1 view .LVU5
  54              	.L2:
  55              		.loc 1 244 8 view .LVU6
  56              		.loc 1 244 9 is_stmt 0 view .LVU7
  57 0012 314B     		ldr	r3, .L18
  58 0014 1B68     		ldr	r3, [r3]
  59              		.loc 1 244 8 view .LVU8
  60 0016 13F0020F 		tst	r3, #2
  61 001a 07D1     		bne	.L14
 245:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 246:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
  62              		.loc 1 246 5 is_stmt 1 view .LVU9
  63              		.loc 1 246 9 is_stmt 0 view .LVU10
  64 001c FFF7FEFF 		bl	HAL_GetTick
  65              	.LVL3:
  66              		.loc 1 246 23 view .LVU11
  67 0020 001B     		subs	r0, r0, r4
  68              		.loc 1 246 7 view .LVU12
  69 0022 0228     		cmp	r0, #2
  70 0024 F5D9     		bls	.L2
 247:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 248:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       return HAL_TIMEOUT;
  71              		.loc 1 248 14 view .LVU13
  72 0026 0324     		movs	r4, #3
  73              	.LVL4:
  74              	.L3:
 249:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 250:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 251:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 252:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Set HSITRIM default value */
 253:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, RCC_CR_HSITRIM_4);
 254:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 255:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0] and MCOSEL[2:0] bits */
 256:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_BIT(RCC->CFGR, RCC_CFGR_SW | RCC_CFGR_HPRE | RCC_CFGR_PPRE1 | RCC_CFGR_PPRE2 | RCC_CFGR_MCO
 257:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 258:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Insure HSI selected as system clock source */
 259:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get start tick */
 260:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   tickstart = HAL_GetTick();
 261:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 262:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Wait till system clock source is ready */
 263:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   while(READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RCC_CFGR_SWS_HSI)
 264:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 265:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 266:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 267:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       return HAL_TIMEOUT;
 268:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 269:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
ARM GAS  /tmp/ccJ0VMrG.s 			page 7


 270:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 271:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Update the SystemCoreClock global variable for HSI as system clock source */
 272:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   SystemCoreClock = HSI_VALUE;
 273:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 274:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Configure the source of time base considering new system clock settings  */
 275:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 276:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 277:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     return HAL_ERROR;
 278:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 279:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 280:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Reset HSEON, CSSON, PLLON bits */
 281:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_BIT(RCC->CR, RCC_CR_PLLON | RCC_CR_CSSON | RCC_CR_HSEON);
 282:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 283:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Reset HSEBYP bit */
 284:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
 285:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 286:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Insure PLLRDY is reset */
 287:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get start tick */
 288:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   tickstart = HAL_GetTick();
 289:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 290:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 291:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 292:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 293:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       return HAL_TIMEOUT;
 294:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 295:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 296:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 297:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Reset CFGR register */
 298:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_REG(RCC->CFGR);
 299:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 300:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Reset CFGR2 register */
 301:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_REG(RCC->CFGR2);
 302:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 303:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Reset CFGR3 register */
 304:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_REG(RCC->CFGR3);
 305:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 306:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Clear all interrupt flags */
 307:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   SET_BIT(RCC->CIR, RCC_CIR_LSIRDYC | RCC_CIR_LSERDYC | RCC_CIR_HSIRDYC | RCC_CIR_HSERDYC | RCC_CIR
 308:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 309:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Disable all interrupts */
 310:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_REG(RCC->CIR);
 311:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 312:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Reset all CSR flags */
 313:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   __HAL_RCC_CLEAR_RESET_FLAGS();
 314:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 315:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   return HAL_OK;
 316:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
  75              		.loc 1 316 1 view .LVU14
  76 0028 2046     		mov	r0, r4
  77 002a 38BD     		pop	{r3, r4, r5, pc}
  78              	.LVL5:
  79              	.L14:
 253:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  80              		.loc 1 253 3 is_stmt 1 view .LVU15
  81 002c 2A4A     		ldr	r2, .L18
  82 002e 1368     		ldr	r3, [r2]
  83 0030 23F0F803 		bic	r3, r3, #248
ARM GAS  /tmp/ccJ0VMrG.s 			page 8


  84 0034 43F08003 		orr	r3, r3, #128
  85 0038 1360     		str	r3, [r2]
 256:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  86              		.loc 1 256 3 view .LVU16
  87 003a 5168     		ldr	r1, [r2, #4]
  88 003c 274B     		ldr	r3, .L18+4
  89 003e 0B40     		ands	r3, r3, r1
  90 0040 5360     		str	r3, [r2, #4]
 260:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  91              		.loc 1 260 3 view .LVU17
 260:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  92              		.loc 1 260 15 is_stmt 0 view .LVU18
  93 0042 FFF7FEFF 		bl	HAL_GetTick
  94              	.LVL6:
  95 0046 0446     		mov	r4, r0
  96              	.LVL7:
 263:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
  97              		.loc 1 263 3 is_stmt 1 view .LVU19
  98              	.L5:
 263:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
  99              		.loc 1 263 8 view .LVU20
 263:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 100              		.loc 1 263 9 is_stmt 0 view .LVU21
 101 0048 234B     		ldr	r3, .L18
 102 004a 5B68     		ldr	r3, [r3, #4]
 263:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 103              		.loc 1 263 8 view .LVU22
 104 004c 13F00C0F 		tst	r3, #12
 105 0050 08D0     		beq	.L15
 265:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 106              		.loc 1 265 5 is_stmt 1 view .LVU23
 265:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 107              		.loc 1 265 9 is_stmt 0 view .LVU24
 108 0052 FFF7FEFF 		bl	HAL_GetTick
 109              	.LVL8:
 265:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 110              		.loc 1 265 23 view .LVU25
 111 0056 001B     		subs	r0, r0, r4
 265:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 112              		.loc 1 265 7 view .LVU26
 113 0058 41F28833 		movw	r3, #5000
 114 005c 9842     		cmp	r0, r3
 115 005e F3D9     		bls	.L5
 267:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 116              		.loc 1 267 14 view .LVU27
 117 0060 0324     		movs	r4, #3
 118              	.LVL9:
 267:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 119              		.loc 1 267 14 view .LVU28
 120 0062 E1E7     		b	.L3
 121              	.LVL10:
 122              	.L15:
 272:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 123              		.loc 1 272 3 is_stmt 1 view .LVU29
 272:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 124              		.loc 1 272 19 is_stmt 0 view .LVU30
 125 0064 1E4B     		ldr	r3, .L18+8
ARM GAS  /tmp/ccJ0VMrG.s 			page 9


 126 0066 1F4A     		ldr	r2, .L18+12
 127 0068 1A60     		str	r2, [r3]
 275:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 128              		.loc 1 275 3 is_stmt 1 view .LVU31
 275:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 129              		.loc 1 275 6 is_stmt 0 view .LVU32
 130 006a 0020     		movs	r0, #0
 131 006c FFF7FEFF 		bl	HAL_InitTick
 132              	.LVL11:
 275:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 133              		.loc 1 275 5 view .LVU33
 134 0070 0446     		mov	r4, r0
 135              	.LVL12:
 275:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 136              		.loc 1 275 5 view .LVU34
 137 0072 08B1     		cbz	r0, .L16
 277:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 138              		.loc 1 277 12 view .LVU35
 139 0074 0124     		movs	r4, #1
 140 0076 D7E7     		b	.L3
 141              	.L16:
 281:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 142              		.loc 1 281 3 is_stmt 1 view .LVU36
 143 0078 174A     		ldr	r2, .L18
 144 007a 1368     		ldr	r3, [r2]
 145 007c 23F08473 		bic	r3, r3, #17301504
 146 0080 23F48033 		bic	r3, r3, #65536
 147 0084 1360     		str	r3, [r2]
 284:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 148              		.loc 1 284 3 view .LVU37
 149 0086 1368     		ldr	r3, [r2]
 150 0088 23F48023 		bic	r3, r3, #262144
 151 008c 1360     		str	r3, [r2]
 288:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 152              		.loc 1 288 3 view .LVU38
 288:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 153              		.loc 1 288 15 is_stmt 0 view .LVU39
 154 008e FFF7FEFF 		bl	HAL_GetTick
 155              	.LVL13:
 156 0092 0546     		mov	r5, r0
 157              	.LVL14:
 289:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 158              		.loc 1 289 3 is_stmt 1 view .LVU40
 159              	.L7:
 289:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 160              		.loc 1 289 8 view .LVU41
 289:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 161              		.loc 1 289 9 is_stmt 0 view .LVU42
 162 0094 104B     		ldr	r3, .L18
 163 0096 1B68     		ldr	r3, [r3]
 289:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 164              		.loc 1 289 8 view .LVU43
 165 0098 13F0007F 		tst	r3, #33554432
 166 009c 06D0     		beq	.L17
 291:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 167              		.loc 1 291 5 is_stmt 1 view .LVU44
 291:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
ARM GAS  /tmp/ccJ0VMrG.s 			page 10


 168              		.loc 1 291 9 is_stmt 0 view .LVU45
 169 009e FFF7FEFF 		bl	HAL_GetTick
 170              	.LVL15:
 291:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 171              		.loc 1 291 23 view .LVU46
 172 00a2 401B     		subs	r0, r0, r5
 291:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 173              		.loc 1 291 7 view .LVU47
 174 00a4 0228     		cmp	r0, #2
 175 00a6 F5D9     		bls	.L7
 293:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 176              		.loc 1 293 14 view .LVU48
 177 00a8 0324     		movs	r4, #3
 178 00aa BDE7     		b	.L3
 179              	.L17:
 298:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 180              		.loc 1 298 3 is_stmt 1 view .LVU49
 181 00ac 0A4B     		ldr	r3, .L18
 182 00ae 0022     		movs	r2, #0
 183 00b0 5A60     		str	r2, [r3, #4]
 301:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 184              		.loc 1 301 3 view .LVU50
 185 00b2 DA62     		str	r2, [r3, #44]
 304:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 186              		.loc 1 304 3 view .LVU51
 187 00b4 1A63     		str	r2, [r3, #48]
 307:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 188              		.loc 1 307 3 view .LVU52
 189 00b6 9968     		ldr	r1, [r3, #8]
 190 00b8 41F41F01 		orr	r1, r1, #10420224
 191 00bc 9960     		str	r1, [r3, #8]
 310:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 192              		.loc 1 310 3 view .LVU53
 193 00be 9A60     		str	r2, [r3, #8]
 313:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 194              		.loc 1 313 3 view .LVU54
 195              	.LVL16:
 196              	.LBB168:
 197              	.LBI168:
 198              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS Cortex-M Core Function/Instruction Header File
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V4.30
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     20. October 2015
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:Drivers/CMSIS/Include/cmsis_gcc.h **** 
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****    All rights reserved.
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****    Redistribution and use in source and binary forms, with or without
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****    modification, are permitted provided that the following conditions are met:
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****    - Redistributions of source code must retain the above copyright
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****    - Redistributions in binary form must reproduce the above copyright
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer in the
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****      documentation and/or other materials provided with the distribution.
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****    - Neither the name of ARM nor the names of its contributors may be used
ARM GAS  /tmp/ccJ0VMrG.s 			page 11


  18:Drivers/CMSIS/Include/cmsis_gcc.h ****      to endorse or promote products derived from this software without
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****      specific prior written permission.
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****    *
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:Drivers/CMSIS/Include/cmsis_gcc.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:Drivers/CMSIS/Include/cmsis_gcc.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:Drivers/CMSIS/Include/cmsis_gcc.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:Drivers/CMSIS/Include/cmsis_gcc.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:Drivers/CMSIS/Include/cmsis_gcc.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:Drivers/CMSIS/Include/cmsis_gcc.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:Drivers/CMSIS/Include/cmsis_gcc.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:Drivers/CMSIS/Include/cmsis_gcc.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:Drivers/CMSIS/Include/cmsis_gcc.h ****    ---------------------------------------------------------------------------*/
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  36:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined ( __GNUC__ )
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  41:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  44:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  47:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
  49:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
  51:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  53:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
  54:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
  55:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
  57:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
  59:Drivers/CMSIS/Include/cmsis_gcc.h **** {
  60:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** }
  62:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
  66:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  67:Drivers/CMSIS/Include/cmsis_gcc.h ****   Can only be executed in Privileged modes.
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** {
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  72:Drivers/CMSIS/Include/cmsis_gcc.h **** }
  73:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  74:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccJ0VMrG.s 			page 12


  75:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register
  77:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
  78:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Control Register value
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  80:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CONTROL(void)
  81:Drivers/CMSIS/Include/cmsis_gcc.h **** {
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
  83:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
  85:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** }
  87:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  88:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  89:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
  93:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_CONTROL(uint32_t control)
  95:Drivers/CMSIS/Include/cmsis_gcc.h **** {
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
  97:Drivers/CMSIS/Include/cmsis_gcc.h **** }
  98:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  99:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 100:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 101:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 102:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               IPSR Register value
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 105:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)
 106:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 108:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 109:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 110:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 111:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 114:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 115:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 116:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               APSR Register value
 118:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_APSR(void)
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 123:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 124:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 125:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 126:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 127:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 128:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccJ0VMrG.s 			page 13


 132:Drivers/CMSIS/Include/cmsis_gcc.h ****     \return               xPSR Register value
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_xPSR(void)
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 137:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 142:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 143:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 148:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(void)
 149:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 150:Drivers/CMSIS/Include/cmsis_gcc.h ****   register uint32_t result;
 151:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp\n"  : "=r" (result) );
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 154:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 155:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 156:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 157:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 162:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
 163:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 164:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0\n" : : "r" (topOfProcStack) : "sp");
 165:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 169:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 170:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 171:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 172:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_MSP(void)
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 175:Drivers/CMSIS/Include/cmsis_gcc.h ****   register uint32_t result;
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp\n" : "=r" (result) );
 178:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 183:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 184:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 186:Drivers/CMSIS/Include/cmsis_gcc.h ****     \param [in]    topOfMainStack  Main Stack Pointer value to set
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 188:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
ARM GAS  /tmp/ccJ0VMrG.s 			page 14


 189:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 190:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0\n" : : "r" (topOfMainStack) : "sp");
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 192:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 193:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 194:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 196:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 197:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 201:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 205:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 206:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 210:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 211:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 212:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 213:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
 214:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 215:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 216:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 217:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 218:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** #if       (__CORTEX_M >= 0x03U)
 220:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 221:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 222:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 223:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 224:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 225:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 226:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_fault_irq(void)
 227:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 228:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 229:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 230:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 231:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 232:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 233:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 234:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 235:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 236:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 237:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_fault_irq(void)
 238:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 239:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 240:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 241:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 243:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 244:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 245:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
ARM GAS  /tmp/ccJ0VMrG.s 			page 15


 246:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 247:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 248:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_BASEPRI(void)
 249:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 250:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 251:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 252:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 253:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 254:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 255:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 256:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 257:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 258:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 259:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 260:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 261:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 262:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 264:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 265:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 266:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 267:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 268:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 269:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 270:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 271:Drivers/CMSIS/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 272:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 273:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 274:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI_MAX(uint32_t value)
 275:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (value) : "memory");
 277:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 278:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 279:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 281:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 282:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 283:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 284:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 285:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FAULTMASK(void)
 286:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 287:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 288:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 289:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 290:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 291:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 292:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 293:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 294:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 295:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 296:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 297:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 298:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 299:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
 300:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 301:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 302:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  /tmp/ccJ0VMrG.s 			page 16


 303:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 304:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* (__CORTEX_M >= 0x03U) */
 305:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 306:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 307:Drivers/CMSIS/Include/cmsis_gcc.h **** #if       (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U)
 308:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 309:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 310:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 311:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 312:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 313:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 314:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FPSCR(void)
 315:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 316:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
 317:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 318:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 319:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* Empty asm statement works as a scheduling barrier */
 320:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 321:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 322:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 323:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 324:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 325:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(0);
 326:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 327:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 328:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 329:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 330:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 331:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 332:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 333:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 334:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 335:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
 336:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 337:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
 338:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* Empty asm statement works as a scheduling barrier */
 339:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 340:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc");
 341:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 342:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 343:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 344:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 345:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U) */
 346:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 347:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 348:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 349:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 350:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 351:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 352:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 353:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 354:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 355:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 356:Drivers/CMSIS/Include/cmsis_gcc.h **** */
 357:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 358:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 359:Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
ARM GAS  /tmp/ccJ0VMrG.s 			page 17


 360:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 361:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 362:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 363:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 364:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 365:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 366:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 367:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 368:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 369:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 370:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 371:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 372:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
 374:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 375:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("nop");
 376:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 377:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 378:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 379:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 380:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 381:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 382:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 383:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFI(void)
 384:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 385:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("wfi");
 386:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 387:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 388:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 389:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 390:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 391:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 392:Drivers/CMSIS/Include/cmsis_gcc.h ****     a low-power state until one of a number of events occurs.
 393:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 394:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFE(void)
 395:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 396:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("wfe");
 397:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 398:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 399:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 400:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 401:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 402:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 403:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 404:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __SEV(void)
 405:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 406:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("sev");
 407:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 408:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 409:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 410:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 411:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 412:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 413:Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 415:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 416:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __ISB(void)
ARM GAS  /tmp/ccJ0VMrG.s 			page 18


 417:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 418:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 419:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 420:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 421:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 422:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 423:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 424:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 425:Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 426:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 427:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
 428:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 429:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 430:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 431:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 432:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 433:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 434:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 435:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 436:Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 437:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 438:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __DMB(void)
 439:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 440:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 441:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 442:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 443:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 444:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 445:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 446:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in integer value.
 447:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 448:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 449:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 450:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __REV(uint32_t value)
 451:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 452:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 453:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 455:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 456:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 457:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 458:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 459:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 460:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 461:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 462:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 463:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 464:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 465:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in two unsigned short values.
 466:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 467:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 468:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 469:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __REV16(uint32_t value)
 470:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 471:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 472:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 473:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
ARM GAS  /tmp/ccJ0VMrG.s 			page 19


 474:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 475:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 476:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 477:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 478:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 479:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order in signed short value
 480:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in a signed short value with sign extension to integer.
 481:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 482:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 483:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 484:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE int32_t __REVSH(int32_t value)
 485:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 486:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 487:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (short)__builtin_bswap16(value);
 488:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 489:Drivers/CMSIS/Include/cmsis_gcc.h ****   int32_t result;
 490:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 491:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 492:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 493:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 494:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 495:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 496:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 497:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 498:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 499:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 500:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to rotate
 501:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Number of Bits to rotate
 502:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 503:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 504:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 505:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 506:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 507:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 508:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 509:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 510:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 511:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Breakpoint
 512:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 513:Drivers/CMSIS/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 514:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 515:Drivers/CMSIS/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 516:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 517:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 518:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 519:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 520:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 521:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
 522:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
 523:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 524:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 525:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 526:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
 199              		.loc 2 526 57 view .LVU55
 200              	.LBB169:
 527:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 528:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
ARM GAS  /tmp/ccJ0VMrG.s 			page 20


 201              		.loc 2 528 3 view .LVU56
 529:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 530:Drivers/CMSIS/Include/cmsis_gcc.h **** #if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
 531:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 202              		.loc 2 531 4 view .LVU57
 203 00c0 4FF08072 		mov	r2, #16777216
 204              		.syntax unified
 205              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 206 00c4 92FAA2F2 		rbit r2, r2
 207              	@ 0 "" 2
 208              	.LVL17:
 532:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 533:Drivers/CMSIS/Include/cmsis_gcc.h ****   int32_t s = 4 /*sizeof(v)*/ * 8 - 1; /* extra shift needed at end */
 534:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 535:Drivers/CMSIS/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
 536:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (value >>= 1U; value; value >>= 1U)
 537:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 538:Drivers/CMSIS/Include/cmsis_gcc.h ****     result <<= 1U;
 539:Drivers/CMSIS/Include/cmsis_gcc.h ****     result |= value & 1U;
 540:Drivers/CMSIS/Include/cmsis_gcc.h ****     s--;
 541:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 542:Drivers/CMSIS/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
 543:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 544:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 209              		.loc 2 544 3 view .LVU58
 210              		.loc 2 544 3 is_stmt 0 view .LVU59
 211              		.thumb
 212              		.syntax unified
 213              	.LBE169:
 214              	.LBE168:
 313:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 215              		.loc 1 313 3 view .LVU60
 216 00c8 B2FA82F2 		clz	r2, r2
 217 00cc 064B     		ldr	r3, .L18+16
 218 00ce 1344     		add	r3, r3, r2
 219 00d0 9B00     		lsls	r3, r3, #2
 220 00d2 0122     		movs	r2, #1
 221 00d4 1A60     		str	r2, [r3]
 315:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 222              		.loc 1 315 3 is_stmt 1 view .LVU61
 315:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 223              		.loc 1 315 10 is_stmt 0 view .LVU62
 224 00d6 A7E7     		b	.L3
 225              	.L19:
 226              		.align	2
 227              	.L18:
 228 00d8 00100240 		.word	1073876992
 229 00dc 0CC0FFF8 		.word	-117456884
 230 00e0 00000000 		.word	SystemCoreClock
 231 00e4 00127A00 		.word	8000000
 232 00e8 20819010 		.word	277905696
 233              		.cfi_endproc
 234              	.LFE126:
 236              		.section	.text.HAL_RCC_OscConfig,"ax",%progbits
 237              		.align	1
 238              		.global	HAL_RCC_OscConfig
 239              		.syntax unified
ARM GAS  /tmp/ccJ0VMrG.s 			page 21


 240              		.thumb
 241              		.thumb_func
 242              		.fpu fpv4-sp-d16
 244              	HAL_RCC_OscConfig:
 245              	.LVL18:
 246              	.LFB127:
 317:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 318:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 319:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Initializes the RCC Oscillators according to the specified parameters in the
 320:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         RCC_OscInitTypeDef.
 321:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_OscInitStruct pointer to an RCC_OscInitTypeDef structure that
 322:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         contains the configuration information for the RCC Oscillators.
 323:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The PLL is not disabled when used as system clock.
 324:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   Transitions LSE Bypass to LSE On and LSE On to LSE Bypass are not
 325:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         supported by this macro. User should request a transition to LSE Off
 326:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         first and then LSE On or LSE Bypass.
 327:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   Transition HSE Bypass to HSE On and HSE On to HSE Bypass are not
 328:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         supported by this macro. User should request a transition to HSE Off
 329:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         first and then HSE On or HSE Bypass.
 330:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval HAL status
 331:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 332:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
 333:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 247              		.loc 1 333 1 is_stmt 1 view -0
 248              		.cfi_startproc
 249              		@ args = 0, pretend = 0, frame = 8
 250              		@ frame_needed = 0, uses_anonymous_args = 0
 334:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t tickstart;
 251              		.loc 1 334 3 view .LVU64
 335:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 336:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check Null pointer */
 337:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(RCC_OscInitStruct == NULL)
 252              		.loc 1 337 3 view .LVU65
 253              		.loc 1 337 5 is_stmt 0 view .LVU66
 254 0000 0028     		cmp	r0, #0
 255 0002 00F0ED82 		beq	.L93
 333:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t tickstart;
 256              		.loc 1 333 1 view .LVU67
 257 0006 70B5     		push	{r4, r5, r6, lr}
 258              	.LCFI1:
 259              		.cfi_def_cfa_offset 16
 260              		.cfi_offset 4, -16
 261              		.cfi_offset 5, -12
 262              		.cfi_offset 6, -8
 263              		.cfi_offset 14, -4
 264 0008 82B0     		sub	sp, sp, #8
 265              	.LCFI2:
 266              		.cfi_def_cfa_offset 24
 267 000a 0446     		mov	r4, r0
 338:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 339:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     return HAL_ERROR;
 340:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 341:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 342:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check the parameters */
 343:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 268              		.loc 1 343 3 is_stmt 1 view .LVU68
 344:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
ARM GAS  /tmp/ccJ0VMrG.s 			page 22


 345:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*------------------------------- HSE Configuration ------------------------*/ 
 346:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 269              		.loc 1 346 3 view .LVU69
 270              		.loc 1 346 25 is_stmt 0 view .LVU70
 271 000c 0368     		ldr	r3, [r0]
 272              		.loc 1 346 5 view .LVU71
 273 000e 13F0010F 		tst	r3, #1
 274 0012 3DD0     		beq	.L22
 347:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 348:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the parameters */
 349:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 275              		.loc 1 349 5 is_stmt 1 view .LVU72
 350:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 351:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowe
 352:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 276              		.loc 1 352 5 view .LVU73
 277              		.loc 1 352 9 is_stmt 0 view .LVU74
 278 0014 C74B     		ldr	r3, .L129
 279 0016 5B68     		ldr	r3, [r3, #4]
 280 0018 03F00C03 		and	r3, r3, #12
 281              		.loc 1 352 7 view .LVU75
 282 001c 042B     		cmp	r3, #4
 283 001e 20D0     		beq	.L23
 353:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_
 284              		.loc 1 353 13 view .LVU76
 285 0020 C44B     		ldr	r3, .L129
 286 0022 5B68     		ldr	r3, [r3, #4]
 287 0024 03F00C03 		and	r3, r3, #12
 288              		.loc 1 353 8 view .LVU77
 289 0028 082B     		cmp	r3, #8
 290 002a 13D0     		beq	.L115
 291              	.L24:
 354:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 355:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_
 356:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 357:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         return HAL_ERROR;
 358:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 359:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 360:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else
 361:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 362:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Set the new HSE configuration ---------------------------------------*/
 363:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 292              		.loc 1 363 7 is_stmt 1 view .LVU78
 293              		.loc 1 363 7 view .LVU79
 294 002c 6368     		ldr	r3, [r4, #4]
 295 002e B3F5803F 		cmp	r3, #65536
 296 0032 6AD0     		beq	.L116
 297              		.loc 1 363 7 discriminator 2 view .LVU80
 298 0034 002B     		cmp	r3, #0
 299 0036 40F08D80 		bne	.L29
 300              		.loc 1 363 7 discriminator 4 view .LVU81
 301 003a 03F18043 		add	r3, r3, #1073741824
 302 003e 03F50433 		add	r3, r3, #135168
 303 0042 1A68     		ldr	r2, [r3]
 304 0044 22F48032 		bic	r2, r2, #65536
 305 0048 1A60     		str	r2, [r3]
 306              		.loc 1 363 7 discriminator 4 view .LVU82
ARM GAS  /tmp/ccJ0VMrG.s 			page 23


 307 004a 1A68     		ldr	r2, [r3]
 308 004c 22F48022 		bic	r2, r2, #262144
 309 0050 1A60     		str	r2, [r3]
 310 0052 5FE0     		b	.L28
 311              	.L115:
 353:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_
 312              		.loc 1 353 82 is_stmt 0 discriminator 1 view .LVU83
 313 0054 B74B     		ldr	r3, .L129
 314 0056 5B68     		ldr	r3, [r3, #4]
 315 0058 03F4C033 		and	r3, r3, #98304
 353:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_
 316              		.loc 1 353 78 discriminator 1 view .LVU84
 317 005c B3F5803F 		cmp	r3, #65536
 318 0060 E4D1     		bne	.L24
 319              	.L23:
 355:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 320              		.loc 1 355 7 is_stmt 1 view .LVU85
 321              	.LVL19:
 322              	.LBB170:
 323              	.LBI170:
 526:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 324              		.loc 2 526 57 view .LVU86
 325              	.LBB171:
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 326              		.loc 2 528 3 view .LVU87
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 327              		.loc 2 531 4 view .LVU88
 328 0062 4FF40033 		mov	r3, #131072
 329              		.syntax unified
 330              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 331 0066 93FAA3F3 		rbit r3, r3
 332              	@ 0 "" 2
 333              		.loc 2 544 3 view .LVU89
 334              	.LVL20:
 335              		.loc 2 544 3 is_stmt 0 view .LVU90
 336              		.thumb
 337              		.syntax unified
 338              	.LBE171:
 339              	.LBE170:
 355:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 340              		.loc 1 355 11 view .LVU91
 341 006a B24B     		ldr	r3, .L129
 342 006c 1968     		ldr	r1, [r3]
 343              	.LVL21:
 344              	.LBB172:
 345              	.LBI172:
 526:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 346              		.loc 2 526 57 is_stmt 1 view .LVU92
 347              	.LBB173:
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 348              		.loc 2 528 3 view .LVU93
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 349              		.loc 2 531 4 view .LVU94
 350 006e 4FF40033 		mov	r3, #131072
 351              		.syntax unified
 352              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 353 0072 93FAA3F3 		rbit r3, r3
ARM GAS  /tmp/ccJ0VMrG.s 			page 24


 354              	@ 0 "" 2
 355              	.LVL22:
 356              		.loc 2 544 3 view .LVU95
 357              		.loc 2 544 3 is_stmt 0 view .LVU96
 358              		.thumb
 359              		.syntax unified
 360              	.LBE173:
 361              	.LBE172:
 355:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 362              		.loc 1 355 11 view .LVU97
 363 0076 B3FA83F3 		clz	r3, r3
 364 007a 03F01F03 		and	r3, r3, #31
 365 007e 0122     		movs	r2, #1
 366 0080 02FA03F3 		lsl	r3, r2, r3
 355:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 367              		.loc 1 355 9 view .LVU98
 368 0084 0B42     		tst	r3, r1
 369 0086 03D0     		beq	.L22
 355:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 370              		.loc 1 355 78 discriminator 13 view .LVU99
 371 0088 6368     		ldr	r3, [r4, #4]
 355:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 372              		.loc 1 355 57 discriminator 13 view .LVU100
 373 008a 002B     		cmp	r3, #0
 374 008c 00F0AA82 		beq	.L117
 375              	.LVL23:
 376              	.L22:
 364:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 365:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
 366:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Configure the HSE predivision factor --------------------------------*/
 367:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 368:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
 369:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 370:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****        /* Check the HSE State */
 371:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 372:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 373:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 374:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 375:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 376:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till HSE is ready */
 377:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 378:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 379:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 380:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 381:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 382:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 383:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 384:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 385:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       else
 386:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 387:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 388:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 389:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 390:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till HSE is disabled */
 391:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 392:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 393:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****            if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
ARM GAS  /tmp/ccJ0VMrG.s 			page 25


 394:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 395:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 396:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 397:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 398:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 399:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 400:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 401:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*----------------------------- HSI Configuration --------------------------*/ 
 402:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 377              		.loc 1 402 3 is_stmt 1 view .LVU101
 378              		.loc 1 402 25 is_stmt 0 view .LVU102
 379 0090 2368     		ldr	r3, [r4]
 380              		.loc 1 402 5 view .LVU103
 381 0092 13F0020F 		tst	r3, #2
 382 0096 00F0C080 		beq	.L40
 403:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 404:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the parameters */
 405:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 383              		.loc 1 405 5 is_stmt 1 view .LVU104
 406:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 384              		.loc 1 406 5 view .LVU105
 407:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 408:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock *
 409:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 385              		.loc 1 409 5 view .LVU106
 386              		.loc 1 409 9 is_stmt 0 view .LVU107
 387 009a A64B     		ldr	r3, .L129
 388 009c 5B68     		ldr	r3, [r3, #4]
 389              		.loc 1 409 7 view .LVU108
 390 009e 13F00C0F 		tst	r3, #12
 391 00a2 00F09780 		beq	.L41
 410:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_
 392              		.loc 1 410 13 view .LVU109
 393 00a6 A34B     		ldr	r3, .L129
 394 00a8 5B68     		ldr	r3, [r3, #4]
 395 00aa 03F00C03 		and	r3, r3, #12
 396              		.loc 1 410 8 view .LVU110
 397 00ae 082B     		cmp	r3, #8
 398 00b0 00F08880 		beq	.L118
 399              	.L42:
 411:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 412:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* When HSI is used as system clock it will not disabled */
 413:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_
 414:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 415:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         return HAL_ERROR;
 416:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 417:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Otherwise, just the calibration is allowed */
 418:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       else
 419:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 420:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
 421:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 422:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 423:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 424:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else
 425:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 426:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Check the HSI State */
 427:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
ARM GAS  /tmp/ccJ0VMrG.s 			page 26


 400              		.loc 1 427 7 is_stmt 1 view .LVU111
 401              		.loc 1 427 27 is_stmt 0 view .LVU112
 402 00b4 E368     		ldr	r3, [r4, #12]
 403              		.loc 1 427 9 view .LVU113
 404 00b6 002B     		cmp	r3, #0
 405 00b8 00F0ED80 		beq	.L46
 428:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 429:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****        /* Enable the Internal High Speed oscillator (HSI). */
 430:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_HSI_ENABLE();
 406              		.loc 1 430 9 is_stmt 1 view .LVU114
 407              	.LVL24:
 408              	.LBB174:
 409              	.LBI174:
 526:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 410              		.loc 2 526 57 view .LVU115
 411              	.LBB175:
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 412              		.loc 2 528 3 view .LVU116
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 413              		.loc 2 531 4 view .LVU117
 414 00bc 0122     		movs	r2, #1
 415              		.syntax unified
 416              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 417 00be 92FAA2F3 		rbit r3, r2
 418              	@ 0 "" 2
 419              	.LVL25:
 420              		.loc 2 544 3 view .LVU118
 421              		.loc 2 544 3 is_stmt 0 view .LVU119
 422              		.thumb
 423              		.syntax unified
 424              	.LBE175:
 425              	.LBE174:
 426              		.loc 1 430 9 view .LVU120
 427 00c2 B3FA83F3 		clz	r3, r3
 428 00c6 03F18453 		add	r3, r3, #276824064
 429 00ca 03F58413 		add	r3, r3, #1081344
 430 00ce 9B00     		lsls	r3, r3, #2
 431 00d0 1A60     		str	r2, [r3]
 431:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 432:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 433:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 432              		.loc 1 433 9 is_stmt 1 view .LVU121
 433              		.loc 1 433 21 is_stmt 0 view .LVU122
 434 00d2 FFF7FEFF 		bl	HAL_GetTick
 435              	.LVL26:
 436 00d6 0546     		mov	r5, r0
 437              	.LVL27:
 434:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 435:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till HSI is ready */
 436:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 438              		.loc 1 436 9 is_stmt 1 view .LVU123
 439              	.L47:
 440              		.loc 1 436 14 view .LVU124
 441              	.LBB176:
 442              	.LBI176:
 526:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 443              		.loc 2 526 57 view .LVU125
ARM GAS  /tmp/ccJ0VMrG.s 			page 27


 444              	.LBB177:
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 445              		.loc 2 528 3 view .LVU126
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 446              		.loc 2 531 4 view .LVU127
 447 00d8 0223     		movs	r3, #2
 448              		.syntax unified
 449              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 450 00da 93FAA3F3 		rbit r3, r3
 451              	@ 0 "" 2
 452              		.loc 2 544 3 view .LVU128
 453              	.LVL28:
 454              		.loc 2 544 3 is_stmt 0 view .LVU129
 455              		.thumb
 456              		.syntax unified
 457              	.LBE177:
 458              	.LBE176:
 459              		.loc 1 436 15 view .LVU130
 460 00de 954B     		ldr	r3, .L129
 461 00e0 1968     		ldr	r1, [r3]
 462              	.LVL29:
 463              	.LBB178:
 464              	.LBI178:
 526:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 465              		.loc 2 526 57 is_stmt 1 view .LVU131
 466              	.LBB179:
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 467              		.loc 2 528 3 view .LVU132
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 468              		.loc 2 531 4 view .LVU133
 469 00e2 0223     		movs	r3, #2
 470              		.syntax unified
 471              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 472 00e4 93FAA3F3 		rbit r3, r3
 473              	@ 0 "" 2
 474              	.LVL30:
 475              		.loc 2 544 3 view .LVU134
 476              		.loc 2 544 3 is_stmt 0 view .LVU135
 477              		.thumb
 478              		.syntax unified
 479              	.LBE179:
 480              	.LBE178:
 481              		.loc 1 436 15 view .LVU136
 482 00e8 B3FA83F3 		clz	r3, r3
 483 00ec 03F01F03 		and	r3, r3, #31
 484 00f0 0122     		movs	r2, #1
 485 00f2 02FA03F3 		lsl	r3, r2, r3
 486              		.loc 1 436 14 view .LVU137
 487 00f6 0B42     		tst	r3, r1
 488 00f8 40F0BE80 		bne	.L119
 437:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 438:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 489              		.loc 1 438 11 is_stmt 1 view .LVU138
 490              		.loc 1 438 15 is_stmt 0 view .LVU139
 491 00fc FFF7FEFF 		bl	HAL_GetTick
 492              	.LVL31:
 493              		.loc 1 438 29 view .LVU140
ARM GAS  /tmp/ccJ0VMrG.s 			page 28


 494 0100 401B     		subs	r0, r0, r5
 495              		.loc 1 438 13 view .LVU141
 496 0102 0228     		cmp	r0, #2
 497 0104 E8D9     		bls	.L47
 439:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 440:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 498              		.loc 1 440 20 view .LVU142
 499 0106 0320     		movs	r0, #3
 500 0108 75E2     		b	.L21
 501              	.LVL32:
 502              	.L116:
 363:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 503              		.loc 1 363 7 is_stmt 1 discriminator 1 view .LVU143
 504 010a 8A4A     		ldr	r2, .L129
 505 010c 1368     		ldr	r3, [r2]
 506 010e 43F48033 		orr	r3, r3, #65536
 507 0112 1360     		str	r3, [r2]
 508              	.L28:
 363:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 509              		.loc 1 363 7 discriminator 10 view .LVU144
 371:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 510              		.loc 1 371 7 discriminator 10 view .LVU145
 371:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 511              		.loc 1 371 27 is_stmt 0 discriminator 10 view .LVU146
 512 0114 6368     		ldr	r3, [r4, #4]
 371:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 513              		.loc 1 371 9 discriminator 10 view .LVU147
 514 0116 002B     		cmp	r3, #0
 515 0118 36D0     		beq	.L31
 374:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 516              		.loc 1 374 9 is_stmt 1 view .LVU148
 374:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 517              		.loc 1 374 21 is_stmt 0 view .LVU149
 518 011a FFF7FEFF 		bl	HAL_GetTick
 519              	.LVL33:
 374:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 520              		.loc 1 374 21 view .LVU150
 521 011e 0546     		mov	r5, r0
 522              	.LVL34:
 377:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 523              		.loc 1 377 9 is_stmt 1 view .LVU151
 524              	.L32:
 377:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 525              		.loc 1 377 14 view .LVU152
 526              	.LBB180:
 527              	.LBI180:
 526:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 528              		.loc 2 526 57 view .LVU153
 529              	.LBB181:
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 530              		.loc 2 528 3 view .LVU154
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 531              		.loc 2 531 4 view .LVU155
 532 0120 4FF40033 		mov	r3, #131072
 533              		.syntax unified
 534              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 535 0124 93FAA3F3 		rbit r3, r3
ARM GAS  /tmp/ccJ0VMrG.s 			page 29


 536              	@ 0 "" 2
 537              		.loc 2 544 3 view .LVU156
 538              	.LVL35:
 539              		.loc 2 544 3 is_stmt 0 view .LVU157
 540              		.thumb
 541              		.syntax unified
 542              	.LBE181:
 543              	.LBE180:
 377:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 544              		.loc 1 377 15 view .LVU158
 545 0128 824B     		ldr	r3, .L129
 546 012a 1968     		ldr	r1, [r3]
 547              	.LVL36:
 548              	.LBB182:
 549              	.LBI182:
 526:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 550              		.loc 2 526 57 is_stmt 1 view .LVU159
 551              	.LBB183:
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 552              		.loc 2 528 3 view .LVU160
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 553              		.loc 2 531 4 view .LVU161
 554 012c 4FF40033 		mov	r3, #131072
 555              		.syntax unified
 556              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 557 0130 93FAA3F3 		rbit r3, r3
 558              	@ 0 "" 2
 559              	.LVL37:
 560              		.loc 2 544 3 view .LVU162
 561              		.loc 2 544 3 is_stmt 0 view .LVU163
 562              		.thumb
 563              		.syntax unified
 564              	.LBE183:
 565              	.LBE182:
 377:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 566              		.loc 1 377 15 view .LVU164
 567 0134 B3FA83F3 		clz	r3, r3
 568 0138 03F01F03 		and	r3, r3, #31
 569 013c 0122     		movs	r2, #1
 570 013e 02FA03F3 		lsl	r3, r2, r3
 377:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 571              		.loc 1 377 14 view .LVU165
 572 0142 0B42     		tst	r3, r1
 573 0144 A4D1     		bne	.L22
 379:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 574              		.loc 1 379 11 is_stmt 1 view .LVU166
 379:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 575              		.loc 1 379 15 is_stmt 0 view .LVU167
 576 0146 FFF7FEFF 		bl	HAL_GetTick
 577              	.LVL38:
 379:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 578              		.loc 1 379 29 view .LVU168
 579 014a 401B     		subs	r0, r0, r5
 379:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 580              		.loc 1 379 13 view .LVU169
 581 014c 6428     		cmp	r0, #100
 582 014e E7D9     		bls	.L32
ARM GAS  /tmp/ccJ0VMrG.s 			page 30


 381:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 583              		.loc 1 381 20 view .LVU170
 584 0150 0320     		movs	r0, #3
 585 0152 50E2     		b	.L21
 586              	.LVL39:
 587              	.L29:
 363:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 588              		.loc 1 363 7 is_stmt 1 discriminator 5 view .LVU171
 589 0154 B3F5A02F 		cmp	r3, #327680
 590 0158 09D0     		beq	.L120
 363:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 591              		.loc 1 363 7 discriminator 8 view .LVU172
 592 015a 764B     		ldr	r3, .L129
 593 015c 1A68     		ldr	r2, [r3]
 594 015e 22F48032 		bic	r2, r2, #65536
 595 0162 1A60     		str	r2, [r3]
 363:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 596              		.loc 1 363 7 discriminator 8 view .LVU173
 597 0164 1A68     		ldr	r2, [r3]
 598 0166 22F48022 		bic	r2, r2, #262144
 599 016a 1A60     		str	r2, [r3]
 600 016c D2E7     		b	.L28
 601              	.L120:
 363:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 602              		.loc 1 363 7 discriminator 7 view .LVU174
 603 016e 03F18043 		add	r3, r3, #1073741824
 604 0172 A3F53C33 		sub	r3, r3, #192512
 605 0176 1A68     		ldr	r2, [r3]
 606 0178 42F48022 		orr	r2, r2, #262144
 607 017c 1A60     		str	r2, [r3]
 363:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 608              		.loc 1 363 7 discriminator 7 view .LVU175
 609 017e 1A68     		ldr	r2, [r3]
 610 0180 42F48032 		orr	r2, r2, #65536
 611 0184 1A60     		str	r2, [r3]
 612 0186 C5E7     		b	.L28
 613              	.L31:
 388:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 614              		.loc 1 388 9 view .LVU176
 388:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 615              		.loc 1 388 21 is_stmt 0 view .LVU177
 616 0188 FFF7FEFF 		bl	HAL_GetTick
 617              	.LVL40:
 388:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 618              		.loc 1 388 21 view .LVU178
 619 018c 0546     		mov	r5, r0
 620              	.LVL41:
 391:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 621              		.loc 1 391 9 is_stmt 1 view .LVU179
 622              	.L36:
 391:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 623              		.loc 1 391 14 view .LVU180
 624              	.LBB184:
 625              	.LBI184:
 526:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 626              		.loc 2 526 57 view .LVU181
 627              	.LBB185:
ARM GAS  /tmp/ccJ0VMrG.s 			page 31


 528:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 628              		.loc 2 528 3 view .LVU182
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 629              		.loc 2 531 4 view .LVU183
 630 018e 4FF40033 		mov	r3, #131072
 631              		.syntax unified
 632              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 633 0192 93FAA3F3 		rbit r3, r3
 634              	@ 0 "" 2
 635              		.loc 2 544 3 view .LVU184
 636              	.LVL42:
 637              		.loc 2 544 3 is_stmt 0 view .LVU185
 638              		.thumb
 639              		.syntax unified
 640              	.LBE185:
 641              	.LBE184:
 391:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 642              		.loc 1 391 15 view .LVU186
 643 0196 674B     		ldr	r3, .L129
 644 0198 1968     		ldr	r1, [r3]
 645              	.LVL43:
 646              	.LBB186:
 647              	.LBI186:
 526:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 648              		.loc 2 526 57 is_stmt 1 view .LVU187
 649              	.LBB187:
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 650              		.loc 2 528 3 view .LVU188
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 651              		.loc 2 531 4 view .LVU189
 652 019a 4FF40033 		mov	r3, #131072
 653              		.syntax unified
 654              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 655 019e 93FAA3F3 		rbit r3, r3
 656              	@ 0 "" 2
 657              	.LVL44:
 658              		.loc 2 544 3 view .LVU190
 659              		.loc 2 544 3 is_stmt 0 view .LVU191
 660              		.thumb
 661              		.syntax unified
 662              	.LBE187:
 663              	.LBE186:
 391:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 664              		.loc 1 391 15 view .LVU192
 665 01a2 B3FA83F3 		clz	r3, r3
 666 01a6 03F01F03 		and	r3, r3, #31
 667 01aa 0122     		movs	r2, #1
 668 01ac 02FA03F3 		lsl	r3, r2, r3
 391:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 669              		.loc 1 391 14 view .LVU193
 670 01b0 0B42     		tst	r3, r1
 671 01b2 3FF46DAF 		beq	.L22
 393:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 672              		.loc 1 393 12 is_stmt 1 view .LVU194
 393:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 673              		.loc 1 393 16 is_stmt 0 view .LVU195
 674 01b6 FFF7FEFF 		bl	HAL_GetTick
ARM GAS  /tmp/ccJ0VMrG.s 			page 32


 675              	.LVL45:
 393:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 676              		.loc 1 393 30 view .LVU196
 677 01ba 401B     		subs	r0, r0, r5
 393:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 678              		.loc 1 393 14 view .LVU197
 679 01bc 6428     		cmp	r0, #100
 680 01be E6D9     		bls	.L36
 395:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 681              		.loc 1 395 20 view .LVU198
 682 01c0 0320     		movs	r0, #3
 683 01c2 18E2     		b	.L21
 684              	.LVL46:
 685              	.L118:
 410:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 686              		.loc 1 410 82 discriminator 1 view .LVU199
 687 01c4 5B4B     		ldr	r3, .L129
 688 01c6 5B68     		ldr	r3, [r3, #4]
 689 01c8 03F4C033 		and	r3, r3, #98304
 410:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 690              		.loc 1 410 78 discriminator 1 view .LVU200
 691 01cc B3F5004F 		cmp	r3, #32768
 692 01d0 7FF470AF 		bne	.L42
 693              	.L41:
 413:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 694              		.loc 1 413 7 is_stmt 1 view .LVU201
 695              	.LVL47:
 696              	.LBB188:
 697              	.LBI188:
 526:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 698              		.loc 2 526 57 view .LVU202
 699              	.LBB189:
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 700              		.loc 2 528 3 view .LVU203
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 701              		.loc 2 531 4 view .LVU204
 702 01d4 0223     		movs	r3, #2
 703              		.syntax unified
 704              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 705 01d6 93FAA3F3 		rbit r3, r3
 706              	@ 0 "" 2
 707              		.loc 2 544 3 view .LVU205
 708              	.LVL48:
 709              		.loc 2 544 3 is_stmt 0 view .LVU206
 710              		.thumb
 711              		.syntax unified
 712              	.LBE189:
 713              	.LBE188:
 413:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 714              		.loc 1 413 11 view .LVU207
 715 01da 564B     		ldr	r3, .L129
 716 01dc 1968     		ldr	r1, [r3]
 717              	.LVL49:
 718              	.LBB190:
 719              	.LBI190:
 526:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 720              		.loc 2 526 57 is_stmt 1 view .LVU208
ARM GAS  /tmp/ccJ0VMrG.s 			page 33


 721              	.LBB191:
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 722              		.loc 2 528 3 view .LVU209
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 723              		.loc 2 531 4 view .LVU210
 724 01de 0223     		movs	r3, #2
 725              		.syntax unified
 726              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 727 01e0 93FAA3F3 		rbit r3, r3
 728              	@ 0 "" 2
 729              	.LVL50:
 730              		.loc 2 544 3 view .LVU211
 731              		.loc 2 544 3 is_stmt 0 view .LVU212
 732              		.thumb
 733              		.syntax unified
 734              	.LBE191:
 735              	.LBE190:
 413:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 736              		.loc 1 413 11 view .LVU213
 737 01e4 B3FA83F3 		clz	r3, r3
 738 01e8 03F01F03 		and	r3, r3, #31
 739 01ec 0122     		movs	r2, #1
 740 01ee 02FA03F3 		lsl	r3, r2, r3
 413:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 741              		.loc 1 413 9 view .LVU214
 742 01f2 0B42     		tst	r3, r1
 743 01f4 03D0     		beq	.L45
 413:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 744              		.loc 1 413 78 discriminator 13 view .LVU215
 745 01f6 E368     		ldr	r3, [r4, #12]
 413:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 746              		.loc 1 413 57 discriminator 13 view .LVU216
 747 01f8 9342     		cmp	r3, r2
 748 01fa 40F0F581 		bne	.L97
 749              	.L45:
 421:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 750              		.loc 1 421 9 is_stmt 1 view .LVU217
 751 01fe 4D48     		ldr	r0, .L129
 752 0200 0368     		ldr	r3, [r0]
 753 0202 23F0F803 		bic	r3, r3, #248
 754 0206 2169     		ldr	r1, [r4, #16]
 755              	.LVL51:
 756              	.LBB192:
 757              	.LBI192:
 526:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 758              		.loc 2 526 57 view .LVU218
 759              	.LBB193:
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 760              		.loc 2 528 3 view .LVU219
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 761              		.loc 2 531 4 view .LVU220
 762 0208 F822     		movs	r2, #248
 763              		.syntax unified
 764              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 765 020a 92FAA2F2 		rbit r2, r2
 766              	@ 0 "" 2
 767              	.LVL52:
ARM GAS  /tmp/ccJ0VMrG.s 			page 34


 768              		.loc 2 544 3 view .LVU221
 769              		.loc 2 544 3 is_stmt 0 view .LVU222
 770              		.thumb
 771              		.syntax unified
 772              	.LBE193:
 773              	.LBE192:
 421:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 774              		.loc 1 421 9 view .LVU223
 775 020e B2FA82F2 		clz	r2, r2
 776 0212 01FA02F2 		lsl	r2, r1, r2
 777 0216 1343     		orrs	r3, r3, r2
 778 0218 0360     		str	r3, [r0]
 779              	.L40:
 441:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 442:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 443:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                 
 444:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
 445:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 446:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 447:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       else
 448:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 449:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Disable the Internal High Speed oscillator (HSI). */
 450:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_HSI_DISABLE();
 451:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 452:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 453:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 454:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 455:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till HSI is disabled */
 456:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 457:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 458:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 459:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 460:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 461:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 462:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 463:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 464:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 465:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 466:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*------------------------------ LSI Configuration -------------------------*/ 
 467:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 780              		.loc 1 467 3 is_stmt 1 view .LVU224
 781              		.loc 1 467 25 is_stmt 0 view .LVU225
 782 021a 2368     		ldr	r3, [r4]
 783              		.loc 1 467 5 view .LVU226
 784 021c 13F0080F 		tst	r3, #8
 785 0220 00F08C80 		beq	.L55
 468:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 469:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the parameters */
 470:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 786              		.loc 1 470 5 is_stmt 1 view .LVU227
 471:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 472:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the LSI State */
 473:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 787              		.loc 1 473 5 view .LVU228
 788              		.loc 1 473 25 is_stmt 0 view .LVU229
 789 0224 6369     		ldr	r3, [r4, #20]
 790              		.loc 1 473 7 view .LVU230
ARM GAS  /tmp/ccJ0VMrG.s 			page 35


 791 0226 002B     		cmp	r3, #0
 792 0228 5CD0     		beq	.L56
 474:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 475:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Enable the Internal Low Speed oscillator (LSI). */
 476:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_LSI_ENABLE();
 793              		.loc 1 476 7 is_stmt 1 view .LVU231
 794              	.LVL53:
 795              	.LBB194:
 796              	.LBI194:
 526:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 797              		.loc 2 526 57 view .LVU232
 798              	.LBB195:
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 799              		.loc 2 528 3 view .LVU233
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 800              		.loc 2 531 4 view .LVU234
 801 022a 0121     		movs	r1, #1
 802              		.syntax unified
 803              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 804 022c 91FAA1F2 		rbit r2, r1
 805              	@ 0 "" 2
 806              	.LVL54:
 807              		.loc 2 544 3 view .LVU235
 808              		.loc 2 544 3 is_stmt 0 view .LVU236
 809              		.thumb
 810              		.syntax unified
 811              	.LBE195:
 812              	.LBE194:
 813              		.loc 1 476 7 view .LVU237
 814 0230 B2FA82F2 		clz	r2, r2
 815 0234 404B     		ldr	r3, .L129+4
 816 0236 1344     		add	r3, r3, r2
 817 0238 9B00     		lsls	r3, r3, #2
 818 023a 1960     		str	r1, [r3]
 477:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 478:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Get Start Tick */
 479:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 819              		.loc 1 479 7 is_stmt 1 view .LVU238
 820              		.loc 1 479 19 is_stmt 0 view .LVU239
 821 023c FFF7FEFF 		bl	HAL_GetTick
 822              	.LVL55:
 823 0240 0546     		mov	r5, r0
 824              	.LVL56:
 480:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 481:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Wait till LSI is ready */  
 482:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 825              		.loc 1 482 7 is_stmt 1 view .LVU240
 826              	.L57:
 827              		.loc 1 482 12 view .LVU241
 828              	.LBB196:
 829              	.LBI196:
 526:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 830              		.loc 2 526 57 view .LVU242
 831              	.LBB197:
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 832              		.loc 2 528 3 view .LVU243
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
ARM GAS  /tmp/ccJ0VMrG.s 			page 36


 833              		.loc 2 531 4 view .LVU244
 834 0242 0223     		movs	r3, #2
 835              		.syntax unified
 836              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 837 0244 93FAA3F2 		rbit r2, r3
 838              	@ 0 "" 2
 839              	.LVL57:
 840              		.loc 2 544 3 view .LVU245
 841              		.loc 2 544 3 is_stmt 0 view .LVU246
 842              		.thumb
 843              		.syntax unified
 844              	.LBE197:
 845              	.LBE196:
 846              	.LBB198:
 847              	.LBI198:
 526:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 848              		.loc 2 526 57 is_stmt 1 view .LVU247
 849              	.LBB199:
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 850              		.loc 2 528 3 view .LVU248
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 851              		.loc 2 531 4 view .LVU249
 852              		.syntax unified
 853              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 854 0248 93FAA3F2 		rbit r2, r3
 855              	@ 0 "" 2
 856              	.LVL58:
 857              		.loc 2 544 3 view .LVU250
 858              		.loc 2 544 3 is_stmt 0 view .LVU251
 859              		.thumb
 860              		.syntax unified
 861              	.LBE199:
 862              	.LBE198:
 863              	.LBB200:
 864              	.LBI200:
 526:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 865              		.loc 2 526 57 is_stmt 1 view .LVU252
 866              	.LBB201:
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 867              		.loc 2 528 3 view .LVU253
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 868              		.loc 2 531 4 view .LVU254
 869              		.syntax unified
 870              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 871 024c 93FAA3F2 		rbit r2, r3
 872              	@ 0 "" 2
 873              	.LVL59:
 874              		.loc 2 544 3 view .LVU255
 875              		.loc 2 544 3 is_stmt 0 view .LVU256
 876              		.thumb
 877              		.syntax unified
 878              	.LBE201:
 879              	.LBE200:
 880              		.loc 1 482 13 view .LVU257
 881 0250 384A     		ldr	r2, .L129
 882 0252 516A     		ldr	r1, [r2, #36]
 883              	.LVL60:
ARM GAS  /tmp/ccJ0VMrG.s 			page 37


 884              	.LBB202:
 885              	.LBI202:
 526:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 886              		.loc 2 526 57 is_stmt 1 view .LVU258
 887              	.LBB203:
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 888              		.loc 2 528 3 view .LVU259
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 889              		.loc 2 531 4 view .LVU260
 890              		.syntax unified
 891              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 892 0254 93FAA3F3 		rbit r3, r3
 893              	@ 0 "" 2
 894              	.LVL61:
 895              		.loc 2 544 3 view .LVU261
 896              		.loc 2 544 3 is_stmt 0 view .LVU262
 897              		.thumb
 898              		.syntax unified
 899              	.LBE203:
 900              	.LBE202:
 901              		.loc 1 482 13 view .LVU263
 902 0258 B3FA83F3 		clz	r3, r3
 903 025c 03F01F03 		and	r3, r3, #31
 904 0260 0122     		movs	r2, #1
 905 0262 02FA03F3 		lsl	r3, r2, r3
 906              		.loc 1 482 12 view .LVU264
 907 0266 0B42     		tst	r3, r1
 908 0268 68D1     		bne	.L55
 483:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 484:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 909              		.loc 1 484 9 is_stmt 1 view .LVU265
 910              		.loc 1 484 13 is_stmt 0 view .LVU266
 911 026a FFF7FEFF 		bl	HAL_GetTick
 912              	.LVL62:
 913              		.loc 1 484 27 view .LVU267
 914 026e 401B     		subs	r0, r0, r5
 915              		.loc 1 484 11 view .LVU268
 916 0270 0228     		cmp	r0, #2
 917 0272 E6D9     		bls	.L57
 485:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 486:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           return HAL_TIMEOUT;
 918              		.loc 1 486 18 view .LVU269
 919 0274 0320     		movs	r0, #3
 920 0276 BEE1     		b	.L21
 921              	.L119:
 445:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 922              		.loc 1 445 9 is_stmt 1 view .LVU270
 923 0278 2E48     		ldr	r0, .L129
 924 027a 0368     		ldr	r3, [r0]
 925 027c 23F0F803 		bic	r3, r3, #248
 926 0280 2169     		ldr	r1, [r4, #16]
 927              	.LVL63:
 928              	.LBB204:
 929              	.LBI204:
 526:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 930              		.loc 2 526 57 view .LVU271
 931              	.LBB205:
ARM GAS  /tmp/ccJ0VMrG.s 			page 38


 528:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 932              		.loc 2 528 3 view .LVU272
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 933              		.loc 2 531 4 view .LVU273
 934 0282 F822     		movs	r2, #248
 935              		.syntax unified
 936              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 937 0284 92FAA2F2 		rbit r2, r2
 938              	@ 0 "" 2
 939              	.LVL64:
 940              		.loc 2 544 3 view .LVU274
 941              		.loc 2 544 3 is_stmt 0 view .LVU275
 942              		.thumb
 943              		.syntax unified
 944              	.LBE205:
 945              	.LBE204:
 445:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 946              		.loc 1 445 9 view .LVU276
 947 0288 B2FA82F2 		clz	r2, r2
 948 028c 01FA02F2 		lsl	r2, r1, r2
 949 0290 1343     		orrs	r3, r3, r2
 950 0292 0360     		str	r3, [r0]
 951 0294 C1E7     		b	.L40
 952              	.LVL65:
 953              	.L46:
 450:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 954              		.loc 1 450 9 is_stmt 1 view .LVU277
 955              	.LBB206:
 956              	.LBI206:
 526:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 957              		.loc 2 526 57 view .LVU278
 958              	.LBB207:
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 959              		.loc 2 528 3 view .LVU279
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 960              		.loc 2 531 4 view .LVU280
 961 0296 0123     		movs	r3, #1
 962              		.syntax unified
 963              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 964 0298 93FAA3F3 		rbit r3, r3
 965              	@ 0 "" 2
 966              	.LVL66:
 967              		.loc 2 544 3 view .LVU281
 968              		.loc 2 544 3 is_stmt 0 view .LVU282
 969              		.thumb
 970              		.syntax unified
 971              	.LBE207:
 972              	.LBE206:
 450:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 973              		.loc 1 450 9 view .LVU283
 974 029c B3FA83F3 		clz	r3, r3
 975 02a0 03F18453 		add	r3, r3, #276824064
 976 02a4 03F58413 		add	r3, r3, #1081344
 977 02a8 9B00     		lsls	r3, r3, #2
 978 02aa 0022     		movs	r2, #0
 979 02ac 1A60     		str	r2, [r3]
 453:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
ARM GAS  /tmp/ccJ0VMrG.s 			page 39


 980              		.loc 1 453 9 is_stmt 1 view .LVU284
 453:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 981              		.loc 1 453 21 is_stmt 0 view .LVU285
 982 02ae FFF7FEFF 		bl	HAL_GetTick
 983              	.LVL67:
 984 02b2 0546     		mov	r5, r0
 985              	.LVL68:
 456:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 986              		.loc 1 456 9 is_stmt 1 view .LVU286
 987              	.L51:
 456:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 988              		.loc 1 456 14 view .LVU287
 989              	.LBB208:
 990              	.LBI208:
 526:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 991              		.loc 2 526 57 view .LVU288
 992              	.LBB209:
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 993              		.loc 2 528 3 view .LVU289
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 994              		.loc 2 531 4 view .LVU290
 995 02b4 0223     		movs	r3, #2
 996              		.syntax unified
 997              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 998 02b6 93FAA3F3 		rbit r3, r3
 999              	@ 0 "" 2
 1000              		.loc 2 544 3 view .LVU291
 1001              	.LVL69:
 1002              		.loc 2 544 3 is_stmt 0 view .LVU292
 1003              		.thumb
 1004              		.syntax unified
 1005              	.LBE209:
 1006              	.LBE208:
 456:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1007              		.loc 1 456 15 view .LVU293
 1008 02ba 1E4B     		ldr	r3, .L129
 1009 02bc 1968     		ldr	r1, [r3]
 1010              	.LVL70:
 1011              	.LBB210:
 1012              	.LBI210:
 526:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1013              		.loc 2 526 57 is_stmt 1 view .LVU294
 1014              	.LBB211:
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1015              		.loc 2 528 3 view .LVU295
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1016              		.loc 2 531 4 view .LVU296
 1017 02be 0223     		movs	r3, #2
 1018              		.syntax unified
 1019              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1020 02c0 93FAA3F3 		rbit r3, r3
 1021              	@ 0 "" 2
 1022              	.LVL71:
 1023              		.loc 2 544 3 view .LVU297
 1024              		.loc 2 544 3 is_stmt 0 view .LVU298
 1025              		.thumb
 1026              		.syntax unified
ARM GAS  /tmp/ccJ0VMrG.s 			page 40


 1027              	.LBE211:
 1028              	.LBE210:
 456:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1029              		.loc 1 456 15 view .LVU299
 1030 02c4 B3FA83F3 		clz	r3, r3
 1031 02c8 03F01F03 		and	r3, r3, #31
 1032 02cc 0122     		movs	r2, #1
 1033 02ce 02FA03F3 		lsl	r3, r2, r3
 456:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1034              		.loc 1 456 14 view .LVU300
 1035 02d2 0B42     		tst	r3, r1
 1036 02d4 A1D0     		beq	.L40
 458:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 1037              		.loc 1 458 11 is_stmt 1 view .LVU301
 458:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 1038              		.loc 1 458 15 is_stmt 0 view .LVU302
 1039 02d6 FFF7FEFF 		bl	HAL_GetTick
 1040              	.LVL72:
 458:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 1041              		.loc 1 458 29 view .LVU303
 1042 02da 401B     		subs	r0, r0, r5
 458:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 1043              		.loc 1 458 13 view .LVU304
 1044 02dc 0228     		cmp	r0, #2
 1045 02de E9D9     		bls	.L51
 460:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 1046              		.loc 1 460 20 view .LVU305
 1047 02e0 0320     		movs	r0, #3
 1048 02e2 88E1     		b	.L21
 1049              	.LVL73:
 1050              	.L56:
 487:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 488:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 489:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 490:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else
 491:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 492:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Disable the Internal Low Speed oscillator (LSI). */
 493:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_LSI_DISABLE();
 1051              		.loc 1 493 7 is_stmt 1 view .LVU306
 1052              	.LBB212:
 1053              	.LBI212:
 526:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1054              		.loc 2 526 57 view .LVU307
 1055              	.LBB213:
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1056              		.loc 2 528 3 view .LVU308
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1057              		.loc 2 531 4 view .LVU309
 1058 02e4 0122     		movs	r2, #1
 1059              		.syntax unified
 1060              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1061 02e6 92FAA2F2 		rbit r2, r2
 1062              	@ 0 "" 2
 1063              	.LVL74:
 1064              		.loc 2 544 3 view .LVU310
 1065              		.loc 2 544 3 is_stmt 0 view .LVU311
 1066              		.thumb
ARM GAS  /tmp/ccJ0VMrG.s 			page 41


 1067              		.syntax unified
 1068              	.LBE213:
 1069              	.LBE212:
 1070              		.loc 1 493 7 view .LVU312
 1071 02ea B2FA82F2 		clz	r2, r2
 1072 02ee 124B     		ldr	r3, .L129+4
 1073 02f0 1344     		add	r3, r3, r2
 1074 02f2 9B00     		lsls	r3, r3, #2
 1075 02f4 0022     		movs	r2, #0
 1076 02f6 1A60     		str	r2, [r3]
 494:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 495:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Get Start Tick */
 496:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 1077              		.loc 1 496 7 is_stmt 1 view .LVU313
 1078              		.loc 1 496 19 is_stmt 0 view .LVU314
 1079 02f8 FFF7FEFF 		bl	HAL_GetTick
 1080              	.LVL75:
 1081 02fc 0546     		mov	r5, r0
 1082              	.LVL76:
 497:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 498:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Wait till LSI is disabled */  
 499:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 1083              		.loc 1 499 7 is_stmt 1 view .LVU315
 1084              	.L59:
 1085              		.loc 1 499 12 view .LVU316
 1086              	.LBB214:
 1087              	.LBI214:
 526:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1088              		.loc 2 526 57 view .LVU317
 1089              	.LBB215:
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1090              		.loc 2 528 3 view .LVU318
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1091              		.loc 2 531 4 view .LVU319
 1092 02fe 0223     		movs	r3, #2
 1093              		.syntax unified
 1094              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1095 0300 93FAA3F2 		rbit r2, r3
 1096              	@ 0 "" 2
 1097              	.LVL77:
 1098              		.loc 2 544 3 view .LVU320
 1099              		.loc 2 544 3 is_stmt 0 view .LVU321
 1100              		.thumb
 1101              		.syntax unified
 1102              	.LBE215:
 1103              	.LBE214:
 1104              	.LBB216:
 1105              	.LBI216:
 526:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1106              		.loc 2 526 57 is_stmt 1 view .LVU322
 1107              	.LBB217:
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1108              		.loc 2 528 3 view .LVU323
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1109              		.loc 2 531 4 view .LVU324
 1110              		.syntax unified
 1111              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
ARM GAS  /tmp/ccJ0VMrG.s 			page 42


 1112 0304 93FAA3F2 		rbit r2, r3
 1113              	@ 0 "" 2
 1114              	.LVL78:
 1115              		.loc 2 544 3 view .LVU325
 1116              		.loc 2 544 3 is_stmt 0 view .LVU326
 1117              		.thumb
 1118              		.syntax unified
 1119              	.LBE217:
 1120              	.LBE216:
 1121              	.LBB218:
 1122              	.LBI218:
 526:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1123              		.loc 2 526 57 is_stmt 1 view .LVU327
 1124              	.LBB219:
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1125              		.loc 2 528 3 view .LVU328
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1126              		.loc 2 531 4 view .LVU329
 1127              		.syntax unified
 1128              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1129 0308 93FAA3F2 		rbit r2, r3
 1130              	@ 0 "" 2
 1131              	.LVL79:
 1132              		.loc 2 544 3 view .LVU330
 1133              		.loc 2 544 3 is_stmt 0 view .LVU331
 1134              		.thumb
 1135              		.syntax unified
 1136              	.LBE219:
 1137              	.LBE218:
 1138              		.loc 1 499 13 view .LVU332
 1139 030c 094A     		ldr	r2, .L129
 1140 030e 516A     		ldr	r1, [r2, #36]
 1141              	.LVL80:
 1142              	.LBB220:
 1143              	.LBI220:
 526:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1144              		.loc 2 526 57 is_stmt 1 view .LVU333
 1145              	.LBB221:
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1146              		.loc 2 528 3 view .LVU334
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1147              		.loc 2 531 4 view .LVU335
 1148              		.syntax unified
 1149              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1150 0310 93FAA3F3 		rbit r3, r3
 1151              	@ 0 "" 2
 1152              	.LVL81:
 1153              		.loc 2 544 3 view .LVU336
 1154              		.loc 2 544 3 is_stmt 0 view .LVU337
 1155              		.thumb
 1156              		.syntax unified
 1157              	.LBE221:
 1158              	.LBE220:
 1159              		.loc 1 499 13 view .LVU338
 1160 0314 B3FA83F3 		clz	r3, r3
 1161 0318 03F01F03 		and	r3, r3, #31
 1162 031c 0122     		movs	r2, #1
ARM GAS  /tmp/ccJ0VMrG.s 			page 43


 1163 031e 02FA03F3 		lsl	r3, r2, r3
 1164              		.loc 1 499 12 view .LVU339
 1165 0322 0B42     		tst	r3, r1
 1166 0324 0AD0     		beq	.L55
 500:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 501:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 1167              		.loc 1 501 9 is_stmt 1 view .LVU340
 1168              		.loc 1 501 13 is_stmt 0 view .LVU341
 1169 0326 FFF7FEFF 		bl	HAL_GetTick
 1170              	.LVL82:
 1171              		.loc 1 501 27 view .LVU342
 1172 032a 401B     		subs	r0, r0, r5
 1173              		.loc 1 501 11 view .LVU343
 1174 032c 0228     		cmp	r0, #2
 1175 032e E6D9     		bls	.L59
 502:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 503:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           return HAL_TIMEOUT;
 1176              		.loc 1 503 18 view .LVU344
 1177 0330 0320     		movs	r0, #3
 1178 0332 60E1     		b	.L21
 1179              	.L130:
 1180              		.align	2
 1181              	.L129:
 1182 0334 00100240 		.word	1073876992
 1183 0338 20819010 		.word	277905696
 1184              	.LVL83:
 1185              	.L55:
 504:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 505:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 506:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 507:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 508:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*------------------------------ LSE Configuration -------------------------*/ 
 509:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 1186              		.loc 1 509 3 is_stmt 1 view .LVU345
 1187              		.loc 1 509 25 is_stmt 0 view .LVU346
 1188 033c 2368     		ldr	r3, [r4]
 1189              		.loc 1 509 5 view .LVU347
 1190 033e 13F0040F 		tst	r3, #4
 1191 0342 00F0A980 		beq	.L61
 1192              	.LBB222:
 510:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 511:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     FlagStatus       pwrclkchanged = RESET;
 1193              		.loc 1 511 5 is_stmt 1 view .LVU348
 1194              	.LVL84:
 512:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 513:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the parameters */
 514:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 1195              		.loc 1 514 5 view .LVU349
 515:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 516:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Update LSE configuration in Backup Domain control register    */
 517:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Requires to enable write access to Backup Domain of necessary */
 518:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 1196              		.loc 1 518 5 view .LVU350
 1197              		.loc 1 518 8 is_stmt 0 view .LVU351
 1198 0346 AE4B     		ldr	r3, .L131
 1199 0348 DB69     		ldr	r3, [r3, #28]
 1200              		.loc 1 518 7 view .LVU352
ARM GAS  /tmp/ccJ0VMrG.s 			page 44


 1201 034a 13F0805F 		tst	r3, #268435456
 1202 034e 20D1     		bne	.L102
 519:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 520:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_PWR_CLK_ENABLE();
 1203              		.loc 1 520 7 is_stmt 1 view .LVU353
 1204              	.LBB223:
 1205              		.loc 1 520 7 view .LVU354
 1206              		.loc 1 520 7 view .LVU355
 1207 0350 AB4B     		ldr	r3, .L131
 1208 0352 DA69     		ldr	r2, [r3, #28]
 1209 0354 42F08052 		orr	r2, r2, #268435456
 1210 0358 DA61     		str	r2, [r3, #28]
 1211              		.loc 1 520 7 view .LVU356
 1212 035a DB69     		ldr	r3, [r3, #28]
 1213 035c 03F08053 		and	r3, r3, #268435456
 1214 0360 0193     		str	r3, [sp, #4]
 1215              		.loc 1 520 7 view .LVU357
 1216 0362 019B     		ldr	r3, [sp, #4]
 1217              	.LBE223:
 1218              		.loc 1 520 7 view .LVU358
 521:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       pwrclkchanged = SET;
 1219              		.loc 1 521 7 view .LVU359
 1220              	.LVL85:
 1221              		.loc 1 521 21 is_stmt 0 view .LVU360
 1222 0364 0125     		movs	r5, #1
 1223              	.LVL86:
 1224              	.L62:
 522:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 523:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 524:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 1225              		.loc 1 524 5 is_stmt 1 view .LVU361
 1226              		.loc 1 524 8 is_stmt 0 view .LVU362
 1227 0366 A74B     		ldr	r3, .L131+4
 1228 0368 1B68     		ldr	r3, [r3]
 1229              		.loc 1 524 7 view .LVU363
 1230 036a 13F4807F 		tst	r3, #256
 1231 036e 12D0     		beq	.L121
 1232              	.L63:
 525:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 526:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Enable write access to Backup domain */
 527:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       SET_BIT(PWR->CR, PWR_CR_DBP);
 528:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 529:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Wait for Backup domain Write protection disable */
 530:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 531:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 532:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 533:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 534:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 535:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 536:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           return HAL_TIMEOUT;
 537:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 538:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 539:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 540:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 541:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Set the new LSE configuration -----------------------------------------*/
 542:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 1233              		.loc 1 542 5 is_stmt 1 view .LVU364
ARM GAS  /tmp/ccJ0VMrG.s 			page 45


 1234              		.loc 1 542 5 view .LVU365
 1235 0370 A368     		ldr	r3, [r4, #8]
 1236 0372 012B     		cmp	r3, #1
 1237 0374 23D0     		beq	.L122
 1238              		.loc 1 542 5 discriminator 2 view .LVU366
 1239 0376 73BB     		cbnz	r3, .L68
 1240              		.loc 1 542 5 discriminator 4 view .LVU367
 1241 0378 03F18043 		add	r3, r3, #1073741824
 1242 037c 03F50433 		add	r3, r3, #135168
 1243 0380 1A6A     		ldr	r2, [r3, #32]
 1244 0382 22F00102 		bic	r2, r2, #1
 1245 0386 1A62     		str	r2, [r3, #32]
 1246              		.loc 1 542 5 discriminator 4 view .LVU368
 1247 0388 1A6A     		ldr	r2, [r3, #32]
 1248 038a 22F00402 		bic	r2, r2, #4
 1249 038e 1A62     		str	r2, [r3, #32]
 1250 0390 1AE0     		b	.L67
 1251              	.LVL87:
 1252              	.L102:
 511:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 1253              		.loc 1 511 22 is_stmt 0 view .LVU369
 1254 0392 0025     		movs	r5, #0
 1255 0394 E7E7     		b	.L62
 1256              	.LVL88:
 1257              	.L121:
 527:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 1258              		.loc 1 527 7 is_stmt 1 view .LVU370
 1259 0396 9B4A     		ldr	r2, .L131+4
 1260 0398 1368     		ldr	r3, [r2]
 1261 039a 43F48073 		orr	r3, r3, #256
 1262 039e 1360     		str	r3, [r2]
 530:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 1263              		.loc 1 530 7 view .LVU371
 530:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 1264              		.loc 1 530 19 is_stmt 0 view .LVU372
 1265 03a0 FFF7FEFF 		bl	HAL_GetTick
 1266              	.LVL89:
 1267 03a4 0646     		mov	r6, r0
 1268              	.LVL90:
 532:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1269              		.loc 1 532 7 is_stmt 1 view .LVU373
 1270              	.L64:
 532:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1271              		.loc 1 532 12 view .LVU374
 532:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1272              		.loc 1 532 13 is_stmt 0 view .LVU375
 1273 03a6 974B     		ldr	r3, .L131+4
 1274 03a8 1B68     		ldr	r3, [r3]
 532:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1275              		.loc 1 532 12 view .LVU376
 1276 03aa 13F4807F 		tst	r3, #256
 1277 03ae DFD1     		bne	.L63
 534:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1278              		.loc 1 534 9 is_stmt 1 view .LVU377
 534:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1279              		.loc 1 534 13 is_stmt 0 view .LVU378
 1280 03b0 FFF7FEFF 		bl	HAL_GetTick
ARM GAS  /tmp/ccJ0VMrG.s 			page 46


 1281              	.LVL91:
 534:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1282              		.loc 1 534 27 view .LVU379
 1283 03b4 801B     		subs	r0, r0, r6
 534:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1284              		.loc 1 534 11 view .LVU380
 1285 03b6 6428     		cmp	r0, #100
 1286 03b8 F5D9     		bls	.L64
 536:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 1287              		.loc 1 536 18 view .LVU381
 1288 03ba 0320     		movs	r0, #3
 1289 03bc 1BE1     		b	.L21
 1290              	.LVL92:
 1291              	.L122:
 1292              		.loc 1 542 5 is_stmt 1 discriminator 1 view .LVU382
 1293 03be 904A     		ldr	r2, .L131
 1294 03c0 136A     		ldr	r3, [r2, #32]
 1295 03c2 43F00103 		orr	r3, r3, #1
 1296 03c6 1362     		str	r3, [r2, #32]
 1297              	.L67:
 1298              		.loc 1 542 5 discriminator 10 view .LVU383
 543:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the LSE State */
 544:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 1299              		.loc 1 544 5 discriminator 10 view .LVU384
 1300              		.loc 1 544 25 is_stmt 0 discriminator 10 view .LVU385
 1301 03c8 A368     		ldr	r3, [r4, #8]
 1302              		.loc 1 544 7 discriminator 10 view .LVU386
 1303 03ca 002B     		cmp	r3, #0
 1304 03cc 3CD0     		beq	.L70
 545:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 546:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Get Start Tick */
 547:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 1305              		.loc 1 547 7 is_stmt 1 view .LVU387
 1306              		.loc 1 547 19 is_stmt 0 view .LVU388
 1307 03ce FFF7FEFF 		bl	HAL_GetTick
 1308              	.LVL93:
 1309 03d2 0646     		mov	r6, r0
 1310              	.LVL94:
 548:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 549:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Wait till LSE is ready */  
 550:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 1311              		.loc 1 550 7 is_stmt 1 view .LVU389
 1312              		.loc 1 550 12 is_stmt 0 view .LVU390
 1313 03d4 2EE0     		b	.L71
 1314              	.LVL95:
 1315              	.L68:
 542:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the LSE State */
 1316              		.loc 1 542 5 is_stmt 1 discriminator 5 view .LVU391
 1317 03d6 052B     		cmp	r3, #5
 1318 03d8 09D0     		beq	.L123
 542:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the LSE State */
 1319              		.loc 1 542 5 discriminator 8 view .LVU392
 1320 03da 894B     		ldr	r3, .L131
 1321 03dc 1A6A     		ldr	r2, [r3, #32]
 1322 03de 22F00102 		bic	r2, r2, #1
 1323 03e2 1A62     		str	r2, [r3, #32]
 542:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the LSE State */
ARM GAS  /tmp/ccJ0VMrG.s 			page 47


 1324              		.loc 1 542 5 discriminator 8 view .LVU393
 1325 03e4 1A6A     		ldr	r2, [r3, #32]
 1326 03e6 22F00402 		bic	r2, r2, #4
 1327 03ea 1A62     		str	r2, [r3, #32]
 1328 03ec ECE7     		b	.L67
 1329              	.L123:
 542:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the LSE State */
 1330              		.loc 1 542 5 discriminator 7 view .LVU394
 1331 03ee 844B     		ldr	r3, .L131
 1332 03f0 1A6A     		ldr	r2, [r3, #32]
 1333 03f2 42F00402 		orr	r2, r2, #4
 1334 03f6 1A62     		str	r2, [r3, #32]
 542:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the LSE State */
 1335              		.loc 1 542 5 discriminator 7 view .LVU395
 1336 03f8 1A6A     		ldr	r2, [r3, #32]
 1337 03fa 42F00102 		orr	r2, r2, #1
 1338 03fe 1A62     		str	r2, [r3, #32]
 1339 0400 E2E7     		b	.L67
 1340              	.LVL96:
 1341              	.L72:
 1342              	.LBB224:
 1343              	.LBI224:
 526:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1344              		.loc 2 526 57 view .LVU396
 1345              	.LBB225:
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1346              		.loc 2 528 3 view .LVU397
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1347              		.loc 2 531 4 view .LVU398
 1348 0402 0223     		movs	r3, #2
 1349              		.syntax unified
 1350              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1351 0404 93FAA3F3 		rbit r3, r3
 1352              	@ 0 "" 2
 1353              	.LVL97:
 1354              		.loc 2 544 3 view .LVU399
 1355              		.loc 2 544 3 is_stmt 0 view .LVU400
 1356              		.thumb
 1357              		.syntax unified
 1358              	.LBE225:
 1359              	.LBE224:
 1360              		.loc 1 550 13 view .LVU401
 1361 0408 7D4B     		ldr	r3, .L131
 1362 040a 596A     		ldr	r1, [r3, #36]
 1363              	.L73:
 1364              	.LVL98:
 1365              	.LBB226:
 1366              	.LBI226:
 526:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1367              		.loc 2 526 57 is_stmt 1 discriminator 11 view .LVU402
 1368              	.LBB227:
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1369              		.loc 2 528 3 discriminator 11 view .LVU403
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1370              		.loc 2 531 4 discriminator 11 view .LVU404
 1371 040c 0223     		movs	r3, #2
 1372              		.syntax unified
ARM GAS  /tmp/ccJ0VMrG.s 			page 48


 1373              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1374 040e 93FAA3F3 		rbit r3, r3
 1375              	@ 0 "" 2
 1376              	.LVL99:
 1377              		.loc 2 544 3 discriminator 11 view .LVU405
 1378              		.loc 2 544 3 is_stmt 0 discriminator 11 view .LVU406
 1379              		.thumb
 1380              		.syntax unified
 1381              	.LBE227:
 1382              	.LBE226:
 1383              		.loc 1 550 13 discriminator 11 view .LVU407
 1384 0412 B3FA83F3 		clz	r3, r3
 1385 0416 03F01F03 		and	r3, r3, #31
 1386 041a 0122     		movs	r2, #1
 1387 041c 02FA03F3 		lsl	r3, r2, r3
 1388              		.loc 1 550 12 discriminator 11 view .LVU408
 1389 0420 1942     		tst	r1, r3
 1390 0422 38D1     		bne	.L75
 551:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 552:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 1391              		.loc 1 552 9 is_stmt 1 view .LVU409
 1392              		.loc 1 552 13 is_stmt 0 view .LVU410
 1393 0424 FFF7FEFF 		bl	HAL_GetTick
 1394              	.LVL100:
 1395              		.loc 1 552 27 view .LVU411
 1396 0428 801B     		subs	r0, r0, r6
 1397              		.loc 1 552 11 view .LVU412
 1398 042a 41F28833 		movw	r3, #5000
 1399 042e 9842     		cmp	r0, r3
 1400 0430 00F2DC80 		bhi	.L104
 1401              	.L71:
 550:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1402              		.loc 1 550 12 is_stmt 1 view .LVU413
 1403              	.LVL101:
 1404              	.LBB228:
 1405              	.LBI228:
 526:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1406              		.loc 2 526 57 view .LVU414
 1407              	.LBB229:
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1408              		.loc 2 528 3 view .LVU415
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1409              		.loc 2 531 4 view .LVU416
 1410 0434 0223     		movs	r3, #2
 1411              		.syntax unified
 1412              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1413 0436 93FAA3F2 		rbit r2, r3
 1414              	@ 0 "" 2
 1415              	.LVL102:
 1416              		.loc 2 544 3 view .LVU417
 1417              		.loc 2 544 3 is_stmt 0 view .LVU418
 1418              		.thumb
 1419              		.syntax unified
 1420              	.LBE229:
 1421              	.LBE228:
 1422              	.LBB230:
 1423              	.LBI230:
ARM GAS  /tmp/ccJ0VMrG.s 			page 49


 526:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1424              		.loc 2 526 57 is_stmt 1 view .LVU419
 1425              	.LBB231:
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1426              		.loc 2 528 3 view .LVU420
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1427              		.loc 2 531 4 view .LVU421
 1428              		.syntax unified
 1429              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1430 043a 93FAA3F3 		rbit r3, r3
 1431              	@ 0 "" 2
 1432              	.LVL103:
 1433              		.loc 2 544 3 view .LVU422
 1434              		.loc 2 544 3 is_stmt 0 view .LVU423
 1435              		.thumb
 1436              		.syntax unified
 1437              	.LBE231:
 1438              	.LBE230:
 550:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1439              		.loc 1 550 13 view .LVU424
 1440 043e 002B     		cmp	r3, #0
 1441 0440 DFD0     		beq	.L72
 550:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1442              		.loc 1 550 13 discriminator 4 view .LVU425
 1443 0442 6F4B     		ldr	r3, .L131
 1444 0444 196A     		ldr	r1, [r3, #32]
 1445 0446 E1E7     		b	.L73
 1446              	.LVL104:
 1447              	.L70:
 553:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 554:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           return HAL_TIMEOUT;
 555:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 556:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 557:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 558:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else
 559:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 560:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Get Start Tick */
 561:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 1448              		.loc 1 561 7 is_stmt 1 view .LVU426
 1449              		.loc 1 561 19 is_stmt 0 view .LVU427
 1450 0448 FFF7FEFF 		bl	HAL_GetTick
 1451              	.LVL105:
 1452 044c 0646     		mov	r6, r0
 1453              	.LVL106:
 562:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 563:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Wait till LSE is disabled */  
 564:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 1454              		.loc 1 564 7 is_stmt 1 view .LVU428
 1455              		.loc 1 564 12 is_stmt 0 view .LVU429
 1456 044e 18E0     		b	.L76
 1457              	.LVL107:
 1458              	.L77:
 1459              	.LBB232:
 1460              	.LBI232:
 526:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1461              		.loc 2 526 57 is_stmt 1 view .LVU430
 1462              	.LBB233:
ARM GAS  /tmp/ccJ0VMrG.s 			page 50


 528:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1463              		.loc 2 528 3 view .LVU431
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1464              		.loc 2 531 4 view .LVU432
 1465 0450 0223     		movs	r3, #2
 1466              		.syntax unified
 1467              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1468 0452 93FAA3F3 		rbit r3, r3
 1469              	@ 0 "" 2
 1470              	.LVL108:
 1471              		.loc 2 544 3 view .LVU433
 1472              		.loc 2 544 3 is_stmt 0 view .LVU434
 1473              		.thumb
 1474              		.syntax unified
 1475              	.LBE233:
 1476              	.LBE232:
 1477              		.loc 1 564 13 view .LVU435
 1478 0456 6A4B     		ldr	r3, .L131
 1479 0458 596A     		ldr	r1, [r3, #36]
 1480              	.L78:
 1481              	.LVL109:
 1482              	.LBB234:
 1483              	.LBI234:
 526:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1484              		.loc 2 526 57 is_stmt 1 discriminator 11 view .LVU436
 1485              	.LBB235:
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1486              		.loc 2 528 3 discriminator 11 view .LVU437
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1487              		.loc 2 531 4 discriminator 11 view .LVU438
 1488 045a 0223     		movs	r3, #2
 1489              		.syntax unified
 1490              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1491 045c 93FAA3F3 		rbit r3, r3
 1492              	@ 0 "" 2
 1493              	.LVL110:
 1494              		.loc 2 544 3 discriminator 11 view .LVU439
 1495              		.loc 2 544 3 is_stmt 0 discriminator 11 view .LVU440
 1496              		.thumb
 1497              		.syntax unified
 1498              	.LBE235:
 1499              	.LBE234:
 1500              		.loc 1 564 13 discriminator 11 view .LVU441
 1501 0460 B3FA83F3 		clz	r3, r3
 1502 0464 03F01F03 		and	r3, r3, #31
 1503 0468 0122     		movs	r2, #1
 1504 046a 02FA03F3 		lsl	r3, r2, r3
 1505              		.loc 1 564 12 discriminator 11 view .LVU442
 1506 046e 1942     		tst	r1, r3
 1507 0470 11D0     		beq	.L75
 565:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 566:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 1508              		.loc 1 566 9 is_stmt 1 view .LVU443
 1509              		.loc 1 566 13 is_stmt 0 view .LVU444
 1510 0472 FFF7FEFF 		bl	HAL_GetTick
 1511              	.LVL111:
 1512              		.loc 1 566 27 view .LVU445
ARM GAS  /tmp/ccJ0VMrG.s 			page 51


 1513 0476 801B     		subs	r0, r0, r6
 1514              		.loc 1 566 11 view .LVU446
 1515 0478 41F28833 		movw	r3, #5000
 1516 047c 9842     		cmp	r0, r3
 1517 047e 00F2B780 		bhi	.L105
 1518              	.L76:
 564:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1519              		.loc 1 564 12 is_stmt 1 view .LVU447
 1520              	.LVL112:
 1521              	.LBB236:
 1522              	.LBI236:
 526:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1523              		.loc 2 526 57 view .LVU448
 1524              	.LBB237:
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1525              		.loc 2 528 3 view .LVU449
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1526              		.loc 2 531 4 view .LVU450
 1527 0482 0223     		movs	r3, #2
 1528              		.syntax unified
 1529              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1530 0484 93FAA3F2 		rbit r2, r3
 1531              	@ 0 "" 2
 1532              	.LVL113:
 1533              		.loc 2 544 3 view .LVU451
 1534              		.loc 2 544 3 is_stmt 0 view .LVU452
 1535              		.thumb
 1536              		.syntax unified
 1537              	.LBE237:
 1538              	.LBE236:
 1539              	.LBB238:
 1540              	.LBI238:
 526:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1541              		.loc 2 526 57 is_stmt 1 view .LVU453
 1542              	.LBB239:
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1543              		.loc 2 528 3 view .LVU454
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1544              		.loc 2 531 4 view .LVU455
 1545              		.syntax unified
 1546              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1547 0488 93FAA3F3 		rbit r3, r3
 1548              	@ 0 "" 2
 1549              	.LVL114:
 1550              		.loc 2 544 3 view .LVU456
 1551              		.loc 2 544 3 is_stmt 0 view .LVU457
 1552              		.thumb
 1553              		.syntax unified
 1554              	.LBE239:
 1555              	.LBE238:
 564:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1556              		.loc 1 564 13 view .LVU458
 1557 048c 002B     		cmp	r3, #0
 1558 048e DFD0     		beq	.L77
 564:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1559              		.loc 1 564 13 discriminator 4 view .LVU459
 1560 0490 5B4B     		ldr	r3, .L131
ARM GAS  /tmp/ccJ0VMrG.s 			page 52


 1561 0492 196A     		ldr	r1, [r3, #32]
 1562 0494 E1E7     		b	.L78
 1563              	.L75:
 567:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 568:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           return HAL_TIMEOUT;
 569:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 570:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 571:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 572:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 573:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Require to disable power clock if necessary */
 574:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(pwrclkchanged == SET)
 1564              		.loc 1 574 5 is_stmt 1 view .LVU460
 1565              		.loc 1 574 7 is_stmt 0 view .LVU461
 1566 0496 B5BB     		cbnz	r5, .L124
 1567              	.LVL115:
 1568              	.L61:
 1569              		.loc 1 574 7 view .LVU462
 1570              	.LBE222:
 575:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 576:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_PWR_CLK_DISABLE();
 577:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 578:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 579:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 580:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*-------------------------------- PLL Configuration -----------------------*/
 581:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check the parameters */
 582:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 1571              		.loc 1 582 3 is_stmt 1 view .LVU463
 583:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 1572              		.loc 1 583 3 view .LVU464
 1573              		.loc 1 583 30 is_stmt 0 view .LVU465
 1574 0498 A369     		ldr	r3, [r4, #24]
 1575              		.loc 1 583 6 view .LVU466
 1576 049a 002B     		cmp	r3, #0
 1577 049c 00F0AA80 		beq	.L106
 584:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 585:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check if the PLL is used as system clock or not */
 586:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 1578              		.loc 1 586 5 is_stmt 1 view .LVU467
 1579              		.loc 1 586 8 is_stmt 0 view .LVU468
 1580 04a0 574A     		ldr	r2, .L131
 1581 04a2 5268     		ldr	r2, [r2, #4]
 1582 04a4 02F00C02 		and	r2, r2, #12
 1583              		.loc 1 586 7 view .LVU469
 1584 04a8 082A     		cmp	r2, #8
 1585 04aa 00F0A680 		beq	.L107
 587:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     { 
 588:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 1586              		.loc 1 588 7 is_stmt 1 view .LVU470
 1587              		.loc 1 588 9 is_stmt 0 view .LVU471
 1588 04ae 022B     		cmp	r3, #2
 1589 04b0 2FD0     		beq	.L125
 589:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 590:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Check the parameters */
 591:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 592:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
 593:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
 594:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
ARM GAS  /tmp/ccJ0VMrG.s 			page 53


 595:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif
 596:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 597:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Disable the main PLL. */
 598:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_PLL_DISABLE();
 599:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 600:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 601:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 602:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 603:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till PLL is disabled */
 604:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 605:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 606:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 607:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 608:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 609:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 610:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 611:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 612:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
 613:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Configure the main PLL clock source, predivider and multiplication factor. */
 614:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 615:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PREDIV,
 616:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PLLMUL);
 617:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #else
 618:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Configure the main PLL clock source and multiplication factor. */
 619:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 620:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                            RCC_OscInitStruct->PLL.PLLMUL);
 621:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
 622:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Enable the main PLL. */
 623:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_PLL_ENABLE();
 624:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 625:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 626:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 627:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 628:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till PLL is ready */
 629:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 630:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 631:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 632:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 633:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 634:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 635:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 636:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 637:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       else
 638:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 639:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Disable the main PLL. */
 640:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_PLL_DISABLE();
 1590              		.loc 1 640 9 is_stmt 1 view .LVU472
 1591              	.LVL116:
 1592              	.LBB240:
 1593              	.LBI240:
 526:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1594              		.loc 2 526 57 view .LVU473
 1595              	.LBB241:
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1596              		.loc 2 528 3 view .LVU474
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1597              		.loc 2 531 4 view .LVU475
ARM GAS  /tmp/ccJ0VMrG.s 			page 54


 1598 04b2 4FF08073 		mov	r3, #16777216
 1599              		.syntax unified
 1600              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1601 04b6 93FAA3F3 		rbit r3, r3
 1602              	@ 0 "" 2
 1603              	.LVL117:
 1604              		.loc 2 544 3 view .LVU476
 1605              		.loc 2 544 3 is_stmt 0 view .LVU477
 1606              		.thumb
 1607              		.syntax unified
 1608              	.LBE241:
 1609              	.LBE240:
 1610              		.loc 1 640 9 view .LVU478
 1611 04ba B3FA83F3 		clz	r3, r3
 1612 04be 03F18453 		add	r3, r3, #276824064
 1613 04c2 03F58413 		add	r3, r3, #1081344
 1614 04c6 9B00     		lsls	r3, r3, #2
 1615 04c8 0022     		movs	r2, #0
 1616 04ca 1A60     		str	r2, [r3]
 641:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****  
 642:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 643:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 1617              		.loc 1 643 9 is_stmt 1 view .LVU479
 1618              		.loc 1 643 21 is_stmt 0 view .LVU480
 1619 04cc FFF7FEFF 		bl	HAL_GetTick
 1620              	.LVL118:
 1621 04d0 0446     		mov	r4, r0
 1622              	.LVL119:
 644:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 645:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till PLL is disabled */  
 646:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 1623              		.loc 1 646 9 is_stmt 1 view .LVU481
 1624              	.L89:
 1625              		.loc 1 646 14 view .LVU482
 1626              	.LBB242:
 1627              	.LBI242:
 526:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1628              		.loc 2 526 57 view .LVU483
 1629              	.LBB243:
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1630              		.loc 2 528 3 view .LVU484
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1631              		.loc 2 531 4 view .LVU485
 1632 04d2 4FF00073 		mov	r3, #33554432
 1633              		.syntax unified
 1634              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1635 04d6 93FAA3F3 		rbit r3, r3
 1636              	@ 0 "" 2
 1637              		.loc 2 544 3 view .LVU486
 1638              	.LVL120:
 1639              		.loc 2 544 3 is_stmt 0 view .LVU487
 1640              		.thumb
 1641              		.syntax unified
 1642              	.LBE243:
 1643              	.LBE242:
 1644              		.loc 1 646 15 view .LVU488
 1645 04da 494B     		ldr	r3, .L131
ARM GAS  /tmp/ccJ0VMrG.s 			page 55


 1646 04dc 1968     		ldr	r1, [r3]
 1647              	.LVL121:
 1648              	.LBB244:
 1649              	.LBI244:
 526:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1650              		.loc 2 526 57 is_stmt 1 view .LVU489
 1651              	.LBB245:
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1652              		.loc 2 528 3 view .LVU490
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1653              		.loc 2 531 4 view .LVU491
 1654 04de 4FF00073 		mov	r3, #33554432
 1655              		.syntax unified
 1656              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1657 04e2 93FAA3F3 		rbit r3, r3
 1658              	@ 0 "" 2
 1659              	.LVL122:
 1660              		.loc 2 544 3 view .LVU492
 1661              		.loc 2 544 3 is_stmt 0 view .LVU493
 1662              		.thumb
 1663              		.syntax unified
 1664              	.LBE245:
 1665              	.LBE244:
 1666              		.loc 1 646 15 view .LVU494
 1667 04e6 B3FA83F3 		clz	r3, r3
 1668 04ea 03F01F03 		and	r3, r3, #31
 1669 04ee 0122     		movs	r2, #1
 1670 04f0 02FA03F3 		lsl	r3, r2, r3
 1671              		.loc 1 646 14 view .LVU495
 1672 04f4 1942     		tst	r1, r3
 1673 04f6 71D0     		beq	.L126
 647:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 648:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 1674              		.loc 1 648 11 is_stmt 1 view .LVU496
 1675              		.loc 1 648 15 is_stmt 0 view .LVU497
 1676 04f8 FFF7FEFF 		bl	HAL_GetTick
 1677              	.LVL123:
 1678              		.loc 1 648 29 view .LVU498
 1679 04fc 001B     		subs	r0, r0, r4
 1680              		.loc 1 648 13 view .LVU499
 1681 04fe 0228     		cmp	r0, #2
 1682 0500 E7D9     		bls	.L89
 649:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 650:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 1683              		.loc 1 650 20 view .LVU500
 1684 0502 0320     		movs	r0, #3
 1685 0504 77E0     		b	.L21
 1686              	.LVL124:
 1687              	.L124:
 1688              	.LBB246:
 576:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 1689              		.loc 1 576 7 is_stmt 1 view .LVU501
 1690 0506 3E4A     		ldr	r2, .L131
 1691 0508 D369     		ldr	r3, [r2, #28]
 1692 050a 23F08053 		bic	r3, r3, #268435456
 1693 050e D361     		str	r3, [r2, #28]
 1694 0510 C2E7     		b	.L61
ARM GAS  /tmp/ccJ0VMrG.s 			page 56


 1695              	.LVL125:
 1696              	.L125:
 576:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 1697              		.loc 1 576 7 is_stmt 0 view .LVU502
 1698              	.LBE246:
 591:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
 1699              		.loc 1 591 9 is_stmt 1 view .LVU503
 592:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
 1700              		.loc 1 592 9 view .LVU504
 594:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif
 1701              		.loc 1 594 9 view .LVU505
 598:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 1702              		.loc 1 598 9 view .LVU506
 1703              	.LBB247:
 1704              	.LBI247:
 526:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1705              		.loc 2 526 57 view .LVU507
 1706              	.LBB248:
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1707              		.loc 2 528 3 view .LVU508
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1708              		.loc 2 531 4 view .LVU509
 1709 0512 4FF08073 		mov	r3, #16777216
 1710              		.syntax unified
 1711              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1712 0516 93FAA3F3 		rbit r3, r3
 1713              	@ 0 "" 2
 1714              	.LVL126:
 1715              		.loc 2 544 3 view .LVU510
 1716              		.loc 2 544 3 is_stmt 0 view .LVU511
 1717              		.thumb
 1718              		.syntax unified
 1719              	.LBE248:
 1720              	.LBE247:
 598:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 1721              		.loc 1 598 9 view .LVU512
 1722 051a B3FA83F3 		clz	r3, r3
 1723 051e 03F18453 		add	r3, r3, #276824064
 1724 0522 03F58413 		add	r3, r3, #1081344
 1725 0526 9B00     		lsls	r3, r3, #2
 1726 0528 0022     		movs	r2, #0
 1727 052a 1A60     		str	r2, [r3]
 601:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 1728              		.loc 1 601 9 is_stmt 1 view .LVU513
 601:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 1729              		.loc 1 601 21 is_stmt 0 view .LVU514
 1730 052c FFF7FEFF 		bl	HAL_GetTick
 1731              	.LVL127:
 1732 0530 0546     		mov	r5, r0
 1733              	.LVL128:
 604:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1734              		.loc 1 604 9 is_stmt 1 view .LVU515
 1735              	.L81:
 604:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1736              		.loc 1 604 14 view .LVU516
 1737              	.LBB249:
 1738              	.LBI249:
ARM GAS  /tmp/ccJ0VMrG.s 			page 57


 526:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1739              		.loc 2 526 57 view .LVU517
 1740              	.LBB250:
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1741              		.loc 2 528 3 view .LVU518
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1742              		.loc 2 531 4 view .LVU519
 1743 0532 4FF00073 		mov	r3, #33554432
 1744              		.syntax unified
 1745              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1746 0536 93FAA3F3 		rbit r3, r3
 1747              	@ 0 "" 2
 1748              		.loc 2 544 3 view .LVU520
 1749              	.LVL129:
 1750              		.loc 2 544 3 is_stmt 0 view .LVU521
 1751              		.thumb
 1752              		.syntax unified
 1753              	.LBE250:
 1754              	.LBE249:
 604:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1755              		.loc 1 604 15 view .LVU522
 1756 053a 314B     		ldr	r3, .L131
 1757 053c 1968     		ldr	r1, [r3]
 1758              	.LVL130:
 1759              	.LBB251:
 1760              	.LBI251:
 526:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1761              		.loc 2 526 57 is_stmt 1 view .LVU523
 1762              	.LBB252:
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1763              		.loc 2 528 3 view .LVU524
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1764              		.loc 2 531 4 view .LVU525
 1765 053e 4FF00073 		mov	r3, #33554432
 1766              		.syntax unified
 1767              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1768 0542 93FAA3F3 		rbit r3, r3
 1769              	@ 0 "" 2
 1770              	.LVL131:
 1771              		.loc 2 544 3 view .LVU526
 1772              		.loc 2 544 3 is_stmt 0 view .LVU527
 1773              		.thumb
 1774              		.syntax unified
 1775              	.LBE252:
 1776              	.LBE251:
 604:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1777              		.loc 1 604 15 view .LVU528
 1778 0546 B3FA83F3 		clz	r3, r3
 1779 054a 03F01F03 		and	r3, r3, #31
 1780 054e 0122     		movs	r2, #1
 1781 0550 02FA03F3 		lsl	r3, r2, r3
 604:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1782              		.loc 1 604 14 view .LVU529
 1783 0554 1942     		tst	r1, r3
 1784 0556 06D0     		beq	.L127
 606:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 1785              		.loc 1 606 11 is_stmt 1 view .LVU530
ARM GAS  /tmp/ccJ0VMrG.s 			page 58


 606:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 1786              		.loc 1 606 15 is_stmt 0 view .LVU531
 1787 0558 FFF7FEFF 		bl	HAL_GetTick
 1788              	.LVL132:
 606:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 1789              		.loc 1 606 29 view .LVU532
 1790 055c 401B     		subs	r0, r0, r5
 606:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 1791              		.loc 1 606 13 view .LVU533
 1792 055e 0228     		cmp	r0, #2
 1793 0560 E7D9     		bls	.L81
 608:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 1794              		.loc 1 608 20 view .LVU534
 1795 0562 0320     		movs	r0, #3
 1796 0564 47E0     		b	.L21
 1797              	.L127:
 614:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PREDIV,
 1798              		.loc 1 614 9 is_stmt 1 view .LVU535
 614:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PREDIV,
 1799              		.loc 1 614 9 view .LVU536
 1800 0566 264A     		ldr	r2, .L131
 1801 0568 D36A     		ldr	r3, [r2, #44]
 1802 056a 23F00F03 		bic	r3, r3, #15
 1803 056e 616A     		ldr	r1, [r4, #36]
 1804 0570 0B43     		orrs	r3, r3, r1
 1805 0572 D362     		str	r3, [r2, #44]
 614:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PREDIV,
 1806              		.loc 1 614 9 view .LVU537
 1807 0574 5368     		ldr	r3, [r2, #4]
 1808 0576 23F47613 		bic	r3, r3, #4030464
 1809 057a 216A     		ldr	r1, [r4, #32]
 1810 057c E069     		ldr	r0, [r4, #28]
 1811 057e 0143     		orrs	r1, r1, r0
 1812 0580 0B43     		orrs	r3, r3, r1
 1813 0582 5360     		str	r3, [r2, #4]
 614:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PREDIV,
 1814              		.loc 1 614 9 view .LVU538
 623:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 1815              		.loc 1 623 9 view .LVU539
 1816              	.LVL133:
 1817              	.LBB253:
 1818              	.LBI253:
 526:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1819              		.loc 2 526 57 view .LVU540
 1820              	.LBB254:
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1821              		.loc 2 528 3 view .LVU541
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1822              		.loc 2 531 4 view .LVU542
 1823 0584 4FF08073 		mov	r3, #16777216
 1824              		.syntax unified
 1825              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1826 0588 93FAA3F3 		rbit r3, r3
 1827              	@ 0 "" 2
 1828              	.LVL134:
 1829              		.loc 2 544 3 view .LVU543
 1830              		.loc 2 544 3 is_stmt 0 view .LVU544
ARM GAS  /tmp/ccJ0VMrG.s 			page 59


 1831              		.thumb
 1832              		.syntax unified
 1833              	.LBE254:
 1834              	.LBE253:
 623:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 1835              		.loc 1 623 9 view .LVU545
 1836 058c B3FA83F3 		clz	r3, r3
 1837 0590 03F18453 		add	r3, r3, #276824064
 1838 0594 03F58413 		add	r3, r3, #1081344
 1839 0598 9B00     		lsls	r3, r3, #2
 1840 059a 0122     		movs	r2, #1
 1841 059c 1A60     		str	r2, [r3]
 626:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 1842              		.loc 1 626 9 is_stmt 1 view .LVU546
 626:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 1843              		.loc 1 626 21 is_stmt 0 view .LVU547
 1844 059e FFF7FEFF 		bl	HAL_GetTick
 1845              	.LVL135:
 1846 05a2 0446     		mov	r4, r0
 1847              	.LVL136:
 629:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1848              		.loc 1 629 9 is_stmt 1 view .LVU548
 1849              	.L85:
 629:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1850              		.loc 1 629 14 view .LVU549
 1851              	.LBB255:
 1852              	.LBI255:
 526:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1853              		.loc 2 526 57 view .LVU550
 1854              	.LBB256:
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1855              		.loc 2 528 3 view .LVU551
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1856              		.loc 2 531 4 view .LVU552
 1857 05a4 4FF00073 		mov	r3, #33554432
 1858              		.syntax unified
 1859              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1860 05a8 93FAA3F3 		rbit r3, r3
 1861              	@ 0 "" 2
 1862              		.loc 2 544 3 view .LVU553
 1863              	.LVL137:
 1864              		.loc 2 544 3 is_stmt 0 view .LVU554
 1865              		.thumb
 1866              		.syntax unified
 1867              	.LBE256:
 1868              	.LBE255:
 629:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1869              		.loc 1 629 15 view .LVU555
 1870 05ac 144B     		ldr	r3, .L131
 1871 05ae 1968     		ldr	r1, [r3]
 1872              	.LVL138:
 1873              	.LBB257:
 1874              	.LBI257:
 526:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1875              		.loc 2 526 57 is_stmt 1 view .LVU556
 1876              	.LBB258:
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccJ0VMrG.s 			page 60


 1877              		.loc 2 528 3 view .LVU557
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1878              		.loc 2 531 4 view .LVU558
 1879 05b0 4FF00073 		mov	r3, #33554432
 1880              		.syntax unified
 1881              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1882 05b4 93FAA3F3 		rbit r3, r3
 1883              	@ 0 "" 2
 1884              	.LVL139:
 1885              		.loc 2 544 3 view .LVU559
 1886              		.loc 2 544 3 is_stmt 0 view .LVU560
 1887              		.thumb
 1888              		.syntax unified
 1889              	.LBE258:
 1890              	.LBE257:
 629:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1891              		.loc 1 629 15 view .LVU561
 1892 05b8 B3FA83F3 		clz	r3, r3
 1893 05bc 03F01F03 		and	r3, r3, #31
 1894 05c0 0122     		movs	r2, #1
 1895 05c2 02FA03F3 		lsl	r3, r2, r3
 629:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1896              		.loc 1 629 14 view .LVU562
 1897 05c6 1942     		tst	r1, r3
 1898 05c8 06D1     		bne	.L128
 631:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 1899              		.loc 1 631 11 is_stmt 1 view .LVU563
 631:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 1900              		.loc 1 631 15 is_stmt 0 view .LVU564
 1901 05ca FFF7FEFF 		bl	HAL_GetTick
 1902              	.LVL140:
 631:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 1903              		.loc 1 631 29 view .LVU565
 1904 05ce 001B     		subs	r0, r0, r4
 631:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 1905              		.loc 1 631 13 view .LVU566
 1906 05d0 0228     		cmp	r0, #2
 1907 05d2 E7D9     		bls	.L85
 633:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 1908              		.loc 1 633 20 view .LVU567
 1909 05d4 0320     		movs	r0, #3
 1910 05d6 0EE0     		b	.L21
 1911              	.L128:
 651:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 652:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 653:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 654:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 655:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else
 656:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 657:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       return HAL_ERROR;
 658:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 659:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 660:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 661:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   return HAL_OK;
 1912              		.loc 1 661 10 view .LVU568
 1913 05d8 0020     		movs	r0, #0
 1914 05da 0CE0     		b	.L21
ARM GAS  /tmp/ccJ0VMrG.s 			page 61


 1915              	.L126:
 1916              		.loc 1 661 10 view .LVU569
 1917 05dc 0020     		movs	r0, #0
 1918 05de 0AE0     		b	.L21
 1919              	.LVL141:
 1920              	.L93:
 1921              	.LCFI3:
 1922              		.cfi_def_cfa_offset 0
 1923              		.cfi_restore 4
 1924              		.cfi_restore 5
 1925              		.cfi_restore 6
 1926              		.cfi_restore 14
 339:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 1927              		.loc 1 339 12 view .LVU570
 1928 05e0 0120     		movs	r0, #1
 1929              	.LVL142:
 662:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 1930              		.loc 1 662 1 view .LVU571
 1931 05e2 7047     		bx	lr
 1932              	.LVL143:
 1933              	.L117:
 1934              	.LCFI4:
 1935              		.cfi_def_cfa_offset 24
 1936              		.cfi_offset 4, -16
 1937              		.cfi_offset 5, -12
 1938              		.cfi_offset 6, -8
 1939              		.cfi_offset 14, -4
 357:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 1940              		.loc 1 357 16 view .LVU572
 1941 05e4 0120     		movs	r0, #1
 1942              	.LVL144:
 357:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 1943              		.loc 1 357 16 view .LVU573
 1944 05e6 06E0     		b	.L21
 1945              	.L97:
 415:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 1946              		.loc 1 415 16 view .LVU574
 1947 05e8 0120     		movs	r0, #1
 1948 05ea 04E0     		b	.L21
 1949              	.LVL145:
 1950              	.L104:
 1951              	.LBB259:
 554:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 1952              		.loc 1 554 18 view .LVU575
 1953 05ec 0320     		movs	r0, #3
 1954 05ee 02E0     		b	.L21
 1955              	.L105:
 568:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 1956              		.loc 1 568 18 view .LVU576
 1957 05f0 0320     		movs	r0, #3
 1958 05f2 00E0     		b	.L21
 1959              	.LVL146:
 1960              	.L106:
 568:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 1961              		.loc 1 568 18 view .LVU577
 1962              	.LBE259:
 661:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
ARM GAS  /tmp/ccJ0VMrG.s 			page 62


 1963              		.loc 1 661 10 view .LVU578
 1964 05f4 0020     		movs	r0, #0
 1965              	.LVL147:
 1966              	.L21:
 1967              		.loc 1 662 1 view .LVU579
 1968 05f6 02B0     		add	sp, sp, #8
 1969              	.LCFI5:
 1970              		.cfi_remember_state
 1971              		.cfi_def_cfa_offset 16
 1972              		@ sp needed
 1973 05f8 70BD     		pop	{r4, r5, r6, pc}
 1974              	.LVL148:
 1975              	.L107:
 1976              	.LCFI6:
 1977              		.cfi_restore_state
 657:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 1978              		.loc 1 657 14 view .LVU580
 1979 05fa 0120     		movs	r0, #1
 1980 05fc FBE7     		b	.L21
 1981              	.L132:
 1982 05fe 00BF     		.align	2
 1983              	.L131:
 1984 0600 00100240 		.word	1073876992
 1985 0604 00700040 		.word	1073770496
 1986              		.cfi_endproc
 1987              	.LFE127:
 1989              		.section	.text.HAL_RCC_MCOConfig,"ax",%progbits
 1990              		.align	1
 1991              		.global	HAL_RCC_MCOConfig
 1992              		.syntax unified
 1993              		.thumb
 1994              		.thumb_func
 1995              		.fpu fpv4-sp-d16
 1997              	HAL_RCC_MCOConfig:
 1998              	.LVL149:
 1999              	.LFB129:
 663:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 664:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 665:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Initializes the CPU, AHB and APB buses clocks according to the specified 
 666:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         parameters in the RCC_ClkInitStruct.
 667:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_ClkInitStruct pointer to an RCC_OscInitTypeDef structure that
 668:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         contains the configuration information for the RCC peripheral.
 669:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  FLatency FLASH Latency                   
 670:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          The value of this parameter depend on device used within the same series
 671:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
 672:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         and updated by @ref HAL_RCC_GetHCLKFreq() function called within this function
 673:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *
 674:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The HSI is used (enabled by hardware) as system clock source after
 675:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         start-up from Reset, wake-up from STOP and STANDBY mode, or in case
 676:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         of failure of the HSE used directly or indirectly as system clock
 677:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         (if the Clock Security System CSS is enabled).
 678:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           
 679:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   A switch from one clock source to another occurs only if the target
 680:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         clock source is ready (clock stable after start-up delay or PLL locked). 
 681:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         If a clock source which is not yet ready is selected, the switch will
 682:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         occur when the clock source will be ready. 
 683:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
ARM GAS  /tmp/ccJ0VMrG.s 			page 63


 684:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         currently used as system clock source.
 685:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval HAL status
 686:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 687:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
 688:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 689:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t tickstart = 0U;
 690:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 691:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check Null pointer */
 692:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(RCC_ClkInitStruct == NULL)
 693:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 694:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     return HAL_ERROR;
 695:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 696:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 697:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check the parameters */
 698:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 699:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_FLASH_LATENCY(FLatency));
 700:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 701:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
 702:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   must be correctly programmed according to the frequency of the CPU clock 
 703:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     (HCLK) of the device. */
 704:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 705:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Increasing the number of wait states because of higher CPU frequency */
 706:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(FLatency > __HAL_FLASH_GET_LATENCY())
 707:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 708:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 709:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     __HAL_FLASH_SET_LATENCY(FLatency);
 710:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 711:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check that the new number of wait states is taken into account to access the Flash
 712:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     memory by reading the FLASH_ACR register */
 713:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(__HAL_FLASH_GET_LATENCY() != FLatency)
 714:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 715:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       return HAL_ERROR;
 716:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 717:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 718:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 719:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*-------------------------- HCLK Configuration --------------------------*/
 720:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 721:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 722:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 723:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 724:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 725:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 726:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*------------------------- SYSCLK Configuration ---------------------------*/ 
 727:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 728:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 729:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 730:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 731:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* HSE is selected as System Clock Source */
 732:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 733:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 734:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Check the HSE ready flag */  
 735:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 736:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 737:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         return HAL_ERROR;
 738:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 739:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 740:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* PLL is selected as System Clock Source */
ARM GAS  /tmp/ccJ0VMrG.s 			page 64


 741:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 742:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 743:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Check the PLL ready flag */  
 744:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 745:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 746:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         return HAL_ERROR;
 747:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 748:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 749:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* HSI is selected as System Clock Source */
 750:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else
 751:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 752:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Check the HSI ready flag */  
 753:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 754:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 755:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         return HAL_ERROR;
 756:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 757:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 758:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 759:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 760:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 761:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Get Start Tick */
 762:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     tickstart = HAL_GetTick();
 763:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 764:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 765:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 766:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 767:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 768:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         return HAL_TIMEOUT;
 769:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 770:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 771:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 772:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Decreasing the number of wait states because of lower CPU frequency */
 773:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(FLatency < __HAL_FLASH_GET_LATENCY())
 774:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 775:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 776:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     __HAL_FLASH_SET_LATENCY(FLatency);
 777:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 778:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check that the new number of wait states is taken into account to access the Flash
 779:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     memory by reading the FLASH_ACR register */
 780:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(__HAL_FLASH_GET_LATENCY() != FLatency)
 781:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 782:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       return HAL_ERROR;
 783:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 784:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }    
 785:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 786:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*-------------------------- PCLK1 Configuration ---------------------------*/ 
 787:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 788:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 789:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 790:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 791:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 792:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 793:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*-------------------------- PCLK2 Configuration ---------------------------*/ 
 794:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 795:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 796:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 797:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
ARM GAS  /tmp/ccJ0VMrG.s 			page 65


 798:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 799:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****  
 800:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Update the SystemCoreClock global variable */
 801:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CF
 802:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 803:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Configure the source of time base considering new system clocks settings*/
 804:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   HAL_InitTick (TICK_INT_PRIORITY);
 805:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 806:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   return HAL_OK;
 807:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 808:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 809:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 810:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @}
 811:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 812:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 813:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions_Group2 Peripheral Control functions
 814:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *  @brief   RCC clocks control functions
 815:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *
 816:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   @verbatim   
 817:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ===============================================================================
 818:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                   ##### Peripheral Control functions #####
 819:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ===============================================================================  
 820:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..]
 821:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     This subsection provides a set of functions allowing to control the RCC Clocks 
 822:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     frequencies.
 823:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 824:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   @endverbatim
 825:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
 826:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 827:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 828:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_MCOPRE)
 829:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 830:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Selects the clock source to output on MCO pin.
 831:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   MCO pin should be configured in alternate function mode.
 832:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_MCOx specifies the output direction for the clock source.
 833:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 834:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1 Clock source to output on MCO1 pin(PA8).
 835:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_MCOSource specifies the clock source to output.
 836:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 837:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_NOCLOCK     No clock selected
 838:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_SYSCLK      System Clock selected as MCO clock
 839:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSI         HSI selected as MCO clock
 840:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSE         HSE selected as MCO clock
 841:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_LSI         LSI selected as MCO clock
 842:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_LSE         LSE selected as MCO clock
 843:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_PLLCLK      PLLCLK selected as MCO clock
 844:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_PLLCLK_DIV2 PLLCLK Divided by 2 selected as MCO clock
 845:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_MCODiv specifies the MCO DIV.
 846:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 847:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_1   no division applied to MCO clock
 848:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_2   division by 2 applied to MCO clock
 849:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_4   division by 4 applied to MCO clock
 850:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_8   division by 8 applied to MCO clock
 851:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_16  division by 16 applied to MCO clock
 852:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_32  division by 32 applied to MCO clock
 853:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_64  division by 64 applied to MCO clock
 854:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_128 division by 128 applied to MCO clock
ARM GAS  /tmp/ccJ0VMrG.s 			page 66


 855:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
 856:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 857:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #else
 858:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 859:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Selects the clock source to output on MCO pin.
 860:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   MCO pin should be configured in alternate function mode.
 861:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_MCOx specifies the output direction for the clock source.
 862:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 863:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1 Clock source to output on MCO1 pin(PA8).
 864:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_MCOSource specifies the clock source to output.
 865:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 866:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_NOCLOCK     No clock selected as MCO clock
 867:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_SYSCLK      System clock selected as MCO clock
 868:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSI         HSI selected as MCO clock
 869:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSE         HSE selected as MCO clock
 870:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_LSI         LSI selected as MCO clock
 871:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_LSE         LSE selected as MCO clock
 872:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_PLLCLK_DIV2 PLLCLK Divided by 2 selected as MCO clock
 873:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_MCODiv specifies the MCO DIV.
 874:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 875:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_1 no division applied to MCO clock
 876:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
 877:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 878:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif
 879:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
 880:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 2000              		.loc 1 880 1 is_stmt 1 view -0
 2001              		.cfi_startproc
 2002              		@ args = 0, pretend = 0, frame = 24
 2003              		@ frame_needed = 0, uses_anonymous_args = 0
 2004              		.loc 1 880 1 is_stmt 0 view .LVU582
 2005 0000 70B5     		push	{r4, r5, r6, lr}
 2006              	.LCFI7:
 2007              		.cfi_def_cfa_offset 16
 2008              		.cfi_offset 4, -16
 2009              		.cfi_offset 5, -12
 2010              		.cfi_offset 6, -8
 2011              		.cfi_offset 14, -4
 2012 0002 86B0     		sub	sp, sp, #24
 2013              	.LCFI8:
 2014              		.cfi_def_cfa_offset 40
 2015 0004 0D46     		mov	r5, r1
 2016 0006 1646     		mov	r6, r2
 881:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   GPIO_InitTypeDef gpio;
 2017              		.loc 1 881 3 is_stmt 1 view .LVU583
 882:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 883:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check the parameters */
 884:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_RCC_MCO(RCC_MCOx));
 2018              		.loc 1 884 3 view .LVU584
 885:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_RCC_MCODIV(RCC_MCODiv));
 2019              		.loc 1 885 3 view .LVU585
 886:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));
 2020              		.loc 1 886 3 view .LVU586
 887:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 888:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Configure the MCO1 pin in alternate function mode */
 889:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   gpio.Mode      = GPIO_MODE_AF_PP;
 2021              		.loc 1 889 3 view .LVU587
ARM GAS  /tmp/ccJ0VMrG.s 			page 67


 2022              		.loc 1 889 18 is_stmt 0 view .LVU588
 2023 0008 0223     		movs	r3, #2
 2024 000a 0293     		str	r3, [sp, #8]
 890:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   gpio.Speed     = GPIO_SPEED_FREQ_HIGH;
 2025              		.loc 1 890 3 is_stmt 1 view .LVU589
 2026              		.loc 1 890 18 is_stmt 0 view .LVU590
 2027 000c 0323     		movs	r3, #3
 2028 000e 0493     		str	r3, [sp, #16]
 891:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   gpio.Pull      = GPIO_NOPULL;
 2029              		.loc 1 891 3 is_stmt 1 view .LVU591
 2030              		.loc 1 891 18 is_stmt 0 view .LVU592
 2031 0010 0023     		movs	r3, #0
 2032 0012 0393     		str	r3, [sp, #12]
 892:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   gpio.Pin       = MCO1_PIN;
 2033              		.loc 1 892 3 is_stmt 1 view .LVU593
 2034              		.loc 1 892 18 is_stmt 0 view .LVU594
 2035 0014 4FF48072 		mov	r2, #256
 2036              	.LVL150:
 2037              		.loc 1 892 18 view .LVU595
 2038 0018 0192     		str	r2, [sp, #4]
 893:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   gpio.Alternate = GPIO_AF0_MCO;
 2039              		.loc 1 893 3 is_stmt 1 view .LVU596
 2040              		.loc 1 893 18 is_stmt 0 view .LVU597
 2041 001a 0593     		str	r3, [sp, #20]
 894:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 895:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* MCO1 Clock Enable */
 896:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   MCO1_CLK_ENABLE();
 2042              		.loc 1 896 3 is_stmt 1 view .LVU598
 2043              	.LBB260:
 2044              		.loc 1 896 3 view .LVU599
 2045              		.loc 1 896 3 view .LVU600
 2046 001c 0B4C     		ldr	r4, .L135
 2047 001e 6369     		ldr	r3, [r4, #20]
 2048 0020 43F40033 		orr	r3, r3, #131072
 2049 0024 6361     		str	r3, [r4, #20]
 2050              		.loc 1 896 3 view .LVU601
 2051 0026 6369     		ldr	r3, [r4, #20]
 2052 0028 03F40033 		and	r3, r3, #131072
 2053 002c 0093     		str	r3, [sp]
 2054              		.loc 1 896 3 view .LVU602
 2055 002e 009B     		ldr	r3, [sp]
 2056              	.LBE260:
 2057              		.loc 1 896 3 view .LVU603
 897:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 898:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   HAL_GPIO_Init(MCO1_GPIO_PORT, &gpio);
 2058              		.loc 1 898 3 view .LVU604
 2059 0030 01A9     		add	r1, sp, #4
 2060              	.LVL151:
 2061              		.loc 1 898 3 is_stmt 0 view .LVU605
 2062 0032 4FF09040 		mov	r0, #1207959552
 2063              	.LVL152:
 2064              		.loc 1 898 3 view .LVU606
 2065 0036 FFF7FEFF 		bl	HAL_GPIO_Init
 2066              	.LVL153:
 899:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 900:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Configure the MCO clock source */
 901:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   __HAL_RCC_MCO1_CONFIG(RCC_MCOSource, RCC_MCODiv);
ARM GAS  /tmp/ccJ0VMrG.s 			page 68


 2067              		.loc 1 901 3 is_stmt 1 view .LVU607
 2068 003a 6368     		ldr	r3, [r4, #4]
 2069 003c 23F0EE43 		bic	r3, r3, #1996488704
 2070 0040 45EA0602 		orr	r2, r5, r6
 2071 0044 1A43     		orrs	r2, r2, r3
 2072 0046 6260     		str	r2, [r4, #4]
 902:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 2073              		.loc 1 902 1 is_stmt 0 view .LVU608
 2074 0048 06B0     		add	sp, sp, #24
 2075              	.LCFI9:
 2076              		.cfi_def_cfa_offset 16
 2077              		@ sp needed
 2078 004a 70BD     		pop	{r4, r5, r6, pc}
 2079              	.LVL154:
 2080              	.L136:
 2081              		.loc 1 902 1 view .LVU609
 2082              		.align	2
 2083              	.L135:
 2084 004c 00100240 		.word	1073876992
 2085              		.cfi_endproc
 2086              	.LFE129:
 2088              		.section	.text.HAL_RCC_EnableCSS,"ax",%progbits
 2089              		.align	1
 2090              		.global	HAL_RCC_EnableCSS
 2091              		.syntax unified
 2092              		.thumb
 2093              		.thumb_func
 2094              		.fpu fpv4-sp-d16
 2096              	HAL_RCC_EnableCSS:
 2097              	.LFB130:
 903:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 904:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 905:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Enables the Clock Security System.
 906:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   If a failure is detected on the HSE oscillator clock, this oscillator
 907:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         is automatically disabled and an interrupt is generated to inform the
 908:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         software about the failure (Clock Security System Interrupt, CSSI),
 909:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         allowing the MCU to perform rescue operations. The CSSI is linked to 
 910:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.  
 911:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
 912:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 913:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** void HAL_RCC_EnableCSS(void)
 914:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 2098              		.loc 1 914 1 is_stmt 1 view -0
 2099              		.cfi_startproc
 2100              		@ args = 0, pretend = 0, frame = 0
 2101              		@ frame_needed = 0, uses_anonymous_args = 0
 2102              		@ link register save eliminated.
 915:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 2103              		.loc 1 915 3 view .LVU611
 2104              	.LVL155:
 2105              	.LBB261:
 2106              	.LBI261:
 526:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2107              		.loc 2 526 57 view .LVU612
 2108              	.LBB262:
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2109              		.loc 2 528 3 view .LVU613
ARM GAS  /tmp/ccJ0VMrG.s 			page 69


 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2110              		.loc 2 531 4 view .LVU614
 2111 0000 4FF40023 		mov	r3, #524288
 2112              		.syntax unified
 2113              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2114 0004 93FAA3F3 		rbit r3, r3
 2115              	@ 0 "" 2
 2116              	.LVL156:
 2117              		.loc 2 544 3 view .LVU615
 2118              		.loc 2 544 3 is_stmt 0 view .LVU616
 2119              		.thumb
 2120              		.syntax unified
 2121              	.LBE262:
 2122              	.LBE261:
 2123              		.loc 1 915 22 view .LVU617
 2124 0008 B3FA83F3 		clz	r3, r3
 2125 000c 03F18453 		add	r3, r3, #276824064
 2126 0010 03F58413 		add	r3, r3, #1081344
 2127 0014 9B00     		lsls	r3, r3, #2
 2128              		.loc 1 915 38 view .LVU618
 2129 0016 0122     		movs	r2, #1
 2130 0018 1A60     		str	r2, [r3]
 916:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 2131              		.loc 1 916 1 view .LVU619
 2132 001a 7047     		bx	lr
 2133              		.cfi_endproc
 2134              	.LFE130:
 2136              		.section	.text.HAL_RCC_DisableCSS,"ax",%progbits
 2137              		.align	1
 2138              		.global	HAL_RCC_DisableCSS
 2139              		.syntax unified
 2140              		.thumb
 2141              		.thumb_func
 2142              		.fpu fpv4-sp-d16
 2144              	HAL_RCC_DisableCSS:
 2145              	.LFB131:
 917:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 918:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 919:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Disables the Clock Security System.
 920:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
 921:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 922:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** void HAL_RCC_DisableCSS(void)
 923:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 2146              		.loc 1 923 1 is_stmt 1 view -0
 2147              		.cfi_startproc
 2148              		@ args = 0, pretend = 0, frame = 0
 2149              		@ frame_needed = 0, uses_anonymous_args = 0
 2150              		@ link register save eliminated.
 924:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)DISABLE;
 2151              		.loc 1 924 3 view .LVU621
 2152              	.LVL157:
 2153              	.LBB263:
 2154              	.LBI263:
 526:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2155              		.loc 2 526 57 view .LVU622
 2156              	.LBB264:
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccJ0VMrG.s 			page 70


 2157              		.loc 2 528 3 view .LVU623
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2158              		.loc 2 531 4 view .LVU624
 2159 0000 4FF40023 		mov	r3, #524288
 2160              		.syntax unified
 2161              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2162 0004 93FAA3F3 		rbit r3, r3
 2163              	@ 0 "" 2
 2164              	.LVL158:
 2165              		.loc 2 544 3 view .LVU625
 2166              		.loc 2 544 3 is_stmt 0 view .LVU626
 2167              		.thumb
 2168              		.syntax unified
 2169              	.LBE264:
 2170              	.LBE263:
 2171              		.loc 1 924 22 view .LVU627
 2172 0008 B3FA83F3 		clz	r3, r3
 2173 000c 03F18453 		add	r3, r3, #276824064
 2174 0010 03F58413 		add	r3, r3, #1081344
 2175 0014 9B00     		lsls	r3, r3, #2
 2176              		.loc 1 924 38 view .LVU628
 2177 0016 0022     		movs	r2, #0
 2178 0018 1A60     		str	r2, [r3]
 925:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 2179              		.loc 1 925 1 view .LVU629
 2180 001a 7047     		bx	lr
 2181              		.cfi_endproc
 2182              	.LFE131:
 2184              		.section	.text.HAL_RCC_GetSysClockFreq,"ax",%progbits
 2185              		.align	1
 2186              		.global	HAL_RCC_GetSysClockFreq
 2187              		.syntax unified
 2188              		.thumb
 2189              		.thumb_func
 2190              		.fpu fpv4-sp-d16
 2192              	HAL_RCC_GetSysClockFreq:
 2193              	.LFB132:
 926:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 927:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 928:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Returns the SYSCLK frequency     
 929:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The system frequency computed by this function is not the real 
 930:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         frequency in the chip. It is calculated based on the predefined 
 931:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         constant and the selected clock source:
 932:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note     If SYSCLK source is HSI, function returns values based on HSI_VALUE(*)
 933:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note     If SYSCLK source is HSE, function returns a value based on HSE_VALUE
 934:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           divided by PREDIV factor(**)
 935:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note     If SYSCLK source is PLL, function returns a value based on HSE_VALUE
 936:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           divided by PREDIV factor(**) or HSI_VALUE(*) multiplied by the PLL factor.
 937:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note     (*) HSI_VALUE is a constant defined in stm32f3xx_hal_conf.h file (default value
 938:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *               8 MHz) but the real value may vary depending on the variations
 939:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *               in voltage and temperature.
 940:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note     (**) HSE_VALUE is a constant defined in stm32f3xx_hal_conf.h file (default value
 941:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *                8 MHz), user has to ensure that HSE_VALUE is same as the real
 942:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *                frequency of the crystal used. Otherwise, this function may
 943:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *                have wrong result.
 944:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *                  
 945:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The result of this function could be not correct when using fractional
ARM GAS  /tmp/ccJ0VMrG.s 			page 71


 946:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         value for HSE crystal.
 947:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           
 948:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   This function can be used by the user application to compute the 
 949:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         baud-rate for the communication peripherals or configure other parameters.
 950:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           
 951:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   Each time SYSCLK changes, this function must be called to update the
 952:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         right SYSCLK value. Otherwise, any configuration based on this function will be incorre
 953:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         
 954:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval SYSCLK frequency
 955:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 956:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** uint32_t HAL_RCC_GetSysClockFreq(void)
 957:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 2194              		.loc 1 957 1 is_stmt 1 view -0
 2195              		.cfi_startproc
 2196              		@ args = 0, pretend = 0, frame = 0
 2197              		@ frame_needed = 0, uses_anonymous_args = 0
 2198              		@ link register save eliminated.
 958:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 2199              		.loc 1 958 3 view .LVU631
 2200              	.LVL159:
 959:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t sysclockfreq = 0U;
 2201              		.loc 1 959 3 view .LVU632
 960:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 961:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   tmpreg = RCC->CFGR;
 2202              		.loc 1 961 3 view .LVU633
 2203              		.loc 1 961 10 is_stmt 0 view .LVU634
 2204 0000 174B     		ldr	r3, .L144
 2205 0002 5B68     		ldr	r3, [r3, #4]
 2206              	.LVL160:
 962:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 963:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 964:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   switch (tmpreg & RCC_CFGR_SWS)
 2207              		.loc 1 964 3 is_stmt 1 view .LVU635
 2208              		.loc 1 964 18 is_stmt 0 view .LVU636
 2209 0004 03F00C02 		and	r2, r3, #12
 2210              		.loc 1 964 3 view .LVU637
 2211 0008 082A     		cmp	r2, #8
 2212 000a 01D0     		beq	.L143
 965:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 966:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
 967:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 968:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       sysclockfreq = HSE_VALUE;
 2213              		.loc 1 968 20 view .LVU638
 2214 000c 1548     		ldr	r0, .L144+4
 2215              	.LVL161:
 969:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       break;
 970:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 971:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
 972:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 973:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLL
 974:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFG
 975:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
 976:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 977:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 978:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
 979:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         pllclk = (HSE_VALUE / prediv) * pllmul;
 980:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
ARM GAS  /tmp/ccJ0VMrG.s 			page 72


 981:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       else
 982:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 983:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
 984:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         pllclk = (HSI_VALUE >> 1U) * pllmul;
 985:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 986:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #else
 987:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 988:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 989:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
 990:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         pllclk = (HSE_VALUE / prediv) * pllmul;
 991:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 992:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       else
 993:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 994:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
 995:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         pllclk = (HSI_VALUE / prediv) * pllmul;
 996:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 997:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
 998:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       sysclockfreq = pllclk;
 999:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       break;
1000:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
1001:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
1002:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     default: /* HSI used as system clock */
1003:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
1004:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       sysclockfreq = HSI_VALUE;
1005:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       break;
1006:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
1007:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1008:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   return sysclockfreq;
 2216              		.loc 1 1008 3 is_stmt 1 view .LVU639
1009:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 2217              		.loc 1 1009 1 is_stmt 0 view .LVU640
 2218 000e 7047     		bx	lr
 2219              	.LVL162:
 2220              	.L143:
 973:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFG
 2221              		.loc 1 973 7 is_stmt 1 view .LVU641
 973:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFG
 2222              		.loc 1 973 35 is_stmt 0 view .LVU642
 2223 0010 03F47011 		and	r1, r3, #3932160
 2224              	.LVL163:
 2225              	.LBB265:
 2226              	.LBI265:
 526:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2227              		.loc 2 526 57 is_stmt 1 view .LVU643
 2228              	.LBB266:
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2229              		.loc 2 528 3 view .LVU644
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2230              		.loc 2 531 4 view .LVU645
 2231 0014 4FF47012 		mov	r2, #3932160
 2232              		.syntax unified
 2233              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2234 0018 92FAA2F2 		rbit r2, r2
 2235              	@ 0 "" 2
 2236              	.LVL164:
 2237              		.loc 2 544 3 view .LVU646
 2238              		.loc 2 544 3 is_stmt 0 view .LVU647
ARM GAS  /tmp/ccJ0VMrG.s 			page 73


 2239              		.thumb
 2240              		.syntax unified
 2241              	.LBE266:
 2242              	.LBE265:
 973:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFG
 2243              		.loc 1 973 75 view .LVU648
 2244 001c B2FA82F2 		clz	r2, r2
 973:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFG
 2245              		.loc 1 973 72 view .LVU649
 2246 0020 21FA02F2 		lsr	r2, r1, r2
 973:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFG
 2247              		.loc 1 973 34 view .LVU650
 2248 0024 1049     		ldr	r1, .L144+8
 2249 0026 885C     		ldrb	r0, [r1, r2]	@ zero_extendqisi2
 2250              	.LVL165:
 974:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
 2251              		.loc 1 974 7 is_stmt 1 view .LVU651
 974:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
 2252              		.loc 1 974 49 is_stmt 0 view .LVU652
 2253 0028 0D4A     		ldr	r2, .L144
 2254 002a D26A     		ldr	r2, [r2, #44]
 974:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
 2255              		.loc 1 974 35 view .LVU653
 2256 002c 02F00F02 		and	r2, r2, #15
 2257              	.LVL166:
 2258              	.LBB267:
 2259              	.LBI267:
 526:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2260              		.loc 2 526 57 is_stmt 1 view .LVU654
 2261              	.LBB268:
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2262              		.loc 2 528 3 view .LVU655
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2263              		.loc 2 531 4 view .LVU656
 2264 0030 0F21     		movs	r1, #15
 2265              		.syntax unified
 2266              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2267 0032 91FAA1F1 		rbit r1, r1
 2268              	@ 0 "" 2
 2269              	.LVL167:
 2270              		.loc 2 544 3 view .LVU657
 2271              		.loc 2 544 3 is_stmt 0 view .LVU658
 2272              		.thumb
 2273              		.syntax unified
 2274              	.LBE268:
 2275              	.LBE267:
 974:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
 2276              		.loc 1 974 80 view .LVU659
 2277 0036 B1FA81F1 		clz	r1, r1
 974:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
 2278              		.loc 1 974 77 view .LVU660
 2279 003a CA40     		lsrs	r2, r2, r1
 974:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
 2280              		.loc 1 974 34 view .LVU661
 2281 003c 0B49     		ldr	r1, .L144+12
 2282 003e 8A5C     		ldrb	r2, [r1, r2]	@ zero_extendqisi2
 2283              	.LVL168:
ARM GAS  /tmp/ccJ0VMrG.s 			page 74


 987:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2284              		.loc 1 987 7 is_stmt 1 view .LVU662
 987:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2285              		.loc 1 987 10 is_stmt 0 view .LVU663
 2286 0040 13F4803F 		tst	r3, #65536
 2287 0044 05D0     		beq	.L141
 990:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 2288              		.loc 1 990 9 is_stmt 1 view .LVU664
 990:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 2289              		.loc 1 990 29 is_stmt 0 view .LVU665
 2290 0046 074B     		ldr	r3, .L144+4
 2291              	.LVL169:
 990:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 2292              		.loc 1 990 29 view .LVU666
 2293 0048 B3FBF2F3 		udiv	r3, r3, r2
 990:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 2294              		.loc 1 990 16 view .LVU667
 2295 004c 00FB03F0 		mul	r0, r0, r3
 2296              	.LVL170:
 990:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 2297              		.loc 1 990 16 view .LVU668
 2298 0050 7047     		bx	lr
 2299              	.LVL171:
 2300              	.L141:
 995:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 2301              		.loc 1 995 9 is_stmt 1 view .LVU669
 995:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 2302              		.loc 1 995 29 is_stmt 0 view .LVU670
 2303 0052 044B     		ldr	r3, .L144+4
 2304              	.LVL172:
 995:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 2305              		.loc 1 995 29 view .LVU671
 2306 0054 B3FBF2F3 		udiv	r3, r3, r2
 995:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 2307              		.loc 1 995 16 view .LVU672
 2308 0058 00FB03F0 		mul	r0, r0, r3
 2309              	.LVL173:
 995:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 2310              		.loc 1 995 16 view .LVU673
 2311 005c 7047     		bx	lr
 2312              	.L145:
 2313 005e 00BF     		.align	2
 2314              	.L144:
 2315 0060 00100240 		.word	1073876992
 2316 0064 00127A00 		.word	8000000
 2317 0068 00000000 		.word	.LANCHOR0
 2318 006c 00000000 		.word	.LANCHOR1
 2319              		.cfi_endproc
 2320              	.LFE132:
 2322              		.section	.text.HAL_RCC_ClockConfig,"ax",%progbits
 2323              		.align	1
 2324              		.global	HAL_RCC_ClockConfig
 2325              		.syntax unified
 2326              		.thumb
 2327              		.thumb_func
 2328              		.fpu fpv4-sp-d16
 2330              	HAL_RCC_ClockConfig:
ARM GAS  /tmp/ccJ0VMrG.s 			page 75


 2331              	.LVL174:
 2332              	.LFB128:
 688:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t tickstart = 0U;
 2333              		.loc 1 688 1 is_stmt 1 view -0
 2334              		.cfi_startproc
 2335              		@ args = 0, pretend = 0, frame = 0
 2336              		@ frame_needed = 0, uses_anonymous_args = 0
 689:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2337              		.loc 1 689 3 view .LVU675
 692:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 2338              		.loc 1 692 3 view .LVU676
 692:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 2339              		.loc 1 692 5 is_stmt 0 view .LVU677
 2340 0000 0028     		cmp	r0, #0
 2341 0002 00F0BD80 		beq	.L165
 688:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t tickstart = 0U;
 2342              		.loc 1 688 1 view .LVU678
 2343 0006 70B5     		push	{r4, r5, r6, lr}
 2344              	.LCFI10:
 2345              		.cfi_def_cfa_offset 16
 2346              		.cfi_offset 4, -16
 2347              		.cfi_offset 5, -12
 2348              		.cfi_offset 6, -8
 2349              		.cfi_offset 14, -4
 2350 0008 0D46     		mov	r5, r1
 2351 000a 0446     		mov	r4, r0
 698:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_FLASH_LATENCY(FLatency));
 2352              		.loc 1 698 3 is_stmt 1 view .LVU679
 699:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2353              		.loc 1 699 3 view .LVU680
 706:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 2354              		.loc 1 706 3 view .LVU681
 706:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 2355              		.loc 1 706 17 is_stmt 0 view .LVU682
 2356 000c 604B     		ldr	r3, .L178
 2357 000e 1B68     		ldr	r3, [r3]
 2358 0010 03F00703 		and	r3, r3, #7
 706:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 2359              		.loc 1 706 5 view .LVU683
 2360 0014 8B42     		cmp	r3, r1
 2361 0016 0BD2     		bcs	.L148
 709:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 2362              		.loc 1 709 5 is_stmt 1 view .LVU684
 2363 0018 5D4A     		ldr	r2, .L178
 2364 001a 1368     		ldr	r3, [r2]
 2365 001c 23F00703 		bic	r3, r3, #7
 2366 0020 0B43     		orrs	r3, r3, r1
 2367 0022 1360     		str	r3, [r2]
 713:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2368              		.loc 1 713 5 view .LVU685
 713:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2369              		.loc 1 713 8 is_stmt 0 view .LVU686
 2370 0024 1368     		ldr	r3, [r2]
 2371 0026 03F00703 		and	r3, r3, #7
 713:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2372              		.loc 1 713 7 view .LVU687
 2373 002a 8B42     		cmp	r3, r1
ARM GAS  /tmp/ccJ0VMrG.s 			page 76


 2374 002c 40F0AA80 		bne	.L166
 2375              	.L148:
 720:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 2376              		.loc 1 720 3 is_stmt 1 view .LVU688
 720:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 2377              		.loc 1 720 25 is_stmt 0 view .LVU689
 2378 0030 2368     		ldr	r3, [r4]
 720:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 2379              		.loc 1 720 5 view .LVU690
 2380 0032 13F0020F 		tst	r3, #2
 2381 0036 06D0     		beq	.L149
 722:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 2382              		.loc 1 722 5 is_stmt 1 view .LVU691
 723:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 2383              		.loc 1 723 5 view .LVU692
 2384 0038 564A     		ldr	r2, .L178+4
 2385 003a 5368     		ldr	r3, [r2, #4]
 2386 003c 23F0F003 		bic	r3, r3, #240
 2387 0040 A168     		ldr	r1, [r4, #8]
 2388              	.LVL175:
 723:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 2389              		.loc 1 723 5 is_stmt 0 view .LVU693
 2390 0042 0B43     		orrs	r3, r3, r1
 2391 0044 5360     		str	r3, [r2, #4]
 2392              	.L149:
 727:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 2393              		.loc 1 727 3 is_stmt 1 view .LVU694
 727:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 2394              		.loc 1 727 25 is_stmt 0 view .LVU695
 2395 0046 2368     		ldr	r3, [r4]
 727:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 2396              		.loc 1 727 5 view .LVU696
 2397 0048 13F0010F 		tst	r3, #1
 2398 004c 5AD0     		beq	.L150
 729:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 2399              		.loc 1 729 5 is_stmt 1 view .LVU697
 732:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2400              		.loc 1 732 5 view .LVU698
 732:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2401              		.loc 1 732 25 is_stmt 0 view .LVU699
 2402 004e 6368     		ldr	r3, [r4, #4]
 732:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2403              		.loc 1 732 7 view .LVU700
 2404 0050 012B     		cmp	r3, #1
 2405 0052 2DD0     		beq	.L176
 741:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2406              		.loc 1 741 10 is_stmt 1 view .LVU701
 741:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2407              		.loc 1 741 12 is_stmt 0 view .LVU702
 2408 0054 022B     		cmp	r3, #2
 2409 0056 40D0     		beq	.L177
 753:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2410              		.loc 1 753 7 is_stmt 1 view .LVU703
 2411              	.LVL176:
 2412              	.LBB269:
 2413              	.LBI269:
 526:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  /tmp/ccJ0VMrG.s 			page 77


 2414              		.loc 2 526 57 view .LVU704
 2415              	.LBB270:
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2416              		.loc 2 528 3 view .LVU705
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2417              		.loc 2 531 4 view .LVU706
 2418 0058 0222     		movs	r2, #2
 2419              		.syntax unified
 2420              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2421 005a 92FAA2F2 		rbit r2, r2
 2422              	@ 0 "" 2
 2423              		.loc 2 544 3 view .LVU707
 2424              	.LVL177:
 2425              		.loc 2 544 3 is_stmt 0 view .LVU708
 2426              		.thumb
 2427              		.syntax unified
 2428              	.LBE270:
 2429              	.LBE269:
 753:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2430              		.loc 1 753 10 view .LVU709
 2431 005e 4D4A     		ldr	r2, .L178+4
 2432 0060 1068     		ldr	r0, [r2]
 2433              	.LVL178:
 2434              	.LBB271:
 2435              	.LBI271:
 526:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2436              		.loc 2 526 57 is_stmt 1 view .LVU710
 2437              	.LBB272:
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2438              		.loc 2 528 3 view .LVU711
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2439              		.loc 2 531 4 view .LVU712
 2440 0062 0222     		movs	r2, #2
 2441              		.syntax unified
 2442              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2443 0064 92FAA2F2 		rbit r2, r2
 2444              	@ 0 "" 2
 2445              	.LVL179:
 2446              		.loc 2 544 3 view .LVU713
 2447              		.loc 2 544 3 is_stmt 0 view .LVU714
 2448              		.thumb
 2449              		.syntax unified
 2450              	.LBE272:
 2451              	.LBE271:
 753:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2452              		.loc 1 753 10 view .LVU715
 2453 0068 B2FA82F2 		clz	r2, r2
 2454 006c 02F01F02 		and	r2, r2, #31
 2455 0070 0121     		movs	r1, #1
 2456 0072 01FA02F2 		lsl	r2, r1, r2
 753:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2457              		.loc 1 753 9 view .LVU716
 2458 0076 1042     		tst	r0, r2
 2459 0078 00F08680 		beq	.L169
 2460              	.L154:
 759:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2461              		.loc 1 759 5 is_stmt 1 view .LVU717
ARM GAS  /tmp/ccJ0VMrG.s 			page 78


 2462 007c 4549     		ldr	r1, .L178+4
 2463 007e 4A68     		ldr	r2, [r1, #4]
 2464 0080 22F00302 		bic	r2, r2, #3
 2465 0084 1343     		orrs	r3, r3, r2
 2466 0086 4B60     		str	r3, [r1, #4]
 762:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 2467              		.loc 1 762 5 view .LVU718
 762:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 2468              		.loc 1 762 17 is_stmt 0 view .LVU719
 2469 0088 FFF7FEFF 		bl	HAL_GetTick
 2470              	.LVL180:
 2471 008c 0646     		mov	r6, r0
 2472              	.LVL181:
 764:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2473              		.loc 1 764 5 is_stmt 1 view .LVU720
 2474              	.L160:
 764:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2475              		.loc 1 764 11 view .LVU721
 764:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2476              		.loc 1 764 12 is_stmt 0 view .LVU722
 2477 008e 414B     		ldr	r3, .L178+4
 2478 0090 5B68     		ldr	r3, [r3, #4]
 2479 0092 03F00C03 		and	r3, r3, #12
 764:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2480              		.loc 1 764 63 view .LVU723
 2481 0096 6268     		ldr	r2, [r4, #4]
 764:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2482              		.loc 1 764 11 view .LVU724
 2483 0098 B3EB820F 		cmp	r3, r2, lsl #2
 2484 009c 32D0     		beq	.L150
 766:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2485              		.loc 1 766 7 is_stmt 1 view .LVU725
 766:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2486              		.loc 1 766 12 is_stmt 0 view .LVU726
 2487 009e FFF7FEFF 		bl	HAL_GetTick
 2488              	.LVL182:
 766:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2489              		.loc 1 766 26 view .LVU727
 2490 00a2 801B     		subs	r0, r0, r6
 766:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2491              		.loc 1 766 10 view .LVU728
 2492 00a4 41F28833 		movw	r3, #5000
 2493 00a8 9842     		cmp	r0, r3
 2494 00aa F0D9     		bls	.L160
 768:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 2495              		.loc 1 768 16 view .LVU729
 2496 00ac 0320     		movs	r0, #3
 2497 00ae 66E0     		b	.L147
 2498              	.LVL183:
 2499              	.L176:
 735:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2500              		.loc 1 735 7 is_stmt 1 view .LVU730
 2501              	.LBB273:
 2502              	.LBI273:
 526:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2503              		.loc 2 526 57 view .LVU731
 2504              	.LBB274:
ARM GAS  /tmp/ccJ0VMrG.s 			page 79


 528:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2505              		.loc 2 528 3 view .LVU732
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2506              		.loc 2 531 4 view .LVU733
 2507 00b0 4FF40032 		mov	r2, #131072
 2508              		.syntax unified
 2509              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2510 00b4 92FAA2F2 		rbit r2, r2
 2511              	@ 0 "" 2
 2512              		.loc 2 544 3 view .LVU734
 2513              	.LVL184:
 2514              		.loc 2 544 3 is_stmt 0 view .LVU735
 2515              		.thumb
 2516              		.syntax unified
 2517              	.LBE274:
 2518              	.LBE273:
 735:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2519              		.loc 1 735 10 view .LVU736
 2520 00b8 364A     		ldr	r2, .L178+4
 2521 00ba 1068     		ldr	r0, [r2]
 2522              	.LVL185:
 2523              	.LBB275:
 2524              	.LBI275:
 526:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2525              		.loc 2 526 57 is_stmt 1 view .LVU737
 2526              	.LBB276:
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2527              		.loc 2 528 3 view .LVU738
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2528              		.loc 2 531 4 view .LVU739
 2529 00bc 4FF40032 		mov	r2, #131072
 2530              		.syntax unified
 2531              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2532 00c0 92FAA2F2 		rbit r2, r2
 2533              	@ 0 "" 2
 2534              	.LVL186:
 2535              		.loc 2 544 3 view .LVU740
 2536              		.loc 2 544 3 is_stmt 0 view .LVU741
 2537              		.thumb
 2538              		.syntax unified
 2539              	.LBE276:
 2540              	.LBE275:
 735:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2541              		.loc 1 735 10 view .LVU742
 2542 00c4 B2FA82F2 		clz	r2, r2
 2543 00c8 02F01F02 		and	r2, r2, #31
 2544 00cc 0121     		movs	r1, #1
 2545 00ce 01FA02F2 		lsl	r2, r1, r2
 735:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2546              		.loc 1 735 9 view .LVU743
 2547 00d2 0242     		tst	r2, r0
 2548 00d4 D2D1     		bne	.L154
 737:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 2549              		.loc 1 737 16 view .LVU744
 2550 00d6 0120     		movs	r0, #1
 2551 00d8 51E0     		b	.L147
 2552              	.LVL187:
ARM GAS  /tmp/ccJ0VMrG.s 			page 80


 2553              	.L177:
 744:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2554              		.loc 1 744 7 is_stmt 1 view .LVU745
 2555              	.LBB277:
 2556              	.LBI277:
 526:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2557              		.loc 2 526 57 view .LVU746
 2558              	.LBB278:
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2559              		.loc 2 528 3 view .LVU747
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2560              		.loc 2 531 4 view .LVU748
 2561 00da 4FF00072 		mov	r2, #33554432
 2562              		.syntax unified
 2563              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2564 00de 92FAA2F2 		rbit r2, r2
 2565              	@ 0 "" 2
 2566              		.loc 2 544 3 view .LVU749
 2567              	.LVL188:
 2568              		.loc 2 544 3 is_stmt 0 view .LVU750
 2569              		.thumb
 2570              		.syntax unified
 2571              	.LBE278:
 2572              	.LBE277:
 744:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2573              		.loc 1 744 10 view .LVU751
 2574 00e2 2C4A     		ldr	r2, .L178+4
 2575 00e4 1068     		ldr	r0, [r2]
 2576              	.LVL189:
 2577              	.LBB279:
 2578              	.LBI279:
 526:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2579              		.loc 2 526 57 is_stmt 1 view .LVU752
 2580              	.LBB280:
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2581              		.loc 2 528 3 view .LVU753
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2582              		.loc 2 531 4 view .LVU754
 2583 00e6 4FF00072 		mov	r2, #33554432
 2584              		.syntax unified
 2585              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2586 00ea 92FAA2F2 		rbit r2, r2
 2587              	@ 0 "" 2
 2588              	.LVL190:
 2589              		.loc 2 544 3 view .LVU755
 2590              		.loc 2 544 3 is_stmt 0 view .LVU756
 2591              		.thumb
 2592              		.syntax unified
 2593              	.LBE280:
 2594              	.LBE279:
 744:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2595              		.loc 1 744 10 view .LVU757
 2596 00ee B2FA82F2 		clz	r2, r2
 2597 00f2 02F01F02 		and	r2, r2, #31
 2598 00f6 0121     		movs	r1, #1
 2599 00f8 01FA02F2 		lsl	r2, r1, r2
 744:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
ARM GAS  /tmp/ccJ0VMrG.s 			page 81


 2600              		.loc 1 744 9 view .LVU758
 2601 00fc 1042     		tst	r0, r2
 2602 00fe BDD1     		bne	.L154
 746:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 2603              		.loc 1 746 16 view .LVU759
 2604 0100 0120     		movs	r0, #1
 2605 0102 3CE0     		b	.L147
 2606              	.LVL191:
 2607              	.L150:
 773:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 2608              		.loc 1 773 3 is_stmt 1 view .LVU760
 773:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 2609              		.loc 1 773 17 is_stmt 0 view .LVU761
 2610 0104 224B     		ldr	r3, .L178
 2611 0106 1B68     		ldr	r3, [r3]
 2612 0108 03F00703 		and	r3, r3, #7
 773:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 2613              		.loc 1 773 5 view .LVU762
 2614 010c AB42     		cmp	r3, r5
 2615 010e 0AD9     		bls	.L162
 776:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 2616              		.loc 1 776 5 is_stmt 1 view .LVU763
 2617 0110 1F4A     		ldr	r2, .L178
 2618 0112 1368     		ldr	r3, [r2]
 2619 0114 23F00703 		bic	r3, r3, #7
 2620 0118 2B43     		orrs	r3, r3, r5
 2621 011a 1360     		str	r3, [r2]
 780:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2622              		.loc 1 780 5 view .LVU764
 780:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2623              		.loc 1 780 8 is_stmt 0 view .LVU765
 2624 011c 1368     		ldr	r3, [r2]
 2625 011e 03F00703 		and	r3, r3, #7
 780:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2626              		.loc 1 780 7 view .LVU766
 2627 0122 AB42     		cmp	r3, r5
 2628 0124 32D1     		bne	.L171
 2629              	.L162:
 787:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 2630              		.loc 1 787 3 is_stmt 1 view .LVU767
 787:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 2631              		.loc 1 787 25 is_stmt 0 view .LVU768
 2632 0126 2368     		ldr	r3, [r4]
 787:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 2633              		.loc 1 787 5 view .LVU769
 2634 0128 13F0040F 		tst	r3, #4
 2635 012c 06D0     		beq	.L163
 789:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 2636              		.loc 1 789 5 is_stmt 1 view .LVU770
 790:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 2637              		.loc 1 790 5 view .LVU771
 2638 012e 194A     		ldr	r2, .L178+4
 2639 0130 5368     		ldr	r3, [r2, #4]
 2640 0132 23F4E063 		bic	r3, r3, #1792
 2641 0136 E168     		ldr	r1, [r4, #12]
 2642 0138 0B43     		orrs	r3, r3, r1
 2643 013a 5360     		str	r3, [r2, #4]
ARM GAS  /tmp/ccJ0VMrG.s 			page 82


 2644              	.L163:
 794:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 2645              		.loc 1 794 3 view .LVU772
 794:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 2646              		.loc 1 794 25 is_stmt 0 view .LVU773
 2647 013c 2368     		ldr	r3, [r4]
 794:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 2648              		.loc 1 794 5 view .LVU774
 2649 013e 13F0080F 		tst	r3, #8
 2650 0142 07D0     		beq	.L164
 796:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 2651              		.loc 1 796 5 is_stmt 1 view .LVU775
 797:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 2652              		.loc 1 797 5 view .LVU776
 2653 0144 134A     		ldr	r2, .L178+4
 2654 0146 5368     		ldr	r3, [r2, #4]
 2655 0148 23F46053 		bic	r3, r3, #14336
 2656 014c 2169     		ldr	r1, [r4, #16]
 2657 014e 43EAC103 		orr	r3, r3, r1, lsl #3
 2658 0152 5360     		str	r3, [r2, #4]
 2659              	.L164:
 801:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2660              		.loc 1 801 3 view .LVU777
 801:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2661              		.loc 1 801 21 is_stmt 0 view .LVU778
 2662 0154 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 2663              	.LVL192:
 801:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2664              		.loc 1 801 68 view .LVU779
 2665 0158 0E4B     		ldr	r3, .L178+4
 2666 015a 5B68     		ldr	r3, [r3, #4]
 801:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2667              		.loc 1 801 75 view .LVU780
 2668 015c 03F0F003 		and	r3, r3, #240
 2669              	.LVL193:
 2670              	.LBB281:
 2671              	.LBI281:
 526:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2672              		.loc 2 526 57 is_stmt 1 view .LVU781
 2673              	.LBB282:
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2674              		.loc 2 528 3 view .LVU782
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2675              		.loc 2 531 4 view .LVU783
 2676 0160 F022     		movs	r2, #240
 2677              		.syntax unified
 2678              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2679 0162 92FAA2F2 		rbit r2, r2
 2680              	@ 0 "" 2
 2681              	.LVL194:
 2682              		.loc 2 544 3 view .LVU784
 2683              		.loc 2 544 3 is_stmt 0 view .LVU785
 2684              		.thumb
 2685              		.syntax unified
 2686              	.LBE282:
 2687              	.LBE281:
 801:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
ARM GAS  /tmp/ccJ0VMrG.s 			page 83


 2688              		.loc 1 801 94 view .LVU786
 2689 0166 B2FA82F2 		clz	r2, r2
 801:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2690              		.loc 1 801 91 view .LVU787
 2691 016a D340     		lsrs	r3, r3, r2
 801:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2692              		.loc 1 801 63 view .LVU788
 2693 016c 0A4A     		ldr	r2, .L178+8
 2694 016e D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 801:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2695              		.loc 1 801 47 view .LVU789
 2696 0170 D840     		lsrs	r0, r0, r3
 801:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2697              		.loc 1 801 19 view .LVU790
 2698 0172 0A4B     		ldr	r3, .L178+12
 2699 0174 1860     		str	r0, [r3]
 804:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 2700              		.loc 1 804 3 is_stmt 1 view .LVU791
 2701 0176 0020     		movs	r0, #0
 2702 0178 FFF7FEFF 		bl	HAL_InitTick
 2703              	.LVL195:
 806:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 2704              		.loc 1 806 3 view .LVU792
 806:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 2705              		.loc 1 806 10 is_stmt 0 view .LVU793
 2706 017c 0020     		movs	r0, #0
 2707              	.L147:
 807:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2708              		.loc 1 807 1 view .LVU794
 2709 017e 70BD     		pop	{r4, r5, r6, pc}
 2710              	.LVL196:
 2711              	.L165:
 2712              	.LCFI11:
 2713              		.cfi_def_cfa_offset 0
 2714              		.cfi_restore 4
 2715              		.cfi_restore 5
 2716              		.cfi_restore 6
 2717              		.cfi_restore 14
 694:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 2718              		.loc 1 694 12 view .LVU795
 2719 0180 0120     		movs	r0, #1
 2720              	.LVL197:
 807:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2721              		.loc 1 807 1 view .LVU796
 2722 0182 7047     		bx	lr
 2723              	.LVL198:
 2724              	.L166:
 2725              	.LCFI12:
 2726              		.cfi_def_cfa_offset 16
 2727              		.cfi_offset 4, -16
 2728              		.cfi_offset 5, -12
 2729              		.cfi_offset 6, -8
 2730              		.cfi_offset 14, -4
 715:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 2731              		.loc 1 715 14 view .LVU797
 2732 0184 0120     		movs	r0, #1
 2733              	.LVL199:
ARM GAS  /tmp/ccJ0VMrG.s 			page 84


 715:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 2734              		.loc 1 715 14 view .LVU798
 2735 0186 FAE7     		b	.L147
 2736              	.LVL200:
 2737              	.L169:
 755:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 2738              		.loc 1 755 16 view .LVU799
 2739 0188 0120     		movs	r0, #1
 2740 018a F8E7     		b	.L147
 2741              	.LVL201:
 2742              	.L171:
 782:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 2743              		.loc 1 782 14 view .LVU800
 2744 018c 0120     		movs	r0, #1
 2745 018e F6E7     		b	.L147
 2746              	.L179:
 2747              		.align	2
 2748              	.L178:
 2749 0190 00200240 		.word	1073881088
 2750 0194 00100240 		.word	1073876992
 2751 0198 00000000 		.word	AHBPrescTable
 2752 019c 00000000 		.word	SystemCoreClock
 2753              		.cfi_endproc
 2754              	.LFE128:
 2756              		.section	.text.HAL_RCC_GetHCLKFreq,"ax",%progbits
 2757              		.align	1
 2758              		.global	HAL_RCC_GetHCLKFreq
 2759              		.syntax unified
 2760              		.thumb
 2761              		.thumb_func
 2762              		.fpu fpv4-sp-d16
 2764              	HAL_RCC_GetHCLKFreq:
 2765              	.LFB133:
1010:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1011:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
1012:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Returns the HCLK frequency     
1013:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   Each time HCLK changes, this function must be called to update the
1014:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         right HCLK value. Otherwise, any configuration based on this function will be incorrect
1015:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * 
1016:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
1017:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         and updated within this function
1018:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval HCLK frequency
1019:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
1020:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** uint32_t HAL_RCC_GetHCLKFreq(void)
1021:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 2766              		.loc 1 1021 1 is_stmt 1 view -0
 2767              		.cfi_startproc
 2768              		@ args = 0, pretend = 0, frame = 0
 2769              		@ frame_needed = 0, uses_anonymous_args = 0
 2770              		@ link register save eliminated.
1022:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   return SystemCoreClock;
 2771              		.loc 1 1022 3 view .LVU802
1023:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 2772              		.loc 1 1023 1 is_stmt 0 view .LVU803
 2773 0000 014B     		ldr	r3, .L181
 2774 0002 1868     		ldr	r0, [r3]
 2775 0004 7047     		bx	lr
ARM GAS  /tmp/ccJ0VMrG.s 			page 85


 2776              	.L182:
 2777 0006 00BF     		.align	2
 2778              	.L181:
 2779 0008 00000000 		.word	SystemCoreClock
 2780              		.cfi_endproc
 2781              	.LFE133:
 2783              		.section	.text.HAL_RCC_GetPCLK1Freq,"ax",%progbits
 2784              		.align	1
 2785              		.global	HAL_RCC_GetPCLK1Freq
 2786              		.syntax unified
 2787              		.thumb
 2788              		.thumb_func
 2789              		.fpu fpv4-sp-d16
 2791              	HAL_RCC_GetPCLK1Freq:
 2792              	.LFB134:
1024:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1025:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
1026:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Returns the PCLK1 frequency     
1027:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   Each time PCLK1 changes, this function must be called to update the
1028:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrec
1029:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval PCLK1 frequency
1030:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
1031:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** uint32_t HAL_RCC_GetPCLK1Freq(void)
1032:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 2793              		.loc 1 1032 1 is_stmt 1 view -0
 2794              		.cfi_startproc
 2795              		@ args = 0, pretend = 0, frame = 0
 2796              		@ frame_needed = 0, uses_anonymous_args = 0
 2797 0000 08B5     		push	{r3, lr}
 2798              	.LCFI13:
 2799              		.cfi_def_cfa_offset 8
 2800              		.cfi_offset 3, -8
 2801              		.cfi_offset 14, -4
1033:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
1034:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BIT
 2802              		.loc 1 1034 3 view .LVU805
 2803              		.loc 1 1034 11 is_stmt 0 view .LVU806
 2804 0002 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 2805              	.LVL202:
 2806              		.loc 1 1034 54 view .LVU807
 2807 0006 074B     		ldr	r3, .L185
 2808 0008 5B68     		ldr	r3, [r3, #4]
 2809              		.loc 1 1034 61 view .LVU808
 2810 000a 03F4E063 		and	r3, r3, #1792
 2811              	.LVL203:
 2812              	.LBB283:
 2813              	.LBI283:
 526:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2814              		.loc 2 526 57 is_stmt 1 view .LVU809
 2815              	.LBB284:
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2816              		.loc 2 528 3 view .LVU810
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2817              		.loc 2 531 4 view .LVU811
 2818 000e 4FF4E062 		mov	r2, #1792
 2819              		.syntax unified
 2820              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
ARM GAS  /tmp/ccJ0VMrG.s 			page 86


 2821 0012 92FAA2F2 		rbit r2, r2
 2822              	@ 0 "" 2
 2823              	.LVL204:
 2824              		.loc 2 544 3 view .LVU812
 2825              		.loc 2 544 3 is_stmt 0 view .LVU813
 2826              		.thumb
 2827              		.syntax unified
 2828              	.LBE284:
 2829              	.LBE283:
 2830              		.loc 1 1034 82 view .LVU814
 2831 0016 B2FA82F2 		clz	r2, r2
 2832              		.loc 1 1034 79 view .LVU815
 2833 001a D340     		lsrs	r3, r3, r2
 2834              		.loc 1 1034 49 view .LVU816
 2835 001c 024A     		ldr	r2, .L185+4
 2836 001e D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
1035:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }    
 2837              		.loc 1 1035 1 view .LVU817
 2838 0020 D840     		lsrs	r0, r0, r3
 2839 0022 08BD     		pop	{r3, pc}
 2840              	.L186:
 2841              		.align	2
 2842              	.L185:
 2843 0024 00100240 		.word	1073876992
 2844 0028 00000000 		.word	APBPrescTable
 2845              		.cfi_endproc
 2846              	.LFE134:
 2848              		.section	.text.HAL_RCC_GetPCLK2Freq,"ax",%progbits
 2849              		.align	1
 2850              		.global	HAL_RCC_GetPCLK2Freq
 2851              		.syntax unified
 2852              		.thumb
 2853              		.thumb_func
 2854              		.fpu fpv4-sp-d16
 2856              	HAL_RCC_GetPCLK2Freq:
 2857              	.LFB135:
1036:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1037:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
1038:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Returns the PCLK2 frequency     
1039:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   Each time PCLK2 changes, this function must be called to update the
1040:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrec
1041:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval PCLK2 frequency
1042:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
1043:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** uint32_t HAL_RCC_GetPCLK2Freq(void)
1044:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 2858              		.loc 1 1044 1 is_stmt 1 view -0
 2859              		.cfi_startproc
 2860              		@ args = 0, pretend = 0, frame = 0
 2861              		@ frame_needed = 0, uses_anonymous_args = 0
 2862 0000 08B5     		push	{r3, lr}
 2863              	.LCFI14:
 2864              		.cfi_def_cfa_offset 8
 2865              		.cfi_offset 3, -8
 2866              		.cfi_offset 14, -4
1045:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
1046:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITN
 2867              		.loc 1 1046 3 view .LVU819
ARM GAS  /tmp/ccJ0VMrG.s 			page 87


 2868              		.loc 1 1046 11 is_stmt 0 view .LVU820
 2869 0002 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 2870              	.LVL205:
 2871              		.loc 1 1046 53 view .LVU821
 2872 0006 074B     		ldr	r3, .L189
 2873 0008 5B68     		ldr	r3, [r3, #4]
 2874              		.loc 1 1046 60 view .LVU822
 2875 000a 03F46053 		and	r3, r3, #14336
 2876              	.LVL206:
 2877              	.LBB285:
 2878              	.LBI285:
 526:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2879              		.loc 2 526 57 is_stmt 1 view .LVU823
 2880              	.LBB286:
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2881              		.loc 2 528 3 view .LVU824
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2882              		.loc 2 531 4 view .LVU825
 2883 000e 4FF46052 		mov	r2, #14336
 2884              		.syntax unified
 2885              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2886 0012 92FAA2F2 		rbit r2, r2
 2887              	@ 0 "" 2
 2888              	.LVL207:
 2889              		.loc 2 544 3 view .LVU826
 2890              		.loc 2 544 3 is_stmt 0 view .LVU827
 2891              		.thumb
 2892              		.syntax unified
 2893              	.LBE286:
 2894              	.LBE285:
 2895              		.loc 1 1046 81 view .LVU828
 2896 0016 B2FA82F2 		clz	r2, r2
 2897              		.loc 1 1046 78 view .LVU829
 2898 001a D340     		lsrs	r3, r3, r2
 2899              		.loc 1 1046 48 view .LVU830
 2900 001c 024A     		ldr	r2, .L189+4
 2901 001e D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
1047:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** } 
 2902              		.loc 1 1047 1 view .LVU831
 2903 0020 D840     		lsrs	r0, r0, r3
 2904 0022 08BD     		pop	{r3, pc}
 2905              	.L190:
 2906              		.align	2
 2907              	.L189:
 2908 0024 00100240 		.word	1073876992
 2909 0028 00000000 		.word	APBPrescTable
 2910              		.cfi_endproc
 2911              	.LFE135:
 2913              		.section	.text.HAL_RCC_GetOscConfig,"ax",%progbits
 2914              		.align	1
 2915              		.global	HAL_RCC_GetOscConfig
 2916              		.syntax unified
 2917              		.thumb
 2918              		.thumb_func
 2919              		.fpu fpv4-sp-d16
 2921              	HAL_RCC_GetOscConfig:
 2922              	.LVL208:
ARM GAS  /tmp/ccJ0VMrG.s 			page 88


 2923              	.LFB136:
1048:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1049:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
1050:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Configures the RCC_OscInitStruct according to the internal 
1051:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * RCC configuration registers.
1052:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_OscInitStruct pointer to an RCC_OscInitTypeDef structure that 
1053:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * will be configured.
1054:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
1055:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
1056:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** void HAL_RCC_GetOscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
1057:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 2924              		.loc 1 1057 1 is_stmt 1 view -0
 2925              		.cfi_startproc
 2926              		@ args = 0, pretend = 0, frame = 0
 2927              		@ frame_needed = 0, uses_anonymous_args = 0
 2928              		@ link register save eliminated.
1058:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check the parameters */
1059:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(RCC_OscInitStruct != NULL);
 2929              		.loc 1 1059 3 view .LVU833
1060:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1061:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Set all possible values for the Oscillator type parameter ---------------*/
1062:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_OscInitStruct->OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI  \
 2930              		.loc 1 1062 3 view .LVU834
 2931              		.loc 1 1062 37 is_stmt 0 view .LVU835
 2932 0000 0F23     		movs	r3, #15
 2933 0002 0360     		str	r3, [r0]
1063:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                   | RCC_OSCILLATORTYPE_LSE | RCC_OSCILLATORTYPE_LSI;
1064:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1065:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1066:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the HSE configuration -----------------------------------------------*/
1067:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if((RCC->CR &RCC_CR_HSEBYP) == RCC_CR_HSEBYP)
 2934              		.loc 1 1067 3 is_stmt 1 view .LVU836
 2935              		.loc 1 1067 10 is_stmt 0 view .LVU837
 2936 0004 2D4B     		ldr	r3, .L204
 2937 0006 1B68     		ldr	r3, [r3]
 2938              		.loc 1 1067 5 view .LVU838
 2939 0008 13F4802F 		tst	r3, #262144
 2940 000c 36D0     		beq	.L192
1068:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1069:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_BYPASS;
 2941              		.loc 1 1069 5 is_stmt 1 view .LVU839
 2942              		.loc 1 1069 33 is_stmt 0 view .LVU840
 2943 000e 4FF4A023 		mov	r3, #327680
 2944 0012 4360     		str	r3, [r0, #4]
 2945              	.L193:
1070:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1071:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else if((RCC->CR &RCC_CR_HSEON) == RCC_CR_HSEON)
1072:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1073:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_ON;
1074:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1075:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else
1076:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1077:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_OFF;
1078:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1079:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
1080:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_OscInitStruct->HSEPredivValue = __HAL_RCC_HSE_GET_PREDIV();
1081:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif
ARM GAS  /tmp/ccJ0VMrG.s 			page 89


1082:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1083:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the HSI configuration -----------------------------------------------*/
1084:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if((RCC->CR &RCC_CR_HSION) == RCC_CR_HSION)
 2946              		.loc 1 1084 3 is_stmt 1 view .LVU841
 2947              		.loc 1 1084 10 is_stmt 0 view .LVU842
 2948 0014 294B     		ldr	r3, .L204
 2949 0016 1B68     		ldr	r3, [r3]
 2950              		.loc 1 1084 5 view .LVU843
 2951 0018 13F0010F 		tst	r3, #1
 2952 001c 3AD0     		beq	.L195
1085:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1086:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->HSIState = RCC_HSI_ON;
 2953              		.loc 1 1086 5 is_stmt 1 view .LVU844
 2954              		.loc 1 1086 33 is_stmt 0 view .LVU845
 2955 001e 0123     		movs	r3, #1
 2956 0020 C360     		str	r3, [r0, #12]
 2957              	.L196:
1087:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1088:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else
1089:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1090:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->HSIState = RCC_HSI_OFF;
1091:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1092:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1093:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_OscInitStruct->HSICalibrationValue = (uint32_t)((RCC->CR & RCC_CR_HSITRIM) >> POSITION_VAL(RC
 2958              		.loc 1 1093 3 is_stmt 1 view .LVU846
 2959              		.loc 1 1093 59 is_stmt 0 view .LVU847
 2960 0022 2649     		ldr	r1, .L204
 2961 0024 0B68     		ldr	r3, [r1]
 2962              		.loc 1 1093 64 view .LVU848
 2963 0026 03F0F803 		and	r3, r3, #248
 2964              	.LVL209:
 2965              	.LBB287:
 2966              	.LBI287:
 526:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2967              		.loc 2 526 57 is_stmt 1 view .LVU849
 2968              	.LBB288:
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2969              		.loc 2 528 3 view .LVU850
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2970              		.loc 2 531 4 view .LVU851
 2971 002a F822     		movs	r2, #248
 2972              		.syntax unified
 2973              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2974 002c 92FAA2F2 		rbit r2, r2
 2975              	@ 0 "" 2
 2976              	.LVL210:
 2977              		.loc 2 544 3 view .LVU852
 2978              		.loc 2 544 3 is_stmt 0 view .LVU853
 2979              		.thumb
 2980              		.syntax unified
 2981              	.LBE288:
 2982              	.LBE287:
 2983              		.loc 1 1093 85 view .LVU854
 2984 0030 B2FA82F2 		clz	r2, r2
 2985              		.loc 1 1093 44 view .LVU855
 2986 0034 D340     		lsrs	r3, r3, r2
 2987              		.loc 1 1093 42 view .LVU856
ARM GAS  /tmp/ccJ0VMrG.s 			page 90


 2988 0036 0361     		str	r3, [r0, #16]
1094:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1095:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the LSE configuration -----------------------------------------------*/
1096:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if((RCC->BDCR &RCC_BDCR_LSEBYP) == RCC_BDCR_LSEBYP)
 2989              		.loc 1 1096 3 is_stmt 1 view .LVU857
 2990              		.loc 1 1096 10 is_stmt 0 view .LVU858
 2991 0038 0B6A     		ldr	r3, [r1, #32]
 2992              		.loc 1 1096 5 view .LVU859
 2993 003a 13F0040F 		tst	r3, #4
 2994 003e 2CD0     		beq	.L197
1097:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1098:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_BYPASS;
 2995              		.loc 1 1098 5 is_stmt 1 view .LVU860
 2996              		.loc 1 1098 33 is_stmt 0 view .LVU861
 2997 0040 0523     		movs	r3, #5
 2998 0042 8360     		str	r3, [r0, #8]
 2999              	.L198:
1099:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1100:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else if((RCC->BDCR &RCC_BDCR_LSEON) == RCC_BDCR_LSEON)
1101:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1102:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_ON;
1103:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1104:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else
1105:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1106:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_OFF;
1107:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1108:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1109:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the LSI configuration -----------------------------------------------*/
1110:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if((RCC->CSR &RCC_CSR_LSION) == RCC_CSR_LSION)
 3000              		.loc 1 1110 3 is_stmt 1 view .LVU862
 3001              		.loc 1 1110 10 is_stmt 0 view .LVU863
 3002 0044 1D4B     		ldr	r3, .L204
 3003 0046 5B6A     		ldr	r3, [r3, #36]
 3004              		.loc 1 1110 5 view .LVU864
 3005 0048 13F0010F 		tst	r3, #1
 3006 004c 30D0     		beq	.L200
1111:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1112:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->LSIState = RCC_LSI_ON;
 3007              		.loc 1 1112 5 is_stmt 1 view .LVU865
 3008              		.loc 1 1112 33 is_stmt 0 view .LVU866
 3009 004e 0123     		movs	r3, #1
 3010 0050 4361     		str	r3, [r0, #20]
 3011              	.L201:
1113:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1114:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else
1115:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1116:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->LSIState = RCC_LSI_OFF;
1117:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1118:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1119:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1120:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the PLL configuration -----------------------------------------------*/
1121:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if((RCC->CR &RCC_CR_PLLON) == RCC_CR_PLLON)
 3012              		.loc 1 1121 3 is_stmt 1 view .LVU867
 3013              		.loc 1 1121 10 is_stmt 0 view .LVU868
 3014 0052 1A4B     		ldr	r3, .L204
 3015 0054 1B68     		ldr	r3, [r3]
 3016              		.loc 1 1121 5 view .LVU869
ARM GAS  /tmp/ccJ0VMrG.s 			page 91


 3017 0056 13F0807F 		tst	r3, #16777216
 3018 005a 2CD0     		beq	.L202
1122:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1123:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->PLL.PLLState = RCC_PLL_ON;
 3019              		.loc 1 1123 5 is_stmt 1 view .LVU870
 3020              		.loc 1 1123 37 is_stmt 0 view .LVU871
 3021 005c 0223     		movs	r3, #2
 3022 005e 8361     		str	r3, [r0, #24]
 3023              	.L203:
1124:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1125:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else
1126:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1127:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->PLL.PLLState = RCC_PLL_OFF;
1128:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1129:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLSource = (uint32_t)(RCC->CFGR & RCC_CFGR_PLLSRC);
 3024              		.loc 1 1129 3 is_stmt 1 view .LVU872
 3025              		.loc 1 1129 52 is_stmt 0 view .LVU873
 3026 0060 164B     		ldr	r3, .L204
 3027 0062 5A68     		ldr	r2, [r3, #4]
 3028              		.loc 1 1129 38 view .LVU874
 3029 0064 02F4C032 		and	r2, r2, #98304
 3030              		.loc 1 1129 36 view .LVU875
 3031 0068 C261     		str	r2, [r0, #28]
1130:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLMUL = (uint32_t)(RCC->CFGR & RCC_CFGR_PLLMUL);
 3032              		.loc 1 1130 3 is_stmt 1 view .LVU876
 3033              		.loc 1 1130 49 is_stmt 0 view .LVU877
 3034 006a 5A68     		ldr	r2, [r3, #4]
 3035              		.loc 1 1130 35 view .LVU878
 3036 006c 02F47012 		and	r2, r2, #3932160
 3037              		.loc 1 1130 33 view .LVU879
 3038 0070 0262     		str	r2, [r0, #32]
1131:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
1132:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PREDIV = (uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV);
 3039              		.loc 1 1132 3 is_stmt 1 view .LVU880
 3040              		.loc 1 1132 49 is_stmt 0 view .LVU881
 3041 0072 DB6A     		ldr	r3, [r3, #44]
 3042              		.loc 1 1132 35 view .LVU882
 3043 0074 03F00F03 		and	r3, r3, #15
 3044              		.loc 1 1132 33 view .LVU883
 3045 0078 4362     		str	r3, [r0, #36]
1133:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
1134:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 3046              		.loc 1 1134 1 view .LVU884
 3047 007a 7047     		bx	lr
 3048              	.L192:
1071:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 3049              		.loc 1 1071 8 is_stmt 1 view .LVU885
1071:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 3050              		.loc 1 1071 15 is_stmt 0 view .LVU886
 3051 007c 0F4B     		ldr	r3, .L204
 3052 007e 1B68     		ldr	r3, [r3]
1071:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 3053              		.loc 1 1071 10 view .LVU887
 3054 0080 13F4803F 		tst	r3, #65536
 3055 0084 03D0     		beq	.L194
1073:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 3056              		.loc 1 1073 5 is_stmt 1 view .LVU888
ARM GAS  /tmp/ccJ0VMrG.s 			page 92


1073:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 3057              		.loc 1 1073 33 is_stmt 0 view .LVU889
 3058 0086 4FF48033 		mov	r3, #65536
 3059 008a 4360     		str	r3, [r0, #4]
 3060 008c C2E7     		b	.L193
 3061              	.L194:
1077:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 3062              		.loc 1 1077 5 is_stmt 1 view .LVU890
1077:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 3063              		.loc 1 1077 33 is_stmt 0 view .LVU891
 3064 008e 0023     		movs	r3, #0
 3065 0090 4360     		str	r3, [r0, #4]
 3066 0092 BFE7     		b	.L193
 3067              	.L195:
1090:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 3068              		.loc 1 1090 5 is_stmt 1 view .LVU892
1090:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 3069              		.loc 1 1090 33 is_stmt 0 view .LVU893
 3070 0094 0023     		movs	r3, #0
 3071 0096 C360     		str	r3, [r0, #12]
 3072 0098 C3E7     		b	.L196
 3073              	.L197:
1100:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 3074              		.loc 1 1100 8 is_stmt 1 view .LVU894
1100:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 3075              		.loc 1 1100 15 is_stmt 0 view .LVU895
 3076 009a 084B     		ldr	r3, .L204
 3077 009c 1B6A     		ldr	r3, [r3, #32]
1100:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 3078              		.loc 1 1100 10 view .LVU896
 3079 009e 13F0010F 		tst	r3, #1
 3080 00a2 02D0     		beq	.L199
1102:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 3081              		.loc 1 1102 5 is_stmt 1 view .LVU897
1102:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 3082              		.loc 1 1102 33 is_stmt 0 view .LVU898
 3083 00a4 0123     		movs	r3, #1
 3084 00a6 8360     		str	r3, [r0, #8]
 3085 00a8 CCE7     		b	.L198
 3086              	.L199:
1106:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 3087              		.loc 1 1106 5 is_stmt 1 view .LVU899
1106:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 3088              		.loc 1 1106 33 is_stmt 0 view .LVU900
 3089 00aa 0023     		movs	r3, #0
 3090 00ac 8360     		str	r3, [r0, #8]
 3091 00ae C9E7     		b	.L198
 3092              	.L200:
1116:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 3093              		.loc 1 1116 5 is_stmt 1 view .LVU901
1116:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 3094              		.loc 1 1116 33 is_stmt 0 view .LVU902
 3095 00b0 0023     		movs	r3, #0
 3096 00b2 4361     		str	r3, [r0, #20]
 3097 00b4 CDE7     		b	.L201
 3098              	.L202:
1127:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
ARM GAS  /tmp/ccJ0VMrG.s 			page 93


 3099              		.loc 1 1127 5 is_stmt 1 view .LVU903
1127:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 3100              		.loc 1 1127 37 is_stmt 0 view .LVU904
 3101 00b6 0123     		movs	r3, #1
 3102 00b8 8361     		str	r3, [r0, #24]
 3103 00ba D1E7     		b	.L203
 3104              	.L205:
 3105              		.align	2
 3106              	.L204:
 3107 00bc 00100240 		.word	1073876992
 3108              		.cfi_endproc
 3109              	.LFE136:
 3111              		.section	.text.HAL_RCC_GetClockConfig,"ax",%progbits
 3112              		.align	1
 3113              		.global	HAL_RCC_GetClockConfig
 3114              		.syntax unified
 3115              		.thumb
 3116              		.thumb_func
 3117              		.fpu fpv4-sp-d16
 3119              	HAL_RCC_GetClockConfig:
 3120              	.LVL211:
 3121              	.LFB137:
1135:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1136:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
1137:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Get the RCC_ClkInitStruct according to the internal 
1138:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * RCC configuration registers.
1139:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_ClkInitStruct pointer to an RCC_ClkInitTypeDef structure that 
1140:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * contains the current clock configuration.
1141:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  pFLatency Pointer on the Flash Latency.
1142:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
1143:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
1144:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
1145:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 3122              		.loc 1 1145 1 is_stmt 1 view -0
 3123              		.cfi_startproc
 3124              		@ args = 0, pretend = 0, frame = 0
 3125              		@ frame_needed = 0, uses_anonymous_args = 0
 3126              		@ link register save eliminated.
1146:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check the parameters */
1147:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(RCC_ClkInitStruct != NULL);
 3127              		.loc 1 1147 3 view .LVU906
1148:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(pFLatency != NULL);
 3128              		.loc 1 1148 3 view .LVU907
1149:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1150:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Set all possible values for the Clock type parameter --------------------*/
1151:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | 
 3129              		.loc 1 1151 3 view .LVU908
 3130              		.loc 1 1151 32 is_stmt 0 view .LVU909
 3131 0000 0F23     		movs	r3, #15
 3132 0002 0360     		str	r3, [r0]
1152:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1153:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the SYSCLK configuration --------------------------------------------*/ 
1154:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 3133              		.loc 1 1154 3 is_stmt 1 view .LVU910
 3134              		.loc 1 1154 51 is_stmt 0 view .LVU911
 3135 0004 0B4B     		ldr	r3, .L207
 3136 0006 5A68     		ldr	r2, [r3, #4]
ARM GAS  /tmp/ccJ0VMrG.s 			page 94


 3137              		.loc 1 1154 37 view .LVU912
 3138 0008 02F00302 		and	r2, r2, #3
 3139              		.loc 1 1154 35 view .LVU913
 3140 000c 4260     		str	r2, [r0, #4]
1155:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1156:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the HCLK configuration ----------------------------------------------*/ 
1157:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 3141              		.loc 1 1157 3 is_stmt 1 view .LVU914
 3142              		.loc 1 1157 52 is_stmt 0 view .LVU915
 3143 000e 5A68     		ldr	r2, [r3, #4]
 3144              		.loc 1 1157 38 view .LVU916
 3145 0010 02F0F002 		and	r2, r2, #240
 3146              		.loc 1 1157 36 view .LVU917
 3147 0014 8260     		str	r2, [r0, #8]
1158:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1159:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the APB1 configuration ----------------------------------------------*/ 
1160:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
 3148              		.loc 1 1160 3 is_stmt 1 view .LVU918
 3149              		.loc 1 1160 53 is_stmt 0 view .LVU919
 3150 0016 5A68     		ldr	r2, [r3, #4]
 3151              		.loc 1 1160 39 view .LVU920
 3152 0018 02F4E062 		and	r2, r2, #1792
 3153              		.loc 1 1160 37 view .LVU921
 3154 001c C260     		str	r2, [r0, #12]
1161:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1162:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the APB2 configuration ----------------------------------------------*/ 
1163:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 3155              		.loc 1 1163 3 is_stmt 1 view .LVU922
 3156              		.loc 1 1163 54 is_stmt 0 view .LVU923
 3157 001e 5B68     		ldr	r3, [r3, #4]
 3158              		.loc 1 1163 39 view .LVU924
 3159 0020 DB08     		lsrs	r3, r3, #3
 3160 0022 03F4E063 		and	r3, r3, #1792
 3161              		.loc 1 1163 37 view .LVU925
 3162 0026 0361     		str	r3, [r0, #16]
1164:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1165:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the Flash Wait State (Latency) configuration ------------------------*/   
1166:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 3163              		.loc 1 1166 3 is_stmt 1 view .LVU926
 3164              		.loc 1 1166 32 is_stmt 0 view .LVU927
 3165 0028 034B     		ldr	r3, .L207+4
 3166 002a 1B68     		ldr	r3, [r3]
 3167              		.loc 1 1166 16 view .LVU928
 3168 002c 03F00703 		and	r3, r3, #7
 3169              		.loc 1 1166 14 view .LVU929
 3170 0030 0B60     		str	r3, [r1]
1167:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 3171              		.loc 1 1167 1 view .LVU930
 3172 0032 7047     		bx	lr
 3173              	.L208:
 3174              		.align	2
 3175              	.L207:
 3176 0034 00100240 		.word	1073876992
 3177 0038 00200240 		.word	1073881088
 3178              		.cfi_endproc
 3179              	.LFE137:
 3181              		.section	.text.HAL_RCC_CSSCallback,"ax",%progbits
ARM GAS  /tmp/ccJ0VMrG.s 			page 95


 3182              		.align	1
 3183              		.weak	HAL_RCC_CSSCallback
 3184              		.syntax unified
 3185              		.thumb
 3186              		.thumb_func
 3187              		.fpu fpv4-sp-d16
 3189              	HAL_RCC_CSSCallback:
 3190              	.LFB139:
1168:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1169:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
1170:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief This function handles the RCC CSS interrupt request.
1171:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note This API should be called under the NMI_Handler().
1172:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
1173:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
1174:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** void HAL_RCC_NMI_IRQHandler(void)
1175:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
1176:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check RCC CSSF flag  */
1177:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(__HAL_RCC_GET_IT(RCC_IT_CSS))
1178:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1179:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* RCC Clock Security System interrupt user callback */
1180:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     HAL_RCC_CSSCallback();
1181:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
1182:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Clear RCC CSS pending bit */
1183:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
1184:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1185:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
1186:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1187:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
1188:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  RCC Clock Security System interrupt callback
1189:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval none
1190:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
1191:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** __weak void HAL_RCC_CSSCallback(void)
1192:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 3191              		.loc 1 1192 1 is_stmt 1 view -0
 3192              		.cfi_startproc
 3193              		@ args = 0, pretend = 0, frame = 0
 3194              		@ frame_needed = 0, uses_anonymous_args = 0
 3195              		@ link register save eliminated.
1193:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
1194:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     the HAL_RCC_CSSCallback could be implemented in the user file
1195:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     */ 
1196:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 3196              		.loc 1 1196 1 view .LVU932
 3197 0000 7047     		bx	lr
 3198              		.cfi_endproc
 3199              	.LFE139:
 3201              		.section	.text.HAL_RCC_NMI_IRQHandler,"ax",%progbits
 3202              		.align	1
 3203              		.global	HAL_RCC_NMI_IRQHandler
 3204              		.syntax unified
 3205              		.thumb
 3206              		.thumb_func
 3207              		.fpu fpv4-sp-d16
 3209              	HAL_RCC_NMI_IRQHandler:
 3210              	.LFB138:
1175:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check RCC CSSF flag  */
 3211              		.loc 1 1175 1 view -0
ARM GAS  /tmp/ccJ0VMrG.s 			page 96


 3212              		.cfi_startproc
 3213              		@ args = 0, pretend = 0, frame = 0
 3214              		@ frame_needed = 0, uses_anonymous_args = 0
 3215 0000 08B5     		push	{r3, lr}
 3216              	.LCFI15:
 3217              		.cfi_def_cfa_offset 8
 3218              		.cfi_offset 3, -8
 3219              		.cfi_offset 14, -4
1177:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 3220              		.loc 1 1177 3 view .LVU934
1177:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 3221              		.loc 1 1177 6 is_stmt 0 view .LVU935
 3222 0002 064B     		ldr	r3, .L214
 3223 0004 9B68     		ldr	r3, [r3, #8]
1177:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 3224              		.loc 1 1177 5 view .LVU936
 3225 0006 13F0800F 		tst	r3, #128
 3226 000a 00D1     		bne	.L213
 3227              	.L210:
1185:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 3228              		.loc 1 1185 1 view .LVU937
 3229 000c 08BD     		pop	{r3, pc}
 3230              	.L213:
1180:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 3231              		.loc 1 1180 5 is_stmt 1 view .LVU938
 3232 000e FFF7FEFF 		bl	HAL_RCC_CSSCallback
 3233              	.LVL212:
1183:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 3234              		.loc 1 1183 5 view .LVU939
 3235 0012 034B     		ldr	r3, .L214+4
 3236 0014 8022     		movs	r2, #128
 3237 0016 1A70     		strb	r2, [r3]
1185:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 3238              		.loc 1 1185 1 is_stmt 0 view .LVU940
 3239 0018 F8E7     		b	.L210
 3240              	.L215:
 3241 001a 00BF     		.align	2
 3242              	.L214:
 3243 001c 00100240 		.word	1073876992
 3244 0020 0A100240 		.word	1073877002
 3245              		.cfi_endproc
 3246              	.LFE138:
 3248              		.global	aPredivFactorTable
 3249              		.global	aPLLMULFactorTable
 3250              		.section	.rodata.aPLLMULFactorTable,"a"
 3251              		.align	2
 3252              		.set	.LANCHOR0,. + 0
 3255              	aPLLMULFactorTable:
 3256 0000 02030405 		.ascii	"\002\003\004\005\006\007\010\011\012\013\014\015\016"
 3256      06070809 
 3256      0A0B0C0D 
 3256      0E
 3257 000d 0F1010   		.ascii	"\017\020\020"
 3258              		.section	.rodata.aPredivFactorTable,"a"
 3259              		.align	2
 3260              		.set	.LANCHOR1,. + 0
 3263              	aPredivFactorTable:
ARM GAS  /tmp/ccJ0VMrG.s 			page 97


 3264 0000 01020304 		.ascii	"\001\002\003\004\005\006\007\010\011\012\013\014\015"
 3264      05060708 
 3264      090A0B0C 
 3264      0D
 3265 000d 0E0F10   		.ascii	"\016\017\020"
 3266              		.text
 3267              	.Letext0:
 3268              		.file 3 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 3269              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 3270              		.file 5 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/system_stm32f3xx.h"
 3271              		.file 6 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f303xe.h"
 3272              		.file 7 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h"
 3273              		.file 8 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stddef.h"
 3274              		.file 9 "/usr/include/newlib/sys/_types.h"
 3275              		.file 10 "/usr/include/newlib/sys/reent.h"
 3276              		.file 11 "/usr/include/newlib/sys/lock.h"
 3277              		.file 12 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_def.h"
 3278              		.file 13 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_rcc.h"
 3279              		.file 14 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_gpio.h"
 3280              		.file 15 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal.h"
ARM GAS  /tmp/ccJ0VMrG.s 			page 98


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f3xx_hal_rcc.c
     /tmp/ccJ0VMrG.s:18     .text.HAL_RCC_DeInit:0000000000000000 $t
     /tmp/ccJ0VMrG.s:26     .text.HAL_RCC_DeInit:0000000000000000 HAL_RCC_DeInit
     /tmp/ccJ0VMrG.s:228    .text.HAL_RCC_DeInit:00000000000000d8 $d
     /tmp/ccJ0VMrG.s:237    .text.HAL_RCC_OscConfig:0000000000000000 $t
     /tmp/ccJ0VMrG.s:244    .text.HAL_RCC_OscConfig:0000000000000000 HAL_RCC_OscConfig
     /tmp/ccJ0VMrG.s:1182   .text.HAL_RCC_OscConfig:0000000000000334 $d
     /tmp/ccJ0VMrG.s:1188   .text.HAL_RCC_OscConfig:000000000000033c $t
     /tmp/ccJ0VMrG.s:1984   .text.HAL_RCC_OscConfig:0000000000000600 $d
     /tmp/ccJ0VMrG.s:1990   .text.HAL_RCC_MCOConfig:0000000000000000 $t
     /tmp/ccJ0VMrG.s:1997   .text.HAL_RCC_MCOConfig:0000000000000000 HAL_RCC_MCOConfig
     /tmp/ccJ0VMrG.s:2084   .text.HAL_RCC_MCOConfig:000000000000004c $d
     /tmp/ccJ0VMrG.s:2089   .text.HAL_RCC_EnableCSS:0000000000000000 $t
     /tmp/ccJ0VMrG.s:2096   .text.HAL_RCC_EnableCSS:0000000000000000 HAL_RCC_EnableCSS
     /tmp/ccJ0VMrG.s:2137   .text.HAL_RCC_DisableCSS:0000000000000000 $t
     /tmp/ccJ0VMrG.s:2144   .text.HAL_RCC_DisableCSS:0000000000000000 HAL_RCC_DisableCSS
     /tmp/ccJ0VMrG.s:2185   .text.HAL_RCC_GetSysClockFreq:0000000000000000 $t
     /tmp/ccJ0VMrG.s:2192   .text.HAL_RCC_GetSysClockFreq:0000000000000000 HAL_RCC_GetSysClockFreq
     /tmp/ccJ0VMrG.s:2315   .text.HAL_RCC_GetSysClockFreq:0000000000000060 $d
     /tmp/ccJ0VMrG.s:2323   .text.HAL_RCC_ClockConfig:0000000000000000 $t
     /tmp/ccJ0VMrG.s:2330   .text.HAL_RCC_ClockConfig:0000000000000000 HAL_RCC_ClockConfig
     /tmp/ccJ0VMrG.s:2749   .text.HAL_RCC_ClockConfig:0000000000000190 $d
     /tmp/ccJ0VMrG.s:2757   .text.HAL_RCC_GetHCLKFreq:0000000000000000 $t
     /tmp/ccJ0VMrG.s:2764   .text.HAL_RCC_GetHCLKFreq:0000000000000000 HAL_RCC_GetHCLKFreq
     /tmp/ccJ0VMrG.s:2779   .text.HAL_RCC_GetHCLKFreq:0000000000000008 $d
     /tmp/ccJ0VMrG.s:2784   .text.HAL_RCC_GetPCLK1Freq:0000000000000000 $t
     /tmp/ccJ0VMrG.s:2791   .text.HAL_RCC_GetPCLK1Freq:0000000000000000 HAL_RCC_GetPCLK1Freq
     /tmp/ccJ0VMrG.s:2843   .text.HAL_RCC_GetPCLK1Freq:0000000000000024 $d
     /tmp/ccJ0VMrG.s:2849   .text.HAL_RCC_GetPCLK2Freq:0000000000000000 $t
     /tmp/ccJ0VMrG.s:2856   .text.HAL_RCC_GetPCLK2Freq:0000000000000000 HAL_RCC_GetPCLK2Freq
     /tmp/ccJ0VMrG.s:2908   .text.HAL_RCC_GetPCLK2Freq:0000000000000024 $d
     /tmp/ccJ0VMrG.s:2914   .text.HAL_RCC_GetOscConfig:0000000000000000 $t
     /tmp/ccJ0VMrG.s:2921   .text.HAL_RCC_GetOscConfig:0000000000000000 HAL_RCC_GetOscConfig
     /tmp/ccJ0VMrG.s:3107   .text.HAL_RCC_GetOscConfig:00000000000000bc $d
     /tmp/ccJ0VMrG.s:3112   .text.HAL_RCC_GetClockConfig:0000000000000000 $t
     /tmp/ccJ0VMrG.s:3119   .text.HAL_RCC_GetClockConfig:0000000000000000 HAL_RCC_GetClockConfig
     /tmp/ccJ0VMrG.s:3176   .text.HAL_RCC_GetClockConfig:0000000000000034 $d
     /tmp/ccJ0VMrG.s:3182   .text.HAL_RCC_CSSCallback:0000000000000000 $t
     /tmp/ccJ0VMrG.s:3189   .text.HAL_RCC_CSSCallback:0000000000000000 HAL_RCC_CSSCallback
     /tmp/ccJ0VMrG.s:3202   .text.HAL_RCC_NMI_IRQHandler:0000000000000000 $t
     /tmp/ccJ0VMrG.s:3209   .text.HAL_RCC_NMI_IRQHandler:0000000000000000 HAL_RCC_NMI_IRQHandler
     /tmp/ccJ0VMrG.s:3243   .text.HAL_RCC_NMI_IRQHandler:000000000000001c $d
     /tmp/ccJ0VMrG.s:3263   .rodata.aPredivFactorTable:0000000000000000 aPredivFactorTable
     /tmp/ccJ0VMrG.s:3255   .rodata.aPLLMULFactorTable:0000000000000000 aPLLMULFactorTable
     /tmp/ccJ0VMrG.s:3251   .rodata.aPLLMULFactorTable:0000000000000000 $d
     /tmp/ccJ0VMrG.s:3259   .rodata.aPredivFactorTable:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_GetTick
HAL_InitTick
SystemCoreClock
HAL_GPIO_Init
AHBPrescTable
APBPrescTable
