
FirstBoard.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000546c  080001d8  080001d8  000011d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08005644  08005644  00006644  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005684  08005684  00007010  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08005684  08005684  00006684  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800568c  0800568c  00007010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800568c  0800568c  0000668c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005690  08005690  00006690  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  08005694  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000039c  20000010  080056a4  00007010  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200003ac  080056a4  000073ac  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00007010  2**0
                  CONTENTS, READONLY
 12 .debug_info   000156bc  00000000  00000000  00007040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002fe1  00000000  00000000  0001c6fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001240  00000000  00000000  0001f6e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e27  00000000  00000000  00020920  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00025f41  00000000  00000000  00021747  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017ebf  00000000  00000000  00047688  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fe8cb  00000000  00000000  0005f547  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0015de12  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004c2c  00000000  00000000  0015de58  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006d  00000000  00000000  00162a84  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000010 	.word	0x20000010
 80001f4:	00000000 	.word	0x00000000
 80001f8:	0800562c 	.word	0x0800562c

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000014 	.word	0x20000014
 8000214:	0800562c 	.word	0x0800562c

08000218 <__gedf2>:
 8000218:	f04f 3cff 	mov.w	ip, #4294967295
 800021c:	e006      	b.n	800022c <__cmpdf2+0x4>
 800021e:	bf00      	nop

08000220 <__ledf2>:
 8000220:	f04f 0c01 	mov.w	ip, #1
 8000224:	e002      	b.n	800022c <__cmpdf2+0x4>
 8000226:	bf00      	nop

08000228 <__cmpdf2>:
 8000228:	f04f 0c01 	mov.w	ip, #1
 800022c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000230:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000234:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000238:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800023c:	bf18      	it	ne
 800023e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000242:	d01b      	beq.n	800027c <__cmpdf2+0x54>
 8000244:	b001      	add	sp, #4
 8000246:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800024a:	bf0c      	ite	eq
 800024c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000250:	ea91 0f03 	teqne	r1, r3
 8000254:	bf02      	ittt	eq
 8000256:	ea90 0f02 	teqeq	r0, r2
 800025a:	2000      	moveq	r0, #0
 800025c:	4770      	bxeq	lr
 800025e:	f110 0f00 	cmn.w	r0, #0
 8000262:	ea91 0f03 	teq	r1, r3
 8000266:	bf58      	it	pl
 8000268:	4299      	cmppl	r1, r3
 800026a:	bf08      	it	eq
 800026c:	4290      	cmpeq	r0, r2
 800026e:	bf2c      	ite	cs
 8000270:	17d8      	asrcs	r0, r3, #31
 8000272:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000276:	f040 0001 	orr.w	r0, r0, #1
 800027a:	4770      	bx	lr
 800027c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000280:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000284:	d102      	bne.n	800028c <__cmpdf2+0x64>
 8000286:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800028a:	d107      	bne.n	800029c <__cmpdf2+0x74>
 800028c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000290:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000294:	d1d6      	bne.n	8000244 <__cmpdf2+0x1c>
 8000296:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800029a:	d0d3      	beq.n	8000244 <__cmpdf2+0x1c>
 800029c:	f85d 0b04 	ldr.w	r0, [sp], #4
 80002a0:	4770      	bx	lr
 80002a2:	bf00      	nop

080002a4 <__aeabi_cdrcmple>:
 80002a4:	4684      	mov	ip, r0
 80002a6:	4610      	mov	r0, r2
 80002a8:	4662      	mov	r2, ip
 80002aa:	468c      	mov	ip, r1
 80002ac:	4619      	mov	r1, r3
 80002ae:	4663      	mov	r3, ip
 80002b0:	e000      	b.n	80002b4 <__aeabi_cdcmpeq>
 80002b2:	bf00      	nop

080002b4 <__aeabi_cdcmpeq>:
 80002b4:	b501      	push	{r0, lr}
 80002b6:	f7ff ffb7 	bl	8000228 <__cmpdf2>
 80002ba:	2800      	cmp	r0, #0
 80002bc:	bf48      	it	mi
 80002be:	f110 0f00 	cmnmi.w	r0, #0
 80002c2:	bd01      	pop	{r0, pc}

080002c4 <__aeabi_dcmpeq>:
 80002c4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80002c8:	f7ff fff4 	bl	80002b4 <__aeabi_cdcmpeq>
 80002cc:	bf0c      	ite	eq
 80002ce:	2001      	moveq	r0, #1
 80002d0:	2000      	movne	r0, #0
 80002d2:	f85d fb08 	ldr.w	pc, [sp], #8
 80002d6:	bf00      	nop

080002d8 <__aeabi_dcmplt>:
 80002d8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80002dc:	f7ff ffea 	bl	80002b4 <__aeabi_cdcmpeq>
 80002e0:	bf34      	ite	cc
 80002e2:	2001      	movcc	r0, #1
 80002e4:	2000      	movcs	r0, #0
 80002e6:	f85d fb08 	ldr.w	pc, [sp], #8
 80002ea:	bf00      	nop

080002ec <__aeabi_dcmple>:
 80002ec:	f84d ed08 	str.w	lr, [sp, #-8]!
 80002f0:	f7ff ffe0 	bl	80002b4 <__aeabi_cdcmpeq>
 80002f4:	bf94      	ite	ls
 80002f6:	2001      	movls	r0, #1
 80002f8:	2000      	movhi	r0, #0
 80002fa:	f85d fb08 	ldr.w	pc, [sp], #8
 80002fe:	bf00      	nop

08000300 <__aeabi_dcmpge>:
 8000300:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000304:	f7ff ffce 	bl	80002a4 <__aeabi_cdrcmple>
 8000308:	bf94      	ite	ls
 800030a:	2001      	movls	r0, #1
 800030c:	2000      	movhi	r0, #0
 800030e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000312:	bf00      	nop

08000314 <__aeabi_dcmpgt>:
 8000314:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000318:	f7ff ffc4 	bl	80002a4 <__aeabi_cdrcmple>
 800031c:	bf34      	ite	cc
 800031e:	2001      	movcc	r0, #1
 8000320:	2000      	movcs	r0, #0
 8000322:	f85d fb08 	ldr.w	pc, [sp], #8
 8000326:	bf00      	nop

08000328 <__aeabi_uldivmod>:
 8000328:	b953      	cbnz	r3, 8000340 <__aeabi_uldivmod+0x18>
 800032a:	b94a      	cbnz	r2, 8000340 <__aeabi_uldivmod+0x18>
 800032c:	2900      	cmp	r1, #0
 800032e:	bf08      	it	eq
 8000330:	2800      	cmpeq	r0, #0
 8000332:	bf1c      	itt	ne
 8000334:	f04f 31ff 	movne.w	r1, #4294967295
 8000338:	f04f 30ff 	movne.w	r0, #4294967295
 800033c:	f000 b988 	b.w	8000650 <__aeabi_idiv0>
 8000340:	f1ad 0c08 	sub.w	ip, sp, #8
 8000344:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000348:	f000 f806 	bl	8000358 <__udivmoddi4>
 800034c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000350:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000354:	b004      	add	sp, #16
 8000356:	4770      	bx	lr

08000358 <__udivmoddi4>:
 8000358:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800035c:	9d08      	ldr	r5, [sp, #32]
 800035e:	468e      	mov	lr, r1
 8000360:	4604      	mov	r4, r0
 8000362:	4688      	mov	r8, r1
 8000364:	2b00      	cmp	r3, #0
 8000366:	d14a      	bne.n	80003fe <__udivmoddi4+0xa6>
 8000368:	428a      	cmp	r2, r1
 800036a:	4617      	mov	r7, r2
 800036c:	d962      	bls.n	8000434 <__udivmoddi4+0xdc>
 800036e:	fab2 f682 	clz	r6, r2
 8000372:	b14e      	cbz	r6, 8000388 <__udivmoddi4+0x30>
 8000374:	f1c6 0320 	rsb	r3, r6, #32
 8000378:	fa01 f806 	lsl.w	r8, r1, r6
 800037c:	fa20 f303 	lsr.w	r3, r0, r3
 8000380:	40b7      	lsls	r7, r6
 8000382:	ea43 0808 	orr.w	r8, r3, r8
 8000386:	40b4      	lsls	r4, r6
 8000388:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800038c:	fa1f fc87 	uxth.w	ip, r7
 8000390:	fbb8 f1fe 	udiv	r1, r8, lr
 8000394:	0c23      	lsrs	r3, r4, #16
 8000396:	fb0e 8811 	mls	r8, lr, r1, r8
 800039a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800039e:	fb01 f20c 	mul.w	r2, r1, ip
 80003a2:	429a      	cmp	r2, r3
 80003a4:	d909      	bls.n	80003ba <__udivmoddi4+0x62>
 80003a6:	18fb      	adds	r3, r7, r3
 80003a8:	f101 30ff 	add.w	r0, r1, #4294967295
 80003ac:	f080 80ea 	bcs.w	8000584 <__udivmoddi4+0x22c>
 80003b0:	429a      	cmp	r2, r3
 80003b2:	f240 80e7 	bls.w	8000584 <__udivmoddi4+0x22c>
 80003b6:	3902      	subs	r1, #2
 80003b8:	443b      	add	r3, r7
 80003ba:	1a9a      	subs	r2, r3, r2
 80003bc:	b2a3      	uxth	r3, r4
 80003be:	fbb2 f0fe 	udiv	r0, r2, lr
 80003c2:	fb0e 2210 	mls	r2, lr, r0, r2
 80003c6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003ca:	fb00 fc0c 	mul.w	ip, r0, ip
 80003ce:	459c      	cmp	ip, r3
 80003d0:	d909      	bls.n	80003e6 <__udivmoddi4+0x8e>
 80003d2:	18fb      	adds	r3, r7, r3
 80003d4:	f100 32ff 	add.w	r2, r0, #4294967295
 80003d8:	f080 80d6 	bcs.w	8000588 <__udivmoddi4+0x230>
 80003dc:	459c      	cmp	ip, r3
 80003de:	f240 80d3 	bls.w	8000588 <__udivmoddi4+0x230>
 80003e2:	443b      	add	r3, r7
 80003e4:	3802      	subs	r0, #2
 80003e6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003ea:	eba3 030c 	sub.w	r3, r3, ip
 80003ee:	2100      	movs	r1, #0
 80003f0:	b11d      	cbz	r5, 80003fa <__udivmoddi4+0xa2>
 80003f2:	40f3      	lsrs	r3, r6
 80003f4:	2200      	movs	r2, #0
 80003f6:	e9c5 3200 	strd	r3, r2, [r5]
 80003fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003fe:	428b      	cmp	r3, r1
 8000400:	d905      	bls.n	800040e <__udivmoddi4+0xb6>
 8000402:	b10d      	cbz	r5, 8000408 <__udivmoddi4+0xb0>
 8000404:	e9c5 0100 	strd	r0, r1, [r5]
 8000408:	2100      	movs	r1, #0
 800040a:	4608      	mov	r0, r1
 800040c:	e7f5      	b.n	80003fa <__udivmoddi4+0xa2>
 800040e:	fab3 f183 	clz	r1, r3
 8000412:	2900      	cmp	r1, #0
 8000414:	d146      	bne.n	80004a4 <__udivmoddi4+0x14c>
 8000416:	4573      	cmp	r3, lr
 8000418:	d302      	bcc.n	8000420 <__udivmoddi4+0xc8>
 800041a:	4282      	cmp	r2, r0
 800041c:	f200 8105 	bhi.w	800062a <__udivmoddi4+0x2d2>
 8000420:	1a84      	subs	r4, r0, r2
 8000422:	eb6e 0203 	sbc.w	r2, lr, r3
 8000426:	2001      	movs	r0, #1
 8000428:	4690      	mov	r8, r2
 800042a:	2d00      	cmp	r5, #0
 800042c:	d0e5      	beq.n	80003fa <__udivmoddi4+0xa2>
 800042e:	e9c5 4800 	strd	r4, r8, [r5]
 8000432:	e7e2      	b.n	80003fa <__udivmoddi4+0xa2>
 8000434:	2a00      	cmp	r2, #0
 8000436:	f000 8090 	beq.w	800055a <__udivmoddi4+0x202>
 800043a:	fab2 f682 	clz	r6, r2
 800043e:	2e00      	cmp	r6, #0
 8000440:	f040 80a4 	bne.w	800058c <__udivmoddi4+0x234>
 8000444:	1a8a      	subs	r2, r1, r2
 8000446:	0c03      	lsrs	r3, r0, #16
 8000448:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800044c:	b280      	uxth	r0, r0
 800044e:	b2bc      	uxth	r4, r7
 8000450:	2101      	movs	r1, #1
 8000452:	fbb2 fcfe 	udiv	ip, r2, lr
 8000456:	fb0e 221c 	mls	r2, lr, ip, r2
 800045a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800045e:	fb04 f20c 	mul.w	r2, r4, ip
 8000462:	429a      	cmp	r2, r3
 8000464:	d907      	bls.n	8000476 <__udivmoddi4+0x11e>
 8000466:	18fb      	adds	r3, r7, r3
 8000468:	f10c 38ff 	add.w	r8, ip, #4294967295
 800046c:	d202      	bcs.n	8000474 <__udivmoddi4+0x11c>
 800046e:	429a      	cmp	r2, r3
 8000470:	f200 80e0 	bhi.w	8000634 <__udivmoddi4+0x2dc>
 8000474:	46c4      	mov	ip, r8
 8000476:	1a9b      	subs	r3, r3, r2
 8000478:	fbb3 f2fe 	udiv	r2, r3, lr
 800047c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000480:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000484:	fb02 f404 	mul.w	r4, r2, r4
 8000488:	429c      	cmp	r4, r3
 800048a:	d907      	bls.n	800049c <__udivmoddi4+0x144>
 800048c:	18fb      	adds	r3, r7, r3
 800048e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000492:	d202      	bcs.n	800049a <__udivmoddi4+0x142>
 8000494:	429c      	cmp	r4, r3
 8000496:	f200 80ca 	bhi.w	800062e <__udivmoddi4+0x2d6>
 800049a:	4602      	mov	r2, r0
 800049c:	1b1b      	subs	r3, r3, r4
 800049e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80004a2:	e7a5      	b.n	80003f0 <__udivmoddi4+0x98>
 80004a4:	f1c1 0620 	rsb	r6, r1, #32
 80004a8:	408b      	lsls	r3, r1
 80004aa:	fa22 f706 	lsr.w	r7, r2, r6
 80004ae:	431f      	orrs	r7, r3
 80004b0:	fa0e f401 	lsl.w	r4, lr, r1
 80004b4:	fa20 f306 	lsr.w	r3, r0, r6
 80004b8:	fa2e fe06 	lsr.w	lr, lr, r6
 80004bc:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80004c0:	4323      	orrs	r3, r4
 80004c2:	fa00 f801 	lsl.w	r8, r0, r1
 80004c6:	fa1f fc87 	uxth.w	ip, r7
 80004ca:	fbbe f0f9 	udiv	r0, lr, r9
 80004ce:	0c1c      	lsrs	r4, r3, #16
 80004d0:	fb09 ee10 	mls	lr, r9, r0, lr
 80004d4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80004d8:	fb00 fe0c 	mul.w	lr, r0, ip
 80004dc:	45a6      	cmp	lr, r4
 80004de:	fa02 f201 	lsl.w	r2, r2, r1
 80004e2:	d909      	bls.n	80004f8 <__udivmoddi4+0x1a0>
 80004e4:	193c      	adds	r4, r7, r4
 80004e6:	f100 3aff 	add.w	sl, r0, #4294967295
 80004ea:	f080 809c 	bcs.w	8000626 <__udivmoddi4+0x2ce>
 80004ee:	45a6      	cmp	lr, r4
 80004f0:	f240 8099 	bls.w	8000626 <__udivmoddi4+0x2ce>
 80004f4:	3802      	subs	r0, #2
 80004f6:	443c      	add	r4, r7
 80004f8:	eba4 040e 	sub.w	r4, r4, lr
 80004fc:	fa1f fe83 	uxth.w	lr, r3
 8000500:	fbb4 f3f9 	udiv	r3, r4, r9
 8000504:	fb09 4413 	mls	r4, r9, r3, r4
 8000508:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 800050c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000510:	45a4      	cmp	ip, r4
 8000512:	d908      	bls.n	8000526 <__udivmoddi4+0x1ce>
 8000514:	193c      	adds	r4, r7, r4
 8000516:	f103 3eff 	add.w	lr, r3, #4294967295
 800051a:	f080 8082 	bcs.w	8000622 <__udivmoddi4+0x2ca>
 800051e:	45a4      	cmp	ip, r4
 8000520:	d97f      	bls.n	8000622 <__udivmoddi4+0x2ca>
 8000522:	3b02      	subs	r3, #2
 8000524:	443c      	add	r4, r7
 8000526:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800052a:	eba4 040c 	sub.w	r4, r4, ip
 800052e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000532:	4564      	cmp	r4, ip
 8000534:	4673      	mov	r3, lr
 8000536:	46e1      	mov	r9, ip
 8000538:	d362      	bcc.n	8000600 <__udivmoddi4+0x2a8>
 800053a:	d05f      	beq.n	80005fc <__udivmoddi4+0x2a4>
 800053c:	b15d      	cbz	r5, 8000556 <__udivmoddi4+0x1fe>
 800053e:	ebb8 0203 	subs.w	r2, r8, r3
 8000542:	eb64 0409 	sbc.w	r4, r4, r9
 8000546:	fa04 f606 	lsl.w	r6, r4, r6
 800054a:	fa22 f301 	lsr.w	r3, r2, r1
 800054e:	431e      	orrs	r6, r3
 8000550:	40cc      	lsrs	r4, r1
 8000552:	e9c5 6400 	strd	r6, r4, [r5]
 8000556:	2100      	movs	r1, #0
 8000558:	e74f      	b.n	80003fa <__udivmoddi4+0xa2>
 800055a:	fbb1 fcf2 	udiv	ip, r1, r2
 800055e:	0c01      	lsrs	r1, r0, #16
 8000560:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000564:	b280      	uxth	r0, r0
 8000566:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800056a:	463b      	mov	r3, r7
 800056c:	4638      	mov	r0, r7
 800056e:	463c      	mov	r4, r7
 8000570:	46b8      	mov	r8, r7
 8000572:	46be      	mov	lr, r7
 8000574:	2620      	movs	r6, #32
 8000576:	fbb1 f1f7 	udiv	r1, r1, r7
 800057a:	eba2 0208 	sub.w	r2, r2, r8
 800057e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000582:	e766      	b.n	8000452 <__udivmoddi4+0xfa>
 8000584:	4601      	mov	r1, r0
 8000586:	e718      	b.n	80003ba <__udivmoddi4+0x62>
 8000588:	4610      	mov	r0, r2
 800058a:	e72c      	b.n	80003e6 <__udivmoddi4+0x8e>
 800058c:	f1c6 0220 	rsb	r2, r6, #32
 8000590:	fa2e f302 	lsr.w	r3, lr, r2
 8000594:	40b7      	lsls	r7, r6
 8000596:	40b1      	lsls	r1, r6
 8000598:	fa20 f202 	lsr.w	r2, r0, r2
 800059c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80005a0:	430a      	orrs	r2, r1
 80005a2:	fbb3 f8fe 	udiv	r8, r3, lr
 80005a6:	b2bc      	uxth	r4, r7
 80005a8:	fb0e 3318 	mls	r3, lr, r8, r3
 80005ac:	0c11      	lsrs	r1, r2, #16
 80005ae:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80005b2:	fb08 f904 	mul.w	r9, r8, r4
 80005b6:	40b0      	lsls	r0, r6
 80005b8:	4589      	cmp	r9, r1
 80005ba:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80005be:	b280      	uxth	r0, r0
 80005c0:	d93e      	bls.n	8000640 <__udivmoddi4+0x2e8>
 80005c2:	1879      	adds	r1, r7, r1
 80005c4:	f108 3cff 	add.w	ip, r8, #4294967295
 80005c8:	d201      	bcs.n	80005ce <__udivmoddi4+0x276>
 80005ca:	4589      	cmp	r9, r1
 80005cc:	d81f      	bhi.n	800060e <__udivmoddi4+0x2b6>
 80005ce:	eba1 0109 	sub.w	r1, r1, r9
 80005d2:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d6:	fb09 f804 	mul.w	r8, r9, r4
 80005da:	fb0e 1119 	mls	r1, lr, r9, r1
 80005de:	b292      	uxth	r2, r2
 80005e0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80005e4:	4542      	cmp	r2, r8
 80005e6:	d229      	bcs.n	800063c <__udivmoddi4+0x2e4>
 80005e8:	18ba      	adds	r2, r7, r2
 80005ea:	f109 31ff 	add.w	r1, r9, #4294967295
 80005ee:	d2c4      	bcs.n	800057a <__udivmoddi4+0x222>
 80005f0:	4542      	cmp	r2, r8
 80005f2:	d2c2      	bcs.n	800057a <__udivmoddi4+0x222>
 80005f4:	f1a9 0102 	sub.w	r1, r9, #2
 80005f8:	443a      	add	r2, r7
 80005fa:	e7be      	b.n	800057a <__udivmoddi4+0x222>
 80005fc:	45f0      	cmp	r8, lr
 80005fe:	d29d      	bcs.n	800053c <__udivmoddi4+0x1e4>
 8000600:	ebbe 0302 	subs.w	r3, lr, r2
 8000604:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000608:	3801      	subs	r0, #1
 800060a:	46e1      	mov	r9, ip
 800060c:	e796      	b.n	800053c <__udivmoddi4+0x1e4>
 800060e:	eba7 0909 	sub.w	r9, r7, r9
 8000612:	4449      	add	r1, r9
 8000614:	f1a8 0c02 	sub.w	ip, r8, #2
 8000618:	fbb1 f9fe 	udiv	r9, r1, lr
 800061c:	fb09 f804 	mul.w	r8, r9, r4
 8000620:	e7db      	b.n	80005da <__udivmoddi4+0x282>
 8000622:	4673      	mov	r3, lr
 8000624:	e77f      	b.n	8000526 <__udivmoddi4+0x1ce>
 8000626:	4650      	mov	r0, sl
 8000628:	e766      	b.n	80004f8 <__udivmoddi4+0x1a0>
 800062a:	4608      	mov	r0, r1
 800062c:	e6fd      	b.n	800042a <__udivmoddi4+0xd2>
 800062e:	443b      	add	r3, r7
 8000630:	3a02      	subs	r2, #2
 8000632:	e733      	b.n	800049c <__udivmoddi4+0x144>
 8000634:	f1ac 0c02 	sub.w	ip, ip, #2
 8000638:	443b      	add	r3, r7
 800063a:	e71c      	b.n	8000476 <__udivmoddi4+0x11e>
 800063c:	4649      	mov	r1, r9
 800063e:	e79c      	b.n	800057a <__udivmoddi4+0x222>
 8000640:	eba1 0109 	sub.w	r1, r1, r9
 8000644:	46c4      	mov	ip, r8
 8000646:	fbb1 f9fe 	udiv	r9, r1, lr
 800064a:	fb09 f804 	mul.w	r8, r9, r4
 800064e:	e7c4      	b.n	80005da <__udivmoddi4+0x282>

08000650 <__aeabi_idiv0>:
 8000650:	4770      	bx	lr
 8000652:	bf00      	nop

08000654 <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 8000654:	b580      	push	{r7, lr}
 8000656:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8000658:	4b0d      	ldr	r3, [pc, #52]	@ (8000690 <MX_CRC_Init+0x3c>)
 800065a:	4a0e      	ldr	r2, [pc, #56]	@ (8000694 <MX_CRC_Init+0x40>)
 800065c:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 800065e:	4b0c      	ldr	r3, [pc, #48]	@ (8000690 <MX_CRC_Init+0x3c>)
 8000660:	2200      	movs	r2, #0
 8000662:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8000664:	4b0a      	ldr	r3, [pc, #40]	@ (8000690 <MX_CRC_Init+0x3c>)
 8000666:	2200      	movs	r2, #0
 8000668:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 800066a:	4b09      	ldr	r3, [pc, #36]	@ (8000690 <MX_CRC_Init+0x3c>)
 800066c:	2200      	movs	r2, #0
 800066e:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8000670:	4b07      	ldr	r3, [pc, #28]	@ (8000690 <MX_CRC_Init+0x3c>)
 8000672:	2200      	movs	r2, #0
 8000674:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8000676:	4b06      	ldr	r3, [pc, #24]	@ (8000690 <MX_CRC_Init+0x3c>)
 8000678:	2201      	movs	r2, #1
 800067a:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 800067c:	4804      	ldr	r0, [pc, #16]	@ (8000690 <MX_CRC_Init+0x3c>)
 800067e:	f001 f8b1 	bl	80017e4 <HAL_CRC_Init>
 8000682:	4603      	mov	r3, r0
 8000684:	2b00      	cmp	r3, #0
 8000686:	d001      	beq.n	800068c <MX_CRC_Init+0x38>
  {
    Error_Handler();
 8000688:	f000 f91e 	bl	80008c8 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 800068c:	bf00      	nop
 800068e:	bd80      	pop	{r7, pc}
 8000690:	20000090 	.word	0x20000090
 8000694:	40023000 	.word	0x40023000

08000698 <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 8000698:	b480      	push	{r7}
 800069a:	b085      	sub	sp, #20
 800069c:	af00      	add	r7, sp, #0
 800069e:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 80006a0:	687b      	ldr	r3, [r7, #4]
 80006a2:	681b      	ldr	r3, [r3, #0]
 80006a4:	4a0a      	ldr	r2, [pc, #40]	@ (80006d0 <HAL_CRC_MspInit+0x38>)
 80006a6:	4293      	cmp	r3, r2
 80006a8:	d10b      	bne.n	80006c2 <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 80006aa:	4b0a      	ldr	r3, [pc, #40]	@ (80006d4 <HAL_CRC_MspInit+0x3c>)
 80006ac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80006ae:	4a09      	ldr	r2, [pc, #36]	@ (80006d4 <HAL_CRC_MspInit+0x3c>)
 80006b0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80006b4:	6493      	str	r3, [r2, #72]	@ 0x48
 80006b6:	4b07      	ldr	r3, [pc, #28]	@ (80006d4 <HAL_CRC_MspInit+0x3c>)
 80006b8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80006ba:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80006be:	60fb      	str	r3, [r7, #12]
 80006c0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 80006c2:	bf00      	nop
 80006c4:	3714      	adds	r7, #20
 80006c6:	46bd      	mov	sp, r7
 80006c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006cc:	4770      	bx	lr
 80006ce:	bf00      	nop
 80006d0:	40023000 	.word	0x40023000
 80006d4:	40021000 	.word	0x40021000

080006d8 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 80006d8:	b580      	push	{r7, lr}
 80006da:	b088      	sub	sp, #32
 80006dc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006de:	f107 030c 	add.w	r3, r7, #12
 80006e2:	2200      	movs	r2, #0
 80006e4:	601a      	str	r2, [r3, #0]
 80006e6:	605a      	str	r2, [r3, #4]
 80006e8:	609a      	str	r2, [r3, #8]
 80006ea:	60da      	str	r2, [r3, #12]
 80006ec:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006ee:	4b45      	ldr	r3, [pc, #276]	@ (8000804 <MX_GPIO_Init+0x12c>)
 80006f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006f2:	4a44      	ldr	r2, [pc, #272]	@ (8000804 <MX_GPIO_Init+0x12c>)
 80006f4:	f043 0304 	orr.w	r3, r3, #4
 80006f8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80006fa:	4b42      	ldr	r3, [pc, #264]	@ (8000804 <MX_GPIO_Init+0x12c>)
 80006fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006fe:	f003 0304 	and.w	r3, r3, #4
 8000702:	60bb      	str	r3, [r7, #8]
 8000704:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000706:	4b3f      	ldr	r3, [pc, #252]	@ (8000804 <MX_GPIO_Init+0x12c>)
 8000708:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800070a:	4a3e      	ldr	r2, [pc, #248]	@ (8000804 <MX_GPIO_Init+0x12c>)
 800070c:	f043 0301 	orr.w	r3, r3, #1
 8000710:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000712:	4b3c      	ldr	r3, [pc, #240]	@ (8000804 <MX_GPIO_Init+0x12c>)
 8000714:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000716:	f003 0301 	and.w	r3, r3, #1
 800071a:	607b      	str	r3, [r7, #4]
 800071c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800071e:	4b39      	ldr	r3, [pc, #228]	@ (8000804 <MX_GPIO_Init+0x12c>)
 8000720:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000722:	4a38      	ldr	r2, [pc, #224]	@ (8000804 <MX_GPIO_Init+0x12c>)
 8000724:	f043 0302 	orr.w	r3, r3, #2
 8000728:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800072a:	4b36      	ldr	r3, [pc, #216]	@ (8000804 <MX_GPIO_Init+0x12c>)
 800072c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800072e:	f003 0302 	and.w	r3, r3, #2
 8000732:	603b      	str	r3, [r7, #0]
 8000734:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(UserLed_GPIO_Port, UserLed_Pin, GPIO_PIN_RESET);
 8000736:	2200      	movs	r2, #0
 8000738:	2120      	movs	r1, #32
 800073a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800073e:	f001 fb85 	bl	8001e4c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, WhiteLedRight_Pin|RedLedRight_Pin|WhiteLedLeft_Pin|RedLedLeft_Pin, GPIO_PIN_RESET);
 8000742:	2200      	movs	r2, #0
 8000744:	f24c 0106 	movw	r1, #49158	@ 0xc006
 8000748:	482f      	ldr	r0, [pc, #188]	@ (8000808 <MX_GPIO_Init+0x130>)
 800074a:	f001 fb7f 	bl	8001e4c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RTR_OUT_GPIO_Port, RTR_OUT_Pin, GPIO_PIN_RESET);
 800074e:	2200      	movs	r2, #0
 8000750:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000754:	482d      	ldr	r0, [pc, #180]	@ (800080c <MX_GPIO_Init+0x134>)
 8000756:	f001 fb79 	bl	8001e4c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : UserButton_Pin */
  GPIO_InitStruct.Pin = UserButton_Pin;
 800075a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800075e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000760:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000764:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000766:	2300      	movs	r3, #0
 8000768:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(UserButton_GPIO_Port, &GPIO_InitStruct);
 800076a:	f107 030c 	add.w	r3, r7, #12
 800076e:	4619      	mov	r1, r3
 8000770:	4826      	ldr	r0, [pc, #152]	@ (800080c <MX_GPIO_Init+0x134>)
 8000772:	f001 f9e9 	bl	8001b48 <HAL_GPIO_Init>

  /*Configure GPIO pin : UserLed_Pin */
  GPIO_InitStruct.Pin = UserLed_Pin;
 8000776:	2320      	movs	r3, #32
 8000778:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800077a:	2301      	movs	r3, #1
 800077c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800077e:	2300      	movs	r3, #0
 8000780:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000782:	2300      	movs	r3, #0
 8000784:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(UserLed_GPIO_Port, &GPIO_InitStruct);
 8000786:	f107 030c 	add.w	r3, r7, #12
 800078a:	4619      	mov	r1, r3
 800078c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000790:	f001 f9da 	bl	8001b48 <HAL_GPIO_Init>

  /*Configure GPIO pins : WhiteLedRight_Pin RedLedRight_Pin WhiteLedLeft_Pin RedLedLeft_Pin */
  GPIO_InitStruct.Pin = WhiteLedRight_Pin|RedLedRight_Pin|WhiteLedLeft_Pin|RedLedLeft_Pin;
 8000794:	f24c 0306 	movw	r3, #49158	@ 0xc006
 8000798:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800079a:	2301      	movs	r3, #1
 800079c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800079e:	2300      	movs	r3, #0
 80007a0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007a2:	2300      	movs	r3, #0
 80007a4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007a6:	f107 030c 	add.w	r3, r7, #12
 80007aa:	4619      	mov	r1, r3
 80007ac:	4816      	ldr	r0, [pc, #88]	@ (8000808 <MX_GPIO_Init+0x130>)
 80007ae:	f001 f9cb 	bl	8001b48 <HAL_GPIO_Init>

  /*Configure GPIO pin : RTR_IN_Pin */
  GPIO_InitStruct.Pin = RTR_IN_Pin;
 80007b2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80007b6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007b8:	2300      	movs	r3, #0
 80007ba:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80007bc:	2302      	movs	r3, #2
 80007be:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(RTR_IN_GPIO_Port, &GPIO_InitStruct);
 80007c0:	f107 030c 	add.w	r3, r7, #12
 80007c4:	4619      	mov	r1, r3
 80007c6:	4811      	ldr	r0, [pc, #68]	@ (800080c <MX_GPIO_Init+0x134>)
 80007c8:	f001 f9be 	bl	8001b48 <HAL_GPIO_Init>

  /*Configure GPIO pin : RTR_OUT_Pin */
  GPIO_InitStruct.Pin = RTR_OUT_Pin;
 80007cc:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80007d0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007d2:	2301      	movs	r3, #1
 80007d4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007d6:	2300      	movs	r3, #0
 80007d8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007da:	2300      	movs	r3, #0
 80007dc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(RTR_OUT_GPIO_Port, &GPIO_InitStruct);
 80007de:	f107 030c 	add.w	r3, r7, #12
 80007e2:	4619      	mov	r1, r3
 80007e4:	4809      	ldr	r0, [pc, #36]	@ (800080c <MX_GPIO_Init+0x134>)
 80007e6:	f001 f9af 	bl	8001b48 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80007ea:	2200      	movs	r2, #0
 80007ec:	2100      	movs	r1, #0
 80007ee:	2028      	movs	r0, #40	@ 0x28
 80007f0:	f000 ffc3 	bl	800177a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80007f4:	2028      	movs	r0, #40	@ 0x28
 80007f6:	f000 ffda 	bl	80017ae <HAL_NVIC_EnableIRQ>

}
 80007fa:	bf00      	nop
 80007fc:	3720      	adds	r7, #32
 80007fe:	46bd      	mov	sp, r7
 8000800:	bd80      	pop	{r7, pc}
 8000802:	bf00      	nop
 8000804:	40021000 	.word	0x40021000
 8000808:	48000400 	.word	0x48000400
 800080c:	48000800 	.word	0x48000800

08000810 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000810:	b580      	push	{r7, lr}
 8000812:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000814:	f000 fe65 	bl	80014e2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000818:	f000 f816 	bl	8000848 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800081c:	f7ff ff5c 	bl	80006d8 <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 8000820:	f000 fc9e 	bl	8001160 <MX_LPUART1_UART_Init>
  MX_USART2_UART_Init();
 8000824:	f000 fce6 	bl	80011f4 <MX_USART2_UART_Init>
  MX_CRC_Init();
 8000828:	f7ff ff14 	bl	8000654 <MX_CRC_Init>
  MX_TIM1_Init();
 800082c:	f000 f8de 	bl	80009ec <MX_TIM1_Init>
  MX_TIM2_Init();
 8000830:	f000 f994 	bl	8000b5c <MX_TIM2_Init>
  MX_TIM3_Init();
 8000834:	f000 f9e6 	bl	8000c04 <MX_TIM3_Init>
  MX_TIM4_Init();
 8000838:	f000 fa3a 	bl	8000cb0 <MX_TIM4_Init>
  MX_TIM8_Init();
 800083c:	f000 fac4 	bl	8000dc8 <MX_TIM8_Init>
  MX_TIM6_Init();
 8000840:	f000 fa8c 	bl	8000d5c <MX_TIM6_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000844:	bf00      	nop
 8000846:	e7fd      	b.n	8000844 <main+0x34>

08000848 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	b094      	sub	sp, #80	@ 0x50
 800084c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800084e:	f107 0318 	add.w	r3, r7, #24
 8000852:	2238      	movs	r2, #56	@ 0x38
 8000854:	2100      	movs	r1, #0
 8000856:	4618      	mov	r0, r3
 8000858:	f004 febc 	bl	80055d4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800085c:	1d3b      	adds	r3, r7, #4
 800085e:	2200      	movs	r2, #0
 8000860:	601a      	str	r2, [r3, #0]
 8000862:	605a      	str	r2, [r3, #4]
 8000864:	609a      	str	r2, [r3, #8]
 8000866:	60da      	str	r2, [r3, #12]
 8000868:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800086a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800086e:	f001 fb1d 	bl	8001eac <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000872:	2302      	movs	r3, #2
 8000874:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000876:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800087a:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800087c:	2340      	movs	r3, #64	@ 0x40
 800087e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000880:	2300      	movs	r3, #0
 8000882:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000884:	f107 0318 	add.w	r3, r7, #24
 8000888:	4618      	mov	r0, r3
 800088a:	f001 fbc3 	bl	8002014 <HAL_RCC_OscConfig>
 800088e:	4603      	mov	r3, r0
 8000890:	2b00      	cmp	r3, #0
 8000892:	d001      	beq.n	8000898 <SystemClock_Config+0x50>
  {
    Error_Handler();
 8000894:	f000 f818 	bl	80008c8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000898:	230f      	movs	r3, #15
 800089a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800089c:	2301      	movs	r3, #1
 800089e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008a0:	2300      	movs	r3, #0
 80008a2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80008a4:	2300      	movs	r3, #0
 80008a6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80008a8:	2300      	movs	r3, #0
 80008aa:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80008ac:	1d3b      	adds	r3, r7, #4
 80008ae:	2100      	movs	r1, #0
 80008b0:	4618      	mov	r0, r3
 80008b2:	f001 fec1 	bl	8002638 <HAL_RCC_ClockConfig>
 80008b6:	4603      	mov	r3, r0
 80008b8:	2b00      	cmp	r3, #0
 80008ba:	d001      	beq.n	80008c0 <SystemClock_Config+0x78>
  {
    Error_Handler();
 80008bc:	f000 f804 	bl	80008c8 <Error_Handler>
  }
}
 80008c0:	bf00      	nop
 80008c2:	3750      	adds	r7, #80	@ 0x50
 80008c4:	46bd      	mov	sp, r7
 80008c6:	bd80      	pop	{r7, pc}

080008c8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008c8:	b480      	push	{r7}
 80008ca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008cc:	b672      	cpsid	i
}
 80008ce:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008d0:	bf00      	nop
 80008d2:	e7fd      	b.n	80008d0 <Error_Handler+0x8>

080008d4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008d4:	b580      	push	{r7, lr}
 80008d6:	b082      	sub	sp, #8
 80008d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008da:	4b0f      	ldr	r3, [pc, #60]	@ (8000918 <HAL_MspInit+0x44>)
 80008dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80008de:	4a0e      	ldr	r2, [pc, #56]	@ (8000918 <HAL_MspInit+0x44>)
 80008e0:	f043 0301 	orr.w	r3, r3, #1
 80008e4:	6613      	str	r3, [r2, #96]	@ 0x60
 80008e6:	4b0c      	ldr	r3, [pc, #48]	@ (8000918 <HAL_MspInit+0x44>)
 80008e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80008ea:	f003 0301 	and.w	r3, r3, #1
 80008ee:	607b      	str	r3, [r7, #4]
 80008f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008f2:	4b09      	ldr	r3, [pc, #36]	@ (8000918 <HAL_MspInit+0x44>)
 80008f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80008f6:	4a08      	ldr	r2, [pc, #32]	@ (8000918 <HAL_MspInit+0x44>)
 80008f8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80008fc:	6593      	str	r3, [r2, #88]	@ 0x58
 80008fe:	4b06      	ldr	r3, [pc, #24]	@ (8000918 <HAL_MspInit+0x44>)
 8000900:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000902:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000906:	603b      	str	r3, [r7, #0]
 8000908:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800090a:	f001 fb73 	bl	8001ff4 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800090e:	bf00      	nop
 8000910:	3708      	adds	r7, #8
 8000912:	46bd      	mov	sp, r7
 8000914:	bd80      	pop	{r7, pc}
 8000916:	bf00      	nop
 8000918:	40021000 	.word	0x40021000

0800091c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800091c:	b480      	push	{r7}
 800091e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000920:	bf00      	nop
 8000922:	e7fd      	b.n	8000920 <NMI_Handler+0x4>

08000924 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000924:	b480      	push	{r7}
 8000926:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000928:	bf00      	nop
 800092a:	e7fd      	b.n	8000928 <HardFault_Handler+0x4>

0800092c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800092c:	b480      	push	{r7}
 800092e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000930:	bf00      	nop
 8000932:	e7fd      	b.n	8000930 <MemManage_Handler+0x4>

08000934 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000934:	b480      	push	{r7}
 8000936:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000938:	bf00      	nop
 800093a:	e7fd      	b.n	8000938 <BusFault_Handler+0x4>

0800093c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800093c:	b480      	push	{r7}
 800093e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000940:	bf00      	nop
 8000942:	e7fd      	b.n	8000940 <UsageFault_Handler+0x4>

08000944 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000944:	b480      	push	{r7}
 8000946:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000948:	bf00      	nop
 800094a:	46bd      	mov	sp, r7
 800094c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000950:	4770      	bx	lr

08000952 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000952:	b480      	push	{r7}
 8000954:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000956:	bf00      	nop
 8000958:	46bd      	mov	sp, r7
 800095a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800095e:	4770      	bx	lr

08000960 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000960:	b480      	push	{r7}
 8000962:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000964:	bf00      	nop
 8000966:	46bd      	mov	sp, r7
 8000968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800096c:	4770      	bx	lr

0800096e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800096e:	b580      	push	{r7, lr}
 8000970:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000972:	f000 fe09 	bl	8001588 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000976:	bf00      	nop
 8000978:	bd80      	pop	{r7, pc}
	...

0800097c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 800097c:	b580      	push	{r7, lr}
 800097e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000980:	4802      	ldr	r0, [pc, #8]	@ (800098c <USART2_IRQHandler+0x10>)
 8000982:	f003 fc4b 	bl	800421c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000986:	bf00      	nop
 8000988:	bd80      	pop	{r7, pc}
 800098a:	bf00      	nop
 800098c:	20000310 	.word	0x20000310

08000990 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(UserButton_Pin);
 8000994:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8000998:	f001 fa70 	bl	8001e7c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800099c:	bf00      	nop
 800099e:	bd80      	pop	{r7, pc}

080009a0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80009a4:	4802      	ldr	r0, [pc, #8]	@ (80009b0 <TIM6_DAC_IRQHandler+0x10>)
 80009a6:	f002 fc05 	bl	80031b4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80009aa:	bf00      	nop
 80009ac:	bd80      	pop	{r7, pc}
 80009ae:	bf00      	nop
 80009b0:	200001e4 	.word	0x200001e4

080009b4 <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 80009b8:	4802      	ldr	r0, [pc, #8]	@ (80009c4 <LPUART1_IRQHandler+0x10>)
 80009ba:	f003 fc2f 	bl	800421c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 80009be:	bf00      	nop
 80009c0:	bd80      	pop	{r7, pc}
 80009c2:	bf00      	nop
 80009c4:	2000027c 	.word	0x2000027c

080009c8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80009c8:	b480      	push	{r7}
 80009ca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80009cc:	4b06      	ldr	r3, [pc, #24]	@ (80009e8 <SystemInit+0x20>)
 80009ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80009d2:	4a05      	ldr	r2, [pc, #20]	@ (80009e8 <SystemInit+0x20>)
 80009d4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80009d8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80009dc:	bf00      	nop
 80009de:	46bd      	mov	sp, r7
 80009e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e4:	4770      	bx	lr
 80009e6:	bf00      	nop
 80009e8:	e000ed00 	.word	0xe000ed00

080009ec <MX_TIM1_Init>:
TIM_HandleTypeDef htim6;
TIM_HandleTypeDef htim8;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80009ec:	b580      	push	{r7, lr}
 80009ee:	b098      	sub	sp, #96	@ 0x60
 80009f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80009f2:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80009f6:	2200      	movs	r2, #0
 80009f8:	601a      	str	r2, [r3, #0]
 80009fa:	605a      	str	r2, [r3, #4]
 80009fc:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80009fe:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000a02:	2200      	movs	r2, #0
 8000a04:	601a      	str	r2, [r3, #0]
 8000a06:	605a      	str	r2, [r3, #4]
 8000a08:	609a      	str	r2, [r3, #8]
 8000a0a:	60da      	str	r2, [r3, #12]
 8000a0c:	611a      	str	r2, [r3, #16]
 8000a0e:	615a      	str	r2, [r3, #20]
 8000a10:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000a12:	1d3b      	adds	r3, r7, #4
 8000a14:	2234      	movs	r2, #52	@ 0x34
 8000a16:	2100      	movs	r1, #0
 8000a18:	4618      	mov	r0, r3
 8000a1a:	f004 fddb 	bl	80055d4 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000a1e:	4b4d      	ldr	r3, [pc, #308]	@ (8000b54 <MX_TIM1_Init+0x168>)
 8000a20:	4a4d      	ldr	r2, [pc, #308]	@ (8000b58 <MX_TIM1_Init+0x16c>)
 8000a22:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000a24:	4b4b      	ldr	r3, [pc, #300]	@ (8000b54 <MX_TIM1_Init+0x168>)
 8000a26:	2200      	movs	r2, #0
 8000a28:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a2a:	4b4a      	ldr	r3, [pc, #296]	@ (8000b54 <MX_TIM1_Init+0x168>)
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 8000a30:	4b48      	ldr	r3, [pc, #288]	@ (8000b54 <MX_TIM1_Init+0x168>)
 8000a32:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000a36:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a38:	4b46      	ldr	r3, [pc, #280]	@ (8000b54 <MX_TIM1_Init+0x168>)
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000a3e:	4b45      	ldr	r3, [pc, #276]	@ (8000b54 <MX_TIM1_Init+0x168>)
 8000a40:	2200      	movs	r2, #0
 8000a42:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a44:	4b43      	ldr	r3, [pc, #268]	@ (8000b54 <MX_TIM1_Init+0x168>)
 8000a46:	2200      	movs	r2, #0
 8000a48:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000a4a:	4842      	ldr	r0, [pc, #264]	@ (8000b54 <MX_TIM1_Init+0x168>)
 8000a4c:	f002 fab5 	bl	8002fba <HAL_TIM_PWM_Init>
 8000a50:	4603      	mov	r3, r0
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	d001      	beq.n	8000a5a <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8000a56:	f7ff ff37 	bl	80008c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a5a:	2300      	movs	r3, #0
 8000a5c:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000a5e:	2300      	movs	r3, #0
 8000a60:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a62:	2300      	movs	r3, #0
 8000a64:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000a66:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000a6a:	4619      	mov	r1, r3
 8000a6c:	4839      	ldr	r0, [pc, #228]	@ (8000b54 <MX_TIM1_Init+0x168>)
 8000a6e:	f003 fa15 	bl	8003e9c <HAL_TIMEx_MasterConfigSynchronization>
 8000a72:	4603      	mov	r3, r0
 8000a74:	2b00      	cmp	r3, #0
 8000a76:	d001      	beq.n	8000a7c <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8000a78:	f7ff ff26 	bl	80008c8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000a7c:	2360      	movs	r3, #96	@ 0x60
 8000a7e:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 757;
 8000a80:	f240 23f5 	movw	r3, #757	@ 0x2f5
 8000a84:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000a86:	2300      	movs	r3, #0
 8000a88:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000a8e:	2300      	movs	r3, #0
 8000a90:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000a92:	2300      	movs	r3, #0
 8000a94:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000a96:	2300      	movs	r3, #0
 8000a98:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000a9a:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	482c      	ldr	r0, [pc, #176]	@ (8000b54 <MX_TIM1_Init+0x168>)
 8000aa4:	f002 fcd6 	bl	8003454 <HAL_TIM_PWM_ConfigChannel>
 8000aa8:	4603      	mov	r3, r0
 8000aaa:	2b00      	cmp	r3, #0
 8000aac:	d001      	beq.n	8000ab2 <MX_TIM1_Init+0xc6>
  {
    Error_Handler();
 8000aae:	f7ff ff0b 	bl	80008c8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000ab2:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000ab6:	2204      	movs	r2, #4
 8000ab8:	4619      	mov	r1, r3
 8000aba:	4826      	ldr	r0, [pc, #152]	@ (8000b54 <MX_TIM1_Init+0x168>)
 8000abc:	f002 fcca 	bl	8003454 <HAL_TIM_PWM_ConfigChannel>
 8000ac0:	4603      	mov	r3, r0
 8000ac2:	2b00      	cmp	r3, #0
 8000ac4:	d001      	beq.n	8000aca <MX_TIM1_Init+0xde>
  {
    Error_Handler();
 8000ac6:	f7ff feff 	bl	80008c8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000aca:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000ace:	2208      	movs	r2, #8
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4820      	ldr	r0, [pc, #128]	@ (8000b54 <MX_TIM1_Init+0x168>)
 8000ad4:	f002 fcbe 	bl	8003454 <HAL_TIM_PWM_ConfigChannel>
 8000ad8:	4603      	mov	r3, r0
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	d001      	beq.n	8000ae2 <MX_TIM1_Init+0xf6>
  {
    Error_Handler();
 8000ade:	f7ff fef3 	bl	80008c8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000ae2:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000ae6:	220c      	movs	r2, #12
 8000ae8:	4619      	mov	r1, r3
 8000aea:	481a      	ldr	r0, [pc, #104]	@ (8000b54 <MX_TIM1_Init+0x168>)
 8000aec:	f002 fcb2 	bl	8003454 <HAL_TIM_PWM_ConfigChannel>
 8000af0:	4603      	mov	r3, r0
 8000af2:	2b00      	cmp	r3, #0
 8000af4:	d001      	beq.n	8000afa <MX_TIM1_Init+0x10e>
  {
    Error_Handler();
 8000af6:	f7ff fee7 	bl	80008c8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000afa:	2300      	movs	r3, #0
 8000afc:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000afe:	2300      	movs	r3, #0
 8000b00:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000b02:	2300      	movs	r3, #0
 8000b04:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000b06:	2300      	movs	r3, #0
 8000b08:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000b0a:	2300      	movs	r3, #0
 8000b0c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000b0e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000b12:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000b14:	2300      	movs	r3, #0
 8000b16:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8000b18:	2300      	movs	r3, #0
 8000b1a:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8000b1c:	2300      	movs	r3, #0
 8000b1e:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000b20:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8000b24:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8000b26:	2300      	movs	r3, #0
 8000b28:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000b2e:	2300      	movs	r3, #0
 8000b30:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000b32:	1d3b      	adds	r3, r7, #4
 8000b34:	4619      	mov	r1, r3
 8000b36:	4807      	ldr	r0, [pc, #28]	@ (8000b54 <MX_TIM1_Init+0x168>)
 8000b38:	f003 fa46 	bl	8003fc8 <HAL_TIMEx_ConfigBreakDeadTime>
 8000b3c:	4603      	mov	r3, r0
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	d001      	beq.n	8000b46 <MX_TIM1_Init+0x15a>
  {
    Error_Handler();
 8000b42:	f7ff fec1 	bl	80008c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000b46:	4803      	ldr	r0, [pc, #12]	@ (8000b54 <MX_TIM1_Init+0x168>)
 8000b48:	f000 fab4 	bl	80010b4 <HAL_TIM_MspPostInit>

}
 8000b4c:	bf00      	nop
 8000b4e:	3760      	adds	r7, #96	@ 0x60
 8000b50:	46bd      	mov	sp, r7
 8000b52:	bd80      	pop	{r7, pc}
 8000b54:	200000b4 	.word	0x200000b4
 8000b58:	40012c00 	.word	0x40012c00

08000b5c <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	b08c      	sub	sp, #48	@ 0x30
 8000b60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000b62:	f107 030c 	add.w	r3, r7, #12
 8000b66:	2224      	movs	r2, #36	@ 0x24
 8000b68:	2100      	movs	r1, #0
 8000b6a:	4618      	mov	r0, r3
 8000b6c:	f004 fd32 	bl	80055d4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b70:	463b      	mov	r3, r7
 8000b72:	2200      	movs	r2, #0
 8000b74:	601a      	str	r2, [r3, #0]
 8000b76:	605a      	str	r2, [r3, #4]
 8000b78:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000b7a:	4b21      	ldr	r3, [pc, #132]	@ (8000c00 <MX_TIM2_Init+0xa4>)
 8000b7c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000b80:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000b82:	4b1f      	ldr	r3, [pc, #124]	@ (8000c00 <MX_TIM2_Init+0xa4>)
 8000b84:	2200      	movs	r2, #0
 8000b86:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b88:	4b1d      	ldr	r3, [pc, #116]	@ (8000c00 <MX_TIM2_Init+0xa4>)
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8000b8e:	4b1c      	ldr	r3, [pc, #112]	@ (8000c00 <MX_TIM2_Init+0xa4>)
 8000b90:	f04f 32ff 	mov.w	r2, #4294967295
 8000b94:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b96:	4b1a      	ldr	r3, [pc, #104]	@ (8000c00 <MX_TIM2_Init+0xa4>)
 8000b98:	2200      	movs	r2, #0
 8000b9a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b9c:	4b18      	ldr	r3, [pc, #96]	@ (8000c00 <MX_TIM2_Init+0xa4>)
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8000ba2:	2303      	movs	r3, #3
 8000ba4:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000baa:	2301      	movs	r3, #1
 8000bac:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000bae:	2300      	movs	r3, #0
 8000bb0:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 5;
 8000bb2:	2305      	movs	r3, #5
 8000bb4:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000bba:	2301      	movs	r3, #1
 8000bbc:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 5;
 8000bc2:	2305      	movs	r3, #5
 8000bc4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8000bc6:	f107 030c 	add.w	r3, r7, #12
 8000bca:	4619      	mov	r1, r3
 8000bcc:	480c      	ldr	r0, [pc, #48]	@ (8000c00 <MX_TIM2_Init+0xa4>)
 8000bce:	f002 fa4b 	bl	8003068 <HAL_TIM_Encoder_Init>
 8000bd2:	4603      	mov	r3, r0
 8000bd4:	2b00      	cmp	r3, #0
 8000bd6:	d001      	beq.n	8000bdc <MX_TIM2_Init+0x80>
  {
    Error_Handler();
 8000bd8:	f7ff fe76 	bl	80008c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000bdc:	2300      	movs	r3, #0
 8000bde:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000be0:	2300      	movs	r3, #0
 8000be2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000be4:	463b      	mov	r3, r7
 8000be6:	4619      	mov	r1, r3
 8000be8:	4805      	ldr	r0, [pc, #20]	@ (8000c00 <MX_TIM2_Init+0xa4>)
 8000bea:	f003 f957 	bl	8003e9c <HAL_TIMEx_MasterConfigSynchronization>
 8000bee:	4603      	mov	r3, r0
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d001      	beq.n	8000bf8 <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 8000bf4:	f7ff fe68 	bl	80008c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000bf8:	bf00      	nop
 8000bfa:	3730      	adds	r7, #48	@ 0x30
 8000bfc:	46bd      	mov	sp, r7
 8000bfe:	bd80      	pop	{r7, pc}
 8000c00:	20000100 	.word	0x20000100

08000c04 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8000c04:	b580      	push	{r7, lr}
 8000c06:	b08c      	sub	sp, #48	@ 0x30
 8000c08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000c0a:	f107 030c 	add.w	r3, r7, #12
 8000c0e:	2224      	movs	r2, #36	@ 0x24
 8000c10:	2100      	movs	r1, #0
 8000c12:	4618      	mov	r0, r3
 8000c14:	f004 fcde 	bl	80055d4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c18:	463b      	mov	r3, r7
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	601a      	str	r2, [r3, #0]
 8000c1e:	605a      	str	r2, [r3, #4]
 8000c20:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000c22:	4b21      	ldr	r3, [pc, #132]	@ (8000ca8 <MX_TIM3_Init+0xa4>)
 8000c24:	4a21      	ldr	r2, [pc, #132]	@ (8000cac <MX_TIM3_Init+0xa8>)
 8000c26:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000c28:	4b1f      	ldr	r3, [pc, #124]	@ (8000ca8 <MX_TIM3_Init+0xa4>)
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c2e:	4b1e      	ldr	r3, [pc, #120]	@ (8000ca8 <MX_TIM3_Init+0xa4>)
 8000c30:	2200      	movs	r2, #0
 8000c32:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8000c34:	4b1c      	ldr	r3, [pc, #112]	@ (8000ca8 <MX_TIM3_Init+0xa4>)
 8000c36:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000c3a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c3c:	4b1a      	ldr	r3, [pc, #104]	@ (8000ca8 <MX_TIM3_Init+0xa4>)
 8000c3e:	2200      	movs	r2, #0
 8000c40:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c42:	4b19      	ldr	r3, [pc, #100]	@ (8000ca8 <MX_TIM3_Init+0xa4>)
 8000c44:	2200      	movs	r2, #0
 8000c46:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8000c48:	2303      	movs	r3, #3
 8000c4a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000c4c:	2300      	movs	r3, #0
 8000c4e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000c50:	2301      	movs	r3, #1
 8000c52:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000c54:	2300      	movs	r3, #0
 8000c56:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 5;
 8000c58:	2305      	movs	r3, #5
 8000c5a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000c5c:	2300      	movs	r3, #0
 8000c5e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000c60:	2301      	movs	r3, #1
 8000c62:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000c64:	2300      	movs	r3, #0
 8000c66:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 5;
 8000c68:	2305      	movs	r3, #5
 8000c6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8000c6c:	f107 030c 	add.w	r3, r7, #12
 8000c70:	4619      	mov	r1, r3
 8000c72:	480d      	ldr	r0, [pc, #52]	@ (8000ca8 <MX_TIM3_Init+0xa4>)
 8000c74:	f002 f9f8 	bl	8003068 <HAL_TIM_Encoder_Init>
 8000c78:	4603      	mov	r3, r0
 8000c7a:	2b00      	cmp	r3, #0
 8000c7c:	d001      	beq.n	8000c82 <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 8000c7e:	f7ff fe23 	bl	80008c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000c82:	2300      	movs	r3, #0
 8000c84:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c86:	2300      	movs	r3, #0
 8000c88:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000c8a:	463b      	mov	r3, r7
 8000c8c:	4619      	mov	r1, r3
 8000c8e:	4806      	ldr	r0, [pc, #24]	@ (8000ca8 <MX_TIM3_Init+0xa4>)
 8000c90:	f003 f904 	bl	8003e9c <HAL_TIMEx_MasterConfigSynchronization>
 8000c94:	4603      	mov	r3, r0
 8000c96:	2b00      	cmp	r3, #0
 8000c98:	d001      	beq.n	8000c9e <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8000c9a:	f7ff fe15 	bl	80008c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000c9e:	bf00      	nop
 8000ca0:	3730      	adds	r7, #48	@ 0x30
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	bd80      	pop	{r7, pc}
 8000ca6:	bf00      	nop
 8000ca8:	2000014c 	.word	0x2000014c
 8000cac:	40000400 	.word	0x40000400

08000cb0 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	b08c      	sub	sp, #48	@ 0x30
 8000cb4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000cb6:	f107 030c 	add.w	r3, r7, #12
 8000cba:	2224      	movs	r2, #36	@ 0x24
 8000cbc:	2100      	movs	r1, #0
 8000cbe:	4618      	mov	r0, r3
 8000cc0:	f004 fc88 	bl	80055d4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000cc4:	463b      	mov	r3, r7
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	601a      	str	r2, [r3, #0]
 8000cca:	605a      	str	r2, [r3, #4]
 8000ccc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000cce:	4b21      	ldr	r3, [pc, #132]	@ (8000d54 <MX_TIM4_Init+0xa4>)
 8000cd0:	4a21      	ldr	r2, [pc, #132]	@ (8000d58 <MX_TIM4_Init+0xa8>)
 8000cd2:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8000cd4:	4b1f      	ldr	r3, [pc, #124]	@ (8000d54 <MX_TIM4_Init+0xa4>)
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000cda:	4b1e      	ldr	r3, [pc, #120]	@ (8000d54 <MX_TIM4_Init+0xa4>)
 8000cdc:	2200      	movs	r2, #0
 8000cde:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8000ce0:	4b1c      	ldr	r3, [pc, #112]	@ (8000d54 <MX_TIM4_Init+0xa4>)
 8000ce2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000ce6:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ce8:	4b1a      	ldr	r3, [pc, #104]	@ (8000d54 <MX_TIM4_Init+0xa4>)
 8000cea:	2200      	movs	r2, #0
 8000cec:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000cee:	4b19      	ldr	r3, [pc, #100]	@ (8000d54 <MX_TIM4_Init+0xa4>)
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8000cf4:	2303      	movs	r3, #3
 8000cf6:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000cfc:	2301      	movs	r3, #1
 8000cfe:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000d00:	2300      	movs	r3, #0
 8000d02:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 5;
 8000d04:	2305      	movs	r3, #5
 8000d06:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000d08:	2300      	movs	r3, #0
 8000d0a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000d0c:	2301      	movs	r3, #1
 8000d0e:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000d10:	2300      	movs	r3, #0
 8000d12:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 5;
 8000d14:	2305      	movs	r3, #5
 8000d16:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8000d18:	f107 030c 	add.w	r3, r7, #12
 8000d1c:	4619      	mov	r1, r3
 8000d1e:	480d      	ldr	r0, [pc, #52]	@ (8000d54 <MX_TIM4_Init+0xa4>)
 8000d20:	f002 f9a2 	bl	8003068 <HAL_TIM_Encoder_Init>
 8000d24:	4603      	mov	r3, r0
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d001      	beq.n	8000d2e <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 8000d2a:	f7ff fdcd 	bl	80008c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d2e:	2300      	movs	r3, #0
 8000d30:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d32:	2300      	movs	r3, #0
 8000d34:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000d36:	463b      	mov	r3, r7
 8000d38:	4619      	mov	r1, r3
 8000d3a:	4806      	ldr	r0, [pc, #24]	@ (8000d54 <MX_TIM4_Init+0xa4>)
 8000d3c:	f003 f8ae 	bl	8003e9c <HAL_TIMEx_MasterConfigSynchronization>
 8000d40:	4603      	mov	r3, r0
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	d001      	beq.n	8000d4a <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 8000d46:	f7ff fdbf 	bl	80008c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8000d4a:	bf00      	nop
 8000d4c:	3730      	adds	r7, #48	@ 0x30
 8000d4e:	46bd      	mov	sp, r7
 8000d50:	bd80      	pop	{r7, pc}
 8000d52:	bf00      	nop
 8000d54:	20000198 	.word	0x20000198
 8000d58:	40000800 	.word	0x40000800

08000d5c <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	b084      	sub	sp, #16
 8000d60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d62:	1d3b      	adds	r3, r7, #4
 8000d64:	2200      	movs	r2, #0
 8000d66:	601a      	str	r2, [r3, #0]
 8000d68:	605a      	str	r2, [r3, #4]
 8000d6a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8000d6c:	4b14      	ldr	r3, [pc, #80]	@ (8000dc0 <MX_TIM6_Init+0x64>)
 8000d6e:	4a15      	ldr	r2, [pc, #84]	@ (8000dc4 <MX_TIM6_Init+0x68>)
 8000d70:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 15;
 8000d72:	4b13      	ldr	r3, [pc, #76]	@ (8000dc0 <MX_TIM6_Init+0x64>)
 8000d74:	220f      	movs	r2, #15
 8000d76:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d78:	4b11      	ldr	r3, [pc, #68]	@ (8000dc0 <MX_TIM6_Init+0x64>)
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 4999;
 8000d7e:	4b10      	ldr	r3, [pc, #64]	@ (8000dc0 <MX_TIM6_Init+0x64>)
 8000d80:	f241 3287 	movw	r2, #4999	@ 0x1387
 8000d84:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d86:	4b0e      	ldr	r3, [pc, #56]	@ (8000dc0 <MX_TIM6_Init+0x64>)
 8000d88:	2200      	movs	r2, #0
 8000d8a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8000d8c:	480c      	ldr	r0, [pc, #48]	@ (8000dc0 <MX_TIM6_Init+0x64>)
 8000d8e:	f002 f8bd 	bl	8002f0c <HAL_TIM_Base_Init>
 8000d92:	4603      	mov	r3, r0
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	d001      	beq.n	8000d9c <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8000d98:	f7ff fd96 	bl	80008c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000da0:	2300      	movs	r3, #0
 8000da2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8000da4:	1d3b      	adds	r3, r7, #4
 8000da6:	4619      	mov	r1, r3
 8000da8:	4805      	ldr	r0, [pc, #20]	@ (8000dc0 <MX_TIM6_Init+0x64>)
 8000daa:	f003 f877 	bl	8003e9c <HAL_TIMEx_MasterConfigSynchronization>
 8000dae:	4603      	mov	r3, r0
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	d001      	beq.n	8000db8 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8000db4:	f7ff fd88 	bl	80008c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8000db8:	bf00      	nop
 8000dba:	3710      	adds	r7, #16
 8000dbc:	46bd      	mov	sp, r7
 8000dbe:	bd80      	pop	{r7, pc}
 8000dc0:	200001e4 	.word	0x200001e4
 8000dc4:	40001000 	.word	0x40001000

08000dc8 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	b08c      	sub	sp, #48	@ 0x30
 8000dcc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000dce:	f107 030c 	add.w	r3, r7, #12
 8000dd2:	2224      	movs	r2, #36	@ 0x24
 8000dd4:	2100      	movs	r1, #0
 8000dd6:	4618      	mov	r0, r3
 8000dd8:	f004 fbfc 	bl	80055d4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ddc:	463b      	mov	r3, r7
 8000dde:	2200      	movs	r2, #0
 8000de0:	601a      	str	r2, [r3, #0]
 8000de2:	605a      	str	r2, [r3, #4]
 8000de4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8000de6:	4b23      	ldr	r3, [pc, #140]	@ (8000e74 <MX_TIM8_Init+0xac>)
 8000de8:	4a23      	ldr	r2, [pc, #140]	@ (8000e78 <MX_TIM8_Init+0xb0>)
 8000dea:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8000dec:	4b21      	ldr	r3, [pc, #132]	@ (8000e74 <MX_TIM8_Init+0xac>)
 8000dee:	2200      	movs	r2, #0
 8000df0:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000df2:	4b20      	ldr	r3, [pc, #128]	@ (8000e74 <MX_TIM8_Init+0xac>)
 8000df4:	2200      	movs	r2, #0
 8000df6:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8000df8:	4b1e      	ldr	r3, [pc, #120]	@ (8000e74 <MX_TIM8_Init+0xac>)
 8000dfa:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000dfe:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e00:	4b1c      	ldr	r3, [pc, #112]	@ (8000e74 <MX_TIM8_Init+0xac>)
 8000e02:	2200      	movs	r2, #0
 8000e04:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8000e06:	4b1b      	ldr	r3, [pc, #108]	@ (8000e74 <MX_TIM8_Init+0xac>)
 8000e08:	2200      	movs	r2, #0
 8000e0a:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e0c:	4b19      	ldr	r3, [pc, #100]	@ (8000e74 <MX_TIM8_Init+0xac>)
 8000e0e:	2200      	movs	r2, #0
 8000e10:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8000e12:	2303      	movs	r3, #3
 8000e14:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000e16:	2300      	movs	r3, #0
 8000e18:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000e1a:	2301      	movs	r3, #1
 8000e1c:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000e1e:	2300      	movs	r3, #0
 8000e20:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 5;
 8000e22:	2305      	movs	r3, #5
 8000e24:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000e26:	2300      	movs	r3, #0
 8000e28:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000e2a:	2301      	movs	r3, #1
 8000e2c:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000e2e:	2300      	movs	r3, #0
 8000e30:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 5;
 8000e32:	2305      	movs	r3, #5
 8000e34:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 8000e36:	f107 030c 	add.w	r3, r7, #12
 8000e3a:	4619      	mov	r1, r3
 8000e3c:	480d      	ldr	r0, [pc, #52]	@ (8000e74 <MX_TIM8_Init+0xac>)
 8000e3e:	f002 f913 	bl	8003068 <HAL_TIM_Encoder_Init>
 8000e42:	4603      	mov	r3, r0
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d001      	beq.n	8000e4c <MX_TIM8_Init+0x84>
  {
    Error_Handler();
 8000e48:	f7ff fd3e 	bl	80008c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e4c:	2300      	movs	r3, #0
 8000e4e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000e50:	2300      	movs	r3, #0
 8000e52:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e54:	2300      	movs	r3, #0
 8000e56:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8000e58:	463b      	mov	r3, r7
 8000e5a:	4619      	mov	r1, r3
 8000e5c:	4805      	ldr	r0, [pc, #20]	@ (8000e74 <MX_TIM8_Init+0xac>)
 8000e5e:	f003 f81d 	bl	8003e9c <HAL_TIMEx_MasterConfigSynchronization>
 8000e62:	4603      	mov	r3, r0
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d001      	beq.n	8000e6c <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 8000e68:	f7ff fd2e 	bl	80008c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8000e6c:	bf00      	nop
 8000e6e:	3730      	adds	r7, #48	@ 0x30
 8000e70:	46bd      	mov	sp, r7
 8000e72:	bd80      	pop	{r7, pc}
 8000e74:	20000230 	.word	0x20000230
 8000e78:	40013400 	.word	0x40013400

08000e7c <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8000e7c:	b480      	push	{r7}
 8000e7e:	b085      	sub	sp, #20
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	681b      	ldr	r3, [r3, #0]
 8000e88:	4a0a      	ldr	r2, [pc, #40]	@ (8000eb4 <HAL_TIM_PWM_MspInit+0x38>)
 8000e8a:	4293      	cmp	r3, r2
 8000e8c:	d10b      	bne.n	8000ea6 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000e8e:	4b0a      	ldr	r3, [pc, #40]	@ (8000eb8 <HAL_TIM_PWM_MspInit+0x3c>)
 8000e90:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000e92:	4a09      	ldr	r2, [pc, #36]	@ (8000eb8 <HAL_TIM_PWM_MspInit+0x3c>)
 8000e94:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000e98:	6613      	str	r3, [r2, #96]	@ 0x60
 8000e9a:	4b07      	ldr	r3, [pc, #28]	@ (8000eb8 <HAL_TIM_PWM_MspInit+0x3c>)
 8000e9c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000e9e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000ea2:	60fb      	str	r3, [r7, #12]
 8000ea4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8000ea6:	bf00      	nop
 8000ea8:	3714      	adds	r7, #20
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb0:	4770      	bx	lr
 8000eb2:	bf00      	nop
 8000eb4:	40012c00 	.word	0x40012c00
 8000eb8:	40021000 	.word	0x40021000

08000ebc <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b090      	sub	sp, #64	@ 0x40
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ec4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000ec8:	2200      	movs	r2, #0
 8000eca:	601a      	str	r2, [r3, #0]
 8000ecc:	605a      	str	r2, [r3, #4]
 8000ece:	609a      	str	r2, [r3, #8]
 8000ed0:	60da      	str	r2, [r3, #12]
 8000ed2:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM2)
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000edc:	d129      	bne.n	8000f32 <HAL_TIM_Encoder_MspInit+0x76>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000ede:	4b5d      	ldr	r3, [pc, #372]	@ (8001054 <HAL_TIM_Encoder_MspInit+0x198>)
 8000ee0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ee2:	4a5c      	ldr	r2, [pc, #368]	@ (8001054 <HAL_TIM_Encoder_MspInit+0x198>)
 8000ee4:	f043 0301 	orr.w	r3, r3, #1
 8000ee8:	6593      	str	r3, [r2, #88]	@ 0x58
 8000eea:	4b5a      	ldr	r3, [pc, #360]	@ (8001054 <HAL_TIM_Encoder_MspInit+0x198>)
 8000eec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000eee:	f003 0301 	and.w	r3, r3, #1
 8000ef2:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000ef4:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ef6:	4b57      	ldr	r3, [pc, #348]	@ (8001054 <HAL_TIM_Encoder_MspInit+0x198>)
 8000ef8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000efa:	4a56      	ldr	r2, [pc, #344]	@ (8001054 <HAL_TIM_Encoder_MspInit+0x198>)
 8000efc:	f043 0301 	orr.w	r3, r3, #1
 8000f00:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f02:	4b54      	ldr	r3, [pc, #336]	@ (8001054 <HAL_TIM_Encoder_MspInit+0x198>)
 8000f04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f06:	f003 0301 	and.w	r3, r3, #1
 8000f0a:	627b      	str	r3, [r7, #36]	@ 0x24
 8000f0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000f0e:	2303      	movs	r3, #3
 8000f10:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f12:	2302      	movs	r3, #2
 8000f14:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f16:	2300      	movs	r3, #0
 8000f18:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000f1e:	2301      	movs	r3, #1
 8000f20:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f22:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000f26:	4619      	mov	r1, r3
 8000f28:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f2c:	f000 fe0c 	bl	8001b48 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 8000f30:	e08b      	b.n	800104a <HAL_TIM_Encoder_MspInit+0x18e>
  else if(tim_encoderHandle->Instance==TIM3)
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	4a48      	ldr	r2, [pc, #288]	@ (8001058 <HAL_TIM_Encoder_MspInit+0x19c>)
 8000f38:	4293      	cmp	r3, r2
 8000f3a:	d129      	bne.n	8000f90 <HAL_TIM_Encoder_MspInit+0xd4>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000f3c:	4b45      	ldr	r3, [pc, #276]	@ (8001054 <HAL_TIM_Encoder_MspInit+0x198>)
 8000f3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f40:	4a44      	ldr	r2, [pc, #272]	@ (8001054 <HAL_TIM_Encoder_MspInit+0x198>)
 8000f42:	f043 0302 	orr.w	r3, r3, #2
 8000f46:	6593      	str	r3, [r2, #88]	@ 0x58
 8000f48:	4b42      	ldr	r3, [pc, #264]	@ (8001054 <HAL_TIM_Encoder_MspInit+0x198>)
 8000f4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f4c:	f003 0302 	and.w	r3, r3, #2
 8000f50:	623b      	str	r3, [r7, #32]
 8000f52:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f54:	4b3f      	ldr	r3, [pc, #252]	@ (8001054 <HAL_TIM_Encoder_MspInit+0x198>)
 8000f56:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f58:	4a3e      	ldr	r2, [pc, #248]	@ (8001054 <HAL_TIM_Encoder_MspInit+0x198>)
 8000f5a:	f043 0301 	orr.w	r3, r3, #1
 8000f5e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f60:	4b3c      	ldr	r3, [pc, #240]	@ (8001054 <HAL_TIM_Encoder_MspInit+0x198>)
 8000f62:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f64:	f003 0301 	and.w	r3, r3, #1
 8000f68:	61fb      	str	r3, [r7, #28]
 8000f6a:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000f6c:	23c0      	movs	r3, #192	@ 0xc0
 8000f6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f70:	2302      	movs	r3, #2
 8000f72:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f74:	2300      	movs	r3, #0
 8000f76:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f78:	2300      	movs	r3, #0
 8000f7a:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000f7c:	2302      	movs	r3, #2
 8000f7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f80:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000f84:	4619      	mov	r1, r3
 8000f86:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f8a:	f000 fddd 	bl	8001b48 <HAL_GPIO_Init>
}
 8000f8e:	e05c      	b.n	800104a <HAL_TIM_Encoder_MspInit+0x18e>
  else if(tim_encoderHandle->Instance==TIM4)
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	4a31      	ldr	r2, [pc, #196]	@ (800105c <HAL_TIM_Encoder_MspInit+0x1a0>)
 8000f96:	4293      	cmp	r3, r2
 8000f98:	d12a      	bne.n	8000ff0 <HAL_TIM_Encoder_MspInit+0x134>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8000f9a:	4b2e      	ldr	r3, [pc, #184]	@ (8001054 <HAL_TIM_Encoder_MspInit+0x198>)
 8000f9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f9e:	4a2d      	ldr	r2, [pc, #180]	@ (8001054 <HAL_TIM_Encoder_MspInit+0x198>)
 8000fa0:	f043 0304 	orr.w	r3, r3, #4
 8000fa4:	6593      	str	r3, [r2, #88]	@ 0x58
 8000fa6:	4b2b      	ldr	r3, [pc, #172]	@ (8001054 <HAL_TIM_Encoder_MspInit+0x198>)
 8000fa8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000faa:	f003 0304 	and.w	r3, r3, #4
 8000fae:	61bb      	str	r3, [r7, #24]
 8000fb0:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fb2:	4b28      	ldr	r3, [pc, #160]	@ (8001054 <HAL_TIM_Encoder_MspInit+0x198>)
 8000fb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fb6:	4a27      	ldr	r2, [pc, #156]	@ (8001054 <HAL_TIM_Encoder_MspInit+0x198>)
 8000fb8:	f043 0301 	orr.w	r3, r3, #1
 8000fbc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000fbe:	4b25      	ldr	r3, [pc, #148]	@ (8001054 <HAL_TIM_Encoder_MspInit+0x198>)
 8000fc0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fc2:	f003 0301 	and.w	r3, r3, #1
 8000fc6:	617b      	str	r3, [r7, #20]
 8000fc8:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000fca:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8000fce:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fd0:	2302      	movs	r3, #2
 8000fd2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fd8:	2300      	movs	r3, #0
 8000fda:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM4;
 8000fdc:	230a      	movs	r3, #10
 8000fde:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fe0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000fe4:	4619      	mov	r1, r3
 8000fe6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000fea:	f000 fdad 	bl	8001b48 <HAL_GPIO_Init>
}
 8000fee:	e02c      	b.n	800104a <HAL_TIM_Encoder_MspInit+0x18e>
  else if(tim_encoderHandle->Instance==TIM8)
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	4a1a      	ldr	r2, [pc, #104]	@ (8001060 <HAL_TIM_Encoder_MspInit+0x1a4>)
 8000ff6:	4293      	cmp	r3, r2
 8000ff8:	d127      	bne.n	800104a <HAL_TIM_Encoder_MspInit+0x18e>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8000ffa:	4b16      	ldr	r3, [pc, #88]	@ (8001054 <HAL_TIM_Encoder_MspInit+0x198>)
 8000ffc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000ffe:	4a15      	ldr	r2, [pc, #84]	@ (8001054 <HAL_TIM_Encoder_MspInit+0x198>)
 8001000:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001004:	6613      	str	r3, [r2, #96]	@ 0x60
 8001006:	4b13      	ldr	r3, [pc, #76]	@ (8001054 <HAL_TIM_Encoder_MspInit+0x198>)
 8001008:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800100a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800100e:	613b      	str	r3, [r7, #16]
 8001010:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001012:	4b10      	ldr	r3, [pc, #64]	@ (8001054 <HAL_TIM_Encoder_MspInit+0x198>)
 8001014:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001016:	4a0f      	ldr	r2, [pc, #60]	@ (8001054 <HAL_TIM_Encoder_MspInit+0x198>)
 8001018:	f043 0304 	orr.w	r3, r3, #4
 800101c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800101e:	4b0d      	ldr	r3, [pc, #52]	@ (8001054 <HAL_TIM_Encoder_MspInit+0x198>)
 8001020:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001022:	f003 0304 	and.w	r3, r3, #4
 8001026:	60fb      	str	r3, [r7, #12]
 8001028:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800102a:	23c0      	movs	r3, #192	@ 0xc0
 800102c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800102e:	2302      	movs	r3, #2
 8001030:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001032:	2300      	movs	r3, #0
 8001034:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001036:	2300      	movs	r3, #0
 8001038:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 800103a:	2304      	movs	r3, #4
 800103c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800103e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001042:	4619      	mov	r1, r3
 8001044:	4807      	ldr	r0, [pc, #28]	@ (8001064 <HAL_TIM_Encoder_MspInit+0x1a8>)
 8001046:	f000 fd7f 	bl	8001b48 <HAL_GPIO_Init>
}
 800104a:	bf00      	nop
 800104c:	3740      	adds	r7, #64	@ 0x40
 800104e:	46bd      	mov	sp, r7
 8001050:	bd80      	pop	{r7, pc}
 8001052:	bf00      	nop
 8001054:	40021000 	.word	0x40021000
 8001058:	40000400 	.word	0x40000400
 800105c:	40000800 	.word	0x40000800
 8001060:	40013400 	.word	0x40013400
 8001064:	48000800 	.word	0x48000800

08001068 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	b084      	sub	sp, #16
 800106c:	af00      	add	r7, sp, #0
 800106e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	4a0d      	ldr	r2, [pc, #52]	@ (80010ac <HAL_TIM_Base_MspInit+0x44>)
 8001076:	4293      	cmp	r3, r2
 8001078:	d113      	bne.n	80010a2 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 800107a:	4b0d      	ldr	r3, [pc, #52]	@ (80010b0 <HAL_TIM_Base_MspInit+0x48>)
 800107c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800107e:	4a0c      	ldr	r2, [pc, #48]	@ (80010b0 <HAL_TIM_Base_MspInit+0x48>)
 8001080:	f043 0310 	orr.w	r3, r3, #16
 8001084:	6593      	str	r3, [r2, #88]	@ 0x58
 8001086:	4b0a      	ldr	r3, [pc, #40]	@ (80010b0 <HAL_TIM_Base_MspInit+0x48>)
 8001088:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800108a:	f003 0310 	and.w	r3, r3, #16
 800108e:	60fb      	str	r3, [r7, #12]
 8001090:	68fb      	ldr	r3, [r7, #12]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8001092:	2200      	movs	r2, #0
 8001094:	2100      	movs	r1, #0
 8001096:	2036      	movs	r0, #54	@ 0x36
 8001098:	f000 fb6f 	bl	800177a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800109c:	2036      	movs	r0, #54	@ 0x36
 800109e:	f000 fb86 	bl	80017ae <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 80010a2:	bf00      	nop
 80010a4:	3710      	adds	r7, #16
 80010a6:	46bd      	mov	sp, r7
 80010a8:	bd80      	pop	{r7, pc}
 80010aa:	bf00      	nop
 80010ac:	40001000 	.word	0x40001000
 80010b0:	40021000 	.word	0x40021000

080010b4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b08a      	sub	sp, #40	@ 0x28
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010bc:	f107 0314 	add.w	r3, r7, #20
 80010c0:	2200      	movs	r2, #0
 80010c2:	601a      	str	r2, [r3, #0]
 80010c4:	605a      	str	r2, [r3, #4]
 80010c6:	609a      	str	r2, [r3, #8]
 80010c8:	60da      	str	r2, [r3, #12]
 80010ca:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	4a20      	ldr	r2, [pc, #128]	@ (8001154 <HAL_TIM_MspPostInit+0xa0>)
 80010d2:	4293      	cmp	r3, r2
 80010d4:	d139      	bne.n	800114a <HAL_TIM_MspPostInit+0x96>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80010d6:	4b20      	ldr	r3, [pc, #128]	@ (8001158 <HAL_TIM_MspPostInit+0xa4>)
 80010d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010da:	4a1f      	ldr	r2, [pc, #124]	@ (8001158 <HAL_TIM_MspPostInit+0xa4>)
 80010dc:	f043 0304 	orr.w	r3, r3, #4
 80010e0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010e2:	4b1d      	ldr	r3, [pc, #116]	@ (8001158 <HAL_TIM_MspPostInit+0xa4>)
 80010e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010e6:	f003 0304 	and.w	r3, r3, #4
 80010ea:	613b      	str	r3, [r7, #16]
 80010ec:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010ee:	4b1a      	ldr	r3, [pc, #104]	@ (8001158 <HAL_TIM_MspPostInit+0xa4>)
 80010f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010f2:	4a19      	ldr	r2, [pc, #100]	@ (8001158 <HAL_TIM_MspPostInit+0xa4>)
 80010f4:	f043 0301 	orr.w	r3, r3, #1
 80010f8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010fa:	4b17      	ldr	r3, [pc, #92]	@ (8001158 <HAL_TIM_MspPostInit+0xa4>)
 80010fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010fe:	f003 0301 	and.w	r3, r3, #1
 8001102:	60fb      	str	r3, [r7, #12]
 8001104:	68fb      	ldr	r3, [r7, #12]
    PC2     ------> TIM1_CH3
    PC3     ------> TIM1_CH4
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001106:	230c      	movs	r3, #12
 8001108:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800110a:	2302      	movs	r3, #2
 800110c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800110e:	2300      	movs	r3, #0
 8001110:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001112:	2300      	movs	r3, #0
 8001114:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8001116:	2302      	movs	r3, #2
 8001118:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800111a:	f107 0314 	add.w	r3, r7, #20
 800111e:	4619      	mov	r1, r3
 8001120:	480e      	ldr	r0, [pc, #56]	@ (800115c <HAL_TIM_MspPostInit+0xa8>)
 8001122:	f000 fd11 	bl	8001b48 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001126:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800112a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800112c:	2302      	movs	r3, #2
 800112e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001130:	2300      	movs	r3, #0
 8001132:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001134:	2300      	movs	r3, #0
 8001136:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8001138:	2306      	movs	r3, #6
 800113a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800113c:	f107 0314 	add.w	r3, r7, #20
 8001140:	4619      	mov	r1, r3
 8001142:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001146:	f000 fcff 	bl	8001b48 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800114a:	bf00      	nop
 800114c:	3728      	adds	r7, #40	@ 0x28
 800114e:	46bd      	mov	sp, r7
 8001150:	bd80      	pop	{r7, pc}
 8001152:	bf00      	nop
 8001154:	40012c00 	.word	0x40012c00
 8001158:	40021000 	.word	0x40021000
 800115c:	48000800 	.word	0x48000800

08001160 <MX_LPUART1_UART_Init>:
UART_HandleTypeDef huart2;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8001164:	4b21      	ldr	r3, [pc, #132]	@ (80011ec <MX_LPUART1_UART_Init+0x8c>)
 8001166:	4a22      	ldr	r2, [pc, #136]	@ (80011f0 <MX_LPUART1_UART_Init+0x90>)
 8001168:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 800116a:	4b20      	ldr	r3, [pc, #128]	@ (80011ec <MX_LPUART1_UART_Init+0x8c>)
 800116c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001170:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001172:	4b1e      	ldr	r3, [pc, #120]	@ (80011ec <MX_LPUART1_UART_Init+0x8c>)
 8001174:	2200      	movs	r2, #0
 8001176:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8001178:	4b1c      	ldr	r3, [pc, #112]	@ (80011ec <MX_LPUART1_UART_Init+0x8c>)
 800117a:	2200      	movs	r2, #0
 800117c:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 800117e:	4b1b      	ldr	r3, [pc, #108]	@ (80011ec <MX_LPUART1_UART_Init+0x8c>)
 8001180:	2200      	movs	r2, #0
 8001182:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8001184:	4b19      	ldr	r3, [pc, #100]	@ (80011ec <MX_LPUART1_UART_Init+0x8c>)
 8001186:	220c      	movs	r2, #12
 8001188:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800118a:	4b18      	ldr	r3, [pc, #96]	@ (80011ec <MX_LPUART1_UART_Init+0x8c>)
 800118c:	2200      	movs	r2, #0
 800118e:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001190:	4b16      	ldr	r3, [pc, #88]	@ (80011ec <MX_LPUART1_UART_Init+0x8c>)
 8001192:	2200      	movs	r2, #0
 8001194:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001196:	4b15      	ldr	r3, [pc, #84]	@ (80011ec <MX_LPUART1_UART_Init+0x8c>)
 8001198:	2200      	movs	r2, #0
 800119a:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800119c:	4b13      	ldr	r3, [pc, #76]	@ (80011ec <MX_LPUART1_UART_Init+0x8c>)
 800119e:	2200      	movs	r2, #0
 80011a0:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80011a2:	4812      	ldr	r0, [pc, #72]	@ (80011ec <MX_LPUART1_UART_Init+0x8c>)
 80011a4:	f002 ffea 	bl	800417c <HAL_UART_Init>
 80011a8:	4603      	mov	r3, r0
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d001      	beq.n	80011b2 <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 80011ae:	f7ff fb8b 	bl	80008c8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80011b2:	2100      	movs	r1, #0
 80011b4:	480d      	ldr	r0, [pc, #52]	@ (80011ec <MX_LPUART1_UART_Init+0x8c>)
 80011b6:	f004 f942 	bl	800543e <HAL_UARTEx_SetTxFifoThreshold>
 80011ba:	4603      	mov	r3, r0
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d001      	beq.n	80011c4 <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 80011c0:	f7ff fb82 	bl	80008c8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80011c4:	2100      	movs	r1, #0
 80011c6:	4809      	ldr	r0, [pc, #36]	@ (80011ec <MX_LPUART1_UART_Init+0x8c>)
 80011c8:	f004 f977 	bl	80054ba <HAL_UARTEx_SetRxFifoThreshold>
 80011cc:	4603      	mov	r3, r0
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d001      	beq.n	80011d6 <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 80011d2:	f7ff fb79 	bl	80008c8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 80011d6:	4805      	ldr	r0, [pc, #20]	@ (80011ec <MX_LPUART1_UART_Init+0x8c>)
 80011d8:	f004 f8f8 	bl	80053cc <HAL_UARTEx_DisableFifoMode>
 80011dc:	4603      	mov	r3, r0
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d001      	beq.n	80011e6 <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 80011e2:	f7ff fb71 	bl	80008c8 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 80011e6:	bf00      	nop
 80011e8:	bd80      	pop	{r7, pc}
 80011ea:	bf00      	nop
 80011ec:	2000027c 	.word	0x2000027c
 80011f0:	40008000 	.word	0x40008000

080011f4 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80011f8:	4b22      	ldr	r3, [pc, #136]	@ (8001284 <MX_USART2_UART_Init+0x90>)
 80011fa:	4a23      	ldr	r2, [pc, #140]	@ (8001288 <MX_USART2_UART_Init+0x94>)
 80011fc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80011fe:	4b21      	ldr	r3, [pc, #132]	@ (8001284 <MX_USART2_UART_Init+0x90>)
 8001200:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001204:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001206:	4b1f      	ldr	r3, [pc, #124]	@ (8001284 <MX_USART2_UART_Init+0x90>)
 8001208:	2200      	movs	r2, #0
 800120a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800120c:	4b1d      	ldr	r3, [pc, #116]	@ (8001284 <MX_USART2_UART_Init+0x90>)
 800120e:	2200      	movs	r2, #0
 8001210:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001212:	4b1c      	ldr	r3, [pc, #112]	@ (8001284 <MX_USART2_UART_Init+0x90>)
 8001214:	2200      	movs	r2, #0
 8001216:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001218:	4b1a      	ldr	r3, [pc, #104]	@ (8001284 <MX_USART2_UART_Init+0x90>)
 800121a:	220c      	movs	r2, #12
 800121c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800121e:	4b19      	ldr	r3, [pc, #100]	@ (8001284 <MX_USART2_UART_Init+0x90>)
 8001220:	2200      	movs	r2, #0
 8001222:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001224:	4b17      	ldr	r3, [pc, #92]	@ (8001284 <MX_USART2_UART_Init+0x90>)
 8001226:	2200      	movs	r2, #0
 8001228:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800122a:	4b16      	ldr	r3, [pc, #88]	@ (8001284 <MX_USART2_UART_Init+0x90>)
 800122c:	2200      	movs	r2, #0
 800122e:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001230:	4b14      	ldr	r3, [pc, #80]	@ (8001284 <MX_USART2_UART_Init+0x90>)
 8001232:	2200      	movs	r2, #0
 8001234:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001236:	4b13      	ldr	r3, [pc, #76]	@ (8001284 <MX_USART2_UART_Init+0x90>)
 8001238:	2200      	movs	r2, #0
 800123a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800123c:	4811      	ldr	r0, [pc, #68]	@ (8001284 <MX_USART2_UART_Init+0x90>)
 800123e:	f002 ff9d 	bl	800417c <HAL_UART_Init>
 8001242:	4603      	mov	r3, r0
 8001244:	2b00      	cmp	r3, #0
 8001246:	d001      	beq.n	800124c <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8001248:	f7ff fb3e 	bl	80008c8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800124c:	2100      	movs	r1, #0
 800124e:	480d      	ldr	r0, [pc, #52]	@ (8001284 <MX_USART2_UART_Init+0x90>)
 8001250:	f004 f8f5 	bl	800543e <HAL_UARTEx_SetTxFifoThreshold>
 8001254:	4603      	mov	r3, r0
 8001256:	2b00      	cmp	r3, #0
 8001258:	d001      	beq.n	800125e <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 800125a:	f7ff fb35 	bl	80008c8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800125e:	2100      	movs	r1, #0
 8001260:	4808      	ldr	r0, [pc, #32]	@ (8001284 <MX_USART2_UART_Init+0x90>)
 8001262:	f004 f92a 	bl	80054ba <HAL_UARTEx_SetRxFifoThreshold>
 8001266:	4603      	mov	r3, r0
 8001268:	2b00      	cmp	r3, #0
 800126a:	d001      	beq.n	8001270 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 800126c:	f7ff fb2c 	bl	80008c8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8001270:	4804      	ldr	r0, [pc, #16]	@ (8001284 <MX_USART2_UART_Init+0x90>)
 8001272:	f004 f8ab 	bl	80053cc <HAL_UARTEx_DisableFifoMode>
 8001276:	4603      	mov	r3, r0
 8001278:	2b00      	cmp	r3, #0
 800127a:	d001      	beq.n	8001280 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 800127c:	f7ff fb24 	bl	80008c8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001280:	bf00      	nop
 8001282:	bd80      	pop	{r7, pc}
 8001284:	20000310 	.word	0x20000310
 8001288:	40004400 	.word	0x40004400

0800128c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b0a0      	sub	sp, #128	@ 0x80
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001294:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001298:	2200      	movs	r2, #0
 800129a:	601a      	str	r2, [r3, #0]
 800129c:	605a      	str	r2, [r3, #4]
 800129e:	609a      	str	r2, [r3, #8]
 80012a0:	60da      	str	r2, [r3, #12]
 80012a2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80012a4:	f107 0318 	add.w	r3, r7, #24
 80012a8:	2254      	movs	r2, #84	@ 0x54
 80012aa:	2100      	movs	r1, #0
 80012ac:	4618      	mov	r0, r3
 80012ae:	f004 f991 	bl	80055d4 <memset>
  if(uartHandle->Instance==LPUART1)
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	4a4d      	ldr	r2, [pc, #308]	@ (80013ec <HAL_UART_MspInit+0x160>)
 80012b8:	4293      	cmp	r3, r2
 80012ba:	d14e      	bne.n	800135a <HAL_UART_MspInit+0xce>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 80012bc:	2320      	movs	r3, #32
 80012be:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 80012c0:	2300      	movs	r3, #0
 80012c2:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80012c4:	f107 0318 	add.w	r3, r7, #24
 80012c8:	4618      	mov	r0, r3
 80012ca:	f001 fbd1 	bl	8002a70 <HAL_RCCEx_PeriphCLKConfig>
 80012ce:	4603      	mov	r3, r0
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d001      	beq.n	80012d8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80012d4:	f7ff faf8 	bl	80008c8 <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 80012d8:	4b45      	ldr	r3, [pc, #276]	@ (80013f0 <HAL_UART_MspInit+0x164>)
 80012da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80012dc:	4a44      	ldr	r2, [pc, #272]	@ (80013f0 <HAL_UART_MspInit+0x164>)
 80012de:	f043 0301 	orr.w	r3, r3, #1
 80012e2:	65d3      	str	r3, [r2, #92]	@ 0x5c
 80012e4:	4b42      	ldr	r3, [pc, #264]	@ (80013f0 <HAL_UART_MspInit+0x164>)
 80012e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80012e8:	f003 0301 	and.w	r3, r3, #1
 80012ec:	617b      	str	r3, [r7, #20]
 80012ee:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80012f0:	4b3f      	ldr	r3, [pc, #252]	@ (80013f0 <HAL_UART_MspInit+0x164>)
 80012f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012f4:	4a3e      	ldr	r2, [pc, #248]	@ (80013f0 <HAL_UART_MspInit+0x164>)
 80012f6:	f043 0304 	orr.w	r3, r3, #4
 80012fa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012fc:	4b3c      	ldr	r3, [pc, #240]	@ (80013f0 <HAL_UART_MspInit+0x164>)
 80012fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001300:	f003 0304 	and.w	r3, r3, #4
 8001304:	613b      	str	r3, [r7, #16]
 8001306:	693b      	ldr	r3, [r7, #16]
    /**LPUART1 GPIO Configuration
    PC0     ------> LPUART1_RX
    PC1     ------> LPUART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001308:	2301      	movs	r3, #1
 800130a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800130c:	2302      	movs	r3, #2
 800130e:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001310:	2301      	movs	r3, #1
 8001312:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001314:	2300      	movs	r3, #0
 8001316:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8001318:	2308      	movs	r3, #8
 800131a:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800131c:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001320:	4619      	mov	r1, r3
 8001322:	4834      	ldr	r0, [pc, #208]	@ (80013f4 <HAL_UART_MspInit+0x168>)
 8001324:	f000 fc10 	bl	8001b48 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001328:	2302      	movs	r3, #2
 800132a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800132c:	2302      	movs	r3, #2
 800132e:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001330:	2300      	movs	r3, #0
 8001332:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001334:	2300      	movs	r3, #0
 8001336:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8001338:	2308      	movs	r3, #8
 800133a:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800133c:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001340:	4619      	mov	r1, r3
 8001342:	482c      	ldr	r0, [pc, #176]	@ (80013f4 <HAL_UART_MspInit+0x168>)
 8001344:	f000 fc00 	bl	8001b48 <HAL_GPIO_Init>

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 8001348:	2200      	movs	r2, #0
 800134a:	2100      	movs	r1, #0
 800134c:	205b      	movs	r0, #91	@ 0x5b
 800134e:	f000 fa14 	bl	800177a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 8001352:	205b      	movs	r0, #91	@ 0x5b
 8001354:	f000 fa2b 	bl	80017ae <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001358:	e043      	b.n	80013e2 <HAL_UART_MspInit+0x156>
  else if(uartHandle->Instance==USART2)
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	4a26      	ldr	r2, [pc, #152]	@ (80013f8 <HAL_UART_MspInit+0x16c>)
 8001360:	4293      	cmp	r3, r2
 8001362:	d13e      	bne.n	80013e2 <HAL_UART_MspInit+0x156>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001364:	2302      	movs	r3, #2
 8001366:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001368:	2300      	movs	r3, #0
 800136a:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800136c:	f107 0318 	add.w	r3, r7, #24
 8001370:	4618      	mov	r0, r3
 8001372:	f001 fb7d 	bl	8002a70 <HAL_RCCEx_PeriphCLKConfig>
 8001376:	4603      	mov	r3, r0
 8001378:	2b00      	cmp	r3, #0
 800137a:	d001      	beq.n	8001380 <HAL_UART_MspInit+0xf4>
      Error_Handler();
 800137c:	f7ff faa4 	bl	80008c8 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001380:	4b1b      	ldr	r3, [pc, #108]	@ (80013f0 <HAL_UART_MspInit+0x164>)
 8001382:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001384:	4a1a      	ldr	r2, [pc, #104]	@ (80013f0 <HAL_UART_MspInit+0x164>)
 8001386:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800138a:	6593      	str	r3, [r2, #88]	@ 0x58
 800138c:	4b18      	ldr	r3, [pc, #96]	@ (80013f0 <HAL_UART_MspInit+0x164>)
 800138e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001390:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001394:	60fb      	str	r3, [r7, #12]
 8001396:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001398:	4b15      	ldr	r3, [pc, #84]	@ (80013f0 <HAL_UART_MspInit+0x164>)
 800139a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800139c:	4a14      	ldr	r2, [pc, #80]	@ (80013f0 <HAL_UART_MspInit+0x164>)
 800139e:	f043 0301 	orr.w	r3, r3, #1
 80013a2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80013a4:	4b12      	ldr	r3, [pc, #72]	@ (80013f0 <HAL_UART_MspInit+0x164>)
 80013a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013a8:	f003 0301 	and.w	r3, r3, #1
 80013ac:	60bb      	str	r3, [r7, #8]
 80013ae:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80013b0:	230c      	movs	r3, #12
 80013b2:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013b4:	2302      	movs	r3, #2
 80013b6:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013b8:	2300      	movs	r3, #0
 80013ba:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013bc:	2300      	movs	r3, #0
 80013be:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80013c0:	2307      	movs	r3, #7
 80013c2:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013c4:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80013c8:	4619      	mov	r1, r3
 80013ca:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80013ce:	f000 fbbb 	bl	8001b48 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80013d2:	2200      	movs	r2, #0
 80013d4:	2100      	movs	r1, #0
 80013d6:	2026      	movs	r0, #38	@ 0x26
 80013d8:	f000 f9cf 	bl	800177a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80013dc:	2026      	movs	r0, #38	@ 0x26
 80013de:	f000 f9e6 	bl	80017ae <HAL_NVIC_EnableIRQ>
}
 80013e2:	bf00      	nop
 80013e4:	3780      	adds	r7, #128	@ 0x80
 80013e6:	46bd      	mov	sp, r7
 80013e8:	bd80      	pop	{r7, pc}
 80013ea:	bf00      	nop
 80013ec:	40008000 	.word	0x40008000
 80013f0:	40021000 	.word	0x40021000
 80013f4:	48000800 	.word	0x48000800
 80013f8:	40004400 	.word	0x40004400

080013fc <toggle_continua>:

/* timer non bloccante per auto-toggle */
static uint32_t s_nextAutoToggleTick = 0;

static void toggle_continua(void)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	af00      	add	r7, sp, #0
    Board1_U.continua = (Board1_U.continua == 0) ? 1 : 0;
 8001400:	4b0c      	ldr	r3, [pc, #48]	@ (8001434 <toggle_continua+0x38>)
 8001402:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 8001406:	f04f 0200 	mov.w	r2, #0
 800140a:	f04f 0300 	mov.w	r3, #0
 800140e:	f7fe ff59 	bl	80002c4 <__aeabi_dcmpeq>
 8001412:	4603      	mov	r3, r0
 8001414:	2b00      	cmp	r3, #0
 8001416:	d003      	beq.n	8001420 <toggle_continua+0x24>
 8001418:	f04f 0200 	mov.w	r2, #0
 800141c:	4b06      	ldr	r3, [pc, #24]	@ (8001438 <toggle_continua+0x3c>)
 800141e:	e003      	b.n	8001428 <toggle_continua+0x2c>
 8001420:	f04f 0200 	mov.w	r2, #0
 8001424:	f04f 0300 	mov.w	r3, #0
 8001428:	4902      	ldr	r1, [pc, #8]	@ (8001434 <toggle_continua+0x38>)
 800142a:	e9c1 2306 	strd	r2, r3, [r1, #24]
}
 800142e:	bf00      	nop
 8001430:	bd80      	pop	{r7, pc}
 8001432:	bf00      	nop
 8001434:	20000030 	.word	0x20000030
 8001438:	3ff00000 	.word	0x3ff00000

0800143c <HAL_GPIO_EXTI_Callback>:
}

/* ------------------ Callback IRQ bottone ------------------ */
/* Deve esistere UNA SOLA definizione nel progetto */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	b082      	sub	sp, #8
 8001440:	af00      	add	r7, sp, #0
 8001442:	4603      	mov	r3, r0
 8001444:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin != UserButton_Pin)
 8001446:	88fb      	ldrh	r3, [r7, #6]
 8001448:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800144c:	d115      	bne.n	800147a <HAL_GPIO_EXTI_Callback+0x3e>
        return;

    if (s_mode == COMMUNICATION_NO_STOP)
 800144e:	4b0e      	ldr	r3, [pc, #56]	@ (8001488 <HAL_GPIO_EXTI_Callback+0x4c>)
 8001450:	781b      	ldrb	r3, [r3, #0]
 8001452:	b2db      	uxtb	r3, r3
 8001454:	2b00      	cmp	r3, #0
 8001456:	d108      	bne.n	800146a <HAL_GPIO_EXTI_Callback+0x2e>
    {
        /* primo click: ferma l'automatismo */
        if (s_autoEnabled)
 8001458:	4b0c      	ldr	r3, [pc, #48]	@ (800148c <HAL_GPIO_EXTI_Callback+0x50>)
 800145a:	781b      	ldrb	r3, [r3, #0]
 800145c:	b2db      	uxtb	r3, r3
 800145e:	2b00      	cmp	r3, #0
 8001460:	d00e      	beq.n	8001480 <HAL_GPIO_EXTI_Callback+0x44>
        {
            s_autoEnabled = 0;
 8001462:	4b0a      	ldr	r3, [pc, #40]	@ (800148c <HAL_GPIO_EXTI_Callback+0x50>)
 8001464:	2200      	movs	r2, #0
 8001466:	701a      	strb	r2, [r3, #0]
 8001468:	e00a      	b.n	8001480 <HAL_GPIO_EXTI_Callback+0x44>
        }
        /* se vuoi toggle stop/continue, puoi riattivare qui */
    }
    else if (s_mode == COMMUNICATION_BUTTON_RESTART)
 800146a:	4b07      	ldr	r3, [pc, #28]	@ (8001488 <HAL_GPIO_EXTI_Callback+0x4c>)
 800146c:	781b      	ldrb	r3, [r3, #0]
 800146e:	b2db      	uxtb	r3, r3
 8001470:	2b01      	cmp	r3, #1
 8001472:	d104      	bne.n	800147e <HAL_GPIO_EXTI_Callback+0x42>
    {
        /* Toggle manuale: sblocca quando sei in Execution */
        toggle_continua();
 8001474:	f7ff ffc2 	bl	80013fc <toggle_continua>
 8001478:	e002      	b.n	8001480 <HAL_GPIO_EXTI_Callback+0x44>
        return;
 800147a:	bf00      	nop
 800147c:	e000      	b.n	8001480 <HAL_GPIO_EXTI_Callback+0x44>
    }
    else /* COMMUNICATION_ONE_RUN */
    {
        /* ignora il bottone */
        return;
 800147e:	bf00      	nop
    }
}
 8001480:	3708      	adds	r7, #8
 8001482:	46bd      	mov	sp, r7
 8001484:	bd80      	pop	{r7, pc}
 8001486:	bf00      	nop
 8001488:	200003a4 	.word	0x200003a4
 800148c:	20000004 	.word	0x20000004

08001490 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001490:	480d      	ldr	r0, [pc, #52]	@ (80014c8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001492:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001494:	f7ff fa98 	bl	80009c8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001498:	480c      	ldr	r0, [pc, #48]	@ (80014cc <LoopForever+0x6>)
  ldr r1, =_edata
 800149a:	490d      	ldr	r1, [pc, #52]	@ (80014d0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800149c:	4a0d      	ldr	r2, [pc, #52]	@ (80014d4 <LoopForever+0xe>)
  movs r3, #0
 800149e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80014a0:	e002      	b.n	80014a8 <LoopCopyDataInit>

080014a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80014a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80014a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80014a6:	3304      	adds	r3, #4

080014a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80014a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80014aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80014ac:	d3f9      	bcc.n	80014a2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80014ae:	4a0a      	ldr	r2, [pc, #40]	@ (80014d8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80014b0:	4c0a      	ldr	r4, [pc, #40]	@ (80014dc <LoopForever+0x16>)
  movs r3, #0
 80014b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80014b4:	e001      	b.n	80014ba <LoopFillZerobss>

080014b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80014b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80014b8:	3204      	adds	r2, #4

080014ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80014ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80014bc:	d3fb      	bcc.n	80014b6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80014be:	f004 f891 	bl	80055e4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80014c2:	f7ff f9a5 	bl	8000810 <main>

080014c6 <LoopForever>:

LoopForever:
    b LoopForever
 80014c6:	e7fe      	b.n	80014c6 <LoopForever>
  ldr   r0, =_estack
 80014c8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80014cc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80014d0:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 80014d4:	08005694 	.word	0x08005694
  ldr r2, =_sbss
 80014d8:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 80014dc:	200003ac 	.word	0x200003ac

080014e0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80014e0:	e7fe      	b.n	80014e0 <ADC1_2_IRQHandler>

080014e2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80014e2:	b580      	push	{r7, lr}
 80014e4:	b082      	sub	sp, #8
 80014e6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80014e8:	2300      	movs	r3, #0
 80014ea:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80014ec:	2003      	movs	r0, #3
 80014ee:	f000 f939 	bl	8001764 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80014f2:	200f      	movs	r0, #15
 80014f4:	f000 f80e 	bl	8001514 <HAL_InitTick>
 80014f8:	4603      	mov	r3, r0
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d002      	beq.n	8001504 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80014fe:	2301      	movs	r3, #1
 8001500:	71fb      	strb	r3, [r7, #7]
 8001502:	e001      	b.n	8001508 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001504:	f7ff f9e6 	bl	80008d4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001508:	79fb      	ldrb	r3, [r7, #7]

}
 800150a:	4618      	mov	r0, r3
 800150c:	3708      	adds	r7, #8
 800150e:	46bd      	mov	sp, r7
 8001510:	bd80      	pop	{r7, pc}
	...

08001514 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	b084      	sub	sp, #16
 8001518:	af00      	add	r7, sp, #0
 800151a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800151c:	2300      	movs	r3, #0
 800151e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001520:	4b16      	ldr	r3, [pc, #88]	@ (800157c <HAL_InitTick+0x68>)
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	2b00      	cmp	r3, #0
 8001526:	d022      	beq.n	800156e <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001528:	4b15      	ldr	r3, [pc, #84]	@ (8001580 <HAL_InitTick+0x6c>)
 800152a:	681a      	ldr	r2, [r3, #0]
 800152c:	4b13      	ldr	r3, [pc, #76]	@ (800157c <HAL_InitTick+0x68>)
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001534:	fbb1 f3f3 	udiv	r3, r1, r3
 8001538:	fbb2 f3f3 	udiv	r3, r2, r3
 800153c:	4618      	mov	r0, r3
 800153e:	f000 f944 	bl	80017ca <HAL_SYSTICK_Config>
 8001542:	4603      	mov	r3, r0
 8001544:	2b00      	cmp	r3, #0
 8001546:	d10f      	bne.n	8001568 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	2b0f      	cmp	r3, #15
 800154c:	d809      	bhi.n	8001562 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800154e:	2200      	movs	r2, #0
 8001550:	6879      	ldr	r1, [r7, #4]
 8001552:	f04f 30ff 	mov.w	r0, #4294967295
 8001556:	f000 f910 	bl	800177a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800155a:	4a0a      	ldr	r2, [pc, #40]	@ (8001584 <HAL_InitTick+0x70>)
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	6013      	str	r3, [r2, #0]
 8001560:	e007      	b.n	8001572 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001562:	2301      	movs	r3, #1
 8001564:	73fb      	strb	r3, [r7, #15]
 8001566:	e004      	b.n	8001572 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001568:	2301      	movs	r3, #1
 800156a:	73fb      	strb	r3, [r7, #15]
 800156c:	e001      	b.n	8001572 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800156e:	2301      	movs	r3, #1
 8001570:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001572:	7bfb      	ldrb	r3, [r7, #15]
}
 8001574:	4618      	mov	r0, r3
 8001576:	3710      	adds	r7, #16
 8001578:	46bd      	mov	sp, r7
 800157a:	bd80      	pop	{r7, pc}
 800157c:	2000000c 	.word	0x2000000c
 8001580:	20000000 	.word	0x20000000
 8001584:	20000008 	.word	0x20000008

08001588 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001588:	b480      	push	{r7}
 800158a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800158c:	4b05      	ldr	r3, [pc, #20]	@ (80015a4 <HAL_IncTick+0x1c>)
 800158e:	681a      	ldr	r2, [r3, #0]
 8001590:	4b05      	ldr	r3, [pc, #20]	@ (80015a8 <HAL_IncTick+0x20>)
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	4413      	add	r3, r2
 8001596:	4a03      	ldr	r2, [pc, #12]	@ (80015a4 <HAL_IncTick+0x1c>)
 8001598:	6013      	str	r3, [r2, #0]
}
 800159a:	bf00      	nop
 800159c:	46bd      	mov	sp, r7
 800159e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a2:	4770      	bx	lr
 80015a4:	200003a8 	.word	0x200003a8
 80015a8:	2000000c 	.word	0x2000000c

080015ac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80015ac:	b480      	push	{r7}
 80015ae:	af00      	add	r7, sp, #0
  return uwTick;
 80015b0:	4b03      	ldr	r3, [pc, #12]	@ (80015c0 <HAL_GetTick+0x14>)
 80015b2:	681b      	ldr	r3, [r3, #0]
}
 80015b4:	4618      	mov	r0, r3
 80015b6:	46bd      	mov	sp, r7
 80015b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015bc:	4770      	bx	lr
 80015be:	bf00      	nop
 80015c0:	200003a8 	.word	0x200003a8

080015c4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015c4:	b480      	push	{r7}
 80015c6:	b085      	sub	sp, #20
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	f003 0307 	and.w	r3, r3, #7
 80015d2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80015d4:	4b0c      	ldr	r3, [pc, #48]	@ (8001608 <__NVIC_SetPriorityGrouping+0x44>)
 80015d6:	68db      	ldr	r3, [r3, #12]
 80015d8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80015da:	68ba      	ldr	r2, [r7, #8]
 80015dc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80015e0:	4013      	ands	r3, r2
 80015e2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80015e4:	68fb      	ldr	r3, [r7, #12]
 80015e6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80015e8:	68bb      	ldr	r3, [r7, #8]
 80015ea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80015ec:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80015f0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80015f4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80015f6:	4a04      	ldr	r2, [pc, #16]	@ (8001608 <__NVIC_SetPriorityGrouping+0x44>)
 80015f8:	68bb      	ldr	r3, [r7, #8]
 80015fa:	60d3      	str	r3, [r2, #12]
}
 80015fc:	bf00      	nop
 80015fe:	3714      	adds	r7, #20
 8001600:	46bd      	mov	sp, r7
 8001602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001606:	4770      	bx	lr
 8001608:	e000ed00 	.word	0xe000ed00

0800160c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800160c:	b480      	push	{r7}
 800160e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001610:	4b04      	ldr	r3, [pc, #16]	@ (8001624 <__NVIC_GetPriorityGrouping+0x18>)
 8001612:	68db      	ldr	r3, [r3, #12]
 8001614:	0a1b      	lsrs	r3, r3, #8
 8001616:	f003 0307 	and.w	r3, r3, #7
}
 800161a:	4618      	mov	r0, r3
 800161c:	46bd      	mov	sp, r7
 800161e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001622:	4770      	bx	lr
 8001624:	e000ed00 	.word	0xe000ed00

08001628 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001628:	b480      	push	{r7}
 800162a:	b083      	sub	sp, #12
 800162c:	af00      	add	r7, sp, #0
 800162e:	4603      	mov	r3, r0
 8001630:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001632:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001636:	2b00      	cmp	r3, #0
 8001638:	db0b      	blt.n	8001652 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800163a:	79fb      	ldrb	r3, [r7, #7]
 800163c:	f003 021f 	and.w	r2, r3, #31
 8001640:	4907      	ldr	r1, [pc, #28]	@ (8001660 <__NVIC_EnableIRQ+0x38>)
 8001642:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001646:	095b      	lsrs	r3, r3, #5
 8001648:	2001      	movs	r0, #1
 800164a:	fa00 f202 	lsl.w	r2, r0, r2
 800164e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001652:	bf00      	nop
 8001654:	370c      	adds	r7, #12
 8001656:	46bd      	mov	sp, r7
 8001658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165c:	4770      	bx	lr
 800165e:	bf00      	nop
 8001660:	e000e100 	.word	0xe000e100

08001664 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001664:	b480      	push	{r7}
 8001666:	b083      	sub	sp, #12
 8001668:	af00      	add	r7, sp, #0
 800166a:	4603      	mov	r3, r0
 800166c:	6039      	str	r1, [r7, #0]
 800166e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001670:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001674:	2b00      	cmp	r3, #0
 8001676:	db0a      	blt.n	800168e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001678:	683b      	ldr	r3, [r7, #0]
 800167a:	b2da      	uxtb	r2, r3
 800167c:	490c      	ldr	r1, [pc, #48]	@ (80016b0 <__NVIC_SetPriority+0x4c>)
 800167e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001682:	0112      	lsls	r2, r2, #4
 8001684:	b2d2      	uxtb	r2, r2
 8001686:	440b      	add	r3, r1
 8001688:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800168c:	e00a      	b.n	80016a4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800168e:	683b      	ldr	r3, [r7, #0]
 8001690:	b2da      	uxtb	r2, r3
 8001692:	4908      	ldr	r1, [pc, #32]	@ (80016b4 <__NVIC_SetPriority+0x50>)
 8001694:	79fb      	ldrb	r3, [r7, #7]
 8001696:	f003 030f 	and.w	r3, r3, #15
 800169a:	3b04      	subs	r3, #4
 800169c:	0112      	lsls	r2, r2, #4
 800169e:	b2d2      	uxtb	r2, r2
 80016a0:	440b      	add	r3, r1
 80016a2:	761a      	strb	r2, [r3, #24]
}
 80016a4:	bf00      	nop
 80016a6:	370c      	adds	r7, #12
 80016a8:	46bd      	mov	sp, r7
 80016aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ae:	4770      	bx	lr
 80016b0:	e000e100 	.word	0xe000e100
 80016b4:	e000ed00 	.word	0xe000ed00

080016b8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80016b8:	b480      	push	{r7}
 80016ba:	b089      	sub	sp, #36	@ 0x24
 80016bc:	af00      	add	r7, sp, #0
 80016be:	60f8      	str	r0, [r7, #12]
 80016c0:	60b9      	str	r1, [r7, #8]
 80016c2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80016c4:	68fb      	ldr	r3, [r7, #12]
 80016c6:	f003 0307 	and.w	r3, r3, #7
 80016ca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80016cc:	69fb      	ldr	r3, [r7, #28]
 80016ce:	f1c3 0307 	rsb	r3, r3, #7
 80016d2:	2b04      	cmp	r3, #4
 80016d4:	bf28      	it	cs
 80016d6:	2304      	movcs	r3, #4
 80016d8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80016da:	69fb      	ldr	r3, [r7, #28]
 80016dc:	3304      	adds	r3, #4
 80016de:	2b06      	cmp	r3, #6
 80016e0:	d902      	bls.n	80016e8 <NVIC_EncodePriority+0x30>
 80016e2:	69fb      	ldr	r3, [r7, #28]
 80016e4:	3b03      	subs	r3, #3
 80016e6:	e000      	b.n	80016ea <NVIC_EncodePriority+0x32>
 80016e8:	2300      	movs	r3, #0
 80016ea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016ec:	f04f 32ff 	mov.w	r2, #4294967295
 80016f0:	69bb      	ldr	r3, [r7, #24]
 80016f2:	fa02 f303 	lsl.w	r3, r2, r3
 80016f6:	43da      	mvns	r2, r3
 80016f8:	68bb      	ldr	r3, [r7, #8]
 80016fa:	401a      	ands	r2, r3
 80016fc:	697b      	ldr	r3, [r7, #20]
 80016fe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001700:	f04f 31ff 	mov.w	r1, #4294967295
 8001704:	697b      	ldr	r3, [r7, #20]
 8001706:	fa01 f303 	lsl.w	r3, r1, r3
 800170a:	43d9      	mvns	r1, r3
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001710:	4313      	orrs	r3, r2
         );
}
 8001712:	4618      	mov	r0, r3
 8001714:	3724      	adds	r7, #36	@ 0x24
 8001716:	46bd      	mov	sp, r7
 8001718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171c:	4770      	bx	lr
	...

08001720 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	b082      	sub	sp, #8
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	3b01      	subs	r3, #1
 800172c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001730:	d301      	bcc.n	8001736 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001732:	2301      	movs	r3, #1
 8001734:	e00f      	b.n	8001756 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001736:	4a0a      	ldr	r2, [pc, #40]	@ (8001760 <SysTick_Config+0x40>)
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	3b01      	subs	r3, #1
 800173c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800173e:	210f      	movs	r1, #15
 8001740:	f04f 30ff 	mov.w	r0, #4294967295
 8001744:	f7ff ff8e 	bl	8001664 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001748:	4b05      	ldr	r3, [pc, #20]	@ (8001760 <SysTick_Config+0x40>)
 800174a:	2200      	movs	r2, #0
 800174c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800174e:	4b04      	ldr	r3, [pc, #16]	@ (8001760 <SysTick_Config+0x40>)
 8001750:	2207      	movs	r2, #7
 8001752:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001754:	2300      	movs	r3, #0
}
 8001756:	4618      	mov	r0, r3
 8001758:	3708      	adds	r7, #8
 800175a:	46bd      	mov	sp, r7
 800175c:	bd80      	pop	{r7, pc}
 800175e:	bf00      	nop
 8001760:	e000e010 	.word	0xe000e010

08001764 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b082      	sub	sp, #8
 8001768:	af00      	add	r7, sp, #0
 800176a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800176c:	6878      	ldr	r0, [r7, #4]
 800176e:	f7ff ff29 	bl	80015c4 <__NVIC_SetPriorityGrouping>
}
 8001772:	bf00      	nop
 8001774:	3708      	adds	r7, #8
 8001776:	46bd      	mov	sp, r7
 8001778:	bd80      	pop	{r7, pc}

0800177a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800177a:	b580      	push	{r7, lr}
 800177c:	b086      	sub	sp, #24
 800177e:	af00      	add	r7, sp, #0
 8001780:	4603      	mov	r3, r0
 8001782:	60b9      	str	r1, [r7, #8]
 8001784:	607a      	str	r2, [r7, #4]
 8001786:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001788:	f7ff ff40 	bl	800160c <__NVIC_GetPriorityGrouping>
 800178c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800178e:	687a      	ldr	r2, [r7, #4]
 8001790:	68b9      	ldr	r1, [r7, #8]
 8001792:	6978      	ldr	r0, [r7, #20]
 8001794:	f7ff ff90 	bl	80016b8 <NVIC_EncodePriority>
 8001798:	4602      	mov	r2, r0
 800179a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800179e:	4611      	mov	r1, r2
 80017a0:	4618      	mov	r0, r3
 80017a2:	f7ff ff5f 	bl	8001664 <__NVIC_SetPriority>
}
 80017a6:	bf00      	nop
 80017a8:	3718      	adds	r7, #24
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bd80      	pop	{r7, pc}

080017ae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017ae:	b580      	push	{r7, lr}
 80017b0:	b082      	sub	sp, #8
 80017b2:	af00      	add	r7, sp, #0
 80017b4:	4603      	mov	r3, r0
 80017b6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80017b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017bc:	4618      	mov	r0, r3
 80017be:	f7ff ff33 	bl	8001628 <__NVIC_EnableIRQ>
}
 80017c2:	bf00      	nop
 80017c4:	3708      	adds	r7, #8
 80017c6:	46bd      	mov	sp, r7
 80017c8:	bd80      	pop	{r7, pc}

080017ca <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80017ca:	b580      	push	{r7, lr}
 80017cc:	b082      	sub	sp, #8
 80017ce:	af00      	add	r7, sp, #0
 80017d0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80017d2:	6878      	ldr	r0, [r7, #4]
 80017d4:	f7ff ffa4 	bl	8001720 <SysTick_Config>
 80017d8:	4603      	mov	r3, r0
}
 80017da:	4618      	mov	r0, r3
 80017dc:	3708      	adds	r7, #8
 80017de:	46bd      	mov	sp, r7
 80017e0:	bd80      	pop	{r7, pc}
	...

080017e4 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	b082      	sub	sp, #8
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d101      	bne.n	80017f6 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 80017f2:	2301      	movs	r3, #1
 80017f4:	e054      	b.n	80018a0 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	7f5b      	ldrb	r3, [r3, #29]
 80017fa:	b2db      	uxtb	r3, r3
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d105      	bne.n	800180c <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	2200      	movs	r2, #0
 8001804:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8001806:	6878      	ldr	r0, [r7, #4]
 8001808:	f7fe ff46 	bl	8000698 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	2202      	movs	r2, #2
 8001810:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	791b      	ldrb	r3, [r3, #4]
 8001816:	2b00      	cmp	r3, #0
 8001818:	d10c      	bne.n	8001834 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	4a22      	ldr	r2, [pc, #136]	@ (80018a8 <HAL_CRC_Init+0xc4>)
 8001820:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	689a      	ldr	r2, [r3, #8]
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	f022 0218 	bic.w	r2, r2, #24
 8001830:	609a      	str	r2, [r3, #8]
 8001832:	e00c      	b.n	800184e <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	6899      	ldr	r1, [r3, #8]
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	68db      	ldr	r3, [r3, #12]
 800183c:	461a      	mov	r2, r3
 800183e:	6878      	ldr	r0, [r7, #4]
 8001840:	f000 f834 	bl	80018ac <HAL_CRCEx_Polynomial_Set>
 8001844:	4603      	mov	r3, r0
 8001846:	2b00      	cmp	r3, #0
 8001848:	d001      	beq.n	800184e <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 800184a:	2301      	movs	r3, #1
 800184c:	e028      	b.n	80018a0 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	795b      	ldrb	r3, [r3, #5]
 8001852:	2b00      	cmp	r3, #0
 8001854:	d105      	bne.n	8001862 <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	f04f 32ff 	mov.w	r2, #4294967295
 800185e:	611a      	str	r2, [r3, #16]
 8001860:	e004      	b.n	800186c <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	687a      	ldr	r2, [r7, #4]
 8001868:	6912      	ldr	r2, [r2, #16]
 800186a:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	689b      	ldr	r3, [r3, #8]
 8001872:	f023 0160 	bic.w	r1, r3, #96	@ 0x60
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	695a      	ldr	r2, [r3, #20]
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	430a      	orrs	r2, r1
 8001880:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	689b      	ldr	r3, [r3, #8]
 8001888:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	699a      	ldr	r2, [r3, #24]
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	430a      	orrs	r2, r1
 8001896:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	2201      	movs	r2, #1
 800189c:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 800189e:	2300      	movs	r3, #0
}
 80018a0:	4618      	mov	r0, r3
 80018a2:	3708      	adds	r7, #8
 80018a4:	46bd      	mov	sp, r7
 80018a6:	bd80      	pop	{r7, pc}
 80018a8:	04c11db7 	.word	0x04c11db7

080018ac <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 80018ac:	b480      	push	{r7}
 80018ae:	b087      	sub	sp, #28
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	60f8      	str	r0, [r7, #12]
 80018b4:	60b9      	str	r1, [r7, #8]
 80018b6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80018b8:	2300      	movs	r3, #0
 80018ba:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 80018bc:	231f      	movs	r3, #31
 80018be:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 80018c0:	68bb      	ldr	r3, [r7, #8]
 80018c2:	f003 0301 	and.w	r3, r3, #1
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d102      	bne.n	80018d0 <HAL_CRCEx_Polynomial_Set+0x24>
  {
    status =  HAL_ERROR;
 80018ca:	2301      	movs	r3, #1
 80018cc:	75fb      	strb	r3, [r7, #23]
 80018ce:	e063      	b.n	8001998 <HAL_CRCEx_Polynomial_Set+0xec>
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 80018d0:	bf00      	nop
 80018d2:	693b      	ldr	r3, [r7, #16]
 80018d4:	1e5a      	subs	r2, r3, #1
 80018d6:	613a      	str	r2, [r7, #16]
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d009      	beq.n	80018f0 <HAL_CRCEx_Polynomial_Set+0x44>
 80018dc:	693b      	ldr	r3, [r7, #16]
 80018de:	f003 031f 	and.w	r3, r3, #31
 80018e2:	68ba      	ldr	r2, [r7, #8]
 80018e4:	fa22 f303 	lsr.w	r3, r2, r3
 80018e8:	f003 0301 	and.w	r3, r3, #1
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d0f0      	beq.n	80018d2 <HAL_CRCEx_Polynomial_Set+0x26>
    {
    }

    switch (PolyLength)
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	2b18      	cmp	r3, #24
 80018f4:	d846      	bhi.n	8001984 <HAL_CRCEx_Polynomial_Set+0xd8>
 80018f6:	a201      	add	r2, pc, #4	@ (adr r2, 80018fc <HAL_CRCEx_Polynomial_Set+0x50>)
 80018f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018fc:	0800198b 	.word	0x0800198b
 8001900:	08001985 	.word	0x08001985
 8001904:	08001985 	.word	0x08001985
 8001908:	08001985 	.word	0x08001985
 800190c:	08001985 	.word	0x08001985
 8001910:	08001985 	.word	0x08001985
 8001914:	08001985 	.word	0x08001985
 8001918:	08001985 	.word	0x08001985
 800191c:	08001979 	.word	0x08001979
 8001920:	08001985 	.word	0x08001985
 8001924:	08001985 	.word	0x08001985
 8001928:	08001985 	.word	0x08001985
 800192c:	08001985 	.word	0x08001985
 8001930:	08001985 	.word	0x08001985
 8001934:	08001985 	.word	0x08001985
 8001938:	08001985 	.word	0x08001985
 800193c:	0800196d 	.word	0x0800196d
 8001940:	08001985 	.word	0x08001985
 8001944:	08001985 	.word	0x08001985
 8001948:	08001985 	.word	0x08001985
 800194c:	08001985 	.word	0x08001985
 8001950:	08001985 	.word	0x08001985
 8001954:	08001985 	.word	0x08001985
 8001958:	08001985 	.word	0x08001985
 800195c:	08001961 	.word	0x08001961
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 8001960:	693b      	ldr	r3, [r7, #16]
 8001962:	2b06      	cmp	r3, #6
 8001964:	d913      	bls.n	800198e <HAL_CRCEx_Polynomial_Set+0xe2>
        {
          status =   HAL_ERROR;
 8001966:	2301      	movs	r3, #1
 8001968:	75fb      	strb	r3, [r7, #23]
        }
        break;
 800196a:	e010      	b.n	800198e <HAL_CRCEx_Polynomial_Set+0xe2>
      case CRC_POLYLENGTH_8B:
        if (msb >= HAL_CRC_LENGTH_8B)
 800196c:	693b      	ldr	r3, [r7, #16]
 800196e:	2b07      	cmp	r3, #7
 8001970:	d90f      	bls.n	8001992 <HAL_CRCEx_Polynomial_Set+0xe6>
        {
          status =   HAL_ERROR;
 8001972:	2301      	movs	r3, #1
 8001974:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8001976:	e00c      	b.n	8001992 <HAL_CRCEx_Polynomial_Set+0xe6>
      case CRC_POLYLENGTH_16B:
        if (msb >= HAL_CRC_LENGTH_16B)
 8001978:	693b      	ldr	r3, [r7, #16]
 800197a:	2b0f      	cmp	r3, #15
 800197c:	d90b      	bls.n	8001996 <HAL_CRCEx_Polynomial_Set+0xea>
        {
          status =   HAL_ERROR;
 800197e:	2301      	movs	r3, #1
 8001980:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8001982:	e008      	b.n	8001996 <HAL_CRCEx_Polynomial_Set+0xea>

      case CRC_POLYLENGTH_32B:
        /* no polynomial definition vs. polynomial length issue possible */
        break;
      default:
        status =  HAL_ERROR;
 8001984:	2301      	movs	r3, #1
 8001986:	75fb      	strb	r3, [r7, #23]
        break;
 8001988:	e006      	b.n	8001998 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 800198a:	bf00      	nop
 800198c:	e004      	b.n	8001998 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 800198e:	bf00      	nop
 8001990:	e002      	b.n	8001998 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8001992:	bf00      	nop
 8001994:	e000      	b.n	8001998 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8001996:	bf00      	nop
    }
  }
  if (status == HAL_OK)
 8001998:	7dfb      	ldrb	r3, [r7, #23]
 800199a:	2b00      	cmp	r3, #0
 800199c:	d10d      	bne.n	80019ba <HAL_CRCEx_Polynomial_Set+0x10e>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 800199e:	68fb      	ldr	r3, [r7, #12]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	68ba      	ldr	r2, [r7, #8]
 80019a4:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	689b      	ldr	r3, [r3, #8]
 80019ac:	f023 0118 	bic.w	r1, r3, #24
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	687a      	ldr	r2, [r7, #4]
 80019b6:	430a      	orrs	r2, r1
 80019b8:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 80019ba:	7dfb      	ldrb	r3, [r7, #23]
}
 80019bc:	4618      	mov	r0, r3
 80019be:	371c      	adds	r7, #28
 80019c0:	46bd      	mov	sp, r7
 80019c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c6:	4770      	bx	lr

080019c8 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80019c8:	b480      	push	{r7}
 80019ca:	b085      	sub	sp, #20
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80019d0:	2300      	movs	r3, #0
 80019d2:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80019da:	b2db      	uxtb	r3, r3
 80019dc:	2b02      	cmp	r3, #2
 80019de:	d005      	beq.n	80019ec <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	2204      	movs	r2, #4
 80019e4:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80019e6:	2301      	movs	r3, #1
 80019e8:	73fb      	strb	r3, [r7, #15]
 80019ea:	e037      	b.n	8001a5c <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	681a      	ldr	r2, [r3, #0]
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	f022 020e 	bic.w	r2, r2, #14
 80019fa:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001a00:	681a      	ldr	r2, [r3, #0]
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001a06:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001a0a:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	681a      	ldr	r2, [r3, #0]
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	f022 0201 	bic.w	r2, r2, #1
 8001a1a:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a20:	f003 021f 	and.w	r2, r3, #31
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a28:	2101      	movs	r1, #1
 8001a2a:	fa01 f202 	lsl.w	r2, r1, r2
 8001a2e:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a34:	687a      	ldr	r2, [r7, #4]
 8001a36:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001a38:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d00c      	beq.n	8001a5c <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a46:	681a      	ldr	r2, [r3, #0]
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a4c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001a50:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a56:	687a      	ldr	r2, [r7, #4]
 8001a58:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001a5a:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	2201      	movs	r2, #1
 8001a60:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	2200      	movs	r2, #0
 8001a68:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8001a6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a6e:	4618      	mov	r0, r3
 8001a70:	3714      	adds	r7, #20
 8001a72:	46bd      	mov	sp, r7
 8001a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a78:	4770      	bx	lr

08001a7a <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001a7a:	b580      	push	{r7, lr}
 8001a7c:	b084      	sub	sp, #16
 8001a7e:	af00      	add	r7, sp, #0
 8001a80:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001a82:	2300      	movs	r3, #0
 8001a84:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001a8c:	b2db      	uxtb	r3, r3
 8001a8e:	2b02      	cmp	r3, #2
 8001a90:	d00d      	beq.n	8001aae <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	2204      	movs	r2, #4
 8001a96:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	2201      	movs	r2, #1
 8001a9c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8001aa8:	2301      	movs	r3, #1
 8001aaa:	73fb      	strb	r3, [r7, #15]
 8001aac:	e047      	b.n	8001b3e <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	681a      	ldr	r2, [r3, #0]
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	f022 020e 	bic.w	r2, r2, #14
 8001abc:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	681a      	ldr	r2, [r3, #0]
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	f022 0201 	bic.w	r2, r2, #1
 8001acc:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001ad2:	681a      	ldr	r2, [r3, #0]
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001ad8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001adc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ae2:	f003 021f 	and.w	r2, r3, #31
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001aea:	2101      	movs	r1, #1
 8001aec:	fa01 f202 	lsl.w	r2, r1, r2
 8001af0:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001af6:	687a      	ldr	r2, [r7, #4]
 8001af8:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001afa:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d00c      	beq.n	8001b1e <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001b08:	681a      	ldr	r2, [r3, #0]
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001b0e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001b12:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b18:	687a      	ldr	r2, [r7, #4]
 8001b1a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001b1c:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	2201      	movs	r2, #1
 8001b22:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	2200      	movs	r2, #0
 8001b2a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d003      	beq.n	8001b3e <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001b3a:	6878      	ldr	r0, [r7, #4]
 8001b3c:	4798      	blx	r3
    }
  }
  return status;
 8001b3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b40:	4618      	mov	r0, r3
 8001b42:	3710      	adds	r7, #16
 8001b44:	46bd      	mov	sp, r7
 8001b46:	bd80      	pop	{r7, pc}

08001b48 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b48:	b480      	push	{r7}
 8001b4a:	b087      	sub	sp, #28
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	6078      	str	r0, [r7, #4]
 8001b50:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001b52:	2300      	movs	r3, #0
 8001b54:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001b56:	e15a      	b.n	8001e0e <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001b58:	683b      	ldr	r3, [r7, #0]
 8001b5a:	681a      	ldr	r2, [r3, #0]
 8001b5c:	2101      	movs	r1, #1
 8001b5e:	697b      	ldr	r3, [r7, #20]
 8001b60:	fa01 f303 	lsl.w	r3, r1, r3
 8001b64:	4013      	ands	r3, r2
 8001b66:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	f000 814c 	beq.w	8001e08 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001b70:	683b      	ldr	r3, [r7, #0]
 8001b72:	685b      	ldr	r3, [r3, #4]
 8001b74:	f003 0303 	and.w	r3, r3, #3
 8001b78:	2b01      	cmp	r3, #1
 8001b7a:	d005      	beq.n	8001b88 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001b7c:	683b      	ldr	r3, [r7, #0]
 8001b7e:	685b      	ldr	r3, [r3, #4]
 8001b80:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001b84:	2b02      	cmp	r3, #2
 8001b86:	d130      	bne.n	8001bea <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	689b      	ldr	r3, [r3, #8]
 8001b8c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001b8e:	697b      	ldr	r3, [r7, #20]
 8001b90:	005b      	lsls	r3, r3, #1
 8001b92:	2203      	movs	r2, #3
 8001b94:	fa02 f303 	lsl.w	r3, r2, r3
 8001b98:	43db      	mvns	r3, r3
 8001b9a:	693a      	ldr	r2, [r7, #16]
 8001b9c:	4013      	ands	r3, r2
 8001b9e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001ba0:	683b      	ldr	r3, [r7, #0]
 8001ba2:	68da      	ldr	r2, [r3, #12]
 8001ba4:	697b      	ldr	r3, [r7, #20]
 8001ba6:	005b      	lsls	r3, r3, #1
 8001ba8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bac:	693a      	ldr	r2, [r7, #16]
 8001bae:	4313      	orrs	r3, r2
 8001bb0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	693a      	ldr	r2, [r7, #16]
 8001bb6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	685b      	ldr	r3, [r3, #4]
 8001bbc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001bbe:	2201      	movs	r2, #1
 8001bc0:	697b      	ldr	r3, [r7, #20]
 8001bc2:	fa02 f303 	lsl.w	r3, r2, r3
 8001bc6:	43db      	mvns	r3, r3
 8001bc8:	693a      	ldr	r2, [r7, #16]
 8001bca:	4013      	ands	r3, r2
 8001bcc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001bce:	683b      	ldr	r3, [r7, #0]
 8001bd0:	685b      	ldr	r3, [r3, #4]
 8001bd2:	091b      	lsrs	r3, r3, #4
 8001bd4:	f003 0201 	and.w	r2, r3, #1
 8001bd8:	697b      	ldr	r3, [r7, #20]
 8001bda:	fa02 f303 	lsl.w	r3, r2, r3
 8001bde:	693a      	ldr	r2, [r7, #16]
 8001be0:	4313      	orrs	r3, r2
 8001be2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	693a      	ldr	r2, [r7, #16]
 8001be8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001bea:	683b      	ldr	r3, [r7, #0]
 8001bec:	685b      	ldr	r3, [r3, #4]
 8001bee:	f003 0303 	and.w	r3, r3, #3
 8001bf2:	2b03      	cmp	r3, #3
 8001bf4:	d017      	beq.n	8001c26 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	68db      	ldr	r3, [r3, #12]
 8001bfa:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001bfc:	697b      	ldr	r3, [r7, #20]
 8001bfe:	005b      	lsls	r3, r3, #1
 8001c00:	2203      	movs	r2, #3
 8001c02:	fa02 f303 	lsl.w	r3, r2, r3
 8001c06:	43db      	mvns	r3, r3
 8001c08:	693a      	ldr	r2, [r7, #16]
 8001c0a:	4013      	ands	r3, r2
 8001c0c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001c0e:	683b      	ldr	r3, [r7, #0]
 8001c10:	689a      	ldr	r2, [r3, #8]
 8001c12:	697b      	ldr	r3, [r7, #20]
 8001c14:	005b      	lsls	r3, r3, #1
 8001c16:	fa02 f303 	lsl.w	r3, r2, r3
 8001c1a:	693a      	ldr	r2, [r7, #16]
 8001c1c:	4313      	orrs	r3, r2
 8001c1e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	693a      	ldr	r2, [r7, #16]
 8001c24:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001c26:	683b      	ldr	r3, [r7, #0]
 8001c28:	685b      	ldr	r3, [r3, #4]
 8001c2a:	f003 0303 	and.w	r3, r3, #3
 8001c2e:	2b02      	cmp	r3, #2
 8001c30:	d123      	bne.n	8001c7a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001c32:	697b      	ldr	r3, [r7, #20]
 8001c34:	08da      	lsrs	r2, r3, #3
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	3208      	adds	r2, #8
 8001c3a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c3e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001c40:	697b      	ldr	r3, [r7, #20]
 8001c42:	f003 0307 	and.w	r3, r3, #7
 8001c46:	009b      	lsls	r3, r3, #2
 8001c48:	220f      	movs	r2, #15
 8001c4a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c4e:	43db      	mvns	r3, r3
 8001c50:	693a      	ldr	r2, [r7, #16]
 8001c52:	4013      	ands	r3, r2
 8001c54:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001c56:	683b      	ldr	r3, [r7, #0]
 8001c58:	691a      	ldr	r2, [r3, #16]
 8001c5a:	697b      	ldr	r3, [r7, #20]
 8001c5c:	f003 0307 	and.w	r3, r3, #7
 8001c60:	009b      	lsls	r3, r3, #2
 8001c62:	fa02 f303 	lsl.w	r3, r2, r3
 8001c66:	693a      	ldr	r2, [r7, #16]
 8001c68:	4313      	orrs	r3, r2
 8001c6a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001c6c:	697b      	ldr	r3, [r7, #20]
 8001c6e:	08da      	lsrs	r2, r3, #3
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	3208      	adds	r2, #8
 8001c74:	6939      	ldr	r1, [r7, #16]
 8001c76:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001c80:	697b      	ldr	r3, [r7, #20]
 8001c82:	005b      	lsls	r3, r3, #1
 8001c84:	2203      	movs	r2, #3
 8001c86:	fa02 f303 	lsl.w	r3, r2, r3
 8001c8a:	43db      	mvns	r3, r3
 8001c8c:	693a      	ldr	r2, [r7, #16]
 8001c8e:	4013      	ands	r3, r2
 8001c90:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001c92:	683b      	ldr	r3, [r7, #0]
 8001c94:	685b      	ldr	r3, [r3, #4]
 8001c96:	f003 0203 	and.w	r2, r3, #3
 8001c9a:	697b      	ldr	r3, [r7, #20]
 8001c9c:	005b      	lsls	r3, r3, #1
 8001c9e:	fa02 f303 	lsl.w	r3, r2, r3
 8001ca2:	693a      	ldr	r2, [r7, #16]
 8001ca4:	4313      	orrs	r3, r2
 8001ca6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	693a      	ldr	r2, [r7, #16]
 8001cac:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001cae:	683b      	ldr	r3, [r7, #0]
 8001cb0:	685b      	ldr	r3, [r3, #4]
 8001cb2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	f000 80a6 	beq.w	8001e08 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001cbc:	4b5b      	ldr	r3, [pc, #364]	@ (8001e2c <HAL_GPIO_Init+0x2e4>)
 8001cbe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001cc0:	4a5a      	ldr	r2, [pc, #360]	@ (8001e2c <HAL_GPIO_Init+0x2e4>)
 8001cc2:	f043 0301 	orr.w	r3, r3, #1
 8001cc6:	6613      	str	r3, [r2, #96]	@ 0x60
 8001cc8:	4b58      	ldr	r3, [pc, #352]	@ (8001e2c <HAL_GPIO_Init+0x2e4>)
 8001cca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ccc:	f003 0301 	and.w	r3, r3, #1
 8001cd0:	60bb      	str	r3, [r7, #8]
 8001cd2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001cd4:	4a56      	ldr	r2, [pc, #344]	@ (8001e30 <HAL_GPIO_Init+0x2e8>)
 8001cd6:	697b      	ldr	r3, [r7, #20]
 8001cd8:	089b      	lsrs	r3, r3, #2
 8001cda:	3302      	adds	r3, #2
 8001cdc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ce0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001ce2:	697b      	ldr	r3, [r7, #20]
 8001ce4:	f003 0303 	and.w	r3, r3, #3
 8001ce8:	009b      	lsls	r3, r3, #2
 8001cea:	220f      	movs	r2, #15
 8001cec:	fa02 f303 	lsl.w	r3, r2, r3
 8001cf0:	43db      	mvns	r3, r3
 8001cf2:	693a      	ldr	r2, [r7, #16]
 8001cf4:	4013      	ands	r3, r2
 8001cf6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001cfe:	d01f      	beq.n	8001d40 <HAL_GPIO_Init+0x1f8>
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	4a4c      	ldr	r2, [pc, #304]	@ (8001e34 <HAL_GPIO_Init+0x2ec>)
 8001d04:	4293      	cmp	r3, r2
 8001d06:	d019      	beq.n	8001d3c <HAL_GPIO_Init+0x1f4>
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	4a4b      	ldr	r2, [pc, #300]	@ (8001e38 <HAL_GPIO_Init+0x2f0>)
 8001d0c:	4293      	cmp	r3, r2
 8001d0e:	d013      	beq.n	8001d38 <HAL_GPIO_Init+0x1f0>
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	4a4a      	ldr	r2, [pc, #296]	@ (8001e3c <HAL_GPIO_Init+0x2f4>)
 8001d14:	4293      	cmp	r3, r2
 8001d16:	d00d      	beq.n	8001d34 <HAL_GPIO_Init+0x1ec>
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	4a49      	ldr	r2, [pc, #292]	@ (8001e40 <HAL_GPIO_Init+0x2f8>)
 8001d1c:	4293      	cmp	r3, r2
 8001d1e:	d007      	beq.n	8001d30 <HAL_GPIO_Init+0x1e8>
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	4a48      	ldr	r2, [pc, #288]	@ (8001e44 <HAL_GPIO_Init+0x2fc>)
 8001d24:	4293      	cmp	r3, r2
 8001d26:	d101      	bne.n	8001d2c <HAL_GPIO_Init+0x1e4>
 8001d28:	2305      	movs	r3, #5
 8001d2a:	e00a      	b.n	8001d42 <HAL_GPIO_Init+0x1fa>
 8001d2c:	2306      	movs	r3, #6
 8001d2e:	e008      	b.n	8001d42 <HAL_GPIO_Init+0x1fa>
 8001d30:	2304      	movs	r3, #4
 8001d32:	e006      	b.n	8001d42 <HAL_GPIO_Init+0x1fa>
 8001d34:	2303      	movs	r3, #3
 8001d36:	e004      	b.n	8001d42 <HAL_GPIO_Init+0x1fa>
 8001d38:	2302      	movs	r3, #2
 8001d3a:	e002      	b.n	8001d42 <HAL_GPIO_Init+0x1fa>
 8001d3c:	2301      	movs	r3, #1
 8001d3e:	e000      	b.n	8001d42 <HAL_GPIO_Init+0x1fa>
 8001d40:	2300      	movs	r3, #0
 8001d42:	697a      	ldr	r2, [r7, #20]
 8001d44:	f002 0203 	and.w	r2, r2, #3
 8001d48:	0092      	lsls	r2, r2, #2
 8001d4a:	4093      	lsls	r3, r2
 8001d4c:	693a      	ldr	r2, [r7, #16]
 8001d4e:	4313      	orrs	r3, r2
 8001d50:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001d52:	4937      	ldr	r1, [pc, #220]	@ (8001e30 <HAL_GPIO_Init+0x2e8>)
 8001d54:	697b      	ldr	r3, [r7, #20]
 8001d56:	089b      	lsrs	r3, r3, #2
 8001d58:	3302      	adds	r3, #2
 8001d5a:	693a      	ldr	r2, [r7, #16]
 8001d5c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001d60:	4b39      	ldr	r3, [pc, #228]	@ (8001e48 <HAL_GPIO_Init+0x300>)
 8001d62:	689b      	ldr	r3, [r3, #8]
 8001d64:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	43db      	mvns	r3, r3
 8001d6a:	693a      	ldr	r2, [r7, #16]
 8001d6c:	4013      	ands	r3, r2
 8001d6e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001d70:	683b      	ldr	r3, [r7, #0]
 8001d72:	685b      	ldr	r3, [r3, #4]
 8001d74:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d003      	beq.n	8001d84 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8001d7c:	693a      	ldr	r2, [r7, #16]
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	4313      	orrs	r3, r2
 8001d82:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001d84:	4a30      	ldr	r2, [pc, #192]	@ (8001e48 <HAL_GPIO_Init+0x300>)
 8001d86:	693b      	ldr	r3, [r7, #16]
 8001d88:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001d8a:	4b2f      	ldr	r3, [pc, #188]	@ (8001e48 <HAL_GPIO_Init+0x300>)
 8001d8c:	68db      	ldr	r3, [r3, #12]
 8001d8e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d90:	68fb      	ldr	r3, [r7, #12]
 8001d92:	43db      	mvns	r3, r3
 8001d94:	693a      	ldr	r2, [r7, #16]
 8001d96:	4013      	ands	r3, r2
 8001d98:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001d9a:	683b      	ldr	r3, [r7, #0]
 8001d9c:	685b      	ldr	r3, [r3, #4]
 8001d9e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d003      	beq.n	8001dae <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8001da6:	693a      	ldr	r2, [r7, #16]
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	4313      	orrs	r3, r2
 8001dac:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001dae:	4a26      	ldr	r2, [pc, #152]	@ (8001e48 <HAL_GPIO_Init+0x300>)
 8001db0:	693b      	ldr	r3, [r7, #16]
 8001db2:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8001db4:	4b24      	ldr	r3, [pc, #144]	@ (8001e48 <HAL_GPIO_Init+0x300>)
 8001db6:	685b      	ldr	r3, [r3, #4]
 8001db8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	43db      	mvns	r3, r3
 8001dbe:	693a      	ldr	r2, [r7, #16]
 8001dc0:	4013      	ands	r3, r2
 8001dc2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001dc4:	683b      	ldr	r3, [r7, #0]
 8001dc6:	685b      	ldr	r3, [r3, #4]
 8001dc8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d003      	beq.n	8001dd8 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8001dd0:	693a      	ldr	r2, [r7, #16]
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	4313      	orrs	r3, r2
 8001dd6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001dd8:	4a1b      	ldr	r2, [pc, #108]	@ (8001e48 <HAL_GPIO_Init+0x300>)
 8001dda:	693b      	ldr	r3, [r7, #16]
 8001ddc:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001dde:	4b1a      	ldr	r3, [pc, #104]	@ (8001e48 <HAL_GPIO_Init+0x300>)
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	43db      	mvns	r3, r3
 8001de8:	693a      	ldr	r2, [r7, #16]
 8001dea:	4013      	ands	r3, r2
 8001dec:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001dee:	683b      	ldr	r3, [r7, #0]
 8001df0:	685b      	ldr	r3, [r3, #4]
 8001df2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d003      	beq.n	8001e02 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8001dfa:	693a      	ldr	r2, [r7, #16]
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	4313      	orrs	r3, r2
 8001e00:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001e02:	4a11      	ldr	r2, [pc, #68]	@ (8001e48 <HAL_GPIO_Init+0x300>)
 8001e04:	693b      	ldr	r3, [r7, #16]
 8001e06:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001e08:	697b      	ldr	r3, [r7, #20]
 8001e0a:	3301      	adds	r3, #1
 8001e0c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001e0e:	683b      	ldr	r3, [r7, #0]
 8001e10:	681a      	ldr	r2, [r3, #0]
 8001e12:	697b      	ldr	r3, [r7, #20]
 8001e14:	fa22 f303 	lsr.w	r3, r2, r3
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	f47f ae9d 	bne.w	8001b58 <HAL_GPIO_Init+0x10>
  }
}
 8001e1e:	bf00      	nop
 8001e20:	bf00      	nop
 8001e22:	371c      	adds	r7, #28
 8001e24:	46bd      	mov	sp, r7
 8001e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2a:	4770      	bx	lr
 8001e2c:	40021000 	.word	0x40021000
 8001e30:	40010000 	.word	0x40010000
 8001e34:	48000400 	.word	0x48000400
 8001e38:	48000800 	.word	0x48000800
 8001e3c:	48000c00 	.word	0x48000c00
 8001e40:	48001000 	.word	0x48001000
 8001e44:	48001400 	.word	0x48001400
 8001e48:	40010400 	.word	0x40010400

08001e4c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e4c:	b480      	push	{r7}
 8001e4e:	b083      	sub	sp, #12
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	6078      	str	r0, [r7, #4]
 8001e54:	460b      	mov	r3, r1
 8001e56:	807b      	strh	r3, [r7, #2]
 8001e58:	4613      	mov	r3, r2
 8001e5a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001e5c:	787b      	ldrb	r3, [r7, #1]
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d003      	beq.n	8001e6a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001e62:	887a      	ldrh	r2, [r7, #2]
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001e68:	e002      	b.n	8001e70 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001e6a:	887a      	ldrh	r2, [r7, #2]
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001e70:	bf00      	nop
 8001e72:	370c      	adds	r7, #12
 8001e74:	46bd      	mov	sp, r7
 8001e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7a:	4770      	bx	lr

08001e7c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b082      	sub	sp, #8
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	4603      	mov	r3, r0
 8001e84:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001e86:	4b08      	ldr	r3, [pc, #32]	@ (8001ea8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001e88:	695a      	ldr	r2, [r3, #20]
 8001e8a:	88fb      	ldrh	r3, [r7, #6]
 8001e8c:	4013      	ands	r3, r2
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d006      	beq.n	8001ea0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001e92:	4a05      	ldr	r2, [pc, #20]	@ (8001ea8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001e94:	88fb      	ldrh	r3, [r7, #6]
 8001e96:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001e98:	88fb      	ldrh	r3, [r7, #6]
 8001e9a:	4618      	mov	r0, r3
 8001e9c:	f7ff face 	bl	800143c <HAL_GPIO_EXTI_Callback>
  }
}
 8001ea0:	bf00      	nop
 8001ea2:	3708      	adds	r7, #8
 8001ea4:	46bd      	mov	sp, r7
 8001ea6:	bd80      	pop	{r7, pc}
 8001ea8:	40010400 	.word	0x40010400

08001eac <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001eac:	b480      	push	{r7}
 8001eae:	b085      	sub	sp, #20
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d141      	bne.n	8001f3e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001eba:	4b4b      	ldr	r3, [pc, #300]	@ (8001fe8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001ec2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001ec6:	d131      	bne.n	8001f2c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001ec8:	4b47      	ldr	r3, [pc, #284]	@ (8001fe8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001eca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001ece:	4a46      	ldr	r2, [pc, #280]	@ (8001fe8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001ed0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001ed4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001ed8:	4b43      	ldr	r3, [pc, #268]	@ (8001fe8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001ee0:	4a41      	ldr	r2, [pc, #260]	@ (8001fe8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001ee2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001ee6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001ee8:	4b40      	ldr	r3, [pc, #256]	@ (8001fec <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	2232      	movs	r2, #50	@ 0x32
 8001eee:	fb02 f303 	mul.w	r3, r2, r3
 8001ef2:	4a3f      	ldr	r2, [pc, #252]	@ (8001ff0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001ef4:	fba2 2303 	umull	r2, r3, r2, r3
 8001ef8:	0c9b      	lsrs	r3, r3, #18
 8001efa:	3301      	adds	r3, #1
 8001efc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001efe:	e002      	b.n	8001f06 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	3b01      	subs	r3, #1
 8001f04:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001f06:	4b38      	ldr	r3, [pc, #224]	@ (8001fe8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001f08:	695b      	ldr	r3, [r3, #20]
 8001f0a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f0e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001f12:	d102      	bne.n	8001f1a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d1f2      	bne.n	8001f00 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001f1a:	4b33      	ldr	r3, [pc, #204]	@ (8001fe8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001f1c:	695b      	ldr	r3, [r3, #20]
 8001f1e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f22:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001f26:	d158      	bne.n	8001fda <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001f28:	2303      	movs	r3, #3
 8001f2a:	e057      	b.n	8001fdc <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001f2c:	4b2e      	ldr	r3, [pc, #184]	@ (8001fe8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001f2e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001f32:	4a2d      	ldr	r2, [pc, #180]	@ (8001fe8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001f34:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001f38:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8001f3c:	e04d      	b.n	8001fda <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001f44:	d141      	bne.n	8001fca <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001f46:	4b28      	ldr	r3, [pc, #160]	@ (8001fe8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001f4e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001f52:	d131      	bne.n	8001fb8 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001f54:	4b24      	ldr	r3, [pc, #144]	@ (8001fe8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001f56:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001f5a:	4a23      	ldr	r2, [pc, #140]	@ (8001fe8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001f5c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f60:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001f64:	4b20      	ldr	r3, [pc, #128]	@ (8001fe8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001f6c:	4a1e      	ldr	r2, [pc, #120]	@ (8001fe8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001f6e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001f72:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001f74:	4b1d      	ldr	r3, [pc, #116]	@ (8001fec <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	2232      	movs	r2, #50	@ 0x32
 8001f7a:	fb02 f303 	mul.w	r3, r2, r3
 8001f7e:	4a1c      	ldr	r2, [pc, #112]	@ (8001ff0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001f80:	fba2 2303 	umull	r2, r3, r2, r3
 8001f84:	0c9b      	lsrs	r3, r3, #18
 8001f86:	3301      	adds	r3, #1
 8001f88:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001f8a:	e002      	b.n	8001f92 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	3b01      	subs	r3, #1
 8001f90:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001f92:	4b15      	ldr	r3, [pc, #84]	@ (8001fe8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001f94:	695b      	ldr	r3, [r3, #20]
 8001f96:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f9a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001f9e:	d102      	bne.n	8001fa6 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d1f2      	bne.n	8001f8c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001fa6:	4b10      	ldr	r3, [pc, #64]	@ (8001fe8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001fa8:	695b      	ldr	r3, [r3, #20]
 8001faa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001fae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001fb2:	d112      	bne.n	8001fda <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001fb4:	2303      	movs	r3, #3
 8001fb6:	e011      	b.n	8001fdc <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001fb8:	4b0b      	ldr	r3, [pc, #44]	@ (8001fe8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001fba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001fbe:	4a0a      	ldr	r2, [pc, #40]	@ (8001fe8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001fc0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001fc4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8001fc8:	e007      	b.n	8001fda <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001fca:	4b07      	ldr	r3, [pc, #28]	@ (8001fe8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001fd2:	4a05      	ldr	r2, [pc, #20]	@ (8001fe8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001fd4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001fd8:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8001fda:	2300      	movs	r3, #0
}
 8001fdc:	4618      	mov	r0, r3
 8001fde:	3714      	adds	r7, #20
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe6:	4770      	bx	lr
 8001fe8:	40007000 	.word	0x40007000
 8001fec:	20000000 	.word	0x20000000
 8001ff0:	431bde83 	.word	0x431bde83

08001ff4 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8001ff4:	b480      	push	{r7}
 8001ff6:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8001ff8:	4b05      	ldr	r3, [pc, #20]	@ (8002010 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8001ffa:	689b      	ldr	r3, [r3, #8]
 8001ffc:	4a04      	ldr	r2, [pc, #16]	@ (8002010 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8001ffe:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002002:	6093      	str	r3, [r2, #8]
}
 8002004:	bf00      	nop
 8002006:	46bd      	mov	sp, r7
 8002008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800200c:	4770      	bx	lr
 800200e:	bf00      	nop
 8002010:	40007000 	.word	0x40007000

08002014 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	b088      	sub	sp, #32
 8002018:	af00      	add	r7, sp, #0
 800201a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	2b00      	cmp	r3, #0
 8002020:	d101      	bne.n	8002026 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002022:	2301      	movs	r3, #1
 8002024:	e2fe      	b.n	8002624 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	f003 0301 	and.w	r3, r3, #1
 800202e:	2b00      	cmp	r3, #0
 8002030:	d075      	beq.n	800211e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002032:	4b97      	ldr	r3, [pc, #604]	@ (8002290 <HAL_RCC_OscConfig+0x27c>)
 8002034:	689b      	ldr	r3, [r3, #8]
 8002036:	f003 030c 	and.w	r3, r3, #12
 800203a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800203c:	4b94      	ldr	r3, [pc, #592]	@ (8002290 <HAL_RCC_OscConfig+0x27c>)
 800203e:	68db      	ldr	r3, [r3, #12]
 8002040:	f003 0303 	and.w	r3, r3, #3
 8002044:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8002046:	69bb      	ldr	r3, [r7, #24]
 8002048:	2b0c      	cmp	r3, #12
 800204a:	d102      	bne.n	8002052 <HAL_RCC_OscConfig+0x3e>
 800204c:	697b      	ldr	r3, [r7, #20]
 800204e:	2b03      	cmp	r3, #3
 8002050:	d002      	beq.n	8002058 <HAL_RCC_OscConfig+0x44>
 8002052:	69bb      	ldr	r3, [r7, #24]
 8002054:	2b08      	cmp	r3, #8
 8002056:	d10b      	bne.n	8002070 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002058:	4b8d      	ldr	r3, [pc, #564]	@ (8002290 <HAL_RCC_OscConfig+0x27c>)
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002060:	2b00      	cmp	r3, #0
 8002062:	d05b      	beq.n	800211c <HAL_RCC_OscConfig+0x108>
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	685b      	ldr	r3, [r3, #4]
 8002068:	2b00      	cmp	r3, #0
 800206a:	d157      	bne.n	800211c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800206c:	2301      	movs	r3, #1
 800206e:	e2d9      	b.n	8002624 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	685b      	ldr	r3, [r3, #4]
 8002074:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002078:	d106      	bne.n	8002088 <HAL_RCC_OscConfig+0x74>
 800207a:	4b85      	ldr	r3, [pc, #532]	@ (8002290 <HAL_RCC_OscConfig+0x27c>)
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	4a84      	ldr	r2, [pc, #528]	@ (8002290 <HAL_RCC_OscConfig+0x27c>)
 8002080:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002084:	6013      	str	r3, [r2, #0]
 8002086:	e01d      	b.n	80020c4 <HAL_RCC_OscConfig+0xb0>
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	685b      	ldr	r3, [r3, #4]
 800208c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002090:	d10c      	bne.n	80020ac <HAL_RCC_OscConfig+0x98>
 8002092:	4b7f      	ldr	r3, [pc, #508]	@ (8002290 <HAL_RCC_OscConfig+0x27c>)
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	4a7e      	ldr	r2, [pc, #504]	@ (8002290 <HAL_RCC_OscConfig+0x27c>)
 8002098:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800209c:	6013      	str	r3, [r2, #0]
 800209e:	4b7c      	ldr	r3, [pc, #496]	@ (8002290 <HAL_RCC_OscConfig+0x27c>)
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	4a7b      	ldr	r2, [pc, #492]	@ (8002290 <HAL_RCC_OscConfig+0x27c>)
 80020a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80020a8:	6013      	str	r3, [r2, #0]
 80020aa:	e00b      	b.n	80020c4 <HAL_RCC_OscConfig+0xb0>
 80020ac:	4b78      	ldr	r3, [pc, #480]	@ (8002290 <HAL_RCC_OscConfig+0x27c>)
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	4a77      	ldr	r2, [pc, #476]	@ (8002290 <HAL_RCC_OscConfig+0x27c>)
 80020b2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80020b6:	6013      	str	r3, [r2, #0]
 80020b8:	4b75      	ldr	r3, [pc, #468]	@ (8002290 <HAL_RCC_OscConfig+0x27c>)
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	4a74      	ldr	r2, [pc, #464]	@ (8002290 <HAL_RCC_OscConfig+0x27c>)
 80020be:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80020c2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	685b      	ldr	r3, [r3, #4]
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d013      	beq.n	80020f4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020cc:	f7ff fa6e 	bl	80015ac <HAL_GetTick>
 80020d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80020d2:	e008      	b.n	80020e6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80020d4:	f7ff fa6a 	bl	80015ac <HAL_GetTick>
 80020d8:	4602      	mov	r2, r0
 80020da:	693b      	ldr	r3, [r7, #16]
 80020dc:	1ad3      	subs	r3, r2, r3
 80020de:	2b64      	cmp	r3, #100	@ 0x64
 80020e0:	d901      	bls.n	80020e6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80020e2:	2303      	movs	r3, #3
 80020e4:	e29e      	b.n	8002624 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80020e6:	4b6a      	ldr	r3, [pc, #424]	@ (8002290 <HAL_RCC_OscConfig+0x27c>)
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d0f0      	beq.n	80020d4 <HAL_RCC_OscConfig+0xc0>
 80020f2:	e014      	b.n	800211e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020f4:	f7ff fa5a 	bl	80015ac <HAL_GetTick>
 80020f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80020fa:	e008      	b.n	800210e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80020fc:	f7ff fa56 	bl	80015ac <HAL_GetTick>
 8002100:	4602      	mov	r2, r0
 8002102:	693b      	ldr	r3, [r7, #16]
 8002104:	1ad3      	subs	r3, r2, r3
 8002106:	2b64      	cmp	r3, #100	@ 0x64
 8002108:	d901      	bls.n	800210e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800210a:	2303      	movs	r3, #3
 800210c:	e28a      	b.n	8002624 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800210e:	4b60      	ldr	r3, [pc, #384]	@ (8002290 <HAL_RCC_OscConfig+0x27c>)
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002116:	2b00      	cmp	r3, #0
 8002118:	d1f0      	bne.n	80020fc <HAL_RCC_OscConfig+0xe8>
 800211a:	e000      	b.n	800211e <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800211c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	f003 0302 	and.w	r3, r3, #2
 8002126:	2b00      	cmp	r3, #0
 8002128:	d075      	beq.n	8002216 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800212a:	4b59      	ldr	r3, [pc, #356]	@ (8002290 <HAL_RCC_OscConfig+0x27c>)
 800212c:	689b      	ldr	r3, [r3, #8]
 800212e:	f003 030c 	and.w	r3, r3, #12
 8002132:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002134:	4b56      	ldr	r3, [pc, #344]	@ (8002290 <HAL_RCC_OscConfig+0x27c>)
 8002136:	68db      	ldr	r3, [r3, #12]
 8002138:	f003 0303 	and.w	r3, r3, #3
 800213c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800213e:	69bb      	ldr	r3, [r7, #24]
 8002140:	2b0c      	cmp	r3, #12
 8002142:	d102      	bne.n	800214a <HAL_RCC_OscConfig+0x136>
 8002144:	697b      	ldr	r3, [r7, #20]
 8002146:	2b02      	cmp	r3, #2
 8002148:	d002      	beq.n	8002150 <HAL_RCC_OscConfig+0x13c>
 800214a:	69bb      	ldr	r3, [r7, #24]
 800214c:	2b04      	cmp	r3, #4
 800214e:	d11f      	bne.n	8002190 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002150:	4b4f      	ldr	r3, [pc, #316]	@ (8002290 <HAL_RCC_OscConfig+0x27c>)
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002158:	2b00      	cmp	r3, #0
 800215a:	d005      	beq.n	8002168 <HAL_RCC_OscConfig+0x154>
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	68db      	ldr	r3, [r3, #12]
 8002160:	2b00      	cmp	r3, #0
 8002162:	d101      	bne.n	8002168 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8002164:	2301      	movs	r3, #1
 8002166:	e25d      	b.n	8002624 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002168:	4b49      	ldr	r3, [pc, #292]	@ (8002290 <HAL_RCC_OscConfig+0x27c>)
 800216a:	685b      	ldr	r3, [r3, #4]
 800216c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	691b      	ldr	r3, [r3, #16]
 8002174:	061b      	lsls	r3, r3, #24
 8002176:	4946      	ldr	r1, [pc, #280]	@ (8002290 <HAL_RCC_OscConfig+0x27c>)
 8002178:	4313      	orrs	r3, r2
 800217a:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800217c:	4b45      	ldr	r3, [pc, #276]	@ (8002294 <HAL_RCC_OscConfig+0x280>)
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	4618      	mov	r0, r3
 8002182:	f7ff f9c7 	bl	8001514 <HAL_InitTick>
 8002186:	4603      	mov	r3, r0
 8002188:	2b00      	cmp	r3, #0
 800218a:	d043      	beq.n	8002214 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800218c:	2301      	movs	r3, #1
 800218e:	e249      	b.n	8002624 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	68db      	ldr	r3, [r3, #12]
 8002194:	2b00      	cmp	r3, #0
 8002196:	d023      	beq.n	80021e0 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002198:	4b3d      	ldr	r3, [pc, #244]	@ (8002290 <HAL_RCC_OscConfig+0x27c>)
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	4a3c      	ldr	r2, [pc, #240]	@ (8002290 <HAL_RCC_OscConfig+0x27c>)
 800219e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80021a2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021a4:	f7ff fa02 	bl	80015ac <HAL_GetTick>
 80021a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80021aa:	e008      	b.n	80021be <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80021ac:	f7ff f9fe 	bl	80015ac <HAL_GetTick>
 80021b0:	4602      	mov	r2, r0
 80021b2:	693b      	ldr	r3, [r7, #16]
 80021b4:	1ad3      	subs	r3, r2, r3
 80021b6:	2b02      	cmp	r3, #2
 80021b8:	d901      	bls.n	80021be <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80021ba:	2303      	movs	r3, #3
 80021bc:	e232      	b.n	8002624 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80021be:	4b34      	ldr	r3, [pc, #208]	@ (8002290 <HAL_RCC_OscConfig+0x27c>)
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d0f0      	beq.n	80021ac <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80021ca:	4b31      	ldr	r3, [pc, #196]	@ (8002290 <HAL_RCC_OscConfig+0x27c>)
 80021cc:	685b      	ldr	r3, [r3, #4]
 80021ce:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	691b      	ldr	r3, [r3, #16]
 80021d6:	061b      	lsls	r3, r3, #24
 80021d8:	492d      	ldr	r1, [pc, #180]	@ (8002290 <HAL_RCC_OscConfig+0x27c>)
 80021da:	4313      	orrs	r3, r2
 80021dc:	604b      	str	r3, [r1, #4]
 80021de:	e01a      	b.n	8002216 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80021e0:	4b2b      	ldr	r3, [pc, #172]	@ (8002290 <HAL_RCC_OscConfig+0x27c>)
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	4a2a      	ldr	r2, [pc, #168]	@ (8002290 <HAL_RCC_OscConfig+0x27c>)
 80021e6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80021ea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021ec:	f7ff f9de 	bl	80015ac <HAL_GetTick>
 80021f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80021f2:	e008      	b.n	8002206 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80021f4:	f7ff f9da 	bl	80015ac <HAL_GetTick>
 80021f8:	4602      	mov	r2, r0
 80021fa:	693b      	ldr	r3, [r7, #16]
 80021fc:	1ad3      	subs	r3, r2, r3
 80021fe:	2b02      	cmp	r3, #2
 8002200:	d901      	bls.n	8002206 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8002202:	2303      	movs	r3, #3
 8002204:	e20e      	b.n	8002624 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002206:	4b22      	ldr	r3, [pc, #136]	@ (8002290 <HAL_RCC_OscConfig+0x27c>)
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800220e:	2b00      	cmp	r3, #0
 8002210:	d1f0      	bne.n	80021f4 <HAL_RCC_OscConfig+0x1e0>
 8002212:	e000      	b.n	8002216 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002214:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	f003 0308 	and.w	r3, r3, #8
 800221e:	2b00      	cmp	r3, #0
 8002220:	d041      	beq.n	80022a6 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	695b      	ldr	r3, [r3, #20]
 8002226:	2b00      	cmp	r3, #0
 8002228:	d01c      	beq.n	8002264 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800222a:	4b19      	ldr	r3, [pc, #100]	@ (8002290 <HAL_RCC_OscConfig+0x27c>)
 800222c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002230:	4a17      	ldr	r2, [pc, #92]	@ (8002290 <HAL_RCC_OscConfig+0x27c>)
 8002232:	f043 0301 	orr.w	r3, r3, #1
 8002236:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800223a:	f7ff f9b7 	bl	80015ac <HAL_GetTick>
 800223e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002240:	e008      	b.n	8002254 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002242:	f7ff f9b3 	bl	80015ac <HAL_GetTick>
 8002246:	4602      	mov	r2, r0
 8002248:	693b      	ldr	r3, [r7, #16]
 800224a:	1ad3      	subs	r3, r2, r3
 800224c:	2b02      	cmp	r3, #2
 800224e:	d901      	bls.n	8002254 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002250:	2303      	movs	r3, #3
 8002252:	e1e7      	b.n	8002624 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002254:	4b0e      	ldr	r3, [pc, #56]	@ (8002290 <HAL_RCC_OscConfig+0x27c>)
 8002256:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800225a:	f003 0302 	and.w	r3, r3, #2
 800225e:	2b00      	cmp	r3, #0
 8002260:	d0ef      	beq.n	8002242 <HAL_RCC_OscConfig+0x22e>
 8002262:	e020      	b.n	80022a6 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002264:	4b0a      	ldr	r3, [pc, #40]	@ (8002290 <HAL_RCC_OscConfig+0x27c>)
 8002266:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800226a:	4a09      	ldr	r2, [pc, #36]	@ (8002290 <HAL_RCC_OscConfig+0x27c>)
 800226c:	f023 0301 	bic.w	r3, r3, #1
 8002270:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002274:	f7ff f99a 	bl	80015ac <HAL_GetTick>
 8002278:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800227a:	e00d      	b.n	8002298 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800227c:	f7ff f996 	bl	80015ac <HAL_GetTick>
 8002280:	4602      	mov	r2, r0
 8002282:	693b      	ldr	r3, [r7, #16]
 8002284:	1ad3      	subs	r3, r2, r3
 8002286:	2b02      	cmp	r3, #2
 8002288:	d906      	bls.n	8002298 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800228a:	2303      	movs	r3, #3
 800228c:	e1ca      	b.n	8002624 <HAL_RCC_OscConfig+0x610>
 800228e:	bf00      	nop
 8002290:	40021000 	.word	0x40021000
 8002294:	20000008 	.word	0x20000008
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002298:	4b8c      	ldr	r3, [pc, #560]	@ (80024cc <HAL_RCC_OscConfig+0x4b8>)
 800229a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800229e:	f003 0302 	and.w	r3, r3, #2
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d1ea      	bne.n	800227c <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	f003 0304 	and.w	r3, r3, #4
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	f000 80a6 	beq.w	8002400 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80022b4:	2300      	movs	r3, #0
 80022b6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80022b8:	4b84      	ldr	r3, [pc, #528]	@ (80024cc <HAL_RCC_OscConfig+0x4b8>)
 80022ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022bc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d101      	bne.n	80022c8 <HAL_RCC_OscConfig+0x2b4>
 80022c4:	2301      	movs	r3, #1
 80022c6:	e000      	b.n	80022ca <HAL_RCC_OscConfig+0x2b6>
 80022c8:	2300      	movs	r3, #0
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d00d      	beq.n	80022ea <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80022ce:	4b7f      	ldr	r3, [pc, #508]	@ (80024cc <HAL_RCC_OscConfig+0x4b8>)
 80022d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022d2:	4a7e      	ldr	r2, [pc, #504]	@ (80024cc <HAL_RCC_OscConfig+0x4b8>)
 80022d4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80022d8:	6593      	str	r3, [r2, #88]	@ 0x58
 80022da:	4b7c      	ldr	r3, [pc, #496]	@ (80024cc <HAL_RCC_OscConfig+0x4b8>)
 80022dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80022e2:	60fb      	str	r3, [r7, #12]
 80022e4:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80022e6:	2301      	movs	r3, #1
 80022e8:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80022ea:	4b79      	ldr	r3, [pc, #484]	@ (80024d0 <HAL_RCC_OscConfig+0x4bc>)
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d118      	bne.n	8002328 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80022f6:	4b76      	ldr	r3, [pc, #472]	@ (80024d0 <HAL_RCC_OscConfig+0x4bc>)
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	4a75      	ldr	r2, [pc, #468]	@ (80024d0 <HAL_RCC_OscConfig+0x4bc>)
 80022fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002300:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002302:	f7ff f953 	bl	80015ac <HAL_GetTick>
 8002306:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002308:	e008      	b.n	800231c <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800230a:	f7ff f94f 	bl	80015ac <HAL_GetTick>
 800230e:	4602      	mov	r2, r0
 8002310:	693b      	ldr	r3, [r7, #16]
 8002312:	1ad3      	subs	r3, r2, r3
 8002314:	2b02      	cmp	r3, #2
 8002316:	d901      	bls.n	800231c <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8002318:	2303      	movs	r3, #3
 800231a:	e183      	b.n	8002624 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800231c:	4b6c      	ldr	r3, [pc, #432]	@ (80024d0 <HAL_RCC_OscConfig+0x4bc>)
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002324:	2b00      	cmp	r3, #0
 8002326:	d0f0      	beq.n	800230a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	689b      	ldr	r3, [r3, #8]
 800232c:	2b01      	cmp	r3, #1
 800232e:	d108      	bne.n	8002342 <HAL_RCC_OscConfig+0x32e>
 8002330:	4b66      	ldr	r3, [pc, #408]	@ (80024cc <HAL_RCC_OscConfig+0x4b8>)
 8002332:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002336:	4a65      	ldr	r2, [pc, #404]	@ (80024cc <HAL_RCC_OscConfig+0x4b8>)
 8002338:	f043 0301 	orr.w	r3, r3, #1
 800233c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002340:	e024      	b.n	800238c <HAL_RCC_OscConfig+0x378>
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	689b      	ldr	r3, [r3, #8]
 8002346:	2b05      	cmp	r3, #5
 8002348:	d110      	bne.n	800236c <HAL_RCC_OscConfig+0x358>
 800234a:	4b60      	ldr	r3, [pc, #384]	@ (80024cc <HAL_RCC_OscConfig+0x4b8>)
 800234c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002350:	4a5e      	ldr	r2, [pc, #376]	@ (80024cc <HAL_RCC_OscConfig+0x4b8>)
 8002352:	f043 0304 	orr.w	r3, r3, #4
 8002356:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800235a:	4b5c      	ldr	r3, [pc, #368]	@ (80024cc <HAL_RCC_OscConfig+0x4b8>)
 800235c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002360:	4a5a      	ldr	r2, [pc, #360]	@ (80024cc <HAL_RCC_OscConfig+0x4b8>)
 8002362:	f043 0301 	orr.w	r3, r3, #1
 8002366:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800236a:	e00f      	b.n	800238c <HAL_RCC_OscConfig+0x378>
 800236c:	4b57      	ldr	r3, [pc, #348]	@ (80024cc <HAL_RCC_OscConfig+0x4b8>)
 800236e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002372:	4a56      	ldr	r2, [pc, #344]	@ (80024cc <HAL_RCC_OscConfig+0x4b8>)
 8002374:	f023 0301 	bic.w	r3, r3, #1
 8002378:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800237c:	4b53      	ldr	r3, [pc, #332]	@ (80024cc <HAL_RCC_OscConfig+0x4b8>)
 800237e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002382:	4a52      	ldr	r2, [pc, #328]	@ (80024cc <HAL_RCC_OscConfig+0x4b8>)
 8002384:	f023 0304 	bic.w	r3, r3, #4
 8002388:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	689b      	ldr	r3, [r3, #8]
 8002390:	2b00      	cmp	r3, #0
 8002392:	d016      	beq.n	80023c2 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002394:	f7ff f90a 	bl	80015ac <HAL_GetTick>
 8002398:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800239a:	e00a      	b.n	80023b2 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800239c:	f7ff f906 	bl	80015ac <HAL_GetTick>
 80023a0:	4602      	mov	r2, r0
 80023a2:	693b      	ldr	r3, [r7, #16]
 80023a4:	1ad3      	subs	r3, r2, r3
 80023a6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80023aa:	4293      	cmp	r3, r2
 80023ac:	d901      	bls.n	80023b2 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80023ae:	2303      	movs	r3, #3
 80023b0:	e138      	b.n	8002624 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80023b2:	4b46      	ldr	r3, [pc, #280]	@ (80024cc <HAL_RCC_OscConfig+0x4b8>)
 80023b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80023b8:	f003 0302 	and.w	r3, r3, #2
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d0ed      	beq.n	800239c <HAL_RCC_OscConfig+0x388>
 80023c0:	e015      	b.n	80023ee <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023c2:	f7ff f8f3 	bl	80015ac <HAL_GetTick>
 80023c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80023c8:	e00a      	b.n	80023e0 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80023ca:	f7ff f8ef 	bl	80015ac <HAL_GetTick>
 80023ce:	4602      	mov	r2, r0
 80023d0:	693b      	ldr	r3, [r7, #16]
 80023d2:	1ad3      	subs	r3, r2, r3
 80023d4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80023d8:	4293      	cmp	r3, r2
 80023da:	d901      	bls.n	80023e0 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80023dc:	2303      	movs	r3, #3
 80023de:	e121      	b.n	8002624 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80023e0:	4b3a      	ldr	r3, [pc, #232]	@ (80024cc <HAL_RCC_OscConfig+0x4b8>)
 80023e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80023e6:	f003 0302 	and.w	r3, r3, #2
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d1ed      	bne.n	80023ca <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80023ee:	7ffb      	ldrb	r3, [r7, #31]
 80023f0:	2b01      	cmp	r3, #1
 80023f2:	d105      	bne.n	8002400 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80023f4:	4b35      	ldr	r3, [pc, #212]	@ (80024cc <HAL_RCC_OscConfig+0x4b8>)
 80023f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023f8:	4a34      	ldr	r2, [pc, #208]	@ (80024cc <HAL_RCC_OscConfig+0x4b8>)
 80023fa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80023fe:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	f003 0320 	and.w	r3, r3, #32
 8002408:	2b00      	cmp	r3, #0
 800240a:	d03c      	beq.n	8002486 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	699b      	ldr	r3, [r3, #24]
 8002410:	2b00      	cmp	r3, #0
 8002412:	d01c      	beq.n	800244e <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002414:	4b2d      	ldr	r3, [pc, #180]	@ (80024cc <HAL_RCC_OscConfig+0x4b8>)
 8002416:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800241a:	4a2c      	ldr	r2, [pc, #176]	@ (80024cc <HAL_RCC_OscConfig+0x4b8>)
 800241c:	f043 0301 	orr.w	r3, r3, #1
 8002420:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002424:	f7ff f8c2 	bl	80015ac <HAL_GetTick>
 8002428:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800242a:	e008      	b.n	800243e <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800242c:	f7ff f8be 	bl	80015ac <HAL_GetTick>
 8002430:	4602      	mov	r2, r0
 8002432:	693b      	ldr	r3, [r7, #16]
 8002434:	1ad3      	subs	r3, r2, r3
 8002436:	2b02      	cmp	r3, #2
 8002438:	d901      	bls.n	800243e <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800243a:	2303      	movs	r3, #3
 800243c:	e0f2      	b.n	8002624 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800243e:	4b23      	ldr	r3, [pc, #140]	@ (80024cc <HAL_RCC_OscConfig+0x4b8>)
 8002440:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002444:	f003 0302 	and.w	r3, r3, #2
 8002448:	2b00      	cmp	r3, #0
 800244a:	d0ef      	beq.n	800242c <HAL_RCC_OscConfig+0x418>
 800244c:	e01b      	b.n	8002486 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800244e:	4b1f      	ldr	r3, [pc, #124]	@ (80024cc <HAL_RCC_OscConfig+0x4b8>)
 8002450:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002454:	4a1d      	ldr	r2, [pc, #116]	@ (80024cc <HAL_RCC_OscConfig+0x4b8>)
 8002456:	f023 0301 	bic.w	r3, r3, #1
 800245a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800245e:	f7ff f8a5 	bl	80015ac <HAL_GetTick>
 8002462:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002464:	e008      	b.n	8002478 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002466:	f7ff f8a1 	bl	80015ac <HAL_GetTick>
 800246a:	4602      	mov	r2, r0
 800246c:	693b      	ldr	r3, [r7, #16]
 800246e:	1ad3      	subs	r3, r2, r3
 8002470:	2b02      	cmp	r3, #2
 8002472:	d901      	bls.n	8002478 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8002474:	2303      	movs	r3, #3
 8002476:	e0d5      	b.n	8002624 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002478:	4b14      	ldr	r3, [pc, #80]	@ (80024cc <HAL_RCC_OscConfig+0x4b8>)
 800247a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800247e:	f003 0302 	and.w	r3, r3, #2
 8002482:	2b00      	cmp	r3, #0
 8002484:	d1ef      	bne.n	8002466 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	69db      	ldr	r3, [r3, #28]
 800248a:	2b00      	cmp	r3, #0
 800248c:	f000 80c9 	beq.w	8002622 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002490:	4b0e      	ldr	r3, [pc, #56]	@ (80024cc <HAL_RCC_OscConfig+0x4b8>)
 8002492:	689b      	ldr	r3, [r3, #8]
 8002494:	f003 030c 	and.w	r3, r3, #12
 8002498:	2b0c      	cmp	r3, #12
 800249a:	f000 8083 	beq.w	80025a4 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	69db      	ldr	r3, [r3, #28]
 80024a2:	2b02      	cmp	r3, #2
 80024a4:	d15e      	bne.n	8002564 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80024a6:	4b09      	ldr	r3, [pc, #36]	@ (80024cc <HAL_RCC_OscConfig+0x4b8>)
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	4a08      	ldr	r2, [pc, #32]	@ (80024cc <HAL_RCC_OscConfig+0x4b8>)
 80024ac:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80024b0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024b2:	f7ff f87b 	bl	80015ac <HAL_GetTick>
 80024b6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80024b8:	e00c      	b.n	80024d4 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80024ba:	f7ff f877 	bl	80015ac <HAL_GetTick>
 80024be:	4602      	mov	r2, r0
 80024c0:	693b      	ldr	r3, [r7, #16]
 80024c2:	1ad3      	subs	r3, r2, r3
 80024c4:	2b02      	cmp	r3, #2
 80024c6:	d905      	bls.n	80024d4 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80024c8:	2303      	movs	r3, #3
 80024ca:	e0ab      	b.n	8002624 <HAL_RCC_OscConfig+0x610>
 80024cc:	40021000 	.word	0x40021000
 80024d0:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80024d4:	4b55      	ldr	r3, [pc, #340]	@ (800262c <HAL_RCC_OscConfig+0x618>)
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d1ec      	bne.n	80024ba <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80024e0:	4b52      	ldr	r3, [pc, #328]	@ (800262c <HAL_RCC_OscConfig+0x618>)
 80024e2:	68da      	ldr	r2, [r3, #12]
 80024e4:	4b52      	ldr	r3, [pc, #328]	@ (8002630 <HAL_RCC_OscConfig+0x61c>)
 80024e6:	4013      	ands	r3, r2
 80024e8:	687a      	ldr	r2, [r7, #4]
 80024ea:	6a11      	ldr	r1, [r2, #32]
 80024ec:	687a      	ldr	r2, [r7, #4]
 80024ee:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80024f0:	3a01      	subs	r2, #1
 80024f2:	0112      	lsls	r2, r2, #4
 80024f4:	4311      	orrs	r1, r2
 80024f6:	687a      	ldr	r2, [r7, #4]
 80024f8:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80024fa:	0212      	lsls	r2, r2, #8
 80024fc:	4311      	orrs	r1, r2
 80024fe:	687a      	ldr	r2, [r7, #4]
 8002500:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002502:	0852      	lsrs	r2, r2, #1
 8002504:	3a01      	subs	r2, #1
 8002506:	0552      	lsls	r2, r2, #21
 8002508:	4311      	orrs	r1, r2
 800250a:	687a      	ldr	r2, [r7, #4]
 800250c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800250e:	0852      	lsrs	r2, r2, #1
 8002510:	3a01      	subs	r2, #1
 8002512:	0652      	lsls	r2, r2, #25
 8002514:	4311      	orrs	r1, r2
 8002516:	687a      	ldr	r2, [r7, #4]
 8002518:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800251a:	06d2      	lsls	r2, r2, #27
 800251c:	430a      	orrs	r2, r1
 800251e:	4943      	ldr	r1, [pc, #268]	@ (800262c <HAL_RCC_OscConfig+0x618>)
 8002520:	4313      	orrs	r3, r2
 8002522:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002524:	4b41      	ldr	r3, [pc, #260]	@ (800262c <HAL_RCC_OscConfig+0x618>)
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	4a40      	ldr	r2, [pc, #256]	@ (800262c <HAL_RCC_OscConfig+0x618>)
 800252a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800252e:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002530:	4b3e      	ldr	r3, [pc, #248]	@ (800262c <HAL_RCC_OscConfig+0x618>)
 8002532:	68db      	ldr	r3, [r3, #12]
 8002534:	4a3d      	ldr	r2, [pc, #244]	@ (800262c <HAL_RCC_OscConfig+0x618>)
 8002536:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800253a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800253c:	f7ff f836 	bl	80015ac <HAL_GetTick>
 8002540:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002542:	e008      	b.n	8002556 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002544:	f7ff f832 	bl	80015ac <HAL_GetTick>
 8002548:	4602      	mov	r2, r0
 800254a:	693b      	ldr	r3, [r7, #16]
 800254c:	1ad3      	subs	r3, r2, r3
 800254e:	2b02      	cmp	r3, #2
 8002550:	d901      	bls.n	8002556 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8002552:	2303      	movs	r3, #3
 8002554:	e066      	b.n	8002624 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002556:	4b35      	ldr	r3, [pc, #212]	@ (800262c <HAL_RCC_OscConfig+0x618>)
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800255e:	2b00      	cmp	r3, #0
 8002560:	d0f0      	beq.n	8002544 <HAL_RCC_OscConfig+0x530>
 8002562:	e05e      	b.n	8002622 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002564:	4b31      	ldr	r3, [pc, #196]	@ (800262c <HAL_RCC_OscConfig+0x618>)
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	4a30      	ldr	r2, [pc, #192]	@ (800262c <HAL_RCC_OscConfig+0x618>)
 800256a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800256e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002570:	f7ff f81c 	bl	80015ac <HAL_GetTick>
 8002574:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002576:	e008      	b.n	800258a <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002578:	f7ff f818 	bl	80015ac <HAL_GetTick>
 800257c:	4602      	mov	r2, r0
 800257e:	693b      	ldr	r3, [r7, #16]
 8002580:	1ad3      	subs	r3, r2, r3
 8002582:	2b02      	cmp	r3, #2
 8002584:	d901      	bls.n	800258a <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8002586:	2303      	movs	r3, #3
 8002588:	e04c      	b.n	8002624 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800258a:	4b28      	ldr	r3, [pc, #160]	@ (800262c <HAL_RCC_OscConfig+0x618>)
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002592:	2b00      	cmp	r3, #0
 8002594:	d1f0      	bne.n	8002578 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8002596:	4b25      	ldr	r3, [pc, #148]	@ (800262c <HAL_RCC_OscConfig+0x618>)
 8002598:	68da      	ldr	r2, [r3, #12]
 800259a:	4924      	ldr	r1, [pc, #144]	@ (800262c <HAL_RCC_OscConfig+0x618>)
 800259c:	4b25      	ldr	r3, [pc, #148]	@ (8002634 <HAL_RCC_OscConfig+0x620>)
 800259e:	4013      	ands	r3, r2
 80025a0:	60cb      	str	r3, [r1, #12]
 80025a2:	e03e      	b.n	8002622 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	69db      	ldr	r3, [r3, #28]
 80025a8:	2b01      	cmp	r3, #1
 80025aa:	d101      	bne.n	80025b0 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 80025ac:	2301      	movs	r3, #1
 80025ae:	e039      	b.n	8002624 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80025b0:	4b1e      	ldr	r3, [pc, #120]	@ (800262c <HAL_RCC_OscConfig+0x618>)
 80025b2:	68db      	ldr	r3, [r3, #12]
 80025b4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80025b6:	697b      	ldr	r3, [r7, #20]
 80025b8:	f003 0203 	and.w	r2, r3, #3
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	6a1b      	ldr	r3, [r3, #32]
 80025c0:	429a      	cmp	r2, r3
 80025c2:	d12c      	bne.n	800261e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80025c4:	697b      	ldr	r3, [r7, #20]
 80025c6:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025ce:	3b01      	subs	r3, #1
 80025d0:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80025d2:	429a      	cmp	r2, r3
 80025d4:	d123      	bne.n	800261e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80025d6:	697b      	ldr	r3, [r7, #20]
 80025d8:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025e0:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80025e2:	429a      	cmp	r2, r3
 80025e4:	d11b      	bne.n	800261e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80025e6:	697b      	ldr	r3, [r7, #20]
 80025e8:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025f0:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80025f2:	429a      	cmp	r2, r3
 80025f4:	d113      	bne.n	800261e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80025f6:	697b      	ldr	r3, [r7, #20]
 80025f8:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002600:	085b      	lsrs	r3, r3, #1
 8002602:	3b01      	subs	r3, #1
 8002604:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002606:	429a      	cmp	r2, r3
 8002608:	d109      	bne.n	800261e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800260a:	697b      	ldr	r3, [r7, #20]
 800260c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002614:	085b      	lsrs	r3, r3, #1
 8002616:	3b01      	subs	r3, #1
 8002618:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800261a:	429a      	cmp	r2, r3
 800261c:	d001      	beq.n	8002622 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800261e:	2301      	movs	r3, #1
 8002620:	e000      	b.n	8002624 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8002622:	2300      	movs	r3, #0
}
 8002624:	4618      	mov	r0, r3
 8002626:	3720      	adds	r7, #32
 8002628:	46bd      	mov	sp, r7
 800262a:	bd80      	pop	{r7, pc}
 800262c:	40021000 	.word	0x40021000
 8002630:	019f800c 	.word	0x019f800c
 8002634:	feeefffc 	.word	0xfeeefffc

08002638 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	b086      	sub	sp, #24
 800263c:	af00      	add	r7, sp, #0
 800263e:	6078      	str	r0, [r7, #4]
 8002640:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8002642:	2300      	movs	r3, #0
 8002644:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	2b00      	cmp	r3, #0
 800264a:	d101      	bne.n	8002650 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800264c:	2301      	movs	r3, #1
 800264e:	e11e      	b.n	800288e <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002650:	4b91      	ldr	r3, [pc, #580]	@ (8002898 <HAL_RCC_ClockConfig+0x260>)
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	f003 030f 	and.w	r3, r3, #15
 8002658:	683a      	ldr	r2, [r7, #0]
 800265a:	429a      	cmp	r2, r3
 800265c:	d910      	bls.n	8002680 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800265e:	4b8e      	ldr	r3, [pc, #568]	@ (8002898 <HAL_RCC_ClockConfig+0x260>)
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	f023 020f 	bic.w	r2, r3, #15
 8002666:	498c      	ldr	r1, [pc, #560]	@ (8002898 <HAL_RCC_ClockConfig+0x260>)
 8002668:	683b      	ldr	r3, [r7, #0]
 800266a:	4313      	orrs	r3, r2
 800266c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800266e:	4b8a      	ldr	r3, [pc, #552]	@ (8002898 <HAL_RCC_ClockConfig+0x260>)
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	f003 030f 	and.w	r3, r3, #15
 8002676:	683a      	ldr	r2, [r7, #0]
 8002678:	429a      	cmp	r2, r3
 800267a:	d001      	beq.n	8002680 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800267c:	2301      	movs	r3, #1
 800267e:	e106      	b.n	800288e <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	f003 0301 	and.w	r3, r3, #1
 8002688:	2b00      	cmp	r3, #0
 800268a:	d073      	beq.n	8002774 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	685b      	ldr	r3, [r3, #4]
 8002690:	2b03      	cmp	r3, #3
 8002692:	d129      	bne.n	80026e8 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002694:	4b81      	ldr	r3, [pc, #516]	@ (800289c <HAL_RCC_ClockConfig+0x264>)
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800269c:	2b00      	cmp	r3, #0
 800269e:	d101      	bne.n	80026a4 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80026a0:	2301      	movs	r3, #1
 80026a2:	e0f4      	b.n	800288e <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80026a4:	f000 f99e 	bl	80029e4 <RCC_GetSysClockFreqFromPLLSource>
 80026a8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80026aa:	693b      	ldr	r3, [r7, #16]
 80026ac:	4a7c      	ldr	r2, [pc, #496]	@ (80028a0 <HAL_RCC_ClockConfig+0x268>)
 80026ae:	4293      	cmp	r3, r2
 80026b0:	d93f      	bls.n	8002732 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80026b2:	4b7a      	ldr	r3, [pc, #488]	@ (800289c <HAL_RCC_ClockConfig+0x264>)
 80026b4:	689b      	ldr	r3, [r3, #8]
 80026b6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d009      	beq.n	80026d2 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d033      	beq.n	8002732 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d12f      	bne.n	8002732 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80026d2:	4b72      	ldr	r3, [pc, #456]	@ (800289c <HAL_RCC_ClockConfig+0x264>)
 80026d4:	689b      	ldr	r3, [r3, #8]
 80026d6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80026da:	4a70      	ldr	r2, [pc, #448]	@ (800289c <HAL_RCC_ClockConfig+0x264>)
 80026dc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80026e0:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80026e2:	2380      	movs	r3, #128	@ 0x80
 80026e4:	617b      	str	r3, [r7, #20]
 80026e6:	e024      	b.n	8002732 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	685b      	ldr	r3, [r3, #4]
 80026ec:	2b02      	cmp	r3, #2
 80026ee:	d107      	bne.n	8002700 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80026f0:	4b6a      	ldr	r3, [pc, #424]	@ (800289c <HAL_RCC_ClockConfig+0x264>)
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d109      	bne.n	8002710 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80026fc:	2301      	movs	r3, #1
 80026fe:	e0c6      	b.n	800288e <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002700:	4b66      	ldr	r3, [pc, #408]	@ (800289c <HAL_RCC_ClockConfig+0x264>)
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002708:	2b00      	cmp	r3, #0
 800270a:	d101      	bne.n	8002710 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800270c:	2301      	movs	r3, #1
 800270e:	e0be      	b.n	800288e <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8002710:	f000 f8ce 	bl	80028b0 <HAL_RCC_GetSysClockFreq>
 8002714:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8002716:	693b      	ldr	r3, [r7, #16]
 8002718:	4a61      	ldr	r2, [pc, #388]	@ (80028a0 <HAL_RCC_ClockConfig+0x268>)
 800271a:	4293      	cmp	r3, r2
 800271c:	d909      	bls.n	8002732 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800271e:	4b5f      	ldr	r3, [pc, #380]	@ (800289c <HAL_RCC_ClockConfig+0x264>)
 8002720:	689b      	ldr	r3, [r3, #8]
 8002722:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002726:	4a5d      	ldr	r2, [pc, #372]	@ (800289c <HAL_RCC_ClockConfig+0x264>)
 8002728:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800272c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800272e:	2380      	movs	r3, #128	@ 0x80
 8002730:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002732:	4b5a      	ldr	r3, [pc, #360]	@ (800289c <HAL_RCC_ClockConfig+0x264>)
 8002734:	689b      	ldr	r3, [r3, #8]
 8002736:	f023 0203 	bic.w	r2, r3, #3
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	685b      	ldr	r3, [r3, #4]
 800273e:	4957      	ldr	r1, [pc, #348]	@ (800289c <HAL_RCC_ClockConfig+0x264>)
 8002740:	4313      	orrs	r3, r2
 8002742:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002744:	f7fe ff32 	bl	80015ac <HAL_GetTick>
 8002748:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800274a:	e00a      	b.n	8002762 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800274c:	f7fe ff2e 	bl	80015ac <HAL_GetTick>
 8002750:	4602      	mov	r2, r0
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	1ad3      	subs	r3, r2, r3
 8002756:	f241 3288 	movw	r2, #5000	@ 0x1388
 800275a:	4293      	cmp	r3, r2
 800275c:	d901      	bls.n	8002762 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800275e:	2303      	movs	r3, #3
 8002760:	e095      	b.n	800288e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002762:	4b4e      	ldr	r3, [pc, #312]	@ (800289c <HAL_RCC_ClockConfig+0x264>)
 8002764:	689b      	ldr	r3, [r3, #8]
 8002766:	f003 020c 	and.w	r2, r3, #12
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	685b      	ldr	r3, [r3, #4]
 800276e:	009b      	lsls	r3, r3, #2
 8002770:	429a      	cmp	r2, r3
 8002772:	d1eb      	bne.n	800274c <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	f003 0302 	and.w	r3, r3, #2
 800277c:	2b00      	cmp	r3, #0
 800277e:	d023      	beq.n	80027c8 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	f003 0304 	and.w	r3, r3, #4
 8002788:	2b00      	cmp	r3, #0
 800278a:	d005      	beq.n	8002798 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800278c:	4b43      	ldr	r3, [pc, #268]	@ (800289c <HAL_RCC_ClockConfig+0x264>)
 800278e:	689b      	ldr	r3, [r3, #8]
 8002790:	4a42      	ldr	r2, [pc, #264]	@ (800289c <HAL_RCC_ClockConfig+0x264>)
 8002792:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002796:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	f003 0308 	and.w	r3, r3, #8
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d007      	beq.n	80027b4 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80027a4:	4b3d      	ldr	r3, [pc, #244]	@ (800289c <HAL_RCC_ClockConfig+0x264>)
 80027a6:	689b      	ldr	r3, [r3, #8]
 80027a8:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80027ac:	4a3b      	ldr	r2, [pc, #236]	@ (800289c <HAL_RCC_ClockConfig+0x264>)
 80027ae:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80027b2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80027b4:	4b39      	ldr	r3, [pc, #228]	@ (800289c <HAL_RCC_ClockConfig+0x264>)
 80027b6:	689b      	ldr	r3, [r3, #8]
 80027b8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	689b      	ldr	r3, [r3, #8]
 80027c0:	4936      	ldr	r1, [pc, #216]	@ (800289c <HAL_RCC_ClockConfig+0x264>)
 80027c2:	4313      	orrs	r3, r2
 80027c4:	608b      	str	r3, [r1, #8]
 80027c6:	e008      	b.n	80027da <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80027c8:	697b      	ldr	r3, [r7, #20]
 80027ca:	2b80      	cmp	r3, #128	@ 0x80
 80027cc:	d105      	bne.n	80027da <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80027ce:	4b33      	ldr	r3, [pc, #204]	@ (800289c <HAL_RCC_ClockConfig+0x264>)
 80027d0:	689b      	ldr	r3, [r3, #8]
 80027d2:	4a32      	ldr	r2, [pc, #200]	@ (800289c <HAL_RCC_ClockConfig+0x264>)
 80027d4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80027d8:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80027da:	4b2f      	ldr	r3, [pc, #188]	@ (8002898 <HAL_RCC_ClockConfig+0x260>)
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	f003 030f 	and.w	r3, r3, #15
 80027e2:	683a      	ldr	r2, [r7, #0]
 80027e4:	429a      	cmp	r2, r3
 80027e6:	d21d      	bcs.n	8002824 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80027e8:	4b2b      	ldr	r3, [pc, #172]	@ (8002898 <HAL_RCC_ClockConfig+0x260>)
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	f023 020f 	bic.w	r2, r3, #15
 80027f0:	4929      	ldr	r1, [pc, #164]	@ (8002898 <HAL_RCC_ClockConfig+0x260>)
 80027f2:	683b      	ldr	r3, [r7, #0]
 80027f4:	4313      	orrs	r3, r2
 80027f6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80027f8:	f7fe fed8 	bl	80015ac <HAL_GetTick>
 80027fc:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80027fe:	e00a      	b.n	8002816 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002800:	f7fe fed4 	bl	80015ac <HAL_GetTick>
 8002804:	4602      	mov	r2, r0
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	1ad3      	subs	r3, r2, r3
 800280a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800280e:	4293      	cmp	r3, r2
 8002810:	d901      	bls.n	8002816 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8002812:	2303      	movs	r3, #3
 8002814:	e03b      	b.n	800288e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002816:	4b20      	ldr	r3, [pc, #128]	@ (8002898 <HAL_RCC_ClockConfig+0x260>)
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	f003 030f 	and.w	r3, r3, #15
 800281e:	683a      	ldr	r2, [r7, #0]
 8002820:	429a      	cmp	r2, r3
 8002822:	d1ed      	bne.n	8002800 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	f003 0304 	and.w	r3, r3, #4
 800282c:	2b00      	cmp	r3, #0
 800282e:	d008      	beq.n	8002842 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002830:	4b1a      	ldr	r3, [pc, #104]	@ (800289c <HAL_RCC_ClockConfig+0x264>)
 8002832:	689b      	ldr	r3, [r3, #8]
 8002834:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	68db      	ldr	r3, [r3, #12]
 800283c:	4917      	ldr	r1, [pc, #92]	@ (800289c <HAL_RCC_ClockConfig+0x264>)
 800283e:	4313      	orrs	r3, r2
 8002840:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	f003 0308 	and.w	r3, r3, #8
 800284a:	2b00      	cmp	r3, #0
 800284c:	d009      	beq.n	8002862 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800284e:	4b13      	ldr	r3, [pc, #76]	@ (800289c <HAL_RCC_ClockConfig+0x264>)
 8002850:	689b      	ldr	r3, [r3, #8]
 8002852:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	691b      	ldr	r3, [r3, #16]
 800285a:	00db      	lsls	r3, r3, #3
 800285c:	490f      	ldr	r1, [pc, #60]	@ (800289c <HAL_RCC_ClockConfig+0x264>)
 800285e:	4313      	orrs	r3, r2
 8002860:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002862:	f000 f825 	bl	80028b0 <HAL_RCC_GetSysClockFreq>
 8002866:	4602      	mov	r2, r0
 8002868:	4b0c      	ldr	r3, [pc, #48]	@ (800289c <HAL_RCC_ClockConfig+0x264>)
 800286a:	689b      	ldr	r3, [r3, #8]
 800286c:	091b      	lsrs	r3, r3, #4
 800286e:	f003 030f 	and.w	r3, r3, #15
 8002872:	490c      	ldr	r1, [pc, #48]	@ (80028a4 <HAL_RCC_ClockConfig+0x26c>)
 8002874:	5ccb      	ldrb	r3, [r1, r3]
 8002876:	f003 031f 	and.w	r3, r3, #31
 800287a:	fa22 f303 	lsr.w	r3, r2, r3
 800287e:	4a0a      	ldr	r2, [pc, #40]	@ (80028a8 <HAL_RCC_ClockConfig+0x270>)
 8002880:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002882:	4b0a      	ldr	r3, [pc, #40]	@ (80028ac <HAL_RCC_ClockConfig+0x274>)
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	4618      	mov	r0, r3
 8002888:	f7fe fe44 	bl	8001514 <HAL_InitTick>
 800288c:	4603      	mov	r3, r0
}
 800288e:	4618      	mov	r0, r3
 8002890:	3718      	adds	r7, #24
 8002892:	46bd      	mov	sp, r7
 8002894:	bd80      	pop	{r7, pc}
 8002896:	bf00      	nop
 8002898:	40022000 	.word	0x40022000
 800289c:	40021000 	.word	0x40021000
 80028a0:	04c4b400 	.word	0x04c4b400
 80028a4:	08005644 	.word	0x08005644
 80028a8:	20000000 	.word	0x20000000
 80028ac:	20000008 	.word	0x20000008

080028b0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80028b0:	b480      	push	{r7}
 80028b2:	b087      	sub	sp, #28
 80028b4:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80028b6:	4b2c      	ldr	r3, [pc, #176]	@ (8002968 <HAL_RCC_GetSysClockFreq+0xb8>)
 80028b8:	689b      	ldr	r3, [r3, #8]
 80028ba:	f003 030c 	and.w	r3, r3, #12
 80028be:	2b04      	cmp	r3, #4
 80028c0:	d102      	bne.n	80028c8 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80028c2:	4b2a      	ldr	r3, [pc, #168]	@ (800296c <HAL_RCC_GetSysClockFreq+0xbc>)
 80028c4:	613b      	str	r3, [r7, #16]
 80028c6:	e047      	b.n	8002958 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80028c8:	4b27      	ldr	r3, [pc, #156]	@ (8002968 <HAL_RCC_GetSysClockFreq+0xb8>)
 80028ca:	689b      	ldr	r3, [r3, #8]
 80028cc:	f003 030c 	and.w	r3, r3, #12
 80028d0:	2b08      	cmp	r3, #8
 80028d2:	d102      	bne.n	80028da <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80028d4:	4b26      	ldr	r3, [pc, #152]	@ (8002970 <HAL_RCC_GetSysClockFreq+0xc0>)
 80028d6:	613b      	str	r3, [r7, #16]
 80028d8:	e03e      	b.n	8002958 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80028da:	4b23      	ldr	r3, [pc, #140]	@ (8002968 <HAL_RCC_GetSysClockFreq+0xb8>)
 80028dc:	689b      	ldr	r3, [r3, #8]
 80028de:	f003 030c 	and.w	r3, r3, #12
 80028e2:	2b0c      	cmp	r3, #12
 80028e4:	d136      	bne.n	8002954 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80028e6:	4b20      	ldr	r3, [pc, #128]	@ (8002968 <HAL_RCC_GetSysClockFreq+0xb8>)
 80028e8:	68db      	ldr	r3, [r3, #12]
 80028ea:	f003 0303 	and.w	r3, r3, #3
 80028ee:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80028f0:	4b1d      	ldr	r3, [pc, #116]	@ (8002968 <HAL_RCC_GetSysClockFreq+0xb8>)
 80028f2:	68db      	ldr	r3, [r3, #12]
 80028f4:	091b      	lsrs	r3, r3, #4
 80028f6:	f003 030f 	and.w	r3, r3, #15
 80028fa:	3301      	adds	r3, #1
 80028fc:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	2b03      	cmp	r3, #3
 8002902:	d10c      	bne.n	800291e <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002904:	4a1a      	ldr	r2, [pc, #104]	@ (8002970 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002906:	68bb      	ldr	r3, [r7, #8]
 8002908:	fbb2 f3f3 	udiv	r3, r2, r3
 800290c:	4a16      	ldr	r2, [pc, #88]	@ (8002968 <HAL_RCC_GetSysClockFreq+0xb8>)
 800290e:	68d2      	ldr	r2, [r2, #12]
 8002910:	0a12      	lsrs	r2, r2, #8
 8002912:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002916:	fb02 f303 	mul.w	r3, r2, r3
 800291a:	617b      	str	r3, [r7, #20]
      break;
 800291c:	e00c      	b.n	8002938 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800291e:	4a13      	ldr	r2, [pc, #76]	@ (800296c <HAL_RCC_GetSysClockFreq+0xbc>)
 8002920:	68bb      	ldr	r3, [r7, #8]
 8002922:	fbb2 f3f3 	udiv	r3, r2, r3
 8002926:	4a10      	ldr	r2, [pc, #64]	@ (8002968 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002928:	68d2      	ldr	r2, [r2, #12]
 800292a:	0a12      	lsrs	r2, r2, #8
 800292c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002930:	fb02 f303 	mul.w	r3, r2, r3
 8002934:	617b      	str	r3, [r7, #20]
      break;
 8002936:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002938:	4b0b      	ldr	r3, [pc, #44]	@ (8002968 <HAL_RCC_GetSysClockFreq+0xb8>)
 800293a:	68db      	ldr	r3, [r3, #12]
 800293c:	0e5b      	lsrs	r3, r3, #25
 800293e:	f003 0303 	and.w	r3, r3, #3
 8002942:	3301      	adds	r3, #1
 8002944:	005b      	lsls	r3, r3, #1
 8002946:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8002948:	697a      	ldr	r2, [r7, #20]
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002950:	613b      	str	r3, [r7, #16]
 8002952:	e001      	b.n	8002958 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8002954:	2300      	movs	r3, #0
 8002956:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002958:	693b      	ldr	r3, [r7, #16]
}
 800295a:	4618      	mov	r0, r3
 800295c:	371c      	adds	r7, #28
 800295e:	46bd      	mov	sp, r7
 8002960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002964:	4770      	bx	lr
 8002966:	bf00      	nop
 8002968:	40021000 	.word	0x40021000
 800296c:	00f42400 	.word	0x00f42400
 8002970:	007a1200 	.word	0x007a1200

08002974 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002974:	b480      	push	{r7}
 8002976:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002978:	4b03      	ldr	r3, [pc, #12]	@ (8002988 <HAL_RCC_GetHCLKFreq+0x14>)
 800297a:	681b      	ldr	r3, [r3, #0]
}
 800297c:	4618      	mov	r0, r3
 800297e:	46bd      	mov	sp, r7
 8002980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002984:	4770      	bx	lr
 8002986:	bf00      	nop
 8002988:	20000000 	.word	0x20000000

0800298c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800298c:	b580      	push	{r7, lr}
 800298e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002990:	f7ff fff0 	bl	8002974 <HAL_RCC_GetHCLKFreq>
 8002994:	4602      	mov	r2, r0
 8002996:	4b06      	ldr	r3, [pc, #24]	@ (80029b0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002998:	689b      	ldr	r3, [r3, #8]
 800299a:	0a1b      	lsrs	r3, r3, #8
 800299c:	f003 0307 	and.w	r3, r3, #7
 80029a0:	4904      	ldr	r1, [pc, #16]	@ (80029b4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80029a2:	5ccb      	ldrb	r3, [r1, r3]
 80029a4:	f003 031f 	and.w	r3, r3, #31
 80029a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80029ac:	4618      	mov	r0, r3
 80029ae:	bd80      	pop	{r7, pc}
 80029b0:	40021000 	.word	0x40021000
 80029b4:	08005654 	.word	0x08005654

080029b8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80029b8:	b580      	push	{r7, lr}
 80029ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80029bc:	f7ff ffda 	bl	8002974 <HAL_RCC_GetHCLKFreq>
 80029c0:	4602      	mov	r2, r0
 80029c2:	4b06      	ldr	r3, [pc, #24]	@ (80029dc <HAL_RCC_GetPCLK2Freq+0x24>)
 80029c4:	689b      	ldr	r3, [r3, #8]
 80029c6:	0adb      	lsrs	r3, r3, #11
 80029c8:	f003 0307 	and.w	r3, r3, #7
 80029cc:	4904      	ldr	r1, [pc, #16]	@ (80029e0 <HAL_RCC_GetPCLK2Freq+0x28>)
 80029ce:	5ccb      	ldrb	r3, [r1, r3]
 80029d0:	f003 031f 	and.w	r3, r3, #31
 80029d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80029d8:	4618      	mov	r0, r3
 80029da:	bd80      	pop	{r7, pc}
 80029dc:	40021000 	.word	0x40021000
 80029e0:	08005654 	.word	0x08005654

080029e4 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80029e4:	b480      	push	{r7}
 80029e6:	b087      	sub	sp, #28
 80029e8:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80029ea:	4b1e      	ldr	r3, [pc, #120]	@ (8002a64 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80029ec:	68db      	ldr	r3, [r3, #12]
 80029ee:	f003 0303 	and.w	r3, r3, #3
 80029f2:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80029f4:	4b1b      	ldr	r3, [pc, #108]	@ (8002a64 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80029f6:	68db      	ldr	r3, [r3, #12]
 80029f8:	091b      	lsrs	r3, r3, #4
 80029fa:	f003 030f 	and.w	r3, r3, #15
 80029fe:	3301      	adds	r3, #1
 8002a00:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8002a02:	693b      	ldr	r3, [r7, #16]
 8002a04:	2b03      	cmp	r3, #3
 8002a06:	d10c      	bne.n	8002a22 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002a08:	4a17      	ldr	r2, [pc, #92]	@ (8002a68 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a10:	4a14      	ldr	r2, [pc, #80]	@ (8002a64 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002a12:	68d2      	ldr	r2, [r2, #12]
 8002a14:	0a12      	lsrs	r2, r2, #8
 8002a16:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002a1a:	fb02 f303 	mul.w	r3, r2, r3
 8002a1e:	617b      	str	r3, [r7, #20]
    break;
 8002a20:	e00c      	b.n	8002a3c <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002a22:	4a12      	ldr	r2, [pc, #72]	@ (8002a6c <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a2a:	4a0e      	ldr	r2, [pc, #56]	@ (8002a64 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002a2c:	68d2      	ldr	r2, [r2, #12]
 8002a2e:	0a12      	lsrs	r2, r2, #8
 8002a30:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002a34:	fb02 f303 	mul.w	r3, r2, r3
 8002a38:	617b      	str	r3, [r7, #20]
    break;
 8002a3a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002a3c:	4b09      	ldr	r3, [pc, #36]	@ (8002a64 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002a3e:	68db      	ldr	r3, [r3, #12]
 8002a40:	0e5b      	lsrs	r3, r3, #25
 8002a42:	f003 0303 	and.w	r3, r3, #3
 8002a46:	3301      	adds	r3, #1
 8002a48:	005b      	lsls	r3, r3, #1
 8002a4a:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8002a4c:	697a      	ldr	r2, [r7, #20]
 8002a4e:	68bb      	ldr	r3, [r7, #8]
 8002a50:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a54:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8002a56:	687b      	ldr	r3, [r7, #4]
}
 8002a58:	4618      	mov	r0, r3
 8002a5a:	371c      	adds	r7, #28
 8002a5c:	46bd      	mov	sp, r7
 8002a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a62:	4770      	bx	lr
 8002a64:	40021000 	.word	0x40021000
 8002a68:	007a1200 	.word	0x007a1200
 8002a6c:	00f42400 	.word	0x00f42400

08002a70 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002a70:	b580      	push	{r7, lr}
 8002a72:	b086      	sub	sp, #24
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002a78:	2300      	movs	r3, #0
 8002a7a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002a7c:	2300      	movs	r3, #0
 8002a7e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	f000 8098 	beq.w	8002bbe <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002a8e:	2300      	movs	r3, #0
 8002a90:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002a92:	4b43      	ldr	r3, [pc, #268]	@ (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002a94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a96:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d10d      	bne.n	8002aba <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a9e:	4b40      	ldr	r3, [pc, #256]	@ (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002aa0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002aa2:	4a3f      	ldr	r2, [pc, #252]	@ (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002aa4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002aa8:	6593      	str	r3, [r2, #88]	@ 0x58
 8002aaa:	4b3d      	ldr	r3, [pc, #244]	@ (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002aac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002aae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ab2:	60bb      	str	r3, [r7, #8]
 8002ab4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002ab6:	2301      	movs	r3, #1
 8002ab8:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002aba:	4b3a      	ldr	r3, [pc, #232]	@ (8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	4a39      	ldr	r2, [pc, #228]	@ (8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002ac0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002ac4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002ac6:	f7fe fd71 	bl	80015ac <HAL_GetTick>
 8002aca:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002acc:	e009      	b.n	8002ae2 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ace:	f7fe fd6d 	bl	80015ac <HAL_GetTick>
 8002ad2:	4602      	mov	r2, r0
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	1ad3      	subs	r3, r2, r3
 8002ad8:	2b02      	cmp	r3, #2
 8002ada:	d902      	bls.n	8002ae2 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8002adc:	2303      	movs	r3, #3
 8002ade:	74fb      	strb	r3, [r7, #19]
        break;
 8002ae0:	e005      	b.n	8002aee <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002ae2:	4b30      	ldr	r3, [pc, #192]	@ (8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d0ef      	beq.n	8002ace <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8002aee:	7cfb      	ldrb	r3, [r7, #19]
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d159      	bne.n	8002ba8 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002af4:	4b2a      	ldr	r3, [pc, #168]	@ (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002af6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002afa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002afe:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002b00:	697b      	ldr	r3, [r7, #20]
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d01e      	beq.n	8002b44 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002b0a:	697a      	ldr	r2, [r7, #20]
 8002b0c:	429a      	cmp	r2, r3
 8002b0e:	d019      	beq.n	8002b44 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002b10:	4b23      	ldr	r3, [pc, #140]	@ (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002b12:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b16:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002b1a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002b1c:	4b20      	ldr	r3, [pc, #128]	@ (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002b1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b22:	4a1f      	ldr	r2, [pc, #124]	@ (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002b24:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b28:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002b2c:	4b1c      	ldr	r3, [pc, #112]	@ (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002b2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b32:	4a1b      	ldr	r2, [pc, #108]	@ (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002b34:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002b38:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002b3c:	4a18      	ldr	r2, [pc, #96]	@ (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002b3e:	697b      	ldr	r3, [r7, #20]
 8002b40:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002b44:	697b      	ldr	r3, [r7, #20]
 8002b46:	f003 0301 	and.w	r3, r3, #1
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d016      	beq.n	8002b7c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b4e:	f7fe fd2d 	bl	80015ac <HAL_GetTick>
 8002b52:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002b54:	e00b      	b.n	8002b6e <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b56:	f7fe fd29 	bl	80015ac <HAL_GetTick>
 8002b5a:	4602      	mov	r2, r0
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	1ad3      	subs	r3, r2, r3
 8002b60:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b64:	4293      	cmp	r3, r2
 8002b66:	d902      	bls.n	8002b6e <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8002b68:	2303      	movs	r3, #3
 8002b6a:	74fb      	strb	r3, [r7, #19]
            break;
 8002b6c:	e006      	b.n	8002b7c <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002b6e:	4b0c      	ldr	r3, [pc, #48]	@ (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002b70:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b74:	f003 0302 	and.w	r3, r3, #2
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d0ec      	beq.n	8002b56 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8002b7c:	7cfb      	ldrb	r3, [r7, #19]
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d10b      	bne.n	8002b9a <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002b82:	4b07      	ldr	r3, [pc, #28]	@ (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002b84:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b88:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002b90:	4903      	ldr	r1, [pc, #12]	@ (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002b92:	4313      	orrs	r3, r2
 8002b94:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8002b98:	e008      	b.n	8002bac <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002b9a:	7cfb      	ldrb	r3, [r7, #19]
 8002b9c:	74bb      	strb	r3, [r7, #18]
 8002b9e:	e005      	b.n	8002bac <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8002ba0:	40021000 	.word	0x40021000
 8002ba4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002ba8:	7cfb      	ldrb	r3, [r7, #19]
 8002baa:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002bac:	7c7b      	ldrb	r3, [r7, #17]
 8002bae:	2b01      	cmp	r3, #1
 8002bb0:	d105      	bne.n	8002bbe <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002bb2:	4ba7      	ldr	r3, [pc, #668]	@ (8002e50 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002bb4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bb6:	4aa6      	ldr	r2, [pc, #664]	@ (8002e50 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002bb8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002bbc:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	f003 0301 	and.w	r3, r3, #1
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d00a      	beq.n	8002be0 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002bca:	4ba1      	ldr	r3, [pc, #644]	@ (8002e50 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002bcc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002bd0:	f023 0203 	bic.w	r2, r3, #3
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	685b      	ldr	r3, [r3, #4]
 8002bd8:	499d      	ldr	r1, [pc, #628]	@ (8002e50 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002bda:	4313      	orrs	r3, r2
 8002bdc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	f003 0302 	and.w	r3, r3, #2
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d00a      	beq.n	8002c02 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002bec:	4b98      	ldr	r3, [pc, #608]	@ (8002e50 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002bee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002bf2:	f023 020c 	bic.w	r2, r3, #12
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	689b      	ldr	r3, [r3, #8]
 8002bfa:	4995      	ldr	r1, [pc, #596]	@ (8002e50 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002bfc:	4313      	orrs	r3, r2
 8002bfe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	f003 0304 	and.w	r3, r3, #4
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d00a      	beq.n	8002c24 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002c0e:	4b90      	ldr	r3, [pc, #576]	@ (8002e50 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002c10:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c14:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	68db      	ldr	r3, [r3, #12]
 8002c1c:	498c      	ldr	r1, [pc, #560]	@ (8002e50 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002c1e:	4313      	orrs	r3, r2
 8002c20:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f003 0308 	and.w	r3, r3, #8
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d00a      	beq.n	8002c46 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002c30:	4b87      	ldr	r3, [pc, #540]	@ (8002e50 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002c32:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c36:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	691b      	ldr	r3, [r3, #16]
 8002c3e:	4984      	ldr	r1, [pc, #528]	@ (8002e50 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002c40:	4313      	orrs	r3, r2
 8002c42:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f003 0310 	and.w	r3, r3, #16
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d00a      	beq.n	8002c68 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002c52:	4b7f      	ldr	r3, [pc, #508]	@ (8002e50 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002c54:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c58:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	695b      	ldr	r3, [r3, #20]
 8002c60:	497b      	ldr	r1, [pc, #492]	@ (8002e50 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002c62:	4313      	orrs	r3, r2
 8002c64:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	f003 0320 	and.w	r3, r3, #32
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d00a      	beq.n	8002c8a <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002c74:	4b76      	ldr	r3, [pc, #472]	@ (8002e50 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002c76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c7a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	699b      	ldr	r3, [r3, #24]
 8002c82:	4973      	ldr	r1, [pc, #460]	@ (8002e50 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002c84:	4313      	orrs	r3, r2
 8002c86:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d00a      	beq.n	8002cac <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002c96:	4b6e      	ldr	r3, [pc, #440]	@ (8002e50 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002c98:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c9c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	69db      	ldr	r3, [r3, #28]
 8002ca4:	496a      	ldr	r1, [pc, #424]	@ (8002e50 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002ca6:	4313      	orrs	r3, r2
 8002ca8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d00a      	beq.n	8002cce <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002cb8:	4b65      	ldr	r3, [pc, #404]	@ (8002e50 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002cba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002cbe:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	6a1b      	ldr	r3, [r3, #32]
 8002cc6:	4962      	ldr	r1, [pc, #392]	@ (8002e50 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002cc8:	4313      	orrs	r3, r2
 8002cca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d00a      	beq.n	8002cf0 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002cda:	4b5d      	ldr	r3, [pc, #372]	@ (8002e50 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002cdc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ce0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ce8:	4959      	ldr	r1, [pc, #356]	@ (8002e50 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002cea:	4313      	orrs	r3, r2
 8002cec:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d00a      	beq.n	8002d12 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002cfc:	4b54      	ldr	r3, [pc, #336]	@ (8002e50 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002cfe:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002d02:	f023 0203 	bic.w	r2, r3, #3
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d0a:	4951      	ldr	r1, [pc, #324]	@ (8002e50 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002d0c:	4313      	orrs	r3, r2
 8002d0e:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d00a      	beq.n	8002d34 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002d1e:	4b4c      	ldr	r3, [pc, #304]	@ (8002e50 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002d20:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d24:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d2c:	4948      	ldr	r1, [pc, #288]	@ (8002e50 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002d2e:	4313      	orrs	r3, r2
 8002d30:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d015      	beq.n	8002d6c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002d40:	4b43      	ldr	r3, [pc, #268]	@ (8002e50 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002d42:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d46:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d4e:	4940      	ldr	r1, [pc, #256]	@ (8002e50 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002d50:	4313      	orrs	r3, r2
 8002d52:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d5a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002d5e:	d105      	bne.n	8002d6c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002d60:	4b3b      	ldr	r3, [pc, #236]	@ (8002e50 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002d62:	68db      	ldr	r3, [r3, #12]
 8002d64:	4a3a      	ldr	r2, [pc, #232]	@ (8002e50 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002d66:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002d6a:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d015      	beq.n	8002da4 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002d78:	4b35      	ldr	r3, [pc, #212]	@ (8002e50 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002d7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d7e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d86:	4932      	ldr	r1, [pc, #200]	@ (8002e50 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002d88:	4313      	orrs	r3, r2
 8002d8a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d92:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002d96:	d105      	bne.n	8002da4 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002d98:	4b2d      	ldr	r3, [pc, #180]	@ (8002e50 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002d9a:	68db      	ldr	r3, [r3, #12]
 8002d9c:	4a2c      	ldr	r2, [pc, #176]	@ (8002e50 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002d9e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002da2:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d015      	beq.n	8002ddc <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8002db0:	4b27      	ldr	r3, [pc, #156]	@ (8002e50 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002db2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002db6:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002dbe:	4924      	ldr	r1, [pc, #144]	@ (8002e50 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002dc0:	4313      	orrs	r3, r2
 8002dc2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002dca:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002dce:	d105      	bne.n	8002ddc <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002dd0:	4b1f      	ldr	r3, [pc, #124]	@ (8002e50 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002dd2:	68db      	ldr	r3, [r3, #12]
 8002dd4:	4a1e      	ldr	r2, [pc, #120]	@ (8002e50 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002dd6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002dda:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d015      	beq.n	8002e14 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002de8:	4b19      	ldr	r3, [pc, #100]	@ (8002e50 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002dea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002dee:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002df6:	4916      	ldr	r1, [pc, #88]	@ (8002e50 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002df8:	4313      	orrs	r3, r2
 8002dfa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e02:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002e06:	d105      	bne.n	8002e14 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002e08:	4b11      	ldr	r3, [pc, #68]	@ (8002e50 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002e0a:	68db      	ldr	r3, [r3, #12]
 8002e0c:	4a10      	ldr	r2, [pc, #64]	@ (8002e50 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002e0e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002e12:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d019      	beq.n	8002e54 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002e20:	4b0b      	ldr	r3, [pc, #44]	@ (8002e50 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002e22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e26:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e2e:	4908      	ldr	r1, [pc, #32]	@ (8002e50 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002e30:	4313      	orrs	r3, r2
 8002e32:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e3a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002e3e:	d109      	bne.n	8002e54 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002e40:	4b03      	ldr	r3, [pc, #12]	@ (8002e50 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002e42:	68db      	ldr	r3, [r3, #12]
 8002e44:	4a02      	ldr	r2, [pc, #8]	@ (8002e50 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002e46:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002e4a:	60d3      	str	r3, [r2, #12]
 8002e4c:	e002      	b.n	8002e54 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8002e4e:	bf00      	nop
 8002e50:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d015      	beq.n	8002e8c <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002e60:	4b29      	ldr	r3, [pc, #164]	@ (8002f08 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002e62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e66:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e6e:	4926      	ldr	r1, [pc, #152]	@ (8002f08 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002e70:	4313      	orrs	r3, r2
 8002e72:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e7a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002e7e:	d105      	bne.n	8002e8c <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8002e80:	4b21      	ldr	r3, [pc, #132]	@ (8002f08 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002e82:	68db      	ldr	r3, [r3, #12]
 8002e84:	4a20      	ldr	r2, [pc, #128]	@ (8002f08 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002e86:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e8a:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d015      	beq.n	8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8002e98:	4b1b      	ldr	r3, [pc, #108]	@ (8002f08 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002e9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e9e:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002ea6:	4918      	ldr	r1, [pc, #96]	@ (8002f08 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002ea8:	4313      	orrs	r3, r2
 8002eaa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002eb2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002eb6:	d105      	bne.n	8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8002eb8:	4b13      	ldr	r3, [pc, #76]	@ (8002f08 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002eba:	68db      	ldr	r3, [r3, #12]
 8002ebc:	4a12      	ldr	r2, [pc, #72]	@ (8002f08 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002ebe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ec2:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d015      	beq.n	8002efc <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8002ed0:	4b0d      	ldr	r3, [pc, #52]	@ (8002f08 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002ed2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002ed6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ede:	490a      	ldr	r1, [pc, #40]	@ (8002f08 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002ee0:	4313      	orrs	r3, r2
 8002ee2:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002eea:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002eee:	d105      	bne.n	8002efc <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002ef0:	4b05      	ldr	r3, [pc, #20]	@ (8002f08 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002ef2:	68db      	ldr	r3, [r3, #12]
 8002ef4:	4a04      	ldr	r2, [pc, #16]	@ (8002f08 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002ef6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002efa:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8002efc:	7cbb      	ldrb	r3, [r7, #18]
}
 8002efe:	4618      	mov	r0, r3
 8002f00:	3718      	adds	r7, #24
 8002f02:	46bd      	mov	sp, r7
 8002f04:	bd80      	pop	{r7, pc}
 8002f06:	bf00      	nop
 8002f08:	40021000 	.word	0x40021000

08002f0c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	b082      	sub	sp, #8
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d101      	bne.n	8002f1e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002f1a:	2301      	movs	r3, #1
 8002f1c:	e049      	b.n	8002fb2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002f24:	b2db      	uxtb	r3, r3
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d106      	bne.n	8002f38 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	2200      	movs	r2, #0
 8002f2e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002f32:	6878      	ldr	r0, [r7, #4]
 8002f34:	f7fe f898 	bl	8001068 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	2202      	movs	r2, #2
 8002f3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681a      	ldr	r2, [r3, #0]
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	3304      	adds	r3, #4
 8002f48:	4619      	mov	r1, r3
 8002f4a:	4610      	mov	r0, r2
 8002f4c:	f000 fbc8 	bl	80036e0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	2201      	movs	r2, #1
 8002f54:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	2201      	movs	r2, #1
 8002f5c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	2201      	movs	r2, #1
 8002f64:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	2201      	movs	r2, #1
 8002f6c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	2201      	movs	r2, #1
 8002f74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	2201      	movs	r2, #1
 8002f7c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	2201      	movs	r2, #1
 8002f84:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	2201      	movs	r2, #1
 8002f8c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	2201      	movs	r2, #1
 8002f94:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	2201      	movs	r2, #1
 8002f9c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	2201      	movs	r2, #1
 8002fa4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	2201      	movs	r2, #1
 8002fac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002fb0:	2300      	movs	r3, #0
}
 8002fb2:	4618      	mov	r0, r3
 8002fb4:	3708      	adds	r7, #8
 8002fb6:	46bd      	mov	sp, r7
 8002fb8:	bd80      	pop	{r7, pc}

08002fba <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002fba:	b580      	push	{r7, lr}
 8002fbc:	b082      	sub	sp, #8
 8002fbe:	af00      	add	r7, sp, #0
 8002fc0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d101      	bne.n	8002fcc <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002fc8:	2301      	movs	r3, #1
 8002fca:	e049      	b.n	8003060 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002fd2:	b2db      	uxtb	r3, r3
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d106      	bne.n	8002fe6 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	2200      	movs	r2, #0
 8002fdc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002fe0:	6878      	ldr	r0, [r7, #4]
 8002fe2:	f7fd ff4b 	bl	8000e7c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	2202      	movs	r2, #2
 8002fea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681a      	ldr	r2, [r3, #0]
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	3304      	adds	r3, #4
 8002ff6:	4619      	mov	r1, r3
 8002ff8:	4610      	mov	r0, r2
 8002ffa:	f000 fb71 	bl	80036e0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	2201      	movs	r2, #1
 8003002:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	2201      	movs	r2, #1
 800300a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	2201      	movs	r2, #1
 8003012:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	2201      	movs	r2, #1
 800301a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	2201      	movs	r2, #1
 8003022:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	2201      	movs	r2, #1
 800302a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	2201      	movs	r2, #1
 8003032:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	2201      	movs	r2, #1
 800303a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	2201      	movs	r2, #1
 8003042:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	2201      	movs	r2, #1
 800304a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	2201      	movs	r2, #1
 8003052:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	2201      	movs	r2, #1
 800305a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800305e:	2300      	movs	r3, #0
}
 8003060:	4618      	mov	r0, r3
 8003062:	3708      	adds	r7, #8
 8003064:	46bd      	mov	sp, r7
 8003066:	bd80      	pop	{r7, pc}

08003068 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8003068:	b580      	push	{r7, lr}
 800306a:	b086      	sub	sp, #24
 800306c:	af00      	add	r7, sp, #0
 800306e:	6078      	str	r0, [r7, #4]
 8003070:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	2b00      	cmp	r3, #0
 8003076:	d101      	bne.n	800307c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8003078:	2301      	movs	r3, #1
 800307a:	e097      	b.n	80031ac <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003082:	b2db      	uxtb	r3, r3
 8003084:	2b00      	cmp	r3, #0
 8003086:	d106      	bne.n	8003096 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	2200      	movs	r2, #0
 800308c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8003090:	6878      	ldr	r0, [r7, #4]
 8003092:	f7fd ff13 	bl	8000ebc <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	2202      	movs	r2, #2
 800309a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	689b      	ldr	r3, [r3, #8]
 80030a4:	687a      	ldr	r2, [r7, #4]
 80030a6:	6812      	ldr	r2, [r2, #0]
 80030a8:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 80030ac:	f023 0307 	bic.w	r3, r3, #7
 80030b0:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681a      	ldr	r2, [r3, #0]
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	3304      	adds	r3, #4
 80030ba:	4619      	mov	r1, r3
 80030bc:	4610      	mov	r0, r2
 80030be:	f000 fb0f 	bl	80036e0 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	689b      	ldr	r3, [r3, #8]
 80030c8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	699b      	ldr	r3, [r3, #24]
 80030d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	6a1b      	ldr	r3, [r3, #32]
 80030d8:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80030da:	683b      	ldr	r3, [r7, #0]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	697a      	ldr	r2, [r7, #20]
 80030e0:	4313      	orrs	r3, r2
 80030e2:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80030e4:	693b      	ldr	r3, [r7, #16]
 80030e6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80030ea:	f023 0303 	bic.w	r3, r3, #3
 80030ee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80030f0:	683b      	ldr	r3, [r7, #0]
 80030f2:	689a      	ldr	r2, [r3, #8]
 80030f4:	683b      	ldr	r3, [r7, #0]
 80030f6:	699b      	ldr	r3, [r3, #24]
 80030f8:	021b      	lsls	r3, r3, #8
 80030fa:	4313      	orrs	r3, r2
 80030fc:	693a      	ldr	r2, [r7, #16]
 80030fe:	4313      	orrs	r3, r2
 8003100:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8003102:	693b      	ldr	r3, [r7, #16]
 8003104:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8003108:	f023 030c 	bic.w	r3, r3, #12
 800310c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800310e:	693b      	ldr	r3, [r7, #16]
 8003110:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003114:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003118:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800311a:	683b      	ldr	r3, [r7, #0]
 800311c:	68da      	ldr	r2, [r3, #12]
 800311e:	683b      	ldr	r3, [r7, #0]
 8003120:	69db      	ldr	r3, [r3, #28]
 8003122:	021b      	lsls	r3, r3, #8
 8003124:	4313      	orrs	r3, r2
 8003126:	693a      	ldr	r2, [r7, #16]
 8003128:	4313      	orrs	r3, r2
 800312a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800312c:	683b      	ldr	r3, [r7, #0]
 800312e:	691b      	ldr	r3, [r3, #16]
 8003130:	011a      	lsls	r2, r3, #4
 8003132:	683b      	ldr	r3, [r7, #0]
 8003134:	6a1b      	ldr	r3, [r3, #32]
 8003136:	031b      	lsls	r3, r3, #12
 8003138:	4313      	orrs	r3, r2
 800313a:	693a      	ldr	r2, [r7, #16]
 800313c:	4313      	orrs	r3, r2
 800313e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8003146:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800314e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8003150:	683b      	ldr	r3, [r7, #0]
 8003152:	685a      	ldr	r2, [r3, #4]
 8003154:	683b      	ldr	r3, [r7, #0]
 8003156:	695b      	ldr	r3, [r3, #20]
 8003158:	011b      	lsls	r3, r3, #4
 800315a:	4313      	orrs	r3, r2
 800315c:	68fa      	ldr	r2, [r7, #12]
 800315e:	4313      	orrs	r3, r2
 8003160:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	697a      	ldr	r2, [r7, #20]
 8003168:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	693a      	ldr	r2, [r7, #16]
 8003170:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	68fa      	ldr	r2, [r7, #12]
 8003178:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	2201      	movs	r2, #1
 800317e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	2201      	movs	r2, #1
 8003186:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	2201      	movs	r2, #1
 800318e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	2201      	movs	r2, #1
 8003196:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	2201      	movs	r2, #1
 800319e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	2201      	movs	r2, #1
 80031a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80031aa:	2300      	movs	r3, #0
}
 80031ac:	4618      	mov	r0, r3
 80031ae:	3718      	adds	r7, #24
 80031b0:	46bd      	mov	sp, r7
 80031b2:	bd80      	pop	{r7, pc}

080031b4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80031b4:	b580      	push	{r7, lr}
 80031b6:	b084      	sub	sp, #16
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	68db      	ldr	r3, [r3, #12]
 80031c2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	691b      	ldr	r3, [r3, #16]
 80031ca:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80031cc:	68bb      	ldr	r3, [r7, #8]
 80031ce:	f003 0302 	and.w	r3, r3, #2
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d020      	beq.n	8003218 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	f003 0302 	and.w	r3, r3, #2
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d01b      	beq.n	8003218 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f06f 0202 	mvn.w	r2, #2
 80031e8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	2201      	movs	r2, #1
 80031ee:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	699b      	ldr	r3, [r3, #24]
 80031f6:	f003 0303 	and.w	r3, r3, #3
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d003      	beq.n	8003206 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80031fe:	6878      	ldr	r0, [r7, #4]
 8003200:	f000 fa50 	bl	80036a4 <HAL_TIM_IC_CaptureCallback>
 8003204:	e005      	b.n	8003212 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003206:	6878      	ldr	r0, [r7, #4]
 8003208:	f000 fa42 	bl	8003690 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800320c:	6878      	ldr	r0, [r7, #4]
 800320e:	f000 fa53 	bl	80036b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	2200      	movs	r2, #0
 8003216:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003218:	68bb      	ldr	r3, [r7, #8]
 800321a:	f003 0304 	and.w	r3, r3, #4
 800321e:	2b00      	cmp	r3, #0
 8003220:	d020      	beq.n	8003264 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	f003 0304 	and.w	r3, r3, #4
 8003228:	2b00      	cmp	r3, #0
 800322a:	d01b      	beq.n	8003264 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	f06f 0204 	mvn.w	r2, #4
 8003234:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	2202      	movs	r2, #2
 800323a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	699b      	ldr	r3, [r3, #24]
 8003242:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003246:	2b00      	cmp	r3, #0
 8003248:	d003      	beq.n	8003252 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800324a:	6878      	ldr	r0, [r7, #4]
 800324c:	f000 fa2a 	bl	80036a4 <HAL_TIM_IC_CaptureCallback>
 8003250:	e005      	b.n	800325e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003252:	6878      	ldr	r0, [r7, #4]
 8003254:	f000 fa1c 	bl	8003690 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003258:	6878      	ldr	r0, [r7, #4]
 800325a:	f000 fa2d 	bl	80036b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	2200      	movs	r2, #0
 8003262:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003264:	68bb      	ldr	r3, [r7, #8]
 8003266:	f003 0308 	and.w	r3, r3, #8
 800326a:	2b00      	cmp	r3, #0
 800326c:	d020      	beq.n	80032b0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	f003 0308 	and.w	r3, r3, #8
 8003274:	2b00      	cmp	r3, #0
 8003276:	d01b      	beq.n	80032b0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	f06f 0208 	mvn.w	r2, #8
 8003280:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	2204      	movs	r2, #4
 8003286:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	69db      	ldr	r3, [r3, #28]
 800328e:	f003 0303 	and.w	r3, r3, #3
 8003292:	2b00      	cmp	r3, #0
 8003294:	d003      	beq.n	800329e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003296:	6878      	ldr	r0, [r7, #4]
 8003298:	f000 fa04 	bl	80036a4 <HAL_TIM_IC_CaptureCallback>
 800329c:	e005      	b.n	80032aa <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800329e:	6878      	ldr	r0, [r7, #4]
 80032a0:	f000 f9f6 	bl	8003690 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80032a4:	6878      	ldr	r0, [r7, #4]
 80032a6:	f000 fa07 	bl	80036b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	2200      	movs	r2, #0
 80032ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80032b0:	68bb      	ldr	r3, [r7, #8]
 80032b2:	f003 0310 	and.w	r3, r3, #16
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d020      	beq.n	80032fc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	f003 0310 	and.w	r3, r3, #16
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d01b      	beq.n	80032fc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	f06f 0210 	mvn.w	r2, #16
 80032cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	2208      	movs	r2, #8
 80032d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	69db      	ldr	r3, [r3, #28]
 80032da:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d003      	beq.n	80032ea <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80032e2:	6878      	ldr	r0, [r7, #4]
 80032e4:	f000 f9de 	bl	80036a4 <HAL_TIM_IC_CaptureCallback>
 80032e8:	e005      	b.n	80032f6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80032ea:	6878      	ldr	r0, [r7, #4]
 80032ec:	f000 f9d0 	bl	8003690 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80032f0:	6878      	ldr	r0, [r7, #4]
 80032f2:	f000 f9e1 	bl	80036b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	2200      	movs	r2, #0
 80032fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80032fc:	68bb      	ldr	r3, [r7, #8]
 80032fe:	f003 0301 	and.w	r3, r3, #1
 8003302:	2b00      	cmp	r3, #0
 8003304:	d00c      	beq.n	8003320 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	f003 0301 	and.w	r3, r3, #1
 800330c:	2b00      	cmp	r3, #0
 800330e:	d007      	beq.n	8003320 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	f06f 0201 	mvn.w	r2, #1
 8003318:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800331a:	6878      	ldr	r0, [r7, #4]
 800331c:	f000 f9ae 	bl	800367c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003320:	68bb      	ldr	r3, [r7, #8]
 8003322:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003326:	2b00      	cmp	r3, #0
 8003328:	d104      	bne.n	8003334 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800332a:	68bb      	ldr	r3, [r7, #8]
 800332c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003330:	2b00      	cmp	r3, #0
 8003332:	d00c      	beq.n	800334e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800333a:	2b00      	cmp	r3, #0
 800333c:	d007      	beq.n	800334e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8003346:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003348:	6878      	ldr	r0, [r7, #4]
 800334a:	f000 fedb 	bl	8004104 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800334e:	68bb      	ldr	r3, [r7, #8]
 8003350:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003354:	2b00      	cmp	r3, #0
 8003356:	d00c      	beq.n	8003372 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800335e:	2b00      	cmp	r3, #0
 8003360:	d007      	beq.n	8003372 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800336a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800336c:	6878      	ldr	r0, [r7, #4]
 800336e:	f000 fed3 	bl	8004118 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003372:	68bb      	ldr	r3, [r7, #8]
 8003374:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003378:	2b00      	cmp	r3, #0
 800337a:	d00c      	beq.n	8003396 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003382:	2b00      	cmp	r3, #0
 8003384:	d007      	beq.n	8003396 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800338e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003390:	6878      	ldr	r0, [r7, #4]
 8003392:	f000 f99b 	bl	80036cc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003396:	68bb      	ldr	r3, [r7, #8]
 8003398:	f003 0320 	and.w	r3, r3, #32
 800339c:	2b00      	cmp	r3, #0
 800339e:	d00c      	beq.n	80033ba <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	f003 0320 	and.w	r3, r3, #32
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d007      	beq.n	80033ba <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f06f 0220 	mvn.w	r2, #32
 80033b2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80033b4:	6878      	ldr	r0, [r7, #4]
 80033b6:	f000 fe9b 	bl	80040f0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 80033ba:	68bb      	ldr	r3, [r7, #8]
 80033bc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d00c      	beq.n	80033de <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d007      	beq.n	80033de <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 80033d6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 80033d8:	6878      	ldr	r0, [r7, #4]
 80033da:	f000 fea7 	bl	800412c <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 80033de:	68bb      	ldr	r3, [r7, #8]
 80033e0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d00c      	beq.n	8003402 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d007      	beq.n	8003402 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 80033fa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 80033fc:	6878      	ldr	r0, [r7, #4]
 80033fe:	f000 fe9f 	bl	8004140 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8003402:	68bb      	ldr	r3, [r7, #8]
 8003404:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003408:	2b00      	cmp	r3, #0
 800340a:	d00c      	beq.n	8003426 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003412:	2b00      	cmp	r3, #0
 8003414:	d007      	beq.n	8003426 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 800341e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8003420:	6878      	ldr	r0, [r7, #4]
 8003422:	f000 fe97 	bl	8004154 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8003426:	68bb      	ldr	r3, [r7, #8]
 8003428:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800342c:	2b00      	cmp	r3, #0
 800342e:	d00c      	beq.n	800344a <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003436:	2b00      	cmp	r3, #0
 8003438:	d007      	beq.n	800344a <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8003442:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8003444:	6878      	ldr	r0, [r7, #4]
 8003446:	f000 fe8f 	bl	8004168 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800344a:	bf00      	nop
 800344c:	3710      	adds	r7, #16
 800344e:	46bd      	mov	sp, r7
 8003450:	bd80      	pop	{r7, pc}
	...

08003454 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003454:	b580      	push	{r7, lr}
 8003456:	b086      	sub	sp, #24
 8003458:	af00      	add	r7, sp, #0
 800345a:	60f8      	str	r0, [r7, #12]
 800345c:	60b9      	str	r1, [r7, #8]
 800345e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003460:	2300      	movs	r3, #0
 8003462:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800346a:	2b01      	cmp	r3, #1
 800346c:	d101      	bne.n	8003472 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800346e:	2302      	movs	r3, #2
 8003470:	e0ff      	b.n	8003672 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	2201      	movs	r2, #1
 8003476:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	2b14      	cmp	r3, #20
 800347e:	f200 80f0 	bhi.w	8003662 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8003482:	a201      	add	r2, pc, #4	@ (adr r2, 8003488 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003484:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003488:	080034dd 	.word	0x080034dd
 800348c:	08003663 	.word	0x08003663
 8003490:	08003663 	.word	0x08003663
 8003494:	08003663 	.word	0x08003663
 8003498:	0800351d 	.word	0x0800351d
 800349c:	08003663 	.word	0x08003663
 80034a0:	08003663 	.word	0x08003663
 80034a4:	08003663 	.word	0x08003663
 80034a8:	0800355f 	.word	0x0800355f
 80034ac:	08003663 	.word	0x08003663
 80034b0:	08003663 	.word	0x08003663
 80034b4:	08003663 	.word	0x08003663
 80034b8:	0800359f 	.word	0x0800359f
 80034bc:	08003663 	.word	0x08003663
 80034c0:	08003663 	.word	0x08003663
 80034c4:	08003663 	.word	0x08003663
 80034c8:	080035e1 	.word	0x080035e1
 80034cc:	08003663 	.word	0x08003663
 80034d0:	08003663 	.word	0x08003663
 80034d4:	08003663 	.word	0x08003663
 80034d8:	08003621 	.word	0x08003621
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	68b9      	ldr	r1, [r7, #8]
 80034e2:	4618      	mov	r0, r3
 80034e4:	f000 f9b0 	bl	8003848 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	699a      	ldr	r2, [r3, #24]
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	f042 0208 	orr.w	r2, r2, #8
 80034f6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	699a      	ldr	r2, [r3, #24]
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	f022 0204 	bic.w	r2, r2, #4
 8003506:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	6999      	ldr	r1, [r3, #24]
 800350e:	68bb      	ldr	r3, [r7, #8]
 8003510:	691a      	ldr	r2, [r3, #16]
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	430a      	orrs	r2, r1
 8003518:	619a      	str	r2, [r3, #24]
      break;
 800351a:	e0a5      	b.n	8003668 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	68b9      	ldr	r1, [r7, #8]
 8003522:	4618      	mov	r0, r3
 8003524:	f000 fa2a 	bl	800397c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	699a      	ldr	r2, [r3, #24]
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003536:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	699a      	ldr	r2, [r3, #24]
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003546:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	6999      	ldr	r1, [r3, #24]
 800354e:	68bb      	ldr	r3, [r7, #8]
 8003550:	691b      	ldr	r3, [r3, #16]
 8003552:	021a      	lsls	r2, r3, #8
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	430a      	orrs	r2, r1
 800355a:	619a      	str	r2, [r3, #24]
      break;
 800355c:	e084      	b.n	8003668 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	68b9      	ldr	r1, [r7, #8]
 8003564:	4618      	mov	r0, r3
 8003566:	f000 fa9d 	bl	8003aa4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	69da      	ldr	r2, [r3, #28]
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	f042 0208 	orr.w	r2, r2, #8
 8003578:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	69da      	ldr	r2, [r3, #28]
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	f022 0204 	bic.w	r2, r2, #4
 8003588:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	69d9      	ldr	r1, [r3, #28]
 8003590:	68bb      	ldr	r3, [r7, #8]
 8003592:	691a      	ldr	r2, [r3, #16]
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	430a      	orrs	r2, r1
 800359a:	61da      	str	r2, [r3, #28]
      break;
 800359c:	e064      	b.n	8003668 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	68b9      	ldr	r1, [r7, #8]
 80035a4:	4618      	mov	r0, r3
 80035a6:	f000 fb0f 	bl	8003bc8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	69da      	ldr	r2, [r3, #28]
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80035b8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	69da      	ldr	r2, [r3, #28]
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80035c8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	69d9      	ldr	r1, [r3, #28]
 80035d0:	68bb      	ldr	r3, [r7, #8]
 80035d2:	691b      	ldr	r3, [r3, #16]
 80035d4:	021a      	lsls	r2, r3, #8
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	430a      	orrs	r2, r1
 80035dc:	61da      	str	r2, [r3, #28]
      break;
 80035de:	e043      	b.n	8003668 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	68b9      	ldr	r1, [r7, #8]
 80035e6:	4618      	mov	r0, r3
 80035e8:	f000 fb82 	bl	8003cf0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f042 0208 	orr.w	r2, r2, #8
 80035fa:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	f022 0204 	bic.w	r2, r2, #4
 800360a:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8003612:	68bb      	ldr	r3, [r7, #8]
 8003614:	691a      	ldr	r2, [r3, #16]
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	430a      	orrs	r2, r1
 800361c:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800361e:	e023      	b.n	8003668 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	68b9      	ldr	r1, [r7, #8]
 8003626:	4618      	mov	r0, r3
 8003628:	f000 fbcc 	bl	8003dc4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800363a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800364a:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8003652:	68bb      	ldr	r3, [r7, #8]
 8003654:	691b      	ldr	r3, [r3, #16]
 8003656:	021a      	lsls	r2, r3, #8
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	430a      	orrs	r2, r1
 800365e:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8003660:	e002      	b.n	8003668 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8003662:	2301      	movs	r3, #1
 8003664:	75fb      	strb	r3, [r7, #23]
      break;
 8003666:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	2200      	movs	r2, #0
 800366c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003670:	7dfb      	ldrb	r3, [r7, #23]
}
 8003672:	4618      	mov	r0, r3
 8003674:	3718      	adds	r7, #24
 8003676:	46bd      	mov	sp, r7
 8003678:	bd80      	pop	{r7, pc}
 800367a:	bf00      	nop

0800367c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800367c:	b480      	push	{r7}
 800367e:	b083      	sub	sp, #12
 8003680:	af00      	add	r7, sp, #0
 8003682:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8003684:	bf00      	nop
 8003686:	370c      	adds	r7, #12
 8003688:	46bd      	mov	sp, r7
 800368a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800368e:	4770      	bx	lr

08003690 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003690:	b480      	push	{r7}
 8003692:	b083      	sub	sp, #12
 8003694:	af00      	add	r7, sp, #0
 8003696:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003698:	bf00      	nop
 800369a:	370c      	adds	r7, #12
 800369c:	46bd      	mov	sp, r7
 800369e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a2:	4770      	bx	lr

080036a4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80036a4:	b480      	push	{r7}
 80036a6:	b083      	sub	sp, #12
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80036ac:	bf00      	nop
 80036ae:	370c      	adds	r7, #12
 80036b0:	46bd      	mov	sp, r7
 80036b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b6:	4770      	bx	lr

080036b8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80036b8:	b480      	push	{r7}
 80036ba:	b083      	sub	sp, #12
 80036bc:	af00      	add	r7, sp, #0
 80036be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80036c0:	bf00      	nop
 80036c2:	370c      	adds	r7, #12
 80036c4:	46bd      	mov	sp, r7
 80036c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ca:	4770      	bx	lr

080036cc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80036cc:	b480      	push	{r7}
 80036ce:	b083      	sub	sp, #12
 80036d0:	af00      	add	r7, sp, #0
 80036d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80036d4:	bf00      	nop
 80036d6:	370c      	adds	r7, #12
 80036d8:	46bd      	mov	sp, r7
 80036da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036de:	4770      	bx	lr

080036e0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80036e0:	b480      	push	{r7}
 80036e2:	b085      	sub	sp, #20
 80036e4:	af00      	add	r7, sp, #0
 80036e6:	6078      	str	r0, [r7, #4]
 80036e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	4a4c      	ldr	r2, [pc, #304]	@ (8003824 <TIM_Base_SetConfig+0x144>)
 80036f4:	4293      	cmp	r3, r2
 80036f6:	d017      	beq.n	8003728 <TIM_Base_SetConfig+0x48>
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80036fe:	d013      	beq.n	8003728 <TIM_Base_SetConfig+0x48>
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	4a49      	ldr	r2, [pc, #292]	@ (8003828 <TIM_Base_SetConfig+0x148>)
 8003704:	4293      	cmp	r3, r2
 8003706:	d00f      	beq.n	8003728 <TIM_Base_SetConfig+0x48>
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	4a48      	ldr	r2, [pc, #288]	@ (800382c <TIM_Base_SetConfig+0x14c>)
 800370c:	4293      	cmp	r3, r2
 800370e:	d00b      	beq.n	8003728 <TIM_Base_SetConfig+0x48>
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	4a47      	ldr	r2, [pc, #284]	@ (8003830 <TIM_Base_SetConfig+0x150>)
 8003714:	4293      	cmp	r3, r2
 8003716:	d007      	beq.n	8003728 <TIM_Base_SetConfig+0x48>
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	4a46      	ldr	r2, [pc, #280]	@ (8003834 <TIM_Base_SetConfig+0x154>)
 800371c:	4293      	cmp	r3, r2
 800371e:	d003      	beq.n	8003728 <TIM_Base_SetConfig+0x48>
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	4a45      	ldr	r2, [pc, #276]	@ (8003838 <TIM_Base_SetConfig+0x158>)
 8003724:	4293      	cmp	r3, r2
 8003726:	d108      	bne.n	800373a <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800372e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003730:	683b      	ldr	r3, [r7, #0]
 8003732:	685b      	ldr	r3, [r3, #4]
 8003734:	68fa      	ldr	r2, [r7, #12]
 8003736:	4313      	orrs	r3, r2
 8003738:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	4a39      	ldr	r2, [pc, #228]	@ (8003824 <TIM_Base_SetConfig+0x144>)
 800373e:	4293      	cmp	r3, r2
 8003740:	d023      	beq.n	800378a <TIM_Base_SetConfig+0xaa>
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003748:	d01f      	beq.n	800378a <TIM_Base_SetConfig+0xaa>
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	4a36      	ldr	r2, [pc, #216]	@ (8003828 <TIM_Base_SetConfig+0x148>)
 800374e:	4293      	cmp	r3, r2
 8003750:	d01b      	beq.n	800378a <TIM_Base_SetConfig+0xaa>
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	4a35      	ldr	r2, [pc, #212]	@ (800382c <TIM_Base_SetConfig+0x14c>)
 8003756:	4293      	cmp	r3, r2
 8003758:	d017      	beq.n	800378a <TIM_Base_SetConfig+0xaa>
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	4a34      	ldr	r2, [pc, #208]	@ (8003830 <TIM_Base_SetConfig+0x150>)
 800375e:	4293      	cmp	r3, r2
 8003760:	d013      	beq.n	800378a <TIM_Base_SetConfig+0xaa>
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	4a33      	ldr	r2, [pc, #204]	@ (8003834 <TIM_Base_SetConfig+0x154>)
 8003766:	4293      	cmp	r3, r2
 8003768:	d00f      	beq.n	800378a <TIM_Base_SetConfig+0xaa>
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	4a33      	ldr	r2, [pc, #204]	@ (800383c <TIM_Base_SetConfig+0x15c>)
 800376e:	4293      	cmp	r3, r2
 8003770:	d00b      	beq.n	800378a <TIM_Base_SetConfig+0xaa>
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	4a32      	ldr	r2, [pc, #200]	@ (8003840 <TIM_Base_SetConfig+0x160>)
 8003776:	4293      	cmp	r3, r2
 8003778:	d007      	beq.n	800378a <TIM_Base_SetConfig+0xaa>
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	4a31      	ldr	r2, [pc, #196]	@ (8003844 <TIM_Base_SetConfig+0x164>)
 800377e:	4293      	cmp	r3, r2
 8003780:	d003      	beq.n	800378a <TIM_Base_SetConfig+0xaa>
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	4a2c      	ldr	r2, [pc, #176]	@ (8003838 <TIM_Base_SetConfig+0x158>)
 8003786:	4293      	cmp	r3, r2
 8003788:	d108      	bne.n	800379c <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003790:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003792:	683b      	ldr	r3, [r7, #0]
 8003794:	68db      	ldr	r3, [r3, #12]
 8003796:	68fa      	ldr	r2, [r7, #12]
 8003798:	4313      	orrs	r3, r2
 800379a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80037a2:	683b      	ldr	r3, [r7, #0]
 80037a4:	695b      	ldr	r3, [r3, #20]
 80037a6:	4313      	orrs	r3, r2
 80037a8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	68fa      	ldr	r2, [r7, #12]
 80037ae:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80037b0:	683b      	ldr	r3, [r7, #0]
 80037b2:	689a      	ldr	r2, [r3, #8]
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80037b8:	683b      	ldr	r3, [r7, #0]
 80037ba:	681a      	ldr	r2, [r3, #0]
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	4a18      	ldr	r2, [pc, #96]	@ (8003824 <TIM_Base_SetConfig+0x144>)
 80037c4:	4293      	cmp	r3, r2
 80037c6:	d013      	beq.n	80037f0 <TIM_Base_SetConfig+0x110>
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	4a1a      	ldr	r2, [pc, #104]	@ (8003834 <TIM_Base_SetConfig+0x154>)
 80037cc:	4293      	cmp	r3, r2
 80037ce:	d00f      	beq.n	80037f0 <TIM_Base_SetConfig+0x110>
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	4a1a      	ldr	r2, [pc, #104]	@ (800383c <TIM_Base_SetConfig+0x15c>)
 80037d4:	4293      	cmp	r3, r2
 80037d6:	d00b      	beq.n	80037f0 <TIM_Base_SetConfig+0x110>
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	4a19      	ldr	r2, [pc, #100]	@ (8003840 <TIM_Base_SetConfig+0x160>)
 80037dc:	4293      	cmp	r3, r2
 80037de:	d007      	beq.n	80037f0 <TIM_Base_SetConfig+0x110>
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	4a18      	ldr	r2, [pc, #96]	@ (8003844 <TIM_Base_SetConfig+0x164>)
 80037e4:	4293      	cmp	r3, r2
 80037e6:	d003      	beq.n	80037f0 <TIM_Base_SetConfig+0x110>
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	4a13      	ldr	r2, [pc, #76]	@ (8003838 <TIM_Base_SetConfig+0x158>)
 80037ec:	4293      	cmp	r3, r2
 80037ee:	d103      	bne.n	80037f8 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80037f0:	683b      	ldr	r3, [r7, #0]
 80037f2:	691a      	ldr	r2, [r3, #16]
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	2201      	movs	r2, #1
 80037fc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	691b      	ldr	r3, [r3, #16]
 8003802:	f003 0301 	and.w	r3, r3, #1
 8003806:	2b01      	cmp	r3, #1
 8003808:	d105      	bne.n	8003816 <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	691b      	ldr	r3, [r3, #16]
 800380e:	f023 0201 	bic.w	r2, r3, #1
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	611a      	str	r2, [r3, #16]
  }
}
 8003816:	bf00      	nop
 8003818:	3714      	adds	r7, #20
 800381a:	46bd      	mov	sp, r7
 800381c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003820:	4770      	bx	lr
 8003822:	bf00      	nop
 8003824:	40012c00 	.word	0x40012c00
 8003828:	40000400 	.word	0x40000400
 800382c:	40000800 	.word	0x40000800
 8003830:	40000c00 	.word	0x40000c00
 8003834:	40013400 	.word	0x40013400
 8003838:	40015000 	.word	0x40015000
 800383c:	40014000 	.word	0x40014000
 8003840:	40014400 	.word	0x40014400
 8003844:	40014800 	.word	0x40014800

08003848 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003848:	b480      	push	{r7}
 800384a:	b087      	sub	sp, #28
 800384c:	af00      	add	r7, sp, #0
 800384e:	6078      	str	r0, [r7, #4]
 8003850:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	6a1b      	ldr	r3, [r3, #32]
 8003856:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	6a1b      	ldr	r3, [r3, #32]
 800385c:	f023 0201 	bic.w	r2, r3, #1
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	685b      	ldr	r3, [r3, #4]
 8003868:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	699b      	ldr	r3, [r3, #24]
 800386e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003876:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800387a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	f023 0303 	bic.w	r3, r3, #3
 8003882:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003884:	683b      	ldr	r3, [r7, #0]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	68fa      	ldr	r2, [r7, #12]
 800388a:	4313      	orrs	r3, r2
 800388c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800388e:	697b      	ldr	r3, [r7, #20]
 8003890:	f023 0302 	bic.w	r3, r3, #2
 8003894:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003896:	683b      	ldr	r3, [r7, #0]
 8003898:	689b      	ldr	r3, [r3, #8]
 800389a:	697a      	ldr	r2, [r7, #20]
 800389c:	4313      	orrs	r3, r2
 800389e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	4a30      	ldr	r2, [pc, #192]	@ (8003964 <TIM_OC1_SetConfig+0x11c>)
 80038a4:	4293      	cmp	r3, r2
 80038a6:	d013      	beq.n	80038d0 <TIM_OC1_SetConfig+0x88>
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	4a2f      	ldr	r2, [pc, #188]	@ (8003968 <TIM_OC1_SetConfig+0x120>)
 80038ac:	4293      	cmp	r3, r2
 80038ae:	d00f      	beq.n	80038d0 <TIM_OC1_SetConfig+0x88>
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	4a2e      	ldr	r2, [pc, #184]	@ (800396c <TIM_OC1_SetConfig+0x124>)
 80038b4:	4293      	cmp	r3, r2
 80038b6:	d00b      	beq.n	80038d0 <TIM_OC1_SetConfig+0x88>
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	4a2d      	ldr	r2, [pc, #180]	@ (8003970 <TIM_OC1_SetConfig+0x128>)
 80038bc:	4293      	cmp	r3, r2
 80038be:	d007      	beq.n	80038d0 <TIM_OC1_SetConfig+0x88>
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	4a2c      	ldr	r2, [pc, #176]	@ (8003974 <TIM_OC1_SetConfig+0x12c>)
 80038c4:	4293      	cmp	r3, r2
 80038c6:	d003      	beq.n	80038d0 <TIM_OC1_SetConfig+0x88>
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	4a2b      	ldr	r2, [pc, #172]	@ (8003978 <TIM_OC1_SetConfig+0x130>)
 80038cc:	4293      	cmp	r3, r2
 80038ce:	d10c      	bne.n	80038ea <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80038d0:	697b      	ldr	r3, [r7, #20]
 80038d2:	f023 0308 	bic.w	r3, r3, #8
 80038d6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80038d8:	683b      	ldr	r3, [r7, #0]
 80038da:	68db      	ldr	r3, [r3, #12]
 80038dc:	697a      	ldr	r2, [r7, #20]
 80038de:	4313      	orrs	r3, r2
 80038e0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80038e2:	697b      	ldr	r3, [r7, #20]
 80038e4:	f023 0304 	bic.w	r3, r3, #4
 80038e8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	4a1d      	ldr	r2, [pc, #116]	@ (8003964 <TIM_OC1_SetConfig+0x11c>)
 80038ee:	4293      	cmp	r3, r2
 80038f0:	d013      	beq.n	800391a <TIM_OC1_SetConfig+0xd2>
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	4a1c      	ldr	r2, [pc, #112]	@ (8003968 <TIM_OC1_SetConfig+0x120>)
 80038f6:	4293      	cmp	r3, r2
 80038f8:	d00f      	beq.n	800391a <TIM_OC1_SetConfig+0xd2>
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	4a1b      	ldr	r2, [pc, #108]	@ (800396c <TIM_OC1_SetConfig+0x124>)
 80038fe:	4293      	cmp	r3, r2
 8003900:	d00b      	beq.n	800391a <TIM_OC1_SetConfig+0xd2>
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	4a1a      	ldr	r2, [pc, #104]	@ (8003970 <TIM_OC1_SetConfig+0x128>)
 8003906:	4293      	cmp	r3, r2
 8003908:	d007      	beq.n	800391a <TIM_OC1_SetConfig+0xd2>
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	4a19      	ldr	r2, [pc, #100]	@ (8003974 <TIM_OC1_SetConfig+0x12c>)
 800390e:	4293      	cmp	r3, r2
 8003910:	d003      	beq.n	800391a <TIM_OC1_SetConfig+0xd2>
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	4a18      	ldr	r2, [pc, #96]	@ (8003978 <TIM_OC1_SetConfig+0x130>)
 8003916:	4293      	cmp	r3, r2
 8003918:	d111      	bne.n	800393e <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800391a:	693b      	ldr	r3, [r7, #16]
 800391c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003920:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003922:	693b      	ldr	r3, [r7, #16]
 8003924:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003928:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800392a:	683b      	ldr	r3, [r7, #0]
 800392c:	695b      	ldr	r3, [r3, #20]
 800392e:	693a      	ldr	r2, [r7, #16]
 8003930:	4313      	orrs	r3, r2
 8003932:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003934:	683b      	ldr	r3, [r7, #0]
 8003936:	699b      	ldr	r3, [r3, #24]
 8003938:	693a      	ldr	r2, [r7, #16]
 800393a:	4313      	orrs	r3, r2
 800393c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	693a      	ldr	r2, [r7, #16]
 8003942:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	68fa      	ldr	r2, [r7, #12]
 8003948:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800394a:	683b      	ldr	r3, [r7, #0]
 800394c:	685a      	ldr	r2, [r3, #4]
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	697a      	ldr	r2, [r7, #20]
 8003956:	621a      	str	r2, [r3, #32]
}
 8003958:	bf00      	nop
 800395a:	371c      	adds	r7, #28
 800395c:	46bd      	mov	sp, r7
 800395e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003962:	4770      	bx	lr
 8003964:	40012c00 	.word	0x40012c00
 8003968:	40013400 	.word	0x40013400
 800396c:	40014000 	.word	0x40014000
 8003970:	40014400 	.word	0x40014400
 8003974:	40014800 	.word	0x40014800
 8003978:	40015000 	.word	0x40015000

0800397c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800397c:	b480      	push	{r7}
 800397e:	b087      	sub	sp, #28
 8003980:	af00      	add	r7, sp, #0
 8003982:	6078      	str	r0, [r7, #4]
 8003984:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	6a1b      	ldr	r3, [r3, #32]
 800398a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	6a1b      	ldr	r3, [r3, #32]
 8003990:	f023 0210 	bic.w	r2, r3, #16
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	685b      	ldr	r3, [r3, #4]
 800399c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	699b      	ldr	r3, [r3, #24]
 80039a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80039aa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80039ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80039b6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80039b8:	683b      	ldr	r3, [r7, #0]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	021b      	lsls	r3, r3, #8
 80039be:	68fa      	ldr	r2, [r7, #12]
 80039c0:	4313      	orrs	r3, r2
 80039c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80039c4:	697b      	ldr	r3, [r7, #20]
 80039c6:	f023 0320 	bic.w	r3, r3, #32
 80039ca:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80039cc:	683b      	ldr	r3, [r7, #0]
 80039ce:	689b      	ldr	r3, [r3, #8]
 80039d0:	011b      	lsls	r3, r3, #4
 80039d2:	697a      	ldr	r2, [r7, #20]
 80039d4:	4313      	orrs	r3, r2
 80039d6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	4a2c      	ldr	r2, [pc, #176]	@ (8003a8c <TIM_OC2_SetConfig+0x110>)
 80039dc:	4293      	cmp	r3, r2
 80039de:	d007      	beq.n	80039f0 <TIM_OC2_SetConfig+0x74>
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	4a2b      	ldr	r2, [pc, #172]	@ (8003a90 <TIM_OC2_SetConfig+0x114>)
 80039e4:	4293      	cmp	r3, r2
 80039e6:	d003      	beq.n	80039f0 <TIM_OC2_SetConfig+0x74>
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	4a2a      	ldr	r2, [pc, #168]	@ (8003a94 <TIM_OC2_SetConfig+0x118>)
 80039ec:	4293      	cmp	r3, r2
 80039ee:	d10d      	bne.n	8003a0c <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80039f0:	697b      	ldr	r3, [r7, #20]
 80039f2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80039f6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80039f8:	683b      	ldr	r3, [r7, #0]
 80039fa:	68db      	ldr	r3, [r3, #12]
 80039fc:	011b      	lsls	r3, r3, #4
 80039fe:	697a      	ldr	r2, [r7, #20]
 8003a00:	4313      	orrs	r3, r2
 8003a02:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003a04:	697b      	ldr	r3, [r7, #20]
 8003a06:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003a0a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	4a1f      	ldr	r2, [pc, #124]	@ (8003a8c <TIM_OC2_SetConfig+0x110>)
 8003a10:	4293      	cmp	r3, r2
 8003a12:	d013      	beq.n	8003a3c <TIM_OC2_SetConfig+0xc0>
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	4a1e      	ldr	r2, [pc, #120]	@ (8003a90 <TIM_OC2_SetConfig+0x114>)
 8003a18:	4293      	cmp	r3, r2
 8003a1a:	d00f      	beq.n	8003a3c <TIM_OC2_SetConfig+0xc0>
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	4a1e      	ldr	r2, [pc, #120]	@ (8003a98 <TIM_OC2_SetConfig+0x11c>)
 8003a20:	4293      	cmp	r3, r2
 8003a22:	d00b      	beq.n	8003a3c <TIM_OC2_SetConfig+0xc0>
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	4a1d      	ldr	r2, [pc, #116]	@ (8003a9c <TIM_OC2_SetConfig+0x120>)
 8003a28:	4293      	cmp	r3, r2
 8003a2a:	d007      	beq.n	8003a3c <TIM_OC2_SetConfig+0xc0>
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	4a1c      	ldr	r2, [pc, #112]	@ (8003aa0 <TIM_OC2_SetConfig+0x124>)
 8003a30:	4293      	cmp	r3, r2
 8003a32:	d003      	beq.n	8003a3c <TIM_OC2_SetConfig+0xc0>
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	4a17      	ldr	r2, [pc, #92]	@ (8003a94 <TIM_OC2_SetConfig+0x118>)
 8003a38:	4293      	cmp	r3, r2
 8003a3a:	d113      	bne.n	8003a64 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003a3c:	693b      	ldr	r3, [r7, #16]
 8003a3e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003a42:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003a44:	693b      	ldr	r3, [r7, #16]
 8003a46:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003a4a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003a4c:	683b      	ldr	r3, [r7, #0]
 8003a4e:	695b      	ldr	r3, [r3, #20]
 8003a50:	009b      	lsls	r3, r3, #2
 8003a52:	693a      	ldr	r2, [r7, #16]
 8003a54:	4313      	orrs	r3, r2
 8003a56:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003a58:	683b      	ldr	r3, [r7, #0]
 8003a5a:	699b      	ldr	r3, [r3, #24]
 8003a5c:	009b      	lsls	r3, r3, #2
 8003a5e:	693a      	ldr	r2, [r7, #16]
 8003a60:	4313      	orrs	r3, r2
 8003a62:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	693a      	ldr	r2, [r7, #16]
 8003a68:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	68fa      	ldr	r2, [r7, #12]
 8003a6e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003a70:	683b      	ldr	r3, [r7, #0]
 8003a72:	685a      	ldr	r2, [r3, #4]
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	697a      	ldr	r2, [r7, #20]
 8003a7c:	621a      	str	r2, [r3, #32]
}
 8003a7e:	bf00      	nop
 8003a80:	371c      	adds	r7, #28
 8003a82:	46bd      	mov	sp, r7
 8003a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a88:	4770      	bx	lr
 8003a8a:	bf00      	nop
 8003a8c:	40012c00 	.word	0x40012c00
 8003a90:	40013400 	.word	0x40013400
 8003a94:	40015000 	.word	0x40015000
 8003a98:	40014000 	.word	0x40014000
 8003a9c:	40014400 	.word	0x40014400
 8003aa0:	40014800 	.word	0x40014800

08003aa4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003aa4:	b480      	push	{r7}
 8003aa6:	b087      	sub	sp, #28
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	6078      	str	r0, [r7, #4]
 8003aac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	6a1b      	ldr	r3, [r3, #32]
 8003ab2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	6a1b      	ldr	r3, [r3, #32]
 8003ab8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	685b      	ldr	r3, [r3, #4]
 8003ac4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	69db      	ldr	r3, [r3, #28]
 8003aca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003ad2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003ad6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	f023 0303 	bic.w	r3, r3, #3
 8003ade:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003ae0:	683b      	ldr	r3, [r7, #0]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	68fa      	ldr	r2, [r7, #12]
 8003ae6:	4313      	orrs	r3, r2
 8003ae8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003aea:	697b      	ldr	r3, [r7, #20]
 8003aec:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003af0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003af2:	683b      	ldr	r3, [r7, #0]
 8003af4:	689b      	ldr	r3, [r3, #8]
 8003af6:	021b      	lsls	r3, r3, #8
 8003af8:	697a      	ldr	r2, [r7, #20]
 8003afa:	4313      	orrs	r3, r2
 8003afc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	4a2b      	ldr	r2, [pc, #172]	@ (8003bb0 <TIM_OC3_SetConfig+0x10c>)
 8003b02:	4293      	cmp	r3, r2
 8003b04:	d007      	beq.n	8003b16 <TIM_OC3_SetConfig+0x72>
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	4a2a      	ldr	r2, [pc, #168]	@ (8003bb4 <TIM_OC3_SetConfig+0x110>)
 8003b0a:	4293      	cmp	r3, r2
 8003b0c:	d003      	beq.n	8003b16 <TIM_OC3_SetConfig+0x72>
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	4a29      	ldr	r2, [pc, #164]	@ (8003bb8 <TIM_OC3_SetConfig+0x114>)
 8003b12:	4293      	cmp	r3, r2
 8003b14:	d10d      	bne.n	8003b32 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003b16:	697b      	ldr	r3, [r7, #20]
 8003b18:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003b1c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003b1e:	683b      	ldr	r3, [r7, #0]
 8003b20:	68db      	ldr	r3, [r3, #12]
 8003b22:	021b      	lsls	r3, r3, #8
 8003b24:	697a      	ldr	r2, [r7, #20]
 8003b26:	4313      	orrs	r3, r2
 8003b28:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003b2a:	697b      	ldr	r3, [r7, #20]
 8003b2c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003b30:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	4a1e      	ldr	r2, [pc, #120]	@ (8003bb0 <TIM_OC3_SetConfig+0x10c>)
 8003b36:	4293      	cmp	r3, r2
 8003b38:	d013      	beq.n	8003b62 <TIM_OC3_SetConfig+0xbe>
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	4a1d      	ldr	r2, [pc, #116]	@ (8003bb4 <TIM_OC3_SetConfig+0x110>)
 8003b3e:	4293      	cmp	r3, r2
 8003b40:	d00f      	beq.n	8003b62 <TIM_OC3_SetConfig+0xbe>
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	4a1d      	ldr	r2, [pc, #116]	@ (8003bbc <TIM_OC3_SetConfig+0x118>)
 8003b46:	4293      	cmp	r3, r2
 8003b48:	d00b      	beq.n	8003b62 <TIM_OC3_SetConfig+0xbe>
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	4a1c      	ldr	r2, [pc, #112]	@ (8003bc0 <TIM_OC3_SetConfig+0x11c>)
 8003b4e:	4293      	cmp	r3, r2
 8003b50:	d007      	beq.n	8003b62 <TIM_OC3_SetConfig+0xbe>
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	4a1b      	ldr	r2, [pc, #108]	@ (8003bc4 <TIM_OC3_SetConfig+0x120>)
 8003b56:	4293      	cmp	r3, r2
 8003b58:	d003      	beq.n	8003b62 <TIM_OC3_SetConfig+0xbe>
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	4a16      	ldr	r2, [pc, #88]	@ (8003bb8 <TIM_OC3_SetConfig+0x114>)
 8003b5e:	4293      	cmp	r3, r2
 8003b60:	d113      	bne.n	8003b8a <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003b62:	693b      	ldr	r3, [r7, #16]
 8003b64:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003b68:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003b6a:	693b      	ldr	r3, [r7, #16]
 8003b6c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003b70:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003b72:	683b      	ldr	r3, [r7, #0]
 8003b74:	695b      	ldr	r3, [r3, #20]
 8003b76:	011b      	lsls	r3, r3, #4
 8003b78:	693a      	ldr	r2, [r7, #16]
 8003b7a:	4313      	orrs	r3, r2
 8003b7c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003b7e:	683b      	ldr	r3, [r7, #0]
 8003b80:	699b      	ldr	r3, [r3, #24]
 8003b82:	011b      	lsls	r3, r3, #4
 8003b84:	693a      	ldr	r2, [r7, #16]
 8003b86:	4313      	orrs	r3, r2
 8003b88:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	693a      	ldr	r2, [r7, #16]
 8003b8e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	68fa      	ldr	r2, [r7, #12]
 8003b94:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003b96:	683b      	ldr	r3, [r7, #0]
 8003b98:	685a      	ldr	r2, [r3, #4]
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	697a      	ldr	r2, [r7, #20]
 8003ba2:	621a      	str	r2, [r3, #32]
}
 8003ba4:	bf00      	nop
 8003ba6:	371c      	adds	r7, #28
 8003ba8:	46bd      	mov	sp, r7
 8003baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bae:	4770      	bx	lr
 8003bb0:	40012c00 	.word	0x40012c00
 8003bb4:	40013400 	.word	0x40013400
 8003bb8:	40015000 	.word	0x40015000
 8003bbc:	40014000 	.word	0x40014000
 8003bc0:	40014400 	.word	0x40014400
 8003bc4:	40014800 	.word	0x40014800

08003bc8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003bc8:	b480      	push	{r7}
 8003bca:	b087      	sub	sp, #28
 8003bcc:	af00      	add	r7, sp, #0
 8003bce:	6078      	str	r0, [r7, #4]
 8003bd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	6a1b      	ldr	r3, [r3, #32]
 8003bd6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	6a1b      	ldr	r3, [r3, #32]
 8003bdc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	685b      	ldr	r3, [r3, #4]
 8003be8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	69db      	ldr	r3, [r3, #28]
 8003bee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003bf6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003bfa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003c02:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003c04:	683b      	ldr	r3, [r7, #0]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	021b      	lsls	r3, r3, #8
 8003c0a:	68fa      	ldr	r2, [r7, #12]
 8003c0c:	4313      	orrs	r3, r2
 8003c0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003c10:	697b      	ldr	r3, [r7, #20]
 8003c12:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003c16:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003c18:	683b      	ldr	r3, [r7, #0]
 8003c1a:	689b      	ldr	r3, [r3, #8]
 8003c1c:	031b      	lsls	r3, r3, #12
 8003c1e:	697a      	ldr	r2, [r7, #20]
 8003c20:	4313      	orrs	r3, r2
 8003c22:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	4a2c      	ldr	r2, [pc, #176]	@ (8003cd8 <TIM_OC4_SetConfig+0x110>)
 8003c28:	4293      	cmp	r3, r2
 8003c2a:	d007      	beq.n	8003c3c <TIM_OC4_SetConfig+0x74>
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	4a2b      	ldr	r2, [pc, #172]	@ (8003cdc <TIM_OC4_SetConfig+0x114>)
 8003c30:	4293      	cmp	r3, r2
 8003c32:	d003      	beq.n	8003c3c <TIM_OC4_SetConfig+0x74>
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	4a2a      	ldr	r2, [pc, #168]	@ (8003ce0 <TIM_OC4_SetConfig+0x118>)
 8003c38:	4293      	cmp	r3, r2
 8003c3a:	d10d      	bne.n	8003c58 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8003c3c:	697b      	ldr	r3, [r7, #20]
 8003c3e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8003c42:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8003c44:	683b      	ldr	r3, [r7, #0]
 8003c46:	68db      	ldr	r3, [r3, #12]
 8003c48:	031b      	lsls	r3, r3, #12
 8003c4a:	697a      	ldr	r2, [r7, #20]
 8003c4c:	4313      	orrs	r3, r2
 8003c4e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8003c50:	697b      	ldr	r3, [r7, #20]
 8003c52:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003c56:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	4a1f      	ldr	r2, [pc, #124]	@ (8003cd8 <TIM_OC4_SetConfig+0x110>)
 8003c5c:	4293      	cmp	r3, r2
 8003c5e:	d013      	beq.n	8003c88 <TIM_OC4_SetConfig+0xc0>
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	4a1e      	ldr	r2, [pc, #120]	@ (8003cdc <TIM_OC4_SetConfig+0x114>)
 8003c64:	4293      	cmp	r3, r2
 8003c66:	d00f      	beq.n	8003c88 <TIM_OC4_SetConfig+0xc0>
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	4a1e      	ldr	r2, [pc, #120]	@ (8003ce4 <TIM_OC4_SetConfig+0x11c>)
 8003c6c:	4293      	cmp	r3, r2
 8003c6e:	d00b      	beq.n	8003c88 <TIM_OC4_SetConfig+0xc0>
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	4a1d      	ldr	r2, [pc, #116]	@ (8003ce8 <TIM_OC4_SetConfig+0x120>)
 8003c74:	4293      	cmp	r3, r2
 8003c76:	d007      	beq.n	8003c88 <TIM_OC4_SetConfig+0xc0>
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	4a1c      	ldr	r2, [pc, #112]	@ (8003cec <TIM_OC4_SetConfig+0x124>)
 8003c7c:	4293      	cmp	r3, r2
 8003c7e:	d003      	beq.n	8003c88 <TIM_OC4_SetConfig+0xc0>
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	4a17      	ldr	r2, [pc, #92]	@ (8003ce0 <TIM_OC4_SetConfig+0x118>)
 8003c84:	4293      	cmp	r3, r2
 8003c86:	d113      	bne.n	8003cb0 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003c88:	693b      	ldr	r3, [r7, #16]
 8003c8a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003c8e:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8003c90:	693b      	ldr	r3, [r7, #16]
 8003c92:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8003c96:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003c98:	683b      	ldr	r3, [r7, #0]
 8003c9a:	695b      	ldr	r3, [r3, #20]
 8003c9c:	019b      	lsls	r3, r3, #6
 8003c9e:	693a      	ldr	r2, [r7, #16]
 8003ca0:	4313      	orrs	r3, r2
 8003ca2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8003ca4:	683b      	ldr	r3, [r7, #0]
 8003ca6:	699b      	ldr	r3, [r3, #24]
 8003ca8:	019b      	lsls	r3, r3, #6
 8003caa:	693a      	ldr	r2, [r7, #16]
 8003cac:	4313      	orrs	r3, r2
 8003cae:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	693a      	ldr	r2, [r7, #16]
 8003cb4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	68fa      	ldr	r2, [r7, #12]
 8003cba:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003cbc:	683b      	ldr	r3, [r7, #0]
 8003cbe:	685a      	ldr	r2, [r3, #4]
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	697a      	ldr	r2, [r7, #20]
 8003cc8:	621a      	str	r2, [r3, #32]
}
 8003cca:	bf00      	nop
 8003ccc:	371c      	adds	r7, #28
 8003cce:	46bd      	mov	sp, r7
 8003cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd4:	4770      	bx	lr
 8003cd6:	bf00      	nop
 8003cd8:	40012c00 	.word	0x40012c00
 8003cdc:	40013400 	.word	0x40013400
 8003ce0:	40015000 	.word	0x40015000
 8003ce4:	40014000 	.word	0x40014000
 8003ce8:	40014400 	.word	0x40014400
 8003cec:	40014800 	.word	0x40014800

08003cf0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8003cf0:	b480      	push	{r7}
 8003cf2:	b087      	sub	sp, #28
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	6078      	str	r0, [r7, #4]
 8003cf8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	6a1b      	ldr	r3, [r3, #32]
 8003cfe:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	6a1b      	ldr	r3, [r3, #32]
 8003d04:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	685b      	ldr	r3, [r3, #4]
 8003d10:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003d16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003d1e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003d22:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003d24:	683b      	ldr	r3, [r7, #0]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	68fa      	ldr	r2, [r7, #12]
 8003d2a:	4313      	orrs	r3, r2
 8003d2c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8003d2e:	693b      	ldr	r3, [r7, #16]
 8003d30:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8003d34:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8003d36:	683b      	ldr	r3, [r7, #0]
 8003d38:	689b      	ldr	r3, [r3, #8]
 8003d3a:	041b      	lsls	r3, r3, #16
 8003d3c:	693a      	ldr	r2, [r7, #16]
 8003d3e:	4313      	orrs	r3, r2
 8003d40:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	4a19      	ldr	r2, [pc, #100]	@ (8003dac <TIM_OC5_SetConfig+0xbc>)
 8003d46:	4293      	cmp	r3, r2
 8003d48:	d013      	beq.n	8003d72 <TIM_OC5_SetConfig+0x82>
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	4a18      	ldr	r2, [pc, #96]	@ (8003db0 <TIM_OC5_SetConfig+0xc0>)
 8003d4e:	4293      	cmp	r3, r2
 8003d50:	d00f      	beq.n	8003d72 <TIM_OC5_SetConfig+0x82>
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	4a17      	ldr	r2, [pc, #92]	@ (8003db4 <TIM_OC5_SetConfig+0xc4>)
 8003d56:	4293      	cmp	r3, r2
 8003d58:	d00b      	beq.n	8003d72 <TIM_OC5_SetConfig+0x82>
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	4a16      	ldr	r2, [pc, #88]	@ (8003db8 <TIM_OC5_SetConfig+0xc8>)
 8003d5e:	4293      	cmp	r3, r2
 8003d60:	d007      	beq.n	8003d72 <TIM_OC5_SetConfig+0x82>
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	4a15      	ldr	r2, [pc, #84]	@ (8003dbc <TIM_OC5_SetConfig+0xcc>)
 8003d66:	4293      	cmp	r3, r2
 8003d68:	d003      	beq.n	8003d72 <TIM_OC5_SetConfig+0x82>
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	4a14      	ldr	r2, [pc, #80]	@ (8003dc0 <TIM_OC5_SetConfig+0xd0>)
 8003d6e:	4293      	cmp	r3, r2
 8003d70:	d109      	bne.n	8003d86 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8003d72:	697b      	ldr	r3, [r7, #20]
 8003d74:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003d78:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8003d7a:	683b      	ldr	r3, [r7, #0]
 8003d7c:	695b      	ldr	r3, [r3, #20]
 8003d7e:	021b      	lsls	r3, r3, #8
 8003d80:	697a      	ldr	r2, [r7, #20]
 8003d82:	4313      	orrs	r3, r2
 8003d84:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	697a      	ldr	r2, [r7, #20]
 8003d8a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	68fa      	ldr	r2, [r7, #12]
 8003d90:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8003d92:	683b      	ldr	r3, [r7, #0]
 8003d94:	685a      	ldr	r2, [r3, #4]
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	693a      	ldr	r2, [r7, #16]
 8003d9e:	621a      	str	r2, [r3, #32]
}
 8003da0:	bf00      	nop
 8003da2:	371c      	adds	r7, #28
 8003da4:	46bd      	mov	sp, r7
 8003da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003daa:	4770      	bx	lr
 8003dac:	40012c00 	.word	0x40012c00
 8003db0:	40013400 	.word	0x40013400
 8003db4:	40014000 	.word	0x40014000
 8003db8:	40014400 	.word	0x40014400
 8003dbc:	40014800 	.word	0x40014800
 8003dc0:	40015000 	.word	0x40015000

08003dc4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8003dc4:	b480      	push	{r7}
 8003dc6:	b087      	sub	sp, #28
 8003dc8:	af00      	add	r7, sp, #0
 8003dca:	6078      	str	r0, [r7, #4]
 8003dcc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	6a1b      	ldr	r3, [r3, #32]
 8003dd2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	6a1b      	ldr	r3, [r3, #32]
 8003dd8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	685b      	ldr	r3, [r3, #4]
 8003de4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003dea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003df2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003df6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003df8:	683b      	ldr	r3, [r7, #0]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	021b      	lsls	r3, r3, #8
 8003dfe:	68fa      	ldr	r2, [r7, #12]
 8003e00:	4313      	orrs	r3, r2
 8003e02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8003e04:	693b      	ldr	r3, [r7, #16]
 8003e06:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8003e0a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8003e0c:	683b      	ldr	r3, [r7, #0]
 8003e0e:	689b      	ldr	r3, [r3, #8]
 8003e10:	051b      	lsls	r3, r3, #20
 8003e12:	693a      	ldr	r2, [r7, #16]
 8003e14:	4313      	orrs	r3, r2
 8003e16:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	4a1a      	ldr	r2, [pc, #104]	@ (8003e84 <TIM_OC6_SetConfig+0xc0>)
 8003e1c:	4293      	cmp	r3, r2
 8003e1e:	d013      	beq.n	8003e48 <TIM_OC6_SetConfig+0x84>
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	4a19      	ldr	r2, [pc, #100]	@ (8003e88 <TIM_OC6_SetConfig+0xc4>)
 8003e24:	4293      	cmp	r3, r2
 8003e26:	d00f      	beq.n	8003e48 <TIM_OC6_SetConfig+0x84>
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	4a18      	ldr	r2, [pc, #96]	@ (8003e8c <TIM_OC6_SetConfig+0xc8>)
 8003e2c:	4293      	cmp	r3, r2
 8003e2e:	d00b      	beq.n	8003e48 <TIM_OC6_SetConfig+0x84>
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	4a17      	ldr	r2, [pc, #92]	@ (8003e90 <TIM_OC6_SetConfig+0xcc>)
 8003e34:	4293      	cmp	r3, r2
 8003e36:	d007      	beq.n	8003e48 <TIM_OC6_SetConfig+0x84>
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	4a16      	ldr	r2, [pc, #88]	@ (8003e94 <TIM_OC6_SetConfig+0xd0>)
 8003e3c:	4293      	cmp	r3, r2
 8003e3e:	d003      	beq.n	8003e48 <TIM_OC6_SetConfig+0x84>
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	4a15      	ldr	r2, [pc, #84]	@ (8003e98 <TIM_OC6_SetConfig+0xd4>)
 8003e44:	4293      	cmp	r3, r2
 8003e46:	d109      	bne.n	8003e5c <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8003e48:	697b      	ldr	r3, [r7, #20]
 8003e4a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003e4e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8003e50:	683b      	ldr	r3, [r7, #0]
 8003e52:	695b      	ldr	r3, [r3, #20]
 8003e54:	029b      	lsls	r3, r3, #10
 8003e56:	697a      	ldr	r2, [r7, #20]
 8003e58:	4313      	orrs	r3, r2
 8003e5a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	697a      	ldr	r2, [r7, #20]
 8003e60:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	68fa      	ldr	r2, [r7, #12]
 8003e66:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8003e68:	683b      	ldr	r3, [r7, #0]
 8003e6a:	685a      	ldr	r2, [r3, #4]
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	693a      	ldr	r2, [r7, #16]
 8003e74:	621a      	str	r2, [r3, #32]
}
 8003e76:	bf00      	nop
 8003e78:	371c      	adds	r7, #28
 8003e7a:	46bd      	mov	sp, r7
 8003e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e80:	4770      	bx	lr
 8003e82:	bf00      	nop
 8003e84:	40012c00 	.word	0x40012c00
 8003e88:	40013400 	.word	0x40013400
 8003e8c:	40014000 	.word	0x40014000
 8003e90:	40014400 	.word	0x40014400
 8003e94:	40014800 	.word	0x40014800
 8003e98:	40015000 	.word	0x40015000

08003e9c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003e9c:	b480      	push	{r7}
 8003e9e:	b085      	sub	sp, #20
 8003ea0:	af00      	add	r7, sp, #0
 8003ea2:	6078      	str	r0, [r7, #4]
 8003ea4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003eac:	2b01      	cmp	r3, #1
 8003eae:	d101      	bne.n	8003eb4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003eb0:	2302      	movs	r3, #2
 8003eb2:	e074      	b.n	8003f9e <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	2201      	movs	r2, #1
 8003eb8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	2202      	movs	r2, #2
 8003ec0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	685b      	ldr	r3, [r3, #4]
 8003eca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	689b      	ldr	r3, [r3, #8]
 8003ed2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	4a34      	ldr	r2, [pc, #208]	@ (8003fac <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8003eda:	4293      	cmp	r3, r2
 8003edc:	d009      	beq.n	8003ef2 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	4a33      	ldr	r2, [pc, #204]	@ (8003fb0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8003ee4:	4293      	cmp	r3, r2
 8003ee6:	d004      	beq.n	8003ef2 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	4a31      	ldr	r2, [pc, #196]	@ (8003fb4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8003eee:	4293      	cmp	r3, r2
 8003ef0:	d108      	bne.n	8003f04 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8003ef8:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003efa:	683b      	ldr	r3, [r7, #0]
 8003efc:	685b      	ldr	r3, [r3, #4]
 8003efe:	68fa      	ldr	r2, [r7, #12]
 8003f00:	4313      	orrs	r3, r2
 8003f02:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8003f0a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003f0e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003f10:	683b      	ldr	r3, [r7, #0]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	68fa      	ldr	r2, [r7, #12]
 8003f16:	4313      	orrs	r3, r2
 8003f18:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	68fa      	ldr	r2, [r7, #12]
 8003f20:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	4a21      	ldr	r2, [pc, #132]	@ (8003fac <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8003f28:	4293      	cmp	r3, r2
 8003f2a:	d022      	beq.n	8003f72 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003f34:	d01d      	beq.n	8003f72 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	4a1f      	ldr	r2, [pc, #124]	@ (8003fb8 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8003f3c:	4293      	cmp	r3, r2
 8003f3e:	d018      	beq.n	8003f72 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	4a1d      	ldr	r2, [pc, #116]	@ (8003fbc <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8003f46:	4293      	cmp	r3, r2
 8003f48:	d013      	beq.n	8003f72 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	4a1c      	ldr	r2, [pc, #112]	@ (8003fc0 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8003f50:	4293      	cmp	r3, r2
 8003f52:	d00e      	beq.n	8003f72 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	4a15      	ldr	r2, [pc, #84]	@ (8003fb0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8003f5a:	4293      	cmp	r3, r2
 8003f5c:	d009      	beq.n	8003f72 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	4a18      	ldr	r2, [pc, #96]	@ (8003fc4 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8003f64:	4293      	cmp	r3, r2
 8003f66:	d004      	beq.n	8003f72 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	4a11      	ldr	r2, [pc, #68]	@ (8003fb4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8003f6e:	4293      	cmp	r3, r2
 8003f70:	d10c      	bne.n	8003f8c <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003f72:	68bb      	ldr	r3, [r7, #8]
 8003f74:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003f78:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003f7a:	683b      	ldr	r3, [r7, #0]
 8003f7c:	689b      	ldr	r3, [r3, #8]
 8003f7e:	68ba      	ldr	r2, [r7, #8]
 8003f80:	4313      	orrs	r3, r2
 8003f82:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	68ba      	ldr	r2, [r7, #8]
 8003f8a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	2201      	movs	r2, #1
 8003f90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	2200      	movs	r2, #0
 8003f98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003f9c:	2300      	movs	r3, #0
}
 8003f9e:	4618      	mov	r0, r3
 8003fa0:	3714      	adds	r7, #20
 8003fa2:	46bd      	mov	sp, r7
 8003fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa8:	4770      	bx	lr
 8003faa:	bf00      	nop
 8003fac:	40012c00 	.word	0x40012c00
 8003fb0:	40013400 	.word	0x40013400
 8003fb4:	40015000 	.word	0x40015000
 8003fb8:	40000400 	.word	0x40000400
 8003fbc:	40000800 	.word	0x40000800
 8003fc0:	40000c00 	.word	0x40000c00
 8003fc4:	40014000 	.word	0x40014000

08003fc8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8003fc8:	b480      	push	{r7}
 8003fca:	b085      	sub	sp, #20
 8003fcc:	af00      	add	r7, sp, #0
 8003fce:	6078      	str	r0, [r7, #4]
 8003fd0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8003fd2:	2300      	movs	r3, #0
 8003fd4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003fdc:	2b01      	cmp	r3, #1
 8003fde:	d101      	bne.n	8003fe4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8003fe0:	2302      	movs	r3, #2
 8003fe2:	e078      	b.n	80040d6 <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	2201      	movs	r2, #1
 8003fe8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8003ff2:	683b      	ldr	r3, [r7, #0]
 8003ff4:	68db      	ldr	r3, [r3, #12]
 8003ff6:	4313      	orrs	r3, r2
 8003ff8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004000:	683b      	ldr	r3, [r7, #0]
 8004002:	689b      	ldr	r3, [r3, #8]
 8004004:	4313      	orrs	r3, r2
 8004006:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800400e:	683b      	ldr	r3, [r7, #0]
 8004010:	685b      	ldr	r3, [r3, #4]
 8004012:	4313      	orrs	r3, r2
 8004014:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800401c:	683b      	ldr	r3, [r7, #0]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	4313      	orrs	r3, r2
 8004022:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800402a:	683b      	ldr	r3, [r7, #0]
 800402c:	691b      	ldr	r3, [r3, #16]
 800402e:	4313      	orrs	r3, r2
 8004030:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8004038:	683b      	ldr	r3, [r7, #0]
 800403a:	695b      	ldr	r3, [r3, #20]
 800403c:	4313      	orrs	r3, r2
 800403e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8004046:	683b      	ldr	r3, [r7, #0]
 8004048:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800404a:	4313      	orrs	r3, r2
 800404c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8004054:	683b      	ldr	r3, [r7, #0]
 8004056:	699b      	ldr	r3, [r3, #24]
 8004058:	041b      	lsls	r3, r3, #16
 800405a:	4313      	orrs	r3, r2
 800405c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8004064:	683b      	ldr	r3, [r7, #0]
 8004066:	69db      	ldr	r3, [r3, #28]
 8004068:	4313      	orrs	r3, r2
 800406a:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	4a1c      	ldr	r2, [pc, #112]	@ (80040e4 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 8004072:	4293      	cmp	r3, r2
 8004074:	d009      	beq.n	800408a <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	4a1b      	ldr	r2, [pc, #108]	@ (80040e8 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 800407c:	4293      	cmp	r3, r2
 800407e:	d004      	beq.n	800408a <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	4a19      	ldr	r2, [pc, #100]	@ (80040ec <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 8004086:	4293      	cmp	r3, r2
 8004088:	d11c      	bne.n	80040c4 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8004090:	683b      	ldr	r3, [r7, #0]
 8004092:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004094:	051b      	lsls	r3, r3, #20
 8004096:	4313      	orrs	r3, r2
 8004098:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80040a0:	683b      	ldr	r3, [r7, #0]
 80040a2:	6a1b      	ldr	r3, [r3, #32]
 80040a4:	4313      	orrs	r3, r2
 80040a6:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80040ae:	683b      	ldr	r3, [r7, #0]
 80040b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040b2:	4313      	orrs	r3, r2
 80040b4:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 80040bc:	683b      	ldr	r3, [r7, #0]
 80040be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040c0:	4313      	orrs	r3, r2
 80040c2:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	68fa      	ldr	r2, [r7, #12]
 80040ca:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	2200      	movs	r2, #0
 80040d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80040d4:	2300      	movs	r3, #0
}
 80040d6:	4618      	mov	r0, r3
 80040d8:	3714      	adds	r7, #20
 80040da:	46bd      	mov	sp, r7
 80040dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e0:	4770      	bx	lr
 80040e2:	bf00      	nop
 80040e4:	40012c00 	.word	0x40012c00
 80040e8:	40013400 	.word	0x40013400
 80040ec:	40015000 	.word	0x40015000

080040f0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80040f0:	b480      	push	{r7}
 80040f2:	b083      	sub	sp, #12
 80040f4:	af00      	add	r7, sp, #0
 80040f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80040f8:	bf00      	nop
 80040fa:	370c      	adds	r7, #12
 80040fc:	46bd      	mov	sp, r7
 80040fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004102:	4770      	bx	lr

08004104 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004104:	b480      	push	{r7}
 8004106:	b083      	sub	sp, #12
 8004108:	af00      	add	r7, sp, #0
 800410a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800410c:	bf00      	nop
 800410e:	370c      	adds	r7, #12
 8004110:	46bd      	mov	sp, r7
 8004112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004116:	4770      	bx	lr

08004118 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004118:	b480      	push	{r7}
 800411a:	b083      	sub	sp, #12
 800411c:	af00      	add	r7, sp, #0
 800411e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004120:	bf00      	nop
 8004122:	370c      	adds	r7, #12
 8004124:	46bd      	mov	sp, r7
 8004126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800412a:	4770      	bx	lr

0800412c <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800412c:	b480      	push	{r7}
 800412e:	b083      	sub	sp, #12
 8004130:	af00      	add	r7, sp, #0
 8004132:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8004134:	bf00      	nop
 8004136:	370c      	adds	r7, #12
 8004138:	46bd      	mov	sp, r7
 800413a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800413e:	4770      	bx	lr

08004140 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8004140:	b480      	push	{r7}
 8004142:	b083      	sub	sp, #12
 8004144:	af00      	add	r7, sp, #0
 8004146:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8004148:	bf00      	nop
 800414a:	370c      	adds	r7, #12
 800414c:	46bd      	mov	sp, r7
 800414e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004152:	4770      	bx	lr

08004154 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8004154:	b480      	push	{r7}
 8004156:	b083      	sub	sp, #12
 8004158:	af00      	add	r7, sp, #0
 800415a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800415c:	bf00      	nop
 800415e:	370c      	adds	r7, #12
 8004160:	46bd      	mov	sp, r7
 8004162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004166:	4770      	bx	lr

08004168 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8004168:	b480      	push	{r7}
 800416a:	b083      	sub	sp, #12
 800416c:	af00      	add	r7, sp, #0
 800416e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8004170:	bf00      	nop
 8004172:	370c      	adds	r7, #12
 8004174:	46bd      	mov	sp, r7
 8004176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800417a:	4770      	bx	lr

0800417c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800417c:	b580      	push	{r7, lr}
 800417e:	b082      	sub	sp, #8
 8004180:	af00      	add	r7, sp, #0
 8004182:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	2b00      	cmp	r3, #0
 8004188:	d101      	bne.n	800418e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800418a:	2301      	movs	r3, #1
 800418c:	e042      	b.n	8004214 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004194:	2b00      	cmp	r3, #0
 8004196:	d106      	bne.n	80041a6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	2200      	movs	r2, #0
 800419c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80041a0:	6878      	ldr	r0, [r7, #4]
 80041a2:	f7fd f873 	bl	800128c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	2224      	movs	r2, #36	@ 0x24
 80041aa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	681a      	ldr	r2, [r3, #0]
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	f022 0201 	bic.w	r2, r2, #1
 80041bc:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d002      	beq.n	80041cc <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80041c6:	6878      	ldr	r0, [r7, #4]
 80041c8:	f000 fe86 	bl	8004ed8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80041cc:	6878      	ldr	r0, [r7, #4]
 80041ce:	f000 fb87 	bl	80048e0 <UART_SetConfig>
 80041d2:	4603      	mov	r3, r0
 80041d4:	2b01      	cmp	r3, #1
 80041d6:	d101      	bne.n	80041dc <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80041d8:	2301      	movs	r3, #1
 80041da:	e01b      	b.n	8004214 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	685a      	ldr	r2, [r3, #4]
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80041ea:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	689a      	ldr	r2, [r3, #8]
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80041fa:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	681a      	ldr	r2, [r3, #0]
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	f042 0201 	orr.w	r2, r2, #1
 800420a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800420c:	6878      	ldr	r0, [r7, #4]
 800420e:	f000 ff05 	bl	800501c <UART_CheckIdleState>
 8004212:	4603      	mov	r3, r0
}
 8004214:	4618      	mov	r0, r3
 8004216:	3708      	adds	r7, #8
 8004218:	46bd      	mov	sp, r7
 800421a:	bd80      	pop	{r7, pc}

0800421c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800421c:	b580      	push	{r7, lr}
 800421e:	b0ba      	sub	sp, #232	@ 0xe8
 8004220:	af00      	add	r7, sp, #0
 8004222:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	69db      	ldr	r3, [r3, #28]
 800422a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	689b      	ldr	r3, [r3, #8]
 800423e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8004242:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8004246:	f640 030f 	movw	r3, #2063	@ 0x80f
 800424a:	4013      	ands	r3, r2
 800424c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8004250:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004254:	2b00      	cmp	r3, #0
 8004256:	d11b      	bne.n	8004290 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8004258:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800425c:	f003 0320 	and.w	r3, r3, #32
 8004260:	2b00      	cmp	r3, #0
 8004262:	d015      	beq.n	8004290 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8004264:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004268:	f003 0320 	and.w	r3, r3, #32
 800426c:	2b00      	cmp	r3, #0
 800426e:	d105      	bne.n	800427c <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8004270:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004274:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004278:	2b00      	cmp	r3, #0
 800427a:	d009      	beq.n	8004290 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004280:	2b00      	cmp	r3, #0
 8004282:	f000 8300 	beq.w	8004886 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800428a:	6878      	ldr	r0, [r7, #4]
 800428c:	4798      	blx	r3
      }
      return;
 800428e:	e2fa      	b.n	8004886 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8004290:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004294:	2b00      	cmp	r3, #0
 8004296:	f000 8123 	beq.w	80044e0 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800429a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800429e:	4b8d      	ldr	r3, [pc, #564]	@ (80044d4 <HAL_UART_IRQHandler+0x2b8>)
 80042a0:	4013      	ands	r3, r2
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d106      	bne.n	80042b4 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80042a6:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80042aa:	4b8b      	ldr	r3, [pc, #556]	@ (80044d8 <HAL_UART_IRQHandler+0x2bc>)
 80042ac:	4013      	ands	r3, r2
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	f000 8116 	beq.w	80044e0 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80042b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80042b8:	f003 0301 	and.w	r3, r3, #1
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d011      	beq.n	80042e4 <HAL_UART_IRQHandler+0xc8>
 80042c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80042c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d00b      	beq.n	80042e4 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	2201      	movs	r2, #1
 80042d2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042da:	f043 0201 	orr.w	r2, r3, #1
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80042e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80042e8:	f003 0302 	and.w	r3, r3, #2
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d011      	beq.n	8004314 <HAL_UART_IRQHandler+0xf8>
 80042f0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80042f4:	f003 0301 	and.w	r3, r3, #1
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d00b      	beq.n	8004314 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	2202      	movs	r2, #2
 8004302:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800430a:	f043 0204 	orr.w	r2, r3, #4
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004314:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004318:	f003 0304 	and.w	r3, r3, #4
 800431c:	2b00      	cmp	r3, #0
 800431e:	d011      	beq.n	8004344 <HAL_UART_IRQHandler+0x128>
 8004320:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004324:	f003 0301 	and.w	r3, r3, #1
 8004328:	2b00      	cmp	r3, #0
 800432a:	d00b      	beq.n	8004344 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	2204      	movs	r2, #4
 8004332:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800433a:	f043 0202 	orr.w	r2, r3, #2
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8004344:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004348:	f003 0308 	and.w	r3, r3, #8
 800434c:	2b00      	cmp	r3, #0
 800434e:	d017      	beq.n	8004380 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8004350:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004354:	f003 0320 	and.w	r3, r3, #32
 8004358:	2b00      	cmp	r3, #0
 800435a:	d105      	bne.n	8004368 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800435c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8004360:	4b5c      	ldr	r3, [pc, #368]	@ (80044d4 <HAL_UART_IRQHandler+0x2b8>)
 8004362:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8004364:	2b00      	cmp	r3, #0
 8004366:	d00b      	beq.n	8004380 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	2208      	movs	r2, #8
 800436e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004376:	f043 0208 	orr.w	r2, r3, #8
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8004380:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004384:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004388:	2b00      	cmp	r3, #0
 800438a:	d012      	beq.n	80043b2 <HAL_UART_IRQHandler+0x196>
 800438c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004390:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004394:	2b00      	cmp	r3, #0
 8004396:	d00c      	beq.n	80043b2 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80043a0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043a8:	f043 0220 	orr.w	r2, r3, #32
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	f000 8266 	beq.w	800488a <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80043be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80043c2:	f003 0320 	and.w	r3, r3, #32
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d013      	beq.n	80043f2 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80043ca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80043ce:	f003 0320 	and.w	r3, r3, #32
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d105      	bne.n	80043e2 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80043d6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80043da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d007      	beq.n	80043f2 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d003      	beq.n	80043f2 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80043ee:	6878      	ldr	r0, [r7, #4]
 80043f0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043f8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	689b      	ldr	r3, [r3, #8]
 8004402:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004406:	2b40      	cmp	r3, #64	@ 0x40
 8004408:	d005      	beq.n	8004416 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800440a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800440e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004412:	2b00      	cmp	r3, #0
 8004414:	d054      	beq.n	80044c0 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004416:	6878      	ldr	r0, [r7, #4]
 8004418:	f000 ff17 	bl	800524a <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	689b      	ldr	r3, [r3, #8]
 8004422:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004426:	2b40      	cmp	r3, #64	@ 0x40
 8004428:	d146      	bne.n	80044b8 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	3308      	adds	r3, #8
 8004430:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004434:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004438:	e853 3f00 	ldrex	r3, [r3]
 800443c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004440:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004444:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004448:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	3308      	adds	r3, #8
 8004452:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004456:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800445a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800445e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004462:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004466:	e841 2300 	strex	r3, r2, [r1]
 800446a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800446e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004472:	2b00      	cmp	r3, #0
 8004474:	d1d9      	bne.n	800442a <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800447c:	2b00      	cmp	r3, #0
 800447e:	d017      	beq.n	80044b0 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004486:	4a15      	ldr	r2, [pc, #84]	@ (80044dc <HAL_UART_IRQHandler+0x2c0>)
 8004488:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004490:	4618      	mov	r0, r3
 8004492:	f7fd faf2 	bl	8001a7a <HAL_DMA_Abort_IT>
 8004496:	4603      	mov	r3, r0
 8004498:	2b00      	cmp	r3, #0
 800449a:	d019      	beq.n	80044d0 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80044a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044a4:	687a      	ldr	r2, [r7, #4]
 80044a6:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 80044aa:	4610      	mov	r0, r2
 80044ac:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80044ae:	e00f      	b.n	80044d0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80044b0:	6878      	ldr	r0, [r7, #4]
 80044b2:	f000 f9ff 	bl	80048b4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80044b6:	e00b      	b.n	80044d0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80044b8:	6878      	ldr	r0, [r7, #4]
 80044ba:	f000 f9fb 	bl	80048b4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80044be:	e007      	b.n	80044d0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80044c0:	6878      	ldr	r0, [r7, #4]
 80044c2:	f000 f9f7 	bl	80048b4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	2200      	movs	r2, #0
 80044ca:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 80044ce:	e1dc      	b.n	800488a <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80044d0:	bf00      	nop
    return;
 80044d2:	e1da      	b.n	800488a <HAL_UART_IRQHandler+0x66e>
 80044d4:	10000001 	.word	0x10000001
 80044d8:	04000120 	.word	0x04000120
 80044dc:	08005317 	.word	0x08005317

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80044e4:	2b01      	cmp	r3, #1
 80044e6:	f040 8170 	bne.w	80047ca <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80044ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80044ee:	f003 0310 	and.w	r3, r3, #16
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	f000 8169 	beq.w	80047ca <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80044f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80044fc:	f003 0310 	and.w	r3, r3, #16
 8004500:	2b00      	cmp	r3, #0
 8004502:	f000 8162 	beq.w	80047ca <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	2210      	movs	r2, #16
 800450c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	689b      	ldr	r3, [r3, #8]
 8004514:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004518:	2b40      	cmp	r3, #64	@ 0x40
 800451a:	f040 80d8 	bne.w	80046ce <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	685b      	ldr	r3, [r3, #4]
 8004528:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800452c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004530:	2b00      	cmp	r3, #0
 8004532:	f000 80af 	beq.w	8004694 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800453c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004540:	429a      	cmp	r2, r3
 8004542:	f080 80a7 	bcs.w	8004694 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800454c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	f003 0320 	and.w	r3, r3, #32
 800455e:	2b00      	cmp	r3, #0
 8004560:	f040 8087 	bne.w	8004672 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800456c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004570:	e853 3f00 	ldrex	r3, [r3]
 8004574:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004578:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800457c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004580:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	461a      	mov	r2, r3
 800458a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800458e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004592:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004596:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800459a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800459e:	e841 2300 	strex	r3, r2, [r1]
 80045a2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80045a6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d1da      	bne.n	8004564 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	3308      	adds	r3, #8
 80045b4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045b6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80045b8:	e853 3f00 	ldrex	r3, [r3]
 80045bc:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80045be:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80045c0:	f023 0301 	bic.w	r3, r3, #1
 80045c4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	3308      	adds	r3, #8
 80045ce:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80045d2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80045d6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045d8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80045da:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80045de:	e841 2300 	strex	r3, r2, [r1]
 80045e2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80045e4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d1e1      	bne.n	80045ae <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	3308      	adds	r3, #8
 80045f0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045f2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80045f4:	e853 3f00 	ldrex	r3, [r3]
 80045f8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80045fa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80045fc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004600:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	3308      	adds	r3, #8
 800460a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800460e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004610:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004612:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004614:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004616:	e841 2300 	strex	r3, r2, [r1]
 800461a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800461c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800461e:	2b00      	cmp	r3, #0
 8004620:	d1e3      	bne.n	80045ea <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	2220      	movs	r2, #32
 8004626:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	2200      	movs	r2, #0
 800462e:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004636:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004638:	e853 3f00 	ldrex	r3, [r3]
 800463c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800463e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004640:	f023 0310 	bic.w	r3, r3, #16
 8004644:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	461a      	mov	r2, r3
 800464e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004652:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004654:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004656:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004658:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800465a:	e841 2300 	strex	r3, r2, [r1]
 800465e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004660:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004662:	2b00      	cmp	r3, #0
 8004664:	d1e4      	bne.n	8004630 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800466c:	4618      	mov	r0, r3
 800466e:	f7fd f9ab 	bl	80019c8 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	2202      	movs	r2, #2
 8004676:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8004684:	b29b      	uxth	r3, r3
 8004686:	1ad3      	subs	r3, r2, r3
 8004688:	b29b      	uxth	r3, r3
 800468a:	4619      	mov	r1, r3
 800468c:	6878      	ldr	r0, [r7, #4]
 800468e:	f000 f91b 	bl	80048c8 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8004692:	e0fc      	b.n	800488e <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800469a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800469e:	429a      	cmp	r2, r3
 80046a0:	f040 80f5 	bne.w	800488e <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	f003 0320 	and.w	r3, r3, #32
 80046b2:	2b20      	cmp	r3, #32
 80046b4:	f040 80eb 	bne.w	800488e <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	2202      	movs	r2, #2
 80046bc:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80046c4:	4619      	mov	r1, r3
 80046c6:	6878      	ldr	r0, [r7, #4]
 80046c8:	f000 f8fe 	bl	80048c8 <HAL_UARTEx_RxEventCallback>
      return;
 80046cc:	e0df      	b.n	800488e <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80046da:	b29b      	uxth	r3, r3
 80046dc:	1ad3      	subs	r3, r2, r3
 80046de:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80046e8:	b29b      	uxth	r3, r3
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	f000 80d1 	beq.w	8004892 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 80046f0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	f000 80cc 	beq.w	8004892 <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004700:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004702:	e853 3f00 	ldrex	r3, [r3]
 8004706:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004708:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800470a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800470e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	461a      	mov	r2, r3
 8004718:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800471c:	647b      	str	r3, [r7, #68]	@ 0x44
 800471e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004720:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004722:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004724:	e841 2300 	strex	r3, r2, [r1]
 8004728:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800472a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800472c:	2b00      	cmp	r3, #0
 800472e:	d1e4      	bne.n	80046fa <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	3308      	adds	r3, #8
 8004736:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004738:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800473a:	e853 3f00 	ldrex	r3, [r3]
 800473e:	623b      	str	r3, [r7, #32]
   return(result);
 8004740:	6a3b      	ldr	r3, [r7, #32]
 8004742:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004746:	f023 0301 	bic.w	r3, r3, #1
 800474a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	3308      	adds	r3, #8
 8004754:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004758:	633a      	str	r2, [r7, #48]	@ 0x30
 800475a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800475c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800475e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004760:	e841 2300 	strex	r3, r2, [r1]
 8004764:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004766:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004768:	2b00      	cmp	r3, #0
 800476a:	d1e1      	bne.n	8004730 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	2220      	movs	r2, #32
 8004770:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	2200      	movs	r2, #0
 8004778:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	2200      	movs	r2, #0
 800477e:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004786:	693b      	ldr	r3, [r7, #16]
 8004788:	e853 3f00 	ldrex	r3, [r3]
 800478c:	60fb      	str	r3, [r7, #12]
   return(result);
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	f023 0310 	bic.w	r3, r3, #16
 8004794:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	461a      	mov	r2, r3
 800479e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80047a2:	61fb      	str	r3, [r7, #28]
 80047a4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047a6:	69b9      	ldr	r1, [r7, #24]
 80047a8:	69fa      	ldr	r2, [r7, #28]
 80047aa:	e841 2300 	strex	r3, r2, [r1]
 80047ae:	617b      	str	r3, [r7, #20]
   return(result);
 80047b0:	697b      	ldr	r3, [r7, #20]
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d1e4      	bne.n	8004780 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	2202      	movs	r2, #2
 80047ba:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80047bc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80047c0:	4619      	mov	r1, r3
 80047c2:	6878      	ldr	r0, [r7, #4]
 80047c4:	f000 f880 	bl	80048c8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80047c8:	e063      	b.n	8004892 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80047ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80047ce:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d00e      	beq.n	80047f4 <HAL_UART_IRQHandler+0x5d8>
 80047d6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80047da:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d008      	beq.n	80047f4 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80047ea:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80047ec:	6878      	ldr	r0, [r7, #4]
 80047ee:	f000 fdcf 	bl	8005390 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80047f2:	e051      	b.n	8004898 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80047f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80047f8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d014      	beq.n	800482a <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8004800:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004804:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004808:	2b00      	cmp	r3, #0
 800480a:	d105      	bne.n	8004818 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800480c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004810:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004814:	2b00      	cmp	r3, #0
 8004816:	d008      	beq.n	800482a <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800481c:	2b00      	cmp	r3, #0
 800481e:	d03a      	beq.n	8004896 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004824:	6878      	ldr	r0, [r7, #4]
 8004826:	4798      	blx	r3
    }
    return;
 8004828:	e035      	b.n	8004896 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800482a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800482e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004832:	2b00      	cmp	r3, #0
 8004834:	d009      	beq.n	800484a <HAL_UART_IRQHandler+0x62e>
 8004836:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800483a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800483e:	2b00      	cmp	r3, #0
 8004840:	d003      	beq.n	800484a <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 8004842:	6878      	ldr	r0, [r7, #4]
 8004844:	f000 fd79 	bl	800533a <UART_EndTransmit_IT>
    return;
 8004848:	e026      	b.n	8004898 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800484a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800484e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004852:	2b00      	cmp	r3, #0
 8004854:	d009      	beq.n	800486a <HAL_UART_IRQHandler+0x64e>
 8004856:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800485a:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800485e:	2b00      	cmp	r3, #0
 8004860:	d003      	beq.n	800486a <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8004862:	6878      	ldr	r0, [r7, #4]
 8004864:	f000 fda8 	bl	80053b8 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004868:	e016      	b.n	8004898 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800486a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800486e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004872:	2b00      	cmp	r3, #0
 8004874:	d010      	beq.n	8004898 <HAL_UART_IRQHandler+0x67c>
 8004876:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800487a:	2b00      	cmp	r3, #0
 800487c:	da0c      	bge.n	8004898 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800487e:	6878      	ldr	r0, [r7, #4]
 8004880:	f000 fd90 	bl	80053a4 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004884:	e008      	b.n	8004898 <HAL_UART_IRQHandler+0x67c>
      return;
 8004886:	bf00      	nop
 8004888:	e006      	b.n	8004898 <HAL_UART_IRQHandler+0x67c>
    return;
 800488a:	bf00      	nop
 800488c:	e004      	b.n	8004898 <HAL_UART_IRQHandler+0x67c>
      return;
 800488e:	bf00      	nop
 8004890:	e002      	b.n	8004898 <HAL_UART_IRQHandler+0x67c>
      return;
 8004892:	bf00      	nop
 8004894:	e000      	b.n	8004898 <HAL_UART_IRQHandler+0x67c>
    return;
 8004896:	bf00      	nop
  }
}
 8004898:	37e8      	adds	r7, #232	@ 0xe8
 800489a:	46bd      	mov	sp, r7
 800489c:	bd80      	pop	{r7, pc}
 800489e:	bf00      	nop

080048a0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80048a0:	b480      	push	{r7}
 80048a2:	b083      	sub	sp, #12
 80048a4:	af00      	add	r7, sp, #0
 80048a6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80048a8:	bf00      	nop
 80048aa:	370c      	adds	r7, #12
 80048ac:	46bd      	mov	sp, r7
 80048ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b2:	4770      	bx	lr

080048b4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80048b4:	b480      	push	{r7}
 80048b6:	b083      	sub	sp, #12
 80048b8:	af00      	add	r7, sp, #0
 80048ba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80048bc:	bf00      	nop
 80048be:	370c      	adds	r7, #12
 80048c0:	46bd      	mov	sp, r7
 80048c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c6:	4770      	bx	lr

080048c8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80048c8:	b480      	push	{r7}
 80048ca:	b083      	sub	sp, #12
 80048cc:	af00      	add	r7, sp, #0
 80048ce:	6078      	str	r0, [r7, #4]
 80048d0:	460b      	mov	r3, r1
 80048d2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80048d4:	bf00      	nop
 80048d6:	370c      	adds	r7, #12
 80048d8:	46bd      	mov	sp, r7
 80048da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048de:	4770      	bx	lr

080048e0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80048e0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80048e4:	b08c      	sub	sp, #48	@ 0x30
 80048e6:	af00      	add	r7, sp, #0
 80048e8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80048ea:	2300      	movs	r3, #0
 80048ec:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80048f0:	697b      	ldr	r3, [r7, #20]
 80048f2:	689a      	ldr	r2, [r3, #8]
 80048f4:	697b      	ldr	r3, [r7, #20]
 80048f6:	691b      	ldr	r3, [r3, #16]
 80048f8:	431a      	orrs	r2, r3
 80048fa:	697b      	ldr	r3, [r7, #20]
 80048fc:	695b      	ldr	r3, [r3, #20]
 80048fe:	431a      	orrs	r2, r3
 8004900:	697b      	ldr	r3, [r7, #20]
 8004902:	69db      	ldr	r3, [r3, #28]
 8004904:	4313      	orrs	r3, r2
 8004906:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004908:	697b      	ldr	r3, [r7, #20]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	681a      	ldr	r2, [r3, #0]
 800490e:	4baa      	ldr	r3, [pc, #680]	@ (8004bb8 <UART_SetConfig+0x2d8>)
 8004910:	4013      	ands	r3, r2
 8004912:	697a      	ldr	r2, [r7, #20]
 8004914:	6812      	ldr	r2, [r2, #0]
 8004916:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004918:	430b      	orrs	r3, r1
 800491a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800491c:	697b      	ldr	r3, [r7, #20]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	685b      	ldr	r3, [r3, #4]
 8004922:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004926:	697b      	ldr	r3, [r7, #20]
 8004928:	68da      	ldr	r2, [r3, #12]
 800492a:	697b      	ldr	r3, [r7, #20]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	430a      	orrs	r2, r1
 8004930:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004932:	697b      	ldr	r3, [r7, #20]
 8004934:	699b      	ldr	r3, [r3, #24]
 8004936:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004938:	697b      	ldr	r3, [r7, #20]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	4a9f      	ldr	r2, [pc, #636]	@ (8004bbc <UART_SetConfig+0x2dc>)
 800493e:	4293      	cmp	r3, r2
 8004940:	d004      	beq.n	800494c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004942:	697b      	ldr	r3, [r7, #20]
 8004944:	6a1b      	ldr	r3, [r3, #32]
 8004946:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004948:	4313      	orrs	r3, r2
 800494a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800494c:	697b      	ldr	r3, [r7, #20]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	689b      	ldr	r3, [r3, #8]
 8004952:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8004956:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800495a:	697a      	ldr	r2, [r7, #20]
 800495c:	6812      	ldr	r2, [r2, #0]
 800495e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004960:	430b      	orrs	r3, r1
 8004962:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004964:	697b      	ldr	r3, [r7, #20]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800496a:	f023 010f 	bic.w	r1, r3, #15
 800496e:	697b      	ldr	r3, [r7, #20]
 8004970:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004972:	697b      	ldr	r3, [r7, #20]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	430a      	orrs	r2, r1
 8004978:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800497a:	697b      	ldr	r3, [r7, #20]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	4a90      	ldr	r2, [pc, #576]	@ (8004bc0 <UART_SetConfig+0x2e0>)
 8004980:	4293      	cmp	r3, r2
 8004982:	d125      	bne.n	80049d0 <UART_SetConfig+0xf0>
 8004984:	4b8f      	ldr	r3, [pc, #572]	@ (8004bc4 <UART_SetConfig+0x2e4>)
 8004986:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800498a:	f003 0303 	and.w	r3, r3, #3
 800498e:	2b03      	cmp	r3, #3
 8004990:	d81a      	bhi.n	80049c8 <UART_SetConfig+0xe8>
 8004992:	a201      	add	r2, pc, #4	@ (adr r2, 8004998 <UART_SetConfig+0xb8>)
 8004994:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004998:	080049a9 	.word	0x080049a9
 800499c:	080049b9 	.word	0x080049b9
 80049a0:	080049b1 	.word	0x080049b1
 80049a4:	080049c1 	.word	0x080049c1
 80049a8:	2301      	movs	r3, #1
 80049aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80049ae:	e116      	b.n	8004bde <UART_SetConfig+0x2fe>
 80049b0:	2302      	movs	r3, #2
 80049b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80049b6:	e112      	b.n	8004bde <UART_SetConfig+0x2fe>
 80049b8:	2304      	movs	r3, #4
 80049ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80049be:	e10e      	b.n	8004bde <UART_SetConfig+0x2fe>
 80049c0:	2308      	movs	r3, #8
 80049c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80049c6:	e10a      	b.n	8004bde <UART_SetConfig+0x2fe>
 80049c8:	2310      	movs	r3, #16
 80049ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80049ce:	e106      	b.n	8004bde <UART_SetConfig+0x2fe>
 80049d0:	697b      	ldr	r3, [r7, #20]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	4a7c      	ldr	r2, [pc, #496]	@ (8004bc8 <UART_SetConfig+0x2e8>)
 80049d6:	4293      	cmp	r3, r2
 80049d8:	d138      	bne.n	8004a4c <UART_SetConfig+0x16c>
 80049da:	4b7a      	ldr	r3, [pc, #488]	@ (8004bc4 <UART_SetConfig+0x2e4>)
 80049dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049e0:	f003 030c 	and.w	r3, r3, #12
 80049e4:	2b0c      	cmp	r3, #12
 80049e6:	d82d      	bhi.n	8004a44 <UART_SetConfig+0x164>
 80049e8:	a201      	add	r2, pc, #4	@ (adr r2, 80049f0 <UART_SetConfig+0x110>)
 80049ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049ee:	bf00      	nop
 80049f0:	08004a25 	.word	0x08004a25
 80049f4:	08004a45 	.word	0x08004a45
 80049f8:	08004a45 	.word	0x08004a45
 80049fc:	08004a45 	.word	0x08004a45
 8004a00:	08004a35 	.word	0x08004a35
 8004a04:	08004a45 	.word	0x08004a45
 8004a08:	08004a45 	.word	0x08004a45
 8004a0c:	08004a45 	.word	0x08004a45
 8004a10:	08004a2d 	.word	0x08004a2d
 8004a14:	08004a45 	.word	0x08004a45
 8004a18:	08004a45 	.word	0x08004a45
 8004a1c:	08004a45 	.word	0x08004a45
 8004a20:	08004a3d 	.word	0x08004a3d
 8004a24:	2300      	movs	r3, #0
 8004a26:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004a2a:	e0d8      	b.n	8004bde <UART_SetConfig+0x2fe>
 8004a2c:	2302      	movs	r3, #2
 8004a2e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004a32:	e0d4      	b.n	8004bde <UART_SetConfig+0x2fe>
 8004a34:	2304      	movs	r3, #4
 8004a36:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004a3a:	e0d0      	b.n	8004bde <UART_SetConfig+0x2fe>
 8004a3c:	2308      	movs	r3, #8
 8004a3e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004a42:	e0cc      	b.n	8004bde <UART_SetConfig+0x2fe>
 8004a44:	2310      	movs	r3, #16
 8004a46:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004a4a:	e0c8      	b.n	8004bde <UART_SetConfig+0x2fe>
 8004a4c:	697b      	ldr	r3, [r7, #20]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	4a5e      	ldr	r2, [pc, #376]	@ (8004bcc <UART_SetConfig+0x2ec>)
 8004a52:	4293      	cmp	r3, r2
 8004a54:	d125      	bne.n	8004aa2 <UART_SetConfig+0x1c2>
 8004a56:	4b5b      	ldr	r3, [pc, #364]	@ (8004bc4 <UART_SetConfig+0x2e4>)
 8004a58:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a5c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004a60:	2b30      	cmp	r3, #48	@ 0x30
 8004a62:	d016      	beq.n	8004a92 <UART_SetConfig+0x1b2>
 8004a64:	2b30      	cmp	r3, #48	@ 0x30
 8004a66:	d818      	bhi.n	8004a9a <UART_SetConfig+0x1ba>
 8004a68:	2b20      	cmp	r3, #32
 8004a6a:	d00a      	beq.n	8004a82 <UART_SetConfig+0x1a2>
 8004a6c:	2b20      	cmp	r3, #32
 8004a6e:	d814      	bhi.n	8004a9a <UART_SetConfig+0x1ba>
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d002      	beq.n	8004a7a <UART_SetConfig+0x19a>
 8004a74:	2b10      	cmp	r3, #16
 8004a76:	d008      	beq.n	8004a8a <UART_SetConfig+0x1aa>
 8004a78:	e00f      	b.n	8004a9a <UART_SetConfig+0x1ba>
 8004a7a:	2300      	movs	r3, #0
 8004a7c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004a80:	e0ad      	b.n	8004bde <UART_SetConfig+0x2fe>
 8004a82:	2302      	movs	r3, #2
 8004a84:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004a88:	e0a9      	b.n	8004bde <UART_SetConfig+0x2fe>
 8004a8a:	2304      	movs	r3, #4
 8004a8c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004a90:	e0a5      	b.n	8004bde <UART_SetConfig+0x2fe>
 8004a92:	2308      	movs	r3, #8
 8004a94:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004a98:	e0a1      	b.n	8004bde <UART_SetConfig+0x2fe>
 8004a9a:	2310      	movs	r3, #16
 8004a9c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004aa0:	e09d      	b.n	8004bde <UART_SetConfig+0x2fe>
 8004aa2:	697b      	ldr	r3, [r7, #20]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	4a4a      	ldr	r2, [pc, #296]	@ (8004bd0 <UART_SetConfig+0x2f0>)
 8004aa8:	4293      	cmp	r3, r2
 8004aaa:	d125      	bne.n	8004af8 <UART_SetConfig+0x218>
 8004aac:	4b45      	ldr	r3, [pc, #276]	@ (8004bc4 <UART_SetConfig+0x2e4>)
 8004aae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ab2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8004ab6:	2bc0      	cmp	r3, #192	@ 0xc0
 8004ab8:	d016      	beq.n	8004ae8 <UART_SetConfig+0x208>
 8004aba:	2bc0      	cmp	r3, #192	@ 0xc0
 8004abc:	d818      	bhi.n	8004af0 <UART_SetConfig+0x210>
 8004abe:	2b80      	cmp	r3, #128	@ 0x80
 8004ac0:	d00a      	beq.n	8004ad8 <UART_SetConfig+0x1f8>
 8004ac2:	2b80      	cmp	r3, #128	@ 0x80
 8004ac4:	d814      	bhi.n	8004af0 <UART_SetConfig+0x210>
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d002      	beq.n	8004ad0 <UART_SetConfig+0x1f0>
 8004aca:	2b40      	cmp	r3, #64	@ 0x40
 8004acc:	d008      	beq.n	8004ae0 <UART_SetConfig+0x200>
 8004ace:	e00f      	b.n	8004af0 <UART_SetConfig+0x210>
 8004ad0:	2300      	movs	r3, #0
 8004ad2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004ad6:	e082      	b.n	8004bde <UART_SetConfig+0x2fe>
 8004ad8:	2302      	movs	r3, #2
 8004ada:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004ade:	e07e      	b.n	8004bde <UART_SetConfig+0x2fe>
 8004ae0:	2304      	movs	r3, #4
 8004ae2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004ae6:	e07a      	b.n	8004bde <UART_SetConfig+0x2fe>
 8004ae8:	2308      	movs	r3, #8
 8004aea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004aee:	e076      	b.n	8004bde <UART_SetConfig+0x2fe>
 8004af0:	2310      	movs	r3, #16
 8004af2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004af6:	e072      	b.n	8004bde <UART_SetConfig+0x2fe>
 8004af8:	697b      	ldr	r3, [r7, #20]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	4a35      	ldr	r2, [pc, #212]	@ (8004bd4 <UART_SetConfig+0x2f4>)
 8004afe:	4293      	cmp	r3, r2
 8004b00:	d12a      	bne.n	8004b58 <UART_SetConfig+0x278>
 8004b02:	4b30      	ldr	r3, [pc, #192]	@ (8004bc4 <UART_SetConfig+0x2e4>)
 8004b04:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b08:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004b0c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004b10:	d01a      	beq.n	8004b48 <UART_SetConfig+0x268>
 8004b12:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004b16:	d81b      	bhi.n	8004b50 <UART_SetConfig+0x270>
 8004b18:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004b1c:	d00c      	beq.n	8004b38 <UART_SetConfig+0x258>
 8004b1e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004b22:	d815      	bhi.n	8004b50 <UART_SetConfig+0x270>
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d003      	beq.n	8004b30 <UART_SetConfig+0x250>
 8004b28:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004b2c:	d008      	beq.n	8004b40 <UART_SetConfig+0x260>
 8004b2e:	e00f      	b.n	8004b50 <UART_SetConfig+0x270>
 8004b30:	2300      	movs	r3, #0
 8004b32:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004b36:	e052      	b.n	8004bde <UART_SetConfig+0x2fe>
 8004b38:	2302      	movs	r3, #2
 8004b3a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004b3e:	e04e      	b.n	8004bde <UART_SetConfig+0x2fe>
 8004b40:	2304      	movs	r3, #4
 8004b42:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004b46:	e04a      	b.n	8004bde <UART_SetConfig+0x2fe>
 8004b48:	2308      	movs	r3, #8
 8004b4a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004b4e:	e046      	b.n	8004bde <UART_SetConfig+0x2fe>
 8004b50:	2310      	movs	r3, #16
 8004b52:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004b56:	e042      	b.n	8004bde <UART_SetConfig+0x2fe>
 8004b58:	697b      	ldr	r3, [r7, #20]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	4a17      	ldr	r2, [pc, #92]	@ (8004bbc <UART_SetConfig+0x2dc>)
 8004b5e:	4293      	cmp	r3, r2
 8004b60:	d13a      	bne.n	8004bd8 <UART_SetConfig+0x2f8>
 8004b62:	4b18      	ldr	r3, [pc, #96]	@ (8004bc4 <UART_SetConfig+0x2e4>)
 8004b64:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b68:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004b6c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004b70:	d01a      	beq.n	8004ba8 <UART_SetConfig+0x2c8>
 8004b72:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004b76:	d81b      	bhi.n	8004bb0 <UART_SetConfig+0x2d0>
 8004b78:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004b7c:	d00c      	beq.n	8004b98 <UART_SetConfig+0x2b8>
 8004b7e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004b82:	d815      	bhi.n	8004bb0 <UART_SetConfig+0x2d0>
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d003      	beq.n	8004b90 <UART_SetConfig+0x2b0>
 8004b88:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b8c:	d008      	beq.n	8004ba0 <UART_SetConfig+0x2c0>
 8004b8e:	e00f      	b.n	8004bb0 <UART_SetConfig+0x2d0>
 8004b90:	2300      	movs	r3, #0
 8004b92:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004b96:	e022      	b.n	8004bde <UART_SetConfig+0x2fe>
 8004b98:	2302      	movs	r3, #2
 8004b9a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004b9e:	e01e      	b.n	8004bde <UART_SetConfig+0x2fe>
 8004ba0:	2304      	movs	r3, #4
 8004ba2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004ba6:	e01a      	b.n	8004bde <UART_SetConfig+0x2fe>
 8004ba8:	2308      	movs	r3, #8
 8004baa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004bae:	e016      	b.n	8004bde <UART_SetConfig+0x2fe>
 8004bb0:	2310      	movs	r3, #16
 8004bb2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004bb6:	e012      	b.n	8004bde <UART_SetConfig+0x2fe>
 8004bb8:	cfff69f3 	.word	0xcfff69f3
 8004bbc:	40008000 	.word	0x40008000
 8004bc0:	40013800 	.word	0x40013800
 8004bc4:	40021000 	.word	0x40021000
 8004bc8:	40004400 	.word	0x40004400
 8004bcc:	40004800 	.word	0x40004800
 8004bd0:	40004c00 	.word	0x40004c00
 8004bd4:	40005000 	.word	0x40005000
 8004bd8:	2310      	movs	r3, #16
 8004bda:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004bde:	697b      	ldr	r3, [r7, #20]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	4aae      	ldr	r2, [pc, #696]	@ (8004e9c <UART_SetConfig+0x5bc>)
 8004be4:	4293      	cmp	r3, r2
 8004be6:	f040 8097 	bne.w	8004d18 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004bea:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004bee:	2b08      	cmp	r3, #8
 8004bf0:	d823      	bhi.n	8004c3a <UART_SetConfig+0x35a>
 8004bf2:	a201      	add	r2, pc, #4	@ (adr r2, 8004bf8 <UART_SetConfig+0x318>)
 8004bf4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004bf8:	08004c1d 	.word	0x08004c1d
 8004bfc:	08004c3b 	.word	0x08004c3b
 8004c00:	08004c25 	.word	0x08004c25
 8004c04:	08004c3b 	.word	0x08004c3b
 8004c08:	08004c2b 	.word	0x08004c2b
 8004c0c:	08004c3b 	.word	0x08004c3b
 8004c10:	08004c3b 	.word	0x08004c3b
 8004c14:	08004c3b 	.word	0x08004c3b
 8004c18:	08004c33 	.word	0x08004c33
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004c1c:	f7fd feb6 	bl	800298c <HAL_RCC_GetPCLK1Freq>
 8004c20:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004c22:	e010      	b.n	8004c46 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004c24:	4b9e      	ldr	r3, [pc, #632]	@ (8004ea0 <UART_SetConfig+0x5c0>)
 8004c26:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004c28:	e00d      	b.n	8004c46 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004c2a:	f7fd fe41 	bl	80028b0 <HAL_RCC_GetSysClockFreq>
 8004c2e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004c30:	e009      	b.n	8004c46 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004c32:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004c36:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004c38:	e005      	b.n	8004c46 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8004c3a:	2300      	movs	r3, #0
 8004c3c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8004c3e:	2301      	movs	r3, #1
 8004c40:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8004c44:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004c46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	f000 8130 	beq.w	8004eae <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8004c4e:	697b      	ldr	r3, [r7, #20]
 8004c50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c52:	4a94      	ldr	r2, [pc, #592]	@ (8004ea4 <UART_SetConfig+0x5c4>)
 8004c54:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004c58:	461a      	mov	r2, r3
 8004c5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c5c:	fbb3 f3f2 	udiv	r3, r3, r2
 8004c60:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004c62:	697b      	ldr	r3, [r7, #20]
 8004c64:	685a      	ldr	r2, [r3, #4]
 8004c66:	4613      	mov	r3, r2
 8004c68:	005b      	lsls	r3, r3, #1
 8004c6a:	4413      	add	r3, r2
 8004c6c:	69ba      	ldr	r2, [r7, #24]
 8004c6e:	429a      	cmp	r2, r3
 8004c70:	d305      	bcc.n	8004c7e <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8004c72:	697b      	ldr	r3, [r7, #20]
 8004c74:	685b      	ldr	r3, [r3, #4]
 8004c76:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004c78:	69ba      	ldr	r2, [r7, #24]
 8004c7a:	429a      	cmp	r2, r3
 8004c7c:	d903      	bls.n	8004c86 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8004c7e:	2301      	movs	r3, #1
 8004c80:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8004c84:	e113      	b.n	8004eae <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004c86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c88:	2200      	movs	r2, #0
 8004c8a:	60bb      	str	r3, [r7, #8]
 8004c8c:	60fa      	str	r2, [r7, #12]
 8004c8e:	697b      	ldr	r3, [r7, #20]
 8004c90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c92:	4a84      	ldr	r2, [pc, #528]	@ (8004ea4 <UART_SetConfig+0x5c4>)
 8004c94:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004c98:	b29b      	uxth	r3, r3
 8004c9a:	2200      	movs	r2, #0
 8004c9c:	603b      	str	r3, [r7, #0]
 8004c9e:	607a      	str	r2, [r7, #4]
 8004ca0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004ca4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004ca8:	f7fb fb3e 	bl	8000328 <__aeabi_uldivmod>
 8004cac:	4602      	mov	r2, r0
 8004cae:	460b      	mov	r3, r1
 8004cb0:	4610      	mov	r0, r2
 8004cb2:	4619      	mov	r1, r3
 8004cb4:	f04f 0200 	mov.w	r2, #0
 8004cb8:	f04f 0300 	mov.w	r3, #0
 8004cbc:	020b      	lsls	r3, r1, #8
 8004cbe:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8004cc2:	0202      	lsls	r2, r0, #8
 8004cc4:	6979      	ldr	r1, [r7, #20]
 8004cc6:	6849      	ldr	r1, [r1, #4]
 8004cc8:	0849      	lsrs	r1, r1, #1
 8004cca:	2000      	movs	r0, #0
 8004ccc:	460c      	mov	r4, r1
 8004cce:	4605      	mov	r5, r0
 8004cd0:	eb12 0804 	adds.w	r8, r2, r4
 8004cd4:	eb43 0905 	adc.w	r9, r3, r5
 8004cd8:	697b      	ldr	r3, [r7, #20]
 8004cda:	685b      	ldr	r3, [r3, #4]
 8004cdc:	2200      	movs	r2, #0
 8004cde:	469a      	mov	sl, r3
 8004ce0:	4693      	mov	fp, r2
 8004ce2:	4652      	mov	r2, sl
 8004ce4:	465b      	mov	r3, fp
 8004ce6:	4640      	mov	r0, r8
 8004ce8:	4649      	mov	r1, r9
 8004cea:	f7fb fb1d 	bl	8000328 <__aeabi_uldivmod>
 8004cee:	4602      	mov	r2, r0
 8004cf0:	460b      	mov	r3, r1
 8004cf2:	4613      	mov	r3, r2
 8004cf4:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004cf6:	6a3b      	ldr	r3, [r7, #32]
 8004cf8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004cfc:	d308      	bcc.n	8004d10 <UART_SetConfig+0x430>
 8004cfe:	6a3b      	ldr	r3, [r7, #32]
 8004d00:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004d04:	d204      	bcs.n	8004d10 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8004d06:	697b      	ldr	r3, [r7, #20]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	6a3a      	ldr	r2, [r7, #32]
 8004d0c:	60da      	str	r2, [r3, #12]
 8004d0e:	e0ce      	b.n	8004eae <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8004d10:	2301      	movs	r3, #1
 8004d12:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8004d16:	e0ca      	b.n	8004eae <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004d18:	697b      	ldr	r3, [r7, #20]
 8004d1a:	69db      	ldr	r3, [r3, #28]
 8004d1c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004d20:	d166      	bne.n	8004df0 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8004d22:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004d26:	2b08      	cmp	r3, #8
 8004d28:	d827      	bhi.n	8004d7a <UART_SetConfig+0x49a>
 8004d2a:	a201      	add	r2, pc, #4	@ (adr r2, 8004d30 <UART_SetConfig+0x450>)
 8004d2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d30:	08004d55 	.word	0x08004d55
 8004d34:	08004d5d 	.word	0x08004d5d
 8004d38:	08004d65 	.word	0x08004d65
 8004d3c:	08004d7b 	.word	0x08004d7b
 8004d40:	08004d6b 	.word	0x08004d6b
 8004d44:	08004d7b 	.word	0x08004d7b
 8004d48:	08004d7b 	.word	0x08004d7b
 8004d4c:	08004d7b 	.word	0x08004d7b
 8004d50:	08004d73 	.word	0x08004d73
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004d54:	f7fd fe1a 	bl	800298c <HAL_RCC_GetPCLK1Freq>
 8004d58:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004d5a:	e014      	b.n	8004d86 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004d5c:	f7fd fe2c 	bl	80029b8 <HAL_RCC_GetPCLK2Freq>
 8004d60:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004d62:	e010      	b.n	8004d86 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004d64:	4b4e      	ldr	r3, [pc, #312]	@ (8004ea0 <UART_SetConfig+0x5c0>)
 8004d66:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004d68:	e00d      	b.n	8004d86 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004d6a:	f7fd fda1 	bl	80028b0 <HAL_RCC_GetSysClockFreq>
 8004d6e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004d70:	e009      	b.n	8004d86 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004d72:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004d76:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004d78:	e005      	b.n	8004d86 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8004d7a:	2300      	movs	r3, #0
 8004d7c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8004d7e:	2301      	movs	r3, #1
 8004d80:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8004d84:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004d86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	f000 8090 	beq.w	8004eae <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004d8e:	697b      	ldr	r3, [r7, #20]
 8004d90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d92:	4a44      	ldr	r2, [pc, #272]	@ (8004ea4 <UART_SetConfig+0x5c4>)
 8004d94:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004d98:	461a      	mov	r2, r3
 8004d9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d9c:	fbb3 f3f2 	udiv	r3, r3, r2
 8004da0:	005a      	lsls	r2, r3, #1
 8004da2:	697b      	ldr	r3, [r7, #20]
 8004da4:	685b      	ldr	r3, [r3, #4]
 8004da6:	085b      	lsrs	r3, r3, #1
 8004da8:	441a      	add	r2, r3
 8004daa:	697b      	ldr	r3, [r7, #20]
 8004dac:	685b      	ldr	r3, [r3, #4]
 8004dae:	fbb2 f3f3 	udiv	r3, r2, r3
 8004db2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004db4:	6a3b      	ldr	r3, [r7, #32]
 8004db6:	2b0f      	cmp	r3, #15
 8004db8:	d916      	bls.n	8004de8 <UART_SetConfig+0x508>
 8004dba:	6a3b      	ldr	r3, [r7, #32]
 8004dbc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004dc0:	d212      	bcs.n	8004de8 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004dc2:	6a3b      	ldr	r3, [r7, #32]
 8004dc4:	b29b      	uxth	r3, r3
 8004dc6:	f023 030f 	bic.w	r3, r3, #15
 8004dca:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004dcc:	6a3b      	ldr	r3, [r7, #32]
 8004dce:	085b      	lsrs	r3, r3, #1
 8004dd0:	b29b      	uxth	r3, r3
 8004dd2:	f003 0307 	and.w	r3, r3, #7
 8004dd6:	b29a      	uxth	r2, r3
 8004dd8:	8bfb      	ldrh	r3, [r7, #30]
 8004dda:	4313      	orrs	r3, r2
 8004ddc:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8004dde:	697b      	ldr	r3, [r7, #20]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	8bfa      	ldrh	r2, [r7, #30]
 8004de4:	60da      	str	r2, [r3, #12]
 8004de6:	e062      	b.n	8004eae <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8004de8:	2301      	movs	r3, #1
 8004dea:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8004dee:	e05e      	b.n	8004eae <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004df0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004df4:	2b08      	cmp	r3, #8
 8004df6:	d828      	bhi.n	8004e4a <UART_SetConfig+0x56a>
 8004df8:	a201      	add	r2, pc, #4	@ (adr r2, 8004e00 <UART_SetConfig+0x520>)
 8004dfa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004dfe:	bf00      	nop
 8004e00:	08004e25 	.word	0x08004e25
 8004e04:	08004e2d 	.word	0x08004e2d
 8004e08:	08004e35 	.word	0x08004e35
 8004e0c:	08004e4b 	.word	0x08004e4b
 8004e10:	08004e3b 	.word	0x08004e3b
 8004e14:	08004e4b 	.word	0x08004e4b
 8004e18:	08004e4b 	.word	0x08004e4b
 8004e1c:	08004e4b 	.word	0x08004e4b
 8004e20:	08004e43 	.word	0x08004e43
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004e24:	f7fd fdb2 	bl	800298c <HAL_RCC_GetPCLK1Freq>
 8004e28:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004e2a:	e014      	b.n	8004e56 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004e2c:	f7fd fdc4 	bl	80029b8 <HAL_RCC_GetPCLK2Freq>
 8004e30:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004e32:	e010      	b.n	8004e56 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004e34:	4b1a      	ldr	r3, [pc, #104]	@ (8004ea0 <UART_SetConfig+0x5c0>)
 8004e36:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004e38:	e00d      	b.n	8004e56 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004e3a:	f7fd fd39 	bl	80028b0 <HAL_RCC_GetSysClockFreq>
 8004e3e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004e40:	e009      	b.n	8004e56 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004e42:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004e46:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004e48:	e005      	b.n	8004e56 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8004e4a:	2300      	movs	r3, #0
 8004e4c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8004e4e:	2301      	movs	r3, #1
 8004e50:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8004e54:	bf00      	nop
    }

    if (pclk != 0U)
 8004e56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d028      	beq.n	8004eae <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004e5c:	697b      	ldr	r3, [r7, #20]
 8004e5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e60:	4a10      	ldr	r2, [pc, #64]	@ (8004ea4 <UART_SetConfig+0x5c4>)
 8004e62:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004e66:	461a      	mov	r2, r3
 8004e68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e6a:	fbb3 f2f2 	udiv	r2, r3, r2
 8004e6e:	697b      	ldr	r3, [r7, #20]
 8004e70:	685b      	ldr	r3, [r3, #4]
 8004e72:	085b      	lsrs	r3, r3, #1
 8004e74:	441a      	add	r2, r3
 8004e76:	697b      	ldr	r3, [r7, #20]
 8004e78:	685b      	ldr	r3, [r3, #4]
 8004e7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e7e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004e80:	6a3b      	ldr	r3, [r7, #32]
 8004e82:	2b0f      	cmp	r3, #15
 8004e84:	d910      	bls.n	8004ea8 <UART_SetConfig+0x5c8>
 8004e86:	6a3b      	ldr	r3, [r7, #32]
 8004e88:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004e8c:	d20c      	bcs.n	8004ea8 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004e8e:	6a3b      	ldr	r3, [r7, #32]
 8004e90:	b29a      	uxth	r2, r3
 8004e92:	697b      	ldr	r3, [r7, #20]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	60da      	str	r2, [r3, #12]
 8004e98:	e009      	b.n	8004eae <UART_SetConfig+0x5ce>
 8004e9a:	bf00      	nop
 8004e9c:	40008000 	.word	0x40008000
 8004ea0:	00f42400 	.word	0x00f42400
 8004ea4:	0800565c 	.word	0x0800565c
      }
      else
      {
        ret = HAL_ERROR;
 8004ea8:	2301      	movs	r3, #1
 8004eaa:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8004eae:	697b      	ldr	r3, [r7, #20]
 8004eb0:	2201      	movs	r2, #1
 8004eb2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8004eb6:	697b      	ldr	r3, [r7, #20]
 8004eb8:	2201      	movs	r2, #1
 8004eba:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004ebe:	697b      	ldr	r3, [r7, #20]
 8004ec0:	2200      	movs	r2, #0
 8004ec2:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8004ec4:	697b      	ldr	r3, [r7, #20]
 8004ec6:	2200      	movs	r2, #0
 8004ec8:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8004eca:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8004ece:	4618      	mov	r0, r3
 8004ed0:	3730      	adds	r7, #48	@ 0x30
 8004ed2:	46bd      	mov	sp, r7
 8004ed4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08004ed8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004ed8:	b480      	push	{r7}
 8004eda:	b083      	sub	sp, #12
 8004edc:	af00      	add	r7, sp, #0
 8004ede:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ee4:	f003 0308 	and.w	r3, r3, #8
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d00a      	beq.n	8004f02 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	685b      	ldr	r3, [r3, #4]
 8004ef2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	430a      	orrs	r2, r1
 8004f00:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f06:	f003 0301 	and.w	r3, r3, #1
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d00a      	beq.n	8004f24 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	685b      	ldr	r3, [r3, #4]
 8004f14:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	430a      	orrs	r2, r1
 8004f22:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f28:	f003 0302 	and.w	r3, r3, #2
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d00a      	beq.n	8004f46 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	685b      	ldr	r3, [r3, #4]
 8004f36:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	430a      	orrs	r2, r1
 8004f44:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f4a:	f003 0304 	and.w	r3, r3, #4
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d00a      	beq.n	8004f68 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	685b      	ldr	r3, [r3, #4]
 8004f58:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	430a      	orrs	r2, r1
 8004f66:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f6c:	f003 0310 	and.w	r3, r3, #16
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d00a      	beq.n	8004f8a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	689b      	ldr	r3, [r3, #8]
 8004f7a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	430a      	orrs	r2, r1
 8004f88:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f8e:	f003 0320 	and.w	r3, r3, #32
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d00a      	beq.n	8004fac <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	689b      	ldr	r3, [r3, #8]
 8004f9c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	430a      	orrs	r2, r1
 8004faa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fb0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d01a      	beq.n	8004fee <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	685b      	ldr	r3, [r3, #4]
 8004fbe:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	430a      	orrs	r2, r1
 8004fcc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004fd2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004fd6:	d10a      	bne.n	8004fee <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	685b      	ldr	r3, [r3, #4]
 8004fde:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	430a      	orrs	r2, r1
 8004fec:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ff2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d00a      	beq.n	8005010 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	685b      	ldr	r3, [r3, #4]
 8005000:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	430a      	orrs	r2, r1
 800500e:	605a      	str	r2, [r3, #4]
  }
}
 8005010:	bf00      	nop
 8005012:	370c      	adds	r7, #12
 8005014:	46bd      	mov	sp, r7
 8005016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800501a:	4770      	bx	lr

0800501c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800501c:	b580      	push	{r7, lr}
 800501e:	b098      	sub	sp, #96	@ 0x60
 8005020:	af02      	add	r7, sp, #8
 8005022:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	2200      	movs	r2, #0
 8005028:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800502c:	f7fc fabe 	bl	80015ac <HAL_GetTick>
 8005030:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	f003 0308 	and.w	r3, r3, #8
 800503c:	2b08      	cmp	r3, #8
 800503e:	d12f      	bne.n	80050a0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005040:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005044:	9300      	str	r3, [sp, #0]
 8005046:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005048:	2200      	movs	r2, #0
 800504a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800504e:	6878      	ldr	r0, [r7, #4]
 8005050:	f000 f88e 	bl	8005170 <UART_WaitOnFlagUntilTimeout>
 8005054:	4603      	mov	r3, r0
 8005056:	2b00      	cmp	r3, #0
 8005058:	d022      	beq.n	80050a0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005060:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005062:	e853 3f00 	ldrex	r3, [r3]
 8005066:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005068:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800506a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800506e:	653b      	str	r3, [r7, #80]	@ 0x50
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	461a      	mov	r2, r3
 8005076:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005078:	647b      	str	r3, [r7, #68]	@ 0x44
 800507a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800507c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800507e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005080:	e841 2300 	strex	r3, r2, [r1]
 8005084:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005086:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005088:	2b00      	cmp	r3, #0
 800508a:	d1e6      	bne.n	800505a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	2220      	movs	r2, #32
 8005090:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	2200      	movs	r2, #0
 8005098:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800509c:	2303      	movs	r3, #3
 800509e:	e063      	b.n	8005168 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	f003 0304 	and.w	r3, r3, #4
 80050aa:	2b04      	cmp	r3, #4
 80050ac:	d149      	bne.n	8005142 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80050ae:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80050b2:	9300      	str	r3, [sp, #0]
 80050b4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80050b6:	2200      	movs	r2, #0
 80050b8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80050bc:	6878      	ldr	r0, [r7, #4]
 80050be:	f000 f857 	bl	8005170 <UART_WaitOnFlagUntilTimeout>
 80050c2:	4603      	mov	r3, r0
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d03c      	beq.n	8005142 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050d0:	e853 3f00 	ldrex	r3, [r3]
 80050d4:	623b      	str	r3, [r7, #32]
   return(result);
 80050d6:	6a3b      	ldr	r3, [r7, #32]
 80050d8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80050dc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	461a      	mov	r2, r3
 80050e4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80050e6:	633b      	str	r3, [r7, #48]	@ 0x30
 80050e8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050ea:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80050ec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80050ee:	e841 2300 	strex	r3, r2, [r1]
 80050f2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80050f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d1e6      	bne.n	80050c8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	3308      	adds	r3, #8
 8005100:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005102:	693b      	ldr	r3, [r7, #16]
 8005104:	e853 3f00 	ldrex	r3, [r3]
 8005108:	60fb      	str	r3, [r7, #12]
   return(result);
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	f023 0301 	bic.w	r3, r3, #1
 8005110:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	3308      	adds	r3, #8
 8005118:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800511a:	61fa      	str	r2, [r7, #28]
 800511c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800511e:	69b9      	ldr	r1, [r7, #24]
 8005120:	69fa      	ldr	r2, [r7, #28]
 8005122:	e841 2300 	strex	r3, r2, [r1]
 8005126:	617b      	str	r3, [r7, #20]
   return(result);
 8005128:	697b      	ldr	r3, [r7, #20]
 800512a:	2b00      	cmp	r3, #0
 800512c:	d1e5      	bne.n	80050fa <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	2220      	movs	r2, #32
 8005132:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	2200      	movs	r2, #0
 800513a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800513e:	2303      	movs	r3, #3
 8005140:	e012      	b.n	8005168 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	2220      	movs	r2, #32
 8005146:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	2220      	movs	r2, #32
 800514e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	2200      	movs	r2, #0
 8005156:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	2200      	movs	r2, #0
 800515c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	2200      	movs	r2, #0
 8005162:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005166:	2300      	movs	r3, #0
}
 8005168:	4618      	mov	r0, r3
 800516a:	3758      	adds	r7, #88	@ 0x58
 800516c:	46bd      	mov	sp, r7
 800516e:	bd80      	pop	{r7, pc}

08005170 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005170:	b580      	push	{r7, lr}
 8005172:	b084      	sub	sp, #16
 8005174:	af00      	add	r7, sp, #0
 8005176:	60f8      	str	r0, [r7, #12]
 8005178:	60b9      	str	r1, [r7, #8]
 800517a:	603b      	str	r3, [r7, #0]
 800517c:	4613      	mov	r3, r2
 800517e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005180:	e04f      	b.n	8005222 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005182:	69bb      	ldr	r3, [r7, #24]
 8005184:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005188:	d04b      	beq.n	8005222 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800518a:	f7fc fa0f 	bl	80015ac <HAL_GetTick>
 800518e:	4602      	mov	r2, r0
 8005190:	683b      	ldr	r3, [r7, #0]
 8005192:	1ad3      	subs	r3, r2, r3
 8005194:	69ba      	ldr	r2, [r7, #24]
 8005196:	429a      	cmp	r2, r3
 8005198:	d302      	bcc.n	80051a0 <UART_WaitOnFlagUntilTimeout+0x30>
 800519a:	69bb      	ldr	r3, [r7, #24]
 800519c:	2b00      	cmp	r3, #0
 800519e:	d101      	bne.n	80051a4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80051a0:	2303      	movs	r3, #3
 80051a2:	e04e      	b.n	8005242 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	f003 0304 	and.w	r3, r3, #4
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d037      	beq.n	8005222 <UART_WaitOnFlagUntilTimeout+0xb2>
 80051b2:	68bb      	ldr	r3, [r7, #8]
 80051b4:	2b80      	cmp	r3, #128	@ 0x80
 80051b6:	d034      	beq.n	8005222 <UART_WaitOnFlagUntilTimeout+0xb2>
 80051b8:	68bb      	ldr	r3, [r7, #8]
 80051ba:	2b40      	cmp	r3, #64	@ 0x40
 80051bc:	d031      	beq.n	8005222 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	69db      	ldr	r3, [r3, #28]
 80051c4:	f003 0308 	and.w	r3, r3, #8
 80051c8:	2b08      	cmp	r3, #8
 80051ca:	d110      	bne.n	80051ee <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	2208      	movs	r2, #8
 80051d2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80051d4:	68f8      	ldr	r0, [r7, #12]
 80051d6:	f000 f838 	bl	800524a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	2208      	movs	r2, #8
 80051de:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	2200      	movs	r2, #0
 80051e6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80051ea:	2301      	movs	r3, #1
 80051ec:	e029      	b.n	8005242 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	69db      	ldr	r3, [r3, #28]
 80051f4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80051f8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80051fc:	d111      	bne.n	8005222 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005206:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005208:	68f8      	ldr	r0, [r7, #12]
 800520a:	f000 f81e 	bl	800524a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	2220      	movs	r2, #32
 8005212:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	2200      	movs	r2, #0
 800521a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800521e:	2303      	movs	r3, #3
 8005220:	e00f      	b.n	8005242 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	69da      	ldr	r2, [r3, #28]
 8005228:	68bb      	ldr	r3, [r7, #8]
 800522a:	4013      	ands	r3, r2
 800522c:	68ba      	ldr	r2, [r7, #8]
 800522e:	429a      	cmp	r2, r3
 8005230:	bf0c      	ite	eq
 8005232:	2301      	moveq	r3, #1
 8005234:	2300      	movne	r3, #0
 8005236:	b2db      	uxtb	r3, r3
 8005238:	461a      	mov	r2, r3
 800523a:	79fb      	ldrb	r3, [r7, #7]
 800523c:	429a      	cmp	r2, r3
 800523e:	d0a0      	beq.n	8005182 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005240:	2300      	movs	r3, #0
}
 8005242:	4618      	mov	r0, r3
 8005244:	3710      	adds	r7, #16
 8005246:	46bd      	mov	sp, r7
 8005248:	bd80      	pop	{r7, pc}

0800524a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800524a:	b480      	push	{r7}
 800524c:	b095      	sub	sp, #84	@ 0x54
 800524e:	af00      	add	r7, sp, #0
 8005250:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005258:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800525a:	e853 3f00 	ldrex	r3, [r3]
 800525e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005260:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005262:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005266:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	461a      	mov	r2, r3
 800526e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005270:	643b      	str	r3, [r7, #64]	@ 0x40
 8005272:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005274:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005276:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005278:	e841 2300 	strex	r3, r2, [r1]
 800527c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800527e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005280:	2b00      	cmp	r3, #0
 8005282:	d1e6      	bne.n	8005252 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	3308      	adds	r3, #8
 800528a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800528c:	6a3b      	ldr	r3, [r7, #32]
 800528e:	e853 3f00 	ldrex	r3, [r3]
 8005292:	61fb      	str	r3, [r7, #28]
   return(result);
 8005294:	69fb      	ldr	r3, [r7, #28]
 8005296:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800529a:	f023 0301 	bic.w	r3, r3, #1
 800529e:	64bb      	str	r3, [r7, #72]	@ 0x48
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	3308      	adds	r3, #8
 80052a6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80052a8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80052aa:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052ac:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80052ae:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80052b0:	e841 2300 	strex	r3, r2, [r1]
 80052b4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80052b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d1e3      	bne.n	8005284 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80052c0:	2b01      	cmp	r3, #1
 80052c2:	d118      	bne.n	80052f6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	e853 3f00 	ldrex	r3, [r3]
 80052d0:	60bb      	str	r3, [r7, #8]
   return(result);
 80052d2:	68bb      	ldr	r3, [r7, #8]
 80052d4:	f023 0310 	bic.w	r3, r3, #16
 80052d8:	647b      	str	r3, [r7, #68]	@ 0x44
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	461a      	mov	r2, r3
 80052e0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80052e2:	61bb      	str	r3, [r7, #24]
 80052e4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052e6:	6979      	ldr	r1, [r7, #20]
 80052e8:	69ba      	ldr	r2, [r7, #24]
 80052ea:	e841 2300 	strex	r3, r2, [r1]
 80052ee:	613b      	str	r3, [r7, #16]
   return(result);
 80052f0:	693b      	ldr	r3, [r7, #16]
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d1e6      	bne.n	80052c4 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	2220      	movs	r2, #32
 80052fa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	2200      	movs	r2, #0
 8005302:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	2200      	movs	r2, #0
 8005308:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800530a:	bf00      	nop
 800530c:	3754      	adds	r7, #84	@ 0x54
 800530e:	46bd      	mov	sp, r7
 8005310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005314:	4770      	bx	lr

08005316 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005316:	b580      	push	{r7, lr}
 8005318:	b084      	sub	sp, #16
 800531a:	af00      	add	r7, sp, #0
 800531c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005322:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	2200      	movs	r2, #0
 8005328:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800532c:	68f8      	ldr	r0, [r7, #12]
 800532e:	f7ff fac1 	bl	80048b4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005332:	bf00      	nop
 8005334:	3710      	adds	r7, #16
 8005336:	46bd      	mov	sp, r7
 8005338:	bd80      	pop	{r7, pc}

0800533a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800533a:	b580      	push	{r7, lr}
 800533c:	b088      	sub	sp, #32
 800533e:	af00      	add	r7, sp, #0
 8005340:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	e853 3f00 	ldrex	r3, [r3]
 800534e:	60bb      	str	r3, [r7, #8]
   return(result);
 8005350:	68bb      	ldr	r3, [r7, #8]
 8005352:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005356:	61fb      	str	r3, [r7, #28]
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	461a      	mov	r2, r3
 800535e:	69fb      	ldr	r3, [r7, #28]
 8005360:	61bb      	str	r3, [r7, #24]
 8005362:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005364:	6979      	ldr	r1, [r7, #20]
 8005366:	69ba      	ldr	r2, [r7, #24]
 8005368:	e841 2300 	strex	r3, r2, [r1]
 800536c:	613b      	str	r3, [r7, #16]
   return(result);
 800536e:	693b      	ldr	r3, [r7, #16]
 8005370:	2b00      	cmp	r3, #0
 8005372:	d1e6      	bne.n	8005342 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	2220      	movs	r2, #32
 8005378:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	2200      	movs	r2, #0
 8005380:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005382:	6878      	ldr	r0, [r7, #4]
 8005384:	f7ff fa8c 	bl	80048a0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005388:	bf00      	nop
 800538a:	3720      	adds	r7, #32
 800538c:	46bd      	mov	sp, r7
 800538e:	bd80      	pop	{r7, pc}

08005390 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8005390:	b480      	push	{r7}
 8005392:	b083      	sub	sp, #12
 8005394:	af00      	add	r7, sp, #0
 8005396:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8005398:	bf00      	nop
 800539a:	370c      	adds	r7, #12
 800539c:	46bd      	mov	sp, r7
 800539e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053a2:	4770      	bx	lr

080053a4 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80053a4:	b480      	push	{r7}
 80053a6:	b083      	sub	sp, #12
 80053a8:	af00      	add	r7, sp, #0
 80053aa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80053ac:	bf00      	nop
 80053ae:	370c      	adds	r7, #12
 80053b0:	46bd      	mov	sp, r7
 80053b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053b6:	4770      	bx	lr

080053b8 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80053b8:	b480      	push	{r7}
 80053ba:	b083      	sub	sp, #12
 80053bc:	af00      	add	r7, sp, #0
 80053be:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80053c0:	bf00      	nop
 80053c2:	370c      	adds	r7, #12
 80053c4:	46bd      	mov	sp, r7
 80053c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ca:	4770      	bx	lr

080053cc <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80053cc:	b480      	push	{r7}
 80053ce:	b085      	sub	sp, #20
 80053d0:	af00      	add	r7, sp, #0
 80053d2:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80053da:	2b01      	cmp	r3, #1
 80053dc:	d101      	bne.n	80053e2 <HAL_UARTEx_DisableFifoMode+0x16>
 80053de:	2302      	movs	r3, #2
 80053e0:	e027      	b.n	8005432 <HAL_UARTEx_DisableFifoMode+0x66>
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	2201      	movs	r2, #1
 80053e6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	2224      	movs	r2, #36	@ 0x24
 80053ee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	681a      	ldr	r2, [r3, #0]
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	f022 0201 	bic.w	r2, r2, #1
 8005408:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8005410:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	2200      	movs	r2, #0
 8005416:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	68fa      	ldr	r2, [r7, #12]
 800541e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	2220      	movs	r2, #32
 8005424:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	2200      	movs	r2, #0
 800542c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005430:	2300      	movs	r3, #0
}
 8005432:	4618      	mov	r0, r3
 8005434:	3714      	adds	r7, #20
 8005436:	46bd      	mov	sp, r7
 8005438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800543c:	4770      	bx	lr

0800543e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800543e:	b580      	push	{r7, lr}
 8005440:	b084      	sub	sp, #16
 8005442:	af00      	add	r7, sp, #0
 8005444:	6078      	str	r0, [r7, #4]
 8005446:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800544e:	2b01      	cmp	r3, #1
 8005450:	d101      	bne.n	8005456 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8005452:	2302      	movs	r3, #2
 8005454:	e02d      	b.n	80054b2 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	2201      	movs	r2, #1
 800545a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	2224      	movs	r2, #36	@ 0x24
 8005462:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	681a      	ldr	r2, [r3, #0]
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	f022 0201 	bic.w	r2, r2, #1
 800547c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	689b      	ldr	r3, [r3, #8]
 8005484:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	683a      	ldr	r2, [r7, #0]
 800548e:	430a      	orrs	r2, r1
 8005490:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005492:	6878      	ldr	r0, [r7, #4]
 8005494:	f000 f850 	bl	8005538 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	68fa      	ldr	r2, [r7, #12]
 800549e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	2220      	movs	r2, #32
 80054a4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	2200      	movs	r2, #0
 80054ac:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80054b0:	2300      	movs	r3, #0
}
 80054b2:	4618      	mov	r0, r3
 80054b4:	3710      	adds	r7, #16
 80054b6:	46bd      	mov	sp, r7
 80054b8:	bd80      	pop	{r7, pc}

080054ba <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80054ba:	b580      	push	{r7, lr}
 80054bc:	b084      	sub	sp, #16
 80054be:	af00      	add	r7, sp, #0
 80054c0:	6078      	str	r0, [r7, #4]
 80054c2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80054ca:	2b01      	cmp	r3, #1
 80054cc:	d101      	bne.n	80054d2 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80054ce:	2302      	movs	r3, #2
 80054d0:	e02d      	b.n	800552e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	2201      	movs	r2, #1
 80054d6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	2224      	movs	r2, #36	@ 0x24
 80054de:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	681a      	ldr	r2, [r3, #0]
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	f022 0201 	bic.w	r2, r2, #1
 80054f8:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	689b      	ldr	r3, [r3, #8]
 8005500:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	683a      	ldr	r2, [r7, #0]
 800550a:	430a      	orrs	r2, r1
 800550c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800550e:	6878      	ldr	r0, [r7, #4]
 8005510:	f000 f812 	bl	8005538 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	68fa      	ldr	r2, [r7, #12]
 800551a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	2220      	movs	r2, #32
 8005520:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	2200      	movs	r2, #0
 8005528:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800552c:	2300      	movs	r3, #0
}
 800552e:	4618      	mov	r0, r3
 8005530:	3710      	adds	r7, #16
 8005532:	46bd      	mov	sp, r7
 8005534:	bd80      	pop	{r7, pc}
	...

08005538 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005538:	b480      	push	{r7}
 800553a:	b085      	sub	sp, #20
 800553c:	af00      	add	r7, sp, #0
 800553e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005544:	2b00      	cmp	r3, #0
 8005546:	d108      	bne.n	800555a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	2201      	movs	r2, #1
 800554c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	2201      	movs	r2, #1
 8005554:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8005558:	e031      	b.n	80055be <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800555a:	2308      	movs	r3, #8
 800555c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800555e:	2308      	movs	r3, #8
 8005560:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	689b      	ldr	r3, [r3, #8]
 8005568:	0e5b      	lsrs	r3, r3, #25
 800556a:	b2db      	uxtb	r3, r3
 800556c:	f003 0307 	and.w	r3, r3, #7
 8005570:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	689b      	ldr	r3, [r3, #8]
 8005578:	0f5b      	lsrs	r3, r3, #29
 800557a:	b2db      	uxtb	r3, r3
 800557c:	f003 0307 	and.w	r3, r3, #7
 8005580:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005582:	7bbb      	ldrb	r3, [r7, #14]
 8005584:	7b3a      	ldrb	r2, [r7, #12]
 8005586:	4911      	ldr	r1, [pc, #68]	@ (80055cc <UARTEx_SetNbDataToProcess+0x94>)
 8005588:	5c8a      	ldrb	r2, [r1, r2]
 800558a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800558e:	7b3a      	ldrb	r2, [r7, #12]
 8005590:	490f      	ldr	r1, [pc, #60]	@ (80055d0 <UARTEx_SetNbDataToProcess+0x98>)
 8005592:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005594:	fb93 f3f2 	sdiv	r3, r3, r2
 8005598:	b29a      	uxth	r2, r3
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80055a0:	7bfb      	ldrb	r3, [r7, #15]
 80055a2:	7b7a      	ldrb	r2, [r7, #13]
 80055a4:	4909      	ldr	r1, [pc, #36]	@ (80055cc <UARTEx_SetNbDataToProcess+0x94>)
 80055a6:	5c8a      	ldrb	r2, [r1, r2]
 80055a8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80055ac:	7b7a      	ldrb	r2, [r7, #13]
 80055ae:	4908      	ldr	r1, [pc, #32]	@ (80055d0 <UARTEx_SetNbDataToProcess+0x98>)
 80055b0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80055b2:	fb93 f3f2 	sdiv	r3, r3, r2
 80055b6:	b29a      	uxth	r2, r3
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80055be:	bf00      	nop
 80055c0:	3714      	adds	r7, #20
 80055c2:	46bd      	mov	sp, r7
 80055c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c8:	4770      	bx	lr
 80055ca:	bf00      	nop
 80055cc:	08005674 	.word	0x08005674
 80055d0:	0800567c 	.word	0x0800567c

080055d4 <memset>:
 80055d4:	4402      	add	r2, r0
 80055d6:	4603      	mov	r3, r0
 80055d8:	4293      	cmp	r3, r2
 80055da:	d100      	bne.n	80055de <memset+0xa>
 80055dc:	4770      	bx	lr
 80055de:	f803 1b01 	strb.w	r1, [r3], #1
 80055e2:	e7f9      	b.n	80055d8 <memset+0x4>

080055e4 <__libc_init_array>:
 80055e4:	b570      	push	{r4, r5, r6, lr}
 80055e6:	4d0d      	ldr	r5, [pc, #52]	@ (800561c <__libc_init_array+0x38>)
 80055e8:	4c0d      	ldr	r4, [pc, #52]	@ (8005620 <__libc_init_array+0x3c>)
 80055ea:	1b64      	subs	r4, r4, r5
 80055ec:	10a4      	asrs	r4, r4, #2
 80055ee:	2600      	movs	r6, #0
 80055f0:	42a6      	cmp	r6, r4
 80055f2:	d109      	bne.n	8005608 <__libc_init_array+0x24>
 80055f4:	4d0b      	ldr	r5, [pc, #44]	@ (8005624 <__libc_init_array+0x40>)
 80055f6:	4c0c      	ldr	r4, [pc, #48]	@ (8005628 <__libc_init_array+0x44>)
 80055f8:	f000 f818 	bl	800562c <_init>
 80055fc:	1b64      	subs	r4, r4, r5
 80055fe:	10a4      	asrs	r4, r4, #2
 8005600:	2600      	movs	r6, #0
 8005602:	42a6      	cmp	r6, r4
 8005604:	d105      	bne.n	8005612 <__libc_init_array+0x2e>
 8005606:	bd70      	pop	{r4, r5, r6, pc}
 8005608:	f855 3b04 	ldr.w	r3, [r5], #4
 800560c:	4798      	blx	r3
 800560e:	3601      	adds	r6, #1
 8005610:	e7ee      	b.n	80055f0 <__libc_init_array+0xc>
 8005612:	f855 3b04 	ldr.w	r3, [r5], #4
 8005616:	4798      	blx	r3
 8005618:	3601      	adds	r6, #1
 800561a:	e7f2      	b.n	8005602 <__libc_init_array+0x1e>
 800561c:	0800568c 	.word	0x0800568c
 8005620:	0800568c 	.word	0x0800568c
 8005624:	0800568c 	.word	0x0800568c
 8005628:	08005690 	.word	0x08005690

0800562c <_init>:
 800562c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800562e:	bf00      	nop
 8005630:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005632:	bc08      	pop	{r3}
 8005634:	469e      	mov	lr, r3
 8005636:	4770      	bx	lr

08005638 <_fini>:
 8005638:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800563a:	bf00      	nop
 800563c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800563e:	bc08      	pop	{r3}
 8005640:	469e      	mov	lr, r3
 8005642:	4770      	bx	lr
