{"vcs1":{"timestamp_begin":1726928808.620930367, "rt":1.41, "ut":0.30, "st":0.25}}
{"vcselab":{"timestamp_begin":1726928810.099439906, "rt":0.85, "ut":0.22, "st":0.06}}
{"link":{"timestamp_begin":1726928811.026056396, "rt":0.39, "ut":0.21, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1726928808.104823173}
{"VCS_COMP_START_TIME": 1726928808.104823173}
{"VCS_COMP_END_TIME": 1726928813.074586217}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/iclab/iclabTA01/umc018/Verilog/umc18_neg.v +define+GATE +neg_tchk"}
{"vcs1": {"peak_mem": 349928}}
{"stitch_vcselab": {"peak_mem": 225704}}
