** Name: SimpleTwoStageOpAmp_SimpleOpAmp79_3

.MACRO SimpleTwoStageOpAmp_SimpleOpAmp79_3 ibias in1 in2 out sourceNmos sourcePmos
mDiodeTransistorNmos1 inputVoltageBiasXXnXX2 inputVoltageBiasXXnXX2 sourceNmos sourceNmos nmos4 L=10e-6 W=557e-6
mDiodeTransistorNmos2 outVoltageBiasXXnXX1 outVoltageBiasXXnXX1 sourceNmos sourceNmos nmos4 L=9e-6 W=17e-6
mDiodeTransistorPmos3 ibias ibias outSourceVoltageBiasXXpXX1 outSourceVoltageBiasXXpXX1 pmos4 L=4e-6 W=34e-6
mDiodeTransistorPmos4 outSourceVoltageBiasXXpXX1 outSourceVoltageBiasXXpXX1 sourcePmos sourcePmos pmos4 L=4e-6 W=4e-6
mNormalTransistorNmos5 out outFirstStage sourceNmos sourceNmos nmos4 L=3e-6 W=54e-6
mNormalTransistorNmos6 outFirstStage outVoltageBiasXXnXX1 FirstStageYinnerTransistorStack2Load2 FirstStageYinnerTransistorStack2Load2 nmos4 L=9e-6 W=60e-6
mNormalTransistorNmos7 FirstStageYinnerStageBias inputVoltageBiasXXnXX2 sourceNmos sourceNmos nmos4 L=10e-6 W=92e-6
mNormalTransistorNmos8 FirstStageYinnerTransistorStack1Load2 FirstStageYout1 sourceNmos sourceNmos nmos4 L=9e-6 W=70e-6
mNormalTransistorNmos9 FirstStageYinnerTransistorStack2Load2 FirstStageYout1 sourceNmos sourceNmos nmos4 L=9e-6 W=70e-6
mNormalTransistorNmos10 FirstStageYout1 outVoltageBiasXXnXX1 FirstStageYinnerTransistorStack1Load2 FirstStageYinnerTransistorStack1Load2 nmos4 L=9e-6 W=60e-6
mNormalTransistorNmos11 FirstStageYsourceGCC1 in1 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=10e-6 W=37e-6
mNormalTransistorNmos12 FirstStageYsourceGCC2 in2 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=10e-6 W=37e-6
mNormalTransistorNmos13 FirstStageYsourceTransconductance outVoltageBiasXXnXX1 FirstStageYinnerStageBias FirstStageYinnerStageBias nmos4 L=9e-6 W=104e-6
mNormalTransistorPmos14 out ibias SecondStageYinnerStageBias SecondStageYinnerStageBias pmos4 L=4e-6 W=574e-6
mNormalTransistorPmos15 inputVoltageBiasXXnXX2 outSourceVoltageBiasXXpXX1 sourcePmos sourcePmos pmos4 L=4e-6 W=56e-6
mNormalTransistorPmos16 outFirstStage ibias FirstStageYsourceGCC2 FirstStageYsourceGCC2 pmos4 L=4e-6 W=100e-6
mNormalTransistorPmos17 outVoltageBiasXXnXX1 outSourceVoltageBiasXXpXX1 sourcePmos sourcePmos pmos4 L=4e-6 W=18e-6
mNormalTransistorPmos18 FirstStageYout1 ibias FirstStageYsourceGCC1 FirstStageYsourceGCC1 pmos4 L=4e-6 W=100e-6
mNormalTransistorPmos19 FirstStageYsourceGCC1 outSourceVoltageBiasXXpXX1 sourcePmos sourcePmos pmos4 L=4e-6 W=11e-6
mNormalTransistorPmos20 FirstStageYsourceGCC2 outSourceVoltageBiasXXpXX1 sourcePmos sourcePmos pmos4 L=4e-6 W=11e-6
mNormalTransistorPmos21 SecondStageYinnerStageBias outSourceVoltageBiasXXpXX1 sourcePmos sourcePmos pmos4 L=4e-6 W=135e-6
Capacitor1 out sourceNmos 10e-12
Capacitor2 outFirstStage out 5.90001e-12
.EOM SimpleTwoStageOpAmp_SimpleOpAmp79_3

** Expected Performance Values: 
** Gain: 130 dB
** Power consumption: 3.02001 mW
** Area: 14993 (mu_m)^2
** Transit frequency: 3.23401 MHz
** Transit frequency with error factor: 3.23357 MHz
** Slew rate: 3.32841 V/mu_s
** Phase margin: 55.004Â°
** CMRR: 143 dB
** VoutMax: 3.32001 V
** VoutMin: 0.470001 V
** VcmMax: 4.66001 V
** VcmMin: 1.33001 V


** Expected Currents: 
** NormalTransistorPmos: -44.8559 muA
** NormalTransistorPmos: -142.146 muA
** NormalTransistorPmos: -16.2899 muA
** NormalTransistorPmos: -27.9209 muA
** NormalTransistorPmos: -16.2899 muA
** NormalTransistorPmos: -27.9209 muA
** NormalTransistorNmos: 16.2891 muA
** NormalTransistorNmos: 16.2881 muA
** NormalTransistorNmos: 16.2891 muA
** NormalTransistorNmos: 16.2881 muA
** NormalTransistorNmos: 23.2591 muA
** NormalTransistorNmos: 23.2581 muA
** NormalTransistorNmos: 11.6301 muA
** NormalTransistorNmos: 11.6301 muA
** NormalTransistorNmos: 341.253 muA
** NormalTransistorPmos: -341.252 muA
** NormalTransistorPmos: -341.253 muA
** DiodeTransistorNmos: 44.8551 muA
** DiodeTransistorNmos: 142.147 muA
** DiodeTransistorPmos: -9.99899 muA
** DiodeTransistorPmos: -9.99999 muA


** Expected Voltages: 
** ibias: 2.86501  V
** in1: 2.5  V
** in2: 2.5  V
** inputVoltageBiasXXnXX2: 0.578001  V
** out: 2.5  V
** outFirstStage: 0.876001  V
** outSourceVoltageBiasXXpXX1: 3.68601  V
** outVoltageBiasXXnXX1: 0.932001  V
** sourceNmos: 0  V
** sourcePmos: 5  V
** innerStageBias: 0.373001  V
** innerTransistorStack1Load2: 0.357001  V
** innerTransistorStack2Load2: 0.357001  V
** out1: 0.562001  V
** sourceGCC1: 3.61901  V
** sourceGCC2: 3.61901  V
** sourceTransconductance: 1.90201  V
** innerStageBias: 3.79201  V


.END