{"vcs1":{"timestamp_begin":1728742521.660643889, "rt":1.92, "ut":0.71, "st":0.28}}
{"vcselab":{"timestamp_begin":1728742523.656192745, "rt":1.05, "ut":0.31, "st":0.11}}
{"link":{"timestamp_begin":1728742524.781369929, "rt":0.34, "ut":0.13, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1728742521.023140345}
{"VCS_COMP_START_TIME": 1728742521.023140345}
{"VCS_COMP_END_TIME": 1728742534.561744751}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 332496}}
{"stitch_vcselab": {"peak_mem": 231552}}
