
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= max_tt_025C_5v00 Corner ===================================

Startpoint: _174_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _174_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027817    0.146820    0.069527    0.069527 ^ clk (in)
                                                         clk (net)
                      0.146821    0.000000    0.069527 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046400    0.111985    0.251495    0.321022 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111987    0.000668    0.321690 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036281    0.103237    0.237626    0.559316 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.103239    0.000843    0.560159 ^ _174_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.012344    0.177225    0.740920    1.301079 v _174_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[5] (net)
                      0.177225    0.000081    1.301160 v _139_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.007316    0.299163    0.234004    1.535164 ^ _139_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _071_ (net)
                      0.299163    0.000168    1.535331 ^ _140_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003826    0.160337    0.144262    1.679594 v _140_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _007_ (net)
                      0.160337    0.000040    1.679633 v _174_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.679633   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027817    0.146820    0.069527    0.069527 ^ clk (in)
                                                         clk (net)
                      0.146821    0.000000    0.069527 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046400    0.111985    0.251495    0.321022 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111987    0.000668    0.321690 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036281    0.103237    0.237626    0.559316 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.103239    0.000843    0.560159 ^ _174_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.660159   clock uncertainty
                                  0.000000    0.660159   clock reconvergence pessimism
                                  0.124467    0.784626   library hold time
                                              0.784626   data required time
---------------------------------------------------------------------------------------------
                                              0.784626   data required time
                                             -1.679633   data arrival time
---------------------------------------------------------------------------------------------
                                              0.895008   slack (MET)


Startpoint: _172_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _172_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027817    0.146820    0.069527    0.069527 ^ clk (in)
                                                         clk (net)
                      0.146821    0.000000    0.069527 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046400    0.111985    0.251495    0.321022 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111986    0.000371    0.321393 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032567    0.100029    0.235199    0.556593 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100030    0.000800    0.557393 ^ _172_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.016983    0.215725    0.771427    1.328820 v _172_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[3] (net)
                      0.215726    0.000324    1.329144 v _135_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005635    0.285628    0.217471    1.546615 ^ _135_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _069_ (net)
                      0.285628    0.000111    1.546727 ^ _136_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004350    0.189222    0.190489    1.737215 v _136_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.189222    0.000084    1.737300 v _172_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.737300   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027817    0.146820    0.069527    0.069527 ^ clk (in)
                                                         clk (net)
                      0.146821    0.000000    0.069527 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046400    0.111985    0.251495    0.321022 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111986    0.000371    0.321393 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032567    0.100029    0.235199    0.556593 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100030    0.000800    0.557393 ^ _172_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.657393   clock uncertainty
                                  0.000000    0.657393   clock reconvergence pessimism
                                  0.117955    0.775349   library hold time
                                              0.775349   data required time
---------------------------------------------------------------------------------------------
                                              0.775349   data required time
                                             -1.737300   data arrival time
---------------------------------------------------------------------------------------------
                                              0.961951   slack (MET)


Startpoint: _171_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _171_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027817    0.146820    0.069527    0.069527 ^ clk (in)
                                                         clk (net)
                      0.146821    0.000000    0.069527 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046400    0.111985    0.251495    0.321022 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111986    0.000371    0.321393 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032567    0.100029    0.235199    0.556593 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100030    0.000825    0.557417 ^ _171_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.018363    0.227404    0.780579    1.337996 v _171_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[2] (net)
                      0.227406    0.000542    1.338539 v _132_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005880    0.275076    0.225672    1.564211 ^ _132_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _067_ (net)
                      0.275076    0.000123    1.564334 ^ _133_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003516    0.178378    0.178902    1.743236 v _133_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _004_ (net)
                      0.178378    0.000035    1.743271 v _171_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.743271   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027817    0.146820    0.069527    0.069527 ^ clk (in)
                                                         clk (net)
                      0.146821    0.000000    0.069527 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046400    0.111985    0.251495    0.321022 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111986    0.000371    0.321393 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032567    0.100029    0.235199    0.556593 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100030    0.000825    0.557417 ^ _171_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.657417   clock uncertainty
                                  0.000000    0.657417   clock reconvergence pessimism
                                  0.120183    0.777601   library hold time
                                              0.777601   data required time
---------------------------------------------------------------------------------------------
                                              0.777601   data required time
                                             -1.743271   data arrival time
---------------------------------------------------------------------------------------------
                                              0.965670   slack (MET)


Startpoint: _170_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _170_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027817    0.146820    0.069527    0.069527 ^ clk (in)
                                                         clk (net)
                      0.146821    0.000000    0.069527 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046400    0.111985    0.251495    0.321022 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111987    0.000668    0.321690 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036281    0.103237    0.237626    0.559316 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.103237    0.000378    0.559694 ^ _170_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.025724    0.291967    0.826892    1.386586 v _170_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[1] (net)
                      0.291967    0.000291    1.386877 v _129_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.004654    0.272224    0.274497    1.661374 ^ _129_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _065_ (net)
                      0.272224    0.000045    1.661418 ^ _130_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004029    0.162970    0.142519    1.803938 v _130_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.162970    0.000076    1.804013 v _170_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.804013   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027817    0.146820    0.069527    0.069527 ^ clk (in)
                                                         clk (net)
                      0.146821    0.000000    0.069527 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046400    0.111985    0.251495    0.321022 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111987    0.000668    0.321690 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036281    0.103237    0.237626    0.559316 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.103237    0.000378    0.559694 ^ _170_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.659694   clock uncertainty
                                  0.000000    0.659694   clock reconvergence pessimism
                                  0.123928    0.783622   library hold time
                                              0.783622   data required time
---------------------------------------------------------------------------------------------
                                              0.783622   data required time
                                             -1.804013   data arrival time
---------------------------------------------------------------------------------------------
                                              1.020391   slack (MET)


Startpoint: _173_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _173_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027817    0.146820    0.069527    0.069527 ^ clk (in)
                                                         clk (net)
                      0.146821    0.000000    0.069527 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046400    0.111985    0.251495    0.321022 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111987    0.000668    0.321690 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036281    0.103237    0.237626    0.559316 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.103239    0.000817    0.560133 ^ _173_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.024283    0.279236    0.818009    1.378142 v _173_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[4] (net)
                      0.279237    0.000455    1.378598 v _137_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.005248    0.282966    0.281469    1.660067 ^ _137_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _070_ (net)
                      0.282966    0.000105    1.660172 ^ _138_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006352    0.190156    0.167242    1.827414 v _138_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.190156    0.000094    1.827507 v _173_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.827507   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027817    0.146820    0.069527    0.069527 ^ clk (in)
                                                         clk (net)
                      0.146821    0.000000    0.069527 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046400    0.111985    0.251495    0.321022 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111987    0.000668    0.321690 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036281    0.103237    0.237626    0.559316 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.103239    0.000817    0.560133 ^ _173_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.660133   clock uncertainty
                                  0.000000    0.660133   clock reconvergence pessimism
                                  0.118363    0.778496   library hold time
                                              0.778496   data required time
---------------------------------------------------------------------------------------------
                                              0.778496   data required time
                                             -1.827507   data arrival time
---------------------------------------------------------------------------------------------
                                              1.049011   slack (MET)


Startpoint: _169_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _169_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027817    0.146820    0.069527    0.069527 ^ clk (in)
                                                         clk (net)
                      0.146821    0.000000    0.069527 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046400    0.111985    0.251495    0.321022 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111987    0.000668    0.321690 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036281    0.103237    0.237626    0.559316 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.103239    0.000832    0.560148 ^ _169_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.028091    0.518528    1.106035    1.666184 ^ _169_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      0.518528    0.000538    1.666721 ^ _128_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.007458    0.231136    0.172243    1.838965 v _128_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.231136    0.000181    1.839146 v _169_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.839146   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027817    0.146820    0.069527    0.069527 ^ clk (in)
                                                         clk (net)
                      0.146821    0.000000    0.069527 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046400    0.111985    0.251495    0.321022 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111987    0.000668    0.321690 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036281    0.103237    0.237626    0.559316 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.103239    0.000832    0.560148 ^ _169_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.660148   clock uncertainty
                                  0.000000    0.660148   clock reconvergence pessimism
                                  0.109974    0.770122   library hold time
                                              0.770122   data required time
---------------------------------------------------------------------------------------------
                                              0.770122   data required time
                                             -1.839146   data arrival time
---------------------------------------------------------------------------------------------
                                              1.069024   slack (MET)


Startpoint: _176_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _198_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027817    0.146820    0.069527    0.069527 ^ clk (in)
                                                         clk (net)
                      0.146821    0.000000    0.069527 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046400    0.111985    0.251495    0.321022 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111986    0.000371    0.321393 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032567    0.100029    0.235199    0.556593 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100030    0.000587    0.557179 ^ _176_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.005291    0.178919    0.881826    1.439005 ^ _176_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[7] (net)
                      0.178919    0.000054    1.439059 ^ _123_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.013004    0.222852    0.186347    1.625406 v _123_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _060_ (net)
                      0.222853    0.000336    1.625742 v _125_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_2)
     3    0.018392    0.369397    0.289263    1.915005 ^ _125_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_2)
                                                         _062_ (net)
                      0.369397    0.000234    1.915239 ^ _155_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003811    0.156765    0.115270    2.030509 v _155_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _043_ (net)
                      0.156765    0.000038    2.030546 v _198_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              2.030546   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027817    0.146820    0.069527    0.069527 ^ clk (in)
                                                         clk (net)
                      0.146821    0.000000    0.069527 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046400    0.111985    0.251495    0.321022 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111986    0.000371    0.321393 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032567    0.100029    0.235199    0.556593 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100030    0.000770    0.557363 ^ _198_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.657363   clock uncertainty
                                  0.000000    0.657363   clock reconvergence pessimism
                                  0.124623    0.781986   library hold time
                                              0.781986   data required time
---------------------------------------------------------------------------------------------
                                              0.781986   data required time
                                             -2.030546   data arrival time
---------------------------------------------------------------------------------------------
                                              1.248560   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _171_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004084    0.115064    0.040608    4.040607 ^ rst_n (in)
                                                         rst_n (net)
                      0.115064    0.000000    4.040607 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005241    0.138267    0.212350    4.252958 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.138267    0.000050    4.253007 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.057809    0.499064    0.422768    4.675775 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.499077    0.001455    4.677230 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.055277    0.479069    0.450471    5.127701 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.479071    0.000484    5.128185 ^ _171_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.128185   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027817    0.146820    0.069527    0.069527 ^ clk (in)
                                                         clk (net)
                      0.146821    0.000000    0.069527 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046400    0.111985    0.251495    0.321022 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111986    0.000371    0.321393 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032567    0.100029    0.235199    0.556593 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100030    0.000825    0.557417 ^ _171_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.657417   clock uncertainty
                                  0.000000    0.657417   clock reconvergence pessimism
                                  0.374526    1.031944   library removal time
                                              1.031944   data required time
---------------------------------------------------------------------------------------------
                                              1.031944   data required time
                                             -5.128185   data arrival time
---------------------------------------------------------------------------------------------
                                              4.096241   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _176_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004084    0.115064    0.040608    4.040607 ^ rst_n (in)
                                                         rst_n (net)
                      0.115064    0.000000    4.040607 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005241    0.138267    0.212350    4.252958 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.138267    0.000050    4.253007 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.057809    0.499064    0.422768    4.675775 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.499077    0.001455    4.677230 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.055277    0.479069    0.450471    5.127701 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.479082    0.001343    5.129045 ^ _176_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.129045   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027817    0.146820    0.069527    0.069527 ^ clk (in)
                                                         clk (net)
                      0.146821    0.000000    0.069527 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046400    0.111985    0.251495    0.321022 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111986    0.000371    0.321393 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032567    0.100029    0.235199    0.556593 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100030    0.000587    0.557179 ^ _176_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.657179   clock uncertainty
                                  0.000000    0.657179   clock reconvergence pessimism
                                  0.374527    1.031707   library removal time
                                              1.031707   data required time
---------------------------------------------------------------------------------------------
                                              1.031707   data required time
                                             -5.129045   data arrival time
---------------------------------------------------------------------------------------------
                                              4.097338   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _175_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004084    0.115064    0.040608    4.040607 ^ rst_n (in)
                                                         rst_n (net)
                      0.115064    0.000000    4.040607 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005241    0.138267    0.212350    4.252958 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.138267    0.000050    4.253007 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.057809    0.499064    0.422768    4.675775 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.499077    0.001455    4.677230 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.055277    0.479069    0.450471    5.127701 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.479082    0.001374    5.129076 ^ _175_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.129076   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027817    0.146820    0.069527    0.069527 ^ clk (in)
                                                         clk (net)
                      0.146821    0.000000    0.069527 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046400    0.111985    0.251495    0.321022 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111986    0.000371    0.321393 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032567    0.100029    0.235199    0.556593 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100030    0.000609    0.557202 ^ _175_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.657202   clock uncertainty
                                  0.000000    0.657202   clock reconvergence pessimism
                                  0.374527    1.031729   library removal time
                                              1.031729   data required time
---------------------------------------------------------------------------------------------
                                              1.031729   data required time
                                             -5.129076   data arrival time
---------------------------------------------------------------------------------------------
                                              4.097347   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _174_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004084    0.115064    0.040608    4.040607 ^ rst_n (in)
                                                         rst_n (net)
                      0.115064    0.000000    4.040607 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005241    0.138267    0.212350    4.252958 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.138267    0.000050    4.253007 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.057809    0.499064    0.422768    4.675775 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.499078    0.001489    4.677264 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.093735    0.413618    0.523003    5.200267 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.413698    0.003176    5.203443 ^ _174_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.203443   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027817    0.146820    0.069527    0.069527 ^ clk (in)
                                                         clk (net)
                      0.146821    0.000000    0.069527 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046400    0.111985    0.251495    0.321022 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111987    0.000668    0.321690 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036281    0.103237    0.237626    0.559316 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.103239    0.000843    0.560159 ^ _174_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.660159   clock uncertainty
                                  0.000000    0.660159   clock reconvergence pessimism
                                  0.369671    1.029830   library removal time
                                              1.029830   data required time
---------------------------------------------------------------------------------------------
                                              1.029830   data required time
                                             -5.203443   data arrival time
---------------------------------------------------------------------------------------------
                                              4.173613   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _178_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004084    0.115064    0.040608    4.040607 ^ rst_n (in)
                                                         rst_n (net)
                      0.115064    0.000000    4.040607 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005241    0.138267    0.212350    4.252958 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.138267    0.000050    4.253007 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.057809    0.499064    0.422768    4.675775 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.499078    0.001489    4.677264 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.093735    0.413618    0.523003    5.200267 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.413707    0.003385    5.203652 ^ _178_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.203652   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027817    0.146820    0.069527    0.069527 ^ clk (in)
                                                         clk (net)
                      0.146821    0.000000    0.069527 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046400    0.111985    0.251495    0.321022 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111987    0.000668    0.321690 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036281    0.103237    0.237626    0.559316 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.103240    0.001047    0.560363 ^ _178_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.660363   clock uncertainty
                                  0.000000    0.660363   clock reconvergence pessimism
                                  0.369672    1.030035   library removal time
                                              1.030035   data required time
---------------------------------------------------------------------------------------------
                                              1.030035   data required time
                                             -5.203652   data arrival time
---------------------------------------------------------------------------------------------
                                              4.173617   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _179_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004084    0.115064    0.040608    4.040607 ^ rst_n (in)
                                                         rst_n (net)
                      0.115064    0.000000    4.040607 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005241    0.138267    0.212350    4.252958 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.138267    0.000050    4.253007 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.057809    0.499064    0.422768    4.675775 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.499078    0.001489    4.677264 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.093735    0.413618    0.523003    5.200267 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.413708    0.003418    5.203685 ^ _179_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.203685   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027817    0.146820    0.069527    0.069527 ^ clk (in)
                                                         clk (net)
                      0.146821    0.000000    0.069527 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046400    0.111985    0.251495    0.321022 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111987    0.000668    0.321690 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036281    0.103237    0.237626    0.559316 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.103240    0.001064    0.560380 ^ _179_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.660380   clock uncertainty
                                  0.000000    0.660380   clock reconvergence pessimism
                                  0.369672    1.030052   library removal time
                                              1.030052   data required time
---------------------------------------------------------------------------------------------
                                              1.030052   data required time
                                             -5.203685   data arrival time
---------------------------------------------------------------------------------------------
                                              4.173633   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _180_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004084    0.115064    0.040608    4.040607 ^ rst_n (in)
                                                         rst_n (net)
                      0.115064    0.000000    4.040607 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005241    0.138267    0.212350    4.252958 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.138267    0.000050    4.253007 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.057809    0.499064    0.422768    4.675775 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.499078    0.001489    4.677264 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.093735    0.413618    0.523003    5.200267 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.413703    0.003313    5.203580 ^ _180_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.203580   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027817    0.146820    0.069527    0.069527 ^ clk (in)
                                                         clk (net)
                      0.146821    0.000000    0.069527 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046400    0.111985    0.251495    0.321022 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111987    0.000668    0.321690 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036281    0.103237    0.237626    0.559316 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.103239    0.000931    0.560247 ^ _180_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.660247   clock uncertainty
                                  0.000000    0.660247   clock reconvergence pessimism
                                  0.369672    1.029919   library removal time
                                              1.029919   data required time
---------------------------------------------------------------------------------------------
                                              1.029919   data required time
                                             -5.203580   data arrival time
---------------------------------------------------------------------------------------------
                                              4.173662   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _170_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004084    0.115064    0.040608    4.040607 ^ rst_n (in)
                                                         rst_n (net)
                      0.115064    0.000000    4.040607 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005241    0.138267    0.212350    4.252958 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.138267    0.000050    4.253007 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.057809    0.499064    0.422768    4.675775 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.499078    0.001489    4.677264 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.093735    0.413618    0.523003    5.200267 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.413681    0.002770    5.203037 ^ _170_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.203037   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027817    0.146820    0.069527    0.069527 ^ clk (in)
                                                         clk (net)
                      0.146821    0.000000    0.069527 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046400    0.111985    0.251495    0.321022 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111987    0.000668    0.321690 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036281    0.103237    0.237626    0.559316 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.103237    0.000378    0.559694 ^ _170_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.659694   clock uncertainty
                                  0.000000    0.659694   clock reconvergence pessimism
                                  0.369670    1.029364   library removal time
                                              1.029364   data required time
---------------------------------------------------------------------------------------------
                                              1.029364   data required time
                                             -5.203037   data arrival time
---------------------------------------------------------------------------------------------
                                              4.173673   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _173_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004084    0.115064    0.040608    4.040607 ^ rst_n (in)
                                                         rst_n (net)
                      0.115064    0.000000    4.040607 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005241    0.138267    0.212350    4.252958 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.138267    0.000050    4.253007 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.057809    0.499064    0.422768    4.675775 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.499078    0.001489    4.677264 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.093735    0.413618    0.523003    5.200267 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.413702    0.003276    5.203544 ^ _173_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.203544   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027817    0.146820    0.069527    0.069527 ^ clk (in)
                                                         clk (net)
                      0.146821    0.000000    0.069527 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046400    0.111985    0.251495    0.321022 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111987    0.000668    0.321690 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036281    0.103237    0.237626    0.559316 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.103239    0.000817    0.560133 ^ _173_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.660133   clock uncertainty
                                  0.000000    0.660133   clock reconvergence pessimism
                                  0.369671    1.029805   library removal time
                                              1.029805   data required time
---------------------------------------------------------------------------------------------
                                              1.029805   data required time
                                             -5.203544   data arrival time
---------------------------------------------------------------------------------------------
                                              4.173739   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _169_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004084    0.115064    0.040608    4.040607 ^ rst_n (in)
                                                         rst_n (net)
                      0.115064    0.000000    4.040607 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005241    0.138267    0.212350    4.252958 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.138267    0.000050    4.253007 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.057809    0.499064    0.422768    4.675775 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.499078    0.001489    4.677264 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.093735    0.413618    0.523003    5.200267 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.413703    0.003304    5.203571 ^ _169_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.203571   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027817    0.146820    0.069527    0.069527 ^ clk (in)
                                                         clk (net)
                      0.146821    0.000000    0.069527 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046400    0.111985    0.251495    0.321022 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111987    0.000668    0.321690 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036281    0.103237    0.237626    0.559316 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.103239    0.000832    0.560148 ^ _169_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.660148   clock uncertainty
                                  0.000000    0.660148   clock reconvergence pessimism
                                  0.369672    1.029820   library removal time
                                              1.029820   data required time
---------------------------------------------------------------------------------------------
                                              1.029820   data required time
                                             -5.203571   data arrival time
---------------------------------------------------------------------------------------------
                                              4.173751   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _198_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004084    0.115064    0.040608    4.040607 ^ rst_n (in)
                                                         rst_n (net)
                      0.115064    0.000000    4.040607 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005241    0.138267    0.212350    4.252958 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.138267    0.000050    4.253007 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.057809    0.499064    0.422768    4.675775 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.499078    0.001489    4.677264 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.093735    0.413618    0.523003    5.200267 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.413636    0.001403    5.201670 ^ _198_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.201670   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027817    0.146820    0.069527    0.069527 ^ clk (in)
                                                         clk (net)
                      0.146821    0.000000    0.069527 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046400    0.111985    0.251495    0.321022 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111986    0.000371    0.321393 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032567    0.100029    0.235199    0.556593 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100030    0.000770    0.557363 ^ _198_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.657363   clock uncertainty
                                  0.000000    0.657363   clock reconvergence pessimism
                                  0.369177    1.026540   library removal time
                                              1.026540   data required time
---------------------------------------------------------------------------------------------
                                              1.026540   data required time
                                             -5.201670   data arrival time
---------------------------------------------------------------------------------------------
                                              4.175130   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _172_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004084    0.115064    0.040608    4.040607 ^ rst_n (in)
                                                         rst_n (net)
                      0.115064    0.000000    4.040607 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005241    0.138267    0.212350    4.252958 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.138267    0.000050    4.253007 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.057809    0.499064    0.422768    4.675775 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.499078    0.001489    4.677264 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.093735    0.413618    0.523003    5.200267 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.413650    0.001885    5.202152 ^ _172_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.202152   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027817    0.146820    0.069527    0.069527 ^ clk (in)
                                                         clk (net)
                      0.146821    0.000000    0.069527 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046400    0.111985    0.251495    0.321022 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111986    0.000371    0.321393 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032567    0.100029    0.235199    0.556593 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100030    0.000800    0.557393 ^ _172_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.657393   clock uncertainty
                                  0.000000    0.657393   clock reconvergence pessimism
                                  0.369178    1.026571   library removal time
                                              1.026571   data required time
---------------------------------------------------------------------------------------------
                                              1.026571   data required time
                                             -5.202152   data arrival time
---------------------------------------------------------------------------------------------
                                              4.175581   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _177_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004084    0.115064    0.040608    4.040607 ^ rst_n (in)
                                                         rst_n (net)
                      0.115064    0.000000    4.040607 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005241    0.138267    0.212350    4.252958 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.138267    0.000050    4.253007 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.057809    0.499064    0.422768    4.675775 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.499078    0.001489    4.677264 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.093735    0.413618    0.523003    5.200267 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.413680    0.002742    5.203009 ^ _177_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.203009   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027817    0.146820    0.069527    0.069527 ^ clk (in)
                                                         clk (net)
                      0.146821    0.000000    0.069527 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046400    0.111985    0.251495    0.321022 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111986    0.000371    0.321393 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032567    0.100029    0.235199    0.556593 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100030    0.000601    0.557193 ^ _177_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.657193   clock uncertainty
                                  0.000000    0.657193   clock reconvergence pessimism
                                  0.369180    1.026374   library removal time
                                              1.026374   data required time
---------------------------------------------------------------------------------------------
                                              1.026374   data required time
                                             -5.203009   data arrival time
---------------------------------------------------------------------------------------------
                                              4.176635   slack (MET)



