{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79982,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79998,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000183382,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 6.56466e-05,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 1.19953e-05,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 6.56466e-05,
	"finish__design__instance__count__class:buffer": 3,
	"finish__design__instance__area__class:buffer": 16.2656,
	"finish__design__instance__count__class:clock_buffer": 3,
	"finish__design__instance__area__class:clock_buffer": 22.5216,
	"finish__design__instance__count__class:timing_repair_buffer": 28,
	"finish__design__instance__area__class:timing_repair_buffer": 116.362,
	"finish__design__instance__count__class:sequential_cell": 8,
	"finish__design__instance__area__class:sequential_cell": 200.192,
	"finish__design__instance__count__class:multi_input_combinational_cell": 40,
	"finish__design__instance__area__class:multi_input_combinational_cell": 245.235,
	"finish__design__instance__count": 82,
	"finish__design__instance__area": 600.576,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 3.78923,
	"finish__clock__skew__setup": 0.000972972,
	"finish__clock__skew__hold": 0.000972972,
	"finish__timing__drv__max_slew_limit": 0.874793,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.926625,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000125435,
	"finish__power__switching__total": 4.72785e-05,
	"finish__power__leakage__total": 2.6703e-10,
	"finish__power__total": 0.000172714,
	"finish__design__io": 29,
	"finish__design__die__area": 3303.95,
	"finish__design__core__area": 2828.96,
	"finish__design__instance__count": 113,
	"finish__design__instance__area": 639.363,
	"finish__design__instance__count__stdcell": 113,
	"finish__design__instance__area__stdcell": 639.363,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.226006,
	"finish__design__instance__utilization__stdcell": 0.226006,
	"finish__design__rows": 19,
	"finish__design__rows:unithd": 19,
	"finish__design__sites": 2261,
	"finish__design__sites:unithd": 2261,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}