# 100DaysOfRTL

- Icarus Verilog for simulation
  - 0.9.7 for Verilog
  - 0.10.0 for System Verilog
- Yosys for synthesis

| Day    | Circuit                                             | Link                             |
|:------:|:---------------------------------------------------:|:--------------------------------:|
|Day 1   | MUX 2to1                                            |https://edaplayground.com/x/eS2M  |
|Day 1   | MUX 4to1                                            |https://edaplayground.com/x/Kbks  |
|Day 2   | Ripple Carry Adder                                  |https://edaplayground.com/x/eBYn  |
|Day 3   | No reset/Sync reset/Async reset D Flip Flop         |https://edaplayground.com/x/J_3r  |
|Day 4   | Edge detector                                       |https://edaplayground.com/x/iZmx  |
|Day 5   | Shift register: SIPO                                |https://edaplayground.com/x/rzhy  |
|Day 6   | 8 bit Even Counter                                  |https://edaplayground.com/x/KfsC  |
