<!DOCTYPE html PUBLIC '-//W3C//DTD XHTML 1.0 Transitional//EN' 'http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd'>
<html xmlns='http://www.w3.org/1999/xhtml'>
<head>
<title>kern/arch/sys161/main/start.S</title>
<meta name='robots' content='noindex,nofollow' />
<meta name='generator' content='GLOBAL-6.5.7' />
<meta http-equiv='Content-Style-Type' content='text/css' />
<link rel='stylesheet' type='text/css' href='../style.css' />
</head>
<body>
<a id='TOP' name='TOP'></a><h2 class='header'><a href='../mains.html'>root</a>/<a href='../files/732.html'>kern</a>/<a href='../files/733.html'>arch</a>/<a href='../files/741.html'>sys161</a>/<a href='../files/744.html'>main</a>/start.S</h2>
<em class='comment'>/* [&lt;][&gt;][^][v][top]<a href='#BOTTOM'>[bottom]</a><a href='../mains.html'>[index]</a><a href='../help.html'>[help]</a> */</em>
<hr />
<pre>
<a id='L1' name='L1'></a>   1 <em class='comment'>/*</em>
<a id='L2' name='L2'></a>   2 <em class='comment'> * Copyright (c) 2000, 2001, 2002, 2003, 2004, 2005, 2008, 2009</em>
<a id='L3' name='L3'></a>   3 <em class='comment'> *      The President and Fellows of Harvard College.</em>
<a id='L4' name='L4'></a>   4 <em class='comment'> *</em>
<a id='L5' name='L5'></a>   5 <em class='comment'> * Redistribution and use in source and binary forms, with or without</em>
<a id='L6' name='L6'></a>   6 <em class='comment'> * modification, are permitted provided that the following conditions</em>
<a id='L7' name='L7'></a>   7 <em class='comment'> * are met:</em>
<a id='L8' name='L8'></a>   8 <em class='comment'> * 1. Redistributions of source code must retain the above copyright</em>
<a id='L9' name='L9'></a>   9 <em class='comment'> *    notice, this list of conditions and the following disclaimer.</em>
<a id='L10' name='L10'></a>  10 <em class='comment'> * 2. Redistributions in binary form must reproduce the above copyright</em>
<a id='L11' name='L11'></a>  11 <em class='comment'> *    notice, this list of conditions and the following disclaimer in the</em>
<a id='L12' name='L12'></a>  12 <em class='comment'> *    documentation and/or other materials provided with the distribution.</em>
<a id='L13' name='L13'></a>  13 <em class='comment'> * 3. Neither the name of the University nor the names of its contributors</em>
<a id='L14' name='L14'></a>  14 <em class='comment'> *    may be used to endorse or promote products derived from this software</em>
<a id='L15' name='L15'></a>  15 <em class='comment'> *    without specific prior written permission.</em>
<a id='L16' name='L16'></a>  16 <em class='comment'> *</em>
<a id='L17' name='L17'></a>  17 <em class='comment'> * THIS SOFTWARE IS PROVIDED BY THE UNIVERSITY AND CONTRIBUTORS ``AS IS'' AND</em>
<a id='L18' name='L18'></a>  18 <em class='comment'> * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</em>
<a id='L19' name='L19'></a>  19 <em class='comment'> * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</em>
<a id='L20' name='L20'></a>  20 <em class='comment'> * ARE DISCLAIMED.  IN NO EVENT SHALL THE UNIVERSITY OR CONTRIBUTORS BE LIABLE</em>
<a id='L21' name='L21'></a>  21 <em class='comment'> * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL</em>
<a id='L22' name='L22'></a>  22 <em class='comment'> * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS</em>
<a id='L23' name='L23'></a>  23 <em class='comment'> * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)</em>
<a id='L24' name='L24'></a>  24 <em class='comment'> * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT</em>
<a id='L25' name='L25'></a>  25 <em class='comment'> * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY</em>
<a id='L26' name='L26'></a>  26 <em class='comment'> * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF</em>
<a id='L27' name='L27'></a>  27 <em class='comment'> * SUCH DAMAGE.</em>
<a id='L28' name='L28'></a>  28 <em class='comment'> */</em>
<a id='L29' name='L29'></a>  29 
<a id='L30' name='L30'></a>  30 <em class='sharp'>#include</em> &lt;<a href='47.html'>kern/mips/regdefs.h</a>&gt;
<a id='L31' name='L31'></a>  31 <em class='sharp'>#include</em> &lt;<a href='52.html'>mips/specialreg.h</a>&gt;
<a id='L32' name='L32'></a>  32 
<a id='L33' name='L33'></a>  33    .set noreorder
<a id='L34' name='L34'></a>  34 
<a id='L35' name='L35'></a>  35    .text
<a id='L36' name='L36'></a>  36    .globl __start
<a id='L37' name='L37'></a>  37    .type __start,@function
<a id='L38' name='L38'></a>  38    .ent __start
<a id='L39' name='L39'></a>  39 __start:
<a id='L40' name='L40'></a>  40 
<a id='L41' name='L41'></a>  41    <em class='comment'>/*</em>
<a id='L42' name='L42'></a>  42 <em class='comment'>    * Stack frame. We save the return address register, even though</em>
<a id='L43' name='L43'></a>  43 <em class='comment'>    * it contains nothing useful. This is for gdb's benefit when it</em>
<a id='L44' name='L44'></a>  44 <em class='comment'>    * comes disassembling. We also need 16 bytes for making a call,</em>
<a id='L45' name='L45'></a>  45 <em class='comment'>    * and we have to align to an 8-byte (64-bit) boundary, so the</em>
<a id='L46' name='L46'></a>  46 <em class='comment'>    * total frame size is 24.</em>
<a id='L47' name='L47'></a>  47 <em class='comment'>    *</em>
<a id='L48' name='L48'></a>  48 <em class='comment'>    * Note that the frame here must match the frame we set up below</em>
<a id='L49' name='L49'></a>  49 <em class='comment'>    * when we switch off the bootup stack. Otherwise, gdb gets very</em>
<a id='L50' name='L50'></a>  50 <em class='comment'>    * confused.</em>
<a id='L51' name='L51'></a>  51 <em class='comment'>    */</em>
<a id='L52' name='L52'></a>  52    .frame sp, 24, $0    <em class='comment'>/* 24-byte sp-relative frame; return addr on stack */</em>
<a id='L53' name='L53'></a>  53    .mask 0x80000000, -4 <em class='comment'>/* register 31 (ra) saved at (sp+24)-4 */</em>
<a id='L54' name='L54'></a>  54    addiu sp, sp, -24
<a id='L55' name='L55'></a>  55    sw ra, 20(sp)
<a id='L56' name='L56'></a>  56 
<a id='L57' name='L57'></a>  57    <em class='comment'>/*</em>
<a id='L58' name='L58'></a>  58 <em class='comment'>    * The System/161 loader sets up a boot stack for the first</em>
<a id='L59' name='L59'></a>  59 <em class='comment'>    * processor at the top of physical memory, and passes us a single</em>
<a id='L60' name='L60'></a>  60 <em class='comment'>    * string argument. The string lives on the very top of the stack.</em>
<a id='L61' name='L61'></a>  61 <em class='comment'>    * We get its address in a0.</em>
<a id='L62' name='L62'></a>  62 <em class='comment'>    *</em>
<a id='L63' name='L63'></a>  63 <em class='comment'>    * The kernel loads at virtual address 0x80000200, which is</em>
<a id='L64' name='L64'></a>  64 <em class='comment'>    * physical address 0x00000200. The space immediately below this</em>
<a id='L65' name='L65'></a>  65 <em class='comment'>    * is reserved for the exception vector code.</em>
<a id='L66' name='L66'></a>  66 <em class='comment'>    *</em>
<a id='L67' name='L67'></a>  67 <em class='comment'>    * The symbol _end is generated by the linker. It's the address of</em>
<a id='L68' name='L68'></a>  68 <em class='comment'>    * the end of the kernel. It's not a variable; the *value* of the</em>
<a id='L69' name='L69'></a>  69 <em class='comment'>    * _end symbol itself is this address. In C you'd use "&amp;_end".</em>
<a id='L70' name='L70'></a>  70 <em class='comment'>    *</em>
<a id='L71' name='L71'></a>  71 <em class='comment'>    * We set up the memory map like this:</em>
<a id='L72' name='L72'></a>  72 <em class='comment'>    *</em>
<a id='L73' name='L73'></a>  73 <em class='comment'>    *         top of memory</em>
<a id='L74' name='L74'></a>  74 <em class='comment'>    *                         free memory</em>
<a id='L75' name='L75'></a>  75 <em class='comment'>    *         P + 0x1000</em>
<a id='L76' name='L76'></a>  76 <em class='comment'>    *                         first thread's stack (1 page)</em>
<a id='L77' name='L77'></a>  77 <em class='comment'>    *         P</em>
<a id='L78' name='L78'></a>  78 <em class='comment'>    *                         wasted space (&lt; 1 page)</em>
<a id='L79' name='L79'></a>  79 <em class='comment'>    *                         copy of the boot string</em>
<a id='L80' name='L80'></a>  80 <em class='comment'>    *         _end</em>
<a id='L81' name='L81'></a>  81 <em class='comment'>    *                         kernel</em>
<a id='L82' name='L82'></a>  82 <em class='comment'>    *         0x80000200</em>
<a id='L83' name='L83'></a>  83 <em class='comment'>    *                         exception handlers</em>
<a id='L84' name='L84'></a>  84 <em class='comment'>    *         0x80000000</em>
<a id='L85' name='L85'></a>  85 <em class='comment'>    *</em>
<a id='L86' name='L86'></a>  86 <em class='comment'>    * where P is the next whole page after copying the argument string.</em>
<a id='L87' name='L87'></a>  87 <em class='comment'>    */</em>
<a id='L88' name='L88'></a>  88 
<a id='L89' name='L89'></a>  89    la s0, _end          <em class='comment'>/* stash _end in a saved register */</em>
<a id='L90' name='L90'></a>  90 
<a id='L91' name='L91'></a>  91    move a1, a0          <em class='comment'>/* move bootstring to the second argument */</em>
<a id='L92' name='L92'></a>  92    move a0, s0          <em class='comment'>/* make _end the first argument */</em>
<a id='L93' name='L93'></a>  93    jal strcpy           <em class='comment'>/* call strcpy(_end, bootstring) */</em>
<a id='L94' name='L94'></a>  94    nop                  <em class='comment'>/* delay slot */</em>
<a id='L95' name='L95'></a>  95 
<a id='L96' name='L96'></a>  96    move a0, s0          <em class='comment'>/* make _end the first argument again */</em>
<a id='L97' name='L97'></a>  97    jal strlen           <em class='comment'>/* call strlen(_end) */</em>
<a id='L98' name='L98'></a>  98    nop
<a id='L99' name='L99'></a>  99 
<a id='L100' name='L100'></a> 100    add t0, s0, v0       <em class='comment'>/* add in the length of the string */</em>
<a id='L101' name='L101'></a> 101    addi t0, t0, 1       <em class='comment'>/* and the null terminator */</em>
<a id='L102' name='L102'></a> 102 
<a id='L103' name='L103'></a> 103 
<a id='L104' name='L104'></a> 104    addi t0, t0, 4095    <em class='comment'>/* round up to next page boundary */</em>
<a id='L105' name='L105'></a> 105    li   t1, 0xfffff000
<a id='L106' name='L106'></a> 106    and  t0, t0, t1
<a id='L107' name='L107'></a> 107 
<a id='L108' name='L108'></a> 108    addi t0, t0, 4096    <em class='comment'>/* add one page to hold the stack */</em>
<a id='L109' name='L109'></a> 109 
<a id='L110' name='L110'></a> 110    move sp, t0          <em class='comment'>/* start the kernel stack for the first thread here */</em>
<a id='L111' name='L111'></a> 111 
<a id='L112' name='L112'></a> 112    sw t0, firstfree     <em class='comment'>/* remember the first free page for later */</em>
<a id='L113' name='L113'></a> 113 
<a id='L114' name='L114'></a> 114    <em class='comment'>/*</em>
<a id='L115' name='L115'></a> 115 <em class='comment'>    * At this point, s0 contains the boot argument string, and no other</em>
<a id='L116' name='L116'></a> 116 <em class='comment'>    * registers contain anything interesting (except the stack pointer).</em>
<a id='L117' name='L117'></a> 117 <em class='comment'>    */</em>
<a id='L118' name='L118'></a> 118 
<a id='L119' name='L119'></a> 119    <em class='comment'>/*</em>
<a id='L120' name='L120'></a> 120 <em class='comment'>    * Now set up a stack frame on the real kernel stack: a dummy saved</em>
<a id='L121' name='L121'></a> 121 <em class='comment'>    * return address and four argument slots for making function calls,</em>
<a id='L122' name='L122'></a> 122 <em class='comment'>    * plus a wasted slot for alignment.</em>
<a id='L123' name='L123'></a> 123 <em class='comment'>    *</em>
<a id='L124' name='L124'></a> 124 <em class='comment'>    * (This needs to match the stack frame set up at the top of the</em>
<a id='L125' name='L125'></a> 125 <em class='comment'>    * function, or the debugger gets confused.)</em>
<a id='L126' name='L126'></a> 126 <em class='comment'>    */</em>
<a id='L127' name='L127'></a> 127    addiu sp, sp, -24
<a id='L128' name='L128'></a> 128    sw $0, 20(sp)
<a id='L129' name='L129'></a> 129 
<a id='L130' name='L130'></a> 130    <em class='comment'>/*</em>
<a id='L131' name='L131'></a> 131 <em class='comment'>    * Now, copy the exception handler code onto the first page of memory.</em>
<a id='L132' name='L132'></a> 132 <em class='comment'>    */</em>
<a id='L133' name='L133'></a> 133 
<a id='L134' name='L134'></a> 134    li a0, EXADDR_UTLB
<a id='L135' name='L135'></a> 135    la a1, mips_utlb_handler
<a id='L136' name='L136'></a> 136    la a2, mips_utlb_end
<a id='L137' name='L137'></a> 137    sub a2, a2, a1
<a id='L138' name='L138'></a> 138    jal memmove
<a id='L139' name='L139'></a> 139    nop
<a id='L140' name='L140'></a> 140 
<a id='L141' name='L141'></a> 141    li a0, EXADDR_GENERAL
<a id='L142' name='L142'></a> 142    la a1, mips_general_handler
<a id='L143' name='L143'></a> 143    la a2, mips_general_end
<a id='L144' name='L144'></a> 144    sub a2, a2, a1
<a id='L145' name='L145'></a> 145    jal memmove
<a id='L146' name='L146'></a> 146    nop
<a id='L147' name='L147'></a> 147 
<a id='L148' name='L148'></a> 148    <em class='comment'>/*</em>
<a id='L149' name='L149'></a> 149 <em class='comment'>    * Flush the instruction cache to make sure the above changes show</em>
<a id='L150' name='L150'></a> 150 <em class='comment'>    * through to instruction fetch.</em>
<a id='L151' name='L151'></a> 151 <em class='comment'>    */</em>
<a id='L152' name='L152'></a> 152    jal mips_flushicache
<a id='L153' name='L153'></a> 153    nop
<a id='L154' name='L154'></a> 154 
<a id='L155' name='L155'></a> 155    <em class='comment'>/*</em>
<a id='L156' name='L156'></a> 156 <em class='comment'>    * Initialize the TLB.</em>
<a id='L157' name='L157'></a> 157 <em class='comment'>    */</em>
<a id='L158' name='L158'></a> 158    jal tlb_reset
<a id='L159' name='L159'></a> 159    nop
<a id='L160' name='L160'></a> 160 
<a id='L161' name='L161'></a> 161    <em class='comment'>/*</em>
<a id='L162' name='L162'></a> 162 <em class='comment'>    * Load NULL into the register we use for curthread.</em>
<a id='L163' name='L163'></a> 163 <em class='comment'>    */</em>
<a id='L164' name='L164'></a> 164    li s7, 0
<a id='L165' name='L165'></a> 165 
<a id='L166' name='L166'></a> 166    <em class='comment'>/*</em>
<a id='L167' name='L167'></a> 167 <em class='comment'>    * Set up the status register.</em>
<a id='L168' name='L168'></a> 168 <em class='comment'>    *</em>
<a id='L169' name='L169'></a> 169 <em class='comment'>    * The MIPS has six hardware interrupt lines and two software interrupts.</em>
<a id='L170' name='L170'></a> 170 <em class='comment'>    * These are individually maskable in the status register. However, we</em>
<a id='L171' name='L171'></a> 171 <em class='comment'>    * don't use this feature (for simplicity) - we only use the master</em>
<a id='L172' name='L172'></a> 172 <em class='comment'>    * interrupt enable/disable flag in bit 0. So enable all of those bits</em>
<a id='L173' name='L173'></a> 173 <em class='comment'>    * now and forget about them.</em>
<a id='L174' name='L174'></a> 174 <em class='comment'>    *</em>
<a id='L175' name='L175'></a> 175 <em class='comment'>    * The BEV bit in the status register, if set, causes the processor to</em>
<a id='L176' name='L176'></a> 176 <em class='comment'>    * jump to a different set of hardwired exception handling addresses.</em>
<a id='L177' name='L177'></a> 177 <em class='comment'>    * This is so that the kernel's exception handling code can be loaded</em>
<a id='L178' name='L178'></a> 178 <em class='comment'>    * into RAM and that the boot ROM's exception handling code can be ROM.</em>
<a id='L179' name='L179'></a> 179 <em class='comment'>    * This flag is normally set at boot time, and we need to be sure to</em>
<a id='L180' name='L180'></a> 180 <em class='comment'>    * clear it.</em>
<a id='L181' name='L181'></a> 181 <em class='comment'>    *</em>
<a id='L182' name='L182'></a> 182 <em class='comment'>    * The KUo/IEo/KUp/IEp/KUc/IEc bits should all start at zero.</em>
<a id='L183' name='L183'></a> 183 <em class='comment'>    *</em>
<a id='L184' name='L184'></a> 184 <em class='comment'>    * We also want all the other random control bits (mostly for cache</em>
<a id='L185' name='L185'></a> 185 <em class='comment'>    * stuff) set to zero.</em>
<a id='L186' name='L186'></a> 186 <em class='comment'>    *</em>
<a id='L187' name='L187'></a> 187 <em class='comment'>    * Thus, the actual value we write is CST_IRQMASK.</em>
<a id='L188' name='L188'></a> 188 <em class='comment'>    */</em>
<a id='L189' name='L189'></a> 189 
<a id='L190' name='L190'></a> 190    li  t0, CST_IRQMASK          <em class='comment'>/* get value */</em>
<a id='L191' name='L191'></a> 191    mtc0 t0, c0_status           <em class='comment'>/* set status register */</em>
<a id='L192' name='L192'></a> 192 
<a id='L193' name='L193'></a> 193    <em class='comment'>/*</em>
<a id='L194' name='L194'></a> 194 <em class='comment'>    * Load the CPU number into the PTBASE field of the CONTEXT</em>
<a id='L195' name='L195'></a> 195 <em class='comment'>    * register. This is necessary to read from cpustacks[] and</em>
<a id='L196' name='L196'></a> 196 <em class='comment'>    * cputhreads[] on trap entry from user mode. See further</em>
<a id='L197' name='L197'></a> 197 <em class='comment'>    * discussions elsewhere.</em>
<a id='L198' name='L198'></a> 198 <em class='comment'>    *</em>
<a id='L199' name='L199'></a> 199 <em class='comment'>    * Because the boot CPU is CPU 0, we can just send 0.</em>
<a id='L200' name='L200'></a> 200 <em class='comment'>    */</em>
<a id='L201' name='L201'></a> 201    mtc0 $0, c0_context
<a id='L202' name='L202'></a> 202 
<a id='L203' name='L203'></a> 203    <em class='comment'>/*</em>
<a id='L204' name='L204'></a> 204 <em class='comment'>    * Load the GP register. This is a MIPS ABI feature; the GP</em>
<a id='L205' name='L205'></a> 205 <em class='comment'>    * register points to an address in the middle of the data segment,</em>
<a id='L206' name='L206'></a> 206 <em class='comment'>    * so data can be accessed relative to GP using one instruction</em>
<a id='L207' name='L207'></a> 207 <em class='comment'>    * instead of the two it takes to set up a full 32-bit address.</em>
<a id='L208' name='L208'></a> 208 <em class='comment'>    */</em>
<a id='L209' name='L209'></a> 209    la gp, _gp
<a id='L210' name='L210'></a> 210 
<a id='L211' name='L211'></a> 211    <em class='comment'>/*</em>
<a id='L212' name='L212'></a> 212 <em class='comment'>    * We're all set up!</em>
<a id='L213' name='L213'></a> 213 <em class='comment'>    * Fetch the copy of the bootstring as the argument, and call main.</em>
<a id='L214' name='L214'></a> 214 <em class='comment'>    */</em>
<a id='L215' name='L215'></a> 215    jal kmain
<a id='L216' name='L216'></a> 216    move a0, s0                  <em class='comment'>/* in delay slot */</em>
<a id='L217' name='L217'></a> 217 
<a id='L218' name='L218'></a> 218 
<a id='L219' name='L219'></a> 219    <em class='comment'>/*</em>
<a id='L220' name='L220'></a> 220 <em class='comment'>    * kmain shouldn't return. panic.</em>
<a id='L221' name='L221'></a> 221 <em class='comment'>    * Loop back just in case panic returns too.</em>
<a id='L222' name='L222'></a> 222 <em class='comment'>    */</em>
<a id='L223' name='L223'></a> 223 1:
<a id='L224' name='L224'></a> 224    la  a0, panicstr
<a id='L225' name='L225'></a> 225    jal panic
<a id='L226' name='L226'></a> 226    nop                          <em class='comment'>/* delay slot */</em>
<a id='L227' name='L227'></a> 227    j 1b
<a id='L228' name='L228'></a> 228    nop                          <em class='comment'>/* delay slot */</em>
<a id='L229' name='L229'></a> 229    .end __start
<a id='L230' name='L230'></a> 230 
<a id='L231' name='L231'></a> 231    .rdata
<a id='L232' name='L232'></a> 232 panicstr:
<a id='L233' name='L233'></a> 233    .asciz "kmain returned\n"
<a id='L234' name='L234'></a> 234 
<a id='L235' name='L235'></a> 235    <em class='comment'>/*</em>
<a id='L236' name='L236'></a> 236 <em class='comment'>    * CPUs started after the boot CPU come here.</em>
<a id='L237' name='L237'></a> 237 <em class='comment'>    */</em>
<a id='L238' name='L238'></a> 238    .text
<a id='L239' name='L239'></a> 239    .globl cpu_start_secondary
<a id='L240' name='L240'></a> 240    .type cpu_start_secondary,@function
<a id='L241' name='L241'></a> 241    .ent cpu_start_secondary
<a id='L242' name='L242'></a> 242 cpu_start_secondary:
<a id='L243' name='L243'></a> 243 
<a id='L244' name='L244'></a> 244    <em class='comment'>/*</em>
<a id='L245' name='L245'></a> 245 <em class='comment'>    * When we get here our stack points to the CRAM area of the bus</em>
<a id='L246' name='L246'></a> 246 <em class='comment'>    * controller per-CPU space. This means we can, with a bit of</em>
<a id='L247' name='L247'></a> 247 <em class='comment'>    * caution, call C functions, but nothing very deeply nesting.</em>
<a id='L248' name='L248'></a> 248 <em class='comment'>    * However, we don't need to.</em>
<a id='L249' name='L249'></a> 249 <em class='comment'>    *</em>
<a id='L250' name='L250'></a> 250 <em class='comment'>    * The a0 register contains the value that was put in the second</em>
<a id='L251' name='L251'></a> 251 <em class='comment'>    * word of the CRAM area, which is the (software) cpu number for</em>
<a id='L252' name='L252'></a> 252 <em class='comment'>    * indexing cpustacks[]. None of the other registers contain</em>
<a id='L253' name='L253'></a> 253 <em class='comment'>    * anything useful.</em>
<a id='L254' name='L254'></a> 254 <em class='comment'>    */</em>
<a id='L255' name='L255'></a> 255 
<a id='L256' name='L256'></a> 256 
<a id='L257' name='L257'></a> 257    <em class='comment'>/*</em>
<a id='L258' name='L258'></a> 258 <em class='comment'>    * Stack frame. We save the return address register, even though</em>
<a id='L259' name='L259'></a> 259 <em class='comment'>    * it contains nothing useful. This is for gdb's benefit when it</em>
<a id='L260' name='L260'></a> 260 <em class='comment'>    * comes disassembling. We also need 16 bytes for making a call,</em>
<a id='L261' name='L261'></a> 261 <em class='comment'>    * and 4 bytes for alignment, so the total frame size is 24.</em>
<a id='L262' name='L262'></a> 262 <em class='comment'>    *</em>
<a id='L263' name='L263'></a> 263 <em class='comment'>    * Note that the frame here must match the frame we set up below</em>
<a id='L264' name='L264'></a> 264 <em class='comment'>    * when we switch stacks. Otherwise, gdb gets very confused.</em>
<a id='L265' name='L265'></a> 265 <em class='comment'>    */</em>
<a id='L266' name='L266'></a> 266    .frame sp, 24, $0    <em class='comment'>/* 24-byte sp-relative frame; return addr on stack */</em>
<a id='L267' name='L267'></a> 267    .mask 0x80000000, -4 <em class='comment'>/* register 31 (ra) saved at (sp+24)-4 */</em>
<a id='L268' name='L268'></a> 268    addiu sp, sp, -24
<a id='L269' name='L269'></a> 269    sw ra, 20(sp)
<a id='L270' name='L270'></a> 270 
<a id='L271' name='L271'></a> 271    <em class='comment'>/*</em>
<a id='L272' name='L272'></a> 272 <em class='comment'>    * Fetch the stack out of cpustacks[].</em>
<a id='L273' name='L273'></a> 273 <em class='comment'>    */</em>
<a id='L274' name='L274'></a> 274    lui t0, %hi(cpustacks)       <em class='comment'>/* load upper half of cpustacks base addr */</em>
<a id='L275' name='L275'></a> 275    sll v0, a0, 2                <em class='comment'>/* get byte index for array (multiply by 4) */</em>
<a id='L276' name='L276'></a> 276    addu t0, t0, v0              <em class='comment'>/* add it in */</em>
<a id='L277' name='L277'></a> 277    lw sp, %lo(cpustacks)(t0)    <em class='comment'>/* get the stack pointer */</em>
<a id='L278' name='L278'></a> 278 
<a id='L279' name='L279'></a> 279    <em class='comment'>/*</em>
<a id='L280' name='L280'></a> 280 <em class='comment'>    * Now fetch curthread out of cputhreads[].</em>
<a id='L281' name='L281'></a> 281 <em class='comment'>    */</em>
<a id='L282' name='L282'></a> 282    lui t0, %hi(cputhreads)      <em class='comment'>/* load upper half of cpustacks base addr */</em>
<a id='L283' name='L283'></a> 283    sll v0, a0, 2                <em class='comment'>/* get byte index for array (multiply by 4) */</em>
<a id='L284' name='L284'></a> 284    addu t0, t0, v0              <em class='comment'>/* add it in */</em>
<a id='L285' name='L285'></a> 285    lw s7, %lo(cputhreads)(t0)   <em class='comment'>/* load curthread register */</em>
<a id='L286' name='L286'></a> 286 
<a id='L287' name='L287'></a> 287    <em class='comment'>/*</em>
<a id='L288' name='L288'></a> 288 <em class='comment'>    * Initialize the TLB.</em>
<a id='L289' name='L289'></a> 289 <em class='comment'>    */</em>
<a id='L290' name='L290'></a> 290    jal tlb_reset
<a id='L291' name='L291'></a> 291    nop
<a id='L292' name='L292'></a> 292 
<a id='L293' name='L293'></a> 293    <em class='comment'>/*</em>
<a id='L294' name='L294'></a> 294 <em class='comment'>    * Set up the status register, as described above.</em>
<a id='L295' name='L295'></a> 295 <em class='comment'>    */</em>
<a id='L296' name='L296'></a> 296    li  t0, CST_IRQMASK          <em class='comment'>/* get value */</em>
<a id='L297' name='L297'></a> 297    mtc0 t0, c0_status           <em class='comment'>/* set status register */</em>
<a id='L298' name='L298'></a> 298 
<a id='L299' name='L299'></a> 299    <em class='comment'>/*</em>
<a id='L300' name='L300'></a> 300 <em class='comment'>    * Load the CPU number into the PTBASE field of the CONTEXT</em>
<a id='L301' name='L301'></a> 301 <em class='comment'>    * register, as described above.</em>
<a id='L302' name='L302'></a> 302 <em class='comment'>    */</em>
<a id='L303' name='L303'></a> 303    sll v0, a0, CTX_PTBASESHIFT
<a id='L304' name='L304'></a> 304    mtc0 v0, c0_context
<a id='L305' name='L305'></a> 305 
<a id='L306' name='L306'></a> 306    <em class='comment'>/*</em>
<a id='L307' name='L307'></a> 307 <em class='comment'>    * Initialize the on-chip timer interrupt.</em>
<a id='L308' name='L308'></a> 308 <em class='comment'>    *</em>
<a id='L309' name='L309'></a> 309 <em class='comment'>    * This should be set to CPU_FREQUENCY/HZ, but we don't have either</em>
<a id='L310' name='L310'></a> 310 <em class='comment'>    * of those values here, so we'll arbitrarily set it to 100,000. It</em>
<a id='L311' name='L311'></a> 311 <em class='comment'>    * will get reset to the right thing after it first fires.</em>
<a id='L312' name='L312'></a> 312 <em class='comment'>    */</em>
<a id='L313' name='L313'></a> 313    li v0, 100000
<a id='L314' name='L314'></a> 314    mtc0 v0, c0_compare
<a id='L315' name='L315'></a> 315 
<a id='L316' name='L316'></a> 316 
<a id='L317' name='L317'></a> 317    <em class='comment'>/*</em>
<a id='L318' name='L318'></a> 318 <em class='comment'>    * Load the GP register.</em>
<a id='L319' name='L319'></a> 319 <em class='comment'>    */</em>
<a id='L320' name='L320'></a> 320    la gp, _gp
<a id='L321' name='L321'></a> 321 
<a id='L322' name='L322'></a> 322    <em class='comment'>/*</em>
<a id='L323' name='L323'></a> 323 <em class='comment'>    * Set up a stack frame. Store zero into the return address slot so</em>
<a id='L324' name='L324'></a> 324 <em class='comment'>    * we show as the top of the stack.</em>
<a id='L325' name='L325'></a> 325 <em class='comment'>    */</em>
<a id='L326' name='L326'></a> 326    addiu sp, sp, -24
<a id='L327' name='L327'></a> 327    sw z0, 20(sp)
<a id='L328' name='L328'></a> 328 
<a id='L329' name='L329'></a> 329    <em class='comment'>/*</em>
<a id='L330' name='L330'></a> 330 <em class='comment'>    * Off to MI code. Pass the cpu number as the argument; it's already</em>
<a id='L331' name='L331'></a> 331 <em class='comment'>    * in the a0 register.</em>
<a id='L332' name='L332'></a> 332 <em class='comment'>    */</em>
<a id='L333' name='L333'></a> 333    j cpu_hatch
<a id='L334' name='L334'></a> 334    nop                          <em class='comment'>/* delay slot for jump */</em>
<a id='L335' name='L335'></a> 335    .end cpu_start_secondary
</pre>
<hr />
<a id='BOTTOM' name='BOTTOM'></a>
<em class='comment'>/* [&lt;][&gt;][^][v]<a href='#TOP'>[top]</a>[bottom]<a href='../mains.html'>[index]</a><a href='../help.html'>[help]</a> */</em>
</body>
</html>
