/* SPDX-License-Identifier: GPL-2.0+ */
/*
 * Copyright 2018 - AmLogic, Inc.
 */
#ifndef _ARCH_MESON_T3_MEASURE_H_
#define _ARCH_MESON_T3_MEASURE_H_

static const char* clk_msr_table[] = {
	[0] = "cts_sys_clk",
	[1] = "cts_axi_clk",
	[2] = "cts_rtc_clk",
	[3] = "cts_dspa_clk",
	[5] = "cts_mali_clk",
	[6] = "sys_cpu_clk_div16",
	[8] = "cts_cecb_clk",
	[10] = "fclk_div5",
	[11] = "mp0_clk_out",
	[12] = "mp1_clk_out",
	[13] = "mp2_clk_out",
	[14] = "mp3_clk_out",
	[15] = "mpll_clk_50m",
	[16] = "pcie_clk_inp",
	[17] = "pcie_clk_inn",
	[18] = "mpll_clk_test_out",
	[19] = "hifi_pll_clk",
	[20] = "gp0_pll_clk",
	[21] = "gp1_pll_clk",
	[22] = "eth_mppll_50m_ckout",
	[23] = "sys_pll_div16",
	[24] = "ddr0_dpll_pt_clk",
	[25] = "ddr1_dpll_pt_clk",
	[28] = "deskew_pll_clk_div32_out_ddr0",
	[29] = "deskew_pll_clk_div32_out_ddr1",
	[30] = "mod_eth_phy_ref_clk",
	[31] = "mod_eth_tx_clk",
	[32] = "cts_eth_clk125Mhz",
	[33] = "cts_eth_clk_rmii",
	[34] = "co_clkin_to_mac",
	[35] = "mod_eth_rx_clk_rmii",
	[36] = "co_rx_clk",
	[37] = "co_tx_clk",
	[38] = "eth_phy_rxclk",
	[39] = "eth_phy_plltxclk",
	[40] = "ephy_test_clk",
	[42] = "hdmirx_apll_clk_out_div",
	[43] = "hdmirx_tmds_clk",
	[44] = "hdmirx_cable_clk",
	[45] = "hdmirx_apll_clk_audio",
	[46] = "hdmirx_5m_clk",
	[47] = "hdmirx_2m_clk",
	[48] = "hdmirx_cfg_clk",
	[49] = "cts_hdmirx_hdcp2x_eclk",
	[50] = "vid_pll0_div_clk_out",
	[51] = "s2_adc_clk",
	[52] = "adc_dpll_clk_b3",
	[53] = "adc_dpll_clk_b2",
	[54] = "cts_vdac_clk",
	[55] = "cts_vpu_clk_buf",
	[56] = "mod_tcon_clko",
	[57] = "lcd_an_clk_ph2",
	[58] = "lcd_an_clk_ph3",
	[60] = "cts_vdin_meas_clk",
	[61] = "cts_vpu_clk",
	[62] = "cts_vpu_clkb",
	[63] = "cts_vpu_clkb_tmp",
	[64] = "cts_vpu_clkc",
	[65] = "cts_vid_lock_clk",
	[66] = "cts_vapbclk",
	[67] = "cts_ge2d_clk",
	[68] = "hdmirx_aud_pll_clk",
	[69] = "hdmirx_aud_sck",
	[70] = "cts_frc_clk",
	[71] = "cts_me_clk",
	[72] = "cts_nna_core_clk",
	[73] = "cts_nna_axi_clk",
	[75] = "cts_cdac_clk_c",
	[76] = "sys1_pll_clk",
	[77] = "eth_mppll_test",
	[79] = "demod_TSin_CLK_IN",
	[85] = "lvds1_fifo_clk",
	[86] = "lvds0_fifo_clk",
	[87] = "cts_spicc_2_clk",
	[93] = "cts_vdec_clk",
	[97] = "cts_hcodec_clk",
	[98] = "cts_hevcb_clk",
	[99] = "cts_hevcf_clk",
	[100] = "cts_hdmi_aud_pll_clk",
	[101] = "cts_hdmi_acr_ref_clk",
	[102] = "cts_hdmi_meter_clk",
	[103] = "hdmi_vid_clk",
	[104] = "hdmi_aud_clk",
	[105] = "hdmi_dsd_clk",
	[110] = "cts_sc_clk",
	[111] = "cts_sar_adc_clk",
	[112] = "cts_bt656_clk0",
	[113] = "cts_sd_emmc_C_clk(nand)",
	[114] = "cts_sd_emmc_B_clk",
	[116] = "gpio_msr_clk",
	[117] = "cts_spicc_1_clk",
	[118] = "cts_spicc_0_clk",
	[119] = "cts_tcon_pll_clk",
	[120] = "hrx_axi_clk",
	[121] = "cts_ts_clk(temp sensor)",
	[122] = "cts_pcie_400m_clk",
	[123] = "cts_usb2_250m_clk",
	[125] = "adc_dpll_intclk",
	[126] = "adc_extclk_in",
	[127] = "cts_demod_32k_clk",
	[128] = "cts_demod_core_t2_clk",
	[129] = "cts_demod_core_clk",
	[130] = "o_vad_clk",
	[131] = "AU_DAC1_CLK_G128X",
	[132] = "c_alocker_in_clk",
	[133] = "c_alocker_out_clk",
	[134] = "audio_tdmout_c_sclk",
	[135] = "audio_tdmout_b_sclk",
	[136] = "audio_tdmout_a_sclk",
	[137] = "audio_tdmin_lb_sclk",
	[138] = "audio_tdmin_c_sclk",
	[139] = "audio_tdmin_b_sclk",
	[140] = "audio_tdmin_a_sclk",
	[141] = "audio_resamplea_clk",
	[142] = "audio_pdm_sysclk",
	[143] = "audio_spdifoutb_mst_clk",
	[144] = "audio_spdifout_mst_clk",
	[145] = "audio_spdifin_mst_clk",
	[146] = "mod_audio_pdm_dclk_o",
	[147] = "audio_resampleb_clk",
	[148] = "audio_toacodec_mclk",
	[149] = "audio_toacodec_bclk",
	[150] = "atv_dmd_mono_clk_32",
	[151] = "atv_dmd_i2s_sclk",
	[152] = "adec_i2s_sclk",
	[153] = "acodec_i2sout_bclk",
	[154] = "cts_pwm_j_clk",
	[155] = "cts_pwm_i_clk",
	[156] = "cts_pwm_h_clk",
	[157] = "cts_pwm_g_clk",
	[158] = "m31phy_CLK60SYS",
	[159] = "pcie_A_pclk",
	[160] = "p30_pipe0_clk",
	[161] = "p23_usb2_ckout",
	[162] = "p22_usb2_ckout",
	[163] = "p21_usb2_ckout",
	[164] = "cts_pwm_f_clk",
	[165] = "cts_pwm_e_clk",
	[166] = "cts_pwm_d_clk",
	[167] = "cts_pwm_c_clk",
	[168] = "cts_pwm_b_clk",
	[169] = "cts_pwm_a_clk",
	[170] = "cts_ACLKM",
	[171] = "cts_dmc1_clk",
	[172] = "cts_dmc0_clk",
	[173] = "ts_vpu_clk",
	[174] = "ts_nna_clk",
	[175] = "ts_cpu_clk",
	[176] = "rng_ring_0",
	[177] = "rng_ring_1",
	[178] = "rng_ring_2",
	[179] = "rng_ring_3",
	[180] = "am_ring_out0",
	[181] = "am_ring_out1",
	[182] = "am_ring_out2",
	[183] = "am_ring_out3",
	[184] = "am_ring_out4",
	[185] = "am_ring_out5",
	[186] = "am_ring_out6",
	[187] = "am_ring_out7",
	[188] = "am_ring_out8",
	[189] = "am_ring_out9",
	[190] = "am_ring_out10",
	[191] = "am_ring_out11",
	[192] = "am_ring_out12",
	[193] = "am_ring_out13",
	[194] = "am_ring_out14",
	[195] = "am_ring_out15",
	[196] = "am_ring_out16",
	[197] = "am_ring_out17",
	[198] = "am_ring_out18",
	[199] = "am_ring_out19",
	[200] = "cts_vafe_datack",
	[201] = "cts_atv_dmd_vdac_clk",
	[202] = "cts_atv_dmd_sys_clk",
	[206] = "am_ring_out20",
	[207] = "am_ring_out21",
	[208] = "am_ring_out22",
	[209] = "am_ring_out23",
	[210] = "am_ring_out24",
	[211] = "am_ring_out25",
	[212] = "am_ring_out26",
	[213] = "am_ring_out27",
	[214] = "am_ring_out28",
	[215] = "am_ring_out29",
	[216] = "am_ring_out30",
	[217] = "am_ring_out31",
	[218] = "am_ring_out32",
	[219] = "cts_enc0_if_clk",
	[220] = "cts_enc2_clk",
	[221] = "cts_enc1_clk",
	[222] = "cts_enc0_clk",
	[223] = "am_ring_out33",
	[224] = "tvfe_sample_clk",
	[225] = "spclk",
	[226] = "sar_adc_clk_o",
	[227] = "jtag_tck_i_pad",
	[228] = "dac_ck0",
};

int clk_msr(int index);

#endif
