#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sat Aug  3 18:35:22 2024
# Process ID: 1371282
# Current directory: /home/nagafusa/work/spadi/Fakernet/SAMIDARE
# Command line: vivado
# Log file: /home/nagafusa/work/spadi/Fakernet/SAMIDARE/vivado.log
# Journal file: /home/nagafusa/work/spadi/Fakernet/SAMIDARE/vivado.jou
# Running On: e16fpga01, OS: Linux, CPU Frequency: 5681.644 MHz, CPU Physical cores: 32, Host memory: 66513 MB
#-----------------------------------------------------------
start_gui
open_project /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/top_block.bd}
set_property location {3 959 851} [get_bd_cells SAMPA_I2C_wrapper]
update_module_reference top_block_I2C_Controller_v1_0_0_1
regenerate_bd_layout
create_bd_cell -type module -reference I2C_Controller_v1_0 I2C_Controller_v1_0_0
delete_bd_objs [get_bd_cells I2C_Controller_v1_0_0]
save_bd_design
update_module_reference {top_block_I2C_Controller_v1_0_0_1 top_block_I2C_Controller_v1_0_0_2}
update_module_reference {top_block_I2C_Controller_v1_0_0_1 top_block_I2C_Controller_v1_0_0_2}
delete_bd_objs [get_bd_nets SAMPA_I2C_wrapper/m00_axi_init_axi_txn_1]
delete_bd_objs [get_bd_nets fakernet_start_i2c_write_0]
undo
delete_bd_objs [get_bd_nets fakernet_start_i2c_write_0]
connect_bd_net [get_bd_pins fakernet/start_i2c_write_0] [get_bd_pins SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/start_reg_read]
save_bd_design
regenerate_bd_layout
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_module_reference {top_block_I2C_Controller_v1_0_0_1 top_block_I2C_Controller_v1_0_0_2}
update_module_reference top_block_reg_switch_0_0
startgroup
make_bd_pins_external  [get_bd_pins fakernet/reg_switch_0/start_i2c_read_o] [get_bd_pins fakernet/reg_switch_0/start_i2c_write_all_o] [get_bd_pins fakernet/reg_switch_0/start_i2c_write_o] [get_bd_pins fakernet/reg_switch_0/i2c_addr_o]
endgroup
undo
startgroup
make_bd_pins_external  [get_bd_pins fakernet/reg_switch_0/start_i2c_read_o] [get_bd_pins fakernet/reg_switch_0/start_i2c_write_o] [get_bd_pins fakernet/reg_switch_0/start_i2c_write_all_o] [get_bd_pins fakernet/reg_switch_0/i2c_addr_o]
endgroup
save_bd_design
regenerate_bd_layout -hierarchy [get_bd_cells fakernet]
delete_bd_objs [get_bd_nets fakernet_start_i2c_read_o_0] [get_bd_ports start_i2c_read_o_0]
delete_bd_objs [get_bd_nets fakernet_start_i2c_write_o_0] [get_bd_ports start_i2c_write_o_0]
delete_bd_objs [get_bd_nets fakernet_start_i2c_write_all_o_0] [get_bd_ports start_i2c_write_all_o_0]
delete_bd_objs [get_bd_nets fakernet_i2c_addr_o_0] [get_bd_ports i2c_addr_o_0]
delete_bd_objs [get_bd_nets fakernet_start_i2c_write_0]
update_module_reference {top_block_I2C_Controller_v1_0_0_1 top_block_I2C_Controller_v1_0_0_2}
delete_bd_objs [get_bd_nets SAMPA_I2C_wrapper/start_reg_read_1]
connect_bd_net [get_bd_pins fakernet/start_i2c_write_0] [get_bd_pins SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/start_reg_write]
connect_bd_net [get_bd_pins fakernet/start_i2c_read_o_0] [get_bd_pins SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/start_reg_read]
regenerate_bd_layout
delete_bd_objs [get_bd_nets fakernet_start_i2c_write_0]
delete_bd_objs [get_bd_nets fakernet/reg_switch_0_start_i2c_write] [get_bd_pins fakernet/start_i2c_write_0]
set_property name start_i2c_read_o [get_bd_pins fakernet/start_i2c_read_o_0]
set_property name start_i2c_write_o [get_bd_pins fakernet/start_i2c_write_o_0]
set_property name start_i2c_write_all_o [get_bd_pins fakernet/start_i2c_write_all_o_0]
save_bd_design
set_property name i2c_addr_o [get_bd_pins fakernet/i2c_addr_o_0]
regenerate_bd_layout
delete_bd_objs [get_bd_nets SAMPA_I2C_wrapper/start_reg_write_1]
connect_bd_net [get_bd_pins fakernet/start_i2c_write_o] [get_bd_pins SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/start_reg_write]
connect_bd_net [get_bd_pins fakernet/start_i2c_write_all_o] [get_bd_pins SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/start_reg_write_all]
connect_bd_net [get_bd_pins fakernet/start_i2c_write_all_o] [get_bd_pins SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/i2c_addr_i]
undo
connect_bd_net [get_bd_pins SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/i2c_addr_i] [get_bd_pins fakernet/i2c_addr_o]
save_bd_design
regenerate_bd_layout
delete_bd_objs [get_bd_pins SAMPA_I2C_wrapper/start_reg_write]
delete_bd_objs [get_bd_pins SAMPA_I2C_wrapper/start_reg_read]
delete_bd_objs [get_bd_pins SAMPA_I2C_wrapper/m00_axi_init_axi_txn]
set_property name start_reg_read [get_bd_pins SAMPA_I2C_wrapper/start_reg_read1]
set_property name start_reg_write [get_bd_pins SAMPA_I2C_wrapper/start_reg_write1]
save_bd_design
update_module_reference {top_block_I2C_Controller_v1_0_0_1 top_block_I2C_Controller_v1_0_0_2}
update_module_reference {top_block_I2C_Controller_v1_0_0_1 top_block_I2C_Controller_v1_0_0_2}
update_module_reference top_block_reg_switch_0_0
update_module_reference {top_block_I2C_Controller_v1_0_0_1 top_block_I2C_Controller_v1_0_0_2}
delete_bd_objs [get_bd_nets fakernet_start_i2c_read_o_0] [get_bd_nets SAMPA_I2C_wrapper/start_reg_read1_1] [get_bd_pins SAMPA_I2C_wrapper/start_reg_read]
delete_bd_objs [get_bd_nets fakernet_start_i2c_write_o] [get_bd_nets SAMPA_I2C_wrapper/start_reg_write1_1] [get_bd_pins SAMPA_I2C_wrapper/start_reg_write]
delete_bd_objs [get_bd_nets SAMPA_I2C_wrapper/start_reg_write_all_1] [get_bd_nets fakernet_start_i2c_write_all_o] [get_bd_pins SAMPA_I2C_wrapper/start_reg_write_all]
connect_bd_net [get_bd_pins fakernet/start_i2c_read_o] [get_bd_pins SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/start_i2c_read]
connect_bd_net [get_bd_pins fakernet/start_i2c_write_o] [get_bd_pins SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/start_i2c_write]
connect_bd_net [get_bd_pins fakernet/start_i2c_write_all_o] [get_bd_pins SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/start_i2c_write_all]
regenerate_bd_layout
save_bd_design
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_module_reference {top_block_I2C_Controller_v1_0_0_1 top_block_I2C_Controller_v1_0_0_2}
update_module_reference top_block_reg_switch_0_0
delete_bd_objs [get_bd_nets fakernet_i2c_addr_o] [get_bd_nets SAMPA_I2C_wrapper/i2c_addr_i_1] [get_bd_pins SAMPA_I2C_wrapper/i2c_addr_i]
delete_bd_objs [get_bd_nets fakernet/reg_switch_0_i2c_addr_o] [get_bd_pins fakernet/i2c_addr_o]
connect_bd_net [get_bd_pins fakernet/reg_switch_0/i2c_waddr_o] [get_bd_pins SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/i2c_waddr_i]
connect_bd_net [get_bd_pins SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/i2c_raddr_i] [get_bd_pins fakernet/reg_switch_0/i2c_raddr_o]
regenerate_bd_layout
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 32
wait_on_run synth_1
regenerate_bd_layout
regenerate_bd_layout
launch_runs impl_1 -jobs 32
wait_on_run impl_1
update_module_reference top_block_I2C_Controller_v1_0_0_1
reset_run synth_1
launch_runs impl_1 -jobs 32
wait_on_run impl_1
regenerate_bd_layout
create_bd_port -dir O HBTRG_N
create_bd_port -dir O HBTRG_P
create_bd_port -dir O BX_SYNX_TRG_N
create_bd_port -dir I BX_SYNC_TRG_P
undo
create_bd_port -dir O BX_SYNC_TRG_P
create_bd_port -dir O -from 3 -to 0 TRG_N
create_bd_port -dir O -from 3 -to 0 TRG_P
create_bd_port -dir O -from 3 -to 0 HRSTB_N
create_bd_port -dir O -from 3 -to 0 HRSTB_P
create_bd_port -dir O -from 3 -to 0 CLKSOIN_N
create_bd_port -dir O -from 3 -to 0 CLKSOIN_P
regenerate_bd_layout
create_bd_port -dir IO -from 7 -to 0 GPION
create_bd_port -dir IO -from 7 -to 0 GPIOP
save_bd_design
update_module_reference top_block_I2C_Controller_v1_0_0_1
reset_run synth_1
launch_runs impl_1 -jobs 32
wait_on_run impl_1
open_run impl_1
update_module_reference top_block_reg_switch_0_0
update_module_reference top_block_reg_switch_0_0
regenerate_bd_layout
startgroup
set_property -dict [list \
  CONFIG.CLKOUT1_JITTER {232.098} \
  CONFIG.CLKOUT1_PHASE_ERROR {191.950} \
  CONFIG.CLKOUT2_JITTER {337.434} \
  CONFIG.CLKOUT2_PHASE_ERROR {191.950} \
  CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {10.0} \
  CONFIG.CLKOUT3_JITTER {272.548} \
  CONFIG.CLKOUT3_PHASE_ERROR {191.950} \
  CONFIG.CLKOUT4_JITTER {216.942} \
  CONFIG.CLKOUT4_PHASE_ERROR {191.950} \
  CONFIG.CLKOUT5_JITTER {171.779} \
  CONFIG.CLKOUT5_PHASE_ERROR {191.950} \
  CONFIG.CLKOUT6_JITTER {180.876} \
  CONFIG.CLKOUT6_PHASE_ERROR {191.950} \
  CONFIG.CLKOUT6_REQUESTED_OUT_FREQ {100.0} \
  CONFIG.CLKOUT6_USED {true} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {25.000} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {25.000} \
  CONFIG.MMCM_CLKOUT1_DIVIDE {100} \
  CONFIG.MMCM_CLKOUT2_DIVIDE {40} \
  CONFIG.MMCM_CLKOUT3_DIVIDE {20} \
  CONFIG.MMCM_CLKOUT4_DIVIDE {8} \
  CONFIG.MMCM_CLKOUT5_DIVIDE {10} \
  CONFIG.NUM_OUT_CLKS {6} \
] [get_bd_cells clk_wiz_0]
endgroup
startgroup
set_property -dict [list \
  CONFIG.CLKOUT1_JITTER {175.009} \
  CONFIG.CLKOUT1_PHASE_ERROR {156.430} \
  CONFIG.CLKOUT2_JITTER {270.090} \
  CONFIG.CLKOUT2_PHASE_ERROR {156.430} \
  CONFIG.CLKOUT3_JITTER {198.171} \
  CONFIG.CLKOUT3_PHASE_ERROR {156.430} \
  CONFIG.CLKOUT4_JITTER {165.954} \
  CONFIG.CLKOUT4_PHASE_ERROR {156.430} \
  CONFIG.CLKOUT5_JITTER {141.617} \
  CONFIG.CLKOUT5_PHASE_ERROR {156.430} \
  CONFIG.CLKOUT6_USED {false} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {31.250} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {31.250} \
  CONFIG.MMCM_CLKOUT1_DIVIDE {125} \
  CONFIG.MMCM_CLKOUT2_DIVIDE {50} \
  CONFIG.MMCM_CLKOUT3_DIVIDE {25} \
  CONFIG.MMCM_CLKOUT4_DIVIDE {10} \
  CONFIG.MMCM_CLKOUT5_DIVIDE {1} \
  CONFIG.NUM_OUT_CLKS {5} \
] [get_bd_cells clk_wiz_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_1
endgroup
connect_bd_net [get_bd_ports BASECLK] [get_bd_pins clk_wiz_1/clk_in1]
startgroup
set_property -dict [list CONFIG.PRIM_IN_FREQ.VALUE_SRC USER] [get_bd_cells clk_wiz_1]
set_property -dict [list \
  CONFIG.CLKIN1_JITTER_PS {250.0} \
  CONFIG.CLKOUT1_DRIVES {Buffer} \
  CONFIG.CLKOUT1_JITTER {128.655} \
  CONFIG.CLKOUT1_PHASE_ERROR {166.174} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {320.000} \
  CONFIG.CLKOUT2_DRIVES {Buffer} \
  CONFIG.CLKOUT3_DRIVES {Buffer} \
  CONFIG.CLKOUT4_DRIVES {Buffer} \
  CONFIG.CLKOUT5_DRIVES {Buffer} \
  CONFIG.CLKOUT6_DRIVES {Buffer} \
  CONFIG.CLKOUT7_DRIVES {Buffer} \
  CONFIG.FEEDBACK_SOURCE {FDBK_AUTO} \
  CONFIG.MMCM_BANDWIDTH {OPTIMIZED} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {30.000} \
  CONFIG.MMCM_CLKIN1_PERIOD {25.000} \
  CONFIG.MMCM_CLKIN2_PERIOD {10.0} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {3.750} \
  CONFIG.MMCM_COMPENSATION {AUTO} \
  CONFIG.OPTIMIZE_CLOCKING_STRUCTURE_EN {true} \
  CONFIG.PRIMITIVE {Auto} \
  CONFIG.PRIM_IN_FREQ {40.000} \
  CONFIG.USE_LOCKED {false} \
  CONFIG.USE_RESET {false} \
] [get_bd_cells clk_wiz_1]
endgroup
startgroup
set_property -dict [list \
  CONFIG.CLKOUT1_DRIVES {Buffer} \
  CONFIG.CLKOUT1_JITTER {128.655} \
  CONFIG.CLKOUT1_PHASE_ERROR {166.174} \
  CONFIG.CLKOUT2_JITTER {152.933} \
  CONFIG.CLKOUT2_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT2_PHASE_ERROR {166.174} \
  CONFIG.CLKOUT2_USED {false} \
  CONFIG.FEEDBACK_SOURCE {FDBK_AUTO} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {30.000} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {3.750} \
  CONFIG.MMCM_CLKOUT1_DIVIDE {1} \
  CONFIG.NUM_OUT_CLKS {1} \
  CONFIG.USE_DYN_PHASE_SHIFT {false} \
] [get_bd_cells clk_wiz_1]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_ds_buf:2.2 util_ds_buf_0
endgroup
set_property location {3 743 1363} [get_bd_cells util_ds_buf_0]
set_property CONFIG.C_BUF_TYPE {OBUFDS} [get_bd_cells util_ds_buf_0]
connect_bd_net [get_bd_pins clk_wiz_1/clk_out1] [get_bd_pins util_ds_buf_0/OBUF_IN]
set_property location {5 2635 -33} [get_bd_cells util_ds_buf_0]
connect_bd_net [get_bd_ports CLKSOIN_P] [get_bd_pins util_ds_buf_0/OBUF_DS_P]
connect_bd_net [get_bd_ports CLKSOIN_N] [get_bd_pins util_ds_buf_0/OBUF_DS_N]
regenerate_bd_layout
create_bd_port -dir O SAMPA_EN_A
create_bd_port -dir I SAMPA_EN_D
regenerate_bd_layout
undo
undo
create_bd_port -dir O SAMPA_EN_D
set_property location {1985 362} [get_bd_ports SAMPA_EN_D]
startgroup
set_property -dict [list CONFIG.PRIM_IN_FREQ.VALUE_SRC USER] [get_bd_cells clk_wiz_1]
set_property -dict [list \
  CONFIG.AUTO_PRIMITIVE {MMCM} \
  CONFIG.CLKIN1_JITTER_PS {250.0} \
  CONFIG.CLKOUT1_DRIVES {Buffer} \
  CONFIG.CLKOUT1_JITTER {128.655} \
  CONFIG.CLKOUT1_PHASE_ERROR {166.174} \
  CONFIG.CLKOUT2_DRIVES {Buffer} \
  CONFIG.CLKOUT3_DRIVES {Buffer} \
  CONFIG.CLKOUT4_DRIVES {Buffer} \
  CONFIG.CLKOUT5_DRIVES {Buffer} \
  CONFIG.CLKOUT6_DRIVES {Buffer} \
  CONFIG.CLKOUT7_DRIVES {Buffer} \
  CONFIG.ENABLE_CLOCK_MONITOR {false} \
  CONFIG.FEEDBACK_SOURCE {FDBK_AUTO} \
  CONFIG.MMCM_BANDWIDTH {OPTIMIZED} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {30.000} \
  CONFIG.MMCM_CLKIN1_PERIOD {25.000} \
  CONFIG.MMCM_CLKIN2_PERIOD {10.0} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {3.750} \
  CONFIG.MMCM_COMPENSATION {AUTO} \
  CONFIG.OPTIMIZE_CLOCKING_STRUCTURE_EN {true} \
  CONFIG.PRIMITIVE {Auto} \
  CONFIG.PRIM_IN_FREQ {40.000} \
  CONFIG.PRIM_SOURCE {Single_ended_clock_capable_pin} \
  CONFIG.USE_LOCKED {false} \
  CONFIG.USE_POWER_DOWN {true} \
  CONFIG.USE_RESET {false} \
  CONFIG.USE_SAFE_CLOCK_STARTUP {false} \
] [get_bd_cells clk_wiz_1]
endgroup
close [ open /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/SAMPA_POWER_ON.v w ]
add_files /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/SAMPA_POWER_ON.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
save_bd_design
update_compile_order -fileset sources_1
create_peripheral user.org user SAMPA_PON 1.0 -dir /home/nagafusa/work/spadi/Fakernet/ip_repo
add_peripheral_interface M00_AXI -interface_mode master -axi_type lite [ipx::find_open_core user.org:user:SAMPA_PON:1.0]
generate_peripheral -bfm_example_design -debug_hw_example_design [ipx::find_open_core user.org:user:SAMPA_PON:1.0]
write_peripheral [ipx::find_open_core user.org:user:SAMPA_PON:1.0]
set_property  ip_repo_paths  {/home/nagafusa/work/spadi/Fakernet/ip_repo/SAMPA_PON_1_0 /home/nagafusa/work/spadi/Fakernet/ip_repo/I2C_Controller_1_0 /home/nagafusa/work/spadi/Fakernet/ip_repo/start_i2c_write_1_0 /home/nagafusa/work/spadi/Fakernet/ip_repo/I2C_controller_1_0 /home/nagafusa/work/spadi/Fakernet/ip_repo/I2C_controller_1_0} [current_project]
update_ip_catalog -rebuild
add_files -norecurse {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/SAMPA_PON_v1_0.v /home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/SAMPA_PON_v1_0_M00_AXI.v}
update_compile_order -fileset sources_1
update_module_reference top_block_reg_switch_0_0
create_bd_cell -type module -reference SAMPA_PON_v1_0 SAMPA_PON_v1_0_0
connect_bd_net [get_bd_ports SAMPA_EN_A] [get_bd_pins SAMPA_PON_v1_0_0/sampa_power_on]
connect_bd_net [get_bd_ports SAMPA_EN_D] [get_bd_pins SAMPA_PON_v1_0_0/sampa_power_on]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/clk_wiz_0/clk_out5 (125 MHz)} Clk_xbar {/clk_wiz_0/clk_out5 (125 MHz)} Master {/SAMPA_PON_v1_0_0/m00_axi} Slave {/reg_bram/axi_bram_ctrl_1/S_AXI} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins SAMPA_PON_v1_0_0/m00_axi]
regenerate_bd_layout
regenerate_bd_layout
update_module_reference top_block_SAMPA_PON_v1_0_0_0
update_compile_order -fileset sources_1
create_bd_port -dir O -from 6 -to 0 CLK_CFG
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
set_property location {5 5119 212} [get_bd_cells xlconstant_0]
set_property -dict [list \
  CONFIG.CONST_VAL {0b0000011} \
  CONFIG.CONST_WIDTH {7} \
] [get_bd_cells xlconstant_0]
connect_bd_net [get_bd_ports CLK_CFG] [get_bd_pins xlconstant_0/dout]
startgroup
endgroup
regenerate_bd_layout
reset_run top_block_clk_wiz_0_0_synth_1
reset_run top_block_xbar_1_synth_1
reset_run synth_1
save_bd_design
launch_runs impl_1 -jobs 32
wait_on_run impl_1
update_module_reference top_block_SAMPA_PON_v1_0_0_0
reset_run synth_1
launch_runs synth_1 -jobs 32
wait_on_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 32
wait_on_run impl_1
delete_bd_objs [get_bd_nets CLK_0_1]
connect_bd_net [get_bd_ports BASECLK] [get_bd_pins clk_wiz_0/clk_in1]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins clk_wiz_1/clk_in1]
connect_bd_net [get_bd_pins SAMPA_PON_v1_0_0/sampa_power_on] [get_bd_pins clk_wiz_1/power_down]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 fakernet/util_vector_logic_0
endgroup
move_bd_cells [get_bd_cells /] [get_bd_cells fakernet/util_vector_logic_0]
set_property -dict [list \
  CONFIG.C_OPERATION {not} \
  CONFIG.C_SIZE {1} \
] [get_bd_cells util_vector_logic_0]
delete_bd_objs [get_bd_nets SAMPA_PON_v1_0_0_sampa_power_on]
connect_bd_net [get_bd_ports SAMPA_EN_A] [get_bd_pins SAMPA_PON_v1_0_0/sampa_power_on]
connect_bd_net [get_bd_ports SAMPA_EN_D] [get_bd_pins SAMPA_PON_v1_0_0/sampa_power_on]
connect_bd_net [get_bd_pins SAMPA_PON_v1_0_0/sampa_power_on] [get_bd_pins util_vector_logic_0/Op1]
connect_bd_net [get_bd_pins util_vector_logic_0/Res] [get_bd_pins clk_wiz_1/power_down]
regenerate_bd_layout
startgroup
set_property CONFIG.PRIM_SOURCE {Global_buffer} [get_bd_cells clk_wiz_1]
endgroup
reset_run top_block_clk_wiz_1_0_synth_1
reset_run synth_1
save_bd_design
launch_runs impl_1 -jobs 32
wait_on_run impl_1
regenerate_bd_layout
reset_run synth_1
launch_runs impl_1 -jobs 32
wait_on_run impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/top_block.bd]
refresh_design
startgroup
set_property CONFIG.C_SIZE {4} [get_bd_cells util_ds_buf_0]
endgroup
delete_bd_objs [get_bd_nets util_ds_buf_0_OBUF_DS_N]
delete_bd_objs [get_bd_nets util_ds_buf_0_OBUF_DS_P]
delete_bd_objs [get_bd_ports CLKSOIN_P]
delete_bd_objs [get_bd_ports CLKSOIN_N]
undo
undo
undo
redo
redo
redo
create_bd_port -dir O -from 3 -to 0 -type clk CLKSOIN_P
create_bd_port -dir O -from 3 -to 0 -type clk CLKSOIN_N
set_property location {2070 1256} [get_bd_ports CLKSOIN_P]
startgroup
connect_bd_net [get_bd_ports CLKSOIN_P] [get_bd_pins util_ds_buf_0/OBUF_DS_P]
connect_bd_net [get_bd_ports CLKSOIN_N] [get_bd_pins util_ds_buf_0/OBUF_DS_P]
endgroup
delete_bd_objs [get_bd_nets util_ds_buf_0_OBUF_DS_P]
connect_bd_net [get_bd_ports CLKSOIN_P] [get_bd_pins util_ds_buf_0/OBUF_DS_P]
connect_bd_net [get_bd_ports CLKSOIN_N] [get_bd_pins util_ds_buf_0/OBUF_DS_N]
regenerate_bd_layout
reset_run top_block_util_ds_buf_0_1_synth_1
reset_run synth_1
save_bd_design
launch_runs impl_1 -jobs 32
wait_on_run impl_1
delete_bd_objs [get_bd_nets RST_1] [get_bd_ports RST]
startgroup
create_bd_port -dir I -type rst PUSH_SW
endgroup
connect_bd_net [get_bd_ports PUSH_SW] [get_bd_pins reset/RST]
reset_run impl_1
regenerate_bd_layout
save_bd_design
launch_runs impl_1 -jobs 32
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 32
wait_on_run impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/top_block.bd]
refresh_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 32
wait_on_run impl_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_ds_buf:2.2 util_ds_buf_1
endgroup
delete_bd_objs [get_bd_cells util_ds_buf_1]
generate_target all [get_files /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/top_block.bd]
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/top_block.bd]
refresh_design
set_property is_loc_fixed true [get_ports [list  BX_SYNX_TRG_N]]
set_property is_loc_fixed false [get_ports [list  BX_SYNX_TRG_N]]
startgroup
place_ports {CLKSOIN_P[3]} F21
set_property is_loc_fixed true [get_ports [list  {CLKSOIN_P[3]}]]
endgroup
set_property is_loc_fixed true [get_ports [list  {CLKSOIN_P[0]}]]
reset_run synth_1
save_constraints -force
launch_runs impl_1 -jobs 32
wait_on_run impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/top_block.bd]
refresh_design
launch_runs impl_1 -to_step write_bitstream -jobs 32
wait_on_run impl_1
set_property is_loc_fixed true [get_ports [list  BX_SYNX_TRG_N]]
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 32
wait_on_run impl_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_ds_buf:2.2 util_ds_buf_1
endgroup
set_property location {6 2157 741} [get_bd_cells util_ds_buf_1]
set_property location {6 2175 165} [get_bd_cells util_ds_buf_1]
set_property CONFIG.C_SIZE {4} [get_bd_cells util_ds_buf_1]
set_property location {6 2175 117} [get_bd_cells util_ds_buf_1]
set_property CONFIG.C_BUF_TYPE {OBUFDS} [get_bd_cells util_ds_buf_1]
connect_bd_net [get_bd_ports TRG_P] [get_bd_pins util_ds_buf_1/OBUF_DS_P]
connect_bd_net [get_bd_ports TRG_N] [get_bd_pins util_ds_buf_1/OBUF_DS_N]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_ds_buf:2.2 util_ds_buf_2
endgroup
set_property location {6 2171 12} [get_bd_cells util_ds_buf_2]
set_property -dict [list \
  CONFIG.C_BUF_TYPE {OBUFDS} \
  CONFIG.C_SIZE {4} \
] [get_bd_cells util_ds_buf_2]
connect_bd_net [get_bd_ports HRSTB_P] [get_bd_pins util_ds_buf_2/OBUF_DS_P]
connect_bd_net [get_bd_ports HRSTB_N] [get_bd_pins util_ds_buf_2/OBUF_DS_N]
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_ds_buf:2.2 util_ds_buf_3
endgroup
set_property location {5 1738 44} [get_bd_cells util_ds_buf_3]
set_property CONFIG.C_BUF_TYPE {OBUFDS} [get_bd_cells util_ds_buf_3]
connect_bd_net [get_bd_ports HBTRG_P] [get_bd_pins util_ds_buf_3/OBUF_DS_P]
connect_bd_net [get_bd_ports HBTRG_N] [get_bd_pins util_ds_buf_3/OBUF_DS_N]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_ds_buf:2.2 util_ds_buf_4
endgroup
set_property location {5 1859 164} [get_bd_cells util_ds_buf_3]
set_property location {5 1906 49} [get_bd_cells util_ds_buf_4]
set_property CONFIG.C_BUF_TYPE {OBUFDS} [get_bd_cells util_ds_buf_4]
connect_bd_net [get_bd_ports BX_SYNC_TRG_P] [get_bd_pins util_ds_buf_4/OBUF_DS_P]
connect_bd_net [get_bd_ports BX_SYNX_TRG_N] [get_bd_pins util_ds_buf_4/OBUF_DS_N]
regenerate_bd_layout
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 32
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
set_property location {4.5 1649 1476} [get_bd_cells xlconcat_0]
set_property CONFIG.NUM_PORTS {4} [get_bd_cells xlconcat_0]
delete_bd_objs [get_bd_nets clk_wiz_1_clk_out1]
connect_bd_net [get_bd_pins clk_wiz_1/clk_out1] [get_bd_pins xlconcat_0/In0]
connect_bd_net [get_bd_pins clk_wiz_1/clk_out1] [get_bd_pins xlconcat_0/In1]
connect_bd_net [get_bd_pins clk_wiz_1/clk_out1] [get_bd_pins xlconcat_0/In2]
connect_bd_net [get_bd_pins clk_wiz_1/clk_out1] [get_bd_pins xlconcat_0/In3]
connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins util_ds_buf_0/OBUF_IN]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_out1 (40 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins util_ds_buf_1/OBUF_IN]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_out1 (40 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins util_ds_buf_2/OBUF_IN]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_out1 (40 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins util_ds_buf_3/OBUF_IN]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_out1 (40 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins util_ds_buf_4/OBUF_IN]
endgroup
undo
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_2
endgroup
set_property -dict [list CONFIG.PRIM_IN_FREQ.VALUE_SRC USER] [get_bd_cells clk_wiz_2]
set_property -dict [list \
  CONFIG.AUTO_PRIMITIVE {PLL} \
  CONFIG.CLKOUT1_DRIVES {Buffer} \
  CONFIG.CLKOUT1_JITTER {174.629} \
  CONFIG.CLKOUT1_PHASE_ERROR {114.212} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {40.000} \
  CONFIG.CLKOUT2_DRIVES {Buffer} \
  CONFIG.CLKOUT3_DRIVES {Buffer} \
  CONFIG.CLKOUT4_DRIVES {Buffer} \
  CONFIG.CLKOUT5_DRIVES {Buffer} \
  CONFIG.CLKOUT6_DRIVES {Buffer} \
  CONFIG.CLKOUT7_DRIVES {Buffer} \
  CONFIG.FEEDBACK_SOURCE {FDBK_AUTO} \
  CONFIG.MMCM_BANDWIDTH {OPTIMIZED} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {8} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {20} \
  CONFIG.MMCM_COMPENSATION {AUTO} \
  CONFIG.OPTIMIZE_CLOCKING_STRUCTURE_EN {true} \
  CONFIG.PRIMITIVE {Auto} \
  CONFIG.USE_LOCKED {false} \
  CONFIG.USE_POWER_DOWN {true} \
  CONFIG.USE_RESET {false} \
] [get_bd_cells clk_wiz_2]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Clk {New External Port} Manual_Source {Auto}}  [get_bd_pins clk_wiz_2/clk_in1]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_out1 (40 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins util_ds_buf_1/OBUF_IN]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_out1 (40 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins util_ds_buf_2/OBUF_IN]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_out1 (40 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins util_ds_buf_3/OBUF_IN]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_out1 (40 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins util_ds_buf_4/OBUF_IN]
endgroup
undo
connect_bd_net [get_bd_pins clk_wiz_2/clk_in1] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins clk_wiz_2/clk_out1] [get_bd_pins util_ds_buf_4/OBUF_IN]
connect_bd_net [get_bd_pins clk_wiz_2/clk_out1] [get_bd_pins util_ds_buf_3/OBUF_IN]
connect_bd_net [get_bd_pins clk_wiz_2/clk_out1] [get_bd_pins util_ds_buf_1/OBUF_IN]
connect_bd_net [get_bd_pins clk_wiz_2/clk_out1] [get_bd_pins util_ds_buf_2/OBUF_IN]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_1
endgroup
set_property location {4.5 1218 1200} [get_bd_cells xlconstant_1]
connect_bd_net [get_bd_pins xlconstant_1/dout] [get_bd_pins clk_wiz_2/power_down]
regenerate_bd_layout
save_bd_design
launch_runs impl_1 -jobs 32
startgroup
set_property -dict [list \
  CONFIG.CLKOUT1_JITTER {144.719} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {100} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {8} \
] [get_bd_cells clk_wiz_2]
endgroup
save_bd_design
launch_runs impl_1 -jobs 32
startgroup
set_property -dict [list CONFIG.PRIM_IN_FREQ.VALUE_SRC PROPAGATED] [get_bd_cells clk_wiz_2]
endgroup
save_bd_design
launch_runs impl_1 -jobs 32
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 32
wait_on_run impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/top_block.bd]
refresh_design
set_property is_loc_fixed true [get_ports [list  {HRSTB_P[2]}]]
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 32
wait_on_run impl_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_1
endgroup
set_property CONFIG.NUM_PORTS {4} [get_bd_cells xlconcat_1]
delete_bd_objs [get_bd_nets clk_wiz_2_clk_out1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_2
endgroup
set_property CONFIG.NUM_PORTS {4} [get_bd_cells xlconcat_2]
connect_bd_net [get_bd_pins xlconcat_2/dout] [get_bd_pins util_ds_buf_2/OBUF_IN]
connect_bd_net [get_bd_pins xlconcat_1/dout] [get_bd_pins util_ds_buf_1/OBUF_IN]
connect_bd_net [get_bd_pins clk_wiz_2/clk_out1] [get_bd_pins util_ds_buf_3/OBUF_IN]
connect_bd_net [get_bd_pins clk_wiz_2/clk_out1] [get_bd_pins util_ds_buf_4/OBUF_IN]
connect_bd_net [get_bd_pins clk_wiz_2/clk_out1] [get_bd_pins xlconcat_1/In3]
connect_bd_net [get_bd_pins clk_wiz_2/clk_out1] [get_bd_pins xlconcat_1/In2]
connect_bd_net [get_bd_pins clk_wiz_2/clk_out1] [get_bd_pins xlconcat_1/In1]
connect_bd_net [get_bd_pins clk_wiz_2/clk_out1] [get_bd_pins xlconcat_1/In0]
connect_bd_net [get_bd_pins clk_wiz_2/clk_out1] [get_bd_pins xlconcat_2/In3]
connect_bd_net [get_bd_pins clk_wiz_2/clk_out1] [get_bd_pins xlconcat_2/In2]
connect_bd_net [get_bd_pins clk_wiz_2/clk_out1] [get_bd_pins xlconcat_2/In1]
connect_bd_net [get_bd_pins clk_wiz_2/clk_out1] [get_bd_pins xlconcat_2/In0]
regenerate_bd_layout
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 32
wait_on_run impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/top_block.bd]
refresh_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 32
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 32
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 32
wait_on_run impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/top_block.bd]
refresh_design
set_property is_loc_fixed true [get_ports [list  {TRG_P[2]}]]
set_property is_loc_fixed true [get_ports [list  {TRG_P[1]}]]
set_property is_loc_fixed true [get_ports [list  {HRSTB_P[3]}]]
set_property is_loc_fixed true [get_ports [list  {HRSTB_P[1]}]]
save_constraints -force
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 32
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.bit} [get_hw_devices xcau15p_0]
set_property PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property FULL_PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
current_hw_device [get_hw_devices xcau15p_0]
refresh_hw_device [lindex [get_hw_devices xcau15p_0] 0]
set_property PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property FULL_PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property PROGRAM.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.bit} [get_hw_devices xcau15p_0]
program_hw_devices [get_hw_devices xcau15p_0]
refresh_hw_device [lindex [get_hw_devices xcau15p_0] 0]
set_property PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property FULL_PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property PROGRAM.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.bit} [get_hw_devices xcau15p_0]
program_hw_devices [get_hw_devices xcau15p_0]
refresh_hw_device [lindex [get_hw_devices xcau15p_0] 0]
regenerate_bd_layout -hierarchy [get_bd_cells fakernet]
open_bd_design {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/top_block.bd}
