<?xml version='1.0' encoding='utf-8' ?>
<!DOCTYPE document SYSTEM "file:///C:/Xilinx/14.1/ISE_DS/ISE/xc9500xl/data/xmlReport9kxl.dtd">
<document><ascFile>Section2Schematic.rpt</ascFile><devFile>C:/Xilinx/14.1/ISE_DS/ISE/xc9500xl/data/xc9572xl.chp</devFile><mfdFile>Section2Schematic.mfd</mfdFile><htmlFile logic_legend="logiclegend.htm" logo="xc9500xl_logo.jpg" pin_legend="pinlegend.htm"/><header date=" 4-18-2013" design="Section2Schematic" device="XC9572XL" eqnType="1" pkg="VQ44" speed="-10" status="1" statusStr="Successful" swVersion="P.15xf" time=" 10:27AM" version="1.0"/><inputs id="C" userloc="P38"/><inputs id="B" userloc="P34"/><inputs id="A" userloc="P36"/><pin id="FB1_MC2_PIN39" pinnum="39" signal="Z" slew="SLOW" use="O"/><pin id="FB1_MC5_PIN40" pinnum="40"/><pin id="FB1_MC6_PIN41" pinnum="41"/><pin id="FB1_MC8_PIN42" pinnum="42"/><pin id="FB1_MC9_PIN43" pinnum="43"/><pin id="FB1_MC11_PIN44" pinnum="44"/><pin id="FB1_MC14_PIN1" pinnum="1"/><pin id="FB1_MC15_PIN2" pinnum="2"/><pin id="FB1_MC17_PIN3" pinnum="3"/><pin id="FB2_MC2_PIN29" pinnum="29"/><pin id="FB2_MC5_PIN30" pinnum="30"/><pin id="FB2_MC6_PIN31" pinnum="31"/><pin id="FB2_MC8_PIN32" pinnum="32"/><pin id="FB2_MC9_PIN33" pinnum="33"/><pin id="FB2_MC11_PIN34" pinnum="34" signal="B" use="I"/><pin id="FB2_MC14_PIN36" pinnum="36" signal="A" use="I"/><pin id="FB2_MC15_PIN37" pinnum="37"/><pin id="FB2_MC17_PIN38" pinnum="38" signal="C" use="I"/><pin id="FB3_MC2_PIN5" pinnum="5"/><pin id="FB3_MC5_PIN6" pinnum="6"/><pin id="FB3_MC8_PIN7" pinnum="7"/><pin id="FB3_MC9_PIN8" pinnum="8"/><pin id="FB3_MC11_PIN12" pinnum="12"/><pin id="FB3_MC14_PIN13" pinnum="13"/><pin id="FB3_MC15_PIN14" pinnum="14"/><pin id="FB3_MC16_PIN18" pinnum="18"/><pin id="FB3_MC17_PIN16" pinnum="16"/><pin id="FB4_MC2_PIN19" pinnum="19"/><pin id="FB4_MC5_PIN20" pinnum="20"/><pin id="FB4_MC8_PIN21" pinnum="21"/><pin id="FB4_MC11_PIN22" pinnum="22"/><pin id="FB4_MC14_PIN23" pinnum="23"/><pin id="FB4_MC15_PIN27" pinnum="27"/><pin id="FB4_MC17_PIN28" pinnum="28"/><fblock id="FB1" inputUse="3" pinUse="1"><macrocell id="FB1_MC1"/><macrocell id="FB1_MC2" pin="FB1_MC2_PIN39" sigUse="3" signal="Z"><pterms pt1="FB1_2_1" pt2="FB1_2_2"/></macrocell><macrocell id="FB1_MC3"/><macrocell id="FB1_MC4"/><macrocell id="FB1_MC5" pin="FB1_MC5_PIN40"/><macrocell id="FB1_MC6" pin="FB1_MC6_PIN41"/><macrocell id="FB1_MC7"/><macrocell id="FB1_MC8" pin="FB1_MC8_PIN42"/><macrocell id="FB1_MC9" pin="FB1_MC9_PIN43"/><macrocell id="FB1_MC10"/><macrocell id="FB1_MC11" pin="FB1_MC11_PIN44"/><macrocell id="FB1_MC12"/><macrocell id="FB1_MC13"/><macrocell id="FB1_MC14" pin="FB1_MC14_PIN1"/><macrocell id="FB1_MC15" pin="FB1_MC15_PIN2"/><macrocell id="FB1_MC16"/><macrocell id="FB1_MC17" pin="FB1_MC17_PIN3"/><macrocell id="FB1_MC18"/><fbinput id="FB1_I1" signal="A"/><fbinput id="FB1_I2" signal="B"/><fbinput id="FB1_I3" signal="C"/><pterm id="FB1_2_1"><signal id="B" negated="ON"/><signal id="A"/></pterm><pterm id="FB1_2_2"><signal id="C" negated="ON"/><signal id="B"/><signal id="A" negated="ON"/></pterm><equation id="Z" userloc="P39"><d2><eq_pterm ptindx="FB1_2_1"/><eq_pterm ptindx="FB1_2_2"/></d2></equation></fblock><fblock id="FB2" inputUse="0" pinUse="3"><macrocell id="FB2_MC1"/><macrocell id="FB2_MC2" pin="FB2_MC2_PIN29"/><macrocell id="FB2_MC3"/><macrocell id="FB2_MC4"/><macrocell id="FB2_MC5" pin="FB2_MC5_PIN30"/><macrocell id="FB2_MC6" pin="FB2_MC6_PIN31"/><macrocell id="FB2_MC7"/><macrocell id="FB2_MC8" pin="FB2_MC8_PIN32"/><macrocell id="FB2_MC9" pin="FB2_MC9_PIN33"/><macrocell id="FB2_MC10"/><macrocell id="FB2_MC11" pin="FB2_MC11_PIN34"/><macrocell id="FB2_MC12"/><macrocell id="FB2_MC13"/><macrocell id="FB2_MC14" pin="FB2_MC14_PIN36"/><macrocell id="FB2_MC15" pin="FB2_MC15_PIN37"/><macrocell id="FB2_MC16"/><macrocell id="FB2_MC17" pin="FB2_MC17_PIN38"/><macrocell id="FB2_MC18"/></fblock><fblock id="FB3" inputUse="0" pinUse="0"><macrocell id="FB3_MC1"/><macrocell id="FB3_MC2" pin="FB3_MC2_PIN5"/><macrocell id="FB3_MC3"/><macrocell id="FB3_MC4"/><macrocell id="FB3_MC5" pin="FB3_MC5_PIN6"/><macrocell id="FB3_MC6"/><macrocell id="FB3_MC7"/><macrocell id="FB3_MC8" pin="FB3_MC8_PIN7"/><macrocell id="FB3_MC9" pin="FB3_MC9_PIN8"/><macrocell id="FB3_MC10"/><macrocell id="FB3_MC11" pin="FB3_MC11_PIN12"/><macrocell id="FB3_MC12"/><macrocell id="FB3_MC13"/><macrocell id="FB3_MC14" pin="FB3_MC14_PIN13"/><macrocell id="FB3_MC15" pin="FB3_MC15_PIN14"/><macrocell id="FB3_MC16" pin="FB3_MC16_PIN18"/><macrocell id="FB3_MC17" pin="FB3_MC17_PIN16"/><macrocell id="FB3_MC18"/></fblock><fblock id="FB4" inputUse="0" pinUse="0"><macrocell id="FB4_MC1"/><macrocell id="FB4_MC2" pin="FB4_MC2_PIN19"/><macrocell id="FB4_MC3"/><macrocell id="FB4_MC4"/><macrocell id="FB4_MC5" pin="FB4_MC5_PIN20"/><macrocell id="FB4_MC6"/><macrocell id="FB4_MC7"/><macrocell id="FB4_MC8" pin="FB4_MC8_PIN21"/><macrocell id="FB4_MC9"/><macrocell id="FB4_MC10"/><macrocell id="FB4_MC11" pin="FB4_MC11_PIN22"/><macrocell id="FB4_MC12"/><macrocell id="FB4_MC13"/><macrocell id="FB4_MC14" pin="FB4_MC14_PIN23"/><macrocell id="FB4_MC15" pin="FB4_MC15_PIN27"/><macrocell id="FB4_MC16"/><macrocell id="FB4_MC17" pin="FB4_MC17_PIN28"/><macrocell id="FB4_MC18"/></fblock><vcc/><gnd/><messages><warning>Cpld - Unable to retrieve the path to the iSE Project Repository. Will   use the default filename of 'Section2Schematic.ise'.</warning></messages><compOpts exhaust="OFF" gclkopt="ON" gsropt="OFF" gtsopt="OFF" ignorets="OFF" inputs="54" keepio="OFF" loc="ON" mlopt="ON" optimize="SPEED" part="xc9572xl-10-VQ44" power="STD" prld="LOW" pterms="25" slew="FAST" terminate="FLOAT" unused="OFF" wysiwyg="OFF"/></document>
