(function(){var loadHandler=window['sl_{21A6D27D-026E-407E-9520-E3E39CF36F80}'];loadHandler&&loadHandler(15, '<div id="spr0_22d924"><div id="spr1_22d924" class="kern slide"><img id="img6_22d924" src="data/img3.png" width="960px" height="540px" alt="" style="left:0px;top:0px;"/><div id="spr3_22d924" style="left:5px;top:523px;"><div style="width:0px;"><span id="txt0_22d924" class="nokern" data-width="100.751953" style="top:-1.265px;">Classified as Confidential</span></div></div></div><div id="spr2_22d924" class="kern slide"><div id="spr4_22d924" style="left:17px;top:14px;"><img id="img0_22d924" src="data/img24.png" width="928" height="57" alt="The outputs of four registers R0, R1, R2 and R3, are connected through 4-to-1-line multiplexers to the inputs of a fifth register R5, each register is 8 bits long. The required transfers are dictated by four timing variables T0 through T3 as follows:"/></div><div id="spr5_22d924" style="left:17px;top:161px;"><img id="img1_22d924" src="data/img25.png" width="927" height="82" alt="The timing variables are mutually exclusive, which means that only one variable is equal to 1 at any given time, while the other three are equal to 0. Draw a block diagram showing the hardware implementation of the register transfers. Include the connections necessary from the four timing variables to the selection inputs of the multiplexers and to the load input of register R5."/></div><div id="spr6_22d924" style="left:412px;top:73px;"><img id="img2_22d924" src="data/img26.png" width="71" height="12" alt="T0: R5←R0 "/></div><div id="spr7_22d924" style="left:413px;top:88px;"><img id="img3_22d924" src="data/img27.png" width="70" height="12" alt="T1: R5←R1 "/></div><div id="spr8_22d924" style="left:413px;top:104px;"><img id="img4_22d924" src="data/img28.png" width="72" height="12" alt="T2: R5←R2 "/></div><div id="spr9_22d924" style="left:414px;top:119px;"><img id="img5_22d924" src="data/img29.png" width="71" height="12" alt="T3: R5←R3 "/></div></div></div>', '{"s":[]}');})();