

================================================================
== Vitis HLS Report for 'Self_attention_Pipeline_l_norm_i5_l_j5'
================================================================
* Date:           Wed Sep  6 08:50:06 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out_test.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.413 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      162|      162|  1.620 us|  1.620 us|  162|  162|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_norm_i5_l_j5  |      160|      160|        18|          1|          1|   144|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     85|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     20|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|     623|    192|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     623|    369|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------+---------------+---------+----+---+----+-----+
    |       Instance      |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------+---------------+---------+----+---+----+-----+
    |mux_42_24_1_1_U2757  |mux_42_24_1_1  |        0|   0|  0|  20|    0|
    +---------------------+---------------+---------+----+---+----+-----+
    |Total                |               |        0|   0|  0|  20|    0|
    +---------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln100_fu_291_p2      |         +|   0|  0|  13|           4|           1|
    |add_ln102_fu_339_p2      |         +|   0|  0|   7|           6|           6|
    |add_ln99_1_fu_237_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln99_fu_249_p2       |         +|   0|  0|  13|           4|           1|
    |sub_ln102_fu_330_p2      |         -|   0|  0|   7|           6|           6|
    |icmp_ln100_fu_255_p2     |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln99_fu_231_p2      |      icmp|   0|  0|  11|           8|           8|
    |select_ln99_1_fu_269_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln99_fu_261_p3    |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|  85|          43|          34|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i5_load                |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten20_load  |   9|          2|    8|         16|
    |ap_sig_allocacmp_j5_load                |   9|          2|    4|          8|
    |i5_fu_80                                |   9|          2|    4|          8|
    |indvar_flatten20_fu_84                  |   9|          2|    8|         16|
    |j5_fu_76                                |   9|          2|    4|          8|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   34|         68|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |i5_fu_80                           |   4|   0|    4|          0|
    |indvar_flatten20_fu_84             |   8|   0|    8|          0|
    |j5_fu_76                           |   4|   0|    4|          0|
    |p_cast11_mid2_v_reg_422            |   2|   0|    2|          0|
    |select_ln99_1_reg_412              |   4|   0|    4|          0|
    |select_ln99_reg_407                |   4|   0|    4|          0|
    |trunc_ln99_reg_417                 |   2|   0|    2|          0|
    |v123_1_addr_reg_453                |   6|   0|    6|          0|
    |v123_2_addr_reg_458                |   6|   0|    6|          0|
    |v123_3_addr_reg_463                |   6|   0|    6|          0|
    |v123_addr_reg_448                  |   6|   0|    6|          0|
    |v344_load_reg_488                  |  32|   0|   32|          0|
    |v57_V_reg_468                      |  24|   0|   24|          0|
    |v58_reg_478                        |  32|   0|   32|          0|
    |v59_reg_493                        |  32|   0|   32|          0|
    |v61_reg_503                        |  32|   0|   32|          0|
    |select_ln99_1_reg_412              |  64|  32|    4|          0|
    |trunc_ln99_reg_417                 |  64|  32|    2|          0|
    |v123_1_addr_reg_453                |  64|  32|    6|          0|
    |v123_2_addr_reg_458                |  64|  32|    6|          0|
    |v123_3_addr_reg_463                |  64|  32|    6|          0|
    |v123_addr_reg_448                  |  64|  32|    6|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 623| 192|  269|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+------------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_norm_i5_l_j5|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_norm_i5_l_j5|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_norm_i5_l_j5|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_norm_i5_l_j5|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_norm_i5_l_j5|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_norm_i5_l_j5|  return value|
|grp_fu_705_p_din0       |  out|   32|  ap_ctrl_hs|  Self_attention_Pipeline_l_norm_i5_l_j5|  return value|
|grp_fu_705_p_din1       |  out|   32|  ap_ctrl_hs|  Self_attention_Pipeline_l_norm_i5_l_j5|  return value|
|grp_fu_705_p_dout0      |   in|   32|  ap_ctrl_hs|  Self_attention_Pipeline_l_norm_i5_l_j5|  return value|
|grp_fu_705_p_ce         |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_norm_i5_l_j5|  return value|
|grp_fu_709_p_din0       |  out|   32|  ap_ctrl_hs|  Self_attention_Pipeline_l_norm_i5_l_j5|  return value|
|grp_fu_709_p_din1       |  out|   32|  ap_ctrl_hs|  Self_attention_Pipeline_l_norm_i5_l_j5|  return value|
|grp_fu_709_p_dout0      |   in|   32|  ap_ctrl_hs|  Self_attention_Pipeline_l_norm_i5_l_j5|  return value|
|grp_fu_709_p_ce         |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_norm_i5_l_j5|  return value|
|grp_fu_713_p_din0       |  out|   32|  ap_ctrl_hs|  Self_attention_Pipeline_l_norm_i5_l_j5|  return value|
|grp_fu_713_p_dout0      |   in|   32|  ap_ctrl_hs|  Self_attention_Pipeline_l_norm_i5_l_j5|  return value|
|grp_fu_713_p_ce         |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_norm_i5_l_j5|  return value|
|v344_address0           |  out|    4|   ap_memory|                                    v344|         array|
|v344_ce0                |  out|    1|   ap_memory|                                    v344|         array|
|v344_q0                 |   in|   32|   ap_memory|                                    v344|         array|
|acc_outp1_V_address0    |  out|    6|   ap_memory|                             acc_outp1_V|         array|
|acc_outp1_V_ce0         |  out|    1|   ap_memory|                             acc_outp1_V|         array|
|acc_outp1_V_q0          |   in|   24|   ap_memory|                             acc_outp1_V|         array|
|acc_outp1_V_1_address0  |  out|    6|   ap_memory|                           acc_outp1_V_1|         array|
|acc_outp1_V_1_ce0       |  out|    1|   ap_memory|                           acc_outp1_V_1|         array|
|acc_outp1_V_1_q0        |   in|   24|   ap_memory|                           acc_outp1_V_1|         array|
|acc_outp1_V_2_address0  |  out|    6|   ap_memory|                           acc_outp1_V_2|         array|
|acc_outp1_V_2_ce0       |  out|    1|   ap_memory|                           acc_outp1_V_2|         array|
|acc_outp1_V_2_q0        |   in|   24|   ap_memory|                           acc_outp1_V_2|         array|
|acc_outp1_V_3_address0  |  out|    6|   ap_memory|                           acc_outp1_V_3|         array|
|acc_outp1_V_3_ce0       |  out|    1|   ap_memory|                           acc_outp1_V_3|         array|
|acc_outp1_V_3_q0        |   in|   24|   ap_memory|                           acc_outp1_V_3|         array|
|v123_address0           |  out|    6|   ap_memory|                                    v123|         array|
|v123_ce0                |  out|    1|   ap_memory|                                    v123|         array|
|v123_we0                |  out|    1|   ap_memory|                                    v123|         array|
|v123_d0                 |  out|   32|   ap_memory|                                    v123|         array|
|v123_1_address0         |  out|    6|   ap_memory|                                  v123_1|         array|
|v123_1_ce0              |  out|    1|   ap_memory|                                  v123_1|         array|
|v123_1_we0              |  out|    1|   ap_memory|                                  v123_1|         array|
|v123_1_d0               |  out|   32|   ap_memory|                                  v123_1|         array|
|v123_2_address0         |  out|    6|   ap_memory|                                  v123_2|         array|
|v123_2_ce0              |  out|    1|   ap_memory|                                  v123_2|         array|
|v123_2_we0              |  out|    1|   ap_memory|                                  v123_2|         array|
|v123_2_d0               |  out|   32|   ap_memory|                                  v123_2|         array|
|v123_3_address0         |  out|    6|   ap_memory|                                  v123_3|         array|
|v123_3_ce0              |  out|    1|   ap_memory|                                  v123_3|         array|
|v123_3_we0              |  out|    1|   ap_memory|                                  v123_3|         array|
|v123_3_d0               |  out|   32|   ap_memory|                                  v123_3|         array|
+------------------------+-----+-----+------------+----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 18


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 1
  Pipeline-0 : II = 1, D = 18, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.64>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%j5 = alloca i32 1"   --->   Operation 21 'alloca' 'j5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i5 = alloca i32 1"   --->   Operation 22 'alloca' 'i5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten20 = alloca i32 1"   --->   Operation 23 'alloca' 'indvar_flatten20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v344, void @empty_22, i32 0, i32 0, void @empty_43, i32 4294967295, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten20"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i5"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %j5"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc38.i"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten20_load = load i8 %indvar_flatten20" [bert_layer.cpp:99]   --->   Operation 29 'load' 'indvar_flatten20_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.55ns)   --->   "%icmp_ln99 = icmp_eq  i8 %indvar_flatten20_load, i8 144" [bert_layer.cpp:99]   --->   Operation 30 'icmp' 'icmp_ln99' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.91ns)   --->   "%add_ln99_1 = add i8 %indvar_flatten20_load, i8 1" [bert_layer.cpp:99]   --->   Operation 31 'add' 'add_ln99_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln99 = br i1 %icmp_ln99, void %for.inc41.i, void %for.inc.i17.preheader.exitStub" [bert_layer.cpp:99]   --->   Operation 32 'br' 'br_ln99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%j5_load = load i4 %j5" [bert_layer.cpp:100]   --->   Operation 33 'load' 'j5_load' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%i5_load = load i4 %i5" [bert_layer.cpp:99]   --->   Operation 34 'load' 'i5_load' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.73ns)   --->   "%add_ln99 = add i4 %i5_load, i4 1" [bert_layer.cpp:99]   --->   Operation 35 'add' 'add_ln99' <Predicate = (!icmp_ln99)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (1.30ns)   --->   "%icmp_ln100 = icmp_eq  i4 %j5_load, i4 12" [bert_layer.cpp:100]   --->   Operation 36 'icmp' 'icmp_ln100' <Predicate = (!icmp_ln99)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (1.02ns)   --->   "%select_ln99 = select i1 %icmp_ln100, i4 0, i4 %j5_load" [bert_layer.cpp:99]   --->   Operation 37 'select' 'select_ln99' <Predicate = (!icmp_ln99)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (1.02ns)   --->   "%select_ln99_1 = select i1 %icmp_ln100, i4 %add_ln99, i4 %i5_load" [bert_layer.cpp:99]   --->   Operation 38 'select' 'select_ln99_1' <Predicate = (!icmp_ln99)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln99 = trunc i4 %select_ln99_1" [bert_layer.cpp:99]   --->   Operation 39 'trunc' 'trunc_ln99' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_cast11_mid2_v = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %select_ln99_1, i32 2, i32 3" [bert_layer.cpp:99]   --->   Operation 40 'partselect' 'p_cast11_mid2_v' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.95ns)   --->   "%switch_ln107 = switch i2 %trunc_ln99, void %arrayidx372.i69.case.3, i2 0, void %arrayidx372.i69.case.0, i2 1, void %arrayidx372.i69.case.1, i2 2, void %arrayidx372.i69.case.2" [bert_layer.cpp:107]   --->   Operation 41 'switch' 'switch_ln107' <Predicate = (!icmp_ln99)> <Delay = 0.95>
ST_1 : Operation 42 [1/1] (1.73ns)   --->   "%add_ln100 = add i4 %select_ln99, i4 1" [bert_layer.cpp:100]   --->   Operation 42 'add' 'add_ln100' <Predicate = (!icmp_ln99)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln100 = store i8 %add_ln99_1, i8 %indvar_flatten20" [bert_layer.cpp:100]   --->   Operation 43 'store' 'store_ln100' <Predicate = (!icmp_ln99)> <Delay = 1.58>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln100 = store i4 %select_ln99_1, i4 %i5" [bert_layer.cpp:100]   --->   Operation 44 'store' 'store_ln100' <Predicate = (!icmp_ln99)> <Delay = 1.58>
ST_1 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln100 = store i4 %add_ln100, i4 %j5" [bert_layer.cpp:100]   --->   Operation 45 'store' 'store_ln100' <Predicate = (!icmp_ln99)> <Delay = 1.58>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln100 = br void %for.inc38.i" [bert_layer.cpp:100]   --->   Operation 46 'br' 'br_ln100' <Predicate = (!icmp_ln99)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.81>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %p_cast11_mid2_v, i4 0" [bert_layer.cpp:102]   --->   Operation 47 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_26 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %p_cast11_mid2_v, i2 0" [bert_layer.cpp:102]   --->   Operation 48 'bitconcatenate' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln102 = zext i4 %tmp_26" [bert_layer.cpp:102]   --->   Operation 49 'zext' 'zext_ln102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln102 = sub i6 %tmp_s, i6 %zext_ln102" [bert_layer.cpp:102]   --->   Operation 50 'sub' 'sub_ln102' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.74> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln102_1 = zext i4 %select_ln99" [bert_layer.cpp:102]   --->   Operation 51 'zext' 'zext_ln102_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (3.49ns) (root node of TernaryAdder)   --->   "%add_ln102 = add i6 %sub_ln102, i6 %zext_ln102_1" [bert_layer.cpp:102]   --->   Operation 52 'add' 'add_ln102' <Predicate = true> <Delay = 3.49> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.74> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln102_2 = zext i6 %add_ln102" [bert_layer.cpp:102]   --->   Operation 53 'zext' 'zext_ln102_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%acc_outp1_V_addr = getelementptr i24 %acc_outp1_V, i64 0, i64 %zext_ln102_2" [bert_layer.cpp:102]   --->   Operation 54 'getelementptr' 'acc_outp1_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%acc_outp1_V_1_addr = getelementptr i24 %acc_outp1_V_1, i64 0, i64 %zext_ln102_2" [bert_layer.cpp:102]   --->   Operation 55 'getelementptr' 'acc_outp1_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%acc_outp1_V_2_addr = getelementptr i24 %acc_outp1_V_2, i64 0, i64 %zext_ln102_2" [bert_layer.cpp:102]   --->   Operation 56 'getelementptr' 'acc_outp1_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%acc_outp1_V_3_addr = getelementptr i24 %acc_outp1_V_3, i64 0, i64 %zext_ln102_2" [bert_layer.cpp:102]   --->   Operation 57 'getelementptr' 'acc_outp1_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%v123_addr = getelementptr i32 %v123, i64 0, i64 %zext_ln102_2" [bert_layer.cpp:107]   --->   Operation 58 'getelementptr' 'v123_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%v123_1_addr = getelementptr i32 %v123_1, i64 0, i64 %zext_ln102_2" [bert_layer.cpp:107]   --->   Operation 59 'getelementptr' 'v123_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%v123_2_addr = getelementptr i32 %v123_2, i64 0, i64 %zext_ln102_2" [bert_layer.cpp:107]   --->   Operation 60 'getelementptr' 'v123_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%v123_3_addr = getelementptr i32 %v123_3, i64 0, i64 %zext_ln102_2" [bert_layer.cpp:107]   --->   Operation 61 'getelementptr' 'v123_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [2/2] (2.32ns)   --->   "%acc_outp1_V_load = load i6 %acc_outp1_V_addr" [bert_layer.cpp:102]   --->   Operation 62 'load' 'acc_outp1_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 36> <RAM>
ST_2 : Operation 63 [2/2] (2.32ns)   --->   "%acc_outp1_V_1_load = load i6 %acc_outp1_V_1_addr" [bert_layer.cpp:102]   --->   Operation 63 'load' 'acc_outp1_V_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 36> <RAM>
ST_2 : Operation 64 [2/2] (2.32ns)   --->   "%acc_outp1_V_2_load = load i6 %acc_outp1_V_2_addr" [bert_layer.cpp:102]   --->   Operation 64 'load' 'acc_outp1_V_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 36> <RAM>
ST_2 : Operation 65 [2/2] (2.32ns)   --->   "%acc_outp1_V_3_load = load i6 %acc_outp1_V_3_addr" [bert_layer.cpp:102]   --->   Operation 65 'load' 'acc_outp1_V_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 36> <RAM>

State 3 <SV = 2> <Delay = 4.14>
ST_3 : Operation 66 [1/2] (2.32ns)   --->   "%acc_outp1_V_load = load i6 %acc_outp1_V_addr" [bert_layer.cpp:102]   --->   Operation 66 'load' 'acc_outp1_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 36> <RAM>
ST_3 : Operation 67 [1/2] (2.32ns)   --->   "%acc_outp1_V_1_load = load i6 %acc_outp1_V_1_addr" [bert_layer.cpp:102]   --->   Operation 67 'load' 'acc_outp1_V_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 36> <RAM>
ST_3 : Operation 68 [1/2] (2.32ns)   --->   "%acc_outp1_V_2_load = load i6 %acc_outp1_V_2_addr" [bert_layer.cpp:102]   --->   Operation 68 'load' 'acc_outp1_V_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 36> <RAM>
ST_3 : Operation 69 [1/2] (2.32ns)   --->   "%acc_outp1_V_3_load = load i6 %acc_outp1_V_3_addr" [bert_layer.cpp:102]   --->   Operation 69 'load' 'acc_outp1_V_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 36> <RAM>
ST_3 : Operation 70 [1/1] (1.82ns)   --->   "%v57_V = mux i24 @_ssdm_op_Mux.ap_auto.4i24.i2, i24 %acc_outp1_V_load, i24 %acc_outp1_V_1_load, i24 %acc_outp1_V_2_load, i24 %acc_outp1_V_3_load, i2 %trunc_ln99" [bert_layer.cpp:102]   --->   Operation 70 'mux' 'v57_V' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.41>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln104 = sext i24 %v57_V" [bert_layer.cpp:104]   --->   Operation 71 'sext' 'sext_ln104' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [6/6] (6.41ns)   --->   "%v58 = sitofp i32 %sext_ln104" [bert_layer.cpp:104]   --->   Operation 72 'sitofp' 'v58' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.41>
ST_5 : Operation 73 [5/6] (6.41ns)   --->   "%v58 = sitofp i32 %sext_ln104" [bert_layer.cpp:104]   --->   Operation 73 'sitofp' 'v58' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.41>
ST_6 : Operation 74 [4/6] (6.41ns)   --->   "%v58 = sitofp i32 %sext_ln104" [bert_layer.cpp:104]   --->   Operation 74 'sitofp' 'v58' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.41>
ST_7 : Operation 75 [3/6] (6.41ns)   --->   "%v58 = sitofp i32 %sext_ln104" [bert_layer.cpp:104]   --->   Operation 75 'sitofp' 'v58' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.41>
ST_8 : Operation 76 [2/6] (6.41ns)   --->   "%v58 = sitofp i32 %sext_ln104" [bert_layer.cpp:104]   --->   Operation 76 'sitofp' 'v58' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.41>
ST_9 : Operation 77 [1/6] (6.41ns)   --->   "%v58 = sitofp i32 %sext_ln104" [bert_layer.cpp:104]   --->   Operation 77 'sitofp' 'v58' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.70>
ST_10 : Operation 78 [4/4] (5.70ns)   --->   "%v59 = fmul i32 %v58, i32 0.125" [bert_layer.cpp:104]   --->   Operation 78 'fmul' 'v59' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.70>
ST_11 : Operation 79 [3/4] (5.70ns)   --->   "%v59 = fmul i32 %v58, i32 0.125" [bert_layer.cpp:104]   --->   Operation 79 'fmul' 'v59' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.70>
ST_12 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln99 = zext i4 %select_ln99_1" [bert_layer.cpp:99]   --->   Operation 80 'zext' 'zext_ln99' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 81 [1/1] (0.00ns)   --->   "%v344_addr = getelementptr i32 %v344, i64 0, i64 %zext_ln99" [bert_layer.cpp:99]   --->   Operation 81 'getelementptr' 'v344_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 82 [2/2] (2.32ns)   --->   "%v344_load = load i4 %v344_addr" [bert_layer.cpp:99]   --->   Operation 82 'load' 'v344_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_12 : Operation 83 [2/4] (5.70ns)   --->   "%v59 = fmul i32 %v58, i32 0.125" [bert_layer.cpp:104]   --->   Operation 83 'fmul' 'v59' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.70>
ST_13 : Operation 84 [1/2] (2.32ns)   --->   "%v344_load = load i4 %v344_addr" [bert_layer.cpp:99]   --->   Operation 84 'load' 'v344_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_13 : Operation 85 [1/4] (5.70ns)   --->   "%v59 = fmul i32 %v58, i32 0.125" [bert_layer.cpp:104]   --->   Operation 85 'fmul' 'v59' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.70>
ST_14 : Operation 86 [1/1] (0.00ns)   --->   "%bitcast_ln99 = bitcast i32 %v344_load" [bert_layer.cpp:99]   --->   Operation 86 'bitcast' 'bitcast_ln99' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 87 [4/4] (5.70ns)   --->   "%v61 = fmul i32 %v59, i32 %bitcast_ln99" [bert_layer.cpp:106]   --->   Operation 87 'fmul' 'v61' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.70>
ST_15 : Operation 88 [3/4] (5.70ns)   --->   "%v61 = fmul i32 %v59, i32 %bitcast_ln99" [bert_layer.cpp:106]   --->   Operation 88 'fmul' 'v61' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.70>
ST_16 : Operation 89 [2/4] (5.70ns)   --->   "%v61 = fmul i32 %v59, i32 %bitcast_ln99" [bert_layer.cpp:106]   --->   Operation 89 'fmul' 'v61' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.70>
ST_17 : Operation 90 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_norm_i5_l_j5_str"   --->   Operation 90 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 91 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 144, i64 144, i64 144"   --->   Operation 91 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 92 [1/1] (0.00ns)   --->   "%specpipeline_ln101 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_43" [bert_layer.cpp:101]   --->   Operation 92 'specpipeline' 'specpipeline_ln101' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 93 [1/1] (0.00ns)   --->   "%specloopname_ln100 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [bert_layer.cpp:100]   --->   Operation 93 'specloopname' 'specloopname_ln100' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 94 [1/4] (5.70ns)   --->   "%v61 = fmul i32 %v59, i32 %bitcast_ln99" [bert_layer.cpp:106]   --->   Operation 94 'fmul' 'v61' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 103 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 103 'ret' 'ret_ln0' <Predicate = (icmp_ln99)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 3.25>
ST_18 : Operation 95 [1/1] (3.25ns)   --->   "%store_ln107 = store i32 %v61, i6 %v123_2_addr" [bert_layer.cpp:107]   --->   Operation 95 'store' 'store_ln107' <Predicate = (trunc_ln99 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_18 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln107 = br void %arrayidx372.i69.exit" [bert_layer.cpp:107]   --->   Operation 96 'br' 'br_ln107' <Predicate = (trunc_ln99 == 2)> <Delay = 0.00>
ST_18 : Operation 97 [1/1] (3.25ns)   --->   "%store_ln107 = store i32 %v61, i6 %v123_1_addr" [bert_layer.cpp:107]   --->   Operation 97 'store' 'store_ln107' <Predicate = (trunc_ln99 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_18 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln107 = br void %arrayidx372.i69.exit" [bert_layer.cpp:107]   --->   Operation 98 'br' 'br_ln107' <Predicate = (trunc_ln99 == 1)> <Delay = 0.00>
ST_18 : Operation 99 [1/1] (3.25ns)   --->   "%store_ln107 = store i32 %v61, i6 %v123_addr" [bert_layer.cpp:107]   --->   Operation 99 'store' 'store_ln107' <Predicate = (trunc_ln99 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_18 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln107 = br void %arrayidx372.i69.exit" [bert_layer.cpp:107]   --->   Operation 100 'br' 'br_ln107' <Predicate = (trunc_ln99 == 0)> <Delay = 0.00>
ST_18 : Operation 101 [1/1] (3.25ns)   --->   "%store_ln107 = store i32 %v61, i6 %v123_3_addr" [bert_layer.cpp:107]   --->   Operation 101 'store' 'store_ln107' <Predicate = (trunc_ln99 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_18 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln107 = br void %arrayidx372.i69.exit" [bert_layer.cpp:107]   --->   Operation 102 'br' 'br_ln107' <Predicate = (trunc_ln99 == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v344]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ acc_outp1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ acc_outp1_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ acc_outp1_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ acc_outp1_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v123]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v123_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v123_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v123_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j5                    (alloca           ) [ 0100000000000000000]
i5                    (alloca           ) [ 0100000000000000000]
indvar_flatten20      (alloca           ) [ 0100000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000]
store_ln0             (store            ) [ 0000000000000000000]
store_ln0             (store            ) [ 0000000000000000000]
store_ln0             (store            ) [ 0000000000000000000]
br_ln0                (br               ) [ 0000000000000000000]
indvar_flatten20_load (load             ) [ 0000000000000000000]
icmp_ln99             (icmp             ) [ 0111111111111111110]
add_ln99_1            (add              ) [ 0000000000000000000]
br_ln99               (br               ) [ 0000000000000000000]
j5_load               (load             ) [ 0000000000000000000]
i5_load               (load             ) [ 0000000000000000000]
add_ln99              (add              ) [ 0000000000000000000]
icmp_ln100            (icmp             ) [ 0000000000000000000]
select_ln99           (select           ) [ 0110000000000000000]
select_ln99_1         (select           ) [ 0111111111111000000]
trunc_ln99            (trunc            ) [ 0111111111111111111]
p_cast11_mid2_v       (partselect       ) [ 0110000000000000000]
switch_ln107          (switch           ) [ 0000000000000000000]
add_ln100             (add              ) [ 0000000000000000000]
store_ln100           (store            ) [ 0000000000000000000]
store_ln100           (store            ) [ 0000000000000000000]
store_ln100           (store            ) [ 0000000000000000000]
br_ln100              (br               ) [ 0000000000000000000]
tmp_s                 (bitconcatenate   ) [ 0000000000000000000]
tmp_26                (bitconcatenate   ) [ 0000000000000000000]
zext_ln102            (zext             ) [ 0000000000000000000]
sub_ln102             (sub              ) [ 0000000000000000000]
zext_ln102_1          (zext             ) [ 0000000000000000000]
add_ln102             (add              ) [ 0000000000000000000]
zext_ln102_2          (zext             ) [ 0000000000000000000]
acc_outp1_V_addr      (getelementptr    ) [ 0101000000000000000]
acc_outp1_V_1_addr    (getelementptr    ) [ 0101000000000000000]
acc_outp1_V_2_addr    (getelementptr    ) [ 0101000000000000000]
acc_outp1_V_3_addr    (getelementptr    ) [ 0101000000000000000]
v123_addr             (getelementptr    ) [ 0101111111111111111]
v123_1_addr           (getelementptr    ) [ 0101111111111111111]
v123_2_addr           (getelementptr    ) [ 0101111111111111111]
v123_3_addr           (getelementptr    ) [ 0101111111111111111]
acc_outp1_V_load      (load             ) [ 0000000000000000000]
acc_outp1_V_1_load    (load             ) [ 0000000000000000000]
acc_outp1_V_2_load    (load             ) [ 0000000000000000000]
acc_outp1_V_3_load    (load             ) [ 0000000000000000000]
v57_V                 (mux              ) [ 0100100000000000000]
sext_ln104            (sext             ) [ 0100011111000000000]
v58                   (sitofp           ) [ 0100000000111100000]
zext_ln99             (zext             ) [ 0000000000000000000]
v344_addr             (getelementptr    ) [ 0100000000000100000]
v344_load             (load             ) [ 0100000000000010000]
v59                   (fmul             ) [ 0100000000000011110]
bitcast_ln99          (bitcast          ) [ 0100000000000001110]
specloopname_ln0      (specloopname     ) [ 0000000000000000000]
empty                 (speclooptripcount) [ 0000000000000000000]
specpipeline_ln101    (specpipeline     ) [ 0000000000000000000]
specloopname_ln100    (specloopname     ) [ 0000000000000000000]
v61                   (fmul             ) [ 0100000000000000001]
store_ln107           (store            ) [ 0000000000000000000]
br_ln107              (br               ) [ 0000000000000000000]
store_ln107           (store            ) [ 0000000000000000000]
br_ln107              (br               ) [ 0000000000000000000]
store_ln107           (store            ) [ 0000000000000000000]
br_ln107              (br               ) [ 0000000000000000000]
store_ln107           (store            ) [ 0000000000000000000]
br_ln107              (br               ) [ 0000000000000000000]
ret_ln0               (ret              ) [ 0000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v344">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v344"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="acc_outp1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_outp1_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="acc_outp1_V_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_outp1_V_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="acc_outp1_V_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_outp1_V_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="acc_outp1_V_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_outp1_V_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="v123">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v123"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="v123_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v123_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="v123_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v123_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="v123_3">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v123_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_43"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i2.i4"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i24.i2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_norm_i5_l_j5_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="j5_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j5/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="i5_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i5/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="indvar_flatten20_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten20/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="acc_outp1_V_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="24" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="6" slack="0"/>
<pin id="92" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_outp1_V_addr/2 "/>
</bind>
</comp>

<comp id="95" class="1004" name="acc_outp1_V_1_addr_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="24" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="6" slack="0"/>
<pin id="99" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_outp1_V_1_addr/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="acc_outp1_V_2_addr_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="24" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="6" slack="0"/>
<pin id="106" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_outp1_V_2_addr/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="acc_outp1_V_3_addr_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="24" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="6" slack="0"/>
<pin id="113" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_outp1_V_3_addr/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="v123_addr_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="6" slack="0"/>
<pin id="120" dir="1" index="3" bw="6" slack="16"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v123_addr/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="v123_1_addr_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="6" slack="0"/>
<pin id="127" dir="1" index="3" bw="6" slack="16"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v123_1_addr/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="v123_2_addr_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="6" slack="0"/>
<pin id="134" dir="1" index="3" bw="6" slack="16"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v123_2_addr/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="v123_3_addr_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="6" slack="0"/>
<pin id="141" dir="1" index="3" bw="6" slack="16"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v123_3_addr/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_access_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="6" slack="0"/>
<pin id="146" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_outp1_V_load/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_access_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="6" slack="0"/>
<pin id="152" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_outp1_V_1_load/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_access_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="6" slack="0"/>
<pin id="158" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_outp1_V_2_load/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_access_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="6" slack="0"/>
<pin id="164" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_outp1_V_3_load/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="v344_addr_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="4" slack="0"/>
<pin id="172" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v344_addr/12 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_access_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="4" slack="0"/>
<pin id="177" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v344_load/12 "/>
</bind>
</comp>

<comp id="181" class="1004" name="store_ln107_access_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="6" slack="16"/>
<pin id="183" dir="0" index="1" bw="32" slack="1"/>
<pin id="184" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln107/18 "/>
</bind>
</comp>

<comp id="186" class="1004" name="store_ln107_access_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="6" slack="16"/>
<pin id="188" dir="0" index="1" bw="32" slack="1"/>
<pin id="189" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln107/18 "/>
</bind>
</comp>

<comp id="191" class="1004" name="store_ln107_access_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="6" slack="16"/>
<pin id="193" dir="0" index="1" bw="32" slack="1"/>
<pin id="194" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln107/18 "/>
</bind>
</comp>

<comp id="196" class="1004" name="store_ln107_access_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="6" slack="16"/>
<pin id="198" dir="0" index="1" bw="32" slack="1"/>
<pin id="199" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln107/18 "/>
</bind>
</comp>

<comp id="201" class="1004" name="grp_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="1"/>
<pin id="203" dir="0" index="1" bw="32" slack="0"/>
<pin id="204" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="v59/10 "/>
</bind>
</comp>

<comp id="206" class="1004" name="grp_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="1"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="v61/14 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="24" slack="0"/>
<pin id="212" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="v58/4 "/>
</bind>
</comp>

<comp id="213" class="1004" name="store_ln0_store_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="0"/>
<pin id="215" dir="0" index="1" bw="8" slack="0"/>
<pin id="216" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="store_ln0_store_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="4" slack="0"/>
<pin id="221" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="store_ln0_store_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="0"/>
<pin id="225" dir="0" index="1" bw="4" slack="0"/>
<pin id="226" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="indvar_flatten20_load_load_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="8" slack="0"/>
<pin id="230" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten20_load/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="icmp_ln99_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="8" slack="0"/>
<pin id="233" dir="0" index="1" bw="8" slack="0"/>
<pin id="234" dir="1" index="2" bw="1" slack="16"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln99/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="add_ln99_1_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="8" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln99_1/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="j5_load_load_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="4" slack="0"/>
<pin id="245" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j5_load/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="i5_load_load_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="4" slack="0"/>
<pin id="248" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i5_load/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="add_ln99_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="4" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln99/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="icmp_ln100_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="4" slack="0"/>
<pin id="257" dir="0" index="1" bw="4" slack="0"/>
<pin id="258" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln100/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="select_ln99_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="0"/>
<pin id="263" dir="0" index="1" bw="4" slack="0"/>
<pin id="264" dir="0" index="2" bw="4" slack="0"/>
<pin id="265" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln99/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="select_ln99_1_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="0"/>
<pin id="271" dir="0" index="1" bw="4" slack="0"/>
<pin id="272" dir="0" index="2" bw="4" slack="0"/>
<pin id="273" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln99_1/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="trunc_ln99_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="4" slack="0"/>
<pin id="279" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln99/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="p_cast11_mid2_v_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="2" slack="0"/>
<pin id="283" dir="0" index="1" bw="4" slack="0"/>
<pin id="284" dir="0" index="2" bw="3" slack="0"/>
<pin id="285" dir="0" index="3" bw="3" slack="0"/>
<pin id="286" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast11_mid2_v/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="add_ln100_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="4" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln100/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="store_ln100_store_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="8" slack="0"/>
<pin id="299" dir="0" index="1" bw="8" slack="0"/>
<pin id="300" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln100/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="store_ln100_store_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="4" slack="0"/>
<pin id="304" dir="0" index="1" bw="4" slack="0"/>
<pin id="305" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln100/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="store_ln100_store_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="4" slack="0"/>
<pin id="309" dir="0" index="1" bw="4" slack="0"/>
<pin id="310" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln100/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp_s_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="6" slack="0"/>
<pin id="314" dir="0" index="1" bw="2" slack="1"/>
<pin id="315" dir="0" index="2" bw="1" slack="0"/>
<pin id="316" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="tmp_26_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="4" slack="0"/>
<pin id="321" dir="0" index="1" bw="2" slack="1"/>
<pin id="322" dir="0" index="2" bw="1" slack="0"/>
<pin id="323" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_26/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="zext_ln102_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="4" slack="0"/>
<pin id="328" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln102/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="sub_ln102_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="6" slack="0"/>
<pin id="332" dir="0" index="1" bw="4" slack="0"/>
<pin id="333" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln102/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="zext_ln102_1_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="4" slack="1"/>
<pin id="338" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln102_1/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="add_ln102_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="6" slack="0"/>
<pin id="341" dir="0" index="1" bw="4" slack="0"/>
<pin id="342" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln102/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="zext_ln102_2_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="6" slack="0"/>
<pin id="347" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln102_2/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="v57_V_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="24" slack="0"/>
<pin id="359" dir="0" index="1" bw="24" slack="0"/>
<pin id="360" dir="0" index="2" bw="24" slack="0"/>
<pin id="361" dir="0" index="3" bw="24" slack="0"/>
<pin id="362" dir="0" index="4" bw="24" slack="0"/>
<pin id="363" dir="0" index="5" bw="2" slack="2"/>
<pin id="364" dir="1" index="6" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="v57_V/3 "/>
</bind>
</comp>

<comp id="370" class="1004" name="sext_ln104_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="24" slack="1"/>
<pin id="372" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln104/4 "/>
</bind>
</comp>

<comp id="374" class="1004" name="zext_ln99_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="4" slack="11"/>
<pin id="376" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln99/12 "/>
</bind>
</comp>

<comp id="378" class="1004" name="bitcast_ln99_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="1"/>
<pin id="380" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln99/14 "/>
</bind>
</comp>

<comp id="382" class="1005" name="j5_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="4" slack="0"/>
<pin id="384" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j5 "/>
</bind>
</comp>

<comp id="389" class="1005" name="i5_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="4" slack="0"/>
<pin id="391" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i5 "/>
</bind>
</comp>

<comp id="396" class="1005" name="indvar_flatten20_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="8" slack="0"/>
<pin id="398" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten20 "/>
</bind>
</comp>

<comp id="403" class="1005" name="icmp_ln99_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="16"/>
<pin id="405" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln99 "/>
</bind>
</comp>

<comp id="407" class="1005" name="select_ln99_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="4" slack="1"/>
<pin id="409" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln99 "/>
</bind>
</comp>

<comp id="412" class="1005" name="select_ln99_1_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="4" slack="11"/>
<pin id="414" dir="1" index="1" bw="4" slack="11"/>
</pin_list>
<bind>
<opset="select_ln99_1 "/>
</bind>
</comp>

<comp id="417" class="1005" name="trunc_ln99_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="2" slack="2"/>
<pin id="419" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln99 "/>
</bind>
</comp>

<comp id="422" class="1005" name="p_cast11_mid2_v_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="2" slack="1"/>
<pin id="424" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_cast11_mid2_v "/>
</bind>
</comp>

<comp id="428" class="1005" name="acc_outp1_V_addr_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="6" slack="1"/>
<pin id="430" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="acc_outp1_V_addr "/>
</bind>
</comp>

<comp id="433" class="1005" name="acc_outp1_V_1_addr_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="6" slack="1"/>
<pin id="435" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="acc_outp1_V_1_addr "/>
</bind>
</comp>

<comp id="438" class="1005" name="acc_outp1_V_2_addr_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="6" slack="1"/>
<pin id="440" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="acc_outp1_V_2_addr "/>
</bind>
</comp>

<comp id="443" class="1005" name="acc_outp1_V_3_addr_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="6" slack="1"/>
<pin id="445" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="acc_outp1_V_3_addr "/>
</bind>
</comp>

<comp id="448" class="1005" name="v123_addr_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="6" slack="16"/>
<pin id="450" dir="1" index="1" bw="6" slack="16"/>
</pin_list>
<bind>
<opset="v123_addr "/>
</bind>
</comp>

<comp id="453" class="1005" name="v123_1_addr_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="6" slack="16"/>
<pin id="455" dir="1" index="1" bw="6" slack="16"/>
</pin_list>
<bind>
<opset="v123_1_addr "/>
</bind>
</comp>

<comp id="458" class="1005" name="v123_2_addr_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="6" slack="16"/>
<pin id="460" dir="1" index="1" bw="6" slack="16"/>
</pin_list>
<bind>
<opset="v123_2_addr "/>
</bind>
</comp>

<comp id="463" class="1005" name="v123_3_addr_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="6" slack="16"/>
<pin id="465" dir="1" index="1" bw="6" slack="16"/>
</pin_list>
<bind>
<opset="v123_3_addr "/>
</bind>
</comp>

<comp id="468" class="1005" name="v57_V_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="24" slack="1"/>
<pin id="470" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="v57_V "/>
</bind>
</comp>

<comp id="473" class="1005" name="sext_ln104_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="32" slack="1"/>
<pin id="475" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln104 "/>
</bind>
</comp>

<comp id="478" class="1005" name="v58_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="1"/>
<pin id="480" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v58 "/>
</bind>
</comp>

<comp id="483" class="1005" name="v344_addr_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="4" slack="1"/>
<pin id="485" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="v344_addr "/>
</bind>
</comp>

<comp id="488" class="1005" name="v344_load_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="1"/>
<pin id="490" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v344_load "/>
</bind>
</comp>

<comp id="493" class="1005" name="v59_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="32" slack="1"/>
<pin id="495" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v59 "/>
</bind>
</comp>

<comp id="498" class="1005" name="bitcast_ln99_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="32" slack="1"/>
<pin id="500" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln99 "/>
</bind>
</comp>

<comp id="503" class="1005" name="v61_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="32" slack="1"/>
<pin id="505" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v61 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="18" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="18" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="18" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="93"><net_src comp="2" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="58" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="4" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="58" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="58" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="8" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="58" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="10" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="58" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="12" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="58" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="135"><net_src comp="14" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="58" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="16" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="58" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="149"><net_src comp="88" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="155"><net_src comp="95" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="161"><net_src comp="102" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="167"><net_src comp="109" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="173"><net_src comp="0" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="58" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="180"><net_src comp="168" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="205"><net_src comp="62" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="217"><net_src comp="30" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="222"><net_src comp="32" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="227"><net_src comp="32" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="235"><net_src comp="228" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="34" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="241"><net_src comp="228" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="36" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="253"><net_src comp="246" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="38" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="243" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="40" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="266"><net_src comp="255" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="32" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="268"><net_src comp="243" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="274"><net_src comp="255" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="249" pin="2"/><net_sink comp="269" pin=1"/></net>

<net id="276"><net_src comp="246" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="280"><net_src comp="269" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="287"><net_src comp="42" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="288"><net_src comp="269" pin="3"/><net_sink comp="281" pin=1"/></net>

<net id="289"><net_src comp="44" pin="0"/><net_sink comp="281" pin=2"/></net>

<net id="290"><net_src comp="46" pin="0"/><net_sink comp="281" pin=3"/></net>

<net id="295"><net_src comp="261" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="38" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="237" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="306"><net_src comp="269" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="311"><net_src comp="291" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="317"><net_src comp="54" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="32" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="324"><net_src comp="56" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="48" pin="0"/><net_sink comp="319" pin=2"/></net>

<net id="329"><net_src comp="319" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="334"><net_src comp="312" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="326" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="343"><net_src comp="330" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="336" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="348"><net_src comp="339" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="350"><net_src comp="345" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="351"><net_src comp="345" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="352"><net_src comp="345" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="353"><net_src comp="345" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="354"><net_src comp="345" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="355"><net_src comp="345" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="356"><net_src comp="345" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="365"><net_src comp="60" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="366"><net_src comp="144" pin="3"/><net_sink comp="357" pin=1"/></net>

<net id="367"><net_src comp="150" pin="3"/><net_sink comp="357" pin=2"/></net>

<net id="368"><net_src comp="156" pin="3"/><net_sink comp="357" pin=3"/></net>

<net id="369"><net_src comp="162" pin="3"/><net_sink comp="357" pin=4"/></net>

<net id="373"><net_src comp="370" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="377"><net_src comp="374" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="381"><net_src comp="378" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="385"><net_src comp="76" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="387"><net_src comp="382" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="388"><net_src comp="382" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="392"><net_src comp="80" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="394"><net_src comp="389" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="395"><net_src comp="389" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="399"><net_src comp="84" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="401"><net_src comp="396" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="402"><net_src comp="396" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="406"><net_src comp="231" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="410"><net_src comp="261" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="415"><net_src comp="269" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="420"><net_src comp="277" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="357" pin=5"/></net>

<net id="425"><net_src comp="281" pin="4"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="427"><net_src comp="422" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="431"><net_src comp="88" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="436"><net_src comp="95" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="441"><net_src comp="102" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="446"><net_src comp="109" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="451"><net_src comp="116" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="456"><net_src comp="123" pin="3"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="461"><net_src comp="130" pin="3"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="466"><net_src comp="137" pin="3"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="471"><net_src comp="357" pin="6"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="476"><net_src comp="370" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="481"><net_src comp="210" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="486"><net_src comp="168" pin="3"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="491"><net_src comp="175" pin="3"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="496"><net_src comp="201" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="501"><net_src comp="378" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="506"><net_src comp="206" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="508"><net_src comp="503" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="509"><net_src comp="503" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="510"><net_src comp="503" pin="1"/><net_sink comp="196" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v344 | {}
	Port: v123 | {18 }
	Port: v123_1 | {18 }
	Port: v123_2 | {18 }
	Port: v123_3 | {18 }
 - Input state : 
	Port: Self_attention_Pipeline_l_norm_i5_l_j5 : v344 | {12 13 }
	Port: Self_attention_Pipeline_l_norm_i5_l_j5 : acc_outp1_V | {2 3 }
	Port: Self_attention_Pipeline_l_norm_i5_l_j5 : acc_outp1_V_1 | {2 3 }
	Port: Self_attention_Pipeline_l_norm_i5_l_j5 : acc_outp1_V_2 | {2 3 }
	Port: Self_attention_Pipeline_l_norm_i5_l_j5 : acc_outp1_V_3 | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten20_load : 1
		icmp_ln99 : 2
		add_ln99_1 : 2
		br_ln99 : 3
		j5_load : 1
		i5_load : 1
		add_ln99 : 2
		icmp_ln100 : 2
		select_ln99 : 3
		select_ln99_1 : 3
		trunc_ln99 : 4
		p_cast11_mid2_v : 4
		switch_ln107 : 5
		add_ln100 : 4
		store_ln100 : 3
		store_ln100 : 4
		store_ln100 : 5
	State 2
		zext_ln102 : 1
		sub_ln102 : 2
		add_ln102 : 3
		zext_ln102_2 : 4
		acc_outp1_V_addr : 5
		acc_outp1_V_1_addr : 5
		acc_outp1_V_2_addr : 5
		acc_outp1_V_3_addr : 5
		v123_addr : 5
		v123_1_addr : 5
		v123_2_addr : 5
		v123_3_addr : 5
		acc_outp1_V_load : 6
		acc_outp1_V_1_load : 6
		acc_outp1_V_2_load : 6
		acc_outp1_V_3_load : 6
	State 3
		v57_V : 1
	State 4
		v58 : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		v344_addr : 1
		v344_load : 2
	State 13
	State 14
		v61 : 1
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|   fmul   |       grp_fu_201       |    3    |   143   |   321   |
|          |       grp_fu_206       |    3    |   143   |   321   |
|----------|------------------------|---------|---------|---------|
|          |    add_ln99_1_fu_237   |    0    |    0    |    15   |
|    add   |     add_ln99_fu_249    |    0    |    0    |    13   |
|          |    add_ln100_fu_291    |    0    |    0    |    13   |
|          |    add_ln102_fu_339    |    0    |    0    |    7    |
|----------|------------------------|---------|---------|---------|
|   icmp   |    icmp_ln99_fu_231    |    0    |    0    |    11   |
|          |    icmp_ln100_fu_255   |    0    |    0    |    9    |
|----------|------------------------|---------|---------|---------|
|    mux   |      v57_V_fu_357      |    0    |    0    |    20   |
|----------|------------------------|---------|---------|---------|
|  select  |   select_ln99_fu_261   |    0    |    0    |    4    |
|          |  select_ln99_1_fu_269  |    0    |    0    |    4    |
|----------|------------------------|---------|---------|---------|
|    sub   |    sub_ln102_fu_330    |    0    |    0    |    7    |
|----------|------------------------|---------|---------|---------|
|  sitofp  |       grp_fu_210       |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   trunc  |    trunc_ln99_fu_277   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|partselect| p_cast11_mid2_v_fu_281 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|bitconcatenate|      tmp_s_fu_312      |    0    |    0    |    0    |
|          |      tmp_26_fu_319     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    zext_ln102_fu_326   |    0    |    0    |    0    |
|   zext   |   zext_ln102_1_fu_336  |    0    |    0    |    0    |
|          |   zext_ln102_2_fu_345  |    0    |    0    |    0    |
|          |    zext_ln99_fu_374    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   sext   |    sext_ln104_fu_370   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    6    |   286   |   745   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|acc_outp1_V_1_addr_reg_433|    6   |
|acc_outp1_V_2_addr_reg_438|    6   |
|acc_outp1_V_3_addr_reg_443|    6   |
| acc_outp1_V_addr_reg_428 |    6   |
|   bitcast_ln99_reg_498   |   32   |
|        i5_reg_389        |    4   |
|     icmp_ln99_reg_403    |    1   |
| indvar_flatten20_reg_396 |    8   |
|        j5_reg_382        |    4   |
|  p_cast11_mid2_v_reg_422 |    2   |
|   select_ln99_1_reg_412  |    4   |
|    select_ln99_reg_407   |    4   |
|    sext_ln104_reg_473    |   32   |
|    trunc_ln99_reg_417    |    2   |
|    v123_1_addr_reg_453   |    6   |
|    v123_2_addr_reg_458   |    6   |
|    v123_3_addr_reg_463   |    6   |
|     v123_addr_reg_448    |    6   |
|     v344_addr_reg_483    |    4   |
|     v344_load_reg_488    |   32   |
|       v57_V_reg_468      |   24   |
|        v58_reg_478       |   32   |
|        v59_reg_493       |   32   |
|        v61_reg_503       |   32   |
+--------------------------+--------+
|           Total          |   297  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_144 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_150 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_156 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_162 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_175 |  p0  |   2  |   4  |    8   ||    9    |
|     grp_fu_206    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_210    |  p0  |   2  |  24  |   48   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   168  ||  11.116 ||    63   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |   286  |   745  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   11   |    -   |   63   |
|  Register |    -   |    -   |   297  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |   11   |   583  |   808  |
+-----------+--------+--------+--------+--------+
