SEED:
	 repair_2021-07-19-21:19:36
SOURCE FILE:
	 /home/author/projects/verilog_repair/benchmarks/lshift_reg/lshift_reg_expert2_buggy1.v
TEST BENCH:
	 /home/author/projects/verilog_repair/benchmarks/lshift_reg/lshift_reg_tb_t1.v
PROJ_DIR:
	 /home/author/projects/verilog_repair/benchmarks/lshift_reg/
FITNESS_MODE:
	 outputwires
EVAL_SCRIPT:
	 /home/author/projects/verilog_repair/benchmarks/lshift_reg/run.sh
ORACLE:
	 /home/author/projects/verilog_repair/benchmarks/lshift_reg/oracle_half.txt
PARAMETERS:
	gens=8
	popsize=5000
	mutation_rate=0.700000
	crossover_rate=0.300000
	replacement_rate=0.400000
	insertion_rate=0.300000
	deletion_rate=0.300000
	restarts=1
	fault_loc=True
	control_flow=True
	limit_transitive_dependency_set=True
	dependency_set_max=4

	[] --template_seeding--> ['template(sens_to_level,32)']		0.6428571428571429
	[] --template_seeding--> ['template(sens_to_posedge,32)']		1


######## REPAIR FOUND ########
		['template(sens_to_posedge,32)']
TOTAL TIME TAKEN TO FIND REPAIR = 1.984401
Minimized patch: ['template(sens_to_posedge,32)']
