********************************************************************************
pvs 16.15-s010 64 bit (Fri Jun 28 22:24:07 PDT 2019)
Build Ref No.: 010 Production (06-28-2019) [pvs_1615]

Copyright 2019 Cadence Design Systems, Inc.
All rights reserved worldwide.

Build O/S:       Linux x86_64 2.6.18-194.el5
Executed on:     s2424 (Linux x86_64 3.10.0-1160.6.1.el7.x86_64)
Process Id:      12768
Starting Time:   Thu May 13 11:38:20 2021 (Thu May 13 09:38:20 2021 GMT)
With parameters: -lvs -get_rules /tmp/pvsrng.10925@s2424.1 -tc top -gds /dev/null -get_options /tmp/pvsoptpar.10925@s2424.1 -gen_tags /tmp/pvsgentags.10925@s2424.1 -stc top -cdl . -control /tmp/ipvsRulesCheckControl.10925@s2424.1 /home/ykhuang/research/PvsLVS/MultiChannel_ST/.config.rul.10925@s2424.1 /home/ykhuang/research/PvsLVS/MultiChannel_ST/.technology.rul.10925@s2424.1 
********************************************************************************


########################################################################
Get host info ...
########################################################################
CPU info:
    model name      :  Intel(R) Xeon(R) CPU E5-2630 v3 @ 2.40GHz
    cpu MHz         :  1200.585
    cache size      :  20480 KB
    physical cores  :  16
    logical cores   :  32
    hyper-threading on

Memory info:
    64168M physical memory installed.

    MemTotal:       65709336 kB
    MemFree:        36226816 kB
    MemAvailable:   52521604 kB
    Buffers:            1088 kB
    Cached:         18396384 kB
    SwapCached:            0 kB
    Active:         19351796 kB
    Inactive:        4552016 kB
    Active(anon):    7574856 kB
    Inactive(anon):  1243628 kB
    Active(file):   11776940 kB
    Inactive(file):  3308388 kB
    Unevictable:           0 kB
    Mlocked:               0 kB
    SwapTotal:      32964604 kB
    SwapFree:       32964604 kB
    Dirty:                 8 kB
    Writeback:             0 kB
    AnonPages:       5495288 kB
    Mapped:           351116 kB
    Shmem:           3311928 kB
    Slab:            2302080 kB
    SReclaimable:    1701360 kB
    SUnreclaim:       600720 kB
    KernelStack:        9856 kB
    PageTables:        35220 kB
    NFS_Unstable:          0 kB
    Bounce:                0 kB
    WritebackTmp:          0 kB
    CommitLimit:    65819272 kB
    Committed_AS:   11389584 kB
    VmallocTotal:   34359738367 kB
    VmallocUsed:      422632 kB
    VmallocChunk:   34325399548 kB
    Percpu:            12928 kB
    HardwareCorrupted:     0 kB
    AnonHugePages:   2570240 kB
    CmaTotal:              0 kB
    CmaFree:               0 kB
    HugePages_Total:       0
    HugePages_Free:        0
    HugePages_Rsvd:        0
    HugePages_Surp:        0
    Hugepagesize:       2048 kB
    DirectMap4k:      470340 kB
    DirectMap2M:     7823360 kB
    DirectMap1G:    58720256 kB


########################################################################
Get environment info ...
########################################################################
ENV VAR: TCL_LIBRARY = /pkg/cadence/installs/PVS161/share/lib/tcltk/08.64/tcl8.6
ENV VAR: TCLX_LIBRARY = /pkg/cadence/installs/PVS161/share/lib/tclx/08.40
ENV VAR: TCLLIBPATH = /pkg/cadence/installs/PVS161/share/lib/itcl/3.4.1 /pkg/cadence/installs/PVS161/share/lib/tclxml/3.2 /pkg/cadence/installs/PVS161/share/lib/tcllib/1.18 /pkg/cadence/installs/PVS161/share/lib/itcl/3.4.1 /pkg/cadence/installs/PVS161/share/lib/tclxml/3.2 /pkg/cadence/installs/PVS161/share/lib/tcllib/1.18 


########################################################################
Parsing Control File /tmp/ipvsRulesCheckControl.10925@s2424.1 ...
########################################################################
#UNDEFINE FloatingGate
#UNDEFINE FloatingWell
#UNDEFINE ParaDioAsDevDio
#UNDEFINE DUMMY_FILL
RESULTS_DB -erc "/home/ykhuang/research/PvsLVS/MultiChannel_ST/MultiChannel_ST_lvs.err" -ascii;
LVS_RUN_ERC_CHECKS yes;

########################################################################
Parsing Rule File /home/ykhuang/research/PvsLVS/MultiChannel_ST/.config.rul.10925@s2424.1 ...
########################################################################

########################################################################
Parsing Rule File /home/ykhuang/research/PvsLVS/MultiChannel_ST/.technology.rul.10925@s2424.1 ...
########################################################################
TECHNOLOGY XH018_1143 -ruleSet default -techLib /home/ykhuang/research/pvtech.lib;
[INFO] TECHNOLOGY: Rules file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/metalswitch.pvl will be included after the remainder of the current rules are processed.
[INFO] TECHNOLOGY: Rules file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul will be included after the remainder of the current rules are processed.
[INFO] TECHNOLOGY XH018_1143 -techLib /home/ykhuang/research/pvtech.lib: End of additions.
#DEFINE METAL3
#DEFINE METAL4
#UNDEFINE METAL5
#UNDEFINE METAL6
#DEFINE MIDMET
#DEFINE THKMET
#UNDEFINE XFAB_IP_BBOX_ANTENNA
TITLE  " XH018 PVS DRC/LVS File v8.1.2 : MET4 / METMID / METTHK ";
INPUT_SCALE 1000;
GRID 5;
UNIT -cap FF;
UNIT -length U;
UNIT -res OHM;
MASK_RESULTS_DB mask.db;
FLAG -offgrid YES;
FLAG -acute YES;
FLAG -skew YES;
FLAG -nonsimple YES;
FLAG -nonsimple_path YES;
TEXT_DEPTH -primary;
LAYOUT_FORMAT gdsii;
SCHEMATIC_FORMAT SPICE;
[WARN] Cmd-line override: SCHEMATIC_FORMAT "cdl";
LAYOUT_INCLUDE_BOX_RECORD YES;
MASK_SVDB_DIR svdb;
LVS_REPORT_FILE "lvs.rep";
LVS_REPORT_OPT S;
LVS_POWER_NAME "VDD?" "DVDD" "VCC" "VDDA" "VDDB" "ADVDD" "VDDM";
LVS_GROUND_NAME "GND?" "DVSS" "VSS" "GROUND" "AGND" "DGND" "VSSM";
LVS_ALL_CAP_PINS_SWAPPABLE NO;
LVS_FILTER no -bipolar;
LVS_FILTER no -mos;
LVS_FILTER no -resistors;
LVS_FILTER no -diodes;
LVS_FILTER no -capacitors;
LVS_IGNORE_PORTS NO;
LVS_COMPARE_PORT_NAMES YES;
LVS_DERIVE_LOGIC NO;
LVS_RECOGNIZE_GATES -none;
LVS_REDUCE no -parallel_bipolar;
LVS_REDUCE no -parallel_caps;
LVS_REDUCE yes -parallel_diodes [ effective A , P , PERIMETER 
 A = sum ( A ) 
 P = sum ( P ) 
 perimeter = sum ( PERIMETER ) 
 ];
LVS_REDUCE yes -parallel_mos [ tolerance L 0 ];
LVS_REDUCE no -series_mos;
LVS_REDUCE_DEVICE MOSVC -parallel yes [ tolerance L 0 
 effective W , L 
 P = sum ( W*L ) 
 Q = sum ( W / L ) 
 W = sqrt ( P*Q ) 
 L = sqrt ( P / Q ) 
 ];
LVS_REDUCE_DEVICE MOSVCI -parallel yes [ tolerance L 0 
 effective W , L 
 P = sum ( W*L ) 
 Q = sum ( W / L ) 
 W = sqrt ( P*Q ) 
 L = sqrt ( P / Q ) 
 ];
LVS_REDUCE_DEVICE MOSVCI_M -parallel yes [ tolerance L 0 
 effective W , L 
 P = sum ( W*L ) 
 Q = sum ( W / L ) 
 W = sqrt ( P*Q ) 
 L = sqrt ( P / Q ) 
 ];
LVS_REDUCE_DEVICE MOSVC3 -parallel yes [ tolerance L 0 
 effective W , L 
 P = sum ( W*L ) 
 Q = sum ( W / L ) 
 W = sqrt ( P*Q ) 
 L = sqrt ( P / Q ) 
 ];
LVS_REDUCE_DEVICE MOSVC3I -parallel yes [ tolerance L 0 
 effective W , L 
 P = sum ( W*L ) 
 Q = sum ( W / L ) 
 W = sqrt ( P*Q ) 
 L = sqrt ( P / Q ) 
 ];
LVS_REDUCE_DEVICE MOSVC3I_M -parallel yes [ tolerance L 0 
 effective W , L 
 P = sum ( W*L ) 
 Q = sum ( W / L ) 
 W = sqrt ( P*Q ) 
 L = sqrt ( P / Q ) 
 ];
LVS_REDUCE_SPLIT_GATES no;
LVS_REDUCE no -parallel_resistors;
LVS_REDUCE no -series_caps;
LVS_REDUCE no -series_resistors;
LVS_REDUCE_DEVICE tag_25v -parallel yes;
LVS_REDUCE_DEVICE tag_60v -parallel yes;
LVS_REPORT_MAX 100;
LVS_BREAK_AMBIG_MAX 1000;
LVS_SPICE -replicate_devices YES;
LVS_SPICE_MULTIPLIER_NAME M;
LVS_SPICE -allow_unquoted_strings YES;
LVS_WRITE_NETLIST -layout "netlistLAYOUT";
LVS_WRITE_NETLIST -schematic "netlistSOURCE";
LAYER_MAP 2 -datatype 0 50020;
LAYER_DEF nwell 50020;
LAYER_MAP 3 -datatype 0 50030;
LAYER_MAP 3 -datatype 1 50031;
LAYER_DEF diff_dg 50030;
LAYER_DEF diff_dyi 50031;
LAYER_MAP 3 -texttype 15 10035;
LAYER_DEF idftxt 10035;
LAYER_MAP 4 -datatype 0 50040;
LAYER_DEF mv 50040;
LAYER_MAP 7 -datatype 0 50070;
LAYER_DEF pimp 50070;
LAYER_MAP 8 -datatype 0 50080;
LAYER_DEF nimp 50080;
LAYER_MAP 10 -datatype 0 50100;
LAYER_DEF pwblk 50100;
LAYER_MAP 13 -datatype 0 50130;
LAYER_MAP 13 -datatype 1 50131;
LAYER_DEF poly_dg 50130;
LAYER_DEF poly_dyi 50131;
LAYER_MAP 13 -texttype 5 50135;
LAYER_DEF id_txt 50135;
LAYER_MAP 13 -texttype 15 10135;
LAYER_DEF ip1txt 10135;
LAYER_MAP 13 -datatype 4 50134;
LAYER_DEF blk_p1 50134;
LAYER_MAP 15 -datatype 0 50150;
LAYER_DEF cont 50150;
LAYER_MAP 16 -datatype 0 50160;
LAYER_MAP 16 -datatype 1 50161;
LAYER_MAP 16 -datatype 9 50169;
LAYER_MAP 16 -datatype 10 10160;
LAYER_DEF met1_dg 50160 50169;
LAYER_DEF met1_dyi 50161;
LAYER_DEF met1_bnd 10160;
LAYER_MAP 16 -datatype 4 50164;
LAYER_DEF blk_m1 50164;
LAYER_MAP 16 -texttype 15 10165;
LAYER_DEF id1txt 10165;
LAYER_MAP 17 -datatype 0 50170;
LAYER_DEF via1 50170;
LAYER_MAP 18 -datatype 0 50180;
LAYER_MAP 18 -datatype 1 50181;
LAYER_MAP 18 -datatype 9 50189;
LAYER_MAP 18 -datatype 10 10180;
LAYER_DEF met2_dg 50180 50189;
LAYER_DEF met2_dyi 50181;
LAYER_DEF met2_bnd 10180;
LAYER_MAP 18 -datatype 4 50184;
LAYER_DEF blk_m2 50184;
LAYER_MAP 18 -texttype 15 10185;
LAYER_DEF id2txt 10185;
LAYER_MAP 19 -datatype 0 50190;
LAYER_DEF pad 50190;
LAYER_MAP 19 -texttype 5 50195;
LAYER_DEF idptxt 50195;
LAYER_MAP 27 -datatype 0 50270;
LAYER_DEF via2 50270;
LAYER_MAP 28 -datatype 0 50280;
LAYER_MAP 28 -datatype 1 50281;
LAYER_MAP 28 -datatype 9 50289;
LAYER_MAP 28 -datatype 10 10280;
LAYER_DEF met3_dg 50280 50289;
LAYER_DEF met3_dyi 50281;
LAYER_DEF met3_bnd 10280;
LAYER_MAP 28 -datatype 4 50284;
LAYER_DEF blk_m3 50284;
LAYER_MAP 28 -texttype 15 10285;
LAYER_DEF id3txt 10285;
LAYER_MAP 29 -datatype 0 50290;
LAYER_DEF via3 50290;
LAYER_MAP 31 -datatype 0 50310;
LAYER_MAP 31 -datatype 1 50311;
LAYER_MAP 31 -datatype 9 50319;
LAYER_DEF met4_dg 50310 50319;
LAYER_DEF met4_dyi 50311;
LAYER_MAP 31 -datatype 4 50314;
LAYER_DEF blk_m4 50314;
LAYER_MAP 31 -texttype 15 10315;
LAYER_DEF id4txt 10315;
LAYER_MAP 51 -datatype 0 50510;
LAYER_DEF viatp 50510;
LAYER_MAP 33 -datatype 0 50330;
LAYER_MAP 33 -datatype 1 50331;
LAYER_MAP 33 -datatype 9 50339;
LAYER_DEF mettp_dg 50330 50339;
LAYER_DEF mettp_dyi 50331;
LAYER_MAP 33 -datatype 4 50334;
LAYER_DEF blk_mtp 50334;
LAYER_MAP 33 -texttype 15 10335;
LAYER_DEF idttxt 10335;
LAYER_MAP 36 -datatype 0 50360;
LAYER_DEF viatpl 50360;
LAYER_MAP 35 -datatype 0 50350;
LAYER_MAP 35 -datatype 1 50351;
LAYER_MAP 35 -datatype 9 50359;
LAYER_DEF mettpl_dg 50350 50359;
LAYER_DEF mettpl_dyi 50351;
LAYER_MAP 35 -datatype 4 50354;
LAYER_DEF blk_mtpl 50354;
LAYER_MAP 35 -texttype 15 10355;
LAYER_DEF idltxt 10355;
LAYER_MAP 34 -datatype 0 50340;
LAYER_DEF sblk 50340;
LAYER_MAP 39 -datatype 0 50390;
LAYER_DEF lvt 50390;
LAYER_MAP 309 -datatype 0 53090;
LAYER_DEF svt 53090;
LAYER_MAP 42 -datatype 0 50420;
LAYER_DEF mres 50420;
LAYER_MAP 44 -datatype 0 50440;
LAYER_DEF lndev 50440;
LAYER_MAP 298 -datatype 0 52980;
LAYER_DEF uln 52980;
LAYER_MAP 46 -datatype 0 50460;
LAYER_DEF nopim 50460;
LAYER_MAP 37 -datatype 0 50370;
LAYER_DEF capm2 50370;
LAYER_MAP 38 -datatype 0 50380;
LAYER_DEF capm3 50380;
LAYER_MAP 173 -datatype 0 51730;
LAYER_DEF capmh 51730;
LAYER_MAP 115 -datatype 0 51150;
LAYER_DEF capm23f 51150;
LAYER_MAP 116 -datatype 0 51160;
LAYER_DEF capmh23f 51160;
LAYER_MAP 117 -datatype 0 51170;
LAYER_DEF capm34f 51170;
LAYER_MAP 118 -datatype 0 51180;
LAYER_DEF capmh34f 51180;
LAYER_MAP 174 -datatype 0 51740;
LAYER_DEF capmh2 51740;
LAYER_MAP 175 -datatype 0 51750;
LAYER_DEF capmh3 51750;
LAYER_MAP 47 -datatype 0 50470;
LAYER_DEF capm 50470;
LAYER_MAP 65 -datatype 0 50650;
LAYER_DEF hres 50650;
LAYER_MAP 68 -datatype 0 50680;
LAYER_DEF dnwell 50680;
LAYER_MAP 96 -datatype 0 50960;
LAYER_DEF dnw_mv 50960;
LAYER_MAP 85 -datatype 0 50850;
LAYER_DEF hvgox 50850;
LAYER_MAP 86 -datatype 0 50860;
LAYER_DEF hvpwell 50860;
LAYER_MAP 87 -datatype 0 50870;
LAYER_DEF hvnwell 50870;
LAYER_MAP 89 -datatype 0 50890;
LAYER_DEF pdd 50890;
LAYER_MAP 90 -datatype 0 50900;
LAYER_DEF sci 50900;
LAYER_MAP 92 -datatype 0 50920;
LAYER_DEF depl 50920;
LAYER_MAP 95 -datatype 0 50950;
LAYER_DEF pwiso 50950;
LAYER_MAP 114 -datatype 0 51140;
LAYER_DEF hvdepl 51140;
LAYER_MAP 125 -datatype 0 51250;
LAYER_DEF uvwin 51250;
LAYER_MAP 126 -datatype 0 51260;
LAYER_DEF anodop 51260;
LAYER_MAP 127 -datatype 0 51270;
LAYER_DEF catdop 51270;
LAYER_MAP 45 -datatype 0 50450;
LAYER_DEF aml 50450;
LAYER_MAP 207 -datatype 0 52070;
LAYER_DEF bnimp 52070;
LAYER_MAP 132 -datatype 0 51320;
LAYER_DEF dnc 51320;
LAYER_MAP 134 -datatype 0 51340;
LAYER_DEF dpc 51340;
LAYER_MAP 145 -datatype 0 51450;
LAYER_DEF hnw 51450;
LAYER_MAP 146 -datatype 0 51460;
LAYER_DEF ndf 51460;
LAYER_MAP 147 -datatype 0 51470;
LAYER_DEF pdf 51470;
LAYER_MAP 16 -datatype 2 50162;
LAYER_DEF m1hole 50162;
LAYER_MAP 18 -datatype 2 50182;
LAYER_DEF m2hole 50182;
LAYER_MAP 28 -datatype 2 50282;
LAYER_DEF m3hole 50282;
LAYER_MAP 31 -datatype 2 50312;
LAYER_DEF m4hole 50312;
LAYER_MAP 33 -datatype 2 50332;
LAYER_DEF mthole 50332;
LAYER_MAP 83 -datatype 4 50834;
LAYER_DEF blkall 50834;
LAYER_MAP 56 -datatype 5 50565;
LAYER_DEF diodef 50565;
LAYER_MAP 56 -texttype 5 50565;
LAYER_DEF iddtxt 50565;
LAYER_MAP 102 -datatype 5 51025;
LAYER_DEF phodef 51025;
LAYER_MAP 78 -datatype 5 50785;
LAYER_DEF capdef 50785;
LAYER_MAP 78 -texttype 5 50785;
LAYER_DEF idctxt 50785;
LAYER_MAP 100 -datatype 5 51005;
LAYER_DEF devmark 51005;
LAYER_MAP 100 -texttype 5 51005;
LAYER_DEF devlbl 51005;
LAYER_MAP 2 -datatype 5 50025;
LAYER_DEF nwrdef 50025;
LAYER_MAP 96 -datatype 5 50965;
LAYER_DEF dnmrdef 50965;
LAYER_MAP 13 -datatype 5 50135;
LAYER_DEF p1rdef 50135;
LAYER_MAP 16 -datatype 5 50165;
LAYER_DEF m1rdef 50165;
LAYER_MAP 17 -datatype 5 50175;
LAYER_DEF optivia1 50175;
LAYER_MAP 18 -datatype 5 50185;
LAYER_DEF m2rdef 50185;
LAYER_MAP 27 -datatype 5 50275;
LAYER_DEF optivia2 50275;
LAYER_MAP 28 -datatype 5 50285;
LAYER_DEF m3rdef 50285;
LAYER_MAP 29 -datatype 5 50295;
LAYER_DEF optivia3 50295;
LAYER_MAP 31 -datatype 5 50315;
LAYER_DEF m4rdef 50315;
LAYER_MAP 51 -datatype 5 50515;
LAYER_DEF optiviatp 50515;
LAYER_MAP 33 -datatype 5 50335;
LAYER_DEF mtrdef 50335;
LAYER_MAP 35 -datatype 5 50355;
LAYER_DEF mlrdef 50355;
LAYER_MAP 191 -datatype 5 51915;
LAYER_DEF subcut 51915;
LAYER_MAP 20 -datatype 19 10209;
LAYER_MAP 20 -datatype 10 10200;
LAYER_DEF locked 10209 10200;
LAYER_MAP 20 -datatype 20 20200;
LAYER_MAP 73 -datatype 10 10730;
LAYER_DEF locked1 20200 10730;
LAYER_MAP 20 -datatype 24 20204;
LAYER_MAP 74 -datatype 10 10740;
LAYER_DEF locked2 20204 10740;
LAYER_MAP 40 -datatype 10 10400;
LAYER_DEF locked3 10400;
LAYER_MAP 41 -datatype 10 10410;
LAYER_DEF locked4 10410;
LAYER_MAP 3 -datatype 14 10034;
LAYER_DEF noblkdf 10034;
LAYER_MAP 13 -datatype 14 10134;
LAYER_DEF noblkp1 10134;
LAYER_DEF xflay 1;
LAYER_MAP 13 -texttype 3 50133;
LAYER_DEF POLY1_TEXT 50133;
LAYER_MAP 16 -texttype 3 50163;
LAYER_DEF MET1_TEXT 50163;
LAYER_MAP 18 -texttype 3 50183;
LAYER_DEF MET2_TEXT 50183;
TEXT_LAYER POLY1_TEXT MET1_TEXT MET2_TEXT;
PORT -text_layer POLY1_TEXT MET1_TEXT MET2_TEXT;
ATTACH POLY1_TEXT p1trm;
ATTACH MET1_TEXT m1trm;
ATTACH MET2_TEXT m2trm;
LAYER_MAP 102 -texttype 3 51023;
LAYER_DEF PHODEF_TEXT 51023;
TEXT_LAYER PHODEF_TEXT;
PORT -text_layer PHODEF_TEXT;
ATTACH PHODEF_TEXT dphopin3;
LAYER_MAP 28 -texttype 3 50283;
LAYER_DEF MET3_TEXT 50283;
TEXT_LAYER MET3_TEXT;
PORT -text_layer MET3_TEXT;
ATTACH MET3_TEXT m3trm;
LAYER_MAP 31 -texttype 3 50313;
LAYER_DEF MET4_TEXT 50313;
TEXT_LAYER MET4_TEXT;
PORT -text_layer MET4_TEXT;
ATTACH MET4_TEXT m4trm;
LAYER_MAP 33 -texttype 3 50333;
LAYER_DEF METTP_TEXT 50333;
TEXT_LAYER METTP_TEXT;
PORT -text_layer METTP_TEXT;
ATTACH METTP_TEXT mttrm;
LAYER_MAP 35 -texttype 3 50353;
LAYER_DEF METL_TEXT 50353;
TEXT_LAYER METL_TEXT;
PORT -text_layer METL_TEXT;
ATTACH METL_TEXT mltrm;
SIZE subcut -by 0.005 _EPTMPL262153;
NOT _EPTMPL262153 subcut -outputlayer s_res;
EXTENT _EPTMPL262155;
SIZE _EPTMPL262155 -by 1 -outputlayer bulk_1;
NOT bulk_1 s_res -outputlayer bulk;
NOT pad bulk_1 -outputlayer emptlay;
OR dnw_mv dnwell -outputlayer dnw_all;
NOT dnw_mv dnwell -outputlayer dnw_mv1;
OR dnw_all hnw -outputlayer dnw_al1;
NOT hvnwell dnw_al1 -outputlayer hvnwtrm;
AND hvpwell dnw_al1 -outputlayer hvpwtrm;
OR pdd pdf _EPTMPL262164;
OR sci dpc _EPTMPL262165;
OR depl _EPTMPL262165 _EPTMPL262166;
OR _EPTMPL262164 _EPTMPL262166 _EPTMPL262167;
OR hvpwell _EPTMPL262167 _EPTMPL262168;
OR pwiso _EPTMPL262168 -outputlayer apwell;
AND apwell dnw_al1 -outputlayer pwitrm0;
OR nwell dnc -outputlayer anwell1;
OR ndf hvnwell -outputlayer anwell2;
OR anwell1 anwell2 -outputlayer anwell3;
OR anwell3 dnw_al1 -outputlayer anwell;
AND pdd anwell1 -outputlayer pdd_nw;
NOT pwitrm0 pdd_nw -outputlayer pwift;
NOT dnw_all pwift -outputlayer dnwelft;
NOT anwell apwell _EPTMPL262178;
OR _EPTMPL262178 pdd_nw -outputlayer anwelft;
OR anwell apwell -outputlayer alwell;
OR dnw_al1 anwell2 _EPTMPL262181;
NOT nwell _EPTMPL262181 -outputlayer nwtrm1;
NOT ndf hnw -outputlayer ndftrm;
NOT pwblk alwell -outputlayer pwblk_pur;
OR nimp pimp -outputlayer implt;
OR locked locked1 _EPTMPL262186;
OR locked2 locked3 _EPTMPL262187;
OR _EPTMPL262187 locked4 _EPTMPL262188;
OR _EPTMPL262186 _EPTMPL262188 -outputlayer locked_al;
OR locked locked1 _EPTMPL262190;
OR locked2 locked3 _EPTMPL262191;
OR _EPTMPL262190 _EPTMPL262191 -outputlayer locked_am3;
OR locked locked1 _EPTMPL262193;
OR _EPTMPL262193 locked2 -outputlayer locked_am4;
OR locked locked1 -outputlayer locked_amt4;
COPY locked -outputlayer locked_amlt4;
BBOX locked_al -outputlayer locked_ext;
NOT locked_ext locked_al -outputlayer locked_chk;
AND locked_chk met1_bnd _EPTMPL262199;
SELECT -interact _EPTMPL262199 locked_al _EPTMPL262200;
SIZE _EPTMPL262200 -by 0.23 -inside_of locked_chk -outputlayer locked_m1n;
AND locked_chk met2_bnd _EPTMPL262202;
SELECT -interact _EPTMPL262202 locked_al _EPTMPL262203;
SIZE _EPTMPL262203 -by 0.28 -inside_of locked_chk -outputlayer locked_m2n;
AND locked_chk met3_bnd _EPTMPL262205;
SELECT -interact _EPTMPL262205 locked_al _EPTMPL262206;
SIZE _EPTMPL262206 -by 0.28 -inside_of locked_chk -outputlayer locked_m3n;
COPY emptlay -outputlayer diff_dyf;
COPY emptlay -outputlayer poly_dyf;
COPY emptlay -outputlayer met1_dyf;
COPY emptlay -outputlayer met2_dyf;
COPY emptlay -outputlayer met3_dyf;
COPY emptlay -outputlayer met4_dyf;
COPY emptlay -outputlayer mettp_dyf;
COPY emptlay -outputlayer mettpl_dyf;
OR diff_dyi diff_dyf -outputlayer diff_dy;
OR poly_dyi poly_dyf -outputlayer poly_dy;
OR met1_dyi met1_dyf -outputlayer met1_dy;
OR met2_dyi met2_dyf -outputlayer met2_dy;
OR diff_dg diff_dy -outputlayer diff;
OR poly_dg poly_dy -outputlayer poly1;
OR met1_dg met1_dy -outputlayer met1;
OR met2_dg met2_dy -outputlayer met2;
NOT met1 m1hole -outputlayer met1sl;
NOT met2 m2hole -outputlayer met2sl;
OR met3_dyi met3_dyf -outputlayer met3_dy;
OR met3_dg met3_dy -outputlayer met3;
NOT met3 m3hole -outputlayer met3sl;
OR met4_dyi met4_dyf -outputlayer met4_dy;
OR met4_dg met4_dy -outputlayer met4;
NOT met4 m4hole -outputlayer met4sl;
OR mettp_dyi mettp_dyf -outputlayer mettp_dy;
OR mettp_dg mettp_dy -outputlayer mettp;
NOT mettp mthole -outputlayer mettsl;
OR mettpl_dyi mettpl_dyf -outputlayer mettpl_dy;
OR mettpl_dg mettpl_dy -outputlayer mettpl;
OR capm2 emptlay -outputlayer capm2_b;
OR capm2_b emptlay -outputlayer capm2_t;
OR capm3 emptlay -outputlayer capm3_b;
OR capm3_b emptlay -outputlayer capm3_m;
OR capm3_m emptlay -outputlayer capm3_t;
OR capmh2 emptlay -outputlayer capmh2_b;
OR capmh2_b emptlay -outputlayer capmh2_t;
OR capmh3 emptlay -outputlayer capmh3_b;
OR capmh3_b emptlay -outputlayer capmh3_m;
OR capmh3_m emptlay -outputlayer capmh3_t;
AND diff poly1 -outputlayer gate;
NOT diff poly1 -outputlayer diff1;
AND diff1 nimp -outputlayer ndiff1;
AND diff1 pimp -outputlayer pdiff1;
AND diff nimp -outputlayer ndif;
AND diff pimp -outputlayer pdif;
AND diff bnimp -outputlayer bndiff;
AND bndiff ndiff1 -outputlayer bndct;
NOT pdiff1 anwell -outputlayer ptap;
AND pwift pdiff1 -outputlayer pwitap;
AND pdf pdiff1 -outputlayer pdftap;
AND anwelft ndiff1 -outputlayer ntaps_a;
AND nwtrm1 ntaps_a -outputlayer ntap;
AND dnwelft ntaps_a -outputlayer dntap;
AND hvnwtrm ntaps_a -outputlayer hntap;
AND ndftrm ntaps_a -outputlayer ndftap;
AND hnw ntaps_a -outputlayer hnwtap;
HOLES -inner ptap -outputlayer ptap_hol;
HOLES -inner dntap -outputlayer dntap_h1;
HOLES -inner -empty dntap -outputlayer dntap_h;
NOT diff_dg implt -outputlayer b1_df1;
RECT_CHK b1_df1 -lege 2.4 50 -by -eq 0.94 -outputlayer d_ds1;
SIZE d_ds1 -by 0.15 -outputlayer d_ds21;
SELECT -interact pdiff1 d_ds21 _EPTMPL262270;
OR _EPTMPL262270 d_ds1 -outputlayer d_ds22;
SELECT -inside d_ds22 d_ds21 _EPTMPL262272;
SELECT -inside d_ds21 d_ds22 _EPTMPL262273;
AND _EPTMPL262272 _EPTMPL262273 -outputlayer d_ds23;
SIZE d_ds23 -by 0.3 -outputlayer d_ds31;
SIZE d_ds31 -by 0.1 -outputlayer d_ds32;
SELECT -interact gate d_ds31 -outputlayer d_ds33;
AND d_ds33 pimp _EPTMPL262278;
OR _EPTMPL262278 d_ds23 -outputlayer d_ds34;
SELECT -inside d_ds34 d_ds31 _EPTMPL262280;
SELECT -inside d_ds31 d_ds34 _EPTMPL262281;
AND _EPTMPL262280 _EPTMPL262281 -outputlayer d_ds35;
NOT d_ds33 implt _EPTMPL262283;
OR _EPTMPL262283 d_ds35 -outputlayer d_ds36;
SELECT -inside d_ds36 d_ds32 _EPTMPL262285;
SELECT -inside d_ds32 d_ds36 _EPTMPL262286;
AND _EPTMPL262285 _EPTMPL262286 -outputlayer d_ds37;
EDGE_BOOLEAN -coincident_only d_ds37 gate _EPTMPL262288;
EDGE_LENGTH _EPTMPL262288 -eq 2.04 _EPTMPL262289;
EDGE_EXPAND _EPTMPL262289 -outside_by 0.3 -outputlayer d_ds41;
OR d_ds41 d_ds37 _EPTMPL262291;
SIZE _EPTMPL262291 -by 0.22 -outputlayer d_ds42;
SELECT -interact poly1 d_ds42 _EPTMPL262293;
OR _EPTMPL262293 d_ds22 -outputlayer d_ds43;
SELECT -inside d_ds43 d_ds42 _EPTMPL262295;
SELECT -inside d_ds42 d_ds43 _EPTMPL262296;
AND _EPTMPL262295 _EPTMPL262296 _EPTMPL262297;
RECT_CHK _EPTMPL262297 -eq 2.48 -by -ge 4.54 -outputlayer d_ds44;
SELECT -inside d_ds1 d_ds44 _EPTMPL262299;
AND _EPTMPL262299 cont -outputlayer d_dsc1;
AND d_ds44 poly1 _EPTMPL262301;
AND _EPTMPL262301 cont -outputlayer d_dsc5;
AND d_ds44 met1sl -outputlayer d_dsm1;
SELECT -enclose d_dsm1 d_dsc1 -outputlayer d_dsm2;
SELECT -enclose d_dsm1 d_dsc5 -outputlayer d_dsm3;
SELECT -inside d_dsm3 d_dsm2 _EPTMPL262306;
SELECT -inside d_dsm2 d_dsm3 _EPTMPL262307;
AND _EPTMPL262306 _EPTMPL262307 -outputlayer d_dsm4;
SELECT -enclose d_ds44 d_dsm4 -outputlayer d_dsm5;
SELECT -inside d_ds1 d_dsm5 -outputlayer d_dsd2;
SELECT -enclose d_ds44 d_dsd2 -outputlayer d_ds451;
SIZE d_ds1 -by 0.3 -outputlayer d_ds21a;
SELECT -interact pdiff1 d_ds21a _EPTMPL262313;
OR _EPTMPL262313 d_ds1 -outputlayer d_ds22a;
SELECT -inside d_ds22a d_ds21a _EPTMPL262315;
SELECT -inside d_ds21a d_ds22a _EPTMPL262316;
AND _EPTMPL262315 _EPTMPL262316 -outputlayer d_ds23a;
SIZE d_ds23a -by 0.15 -outputlayer d_ds31a;
SIZE d_ds31a -by 0.1 -outputlayer d_ds32a;
SELECT -interact gate d_ds31a -outputlayer d_ds33a;
AND d_ds33a pimp _EPTMPL262321;
OR _EPTMPL262321 d_ds23a -outputlayer d_ds34a;
SELECT -inside d_ds34a d_ds31a _EPTMPL262323;
SELECT -inside d_ds31a d_ds34a _EPTMPL262324;
AND _EPTMPL262323 _EPTMPL262324 -outputlayer d_ds35a;
NOT d_ds33a implt _EPTMPL262326;
OR _EPTMPL262326 d_ds35a -outputlayer d_ds36a;
SELECT -inside d_ds36a d_ds32a _EPTMPL262328;
SELECT -inside d_ds32a d_ds36a _EPTMPL262329;
AND _EPTMPL262328 _EPTMPL262329 -outputlayer d_ds37a;
EDGE_BOOLEAN -coincident_only d_ds37a gate _EPTMPL262331;
EDGE_LENGTH _EPTMPL262331 -eq 2.04 _EPTMPL262332;
EDGE_EXPAND _EPTMPL262332 -outside_by 0.3 -outputlayer d_ds41a;
OR d_ds41a d_ds37a _EPTMPL262334;
SIZE _EPTMPL262334 -by 0.22 -outputlayer d_ds42a;
SELECT -interact poly1 d_ds42a _EPTMPL262336;
OR _EPTMPL262336 d_ds22a -outputlayer d_ds43a;
SELECT -inside d_ds43a d_ds42a _EPTMPL262338;
SELECT -inside d_ds42a d_ds43a _EPTMPL262339;
AND _EPTMPL262338 _EPTMPL262339 _EPTMPL262340;
RECT_CHK _EPTMPL262340 -eq 2.48 -by -ge 4.54 -outputlayer d_ds44a;
SELECT -inside d_ds1 d_ds44a _EPTMPL262342;
AND _EPTMPL262342 cont -outputlayer d_dsc1a;
AND d_ds44a poly1 _EPTMPL262344;
AND _EPTMPL262344 cont -outputlayer d_dsc5a;
AND d_ds44a met1sl -outputlayer d_dsm1a;
SELECT -enclose d_dsm1a d_dsc1a -outputlayer d_dsm2a;
SELECT -enclose d_dsm1a d_dsc5a -outputlayer d_dsm3a;
SELECT -inside d_dsm3a d_dsm2a _EPTMPL262349;
SELECT -inside d_dsm2a d_dsm3a _EPTMPL262350;
AND _EPTMPL262349 _EPTMPL262350 -outputlayer d_dsm4a;
SELECT -enclose d_ds44a d_dsm4a -outputlayer d_dsm5a;
SELECT -inside d_ds1 d_dsm5a -outputlayer d_dsd2a;
SELECT -enclose d_ds44a d_dsd2a -outputlayer d_ds45a;
OR d_ds451 d_ds45a -outputlayer d_ds45;
SELECT -inside d_ds45 hnw -outputlayer d_dsb1;
SIZE d_dsb1 -by 0.53 -outputlayer d_dsb21;
SIZE d_dsb21 -by 0.42 -outputlayer d_dsb31;
NOT d_dsb21 d_ds45 _EPTMPL262359;
AND _EPTMPL262359 diff -outputlayer d_dsb41;
NOT d_dsb31 d_dsb21 _EPTMPL262361;
NOT _EPTMPL262361 ndiff1 -outputlayer d_dsb42;
SELECT -outside d_dsb31 d_dsb41 _EPTMPL262363;
SELECT -outside _EPTMPL262363 d_dsb42 -outputlayer d_dsb43;
SIZE d_dsb1 -by 0.21 -outputlayer d_dsb22;
SIZE d_dsb22 -by 1.06 -outputlayer d_dsb32;
NOT d_dsb22 d_ds45 _EPTMPL262367;
AND _EPTMPL262367 dnc -outputlayer d_dsb44;
NOT d_dsb32 d_dsb22 _EPTMPL262369;
NOT _EPTMPL262369 dnc -outputlayer d_dsb45;
SELECT -outside d_dsb32 d_dsb44 _EPTMPL262371;
SELECT -outside _EPTMPL262371 d_dsb45 -outputlayer d_dsb46;
SELECT -enclose d_dsb21 d_ds45 -eq 1 _EPTMPL262373;
SELECT -enclose d_dsb43 _EPTMPL262373 _EPTMPL262374;
SELECT -enclose d_dsb46 _EPTMPL262374 -outputlayer d_dsb4;
SIZE d_dsb4 -by 2.68 _EPTMPL262376;
SELECT -inside _EPTMPL262376 hnw -outputlayer d_dsb5;
SELECT -inside d_dsb32 d_dsb5 _EPTMPL262378;
SELECT -inside _EPTMPL262378 mv -outputlayer d_dsb6;
SELECT -enclose d_dsb5 d_dsb6 -outputlayer d_dsb7;
SELECT -inside d_dsd2 d_dsb7 -outputlayer d_dsb;
SELECT -inside d_dsd2a d_dsb7 -outputlayer d_dsba;
OR d_dsb d_dsba -outputlayer d_dsdf;
AND d_dsdf cont -outputlayer d_dsc;
SELECT -enclose d_ds45 d_dsdf _EPTMPL262385;
AND _EPTMPL262385 gate -outputlayer d_dsg;
SELECT -enclose d_ds45 d_dsdf _EPTMPL262387;
SIZE _EPTMPL262387 -by 0.74 -outputlayer d_dsbw;
AND catdop diff -outputlayer catdiff;
AND catdiff ndiff1 -outputlayer catdfct;
SELECT -enclose catdop diff _EPTMPL262391;
SELECT -outside _EPTMPL262391 alwell -outputlayer dphoc_11;
SELECT -outside dphoc_11 aml -outputlayer dphoc_1;
SELECT -enclose dphoc_11 aml -eq 1 -outputlayer davl_a11;
AND davl_a11 catdiff -outputlayer davl_a12;
AND davl_a12 sblk -outputlayer davl_a13;
NOT davl_a13 gate -outputlayer davl_a1;
SELECT -label "davl_a1" -textname "dspada" -textlayer iddtxt -outputlayer dspada;
SELECT -label "davl_a1" -textname "dspada0" -textlayer iddtxt -outputlayer dspada0;
OR dspada dspada0 -outputlayer dspad_a1;
SELECT -outside davl_a1 dspad_a1 -outputlayer davl_b1;
SELECT -label "davl_b1" -textname "dspb" -textlayer iddtxt -outputlayer dspb_1;
SELECT -label "davl_b1" -textname "dspb0" -textlayer iddtxt -outputlayer dspb0_1;
BBOX dspb_1 -outputlayer dspb_2;
BBOX dspb0_1 -outputlayer dspb0_2;
SIZE dspb_2 -by 3.115 -outputlayer dspb;
SIZE dspb0_2 -by 3.115 -outputlayer dspb0;
OR dspb dspb0 -outputlayer dspad_b1;
SELECT -outside davl_b1 dspad_b1 -outputlayer davl_a2;
SELECT -label "davl_a2" -textname "dapda" -textlayer iddtxt -outputlayer dapda;
SELECT -label "davl_a2" -textname "dapda0" -textlayer iddtxt -outputlayer dapda0;
OR dapda dapda0 -outputlayer dapd_a1;
SELECT -outside davl_a2 dapd_a1 -outputlayer davl_b2;
SELECT -label "davl_b2" -textname "dapb" -textlayer iddtxt -outputlayer dapb_1;
SELECT -label "davl_b2" -textname "dapb0" -textlayer iddtxt -outputlayer dapb0_1;
BBOX dapb_1 -outputlayer dapb_2;
BBOX dapb0_1 -outputlayer dapb0_2;
SIZE dapb_2 -by 3.115 -outputlayer dapb;
SIZE dapb0_2 -by 3.115 -outputlayer dapb0;
OR dapb dapb0 -outputlayer dapd_b1;
OR dapda dapda0 dspada dspada0 -outputlayer davla_al;
OR dapb dapb0 dspb dspb0 -outputlayer davlb_al;
AND davlb_al ndiff1 -outputlayer davl_c2;
NOT catdiff ndiff1 -outputlayer catm1ct1;
AND catm1ct1 davlb_al -outputlayer catm1ct2;
AND catm1ct2 cont -outputlayer catm1ct;
OR davla_al davlb_al -outputlayer davl_all;
BBOX davla_al -outputlayer davla_ext;
SIZE davla_ext -by 0.705 -outputlayer davla_ex1;
SIZE davla_ex1 -by 0.185 -outputlayer davla_ex2;
SIZE davla_ext -by 6.075 -outputlayer davla_e31;
SELECT -interact davla_ext dapd_a1 -outputlayer davla_e32;
SIZE davla_e32 -by 7.03 _EPTMPL262433;
OR davla_e31 _EPTMPL262433 -outputlayer davla_ex3;
SIZE davla_e31 -by -0.98 -outputlayer davla_mv1;
INTE davla_mv1 -lt 5.66 -abut -eq 90 -output region -outputlayer davla_mv2;
NOT davla_mv1 davla_mv2 -outputlayer davla_mv;
SIZE davlb_al -by -1.675 -outputlayer davlb_ex1;
SIZE davlb_ex1 -by 0.195 -outputlayer davlb_ex2;
SIZE davlb_al -by 0.655 -outputlayer davlb_e31;
SIZE dapd_b1 -by 1.615 _EPTMPL262441;
OR davlb_e31 _EPTMPL262441 -outputlayer davlb_ex3;
INTE davlb_al -lt 4.58 -abut -eq 90 -output region -outputlayer davlb_ex4;
SIZE davlb_ex4 -by 0.32 -outputlayer davlb_ex5;
SIZE davlb_al -by -3.115 -outputlayer davlb_uv1;
INTE davlb_uv1 -lt 2.42 -abut -eq 90 -output region -outputlayer davlb_uv2;
NOT davlb_uv1 davlb_uv2 -outputlayer davlb_uv;
SIZE davlb_e31 -by -0.98 -outputlayer davlb_mv1;
INTE davlb_mv1 -lt 4.07 -abut -eq 90 -output region -outputlayer davlb_mv2;
NOT davlb_mv1 davlb_mv2 -outputlayer davlb_mv;
AND davl_all catdiff -outputlayer davl_cdf;
AND davla_al catdiff -outputlayer davla_cdf;
AND davlb_al catdiff -outputlayer davlb_cdf;
NOT davlb_ex1 davlb_ex4 _EPTMPL262454;
OR davla_ex1 _EPTMPL262454 -outputlayer davl_ex1;
OR davla_ex2 davlb_ex2 -outputlayer davl_ex2;
OR davla_e31 davlb_e31 -outputlayer davl_e31;
OR davla_ex3 davlb_ex3 -outputlayer davl_ex3;
OR davla_mv davlb_mv -outputlayer davl_mv;
NOT cont davl_ex1 -outputlayer cnt_napd;
AND anodop diff -outputlayer anodiff;
AND anodiff pdiff1 -outputlayer anodfct;
SELECT -enclose nwell anodop _EPTMPL262463;
SELECT -outside _EPTMPL262463 dnw_al1 -outputlayer dphod_1;
OR dphoc_1 dphod_1 -outputlayer dpho_uv1;
OR dpho_uv1 davl_ex1 -outputlayer dpho_exg;
NOT gate dpho_exg -outputlayer gate01;
NOT gate01 d_dsg -outputlayer gate0;
AND uln gate0 -outputlayer gate_uln;
AND bnimp ndif _EPTMPL262470;
AND _EPTMPL262470 gate0 -outputlayer ng_cpod;
NOT ng_cpod hvgox -outputlayer cpod_a1;
NOT cpod_a1 mv -outputlayer cpod;
AND ng_cpod hvgox -outputlayer cpodhv;
OR cpod cpodhv -outputlayer cpod_all;
NOT gate0 ng_cpod -outputlayer gate02;
NOT gate02 gate_uln -outputlayer gate03;
NOT gate03 hvgox -outputlayer gate11;
SELECT -cut gate11 anwelft -outputlayer gate1c;
NOT gate11 gate1c -outputlayer gate1;
AND gate03 hvgox -outputlayer gate2;
AND gate1 nwell -outputlayer pgate1;
AND pgate1 pimp -outputlayer pgate21;
NOT pgate21 svt -outputlayer pgate2;
AND pgate1 nimp _EPTMPL262485;
OR lndev svt _EPTMPL262486;
OR lvt _EPTMPL262486 _EPTMPL262487;
NOT _EPTMPL262485 _EPTMPL262487 -outputlayer mosvc1;
AND mosvc1 nwtrm1 -outputlayer mosvc2;
AND mosvc2 mv -outputlayer mosvcm;
NOT mosvc2 mv -outputlayer mosvc;
NOT gate1 anwelft -outputlayer ngate11;
AND ngate11 nimp -outputlayer ngate1;
AND ngate1 pwblk_pur -outputlayer nngate1;
AND nngate1 mv -outputlayer nnm;
AND ngate11 pimp _EPTMPL262496;
OR lndev svt _EPTMPL262497;
OR lvt _EPTMPL262497 _EPTMPL262498;
NOT _EPTMPL262496 _EPTMPL262498 -outputlayer mosvci1;
AND mosvci1 pwiso -outputlayer mosvci2;
NOT mosvci2 mv -outputlayer mosvci3;
SELECT -inside mosvci3 dnwell -outputlayer mosvci;
SELECT -outside mosvci3 mosvci -outputlayer mosvci_m;
AND mosvci2 mv -outputlayer mosvci4;
SELECT -inside mosvci4 dnwell -outputlayer mosvcim;
SELECT -outside mosvci4 mosvcim -outputlayer mosvcim_m;
NOT ngate1 nngate1 -outputlayer ngate21;
NOT ngate21 svt -outputlayer ngate2;
AND ngate2 depl -outputlayer ndgate;
AND ndgate dnw_all -outputlayer ndmi_a;
SELECT -label "ndmi_a" -textname "6T" -textlayer id_txt -outputlayer ndmi_6a;
SELECT -inside ndmi_6a dnwell -outputlayer ndmi_6;
SELECT -outside ndmi_6a ndmi_6 -outputlayer ndmi_m_6;
NOT ndmi_a ndmi_6a -outputlayer ndmi;
NOT ndgate dnw_all -outputlayer ndm;
AND ngate2 sci -outputlayer ndsgate;
AND ndsgate mv -outputlayer ndsmi;
SELECT -label "devmark" -textname "ndsiP" -textlayer devlbl -outputlayer ndsiP;
SELECT -interact ndsmi ndsiP -outputlayer ndsmiP;
NOT ndsmi ndsmiP -outputlayer ndsmiE;
NOT ngate2 apwell -outputlayer ngate3;
NOT ngate3 mv -outputlayer ne_a;
NOT ne_a lvt -outputlayer ne;
AND ne_a lvt -outputlayer nel;
AND ngate3 mv -outputlayer nem;
AND ngate2 pwiso -outputlayer ngate4;
NOT ngate4 mv -outputlayer nei_a1;
NOT nei_a1 lvt -outputlayer nei_a;
AND nei_a1 lvt -outputlayer neli_a;
AND ngate4 mv -outputlayer nemi_a;
SELECT -label "nei_a" -textname "6T" -textlayer id_txt -outputlayer nei_6a;
SELECT -label "neli_a" -textname "6T" -textlayer id_txt -outputlayer neli_6a;
SELECT -label "nemi_a" -textname "6T" -textlayer id_txt -outputlayer nemi_6a;
SELECT -inside nei_6a dnwell -outputlayer nei_6;
SELECT -outside nei_6a nei_6 -outputlayer nei_m_6;
SELECT -inside neli_6a dnwell -outputlayer neli_6;
SELECT -outside neli_6a neli_6 -outputlayer neli_m_6;
SELECT -inside nemi_6a dnwell -outputlayer nemi_6;
SELECT -outside nemi_6a nemi_6 -outputlayer nemi_m_6;
NOT nei_a nei_6a -outputlayer nei;
NOT neli_a neli_6a -outputlayer neli;
NOT nemi_a nemi_6a -outputlayer nemi;
AND ngate21 svt -outputlayer ngate7;
NOT ngate7 apwell -outputlayer nesvt;
AND ngate7 pwiso -outputlayer nesi_a;
SELECT -label "nesi_a" -textname "6T" -textlayer id_txt -outputlayer nesi_6a;
SELECT -inside nesi_6a dnwell -outputlayer nesvti_6;
SELECT -outside nesi_6a nesvti_6 -outputlayer nesvti_m_6;
NOT nesi_a nesi_6a -outputlayer nesvti;
NOT gate_uln anwelft -outputlayer ng_uln1;
AND ng_uln1 nimp -outputlayer ng_uln2;
NOT ng_uln2 lndev _EPTMPL262552;
NOT _EPTMPL262552 pwblk -outputlayer ng_uln3;
SELECT -outside ng_uln3 apwell -outputlayer ngate5;
NOT ngate5 mv -outputlayer nelna;
AND ngate5 mv -outputlayer nemlna;
AND ng_uln3 pwiso -outputlayer ngate6;
NOT ngate6 mv -outputlayer nelnai_a;
AND ngate6 mv -outputlayer nemlnai_a;
SELECT -label "nelnai_a" -textname "6T" -textlayer id_txt -outputlayer nelnai_6a;
SELECT -label "nemlnai_a" -textname "6T" -textlayer id_txt -outputlayer nemlnai_6a;
SELECT -inside nelnai_6a dnwell -outputlayer nelnai_6;
SELECT -outside nelnai_6a nelnai_6 -outputlayer nelnai_m_6;
SELECT -inside nemlnai_6a dnwell -outputlayer nemlnai_6;
SELECT -outside nemlnai_6a nemlnai_6 -outputlayer nemlnai_m_6;
NOT nelnai_a nelnai_6a -outputlayer nelnai;
NOT nemlnai_a nemlnai_6a -outputlayer nemlnai;
OR nei_6a nemi_6a _EPTMPL262568;
OR neli_6a ndmi_6a _EPTMPL262569;
OR _EPTMPL262568 _EPTMPL262569 _EPTMPL262570;
OR nelnai_6a nemlnai_6a _EPTMPL262571;
OR mosvci2 _EPTMPL262571 _EPTMPL262572;
OR _EPTMPL262570 _EPTMPL262572 -outputlayer ngi_6t1;
OR ngi_6t1 nesi_6a -outputlayer ngi_6t;
NOT pgate2 dnw_all -outputlayer pgate3;
NOT pgate3 mv -outputlayer pe_a1;
NOT pe_a1 lvt -outputlayer pe_a;
AND pe_a1 lvt -outputlayer pel_a;
AND pgate3 mv -outputlayer pem_a1;
NOT pem_a1 lndev -outputlayer pem_a;
AND pem_a1 lndev -outputlayer pemln_a;
AND pgate2 dnw_all -outputlayer pgate4;
NOT pgate4 mv -outputlayer pei_a1;
NOT pei_a1 lvt -outputlayer pei_a;
AND pei_a1 lvt -outputlayer peli_a;
AND pgate4 mv -outputlayer pemi_a1;
NOT pemi_a1 lndev -outputlayer pemi_a;
AND pemi_a1 lndev -outputlayer pemlni_a;
SELECT -label "pe_a" -textname "5T" -textlayer id_txt -outputlayer pe_5;
SELECT -label "pel_a" -textname "5T" -textlayer id_txt -outputlayer pel_5;
SELECT -label "pem_a" -textname "5T" -textlayer id_txt -outputlayer pem_5;
SELECT -label "pemln_a" -textname "5T" -textlayer id_txt -outputlayer pemln_5;
SELECT -label "pei_a" -textname "5T" -textlayer id_txt -outputlayer pei_5a;
SELECT -label "peli_a" -textname "5T" -textlayer id_txt -outputlayer peli_5a;
SELECT -label "pemi_a" -textname "5T" -textlayer id_txt -outputlayer pemi_5a;
SELECT -label "pemlni_a" -textname "5T" -textlayer id_txt -outputlayer pemlni_5a;
SELECT -inside pei_5a dnwell -outputlayer pei_5;
SELECT -outside pei_5a pei_5 -outputlayer pei_m_5;
SELECT -inside peli_5a dnwell -outputlayer peli_5;
SELECT -outside peli_5a peli_5 -outputlayer peli_m_5;
SELECT -inside pemi_5a dnwell -outputlayer pemi_5;
SELECT -outside pemi_5a pemi_5 -outputlayer pemi_m_5;
SELECT -inside pemlni_5a dnwell -outputlayer pemlni_5;
SELECT -outside pemlni_5a pemlni_5 -outputlayer pemlni_m_5;
NOT pe_a pe_5 -outputlayer pe;
NOT pel_a pel_5 -outputlayer pel;
NOT pem_a pem_5 -outputlayer pem;
NOT pemln_a pemln_5 -outputlayer pemln;
NOT pei_a pei_5a -outputlayer pei;
NOT peli_a peli_5a -outputlayer peli;
NOT pemi_a pemi_5a -outputlayer pemi;
NOT pemlni_a pemlni_5a -outputlayer pemlni;
AND gate_uln nwell -outputlayer pg_uln1;
AND pg_uln1 pimp -outputlayer pg_uln2;
NOT pg_uln2 lndev -outputlayer pg_uln3;
NOT pg_uln3 dnw_all -outputlayer pgate5;
NOT pgate5 mv -outputlayer pelna_a;
AND pgate5 mv -outputlayer pemlna_a;
AND pg_uln3 dnw_all -outputlayer pgate6;
NOT pgate6 mv -outputlayer pelnai_a;
AND pgate6 mv -outputlayer pemlnai_a;
SELECT -label "pelna_a" -textname "5T" -textlayer id_txt -outputlayer pelna_5;
SELECT -label "pemlna_a" -textname "5T" -textlayer id_txt -outputlayer pemlna_5;
SELECT -label "pelnai_a" -textname "5T" -textlayer id_txt -outputlayer pelnai_5a;
SELECT -label "pemlnai_a" -textname "5T" -textlayer id_txt -outputlayer pemlnai_5a;
SELECT -inside pelnai_5a dnwell -outputlayer pelnai_5;
SELECT -outside pelnai_5a pelnai_5 -outputlayer pelnai_m_5;
SELECT -inside pemlnai_5a dnwell -outputlayer pemlnai_5;
SELECT -outside pemlnai_5a pemlnai_5 -outputlayer pemlnai_m_5;
NOT pelna_a pelna_5 -outputlayer pelna;
NOT pemlna_a pemlna_5 -outputlayer pemlna;
NOT pelnai_a pelnai_5a -outputlayer pelnai;
NOT pemlnai_a pemlnai_5a -outputlayer pemlnai;
AND pgate21 svt -outputlayer pgate7;
NOT pgate7 dnw_all -outputlayer pes_a;
SELECT -label "pes_a" -textname "5T" -textlayer id_txt -outputlayer pesvt_5;
NOT pes_a pesvt_5 -outputlayer pesvt;
AND pgate7 dnw_all -outputlayer pesi_a;
SELECT -label "pesi_a" -textname "5T" -textlayer id_txt -outputlayer pesi_5a;
SELECT -inside pesi_5a dnwell -outputlayer pesvti_5;
SELECT -outside pesi_5a pesvti_5 -outputlayer pesvti_m_5;
NOT pesi_a pesi_5a -outputlayer pesvti;
OR pe_5 pei_5a _EPTMPL262643;
OR pem_5 pemi_5a _EPTMPL262644;
OR _EPTMPL262643 _EPTMPL262644 _EPTMPL262645;
OR pel_5 peli_5a _EPTMPL262646;
OR pemln_5 pemlni_5a _EPTMPL262647;
OR _EPTMPL262646 _EPTMPL262647 _EPTMPL262648;
OR _EPTMPL262645 _EPTMPL262648 -outputlayer pgi_5t_1;
OR pelna_5 pelnai_5a _EPTMPL262650;
OR pemlna_5 pemlnai_5a _EPTMPL262651;
OR pesvt_5 pesi_5a _EPTMPL262652;
OR _EPTMPL262651 _EPTMPL262652 _EPTMPL262653;
OR _EPTMPL262650 _EPTMPL262653 -outputlayer pgi_5t_2;
OR pgi_5t_1 pgi_5t_2 -outputlayer pgi_5t;
AND gate2 pimp -outputlayer phgate1;
AND phgate1 dnwell -outputlayer phgate2;
SELECT -cut phgate2 hvnwell -eq 1 -outputlayer phgate3;
SELECT -cut phgate3 hvpwell -eq 2 -outputlayer pmma;
SELECT -label "pmma" -textname "bjt" -textlayer id_txt -outputlayer pmma_b;
NOT pmma pmma_b -outputlayer pmma_d;
AND phgate1 hnw -outputlayer phgate4;
SELECT -inside phgate4 hvnwell -outputlayer pma1;
SELECT -inside pma1 ndf -outputlayer pma;
SELECT -label "pma" -textname "bjt" -textlayer id_txt -outputlayer pma_b;
NOT pma pma_b -outputlayer pma_d;
SELECT -inside phgate1 hvnwell _EPTMPL262667;
SELECT -inside _EPTMPL262667 dnw_all -outputlayer pmb;
SELECT -cut phgate4 ndf -eq 1 _EPTMPL262669;
SELECT -cut _EPTMPL262669 hvnwell -eq 1 -outputlayer phgate5;
SELECT -cut phgate5 pdf -eq 1 -outputlayer phgate51;
SELECT -label "phgate51" -textname "phv" -textlayer id_txt -outputlayer phv;
NOT phgate51 phv -outputlayer pmc;
SELECT -label "phv" -textname "bjt" -textlayer id_txt -outputlayer phv_b;
NOT phv phv_b -outputlayer phv_d;
SELECT -label "pmc" -textname "bjt" -textlayer id_txt -outputlayer pmc_b;
NOT pmc pmc_b -outputlayer pmc_d;
SELECT -cut phgate5 pdf -eq 2 -outputlayer phgate52;
SELECT -label "phgate52" -textname "phhv" -textlayer id_txt -outputlayer phhv;
NOT phgate52 phhv -outputlayer pmmc;
SELECT -label "phhv" -textname "bjt" -textlayer id_txt -outputlayer phhv_b;
NOT phhv phhv_b -outputlayer phhv_d;
SELECT -label "pmmc" -textname "bjt" -textlayer id_txt -outputlayer pmmc_b;
NOT pmmc pmmc_b -outputlayer pmmc_d;
OR phv phhv -outputlayer phv_a;
OR pmc pmmc -outputlayer pmc_a;
OR pmc_b pmmc_b _EPTMPL262687;
OR phv_b phhv_b _EPTMPL262688;
OR _EPTMPL262687 _EPTMPL262688 -outputlayer p_bjt;
SELECT -interact pdf p_bjt -outputlayer pdf_b;
NOT pdf_b p_bjt -outputlayer p_bjtx;
SELECT -interact hvpwtrm pmma -outputlayer pmma_hvp;
NOT pmma_hvp pmma -outputlayer pmma_hvx;
SELECT -cut phgate3 pdd -eq 1 -outputlayer pedx0;
AND gate2 nimp -outputlayer nhgate1;
SELECT -cut nhgate1 hvpwell -eq 1 -outputlayer nhgate2;
NOT nhgate2 dnw_all -outputlayer nhgate3;
AND nhgate2 dnwell -outputlayer nhgate4;
SELECT -cut nhgate3 hvnwell -eq 2 -outputlayer nmma;
SELECT -label "nmma" -textname "bjt" -textlayer id_txt -outputlayer nmma_b;
NOT nmma nmma_b -outputlayer nmma_d;
SELECT -inside nhgate1 hvpwell -outputlayer nhgate5;
SELECT -outside nhgate5 anwell -outputlayer nma;
SELECT -label "nma" -textname "bjt" -textlayer id_txt -outputlayer nma_b;
NOT nma nma_b -outputlayer nma_d;
SELECT -cut nhgate3 ndf -eq 1 _EPTMPL262706;
NOT _EPTMPL262706 ndf -outputlayer nhgate61;
SELECT -inside nhgate61 hvpwell _EPTMPL262708;
SELECT -enclose nhgate3 _EPTMPL262708 -eq 1 -outputlayer nmc;
SELECT -label "nmc" -textname "bjt" -textlayer id_txt -outputlayer nmc_b;
NOT nmc nmc_b -outputlayer nmc_d;
NOT nhgate61 nmc _EPTMPL262712;
SELECT -enclose nhgate3 _EPTMPL262712 -eq 1 -outputlayer nhv1;
AND nhv1 hvdepl -outputlayer nhvd;
NOT nhv1 nhvd -outputlayer nhv;
SELECT -label "nhvd" -textname "bjt" -textlayer id_txt -outputlayer nhvd_b;
NOT nhvd nhvd_b -outputlayer nhvd_d;
SELECT -label "nhv" -textname "bjt" -textlayer id_txt -outputlayer nhv_b;
NOT nhv nhv_b -outputlayer nhv_d;
SELECT -cut nhgate3 ndf -eq 2 _EPTMPL262720;
NOT _EPTMPL262720 ndf -outputlayer nhgate62;
SELECT -inside nhgate62 hvpwell _EPTMPL262722;
SELECT -enclose nhgate3 _EPTMPL262722 -eq 1 -outputlayer nmmc;
SELECT -label "nmmc" -textname "bjt" -textlayer id_txt -outputlayer nmmc_b;
NOT nmmc nmmc_b -outputlayer nmmc_d;
NOT nhgate62 nmmc _EPTMPL262726;
SELECT -enclose nhgate3 _EPTMPL262726 -eq 1 -outputlayer nhgate72;
SELECT -label "nhgate72" -textname "nmmd" -textlayer id_txt -outputlayer nmmd;
SELECT -label "nmmd" -textname "bjt" -textlayer id_txt -outputlayer nmmd_b;
NOT nmmd nmmd_b -outputlayer nmmd_d;
NOT nhgate72 nmmd -outputlayer nhhv1;
AND nhhv1 hvdepl -outputlayer nhhvd;
NOT nhhv1 nhhvd -outputlayer nhhv;
SELECT -label "nhhvd" -textname "bjt" -textlayer id_txt -outputlayer nhhvd_b;
NOT nhhvd nhhvd_b -outputlayer nhhvd_d;
SELECT -label "nhhv" -textname "bjt" -textlayer id_txt -outputlayer nhhv_b;
NOT nhhv nhhv_b -outputlayer nhhv_d;
OR nhv1 nhhv1 -outputlayer nhv_a;
OR nmc nmmc -outputlayer nmc_a;
SELECT -interact hvnwtrm nmma -outputlayer nmma_hvn;
NOT nmma_hvn nmma -outputlayer nmma_hvx;
OR nmc_b nmmc_b _EPTMPL262742;
OR _EPTMPL262742 nmmd_b _EPTMPL262743;
OR nhv_b nhhv_b _EPTMPL262744;
OR nhvd_b nhhvd_b _EPTMPL262745;
OR _EPTMPL262744 _EPTMPL262745 _EPTMPL262746;
OR _EPTMPL262743 _EPTMPL262746 -outputlayer n_bjt;
SELECT -interact ndftrm n_bjt -outputlayer ndf_b;
NOT ndf_b n_bjt -outputlayer n_bjtx;
SELECT -cut nhgate4 pdd -eq 1 -outputlayer nedi1;
EDGE_BOOLEAN -coincident_only ndiff1 nedi1 _EPTMPL262751;
EDGE_EXPAND _EPTMPL262751 -outside_by 1.3 -outputlayer nedi3a;
EDGE_BOOLEAN -coincident_only ndiff1 nedi1 _EPTMPL262753;
EDGE_EXPAND _EPTMPL262753 -outside_by 1.4 -outputlayer nedi3b;
EDGE_BOOLEAN -coincident_only pdd nedi3b _EPTMPL262755;
EDGE_EXPAND _EPTMPL262755 -outside_by 0.1 -outputlayer nedi3c;
EDGE_BOOLEAN -coincident_only pdd nedi3b _EPTMPL262757;
EDGE_EXPAND _EPTMPL262757 -inside_by 1.2 _EPTMPL262758;
SELECT -outside _EPTMPL262758 diff -outputlayer nedi3f;
EDGE_BOOLEAN -coincident_only pdd nedi3f _EPTMPL262760;
EDGE_EXPAND _EPTMPL262760 -outside_by 0.1 -outputlayer nedi3g;
EDGE_BOOLEAN -coincident_only ndiff1 nedi3g _EPTMPL262762;
EDGE_EXPAND _EPTMPL262762 -outside_by 1.3 -outputlayer nedi3h;
EDGE_BOOLEAN -coincident_only pdd nedi3h _EPTMPL262764;
EDGE_EXPAND _EPTMPL262764 -outside_by 0.1 -outputlayer nedi3i;
AND nedi3c nedi3i _EPTMPL262766;
EDGE_BOOLEAN -coincident_only _EPTMPL262766 nedi1 _EPTMPL262767;
EDGE_EXPAND _EPTMPL262767 -outside_by 1.3 -outputlayer nedi3d;
SELECT -enclose nedi3d nedi3a _EPTMPL262769;
SELECT -enclose nedi3a nedi3d _EPTMPL262770;
AND _EPTMPL262769 _EPTMPL262770 -outputlayer nedi3e;
AND nedi3e hvpwell -outputlayer nedi0;
EDGE_BOOLEAN -coincident_only ndiff1 nedi1 _EPTMPL262773;
EDGE_EXPAND _EPTMPL262773 -outside_by 1.9 -outputlayer nedi5a;
EDGE_BOOLEAN -coincident_only ndiff1 nedi1 _EPTMPL262775;
EDGE_EXPAND _EPTMPL262775 -outside_by 2 -outputlayer nedi5b;
EDGE_BOOLEAN -coincident_only pdd nedi5b _EPTMPL262777;
EDGE_EXPAND _EPTMPL262777 -outside_by 0.1 -outputlayer nedi5c;
EDGE_BOOLEAN -coincident_only pdd nedi5b _EPTMPL262779;
EDGE_EXPAND _EPTMPL262779 -inside_by 2.3 _EPTMPL262780;
SELECT -outside _EPTMPL262780 diff -outputlayer nedi5f;
EDGE_BOOLEAN -coincident_only pdd nedi5f _EPTMPL262782;
EDGE_EXPAND _EPTMPL262782 -outside_by 0.1 -outputlayer nedi5g;
EDGE_BOOLEAN -coincident_only nedi5g diff1 _EPTMPL262784;
EDGE_EXPAND _EPTMPL262784 -outside_by 0.46 _EPTMPL262785;
SELECT -outside _EPTMPL262785 implt -outputlayer w1nw_e1;
EDGE_BOOLEAN -coincident_only w1nw_e1 nwell _EPTMPL262787;
EDGE_EXPAND _EPTMPL262787 -outside_by 0.62 _EPTMPL262788;
SELECT -inside _EPTMPL262788 nimp -outputlayer w1nw_ex;
EDGE_BOOLEAN -coincident_only w1nw_ex nwell _EPTMPL262790;
EDGE_EXPAND _EPTMPL262790 -outside_by 0.56 -outputlayer nedi5h1;
EDGE_BOOLEAN -coincident_only nedi5h1 pdd _EPTMPL262792;
EDGE_EXPAND _EPTMPL262792 -outside_by 2.3 -outputlayer nedi5h;
EDGE_BOOLEAN -coincident_only pdd nedi5h _EPTMPL262794;
EDGE_EXPAND _EPTMPL262794 -outside_by 0.1 -outputlayer nedi5i;
AND nedi5c nedi5i _EPTMPL262796;
EDGE_BOOLEAN -coincident_only _EPTMPL262796 nedi1 _EPTMPL262797;
EDGE_EXPAND _EPTMPL262797 -outside_by 1.9 -outputlayer nedi5d;
SELECT -enclose nedi5d nedi5a _EPTMPL262799;
SELECT -enclose nedi5a nedi5d _EPTMPL262800;
AND _EPTMPL262799 _EPTMPL262800 -outputlayer nedi5e;
AND nedi5e hvpwell -outputlayer nedia0;
OR nedi0 nedia0 -outputlayer nedi_al;
RECT_CHK ndiff1 -eq 0.54 -by -ge 5 _EPTMPL262804;
EDGE_BOOLEAN -coincident_only nedi_al _EPTMPL262804 _EPTMPL262805;
EDGE_EXPAND _EPTMPL262805 -outside_by 0.54 -outputlayer nedi4a;
EDGE_BOOLEAN -coincident_only nedi4a pdiff1 _EPTMPL262807;
EDGE_EXPAND _EPTMPL262807 -outside_by 0.24 -outputlayer nedi4b;
AND nedi4b pdiff1 _EPTMPL262809;
RECT_CHK _EPTMPL262809 -eq 0.48 -by -ge 5 -outputlayer nedi4c;
OR nedi4a nedi4c _EPTMPL262811;
RECT_CHK _EPTMPL262811 -eq 1.56 -by -ge 5 -outputlayer nedi4d;
EDGE_BOOLEAN -coincident_only nedi4d nedi0 _EPTMPL262813;
EDGE_EXPAND _EPTMPL262813 -outside_by 2.7 -outputlayer nedi111;
OR nedi111 nedi4d -outputlayer nedi112;
SELECT -enclose dntap_h nedi112 -eq 1 -outputlayer nedi113;
NOT nedi113 nedi112 -outputlayer nedi114;
SELECT -enclose nedi113 nedi114 -eq 2 _EPTMPL262818;
SELECT -inside nedi114 _EPTMPL262818 -outputlayer nedi115;
AREA nedi115 -eq 31.5359 -outputlayer nedi121;
AND nedi121 diff -outputlayer nedi1221;
AREA nedi1221 -eq 9.2801 -outputlayer nedi1222;
SELECT -enclose nedi121 nedi1221 -eq 1 _EPTMPL262823;
SELECT -enclose _EPTMPL262823 nedi1222 -eq 1 -outputlayer nedi122;
AND nedi122 pdiff1 -outputlayer nedi1231;
AREA nedi1231 -eq 3.0221 -outputlayer nedi1232;
SELECT -enclose nedi122 nedi1231 -eq 1 _EPTMPL262827;
SELECT -enclose _EPTMPL262827 nedi1232 -eq 1 -outputlayer nedi123;
AND nedi123 hvpwell -outputlayer nedi1241;
AREA nedi1241 -eq 5.043 -outputlayer nedi1242;
SELECT -enclose nedi123 nedi1241 -eq 1 _EPTMPL262831;
SELECT -enclose _EPTMPL262831 nedi1242 -eq 1 -outputlayer nedi124;
AND nedi124 pdd -outputlayer nedi1251;
AREA nedi1251 -eq 18.1683 -outputlayer nedi1252;
SELECT -enclose nedi124 nedi1251 -eq 1 _EPTMPL262835;
SELECT -enclose _EPTMPL262835 nedi1252 -eq 1 -outputlayer nedi125;
AND nedi125 poly1 -outputlayer nedi1261;
AREA nedi1261 -eq 8.5976 -outputlayer nedi1262;
SELECT -enclose nedi125 nedi1261 -eq 1 _EPTMPL262839;
SELECT -enclose _EPTMPL262839 nedi1262 -eq 1 -outputlayer nedi126;
SELECT -enclose nedi113 nedi126 -eq 2 -outputlayer nedi131;
SIZE nedi131 -by -0.1 -outputlayer nedi1321;
NOT nedi131 nedi1321 _EPTMPL262843;
AND _EPTMPL262843 pdd -outputlayer nedi1322;
WITH_WIDTH nedi1322 -ge 0.005 -outputlayer nedi1323;
SELECT -outside nedi131 nedi1323 -outputlayer nedi132;
SELECT -interact dntap nedi132 -outputlayer nedi1331;
OR nedi1331 nedi132 -outputlayer nedi133;
SIZE nedi133 -by 0.24 -outputlayer nedi134;
SIZE nedi134 -by 1 -outputlayer nedi135;
NOT nedi134 nedi133 _EPTMPL262851;
AND _EPTMPL262851 pdd -outputlayer nedi1351;
NOT nedi135 nedi134 _EPTMPL262853;
NOT _EPTMPL262853 pdd -outputlayer nedi1352;
WITH_WIDTH nedi1352 -ge 0.005 -outputlayer nedi1353;
SELECT -outside nedi135 nedi1351 _EPTMPL262856;
SELECT -outside _EPTMPL262856 nedi1353 -outputlayer nedi1354;
SELECT -interact pdd nedi1354 _EPTMPL262858;
OR nedi1354 _EPTMPL262858 -outputlayer nedi1411;
SIZE nedi1411 -by 2.9 -outputlayer nedi1412;
NOT nedi1412 dnwell -outputlayer nedi1413;
SELECT -outside nedi1412 nedi1413 -outputlayer nedi141;
SELECT -outside nedi141 nwell _EPTMPL262863;
SELECT -outside _EPTMPL262863 pwiso -outputlayer nedi142;
SELECT -inside nedi1 nedi142 -outputlayer nedi1431;
HOLES -inner -empty nedi1431 _EPTMPL262866;
OR _EPTMPL262866 nedi1431 -outputlayer nedi143;
AND nedi142 hvpwell _EPTMPL262868;
NOT _EPTMPL262868 nedi143 _EPTMPL262869;
SELECT -outside nedi142 _EPTMPL262869 -outputlayer nedi144;
EDGE_BOOLEAN -coincident_only nedi4d nedi0 _EPTMPL262871;
EDGE_EXPAND _EPTMPL262871 -outside_by 1.52 -outputlayer nedi127;
OR nedi1262 nedi127 _EPTMPL262873;
AND nedi131 _EPTMPL262873 -outputlayer nedi128;
AND nedi144 poly1 _EPTMPL262875;
NOT _EPTMPL262875 nedi128 _EPTMPL262876;
SELECT -outside nedi144 _EPTMPL262876 -outputlayer nedi145;
AND nedi145 diff _EPTMPL262878;
NOT _EPTMPL262878 nedi1331 _EPTMPL262879;
NOT _EPTMPL262879 nedi143 _EPTMPL262880;
SELECT -outside nedi145 _EPTMPL262880 -outputlayer nedi146;
SELECT -outside nedi146 sblk _EPTMPL262882;
OR depl sci _EPTMPL262883;
SELECT -outside _EPTMPL262882 _EPTMPL262883 -outputlayer nedi147;
SELECT -outside nedi147 hvnwell -outputlayer nedi148;
SELECT -inside nedi1 nedi131 _EPTMPL262886;
SELECT -inside _EPTMPL262886 nedi148 _EPTMPL262887;
SELECT -enclose gate2 _EPTMPL262887 -eq 1 -outputlayer nedi2;
AND nedi2 nedi0 -outputlayer nedi;
SELECT -label "nedi2" -textname "bjt" -textlayer id_txt -outputlayer nedi2_b;
NOT nedi2 nedi2_b -outputlayer nedi2_d;
EDGE_BOOLEAN -coincident_only nedi4d nedi1 _EPTMPL262892;
EDGE_EXPAND _EPTMPL262892 -outside_by 4.4 -outputlayer nedia11;
OR nedia11 nedi4d -outputlayer nedia12;
SELECT -enclose dntap_h nedia12 -eq 1 -outputlayer nedia131;
AND nedia131 b1_df1 -outputlayer nedia132;
HOLES -inner -empty nedia132 _EPTMPL262897;
SELECT -enclose _EPTMPL262897 nedia12 -eq 1 -outputlayer nedia13;
NOT nedia13 nedia12 -outputlayer nedia14;
SELECT -enclose nedia13 nedia14 -eq 2 _EPTMPL262900;
SELECT -inside nedia14 _EPTMPL262900 -outputlayer nedia15;
AREA nedia15 -eq 77.1424 -outputlayer nedia21;
AND nedia21 diff -outputlayer nedia221;
AREA nedia221 -eq 18.6321 -outputlayer nedia222;
SELECT -enclose nedia21 nedia221 -eq 1 _EPTMPL262905;
SELECT -enclose _EPTMPL262905 nedia222 -eq 1 -outputlayer nedia22;
AND nedia22 pdiff1 -outputlayer nedia231;
AREA nedia231 -eq 5.6741 -outputlayer nedia232;
SELECT -enclose nedia22 nedia231 -eq 1 _EPTMPL262909;
SELECT -enclose _EPTMPL262909 nedia232 -eq 1 -outputlayer nedia23;
AND nedia23 hvpwell -outputlayer nedia241;
AREA nedia241 -eq 11.945 -outputlayer nedia242;
SELECT -enclose nedia23 nedia241 -eq 1 _EPTMPL262913;
SELECT -enclose _EPTMPL262913 nedia242 -eq 1 -outputlayer nedia24;
AND nedia24 pdd -outputlayer nedia251;
AREA nedia251 -eq 53.1732 -outputlayer nedia252;
SELECT -enclose nedia24 nedia251 -eq 1 _EPTMPL262917;
SELECT -enclose _EPTMPL262917 nedia252 -eq 1 -outputlayer nedia25;
AND nedia25 poly1 -outputlayer nedia261;
AREA nedia261 -eq 16.1711 -outputlayer nedia262;
SELECT -enclose nedia25 nedia261 -eq 1 _EPTMPL262921;
SELECT -enclose _EPTMPL262921 nedia262 -eq 1 -outputlayer nedia26;
SELECT -enclose nedia13 nedia26 -eq 2 -outputlayer nedia31;
SIZE nedia31 -by -0.1 -outputlayer nedia321;
NOT nedia31 nedia321 _EPTMPL262925;
AND _EPTMPL262925 pdd -outputlayer nedia322;
WITH_WIDTH nedia322 -ge 0.005 -outputlayer nedia323;
SELECT -outside nedia31 nedia323 -outputlayer nedia32;
SELECT -interact b1_df1 nedia32 _EPTMPL262929;
SELECT -interact dntap _EPTMPL262929 -outputlayer nedia331;
SIZE nedia331 -by 0.46 -outputlayer nedia332;
NOT nedia332 b1_df1 -outputlayer nedia333;
NOT nedia333 nedia331 -outputlayer nedia334;
WITH_WIDTH nedia334 -ge 0.005 -outputlayer nedia335;
SELECT -outside nedia332 nedia335 -outputlayer nedia336;
OR nedia336 nedia32 -outputlayer nedia33;
SIZE nedia33 -by 0.24 -outputlayer nedia34;
SIZE nedia34 -by 1 -outputlayer nedia35;
NOT nedia34 nedia33 _EPTMPL262939;
AND _EPTMPL262939 pdd -outputlayer nedia351;
NOT nedia35 nedia34 _EPTMPL262941;
NOT _EPTMPL262941 pdd -outputlayer nedia352;
WITH_WIDTH nedia352 -ge 0.01 -outputlayer nedia353;
INTE nedia352 -eq 0.005 -output region -outputlayer nedia354;
SELECT -outside nedia35 nedia351 _EPTMPL262945;
OR nedia353 nedia354 _EPTMPL262946;
SELECT -outside _EPTMPL262945 _EPTMPL262946 -outputlayer nedia355;
SELECT -interact pdd nedia355 _EPTMPL262948;
OR nedia355 _EPTMPL262948 -outputlayer nedia411;
SIZE nedia411 -by 2.9 -outputlayer nedia412;
NOT nedia412 dnwell -outputlayer nedia413;
SELECT -outside nedia412 nedia413 -outputlayer nedia41;
EDGE_BOOLEAN -coincident_only nedi4d nedi1 _EPTMPL262953;
EDGE_EXPAND _EPTMPL262953 -inside_by 0.2 _EPTMPL262954;
NOT nedi4d _EPTMPL262954 -outputlayer nedia421;
NOT nedia421 pwiso -outputlayer nedia422;
NOT nwell w1nw_ex _EPTMPL262957;
SELECT -outside nedia41 _EPTMPL262957 _EPTMPL262958;
NOT pwiso nedia421 _EPTMPL262959;
OR _EPTMPL262959 nedia422 _EPTMPL262960;
SELECT -outside _EPTMPL262958 _EPTMPL262960 -outputlayer nedia42;
SELECT -inside nedi1 nedia42 -outputlayer nedia431;
HOLES -inner -empty nedia431 _EPTMPL262963;
OR _EPTMPL262963 nedia431 -outputlayer nedia43;
AND nedia42 hvpwell _EPTMPL262965;
NOT _EPTMPL262965 nedia43 _EPTMPL262966;
SELECT -outside nedia42 _EPTMPL262966 -outputlayer nedia44;
EDGE_BOOLEAN -coincident_only nedi4d nedia0 _EPTMPL262968;
EDGE_EXPAND _EPTMPL262968 -outside_by 2.12 -outputlayer nedia27;
OR nedia262 nedia27 _EPTMPL262970;
AND nedia31 _EPTMPL262970 -outputlayer nedia28;
AND nedia44 poly1 _EPTMPL262972;
NOT _EPTMPL262972 nedia28 _EPTMPL262973;
SELECT -outside nedia44 _EPTMPL262973 -outputlayer nedia45;
AND nedia45 diff _EPTMPL262975;
NOT _EPTMPL262975 nedia336 _EPTMPL262976;
NOT _EPTMPL262976 nedia43 _EPTMPL262977;
SELECT -outside nedia45 _EPTMPL262977 -outputlayer nedia46;
SIZE nedia336 -by 0.22 -outputlayer nedia471;
SIZE nedia331 -by 0.02 _EPTMPL262980;
NOT nedia471 _EPTMPL262980 -outputlayer nedia472;
AND nedia46 sblk _EPTMPL262982;
NOT _EPTMPL262982 nedia472 -outputlayer nedia473;
WITH_WIDTH nedia473 -ge 0.01 -outputlayer nedia474;
INTE nedia473 -eq 0.005 -output region -outputlayer nedia475;
NOT nedia472 sblk -outputlayer nedia476;
WITH_WIDTH nedia476 -ge 0.01 -outputlayer nedia477;
INTE nedia476 -eq 0.005 -output region -outputlayer nedia478;
OR nedia474 nedia475 _EPTMPL262989;
OR nedia477 nedia478 _EPTMPL262990;
OR _EPTMPL262989 _EPTMPL262990 _EPTMPL262991;
SELECT -outside nedia46 _EPTMPL262991 -outputlayer nedia47;
SELECT -outside nedia47 hvnwell _EPTMPL262993;
OR depl sci _EPTMPL262994;
SELECT -outside _EPTMPL262993 _EPTMPL262994 -outputlayer nedia48;
SELECT -inside nedi1 nedia31 _EPTMPL262996;
SELECT -inside _EPTMPL262996 nedia48 _EPTMPL262997;
SELECT -enclose gate2 _EPTMPL262997 -eq 1 -outputlayer nedia2;
AND nedia2 nedia0 -outputlayer nedia;
SELECT -label "nedia2" -textname "bjt" -textlayer id_txt -outputlayer nedia2_b;
NOT nedia2 nedia2_b -outputlayer nedia2_d;
NOT nedi135 nedi134 _EPTMPL263002;
SELECT -interact pdd _EPTMPL263002 _EPTMPL263003;
SELECT -outside _EPTMPL263003 diff -outputlayer nedi_pdd_ex;
NOT nedia35 nedia34 _EPTMPL263005;
SELECT -interact pdd _EPTMPL263005 _EPTMPL263006;
SELECT -outside _EPTMPL263006 diff -outputlayer nedia_pdd_ex;
OR nedi_pdd_ex nedia_pdd_ex _EPTMPL263008;
NOT pwitrm0 _EPTMPL263008 -outputlayer pwitrm;
EDGE_BOOLEAN -coincident_only pdiff1 pedx0 _EPTMPL263010;
EDGE_EXPAND _EPTMPL263010 -outside_by 1.35 -outputlayer pedx3a;
EDGE_BOOLEAN -coincident_only pdiff1 pedx0 _EPTMPL263012;
EDGE_EXPAND _EPTMPL263012 -outside_by 0.65 -outputlayer pedx3b;
EDGE_BOOLEAN -coincident_only hvnwell pedx3b _EPTMPL263014;
EDGE_LENGTH _EPTMPL263014 -gt 0.1 _EPTMPL263015;
EDGE_EXPAND _EPTMPL263015 -outside_by 0.7 -outputlayer pedx3c;
EDGE_BOOLEAN -coincident_only pedx3c pedx0 _EPTMPL263017;
EDGE_EXPAND _EPTMPL263017 -outside_by 1.8 _EPTMPL263018;
SELECT -outside _EPTMPL263018 diff -outputlayer pedx3f;
EDGE_BOOLEAN -coincident_only pdiff1 pedx3f _EPTMPL263020;
EDGE_EXPAND _EPTMPL263020 -outside_by 1.8 _EPTMPL263021;
SELECT -inside _EPTMPL263021 pdd -outputlayer pedx3g;
EDGE_BOOLEAN -coincident_only pedx3g pedx0 _EPTMPL263023;
EDGE_EXPAND _EPTMPL263023 -outside_by 1.35 -outputlayer pedx3d;
SELECT -enclose pedx3d pedx3a _EPTMPL263025;
SELECT -enclose pedx3a pedx3d _EPTMPL263026;
AND _EPTMPL263025 _EPTMPL263026 -outputlayer pedx3e;
NOT pedx3e pdd -outputlayer pedx1;
RECT_CHK pdiff1 -eq 0.68 -by -ge 5 _EPTMPL263029;
EDGE_BOOLEAN -coincident_only pedx0 _EPTMPL263029 _EPTMPL263030;
EDGE_EXPAND _EPTMPL263030 -outside_by 0.68 -outputlayer pedx4a;
EDGE_BOOLEAN -coincident_only pedx4a ndiff1 _EPTMPL263032;
EDGE_EXPAND _EPTMPL263032 -outside_by 0.24 -outputlayer pedx4b;
AND pedx4b ndiff1 _EPTMPL263034;
RECT_CHK _EPTMPL263034 -eq 0.48 -by -ge 5 -outputlayer pedx4c;
OR pedx4a pedx4c _EPTMPL263036;
RECT_CHK _EPTMPL263036 -eq 1.84 -by -ge 5 -outputlayer pedx4d;
SELECT -enclose poly1 pedx1 -eq 2 _EPTMPL263038;
HOLES -inner -empty _EPTMPL263038 _EPTMPL263039;
VERTEX _EPTMPL263039 -eq 8 -outputlayer pedxh;
SELECT -enclose diff pedx4d _EPTMPL263041;
RECT_CHK _EPTMPL263041 -eq 4.54 -by -ge 5 -outputlayer ped111;
SELECT -interact pedxh ped111 -eq 1 _EPTMPL263043;
SELECT -interact _EPTMPL263043 diff -eq 1 -outputlayer ped1121;
NOT ped1121 ped111 _EPTMPL263045;
AREA _EPTMPL263045 -eq 1.5484 -outputlayer ped112;
SELECT -enclose ped1121 ped112 -eq 2 -outputlayer ped1122;
SELECT -inside ped1121 ped1122 _EPTMPL263048;
SELECT -inside ped1122 ped1121 _EPTMPL263049;
AND _EPTMPL263048 _EPTMPL263049 -outputlayer ped113;
AND ped113 hvnwell _EPTMPL263051;
RECT_CHK _EPTMPL263051 -eq 1.84 -by -ge 5.86 -outputlayer ped1131;
NOT ped113 ped1131 _EPTMPL263053;
AREA _EPTMPL263053 -eq 0.7572 -outputlayer ped1132;
SELECT -enclose ped113 ped1132 -eq 2 -outputlayer ped1133;
OR ped1132 ped1131 _EPTMPL263056;
AND ped1133 _EPTMPL263056 -outputlayer ped1134;
SELECT -inside ped1134 ped113 _EPTMPL263058;
SELECT -inside ped113 ped1134 _EPTMPL263059;
AND _EPTMPL263058 _EPTMPL263059 -outputlayer ped1135;
OR ped1135 ped111 _EPTMPL263061;
AND _EPTMPL263061 hvnwell -outputlayer ped11351;
EDGE_BOOLEAN -coincident_only ped11351 ped1135 _EPTMPL263063;
EDGE_EXPAND _EPTMPL263063 -outside_by 0.55 -outputlayer ped11352;
EDGE_BOOLEAN -coincident_only ped11351 ped111 _EPTMPL263065;
EDGE_EXPAND _EPTMPL263065 -outside_by 0.43 -outputlayer ped11353;
AND ped11352 ped11353 -outputlayer ped1136;
NOT ped1136 hvnwell _EPTMPL263068;
VERTEX _EPTMPL263068 -eq 3 -outputlayer ped1137;
OR ped11351 ped1136 -outputlayer ped11381;
AREA ped1137 -eq 0.09245 _EPTMPL263071;
SELECT -enclose ped1136 _EPTMPL263071 -eq 1 _EPTMPL263072;
OR ped11351 _EPTMPL263072 -outputlayer ped11382;
SELECT -inside ped11381 ped11382 _EPTMPL263074;
SELECT -inside ped11382 ped11381 _EPTMPL263075;
AND _EPTMPL263074 _EPTMPL263075 -outputlayer ped1138;
SIZE ped1135 -by 1.57 -outputlayer ped1141;
NOT ped1141 ped1135 -outputlayer ped1142;
NOT ped1142 poly1 -outputlayer ped1143;
SELECT -outside ped1141 ped1143 _EPTMPL263080;
SELECT -enclose _EPTMPL263080 pedx1 -eq 2 -outputlayer ped114;
SIZE ped114 -by 3.31 -outputlayer ped1151;
SIZE ped114 -by -0.33 -outputlayer ped1152;
NOT ped1151 ped1152 -outputlayer ped1153;
NOT ped1153 pdd _EPTMPL263085;
WITH_WIDTH _EPTMPL263085 -ge 0.005 -outputlayer ped1154;
NOT ped1152 ped111 _EPTMPL263087;
AND _EPTMPL263087 pdd -outputlayer ped1155;
OR ped1154 ped1155 _EPTMPL263089;
SELECT -outside ped1151 _EPTMPL263089 _EPTMPL263090;
SELECT -inside ped114 _EPTMPL263090 -outputlayer ped115;
SIZE ped115 -by 2.21 -outputlayer ped1161;
SIZE ped115 -by 1.58 _EPTMPL263093;
SELECT -enclose _EPTMPL263093 ped115 -eq 1 -outputlayer ped1162;
NOT ped1161 ped1162 _EPTMPL263095;
NOT _EPTMPL263095 pdiff1 -outputlayer ped1163;
WITH_WIDTH ped1163 -ge 0.015 -outputlayer ped11641;
INTE ped1163 -eq 0.01 -output region -outputlayer ped11642;
INTE ped1163 -eq 0.005 -output region -outputlayer ped11643;
NOT ped1162 ped111 _EPTMPL263100;
AND _EPTMPL263100 diff -outputlayer ped1165;
OR ped11641 ped11642 _EPTMPL263102;
OR ped11643 ped1165 _EPTMPL263103;
OR _EPTMPL263102 _EPTMPL263103 _EPTMPL263104;
SELECT -outside ped1161 _EPTMPL263104 -outputlayer ped1166;
SELECT -inside ped115 ped1166 -outputlayer ped116;
NOT ped1166 ped1162 _EPTMPL263107;
SELECT -interact pdiff1 _EPTMPL263107 -outputlayer ped131;
SIZE ped131 -by 1.1 -outputlayer ped1321;
NOT ped1321 pdd -outputlayer ped1322;
SELECT -outside ped1321 ped1322 -outputlayer ped132;
SELECT -interact pdd ped132 -outputlayer ped133;
SIZE ped133 -by 3.9 -outputlayer ped1341;
NOT ped1341 dnwell -outputlayer ped1342;
SELECT -outside ped1341 ped1342 -outputlayer ped134;
SELECT -inside ped131 ped134 -outputlayer ped135;
SIZE ped135 -by 0.3 -outputlayer ped1351;
EDGE_BOOLEAN -inside ped111 ped134 _EPTMPL263118;
EDGE_LENGTH _EPTMPL263118 -gt 4.54 _EPTMPL263119;
EDGE_EXPAND _EPTMPL263119 -outside_by 2.76 -outputlayer ped1352;
NOT ped1351 ped1352 -outputlayer ped1353;
NOT ped1353 hvpwell -outputlayer ped1354;
AND ped134 hvpwell -outputlayer ped1355;
NOT ped1355 ped1353 _EPTMPL263124;
WITH_WIDTH _EPTMPL263124 -ge 0.005 -outputlayer ped1356;
OR ped132 ped1166 _EPTMPL263126;
NOT ped134 _EPTMPL263126 -outputlayer ped1357;
OR ped1354 ped1356 _EPTMPL263128;
SELECT -outside ped134 _EPTMPL263128 -outputlayer ped1361;
SELECT -outside ped1361 nwell _EPTMPL263130;
SELECT -outside _EPTMPL263130 pwiso -outputlayer ped1362;
AND ped1362 hvnwell _EPTMPL263132;
NOT _EPTMPL263132 ped1138 _EPTMPL263133;
SELECT -outside ped1362 _EPTMPL263133 -outputlayer ped1363;
EDGE_BOOLEAN -inside ped111 ped134 _EPTMPL263135;
EDGE_LENGTH _EPTMPL263135 -eq 4.54 _EPTMPL263136;
EDGE_EXPAND _EPTMPL263136 -outside_by 3.38 _EPTMPL263137;
OR _EPTMPL263137 ped111 _EPTMPL263138;
SIZE _EPTMPL263138 -by 0.22 -outputlayer ped13641;
SIZE ped1162 -by -0.47 _EPTMPL263140;
AND ped13641 _EPTMPL263140 -outputlayer ped13642;
AND ped1363 poly1 _EPTMPL263142;
NOT _EPTMPL263142 ped13642 _EPTMPL263143;
SELECT -outside ped1363 _EPTMPL263143 -outputlayer ped1364;
AND ped1364 diff _EPTMPL263145;
NOT _EPTMPL263145 ped131 _EPTMPL263146;
NOT _EPTMPL263146 ped111 _EPTMPL263147;
SELECT -outside ped1364 _EPTMPL263147 -outputlayer ped1365;
SELECT -outside ped1365 sblk _EPTMPL263149;
OR depl sci _EPTMPL263150;
SELECT -outside _EPTMPL263149 _EPTMPL263150 -outputlayer ped136;
SELECT -inside ped111 ped116 _EPTMPL263152;
SELECT -inside _EPTMPL263152 ped136 -outputlayer ped12;
AND ped12 pedx1 -outputlayer ped1;
SELECT -label "ped12" -textname "bjt" -textlayer id_txt -outputlayer ped12_b;
NOT ped12 ped12_b -outputlayer ped12_d;
NOT ndiff1 pedx4c _EPTMPL263157;
AREA _EPTMPL263157 -eq 1.5484 _EPTMPL263158;
SELECT -touch pedx4d _EPTMPL263158 -eq 2 -outputlayer ped2111;
SELECT -enclose diff ped2111 -eq 1 _EPTMPL263160;
SELECT -enclose _EPTMPL263160 pedx3e -eq 2 _EPTMPL263161;
VERTEX _EPTMPL263161 -eq 8 -outputlayer ped2112;
OR ped2111 pedx3e _EPTMPL263163;
RECT_CHK _EPTMPL263163 -eq 4.54 -by -ge 5 -outputlayer ped2113;
SELECT -inside ped2113 ped2112 -outputlayer ped211;
SELECT -interact pedxh ped211 -eq 1 -outputlayer ped2121;
SIZE ped2121 -by 1.35 -outputlayer ped2122;
SELECT -interact gate2 ped2121 _EPTMPL263168;
OR _EPTMPL263168 ped2121 -outputlayer ped2123;
NOT ped2123 ped2122 -outputlayer ped2124;
WITH_WIDTH ped2124 -ge 0.015 -outputlayer ped21241;
INTE ped2124 -eq 0.01 -output region -outputlayer ped21242;
INTE ped2124 -eq 0.005 -output region -outputlayer ped21243;
OR ped21242 ped21243 _EPTMPL263174;
OR ped21241 _EPTMPL263174 _EPTMPL263175;
SELECT -outside ped2123 _EPTMPL263175 -outputlayer ped21244;
NOT ped2122 ped2123 -outputlayer ped2125;
SELECT -outside ped21244 ped2125 -outputlayer ped212;
NOT ped2121 ped211 -outputlayer ped213;
SIZE ped213 -by 0.55 -outputlayer ped2131;
AND ped211 hvnwell _EPTMPL263181;
RECT_CHK _EPTMPL263181 -eq 3.14 -by -ge 5 -outputlayer ped2132;
NOT ped2131 ped2132 -outputlayer ped2133;
NOT ped2133 hvnwell -outputlayer ped2134;
AND ped212 hvnwell _EPTMPL263185;
OR ped2131 ped2132 _EPTMPL263186;
NOT _EPTMPL263185 _EPTMPL263186 _EPTMPL263187;
WITH_WIDTH _EPTMPL263187 -ge 0.005 -outputlayer ped2135;
SIZE ped213 -by 0.02 _EPTMPL263189;
NOT _EPTMPL263189 ped2113 -outputlayer ped2136;
NOT ped2136 gate2 _EPTMPL263191;
NOT _EPTMPL263191 nimp -outputlayer ped2137;
OR ped2134 ped2135 _EPTMPL263193;
OR _EPTMPL263193 ped2137 _EPTMPL263194;
SELECT -outside ped212 _EPTMPL263194 _EPTMPL263195;
SELECT -enclose _EPTMPL263195 ped213 -eq 2 -outputlayer ped2138;
SIZE ped2138 -by 0.22 -outputlayer ped2141;
NOT ped2141 ped2138 -outputlayer ped2142;
NOT ped2142 poly1 -outputlayer ped2143;
SELECT -outside ped2141 ped2143 _EPTMPL263200;
SELECT -enclose _EPTMPL263200 pedx1 -eq 2 -outputlayer ped214;
SIZE ped214 -by 3.31 -outputlayer ped2151;
SIZE ped214 -by -0.33 -outputlayer ped2152;
NOT ped2151 ped2152 -outputlayer ped2153;
NOT ped2153 pdd -outputlayer ped2154;
WITH_WIDTH ped2154 -ge 0.02 -outputlayer ped21541;
INTE ped2154 -eq 0.015 -output region -outputlayer ped21542;
INTE ped2154 -eq 0.01 -output region -outputlayer ped21543;
INTE ped2154 -eq 0.005 -output region -outputlayer ped21544;
NOT ped2152 ped211 _EPTMPL263210;
AND _EPTMPL263210 pdd -outputlayer ped2155;
OR ped21541 ped21542 _EPTMPL263212;
OR ped21543 ped21544 _EPTMPL263213;
OR _EPTMPL263212 _EPTMPL263213 _EPTMPL263214;
OR _EPTMPL263214 ped2155 _EPTMPL263215;
SELECT -outside ped2151 _EPTMPL263215 -outputlayer ped2156;
SELECT -inside ped214 ped2156 -outputlayer ped215;
SIZE ped215 -by 2.21 -outputlayer ped2161;
SIZE ped215 -by 1.58 _EPTMPL263219;
SELECT -enclose _EPTMPL263219 ped215 -eq 1 -outputlayer ped2162;
NOT ped2161 ped2162 _EPTMPL263221;
NOT _EPTMPL263221 pdiff1 -outputlayer ped2163;
WITH_WIDTH ped2163 -ge 0.025 -outputlayer ped21641;
INTE ped2163 -eq 0.02 -output region -outputlayer ped21642;
INTE ped2163 -eq 0.015 -output region -outputlayer ped21643;
INTE ped2163 -eq 0.01 -output region -outputlayer ped21644;
INTE ped2163 -eq 0.005 -output region -outputlayer ped21645;
NOT ped2162 ped215 _EPTMPL263228;
AND _EPTMPL263228 diff -outputlayer ped2165;
OR ped21641 ped21642 _EPTMPL263230;
OR ped21643 ped21644 _EPTMPL263231;
OR _EPTMPL263230 _EPTMPL263231 _EPTMPL263232;
OR ped21645 ped2165 _EPTMPL263233;
OR _EPTMPL263232 _EPTMPL263233 _EPTMPL263234;
SELECT -outside ped2161 _EPTMPL263234 -outputlayer ped2166;
SELECT -inside ped214 ped2166 -outputlayer ped216;
NOT ped2166 ped2162 _EPTMPL263237;
SELECT -interact pdiff1 _EPTMPL263237 -outputlayer ped231;
SIZE ped231 -by 1.1 -outputlayer ped2321;
NOT ped2321 pdd -outputlayer ped2322;
SELECT -outside ped2321 ped2322 -outputlayer ped232;
SELECT -interact pdd ped232 -outputlayer ped233;
SIZE ped233 -by 3.9 -outputlayer ped2341;
NOT ped2341 dnwell -outputlayer ped2342;
SELECT -outside ped2341 ped2342 -outputlayer ped234;
SELECT -inside ped231 ped234 -outputlayer ped235;
SIZE ped235 -by 0.3 -outputlayer ped2351;
NOT ped2351 hvpwell -outputlayer ped2354;
AND ped234 hvpwell -outputlayer ped2355;
NOT ped2355 ped2351 _EPTMPL263250;
WITH_WIDTH _EPTMPL263250 -ge 0.005 -outputlayer ped2356;
OR ped2354 ped2356 _EPTMPL263252;
SELECT -outside ped234 _EPTMPL263252 -outputlayer ped2361;
SELECT -outside ped2361 nwell _EPTMPL263254;
SELECT -outside _EPTMPL263254 pwiso -outputlayer ped2362;
AND ped2362 hvnwell _EPTMPL263256;
NOT _EPTMPL263256 ped2138 _EPTMPL263257;
SELECT -outside ped2362 _EPTMPL263257 -outputlayer ped2363;
EDGE_BOOLEAN -inside ped211 ped234 _EPTMPL263259;
EDGE_LENGTH _EPTMPL263259 -eq 4.54 _EPTMPL263260;
EDGE_EXPAND _EPTMPL263260 -outside_by 3.38 _EPTMPL263261;
OR _EPTMPL263261 ped211 _EPTMPL263262;
SIZE _EPTMPL263262 -by 0.22 -outputlayer ped23641;
SIZE ped2162 -by -0.47 _EPTMPL263264;
AND ped23641 _EPTMPL263264 -outputlayer ped23642;
AND ped2363 poly1 _EPTMPL263266;
NOT _EPTMPL263266 ped23642 _EPTMPL263267;
SELECT -outside ped2363 _EPTMPL263267 -outputlayer ped2364;
AND ped2364 diff _EPTMPL263269;
NOT _EPTMPL263269 ped231 _EPTMPL263270;
NOT _EPTMPL263270 ped216 _EPTMPL263271;
SELECT -outside ped2364 _EPTMPL263271 -outputlayer ped2365;
SELECT -outside ped2365 sblk _EPTMPL263273;
OR depl sci _EPTMPL263274;
SELECT -outside _EPTMPL263273 _EPTMPL263274 -outputlayer ped236;
SELECT -inside ped211 ped216 _EPTMPL263276;
SELECT -inside _EPTMPL263276 ped236 -outputlayer ped221;
SELECT -enclose ped216 ped221 _EPTMPL263278;
AND _EPTMPL263278 ped2138 -outputlayer ped22;
AND ped22 pedx1 -outputlayer ped2;
OR ped1 ped2 -outputlayer pedx;
SELECT -label "ped22" -textname "bjt" -textlayer id_txt -outputlayer ped22_b;
NOT ped22 ped22_b -outputlayer ped22_d;
OR nedi2 nedia2 -outputlayer nedi2_al;
OR ped12 ped22 -outputlayer pedx2_al;
OR nedi2_al pedx2_al -outputlayer dmos2_al;
SIZE dmos2_al -by 0.23 -inside_of poly1 -outputlayer gat_ex1;
OR gate gat_ex1 -outputlayer gat_ext;
VERTEX depl -eq 8 -outputlayer qnv_dl1;
SELECT -enclose qnv_dl1 diff -eq 1 -outputlayer qnva_dl2;
SELECT -enclose qnva_dl2 ndiff1 -eq 1 -outputlayer qnva_dl3;
SELECT -enclose qnva_dl3 pdiff1 -eq 1 -outputlayer qnva_dl4;
SELECT -enclose qnva_dl4 b1_df1 -eq 1 -outputlayer qnva_dl5;
SELECT -inside ndiff1 qnva_dl5 _EPTMPL263294;
VERTEX _EPTMPL263294 -eq 8 -outputlayer qnva_nd1;
INTE qnva_nd1 -lt 0.005 -abut -eq 135 -output region _EPTMPL263296;
SELECT -enclose qnva_nd1 _EPTMPL263296 -eq 8 -outputlayer qnva_nd2;
EDGE_LENGTH qnva_nd2 -ltgt 0.311 0.3115 _EPTMPL263298;
SELECT -with_edge qnva_nd2 _EPTMPL263298 -eq 4 -outputlayer qnva_nd3;
EDGE_LENGTH qnva_nd3 -eq 0.58 _EPTMPL263300;
SELECT -with_edge qnva_nd3 _EPTMPL263300 -eq 2 -outputlayer qnva_nd4;
EDGE_LENGTH qnva_nd4 -lege 1.56 49.56 _EPTMPL263302;
SELECT -with_edge qnva_nd4 _EPTMPL263302 -eq 2 -outputlayer qnva_nd;
SIZE qnva_nd -by -0.18 _EPTMPL263304;
NOT qnva_nd sblk _EPTMPL263305;
XOR _EPTMPL263304 _EPTMPL263305 -outputlayer qnva_xs1;
NOT qnva_nd sblk _EPTMPL263307;
SIZE _EPTMPL263307 -by 0.18 _EPTMPL263308;
XOR qnva_nd _EPTMPL263308 -outputlayer qnva_xs2;
OR qnva_xs1 qnva_xs2 _EPTMPL263310;
SELECT -enclose qnva_nd _EPTMPL263310 -eq 8 _EPTMPL263311;
OR qnva_xs1 qnva_xs2 _EPTMPL263312;
WITH_WIDTH _EPTMPL263312 -lt 0.005 _EPTMPL263313;
SELECT -enclose qnva_nd _EPTMPL263313 -eq 8 _EPTMPL263314;
AND _EPTMPL263311 _EPTMPL263314 -outputlayer qnva_xsn;
SELECT -interact b1_df1 qnva_xsn -outputlayer qnva_df1;
SIZE qnva_xsn -by 0.45 -outputlayer qnva_df2;
OR qnva_df1 qnva_xsn _EPTMPL263318;
SIZE _EPTMPL263318 -by -0.45 -outputlayer qnva_df3;
NOT qnva_df2 qnva_xsn _EPTMPL263320;
XOR qnva_df1 _EPTMPL263320 -outputlayer qnva_xd1;
XOR qnva_df3 qnva_xsn -outputlayer qnva_xd2;
OR qnva_xd1 qnva_xd2 _EPTMPL263323;
SELECT -enclose qnva_df2 _EPTMPL263323 -eq 8 _EPTMPL263324;
OR qnva_xd1 qnva_xd2 _EPTMPL263325;
WITH_WIDTH _EPTMPL263325 -lt 0.005 _EPTMPL263326;
SELECT -enclose qnva_df2 _EPTMPL263326 -eq 8 _EPTMPL263327;
AND _EPTMPL263324 _EPTMPL263327 _EPTMPL263328;
SELECT -inside qnva_xsn _EPTMPL263328 -outputlayer qnva_xdf;
SELECT -enclose qnva_dl5 qnva_xdf _EPTMPL263330;
AND _EPTMPL263330 pdiff1 -outputlayer qnva_pd1;
AND qnva_pd1 SBLK _EPTMPL263332;
OR _EPTMPL263332 qnva_df2 -outputlayer qnva_xs3;
SIZE qnva_xs3 -by -0.63 _EPTMPL263334;
XOR _EPTMPL263334 qnva_xdf -outputlayer qnva_xs4;
SIZE qnva_xdf -by 0.63 _EPTMPL263336;
XOR _EPTMPL263336 qnva_xs3 -outputlayer qnva_xs5;
SIZE qnva_xdf -by 0.635 -outputlayer qnva_xs6;
OR qnva_xs4 qnva_xs5 _EPTMPL263339;
SELECT -enclose qnva_xs6 _EPTMPL263339 -eq 8 _EPTMPL263340;
OR qnva_xs4 qnva_xs5 _EPTMPL263341;
WITH_WIDTH _EPTMPL263341 -lt 0.005 _EPTMPL263342;
SELECT -enclose qnva_xs6 _EPTMPL263342 -eq 8 _EPTMPL263343;
AND _EPTMPL263340 _EPTMPL263343 _EPTMPL263344;
SELECT -inside qnva_xdf _EPTMPL263344 -outputlayer qnva_xsp;
SELECT -enclose qnva_dl5 qnva_xsp _EPTMPL263346;
AND _EPTMPL263346 diff -outputlayer qnva_pd2;
EDGE_LENGTH qnva_xsp -eq 0.58 _EPTMPL263348;
EDGE_EXPAND _EPTMPL263348 -outside_by 0.97 _EPTMPL263349;
SIZE _EPTMPL263349 -by 0.2 -outputlayer qnva_pd3;
SIZE qnva_xsp -by 0.97 -outputlayer qnva_pd4;
SIZE qnva_pd2 -by 0.005 -outputlayer qnva_pd5;
OR qnva_pd3 qnva_pd4 _EPTMPL263353;
OR qnva_xsp _EPTMPL263353 _EPTMPL263354;
XOR qnva_pd2 _EPTMPL263354 -outputlayer qnva_xp1;
SIZE qnva_xp1 -by 0.002 -underover -outputlayer qnva_xp2;
SELECT -enclose qnva_pd5 qnva_xp1 -eq 8 _EPTMPL263357;
VERTEX qnva_xp2 -eq 3 _EPTMPL263358;
SELECT -enclose qnva_pd5 _EPTMPL263358 -eq 4 _EPTMPL263359;
AND _EPTMPL263357 _EPTMPL263359 _EPTMPL263360;
SELECT -inside qnva_xsp _EPTMPL263360 -outputlayer qnva_xpd;
SELECT -enclose qnva_dl5 qnva_xpd -eq 1 -outputlayer qnva_wd1;
SELECT -inside qnva_pd2 qnva_wd1 -outputlayer qnva_wd2;
SIZE qnva_wd1 -by -0.18 -outputlayer qnva_wd3;
SIZE qnva_wd2 -by 0.18 -outputlayer qnva_wd4;
XOR qnva_wd1 qnva_wd4 _EPTMPL263366;
XOR qnva_wd2 qnva_wd3 _EPTMPL263367;
OR _EPTMPL263366 _EPTMPL263367 -outputlayer qnva_wd5;
SELECT -enclose qnva_wd1 qnva_wd5 -eq 8 _EPTMPL263369;
WITH_WIDTH qnva_wd5 -lt 0.005 _EPTMPL263370;
SELECT -enclose qnva_wd1 _EPTMPL263370 -eq 8 _EPTMPL263371;
AND _EPTMPL263369 _EPTMPL263371 _EPTMPL263372;
SELECT -inside qnva_xpd _EPTMPL263372 -outputlayer qnva_xwd;
SELECT -enclose qnva_dl5 qnva_xwd -eq 1 -outputlayer qnva_co1;
SIZE qnva_co1 -by 0.33 -outputlayer qnva_co2;
SIZE qnva_co1 -by 0.335 -outputlayer qnva_co3;
SIZE qnva_co1 -by 0.34 -outputlayer qnva_co4;
NOT qnva_co2 qnva_co1 _EPTMPL263378;
AND _EPTMPL263378 diff -outputlayer qnva_ce1;
NOT qnva_co4 qnva_co3 _EPTMPL263380;
NOT _EPTMPL263380 ndiff1 -outputlayer qnva_ce2;
SELECT -interact hvnwell qnva_xwd -outputlayer qnva_hn1;
AND qnva_hn1 ndiff1 _EPTMPL263383;
NOT qnva_co4 qnva_co3 _EPTMPL263384;
SELECT -interact _EPTMPL263383 _EPTMPL263384 -outputlayer qnva_co5;
SIZE qnva_co5 -by 0.33 -outputlayer qnva_co6;
SIZE qnva_co5 -by 0.335 -outputlayer qnva_co7;
SIZE qnva_co5 -by 0.34 -outputlayer qnva_co8;
NOT qnva_co6 hvnwell -outputlayer qnva_ce3;
NOT qnva_co8 qnva_co7 _EPTMPL263390;
NOT _EPTMPL263390 qnva_co1 _EPTMPL263391;
AND _EPTMPL263391 hvnwell -outputlayer qnva_ce4;
OR qnva_ce1 qnva_ce2 _EPTMPL263393;
OR qnva_ce3 qnva_ce4 _EPTMPL263394;
OR _EPTMPL263393 _EPTMPL263394 _EPTMPL263395;
SELECT -outside qnva_hn1 _EPTMPL263395 -outputlayer qnva_ce5;
NOT qnva_ce5 qnva_dl5 _EPTMPL263397;
NOT _EPTMPL263397 nwell _EPTMPL263398;
SELECT -outside qnva_ce5 _EPTMPL263398 -outputlayer qnva_ce6;
SIZE qnva_ce6 -by 1.35 _EPTMPL263400;
SELECT -inside _EPTMPL263400 dnw_mv _EPTMPL263401;
SELECT -inside qnva_xwd _EPTMPL263401 -outputlayer qnva;
SELECT -enclose qnva_dl5 qnva -eq 1 -outputlayer qnva_dpl;
SIZE qnva_dpl -by 2.44 -outputlayer qnva_dnw;
SELECT -enclose nwell qnva_xwd -outputlayer qnvz_nw1;
AND qnvz_nw1 ndiff1 _EPTMPL263406;
NOT qnva_co4 qnva_co3 _EPTMPL263407;
SELECT -interact _EPTMPL263406 _EPTMPL263407 -outputlayer qnvz_co5;
SIZE qnvz_co5 -by 0.33 -outputlayer qnvz_co6;
SIZE qnvz_co5 -by 0.335 -outputlayer qnvz_co7;
SIZE qnvz_co5 -by 0.34 -outputlayer qnvz_co8;
NOT qnvz_co6 nwell -outputlayer qnvz_ce3;
NOT qnvz_co8 qnvz_co7 _EPTMPL263413;
NOT _EPTMPL263413 qnva_co1 _EPTMPL263414;
AND _EPTMPL263414 nwell -outputlayer qnvz_ce4;
OR qnva_ce1 qnva_ce2 _EPTMPL263416;
OR qnva_ce3 qnva_ce4 _EPTMPL263417;
OR _EPTMPL263416 _EPTMPL263417 _EPTMPL263418;
SELECT -outside qnvz_nw1 _EPTMPL263418 -outputlayer qnvz_ce5;
AREA qnva_dl5 -eq 16.5478 _EPTMPL263420;
SELECT -inside _EPTMPL263420 nwell _EPTMPL263421;
OR _EPTMPL263421 qnvz_co6 _EPTMPL263422;
NOT qnvz_ce5 _EPTMPL263422 -outputlayer qnvz_ce6;
WITH_WIDTH qnvz_ce6 -ge 0.01 -outputlayer qnvz_ce7;
INTE qnvz_ce6 -eq 0.005 -output region -outputlayer qnvz_ce8;
OR qnvz_ce7 qnvz_ce8 _EPTMPL263426;
SELECT -outside qnvz_ce5 _EPTMPL263426 -outputlayer qnvz_ce9;
SIZE qnvz_ce9 -by 1.35 _EPTMPL263428;
SELECT -inside _EPTMPL263428 dnw_mv _EPTMPL263429;
SELECT -inside qnva_xwd _EPTMPL263429 -outputlayer qnvz;
SELECT -enclose qnva_dl5 qnvz -eq 1 -outputlayer qnvz_dpl;
SIZE qnvz_dpl -by 2.44 -outputlayer qnvz_dnw;
SELECT -outside dnw_mv poly1 -outputlayer qnv_dnw1;
SELECT -inside depl nwell _EPTMPL263434;
SELECT -outside qnv_dnw1 hvgox _EPTMPL263435;
SELECT -inside _EPTMPL263434 _EPTMPL263435 -outputlayer qnvb_dl1;
SELECT -enclose qnvb_dl1 diff -eq 1 -outputlayer qnvb_dl2;
SELECT -enclose qnvb_dl2 ndiff1 -eq 1 -outputlayer qnvb_dl3;
SELECT -enclose qnvb_dl3 pdiff1 -eq 2 -outputlayer qnvb_dl4;
SELECT -enclose qnvb_dl4 b1_df1 -eq 2 -outputlayer qnvb_dl5;
SELECT -inside ndiff1 qnvb_dl5 -outputlayer qnvb_nd1;
RECT_CHK qnvb_nd1 -lege 3 50 -by -eq 1.36 -outputlayer qnvb_nd2;
AND qnvb_nd2 sblk -outputlayer qnvb_n31;
RECT_CHK qnvb_n31 -lege 3 50 -by -eq 0.18 -outputlayer qnvb_n32;
RECT_CHK qnvb_n31 -lege 3 50 -by -eq 0.26 -outputlayer qnvban32;
SELECT -inside qnvb_n31 qnvb_n32 _EPTMPL263446;
SELECT -inside qnvb_n32 qnvb_n31 _EPTMPL263447;
AND _EPTMPL263446 _EPTMPL263447 -outputlayer qnvb_n33;
SELECT -inside qnvb_n31 qnvban32 _EPTMPL263449;
SELECT -inside qnvban32 qnvb_n31 _EPTMPL263450;
AND _EPTMPL263449 _EPTMPL263450 -outputlayer qnvban33;
NOT qnvb_nd2 sblk -outputlayer qnvb_n34;
RECT_CHK qnvb_n34 -lege 3 50 -by -eq 1 -outputlayer qnvb_n35;
RECT_CHK qnvb_n34 -lege 3 50 -by -eq 0.84 -outputlayer qnvban35;
SELECT -enclose qnvb_nd2 qnvb_n31 -eq 2 _EPTMPL263455;
SELECT -enclose _EPTMPL263455 qnvb_n33 -eq 2 -outputlayer qnvb_n37;
SELECT -enclose qnvb_n37 qnvb_n34 -eq 1 _EPTMPL263457;
SELECT -enclose _EPTMPL263457 qnvb_n35 -eq 1 -outputlayer qnvb_nd3;
SELECT -enclose qnvb_nd2 qnvb_n31 -eq 2 _EPTMPL263459;
SELECT -enclose _EPTMPL263459 qnvban33 -eq 2 -outputlayer qnvban37;
SELECT -enclose qnvban37 qnvb_n34 -eq 1 _EPTMPL263461;
SELECT -enclose _EPTMPL263461 qnvban35 -eq 1 -outputlayer qnvband3;
OR qnvb_nd3 qnvband3 -outputlayer qnvbxnd3;
SELECT -inside pdiff1 qnvb_dl5 -outputlayer qnvb_pd1;
RECT_CHK qnvb_pd1 -lege 3 50 -by -eq 0.72 -outputlayer qnvb_pd2;
AND qnvb_pd2 sblk -outputlayer qnvb_p31;
RECT_CHK qnvb_p31 -lege 3 50 -by -eq 0.18 -outputlayer qnvb_p32;
SELECT -inside qnvb_p31 qnvb_p32 _EPTMPL263468;
SELECT -inside qnvb_p32 qnvb_p31 _EPTMPL263469;
AND _EPTMPL263468 _EPTMPL263469 -outputlayer qnvb_p33;
NOT qnvb_pd2 sblk -outputlayer qnvb_p34;
RECT_CHK qnvb_p34 -lege 3 50 -by -eq 0.54 -outputlayer qnvb_p35;
SELECT -inside qnvb_p33 qnvb_p34 _EPTMPL263473;
SELECT -inside qnvb_p34 qnvb_p33 _EPTMPL263474;
AND _EPTMPL263473 _EPTMPL263474 -outputlayer qnvb_p36;
SELECT -enclose qnvb_pd2 qnvb_p31 -eq 1 _EPTMPL263476;
SELECT -enclose _EPTMPL263476 qnvb_p33 -eq 1 -outputlayer qnvb_p37;
SELECT -enclose qnvb_p37 qnvb_p34 -eq 1 _EPTMPL263478;
SELECT -enclose _EPTMPL263478 qnvb_p35 -eq 1 -outputlayer qnvb_pd3;
SELECT -inside b1_df1 qnvb_dl5 -outputlayer qnvb_bd1;
RECT_CHK qnvb_bd1 -lege 3 50 -by -eq 0.34 -outputlayer qnvb_bd2;
AND qnvb_bd2 sblk -outputlayer qnvb_b31;
SELECT -interact qnvb_b31 qnvbxnd3 -eq 1 -outputlayer qnvb_b32;
SELECT -interact qnvb_b32 qnvb_pd3 -eq 1 -outputlayer qnvb_b33;
SELECT -inside qnvb_b31 qnvb_b33 _EPTMPL263485;
SELECT -inside qnvb_b33 qnvb_b31 _EPTMPL263486;
AND _EPTMPL263485 _EPTMPL263486 -outputlayer qnvb_bd3;
AND qnvb_dl5 diff -outputlayer qnvb_df1;
RECT_CHK qnvb_df1 -lege 3 50 -by -eq 3.48 -outputlayer qnvb_df2;
SELECT -enclose qnvb_df2 qnvbxnd3 -eq 1 -outputlayer qnvb_d31;
SELECT -enclose qnvb_d31 qnvb_pd3 -eq 2 -outputlayer qnvb_d32;
SELECT -enclose qnvb_d32 qnvb_bd3 -eq 2 -outputlayer qnvb_d33;
SELECT -inside qnvb_df1 qnvb_d33 _EPTMPL263493;
SELECT -inside qnvb_d33 qnvb_df1 _EPTMPL263494;
AND _EPTMPL263493 _EPTMPL263494 -outputlayer qnvb_df3;
SIZE qnvb_df3 -by 0.5 -outputlayer qnvb_dl6;
SELECT -inside qnvb_dl6 qnvb_dl5 _EPTMPL263497;
SELECT -inside qnvb_dl5 qnvb_dl6 _EPTMPL263498;
AND _EPTMPL263497 _EPTMPL263498 -outputlayer qnvb_dl7;
SELECT -enclose dntap_h qnvb_dl7 -eq 1 _EPTMPL263500;
SELECT -inside _EPTMPL263500 nwell -outputlayer qnvb_r1;
SIZE qnvb_dl7 -by 0.6 -outputlayer qnvb_r2;
SELECT -inside qnvb_r1 qnvb_r2 _EPTMPL263503;
SELECT -inside qnvb_r2 qnvb_r1 _EPTMPL263504;
AND _EPTMPL263503 _EPTMPL263504 -outputlayer qnvb_r3;
SIZE qnvb_r3 -by 0.9 -outputlayer qnvb_r4;
AND qnvb_r4 dntap _EPTMPL263507;
WITH_WIDTH _EPTMPL263507 -ge 0.9 -outputlayer qnvb_r5;
HOLES -inner qnvb_r5 -outputlayer qnvb_r6;
SELECT -enclose qnvb_r6 qnvb_r3 -eq 1 -outputlayer qnvb_r7;
SELECT -inside qnvb_dl7 qnvb_r7 -outputlayer qnvb_r81;
SELECT -enclose qnv_dnw1 qnvb_r81 -outputlayer qnvb_r82;
SIZE qnvb_r82 -by -0.38 _EPTMPL263513;
NOT qnvb_r82 _EPTMPL263513 -outputlayer qnvb_r83;
AND qnvb_r83 nwell _EPTMPL263515;
SELECT -outside qnvb_r82 _EPTMPL263515 -outputlayer qnvb_r8;
SELECT -inside qnvb_r81 qnvb_r8 -outputlayer qnvbx;
SELECT -enclose qnvbx qnvb_nd3 -eq 1 -outputlayer qnvb;
SELECT -enclose qnvbx qnvband3 -eq 1 -outputlayer qnvba;
SIZE qnvbx -by 1.05 -outputlayer qnvb_dnw;
SELECT -inside qnv_dnw1 mv _EPTMPL263521;
SELECT -inside pwiso _EPTMPL263521 -outputlayer qnvc_ip1;
SELECT -enclose qnvc_ip1 diff -eq 1 -outputlayer qnvc_ip2;
SELECT -enclose qnvc_ip2 ndiff1 -eq 1 -outputlayer qnvc_ip3;
SELECT -enclose qnvc_ip3 pdiff1 -eq 2 -outputlayer qnvc_ip4;
SELECT -enclose qnvc_ip4 b1_df1 -eq 2 -outputlayer qnvc_ip5;
SELECT -inside ndiff1 qnvc_ip5 -outputlayer qnvc_nd1;
RECT_CHK qnvc_nd1 -lege 3 50 -by -eq 1.36 -outputlayer qnvc_nd2;
AND qnvc_nd2 sblk -outputlayer qnvc_n31;
RECT_CHK qnvc_n31 -lege 3 50 -by -eq 0.18 -outputlayer qnvc_n32;
RECT_CHK qnvc_n31 -lege 3 50 -by -eq 0.26 -outputlayer qnvcan32;
SELECT -inside qnvc_n31 qnvc_n32 _EPTMPL263532;
SELECT -inside qnvc_n32 qnvc_n31 _EPTMPL263533;
AND _EPTMPL263532 _EPTMPL263533 -outputlayer qnvc_n33;
SELECT -inside qnvc_n31 qnvcan32 _EPTMPL263535;
SELECT -inside qnvcan32 qnvc_n31 _EPTMPL263536;
AND _EPTMPL263535 _EPTMPL263536 -outputlayer qnvcan33;
NOT qnvc_nd2 sblk -outputlayer qnvc_n34;
RECT_CHK qnvc_n34 -lege 3 50 -by -eq 1 -outputlayer qnvc_n35;
RECT_CHK qnvc_n34 -lege 3 50 -by -eq 0.84 -outputlayer qnvcan35;
SELECT -enclose qnvc_nd2 qnvc_n31 -eq 2 _EPTMPL263541;
SELECT -enclose _EPTMPL263541 qnvc_n33 -eq 2 -outputlayer qnvc_n37;
SELECT -enclose qnvc_n37 qnvc_n34 -eq 1 _EPTMPL263543;
SELECT -enclose _EPTMPL263543 qnvc_n35 -eq 1 -outputlayer qnvc_nd3;
SELECT -enclose qnvc_nd2 qnvc_n31 -eq 2 _EPTMPL263545;
SELECT -enclose _EPTMPL263545 qnvcan33 -eq 2 -outputlayer qnvcan37;
SELECT -enclose qnvcan37 qnvc_n34 -eq 1 _EPTMPL263547;
SELECT -enclose _EPTMPL263547 qnvcan35 -eq 1 -outputlayer qnvcand3;
OR qnvc_nd3 qnvcand3 -outputlayer qnvcxnd3;
SELECT -inside pdiff1 qnvc_ip5 -outputlayer qnvc_pd1;
RECT_CHK qnvc_pd1 -lege 3 50 -by -eq 0.72 -outputlayer qnvc_pd2;
AND qnvc_pd2 sblk -outputlayer qnvc_p31;
RECT_CHK qnvc_p31 -lege 3 50 -by -eq 0.18 -outputlayer qnvc_p32;
SELECT -inside qnvc_p31 qnvc_p32 _EPTMPL263554;
SELECT -inside qnvc_p32 qnvc_p31 _EPTMPL263555;
AND _EPTMPL263554 _EPTMPL263555 -outputlayer qnvc_p33;
NOT qnvc_pd2 sblk -outputlayer qnvc_p34;
RECT_CHK qnvc_p34 -lege 3 50 -by -eq 0.54 -outputlayer qnvc_p35;
SELECT -inside qnvc_p33 qnvc_p34 _EPTMPL263559;
SELECT -inside qnvc_p34 qnvc_p33 _EPTMPL263560;
AND _EPTMPL263559 _EPTMPL263560 -outputlayer qnvc_p36;
SELECT -enclose qnvc_pd2 qnvc_p31 -eq 1 _EPTMPL263562;
SELECT -enclose _EPTMPL263562 qnvc_p33 -eq 1 -outputlayer qnvc_p37;
SELECT -enclose qnvc_p37 qnvc_p34 -eq 1 _EPTMPL263564;
SELECT -enclose _EPTMPL263564 qnvc_p35 -eq 1 -outputlayer qnvc_pd3;
SELECT -inside b1_df1 qnvc_ip5 -outputlayer qnvc_bd1;
RECT_CHK qnvc_bd1 -lege 3 50 -by -eq 0.34 -outputlayer qnvc_bd2;
AND qnvc_bd2 sblk -outputlayer qnvc_b31;
SELECT -interact qnvc_b31 qnvcxnd3 -eq 1 -outputlayer qnvc_b32;
SELECT -interact qnvc_b32 qnvc_pd3 -eq 1 -outputlayer qnvc_b33;
SELECT -inside qnvc_b31 qnvc_b33 _EPTMPL263571;
SELECT -inside qnvc_b33 qnvc_b31 _EPTMPL263572;
AND _EPTMPL263571 _EPTMPL263572 -outputlayer qnvc_bd3;
AND qnvc_ip5 diff -outputlayer qnvc_df1;
RECT_CHK qnvc_df1 -lege 3 50 -by -eq 3.48 -outputlayer qnvc_df2;
SELECT -enclose qnvc_df2 qnvcxnd3 -eq 1 -outputlayer qnvc_d31;
SELECT -enclose qnvc_d31 qnvc_pd3 -eq 2 -outputlayer qnvc_d32;
SELECT -enclose qnvc_d32 qnvc_bd3 -eq 2 -outputlayer qnvc_d33;
SELECT -inside qnvc_df1 qnvc_d33 _EPTMPL263579;
SELECT -inside qnvc_d33 qnvc_df1 _EPTMPL263580;
AND _EPTMPL263579 _EPTMPL263580 -outputlayer qnvc_df3;
SIZE qnvc_df3 -by 0.5 -outputlayer qnvc_ip6;
SELECT -inside qnvc_ip6 qnvc_ip5 _EPTMPL263583;
SELECT -inside qnvc_ip5 qnvc_ip6 _EPTMPL263584;
AND _EPTMPL263583 _EPTMPL263584 -outputlayer qnvc_ip7;
SELECT -enclose dntap_h qnvc_ip7 -eq 1 -outputlayer qnvc_r1;
SIZE qnvc_ip7 -by 0.6 -outputlayer qnvc_r2;
SELECT -inside qnvc_r1 qnvc_r2 _EPTMPL263588;
SELECT -inside qnvc_r2 qnvc_r1 _EPTMPL263589;
AND _EPTMPL263588 _EPTMPL263589 -outputlayer qnvc_r3;
SIZE qnvc_r3 -by 0.9 -outputlayer qnvc_r4;
AND qnvc_r4 dntap _EPTMPL263592;
WITH_WIDTH _EPTMPL263592 -ge 0.9 -outputlayer qnvc_r5;
HOLES -inner qnvc_r5 -outputlayer qnvc_r6;
SELECT -enclose qnvc_r6 qnvc_r3 -eq 1 -outputlayer qnvc_r7;
AND qnvc_r7 nwell -outputlayer qnvc_rw1;
HOLES -inner qnvc_rw1 -outputlayer qnvc_rw2;
SIZE qnvc_ip7 -by 0.48 -outputlayer qnvc_rw3;
SELECT -inside qnvc_rw2 qnvc_rw3 _EPTMPL263599;
SELECT -inside qnvc_rw3 qnvc_rw2 _EPTMPL263600;
AND _EPTMPL263599 _EPTMPL263600 -outputlayer qnvc_rw;
SELECT -inside qnvc_rw qnvc_r7 _EPTMPL263602;
SELECT -inside qnvc_ip7 _EPTMPL263602 -outputlayer qnvc_r81;
SELECT -enclose qnv_dnw1 qnvc_r81 -outputlayer qnvc_r82;
SIZE qnvc_r82 -by -0.38 _EPTMPL263605;
NOT qnvc_r82 _EPTMPL263605 -outputlayer qnvc_r83;
AND qnvc_r83 nwell _EPTMPL263607;
SELECT -outside qnvc_r82 _EPTMPL263607 -outputlayer qnvc_r8;
SELECT -inside qnvc_r81 qnvc_r8 -outputlayer qnvcx;
SELECT -enclose qnvcx qnvc_nd3 -eq 1 -outputlayer qnvc;
SELECT -enclose qnvcx qnvcand3 -eq 1 -outputlayer qnvca;
SIZE qnvcx -by 1.05 -outputlayer qnvc_dnw;
OR qnvb_n31 qnvb_p31 _EPTMPL263613;
AND qnvbx _EPTMPL263613 -outputlayer qnvb_sb;
OR qnvc_n31 qnvc_p31 _EPTMPL263615;
AND qnvcx _EPTMPL263615 -outputlayer qnvc_sb;
OR qnvb_sb qnvc_sb -outputlayer qnv_sblk;
OR qnvbx qnvcx -outputlayer qnv_bc;
OR qnv_bc qnvz _EPTMPL263619;
OR qnva _EPTMPL263619 -outputlayer qnv_all;
OR qnvba qnvca -outputlayer qnv_sb10;
SIZE qnv_sb10 -by 0.3 -outputlayer qnv_sb11;
SIZE qnv_sb10 -by -0.2 -outputlayer qnv_sb12;
NOT qnv_sb11 qnv_sb12 -outputlayer qnv_sb1;
AND qnv_sb10 ndiff1 -outputlayer qnv_sb20;
EDGE_BOOLEAN -inside qnv_sb20 diff _EPTMPL263626;
EDGE_EXPAND _EPTMPL263626 -inside_by 0.26 -outputlayer qnv_sb21;
EDGE_BOOLEAN -inside qnv_sb20 diff _EPTMPL263628;
EDGE_EXPAND _EPTMPL263628 -outside_by 0.52 -outputlayer qnv_sb22;
OR qnv_sb21 qnv_sb22 -outputlayer qnv_sb23;
EDGE_LENGTH qnv_sb23 -eq 0.78 _EPTMPL263631;
EDGE_EXPAND _EPTMPL263631 -outside_by 0.3 -outputlayer qnv_sb24;
OR qnv_sb23 qnv_sb24 -outputlayer qnv_sb2;
OR qnv_sb1 qnv_sb2 -outputlayer qnv_sb_m;
SIZE qnv_sb10 -by 1.05 -outputlayer qnv_sb3;
NOT qnv_sb3 qnv_sb_m -outputlayer qnv_sb_n;
SELECT -outside dnwell hvgox _EPTMPL263637;
SELECT -outside _EPTMPL263637 poly1 _EPTMPL263638;
SELECT -outside _EPTMPL263638 mv _EPTMPL263639;
SELECT -outside _EPTMPL263639 nwell -outputlayer qpva_dnw;
SELECT -outside qpva_dnw diodef _EPTMPL263641;
SELECT -inside hvpwell _EPTMPL263641 -outputlayer qpva_ip0;
SIZE qpva_ip0 -by 2 -underover _EPTMPL263643;
SELECT -enclose _EPTMPL263643 qpva_ip0 _EPTMPL263644;
RECT_CHK _EPTMPL263644 -eq 10.59 -outputlayer qpva_ip1;
SELECT -enclose qpva_ip1 diff -eq 3 -outputlayer qpva_ip2;
SELECT -enclose qpva_ip2 ndiff1 -eq 2 -outputlayer qpva_ip3;
SELECT -enclose qpva_ip3 pdiff1 -eq 1 -outputlayer qpva_ip4;
SELECT -enclose qpva_ip4 hvpwell -eq 1 -outputlayer qpva_ip5;
SELECT -inside ndiff1 qpva_ip5 _EPTMPL263650;
RECT_CHK _EPTMPL263650 -eq 1.89 -outputlayer qpva_21;
SELECT -inside pdiff1 qpva_ip5 _EPTMPL263652;
RECT_CHK _EPTMPL263652 -eq 2.69 -outputlayer qpva_22;
OR qpva_21 qpva_22 _EPTMPL263654;
SIZE _EPTMPL263654 -by 0.28 -overunder _EPTMPL263655;
VERTEX _EPTMPL263655 -eq 12 -outputlayer qpva_23;
EDGE_LENGTH qpva_22 -eq 2.69 _EPTMPL263657;
EDGE_EXPAND _EPTMPL263657 -inside_by 0.15 -outputlayer qpva_24;
NOT qpva_23 qpva_24 _EPTMPL263659;
RECT_CHK _EPTMPL263659 -eq 7.59 -outputlayer qpva_25;
SELECT -inside ndiff1 qpva_25 _EPTMPL263661;
RECT_CHK _EPTMPL263661 -eq 1.89 -outputlayer qpva_26;
EDGE_LENGTH qpva_26 -eq 1.89 _EPTMPL263663;
EDGE_EXPAND _EPTMPL263663 -outside_by 0.15 -outputlayer qpva_27;
OR qpva_26 qpva_27 _EPTMPL263665;
OR _EPTMPL263665 qpva_22 _EPTMPL263666;
SIZE _EPTMPL263666 -by 0.28 -overunder -outputlayer qpva_27a0;
SELECT -inside qpva_22 qpva_27a0 _EPTMPL263668;
AND _EPTMPL263668 sblk _EPTMPL263669;
RECT_CHK _EPTMPL263669 -eq 1.42 -outputlayer qpva_27a1;
AND qpva_ip5 sblk _EPTMPL263671;
SELECT -enclose _EPTMPL263671 qpva_27a1 -eq 2 -outputlayer qpva_27a2;
AND qpva_27a2 qpva_27a1 _EPTMPL263673;
NOT qpva_22 _EPTMPL263673 -outputlayer qpva_27a3;
EDGE_BOOLEAN -outside qpva_27a3 qpva_27a2 _EPTMPL263675;
EDGE_EXPAND _EPTMPL263675 -outside_by 1.67 -outputlayer qpva_27a4;
OR qpva_27a4 qpva_27a3 -outputlayer qpva_27aa;
NOT qpva_27aa sblk -outputlayer qpva_27ab;
SIZE qpva_27a0 -by 0.22 -outputlayer qpva_27ac;
OR qpva_27ab qpva_27a2 -outputlayer qpva_27ad;
SELECT -inside qpva_27ac qpva_27ad _EPTMPL263681;
SELECT -inside qpva_27ad qpva_27ac _EPTMPL263682;
AND _EPTMPL263681 _EPTMPL263682 -outputlayer qpva_27ae;
SELECT -inside qpva_27a0 qpva_27ae -outputlayer qpva_27a;
EDGE_LENGTH qpva_27a -eq 7.59 _EPTMPL263685;
EDGE_EXPAND _EPTMPL263685 -outside_by 0.35 -outputlayer qpva_27b;
OR qpva_27a qpva_27b _EPTMPL263687;
SIZE _EPTMPL263687 -by 1.5 -outputlayer qpva_28;
SELECT -inside qpva_28 qpva_ip5 _EPTMPL263689;
SELECT -inside qpva_ip5 qpva_28 _EPTMPL263690;
AND _EPTMPL263689 _EPTMPL263690 -outputlayer qpva_29;
EDGE_LENGTH qpva_29 -eq 10.59 _EPTMPL263692;
EDGE_EXPAND _EPTMPL263692 -outside_by 4.6 -outputlayer qpva_31;
OR qpva_29 qpva_31 _EPTMPL263694;
SIZE _EPTMPL263694 -by 1 -outputlayer qpva_32;
SELECT -enclose dnwell qpva_ip5 _EPTMPL263696;
SELECT -inside hvnwell _EPTMPL263696 _EPTMPL263697;
HOLES -inner _EPTMPL263697 -outputlayer qpva_32a;
SELECT -inside qpva_32a qpva_32 _EPTMPL263699;
SELECT -inside qpva_32 qpva_32a _EPTMPL263700;
AND _EPTMPL263699 _EPTMPL263700 -outputlayer qpva_41;
SELECT -inside qpva_ip0 qpva_41 -outputlayer qpva_33;
EDGE_LENGTH qpva_29 -eq 10.59 _EPTMPL263703;
EDGE_EXPAND _EPTMPL263703 -outside_by 0.92 _EPTMPL263704;
OR _EPTMPL263704 qpva_29 _EPTMPL263705;
SIZE _EPTMPL263705 -by 6.43 -outputlayer qpva_42;
NOT qpva_42 qpva_41 -outputlayer qpva_43;
SELECT -enclose qpva_dnw qpva_43 -outputlayer qpva_44;
NOT qpva_44 qpva_43 _EPTMPL263709;
AND _EPTMPL263709 hvnwell -outputlayer qpva_45;
NOT qpva_43 hvnwell -outputlayer qpva_461;
AND qpva_461 qpva_44 _EPTMPL263712;
AREA _EPTMPL263712 -eq 0.21125 -outputlayer qpva_462;
NOT qpva_461 qpva_462 _EPTMPL263714;
OR qpva_45 _EPTMPL263714 _EPTMPL263715;
SELECT -outside qpva_44 _EPTMPL263715 -outputlayer qpva_463;
NOT qpva_43 qpva_462 _EPTMPL263717;
OR _EPTMPL263717 qpva_41 _EPTMPL263718;
SIZE _EPTMPL263718 -by 2.79 -outputlayer qpva_464;
NOT qpva_463 qpva_464 _EPTMPL263720;
WITH_WIDTH _EPTMPL263720 -ge 0.005 -outputlayer qpva_4653;
NOT qpva_464 qpva_463 _EPTMPL263722;
WITH_WIDTH _EPTMPL263722 -ge 0.005 -outputlayer qpva_4654;
OR qpva_463 qpva_464 _EPTMPL263724;
OR qpva_4653 qpva_4654 _EPTMPL263725;
SELECT -outside _EPTMPL263724 _EPTMPL263725 -outputlayer qpva_46;
AND qpva_42 hvnwell _EPTMPL263727;
AND qpva_46 _EPTMPL263727 -outputlayer qpva_51;
EDGE_BOOLEAN -outside qpva_51 qpva_41 -outputlayer qpva_52a;
EDGE_EXPAND qpva_52a -inside_by 0.21 -outputlayer qpva_521;
EDGE_EXPAND qpva_52a -inside_by 0.63 _EPTMPL263731;
NOT _EPTMPL263731 qpva_521 -outputlayer qpva_520;
NOT qpva_520 ndiff1 _EPTMPL263733;
WITH_WIDTH _EPTMPL263733 -ge 0.005 -outputlayer qpva_541;
AND qpva_521 ndiff1 _EPTMPL263735;
WITH_WIDTH _EPTMPL263735 -ge 0.005 -outputlayer qpva_542;
SIZE qpva_46 -by -2.795 _EPTMPL263737;
NOT _EPTMPL263737 qpva_41 _EPTMPL263738;
NOT _EPTMPL263738 hvnwell -outputlayer qpva_54;
SIZE qpva_46 -by -2.79 _EPTMPL263740;
NOT qpva_46 _EPTMPL263740 _EPTMPL263741;
AND _EPTMPL263741 hvnwell -outputlayer qpva_54a;
OR qpva_541 qpva_542 _EPTMPL263743;
OR qpva_54 qpva_54a _EPTMPL263744;
OR _EPTMPL263743 _EPTMPL263744 _EPTMPL263745;
SELECT -outside qpva_46 _EPTMPL263745 -outputlayer qpva_55;
EDGE_BOOLEAN -coincident_only qpva_27a ndiff1 _EPTMPL263747;
EDGE_EXPAND _EPTMPL263747 -outside_by 3.35 _EPTMPL263748;
SIZE _EPTMPL263748 -by 0.15 -outputlayer qpva_61;
EDGE_BOOLEAN -coincident_only qpva_27a ndiff1 _EPTMPL263750;
EDGE_EXPAND _EPTMPL263750 -outside_by 5.24 _EPTMPL263751;
SIZE _EPTMPL263751 -by 0.15 -outputlayer qpva_62;
NOT qpva_62 qpva_61 -outputlayer qpva_631;
AND qpva_43 pdiff1 -outputlayer qpva_632;
SELECT -inside qpva_631 qpva_632 _EPTMPL263755;
SELECT -inside qpva_632 qpva_631 _EPTMPL263756;
AND _EPTMPL263755 _EPTMPL263756 -outputlayer qpva_63;
EDGE_BOOLEAN -coincident_only qpva_63 qpva_62 _EPTMPL263758;
EDGE_LENGTH _EPTMPL263758 -ge 6.3 -outputlayer qpva_641;
EDGE_EXPAND qpva_641 -outside_by 0.56 -outputlayer qpva_642;
EDGE_EXPAND qpva_641 -outside_by 1.91 -outputlayer qpva_643;
NOT qpva_643 qpva_642 -outputlayer qpva_644;
NOT qpva_644 ndiff1 _EPTMPL263763;
SELECT -interact qpva_644 _EPTMPL263763 _EPTMPL263764;
NOT qpva_644 _EPTMPL263764 -outputlayer qpva_64;
OR qpva_520 qpva_521 _EPTMPL263766;
NOT qpva_51 _EPTMPL263766 _EPTMPL263767;
OR qpva_41 _EPTMPL263767 -outputlayer qpva_511;
SELECT -enclose qpva_511 qpva_64 -eq 2 _EPTMPL263769;
SELECT -enclose _EPTMPL263769 qpva_63 -eq 2 -outputlayer qpva_651x;
SELECT -enclose qpva_511 qpva_64 -eq 3 _EPTMPL263771;
SELECT -enclose _EPTMPL263771 qpva_63 -eq 4 -outputlayer qpva_652x;
OR qpva_651x qpva_652x -outputlayer qpva_65;
OR qpva_63 qpva_64 _EPTMPL263774;
OR qpva_27a _EPTMPL263774 _EPTMPL263775;
NOT qpva_65 _EPTMPL263775 _EPTMPL263776;
AND _EPTMPL263776 diff -outputlayer qpva_66;
SIZE qpva_41 -by -2.28 _EPTMPL263778;
EDGE_BOOLEAN -coincident_only _EPTMPL263778 qpva_27ae -outputlayer qpva_711;
EDGE_EXPAND qpva_711 -outside_by 3.06 -outputlayer qpva_71;
EDGE_EXPAND qpva_711 -outside_by 7.28 -outputlayer qpva_73;
SIZE qpva_41 -by -3.28 _EPTMPL263782;
EDGE_BOOLEAN -coincident_only _EPTMPL263782 qpva_27aa -outputlayer qpva_721;
EDGE_EXPAND qpva_721 -outside_by 5.06 -outputlayer qpva_72;
EDGE_EXPAND qpva_721 -outside_by 7.84 -outputlayer qpva_74;
NOT qpva_74 qpva_72 -outputlayer qpva_75;
NOT qpva_73 qpva_71 _EPTMPL263787;
NOT _EPTMPL263787 qpva_75 -outputlayer qpva_76;
NOT qpva_76 sblk -outputlayer qpva_77;
NOT qpva_76 qpva_75 _EPTMPL263790;
OR _EPTMPL263790 qpva_27ae _EPTMPL263791;
NOT qpva_55 _EPTMPL263791 _EPTMPL263792;
AND _EPTMPL263792 sblk -outputlayer qpva_78;
SELECT -enclose qpva_55 qpva_65 _EPTMPL263794;
OR qpva_77 qpva_78 _EPTMPL263795;
OR qpva_66 _EPTMPL263795 _EPTMPL263796;
SELECT -outside _EPTMPL263794 _EPTMPL263796 _EPTMPL263797;
SELECT -inside qpva_33 _EPTMPL263797 -outputlayer qpva_81;
SELECT -inside qpva_dnw qpva_46 _EPTMPL263799;
SELECT -inside qpva_46 qpva_dnw _EPTMPL263800;
AND _EPTMPL263799 _EPTMPL263800 -outputlayer qpva_82;
AND qpva_81 qpva_82 -outputlayer qpvascr1;
AND pdiff qpva_63 _EPTMPL263803;
AND _EPTMPL263803 dnwtrm -not_connected -outputlayer qpva_83;
AND ndiff qpva_33 _EPTMPL263805;
AND _EPTMPL263805 pwitrm -not_connected -outputlayer qpva_84;
OR qpva_83 qpva_84 _EPTMPL263807;
SELECT -outside qpva_82 _EPTMPL263807 _EPTMPL263808;
AND qpvascr1 _EPTMPL263808 -outputlayer qpvascr;
SELECT -enclose qpva_82 qpvascr -outputlayer qpvascr_b;
SELECT -outside hnw hvgox _EPTMPL263811;
SELECT -outside _EPTMPL263811 poly1 _EPTMPL263812;
SELECT -outside _EPTMPL263812 mv -outputlayer qpvh_hnw;
SELECT -inside pdf qpvh_hnw _EPTMPL263814;
RECT_CHK _EPTMPL263814 -lege 16 150 -by -eq 5.42 -outputlayer qpvh_ip1;
SELECT -enclose qpvh_ip1 diff -eq 3 -outputlayer qpvh_ip2;
SELECT -enclose qpvh_ip2 ndiff1 -eq 2 -outputlayer qpvh_ip3;
SELECT -enclose qpvh_ip3 pdiff1 -eq 1 -outputlayer qpvh_ip4;
SELECT -enclose qpvh_ip4 pwiso -eq 1 -outputlayer qpvh_ip5;
SELECT -inside pwiso qpvh_ip5 _EPTMPL263820;
RECT_CHK _EPTMPL263820 -eq 2.68 -outputlayer qpvh_11;
SELECT -inside diff qpvh_11 _EPTMPL263822;
RECT_CHK _EPTMPL263822 -eq 0.42 -outputlayer qpvh_21;
SELECT -inside pdiff1 qpvh_11 _EPTMPL263824;
RECT_CHK _EPTMPL263824 -eq 0.42 -outputlayer qpvh_22;
SIZE qpvh_21 -by 0.14 -overunder _EPTMPL263826;
VERTEX _EPTMPL263826 -eq 12 -outputlayer qpvh_23;
EDGE_LENGTH qpvh_22 -eq 0.42 _EPTMPL263828;
EDGE_EXPAND _EPTMPL263828 -inside_by 0.04 -outputlayer qpvh_24;
NOT qpvh_23 qpvh_24 _EPTMPL263830;
RECT_CHK _EPTMPL263830 -eq 1.82 -outputlayer qpvh_25;
SELECT -inside ndiff1 qpvh_25 _EPTMPL263832;
RECT_CHK _EPTMPL263832 -eq 0.42 -outputlayer qpvh_26;
EDGE_LENGTH qpvh_26 -eq 0.42 _EPTMPL263834;
EDGE_EXPAND _EPTMPL263834 -outside_by 0.04 -outputlayer qpvh_27;
OR qpvh_26 qpvh_27 _EPTMPL263836;
OR _EPTMPL263836 qpvh_22 _EPTMPL263837;
SIZE _EPTMPL263837 -by 0.14 -overunder _EPTMPL263838;
SIZE _EPTMPL263838 -by 0.43 -outputlayer qpvh_28;
SELECT -inside qpvh_28 qpvh_11 _EPTMPL263840;
SELECT -inside qpvh_11 qpvh_28 _EPTMPL263841;
AND _EPTMPL263840 _EPTMPL263841 -outputlayer qpvh_29;
EDGE_LENGTH qpvh_29 -eq 2.68 _EPTMPL263843;
EDGE_EXPAND _EPTMPL263843 -outside_by 1.2 -outputlayer qpvh_31;
OR qpvh_29 qpvh_31 _EPTMPL263845;
SIZE _EPTMPL263845 -by 1.37 -outputlayer qpvh_32;
SELECT -inside qpvh_32 qpvh_ip5 _EPTMPL263847;
SELECT -inside qpvh_ip5 qpvh_32 _EPTMPL263848;
AND _EPTMPL263847 _EPTMPL263848 -outputlayer qpvh_33;
EDGE_LENGTH qpvh_33 -eq 5.42 _EPTMPL263850;
EDGE_EXPAND _EPTMPL263850 -outside_by 1 _EPTMPL263851;
OR _EPTMPL263851 qpvh_33 _EPTMPL263852;
SIZE _EPTMPL263852 -by 1 -outputlayer qpvh_41;
EDGE_LENGTH qpvh_41 -eq 7.42 _EPTMPL263854;
EDGE_EXPAND _EPTMPL263854 -outside_by 0.34 _EPTMPL263855;
OR _EPTMPL263855 qpvh_41 _EPTMPL263856;
SIZE _EPTMPL263856 -by 2.3 -outputlayer qpvh_42;
NOT qpvh_42 qpvh_41 -outputlayer qpvh_43;
SELECT -enclose qpvh_hnw qpvh_43 -outputlayer qpvh_44;
NOT qpvh_44 qpvh_43 _EPTMPL263860;
AND _EPTMPL263860 nwell -outputlayer qpvh_45;
NOT qpvh_43 nwell _EPTMPL263862;
OR qpvh_45 _EPTMPL263862 _EPTMPL263863;
SELECT -outside qpvh_44 _EPTMPL263863 -outputlayer qpvh_46;
AND qpvh_46 qpvh_42 -outputlayer qpvh_51;
SIZE qpvh_51 -by -0.22 _EPTMPL263866;
SIZE qpvh_51 -by -0.64 _EPTMPL263867;
NOT _EPTMPL263866 _EPTMPL263867 -outputlayer qpvh_52;
NOT qpvh_46 qpvh_33 -outputlayer qpvh_53;
NOT qpvh_53 qpvh_52 _EPTMPL263870;
AND _EPTMPL263870 ndiff1 -outputlayer qpvh_541;
NOT qpvh_541 nwell -outputlayer qpvh_54;
NOT qpvh_52 ndiff1 _EPTMPL263873;
OR qpvh_54 _EPTMPL263873 _EPTMPL263874;
SELECT -outside qpvh_46 _EPTMPL263874 _EPTMPL263875;
SELECT -enclose _EPTMPL263875 qpvh_41 -le 2 -outputlayer qpvh_55;
EDGE_LENGTH qpvh_33 -eq 5.42 _EPTMPL263877;
EDGE_EXPAND _EPTMPL263877 -inside_by 2.64 _EPTMPL263878;
NOT qpvh_33 _EPTMPL263878 -outputlayer qpvh_61;
EDGE_LENGTH qpvh_61 -gt 5.42 _EPTMPL263880;
EDGE_EXPAND _EPTMPL263880 -outside_by 1.46 -outputlayer qpvh_62;
EDGE_LENGTH qpvh_61 -gt 5.42 _EPTMPL263882;
EDGE_EXPAND _EPTMPL263882 -outside_by 2.22 -outputlayer qpvh_63;
NOT qpvh_63 qpvh_62 -outputlayer qpvh_64;
NOT qpvh_55 qpvh_33 -outputlayer qpvh_65;
NOT qpvh_65 qpvh_64 _EPTMPL263886;
AND _EPTMPL263886 pdiff1 -outputlayer qpvh_66;
NOT qpvh_64 pdiff1 -outputlayer qpvh_67;
OR qpvh_66 qpvh_67 _EPTMPL263889;
SELECT -outside qpvh_55 _EPTMPL263889 -outputlayer qpvh_68;
EDGE_LENGTH qpvh_61 -gt 5.42 _EPTMPL263891;
EDGE_EXPAND _EPTMPL263891 -outside_by 1.68 _EPTMPL263892;
AND qpvh_64 _EPTMPL263892 -outputlayer qpvh_71;
NOT qpvh_71 sblk -outputlayer qpvh_72;
AND qpvh_68 sblk _EPTMPL263895;
AND _EPTMPL263895 diff _EPTMPL263896;
NOT _EPTMPL263896 qpvh_71 _EPTMPL263897;
OR qpvh_72 _EPTMPL263897 _EPTMPL263898;
SELECT -outside qpvh_68 _EPTMPL263898 -outputlayer qpvh_73;
EDGE_LENGTH qpvh_33 -eq 5.42 _EPTMPL263900;
EDGE_EXPAND _EPTMPL263900 -outside_by 1.84 _EPTMPL263901;
OR _EPTMPL263901 qpvh_33 _EPTMPL263902;
SIZE _EPTMPL263902 -by 5.08 -outputlayer qpvh_81;
SELECT -inside qpvh_81 qpvh_73 _EPTMPL263904;
SELECT -inside qpvh_73 qpvh_81 _EPTMPL263905;
AND _EPTMPL263904 _EPTMPL263905 -outputlayer qpvh_82;
AND qpvh_33 qpvh_82 -outputlayer qpvhscr1;
AND pdiff qpvh_64 _EPTMPL263908;
AND _EPTMPL263908 hnw -not_connected -outputlayer qpvh_83;
AND ndiff qpvh_33 _EPTMPL263910;
AND _EPTMPL263910 pdf -not_connected -outputlayer qpvh_84;
OR qpvh_83 qpvh_84 _EPTMPL263912;
SELECT -outside qpvh_82 _EPTMPL263912 _EPTMPL263913;
AND qpvhscr1 _EPTMPL263913 -outputlayer qpvhscr;
SELECT -enclose qpvh_82 qpvhscr -outputlayer qpvhscr_b;
SELECT -outside hnw poly1 -outputlayer qpvhbhw0;
SELECT -inside hvpwell qpvhbhw0 -outputlayer qpvhbhp1;
SELECT -enclose qpvhbhw0 qpvhbhp1 -le 2 -outputlayer qpvhbsh1;
AND qpvhbsh1 hvnwell -outputlayer qpvhbsn1;
AND qpvhbsh1 hvpwell -outputlayer qpvhbsp1;
SELECT -enclose qpvhbsp1 ndiff1 -eq 1 -outputlayer qpvhbsc1;
AND pdiff qpvhbsn1 _EPTMPL263922;
AND _EPTMPL263922 hnw -not_connected -outputlayer qpvhbs51;
AND ndiff qpvhbsp1 _EPTMPL263924;
AND _EPTMPL263924 pwitrm -not_connected -outputlayer qpvhbs52;
OR qpvhbs51 qpvhbs52 _EPTMPL263926;
SELECT -outside qpvhbsh1 _EPTMPL263926 _EPTMPL263927;
AND qpvhbsc1 _EPTMPL263927 -outputlayer qpvhbscr;
SIZE qpvhbscr -by 3.345 -underover -outputlayer qpvhbsp6;
SIZE qpvhbsp6 -by 3.345 -overunder -outputlayer qpvhbsp7;
BBOX qpvhbsp7 _EPTMPL263931;
RECT_CHK _EPTMPL263931 -eq 6.7 -outputlayer qpvhbs_emr;
INTE qpvhbs_emr -lt 1.48 -abut -eq 90 -output region -outputlayer qpvhbs_em3;
NOT qpvhbs_emr qpvhbs_em3 -outputlayer qpvhbs_hp0;
RECT_CHK qpvhbs_emr -eq 6.7 -by -lege 12 150 -outputlayer qpvhbs_em1;
INTE qpvhbs_em1 -lt 1.48 -abut -eq 90 -output region -outputlayer qpvhbs_em2;
NOT qpvhbs_em1 qpvhbs_em2 _EPTMPL263937;
NOT qpvhbs_hp0 _EPTMPL263937 -outputlayer qpvhbs_hp1;
RECT_CHK qpvhbs_emr -gt 6.7 -outputlayer qpvhbs_emq;
EDGE_LENGTH qpvhbs_emq -eq 6.7 _EPTMPL263940;
EDGE_EXPAND _EPTMPL263940 -outside_by 0.75 -outputlayer qpvhbs_p31;
OR qpvhbs_emr qpvhbs_p31 -outputlayer qpvhbs_p32;
SIZE qpvhbs_p32 -by 7.86 -outputlayer qpvhbsh21;
INTE qpvhbsh21 -lt 2.315 -abut -eq 90 -output region -outputlayer qpvhbsh22;
NOT qpvhbsh21 qpvhbsh22 -outputlayer qpvhbsh2;
SELECT -enclose qpvhbsh1 qpvhbsh2 _EPTMPL263946;
SELECT -enclose qpvhbsh2 qpvhbsh1 _EPTMPL263947;
AND _EPTMPL263946 _EPTMPL263947 -outputlayer qpvhbshw;
EDGE_LENGTH qpvhbs_emq -eq 6.7 _EPTMPL263949;
EDGE_EXPAND _EPTMPL263949 -outside_by 0.5 -outputlayer qpvhbs_p33;
OR qpvhbs_emr qpvhbs_p33 -outputlayer qpvhbs_p34;
SIZE qpvhbs_p34 -by 1.5 -outputlayer qpvhbs_hn1;
INTE qpvhbs_hn1 -lt 2.19 -abut -eq 90 -output region -outputlayer qpvhbs_hn2;
NOT qpvhbs_hn1 qpvhbs_hn2 -outputlayer qpvhbs_hn3;
SIZE qpvhbs_p32 -by 5.07 -outputlayer qpvhbs_hn4;
INTE qpvhbs_hn4 -lt 0.655 -abut -eq 90 -output region -outputlayer qpvhbs_hn5;
NOT qpvhbs_hn4 qpvhbs_hn5 -outputlayer qpvhbs_hn6;
NOT qpvhbs_hn6 qpvhbs_hn3 -outputlayer qpvhbs_hn;
SIZE qpvhbs_emr -by -1.5 -outputlayer qpvhbs_dn1;
INTE qpvhbs_dn1 -lt 0.63 -abut -eq 90 -output region -outputlayer qpvhbs_dn2;
SIZE qpvhbs_emr -by -2.58 -outputlayer qpvhbs_dn3;
NOT qpvhbs_dn1 qpvhbs_dn2 _EPTMPL263962;
NOT _EPTMPL263962 qpvhbs_dn3 -outputlayer qpvhbs_dn4;
SIZE qpvhbs_p32 -by 4.86 -outputlayer qpvhbs_dn5;
INTE qpvhbs_dn5 -lt 0.565 -abut -eq 90 -output region -outputlayer qpvhbs_dn6;
SIZE qpvhbs_p32 -by 3.64 -outputlayer qpvhbs_dn7;
INTE qpvhbs_dn7 -lt 3.45 -abut -eq 90 -output region -outputlayer qpvhbs_dn8;
NOT qpvhbs_dn5 qpvhbs_dn6 _EPTMPL263968;
NOT qpvhbs_dn7 qpvhbs_dn8 _EPTMPL263969;
NOT _EPTMPL263968 _EPTMPL263969 -outputlayer qpvhbs_dn9;
OR qpvhbs_dn4 qpvhbs_dn9 -outputlayer qpvhbs_dn;
SIZE qpvhbs_emr -by -3.14 -outputlayer qpvhbs_dp1;
SIZE qpvhbs_p32 -by 3.08 -outputlayer qpvhbs_dp2;
INTE qpvhbs_dp2 -lt 3.16 -abut -eq 90 -output region -outputlayer qpvhbs_dp3;
SIZE qpvhbs_p34 -by 2 -outputlayer qpvhbs_dp4;
INTE qpvhbs_dp4 -lt 2.45 -abut -eq 90 -output region -outputlayer qpvhbs_dp5;
NOT qpvhbs_dp2 qpvhbs_dp3 _EPTMPL263977;
NOT qpvhbs_dp4 qpvhbs_dp5 _EPTMPL263978;
NOT _EPTMPL263977 _EPTMPL263978 -outputlayer qpvhbs_dp6;
OR qpvhbs_dp1 qpvhbs_dp6 -outputlayer qpvhbs_dp;
SIZE qpvhbs_emr -by -1.28 -outputlayer qpvhbs_s11;
INTE qpvhbs_s11 -lt 0.73 -abut -eq 90 -output region -outputlayer qpvhbs_s12;
SIZE qpvhbs_emr -by -2.02 -outputlayer qpvhbs_s13;
INTE qpvhbs_s13 -lt 0.33 -abut -eq 90 -output region -outputlayer qpvhbs_s14;
NOT qpvhbs_s11 qpvhbs_s12 _EPTMPL263985;
NOT qpvhbs_s13 qpvhbs_s14 _EPTMPL263986;
NOT _EPTMPL263985 _EPTMPL263986 -outputlayer qpvhbs_sb1;
SIZE qpvhbs_p32 -by 2.52 -outputlayer qpvhbs_s21;
INTE qpvhbs_s21 -lt 3 -abut -eq 90 -output region -outputlayer qpvhbs_s22;
SIZE qpvhbs_p34 -by 1.78 -outputlayer qpvhbs_s23;
INTE qpvhbs_s23 -lt 2.51 -abut -eq 90 -output region -outputlayer qpvhbs_s24;
NOT qpvhbs_s21 qpvhbs_s22 _EPTMPL263992;
NOT qpvhbs_s23 qpvhbs_s24 _EPTMPL263993;
NOT _EPTMPL263992 _EPTMPL263993 -outputlayer qpvhbs_sb2;
SIZE qpvhbs_p32 -by 4.64 -outputlayer qpvhbs_s31;
INTE qpvhbs_s31 -lt 0.465 -abut -eq 90 -output region -outputlayer qpvhbs_s32;
SIZE qpvhbs_s31 -by -0.44 -outputlayer qpvhbs_s33;
INTE qpvhbs_s33 -lt 0.465 -abut -eq 90 -output region -outputlayer qpvhbs_s34;
NOT qpvhbs_s31 qpvhbs_s32 _EPTMPL263999;
NOT qpvhbs_s33 qpvhbs_s34 _EPTMPL264000;
NOT _EPTMPL263999 _EPTMPL264000 -outputlayer qpvhbs_sb3;
OR qpvhbs_sb1 qpvhbs_sb2 _EPTMPL264002;
OR _EPTMPL264002 qpvhbs_sb3 -outputlayer qpvhbs_sb;
EXTE ndiff1 pdiff1 -lt 0.005 -abut -lt 90 -single_point -output positive1 _EPTMPL264004;
EDGE_EXPAND _EPTMPL264004 -outside_by 0.005 _EPTMPL264005;
EXTE ndiff1 pdiff1 -lt 0.005 -abut -lt 90 -single_point -output positive2 _EPTMPL264006;
EDGE_EXPAND _EPTMPL264006 -outside_by 0.005 _EPTMPL264007;
OR _EPTMPL264005 _EPTMPL264007 _EPTMPL264008;
NOT _EPTMPL264008 sblk -outputlayer npdct;
AND npdct ndiff -outputlayer ndiffc;
AND npdct pdiff -outputlayer pdiffc;
SELECT -enclose npdct ndiffc _EPTMPL264012;
SELECT -enclose _EPTMPL264012 pdiffc -outputlayer npdtap;
AND nwrdef nwell -outputlayer rnw1;
SELECT -label "nwell" -textname "scr" -textlayer iddtxt -outputlayer nw_scr;
AND nw_scr rnw1 _EPTMPL264016;
SELECT -touch _EPTMPL264016 pdiff1 -eq 1 _EPTMPL264017;
SELECT -touch _EPTMPL264017 ndiff1 -eq 1 -outputlayer rnw_scr1;
NOT rnw1 rnw_scr1 -outputlayer rnw2;
NOT rnw2 mv -outputlayer rnw;
AND rnw2 mv -outputlayer rnwm;
NOT rnw_scr1 mv -outputlayer rnw_scr;
AND rnw_scr1 mv -outputlayer rnwm_scr;
NOT nwtrm1 rnw1 -outputlayer nwtrm;
AND dnmrdef dnw_mv -outputlayer rdnwmv;
NOT dnw_all rdnwmv _EPTMPL264026;
NOT _EPTMPL264026 hnw -outputlayer dnwtrm;
SELECT -inside dnwtrm diodef _EPTMPL264028;
SELECT -outside _EPTMPL264028 poly1 -outputlayer dnw_esd0;
SELECT -label "dnw_esd0" -textname "ESD_DIODE" -textlayer iddtxt -outputlayer dnw_esd1;
SELECT -outside dnw_esd1 pdif _EPTMPL264031;
SELECT -outside _EPTMPL264031 dnw_mv -outputlayer ioh_ddw1;
SELECT -outside ioh_ddw1 anwell3 -outputlayer ioh_ddw2;
SELECT -outside ioh_ddw2 apwell -outputlayer ioh_ddw3;
SELECT -enclose ioh_ddw3 ndif -eq 1 -outputlayer ioh_ddnw;
SELECT -label "dnw_esd0" -textname "niscr" -textlayer iddtxt -outputlayer dnw_esd2;
SELECT -enclose dnw_esd2 ndif -eq 1 -outputlayer niscr_d1;
SELECT -enclose niscr_d1 pdif -eq 2 -outputlayer niscr_d2;
WITH_WIDTH niscr_d2 -ge 9.28 -outputlayer niscr_31;
WITH_WIDTH niscr_d2 -gt 9.28 -outputlayer niscr_32;
NOT niscr_31 niscr_32 _EPTMPL264041;
SELECT -inside dnwell _EPTMPL264041 -outputlayer niscr_d3;
SELECT -label "dnw_esd0" -textname "hvscr?" -textlayer iddtxt -outputlayer dnw_esd3;
SELECT -label "pdd" -textname "hvscr" -textlayer iddtxt _EPTMPL264044;
SELECT -inside _EPTMPL264044 dnw_esd3 -outputlayer dpdd_sc1;
RECT_CHK dpdd_sc1 -eq 10.59 -aspect -gt 1 -outputlayer dpdd_sc2;
SELECT -inside dpdd_sc2 dntap_h -outputlayer dpdd_sc3;
AND dnw_esd3 anwelft -outputlayer scr_dnw1;
AND scr_dnw1 pdiff1 -outputlayer scr_pdf;
SIZE dpdd_sc3 -by 3 _EPTMPL264050;
AND scr_pdf sblk _EPTMPL264051;
SELECT -touch _EPTMPL264050 _EPTMPL264051 -eq 2 _EPTMPL264052;
SIZE _EPTMPL264052 -by 0.78 _EPTMPL264053;
NOT scr_pdf sblk _EPTMPL264054;
SELECT -touch _EPTMPL264053 _EPTMPL264054 -eq 2 _EPTMPL264055;
SELECT -inside dpdd_sc3 _EPTMPL264055 -outputlayer scr_pdd1;
SIZE scr_pdd1 -by 4.89 _EPTMPL264057;
SELECT -enclose _EPTMPL264057 scr_pdf -eq 2 _EPTMPL264058;
SELECT -enclose _EPTMPL264058 dpdd_sc3 -eq 1 _EPTMPL264059;
SELECT -inside dpdd_sc3 _EPTMPL264059 -outputlayer scr_pdd2;
SELECT -enclose scr_pdd2 diff -eq 3 _EPTMPL264061;
SIZE scr_pdd2 -by -1.5 _EPTMPL264062;
SELECT -enclose _EPTMPL264062 diff -eq 3 _EPTMPL264063;
SELECT -enclose _EPTMPL264061 _EPTMPL264063 _EPTMPL264064;
SELECT -enclose scr_pdd2 _EPTMPL264064 -outputlayer scr_pd41;
AND scr_pd41 pdiff1 _EPTMPL264066;
RECT_CHK _EPTMPL264066 -eq 1.89 -outputlayer scr_pd42;
AND scr_pd41 ndiff1 _EPTMPL264068;
RECT_CHK _EPTMPL264068 -eq 2.69 -outputlayer scr_pd43;
EDGE_LENGTH scr_pd43 -gt 2.69 _EPTMPL264070;
EDGE_EXPAND _EPTMPL264070 -outside_by 0.56 _EPTMPL264071;
SELECT -touch _EPTMPL264071 scr_pd42 -eq 1 -outputlayer scr_pd44;
SELECT -enclose scr_pd41 scr_pd44 -eq 2 -outputlayer scr_pd45;
EDGE_LENGTH scr_pd43 -eq 2.69 _EPTMPL264074;
EDGE_EXPAND _EPTMPL264074 -inside_by 0.49 _EPTMPL264075;
NOT scr_pd43 _EPTMPL264075 -outputlayer scr_pd46;
SIZE scr_pd46 -by -0.78 -outputlayer scr_pd47;
SELECT -outside scr_pd47 sblk _EPTMPL264078;
SELECT -enclose scr_pd45 _EPTMPL264078 -outputlayer scr_pd48;
NOT scr_pd43 scr_pd47 _EPTMPL264080;
SELECT -inside _EPTMPL264080 sblk _EPTMPL264081;
SELECT -enclose scr_pd48 _EPTMPL264081 -outputlayer scr_pd49;
SELECT -inside scr_pd47 scr_pd49 -outputlayer scr_pd51;
EDGE_LENGTH scr_pd51 -gt 1.13 _EPTMPL264084;
EDGE_EXPAND _EPTMPL264084 -outside_by 2.45 -outputlayer scr_pd52;
NOT scr_pd42 scr_pd52 _EPTMPL264086;
SELECT -inside _EPTMPL264086 sblk _EPTMPL264087;
SELECT -enclose scr_pd49 _EPTMPL264087 -eq 2 -outputlayer scr_pd53;
AND scr_pd42 scr_pd52 _EPTMPL264089;
SELECT -outside _EPTMPL264089 sblk _EPTMPL264090;
SELECT -enclose scr_pd53 _EPTMPL264090 -eq 2 -outputlayer dpdd_scr;
SELECT -inside scr_pd43 dpdd_scr -outputlayer dnpddscr;
SELECT -inside hvnwell dnwell -outputlayer hvnw_dnw;
HOLES -inner hvnw_dnw _EPTMPL264094;
SELECT -inside _EPTMPL264094 dntap_h1 -outputlayer hvn_dw_h;
SELECT -label "hvpwtrm" -textname "hvscr" -textlayer iddtxt _EPTMPL264096;
SELECT -inside _EPTMPL264096 dnw_esd3 -outputlayer dhpw_sc1;
SELECT -inside dhpw_sc1 hvn_dw_h -outputlayer dhpw_sc2;
VERTEX dhpw_sc2 -eq 8 _EPTMPL264099;
SIZE _EPTMPL264099 -by 1.71 -underover -outputlayer dhpw_sc3;
RECT_CHK dhpw_sc3 -eq 10.59 -aspect -gt 1 -outputlayer dhpw_sc4;
SIZE dhpw_sc4 -by 2 _EPTMPL264102;
AND scr_pdf sblk _EPTMPL264103;
SELECT -touch _EPTMPL264102 _EPTMPL264103 -eq 2 _EPTMPL264104;
SIZE _EPTMPL264104 -by 0.78 _EPTMPL264105;
NOT scr_pdf sblk _EPTMPL264106;
SELECT -touch _EPTMPL264105 _EPTMPL264106 -eq 2 _EPTMPL264107;
SELECT -inside dhpw_sc4 _EPTMPL264107 -outputlayer scr_hcw1;
SIZE scr_hcw1 -by 3.89 _EPTMPL264109;
SELECT -enclose _EPTMPL264109 scr_pdf -eq 2 _EPTMPL264110;
SELECT -enclose _EPTMPL264110 dhpw_sc4 -eq 1 _EPTMPL264111;
SELECT -inside dhpw_sc4 _EPTMPL264111 -outputlayer scr_hcw2;
SIZE scr_hcw2 -by 1 -outputlayer scr_hc31;
EDGE_BOOLEAN -coincident_only scr_hc31 hvnwell _EPTMPL264114;
EDGE_EXPAND _EPTMPL264114 -inside_by 1 -outputlayer scr_hc32;
EDGE_LENGTH scr_hcw2 -gt 10.59 _EPTMPL264116;
EDGE_EXPAND _EPTMPL264116 -outside_by 1 -outputlayer scr_hc33;
SELECT -inside scr_hc33 scr_hc32 _EPTMPL264118;
SELECT -enclose scr_hc31 _EPTMPL264118 -eq 2 _EPTMPL264119;
SELECT -inside dhpw_sc4 _EPTMPL264119 -outputlayer scr_hcw3;
SELECT -enclose scr_hcw3 diff -eq 3 _EPTMPL264121;
SIZE scr_hcw3 -by -1.5 _EPTMPL264122;
SELECT -enclose _EPTMPL264122 diff -eq 3 _EPTMPL264123;
SELECT -enclose _EPTMPL264121 _EPTMPL264123 _EPTMPL264124;
SELECT -enclose scr_hcw3 _EPTMPL264124 -outputlayer scr_hc41;
AND scr_hc41 pdiff1 _EPTMPL264126;
RECT_CHK _EPTMPL264126 -eq 2.69 -outputlayer scr_hc42;
AND scr_hc41 ndiff1 _EPTMPL264128;
RECT_CHK _EPTMPL264128 -eq 1.89 -outputlayer scr_hc43;
EDGE_LENGTH scr_hc42 -gt 2.69 _EPTMPL264130;
EDGE_EXPAND _EPTMPL264130 -outside_by 0.56 _EPTMPL264131;
SELECT -touch _EPTMPL264131 scr_hc43 -eq 1 -outputlayer scr_hc44;
SELECT -enclose scr_hc41 scr_hc44 -eq 2 _EPTMPL264133;
SELECT -inside dhpw_sc1 _EPTMPL264133 -outputlayer scr_hc45;
EDGE_LENGTH scr_hc42 -eq 2.69 _EPTMPL264135;
EDGE_EXPAND _EPTMPL264135 -inside_by 1.42 _EPTMPL264136;
NOT scr_hc42 _EPTMPL264136 -outputlayer scr_hc46;
SELECT -outside scr_hc46 sblk _EPTMPL264138;
SELECT -enclose scr_hc45 _EPTMPL264138 -outputlayer scr_hc48;
NOT scr_hc42 scr_hc46 _EPTMPL264140;
SELECT -inside _EPTMPL264140 sblk _EPTMPL264141;
SELECT -enclose scr_hc48 _EPTMPL264141 -outputlayer scr_hc49;
SELECT -inside scr_hc46 scr_hc49 -outputlayer scr_hc51;
EDGE_LENGTH scr_hc51 -gt 2.69 _EPTMPL264144;
EDGE_EXPAND _EPTMPL264144 -outside_by 1.67 -outputlayer scr_hc52;
NOT scr_hc43 scr_hc52 _EPTMPL264146;
SELECT -inside _EPTMPL264146 sblk _EPTMPL264147;
SELECT -enclose scr_hc49 _EPTMPL264147 -eq 2 -outputlayer scr_hc53;
AND scr_hc43 scr_hc52 _EPTMPL264149;
SELECT -outside _EPTMPL264149 sblk _EPTMPL264150;
SELECT -enclose scr_hc53 _EPTMPL264150 -eq 2 -outputlayer dhpc_scr;
RECT_CHK dhpw_sc3 -eq 12.87 -aspect -gt 1 -outputlayer dhpw_sc5;
AND dnw_esd3 pwiso -outputlayer dpw_sc5;
AND dpw_sc5 pdiff1 -outputlayer scr_pdf1;
SIZE dhpw_sc5 -by 3 _EPTMPL264155;
AND scr_pdf1 sblk _EPTMPL264156;
SELECT -touch _EPTMPL264155 _EPTMPL264156 -eq 2 _EPTMPL264157;
SIZE _EPTMPL264157 -by 0.22 _EPTMPL264158;
NOT scr_pdf1 sblk _EPTMPL264159;
SELECT -touch _EPTMPL264158 _EPTMPL264159 -eq 2 _EPTMPL264160;
SELECT -inside dhpw_sc5 _EPTMPL264160 -outputlayer scr_haw1;
SIZE scr_haw1 -by 4.23 _EPTMPL264162;
SELECT -enclose _EPTMPL264162 scr_pdf1 -eq 2 _EPTMPL264163;
SELECT -enclose _EPTMPL264163 dhpw_sc5 -eq 1 _EPTMPL264164;
SELECT -inside dhpw_sc5 _EPTMPL264164 -outputlayer scr_haw2;
SIZE scr_haw2 -by 2 -outputlayer scr_ha31;
EDGE_BOOLEAN -coincident_only scr_ha31 pwiso _EPTMPL264167;
EDGE_EXPAND _EPTMPL264167 -inside_by 2 -outputlayer scr_ha32;
EDGE_LENGTH scr_haw2 -gt 12.87 _EPTMPL264169;
EDGE_EXPAND _EPTMPL264169 -outside_by 2 -outputlayer scr_ha33;
SELECT -inside scr_ha32 scr_ha33 _EPTMPL264171;
SELECT -enclose scr_ha31 _EPTMPL264171 -eq 2 _EPTMPL264172;
SELECT -inside dhpw_sc5 _EPTMPL264172 -outputlayer scr_haw3;
EDGE_LENGTH scr_haw3 -eq 12.87 _EPTMPL264174;
EDGE_EXPAND _EPTMPL264174 -outside_by 0.5 _EPTMPL264175;
OR scr_haw3 _EPTMPL264175 -outputlayer scr_haw4;
SELECT -enclose scr_haw3 diff -eq 3 _EPTMPL264177;
SIZE scr_haw4 -by -4 _EPTMPL264178;
SELECT -enclose _EPTMPL264178 diff -eq 3 _EPTMPL264179;
SELECT -enclose _EPTMPL264177 _EPTMPL264179 _EPTMPL264180;
SELECT -enclose scr_haw3 _EPTMPL264180 -outputlayer scr_ha41;
AND scr_ha41 pdiff1 _EPTMPL264182;
RECT_CHK _EPTMPL264182 -eq 1.09 -outputlayer scr_ha42;
AND scr_ha41 ndiff1 _EPTMPL264184;
RECT_CHK _EPTMPL264184 -eq 1.57 -outputlayer scr_ha43;
EDGE_LENGTH scr_ha42 -gt 1.09 _EPTMPL264186;
EDGE_EXPAND _EPTMPL264186 -outside_by 0.56 _EPTMPL264187;
SELECT -touch _EPTMPL264187 scr_ha43 -eq 1 -outputlayer scr_ha44;
SELECT -enclose scr_ha41 scr_ha44 -eq 2 _EPTMPL264189;
SELECT -inside dhpw_sc1 _EPTMPL264189 -outputlayer scr_ha45;
EDGE_LENGTH scr_ha43 -eq 1.57 _EPTMPL264191;
EDGE_EXPAND _EPTMPL264191 -inside_by 0.64 _EPTMPL264192;
NOT scr_ha43 _EPTMPL264192 -outputlayer scr_ha46;
SIZE scr_ha46 -by -0.22 -outputlayer scr_ha47;
SELECT -outside scr_ha47 sblk _EPTMPL264195;
SELECT -enclose scr_ha45 _EPTMPL264195 -outputlayer scr_ha48;
NOT scr_ha43 scr_ha47 _EPTMPL264197;
SELECT -inside _EPTMPL264197 sblk _EPTMPL264198;
SELECT -enclose scr_ha48 _EPTMPL264198 -outputlayer scr_ha49;
SELECT -outside scr_ha42 sblk _EPTMPL264200;
SELECT -enclose scr_ha49 _EPTMPL264200 -eq 2 -outputlayer dhpa_scr;
SELECT -label "hvpwtrm" -textname "hvscr1" -textlayer iddtxt _EPTMPL264202;
SELECT -inside _EPTMPL264202 dnw_esd3 -outputlayer dhpw_s11;
SELECT -inside dhpw_s11 hvn_dw_h -outputlayer dhpw_s12;
VERTEX dhpw_s12 -eq 8 _EPTMPL264205;
SIZE _EPTMPL264205 -by 1.71 -underover -outputlayer dhpw_s13;
RECT_CHK dhpw_s13 -eq 12.39 -aspect -gt 1 -outputlayer dhpw_s14;
AND dnw_esd3 hvpwtrm -outputlayer dhpw_s15;
NOT dhpw_s15 dhpw_s14 -outputlayer dhpw_s16;
AND dhpw_s16 pdiff1 -outputlayer scr_pdf2;
SIZE dhpw_s14 -by 3 _EPTMPL264211;
SELECT -touch _EPTMPL264211 dhpw_s16 -eq 2 _EPTMPL264212;
SIZE _EPTMPL264212 -by 1 _EPTMPL264213;
SELECT -touch _EPTMPL264213 scr_pdf2 -eq 2 _EPTMPL264214;
SELECT -inside dhpw_s14 _EPTMPL264214 -outputlayer scr_hbw1;
SIZE scr_hbw1 -by 5.09 _EPTMPL264216;
SELECT -enclose _EPTMPL264216 scr_pdf2 -eq 2 _EPTMPL264217;
SELECT -enclose _EPTMPL264217 dhpw_s14 -eq 1 _EPTMPL264218;
SELECT -inside dhpw_s14 _EPTMPL264218 -outputlayer scr_hbw2;
SIZE scr_hbw2 -by 0.8 -outputlayer scr_hb31;
EDGE_BOOLEAN -coincident_only scr_hb31 hvnwell _EPTMPL264221;
EDGE_EXPAND _EPTMPL264221 -inside_by 0.8 -outputlayer scr_hb32;
EDGE_LENGTH scr_hbw2 -gt 12.39 _EPTMPL264223;
EDGE_EXPAND _EPTMPL264223 -outside_by 0.8 -outputlayer scr_hb33;
SELECT -inside scr_hb32 scr_hb33 _EPTMPL264225;
SELECT -enclose scr_hb31 _EPTMPL264225 -eq 2 _EPTMPL264226;
SELECT -inside dhpw_s14 _EPTMPL264226 -outputlayer scr_hbw3;
EDGE_LENGTH scr_hbw3 -eq 12.39 _EPTMPL264228;
EDGE_EXPAND _EPTMPL264228 -outside_by 0.5 _EPTMPL264229;
OR scr_hbw3 _EPTMPL264229 -outputlayer scr_hbw4;
SELECT -enclose scr_hbw3 diff -eq 3 _EPTMPL264231;
SIZE scr_hbw4 -by -4 _EPTMPL264232;
SELECT -enclose _EPTMPL264232 diff -eq 3 _EPTMPL264233;
SELECT -enclose _EPTMPL264231 _EPTMPL264233 _EPTMPL264234;
SELECT -enclose scr_hbw3 _EPTMPL264234 -outputlayer scr_hb41;
AND scr_hb41 pdiff1 _EPTMPL264236;
RECT_CHK _EPTMPL264236 -eq 1.09 -outputlayer scr_hb42;
AND scr_hb41 ndiff1 _EPTMPL264238;
RECT_CHK _EPTMPL264238 -eq 1.09 -outputlayer scr_hb43;
EDGE_LENGTH scr_hb43 -gt 1.09 _EPTMPL264240;
EDGE_EXPAND _EPTMPL264240 -outside_by 0.56 _EPTMPL264241;
SELECT -touch _EPTMPL264241 scr_hb42 -eq 1 -outputlayer scr_hb44;
SELECT -enclose scr_hb41 scr_hb44 -eq 2 _EPTMPL264243;
SELECT -inside dhpw_s11 _EPTMPL264243 -outputlayer dhpb_scr;
OR dhpb_scr dhpc_scr _EPTMPL264245;
OR dhpa_scr _EPTMPL264245 -outputlayer dhpw_scr;
SELECT -enclose hvn_dw_h dhpa_scr _EPTMPL264247;
SELECT -inside pwiso _EPTMPL264247 -outputlayer ip_screx;
SELECT -enclose hvn_dw_h dhpb_scr _EPTMPL264249;
SELECT -inside dhpw_s15 _EPTMPL264249 -outputlayer hp_scre1;
OR dhpc_scr hp_scre1 -outputlayer hp_screx;
OR nedi_al pedx -outputlayer dmos_gat;
SELECT -interact dnwtrm dmos_gat -outputlayer dnwtrm_d;
NOT dnwtrm_d dmos_gat -outputlayer dmos_dnx;
OR pdd dmos_gat -outputlayer dmos_pwx;
AND phodef diodef -outputlayer phodio;
AND sblk ndiff1 _EPTMPL264257;
NOT _EPTMPL264257 anwelft _EPTMPL264258;
NOT _EPTMPL264258 phodio -outputlayer rdn111;
NOT rdn111 qnva _EPTMPL264260;
NOT _EPTMPL264260 pwblk_pur _EPTMPL264261;
OR qnv_sblk qnvz _EPTMPL264262;
NOT _EPTMPL264261 _EPTMPL264262 -outputlayer rdn11;
SIZE niscr_d3 -by 1.7 _EPTMPL264264;
SELECT -touch _EPTMPL264264 hvpwell _EPTMPL264265;
SIZE _EPTMPL264265 -by 0.43 _EPTMPL264266;
SELECT -touch _EPTMPL264266 rdn11 -eq 2 _EPTMPL264267;
SELECT -inside dnwell _EPTMPL264267 -outputlayer niscr_dw;
SIZE niscr_dw -by 3.62 _EPTMPL264269;
OR _EPTMPL264269 dnpddscr _EPTMPL264270;
OR dhpa_scr dhpc_scr _EPTMPL264271;
OR _EPTMPL264270 _EPTMPL264271 _EPTMPL264272;
SELECT -inside rdn11 _EPTMPL264272 -outputlayer rn_screx;
SELECT -enclose hvpwell rn_screx -outputlayer niscr_hp;
HOLES -inner niscr_hp _EPTMPL264275;
AND niscr_hp pdiff1 _EPTMPL264276;
HOLES -inner _EPTMPL264276 _EPTMPL264277;
AND _EPTMPL264275 _EPTMPL264277 -outputlayer niscr_hl;
NOT rdn11 rn_screx _EPTMPL264279;
NOT _EPTMPL264279 qpvascr1 _EPTMPL264280;
NOT _EPTMPL264280 qpvhbsc1 -outputlayer rdn1;
EXTE rdn1 gate -lt 0.005 -abut -lt 90 -single_point -output positive2 _EPTMPL264282;
EDGE_EXPAND _EPTMPL264282 -outside_by 0.005 -outputlayer rdn_g1;
SELECT -outside rdn1 rdn_g1 -outputlayer rdn_a1;
SELECT -outside rdn1 rdn_a1 -outputlayer rdn2;
NOT rdn2 rdn_g1 -outputlayer rdn_g21;
SELECT -inside rdn_g21 hvpwell -outputlayer rdn_esdg;
NOT rdn_g21 rdn_esdg -outputlayer rdn_g2;
NOT rdn_a1 mv -outputlayer rdn3;
NOT rdn3 dnw_all -outputlayer rdn;
AND rdn3 dnw_all -outputlayer rdni;
NOT rdn_g2 mv -outputlayer rdn_g3;
NOT rdn_g3 dnw_all -outputlayer rdn_g;
AND rdn_g3 dnw_all -outputlayer rdn_gi;
AND rdn_a1 mv -outputlayer rdn4;
NOT rdn4 dnw_all -outputlayer rdnm;
AND rdn4 dnw_all -outputlayer rdnmi;
AND rdn_g2 mv -outputlayer rdn_g4;
NOT rdn_g4 dnw_all -outputlayer rdnm_g;
AND rdn_g4 dnw_all -outputlayer rdnm_gi;
OR rdn_a1 rdn_g21 -outputlayer rdn_a;
NOT ndiff1 rdn_a -outputlayer ndiff;
AND sblk pdiff1 _EPTMPL264303;
AND _EPTMPL264303 anwelft _EPTMPL264304;
NOT _EPTMPL264304 phodio -outputlayer rdp11;
NOT rdp11 nwell _EPTMPL264306;
AND _EPTMPL264306 hvnw_dnw -outputlayer rdp1_io;
NOT rdp11 nwell _EPTMPL264308;
AND hnw hvnwell _EPTMPL264309;
AND _EPTMPL264308 _EPTMPL264309 -outputlayer rdp1_esd;
EXTE rdp1_io gate -lt 0.005 -abut -lt 90 -single_point -output positive2 _EPTMPL264311;
EDGE_EXPAND _EPTMPL264311 -outside_by 0.005 -outputlayer rdp_iog1;
EXTE rdp1_esd gate -lt 0.005 -abut -lt 90 -single_point -output positive2 _EPTMPL264313;
EDGE_EXPAND _EPTMPL264313 -outside_by 0.005 -outputlayer rdp_esg1;
SELECT -outside rdp1_io rdp_iog1 -outputlayer rdp_ioa1;
SELECT -outside rdp1_io rdp_ioa1 -outputlayer rdp2_io;
NOT rdp2_io rdp_iog1 -outputlayer rdp_io_g;
SELECT -outside rdp1_esd rdp_esg1 -outputlayer rdp_esa1;
SELECT -outside rdp1_esd rdp_esa1 -outputlayer rdp2_esd;
NOT rdp2_esd rdp_esg1 -outputlayer rdp_esdg;
SELECT -enclose hvn_dw_h dhpw_scr _EPTMPL264321;
SELECT -interact hvnwell _EPTMPL264321 _EPTMPL264322;
SELECT -enclose hvnwell rdp_io_g _EPTMPL264323;
OR _EPTMPL264322 _EPTMPL264323 -outputlayer hn_screx;
AND rdp11 nwell _EPTMPL264325;
OR qnvb_sb qnvz_dpl _EPTMPL264326;
AND qpvh_71 qpvh_82 _EPTMPL264327;
OR _EPTMPL264326 _EPTMPL264327 _EPTMPL264328;
NOT _EPTMPL264325 _EPTMPL264328 -outputlayer rdp1;
EXTE rdp1 gate -lt 0.005 -abut -lt 90 -single_point -output positive2 _EPTMPL264330;
EDGE_EXPAND _EPTMPL264330 -outside_by 0.005 -outputlayer rdp_g1;
SELECT -outside rdp1 rdp_g1 -outputlayer rdp_a1;
SELECT -outside rdp1 rdp_a1 -outputlayer rdp2;
NOT rdp2 rdp_g1 -outputlayer rdp_g2;
NOT rdp_a1 mv -outputlayer rdp3;
NOT rdp3 dnw_all -outputlayer rdp;
AND rdp3 dnw_all -outputlayer rdpi;
NOT rdp_g2 mv -outputlayer rdp_g3;
NOT rdp_g3 dnw_all -outputlayer rdp_g;
AND rdp_g3 dnw_all -outputlayer rdp_gi;
AND rdp_a1 mv -outputlayer rdp4;
NOT rdp4 dnw_all -outputlayer rdpm;
AND rdp4 dnw_all -outputlayer rdpmi;
AND rdp_g2 mv -outputlayer rdp_g4;
NOT rdp_g4 dnw_all -outputlayer rdpm_g;
AND rdp_g4 dnw_all -outputlayer rdpm_gi;
OR rdp_io_g rdp_esdg _EPTMPL264347;
OR rdp_g2 _EPTMPL264347 _EPTMPL264348;
OR rdp_a1 _EPTMPL264348 -outputlayer rdp_a;
NOT pdiff1 rdp_a -outputlayer pdiff2;
NOT pdiff2 davl_c2 -outputlayer pdiff;
OR rdp_iog1 rdp_esg1 _EPTMPL264352;
OR rdp_g1 _EPTMPL264352 _EPTMPL264353;
OR rdn_g1 _EPTMPL264353 -outputlayer res_corr;
EXPAND_TEXT_ORIGIN -textname tag_60v -textlayer idftxt -by 0.005 -outputlayer tdf_60;
EXPAND_TEXT_ORIGIN -textname tag_25v -textlayer idftxt -by 0.005 -outputlayer tdf_25;
OR tdf_60 tdf_25 -outputlayer df_vlbl;
AND hres poly1 _EPTMPL264358;
AND _EPTMPL264358 sblk -outputlayer rnp1h;
AND mres poly1 -outputlayer rpp1k1;
OR rnp1h rpp1k1 _EPTMPL264361;
NOT poly1 _EPTMPL264361 _EPTMPL264362;
AND sblk _EPTMPL264362 _EPTMPL264363;
NOT _EPTMPL264363 gate -outputlayer rp_11;
NOT rp_11 implt -outputlayer dpol_1;
SELECT -interact dpol_1 nimp -eq 1 -outputlayer dpol_2;
SELECT -interact dpol_2 pimp -eq 1 -outputlayer dpol_3;
SELECT -inside dpol_3 diodef -outputlayer dpol;
SELECT -outside rp_11 dpol -outputlayer rp_1;
EXTE rp_1 gate -lt 0.005 -abut -lt 90 -single_point -output positive2 _EPTMPL264370;
EDGE_EXPAND _EPTMPL264370 -outside_by 0.22 -outputlayer rp_2;
EXTE rp_1 rpp1k1 -lt 0.005 -abut -lt 90 -single_point -output positive2 _EPTMPL264372;
EDGE_EXPAND _EPTMPL264372 -outside_by 0.22 -outputlayer rp_7;
NOT rp_1 rp_2 -outputlayer rp_5;
AND rp_5 nimp -outputlayer rnp1;
AND rp_5 pimp _EPTMPL264376;
NOT _EPTMPL264376 rp_7 -outputlayer rpp1;
OR rnp1 rpp1 -outputlayer poly1re1;
OR rnp1h rpp1k1 _EPTMPL264379;
OR poly1re1 _EPTMPL264379 -outputlayer poly1re2;
NOT poly1 poly1re2 _EPTMPL264381;
NOT _EPTMPL264381 dpol -outputlayer p1trm1;
AND p1rdef p1trm1 _EPTMPL264383;
AND _EPTMPL264383 pimp _EPTMPL264384;
NOT _EPTMPL264384 gate -outputlayer rpp1s_a1;
EDGE_BOOLEAN -inside rpp1 poly1 _EPTMPL264386;
EDGE_EXPAND _EPTMPL264386 -by 0.22 -outputlayer rpp1s_a2;
NOT rpp1s_a1 rpp1s_a2 -outputlayer rpp1s;
NOT p1trm1 rpp1s -outputlayer p1trm2;
AND p1rdef p1trm2 _EPTMPL264390;
SELECT -label "_EPTMPL264390" -textname "pfuse" -textlayer id_txt -outputlayer pfuse_0;
RECT_CHK pfuse_0 -eq 0.18 -by -eq 0.8 -outputlayer pfuse1;
EDGE_LENGTH pfuse1 -eq 0.18 _EPTMPL264393;
EDGE_EXPAND _EPTMPL264393 -outside_by 0.54 _EPTMPL264394;
OR _EPTMPL264394 pfuse1 _EPTMPL264395;
SIZE _EPTMPL264395 -by 0.84 -outputlayer pfuse2;
EDGE_LENGTH pfuse1 -eq 0.8 _EPTMPL264397;
EDGE_EXPAND _EPTMPL264397 -outside_by 0.84 _EPTMPL264398;
NOT pfuse2 _EPTMPL264398 -outputlayer pfuse3;
SELECT -enclose poly1 pfuse1 -eq 1 -outputlayer pfuse41;
SELECT -inside pfuse41 pfuse3 _EPTMPL264401;
SELECT -inside pfuse3 pfuse41 _EPTMPL264402;
AND _EPTMPL264401 _EPTMPL264402 -outputlayer pfuse4;
AND pfuse4 cont _EPTMPL264404;
SIZE _EPTMPL264404 -by 0.13 -overunder -outputlayer pfuse5;
EDGE_LENGTH pfuse1 -eq 0.18 _EPTMPL264406;
EDGE_EXPAND _EPTMPL264406 -outside_by 0.06 -outputlayer pfuse10;
SIZE pfuse10 -by 0.62 _EPTMPL264408;
AND _EPTMPL264408 pfuse4 _EPTMPL264409;
NOT _EPTMPL264409 pfuse1 -outputlayer pfuse11;
SIZE pfuse11 -by -0.1 -outputlayer pfuse12;
OR pfuse5 pfuse12 -outputlayer pfuse14;
RECT_CHK pfuse14 -eq 1.66 -by -eq 1.18 -outputlayer pfuse16;
SELECT -enclose pfuse4 pfuse16 -eq 2 _EPTMPL264414;
SELECT -inside pfuse1 _EPTMPL264414 -outputlayer pfuse;
SIZE pfuse -by 1.7 _EPTMPL264416;
AND _EPTMPL264416 nwell -outputlayer pfuse_nw;
NOT p1trm2 pfuse -outputlayer p1trm3;
EXPAND_TEXT_ORIGIN -textname tag_60v -textlayer ip1txt -by 0.005 -outputlayer tp1_60;
EXPAND_TEXT_ORIGIN -textname tag_25v -textlayer ip1txt -by 0.005 -outputlayer tp1_25;
OR tp1_60 tp1_25 -outputlayer p1_vlbl;
SELECT -label "rpp1k1" -textname "rpp1k1_3" -textlayer id_txt -outputlayer rpp1k1_3;
NOT rpp1k1 rpp1k1_3 -outputlayer rpp1k1_2;
NOT rpp1k1_3 anwell -outputlayer rpp1k1_s;
AND rpp1k1_3 pwitrm -outputlayer rpp1k1_p;
AND rpp1k1_3 pdf -outputlayer rpp1k1fp;
AND rpp1k1_3 anwelft -outputlayer rpp1k1_x;
AND rpp1k1_x nwtrm -outputlayer rpp1k1_n;
AND rpp1k1_x dnwtrm -outputlayer rpp1k1_d;
AND rpp1k1_x hvnwtrm -outputlayer rpp1k1_h;
AND rpp1k1_x hnw -outputlayer rpp1k1hn;
AND rpp1k1_x ndftrm -outputlayer rpp1k1fn;
SELECT -label "rnp1h" -textname "rnp1h_3" -textlayer id_txt -outputlayer rnp1h_3;
NOT rnp1h rnp1h_3 -outputlayer rnp1h_2;
NOT rnp1h_3 anwell -outputlayer rnp1h_s;
AND rnp1h_3 pwitrm -outputlayer rnp1h_p;
AND rnp1h_3 pdf -outputlayer rnp1hfp;
AND rnp1h_3 anwelft -outputlayer rnp1h_x;
AND rnp1h_x nwtrm -outputlayer rnp1h_n;
AND rnp1h_x dnwtrm -outputlayer rnp1h_d;
AND rnp1h_x hvnwtrm -outputlayer rnp1h_h;
AND rnp1h_x hnw -outputlayer rnp1hhn;
AND rnp1h_x ndftrm -outputlayer rnp1hfn;
SELECT -label "rnp1" -textname "rnp1_3" -textlayer id_txt -outputlayer rnp1_3;
NOT rnp1 rnp1_3 -outputlayer rnp1_2;
NOT rnp1_3 anwell -outputlayer rnp1_s;
AND rnp1_3 pwitrm -outputlayer rnp1_p;
AND rnp1_3 pdf -outputlayer rnp1fp;
AND rnp1_3 anwelft -outputlayer rnp1_x;
AND rnp1_x nwtrm -outputlayer rnp1_n;
AND rnp1_x dnwtrm -outputlayer rnp1_d;
AND rnp1_x hvnwtrm -outputlayer rnp1_h;
AND rnp1_x hnw -outputlayer rnp1hn;
AND rnp1_x ndftrm -outputlayer rnp1fn;
SELECT -label "rpp1" -textname "rpp1_3" -textlayer id_txt -outputlayer rpp1_3;
NOT rpp1 rpp1_3 -outputlayer rpp1_2;
NOT rpp1_3 anwell -outputlayer rpp1_s;
AND rpp1_3 pwitrm -outputlayer rpp1_p;
AND rpp1_3 pdf -outputlayer rpp1fp;
AND rpp1_3 anwelft -outputlayer rpp1_x;
AND rpp1_x nwtrm -outputlayer rpp1_n;
AND rpp1_x dnwtrm -outputlayer rpp1_d;
AND rpp1_x hvnwtrm -outputlayer rpp1_h;
AND rpp1_x hnw -outputlayer rpp1hn;
AND rpp1_x ndftrm -outputlayer rpp1fn;
SELECT -label "rpp1s" -textname "rpp1s_3" -textlayer id_txt -outputlayer rpp1s_3;
NOT rpp1s rpp1s_3 -outputlayer rpp1s_2;
NOT rpp1s_3 anwell -outputlayer rpp1s_s;
AND rpp1s_3 pwitrm -outputlayer rpp1s_p;
AND rpp1s_3 pdf -outputlayer rpp1sfp;
AND rpp1s_3 anwelft -outputlayer rpp1s_x;
AND rpp1s_x nwtrm -outputlayer rpp1s_n;
AND rpp1s_x dnwtrm -outputlayer rpp1s_d;
AND rpp1s_x hvnwtrm -outputlayer rpp1s_h;
AND rpp1s_x hnw -outputlayer rpp1shn;
AND rpp1s_x ndftrm -outputlayer rpp1sfn;
AND met1sl m1rdef -outputlayer rm1;
AND met2sl m2rdef -outputlayer rm2;
NOT met1sl rm1 -outputlayer m1trm1;
NOT met2sl rm2 -outputlayer m2trm1;
EXPAND_TEXT_ORIGIN -textname tag_60v -textlayer id1txt -by 0.005 -outputlayer tm1_60;
EXPAND_TEXT_ORIGIN -textname tag_25v -textlayer id1txt -by 0.005 -outputlayer tm1_25;
OR tm1_60 tm1_25 -outputlayer m1_vlbl;
EXPAND_TEXT_ORIGIN -textname tag_60v -textlayer id2txt -by 0.005 -outputlayer tm2_60;
EXPAND_TEXT_ORIGIN -textname tag_25v -textlayer id2txt -by 0.005 -outputlayer tm2_25;
OR tm2_60 tm2_25 -outputlayer m2_vlbl;
AND met3sl m3rdef -outputlayer rm3;
NOT met3sl rm3 -outputlayer m3trm1;
EXPAND_TEXT_ORIGIN -textname tag_60v -textlayer id3txt -by 0.005 -outputlayer tm3_60;
EXPAND_TEXT_ORIGIN -textname tag_25v -textlayer id3txt -by 0.005 -outputlayer tm3_25;
OR tm3_60 tm3_25 -outputlayer m3_vlbl;
AND met4sl m4rdef -outputlayer rm4;
NOT met4sl rm4 -outputlayer m4trm1;
EXPAND_TEXT_ORIGIN -textname tag_60v -textlayer id4txt -by 0.005 -outputlayer tm4_60;
EXPAND_TEXT_ORIGIN -textname tag_25v -textlayer id4txt -by 0.005 -outputlayer tm4_25;
OR tm4_60 tm4_25 -outputlayer m4_vlbl;
AND mettsl mtrdef -outputlayer rmtp;
NOT mettsl rmtp -outputlayer mttrm1;
EXPAND_TEXT_ORIGIN -textname tag_60v -textlayer idttxt -by 0.005 -outputlayer tmt_60;
EXPAND_TEXT_ORIGIN -textname tag_25v -textlayer idttxt -by 0.005 -outputlayer tmt_25;
OR tmt_60 tmt_25 -outputlayer mt_vlbl;
AND mettpl mlrdef -outputlayer rmtpl;
NOT mettpl rmtpl -outputlayer mltrm;
EXPAND_TEXT_ORIGIN -textname tag_60v -textlayer idltxt -by 0.005 -outputlayer tml_60;
EXPAND_TEXT_ORIGIN -textname tag_25v -textlayer idltxt -by 0.005 -outputlayer tml_25;
OR tml_60 tml_25 -outputlayer ml_vlbl;
AND capm met4sl -outputlayer cmim;
AND capmh met4sl -outputlayer cmimh;
AND capm23f met2sl -outputlayer cmim23f;
AND capmh23f met2sl -outputlayer cmimh23f;
AND capm34f met3sl -outputlayer cmim34f;
AND capmh34f met3sl -outputlayer cmimh34f;
AND capm2 met2sl -outputlayer cdmm;
AND capm3 met2sl -outputlayer ctmm;
AND capmh2 met2sl -outputlayer cdmmh;
AND capmh3 met2sl -outputlayer ctmmh;
RECT_CHK capdef -eq 4.46 -by -eq 10.78 -outputlayer capdf_r;
RECT_CHK capdef -eq 5.74 -by -eq 11.08 -outputlayer capdfa_r;
AND capdef m1trm1 _EPTMPL264519;
AND _EPTMPL264519 m2trm1 -outputlayer capsf2;
VERTEX capsf2 -eq 20 _EPTMPL264521;
SELECT -enclose _EPTMPL264521 via1 -eq 80 -outputlayer capsf21;
SELECT -enclose capdf_r capsf21 -eq 2 _EPTMPL264523;
AND _EPTMPL264523 p1trm3 -outputlayer capsf22;
VERTEX capsf22 -eq 20 _EPTMPL264525;
SELECT -enclose _EPTMPL264525 cont -eq 8 -outputlayer capsf23;
SELECT -label "capdf_r" -textname "csf2p" -textlayer idctxt _EPTMPL264527;
SELECT -enclose _EPTMPL264527 capsf23 -eq 2 -outputlayer d_csf2p;
NOT capsf21 d_csf2p _EPTMPL264529;
AND _EPTMPL264529 m3trm1 -outputlayer capsf3;
VERTEX capsf3 -eq 20 _EPTMPL264531;
SELECT -enclose _EPTMPL264531 via2 -eq 76 -outputlayer capsf31;
SELECT -enclose capdf_r capsf31 -eq 2 _EPTMPL264533;
AND _EPTMPL264533 p1trm3 -outputlayer capsf32;
VERTEX capsf32 -eq 20 _EPTMPL264535;
SELECT -enclose _EPTMPL264535 cont -eq 8 -outputlayer capsf33;
SELECT -label "capdf_r" -textname "csf3p" -textlayer idctxt _EPTMPL264537;
SELECT -enclose _EPTMPL264537 capsf33 -eq 2 -outputlayer d_csf3p;
NOT capsf31 d_csf3p -outputlayer capsf34;
SELECT -label "capdf_r" -textname "csf3" -textlayer idctxt _EPTMPL264540;
SELECT -enclose _EPTMPL264540 capsf34 -eq 2 -outputlayer d_csf3;
SELECT -label "capdfa_r" -textname "csf3a" -textlayer idctxt _EPTMPL264542;
SELECT -enclose _EPTMPL264542 capsf34 -eq 2 -outputlayer d_csf3a;
OR d_csf3 d_csf3a -outputlayer csf3_ax;
VERTEX capsf2 -eq 20 _EPTMPL264545;
SELECT -enclose _EPTMPL264545 via1 -eq 76 -outputlayer capsf41;
SELECT -enclose capdf_r capsf41 -eq 2 _EPTMPL264547;
AND _EPTMPL264547 m3trm1 -outputlayer capsf42;
VERTEX capsf42 -eq 20 _EPTMPL264549;
SELECT -enclose _EPTMPL264549 via2 -eq 80 -outputlayer capsf43;
SELECT -enclose capdf_r capsf43 -eq 2 _EPTMPL264551;
AND _EPTMPL264551 m4trm1 -outputlayer capsf44;
VERTEX capsf44 -eq 20 _EPTMPL264553;
SELECT -enclose _EPTMPL264553 via3 -eq 76 -outputlayer capsf45;
SELECT -label "capdf_r" -textname "csf4" -textlayer idctxt _EPTMPL264555;
SELECT -enclose _EPTMPL264555 capsf45 -eq 2 -outputlayer d_csf4;
SELECT -enclose capdfa_r capsf41 -eq 2 _EPTMPL264557;
AND _EPTMPL264557 m3trm1 -outputlayer capsf42a;
VERTEX capsf42a -eq 20 _EPTMPL264559;
SELECT -enclose _EPTMPL264559 via2 -eq 80 -outputlayer capsf43a;
SELECT -enclose capdfa_r capsf43a -eq 2 _EPTMPL264561;
AND _EPTMPL264561 m4trm1 -outputlayer capsf44a;
VERTEX capsf44a -eq 20 _EPTMPL264563;
SELECT -enclose _EPTMPL264563 via3 -eq 76 -outputlayer capsf45a;
SELECT -label "capdfa_r" -textname "csf4a" -textlayer idctxt _EPTMPL264565;
SELECT -enclose _EPTMPL264565 capsf45a -eq 2 -outputlayer d_csf4a;
OR d_csf4 d_csf4a -outputlayer csf4_ax;
NOT capsf45 d_csf4 -outputlayer capsf55;
SELECT -enclose capdf_r capsf55 -eq 2 _EPTMPL264569;
AND _EPTMPL264569 mttrm1 -outputlayer capsf56;
VERTEX capsf56 -eq 12 _EPTMPL264571;
SELECT -enclose _EPTMPL264571 viatp -eq 4 -outputlayer capsf57;
SELECT -label "capdf_r" -textname "csft5" -textlayer idctxt _EPTMPL264573;
SELECT -enclose _EPTMPL264573 capsf57 -eq 2 -outputlayer d_csft5;
NOT capsf45a d_csf4a -outputlayer capsf55a;
SELECT -enclose capdfa_r capsf55a -eq 2 _EPTMPL264576;
AND _EPTMPL264576 mttrm1 -outputlayer capsf56a;
VERTEX capsf56a -eq 12 _EPTMPL264578;
SELECT -enclose _EPTMPL264578 viatp -eq 4 -outputlayer capsf57a;
SELECT -label "capdfa_r" -textname "csft5a" -textlayer idctxt _EPTMPL264580;
SELECT -enclose _EPTMPL264580 capsf57a -eq 2 -outputlayer d_csft5a;
OR d_csft5 d_csft5a -outputlayer csft5_ax;
COPY p1trm3 -outputlayer p1trm;
COPY m1trm1 -outputlayer m1trm;
COPY m2trm1 -outputlayer m2trm;
COPY m3trm1 -outputlayer m3trm;
COPY m4trm1 -outputlayer m4trm;
COPY mttrm1 -outputlayer mttrm;
SELECT -label "capsf2" -textname "N1" -textlayer idctxt -outputlayer m1atrm1;
SELECT -label "capsf2" -textname "N2" -textlayer idctxt -outputlayer m1btrm1;
STAMP m1atrm1 m1trm -outputlayer m1atrm;
STAMP m1btrm1 m1trm -outputlayer m1btrm;
AND p1trm sblk _EPTMPL264593;
SELECT -interact _EPTMPL264593 dpol -outputlayer p1_dpol;
AND p1_dpol nimp -outputlayer dpol_n;
AND p1_dpol pimp -outputlayer dpol_p;
NOT capdef d_csf2p _EPTMPL264597;
NOT _EPTMPL264597 d_csf3p _EPTMPL264598;
NOT _EPTMPL264598 d_csf3 _EPTMPL264599;
NOT _EPTMPL264599 d_csf3a -outputlayer capdfn1;
NOT capdfn1 d_csf4 _EPTMPL264601;
NOT _EPTMPL264601 d_csft5 -outputlayer capdfn2;
NOT capdfn2 d_csf4a _EPTMPL264603;
NOT _EPTMPL264603 d_csft5a -outputlayer capdfnf;
AND capdfnf p1trm _EPTMPL264605;
AND _EPTMPL264605 m1trm _EPTMPL264606;
AND _EPTMPL264606 m2trm _EPTMPL264607;
AND _EPTMPL264607 m3trm -outputlayer capsw3;
AND capsw3 p1trm -outputlayer capswp1;
AND capsw3 m1trm -outputlayer capswm1;
AND capsw3 m2trm -outputlayer capswm2;
AND capsw3 m3trm -outputlayer capswm3;
CONNECT capswp1 p1trm;
CONNECT capswm1 m1trm;
CONNECT capswm2 m2trm;
CONNECT capswm3 m3trm;
ENC capswp1 capswm2 -eq 0 -abut -eq 0 -connected -output region -outputlayer d_cswt1;
ENC capswm1 capswm3 -eq 0 -abut -eq 0 -connected -output region -outputlayer d_cswt2;
AND d_cswt1 d_cswt2 _EPTMPL264619;
SELECT -enclose capsw3 _EPTMPL264619 -outputlayer d_cswt31;
AND capsw3 m4trm -outputlayer capswm41;
AND capswm41 d_cswt31 -outputlayer capswm42;
STAMP capswm41 m4trm -outputlayer capswm43;
STAMP capswm42 capswm2 -outputlayer capswm44;
ENC capswm43 capswm44 -eq 0 -abut -eq 0 -connected -output region _EPTMPL264625;
SELECT -enclose capswm42 _EPTMPL264625 -outputlayer d_cswt41;
COPY d_cswt41 -outputlayer d_cswt4;
NOT d_cswt31 d_cswt4 -outputlayer d_cswt3;
VERTEX ptap_hol -eq 4 -outputlayer ptap_h4;
SELECT -enclose nwell pdiff -eq 1 -outputlayer qpv_nw1;
SELECT -enclose ptap_h4 qpv_nw1 -eq 1 -outputlayer qpv_ph1;
SELECT -inside qpv_nw1 qpv_ph1 -outputlayer qpv_nw2;
SIZE qpv_nw2 -by 0.38 -outputlayer qpv_nws;
SELECT -inside qpv_nws ptap_h4 -outputlayer qpv_nw3;
SELECT -inside ptap_h4 qpv_nw3 -outputlayer qpv_nw4;
AND qpv_nw3 qpv_nw4 -outputlayer qpv_nw5;
SELECT -inside pdiff qpv_nw5 -outputlayer qpv_pd1;
SELECT -inside -not qpv_pd1 diodef -outputlayer qpv_pd2;
VERTEX qpv_pd2 -eq 4 -outputlayer qpv_pd4;
SIZE qpv_pd4 -by 1.1 -outputlayer qpv_pds;
SELECT -inside ntap qpv_nw5 -outputlayer qpv_nt1;
SIZE qpv_nt1 -by 0.45 -outputlayer qpv_nt2;
HOLES -inner qpv_nt1 -outputlayer qpv_nt3;
VERTEX qpv_nt3 -eq 4 -outputlayer qpv_nt4;
SELECT -inside qpv_nt4 qpv_pds -outputlayer qpv_pd5;
SELECT -inside qpv_pd4 qpv_pd5 -outputlayer qpv_pd6;
SELECT -enclose qpv_nw5 qpv_nt2 -outputlayer qpv_nw6;
SELECT -enclose qpv_nw6 qpv_pd6 -outputlayer qpv_nw7;
SELECT -inside qpv_nw1 qpv_nw7 -outputlayer qpv_nw;
SELECT -inside qpv_pd6 qpv_nw -outputlayer qpv_pd;
SIZE qpv_pd -by 2.5 -outputlayer qpv_pdms;
SELECT -inside qpv_pdms mv -outputlayer qpv_pdm1;
OR mv hvgox _EPTMPL264653;
SELECT -outside qpv_pdms _EPTMPL264653 -outputlayer qpv_pdm2;
AREA qpv_pd -eq 4 -outputlayer qpva_d;
AREA qpv_pd -eq 25 -outputlayer qpvb_d;
AREA qpv_pd -eq 100 -outputlayer qpvc_d;
AREA qpv_nw -eq 36 -outputlayer qpva_w;
AREA qpv_nw -eq 81 -outputlayer qpvb_w;
AREA qpv_nw -eq 196 -outputlayer qpvc_w;
SELECT -inside qpva_d qpva_w -outputlayer qpva_a;
SELECT -inside qpvb_d qpvb_w -outputlayer qpvb_a;
SELECT -inside qpvc_d qpvc_w -outputlayer qpvc_a;
SELECT -inside qpva_a qpv_pdm1 -outputlayer qpvma;
SELECT -inside qpva_a qpv_pdm2 -outputlayer qpva;
SELECT -inside qpvb_a qpv_pdm1 -outputlayer qpvmb;
SELECT -inside qpvb_a qpv_pdm2 -outputlayer qpvb;
SELECT -inside qpvc_a qpv_pdm1 -outputlayer qpvmc;
SELECT -inside qpvc_a qpv_pdm2 -outputlayer qpvc;
NOT uvwin met2sl -outputlayer uvwin_1;
NOT uvwin_1 poly1 -outputlayer uvwin_0;
BBOX dphoc_1 _EPTMPL264672;
SIZE _EPTMPL264672 -by 4.82 -outputlayer dphoc_1e;
AND dphoc_1 met2sl -outputlayer dphoc_2;
SELECT -inside dphoc_1 dphoc_2 _EPTMPL264675;
SELECT -inside dphoc_2 dphoc_1 _EPTMPL264676;
AND _EPTMPL264675 _EPTMPL264676 _EPTMPL264677;
SELECT -enclose dphoc_1e _EPTMPL264677 -eq 1 -outputlayer dphoc0;
SELECT -outside dphoc_1 dphoc0 -outputlayer dphoc_31;
AND dphoc_31 uvwin_1 -outputlayer dphoc_3;
AND dphoc_3 poly1 -outputlayer dphoc_4;
SELECT -inside dphoc_3 dphoc_4 _EPTMPL264682;
SELECT -inside dphoc_4 dphoc_3 _EPTMPL264683;
AND _EPTMPL264682 _EPTMPL264683 _EPTMPL264684;
SELECT -enclose dphoc_1e _EPTMPL264684 -eq 1 -outputlayer dphocfp;
SELECT -enclose dphoc_1 uvwin_0 _EPTMPL264686;
SELECT -enclose dphoc_1e _EPTMPL264686 -eq 1 -outputlayer dphoc;
BBOX dphod_1 _EPTMPL264688;
SIZE _EPTMPL264688 -by 5 -outputlayer dphod_1e;
AND dphod_1 met2sl -outputlayer dphod_2;
SELECT -inside dphod_1 dphod_2 _EPTMPL264691;
SELECT -inside dphod_2 dphod_1 _EPTMPL264692;
AND _EPTMPL264691 _EPTMPL264692 _EPTMPL264693;
SELECT -enclose dphod_1e _EPTMPL264693 -eq 1 -outputlayer dphod0;
SELECT -outside dphod_1 dphod0 -outputlayer dphod_31;
AND dphod_31 uvwin_1 -outputlayer dphod_3;
AND dphod_3 poly1 -outputlayer dphod_4;
SELECT -inside dphod_3 dphod_4 _EPTMPL264698;
SELECT -inside dphod_4 dphod_3 _EPTMPL264699;
AND _EPTMPL264698 _EPTMPL264699 _EPTMPL264700;
SELECT -enclose dphod_1e _EPTMPL264700 -eq 1 -outputlayer dphodfp;
SELECT -enclose dphod_1 uvwin_0 _EPTMPL264702;
SELECT -enclose dphod_1e _EPTMPL264702 -eq 1 -outputlayer dphod;
AND nwtrm dphod_1 -outputlayer dphod_c;
NOT nwtrm dphod_1 -outputlayer dphod_nw;
NOT ndif anwelft -outputlayer ndif1;
OR rdn_a qnv_all qpvhscr qpvhbscr davl_c2 -outputlayer ndif21;
NOT ndif1 ndif21 -outputlayer ndif2;
NOT ndif2 hvpwell -outputlayer ndif3;
NOT poly1 bndiff _EPTMPL264710;
SELECT -outside ndif3 _EPTMPL264710 -outputlayer dn_1;
NOT dn_1 dnpddscr _EPTMPL264712;
NOT _EPTMPL264712 dphoc_1 -outputlayer dn_22;
NOT dn_22 bnimp -outputlayer dn_23;
NOT dn_23 depl -outputlayer dn_2;
SELECT -inside dn_2 diodef -outputlayer d_dn_a;
SELECT -outside dn_2 d_dn_a -outputlayer p_dn_a;
NOT d_dn_a mv -outputlayer d_dn_1;
NOT d_dn_1 dnw_al1 -outputlayer d_dn;
AND d_dn_1 dnw_al1 -outputlayer d_dni;
AND d_dni dnwtrm -outputlayer d_dni1;
NOT d_dni dnwtrm -outputlayer d_dni2;
AND d_dn_a mv -outputlayer d_dnm11;
NOT d_dnm11 pwblk_pur -outputlayer d_dnm1;
NOT d_dnm1 dnw_al1 -outputlayer d_dnm;
AND d_dnm1 dnw_al1 -outputlayer d_dnmi;
AND d_dnm11 pwblk_pur -outputlayer d_dnnm;
AND d_dnmi dnwtrm -outputlayer d_dnmi1;
NOT d_dnmi dnwtrm -outputlayer d_dnmi2;
NOT p_dn_a mv -outputlayer p_dn_1;
NOT p_dn_1 dnw_al1 -outputlayer p_dn;
AND p_dn_1 dnw_al1 -outputlayer p_dni;
AND p_dni dnwtrm -outputlayer p_dni1;
NOT p_dni dnwtrm -outputlayer p_dni2;
AND p_dn_a mv -outputlayer p_dnm11;
NOT p_dnm11 pwblk_pur -outputlayer p_dnm1;
NOT p_dnm1 dnw_al1 -outputlayer p_dnm;
AND p_dnm1 dnw_al1 -outputlayer p_dnmi;
AND p_dnm11 pwblk_pur -outputlayer p_dnnm;
AND p_dnmi dnwtrm -outputlayer p_dnmi1;
NOT p_dnmi dnwtrm -outputlayer p_dnmi2;
AND dn_22 bnimp _EPTMPL264742;
NOT _EPTMPL264742 cpod_all -outputlayer p_dbn;
AND dn_23 depl -outputlayer p_dn_dpl;
AND p_dn_dpl mv -outputlayer p_dn3dp1;
NOT p_dn3dp1 dnwtrm -outputlayer pdnmdpl;
AND p_dn3dp1 dnwtrm -outputlayer pdnmdpli;
NOT p_dn_dpl mv -outputlayer p_dndpl1;
NOT p_dndpl1 dnwtrm -outputlayer p_dndpl;
AND p_dndpl1 dnwtrm -outputlayer p_dndpli;
OR qpva_a qpvb_a -outputlayer qpv_a1;
OR qpv_a1 qpvc_a -outputlayer qpv_a;
AND pdif anwelft -outputlayer pdif1;
NOT pdif1 rdp_a -outputlayer pdif2;
SELECT -outside pdif2 poly1 -outputlayer pdif3;
AND pdif3 nwell _EPTMPL264756;
SELECT -inside qpvh_64 qpvhscr_b _EPTMPL264757;
NOT _EPTMPL264756 _EPTMPL264757 -outputlayer dp_1;
NOT pdif3 nwell _EPTMPL264759;
AND _EPTMPL264759 hvnwell -outputlayer dphnw_11;
NOT pdif3 anwell3 -outputlayer dpdnw_a1;
AND dpdnw_a1 dnw_all -outputlayer dpdnw_1;
AND dpdnw_a1 hnw -outputlayer dpwhn_1;
AND pdif3 ndf _EPTMPL264764;
NOT _EPTMPL264764 anwell1 -outputlayer p_dpndf1;
NOT p_dpndf1 hnw -outputlayer p_dpndf;
AND p_dpndf1 hnw -outputlayer pdpndfh;
SELECT -inside dp_1 diodef -outputlayer d_dp_a;
SELECT -outside dp_1 d_dp_a -outputlayer p_dp_1;
SELECT -outside p_dp_1 qpv_a -outputlayer p_dp_a;
NOT d_dp_a mv -outputlayer d_dp1;
AND d_dp_a mv -outputlayer d_dpm1;
AND d_dp1 nwtrm -outputlayer d_dp;
NOT d_dp1 nwtrm -outputlayer d_dpi;
AND d_dpi dnwtrm -outputlayer d_dpi1;
NOT d_dpi dnwtrm -outputlayer d_dpi2;
AND d_dpm1 nwtrm -outputlayer d_dpm;
NOT d_dpm1 nwtrm -outputlayer d_dpmi;
AND d_dpmi dnwtrm -outputlayer d_dpmi1;
NOT d_dpmi dnwtrm -outputlayer d_dpmi2;
NOT p_dp_a mv -outputlayer p_dp1;
AND p_dp_a mv -outputlayer p_dpm1;
AND p_dp1 nwtrm -outputlayer p_dp;
NOT p_dp1 nwtrm -outputlayer p_dpi;
AND p_dpi dnwtrm -outputlayer p_dpi1;
NOT p_dpi dnwtrm -outputlayer p_dpi2;
AND p_dpm1 nwtrm -outputlayer p_dpm;
NOT p_dpm1 nwtrm -outputlayer p_dpmi;
AND p_dpmi dnwtrm -outputlayer p_dpmi1;
NOT p_dpmi dnwtrm -outputlayer p_dpmi2;
SELECT -inside qpva_63 qpvascr_b _EPTMPL264791;
SELECT -outside dphnw_11 _EPTMPL264791 -outputlayer dphnw_12;
NOT dphnw_12 qpvhbshw -outputlayer dphnw_1;
SELECT -inside dphnw_1 diodef -outputlayer d_dphn_a;
SELECT -outside dphnw_1 d_dphn_a -outputlayer p_dphn_a;
AND d_dphn_a hvnwtrm -outputlayer d_dphnw;
NOT d_dphn_a hvnwtrm -outputlayer d_dphnwi;
AND d_dphnwi dnwtrm -outputlayer d_dphnw1;
NOT d_dphnwi dnwtrm -outputlayer d_dphnw2;
AND p_dphn_a hvnwtrm -outputlayer p_dphnw;
NOT p_dphn_a hvnwtrm -outputlayer p_dphnwi;
AND p_dphnwi dnwtrm -outputlayer p_dphnw1;
NOT p_dphnwi dnwtrm -outputlayer p_dphnw2;
AND dpdnw_1 dnw_mv1 -outputlayer dpdnw_2;
NOT dpdnw_1 dnw_mv1 -outputlayer dpdnw_3;
SELECT -inside dpdnw_2 diodef -outputlayer ddpdnwmv;
SELECT -outside dpdnw_2 ddpdnwmv -outputlayer pdpdnwmv;
SELECT -inside dpdnw_3 diodef -outputlayer d_dpdnw;
SELECT -outside dpdnw_3 d_dpdnw -outputlayer p_dpdnw;
SELECT -inside dpwhn_1 diodef -outputlayer d_dpwhn;
SELECT -outside dpwhn_1 d_dpwhn -outputlayer p_dpwhn;
NOT nwtrm pgi_5t _EPTMPL264812;
OR dphod_1 pfuse_nw _EPTMPL264813;
OR _EPTMPL264813 mosvc2 _EPTMPL264814;
NOT _EPTMPL264812 _EPTMPL264814 -outputlayer dnw_1;
SELECT -inside dnw_1 diodef -outputlayer d_dnw_a;
SELECT -outside dnw_1 d_dnw_a -outputlayer p_dnw_1;
SELECT -outside p_dnw_1 qpv_a -outputlayer p_dnw_a;
NOT d_dnw_a mv -outputlayer d_dnw;
AND d_dnw_a mv -outputlayer d_dnwm;
NOT p_dnw_a mv -outputlayer p_dnw;
AND p_dnw_a mv -outputlayer p_dnwm;
SELECT -outside hvnwtrm nmma -outputlayer dhnw_1;
SELECT -inside dhnw_1 diodef -outputlayer d_dhnw;
SELECT -outside dhnw_1 d_dhnw -outputlayer p_dhnw;
SELECT -label "hvpwtrm" -textname "dpp20" -textlayer iddtxt _EPTMPL264826;
SELECT -inside _EPTMPL264826 diodef -outputlayer dpp20_1;
RECT_CHK dpp20_1 -lege 20 100 -by -eq 5 -outputlayer dpp20_2;
AND dpp20_2 pdif -outputlayer dpp20_3;
SIZE dpp20_2 -by -0.43 -outputlayer dpp20_31;
SELECT -inside dpp20_3 dpp20_31 _EPTMPL264831;
SELECT -inside dpp20_31 dpp20_3 _EPTMPL264832;
AND _EPTMPL264831 _EPTMPL264832 -outputlayer dpp20_32;
SELECT -enclose dntap_h dpp20_32 _EPTMPL264834;
SELECT -enclose _EPTMPL264834 diff -eq 1 -outputlayer dpp20_41;
VERTEX dpp20_41 -eq 4 _EPTMPL264836;
SELECT -outside _EPTMPL264836 poly1 -outputlayer dpp20_42;
SIZE dpp20_42 -by -3 -outputlayer dpp20_43;
SELECT -inside dpp20_2 dpp20_43 _EPTMPL264839;
SELECT -inside dpp20_43 dpp20_2 _EPTMPL264840;
AND _EPTMPL264839 _EPTMPL264840 -outputlayer dpp20;
SELECT -outside ndftrm pwblk _EPTMPL264842;
SELECT -inside _EPTMPL264842 diodef -outputlayer dnp20_1;
RECT_CHK dnp20_1 -lege 20 100 -by -eq 6 -outputlayer dnp20_2;
AND dnp20_2 ndif -outputlayer dnp20_3;
SIZE dnp20_2 -by -0.45 -outputlayer dnp20_31;
SELECT -inside dnp20_3 dnp20_31 _EPTMPL264847;
SELECT -inside dnp20_31 dnp20_3 _EPTMPL264848;
AND _EPTMPL264847 _EPTMPL264848 -outputlayer dnp20_32;
SELECT -enclose ptap_h4 dnp20_32 _EPTMPL264850;
SELECT -enclose _EPTMPL264850 diff -eq 1 -outputlayer dnp20_41;
SELECT -outside dnp20_41 poly1 -outputlayer dnp20_42;
SIZE dnp20_42 -by -3.63 -outputlayer dnp20_43;
SELECT -inside dnp20_2 dnp20_43 _EPTMPL264854;
SELECT -inside dnp20_43 dnp20_2 _EPTMPL264855;
AND _EPTMPL264854 _EPTMPL264855 -outputlayer dnp20;
SELECT -inside dnw_mv1 phodef _EPTMPL264857;
SELECT -outside _EPTMPL264857 poly1 -outputlayer dpho_1;
SIZE dpho_1 -by 0.61 -outputlayer dpho_2;
SIZE dpho_1 -by 0.615 -outputlayer dpho_21;
SELECT -enclose ptap_hol dpho_2 _EPTMPL264861;
SELECT -inside _EPTMPL264861 dpho_21 _EPTMPL264862;
SELECT -inside dpho_1 _EPTMPL264862 -outputlayer dpho_3;
SELECT -outside dpho_3 apwell _EPTMPL264864;
SELECT -outside _EPTMPL264864 pdif -outputlayer dphoa10;
SIZE dphoa10 -by -0.79 -outputlayer dphoa_s1;
SIZE dphoa10 -by -1.704 -outputlayer dphoa_s2;
NOT dphoa_s1 diff -outputlayer dphoa11;
NOT dphoa_s2 sblk -outputlayer dphoa12;
AND dphoa_s2 implt -outputlayer dphoa13;
OR dphoa11 dphoa12 _EPTMPL264871;
OR _EPTMPL264871 dphoa13 _EPTMPL264872;
SELECT -outside dphoa10 _EPTMPL264872 -outputlayer dphoa;
AND phodef pwiso _EPTMPL264874;
SELECT -outside _EPTMPL264874 ndif _EPTMPL264875;
SELECT -enclose dpho_3 _EPTMPL264875 -outputlayer dphob10;
SIZE dphob10 -by -2.56 -outputlayer dphob_s11;
SIZE dphob10 -by -2.61 -outputlayer dphob_s12;
SIZE dphob10 -by -3.404 -outputlayer dphob_s2;
SIZE dphob10 -by -2.004 -outputlayer dphob_s3;
NOT dphob_s12 diff -outputlayer dphob11;
AND dphob10 pwiso _EPTMPL264882;
NOT _EPTMPL264882 dphob_s11 _EPTMPL264883;
AND _EPTMPL264883 diff -outputlayer dphob111;
NOT dphob_s2 sblk -outputlayer dphob12;
AND dphob_s2 implt -outputlayer dphob13;
NOT dphob_s3 pwiso -outputlayer dphob14;
OR dphob11 dphob12 _EPTMPL264888;
OR dphob13 dphob14 _EPTMPL264889;
OR _EPTMPL264888 _EPTMPL264889 _EPTMPL264890;
OR dphob111 _EPTMPL264890 _EPTMPL264891;
SELECT -outside dphob10 _EPTMPL264891 -outputlayer dphob;
OR dphoa dphob -outputlayer dphopin31;
OR dphoc dphocfp _EPTMPL264894;
OR _EPTMPL264894 dphoc0 -outputlayer dphopin32;
OR dphod dphodfp _EPTMPL264896;
OR _EPTMPL264896 dphod0 -outputlayer dphopin33;
OR dphopin32 dphopin33 -outputlayer dphopin34;
OR dphopin31 dphopin34 -outputlayer dphopin35;
OR dphopin35 davl_all -outputlayer dphopin3;
CONNECT dphopin3;
AND catdop dphopin32 -outputlayer dphoc_s10;
SIZE dphoc_s10 -by -0.281 -outputlayer dphoc_s11;
SIZE dphoc_s10 -by -0.509 -outputlayer dphoc_s12;
NOT dphoc_s11 dphoc_s12 -outputlayer dphoc_s;
AND anodop dphopin33 -outputlayer dphod_s10;
SIZE dphod_s10 -by -0.291 -outputlayer dphod_s11;
SIZE dphod_s10 -by -0.519 -outputlayer dphod_s12;
NOT dphod_s11 dphod_s12 -outputlayer dphod_s1;
SIZE dphod_s10 -by 0.939 -outputlayer dphod_s21;
SIZE dphod_s10 -by 0.711 -outputlayer dphod_s22;
NOT dphod_s21 dphod_s22 -outputlayer dphod_s2;
OR dphod_s1 dphod_s2 -outputlayer dphod_s;
SIZE dphopin34 -by -0.35 -outputlayer dpho_uv31;
SIZE dphopin34 -by -0.57 -outputlayer dpho_uv32;
INTE dpho_uv31 -lt 0.28 -abut -eq 90 -output region -outputlayer dpho_uv33;
INTE dpho_uv32 -lt 0.155 -abut -eq 90 -output region -outputlayer dpho_uv34;
NOT dpho_uv31 dpho_uv33 _EPTMPL264918;
NOT dpho_uv32 dpho_uv34 _EPTMPL264919;
NOT _EPTMPL264918 _EPTMPL264919 -outputlayer dpho_uv3;
SIZE dphopin34 -by 0.32 -outputlayer dpho_uv41;
SIZE dphopin34 -by 0.54 -outputlayer dpho_uv42;
EDGE_EXPAND dpho_uv41 -outside_by 0.41 -outputlayer dpho_uv43;
OR dpho_uv41 dpho_uv43 -outputlayer dpho_uv44;
SIZE dpho_uv44 -by -0.19 -outputlayer dpho_uv45;
NOT dpho_uv42 dpho_uv41 _EPTMPL264926;
NOT dpho_uv42 dpho_uv45 _EPTMPL264927;
NOT _EPTMPL264926 _EPTMPL264927 -outputlayer dpho_uv4;
SIZE dphopin34 -by -0.11 -outputlayer dpho_uv51;
SIZE dphopin34 -by -0.37 -outputlayer dpho_uv52;
INTE dpho_uv51 -lt 0.33 -abut -eq 90 -output region -outputlayer dpho_uv53;
INTE dpho_uv52 -lt 0.185 -abut -eq 90 -output region -outputlayer dpho_uv54;
NOT dpho_uv51 dpho_uv53 _EPTMPL264933;
NOT dpho_uv52 dpho_uv54 _EPTMPL264934;
NOT _EPTMPL264933 _EPTMPL264934 -outputlayer dpho_uv5;
OR dphoc_s dphod_s _EPTMPL264936;
OR dpho_uv3 dpho_uv4 _EPTMPL264937;
OR _EPTMPL264936 _EPTMPL264937 -outputlayer dpho_uvc1;
BBOX dphopin31 _EPTMPL264939;
SIZE _EPTMPL264939 -by 1.8 _EPTMPL264940;
OR dphopin34 _EPTMPL264940 -outputlayer dpho_ext1;
NOT phodio dpho_ext1 -outputlayer dpho_ext;
AND dpho_ext diff _EPTMPL264943;
OR dpho_uvc1 _EPTMPL264943 -outputlayer dpho_cnt;
OR dpho_uv5 dpho_ext -outputlayer dpho_via;
SIZE dphopin34 -by 0.86 -outputlayer dpho_uvnw;
INTE dphopin34 -lt 0.19 -abut -eq 90 -output region -outputlayer dpho_nw1;
NOT dphopin34 dpho_nw1 -outputlayer dpho_nw2;
NOT dpho_uvnw dpho_nw2 -outputlayer dpho_nw;
AND anodop dphopin33 -outputlayer anodop_33;
AND catdop dphopin32 -outputlayer catdop_32;
SIZE anodop_33 -by 1.255 -outputlayer dpho_nw_1;
SIZE dpho_nw_1 -by -0.004 -outputlayer dpho_nw_2;
SIZE dpho_nw_1 -by 0.004 -outputlayer dpho_nw_3;
SIZE catdop_32 -by 0.8 -outputlayer dpho_mv_1;
OR dpho_mv_1 dpho_nw_1 -outputlayer dpho_mv;
SIZE anodop_33 -by 3.255 -outputlayer dpho_pb_1;
SIZE catdop_32 -by 1.82 -outputlayer dpho_pb_2;
OR dpho_pb_1 dpho_pb_2 -outputlayer dpho_pb;
SIZE anodop_33 -by -0.895 -outputlayer dpho_uv_1;
SIZE catdop_32 -by -0.885 -outputlayer dpho_uv_2;
OR dpho_uv_1 dpho_uv_2 -outputlayer dpho_uv_3;
SIZE dpho_uv_3 -by -0.004 -outputlayer dpho_uv_4;
SIZE dpho_uv_3 -by 0.004 -outputlayer dpho_uv_5;
SIZE anodop_33 -by 1.045 -outputlayer dpho_dn_1;
SIZE anodop_33 -by 0.605 -outputlayer dpho_dn_2;
NOT dpho_dn_1 dpho_dn_2 _EPTMPL264967;
SIZE _EPTMPL264967 -by -0.004 -outputlayer dpho_dn_3;
SIZE catdop_32 -by -0.18 -outputlayer dpho_dn_4;
NOT dpho_dn_4 dpho_uv_2 _EPTMPL264970;
SIZE _EPTMPL264970 -by -0.004 -outputlayer dpho_dn_5;
OR dpho_dn_3 dpho_dn_5 -outputlayer dpho_dn;
SIZE anodop_33 -by -0.18 -outputlayer dpho_dp_1;
NOT dpho_dp_1 dpho_uv_1 _EPTMPL264974;
SIZE _EPTMPL264974 -by -0.004 -outputlayer dpho_dp_2;
SIZE anodop_33 -by 6.01 -outputlayer dpho_dp_3;
SIZE anodop_33 -by 5.575 -outputlayer dpho_dp_4;
NOT dpho_dp_3 dpho_dp_4 _EPTMPL264978;
SIZE _EPTMPL264978 -by -0.004 -outputlayer dpho_dp_5;
SIZE catdop_32 -by 4.58 -outputlayer dpho_dp_6;
SIZE catdop_32 -by 4.14 -outputlayer dpho_dp_7;
NOT dpho_dp_6 dpho_dp_7 _EPTMPL264982;
SIZE _EPTMPL264982 -by -0.004 -outputlayer dpho_dp_8;
OR dpho_dp_3 dpho_dp_6 -outputlayer dpho_dp_n;
OR dpho_dp_2 dpho_dp_5 _EPTMPL264985;
OR _EPTMPL264985 dpho_dp_8 -outputlayer dpho_dp;
SIZE anodop_33 -by -0.68 -outputlayer dpho_p1_1;
SIZE catdop_32 -by -0.67 -outputlayer dpho_p1_2;
SIZE anodop_33 -by 0.415 -outputlayer dpho_p1_3;
SIZE catdop_32 -by 0.43 -outputlayer dpho_p1_4;
SIZE anodop_33 -by -0.835 -outputlayer dpho_sb_1;
SIZE catdop_32 -by -0.825 -outputlayer dpho_sb_2;
OR dpho_sb_1 dpho_sb_2 -outputlayer dpho_sb_3;
SELECT -outside hvpwtrm pmma -outputlayer dhpw_1;
SELECT -outside dhpw_1 nedi_al -outputlayer dhpw_2;
SELECT -interact pdd pedx _EPTMPL264996;
SELECT -inside -not dhpw_2 _EPTMPL264996 -outputlayer dhpw_31;
SELECT -outside dhpw_31 qpvascr -outputlayer dhpw_32;
SELECT -outside dhpw_32 qpvhbscr -outputlayer dhpw_3;
SELECT -outside dhpw_3 dpp20 -outputlayer dhpw_4;
SELECT -inside dhpw_4 diodef -outputlayer d_dhpw;
SELECT -outside dhpw_4 d_dhpw -outputlayer p_dhpw;
SELECT -outside dnwtrm dmos_gat _EPTMPL265003;
OR ngi_6t pgi_5t _EPTMPL265004;
OR _EPTMPL265004 pmma_b _EPTMPL265005;
NOT _EPTMPL265003 _EPTMPL265005 -outputlayer ddnw_11;
NOT ddnw_11 qpvascr_b -outputlayer ddnw_1;
AND ddnw_1 dnwell -outputlayer ddnw_2;
NOT ddnw_1 ddnw_2 -outputlayer ddnw_3;
OR qnva_dnw qnvz_dnw _EPTMPL265010;
OR qnvb_dnw qnvc_dnw _EPTMPL265011;
OR _EPTMPL265010 _EPTMPL265011 _EPTMPL265012;
NOT ddnw_3 _EPTMPL265012 -outputlayer ddnw_4;
OR dphoa dphob _EPTMPL265014;
NOT ddnw_4 _EPTMPL265014 -outputlayer ddnw_5;
SELECT -inside ddnw_2 diodef -outputlayer d_ddnw;
SELECT -outside ddnw_2 d_ddnw -outputlayer p_ddnw;
SELECT -inside ddnw_5 diodef -outputlayer d_ddnwmv;
SELECT -outside ddnw_5 d_ddnwmv -outputlayer p_ddnwmv;
SELECT -outside ndftrm dnp20 -outputlayer dndf_1;
NOT dndf_1 ndf_b -outputlayer dndf_11;
SELECT -inside dndf_11 diodef -outputlayer d_dndf;
SELECT -outside dndf_11 d_dndf -outputlayer p_dndf;
NOT pdf pdf_b _EPTMPL265024;
NOT _EPTMPL265024 qpvhscr -outputlayer dpdwhn_1;
SELECT -inside dpdwhn_1 diodef -outputlayer d_dpdwhn;
SELECT -outside dpdwhn_1 d_dpdwhn -outputlayer p_dpdwhn;
NOT hnw p_bjt _EPTMPL265028;
NOT _EPTMPL265028 pma_b _EPTMPL265029;
NOT _EPTMPL265029 d_dsbw -outputlayer dwhn_1;
SELECT -outside dwhn_1 qpvhscr _EPTMPL265031;
SELECT -outside _EPTMPL265031 qpvhbscr -outputlayer dwhn_2;
SELECT -inside dwhn_2 diodef -outputlayer d_dwhn;
SELECT -outside dwhn_2 d_dwhn -outputlayer p_dwhn;
OR depl sci _EPTMPL265035;
OR pwiso _EPTMPL265035 _EPTMPL265036;
AND _EPTMPL265036 dnw_all -outputlayer isowell;
AND nedia421 nedia48 _EPTMPL265038;
OR qnva_dpl _EPTMPL265038 _EPTMPL265039;
NOT isowell _EPTMPL265039 -outputlayer isowell1;
SELECT -inside isowell1 dnw_mv -outputlayer dpwdmv;
SELECT -outside isowell1 dpwdmv -outputlayer dpwd;
OR qnv_bc qnvz_dpl _EPTMPL265043;
OR _EPTMPL265043 dphob _EPTMPL265044;
NOT dpwdmv _EPTMPL265044 -outputlayer dpwdmv1;
NOT dpwdmv1 ngi_6t -outputlayer dpwdmv2;
NOT dpwd ngi_6t -outputlayer dpwd11;
NOT dpwd11 depl -outputlayer dpwd1;
NOT dpwdmv2 depl -outputlayer dpwdmv3;
SELECT -inside dpwdmv3 diodef -outputlayer d_dipwmv;
SELECT -outside dpwdmv3 d_dipwmv -outputlayer p_dipwmv;
SELECT -inside dpwd1 diodef -outputlayer d_dipw;
SELECT -outside dpwd1 d_dipw -outputlayer p_dipw;
OR dpwd11 dpwdmv2 _EPTMPL265054;
AND _EPTMPL265054 depl -outputlayer pddpldnw;
AND pdd dnwtrm -outputlayer dpdddnw1;
SELECT -outside dpdddnw1 dmos2_al -outputlayer pdpdddn2;
OR nedi_pdd_ex nedia_pdd_ex _EPTMPL265058;
NOT pdpdddn2 _EPTMPL265058 -outputlayer pdpdddn3;
NOT pdpdddn3 dpdd_scr -outputlayer pdpdddnw;
AND ndif2 hvpwell -outputlayer ndifh1;
SELECT -outside ndifh1 poly1 _EPTMPL265062;
SELECT -outside _EPTMPL265062 qpvascr -outputlayer dnhpw;
SELECT -inside dnhpw diodef -outputlayer d_dnhp_a;
SELECT -outside dnhpw d_dnhp_a -outputlayer p_dnhp_a;
NOT d_dnhp_a dnw_all -outputlayer d_dnhpw;
AND d_dnhp_a dnw_all -outputlayer d_dnhpwi;
NOT p_dnhp_a dnw_all -outputlayer p_dnhpw;
AND p_dnhp_a dnw_all -outputlayer p_dnhpwi;
CONNECT ml_vlbl mltrm;
CONNECT mltrm mttrm -by viatpl;
OR capm3_b capmh3_b capm3_bb1;
OR capm2_b capmh2_b capm2_bb1;
OR capm3_m capmh3_m capm3_mb1;
OR capm2_t capmh2_t capm2_tb1;
OR capm3_t capmh3_t capm3_tb1;
OR capm capmh capm_b1;
OR capm23f capmh23f capm23f_b1;
OR capm34f capmh34f capm34f_b1;
OR capm3_bb1 capm2_bb1 capm23_bb11;
OR capm23_bb11 capm23f_b1 capm23_bb1;
NOT via2 capm23_bb1 via2CON;
AND via2 capm2_t v2cm2;
AND via2 capmh2_t v2cmh2;
AND via2 capm3_b v2cm3;
AND via2 capmh3_b v2cmh3;
AND via2 capm23f v2cm;
AND via2 capmh23f v2cmh;
OR capm3_mb1 capm2_tb1 capm23_mb11;
OR capm23_mb11 capm34f_b1 capm23_mb1;
NOT via3 capm23_mb1 via3CON;
AND via3 capm3_m v3cm3;
AND via3 capmh3_m v3cmh3;
AND via3 capm2_t v3cm2;
AND via3 capmh2_t v3cmh2;
AND via3 capm34f v3cm;
AND via3 capmh34f v3cmh;
AND viatp capm vtpcm;
AND viatp capmh vtpcmh;
NOT viatp capm_b1 viatp_ac1;
AND viatp capm3_t vtpcm3;
AND viatp capmh3_t vtpcmh3;
NOT viatp_ac1 capm3_tb1 vtpCON;
CONNECT mt_vlbl mttrm;
CONNECT mttrm m4trm -by vtpCON;
CONNECT mttrm capm -by vtpcm;
CONNECT mttrm capmh -by vtpcmh;
CONNECT mttrm capm3_t -by vtpcm3;
CONNECT mttrm capmh3_t -by vtpcmh3;
CONNECT m4trm m3trm -by via3CON;
CONNECT m4trm capm3_m -by v3cm3;
CONNECT m4trm capmh3_m -by v3cmh3;
CONNECT m4trm capm2_t -by v3cm2;
CONNECT m4trm capmh2_t -by v3cmh2;
CONNECT m4trm capm34f -by v3cm;
CONNECT m4trm capmh34f -by v3cmh;
CONNECT m3trm m2trm -by via2CON;
CONNECT m3trm capm3_b -by v2cm3;
CONNECT m3trm capmh3_b -by v2cmh3;
CONNECT m3trm capm2_b -by v2cm2;
CONNECT m3trm capmh2_b -by v2cmh2;
CONNECT m3trm capm23f -by v2cm;
CONNECT m3trm capmh23f -by v2cmh;
CONNECT m4_vlbl m4trm;
CONNECT m3_vlbl m3trm;
CONNECT m2trm m1trm -by via1;
CONNECT m2_vlbl m2trm;
CONNECT m1trm p1trm ndiff pdiff -by cont;
SCONNECT m1trm d_dsdf -by d_dsc;
CONNECT m1_vlbl m1trm;
CONNECT df_vlbl ndiff;
CONNECT df_vlbl pdiff;
CONNECT p1_vlbl p1trm;
CONNECT ndiff bndiff -by bndct;
CONNECT df_vlbl bndiff;
CONNECT ndiff davl_c2;
CONNECT ndiff npdct -by npdtap;
CONNECT pdiff npdct -by npdtap;
SCONNECT ndiff nwtrm -by ntap;
SCONNECT ndiff dnwtrm -by dntap;
SCONNECT ndiff hvnwtrm -by hntap;
SCONNECT ndiff ndftrm -by ndftap;
SCONNECT ndiff catdiff -by catdfct;
SCONNECT m1trm catdiff -by catm1ct;
SCONNECT df_vlbl catdiff;
SCONNECT ndiff hnw -by hnwtap;
SCONNECT pdiff pwitrm -by pwitap;
SCONNECT pdiff pdf -by pdftap;
SCONNECT pdiff anodiff -by anodfct;
SCONNECT df_vlbl anodiff;
SCONNECT pdiff bulk -by ptap;
LVS_SOFTCHK nwtrm -type CONTACT;
LVS_SOFTCHK dnwtrm -type CONTACT;
LVS_SOFTCHK hvnwtrm -type CONTACT;
LVS_SOFTCHK ndftrm -type CONTACT;
LVS_SOFTCHK hnw -type CONTACT;
LVS_SOFTCHK catdiff -type CONTACT;
LVS_SOFTCHK anodiff -type CONTACT;
LVS_SOFTCHK pwitrm -type CONTACT;
LVS_SOFTCHK pdf -type CONTACT;
LVS_SOFTCHK bulk -type CONTACT;
DEVICE MN ( ne ) ne p1trm ( G ) ndiff ( S ) ndiff ( D ) bulk ( B ) < ndif2 > -element XM [ 
 property w , l , as , ad , ps , pd 
 W = ( perimeter_coincide ( S , ne ) + perimeter_coincide ( D , ne ) ) / 2 
 L = AREA ( ne ) / W 
 
 AS = area ( S ) 
 AD = area ( D ) 
 PS = perimeter ( S ) 
 PD = perimeter ( D ) 
 
 if ( AS > 0 ) { 
 AS = area ( S ) * ( perimeter_coincide ( S , ne ) / perimeter_inside ( S , ndif2 ) ) 
 PS = perimeter ( S ) * ( perimeter_coincide ( S , ne ) / perimeter_inside ( S , ndif2 ) ) 
 } 
 if ( AD > 0 ) { 
 AD = area ( D ) * ( perimeter_coincide ( D , ne ) / perimeter_inside ( D , ndif2 ) ) 
 PD = perimeter ( D ) * ( perimeter_coincide ( D , ne ) / perimeter_inside ( D , ndif2 ) ) 
 } 
 ];
DEVICE MP ( pe ) pe p1trm ( G ) pdiff ( S ) pdiff ( D ) nwtrm ( B ) < pdif2 > -element XM [ 
 property w , l , as , ad , ps , pd 
 W = ( perimeter_coincide ( S , pe ) + perimeter_coincide ( D , pe ) ) / 2 
 L = AREA ( pe ) / W 
 
 AS = area ( S ) 
 AD = area ( D ) 
 PS = perimeter ( S ) 
 PD = perimeter ( D ) 
 
 if ( AS > 0 ) { 
 AS = area ( S ) * ( perimeter_coincide ( S , pe ) / perimeter_inside ( S , pdif2 ) ) 
 PS = perimeter ( S ) * ( perimeter_coincide ( S , pe ) / perimeter_inside ( S , pdif2 ) ) 
 } 
 if ( AD > 0 ) { 
 AD = area ( D ) * ( perimeter_coincide ( D , pe ) / perimeter_inside ( D , pdif2 ) ) 
 PD = perimeter ( D ) * ( perimeter_coincide ( D , pe ) / perimeter_inside ( D , pdif2 ) ) 
 } 
 ];
DEVICE MN ( nel ) nel p1trm ( G ) ndiff ( S ) ndiff ( D ) bulk ( B ) < ndif2 > -element XM [ 
 property w , l , as , ad , ps , pd 
 W = ( perimeter_coincide ( S , nel ) + perimeter_coincide ( D , nel ) ) / 2 
 L = AREA ( nel ) / W 
 
 AS = area ( S ) 
 AD = area ( D ) 
 PS = perimeter ( S ) 
 PD = perimeter ( D ) 
 
 if ( AS > 0 ) { 
 AS = area ( S ) * ( perimeter_coincide ( S , nel ) / perimeter_inside ( S , ndif2 ) ) 
 PS = perimeter ( S ) * ( perimeter_coincide ( S , nel ) / perimeter_inside ( S , ndif2 ) ) 
 } 
 if ( AD > 0 ) { 
 AD = area ( D ) * ( perimeter_coincide ( D , nel ) / perimeter_inside ( D , ndif2 ) ) 
 PD = perimeter ( D ) * ( perimeter_coincide ( D , nel ) / perimeter_inside ( D , ndif2 ) ) 
 } 
 ];
DEVICE MN ( nelna ) nelna p1trm ( G ) ndiff ( S ) ndiff ( D ) bulk ( B ) < ndif2 > -element XM [ 
 property w , l , as , ad , ps , pd 
 W = ( perimeter_coincide ( S , nelna ) + perimeter_coincide ( D , nelna ) ) / 2 
 L = AREA ( nelna ) / W 
 
 AS = area ( S ) 
 AD = area ( D ) 
 PS = perimeter ( S ) 
 PD = perimeter ( D ) 
 
 if ( AS > 0 ) { 
 AS = area ( S ) * ( perimeter_coincide ( S , nelna ) / perimeter_inside ( S , ndif2 ) ) 
 PS = perimeter ( S ) * ( perimeter_coincide ( S , nelna ) / perimeter_inside ( S , ndif2 ) ) 
 } 
 if ( AD > 0 ) { 
 AD = area ( D ) * ( perimeter_coincide ( D , nelna ) / perimeter_inside ( D , ndif2 ) ) 
 PD = perimeter ( D ) * ( perimeter_coincide ( D , nelna ) / perimeter_inside ( D , ndif2 ) ) 
 } 
 ];
DEVICE MN ( nesvt ) nesvt p1trm ( G ) ndiff ( S ) ndiff ( D ) bulk ( B ) < ndif2 > -element XM [ 
 property w , l , as , ad , ps , pd 
 W = ( perimeter_coincide ( S , nesvt ) + perimeter_coincide ( D , nesvt ) ) / 2 
 L = AREA ( nesvt ) / W 
 
 AS = area ( S ) 
 AD = area ( D ) 
 PS = perimeter ( S ) 
 PD = perimeter ( D ) 
 
 if ( AS > 0 ) { 
 AS = area ( S ) * ( perimeter_coincide ( S , nesvt ) / perimeter_inside ( S , ndif2 ) ) 
 PS = perimeter ( S ) * ( perimeter_coincide ( S , nesvt ) / perimeter_inside ( S , ndif2 ) ) 
 } 
 if ( AD > 0 ) { 
 AD = area ( D ) * ( perimeter_coincide ( D , nesvt ) / perimeter_inside ( D , ndif2 ) ) 
 PD = perimeter ( D ) * ( perimeter_coincide ( D , nesvt ) / perimeter_inside ( D , ndif2 ) ) 
 } 
 ];
DEVICE MP ( pel ) pel p1trm ( G ) pdiff ( S ) pdiff ( D ) nwtrm ( B ) < pdif2 > -element XM [ 
 property w , l , as , ad , ps , pd 
 W = ( perimeter_coincide ( S , pel ) + perimeter_coincide ( D , pel ) ) / 2 
 L = AREA ( pel ) / W 
 
 AS = area ( S ) 
 AD = area ( D ) 
 PS = perimeter ( S ) 
 PD = perimeter ( D ) 
 
 if ( AS > 0 ) { 
 AS = area ( S ) * ( perimeter_coincide ( S , pel ) / perimeter_inside ( S , pdif2 ) ) 
 PS = perimeter ( S ) * ( perimeter_coincide ( S , pel ) / perimeter_inside ( S , pdif2 ) ) 
 } 
 if ( AD > 0 ) { 
 AD = area ( D ) * ( perimeter_coincide ( D , pel ) / perimeter_inside ( D , pdif2 ) ) 
 PD = perimeter ( D ) * ( perimeter_coincide ( D , pel ) / perimeter_inside ( D , pdif2 ) ) 
 } 
 ];
DEVICE MP ( pesvt ) pesvt p1trm ( G ) pdiff ( S ) pdiff ( D ) nwtrm ( B ) < pdif2 > -element XM [ 
 property w , l , as , ad , ps , pd 
 W = ( perimeter_coincide ( S , pesvt ) + perimeter_coincide ( D , pesvt ) ) / 2 
 L = AREA ( pesvt ) / W 
 
 AS = area ( S ) 
 AD = area ( D ) 
 PS = perimeter ( S ) 
 PD = perimeter ( D ) 
 
 if ( AS > 0 ) { 
 AS = area ( S ) * ( perimeter_coincide ( S , pesvt ) / perimeter_inside ( S , pdif2 ) ) 
 PS = perimeter ( S ) * ( perimeter_coincide ( S , pesvt ) / perimeter_inside ( S , pdif2 ) ) 
 } 
 if ( AD > 0 ) { 
 AD = area ( D ) * ( perimeter_coincide ( D , pesvt ) / perimeter_inside ( D , pdif2 ) ) 
 PD = perimeter ( D ) * ( perimeter_coincide ( D , pesvt ) / perimeter_inside ( D , pdif2 ) ) 
 } 
 ];
DEVICE MN ( nei ) nei p1trm ( G ) ndiff ( S ) ndiff ( D ) pwitrm ( B ) < ndif2 > -element XM [ 
 property w , l , as , ad , ps , pd 
 W = ( perimeter_coincide ( S , nei ) + perimeter_coincide ( D , nei ) ) / 2 
 L = AREA ( nei ) / W 
 
 AS = area ( S ) 
 AD = area ( D ) 
 PS = perimeter ( S ) 
 PD = perimeter ( D ) 
 
 if ( AS > 0 ) { 
 AS = area ( S ) * ( perimeter_coincide ( S , nei ) / perimeter_inside ( S , ndif2 ) ) 
 PS = perimeter ( S ) * ( perimeter_coincide ( S , nei ) / perimeter_inside ( S , ndif2 ) ) 
 } 
 if ( AD > 0 ) { 
 AD = area ( D ) * ( perimeter_coincide ( D , nei ) / perimeter_inside ( D , ndif2 ) ) 
 PD = perimeter ( D ) * ( perimeter_coincide ( D , nei ) / perimeter_inside ( D , ndif2 ) ) 
 } 
 ];
DEVICE MP ( pei ) pei p1trm ( G ) pdiff ( S ) pdiff ( D ) dnwtrm ( B ) < pdif2 > -element XM [ 
 property w , l , as , ad , ps , pd 
 W = ( perimeter_coincide ( S , pei ) + perimeter_coincide ( D , pei ) ) / 2 
 L = AREA ( pei ) / W 
 
 AS = area ( S ) 
 AD = area ( D ) 
 PS = perimeter ( S ) 
 PD = perimeter ( D ) 
 
 if ( AS > 0 ) { 
 AS = area ( S ) * ( perimeter_coincide ( S , pei ) / perimeter_inside ( S , pdif2 ) ) 
 PS = perimeter ( S ) * ( perimeter_coincide ( S , pei ) / perimeter_inside ( S , pdif2 ) ) 
 } 
 if ( AD > 0 ) { 
 AD = area ( D ) * ( perimeter_coincide ( D , pei ) / perimeter_inside ( D , pdif2 ) ) 
 PD = perimeter ( D ) * ( perimeter_coincide ( D , pei ) / perimeter_inside ( D , pdif2 ) ) 
 } 
 ];
DEVICE MN ( neli ) neli p1trm ( G ) ndiff ( S ) ndiff ( D ) pwitrm ( B ) < ndif2 > -element XM [ 
 property w , l , as , ad , ps , pd 
 W = ( perimeter_coincide ( S , neli ) + perimeter_coincide ( D , neli ) ) / 2 
 L = AREA ( neli ) / W 
 
 AS = area ( S ) 
 AD = area ( D ) 
 PS = perimeter ( S ) 
 PD = perimeter ( D ) 
 
 if ( AS > 0 ) { 
 AS = area ( S ) * ( perimeter_coincide ( S , neli ) / perimeter_inside ( S , ndif2 ) ) 
 PS = perimeter ( S ) * ( perimeter_coincide ( S , neli ) / perimeter_inside ( S , ndif2 ) ) 
 } 
 if ( AD > 0 ) { 
 AD = area ( D ) * ( perimeter_coincide ( D , neli ) / perimeter_inside ( D , ndif2 ) ) 
 PD = perimeter ( D ) * ( perimeter_coincide ( D , neli ) / perimeter_inside ( D , ndif2 ) ) 
 } 
 ];
DEVICE MP ( peli ) peli p1trm ( G ) pdiff ( S ) pdiff ( D ) dnwtrm ( B ) < pdif2 > -element XM [ 
 property w , l , as , ad , ps , pd 
 W = ( perimeter_coincide ( S , peli ) + perimeter_coincide ( D , peli ) ) / 2 
 L = AREA ( peli ) / W 
 
 AS = area ( S ) 
 AD = area ( D ) 
 PS = perimeter ( S ) 
 PD = perimeter ( D ) 
 
 if ( AS > 0 ) { 
 AS = area ( S ) * ( perimeter_coincide ( S , peli ) / perimeter_inside ( S , pdif2 ) ) 
 PS = perimeter ( S ) * ( perimeter_coincide ( S , peli ) / perimeter_inside ( S , pdif2 ) ) 
 } 
 if ( AD > 0 ) { 
 AD = area ( D ) * ( perimeter_coincide ( D , peli ) / perimeter_inside ( D , pdif2 ) ) 
 PD = perimeter ( D ) * ( perimeter_coincide ( D , peli ) / perimeter_inside ( D , pdif2 ) ) 
 } 
 ];
DEVICE MN ( nelnai ) nelnai p1trm ( G ) ndiff ( S ) ndiff ( D ) pwitrm ( B ) < ndif2 > -element XM [ 
 property w , l , as , ad , ps , pd 
 W = ( perimeter_coincide ( S , nelnai ) + perimeter_coincide ( D , nelnai ) ) / 2 
 L = AREA ( nelnai ) / W 
 
 AS = area ( S ) 
 AD = area ( D ) 
 PS = perimeter ( S ) 
 PD = perimeter ( D ) 
 
 if ( AS > 0 ) { 
 AS = area ( S ) * ( perimeter_coincide ( S , nelnai ) / perimeter_inside ( S , ndif2 ) ) 
 PS = perimeter ( S ) * ( perimeter_coincide ( S , nelnai ) / perimeter_inside ( S , ndif2 ) ) 
 } 
 if ( AD > 0 ) { 
 AD = area ( D ) * ( perimeter_coincide ( D , nelnai ) / perimeter_inside ( D , ndif2 ) ) 
 PD = perimeter ( D ) * ( perimeter_coincide ( D , nelnai ) / perimeter_inside ( D , ndif2 ) ) 
 } 
 ];
DEVICE MN ( nesvti ) nesvti p1trm ( G ) ndiff ( S ) ndiff ( D ) pwitrm ( B ) < ndif2 > -element XM [ 
 property w , l , as , ad , ps , pd 
 W = ( perimeter_coincide ( S , nesvti ) + perimeter_coincide ( D , nesvti ) ) / 2 
 L = AREA ( nesvti ) / W 
 
 AS = area ( S ) 
 AD = area ( D ) 
 PS = perimeter ( S ) 
 PD = perimeter ( D ) 
 
 if ( AS > 0 ) { 
 AS = area ( S ) * ( perimeter_coincide ( S , nesvti ) / perimeter_inside ( S , ndif2 ) ) 
 PS = perimeter ( S ) * ( perimeter_coincide ( S , nesvti ) / perimeter_inside ( S , ndif2 ) ) 
 } 
 if ( AD > 0 ) { 
 AD = area ( D ) * ( perimeter_coincide ( D , nesvti ) / perimeter_inside ( D , ndif2 ) ) 
 PD = perimeter ( D ) * ( perimeter_coincide ( D , nesvti ) / perimeter_inside ( D , ndif2 ) ) 
 } 
 ];
DEVICE MP ( pesvti ) pesvti p1trm ( G ) pdiff ( S ) pdiff ( D ) dnwtrm ( B ) < pdif2 > -element XM [ 
 property w , l , as , ad , ps , pd 
 W = ( perimeter_coincide ( S , pesvti ) + perimeter_coincide ( D , pesvti ) ) / 2 
 L = AREA ( pesvti ) / W 
 
 AS = area ( S ) 
 AD = area ( D ) 
 PS = perimeter ( S ) 
 PD = perimeter ( D ) 
 
 if ( AS > 0 ) { 
 AS = area ( S ) * ( perimeter_coincide ( S , pesvti ) / perimeter_inside ( S , pdif2 ) ) 
 PS = perimeter ( S ) * ( perimeter_coincide ( S , pesvti ) / perimeter_inside ( S , pdif2 ) ) 
 } 
 if ( AD > 0 ) { 
 AD = area ( D ) * ( perimeter_coincide ( D , pesvti ) / perimeter_inside ( D , pdif2 ) ) 
 PD = perimeter ( D ) * ( perimeter_coincide ( D , pesvti ) / perimeter_inside ( D , pdif2 ) ) 
 } 
 ];
LVS_DEVICE_TYPE NMOS NEI_6;
LVS_DEVICE_TYPE NMOS NEI_M_6;
LVS_DEVICE_TYPE NMOS NELI_6;
LVS_DEVICE_TYPE NMOS NELI_M_6;
LVS_DEVICE_TYPE NMOS NELNAI_6;
LVS_DEVICE_TYPE NMOS NELNAI_M_6;
LVS_DEVICE_TYPE NMOS NESVTI_6;
LVS_DEVICE_TYPE NMOS NESVTI_M_6;
DEVICE NEI_6 nei_6 ndiff ( D ) p1trm ( G ) ndiff ( S ) pwitrm ( B ) dnwtrm ( NW ) bulk ( SB ) < ndif2 > -element XM [ 
 property w , l , as , ad , ps , pd 
 W = ( perimeter_coincide ( S , nei_6 ) + perimeter_coincide ( D , nei_6 ) ) / 2 
 L = AREA ( nei_6 ) / W 
 
 AS = area ( S ) 
 AD = area ( D ) 
 PS = perimeter ( S ) 
 PD = perimeter ( D ) 
 
 if ( AS > 0 ) { 
 AS = area ( S ) * ( perimeter_coincide ( S , nei_6 ) / perimeter_inside ( S , ndif2 ) ) 
 PS = perimeter ( S ) * ( perimeter_coincide ( S , nei_6 ) / perimeter_inside ( S , ndif2 ) ) 
 } 
 if ( AD > 0 ) { 
 AD = area ( D ) * ( perimeter_coincide ( D , nei_6 ) / perimeter_inside ( D , ndif2 ) ) 
 PD = perimeter ( D ) * ( perimeter_coincide ( D , nei_6 ) / perimeter_inside ( D , ndif2 ) ) 
 } 
 ];
DEVICE NEI_M_6 nei_m_6 ndiff ( D ) p1trm ( G ) ndiff ( S ) pwitrm ( B ) dnwtrm ( NW ) bulk ( SB ) < ndif2 > -element XM [ 
 property w , l , as , ad , ps , pd 
 W = ( perimeter_coincide ( S , nei_m_6 ) + perimeter_coincide ( D , nei_m_6 ) ) / 2 
 L = AREA ( nei_m_6 ) / W 
 
 AS = area ( S ) 
 AD = area ( D ) 
 PS = perimeter ( S ) 
 PD = perimeter ( D ) 
 
 if ( AS > 0 ) { 
 AS = area ( S ) * ( perimeter_coincide ( S , nei_m_6 ) / perimeter_inside ( S , ndif2 ) ) 
 PS = perimeter ( S ) * ( perimeter_coincide ( S , nei_m_6 ) / perimeter_inside ( S , ndif2 ) ) 
 } 
 if ( AD > 0 ) { 
 AD = area ( D ) * ( perimeter_coincide ( D , nei_m_6 ) / perimeter_inside ( D , ndif2 ) ) 
 PD = perimeter ( D ) * ( perimeter_coincide ( D , nei_m_6 ) / perimeter_inside ( D , ndif2 ) ) 
 } 
 ];
DEVICE NELI_6 neli_6 ndiff ( D ) p1trm ( G ) ndiff ( S ) pwitrm ( B ) dnwtrm ( NW ) bulk ( SB ) < ndif2 > -element XM [ 
 property w , l , as , ad , ps , pd 
 W = ( perimeter_coincide ( S , neli_6 ) + perimeter_coincide ( D , neli_6 ) ) / 2 
 L = AREA ( neli_6 ) / W 
 
 AS = area ( S ) 
 AD = area ( D ) 
 PS = perimeter ( S ) 
 PD = perimeter ( D ) 
 
 if ( AS > 0 ) { 
 AS = area ( S ) * ( perimeter_coincide ( S , neli_6 ) / perimeter_inside ( S , ndif2 ) ) 
 PS = perimeter ( S ) * ( perimeter_coincide ( S , neli_6 ) / perimeter_inside ( S , ndif2 ) ) 
 } 
 if ( AD > 0 ) { 
 AD = area ( D ) * ( perimeter_coincide ( D , neli_6 ) / perimeter_inside ( D , ndif2 ) ) 
 PD = perimeter ( D ) * ( perimeter_coincide ( D , neli_6 ) / perimeter_inside ( D , ndif2 ) ) 
 } 
 ];
DEVICE NELI_M_6 neli_m_6 ndiff ( D ) p1trm ( G ) ndiff ( S ) pwitrm ( B ) dnwtrm ( NW ) bulk ( SB ) < ndif2 > -element XM [ 
 property w , l , as , ad , ps , pd 
 W = ( perimeter_coincide ( S , neli_m_6 ) + perimeter_coincide ( D , neli_m_6 ) ) / 2 
 L = AREA ( neli_m_6 ) / W 
 
 AS = area ( S ) 
 AD = area ( D ) 
 PS = perimeter ( S ) 
 PD = perimeter ( D ) 
 
 if ( AS > 0 ) { 
 AS = area ( S ) * ( perimeter_coincide ( S , neli_m_6 ) / perimeter_inside ( S , ndif2 ) ) 
 PS = perimeter ( S ) * ( perimeter_coincide ( S , neli_m_6 ) / perimeter_inside ( S , ndif2 ) ) 
 } 
 if ( AD > 0 ) { 
 AD = area ( D ) * ( perimeter_coincide ( D , neli_m_6 ) / perimeter_inside ( D , ndif2 ) ) 
 PD = perimeter ( D ) * ( perimeter_coincide ( D , neli_m_6 ) / perimeter_inside ( D , ndif2 ) ) 
 } 
 ];
DEVICE NELNAI_6 nelnai_6 ndiff ( D ) p1trm ( G ) ndiff ( S ) pwitrm ( B ) dnwtrm ( NW ) bulk ( SB ) < ndif2 > -element XM [ 
 property w , l , as , ad , ps , pd 
 W = ( perimeter_coincide ( S , nelnai_6 ) + perimeter_coincide ( D , nelnai_6 ) ) / 2 
 L = AREA ( nelnai_6 ) / W 
 
 AS = area ( S ) 
 AD = area ( D ) 
 PS = perimeter ( S ) 
 PD = perimeter ( D ) 
 
 if ( AS > 0 ) { 
 AS = area ( S ) * ( perimeter_coincide ( S , nelnai_6 ) / perimeter_inside ( S , ndif2 ) ) 
 PS = perimeter ( S ) * ( perimeter_coincide ( S , nelnai_6 ) / perimeter_inside ( S , ndif2 ) ) 
 } 
 if ( AD > 0 ) { 
 AD = area ( D ) * ( perimeter_coincide ( D , nelnai_6 ) / perimeter_inside ( D , ndif2 ) ) 
 PD = perimeter ( D ) * ( perimeter_coincide ( D , nelnai_6 ) / perimeter_inside ( D , ndif2 ) ) 
 } 
 ];
DEVICE NELNAI_M_6 nelnai_m_6 ndiff ( D ) p1trm ( G ) ndiff ( S ) pwitrm ( B ) dnwtrm ( NW ) bulk ( SB ) < ndif2 > -element XM [ 
 property w , l , as , ad , ps , pd 
 W = ( perimeter_coincide ( S , nelnai_m_6 ) + perimeter_coincide ( D , nelnai_m_6 ) ) / 2 
 L = AREA ( nelnai_m_6 ) / W 
 
 AS = area ( S ) 
 AD = area ( D ) 
 PS = perimeter ( S ) 
 PD = perimeter ( D ) 
 
 if ( AS > 0 ) { 
 AS = area ( S ) * ( perimeter_coincide ( S , nelnai_m_6 ) / perimeter_inside ( S , ndif2 ) ) 
 PS = perimeter ( S ) * ( perimeter_coincide ( S , nelnai_m_6 ) / perimeter_inside ( S , ndif2 ) ) 
 } 
 if ( AD > 0 ) { 
 AD = area ( D ) * ( perimeter_coincide ( D , nelnai_m_6 ) / perimeter_inside ( D , ndif2 ) ) 
 PD = perimeter ( D ) * ( perimeter_coincide ( D , nelnai_m_6 ) / perimeter_inside ( D , ndif2 ) ) 
 } 
 ];
DEVICE NESVTI_6 nesvti_6 ndiff ( D ) p1trm ( G ) ndiff ( S ) pwitrm ( B ) dnwtrm ( NW ) bulk ( SB ) < ndif2 > -element XM [ 
 property w , l , as , ad , ps , pd 
 W = ( perimeter_coincide ( S , nesvti_6 ) + perimeter_coincide ( D , nesvti_6 ) ) / 2 
 L = AREA ( nesvti_6 ) / W 
 
 AS = area ( S ) 
 AD = area ( D ) 
 PS = perimeter ( S ) 
 PD = perimeter ( D ) 
 
 if ( AS > 0 ) { 
 AS = area ( S ) * ( perimeter_coincide ( S , nesvti_6 ) / perimeter_inside ( S , ndif2 ) ) 
 PS = perimeter ( S ) * ( perimeter_coincide ( S , nesvti_6 ) / perimeter_inside ( S , ndif2 ) ) 
 } 
 if ( AD > 0 ) { 
 AD = area ( D ) * ( perimeter_coincide ( D , nesvti_6 ) / perimeter_inside ( D , ndif2 ) ) 
 PD = perimeter ( D ) * ( perimeter_coincide ( D , nesvti_6 ) / perimeter_inside ( D , ndif2 ) ) 
 } 
 ];
DEVICE NESVTI_M_6 nesvti_m_6 ndiff ( D ) p1trm ( G ) ndiff ( S ) pwitrm ( B ) dnwtrm ( NW ) bulk ( SB ) < ndif2 > -element XM [ 
 property w , l , as , ad , ps , pd 
 W = ( perimeter_coincide ( S , nesvti_m_6 ) + perimeter_coincide ( D , nesvti_m_6 ) ) / 2 
 L = AREA ( nesvti_m_6 ) / W 
 
 AS = area ( S ) 
 AD = area ( D ) 
 PS = perimeter ( S ) 
 PD = perimeter ( D ) 
 
 if ( AS > 0 ) { 
 AS = area ( S ) * ( perimeter_coincide ( S , nesvti_m_6 ) / perimeter_inside ( S , ndif2 ) ) 
 PS = perimeter ( S ) * ( perimeter_coincide ( S , nesvti_m_6 ) / perimeter_inside ( S , ndif2 ) ) 
 } 
 if ( AD > 0 ) { 
 AD = area ( D ) * ( perimeter_coincide ( D , nesvti_m_6 ) / perimeter_inside ( D , ndif2 ) ) 
 PD = perimeter ( D ) * ( perimeter_coincide ( D , nesvti_m_6 ) / perimeter_inside ( D , ndif2 ) ) 
 } 
 ];
LVS_DEVICE_TYPE PMOS PE_5;
LVS_DEVICE_TYPE PMOS PEL_5;
LVS_DEVICE_TYPE PMOS PEI_5;
LVS_DEVICE_TYPE PMOS PEI_M_5;
LVS_DEVICE_TYPE PMOS PELI_5;
LVS_DEVICE_TYPE PMOS PELI_M_5;
LVS_DEVICE_TYPE PMOS PESVT_5;
LVS_DEVICE_TYPE PMOS PESVTI_5;
LVS_DEVICE_TYPE PMOS PESVTI_M_5;
DEVICE PE_5 pe_5 pdiff ( D ) p1trm ( G ) pdiff ( S ) nwtrm ( B ) bulk ( SB ) < pdif2 > -element XM [ 
 property w , l , as , ad , ps , pd 
 W = ( perimeter_coincide ( S , pe_5 ) + perimeter_coincide ( D , pe_5 ) ) / 2 
 L = AREA ( pe_5 ) / W 
 
 AS = area ( S ) 
 AD = area ( D ) 
 PS = perimeter ( S ) 
 PD = perimeter ( D ) 
 
 if ( AS > 0 ) { 
 AS = area ( S ) * ( perimeter_coincide ( S , pe_5 ) / perimeter_inside ( S , pdif2 ) ) 
 PS = perimeter ( S ) * ( perimeter_coincide ( S , pe_5 ) / perimeter_inside ( S , pdif2 ) ) 
 } 
 if ( AD > 0 ) { 
 AD = area ( D ) * ( perimeter_coincide ( D , pe_5 ) / perimeter_inside ( D , pdif2 ) ) 
 PD = perimeter ( D ) * ( perimeter_coincide ( D , pe_5 ) / perimeter_inside ( D , pdif2 ) ) 
 } 
 ];
DEVICE PEL_5 pel_5 pdiff ( D ) p1trm ( G ) pdiff ( S ) nwtrm ( B ) bulk ( SB ) < pdif2 > -element XM [ 
 property w , l , as , ad , ps , pd 
 W = ( perimeter_coincide ( S , pel_5 ) + perimeter_coincide ( D , pel_5 ) ) / 2 
 L = AREA ( pel_5 ) / W 
 
 AS = area ( S ) 
 AD = area ( D ) 
 PS = perimeter ( S ) 
 PD = perimeter ( D ) 
 
 if ( AS > 0 ) { 
 AS = area ( S ) * ( perimeter_coincide ( S , pel_5 ) / perimeter_inside ( S , pdif2 ) ) 
 PS = perimeter ( S ) * ( perimeter_coincide ( S , pel_5 ) / perimeter_inside ( S , pdif2 ) ) 
 } 
 if ( AD > 0 ) { 
 AD = area ( D ) * ( perimeter_coincide ( D , pel_5 ) / perimeter_inside ( D , pdif2 ) ) 
 PD = perimeter ( D ) * ( perimeter_coincide ( D , pel_5 ) / perimeter_inside ( D , pdif2 ) ) 
 } 
 ];
DEVICE PEI_5 pei_5 pdiff ( D ) p1trm ( G ) pdiff ( S ) dnwtrm ( B ) bulk ( SB ) < pdif2 > -element XM [ 
 property w , l , as , ad , ps , pd 
 W = ( perimeter_coincide ( S , pei_5 ) + perimeter_coincide ( D , pei_5 ) ) / 2 
 L = AREA ( pei_5 ) / W 
 
 AS = area ( S ) 
 AD = area ( D ) 
 PS = perimeter ( S ) 
 PD = perimeter ( D ) 
 
 if ( AS > 0 ) { 
 AS = area ( S ) * ( perimeter_coincide ( S , pei_5 ) / perimeter_inside ( S , pdif2 ) ) 
 PS = perimeter ( S ) * ( perimeter_coincide ( S , pei_5 ) / perimeter_inside ( S , pdif2 ) ) 
 } 
 if ( AD > 0 ) { 
 AD = area ( D ) * ( perimeter_coincide ( D , pei_5 ) / perimeter_inside ( D , pdif2 ) ) 
 PD = perimeter ( D ) * ( perimeter_coincide ( D , pei_5 ) / perimeter_inside ( D , pdif2 ) ) 
 } 
 ];
DEVICE PEI_M_5 pei_m_5 pdiff ( D ) p1trm ( G ) pdiff ( S ) dnwtrm ( B ) bulk ( SB ) < pdif2 > -element XM [ 
 property w , l , as , ad , ps , pd 
 W = ( perimeter_coincide ( S , pei_m_5 ) + perimeter_coincide ( D , pei_m_5 ) ) / 2 
 L = AREA ( pei_m_5 ) / W 
 
 AS = area ( S ) 
 AD = area ( D ) 
 PS = perimeter ( S ) 
 PD = perimeter ( D ) 
 
 if ( AS > 0 ) { 
 AS = area ( S ) * ( perimeter_coincide ( S , pei_m_5 ) / perimeter_inside ( S , pdif2 ) ) 
 PS = perimeter ( S ) * ( perimeter_coincide ( S , pei_m_5 ) / perimeter_inside ( S , pdif2 ) ) 
 } 
 if ( AD > 0 ) { 
 AD = area ( D ) * ( perimeter_coincide ( D , pei_m_5 ) / perimeter_inside ( D , pdif2 ) ) 
 PD = perimeter ( D ) * ( perimeter_coincide ( D , pei_m_5 ) / perimeter_inside ( D , pdif2 ) ) 
 } 
 ];
DEVICE PELI_5 peli_5 pdiff ( D ) p1trm ( G ) pdiff ( S ) dnwtrm ( B ) bulk ( SB ) < pdif2 > -element XM [ 
 property w , l , as , ad , ps , pd 
 W = ( perimeter_coincide ( S , peli_5 ) + perimeter_coincide ( D , peli_5 ) ) / 2 
 L = AREA ( peli_5 ) / W 
 
 AS = area ( S ) 
 AD = area ( D ) 
 PS = perimeter ( S ) 
 PD = perimeter ( D ) 
 
 if ( AS > 0 ) { 
 AS = area ( S ) * ( perimeter_coincide ( S , peli_5 ) / perimeter_inside ( S , pdif2 ) ) 
 PS = perimeter ( S ) * ( perimeter_coincide ( S , peli_5 ) / perimeter_inside ( S , pdif2 ) ) 
 } 
 if ( AD > 0 ) { 
 AD = area ( D ) * ( perimeter_coincide ( D , peli_5 ) / perimeter_inside ( D , pdif2 ) ) 
 PD = perimeter ( D ) * ( perimeter_coincide ( D , peli_5 ) / perimeter_inside ( D , pdif2 ) ) 
 } 
 ];
DEVICE PELI_M_5 peli_m_5 pdiff ( D ) p1trm ( G ) pdiff ( S ) dnwtrm ( B ) bulk ( SB ) < pdif2 > -element XM [ 
 property w , l , as , ad , ps , pd 
 W = ( perimeter_coincide ( S , peli_m_5 ) + perimeter_coincide ( D , peli_m_5 ) ) / 2 
 L = AREA ( peli_m_5 ) / W 
 
 AS = area ( S ) 
 AD = area ( D ) 
 PS = perimeter ( S ) 
 PD = perimeter ( D ) 
 
 if ( AS > 0 ) { 
 AS = area ( S ) * ( perimeter_coincide ( S , peli_m_5 ) / perimeter_inside ( S , pdif2 ) ) 
 PS = perimeter ( S ) * ( perimeter_coincide ( S , peli_m_5 ) / perimeter_inside ( S , pdif2 ) ) 
 } 
 if ( AD > 0 ) { 
 AD = area ( D ) * ( perimeter_coincide ( D , peli_m_5 ) / perimeter_inside ( D , pdif2 ) ) 
 PD = perimeter ( D ) * ( perimeter_coincide ( D , peli_m_5 ) / perimeter_inside ( D , pdif2 ) ) 
 } 
 ];
DEVICE PESVT_5 pesvt_5 pdiff ( D ) p1trm ( G ) pdiff ( S ) nwtrm ( B ) bulk ( SB ) < pdif2 > -element XM [ 
 property w , l , as , ad , ps , pd 
 W = ( perimeter_coincide ( S , pesvt_5 ) + perimeter_coincide ( D , pesvt_5 ) ) / 2 
 L = AREA ( pesvt_5 ) / W 
 
 AS = area ( S ) 
 AD = area ( D ) 
 PS = perimeter ( S ) 
 PD = perimeter ( D ) 
 
 if ( AS > 0 ) { 
 AS = area ( S ) * ( perimeter_coincide ( S , pesvt_5 ) / perimeter_inside ( S , pdif2 ) ) 
 PS = perimeter ( S ) * ( perimeter_coincide ( S , pesvt_5 ) / perimeter_inside ( S , pdif2 ) ) 
 } 
 if ( AD > 0 ) { 
 AD = area ( D ) * ( perimeter_coincide ( D , pesvt_5 ) / perimeter_inside ( D , pdif2 ) ) 
 PD = perimeter ( D ) * ( perimeter_coincide ( D , pesvt_5 ) / perimeter_inside ( D , pdif2 ) ) 
 } 
 ];
DEVICE PESVTI_5 pesvti_5 pdiff ( D ) p1trm ( G ) pdiff ( S ) dnwtrm ( B ) bulk ( SB ) < pdif2 > -element XM [ 
 property w , l , as , ad , ps , pd 
 W = ( perimeter_coincide ( S , pesvti_5 ) + perimeter_coincide ( D , pesvti_5 ) ) / 2 
 L = AREA ( pesvti_5 ) / W 
 
 AS = area ( S ) 
 AD = area ( D ) 
 PS = perimeter ( S ) 
 PD = perimeter ( D ) 
 
 if ( AS > 0 ) { 
 AS = area ( S ) * ( perimeter_coincide ( S , pesvti_5 ) / perimeter_inside ( S , pdif2 ) ) 
 PS = perimeter ( S ) * ( perimeter_coincide ( S , pesvti_5 ) / perimeter_inside ( S , pdif2 ) ) 
 } 
 if ( AD > 0 ) { 
 AD = area ( D ) * ( perimeter_coincide ( D , pesvti_5 ) / perimeter_inside ( D , pdif2 ) ) 
 PD = perimeter ( D ) * ( perimeter_coincide ( D , pesvti_5 ) / perimeter_inside ( D , pdif2 ) ) 
 } 
 ];
DEVICE PESVTI_M_5 pesvti_m_5 pdiff ( D ) p1trm ( G ) pdiff ( S ) dnwtrm ( B ) bulk ( SB ) < pdif2 > -element XM [ 
 property w , l , as , ad , ps , pd 
 W = ( perimeter_coincide ( S , pesvti_m_5 ) + perimeter_coincide ( D , pesvti_m_5 ) ) / 2 
 L = AREA ( pesvti_m_5 ) / W 
 
 AS = area ( S ) 
 AD = area ( D ) 
 PS = perimeter ( S ) 
 PD = perimeter ( D ) 
 
 if ( AS > 0 ) { 
 AS = area ( S ) * ( perimeter_coincide ( S , pesvti_m_5 ) / perimeter_inside ( S , pdif2 ) ) 
 PS = perimeter ( S ) * ( perimeter_coincide ( S , pesvti_m_5 ) / perimeter_inside ( S , pdif2 ) ) 
 } 
 if ( AD > 0 ) { 
 AD = area ( D ) * ( perimeter_coincide ( D , pesvti_m_5 ) / perimeter_inside ( D , pdif2 ) ) 
 PD = perimeter ( D ) * ( perimeter_coincide ( D , pesvti_m_5 ) / perimeter_inside ( D , pdif2 ) ) 
 } 
 ];
DEVICE MN ( nmma ) nmma_d p1trm ( G ) hvnwtrm ( S ) hvnwtrm ( D ) bulk ( B ) < nmma_hvx > -element XM [ 
 property w , l , as , ad , ps , pd , extlay 
 W = ( perimeter_inside ( S , nmma_d ) + perimeter_inside ( D , nmma_d ) ) / 2 
 L = AREA ( nmma_d ) / W 
 extlay = 1 
 
 AS = area ( S ) 
 AD = area ( D ) 
 PS = perimeter ( S ) 
 PD = perimeter ( D ) 
 
 if ( AS > 0 ) { 
 AS = area ( S ) * ( W / ( ( area ( S ) - area_common ( S , nmma_hvx ) ) / 2e-07 ) ) 
 PS = perimeter ( S ) * ( W / ( ( area ( S ) - area_common ( S , nmma_hvx ) ) / 2e-07 ) ) 
 } 
 if ( AD > 0 ) { 
 AD = area ( D ) * ( W / ( ( area ( D ) - area_common ( D , nmma_hvx ) ) / 2e-07 ) ) 
 PD = perimeter ( D ) * ( W / ( ( area ( D ) - area_common ( D , nmma_hvx ) ) / 2e-07 ) ) 
 } 
 ];
DEVICE MN ( nmma_bjt ) nmma_b p1trm ( G ) hvnwtrm ( S ) hvnwtrm ( D ) bulk ( B ) < nmma_hvx > -model nmma_bjt -element XM [ 
 property w , l , as , ad , ps , pd , extlay 
 W = ( perimeter_inside ( S , nmma_b ) + perimeter_inside ( D , nmma_b ) ) / 2 
 L = AREA ( nmma_b ) / W 
 extlay = 1 
 
 AS = area ( S ) 
 AD = area ( D ) 
 PS = perimeter ( S ) 
 PD = perimeter ( D ) 
 
 if ( AS > 0 ) { 
 AS = area ( S ) * ( W / ( ( area ( S ) - area_common ( S , nmma_hvx ) ) / 2e-07 ) ) 
 PS = perimeter ( S ) * ( W / ( ( area ( S ) - area_common ( S , nmma_hvx ) ) / 2e-07 ) ) 
 } 
 if ( AD > 0 ) { 
 AD = area ( D ) * ( W / ( ( area ( D ) - area_common ( D , nmma_hvx ) ) / 2e-07 ) ) 
 PD = perimeter ( D ) * ( W / ( ( area ( D ) - area_common ( D , nmma_hvx ) ) / 2e-07 ) ) 
 } 
 ];
LVS_DEVICE_TYPE PMOS PMMA_BJT;
DEVICE MP ( pmma ) pmma_d p1trm ( G ) pwitrm ( S ) pwitrm ( D ) dnwtrm ( B ) < pmma_hvx > -element XM [ 
 property w , l , as , ad , ps , pd , extlay 
 W = ( perimeter_inside ( S , pmma_d ) + perimeter_inside ( D , pmma_d ) ) / 2 
 L = AREA ( pmma_d ) / W 
 extlay = 1 
 
 AS = area ( S ) 
 AD = area ( D ) 
 PS = perimeter ( S ) 
 PD = perimeter ( D ) 
 
 if ( AS > 0 ) { 
 AS = area ( S ) * ( W / ( ( area ( S ) - area_common ( S , pmma_hvx ) ) / 2e-07 ) ) 
 PS = perimeter ( S ) * ( W / ( ( area ( S ) - area_common ( S , pmma_hvx ) ) / 2e-07 ) ) 
 } 
 if ( AD > 0 ) { 
 AD = area ( D ) * ( W / ( ( area ( D ) - area_common ( D , pmma_hvx ) ) / 2e-07 ) ) 
 PD = perimeter ( D ) * ( W / ( ( area ( D ) - area_common ( D , pmma_hvx ) ) / 2e-07 ) ) 
 } 
 ];
DEVICE PMMA_BJT pmma_b pwitrm ( D ) p1trm ( G ) pwitrm ( S ) dnwtrm ( B ) bulk ( SB ) < pmma_hvx > -model pmma_bjt -element XM [ 
 property w , l , as , ad , ps , pd , extlay 
 W = ( perimeter_inside ( S , pmma_b ) + perimeter_inside ( D , pmma_b ) ) / 2 
 L = AREA ( pmma_b ) / W 
 extlay = 1 
 
 AS = area ( S ) 
 AD = area ( D ) 
 PS = perimeter ( S ) 
 PD = perimeter ( D ) 
 
 if ( AS > 0 ) { 
 AS = area ( S ) * ( W / ( ( area ( S ) - area_common ( S , pmma_hvx ) ) / 2e-07 ) ) 
 PS = perimeter ( S ) * ( W / ( ( area ( S ) - area_common ( S , pmma_hvx ) ) / 2e-07 ) ) 
 } 
 if ( AD > 0 ) { 
 AD = area ( D ) * ( W / ( ( area ( D ) - area_common ( D , pmma_hvx ) ) / 2e-07 ) ) 
 PD = perimeter ( D ) * ( W / ( ( area ( D ) - area_common ( D , pmma_hvx ) ) / 2e-07 ) ) 
 } 
 ];
DEVICE MN ( nma ) nma_d p1trm ( G ) ndiff ( S ) ndiff ( D ) bulk ( B ) < ndif2 > -element XM [ 
 property w , l , as , ad , ps , pd , extlay 
 W = ( perimeter_coincide ( S , nma_d ) + perimeter_coincide ( D , nma_d ) ) / 2 
 L = AREA ( nma_d ) / W 
 extlay = 1 
 
 AS = area ( S ) 
 AD = area ( D ) 
 PS = perimeter ( S ) 
 PD = perimeter ( D ) 
 
 if ( AS > 0 ) { 
 AS = area ( S ) * ( perimeter_coincide ( S , nma_d ) / perimeter_inside ( S , ndif2 ) ) 
 PS = perimeter ( S ) * ( perimeter_coincide ( S , nma_d ) / perimeter_inside ( S , ndif2 ) ) 
 } 
 if ( AD > 0 ) { 
 AD = area ( D ) * ( perimeter_coincide ( D , nma_d ) / perimeter_inside ( D , ndif2 ) ) 
 PD = perimeter ( D ) * ( perimeter_coincide ( D , nma_d ) / perimeter_inside ( D , ndif2 ) ) 
 } 
 ];
DEVICE MN ( nma_bjt ) nma_b p1trm ( G ) ndiff ( S ) ndiff ( D ) bulk ( B ) < ndif2 > -model nma_bjt -element XM [ 
 property w , l , as , ad , ps , pd , extlay 
 W = ( perimeter_coincide ( S , nma_b ) + perimeter_coincide ( D , nma_b ) ) / 2 
 L = AREA ( nma_b ) / W 
 extlay = 1 
 
 AS = area ( S ) 
 AD = area ( D ) 
 PS = perimeter ( S ) 
 PD = perimeter ( D ) 
 
 if ( AS > 0 ) { 
 AS = area ( S ) * ( perimeter_coincide ( S , nma_b ) / perimeter_inside ( S , ndif2 ) ) 
 PS = perimeter ( S ) * ( perimeter_coincide ( S , nma_b ) / perimeter_inside ( S , ndif2 ) ) 
 } 
 if ( AD > 0 ) { 
 AD = area ( D ) * ( perimeter_coincide ( D , nma_b ) / perimeter_inside ( D , ndif2 ) ) 
 PD = perimeter ( D ) * ( perimeter_coincide ( D , nma_b ) / perimeter_inside ( D , ndif2 ) ) 
 } 
 ];
LVS_DEVICE_TYPE PMOS PMA_BJT;
DEVICE MP ( pma ) pma_d p1trm ( G ) pdiff ( S ) pdiff ( D ) hnw ( B ) < pdif2 > -element XM [ 
 property w , l , as , ad , ps , pd , extlay 
 W = ( perimeter_coincide ( S , pma_d ) + perimeter_coincide ( D , pma_d ) ) / 2 
 L = AREA ( pma_d ) / W 
 extlay = 1 
 
 AS = area ( S ) 
 AD = area ( D ) 
 PS = perimeter ( S ) 
 PD = perimeter ( D ) 
 
 if ( AS > 0 ) { 
 AS = area ( S ) * ( perimeter_coincide ( S , pma_d ) / perimeter_inside ( S , pdif2 ) ) 
 PS = perimeter ( S ) * ( perimeter_coincide ( S , pma_d ) / perimeter_inside ( S , pdif2 ) ) 
 } 
 if ( AD > 0 ) { 
 AD = area ( D ) * ( perimeter_coincide ( D , pma_d ) / perimeter_inside ( D , pdif2 ) ) 
 PD = perimeter ( D ) * ( perimeter_coincide ( D , pma_d ) / perimeter_inside ( D , pdif2 ) ) 
 } 
 ];
DEVICE PMA_BJT pma_b pdiff ( D ) p1trm ( G ) pdiff ( S ) hnw ( B ) bulk ( SB ) < pdif2 > -model pma_bjt -element XM [ 
 property w , l , as , ad , ps , pd , extlay 
 W = ( perimeter_coincide ( S , pma_b ) + perimeter_coincide ( D , pma_b ) ) / 2 
 L = AREA ( pma_b ) / W 
 extlay = 1 
 
 AS = area ( S ) 
 AD = area ( D ) 
 PS = perimeter ( S ) 
 PD = perimeter ( D ) 
 
 if ( AS > 0 ) { 
 AS = area ( S ) * ( perimeter_coincide ( S , pma_b ) / perimeter_inside ( S , pdif2 ) ) 
 PS = perimeter ( S ) * ( perimeter_coincide ( S , pma_b ) / perimeter_inside ( S , pdif2 ) ) 
 } 
 if ( AD > 0 ) { 
 AD = area ( D ) * ( perimeter_coincide ( D , pma_b ) / perimeter_inside ( D , pdif2 ) ) 
 PD = perimeter ( D ) * ( perimeter_coincide ( D , pma_b ) / perimeter_inside ( D , pdif2 ) ) 
 } 
 ];
DEVICE MP ( pmb ) pmb p1trm ( G ) pdiff ( S ) pdiff ( D ) dnwtrm ( B ) < pdif2 > -element XM [ 
 property w , l , as , ad , ps , pd 
 W = ( perimeter_coincide ( S , pmb ) + perimeter_coincide ( D , pmb ) ) / 2 
 L = AREA ( pmb ) / W 
 
 AS = area ( S ) 
 AD = area ( D ) 
 PS = perimeter ( S ) 
 PD = perimeter ( D ) 
 
 if ( AS > 0 ) { 
 AS = area ( S ) * ( perimeter_coincide ( S , pmb ) / perimeter_inside ( S , pdif2 ) ) 
 PS = perimeter ( S ) * ( perimeter_coincide ( S , pmb ) / perimeter_inside ( S , pdif2 ) ) 
 } 
 if ( AD > 0 ) { 
 AD = area ( D ) * ( perimeter_coincide ( D , pmb ) / perimeter_inside ( D , pdif2 ) ) 
 PD = perimeter ( D ) * ( perimeter_coincide ( D , pmb ) / perimeter_inside ( D , pdif2 ) ) 
 } 
 ];
DEVICE MN ( nmmc ) nmmc_d p1trm ( G ) ndftrm ( S ) ndftrm ( D ) bulk ( B ) -element XM [ 
 property w , l , as , ad , ps , pd , extlay 
 W = ( perimeter_inside ( S , nmmc_d ) + perimeter_inside ( D , nmmc_d ) ) / 2 
 L = AREA ( nmmc_d ) / W 
 extlay = 1 
 
 AS = 1e-15 
 AD = 1e-15 
 PS = 0 
 PD = 0 
 ];
DEVICE MN ( nmmd ) nmmd_d p1trm ( G ) ndftrm ( S ) ndftrm ( D ) bulk ( B ) -element XM [ 
 property w , l , as , ad , ps , pd , extlay 
 W = ( perimeter_inside ( S , nmmd_d ) + perimeter_inside ( D , nmmd_d ) ) / 2 
 L = AREA ( nmmd_d ) / W 
 extlay = 1 
 
 AS = 1e-15 
 AD = 1e-15 
 PS = 0 
 PD = 0 
 ];
DEVICE MN ( nhhv ) nhhv_d p1trm ( G ) ndftrm ( S ) ndftrm ( D ) bulk ( B ) -element XM [ 
 property w , l , as , ad , ps , pd , extlay 
 W = ( perimeter_inside ( S , nhhv_d ) + perimeter_inside ( D , nhhv_d ) ) / 2 
 L = AREA ( nhhv_d ) / W 
 extlay = 1 
 
 AS = 1e-15 
 AD = 1e-15 
 PS = 0 
 PD = 0 
 ];
DEVICE MN ( nhhvd ) nhhvd_d p1trm ( G ) ndftrm ( S ) ndftrm ( D ) bulk ( B ) -element XM [ 
 property w , l , as , ad , ps , pd , extlay 
 W = ( perimeter_inside ( S , nhhvd_d ) + perimeter_inside ( D , nhhvd_d ) ) / 2 
 L = AREA ( nhhvd_d ) / W 
 extlay = 1 
 
 AS = 1e-15 
 AD = 1e-15 
 PS = 0 
 PD = 0 
 ];
DEVICE MN ( nmmc_bjt ) nmmc_b p1trm ( G ) ndftrm ( S ) ndftrm ( D ) bulk ( B ) < n_bjtx > -model nmmc_bjt -element XM [ 
 property w , l , as , ad , ps , pd , extlay 
 W = ( perimeter_inside ( S , nmmc_b ) + perimeter_inside ( D , nmmc_b ) ) / 2 
 L = AREA ( nmmc_b ) / W 
 extlay = 1 
 
 AS = 1e-15 
 AD = 1e-15 
 PS = 0 
 PD = 0 
 
 if ( AS > 0 ) { 
 AS = area ( S ) * ( perimeter_inside ( S , nmmc_b ) / perimeter_outside ( S , n_bjtx ) ) 
 PS = perimeter ( S ) * ( perimeter_inside ( S , nmmc_b ) / perimeter_outside ( S , n_bjtx ) ) 
 } 
 if ( AD > 0 ) { 
 AD = area ( D ) * ( perimeter_inside ( D , nmmc_b ) / perimeter_outside ( D , n_bjtx ) ) 
 PD = perimeter ( D ) * ( perimeter_inside ( D , nmmc_b ) / perimeter_outside ( D , n_bjtx ) ) 
 } 
 ];
DEVICE MN ( nmmd_bjt ) nmmd_b p1trm ( G ) ndftrm ( S ) ndftrm ( D ) bulk ( B ) < n_bjtx > -model nmmd_bjt -element XM [ 
 property w , l , as , ad , ps , pd , extlay 
 W = ( perimeter_inside ( S , nmmd_b ) + perimeter_inside ( D , nmmd_b ) ) / 2 
 L = AREA ( nmmd_b ) / W 
 extlay = 1 
 
 AS = 1e-15 
 AD = 1e-15 
 PS = 0 
 PD = 0 
 
 if ( AS > 0 ) { 
 AS = area ( S ) * ( perimeter_inside ( S , nmmd_b ) / perimeter_outside ( S , n_bjtx ) ) 
 PS = perimeter ( S ) * ( perimeter_inside ( S , nmmd_b ) / perimeter_outside ( S , n_bjtx ) ) 
 } 
 if ( AD > 0 ) { 
 AD = area ( D ) * ( perimeter_inside ( D , nmmd_b ) / perimeter_outside ( D , n_bjtx ) ) 
 PD = perimeter ( D ) * ( perimeter_inside ( D , nmmd_b ) / perimeter_outside ( D , n_bjtx ) ) 
 } 
 ];
DEVICE MN ( nhhv_bjt ) nhhv_b p1trm ( G ) ndftrm ( S ) ndftrm ( D ) bulk ( B ) < n_bjtx > -model nhhv_bjt -element XM [ 
 property w , l , as , ad , ps , pd , extlay 
 W = ( perimeter_inside ( S , nhhv_b ) + perimeter_inside ( D , nhhv_b ) ) / 2 
 L = AREA ( nhhv_b ) / W 
 extlay = 1 
 
 AS = 1e-15 
 AD = 1e-15 
 PS = 0 
 PD = 0 
 
 if ( AS > 0 ) { 
 AS = area ( S ) * ( perimeter_inside ( S , nhhv_b ) / perimeter_outside ( S , n_bjtx ) ) 
 PS = perimeter ( S ) * ( perimeter_inside ( S , nhhv_b ) / perimeter_outside ( S , n_bjtx ) ) 
 } 
 if ( AD > 0 ) { 
 AD = area ( D ) * ( perimeter_inside ( D , nhhv_b ) / perimeter_outside ( D , n_bjtx ) ) 
 PD = perimeter ( D ) * ( perimeter_inside ( D , nhhv_b ) / perimeter_outside ( D , n_bjtx ) ) 
 } 
 ];
DEVICE MN ( nhhvd_bjt ) nhhvd_b p1trm ( G ) ndftrm ( S ) ndftrm ( D ) bulk ( B ) < n_bjtx > -model nhhvd_bjt -element XM [ 
 property w , l , as , ad , ps , pd , extlay 
 W = ( perimeter_inside ( S , nhhvd_b ) + perimeter_inside ( D , nhhvd_b ) ) / 2 
 L = AREA ( nhhvd_b ) / W 
 extlay = 1 
 
 AS = 1e-15 
 AD = 1e-15 
 PS = 0 
 PD = 0 
 
 if ( AS > 0 ) { 
 AS = area ( S ) * ( perimeter_inside ( S , nhhvd_b ) / perimeter_outside ( S , n_bjtx ) ) 
 PS = perimeter ( S ) * ( perimeter_inside ( S , nhhvd_b ) / perimeter_outside ( S , n_bjtx ) ) 
 } 
 if ( AD > 0 ) { 
 AD = area ( D ) * ( perimeter_inside ( D , nhhvd_b ) / perimeter_outside ( D , n_bjtx ) ) 
 PD = perimeter ( D ) * ( perimeter_inside ( D , nhhvd_b ) / perimeter_outside ( D , n_bjtx ) ) 
 } 
 ];
LVS_DEVICE_TYPE PMOS PMMC_BJT;
LVS_DEVICE_TYPE PMOS PHHV_BJT;
DEVICE MP ( pmmc ) pmmc_d p1trm ( G ) pdf ( S ) pdf ( D ) hnw ( B ) -model pmmc -element XM [ 
 property w , l , as , ad , ps , pd , extlay 
 W = ( perimeter_inside ( S , pmmc_d ) + perimeter_inside ( D , pmmc_d ) ) / 2 
 L = AREA ( pmmc_d ) / W 
 extlay = 1 
 
 AS = 1e-15 
 AD = 1e-15 
 PS = 0 
 PD = 0 
 ];
DEVICE PMMC_BJT pmmc_b pdf ( D ) p1trm ( G ) pdf ( S ) hnw ( B ) bulk ( SB ) < p_bjtx > -model pmmc_bjt -element XM [ 
 property w , l , as , ad , ps , pd , extlay 
 W = ( perimeter_inside ( S , pmmc_b ) + perimeter_inside ( D , pmmc_b ) ) / 2 
 L = AREA ( pmmc_b ) / W 
 extlay = 1 
 
 AS = 1e-15 
 AD = 1e-15 
 PS = 0 
 PD = 0 
 
 if ( AS > 0 ) { 
 AS = area ( S ) * ( perimeter_inside ( S , pmmc_b ) / perimeter_outside ( S , p_bjtx ) ) 
 PS = perimeter ( S ) * ( perimeter_inside ( S , pmmc_b ) / perimeter_outside ( S , p_bjtx ) ) 
 } 
 if ( AD > 0 ) { 
 AD = area ( D ) * ( perimeter_inside ( D , pmmc_b ) / perimeter_outside ( D , p_bjtx ) ) 
 PD = perimeter ( D ) * ( perimeter_inside ( D , pmmc_b ) / perimeter_outside ( D , p_bjtx ) ) 
 } 
 ];
DEVICE MP ( phhv ) phhv_d p1trm ( G ) pdf ( S ) pdf ( D ) hnw ( B ) -model phhv -element XM [ 
 property w , l , as , ad , ps , pd , extlay 
 W = ( perimeter_inside ( S , phhv_d ) + perimeter_inside ( D , phhv_d ) ) / 2 
 L = AREA ( phhv_d ) / W 
 extlay = 1 
 
 AS = 1e-15 
 AD = 1e-15 
 PS = 0 
 PD = 0 
 ];
DEVICE PHHV_BJT phhv_b pdf ( D ) p1trm ( G ) pdf ( S ) hnw ( B ) bulk ( SB ) < p_bjtx > -model phhv_bjt -element XM [ 
 property w , l , as , ad , ps , pd , extlay 
 W = ( perimeter_inside ( S , phhv_b ) + perimeter_inside ( D , phhv_b ) ) / 2 
 L = AREA ( phhv_b ) / W 
 extlay = 1 
 
 AS = 1e-15 
 AD = 1e-15 
 PS = 0 
 PD = 0 
 
 if ( AS > 0 ) { 
 AS = area ( S ) * ( perimeter_inside ( S , phhv_b ) / perimeter_outside ( S , p_bjtx ) ) 
 PS = perimeter ( S ) * ( perimeter_inside ( S , phhv_b ) / perimeter_outside ( S , p_bjtx ) ) 
 } 
 if ( AD > 0 ) { 
 AD = area ( D ) * ( perimeter_inside ( D , phhv_b ) / perimeter_outside ( D , p_bjtx ) ) 
 PD = perimeter ( D ) * ( perimeter_inside ( D , phhv_b ) / perimeter_outside ( D , p_bjtx ) ) 
 } 
 ];
DEVICE LDDN ( nmc ) nmc_d ndftrm ( D ) p1trm ( G ) ndiff ( S ) bulk ( B ) < ndif2 > -element XM [ 
 property w , l , as , ad , ps , pd , extlay 
 W = ( perimeter_coincide ( S , nmc_d ) + perimeter_inside ( D , nmc_d ) ) / 2 
 L = AREA ( nmc_d ) / W 
 extlay = 1 
 
 AS = area ( S ) 
 AD = 1e-15 
 PS = perimeter ( S ) 
 PD = 0 
 
 if ( AS > 0 ) { 
 AS = area ( S ) * ( perimeter_coincide ( S , nmc_d ) / perimeter_inside ( S , ndif2 ) ) 
 PS = perimeter ( S ) * ( perimeter_coincide ( S , nmc_d ) / perimeter_inside ( S , ndif2 ) ) 
 } 
 ];
DEVICE LDDN ( nhv ) nhv_d ndftrm ( D ) p1trm ( G ) ndiff ( S ) bulk ( B ) < ndif2 > -element XM [ 
 property w , l , as , ad , ps , pd , extlay 
 W = ( perimeter_coincide ( S , nhv_d ) + perimeter_inside ( D , nhv_d ) ) / 2 
 L = AREA ( nhv_d ) / W 
 extlay = 1 
 
 AS = area ( S ) 
 AD = 1e-15 
 PS = perimeter ( S ) 
 PD = 0 
 
 if ( AS > 0 ) { 
 AS = area ( S ) * ( perimeter_coincide ( S , nhv_d ) / perimeter_inside ( S , ndif2 ) ) 
 PS = perimeter ( S ) * ( perimeter_coincide ( S , nhv_d ) / perimeter_inside ( S , ndif2 ) ) 
 } 
 ];
DEVICE LDDN ( nhvd ) nhvd_d ndftrm ( D ) p1trm ( G ) ndiff ( S ) bulk ( B ) < ndif2 > -element XM [ 
 property w , l , as , ad , ps , pd , extlay 
 W = ( perimeter_coincide ( S , nhvd_d ) + perimeter_inside ( D , nhvd_d ) ) / 2 
 L = AREA ( nhvd_d ) / W 
 extlay = 1 
 
 AS = area ( S ) 
 AD = 1e-15 
 PS = perimeter ( S ) 
 PD = 0 
 
 if ( AS > 0 ) { 
 AS = area ( S ) * ( perimeter_coincide ( S , nhvd_d ) / perimeter_inside ( S , ndif2 ) ) 
 PS = perimeter ( S ) * ( perimeter_coincide ( S , nhvd_d ) / perimeter_inside ( S , ndif2 ) ) 
 } 
 ];
DEVICE LDDN ( nmc_bjt ) nmc_b ndftrm ( D ) p1trm ( G ) ndiff ( S ) bulk ( B ) < ndif2 > < n_bjtx > -model nmc_bjt -element XM [ 
 property w , l , as , ad , ps , pd , extlay 
 W = ( perimeter_coincide ( S , nmc_b ) + perimeter_inside ( D , nmc_b ) ) / 2 
 L = AREA ( nmc_b ) / W 
 extlay = 1 
 
 AS = area ( S ) 
 AD = 1e-15 
 PS = perimeter ( S ) 
 PD = 0 
 
 if ( AS > 0 ) { 
 AS = area ( S ) * ( perimeter_coincide ( S , nmc_b ) / perimeter_inside ( S , ndif2 ) ) 
 PS = perimeter ( S ) * ( perimeter_coincide ( S , nmc_b ) / perimeter_inside ( S , ndif2 ) ) 
 } 
 if ( AD > 0 ) { 
 AD = area ( D ) * ( perimeter_inside ( D , nmc_b ) / perimeter_outside ( D , n_bjtx ) ) 
 PD = perimeter ( D ) * ( perimeter_inside ( D , nmc_b ) / perimeter_outside ( D , n_bjtx ) ) 
 } 
 ];
DEVICE LDDN ( nhv_bjt ) nhv_b ndftrm ( D ) p1trm ( G ) ndiff ( S ) bulk ( B ) < ndif2 > < n_bjtx > -model nhv_bjt -element XM [ 
 property w , l , as , ad , ps , pd , extlay 
 W = ( perimeter_coincide ( S , nhv_b ) + perimeter_inside ( D , nhv_b ) ) / 2 
 L = AREA ( nhv_b ) / W 
 extlay = 1 
 
 AS = area ( S ) 
 AD = 1e-15 
 PS = perimeter ( S ) 
 PD = 0 
 
 if ( AS > 0 ) { 
 AS = area ( S ) * ( perimeter_coincide ( S , nhv_b ) / perimeter_inside ( S , ndif2 ) ) 
 PS = perimeter ( S ) * ( perimeter_coincide ( S , nhv_b ) / perimeter_inside ( S , ndif2 ) ) 
 } 
 if ( AD > 0 ) { 
 AD = area ( D ) * ( perimeter_inside ( D , nhv_b ) / perimeter_outside ( D , n_bjtx ) ) 
 PD = perimeter ( D ) * ( perimeter_inside ( D , nhv_b ) / perimeter_outside ( D , n_bjtx ) ) 
 } 
 ];
DEVICE LDDN ( nhvd_bjt ) nhvd_b ndftrm ( D ) p1trm ( G ) ndiff ( S ) bulk ( B ) < ndif2 > < n_bjtx > -model nhvd_bjt -element XM [ 
 property w , l , as , ad , ps , pd , extlay 
 W = ( perimeter_coincide ( S , nhvd_b ) + perimeter_inside ( D , nhvd_b ) ) / 2 
 L = AREA ( nhvd_b ) / W 
 extlay = 1 
 
 AS = area ( S ) 
 AD = 1e-15 
 PS = perimeter ( S ) 
 PD = 0 
 
 if ( AS > 0 ) { 
 AS = area ( S ) * ( perimeter_coincide ( S , nhvd_b ) / perimeter_inside ( S , ndif2 ) ) 
 PS = perimeter ( S ) * ( perimeter_coincide ( S , nhvd_b ) / perimeter_inside ( S , ndif2 ) ) 
 } 
 if ( AD > 0 ) { 
 AD = area ( D ) * ( perimeter_inside ( D , nhvd_b ) / perimeter_outside ( D , n_bjtx ) ) 
 PD = perimeter ( D ) * ( perimeter_inside ( D , nhvd_b ) / perimeter_outside ( D , n_bjtx ) ) 
 } 
 ];
LVS_DEVICE_TYPE LDDPMOS PMC_BJT;
LVS_DEVICE_TYPE LDDPMOS PHV_BJT;
DEVICE LDDP ( pmc ) pmc_d pdf ( D ) p1trm ( G ) pdiff ( S ) hnw ( B ) < pdif2 > -model pmc -element XM [ 
 property w , l , as , ad , ps , pd , extlay 
 W = ( perimeter_coincide ( S , pmc_d ) + perimeter_inside ( D , pmc_d ) ) / 2 
 L = AREA ( pmc_d ) / W 
 extlay = 1 
 
 AS = area ( S ) 
 AD = 1e-15 
 PS = perimeter ( S ) 
 PD = 0 
 
 if ( AS > 0 ) { 
 AS = area ( S ) * ( perimeter_coincide ( S , pmc_d ) / perimeter_inside ( S , pdif2 ) ) 
 PS = perimeter ( S ) * ( perimeter_coincide ( S , pmc_d ) / perimeter_inside ( S , pdif2 ) ) 
 } 
 ];
DEVICE PMC_BJT pmc_b pdf ( D ) p1trm ( G ) pdiff ( S ) hnw ( B ) bulk ( SB ) < pdif2 > < p_bjtx > -model pmc_bjt -element XM [ 
 property w , l , as , ad , ps , pd , extlay 
 W = ( perimeter_coincide ( S , pmc_b ) + perimeter_inside ( D , pmc_b ) ) / 2 
 L = AREA ( pmc_b ) / W 
 extlay = 1 
 
 AS = area ( S ) 
 AD = 1e-15 
 PS = perimeter ( S ) 
 PD = 0 
 
 if ( AS > 0 ) { 
 AS = area ( S ) * ( perimeter_coincide ( S , pmc_b ) / perimeter_inside ( S , pdif2 ) ) 
 PS = perimeter ( S ) * ( perimeter_coincide ( S , pmc_b ) / perimeter_inside ( S , pdif2 ) ) 
 } 
 if ( AD > 0 ) { 
 AD = area ( D ) * ( perimeter_inside ( D , pmc_b ) / perimeter_outside ( D , p_bjtx ) ) 
 PD = perimeter ( D ) * ( perimeter_inside ( D , pmc_b ) / perimeter_outside ( D , p_bjtx ) ) 
 } 
 ];
DEVICE LDDP ( phv ) phv_d pdf ( D ) p1trm ( G ) pdiff ( S ) hnw ( B ) < pdif2 > -model phv -element XM [ 
 property w , l , as , ad , ps , pd , extlay 
 W = ( perimeter_coincide ( S , phv_d ) + perimeter_inside ( D , phv_d ) ) / 2 
 L = AREA ( phv_d ) / W 
 extlay = 1 
 
 AS = area ( S ) 
 AD = 1e-15 
 PS = perimeter ( S ) 
 PD = 0 
 
 if ( AS > 0 ) { 
 AS = area ( S ) * ( perimeter_coincide ( S , phv_d ) / perimeter_inside ( S , pdif2 ) ) 
 PS = perimeter ( S ) * ( perimeter_coincide ( S , phv_d ) / perimeter_inside ( S , pdif2 ) ) 
 } 
 ];
DEVICE PHV_BJT phv_b pdf ( D ) p1trm ( G ) pdiff ( S ) hnw ( B ) bulk ( SB ) < pdif2 > < p_bjtx > -model phv_bjt -element XM [ 
 property w , l , as , ad , ps , pd , extlay 
 W = ( perimeter_coincide ( S , phv_b ) + perimeter_inside ( D , phv_b ) ) / 2 
 L = AREA ( phv_b ) / W 
 extlay = 1 
 
 AS = area ( S ) 
 AD = 1e-15 
 PS = perimeter ( S ) 
 PD = 0 
 
 if ( AS > 0 ) { 
 AS = area ( S ) * ( perimeter_coincide ( S , phv_b ) / perimeter_inside ( S , pdif2 ) ) 
 PS = perimeter ( S ) * ( perimeter_coincide ( S , phv_b ) / perimeter_inside ( S , pdif2 ) ) 
 } 
 if ( AD > 0 ) { 
 AD = area ( D ) * ( perimeter_inside ( D , phv_b ) / perimeter_outside ( D , p_bjtx ) ) 
 PD = perimeter ( D ) * ( perimeter_inside ( D , phv_b ) / perimeter_outside ( D , p_bjtx ) ) 
 } 
 ];
DEVICE LDDN ( nedi ) nedi2_d dnwtrm ( D ) p1trm ( G ) ndiff ( S ) bulk ( B ) < nedi > < dmos_dnx > -model nedi -element XM [ 
 property w , l , adio , pdio , extlay 
 W = perimeter_coincide ( S , nedi2_d ) 
 L = AREA_common ( nedi2_d , nedi ) / W 
 adio = area ( D ) 
 pdio = perimeter ( D ) 
 extlay = 1 
 
 if ( adio > 0 ) { 
 adio = area ( D ) * ( W / ( ( area ( D ) - area ( dmos_dnx ) ) / 6.5e-07 ) ) 
 pdio = perimeter ( D ) * ( W / ( ( area ( D ) - area ( dmos_dnx ) ) / 6.5e-07 ) ) 
 } 
 ];
DEVICE LDDN ( nedia ) nedia2_d dnwtrm ( D ) p1trm ( G ) ndiff ( S ) bulk ( B ) < nedia > < dmos_dnx > -model nedia -element XM [ 
 property w , l , adio , pdio , extlay 
 W = perimeter_coincide ( S , nedia2_d ) 
 L = AREA_common ( nedia2_d , nedia ) / W 
 adio = area ( D ) 
 pdio = perimeter ( D ) 
 extlay = 1 
 
 if ( adio > 0 ) { 
 adio = area ( D ) * ( W / ( ( area ( D ) - area ( dmos_dnx ) ) / 1.25e-06 ) ) 
 pdio = perimeter ( D ) * ( W / ( ( area ( D ) - area ( dmos_dnx ) ) / 1.25e-06 ) ) 
 } 
 ];
DEVICE LDDP ( ped ) ped12_d pwitrm ( D ) p1trm ( G ) pdiff ( S ) bulk ( B ) < pedx > < dnwtrm > < dmos_dnx > < dmos_pwx > -model ped -element XM [ 
 property w , l , AD , PD , adio , pdio , extlay 
 W = perimeter_coincide ( S , pedx ) 
 L = AREA_common ( ped12_d , pedx ) / W 
 AD = area ( D ) 
 PD = perimeter ( D ) 
 adio = area ( dnwtrm ) 
 pdio = perimeter ( dnwtrm ) 
 extlay = 1 
 
 if ( AD > 0 ) { 
 AD = area ( D ) * ( W / ( ( area ( dmos_pwx ) - area ( pwitrm ) ) / 9.4e-07 ) ) 
 PD = perimeter ( D ) * ( W / ( ( area ( dmos_pwx ) - area ( pwitrm ) ) / 9.4e-07 ) ) 
 } 
 
 if ( adio > 0 ) { 
 adio = area ( dnwtrm ) * ( W / ( ( area ( dnwtrm ) - area ( dmos_dnx ) ) / 9.4e-07 ) ) 
 pdio = perimeter ( dnwtrm ) * ( W / ( ( area ( dnwtrm ) - area ( dmos_dnx ) ) / 9.4e-07 ) ) 
 } 
 ];
DEVICE LDDP ( ped2 ) ped22_d pwitrm ( D ) p1trm ( G ) pdiff ( S ) bulk ( B ) < pedx > < dnwtrm > < dmos_dnx > < dmos_pwx > -model ped2 -element XM [ 
 property w , l , AD , PD , adio , pdio , extlay 
 W = perimeter_coincide ( S , pedx ) 
 L = AREA_common ( ped22_d , pedx ) / W 
 AD = area ( D ) 
 PD = perimeter ( D ) 
 adio = area ( dnwtrm ) 
 pdio = perimeter ( dnwtrm ) 
 extlay = 1 
 
 if ( AD > 0 ) { 
 AD = area ( D ) * ( W / ( ( area ( dmos_pwx ) - area ( pwitrm ) ) / 9.4e-07 ) ) 
 PD = perimeter ( D ) * ( W / ( ( area ( dmos_pwx ) - area ( pwitrm ) ) / 9.4e-07 ) ) 
 } 
 
 if ( adio > 0 ) { 
 adio = area ( dnwtrm ) * ( W / ( ( area ( dnwtrm ) - area ( dmos_dnx ) ) / 9.4e-07 ) ) 
 pdio = perimeter ( dnwtrm ) * ( W / ( ( area ( dnwtrm ) - area ( dmos_dnx ) ) / 9.4e-07 ) ) 
 } 
 ];
DEVICE LDDN ( nedi_bjt ) nedi2_b dnwtrm ( D ) p1trm ( G ) ndiff ( S ) bulk ( B ) < nedi > < dmos_dnx > -model nedi_bjt -element XM [ 
 property w , l , adio , pdio , extlay 
 W = perimeter_coincide ( S , nedi2_b ) 
 L = AREA_common ( nedi2_b , nedi ) / W 
 adio = area ( D ) 
 pdio = perimeter ( D ) 
 extlay = 1 
 
 if ( adio > 0 ) { 
 adio = area ( D ) * ( W / ( ( area ( D ) - area ( dmos_dnx ) ) / 6.5e-07 ) ) 
 pdio = perimeter ( D ) * ( W / ( ( area ( D ) - area ( dmos_dnx ) ) / 6.5e-07 ) ) 
 } 
 ];
DEVICE LDDN ( nedia_bjt ) nedia2_b dnwtrm ( D ) p1trm ( G ) ndiff ( S ) bulk ( B ) < nedia > < dmos_dnx > -model nedia_bjt -element XM [ 
 property w , l , adio , pdio , extlay 
 W = perimeter_coincide ( S , nedia2_b ) 
 L = AREA_common ( nedia2_b , nedia ) / W 
 adio = area ( D ) 
 pdio = perimeter ( D ) 
 extlay = 1 
 
 if ( adio > 0 ) { 
 adio = area ( D ) * ( W / ( ( area ( D ) - area ( dmos_dnx ) ) / 1.25e-06 ) ) 
 pdio = perimeter ( D ) * ( W / ( ( area ( D ) - area ( dmos_dnx ) ) / 1.25e-06 ) ) 
 } 
 ];
DEVICE LDDP ( ped_bjt ) ped12_b pwitrm ( D ) p1trm ( G ) pdiff ( S ) bulk ( B ) < pedx > < dnwtrm > < dmos_dnx > < dmos_pwx > -model ped_bjt -element XM [ 
 property w , l , AD , PD , adio , pdio , extlay 
 W = perimeter_coincide ( S , pedx ) 
 L = AREA_common ( ped12_b , pedx ) / W 
 AD = area ( D ) 
 PD = perimeter ( D ) 
 adio = area ( dnwtrm ) 
 pdio = perimeter ( dnwtrm ) 
 extlay = 1 
 
 if ( AD > 0 ) { 
 AD = area ( D ) * ( W / ( ( area ( dmos_pwx ) - area ( pwitrm ) ) / 9.4e-07 ) ) 
 PD = perimeter ( D ) * ( W / ( ( area ( dmos_pwx ) - area ( pwitrm ) ) / 9.4e-07 ) ) 
 } 
 
 if ( adio > 0 ) { 
 adio = area ( dnwtrm ) * ( W / ( ( area ( dnwtrm ) - area ( dmos_dnx ) ) / 9.4e-07 ) ) 
 pdio = perimeter ( dnwtrm ) * ( W / ( ( area ( dnwtrm ) - area ( dmos_dnx ) ) / 9.4e-07 ) ) 
 } 
 ];
DEVICE LDDP ( ped2_bjt ) ped22_b pwitrm ( D ) p1trm ( G ) pdiff ( S ) bulk ( B ) < pedx > < dnwtrm > < dmos_dnx > < dmos_pwx > -model ped2_bjt -element XM [ 
 property w , l , AD , PD , adio , pdio , extlay 
 W = perimeter_coincide ( S , pedx ) 
 L = AREA_common ( ped22_b , pedx ) / W 
 AD = area ( D ) 
 PD = perimeter ( D ) 
 adio = area ( dnwtrm ) 
 pdio = perimeter ( dnwtrm ) 
 extlay = 1 
 
 if ( AD > 0 ) { 
 AD = area ( D ) * ( W / ( ( area ( dmos_pwx ) - area ( pwitrm ) ) / 9.4e-07 ) ) 
 PD = perimeter ( D ) * ( W / ( ( area ( dmos_pwx ) - area ( pwitrm ) ) / 9.4e-07 ) ) 
 } 
 
 if ( adio > 0 ) { 
 adio = area ( dnwtrm ) * ( W / ( ( area ( dnwtrm ) - area ( dmos_dnx ) ) / 9.4e-07 ) ) 
 pdio = perimeter ( dnwtrm ) * ( W / ( ( area ( dnwtrm ) - area ( dmos_dnx ) ) / 9.4e-07 ) ) 
 } 
 ];
DEVICE Q ( qpva ) qpva bulk ( C ) nwtrm ( B ) pdiff ( E ) -element XQ;
DEVICE Q ( qpvb ) qpvb bulk ( C ) nwtrm ( B ) pdiff ( E ) -element XQ;
DEVICE Q ( qpvc ) qpvc bulk ( C ) nwtrm ( B ) pdiff ( E ) -element XQ;
DEVICE Q ( qpvascr ) qpvascr bulk ( C ) dnwtrm ( B ) pwitrm ( E ) -element XQ [ 
 property LE 
 LE = ( AREA ( E ) + 2e-12 ) / 1.059e-11 
 ];
DEVICE Q ( qpvhscr ) qpvhscr bulk ( C ) hnw ( B ) pdf ( E ) -element XQ [ 
 property LE 
 LE = AREA ( E ) / 5.42e-12 
 ];
DEVICE Q ( qpvhbscr ) qpvhbscr bulk ( C ) hnw ( B ) pwitrm ( E ) -element XQ [ 
 property LE 
 LE = ( AREA ( E ) + 4.3808e-12 ) / 6.7e-12 
 ];
DEVICE Q ( qnva ) qnva dnwtrm ( C ) pwitrm ( B ) ndiff ( E ) bulk ( S ) -element XQ [ 
 property LE 
 LE = ( AREA ( E ) + 9.68e-14 ) / 1.02e-12 
 ];
DEVICE Q ( qnvb ) qnvb dnwtrm ( C ) pwitrm ( B ) ndiff ( E ) bulk ( S ) -element XQ [ 
 property LE 
 LE = AREA ( E ) / 1.36e-12 
 ];
DEVICE Q ( qnvba ) qnvba dnwtrm ( C ) pwitrm ( B ) ndiff ( E ) bulk ( S ) -element XQ [ 
 property LE 
 LE = AREA ( E ) / 1.36e-12 
 ];
DEVICE Q ( qnvc ) qnvc dnwtrm ( C ) pwitrm ( B ) ndiff ( E ) bulk ( S ) -element XQ [ 
 property LE 
 LE = AREA ( E ) / 1.36e-12 
 ];
DEVICE Q ( qnvca ) qnvca dnwtrm ( C ) pwitrm ( B ) ndiff ( E ) bulk ( S ) -element XQ [ 
 property LE 
 LE = AREA ( E ) / 1.36e-12 
 ];
DEVICE Q ( qnvz ) qnvz dnwtrm ( C ) pwitrm ( B ) ndiff ( E ) bulk ( S ) -element XQ [ 
 property LE 
 LE = ( AREA ( E ) + 9.68e-14 ) / 1.02e-12 
 ];
DEVICE MN ( nn3 ) nnm p1trm ( G ) ndiff ( S ) ndiff ( D ) bulk ( B ) < ndif2 > -element XM [ 
 property w , l , as , ad , ps , pd 
 W = ( perimeter_coincide ( S , nnm ) + perimeter_coincide ( D , nnm ) ) / 2 
 L = AREA ( nnm ) / W 
 
 AS = area ( S ) 
 AD = area ( D ) 
 PS = perimeter ( S ) 
 PD = perimeter ( D ) 
 
 if ( AS > 0 ) { 
 AS = area ( S ) * ( perimeter_coincide ( S , nnm ) / perimeter_inside ( S , ndif2 ) ) 
 PS = perimeter ( S ) * ( perimeter_coincide ( S , nnm ) / perimeter_inside ( S , ndif2 ) ) 
 } 
 if ( AD > 0 ) { 
 AD = area ( D ) * ( perimeter_coincide ( D , nnm ) / perimeter_inside ( D , ndif2 ) ) 
 PD = perimeter ( D ) * ( perimeter_coincide ( D , nnm ) / perimeter_inside ( D , ndif2 ) ) 
 } 
 ];
DEVICE MN ( ne3 ) nem p1trm ( G ) ndiff ( S ) ndiff ( D ) bulk ( B ) < ndif2 > -element XM [ 
 property w , l , as , ad , ps , pd 
 W = ( perimeter_coincide ( S , nem ) + perimeter_coincide ( D , nem ) ) / 2 
 L = AREA ( nem ) / W 
 
 AS = area ( S ) 
 AD = area ( D ) 
 PS = perimeter ( S ) 
 PD = perimeter ( D ) 
 
 if ( AS > 0 ) { 
 AS = area ( S ) * ( perimeter_coincide ( S , nem ) / perimeter_inside ( S , ndif2 ) ) 
 PS = perimeter ( S ) * ( perimeter_coincide ( S , nem ) / perimeter_inside ( S , ndif2 ) ) 
 } 
 if ( AD > 0 ) { 
 AD = area ( D ) * ( perimeter_coincide ( D , nem ) / perimeter_inside ( D , ndif2 ) ) 
 PD = perimeter ( D ) * ( perimeter_coincide ( D , nem ) / perimeter_inside ( D , ndif2 ) ) 
 } 
 ];
DEVICE MN ( nd3 ) ndm p1trm ( G ) ndiff ( S ) ndiff ( D ) bulk ( B ) < ndif2 > -element XM [ 
 property w , l , as , ad , ps , pd 
 W = ( perimeter_coincide ( S , ndm ) + perimeter_coincide ( D , ndm ) ) / 2 
 L = AREA ( ndm ) / W 
 
 AS = area ( S ) 
 AD = area ( D ) 
 PS = perimeter ( S ) 
 PD = perimeter ( D ) 
 
 if ( AS > 0 ) { 
 AS = area ( S ) * ( perimeter_coincide ( S , ndm ) / perimeter_inside ( S , ndif2 ) ) 
 PS = perimeter ( S ) * ( perimeter_coincide ( S , ndm ) / perimeter_inside ( S , ndif2 ) ) 
 } 
 if ( AD > 0 ) { 
 AD = area ( D ) * ( perimeter_coincide ( D , ndm ) / perimeter_inside ( D , ndif2 ) ) 
 PD = perimeter ( D ) * ( perimeter_coincide ( D , ndm ) / perimeter_inside ( D , ndif2 ) ) 
 } 
 ];
DEVICE MN ( ne3lna ) nemlna p1trm ( G ) ndiff ( S ) ndiff ( D ) bulk ( B ) < ndif2 > -element XM [ 
 property w , l , as , ad , ps , pd 
 W = ( perimeter_coincide ( S , nemlna ) + perimeter_coincide ( D , nemlna ) ) / 2 
 L = AREA ( nemlna ) / W 
 
 AS = area ( S ) 
 AD = area ( D ) 
 PS = perimeter ( S ) 
 PD = perimeter ( D ) 
 
 if ( AS > 0 ) { 
 AS = area ( S ) * ( perimeter_coincide ( S , nemlna ) / perimeter_inside ( S , ndif2 ) ) 
 PS = perimeter ( S ) * ( perimeter_coincide ( S , nemlna ) / perimeter_inside ( S , ndif2 ) ) 
 } 
 if ( AD > 0 ) { 
 AD = area ( D ) * ( perimeter_coincide ( D , nemlna ) / perimeter_inside ( D , ndif2 ) ) 
 PD = perimeter ( D ) * ( perimeter_coincide ( D , nemlna ) / perimeter_inside ( D , ndif2 ) ) 
 } 
 ];
DEVICE MP ( pe3 ) pem p1trm ( G ) pdiff ( S ) pdiff ( D ) nwtrm ( B ) < pdif2 > -element XM [ 
 property w , l , as , ad , ps , pd 
 W = ( perimeter_coincide ( S , pem ) + perimeter_coincide ( D , pem ) ) / 2 
 L = AREA ( pem ) / W 
 
 AS = area ( S ) 
 AD = area ( D ) 
 PS = perimeter ( S ) 
 PD = perimeter ( D ) 
 
 if ( AS > 0 ) { 
 AS = area ( S ) * ( perimeter_coincide ( S , pem ) / perimeter_inside ( S , pdif2 ) ) 
 PS = perimeter ( S ) * ( perimeter_coincide ( S , pem ) / perimeter_inside ( S , pdif2 ) ) 
 } 
 if ( AD > 0 ) { 
 AD = area ( D ) * ( perimeter_coincide ( D , pem ) / perimeter_inside ( D , pdif2 ) ) 
 PD = perimeter ( D ) * ( perimeter_coincide ( D , pem ) / perimeter_inside ( D , pdif2 ) ) 
 } 
 ];
DEVICE MP ( pe3ln ) pemln p1trm ( G ) pdiff ( S ) pdiff ( D ) nwtrm ( B ) < pdif2 > -element XM [ 
 property w , l , as , ad , ps , pd 
 W = ( perimeter_coincide ( S , pemln ) + perimeter_coincide ( D , pemln ) ) / 2 
 L = AREA ( pemln ) / W 
 
 AS = area ( S ) 
 AD = area ( D ) 
 PS = perimeter ( S ) 
 PD = perimeter ( D ) 
 
 if ( AS > 0 ) { 
 AS = area ( S ) * ( perimeter_coincide ( S , pemln ) / perimeter_inside ( S , pdif2 ) ) 
 PS = perimeter ( S ) * ( perimeter_coincide ( S , pemln ) / perimeter_inside ( S , pdif2 ) ) 
 } 
 if ( AD > 0 ) { 
 AD = area ( D ) * ( perimeter_coincide ( D , pemln ) / perimeter_inside ( D , pdif2 ) ) 
 PD = perimeter ( D ) * ( perimeter_coincide ( D , pemln ) / perimeter_inside ( D , pdif2 ) ) 
 } 
 ];
DEVICE MP ( pe3lna ) pemlna p1trm ( G ) pdiff ( S ) pdiff ( D ) nwtrm ( B ) < pdif2 > -element XM [ 
 property w , l , as , ad , ps , pd 
 W = ( perimeter_coincide ( S , pemlna ) + perimeter_coincide ( D , pemlna ) ) / 2 
 L = AREA ( pemlna ) / W 
 
 AS = area ( S ) 
 AD = area ( D ) 
 PS = perimeter ( S ) 
 PD = perimeter ( D ) 
 
 if ( AS > 0 ) { 
 AS = area ( S ) * ( perimeter_coincide ( S , pemlna ) / perimeter_inside ( S , pdif2 ) ) 
 PS = perimeter ( S ) * ( perimeter_coincide ( S , pemlna ) / perimeter_inside ( S , pdif2 ) ) 
 } 
 if ( AD > 0 ) { 
 AD = area ( D ) * ( perimeter_coincide ( D , pemlna ) / perimeter_inside ( D , pdif2 ) ) 
 PD = perimeter ( D ) * ( perimeter_coincide ( D , pemlna ) / perimeter_inside ( D , pdif2 ) ) 
 } 
 ];
DEVICE MN ( ne3i ) nemi p1trm ( G ) ndiff ( S ) ndiff ( D ) pwitrm ( B ) < ndif2 > -element XM [ 
 property w , l , as , ad , ps , pd 
 W = ( perimeter_coincide ( S , nemi ) + perimeter_coincide ( D , nemi ) ) / 2 
 L = AREA ( nemi ) / W 
 
 AS = area ( S ) 
 AD = area ( D ) 
 PS = perimeter ( S ) 
 PD = perimeter ( D ) 
 
 if ( AS > 0 ) { 
 AS = area ( S ) * ( perimeter_coincide ( S , nemi ) / perimeter_inside ( S , ndif2 ) ) 
 PS = perimeter ( S ) * ( perimeter_coincide ( S , nemi ) / perimeter_inside ( S , ndif2 ) ) 
 } 
 if ( AD > 0 ) { 
 AD = area ( D ) * ( perimeter_coincide ( D , nemi ) / perimeter_inside ( D , ndif2 ) ) 
 PD = perimeter ( D ) * ( perimeter_coincide ( D , nemi ) / perimeter_inside ( D , ndif2 ) ) 
 } 
 ];
DEVICE MN ( nd3i ) ndmi p1trm ( G ) ndiff ( S ) ndiff ( D ) pwitrm ( B ) < ndif2 > -element XM [ 
 property w , l , as , ad , ps , pd 
 W = ( perimeter_coincide ( S , ndmi ) + perimeter_coincide ( D , ndmi ) ) / 2 
 L = AREA ( ndmi ) / W 
 
 AS = area ( S ) 
 AD = area ( D ) 
 PS = perimeter ( S ) 
 PD = perimeter ( D ) 
 
 if ( AS > 0 ) { 
 AS = area ( S ) * ( perimeter_coincide ( S , ndmi ) / perimeter_inside ( S , ndif2 ) ) 
 PS = perimeter ( S ) * ( perimeter_coincide ( S , ndmi ) / perimeter_inside ( S , ndif2 ) ) 
 } 
 if ( AD > 0 ) { 
 AD = area ( D ) * ( perimeter_coincide ( D , ndmi ) / perimeter_inside ( D , ndif2 ) ) 
 PD = perimeter ( D ) * ( perimeter_coincide ( D , ndmi ) / perimeter_inside ( D , ndif2 ) ) 
 } 
 ];
DEVICE MN ( ne3lnai ) nemlnai p1trm ( G ) ndiff ( S ) ndiff ( D ) pwitrm ( B ) < ndif2 > -element XM [ 
 property w , l , as , ad , ps , pd 
 W = ( perimeter_coincide ( S , nemlnai ) + perimeter_coincide ( D , nemlnai ) ) / 2 
 L = AREA ( nemlnai ) / W 
 
 AS = area ( S ) 
 AD = area ( D ) 
 PS = perimeter ( S ) 
 PD = perimeter ( D ) 
 
 if ( AS > 0 ) { 
 AS = area ( S ) * ( perimeter_coincide ( S , nemlnai ) / perimeter_inside ( S , ndif2 ) ) 
 PS = perimeter ( S ) * ( perimeter_coincide ( S , nemlnai ) / perimeter_inside ( S , ndif2 ) ) 
 } 
 if ( AD > 0 ) { 
 AD = area ( D ) * ( perimeter_coincide ( D , nemlnai ) / perimeter_inside ( D , ndif2 ) ) 
 PD = perimeter ( D ) * ( perimeter_coincide ( D , nemlnai ) / perimeter_inside ( D , ndif2 ) ) 
 } 
 ];
DEVICE MN ( nds3i ) ndsmiP p1trm ( G ) ndiff ( S ) ndiff ( D ) pwitrm ( B ) < ndif2 > -element XM [ 
 property w , l , as , ad , ps , pd , prg_state , prog 
 W = ( perimeter_coincide ( S , ndsmiP ) + perimeter_coincide ( D , ndsmiP ) ) / 2 
 L = AREA ( ndsmiP ) / W 
 
 AS = area ( S ) 
 AD = area ( D ) 
 PS = perimeter ( S ) 
 PD = perimeter ( D ) 
 prg_state = "P" 
 prog = 1 
 
 if ( AS > 0 ) { 
 AS = area ( S ) * ( perimeter_coincide ( S , ndsmiP ) / perimeter_inside ( S , ndif2 ) ) 
 PS = perimeter ( S ) * ( perimeter_coincide ( S , ndsmiP ) / perimeter_inside ( S , ndif2 ) ) 
 } 
 if ( AD > 0 ) { 
 AD = area ( D ) * ( perimeter_coincide ( D , ndsmiP ) / perimeter_inside ( D , ndif2 ) ) 
 PD = perimeter ( D ) * ( perimeter_coincide ( D , ndsmiP ) / perimeter_inside ( D , ndif2 ) ) 
 } 
 ];
DEVICE MN ( nds3i ) ndsmiE p1trm ( G ) ndiff ( S ) ndiff ( D ) pwitrm ( B ) < ndif2 > -element XM [ 
 property w , l , as , ad , ps , pd , prg_state , prog 
 W = ( perimeter_coincide ( S , ndsmiE ) + perimeter_coincide ( D , ndsmiE ) ) / 2 
 L = AREA ( ndsmiE ) / W 
 
 AS = area ( S ) 
 AD = area ( D ) 
 PS = perimeter ( S ) 
 PD = perimeter ( D ) 
 prg_state = "E" 
 prog = 0 
 
 if ( AS > 0 ) { 
 AS = area ( S ) * ( perimeter_coincide ( S , ndsmiE ) / perimeter_inside ( S , ndif2 ) ) 
 PS = perimeter ( S ) * ( perimeter_coincide ( S , ndsmiE ) / perimeter_inside ( S , ndif2 ) ) 
 } 
 if ( AD > 0 ) { 
 AD = area ( D ) * ( perimeter_coincide ( D , ndsmiE ) / perimeter_inside ( D , ndif2 ) ) 
 PD = perimeter ( D ) * ( perimeter_coincide ( D , ndsmiE ) / perimeter_inside ( D , ndif2 ) ) 
 } 
 ];
DEVICE MP ( pe3i ) pemi p1trm ( G ) pdiff ( S ) pdiff ( D ) dnwtrm ( B ) < pdif2 > -element XM [ 
 property w , l , as , ad , ps , pd 
 W = ( perimeter_coincide ( S , pemi ) + perimeter_coincide ( D , pemi ) ) / 2 
 L = AREA ( pemi ) / W 
 
 AS = area ( S ) 
 AD = area ( D ) 
 PS = perimeter ( S ) 
 PD = perimeter ( D ) 
 
 if ( AS > 0 ) { 
 AS = area ( S ) * ( perimeter_coincide ( S , pemi ) / perimeter_inside ( S , pdif2 ) ) 
 PS = perimeter ( S ) * ( perimeter_coincide ( S , pemi ) / perimeter_inside ( S , pdif2 ) ) 
 } 
 if ( AD > 0 ) { 
 AD = area ( D ) * ( perimeter_coincide ( D , pemi ) / perimeter_inside ( D , pdif2 ) ) 
 PD = perimeter ( D ) * ( perimeter_coincide ( D , pemi ) / perimeter_inside ( D , pdif2 ) ) 
 } 
 ];
DEVICE MP ( pe3lni ) pemlni p1trm ( G ) pdiff ( S ) pdiff ( D ) dnwtrm ( B ) < pdif2 > -element XM [ 
 property w , l , as , ad , ps , pd 
 W = ( perimeter_coincide ( S , pemlni ) + perimeter_coincide ( D , pemlni ) ) / 2 
 L = AREA ( pemlni ) / W 
 
 AS = area ( S ) 
 AD = area ( D ) 
 PS = perimeter ( S ) 
 PD = perimeter ( D ) 
 
 if ( AS > 0 ) { 
 AS = area ( S ) * ( perimeter_coincide ( S , pemlni ) / perimeter_inside ( S , pdif2 ) ) 
 PS = perimeter ( S ) * ( perimeter_coincide ( S , pemlni ) / perimeter_inside ( S , pdif2 ) ) 
 } 
 if ( AD > 0 ) { 
 AD = area ( D ) * ( perimeter_coincide ( D , pemlni ) / perimeter_inside ( D , pdif2 ) ) 
 PD = perimeter ( D ) * ( perimeter_coincide ( D , pemlni ) / perimeter_inside ( D , pdif2 ) ) 
 } 
 ];
DEVICE MP ( pe3lnai ) pemlnai p1trm ( G ) pdiff ( S ) pdiff ( D ) dnwtrm ( B ) < pdif2 > -element XM [ 
 property w , l , as , ad , ps , pd 
 W = ( perimeter_coincide ( S , pemlnai ) + perimeter_coincide ( D , pemlnai ) ) / 2 
 L = AREA ( pemlnai ) / W 
 
 AS = area ( S ) 
 AD = area ( D ) 
 PS = perimeter ( S ) 
 PD = perimeter ( D ) 
 
 if ( AS > 0 ) { 
 AS = area ( S ) * ( perimeter_coincide ( S , pemlnai ) / perimeter_inside ( S , pdif2 ) ) 
 PS = perimeter ( S ) * ( perimeter_coincide ( S , pemlnai ) / perimeter_inside ( S , pdif2 ) ) 
 } 
 if ( AD > 0 ) { 
 AD = area ( D ) * ( perimeter_coincide ( D , pemlnai ) / perimeter_inside ( D , pdif2 ) ) 
 PD = perimeter ( D ) * ( perimeter_coincide ( D , pemlnai ) / perimeter_inside ( D , pdif2 ) ) 
 } 
 ];
LVS_DEVICE_TYPE NMOS NE3I_6;
LVS_DEVICE_TYPE NMOS NE3I_M_6;
LVS_DEVICE_TYPE NMOS ND3I_6;
LVS_DEVICE_TYPE NMOS ND3I_M_6;
LVS_DEVICE_TYPE NMOS NE3LNAI_6;
LVS_DEVICE_TYPE NMOS NE3LNAI_M_6;
DEVICE NE3I_6 nemi_6 ndiff ( D ) p1trm ( G ) ndiff ( S ) pwitrm ( B ) dnwtrm ( NW ) bulk ( SB ) < ndif2 > -element XM [ 
 property w , l , as , ad , ps , pd 
 W = ( perimeter_coincide ( S , nemi_6 ) + perimeter_coincide ( D , nemi_6 ) ) / 2 
 L = AREA ( nemi_6 ) / W 
 
 AS = area ( S ) 
 AD = area ( D ) 
 PS = perimeter ( S ) 
 PD = perimeter ( D ) 
 
 if ( AS > 0 ) { 
 AS = area ( S ) * ( perimeter_coincide ( S , nemi_6 ) / perimeter_inside ( S , ndif2 ) ) 
 PS = perimeter ( S ) * ( perimeter_coincide ( S , nemi_6 ) / perimeter_inside ( S , ndif2 ) ) 
 } 
 if ( AD > 0 ) { 
 AD = area ( D ) * ( perimeter_coincide ( D , nemi_6 ) / perimeter_inside ( D , ndif2 ) ) 
 PD = perimeter ( D ) * ( perimeter_coincide ( D , nemi_6 ) / perimeter_inside ( D , ndif2 ) ) 
 } 
 ];
DEVICE NE3I_M_6 nemi_m_6 ndiff ( D ) p1trm ( G ) ndiff ( S ) pwitrm ( B ) dnwtrm ( NW ) bulk ( SB ) < ndif2 > -element XM [ 
 property w , l , as , ad , ps , pd 
 W = ( perimeter_coincide ( S , nemi_m_6 ) + perimeter_coincide ( D , nemi_m_6 ) ) / 2 
 L = AREA ( nemi_m_6 ) / W 
 
 AS = area ( S ) 
 AD = area ( D ) 
 PS = perimeter ( S ) 
 PD = perimeter ( D ) 
 
 if ( AS > 0 ) { 
 AS = area ( S ) * ( perimeter_coincide ( S , nemi_m_6 ) / perimeter_inside ( S , ndif2 ) ) 
 PS = perimeter ( S ) * ( perimeter_coincide ( S , nemi_m_6 ) / perimeter_inside ( S , ndif2 ) ) 
 } 
 if ( AD > 0 ) { 
 AD = area ( D ) * ( perimeter_coincide ( D , nemi_m_6 ) / perimeter_inside ( D , ndif2 ) ) 
 PD = perimeter ( D ) * ( perimeter_coincide ( D , nemi_m_6 ) / perimeter_inside ( D , ndif2 ) ) 
 } 
 ];
DEVICE ND3I_6 ndmi_6 ndiff ( D ) p1trm ( G ) ndiff ( S ) pwitrm ( B ) dnwtrm ( NW ) bulk ( SB ) < ndif2 > -element XM [ 
 property w , l , as , ad , ps , pd 
 W = ( perimeter_coincide ( S , ndmi_6 ) + perimeter_coincide ( D , ndmi_6 ) ) / 2 
 L = AREA ( ndmi_6 ) / W 
 
 AS = area ( S ) 
 AD = area ( D ) 
 PS = perimeter ( S ) 
 PD = perimeter ( D ) 
 
 if ( AS > 0 ) { 
 AS = area ( S ) * ( perimeter_coincide ( S , ndmi_6 ) / perimeter_inside ( S , ndif2 ) ) 
 PS = perimeter ( S ) * ( perimeter_coincide ( S , ndmi_6 ) / perimeter_inside ( S , ndif2 ) ) 
 } 
 if ( AD > 0 ) { 
 AD = area ( D ) * ( perimeter_coincide ( D , ndmi_6 ) / perimeter_inside ( D , ndif2 ) ) 
 PD = perimeter ( D ) * ( perimeter_coincide ( D , ndmi_6 ) / perimeter_inside ( D , ndif2 ) ) 
 } 
 ];
DEVICE ND3I_M_6 ndmi_m_6 ndiff ( D ) p1trm ( G ) ndiff ( S ) pwitrm ( B ) dnwtrm ( NW ) bulk ( SB ) < ndif2 > -element XM [ 
 property w , l , as , ad , ps , pd 
 W = ( perimeter_coincide ( S , ndmi_m_6 ) + perimeter_coincide ( D , ndmi_m_6 ) ) / 2 
 L = AREA ( ndmi_m_6 ) / W 
 
 AS = area ( S ) 
 AD = area ( D ) 
 PS = perimeter ( S ) 
 PD = perimeter ( D ) 
 
 if ( AS > 0 ) { 
 AS = area ( S ) * ( perimeter_coincide ( S , ndmi_m_6 ) / perimeter_inside ( S , ndif2 ) ) 
 PS = perimeter ( S ) * ( perimeter_coincide ( S , ndmi_m_6 ) / perimeter_inside ( S , ndif2 ) ) 
 } 
 if ( AD > 0 ) { 
 AD = area ( D ) * ( perimeter_coincide ( D , ndmi_m_6 ) / perimeter_inside ( D , ndif2 ) ) 
 PD = perimeter ( D ) * ( perimeter_coincide ( D , ndmi_m_6 ) / perimeter_inside ( D , ndif2 ) ) 
 } 
 ];
DEVICE NE3LNAI_6 nemlnai_6 ndiff ( D ) p1trm ( G ) ndiff ( S ) pwitrm ( B ) dnwtrm ( NW ) bulk ( SB ) < ndif2 > -element XM [ 
 property w , l , as , ad , ps , pd 
 W = ( perimeter_coincide ( S , nemlnai_6 ) + perimeter_coincide ( D , nemlnai_6 ) ) / 2 
 L = AREA ( nemlnai_6 ) / W 
 
 AS = area ( S ) 
 AD = area ( D ) 
 PS = perimeter ( S ) 
 PD = perimeter ( D ) 
 
 if ( AS > 0 ) { 
 AS = area ( S ) * ( perimeter_coincide ( S , nemlnai_6 ) / perimeter_inside ( S , ndif2 ) ) 
 PS = perimeter ( S ) * ( perimeter_coincide ( S , nemlnai_6 ) / perimeter_inside ( S , ndif2 ) ) 
 } 
 if ( AD > 0 ) { 
 AD = area ( D ) * ( perimeter_coincide ( D , nemlnai_6 ) / perimeter_inside ( D , ndif2 ) ) 
 PD = perimeter ( D ) * ( perimeter_coincide ( D , nemlnai_6 ) / perimeter_inside ( D , ndif2 ) ) 
 } 
 ];
DEVICE NE3LNAI_M_6 nemlnai_m_6 ndiff ( D ) p1trm ( G ) ndiff ( S ) pwitrm ( B ) dnwtrm ( NW ) bulk ( SB ) < ndif2 > -element XM [ 
 property w , l , as , ad , ps , pd 
 W = ( perimeter_coincide ( S , nemlnai_m_6 ) + perimeter_coincide ( D , nemlnai_m_6 ) ) / 2 
 L = AREA ( nemlnai_m_6 ) / W 
 
 AS = area ( S ) 
 AD = area ( D ) 
 PS = perimeter ( S ) 
 PD = perimeter ( D ) 
 
 if ( AS > 0 ) { 
 AS = area ( S ) * ( perimeter_coincide ( S , nemlnai_m_6 ) / perimeter_inside ( S , ndif2 ) ) 
 PS = perimeter ( S ) * ( perimeter_coincide ( S , nemlnai_m_6 ) / perimeter_inside ( S , ndif2 ) ) 
 } 
 if ( AD > 0 ) { 
 AD = area ( D ) * ( perimeter_coincide ( D , nemlnai_m_6 ) / perimeter_inside ( D , ndif2 ) ) 
 PD = perimeter ( D ) * ( perimeter_coincide ( D , nemlnai_m_6 ) / perimeter_inside ( D , ndif2 ) ) 
 } 
 ];
LVS_DEVICE_TYPE PMOS PE3_5;
LVS_DEVICE_TYPE PMOS PE3LN_5;
LVS_DEVICE_TYPE PMOS PE3I_5;
LVS_DEVICE_TYPE PMOS PE3I_M_5;
LVS_DEVICE_TYPE PMOS PE3LNI_5;
LVS_DEVICE_TYPE PMOS PE3LNI_M_5;
LVS_DEVICE_TYPE PMOS PE3LNA_5;
LVS_DEVICE_TYPE PMOS PE3LNAI_5;
LVS_DEVICE_TYPE PMOS PE3LNAI_M_5;
DEVICE PE3_5 pem_5 pdiff ( D ) p1trm ( G ) pdiff ( S ) nwtrm ( B ) bulk ( SB ) < pdif2 > -element XM [ 
 property w , l , as , ad , ps , pd 
 W = ( perimeter_coincide ( S , pem_5 ) + perimeter_coincide ( D , pem_5 ) ) / 2 
 L = AREA ( pem_5 ) / W 
 
 AS = area ( S ) 
 AD = area ( D ) 
 PS = perimeter ( S ) 
 PD = perimeter ( D ) 
 
 if ( AS > 0 ) { 
 AS = area ( S ) * ( perimeter_coincide ( S , pem_5 ) / perimeter_inside ( S , pdif2 ) ) 
 PS = perimeter ( S ) * ( perimeter_coincide ( S , pem_5 ) / perimeter_inside ( S , pdif2 ) ) 
 } 
 if ( AD > 0 ) { 
 AD = area ( D ) * ( perimeter_coincide ( D , pem_5 ) / perimeter_inside ( D , pdif2 ) ) 
 PD = perimeter ( D ) * ( perimeter_coincide ( D , pem_5 ) / perimeter_inside ( D , pdif2 ) ) 
 } 
 ];
DEVICE PE3LN_5 pemln_5 pdiff ( D ) p1trm ( G ) pdiff ( S ) nwtrm ( B ) bulk ( SB ) < pdif2 > -element XM [ 
 property w , l , as , ad , ps , pd 
 W = ( perimeter_coincide ( S , pemln_5 ) + perimeter_coincide ( D , pemln_5 ) ) / 2 
 L = AREA ( pemln_5 ) / W 
 
 AS = area ( S ) 
 AD = area ( D ) 
 PS = perimeter ( S ) 
 PD = perimeter ( D ) 
 
 if ( AS > 0 ) { 
 AS = area ( S ) * ( perimeter_coincide ( S , pemln_5 ) / perimeter_inside ( S , pdif2 ) ) 
 PS = perimeter ( S ) * ( perimeter_coincide ( S , pemln_5 ) / perimeter_inside ( S , pdif2 ) ) 
 } 
 if ( AD > 0 ) { 
 AD = area ( D ) * ( perimeter_coincide ( D , pemln_5 ) / perimeter_inside ( D , pdif2 ) ) 
 PD = perimeter ( D ) * ( perimeter_coincide ( D , pemln_5 ) / perimeter_inside ( D , pdif2 ) ) 
 } 
 ];
DEVICE PE3I_5 pemi_5 pdiff ( D ) p1trm ( G ) pdiff ( S ) dnwtrm ( B ) bulk ( SB ) < pdif2 > -element XM [ 
 property w , l , as , ad , ps , pd 
 W = ( perimeter_coincide ( S , pemi_5 ) + perimeter_coincide ( D , pemi_5 ) ) / 2 
 L = AREA ( pemi_5 ) / W 
 
 AS = area ( S ) 
 AD = area ( D ) 
 PS = perimeter ( S ) 
 PD = perimeter ( D ) 
 
 if ( AS > 0 ) { 
 AS = area ( S ) * ( perimeter_coincide ( S , pemi_5 ) / perimeter_inside ( S , pdif2 ) ) 
 PS = perimeter ( S ) * ( perimeter_coincide ( S , pemi_5 ) / perimeter_inside ( S , pdif2 ) ) 
 } 
 if ( AD > 0 ) { 
 AD = area ( D ) * ( perimeter_coincide ( D , pemi_5 ) / perimeter_inside ( D , pdif2 ) ) 
 PD = perimeter ( D ) * ( perimeter_coincide ( D , pemi_5 ) / perimeter_inside ( D , pdif2 ) ) 
 } 
 ];
DEVICE PE3I_M_5 pemi_m_5 pdiff ( D ) p1trm ( G ) pdiff ( S ) dnwtrm ( B ) bulk ( SB ) < pdif2 > -element XM [ 
 property w , l , as , ad , ps , pd 
 W = ( perimeter_coincide ( S , pemi_m_5 ) + perimeter_coincide ( D , pemi_m_5 ) ) / 2 
 L = AREA ( pemi_m_5 ) / W 
 
 AS = area ( S ) 
 AD = area ( D ) 
 PS = perimeter ( S ) 
 PD = perimeter ( D ) 
 
 if ( AS > 0 ) { 
 AS = area ( S ) * ( perimeter_coincide ( S , pemi_m_5 ) / perimeter_inside ( S , pdif2 ) ) 
 PS = perimeter ( S ) * ( perimeter_coincide ( S , pemi_m_5 ) / perimeter_inside ( S , pdif2 ) ) 
 } 
 if ( AD > 0 ) { 
 AD = area ( D ) * ( perimeter_coincide ( D , pemi_m_5 ) / perimeter_inside ( D , pdif2 ) ) 
 PD = perimeter ( D ) * ( perimeter_coincide ( D , pemi_m_5 ) / perimeter_inside ( D , pdif2 ) ) 
 } 
 ];
DEVICE PE3LNI_5 pemlni_5 pdiff ( D ) p1trm ( G ) pdiff ( S ) dnwtrm ( B ) bulk ( SB ) < pdif2 > -element XM [ 
 property w , l , as , ad , ps , pd 
 W = ( perimeter_coincide ( S , pemlni_5 ) + perimeter_coincide ( D , pemlni_5 ) ) / 2 
 L = AREA ( pemlni_5 ) / W 
 
 AS = area ( S ) 
 AD = area ( D ) 
 PS = perimeter ( S ) 
 PD = perimeter ( D ) 
 
 if ( AS > 0 ) { 
 AS = area ( S ) * ( perimeter_coincide ( S , pemlni_5 ) / perimeter_inside ( S , pdif2 ) ) 
 PS = perimeter ( S ) * ( perimeter_coincide ( S , pemlni_5 ) / perimeter_inside ( S , pdif2 ) ) 
 } 
 if ( AD > 0 ) { 
 AD = area ( D ) * ( perimeter_coincide ( D , pemlni_5 ) / perimeter_inside ( D , pdif2 ) ) 
 PD = perimeter ( D ) * ( perimeter_coincide ( D , pemlni_5 ) / perimeter_inside ( D , pdif2 ) ) 
 } 
 ];
DEVICE PE3LNI_M_5 pemlni_m_5 pdiff ( D ) p1trm ( G ) pdiff ( S ) dnwtrm ( B ) bulk ( SB ) < pdif2 > -element XM [ 
 property w , l , as , ad , ps , pd 
 W = ( perimeter_coincide ( S , pemlni_m_5 ) + perimeter_coincide ( D , pemlni_m_5 ) ) / 2 
 L = AREA ( pemlni_m_5 ) / W 
 
 AS = area ( S ) 
 AD = area ( D ) 
 PS = perimeter ( S ) 
 PD = perimeter ( D ) 
 
 if ( AS > 0 ) { 
 AS = area ( S ) * ( perimeter_coincide ( S , pemlni_m_5 ) / perimeter_inside ( S , pdif2 ) ) 
 PS = perimeter ( S ) * ( perimeter_coincide ( S , pemlni_m_5 ) / perimeter_inside ( S , pdif2 ) ) 
 } 
 if ( AD > 0 ) { 
 AD = area ( D ) * ( perimeter_coincide ( D , pemlni_m_5 ) / perimeter_inside ( D , pdif2 ) ) 
 PD = perimeter ( D ) * ( perimeter_coincide ( D , pemlni_m_5 ) / perimeter_inside ( D , pdif2 ) ) 
 } 
 ];
DEVICE PE3LNA_5 pemlna_5 pdiff ( D ) p1trm ( G ) pdiff ( S ) nwtrm ( B ) bulk ( SB ) < pdif2 > -element XM [ 
 property w , l , as , ad , ps , pd 
 W = ( perimeter_coincide ( S , pemlna_5 ) + perimeter_coincide ( D , pemlna_5 ) ) / 2 
 L = AREA ( pemlna_5 ) / W 
 
 AS = area ( S ) 
 AD = area ( D ) 
 PS = perimeter ( S ) 
 PD = perimeter ( D ) 
 
 if ( AS > 0 ) { 
 AS = area ( S ) * ( perimeter_coincide ( S , pemlna_5 ) / perimeter_inside ( S , pdif2 ) ) 
 PS = perimeter ( S ) * ( perimeter_coincide ( S , pemlna_5 ) / perimeter_inside ( S , pdif2 ) ) 
 } 
 if ( AD > 0 ) { 
 AD = area ( D ) * ( perimeter_coincide ( D , pemlna_5 ) / perimeter_inside ( D , pdif2 ) ) 
 PD = perimeter ( D ) * ( perimeter_coincide ( D , pemlna_5 ) / perimeter_inside ( D , pdif2 ) ) 
 } 
 ];
DEVICE PE3LNAI_5 pemlnai_5 pdiff ( D ) p1trm ( G ) pdiff ( S ) dnwtrm ( B ) bulk ( SB ) < pdif2 > -element XM [ 
 property w , l , as , ad , ps , pd 
 W = ( perimeter_coincide ( S , pemlnai_5 ) + perimeter_coincide ( D , pemlnai_5 ) ) / 2 
 L = AREA ( pemlnai_5 ) / W 
 
 AS = area ( S ) 
 AD = area ( D ) 
 PS = perimeter ( S ) 
 PD = perimeter ( D ) 
 
 if ( AS > 0 ) { 
 AS = area ( S ) * ( perimeter_coincide ( S , pemlnai_5 ) / perimeter_inside ( S , pdif2 ) ) 
 PS = perimeter ( S ) * ( perimeter_coincide ( S , pemlnai_5 ) / perimeter_inside ( S , pdif2 ) ) 
 } 
 if ( AD > 0 ) { 
 AD = area ( D ) * ( perimeter_coincide ( D , pemlnai_5 ) / perimeter_inside ( D , pdif2 ) ) 
 PD = perimeter ( D ) * ( perimeter_coincide ( D , pemlnai_5 ) / perimeter_inside ( D , pdif2 ) ) 
 } 
 ];
DEVICE PE3LNAI_M_5 pemlnai_m_5 pdiff ( D ) p1trm ( G ) pdiff ( S ) dnwtrm ( B ) bulk ( SB ) < pdif2 > -element XM [ 
 property w , l , as , ad , ps , pd 
 W = ( perimeter_coincide ( S , pemlnai_m_5 ) + perimeter_coincide ( D , pemlnai_m_5 ) ) / 2 
 L = AREA ( pemlnai_m_5 ) / W 
 
 AS = area ( S ) 
 AD = area ( D ) 
 PS = perimeter ( S ) 
 PD = perimeter ( D ) 
 
 if ( AS > 0 ) { 
 AS = area ( S ) * ( perimeter_coincide ( S , pemlnai_m_5 ) / perimeter_inside ( S , pdif2 ) ) 
 PS = perimeter ( S ) * ( perimeter_coincide ( S , pemlnai_m_5 ) / perimeter_inside ( S , pdif2 ) ) 
 } 
 if ( AD > 0 ) { 
 AD = area ( D ) * ( perimeter_coincide ( D , pemlnai_m_5 ) / perimeter_inside ( D , pdif2 ) ) 
 PD = perimeter ( D ) * ( perimeter_coincide ( D , pemlnai_m_5 ) / perimeter_inside ( D , pdif2 ) ) 
 } 
 ];
DEVICE MOSVC mosvc p1trm ( G ) nwtrm ( NW ) bulk ( SB ) < ndif > -model mosvc -element XM [ 
 property w , l 
 W = perimeter_inside ( mosvc , ndif ) / 2 
 L = AREA ( mosvc ) / W 
 ];
DEVICE MOSVCI mosvci p1trm ( G ) pwitrm ( PW ) dnwtrm ( DNW ) bulk ( SB ) < pdif > -model mosvci -element XM [ 
 property w , l 
 W = perimeter_inside ( mosvci , pdif ) / 2 
 L = AREA ( mosvci ) / W 
 ];
DEVICE MOSVCI_M mosvci_m p1trm ( G ) pwitrm ( PW ) dnwtrm ( DNW ) bulk ( SB ) < pdif > -model mosvci_m -element XM [ 
 property w , l 
 W = perimeter_inside ( mosvci_m , pdif ) / 2 
 L = AREA ( mosvci_m ) / W 
 ];
DEVICE MOSVC3 mosvcm p1trm ( G ) nwtrm ( NW ) bulk ( SB ) < ndif > -model mosvc3 -element XM [ 
 property w , l 
 W = perimeter_inside ( mosvcm , ndif ) / 2 
 L = AREA ( mosvcm ) / W 
 ];
DEVICE MOSVC3I mosvcim p1trm ( G ) pwitrm ( PW ) dnwtrm ( DNW ) bulk ( SB ) < pdif > -model mosvc3i -element XM [ 
 property w , l 
 W = perimeter_inside ( mosvcim , pdif ) / 2 
 L = AREA ( mosvcim ) / W 
 ];
DEVICE MOSVC3I_M mosvcim_m p1trm ( G ) pwitrm ( PW ) dnwtrm ( DNW ) bulk ( SB ) < pdif > -model mosvc3i_m -element XM [ 
 property w , l 
 W = perimeter_inside ( mosvcim_m , pdif ) / 2 
 L = AREA ( mosvcim_m ) / W 
 ];
DEVICE Q ( qpva3 ) qpvma bulk ( C ) nwtrm ( B ) pdiff ( E ) -element XQ;
DEVICE Q ( qpvb3 ) qpvmb bulk ( C ) nwtrm ( B ) pdiff ( E ) -element XQ;
DEVICE Q ( qpvc3 ) qpvmc bulk ( C ) nwtrm ( B ) pdiff ( E ) -element XQ;
DEVICE R ( rnw ) rnw nwtrm nwtrm bulk -element XR [ 
 property l , w 
 
 weff = 0.5 
 ar = area ( rnw ) 
 w = 0.5 * ( perimeter_coincide ( pos , rnw ) + ( perimeter_coincide ( neg , rnw ) ) ) 
 l = ar / w 
 
 if ( bends ( rnw ) > 0 ) 
 { 
 if ( W > L ) 
 w = w - weff*bends ( rnw ) * l 
 else 
 l = l - weff*bends ( rnw ) * w 
 } 
 ];
DEVICE R ( rnw_scr ) rnw_scr nwtrm nwtrm bulk -element XR [ 
 property l , w 
 
 weff = 0.5 
 ar = area ( rnw_scr ) 
 w = 0.5 * ( perimeter_coincide ( pos , rnw_scr ) + ( perimeter_coincide ( neg , rnw_scr ) ) ) 
 l = ar / w 
 
 if ( bends ( rnw_scr ) > 0 ) 
 { 
 if ( W > L ) 
 w = w - weff*bends ( rnw_scr ) * l 
 else 
 l = l - weff*bends ( rnw_scr ) * w 
 } 
 ];
DEVICE R ( rdnwmv ) rdnwmv dnwtrm dnwtrm bulk -element XR [ 
 property l , w 
 
 weff = 0.5 
 ar = area ( rdnwmv ) 
 w = 0.5 * ( perimeter_coincide ( pos , rdnwmv ) + ( perimeter_coincide ( neg , rdnwmv ) ) ) 
 l = ar / w 
 
 if ( bends ( rdnwmv ) > 0 ) 
 { 
 if ( W > L ) 
 w = w - weff*bends ( rdnwmv ) * l 
 else 
 l = l - weff*bends ( rdnwmv ) * w 
 } 
 ];
DEVICE R ( rdn ) rdn ndiff ndiff bulk -element XR [ 
 property l , w 
 
 weff = 0.5 
 ar = area ( rdn ) 
 w = 0.5 * ( perimeter_coincide ( pos , rdn ) + ( perimeter_coincide ( neg , rdn ) ) ) 
 l = ar / w 
 
 if ( bends ( rdn ) > 0 ) 
 { 
 if ( W > L ) 
 w = w - weff*bends ( rdn ) * l 
 else 
 l = l - weff*bends ( rdn ) * w 
 } 
 ];
DEVICE R ( rdn ) rdn_g ndiff ndiff bulk < res_corr > -element XR [ 
 property l , w 
 
 ar = area ( rdn_g ) 
 ar_c = area ( res_corr ) 
 w = 0.5 * ( perimeter_coincide ( pos , rdn_g ) + ( perimeter_coincide ( neg , rdn_g ) ) ) 
 l = ar / w + ar_c / w 
 ];
DEVICE R ( rdn ) rdni ndiff ndiff pwitrm -element XR [ 
 property l , w 
 
 weff = 0.5 
 ar = area ( rdni ) 
 w = 0.5 * ( perimeter_coincide ( pos , rdni ) + ( perimeter_coincide ( neg , rdni ) ) ) 
 l = ar / w 
 
 if ( bends ( rdni ) > 0 ) 
 { 
 if ( W > L ) 
 w = w - weff*bends ( rdni ) * l 
 else 
 l = l - weff*bends ( rdni ) * w 
 } 
 ];
DEVICE R ( rdn ) rdn_gi ndiff ndiff pwitrm < res_corr > -element XR [ 
 property l , w 
 
 ar = area ( rdn_gi ) 
 ar_c = area ( res_corr ) 
 w = 0.5 * ( perimeter_coincide ( pos , rdn_gi ) + ( perimeter_coincide ( neg , rdn_gi ) ) ) 
 l = ar / w + ar_c / w 
 ];
DEVICE R ( rdn_esd ) rdn_esdg ndiff ndiff bulk < res_corr > -element XR [ 
 property l , w 
 
 ar = area ( rdn_esdg ) 
 ar_c = area ( res_corr ) 
 w = 0.5 * ( perimeter_coincide ( pos , rdn_esdg ) + ( perimeter_coincide ( neg , rdn_esdg ) ) ) 
 l = ar / w + ar_c / w 
 ];
DEVICE R ( rdp ) rdp pdiff pdiff nwtrm -element XR [ 
 property l , w 
 
 weff = 0.5 
 ar = area ( rdp ) 
 w = 0.5 * ( perimeter_coincide ( pos , rdp ) + ( perimeter_coincide ( neg , rdp ) ) ) 
 l = ar / w 
 
 if ( bends ( rdp ) > 0 ) 
 { 
 if ( W > L ) 
 w = w - weff*bends ( rdp ) * l 
 else 
 l = l - weff*bends ( rdp ) * w 
 } 
 ];
DEVICE R ( rdp ) rdp_g pdiff pdiff nwtrm < res_corr > -element XR [ 
 property l , w 
 
 ar = area ( rdp_g ) 
 ar_c = area ( res_corr ) 
 w = 0.5 * ( perimeter_coincide ( pos , rdp_g ) + ( perimeter_coincide ( neg , rdp_g ) ) ) 
 l = ar / w + ar_c / w 
 ];
DEVICE R ( rdp ) rdpi pdiff pdiff dnwtrm -element XR [ 
 property l , w 
 
 weff = 0.5 
 ar = area ( rdpi ) 
 w = 0.5 * ( perimeter_coincide ( pos , rdpi ) + ( perimeter_coincide ( neg , rdpi ) ) ) 
 l = ar / w 
 
 if ( bends ( rdpi ) > 0 ) 
 { 
 if ( W > L ) 
 w = w - weff*bends ( rdpi ) * l 
 else 
 l = l - weff*bends ( rdpi ) * w 
 } 
 ];
DEVICE R ( rdp ) rdp_gi pdiff pdiff dnwtrm < res_corr > -element XR [ 
 property l , w 
 
 ar = area ( rdp_gi ) 
 ar_c = area ( res_corr ) 
 w = 0.5 * ( perimeter_coincide ( pos , rdp_gi ) + ( perimeter_coincide ( neg , rdp_gi ) ) ) 
 l = ar / w + ar_c / w 
 ];
DEVICE R ( rdp_io ) rdp_io_g pdiff pdiff dnwtrm < res_corr > -element XR [ 
 property l , w 
 
 ar = area ( rdp_io_g ) 
 ar_c = area ( res_corr ) 
 w = 0.5 * ( perimeter_coincide ( pos , rdp_io_g ) + ( perimeter_coincide ( neg , rdp_io_g ) ) ) 
 l = ar / w + ar_c / w 
 ];
DEVICE R ( rdp_esd ) rdp_esdg pdiff pdiff hnw < res_corr > -element XR [ 
 property l , w 
 
 ar = area ( rdp_esdg ) 
 ar_c = area ( res_corr ) 
 w = 0.5 * ( perimeter_coincide ( pos , rdp_esdg ) + ( perimeter_coincide ( neg , rdp_esdg ) ) ) 
 l = ar / w + ar_c / w 
 ];
DEVICE tag_60v tdf_60 df_vlbl ( N1 ) -element XX;
DEVICE tag_25v tdf_25 df_vlbl ( N1 ) -element XX;
DEVICE R ( s_res ) s_res bulk bulk -element XR [ 
 property R 
 
 R = 5 
 ];
DEVICE D ( dn ) d_dn bulk ndiff < diff > -element XD [ 
 property A , P , PERIMETER 
 A = AREA ( d_dn ) 
 P = perim_coincide ( d_dn , diff ) 
 perimeter = perim_coincide ( d_dn , diff ) 
 ];
DEVICE D ( dn ) d_dni1 pwitrm ndiff < diff > -element XD [ 
 property A , P , PERIMETER 
 A = AREA ( d_dni1 ) 
 P = perim_coincide ( d_dni1 , diff ) 
 perimeter = perim_coincide ( d_dni1 , diff ) 
 ];
DEVICE D ( dn ) d_dni2 pdf ndiff < diff > -element XD [ 
 property A , P , PERIMETER 
 A = AREA ( d_dni2 ) 
 P = perim_coincide ( d_dni2 , diff ) 
 perimeter = perim_coincide ( d_dni2 , diff ) 
 ];
DEVICE D ( p_dn ) p_dn bulk ndiff < diff > -model dn -element XD_ [ 
 property A , P , PERIMETER 
 A = AREA ( p_dn ) 
 P = perim_coincide ( p_dn , diff ) 
 perimeter = perim_coincide ( p_dn , diff ) 
 ];
DEVICE D ( p_dn ) p_dni1 pwitrm ndiff < diff > -model dn -element XD_ [ 
 property A , P , PERIMETER 
 A = AREA ( p_dni1 ) 
 P = perim_coincide ( p_dni1 , diff ) 
 perimeter = perim_coincide ( p_dni1 , diff ) 
 ];
DEVICE D ( p_dn ) p_dni2 pdf ndiff < diff > -model dn -element XD_ [ 
 property A , P , PERIMETER 
 A = AREA ( p_dni2 ) 
 P = perim_coincide ( p_dni2 , diff ) 
 perimeter = perim_coincide ( p_dni2 , diff ) 
 ];
DEVICE D ( p_dn ) p_dndpl bulk ndiff < diff > -model dn -element XD_ [ 
 property A , P , PERIMETER 
 A = AREA ( p_dndpl ) 
 P = perim_coincide ( p_dndpl , diff ) 
 perimeter = perim_coincide ( p_dndpl , diff ) 
 ];
DEVICE D ( p_dn ) p_dndpli pwitrm ndiff < diff > -model dn -element XD_ [ 
 property A , P , PERIMETER 
 A = AREA ( p_dndpli ) 
 P = perim_coincide ( p_dndpli , diff ) 
 perimeter = perim_coincide ( p_dndpli , diff ) 
 ];
LVS_FILTER_DEVICE D ( p_dn ) -open;
DEVICE D ( p_dbn ) p_dbn bulk bndiff < diff > -model dbn -element XD_ [ 
 property A , P , PERIMETER 
 A = AREA ( p_dbn ) 
 P = perim_coincide ( p_dbn , diff ) 
 perimeter = perim_coincide ( p_dbn , diff ) 
 ];
LVS_FILTER_DEVICE D ( p_dbn ) -open;
DEVICE D ( dp ) d_dp pdiff nwtrm < diff > -element XD [ 
 property A , P , PERIMETER 
 A = AREA ( d_dp ) 
 P = perim_coincide ( d_dp , diff ) 
 perimeter = perim_coincide ( d_dp , diff ) 
 ];
DEVICE D ( dp ) d_dpi1 pdiff dnwtrm < diff > -element XD [ 
 property A , P , PERIMETER 
 A = AREA ( d_dpi1 ) 
 P = perim_coincide ( d_dpi1 , diff ) 
 perimeter = perim_coincide ( d_dpi1 , diff ) 
 ];
DEVICE D ( dp ) d_dpi2 pdiff hnw < diff > -element XD [ 
 property A , P , PERIMETER 
 A = AREA ( d_dpi2 ) 
 P = perim_coincide ( d_dpi2 , diff ) 
 perimeter = perim_coincide ( d_dpi2 , diff ) 
 ];
DEVICE D ( p_dp ) p_dp pdiff nwtrm < diff > -model dp -element XD_ [ 
 property A , P , PERIMETER 
 A = AREA ( p_dp ) 
 P = perim_coincide ( p_dp , diff ) 
 perimeter = perim_coincide ( p_dp , diff ) 
 ];
DEVICE D ( p_dp ) p_dpi1 pdiff dnwtrm < diff > -model dp -element XD_ [ 
 property A , P , PERIMETER 
 A = AREA ( p_dpi1 ) 
 P = perim_coincide ( p_dpi1 , diff ) 
 perimeter = perim_coincide ( p_dpi1 , diff ) 
 ];
DEVICE D ( p_dp ) p_dpi2 pdiff hnw < diff > -model dp -element XD_ [ 
 property A , P , PERIMETER 
 A = AREA ( p_dpi2 ) 
 P = perim_coincide ( p_dpi2 , diff ) 
 perimeter = perim_coincide ( p_dpi2 , diff ) 
 ];
LVS_FILTER_DEVICE D ( p_dp ) -open;
DEVICE D ( p_dpndf ) p_dpndf pdiff ndftrm < diff > -model dpndf -element XD_ [ 
 property A , P , PERIMETER 
 A = AREA ( p_dpndf ) 
 P = perim_coincide ( p_dpndf , diff ) 
 perimeter = perim_coincide ( p_dpndf , diff ) 
 ];
DEVICE D ( p_dpndf ) pdpndfh pdiff hnw < diff > -model dpndf -element XD_ [ 
 property A , P , PERIMETER 
 A = AREA ( pdpndfh ) 
 P = perim_coincide ( pdpndfh , diff ) 
 perimeter = perim_coincide ( pdpndfh , diff ) 
 ];
LVS_FILTER_DEVICE D ( p_dpndf ) -open;
DEVICE D ( dnw ) d_dnw bulk nwtrm < anwell > -element XD [ 
 property A , P , PERIMETER 
 A = AREA ( d_dnw ) 
 P = perim_coincide ( d_dnw , anwell ) 
 perimeter = perim_coincide ( d_dnw , anwell ) 
 ];
DEVICE D ( p_dnw ) p_dnw bulk nwtrm < anwell > -model dnw -element XD_ [ 
 property A , P , PERIMETER 
 A = AREA ( p_dnw ) 
 P = perim_coincide ( p_dnw , anwell ) 
 perimeter = perim_coincide ( p_dnw , anwell ) 
 ];
LVS_FILTER_DEVICE D ( p_dnw ) -open;
DEVICE D ( dhnw ) d_dhnw bulk hvnwtrm -model dhnw -element XD [ 
 property A , P , PERIMETER 
 A = AREA ( d_dhnw ) 
 P = PERIM ( d_dhnw ) 
 perimeter = PERIM ( d_dhnw ) 
 ];
DEVICE D ( p_dhnw ) p_dhnw bulk hvnwtrm -model dhnw -element XD_ [ 
 property A , P , PERIMETER 
 A = AREA ( p_dhnw ) 
 P = PERIM ( p_dhnw ) 
 perimeter = PERIM ( p_dhnw ) 
 ];
LVS_FILTER_DEVICE D ( p_dhnw ) -open;
DEVICE D ( dhpw ) d_dhpw pwitrm dnwtrm -model dhpw -element XD [ 
 property A , P , PERIMETER 
 A = AREA ( d_dhpw ) 
 P = PERIM ( d_dhpw ) 
 perimeter = PERIM ( d_dhpw ) 
 ];
DEVICE D ( p_dhpw ) p_dhpw pwitrm dnwtrm -model dhpw -element XD_ [ 
 property A , P , PERIMETER 
 A = AREA ( p_dhpw ) 
 P = PERIM ( p_dhpw ) 
 perimeter = PERIM ( p_dhpw ) 
 ];
LVS_FILTER_DEVICE D ( p_dhpw ) -open;
DEVICE D ( ddnw ) d_ddnw bulk dnwtrm < anwell > -model ddnw -element XD [ 
 property A , P , PERIMETER 
 A = AREA ( d_ddnw ) 
 P = perim_coincide ( d_ddnw , anwell ) 
 perimeter = perim_coincide ( d_ddnw , anwell ) 
 ];
DEVICE D ( p_ddnw ) p_ddnw bulk dnwtrm < anwell > -model ddnw -element XD_ [ 
 property A , P , PERIMETER 
 A = AREA ( p_ddnw ) 
 P = perim_coincide ( p_ddnw , anwell ) 
 perimeter = perim_coincide ( p_ddnw , anwell ) 
 ];
LVS_FILTER_DEVICE D ( p_ddnw ) -open;
DEVICE D ( ddnwmv ) d_ddnwmv bulk dnwtrm < anwell > -model ddnwmv -element XD [ 
 property A , P , PERIMETER 
 A = AREA ( d_ddnwmv ) 
 P = perim_coincide ( d_ddnwmv , anwell ) 
 perimeter = perim_coincide ( d_ddnwmv , anwell ) 
 ];
DEVICE D ( p_ddnwmv ) p_ddnwmv bulk dnwtrm < anwell > -model ddnwmv -element XD_ [ 
 property A , P , PERIMETER 
 A = AREA ( p_ddnwmv ) 
 P = perim_coincide ( p_ddnwmv , anwell ) 
 perimeter = perim_coincide ( p_ddnwmv , anwell ) 
 ];
LVS_FILTER_DEVICE D ( p_ddnwmv ) -open;
DEVICE D ( dphoa ) dphoa bulk dnwtrm dphopin3 -model dphoa -element XD [ 
 property a , p , perimeter , "wlength" 
 a = area ( dphoa ) 
 p = perim ( dphoa ) 
 perimeter = perim ( dphoa ) 
 "wlength" = "pwlength" 
 ];
DEVICE D ( dphob ) dphob bulk dnwtrm dphopin3 < anwell > -model dphob -element XD [ 
 property a , p , perimeter , "wlength" 
 a = area ( dphob ) 
 p = perim_coincide ( dphob , anwell ) 
 perimeter = perim_coincide ( dphob , anwell ) 
 "wlength" = "pwlength" 
 ];
DEVICE DPHOC dphoc bulk ( A ) catdiff ( C ) p1trm ( POLY1 ) nwtrm ( NW ) dphopin3 ( LPOWER ) < uvwin_0 > < catdop > -model dphoc -element XD [ 
 property "area" , "perimeter" , "uva" , "uvp" , "wlength" 
 "area" = AREA_common ( catdop , dphoc ) 
 "perimeter" = PERIM_inside ( catdop , dphoc ) 
 "uva" = AREA ( uvwin_0 ) 
 "uvp" = PERIM ( uvwin_0 ) 
 "wlength" = "pwlength" 
 ];
DEVICE DPHOCFP dphocfp bulk ( A ) catdiff ( C ) p1trm ( POLY1 ) nwtrm ( NW ) dphopin3 ( LPOWER ) < uvwin_1 > < catdop > -model dphocfp -element XD [ 
 property "area" , "perimeter" , "uva" , "uvp" , "wlength" 
 "area" = AREA_common ( catdop , dphocfp ) 
 "perimeter" = PERIM_inside ( catdop , dphocfp ) 
 "uva" = AREA ( uvwin_1 ) 
 "uvp" = PERIM ( uvwin_1 ) 
 "wlength" = "pwlength" 
 ];
DEVICE DPHOC0 dphoc0 bulk ( A ) catdiff ( C ) p1trm ( POLY1 ) nwtrm ( NW ) dphopin3 ( LPOWER ) < uvwin > < catdop > -model dphoc0 -element XD [ 
 property "area" , "perimeter" , "uva" , "uvp" , "wlength" 
 "area" = AREA_common ( catdop , dphoc0 ) 
 "perimeter" = PERIM_inside ( catdop , dphoc0 ) 
 "uva" = AREA_common ( catdop , uvwin ) 
 "uvp" = PERIMETER_inside ( uvwin , catdop ) 
 "wlength" = "pwlength" 
 ];
DEVICE DPHOD dphod anodiff ( A1 ) bulk ( A2 ) dphod_c ( C ) p1trm ( POLY1 ) dphod_nw ( NW ) dphopin3 ( LPOWER ) < uvwin_0 > < anodop > -model dphod -element XD [ 
 property "area" , "perimeter" , "uva" , "uvp" , "a1a" , "a1p" , "wlength" 
 "area" = AREA ( C ) 
 "perimeter" = PERIM ( C ) 
 "uva" = AREA ( uvwin_0 ) 
 "uvp" = PERIM ( uvwin_0 ) 
 "a1a" = AREA_common ( anodop , dphod ) 
 "a1p" = PERIM_inside ( anodop , dphod ) 
 "wlength" = "pwlength" 
 ];
DEVICE DPHODFP dphodfp anodiff ( A1 ) bulk ( A2 ) dphod_c ( C ) p1trm ( POLY1 ) dphod_nw ( NW ) dphopin3 ( LPOWER ) < uvwin_1 > < anodop > -model dphodfp -element XD [ 
 property "area" , "perimeter" , "uva" , "uvp" , "a1a" , "a1p" , "wlength" 
 "area" = AREA ( C ) 
 "perimeter" = PERIM ( C ) 
 "uva" = AREA ( uvwin_1 ) 
 "uvp" = PERIM ( uvwin_1 ) 
 "a1a" = AREA_common ( anodop , dphodfp ) 
 "a1p" = PERIM_inside ( anodop , dphodfp ) 
 "wlength" = "pwlength" 
 ];
DEVICE DPHOD0 dphod0 anodiff ( A1 ) bulk ( A2 ) dphod_c ( C ) p1trm ( POLY1 ) dphod_nw ( NW ) dphopin3 ( LPOWER ) < uvwin > < anodop > -model dphod0 -element XD [ 
 property "area" , "perimeter" , "uva" , "uvp" , "a1a" , "a1p" , "wlength" 
 "area" = AREA ( C ) 
 "perimeter" = PERIM ( C ) 
 "uva" = AREA_common ( C , uvwin ) 
 "uvp" = PERIMETER_inside ( uvwin , C ) 
 "a1a" = AREA_common ( anodop , dphod0 ) 
 "a1p" = PERIM_inside ( anodop , dphod0 ) 
 "wlength" = "pwlength" 
 ];
DEVICE D ( dapda ) dapda bulk catdiff dphopin3 -model dapda -element XD [ 
 property a , p , perimeter , "wlength" 
 a = area ( NEG ) 
 p = perim ( NEG ) 
 perimeter = perim ( NEG ) 
 "wlength" = "pwlength" 
 ];
DEVICE D ( dapda0 ) dapda0 bulk catdiff dphopin3 -model dapda0 -element XD [ 
 property a , p , perimeter , "wlength" 
 a = area ( NEG ) 
 p = perim ( NEG ) 
 perimeter = perim ( NEG ) 
 "wlength" = "pwlength" 
 ];
DEVICE D ( dspada ) dspada bulk catdiff dphopin3 -model dspada -element XD [ 
 property a , p , perimeter , "wlength" 
 a = area ( NEG ) 
 p = perim ( NEG ) 
 perimeter = perim ( NEG ) 
 "wlength" = "pwlength" 
 ];
DEVICE D ( dspada0 ) dspada0 bulk catdiff dphopin3 -model dspada0 -element XD [ 
 property a , p , perimeter , "wlength" 
 a = area ( NEG ) 
 p = perim ( NEG ) 
 perimeter = perim ( NEG ) 
 "wlength" = "pwlength" 
 ];
DEVICE DAPB dapb bulk ( A ) catdiff ( C ) davl_c2 ( C2 ) dphopin3 ( LPOWER ) -model dapb -element XD [ 
 property "area" , "perimeter" , "wlength" 
 "area" = AREA ( C ) 
 "perimeter" = PERIM ( C ) 
 "wlength" = "pwlength" 
 ];
DEVICE DAPB0 dapb0 bulk ( A ) catdiff ( C ) davl_c2 ( C2 ) dphopin3 ( LPOWER ) -model dapb0 -element XD [ 
 property "area" , "perimeter" , "wlength" 
 "area" = AREA ( C ) 
 "perimeter" = PERIM ( C ) 
 "wlength" = "pwlength" 
 ];
DEVICE DSPB dspb bulk ( A ) catdiff ( C ) davl_c2 ( C2 ) dphopin3 ( PHOTON ) -model dspb -element XD [ 
 property "area" , "perimeter" , "wlength" 
 "area" = AREA ( C ) 
 "perimeter" = PERIM ( C ) 
 "wlength" = "pwlength" 
 ];
DEVICE DSPB0 dspb0 bulk ( A ) catdiff ( C ) davl_c2 ( C2 ) dphopin3 ( PHOTON ) -model dspb0 -element XD [ 
 property "area" , "perimeter" , "wlength" 
 "area" = AREA ( C ) 
 "perimeter" = PERIM ( C ) 
 "wlength" = "pwlength" 
 ];
DEVICE D ( dipdnw ) d_dipw pwitrm dnwtrm -model dipdnw -element XD [ 
 property A , P , PERIMETER 
 A = AREA ( d_dipw ) 
 P = perim_coincide ( d_dipw , pwitrm ) 
 perimeter = perim_coincide ( d_dipw , pwitrm ) 
 ];
DEVICE D ( p_dipdnw ) p_dipw pwitrm dnwtrm -model dipdnw -element XD_ [ 
 property A , P , PERIMETER 
 A = AREA ( p_dipw ) 
 P = perim_coincide ( p_dipw , pwitrm ) 
 perimeter = perim_coincide ( p_dipw , pwitrm ) 
 ];
LVS_FILTER_DEVICE D ( p_dipdnw ) -open;
DEVICE D ( dipdnwmv ) d_dipwmv pwitrm dnwtrm -model dipdnwmv -element XD [ 
 property A , P , PERIMETER 
 A = AREA ( d_dipwmv ) 
 P = perim_coincide ( d_dipwmv , pwitrm ) 
 perimeter = perim_coincide ( d_dipwmv , pwitrm ) 
 ];
DEVICE D ( p_dipdnwmv ) p_dipwmv pwitrm dnwtrm -model dipdnwmv -element XD_ [ 
 property A , P , PERIMETER 
 A = AREA ( p_dipwmv ) 
 P = perim_coincide ( p_dipwmv , pwitrm ) 
 perimeter = perim_coincide ( p_dipwmv , pwitrm ) 
 ];
LVS_FILTER_DEVICE D ( p_dipdnwmv ) -open;
DEVICE D ( p_ddpldnw ) pddpldnw pwitrm dnwtrm -model ddpldnw -element XD_ [ 
 property A , P , PERIMETER 
 A = AREA ( pddpldnw ) 
 P = perim_coincide ( pddpldnw , pwitrm ) 
 perimeter = perim_coincide ( pddpldnw , pwitrm ) 
 ];
LVS_FILTER_DEVICE D ( p_ddpldnw ) -open;
DEVICE D ( dndf ) d_dndf bulk ndftrm -model dndf -element XD [ 
 property A , P , PERIMETER 
 A = AREA ( d_dndf ) 
 P = PERIM ( d_dndf ) 
 perimeter = PERIM ( d_dndf ) 
 ];
DEVICE D ( p_dndf ) p_dndf bulk ndftrm -model dndf -element XD_ [ 
 property A , P , PERIMETER 
 A = AREA ( p_dndf ) 
 P = PERIM ( p_dndf ) 
 perimeter = PERIM ( p_dndf ) 
 ];
LVS_FILTER_DEVICE D ( p_dndf ) -open;
DEVICE D ( dpdwhn ) d_dpdwhn pdf hnw -model dpdwhn -element XD [ 
 property A , P , PERIMETER 
 A = AREA ( d_dpdwhn ) 
 P = PERIM ( d_dpdwhn ) 
 perimeter = PERIM ( d_dpdwhn ) 
 ];
DEVICE D ( p_dpdwhn ) p_dpdwhn pdf hnw -model dpdwhn -element XD_ [ 
 property A , P , PERIMETER 
 A = AREA ( p_dpdwhn ) 
 P = PERIM ( p_dpdwhn ) 
 perimeter = PERIM ( p_dpdwhn ) 
 ];
LVS_FILTER_DEVICE D ( p_dpdwhn ) -open;
DEVICE D ( dwhn ) d_dwhn bulk hnw < anwell > -model dwhn -element XD [ 
 property A , P , PERIMETER 
 A = AREA ( d_dwhn ) 
 P = perim_coincide ( d_dwhn , anwell ) 
 perimeter = perim_coincide ( d_dwhn , anwell ) 
 ];
DEVICE D ( p_dwhn ) p_dwhn bulk hnw < anwell > -model dwhn -element XD_ [ 
 property A , P , PERIMETER 
 A = AREA ( p_dwhn ) 
 P = perim_coincide ( p_dwhn , anwell ) 
 perimeter = perim_coincide ( p_dwhn , anwell ) 
 ];
LVS_FILTER_DEVICE D ( p_dwhn ) -open;
DEVICE D ( dpdd_scr ) dpdd_scr pwitrm dnwtrm -model dpdd_scr -element XD [ 
 property A , P , PERIMETER 
 A = AREA ( dpdd_scr ) 
 P = PERIM ( dpdd_scr ) 
 perimeter = PERIM ( dpdd_scr ) 
 ];
DEVICE D ( p_dpdddnw ) pdpdddnw pwitrm dnwtrm -model dpdddnw -element XD [ 
 property A , P , PERIMETER 
 A = AREA ( pdpdddnw ) 
 P = PERIM ( pdpdddnw ) 
 perimeter = PERIM ( pdpdddnw ) 
 ];
LVS_FILTER_DEVICE D ( p_dpdddnw ) -open;
DEVICE D ( dnpdd_scr ) dnpddscr pwitrm ndiff -model dnpdd_scr -element XD [ 
 property A , P , PERIMETER 
 A = AREA ( dnpddscr ) 
 P = PERIM ( dnpddscr ) 
 perimeter = PERIM ( dnpddscr ) 
 ];
DEVICE D ( dpp20 ) dpp20 pwitrm dnwtrm -model dpp20 -element XD [ 
 property A , P , PERIMETER 
 A = AREA ( dpp20 ) 
 P = PERIM ( dpp20 ) 
 perimeter = PERIM ( dpp20 ) 
 ];
DEVICE D ( dnp20 ) dnp20 bulk ndftrm -model dnp20 -element XD [ 
 property A , P , PERIMETER 
 A = AREA ( dnp20 ) 
 P = PERIM ( dnp20 ) 
 perimeter = PERIM ( dnp20 ) 
 ];
DEVICE D ( dpol ) dpol dpol_p dpol_n -model dpol -element XD [ 
 property A , P , PERIMETER 
 A = AREA ( dpol ) 
 P = PERIM ( dpol ) 
 perimeter = PERIM ( dpol ) 
 ];
DEVICE D ( dnhpw ) d_dnhpw bulk ndiff < diff > -model dnhpw -element XD [ 
 property A , P , PERIMETER 
 A = AREA ( d_dnhpw ) 
 P = perim_coincide ( d_dnhpw , diff ) 
 perimeter = perim_coincide ( d_dnhpw , diff ) 
 ];
DEVICE D ( dnhpw ) d_dnhpwi pwitrm ndiff < diff > -model dnhpw -element XD [ 
 property A , P , PERIMETER 
 A = AREA ( d_dnhpwi ) 
 P = perim_coincide ( d_dnhpwi , diff ) 
 perimeter = perim_coincide ( d_dnhpwi , diff ) 
 ];
DEVICE D ( p_dnhpw ) p_dnhpw bulk ndiff < diff > -model dnhpw -element XD_ [ 
 property A , P , PERIMETER 
 A = AREA ( p_dnhpw ) 
 P = perim_coincide ( p_dnhpw , diff ) 
 perimeter = perim_coincide ( p_dnhpw , diff ) 
 ];
DEVICE D ( p_dnhpw ) p_dnhpwi pwitrm ndiff < diff > -model dnhpw -element XD_ [ 
 property A , P , PERIMETER 
 A = AREA ( p_dnhpwi ) 
 P = perim_coincide ( p_dnhpwi , diff ) 
 perimeter = perim_coincide ( p_dnhpwi , diff ) 
 ];
LVS_FILTER_DEVICE D ( p_dnhpw ) -open;
DEVICE D ( dphnw ) d_dphnw pdiff hvnwtrm < diff > -model dphnw -element XD [ 
 property A , P , PERIMETER 
 A = AREA ( d_dphnw ) 
 P = perim_coincide ( d_dphnw , diff ) 
 perimeter = perim_coincide ( d_dphnw , diff ) 
 ];
DEVICE D ( dphnw ) d_dphnw1 pdiff dnwtrm < diff > -model dphnw -element XD [ 
 property A , P , PERIMETER 
 A = AREA ( d_dphnw1 ) 
 P = perim_coincide ( d_dphnw1 , diff ) 
 perimeter = perim_coincide ( d_dphnw1 , diff ) 
 ];
DEVICE D ( dphnw ) d_dphnw2 pdiff hnw < diff > -model dphnw -element XD [ 
 property A , P , PERIMETER 
 A = AREA ( d_dphnw2 ) 
 P = perim_coincide ( d_dphnw2 , diff ) 
 perimeter = perim_coincide ( d_dphnw2 , diff ) 
 ];
DEVICE D ( p_dphnw ) p_dphnw pdiff hvnwtrm < diff > -model dphnw -element XD_ [ 
 property A , P , PERIMETER 
 A = AREA ( p_dphnw ) 
 P = perim_coincide ( p_dphnw , diff ) 
 perimeter = perim_coincide ( p_dphnw , diff ) 
 ];
DEVICE D ( p_dphnw ) p_dphnw1 pdiff dnwtrm < diff > -model dphnw -element XD_ [ 
 property A , P , PERIMETER 
 A = AREA ( p_dphnw1 ) 
 P = perim_coincide ( p_dphnw1 , diff ) 
 perimeter = perim_coincide ( p_dphnw1 , diff ) 
 ];
DEVICE D ( p_dphnw ) p_dphnw2 pdiff hnw < diff > -model dphnw -element XD_ [ 
 property A , P , PERIMETER 
 A = AREA ( p_dphnw2 ) 
 P = perim_coincide ( p_dphnw2 , diff ) 
 perimeter = perim_coincide ( p_dphnw2 , diff ) 
 ];
LVS_FILTER_DEVICE D ( p_dphnw ) -open;
DEVICE D ( dpdnwmv ) ddpdnwmv pdiff dnwtrm < diff > -model dpdnwmv -element XD [ 
 property A , P , PERIMETER 
 A = AREA ( ddpdnwmv ) 
 P = perim_coincide ( ddpdnwmv , diff ) 
 perimeter = perim_coincide ( ddpdnwmv , diff ) 
 ];
DEVICE D ( p_dpdnwmv ) pdpdnwmv pdiff dnwtrm < diff > -model dpdnwmv -element XD_ [ 
 property A , P , PERIMETER 
 A = AREA ( pdpdnwmv ) 
 P = perim_coincide ( pdpdnwmv , diff ) 
 perimeter = perim_coincide ( pdpdnwmv , diff ) 
 ];
LVS_FILTER_DEVICE D ( p_dpdnwmv ) -open;
DEVICE D ( dpdnw ) d_dpdnw pdiff dnwtrm < diff > -model dpdnw -element XD [ 
 property A , P , PERIMETER 
 A = AREA ( d_dpdnw ) 
 P = perim_coincide ( d_dpdnw , diff ) 
 perimeter = perim_coincide ( d_dpdnw , diff ) 
 ];
DEVICE D ( p_dpdnw ) p_dpdnw pdiff dnwtrm < diff > -model dpdnw -element XD_ [ 
 property A , P , PERIMETER 
 A = AREA ( p_dpdnw ) 
 P = perim_coincide ( p_dpdnw , diff ) 
 perimeter = perim_coincide ( p_dpdnw , diff ) 
 ];
LVS_FILTER_DEVICE D ( p_dpdnw ) -open;
DEVICE D ( dpwhn ) d_dpwhn pdiff hnw < diff > -model dpwhn -element XD [ 
 property A , P , PERIMETER 
 A = AREA ( d_dpwhn ) 
 P = perim_coincide ( d_dpwhn , diff ) 
 perimeter = perim_coincide ( d_dpwhn , diff ) 
 ];
DEVICE D ( p_dpwhn ) p_dpwhn pdiff hnw < diff > -model dpwhn -element XD_ [ 
 property A , P , PERIMETER 
 A = AREA ( p_dpwhn ) 
 P = perim_coincide ( p_dpwhn , diff ) 
 perimeter = perim_coincide ( p_dpwhn , diff ) 
 ];
LVS_FILTER_DEVICE D ( p_dpwhn ) -open;
DEVICE D ( dsb ) d_dsb d_dsdf hnw bulk -model dsb -element XD [ 
 property A , P , PERIMETER 
 A = AREA ( d_dsb ) 
 P = PERIM ( d_dsb ) 
 perimeter = PERIM ( d_dsb ) 
 ];
DEVICE D ( dsba ) d_dsba d_dsdf hnw bulk -model dsba -element XD [ 
 property A , P , PERIMETER 
 A = AREA ( d_dsba ) 
 P = PERIM ( d_dsba ) 
 perimeter = PERIM ( d_dsba ) 
 ];
DEVICE R ( rnw3 ) rnwm nwtrm nwtrm bulk -element XR [ 
 property l , w 
 
 weff = 0.5 
 ar = area ( rnwm ) 
 w = 0.5 * ( perimeter_coincide ( pos , rnwm ) + ( perimeter_coincide ( neg , rnwm ) ) ) 
 l = ar / w 
 
 if ( bends ( rnwm ) > 0 ) 
 { 
 if ( W > L ) 
 w = w - weff*bends ( rnwm ) * l 
 else 
 l = l - weff*bends ( rnwm ) * w 
 } 
 ];
DEVICE R ( rnw3_scr ) rnwm_scr nwtrm nwtrm bulk -element XR [ 
 property l , w 
 
 weff = 0.5 
 ar = area ( rnwm_scr ) 
 w = 0.5 * ( perimeter_coincide ( pos , rnwm_scr ) + ( perimeter_coincide ( neg , rnwm_scr ) ) ) 
 l = ar / w 
 
 if ( bends ( rnwm_scr ) > 0 ) 
 { 
 if ( W > L ) 
 w = w - weff*bends ( rnwm_scr ) * l 
 else 
 l = l - weff*bends ( rnwm_scr ) * w 
 } 
 ];
DEVICE R ( rdn3 ) rdnm ndiff ndiff bulk -element XR [ 
 property l , w 
 
 weff = 0.5 
 ar = area ( rdnm ) 
 w = 0.5 * ( perimeter_coincide ( pos , rdnm ) + ( perimeter_coincide ( neg , rdnm ) ) ) 
 l = ar / w 
 
 if ( bends ( rdnm ) > 0 ) 
 { 
 if ( W > L ) 
 w = w - weff*bends ( rdnm ) * l 
 else 
 l = l - weff*bends ( rdnm ) * w 
 } 
 ];
DEVICE R ( rdn3 ) rdnm_g ndiff ndiff bulk < res_corr > -element XR [ 
 property l , w 
 
 ar = area ( rdnm_g ) 
 ar_c = area ( res_corr ) 
 w = 0.5 * ( perimeter_coincide ( pos , rdnm_g ) + ( perimeter_coincide ( neg , rdnm_g ) ) ) 
 l = ar / w + ar_c / w 
 ];
DEVICE R ( rdn3 ) rdnmi ndiff ndiff pwitrm -element XR [ 
 property l , w 
 
 weff = 0.5 
 ar = area ( rdnmi ) 
 w = 0.5 * ( perimeter_coincide ( pos , rdnmi ) + ( perimeter_coincide ( neg , rdnmi ) ) ) 
 l = ar / w 
 
 if ( bends ( rdnmi ) > 0 ) 
 { 
 if ( W > L ) 
 w = w - weff*bends ( rdnmi ) * l 
 else 
 l = l - weff*bends ( rdnmi ) * w 
 } 
 ];
DEVICE R ( rdn3 ) rdnm_gi ndiff ndiff pwitrm < res_corr > -element XR [ 
 property l , w 
 
 ar = area ( rdnm_gi ) 
 ar_c = area ( res_corr ) 
 w = 0.5 * ( perimeter_coincide ( pos , rdnm_gi ) + ( perimeter_coincide ( neg , rdnm_gi ) ) ) 
 l = ar / w + ar_c / w 
 ];
DEVICE R ( rdp3 ) rdpm pdiff pdiff nwtrm -element XR [ 
 property l , w 
 
 weff = 0.5 
 ar = area ( rdpm ) 
 w = 0.5 * ( perimeter_coincide ( pos , rdpm ) + ( perimeter_coincide ( neg , rdpm ) ) ) 
 l = ar / w 
 
 if ( bends ( rdpm ) > 0 ) 
 { 
 if ( W > L ) 
 w = w - weff*bends ( rdpm ) * l 
 else 
 l = l - weff*bends ( rdpm ) * w 
 } 
 ];
DEVICE R ( rdp3 ) rdpm_g pdiff pdiff nwtrm < res_corr > -element XR [ 
 property l , w 
 
 ar = area ( rdpm_g ) 
 ar_c = area ( res_corr ) 
 w = 0.5 * ( perimeter_coincide ( pos , rdpm_g ) + ( perimeter_coincide ( neg , rdpm_g ) ) ) 
 l = ar / w + ar_c / w 
 ];
DEVICE R ( rdp3 ) rdpmi pdiff pdiff dnwtrm -element XR [ 
 property l , w 
 
 weff = 0.5 
 ar = area ( rdpmi ) 
 w = 0.5 * ( perimeter_coincide ( pos , rdpmi ) + ( perimeter_coincide ( neg , rdpmi ) ) ) 
 l = ar / w 
 
 if ( bends ( rdpmi ) > 0 ) 
 { 
 if ( W > L ) 
 w = w - weff*bends ( rdpmi ) * l 
 else 
 l = l - weff*bends ( rdpmi ) * w 
 } 
 ];
DEVICE R ( rdp3 ) rdpm_gi pdiff pdiff dnwtrm < res_corr > -element XR [ 
 property l , w 
 
 ar = area ( rdpm_gi ) 
 ar_c = area ( res_corr ) 
 w = 0.5 * ( perimeter_coincide ( pos , rdpm_gi ) + ( perimeter_coincide ( neg , rdpm_gi ) ) ) 
 l = ar / w + ar_c / w 
 ];
DEVICE D ( dn3 ) d_dnm bulk ndiff < diff > -element XD [ 
 property A , P , PERIMETER 
 A = AREA ( d_dnm ) 
 P = perim_coincide ( d_dnm , diff ) 
 perimeter = perim_coincide ( d_dnm , diff ) 
 ];
DEVICE D ( dn3 ) d_dnmi1 pwitrm ndiff < diff > -element XD [ 
 property A , P , PERIMETER 
 A = AREA ( d_dnmi1 ) 
 P = perim_coincide ( d_dnmi1 , diff ) 
 perimeter = perim_coincide ( d_dnmi1 , diff ) 
 ];
DEVICE D ( dn3 ) d_dnmi2 pdf ndiff < diff > -element XD [ 
 property A , P , PERIMETER 
 A = AREA ( d_dnmi2 ) 
 P = perim_coincide ( d_dnmi2 , diff ) 
 perimeter = perim_coincide ( d_dnmi2 , diff ) 
 ];
DEVICE D ( p_dn3 ) p_dnm bulk ndiff < diff > -model dn3 -element XD_ [ 
 property A , P , PERIMETER 
 A = AREA ( p_dnm ) 
 P = perim_coincide ( p_dnm , diff ) 
 perimeter = perim_coincide ( p_dnm , diff ) 
 ];
DEVICE D ( p_dn3 ) p_dnmi1 pwitrm ndiff < diff > -model dn3 -element XD_ [ 
 property A , P , PERIMETER 
 A = AREA ( p_dnmi1 ) 
 P = perim_coincide ( p_dnmi1 , diff ) 
 perimeter = perim_coincide ( p_dnmi1 , diff ) 
 ];
DEVICE D ( p_dn3 ) p_dnmi2 pdf ndiff < diff > -model dn3 -element XD_ [ 
 property A , P , PERIMETER 
 A = AREA ( p_dnmi2 ) 
 P = perim_coincide ( p_dnmi2 , diff ) 
 perimeter = perim_coincide ( p_dnmi2 , diff ) 
 ];
LVS_FILTER_DEVICE D ( p_dn3 ) -open;
DEVICE D ( dnn3 ) d_dnnm bulk ndiff < diff > -element XD [ 
 property A , P , PERIMETER 
 A = AREA ( d_dnnm ) 
 P = perim_coincide ( d_dnnm , diff ) 
 perimeter = perim_coincide ( d_dnnm , diff ) 
 ];
DEVICE D ( p_dnn3 ) p_dnnm bulk ndiff < diff > -model dnn3 -element XD_ [ 
 property A , P , PERIMETER 
 A = AREA ( p_dnnm ) 
 P = perim_coincide ( p_dnnm , diff ) 
 perimeter = perim_coincide ( p_dnnm , diff ) 
 ];
LVS_FILTER_DEVICE D ( p_dnn3 ) -open;
DEVICE D ( p_dn3dpl ) pdnmdpl bulk ndiff < diff > -model dn3dpl -element XD_ [ 
 property A , P , PERIMETER 
 A = AREA ( pdnmdpl ) 
 P = perim_coincide ( pdnmdpl , diff ) 
 perimeter = perim_coincide ( pdnmdpl , diff ) 
 ];
DEVICE D ( p_dn3dpl ) pdnmdpli pwitrm ndiff < diff > -model dn3dpl -element XD_ [ 
 property A , P , PERIMETER 
 A = AREA ( pdnmdpli ) 
 P = perim_coincide ( pdnmdpli , diff ) 
 perimeter = perim_coincide ( pdnmdpli , diff ) 
 ];
LVS_FILTER_DEVICE D ( p_dn3dpl ) -open;
DEVICE D ( dp3 ) d_dpm pdiff nwtrm < diff > -element XD [ 
 property A , P , PERIMETER 
 A = AREA ( d_dpm ) 
 P = perim_coincide ( d_dpm , diff ) 
 perimeter = perim_coincide ( d_dpm , diff ) 
 ];
DEVICE D ( dp3 ) d_dpmi1 pdiff dnwtrm < diff > -element XD [ 
 property A , P , PERIMETER 
 A = AREA ( d_dpmi1 ) 
 P = perim_coincide ( d_dpmi1 , diff ) 
 perimeter = perim_coincide ( d_dpmi1 , diff ) 
 ];
DEVICE D ( dp3 ) d_dpmi2 pdiff hnw < diff > -element XD [ 
 property A , P , PERIMETER 
 A = AREA ( d_dpmi2 ) 
 P = perim_coincide ( d_dpmi2 , diff ) 
 perimeter = perim_coincide ( d_dpmi2 , diff ) 
 ];
DEVICE D ( p_dp3 ) p_dpm pdiff nwtrm < diff > -model dp3 -element XD_ [ 
 property A , P , PERIMETER 
 A = AREA ( p_dpm ) 
 P = perim_coincide ( p_dpm , diff ) 
 perimeter = perim_coincide ( p_dpm , diff ) 
 ];
DEVICE D ( p_dp3 ) p_dpmi1 pdiff dnwtrm < diff > -model dp3 -element XD_ [ 
 property A , P , PERIMETER 
 A = AREA ( p_dpmi1 ) 
 P = perim_coincide ( p_dpmi1 , diff ) 
 perimeter = perim_coincide ( p_dpmi1 , diff ) 
 ];
DEVICE D ( p_dp3 ) p_dpmi2 pdiff hnw < diff > -model dp3 -element XD_ [ 
 property A , P , PERIMETER 
 A = AREA ( p_dpmi2 ) 
 P = perim_coincide ( p_dpmi2 , diff ) 
 perimeter = perim_coincide ( p_dpmi2 , diff ) 
 ];
LVS_FILTER_DEVICE D ( p_dp3 ) -open;
DEVICE D ( dnw3 ) d_dnwm bulk nwtrm < anwell > -element XD [ 
 property A , P , PERIMETER 
 A = AREA ( d_dnwm ) 
 P = perim_coincide ( d_dnwm , anwell ) 
 perimeter = perim_coincide ( d_dnwm , anwell ) 
 ];
DEVICE D ( p_dnw3 ) p_dnwm bulk nwtrm < anwell > -model dnw3 -element XD_ [ 
 property A , P , PERIMETER 
 A = AREA ( p_dnwm ) 
 P = perim_coincide ( p_dnwm , anwell ) 
 perimeter = perim_coincide ( p_dnwm , anwell ) 
 ];
LVS_FILTER_DEVICE D ( p_dnw3 ) -open;
DEVICE R ( rpp1k1 ) rpp1k1_2 p1trm p1trm -element XR [ 
 property l , w 
 
 weff = 0.5 
 ar = area ( rpp1k1_2 ) 
 w = 0.5 * ( perimeter_coincide ( pos , rpp1k1_2 ) + ( perimeter_coincide ( neg , rpp1k1_2 ) ) ) 
 l = ar / w 
 
 if ( bends ( rpp1k1_2 ) > 0 ) 
 { 
 if ( W > L ) 
 w = w - weff*bends ( rpp1k1_2 ) * l 
 else 
 l = l - weff*bends ( rpp1k1_2 ) * w 
 } 
 ];
DEVICE R ( rpp1k1_3 ) rpp1k1_s p1trm p1trm bulk -element XR [ 
 property l , w 
 
 weff = 0.5 
 ar = area ( rpp1k1_s ) 
 w = 0.5 * ( perimeter_coincide ( pos , rpp1k1_s ) + ( perimeter_coincide ( neg , rpp1k1_s ) ) ) 
 l = ar / w 
 
 if ( bends ( rpp1k1_s ) > 0 ) 
 { 
 if ( W > L ) 
 w = w - weff*bends ( rpp1k1_s ) * l 
 else 
 l = l - weff*bends ( rpp1k1_s ) * w 
 } 
 ];
DEVICE R ( rpp1k1_3 ) rpp1k1_p p1trm p1trm pwitrm -element XR [ 
 property l , w 
 
 weff = 0.5 
 ar = area ( rpp1k1_p ) 
 w = 0.5 * ( perimeter_coincide ( pos , rpp1k1_p ) + ( perimeter_coincide ( neg , rpp1k1_p ) ) ) 
 l = ar / w 
 
 if ( bends ( rpp1k1_p ) > 0 ) 
 { 
 if ( W > L ) 
 w = w - weff*bends ( rpp1k1_p ) * l 
 else 
 l = l - weff*bends ( rpp1k1_p ) * w 
 } 
 ];
DEVICE R ( rpp1k1_3 ) rpp1k1fp p1trm p1trm pdf -element XR [ 
 property l , w 
 
 weff = 0.5 
 ar = area ( rpp1k1fp ) 
 w = 0.5 * ( perimeter_coincide ( pos , rpp1k1fp ) + ( perimeter_coincide ( neg , rpp1k1fp ) ) ) 
 l = ar / w 
 
 if ( bends ( rpp1k1fp ) > 0 ) 
 { 
 if ( W > L ) 
 w = w - weff*bends ( rpp1k1fp ) * l 
 else 
 l = l - weff*bends ( rpp1k1fp ) * w 
 } 
 ];
DEVICE R ( rpp1k1_3 ) rpp1k1_n p1trm p1trm nwtrm -element XR [ 
 property l , w 
 
 weff = 0.5 
 ar = area ( rpp1k1_n ) 
 w = 0.5 * ( perimeter_coincide ( pos , rpp1k1_n ) + ( perimeter_coincide ( neg , rpp1k1_n ) ) ) 
 l = ar / w 
 
 if ( bends ( rpp1k1_n ) > 0 ) 
 { 
 if ( W > L ) 
 w = w - weff*bends ( rpp1k1_n ) * l 
 else 
 l = l - weff*bends ( rpp1k1_n ) * w 
 } 
 ];
DEVICE R ( rpp1k1_3 ) rpp1k1_d p1trm p1trm dnwtrm -element XR [ 
 property l , w 
 
 weff = 0.5 
 ar = area ( rpp1k1_d ) 
 w = 0.5 * ( perimeter_coincide ( pos , rpp1k1_d ) + ( perimeter_coincide ( neg , rpp1k1_d ) ) ) 
 l = ar / w 
 
 if ( bends ( rpp1k1_d ) > 0 ) 
 { 
 if ( W > L ) 
 w = w - weff*bends ( rpp1k1_d ) * l 
 else 
 l = l - weff*bends ( rpp1k1_d ) * w 
 } 
 ];
DEVICE R ( rpp1k1_3 ) rpp1k1_h p1trm p1trm hvnwtrm -element XR [ 
 property l , w 
 
 weff = 0.5 
 ar = area ( rpp1k1_h ) 
 w = 0.5 * ( perimeter_coincide ( pos , rpp1k1_h ) + ( perimeter_coincide ( neg , rpp1k1_h ) ) ) 
 l = ar / w 
 
 if ( bends ( rpp1k1_h ) > 0 ) 
 { 
 if ( W > L ) 
 w = w - weff*bends ( rpp1k1_h ) * l 
 else 
 l = l - weff*bends ( rpp1k1_h ) * w 
 } 
 ];
DEVICE R ( rpp1k1_3 ) rpp1k1hn p1trm p1trm hnw -element XR [ 
 property l , w 
 
 weff = 0.5 
 ar = area ( rpp1k1hn ) 
 w = 0.5 * ( perimeter_coincide ( pos , rpp1k1hn ) + ( perimeter_coincide ( neg , rpp1k1hn ) ) ) 
 l = ar / w 
 
 if ( bends ( rpp1k1hn ) > 0 ) 
 { 
 if ( W > L ) 
 w = w - weff*bends ( rpp1k1hn ) * l 
 else 
 l = l - weff*bends ( rpp1k1hn ) * w 
 } 
 ];
DEVICE R ( rpp1k1_3 ) rpp1k1fn p1trm p1trm ndftrm -element XR [ 
 property l , w 
 
 weff = 0.5 
 ar = area ( rpp1k1fn ) 
 w = 0.5 * ( perimeter_coincide ( pos , rpp1k1fn ) + ( perimeter_coincide ( neg , rpp1k1fn ) ) ) 
 l = ar / w 
 
 if ( bends ( rpp1k1fn ) > 0 ) 
 { 
 if ( W > L ) 
 w = w - weff*bends ( rpp1k1fn ) * l 
 else 
 l = l - weff*bends ( rpp1k1fn ) * w 
 } 
 ];
DEVICE R ( rnp1 ) rnp1_2 p1trm p1trm -element XR [ 
 property l , w 
 
 weff = 0.5 
 ar = area ( rnp1_2 ) 
 w = 0.5 * ( perimeter_coincide ( pos , rnp1_2 ) + ( perimeter_coincide ( neg , rnp1_2 ) ) ) 
 l = ar / w 
 
 if ( bends ( rnp1_2 ) > 0 ) 
 { 
 if ( W > L ) 
 w = w - weff*bends ( rnp1_2 ) * l 
 else 
 l = l - weff*bends ( rnp1_2 ) * w 
 } 
 ];
DEVICE R ( rnp1_3 ) rnp1_s p1trm p1trm bulk -element XR [ 
 property l , w 
 
 weff = 0.5 
 ar = area ( rnp1_s ) 
 w = 0.5 * ( perimeter_coincide ( pos , rnp1_s ) + ( perimeter_coincide ( neg , rnp1_s ) ) ) 
 l = ar / w 
 
 if ( bends ( rnp1_s ) > 0 ) 
 { 
 if ( W > L ) 
 w = w - weff*bends ( rnp1_s ) * l 
 else 
 l = l - weff*bends ( rnp1_s ) * w 
 } 
 ];
DEVICE R ( rnp1_3 ) rnp1_p p1trm p1trm pwitrm -element XR [ 
 property l , w 
 
 weff = 0.5 
 ar = area ( rnp1_p ) 
 w = 0.5 * ( perimeter_coincide ( pos , rnp1_p ) + ( perimeter_coincide ( neg , rnp1_p ) ) ) 
 l = ar / w 
 
 if ( bends ( rnp1_p ) > 0 ) 
 { 
 if ( W > L ) 
 w = w - weff*bends ( rnp1_p ) * l 
 else 
 l = l - weff*bends ( rnp1_p ) * w 
 } 
 ];
DEVICE R ( rnp1_3 ) rnp1fp p1trm p1trm pdf -element XR [ 
 property l , w 
 
 weff = 0.5 
 ar = area ( rnp1fp ) 
 w = 0.5 * ( perimeter_coincide ( pos , rnp1fp ) + ( perimeter_coincide ( neg , rnp1fp ) ) ) 
 l = ar / w 
 
 if ( bends ( rnp1fp ) > 0 ) 
 { 
 if ( W > L ) 
 w = w - weff*bends ( rnp1fp ) * l 
 else 
 l = l - weff*bends ( rnp1fp ) * w 
 } 
 ];
DEVICE R ( rnp1_3 ) rnp1_n p1trm p1trm nwtrm -element XR [ 
 property l , w 
 
 weff = 0.5 
 ar = area ( rnp1_n ) 
 w = 0.5 * ( perimeter_coincide ( pos , rnp1_n ) + ( perimeter_coincide ( neg , rnp1_n ) ) ) 
 l = ar / w 
 
 if ( bends ( rnp1_n ) > 0 ) 
 { 
 if ( W > L ) 
 w = w - weff*bends ( rnp1_n ) * l 
 else 
 l = l - weff*bends ( rnp1_n ) * w 
 } 
 ];
DEVICE R ( rnp1_3 ) rnp1_d p1trm p1trm dnwtrm -element XR [ 
 property l , w 
 
 weff = 0.5 
 ar = area ( rnp1_d ) 
 w = 0.5 * ( perimeter_coincide ( pos , rnp1_d ) + ( perimeter_coincide ( neg , rnp1_d ) ) ) 
 l = ar / w 
 
 if ( bends ( rnp1_d ) > 0 ) 
 { 
 if ( W > L ) 
 w = w - weff*bends ( rnp1_d ) * l 
 else 
 l = l - weff*bends ( rnp1_d ) * w 
 } 
 ];
DEVICE R ( rnp1_3 ) rnp1_h p1trm p1trm hvnwtrm -element XR [ 
 property l , w 
 
 weff = 0.5 
 ar = area ( rnp1_h ) 
 w = 0.5 * ( perimeter_coincide ( pos , rnp1_h ) + ( perimeter_coincide ( neg , rnp1_h ) ) ) 
 l = ar / w 
 
 if ( bends ( rnp1_h ) > 0 ) 
 { 
 if ( W > L ) 
 w = w - weff*bends ( rnp1_h ) * l 
 else 
 l = l - weff*bends ( rnp1_h ) * w 
 } 
 ];
DEVICE R ( rnp1_3 ) rnp1hn p1trm p1trm hnw -element XR [ 
 property l , w 
 
 weff = 0.5 
 ar = area ( rnp1hn ) 
 w = 0.5 * ( perimeter_coincide ( pos , rnp1hn ) + ( perimeter_coincide ( neg , rnp1hn ) ) ) 
 l = ar / w 
 
 if ( bends ( rnp1hn ) > 0 ) 
 { 
 if ( W > L ) 
 w = w - weff*bends ( rnp1hn ) * l 
 else 
 l = l - weff*bends ( rnp1hn ) * w 
 } 
 ];
DEVICE R ( rnp1_3 ) rnp1fn p1trm p1trm ndftrm -element XR [ 
 property l , w 
 
 weff = 0.5 
 ar = area ( rnp1fn ) 
 w = 0.5 * ( perimeter_coincide ( pos , rnp1fn ) + ( perimeter_coincide ( neg , rnp1fn ) ) ) 
 l = ar / w 
 
 if ( bends ( rnp1fn ) > 0 ) 
 { 
 if ( W > L ) 
 w = w - weff*bends ( rnp1fn ) * l 
 else 
 l = l - weff*bends ( rnp1fn ) * w 
 } 
 ];
DEVICE R ( rpp1 ) rpp1_2 p1trm p1trm -element XR [ 
 property l , w 
 
 weff = 0.5 
 ar = area ( rpp1_2 ) 
 w = 0.5 * ( perimeter_coincide ( pos , rpp1_2 ) + ( perimeter_coincide ( neg , rpp1_2 ) ) ) 
 l = ar / w 
 
 if ( bends ( rpp1_2 ) > 0 ) 
 { 
 if ( W > L ) 
 w = w - weff*bends ( rpp1_2 ) * l 
 else 
 l = l - weff*bends ( rpp1_2 ) * w 
 } 
 ];
DEVICE R ( rpp1_3 ) rpp1_s p1trm p1trm bulk -element XR [ 
 property l , w 
 
 weff = 0.5 
 ar = area ( rpp1_s ) 
 w = 0.5 * ( perimeter_coincide ( pos , rpp1_s ) + ( perimeter_coincide ( neg , rpp1_s ) ) ) 
 l = ar / w 
 
 if ( bends ( rpp1_s ) > 0 ) 
 { 
 if ( W > L ) 
 w = w - weff*bends ( rpp1_s ) * l 
 else 
 l = l - weff*bends ( rpp1_s ) * w 
 } 
 ];
DEVICE R ( rpp1_3 ) rpp1_p p1trm p1trm pwitrm -element XR [ 
 property l , w 
 
 weff = 0.5 
 ar = area ( rpp1_p ) 
 w = 0.5 * ( perimeter_coincide ( pos , rpp1_p ) + ( perimeter_coincide ( neg , rpp1_p ) ) ) 
 l = ar / w 
 
 if ( bends ( rpp1_p ) > 0 ) 
 { 
 if ( W > L ) 
 w = w - weff*bends ( rpp1_p ) * l 
 else 
 l = l - weff*bends ( rpp1_p ) * w 
 } 
 ];
DEVICE R ( rpp1_3 ) rpp1fp p1trm p1trm pdf -element XR [ 
 property l , w 
 
 weff = 0.5 
 ar = area ( rpp1fp ) 
 w = 0.5 * ( perimeter_coincide ( pos , rpp1fp ) + ( perimeter_coincide ( neg , rpp1fp ) ) ) 
 l = ar / w 
 
 if ( bends ( rpp1fp ) > 0 ) 
 { 
 if ( W > L ) 
 w = w - weff*bends ( rpp1fp ) * l 
 else 
 l = l - weff*bends ( rpp1fp ) * w 
 } 
 ];
DEVICE R ( rpp1_3 ) rpp1_n p1trm p1trm nwtrm -element XR [ 
 property l , w 
 
 weff = 0.5 
 ar = area ( rpp1_n ) 
 w = 0.5 * ( perimeter_coincide ( pos , rpp1_n ) + ( perimeter_coincide ( neg , rpp1_n ) ) ) 
 l = ar / w 
 
 if ( bends ( rpp1_n ) > 0 ) 
 { 
 if ( W > L ) 
 w = w - weff*bends ( rpp1_n ) * l 
 else 
 l = l - weff*bends ( rpp1_n ) * w 
 } 
 ];
DEVICE R ( rpp1_3 ) rpp1_d p1trm p1trm dnwtrm -element XR [ 
 property l , w 
 
 weff = 0.5 
 ar = area ( rpp1_d ) 
 w = 0.5 * ( perimeter_coincide ( pos , rpp1_d ) + ( perimeter_coincide ( neg , rpp1_d ) ) ) 
 l = ar / w 
 
 if ( bends ( rpp1_d ) > 0 ) 
 { 
 if ( W > L ) 
 w = w - weff*bends ( rpp1_d ) * l 
 else 
 l = l - weff*bends ( rpp1_d ) * w 
 } 
 ];
DEVICE R ( rpp1_3 ) rpp1_h p1trm p1trm hvnwtrm -element XR [ 
 property l , w 
 
 weff = 0.5 
 ar = area ( rpp1_h ) 
 w = 0.5 * ( perimeter_coincide ( pos , rpp1_h ) + ( perimeter_coincide ( neg , rpp1_h ) ) ) 
 l = ar / w 
 
 if ( bends ( rpp1_h ) > 0 ) 
 { 
 if ( W > L ) 
 w = w - weff*bends ( rpp1_h ) * l 
 else 
 l = l - weff*bends ( rpp1_h ) * w 
 } 
 ];
DEVICE R ( rpp1_3 ) rpp1hn p1trm p1trm hnw -element XR [ 
 property l , w 
 
 weff = 0.5 
 ar = area ( rpp1hn ) 
 w = 0.5 * ( perimeter_coincide ( pos , rpp1hn ) + ( perimeter_coincide ( neg , rpp1hn ) ) ) 
 l = ar / w 
 
 if ( bends ( rpp1hn ) > 0 ) 
 { 
 if ( W > L ) 
 w = w - weff*bends ( rpp1hn ) * l 
 else 
 l = l - weff*bends ( rpp1hn ) * w 
 } 
 ];
DEVICE R ( rpp1_3 ) rpp1fn p1trm p1trm ndftrm -element XR [ 
 property l , w 
 
 weff = 0.5 
 ar = area ( rpp1fn ) 
 w = 0.5 * ( perimeter_coincide ( pos , rpp1fn ) + ( perimeter_coincide ( neg , rpp1fn ) ) ) 
 l = ar / w 
 
 if ( bends ( rpp1fn ) > 0 ) 
 { 
 if ( W > L ) 
 w = w - weff*bends ( rpp1fn ) * l 
 else 
 l = l - weff*bends ( rpp1fn ) * w 
 } 
 ];
DEVICE R ( rpp1s ) rpp1s_2 p1trm p1trm -element XR [ 
 property l , w 
 
 weff = 0.5 
 ar = area ( rpp1s_2 ) 
 w = 0.5 * ( perimeter_coincide ( pos , rpp1s_2 ) + ( perimeter_coincide ( neg , rpp1s_2 ) ) ) 
 l = ar / w 
 
 if ( bends ( rpp1s_2 ) > 0 ) 
 { 
 if ( W > L ) 
 w = w - weff*bends ( rpp1s_2 ) * l 
 else 
 l = l - weff*bends ( rpp1s_2 ) * w 
 } 
 ];
DEVICE R ( rpp1s_3 ) rpp1s_s p1trm p1trm bulk -element XR [ 
 property l , w 
 
 weff = 0.5 
 ar = area ( rpp1s_s ) 
 w = 0.5 * ( perimeter_coincide ( pos , rpp1s_s ) + ( perimeter_coincide ( neg , rpp1s_s ) ) ) 
 l = ar / w 
 
 if ( bends ( rpp1s_s ) > 0 ) 
 { 
 if ( W > L ) 
 w = w - weff*bends ( rpp1s_s ) * l 
 else 
 l = l - weff*bends ( rpp1s_s ) * w 
 } 
 ];
DEVICE R ( rpp1s_3 ) rpp1s_p p1trm p1trm pwitrm -element XR [ 
 property l , w 
 
 weff = 0.5 
 ar = area ( rpp1s_p ) 
 w = 0.5 * ( perimeter_coincide ( pos , rpp1s_p ) + ( perimeter_coincide ( neg , rpp1s_p ) ) ) 
 l = ar / w 
 
 if ( bends ( rpp1s_p ) > 0 ) 
 { 
 if ( W > L ) 
 w = w - weff*bends ( rpp1s_p ) * l 
 else 
 l = l - weff*bends ( rpp1s_p ) * w 
 } 
 ];
DEVICE R ( rpp1s_3 ) rpp1sfp p1trm p1trm pdf -element XR [ 
 property l , w 
 
 weff = 0.5 
 ar = area ( rpp1sfp ) 
 w = 0.5 * ( perimeter_coincide ( pos , rpp1sfp ) + ( perimeter_coincide ( neg , rpp1sfp ) ) ) 
 l = ar / w 
 
 if ( bends ( rpp1sfp ) > 0 ) 
 { 
 if ( W > L ) 
 w = w - weff*bends ( rpp1sfp ) * l 
 else 
 l = l - weff*bends ( rpp1sfp ) * w 
 } 
 ];
DEVICE R ( rpp1s_3 ) rpp1s_n p1trm p1trm nwtrm -element XR [ 
 property l , w 
 
 weff = 0.5 
 ar = area ( rpp1s_n ) 
 w = 0.5 * ( perimeter_coincide ( pos , rpp1s_n ) + ( perimeter_coincide ( neg , rpp1s_n ) ) ) 
 l = ar / w 
 
 if ( bends ( rpp1s_n ) > 0 ) 
 { 
 if ( W > L ) 
 w = w - weff*bends ( rpp1s_n ) * l 
 else 
 l = l - weff*bends ( rpp1s_n ) * w 
 } 
 ];
DEVICE R ( rpp1s_3 ) rpp1s_d p1trm p1trm dnwtrm -element XR [ 
 property l , w 
 
 weff = 0.5 
 ar = area ( rpp1s_d ) 
 w = 0.5 * ( perimeter_coincide ( pos , rpp1s_d ) + ( perimeter_coincide ( neg , rpp1s_d ) ) ) 
 l = ar / w 
 
 if ( bends ( rpp1s_d ) > 0 ) 
 { 
 if ( W > L ) 
 w = w - weff*bends ( rpp1s_d ) * l 
 else 
 l = l - weff*bends ( rpp1s_d ) * w 
 } 
 ];
DEVICE R ( rpp1s_3 ) rpp1s_h p1trm p1trm hvnwtrm -element XR [ 
 property l , w 
 
 weff = 0.5 
 ar = area ( rpp1s_h ) 
 w = 0.5 * ( perimeter_coincide ( pos , rpp1s_h ) + ( perimeter_coincide ( neg , rpp1s_h ) ) ) 
 l = ar / w 
 
 if ( bends ( rpp1s_h ) > 0 ) 
 { 
 if ( W > L ) 
 w = w - weff*bends ( rpp1s_h ) * l 
 else 
 l = l - weff*bends ( rpp1s_h ) * w 
 } 
 ];
DEVICE R ( rpp1s_3 ) rpp1shn p1trm p1trm hnw -element XR [ 
 property l , w 
 
 weff = 0.5 
 ar = area ( rpp1shn ) 
 w = 0.5 * ( perimeter_coincide ( pos , rpp1shn ) + ( perimeter_coincide ( neg , rpp1shn ) ) ) 
 l = ar / w 
 
 if ( bends ( rpp1shn ) > 0 ) 
 { 
 if ( W > L ) 
 w = w - weff*bends ( rpp1shn ) * l 
 else 
 l = l - weff*bends ( rpp1shn ) * w 
 } 
 ];
DEVICE R ( rpp1s_3 ) rpp1sfn p1trm p1trm ndftrm -element XR [ 
 property l , w 
 
 weff = 0.5 
 ar = area ( rpp1sfn ) 
 w = 0.5 * ( perimeter_coincide ( pos , rpp1sfn ) + ( perimeter_coincide ( neg , rpp1sfn ) ) ) 
 l = ar / w 
 
 if ( bends ( rpp1sfn ) > 0 ) 
 { 
 if ( W > L ) 
 w = w - weff*bends ( rpp1sfn ) * l 
 else 
 l = l - weff*bends ( rpp1sfn ) * w 
 } 
 ];
DEVICE R ( rnp1h ) rnp1h_2 p1trm p1trm -element XR [ 
 property l , w 
 
 weff = 0.5 
 ar = area ( rnp1h_2 ) 
 w = 0.5 * ( perimeter_coincide ( pos , rnp1h_2 ) + ( perimeter_coincide ( neg , rnp1h_2 ) ) ) 
 l = ar / w 
 
 if ( bends ( rnp1h_2 ) > 0 ) 
 { 
 if ( W > L ) 
 w = w - weff*bends ( rnp1h_2 ) * l 
 else 
 l = l - weff*bends ( rnp1h_2 ) * w 
 } 
 ];
DEVICE R ( rnp1h_3 ) rnp1h_s p1trm p1trm bulk -element XR [ 
 property l , w 
 
 weff = 0.5 
 ar = area ( rnp1h_s ) 
 w = 0.5 * ( perimeter_coincide ( pos , rnp1h_s ) + ( perimeter_coincide ( neg , rnp1h_s ) ) ) 
 l = ar / w 
 
 if ( bends ( rnp1h_s ) > 0 ) 
 { 
 if ( W > L ) 
 w = w - weff*bends ( rnp1h_s ) * l 
 else 
 l = l - weff*bends ( rnp1h_s ) * w 
 } 
 ];
DEVICE R ( rnp1h_3 ) rnp1h_p p1trm p1trm pwitrm -element XR [ 
 property l , w 
 
 weff = 0.5 
 ar = area ( rnp1h_p ) 
 w = 0.5 * ( perimeter_coincide ( pos , rnp1h_p ) + ( perimeter_coincide ( neg , rnp1h_p ) ) ) 
 l = ar / w 
 
 if ( bends ( rnp1h_p ) > 0 ) 
 { 
 if ( W > L ) 
 w = w - weff*bends ( rnp1h_p ) * l 
 else 
 l = l - weff*bends ( rnp1h_p ) * w 
 } 
 ];
DEVICE R ( rnp1h_3 ) rnp1hfp p1trm p1trm pdf -element XR [ 
 property l , w 
 
 weff = 0.5 
 ar = area ( rnp1hfp ) 
 w = 0.5 * ( perimeter_coincide ( pos , rnp1hfp ) + ( perimeter_coincide ( neg , rnp1hfp ) ) ) 
 l = ar / w 
 
 if ( bends ( rnp1hfp ) > 0 ) 
 { 
 if ( W > L ) 
 w = w - weff*bends ( rnp1hfp ) * l 
 else 
 l = l - weff*bends ( rnp1hfp ) * w 
 } 
 ];
DEVICE R ( rnp1h_3 ) rnp1h_n p1trm p1trm nwtrm -element XR [ 
 property l , w 
 
 weff = 0.5 
 ar = area ( rnp1h_n ) 
 w = 0.5 * ( perimeter_coincide ( pos , rnp1h_n ) + ( perimeter_coincide ( neg , rnp1h_n ) ) ) 
 l = ar / w 
 
 if ( bends ( rnp1h_n ) > 0 ) 
 { 
 if ( W > L ) 
 w = w - weff*bends ( rnp1h_n ) * l 
 else 
 l = l - weff*bends ( rnp1h_n ) * w 
 } 
 ];
DEVICE R ( rnp1h_3 ) rnp1h_d p1trm p1trm dnwtrm -element XR [ 
 property l , w 
 
 weff = 0.5 
 ar = area ( rnp1h_d ) 
 w = 0.5 * ( perimeter_coincide ( pos , rnp1h_d ) + ( perimeter_coincide ( neg , rnp1h_d ) ) ) 
 l = ar / w 
 
 if ( bends ( rnp1h_d ) > 0 ) 
 { 
 if ( W > L ) 
 w = w - weff*bends ( rnp1h_d ) * l 
 else 
 l = l - weff*bends ( rnp1h_d ) * w 
 } 
 ];
DEVICE R ( rnp1h_3 ) rnp1h_h p1trm p1trm hvnwtrm -element XR [ 
 property l , w 
 
 weff = 0.5 
 ar = area ( rnp1h_h ) 
 w = 0.5 * ( perimeter_coincide ( pos , rnp1h_h ) + ( perimeter_coincide ( neg , rnp1h_h ) ) ) 
 l = ar / w 
 
 if ( bends ( rnp1h_h ) > 0 ) 
 { 
 if ( W > L ) 
 w = w - weff*bends ( rnp1h_h ) * l 
 else 
 l = l - weff*bends ( rnp1h_h ) * w 
 } 
 ];
DEVICE R ( rnp1h_3 ) rnp1hhn p1trm p1trm hnw -element XR [ 
 property l , w 
 
 weff = 0.5 
 ar = area ( rnp1hhn ) 
 w = 0.5 * ( perimeter_coincide ( pos , rnp1hhn ) + ( perimeter_coincide ( neg , rnp1hhn ) ) ) 
 l = ar / w 
 
 if ( bends ( rnp1hhn ) > 0 ) 
 { 
 if ( W > L ) 
 w = w - weff*bends ( rnp1hhn ) * l 
 else 
 l = l - weff*bends ( rnp1hhn ) * w 
 } 
 ];
DEVICE R ( rnp1h_3 ) rnp1hfn p1trm p1trm ndftrm -element XR [ 
 property l , w 
 
 weff = 0.5 
 ar = area ( rnp1hfn ) 
 w = 0.5 * ( perimeter_coincide ( pos , rnp1hfn ) + ( perimeter_coincide ( neg , rnp1hfn ) ) ) 
 l = ar / w 
 
 if ( bends ( rnp1hfn ) > 0 ) 
 { 
 if ( W > L ) 
 w = w - weff*bends ( rnp1hfn ) * l 
 else 
 l = l - weff*bends ( rnp1hfn ) * w 
 } 
 ];
DEVICE R ( pfuse ) pfuse p1trm p1trm -element XR [ 
 property l , w 
 
 weff = 0.5 
 ar = area ( pfuse ) 
 w = 0.5 * ( perimeter_coincide ( pos , pfuse ) + ( perimeter_coincide ( neg , pfuse ) ) ) 
 l = ar / w 
 
 if ( bends ( pfuse ) > 0 ) 
 { 
 if ( W > L ) 
 w = w - weff*bends ( pfuse ) * l 
 else 
 l = l - weff*bends ( pfuse ) * w 
 } 
 ];
DEVICE tag_60v tp1_60 p1_vlbl ( N1 ) -element XX;
DEVICE tag_25v tp1_25 p1_vlbl ( N1 ) -element XX;
DEVICE R ( rm1 ) rm1 m1trm m1trm -element XR [ 
 property l , w 
 
 weff = 0.5 
 ar = area ( rm1 ) 
 w = 0.5 * ( perimeter_coincide ( pos , rm1 ) + ( perimeter_coincide ( neg , rm1 ) ) ) 
 l = ar / w 
 
 if ( bends ( rm1 ) > 0 ) 
 { 
 if ( W > L ) 
 w = w - weff*bends ( rm1 ) * l 
 else 
 l = l - weff*bends ( rm1 ) * w 
 } 
 ];
DEVICE R ( rm2 ) rm2 m2trm m2trm -element XR [ 
 property l , w 
 
 weff = 0.5 
 ar = area ( rm2 ) 
 w = 0.5 * ( perimeter_coincide ( pos , rm2 ) + ( perimeter_coincide ( neg , rm2 ) ) ) 
 l = ar / w 
 
 if ( bends ( rm2 ) > 0 ) 
 { 
 if ( W > L ) 
 w = w - weff*bends ( rm2 ) * l 
 else 
 l = l - weff*bends ( rm2 ) * w 
 } 
 ];
DEVICE tag_60v tm1_60 m1_vlbl ( N1 ) -element XX;
DEVICE tag_25v tm1_25 m1_vlbl ( N1 ) -element XX;
DEVICE tag_60v tm2_60 m2_vlbl ( N1 ) -element XX;
DEVICE tag_25v tm2_25 m2_vlbl ( N1 ) -element XX;
DEVICE R ( rm3 ) rm3 m3trm m3trm -element XR [ 
 property l , w 
 
 weff = 0.5 
 ar = area ( rm3 ) 
 w = 0.5 * ( perimeter_coincide ( pos , rm3 ) + ( perimeter_coincide ( neg , rm3 ) ) ) 
 l = ar / w 
 
 if ( bends ( rm3 ) > 0 ) 
 { 
 if ( W > L ) 
 w = w - weff*bends ( rm3 ) * l 
 else 
 l = l - weff*bends ( rm3 ) * w 
 } 
 ];
DEVICE tag_60v tm3_60 m3_vlbl ( N1 ) -element XX;
DEVICE tag_25v tm3_25 m3_vlbl ( N1 ) -element XX;
DEVICE R ( rm4 ) rm4 m4trm m4trm -element XR [ 
 property l , w 
 
 weff = 0.5 
 ar = area ( rm4 ) 
 w = 0.5 * ( perimeter_coincide ( pos , rm4 ) + ( perimeter_coincide ( neg , rm4 ) ) ) 
 l = ar / w 
 
 if ( bends ( rm4 ) > 0 ) 
 { 
 if ( W > L ) 
 w = w - weff*bends ( rm4 ) * l 
 else 
 l = l - weff*bends ( rm4 ) * w 
 } 
 ];
DEVICE tag_60v tm4_60 m4_vlbl ( N1 ) -element XX;
DEVICE tag_25v tm4_25 m4_vlbl ( N1 ) -element XX;
DEVICE R ( rmtp ) rmtp mttrm mttrm -element XR [ 
 property l , w 
 
 weff = 0.5 
 ar = area ( rmtp ) 
 w = 0.5 * ( perimeter_coincide ( pos , rmtp ) + ( perimeter_coincide ( neg , rmtp ) ) ) 
 l = ar / w 
 
 if ( bends ( rmtp ) > 0 ) 
 { 
 if ( W > L ) 
 w = w - weff*bends ( rmtp ) * l 
 else 
 l = l - weff*bends ( rmtp ) * w 
 } 
 ];
DEVICE tag_60v tmt_60 mt_vlbl ( N1 ) -element XX;
DEVICE tag_25v tmt_25 mt_vlbl ( N1 ) -element XX;
DEVICE R ( rmtpl ) rmtpl mltrm mltrm -element XR [ 
 property l , w 
 
 weff = 0.5 
 ar = area ( rmtpl ) 
 w = 0.5 * ( perimeter_coincide ( pos , rmtpl ) + ( perimeter_coincide ( neg , rmtpl ) ) ) 
 l = ar / w 
 
 if ( bends ( rmtpl ) > 0 ) 
 { 
 if ( W > L ) 
 w = w - weff*bends ( rmtpl ) * l 
 else 
 l = l - weff*bends ( rmtpl ) * w 
 } 
 ];
DEVICE tag_60v tml_60 ml_vlbl ( N1 ) -element XX;
DEVICE tag_25v tml_25 ml_vlbl ( N1 ) -element XX;
DEVICE C ( csf2p ) d_csf2p m1atrm m1btrm -element XC [ 
 property "AREA" , "PERIMETER" 
 "AREA" = 4.8384e-11 
 "PERIMETER" = 3.056e-05 
 ];
DEVICE C ( csf3 ) d_csf3 m1atrm m1btrm -element XC [ 
 property "AREA" , "PERIMETER" 
 "AREA" = 4.8384e-11 
 "PERIMETER" = 3.056e-05 
 ];
DEVICE C ( csf3p ) d_csf3p m1atrm m1btrm -element XC [ 
 property "AREA" , "PERIMETER" 
 "AREA" = 4.8384e-11 
 "PERIMETER" = 3.056e-05 
 ];
DEVICE C ( csf3a ) d_csf3a m1atrm m1btrm -element XC [ 
 property "AREA" , "PERIMETER" 
 "AREA" = 6.3936e-11 
 "PERIMETER" = 3.372e-05 
 ];
DEVICE C ( csf4 ) d_csf4 m1atrm m1btrm -element XC [ 
 property "AREA" , "PERIMETER" 
 "AREA" = 4.8384e-11 
 "PERIMETER" = 3.056e-05 
 ];
DEVICE C ( csf4a ) d_csf4a m1atrm m1btrm -element XC [ 
 property "AREA" , "PERIMETER" 
 "AREA" = 6.3936e-11 
 "PERIMETER" = 3.372e-05 
 ];
DEVICE C ( csft5 ) d_csft5 m1atrm m1btrm -element XC [ 
 property "AREA" , "PERIMETER" 
 "AREA" = 4.8384e-11 
 "PERIMETER" = 3.056e-05 
 ];
DEVICE C ( csft5a ) d_csft5a m1atrm m1btrm -element XC [ 
 property "AREA" , "PERIMETER" 
 "AREA" = 6.3936e-11 
 "PERIMETER" = 3.372e-05 
 ];
DEVICE C ( csandwt3 ) d_cswt3 m1trm p1trm -element XC [ 
 property "AREA" , "PERIMETER" 
 "AREA" = AREA ( d_cswt3 ) 
 "PERIMETER" = PERIM ( d_cswt3 ) 
 ];
DEVICE C ( csandwt4 ) d_cswt4 m1trm p1trm -element XC [ 
 property "AREA" , "PERIMETER" 
 "AREA" = AREA ( d_cswt4 ) 
 "PERIMETER" = PERIM ( d_cswt4 ) 
 ];
DEVICE C ( cdmm4 ) cdmm capm2_b m2trm -element XC [ 
 property "AREA" , "PERIMETER" 
 "AREA" = AREA ( cdmm ) 
 "PERIMETER" = PERIM ( cdmm ) 
 ];
DEVICE C ( cdmmh4 ) cdmmh capmh2_b m2trm -element XC [ 
 property "AREA" , "PERIMETER" 
 "AREA" = AREA ( cdmmh ) 
 "PERIMETER" = PERIM ( cdmmh ) 
 ];
DEVICE C ( cmm5t ) cmim capm m4trm -element XC [ 
 property "AREA" , "PERIMETER" 
 "AREA" = AREA ( cmim ) 
 "PERIMETER" = PERIM ( cmim ) 
 ];
DEVICE C ( cmmh5t ) cmimh capmh m4trm -element XC [ 
 property "AREA" , "PERIMETER" 
 "AREA" = AREA ( cmimh ) 
 "PERIMETER" = PERIM ( cmimh ) 
 ];
DEVICE C ( ctmm5t ) ctmm capm3_b m2trm -element XC [ 
 property "AREA" , "PERIMETER" 
 "AREA" = AREA ( ctmm ) 
 "PERIMETER" = PERIM ( ctmm ) 
 ];
DEVICE C ( ctmmh5t ) ctmmh capmh3_b m2trm -element XC [ 
 property "AREA" , "PERIMETER" 
 "AREA" = AREA ( ctmmh ) 
 "PERIMETER" = PERIM ( ctmmh ) 
 ];
DEVICE C ( cmm3 ) cmim23f capm23f m2trm -element XC [ 
 property "AREA" , "PERIMETER" 
 "AREA" = AREA ( cmim23f ) 
 "PERIMETER" = PERIM ( cmim23f ) 
 ];
DEVICE C ( cmmh3 ) cmimh23f capmh23f m2trm -element XC [ 
 property "AREA" , "PERIMETER" 
 "AREA" = AREA ( cmimh23f ) 
 "PERIMETER" = PERIM ( cmimh23f ) 
 ];
DEVICE C ( cmm4 ) cmim34f capm34f m3trm -element XC [ 
 property "AREA" , "PERIMETER" 
 "AREA" = AREA ( cmim34f ) 
 "PERIMETER" = PERIM ( cmim34f ) 
 ];
DEVICE C ( cmmh4 ) cmimh34f capmh34f m3trm -element XC [ 
 property "AREA" , "PERIMETER" 
 "AREA" = AREA ( cmimh34f ) 
 "PERIMETER" = PERIM ( cmimh34f ) 
 ];
DEVICE C ( cpod ) cpod p1trm bndiff bulk -element XC [ 
 property "AREA" , "PERIMETER" 
 "AREA" = AREA ( cpod ) 
 "PERIMETER" = PERIM ( cpod ) 
 ];
DEVICE C ( cpodhv ) cpodhv p1trm bndiff bulk -element XC [ 
 property "AREA" , "PERIMETER" 
 "AREA" = AREA ( cpodhv ) 
 "PERIMETER" = PERIM ( cpodhv ) 
 ];
LVS_CHECK_PROPERTY MN W W -tolerance 1;
LVS_CHECK_PROPERTY MN L L -tolerance 1;
LVS_CHECK_PROPERTY MP W W -tolerance 1;
LVS_CHECK_PROPERTY MP L L -tolerance 1;
LVS_CHECK_PROPERTY NEI_6 W W -tolerance 1;
LVS_CHECK_PROPERTY NEI_6 L L -tolerance 1;
LVS_CHECK_PROPERTY NEI_M_6 W W -tolerance 1;
LVS_CHECK_PROPERTY NEI_M_6 L L -tolerance 1;
LVS_CHECK_PROPERTY NELI_6 W W -tolerance 1;
LVS_CHECK_PROPERTY NELI_6 L L -tolerance 1;
LVS_CHECK_PROPERTY NELI_M_6 W W -tolerance 1;
LVS_CHECK_PROPERTY NELI_M_6 L L -tolerance 1;
LVS_CHECK_PROPERTY NELNAI_6 W W -tolerance 1;
LVS_CHECK_PROPERTY NELNAI_6 L L -tolerance 1;
LVS_CHECK_PROPERTY NELNAI_M_6 W W -tolerance 1;
LVS_CHECK_PROPERTY NELNAI_M_6 L L -tolerance 1;
LVS_CHECK_PROPERTY NESVTI_6 W W -tolerance 1;
LVS_CHECK_PROPERTY NESVTI_6 L L -tolerance 1;
LVS_CHECK_PROPERTY NESVTI_M_6 W W -tolerance 1;
LVS_CHECK_PROPERTY NESVTI_M_6 L L -tolerance 1;
LVS_CHECK_PROPERTY NE3I_6 W W -tolerance 1;
LVS_CHECK_PROPERTY NE3I_6 L L -tolerance 1;
LVS_CHECK_PROPERTY NE3I_M_6 W W -tolerance 1;
LVS_CHECK_PROPERTY NE3I_M_6 L L -tolerance 1;
LVS_CHECK_PROPERTY ND3I_6 W W -tolerance 1;
LVS_CHECK_PROPERTY ND3I_6 L L -tolerance 1;
LVS_CHECK_PROPERTY ND3I_M_6 W W -tolerance 1;
LVS_CHECK_PROPERTY ND3I_M_6 L L -tolerance 1;
LVS_CHECK_PROPERTY NE3LNAI_6 W W -tolerance 1;
LVS_CHECK_PROPERTY NE3LNAI_6 L L -tolerance 1;
LVS_CHECK_PROPERTY NE3LNAI_M_6 W W -tolerance 1;
LVS_CHECK_PROPERTY NE3LNAI_M_6 L L -tolerance 1;
LVS_CHECK_PROPERTY PE_5 W W -tolerance 1;
LVS_CHECK_PROPERTY PE_5 L L -tolerance 1;
LVS_CHECK_PROPERTY PEL_5 W W -tolerance 1;
LVS_CHECK_PROPERTY PEL_5 L L -tolerance 1;
LVS_CHECK_PROPERTY PE3_5 W W -tolerance 1;
LVS_CHECK_PROPERTY PE3_5 L L -tolerance 1;
LVS_CHECK_PROPERTY PE3LN_5 W W -tolerance 1;
LVS_CHECK_PROPERTY PE3LN_5 L L -tolerance 1;
LVS_CHECK_PROPERTY PEI_5 W W -tolerance 1;
LVS_CHECK_PROPERTY PEI_5 L L -tolerance 1;
LVS_CHECK_PROPERTY PEI_M_5 W W -tolerance 1;
LVS_CHECK_PROPERTY PEI_M_5 L L -tolerance 1;
LVS_CHECK_PROPERTY PELI_5 W W -tolerance 1;
LVS_CHECK_PROPERTY PELI_5 L L -tolerance 1;
LVS_CHECK_PROPERTY PELI_M_5 W W -tolerance 1;
LVS_CHECK_PROPERTY PELI_M_5 L L -tolerance 1;
LVS_CHECK_PROPERTY PESVT_5 W W -tolerance 1;
LVS_CHECK_PROPERTY PESVT_5 L L -tolerance 1;
LVS_CHECK_PROPERTY PESVTI_5 W W -tolerance 1;
LVS_CHECK_PROPERTY PESVTI_5 L L -tolerance 1;
LVS_CHECK_PROPERTY PESVTI_M_5 W W -tolerance 1;
LVS_CHECK_PROPERTY PESVTI_M_5 L L -tolerance 1;
LVS_CHECK_PROPERTY PE3I_5 W W -tolerance 1;
LVS_CHECK_PROPERTY PE3I_5 L L -tolerance 1;
LVS_CHECK_PROPERTY PE3I_M_5 W W -tolerance 1;
LVS_CHECK_PROPERTY PE3I_M_5 L L -tolerance 1;
LVS_CHECK_PROPERTY PE3LNI_5 W W -tolerance 1;
LVS_CHECK_PROPERTY PE3LNI_5 L L -tolerance 1;
LVS_CHECK_PROPERTY PE3LNI_M_5 W W -tolerance 1;
LVS_CHECK_PROPERTY PE3LNI_M_5 L L -tolerance 1;
LVS_CHECK_PROPERTY PE3LNA_5 W W -tolerance 1;
LVS_CHECK_PROPERTY PE3LNA_5 L L -tolerance 1;
LVS_CHECK_PROPERTY PE3LNAI_5 W W -tolerance 1;
LVS_CHECK_PROPERTY PE3LNAI_5 L L -tolerance 1;
LVS_CHECK_PROPERTY PE3LNAI_M_5 W W -tolerance 1;
LVS_CHECK_PROPERTY PE3LNAI_M_5 L L -tolerance 1;
LVS_CHECK_PROPERTY PMC_BJT W W -tolerance 1;
LVS_CHECK_PROPERTY PMC_BJT L L -tolerance 1;
LVS_CHECK_PROPERTY PHV_BJT W W -tolerance 1;
LVS_CHECK_PROPERTY PHV_BJT L L -tolerance 1;
LVS_CHECK_PROPERTY PMA_BJT W W -tolerance 1;
LVS_CHECK_PROPERTY PMA_BJT L L -tolerance 1;
LVS_CHECK_PROPERTY PMMA_BJT W W -tolerance 1;
LVS_CHECK_PROPERTY PMMA_BJT L L -tolerance 1;
LVS_CHECK_PROPERTY PMMC_BJT W W -tolerance 1;
LVS_CHECK_PROPERTY PMMC_BJT L L -tolerance 1;
LVS_CHECK_PROPERTY PHHV_BJT W W -tolerance 1;
LVS_CHECK_PROPERTY PHHV_BJT L L -tolerance 1;
LVS_CHECK_PROPERTY MOSVC W W -tolerance 1;
LVS_CHECK_PROPERTY MOSVC L L -tolerance 1;
LVS_CHECK_PROPERTY MOSVCI W W -tolerance 1;
LVS_CHECK_PROPERTY MOSVCI L L -tolerance 1;
LVS_CHECK_PROPERTY MOSVCI_M W W -tolerance 1;
LVS_CHECK_PROPERTY MOSVCI_M L L -tolerance 1;
LVS_CHECK_PROPERTY MOSVC3 W W -tolerance 1;
LVS_CHECK_PROPERTY MOSVC3 L L -tolerance 1;
LVS_CHECK_PROPERTY MOSVC3I W W -tolerance 1;
LVS_CHECK_PROPERTY MOSVC3I L L -tolerance 1;
LVS_CHECK_PROPERTY MOSVC3I_M W W -tolerance 1;
LVS_CHECK_PROPERTY MOSVC3I_M L L -tolerance 1;
LVS_CHECK_PROPERTY LDDN W W -tolerance 1;
LVS_CHECK_PROPERTY LDDN L L -tolerance 1;
LVS_CHECK_PROPERTY LDDP W W -tolerance 1;
LVS_CHECK_PROPERTY LDDP L L -tolerance 1;
LVS_CHECK_PROPERTY Q ( qnva ) LE LE -tolerance 0;
LVS_CHECK_PROPERTY Q ( qnvb ) LE LE -tolerance 0;
LVS_CHECK_PROPERTY Q ( qnvba ) LE LE -tolerance 0;
LVS_CHECK_PROPERTY Q ( qnvc ) LE LE -tolerance 0;
LVS_CHECK_PROPERTY Q ( qnvca ) LE LE -tolerance 0;
LVS_CHECK_PROPERTY Q ( qnvz ) LE LE -tolerance 0;
LVS_CHECK_PROPERTY Q ( qpvascr ) LE LE -tolerance 0;
LVS_CHECK_PROPERTY Q ( qpvhscr ) LE LE -tolerance 0;
LVS_CHECK_PROPERTY Q ( qpvhbscr ) LE LE -tolerance 0;
LVS_CHECK_PROPERTY R ( s_res ) R R -tolerance 0;
LVS_CHECK_PROPERTY R W W -tolerance 1;
LVS_CHECK_PROPERTY R L L -tolerance 1;
LVS_CHECK_PROPERTY C AREA AREA -tolerance 1;
LVS_CHECK_PROPERTY C PERIMETER PERIMETER -tolerance 1;
LVS_CHECK_PROPERTY D A A -tolerance 5;
LVS_CHECK_PROPERTY D P P -tolerance 5;
LVS_CHECK_PROPERTY DPHOC area area -tolerance 1;
LVS_CHECK_PROPERTY DPHOC perimeter perimeter -tolerance 1;
LVS_CHECK_PROPERTY DPHOCFP area area -tolerance 1;
LVS_CHECK_PROPERTY DPHOCFP perimeter perimeter -tolerance 1;
LVS_CHECK_PROPERTY DPHOC0 area area -tolerance 1;
LVS_CHECK_PROPERTY DPHOC0 perimeter perimeter -tolerance 1;
LVS_CHECK_PROPERTY DPHOD area area -tolerance 1;
LVS_CHECK_PROPERTY DPHOD perimeter perimeter -tolerance 1;
LVS_CHECK_PROPERTY DPHODFP area area -tolerance 1;
LVS_CHECK_PROPERTY DPHODFP perimeter perimeter -tolerance 1;
LVS_CHECK_PROPERTY DPHOD0 area area -tolerance 1;
LVS_CHECK_PROPERTY DPHOD0 perimeter perimeter -tolerance 1;
LVS_CHECK_PROPERTY DAPB area area -tolerance 1;
LVS_CHECK_PROPERTY DAPB perimeter perimeter -tolerance 1;
LVS_CHECK_PROPERTY DAPB0 area area -tolerance 1;
LVS_CHECK_PROPERTY DAPB0 perimeter perimeter -tolerance 1;
LVS_CHECK_PROPERTY DSPB area area -tolerance 1;
LVS_CHECK_PROPERTY DSPB perimeter perimeter -tolerance 1;
LVS_CHECK_PROPERTY DSPB0 area area -tolerance 1;
LVS_CHECK_PROPERTY DSPB0 perimeter perimeter -tolerance 1;


########################################################################
Optimizing Rules ...
########################################################################
[WARN] Neither hcell nor -automatch option is specified.
Layer 'id_txt' and 'p1rdef' have the same mask number 50135.
Layer 'diodef' and 'iddtxt' have the same mask number 50565.
Layer 'capdef' and 'idctxt' have the same mask number 50785.
Layer 'devmark' and 'devlbl' have the same mask number 51005.
Operation 'CAT' at line 508 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'CAT' at line 511 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'CAT' at line 514 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'OR' at line 626 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'OR' at line 626 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'OR' at line 626 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'OR' at line 626 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'OR' at line 629 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'OR' at line 633 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'COPY' at line 668 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'BBOX' at line 694 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'NOT' at line 695 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'AND' at line 696 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SELECT -interact' at line 696 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SIZE' at line 696 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'AND' at line 697 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SELECT -interact' at line 697 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SIZE' at line 697 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'AND' at line 700 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SELECT -interact' at line 700 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SIZE' at line 700 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'OR' at line 1196 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SIZE' at line 1208 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SIZE' at line 1209 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SELECT -interact' at line 1210 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SIZE' at line 1211 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'OR' at line 1211 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SIZE' at line 1212 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'INTE' at line 1213 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'NOT' at line 1214 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SIZE' at line 1217 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SIZE' at line 1218 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SIZE' at line 1219 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'OR' at line 1219 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SIZE' at line 1221 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SIZE' at line 1222 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'INTE' at line 1223 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'NOT' at line 1224 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SIZE' at line 1225 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'INTE' at line 1226 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'NOT' at line 1227 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'AND' at line 1228 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'AND' at line 1229 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'AND' at line 1230 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'OR' at line 1233 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'OR' at line 1234 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'OR' at line 1235 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'OR' at line 1236 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'NOT' at line 1237 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SELECT -inside' at line 1401 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SELECT -outside' at line 1402 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'NOT' at line 1405 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'NOT' at line 1407 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'OR' at line 1450 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'OR' at line 1451 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'OR' at line 1498 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'OR' at line 1499 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'OR' at line 1750 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'NOT' at line 1750 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SIZE' at line 1851 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'OR' at line 1852 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SIZE' at line 1924 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SIZE' at line 1925 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'NOT' at line 1926 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'NOT' at line 1928 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'NOT' at line 1928 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'AND' at line 1928 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SELECT -inside' at line 1970 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SELECT -inside' at line 1970 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'AND' at line 1970 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SELECT -inside' at line 2036 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SELECT -inside' at line 2036 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'AND' at line 2036 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'OR' at line 2084 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SIZE' at line 2085 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SIZE' at line 2086 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'NOT' at line 2087 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'AND' at line 2088 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'EDGE_BOOLEAN' at line 2089 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'EDGE_EXPAND' at line 2089 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'EDGE_EXPAND' at line 2090 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'OR' at line 2091 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'EDGE_LENGTH' at line 2092 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'EDGE_EXPAND' at line 2092 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'OR' at line 2093 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'OR' at line 2094 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SIZE' at line 2095 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'NOT' at line 2096 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'INTE' at line 2267 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'NOT' at line 2268 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'RECT_CHK' at line 2269 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'INTE' at line 2270 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'NOT' at line 2271 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'NOT' at line 2271 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'EDGE_EXPAND' at line 2281 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'OR' at line 2282 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SIZE' at line 2283 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'INTE' at line 2284 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'NOT' at line 2285 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SIZE' at line 2286 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'INTE' at line 2287 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'NOT' at line 2288 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'NOT' at line 2289 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SIZE' at line 2291 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'INTE' at line 2292 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SIZE' at line 2293 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'NOT' at line 2294 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'NOT' at line 2294 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SIZE' at line 2295 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'INTE' at line 2296 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SIZE' at line 2297 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'INTE' at line 2298 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'NOT' at line 2299 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'NOT' at line 2299 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'NOT' at line 2299 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'OR' at line 2300 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SIZE' at line 2302 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SIZE' at line 2303 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'INTE' at line 2304 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SIZE' at line 2305 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'INTE' at line 2306 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'NOT' at line 2307 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'NOT' at line 2307 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'NOT' at line 2307 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'OR' at line 2308 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SIZE' at line 2310 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'INTE' at line 2311 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SIZE' at line 2312 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'INTE' at line 2313 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'NOT' at line 2314 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'NOT' at line 2314 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'NOT' at line 2314 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SIZE' at line 2315 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'INTE' at line 2316 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SIZE' at line 2317 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'INTE' at line 2318 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'NOT' at line 2319 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'NOT' at line 2319 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'NOT' at line 2319 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SIZE' at line 2320 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'INTE' at line 2321 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SIZE' at line 2322 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'INTE' at line 2323 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'NOT' at line 2324 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'NOT' at line 2324 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'NOT' at line 2324 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'OR' at line 2325 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'OR' at line 2325 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SELECT -label' at line 2350 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SELECT -outside' at line 2351 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SELECT -outside' at line 2351 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SELECT -outside' at line 2352 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SELECT -outside' at line 2353 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SELECT -enclose' at line 2354 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SELECT -label' at line 2437 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SELECT -inside' at line 2437 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SELECT -inside' at line 2438 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'VERTEX' at line 2439 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SIZE' at line 2439 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'RECT_CHK' at line 2440 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'AND' at line 2441 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'NOT' at line 2442 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'AND' at line 2443 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SIZE' at line 2444 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SELECT -touch' at line 2444 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SIZE' at line 2444 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SELECT -touch' at line 2444 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SELECT -inside' at line 2444 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SIZE' at line 2445 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SELECT -enclose' at line 2445 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SELECT -enclose' at line 2445 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SELECT -inside' at line 2445 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SIZE' at line 2446 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'EDGE_BOOLEAN' at line 2447 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'EDGE_EXPAND' at line 2447 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'EDGE_LENGTH' at line 2448 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'EDGE_EXPAND' at line 2448 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SELECT -inside' at line 2449 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SELECT -enclose' at line 2449 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SELECT -inside' at line 2449 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'EDGE_LENGTH' at line 2450 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'EDGE_EXPAND' at line 2450 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'OR' at line 2450 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SELECT -enclose' at line 2451 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SIZE' at line 2451 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SELECT -enclose' at line 2451 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SELECT -enclose' at line 2451 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SELECT -enclose' at line 2451 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'AND' at line 2452 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'RECT_CHK' at line 2452 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'AND' at line 2453 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'RECT_CHK' at line 2453 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'EDGE_LENGTH' at line 2454 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'EDGE_EXPAND' at line 2454 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SELECT -touch' at line 2454 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SELECT -enclose' at line 2455 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SELECT -inside' at line 2455 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'OR' at line 2457 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'OR' at line 2457 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SELECT -enclose' at line 2458 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SELECT -inside' at line 2458 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SELECT -enclose' at line 2459 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SELECT -inside' at line 2459 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'OR' at line 2460 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SELECT -enclose' at line 2475 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'HOLES' at line 2476 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'AND' at line 2476 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'HOLES' at line 2476 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'AND' at line 2476 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SELECT -enclose' at line 2510 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SELECT -interact' at line 2510 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SELECT -enclose' at line 2510 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'OR' at line 2510 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'OR' at line 2759 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'OR' at line 2775 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'OR' at line 2817 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'AND' at line 3204 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SIZE' at line 3205 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SIZE' at line 3206 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'NOT' at line 3207 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'AND' at line 3208 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SIZE' at line 3209 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SIZE' at line 3210 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'NOT' at line 3211 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SIZE' at line 3212 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SIZE' at line 3213 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'NOT' at line 3214 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'OR' at line 3215 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SIZE' at line 3216 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SIZE' at line 3217 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'INTE' at line 3218 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'INTE' at line 3219 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'NOT' at line 3220 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'NOT' at line 3220 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'NOT' at line 3220 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SIZE' at line 3221 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SIZE' at line 3222 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'EDGE_EXPAND' at line 3223 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'OR' at line 3224 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SIZE' at line 3225 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'NOT' at line 3226 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'NOT' at line 3226 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'NOT' at line 3226 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SIZE' at line 3227 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SIZE' at line 3228 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'INTE' at line 3229 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'INTE' at line 3230 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'NOT' at line 3231 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'NOT' at line 3231 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'NOT' at line 3231 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'OR' at line 3232 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'OR' at line 3232 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'OR' at line 3232 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'BBOX' at line 3233 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SIZE' at line 3233 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'OR' at line 3233 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'NOT' at line 3234 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'AND' at line 3235 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'OR' at line 3235 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'OR' at line 3236 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SIZE' at line 3237 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'INTE' at line 3239 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'NOT' at line 3240 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'NOT' at line 3241 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SIZE' at line 3244 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SIZE' at line 3245 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SIZE' at line 3246 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SIZE' at line 3247 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'OR' at line 3248 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SIZE' at line 3249 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SIZE' at line 3250 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'OR' at line 3251 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SIZE' at line 3252 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SIZE' at line 3253 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'OR' at line 3254 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SIZE' at line 3255 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SIZE' at line 3256 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SIZE' at line 3257 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SIZE' at line 3258 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'NOT' at line 3259 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SIZE' at line 3259 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SIZE' at line 3260 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'NOT' at line 3261 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SIZE' at line 3261 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'OR' at line 3262 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SIZE' at line 3263 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'NOT' at line 3264 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SIZE' at line 3264 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SIZE' at line 3265 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SIZE' at line 3266 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'NOT' at line 3267 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SIZE' at line 3267 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SIZE' at line 3268 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SIZE' at line 3269 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'NOT' at line 3270 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SIZE' at line 3270 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'OR' at line 3271 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'OR' at line 3272 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'OR' at line 3272 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SIZE' at line 3273 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SIZE' at line 3274 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SIZE' at line 3275 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SIZE' at line 3276 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SIZE' at line 3277 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'SIZE' at line 3278 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'OR' at line 3279 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul is not selected for executing, remove it.
Operation 'COPY' at line 941 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul ('poly_dyf') has been defined at line 940 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul ('diff_dyf'), remove it.
Operation 'COPY' at line 941 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul ('poly_dyf') has been defined at line 940 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul ('diff_dyf'), remove it.
Operation 'COPY' at line 942 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul ('met1_dyf') has been defined at line 940 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul ('diff_dyf'), remove it.
Operation 'COPY' at line 942 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul ('met1_dyf') has been defined at line 940 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul ('diff_dyf'), remove it.
Operation 'COPY' at line 943 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul ('met2_dyf') has been defined at line 940 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul ('diff_dyf'), remove it.
Operation 'COPY' at line 943 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul ('met2_dyf') has been defined at line 940 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul ('diff_dyf'), remove it.
Operation 'COPY' at line 946 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul ('met3_dyf') has been defined at line 940 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul ('diff_dyf'), remove it.
Operation 'COPY' at line 946 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul ('met3_dyf') has been defined at line 940 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul ('diff_dyf'), remove it.
Operation 'COPY' at line 950 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul ('met4_dyf') has been defined at line 940 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul ('diff_dyf'), remove it.
Operation 'COPY' at line 950 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul ('met4_dyf') has been defined at line 940 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul ('diff_dyf'), remove it.
Operation 'COPY' at line 958 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul ('mettp_dyf') has been defined at line 940 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul ('diff_dyf'), remove it.
Operation 'COPY' at line 958 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul ('mettp_dyf') has been defined at line 940 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul ('diff_dyf'), remove it.
Operation 'COPY' at line 962 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul ('mettpl_dyf') has been defined at line 940 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul ('diff_dyf'), remove it.
Operation 'COPY' at line 962 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul ('mettpl_dyf') has been defined at line 940 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul ('diff_dyf'), remove it.
Operation 'OR' at line 1868 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul ('_EPTMPL263312') has been defined at line 1868 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul ('_EPTMPL263310'), remove it.
Operation 'OR' at line 1868 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul ('_EPTMPL263312') has been defined at line 1868 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul ('_EPTMPL263310'), remove it.
Operation 'OR' at line 1875 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul ('_EPTMPL263325') has been defined at line 1875 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul ('_EPTMPL263323'), remove it.
Operation 'OR' at line 1875 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul ('_EPTMPL263325') has been defined at line 1875 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul ('_EPTMPL263323'), remove it.
Operation 'OR' at line 1882 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul ('_EPTMPL263341') has been defined at line 1882 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul ('_EPTMPL263339'), remove it.
Operation 'OR' at line 1882 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul ('_EPTMPL263341') has been defined at line 1882 in file /home/ykhuang/research/.pvsSetup/PVS/../../.xkit/setup/xh018/cadence/pvs/PVS/XH018_1143/../xh018_LVS.rul ('_EPTMPL263339'), remove it.
Completed execution early, as requested by the "-get_rules" or "-gen_tags"

   ONE LAYER BOOLEAN: Cumulative Time CPU =        0(s) REAL =        0(s)
   TWO LAYER BOOLEAN: Cumulative Time CPU =        0(s) REAL =        0(s)
 POLYGON TOPOLOGICAL: Cumulative Time CPU =        0(s) REAL =        0(s)
 POLYGON MEASUREMENT: Cumulative Time CPU =        0(s) REAL =        0(s)
                SIZE: Cumulative Time CPU =        0(s) REAL =        0(s)
    EDGE TOPOLOGICAL: Cumulative Time CPU =        0(s) REAL =        0(s)
    EDGE MEASUREMENT: Cumulative Time CPU =        0(s) REAL =        0(s)
               STAMP: Cumulative Time CPU =        0(s) REAL =        0(s)
       ONE LAYER DRC: Cumulative Time CPU =        0(s) REAL =        0(s)
       TWO LAYER DRC: Cumulative Time CPU =        0(s) REAL =        0(s)
            NET AREA: Cumulative Time CPU =        0(s) REAL =        0(s)
             DENSITY: Cumulative Time CPU =        0(s) REAL =        0(s)
       MISCELLANEOUS: Cumulative Time CPU =        0(s) REAL =        0(s)
             CONNECT: Cumulative Time CPU =        0(s) REAL =        0(s)
              DEVICE: Cumulative Time CPU =        0(s) REAL =        0(s)
                 ERC: Cumulative Time CPU =        0(s) REAL =        0(s)
       PATTERN_MATCH: Cumulative Time CPU =        0(s) REAL =        0(s)
            DFM FILL: Cumulative Time CPU =        0(s) REAL =        0(s)


Total CPU Time                    : 0(s)
Total Real Time                   : 0(s)
Peak Memory Used                  : 40(M)
Total Original Geometry           : 0(0)
Total ERC RuleChecks              : 0
Total ERC Results                 : 0 (0)


Netlist Extraction Finished Normally. Thu May 13 11:38:20 2021


