and r0, r1, r0 
mvn r2, r3 
add r3, r2, #1 
mvn r1, r3 
rsb r2, r1, r0, asr #31 
