/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.02
Build    : 0.9.30
Hash     : 9824168
Date     : Feb  1 2024
Type     : Engineering
Log Time   : Thu Feb  1 12:26:11 2024 GMT
#Unconstrained hold timing startpoint/endpoint

timing_node_id node_type node_name
-------------- --------- ---------
2 .input weA.inpad[0]
3 .input weB.inpad[0]
4 .input addrA[12].inpad[0]
5 .input addrA[13].inpad[0]
6 .input addrB[12].inpad[0]
7 .input addrB[13].inpad[0]
187 dffre $auto$memory_libmap.cc:1544:generate_mux$114[0].D[0]
189 dffre $auto$memory_libmap.cc:1544:generate_mux$114[1].D[0]
191 dffre $auto$memory_libmap.cc:2266:execute$88[0].E[0]
193 dffre $auto$memory_libmap.cc:2266:execute$88[1].E[0]
195 dffre $auto$memory_libmap.cc:2266:execute$88[2].E[0]
197 dffre $auto$memory_libmap.cc:2266:execute$88[3].E[0]
199 dffre $auto$memory_libmap.cc:2266:execute$88[4].E[0]
201 dffre $auto$memory_libmap.cc:2266:execute$88[5].E[0]
203 dffre $auto$memory_libmap.cc:2266:execute$88[6].E[0]
205 dffre $auto$memory_libmap.cc:2266:execute$88[7].E[0]
207 dffre $auto$memory_libmap.cc:2266:execute$88[8].E[0]
211 dffre $auto$memory_libmap.cc:1544:generate_mux$93[0].D[0]
213 dffre $auto$memory_libmap.cc:1544:generate_mux$93[1].D[0]
215 dffre $auto$memory_libmap.cc:2266:execute$81[0].E[0]
217 dffre $auto$memory_libmap.cc:2266:execute$81[1].E[0]
219 dffre $auto$memory_libmap.cc:2266:execute$81[2].E[0]
221 dffre $auto$memory_libmap.cc:2266:execute$81[3].E[0]
223 dffre $auto$memory_libmap.cc:2266:execute$81[4].E[0]
225 dffre $auto$memory_libmap.cc:2266:execute$81[5].E[0]
227 dffre $auto$memory_libmap.cc:2266:execute$81[6].E[0]
229 dffre $auto$memory_libmap.cc:2266:execute$81[7].E[0]
231 dffre $auto$memory_libmap.cc:2266:execute$81[8].E[0]
235 dffre $auto$memory_libmap.cc:1544:generate_mux$114[0].E[0]
236 dffre $auto$memory_libmap.cc:1544:generate_mux$114[1].E[0]
237 dffre $auto$memory_libmap.cc:2267:execute$89.D[0]
238 dffre $auto$memory_libmap.cc:1544:generate_mux$93[0].E[0]
239 dffre $auto$memory_libmap.cc:1544:generate_mux$93[1].E[0]
240 dffre $auto$memory_libmap.cc:2267:execute$82.D[0]
241 .output out:doutA[5].outpad[0]
243 .output out:doutA[4].outpad[0]
245 .output out:doutA[1].outpad[0]
247 .output out:doutA[2].outpad[0]
249 .output out:doutA[0].outpad[0]
251 .output out:doutA[3].outpad[0]
253 .output out:doutA[6].outpad[0]
255 .output out:doutA[7].outpad[0]
257 .output out:doutA[8].outpad[0]
259 .output out:doutB[0].outpad[0]
261 .output out:doutB[4].outpad[0]
263 .output out:doutB[6].outpad[0]
265 .output out:doutB[2].outpad[0]
267 .output out:doutB[1].outpad[0]
269 .output out:doutB[7].outpad[0]
271 .output out:doutB[5].outpad[0]
273 .output out:doutB[3].outpad[0]
275 .output out:doutB[8].outpad[0]

#End of unconstrained hold startpoint/endpoint report
