

================================================================
== Vitis HLS Report for 'calculateLayer4'
================================================================
* Date:           Thu Jan 16 14:20:39 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        CNN_lenet5
* Solution:       solution5 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  13.981 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2773|     2773|  55.460 us|  55.460 us|  2774|  2774|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%Layer3_Neurons_CPU_addr = getelementptr i32 %Layer3_Neurons_CPU, i64 0, i64 1225"   --->   Operation 28 'getelementptr' 'Layer3_Neurons_CPU_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_load = load i11 %Layer3_Neurons_CPU_addr"   --->   Operation 29 'load' 'Layer3_Neurons_CPU_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1250> <RAM>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 30 [1/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_load = load i11 %Layer3_Neurons_CPU_addr"   --->   Operation 30 'load' 'Layer3_Neurons_CPU_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1250> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%Layer3_Neurons_CPU_addr_1 = getelementptr i32 %Layer3_Neurons_CPU, i64 0, i64 1226"   --->   Operation 31 'getelementptr' 'Layer3_Neurons_CPU_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [2/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_load_1 = load i11 %Layer3_Neurons_CPU_addr_1"   --->   Operation 32 'load' 'Layer3_Neurons_CPU_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1250> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 33 [1/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_load_1 = load i11 %Layer3_Neurons_CPU_addr_1"   --->   Operation 33 'load' 'Layer3_Neurons_CPU_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1250> <RAM>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%Layer3_Neurons_CPU_addr_2 = getelementptr i32 %Layer3_Neurons_CPU, i64 0, i64 1227"   --->   Operation 34 'getelementptr' 'Layer3_Neurons_CPU_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [2/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_load_2 = load i11 %Layer3_Neurons_CPU_addr_2"   --->   Operation 35 'load' 'Layer3_Neurons_CPU_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1250> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 36 [1/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_load_2 = load i11 %Layer3_Neurons_CPU_addr_2"   --->   Operation 36 'load' 'Layer3_Neurons_CPU_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1250> <RAM>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%Layer3_Neurons_CPU_addr_3 = getelementptr i32 %Layer3_Neurons_CPU, i64 0, i64 1228"   --->   Operation 37 'getelementptr' 'Layer3_Neurons_CPU_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [2/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_load_3 = load i11 %Layer3_Neurons_CPU_addr_3"   --->   Operation 38 'load' 'Layer3_Neurons_CPU_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1250> <RAM>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 39 [1/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_load_3 = load i11 %Layer3_Neurons_CPU_addr_3"   --->   Operation 39 'load' 'Layer3_Neurons_CPU_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1250> <RAM>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%Layer3_Neurons_CPU_addr_4 = getelementptr i32 %Layer3_Neurons_CPU, i64 0, i64 1229"   --->   Operation 40 'getelementptr' 'Layer3_Neurons_CPU_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [2/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_load_4 = load i11 %Layer3_Neurons_CPU_addr_4"   --->   Operation 41 'load' 'Layer3_Neurons_CPU_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1250> <RAM>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 42 [1/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_load_4 = load i11 %Layer3_Neurons_CPU_addr_4"   --->   Operation 42 'load' 'Layer3_Neurons_CPU_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1250> <RAM>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%Layer3_Neurons_CPU_addr_5 = getelementptr i32 %Layer3_Neurons_CPU, i64 0, i64 1230"   --->   Operation 43 'getelementptr' 'Layer3_Neurons_CPU_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [2/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_load_5 = load i11 %Layer3_Neurons_CPU_addr_5"   --->   Operation 44 'load' 'Layer3_Neurons_CPU_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1250> <RAM>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 45 [1/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_load_5 = load i11 %Layer3_Neurons_CPU_addr_5"   --->   Operation 45 'load' 'Layer3_Neurons_CPU_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1250> <RAM>
ST_7 : Operation 46 [1/1] (0.00ns)   --->   "%Layer3_Neurons_CPU_addr_6 = getelementptr i32 %Layer3_Neurons_CPU, i64 0, i64 1231"   --->   Operation 46 'getelementptr' 'Layer3_Neurons_CPU_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 47 [2/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_load_6 = load i11 %Layer3_Neurons_CPU_addr_6"   --->   Operation 47 'load' 'Layer3_Neurons_CPU_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1250> <RAM>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 48 [1/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_load_6 = load i11 %Layer3_Neurons_CPU_addr_6"   --->   Operation 48 'load' 'Layer3_Neurons_CPU_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1250> <RAM>
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "%Layer3_Neurons_CPU_addr_7 = getelementptr i32 %Layer3_Neurons_CPU, i64 0, i64 1232"   --->   Operation 49 'getelementptr' 'Layer3_Neurons_CPU_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 50 [2/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_load_7 = load i11 %Layer3_Neurons_CPU_addr_7"   --->   Operation 50 'load' 'Layer3_Neurons_CPU_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1250> <RAM>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 51 [1/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_load_7 = load i11 %Layer3_Neurons_CPU_addr_7"   --->   Operation 51 'load' 'Layer3_Neurons_CPU_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1250> <RAM>
ST_9 : Operation 52 [1/1] (0.00ns)   --->   "%Layer3_Neurons_CPU_addr_8 = getelementptr i32 %Layer3_Neurons_CPU, i64 0, i64 1233"   --->   Operation 52 'getelementptr' 'Layer3_Neurons_CPU_addr_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 53 [2/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_load_8 = load i11 %Layer3_Neurons_CPU_addr_8"   --->   Operation 53 'load' 'Layer3_Neurons_CPU_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1250> <RAM>

State 10 <SV = 9> <Delay = 3.25>
ST_10 : Operation 54 [1/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_load_8 = load i11 %Layer3_Neurons_CPU_addr_8"   --->   Operation 54 'load' 'Layer3_Neurons_CPU_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1250> <RAM>
ST_10 : Operation 55 [1/1] (0.00ns)   --->   "%Layer3_Neurons_CPU_addr_9 = getelementptr i32 %Layer3_Neurons_CPU, i64 0, i64 1234"   --->   Operation 55 'getelementptr' 'Layer3_Neurons_CPU_addr_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 56 [2/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_load_9 = load i11 %Layer3_Neurons_CPU_addr_9"   --->   Operation 56 'load' 'Layer3_Neurons_CPU_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1250> <RAM>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 57 [1/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_load_9 = load i11 %Layer3_Neurons_CPU_addr_9"   --->   Operation 57 'load' 'Layer3_Neurons_CPU_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1250> <RAM>
ST_11 : Operation 58 [1/1] (0.00ns)   --->   "%Layer3_Neurons_CPU_addr_10 = getelementptr i32 %Layer3_Neurons_CPU, i64 0, i64 1235"   --->   Operation 58 'getelementptr' 'Layer3_Neurons_CPU_addr_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 59 [2/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_load_10 = load i11 %Layer3_Neurons_CPU_addr_10"   --->   Operation 59 'load' 'Layer3_Neurons_CPU_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1250> <RAM>

State 12 <SV = 11> <Delay = 3.25>
ST_12 : Operation 60 [1/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_load_10 = load i11 %Layer3_Neurons_CPU_addr_10"   --->   Operation 60 'load' 'Layer3_Neurons_CPU_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1250> <RAM>
ST_12 : Operation 61 [1/1] (0.00ns)   --->   "%Layer3_Neurons_CPU_addr_11 = getelementptr i32 %Layer3_Neurons_CPU, i64 0, i64 1236"   --->   Operation 61 'getelementptr' 'Layer3_Neurons_CPU_addr_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 62 [2/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_load_11 = load i11 %Layer3_Neurons_CPU_addr_11"   --->   Operation 62 'load' 'Layer3_Neurons_CPU_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1250> <RAM>

State 13 <SV = 12> <Delay = 3.25>
ST_13 : Operation 63 [1/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_load_11 = load i11 %Layer3_Neurons_CPU_addr_11"   --->   Operation 63 'load' 'Layer3_Neurons_CPU_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1250> <RAM>
ST_13 : Operation 64 [1/1] (0.00ns)   --->   "%Layer3_Neurons_CPU_addr_12 = getelementptr i32 %Layer3_Neurons_CPU, i64 0, i64 1237"   --->   Operation 64 'getelementptr' 'Layer3_Neurons_CPU_addr_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 65 [2/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_load_12 = load i11 %Layer3_Neurons_CPU_addr_12"   --->   Operation 65 'load' 'Layer3_Neurons_CPU_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1250> <RAM>

State 14 <SV = 13> <Delay = 3.25>
ST_14 : Operation 66 [1/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_load_12 = load i11 %Layer3_Neurons_CPU_addr_12"   --->   Operation 66 'load' 'Layer3_Neurons_CPU_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1250> <RAM>
ST_14 : Operation 67 [1/1] (0.00ns)   --->   "%Layer3_Neurons_CPU_addr_13 = getelementptr i32 %Layer3_Neurons_CPU, i64 0, i64 1238"   --->   Operation 67 'getelementptr' 'Layer3_Neurons_CPU_addr_13' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 68 [2/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_load_13 = load i11 %Layer3_Neurons_CPU_addr_13"   --->   Operation 68 'load' 'Layer3_Neurons_CPU_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1250> <RAM>

State 15 <SV = 14> <Delay = 3.25>
ST_15 : Operation 69 [1/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_load_13 = load i11 %Layer3_Neurons_CPU_addr_13"   --->   Operation 69 'load' 'Layer3_Neurons_CPU_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1250> <RAM>
ST_15 : Operation 70 [1/1] (0.00ns)   --->   "%Layer3_Neurons_CPU_addr_14 = getelementptr i32 %Layer3_Neurons_CPU, i64 0, i64 1239"   --->   Operation 70 'getelementptr' 'Layer3_Neurons_CPU_addr_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 71 [2/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_load_14 = load i11 %Layer3_Neurons_CPU_addr_14"   --->   Operation 71 'load' 'Layer3_Neurons_CPU_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1250> <RAM>

State 16 <SV = 15> <Delay = 3.25>
ST_16 : Operation 72 [1/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_load_14 = load i11 %Layer3_Neurons_CPU_addr_14"   --->   Operation 72 'load' 'Layer3_Neurons_CPU_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1250> <RAM>
ST_16 : Operation 73 [1/1] (0.00ns)   --->   "%Layer3_Neurons_CPU_addr_15 = getelementptr i32 %Layer3_Neurons_CPU, i64 0, i64 1240"   --->   Operation 73 'getelementptr' 'Layer3_Neurons_CPU_addr_15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 74 [2/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_load_15 = load i11 %Layer3_Neurons_CPU_addr_15"   --->   Operation 74 'load' 'Layer3_Neurons_CPU_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1250> <RAM>

State 17 <SV = 16> <Delay = 3.25>
ST_17 : Operation 75 [1/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_load_15 = load i11 %Layer3_Neurons_CPU_addr_15"   --->   Operation 75 'load' 'Layer3_Neurons_CPU_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1250> <RAM>
ST_17 : Operation 76 [1/1] (0.00ns)   --->   "%Layer3_Neurons_CPU_addr_16 = getelementptr i32 %Layer3_Neurons_CPU, i64 0, i64 1241"   --->   Operation 76 'getelementptr' 'Layer3_Neurons_CPU_addr_16' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 77 [2/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_load_16 = load i11 %Layer3_Neurons_CPU_addr_16"   --->   Operation 77 'load' 'Layer3_Neurons_CPU_load_16' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1250> <RAM>

State 18 <SV = 17> <Delay = 3.25>
ST_18 : Operation 78 [1/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_load_16 = load i11 %Layer3_Neurons_CPU_addr_16"   --->   Operation 78 'load' 'Layer3_Neurons_CPU_load_16' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1250> <RAM>
ST_18 : Operation 79 [1/1] (0.00ns)   --->   "%Layer3_Neurons_CPU_addr_17 = getelementptr i32 %Layer3_Neurons_CPU, i64 0, i64 1242"   --->   Operation 79 'getelementptr' 'Layer3_Neurons_CPU_addr_17' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 80 [2/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_load_17 = load i11 %Layer3_Neurons_CPU_addr_17"   --->   Operation 80 'load' 'Layer3_Neurons_CPU_load_17' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1250> <RAM>

State 19 <SV = 18> <Delay = 3.25>
ST_19 : Operation 81 [1/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_load_17 = load i11 %Layer3_Neurons_CPU_addr_17"   --->   Operation 81 'load' 'Layer3_Neurons_CPU_load_17' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1250> <RAM>
ST_19 : Operation 82 [1/1] (0.00ns)   --->   "%Layer3_Neurons_CPU_addr_18 = getelementptr i32 %Layer3_Neurons_CPU, i64 0, i64 1243"   --->   Operation 82 'getelementptr' 'Layer3_Neurons_CPU_addr_18' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 83 [2/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_load_18 = load i11 %Layer3_Neurons_CPU_addr_18"   --->   Operation 83 'load' 'Layer3_Neurons_CPU_load_18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1250> <RAM>

State 20 <SV = 19> <Delay = 3.25>
ST_20 : Operation 84 [1/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_load_18 = load i11 %Layer3_Neurons_CPU_addr_18"   --->   Operation 84 'load' 'Layer3_Neurons_CPU_load_18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1250> <RAM>
ST_20 : Operation 85 [1/1] (0.00ns)   --->   "%Layer3_Neurons_CPU_addr_19 = getelementptr i32 %Layer3_Neurons_CPU, i64 0, i64 1244"   --->   Operation 85 'getelementptr' 'Layer3_Neurons_CPU_addr_19' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 86 [2/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_load_19 = load i11 %Layer3_Neurons_CPU_addr_19"   --->   Operation 86 'load' 'Layer3_Neurons_CPU_load_19' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1250> <RAM>

State 21 <SV = 20> <Delay = 3.25>
ST_21 : Operation 87 [1/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_load_19 = load i11 %Layer3_Neurons_CPU_addr_19"   --->   Operation 87 'load' 'Layer3_Neurons_CPU_load_19' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1250> <RAM>
ST_21 : Operation 88 [1/1] (0.00ns)   --->   "%Layer3_Neurons_CPU_addr_20 = getelementptr i32 %Layer3_Neurons_CPU, i64 0, i64 1245"   --->   Operation 88 'getelementptr' 'Layer3_Neurons_CPU_addr_20' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 89 [2/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_load_20 = load i11 %Layer3_Neurons_CPU_addr_20"   --->   Operation 89 'load' 'Layer3_Neurons_CPU_load_20' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1250> <RAM>

State 22 <SV = 21> <Delay = 3.25>
ST_22 : Operation 90 [1/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_load_20 = load i11 %Layer3_Neurons_CPU_addr_20"   --->   Operation 90 'load' 'Layer3_Neurons_CPU_load_20' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1250> <RAM>
ST_22 : Operation 91 [1/1] (0.00ns)   --->   "%Layer3_Neurons_CPU_addr_21 = getelementptr i32 %Layer3_Neurons_CPU, i64 0, i64 1246"   --->   Operation 91 'getelementptr' 'Layer3_Neurons_CPU_addr_21' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 92 [2/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_load_21 = load i11 %Layer3_Neurons_CPU_addr_21"   --->   Operation 92 'load' 'Layer3_Neurons_CPU_load_21' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1250> <RAM>

State 23 <SV = 22> <Delay = 3.25>
ST_23 : Operation 93 [1/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_load_21 = load i11 %Layer3_Neurons_CPU_addr_21"   --->   Operation 93 'load' 'Layer3_Neurons_CPU_load_21' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1250> <RAM>
ST_23 : Operation 94 [1/1] (0.00ns)   --->   "%Layer3_Neurons_CPU_addr_22 = getelementptr i32 %Layer3_Neurons_CPU, i64 0, i64 1247"   --->   Operation 94 'getelementptr' 'Layer3_Neurons_CPU_addr_22' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 95 [2/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_load_22 = load i11 %Layer3_Neurons_CPU_addr_22"   --->   Operation 95 'load' 'Layer3_Neurons_CPU_load_22' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1250> <RAM>

State 24 <SV = 23> <Delay = 3.25>
ST_24 : Operation 96 [1/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_load_22 = load i11 %Layer3_Neurons_CPU_addr_22"   --->   Operation 96 'load' 'Layer3_Neurons_CPU_load_22' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1250> <RAM>
ST_24 : Operation 97 [1/1] (0.00ns)   --->   "%Layer3_Neurons_CPU_addr_23 = getelementptr i32 %Layer3_Neurons_CPU, i64 0, i64 1248"   --->   Operation 97 'getelementptr' 'Layer3_Neurons_CPU_addr_23' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 98 [2/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_load_23 = load i11 %Layer3_Neurons_CPU_addr_23"   --->   Operation 98 'load' 'Layer3_Neurons_CPU_load_23' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1250> <RAM>

State 25 <SV = 24> <Delay = 3.25>
ST_25 : Operation 99 [1/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_load_23 = load i11 %Layer3_Neurons_CPU_addr_23"   --->   Operation 99 'load' 'Layer3_Neurons_CPU_load_23' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1250> <RAM>
ST_25 : Operation 100 [1/1] (0.00ns)   --->   "%Layer3_Neurons_CPU_addr_24 = getelementptr i32 %Layer3_Neurons_CPU, i64 0, i64 1249"   --->   Operation 100 'getelementptr' 'Layer3_Neurons_CPU_addr_24' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 101 [2/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_load_24 = load i11 %Layer3_Neurons_CPU_addr_24"   --->   Operation 101 'load' 'Layer3_Neurons_CPU_load_24' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1250> <RAM>

State 26 <SV = 25> <Delay = 3.25>
ST_26 : Operation 102 [1/1] (0.00ns)   --->   "%empty = bitcast i32 %Layer3_Neurons_CPU_load"   --->   Operation 102 'bitcast' 'empty' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 103 [1/1] (0.00ns)   --->   "%empty_61 = bitcast i32 %Layer3_Neurons_CPU_load_1"   --->   Operation 103 'bitcast' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 104 [1/1] (0.00ns)   --->   "%empty_62 = bitcast i32 %Layer3_Neurons_CPU_load_2"   --->   Operation 104 'bitcast' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 105 [1/1] (0.00ns)   --->   "%empty_63 = bitcast i32 %Layer3_Neurons_CPU_load_3"   --->   Operation 105 'bitcast' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 106 [1/1] (0.00ns)   --->   "%empty_64 = bitcast i32 %Layer3_Neurons_CPU_load_4"   --->   Operation 106 'bitcast' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 107 [1/1] (0.00ns)   --->   "%empty_65 = bitcast i32 %Layer3_Neurons_CPU_load_5"   --->   Operation 107 'bitcast' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 108 [1/1] (0.00ns)   --->   "%empty_66 = bitcast i32 %Layer3_Neurons_CPU_load_6"   --->   Operation 108 'bitcast' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 109 [1/1] (0.00ns)   --->   "%empty_67 = bitcast i32 %Layer3_Neurons_CPU_load_7"   --->   Operation 109 'bitcast' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 110 [1/1] (0.00ns)   --->   "%empty_68 = bitcast i32 %Layer3_Neurons_CPU_load_8"   --->   Operation 110 'bitcast' 'empty_68' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 111 [1/1] (0.00ns)   --->   "%empty_69 = bitcast i32 %Layer3_Neurons_CPU_load_9"   --->   Operation 111 'bitcast' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 112 [1/1] (0.00ns)   --->   "%empty_70 = bitcast i32 %Layer3_Neurons_CPU_load_10"   --->   Operation 112 'bitcast' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 113 [1/1] (0.00ns)   --->   "%empty_71 = bitcast i32 %Layer3_Neurons_CPU_load_11"   --->   Operation 113 'bitcast' 'empty_71' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 114 [1/1] (0.00ns)   --->   "%empty_72 = bitcast i32 %Layer3_Neurons_CPU_load_12"   --->   Operation 114 'bitcast' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 115 [1/1] (0.00ns)   --->   "%empty_73 = bitcast i32 %Layer3_Neurons_CPU_load_13"   --->   Operation 115 'bitcast' 'empty_73' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 116 [1/1] (0.00ns)   --->   "%empty_74 = bitcast i32 %Layer3_Neurons_CPU_load_14"   --->   Operation 116 'bitcast' 'empty_74' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 117 [1/1] (0.00ns)   --->   "%empty_75 = bitcast i32 %Layer3_Neurons_CPU_load_15"   --->   Operation 117 'bitcast' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 118 [1/1] (0.00ns)   --->   "%empty_76 = bitcast i32 %Layer3_Neurons_CPU_load_16"   --->   Operation 118 'bitcast' 'empty_76' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 119 [1/1] (0.00ns)   --->   "%empty_77 = bitcast i32 %Layer3_Neurons_CPU_load_17"   --->   Operation 119 'bitcast' 'empty_77' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 120 [1/1] (0.00ns)   --->   "%empty_78 = bitcast i32 %Layer3_Neurons_CPU_load_18"   --->   Operation 120 'bitcast' 'empty_78' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 121 [1/1] (0.00ns)   --->   "%empty_79 = bitcast i32 %Layer3_Neurons_CPU_load_19"   --->   Operation 121 'bitcast' 'empty_79' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 122 [1/1] (0.00ns)   --->   "%empty_80 = bitcast i32 %Layer3_Neurons_CPU_load_20"   --->   Operation 122 'bitcast' 'empty_80' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 123 [1/1] (0.00ns)   --->   "%empty_81 = bitcast i32 %Layer3_Neurons_CPU_load_21"   --->   Operation 123 'bitcast' 'empty_81' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 124 [1/1] (0.00ns)   --->   "%empty_82 = bitcast i32 %Layer3_Neurons_CPU_load_22"   --->   Operation 124 'bitcast' 'empty_82' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 125 [1/1] (0.00ns)   --->   "%empty_83 = bitcast i32 %Layer3_Neurons_CPU_load_23"   --->   Operation 125 'bitcast' 'empty_83' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 126 [1/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_load_24 = load i11 %Layer3_Neurons_CPU_addr_24"   --->   Operation 126 'load' 'Layer3_Neurons_CPU_load_24' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1250> <RAM>
ST_26 : Operation 127 [1/1] (0.00ns)   --->   "%empty_84 = bitcast i32 %Layer3_Neurons_CPU_load_24"   --->   Operation 127 'bitcast' 'empty_84' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 128 [2/2] (0.00ns)   --->   "%call_ln0 = call void @calculateLayer4_Pipeline_calculateLayer4_loop, i32 %Layer3_Weights_CPU, i32 %empty, i32 %empty_61, i32 %empty_62, i32 %empty_63, i32 %empty_64, i32 %empty_65, i32 %empty_66, i32 %empty_67, i32 %empty_68, i32 %empty_69, i32 %empty_70, i32 %empty_71, i32 %empty_72, i32 %empty_73, i32 %empty_74, i32 %empty_75, i32 %empty_76, i32 %empty_77, i32 %empty_78, i32 %empty_79, i32 %empty_80, i32 %empty_81, i32 %empty_82, i32 %empty_83, i32 %empty_84, i32 %Layer4_Neurons_CPU, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array"   --->   Operation 128 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 0.00>
ST_27 : Operation 129 [1/1] (0.00ns)   --->   "%spectopmodule_ln5 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_7" [calculateLayer4.cpp:5]   --->   Operation 129 'spectopmodule' 'spectopmodule_ln5' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 130 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Layer3_Neurons_CPU, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 130 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 131 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Layer3_Neurons_CPU, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 131 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 132 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Layer3_Neurons_CPU, i64 666, i64 207, i64 1"   --->   Operation 132 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 133 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %Layer3_Neurons_CPU"   --->   Operation 133 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 134 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Layer3_Weights_CPU, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 134 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 135 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Layer3_Weights_CPU, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 135 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 136 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Layer3_Weights_CPU, i64 666, i64 207, i64 1"   --->   Operation 136 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 137 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %Layer3_Weights_CPU"   --->   Operation 137 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 138 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Layer4_Neurons_CPU, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 138 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 139 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Layer4_Neurons_CPU, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 139 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 140 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Layer4_Neurons_CPU, i64 666, i64 207, i64 1"   --->   Operation 140 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 141 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %Layer4_Neurons_CPU"   --->   Operation 141 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 142 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 142 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 143 [1/2] (0.00ns)   --->   "%call_ln0 = call void @calculateLayer4_Pipeline_calculateLayer4_loop, i32 %Layer3_Weights_CPU, i32 %empty, i32 %empty_61, i32 %empty_62, i32 %empty_63, i32 %empty_64, i32 %empty_65, i32 %empty_66, i32 %empty_67, i32 %empty_68, i32 %empty_69, i32 %empty_70, i32 %empty_71, i32 %empty_72, i32 %empty_73, i32 %empty_74, i32 %empty_75, i32 %empty_76, i32 %empty_77, i32 %empty_78, i32 %empty_79, i32 %empty_80, i32 %empty_81, i32 %empty_82, i32 %empty_83, i32 %empty_84, i32 %Layer4_Neurons_CPU, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array"   --->   Operation 143 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 144 [1/1] (0.00ns)   --->   "%ret_ln33 = ret" [calculateLayer4.cpp:33]   --->   Operation 144 'ret' 'ret_ln33' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20.000ns, clock uncertainty: 5.400ns.

 <State 1>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation 11 bit ('Layer3_Neurons_CPU_addr') [21]  (0.000 ns)
	'load' operation 32 bit ('Layer3_Neurons_CPU_load') on array 'Layer3_Neurons_CPU' [22]  (3.254 ns)

 <State 2>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('Layer3_Neurons_CPU_load') on array 'Layer3_Neurons_CPU' [22]  (3.254 ns)

 <State 3>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('Layer3_Neurons_CPU_load_1') on array 'Layer3_Neurons_CPU' [25]  (3.254 ns)

 <State 4>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('Layer3_Neurons_CPU_load_2') on array 'Layer3_Neurons_CPU' [28]  (3.254 ns)

 <State 5>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('Layer3_Neurons_CPU_load_3') on array 'Layer3_Neurons_CPU' [31]  (3.254 ns)

 <State 6>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('Layer3_Neurons_CPU_load_4') on array 'Layer3_Neurons_CPU' [34]  (3.254 ns)

 <State 7>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('Layer3_Neurons_CPU_load_5') on array 'Layer3_Neurons_CPU' [37]  (3.254 ns)

 <State 8>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('Layer3_Neurons_CPU_load_6') on array 'Layer3_Neurons_CPU' [40]  (3.254 ns)

 <State 9>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('Layer3_Neurons_CPU_load_7') on array 'Layer3_Neurons_CPU' [43]  (3.254 ns)

 <State 10>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('Layer3_Neurons_CPU_load_8') on array 'Layer3_Neurons_CPU' [46]  (3.254 ns)

 <State 11>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('Layer3_Neurons_CPU_load_9') on array 'Layer3_Neurons_CPU' [49]  (3.254 ns)

 <State 12>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('Layer3_Neurons_CPU_load_10') on array 'Layer3_Neurons_CPU' [52]  (3.254 ns)

 <State 13>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('Layer3_Neurons_CPU_load_11') on array 'Layer3_Neurons_CPU' [55]  (3.254 ns)

 <State 14>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('Layer3_Neurons_CPU_load_12') on array 'Layer3_Neurons_CPU' [58]  (3.254 ns)

 <State 15>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('Layer3_Neurons_CPU_load_13') on array 'Layer3_Neurons_CPU' [61]  (3.254 ns)

 <State 16>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('Layer3_Neurons_CPU_load_14') on array 'Layer3_Neurons_CPU' [64]  (3.254 ns)

 <State 17>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('Layer3_Neurons_CPU_load_15') on array 'Layer3_Neurons_CPU' [67]  (3.254 ns)

 <State 18>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('Layer3_Neurons_CPU_load_16') on array 'Layer3_Neurons_CPU' [70]  (3.254 ns)

 <State 19>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('Layer3_Neurons_CPU_load_17') on array 'Layer3_Neurons_CPU' [73]  (3.254 ns)

 <State 20>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('Layer3_Neurons_CPU_load_18') on array 'Layer3_Neurons_CPU' [76]  (3.254 ns)

 <State 21>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('Layer3_Neurons_CPU_load_19') on array 'Layer3_Neurons_CPU' [79]  (3.254 ns)

 <State 22>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('Layer3_Neurons_CPU_load_20') on array 'Layer3_Neurons_CPU' [82]  (3.254 ns)

 <State 23>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('Layer3_Neurons_CPU_load_21') on array 'Layer3_Neurons_CPU' [85]  (3.254 ns)

 <State 24>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('Layer3_Neurons_CPU_load_22') on array 'Layer3_Neurons_CPU' [88]  (3.254 ns)

 <State 25>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('Layer3_Neurons_CPU_load_23') on array 'Layer3_Neurons_CPU' [91]  (3.254 ns)

 <State 26>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('Layer3_Neurons_CPU_load_24') on array 'Layer3_Neurons_CPU' [94]  (3.254 ns)

 <State 27>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
