INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Eric/CodeProjects/CPE133/UniversalShiftRegister16b/UniversalShiftRegister16b.srcs/sources_1/new/DFlipFlop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFlipFlop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Eric/CodeProjects/CPE133/UniversalShiftRegister16b/UniversalShiftRegister16b.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Eric/CodeProjects/CPE133/UniversalShiftRegister16b/UniversalShiftRegister16b.srcs/sim_1/new/sim_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_top
