// Seed: 386163556
module module_0 (
    input supply0 id_0,
    input tri0 id_1,
    input supply0 id_2,
    output wor id_3,
    output uwire id_4
);
  bit id_6;
  assign id_6 = id_0 | -1 == id_0;
  always @(-1'b0, posedge -1 !=? -1 or negedge id_0) id_6 = 1;
endmodule
module module_1 (
    output wor id_0
    , id_11,
    output tri0 id_1,
    input uwire id_2,
    input supply0 id_3,
    input uwire id_4,
    output wor id_5,
    output uwire id_6,
    output tri0 id_7,
    output tri1 id_8,
    output wor id_9
);
  assign id_11 = 1;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_2,
      id_9,
      id_7
  );
  assign modCall_1.id_3 = 0;
endmodule
