// Seed: 2736812934
module module_0 (
    input tri0 id_0,
    input tri  id_1
);
  always @(posedge id_1 or posedge id_1) begin : LABEL_0
    id_3 = 1;
  end
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input wire id_0,
    output tri0 id_1,
    output supply0 id_2,
    output tri id_3,
    output wire id_4,
    input tri id_5,
    input tri0 id_6,
    input tri id_7,
    input wire id_8,
    output wor id_9
);
  wor id_11 = 1;
  module_0 modCall_1 (
      id_0,
      id_7
  );
  wire id_12;
endmodule
