

================================================================
== Vivado HLS Report for 'subconv_3x3_4_no_rel'
================================================================
* Date:           Sun Dec 16 05:17:29 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       add_adding_engine
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.28|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  117697|  117697|  117697|  117697|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                         |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |  117696|  117696|      1226|          -|          -|    96|    no    |
        | + Loop 1.1              |    1224|    1224|       306|          -|          -|     4|    no    |
        |  ++ Loop 1.1.1          |     304|     304|        76|          -|          -|     4|    no    |
        |   +++ Loop 1.1.1.1      |      72|      72|        24|          -|          -|     3|    no    |
        |    ++++ Loop 1.1.1.1.1  |      21|      21|         7|          -|          -|     3|    no    |
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      0|     716|    498|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|     150|     45|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    128|
|Register         |        -|      -|     232|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|    1098|    671|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       1|      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------+----------------------+---------+-------+-----+----+
    |           Instance          |        Module        | BRAM_18K| DSP48E|  FF | LUT|
    +-----------------------------+----------------------+---------+-------+-----+----+
    |ShuffleNetV2_mux_jbC_x_U333  |ShuffleNetV2_mux_jbC  |        0|      0|  150|  45|
    +-----------------------------+----------------------+---------+-------+-----+----+
    |Total                        |                      |        0|      0|  150|  45|
    +-----------------------------+----------------------+---------+-------+-----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+----+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+----+----+------------+------------+
    |p_Val2_2_fu_672_p2              |     *    |      0|   0|  62|           8|           8|
    |co_3_fu_330_p2                  |     +    |      0|  26|  12|           7|           1|
    |h_3_fu_496_p2                   |     +    |      0|  14|   9|           3|           1|
    |m_3_fu_508_p2                   |     +    |      0|  11|   8|           2|           1|
    |n_3_fu_589_p2                   |     +    |      0|  11|   8|           2|           1|
    |p_Val2_19_fu_902_p2             |     +    |      0|  32|  14|           9|           9|
    |p_Val2_22_fu_698_p2             |     +    |      0|  53|  21|          16|          16|
    |p_Val2_24_fu_732_p2             |     +    |      0|  29|  13|           8|           8|
    |result_V_fu_916_p2              |     +    |      0|  29|  13|           8|           8|
    |tmp2_fu_523_p2                  |     +    |      0|  11|   8|           2|           2|
    |tmp3_fu_609_p2                  |     +    |      0|  11|   8|           2|           2|
    |tmp_48_fu_533_p2                |     +    |      0|  14|   9|           3|           3|
    |tmp_51_fu_619_p2                |     +    |      0|  14|   9|           3|           3|
    |tmp_83_fu_459_p2                |     +    |      0|  41|  17|          12|          12|
    |tmp_86_fu_981_p2                |     +    |      0|  44|  18|          13|          13|
    |tmp_87_fu_518_p2                |     +    |      0|  38|  16|          11|          11|
    |tmp_90_fu_552_p2                |     +    |      0|  32|  14|           9|           9|
    |tmp_93_fu_599_p2                |     +    |      0|  38|  16|          11|          11|
    |tmp_94_fu_629_p2                |     +    |      0|  35|  15|          10|          10|
    |w_3_fu_991_p2                   |     +    |      0|  14|   9|           3|           1|
    |tmp_75_fu_357_p2                |     -    |      0|  35|  15|          10|          10|
    |tmp_78_fu_391_p2                |     -    |      0|  38|  16|          11|          11|
    |tmp_82_fu_439_p2                |     -    |      0|  29|  13|           8|           8|
    |tmp_85_fu_484_p2                |     -    |      0|  44|  18|          13|          13|
    |tmp_89_fu_544_p2                |     -    |      0|  38|  16|          11|          11|
    |tmp_92_fu_577_p2                |     -    |      0|  35|  15|          10|          10|
    |brmerge40_demorgan_i_fu_837_p2  |    and   |      0|   0|   2|           1|           1|
    |carry_fu_752_p2                 |    and   |      0|   0|   2|           1|           1|
    |overflow_fu_831_p2              |    and   |      0|   0|   2|           1|           1|
    |p_38_i_i_fu_810_p2              |    and   |      0|   0|   2|           1|           1|
    |p_41_i_i_fu_798_p2              |    and   |      0|   0|   2|           1|           1|
    |underflow_4_fu_935_p2           |    and   |      0|   0|   2|           1|           1|
    |underflow_fu_854_p2             |    and   |      0|   0|   2|           1|           1|
    |Range1_all_ones_fu_775_p2       |   icmp   |      0|   0|   1|           2|           2|
    |Range1_all_zeros_fu_780_p2      |   icmp   |      0|   0|   1|           2|           1|
    |exitcond1_fu_449_p2             |   icmp   |      0|   0|   1|           3|           3|
    |exitcond2_fu_490_p2             |   icmp   |      0|   0|   1|           3|           3|
    |exitcond3_fu_502_p2             |   icmp   |      0|   0|   1|           2|           2|
    |exitcond9_fu_324_p2             |   icmp   |      0|   0|   4|           7|           7|
    |exitcond_fu_583_p2              |   icmp   |      0|   0|   1|           2|           2|
    |brmerge9_fu_949_p2              |    or    |      0|   0|   2|           1|           1|
    |brmerge_i_i3_fu_821_p2          |    or    |      0|   0|   2|           1|           1|
    |brmerge_i_i_i_fu_859_p2         |    or    |      0|   0|   2|           1|           1|
    |tmp4_demorgan_fu_842_p2         |    or    |      0|   0|   2|           1|           1|
    |tmp5_fu_865_p2                  |    or    |      0|   0|   2|           1|           1|
    |underflow_not_fu_869_p2         |    or    |      0|   0|   2|           1|           1|
    |deleted_ones_fu_803_p3          |  select  |      0|   0|   2|           1|           1|
    |deleted_zeros_fu_785_p3         |  select  |      0|   0|   2|           1|           1|
    |output_V_d0                     |  select  |      0|   0|   8|           1|           8|
    |p_Val2_24_mux_fu_874_p3         |  select  |      0|   0|   8|           1|           7|
    |p_Val2_s_40_fu_880_p3           |  select  |      0|   0|   9|           1|           9|
    |p_result_V_fu_961_p3            |  select  |      0|   0|   9|           1|           9|
    |result_V_mux_fu_954_p3          |  select  |      0|   0|   8|           1|           7|
    |sum_V_fu_886_p3                 |  select  |      0|   0|   8|           1|           8|
    |brmerge_i_i_fu_940_p2           |    xor   |      0|   0|   2|           1|           1|
    |isneg_not_fu_944_p2             |    xor   |      0|   0|   2|           1|           2|
    |p_not_i_i_fu_815_p2             |    xor   |      0|   0|   2|           1|           2|
    |tmp4_fu_848_p2                  |    xor   |      0|   0|   2|           1|           2|
    |tmp_45_fu_930_p2                |    xor   |      0|   0|   2|           1|           2|
    |tmp_55_fu_746_p2                |    xor   |      0|   0|   2|           1|           2|
    |tmp_57_fu_792_p2                |    xor   |      0|   0|   2|           1|           2|
    |tmp_58_fu_826_p2                |    xor   |      0|   0|   2|           1|           2|
    +--------------------------------+----------+-------+----+----+------------+------------+
    |Total                           |          |      0| 716| 498|         255|         291|
    +--------------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  65|         16|    1|         16|
    |co_reg_243         |   9|          2|    7|         14|
    |h_reg_254          |   9|          2|    3|          6|
    |m_reg_290          |   9|          2|    2|          4|
    |n_reg_313          |   9|          2|    2|          4|
    |p_Val2_21_reg_301  |   9|          2|    8|         16|
    |p_Val2_s_reg_278   |   9|          2|    8|         16|
    |w_reg_266          |   9|          2|    3|          6|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 128|         30|   34|         82|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                      |  15|   0|   15|          0|
    |bias_V_addr_reg_1025           |   7|   0|    7|          0|
    |brmerge40_demorgan_i_reg_1200  |   1|   0|    1|          0|
    |brmerge_i_i_i_reg_1210         |   1|   0|    1|          0|
    |carry_reg_1177                 |   1|   0|    1|          0|
    |co_3_reg_1000                  |   7|   0|    7|          0|
    |co_reg_243                     |   7|   0|    7|          0|
    |h_reg_254                      |   3|   0|    3|          0|
    |isneg_reg_1220                 |   1|   0|    1|          0|
    |m_3_reg_1049                   |   2|   0|    2|          0|
    |m_reg_290                      |   2|   0|    2|          0|
    |n_3_reg_1078                   |   2|   0|    2|          0|
    |n_reg_313                      |   2|   0|    2|          0|
    |newsignbit_4_reg_1233          |   1|   0|    1|          0|
    |newsignbit_reg_1171            |   1|   0|    1|          0|
    |p_38_i_i_reg_1190              |   1|   0|    1|          0|
    |p_Val2_21_reg_301              |   8|   0|    8|          0|
    |p_Val2_22_reg_1153             |  16|   0|   16|          0|
    |p_Val2_24_reg_1165             |   8|   0|    8|          0|
    |p_Val2_2_reg_1143              |  16|   0|   16|          0|
    |p_Val2_s_reg_278               |   8|   0|    8|          0|
    |result_V_reg_1227              |   8|   0|    8|          0|
    |signbit_reg_1158               |   1|   0|    1|          0|
    |tmp_42_reg_1138                |   8|   0|    8|          0|
    |tmp_48_reg_1060                |   3|   0|    3|          0|
    |tmp_56_reg_1184                |   2|   0|    2|          0|
    |tmp_58_reg_1195                |   1|   0|    1|          0|
    |tmp_80_reg_1015                |   3|   0|    3|          0|
    |tmp_85_reg_1033                |  12|   0|   13|          1|
    |tmp_86_cast_reg_1005           |  11|   0|   11|          0|
    |tmp_87_reg_1054                |  11|   0|   11|          0|
    |tmp_89_cast_reg_1010           |  11|   0|   12|          1|
    |tmp_89_reg_1065                |  11|   0|   11|          0|
    |tmp_92_cast_reg_1020           |   8|   0|    9|          1|
    |tmp_92_reg_1070                |   9|   0|   10|          1|
    |tmp_94_reg_1088                |  10|   0|   10|          0|
    |tmp_96_reg_1148                |   1|   0|    1|          0|
    |underflow_reg_1205             |   1|   0|    1|          0|
    |w_reg_266                      |   3|   0|    3|          0|
    |weight_V_load_reg_1133         |   8|   0|    8|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 232|   0|  236|          4|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+---------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                           |  in |    1| ap_ctrl_hs |  subconv_3x3_4_no_rel  | return value |
|ap_rst                           |  in |    1| ap_ctrl_hs |  subconv_3x3_4_no_rel  | return value |
|ap_start                         |  in |    1| ap_ctrl_hs |  subconv_3x3_4_no_rel  | return value |
|ap_done                          | out |    1| ap_ctrl_hs |  subconv_3x3_4_no_rel  | return value |
|ap_idle                          | out |    1| ap_ctrl_hs |  subconv_3x3_4_no_rel  | return value |
|ap_ready                         | out |    1| ap_ctrl_hs |  subconv_3x3_4_no_rel  | return value |
|weight_V_address0                | out |   10|  ap_memory |        weight_V        |     array    |
|weight_V_ce0                     | out |    1|  ap_memory |        weight_V        |     array    |
|weight_V_q0                      |  in |    8|  ap_memory |        weight_V        |     array    |
|bias_V_address0                  | out |    7|  ap_memory |         bias_V         |     array    |
|bias_V_ce0                       | out |    1|  ap_memory |         bias_V         |     array    |
|bias_V_q0                        |  in |    8|  ap_memory |         bias_V         |     array    |
|output_V_address0                | out |   12|  ap_memory |        output_V        |     array    |
|output_V_ce0                     | out |    1|  ap_memory |        output_V        |     array    |
|output_V_we0                     | out |    1|  ap_memory |        output_V        |     array    |
|output_V_d0                      | out |    8|  ap_memory |        output_V        |     array    |
|buffer1_1_96_4x4_p_V_8_address0  | out |    9|  ap_memory | buffer1_1_96_4x4_p_V_8 |     array    |
|buffer1_1_96_4x4_p_V_8_ce0       | out |    1|  ap_memory | buffer1_1_96_4x4_p_V_8 |     array    |
|buffer1_1_96_4x4_p_V_8_q0        |  in |    8|  ap_memory | buffer1_1_96_4x4_p_V_8 |     array    |
|buffer1_1_96_4x4_p_V_1_address0  | out |    9|  ap_memory | buffer1_1_96_4x4_p_V_1 |     array    |
|buffer1_1_96_4x4_p_V_1_ce0       | out |    1|  ap_memory | buffer1_1_96_4x4_p_V_1 |     array    |
|buffer1_1_96_4x4_p_V_1_q0        |  in |    8|  ap_memory | buffer1_1_96_4x4_p_V_1 |     array    |
|buffer1_1_96_4x4_p_V_2_address0  | out |    9|  ap_memory | buffer1_1_96_4x4_p_V_2 |     array    |
|buffer1_1_96_4x4_p_V_2_ce0       | out |    1|  ap_memory | buffer1_1_96_4x4_p_V_2 |     array    |
|buffer1_1_96_4x4_p_V_2_q0        |  in |    8|  ap_memory | buffer1_1_96_4x4_p_V_2 |     array    |
|buffer1_1_96_4x4_p_V_3_address0  | out |    9|  ap_memory | buffer1_1_96_4x4_p_V_3 |     array    |
|buffer1_1_96_4x4_p_V_3_ce0       | out |    1|  ap_memory | buffer1_1_96_4x4_p_V_3 |     array    |
|buffer1_1_96_4x4_p_V_3_q0        |  in |    8|  ap_memory | buffer1_1_96_4x4_p_V_3 |     array    |
|buffer1_1_96_4x4_p_V_4_address0  | out |    9|  ap_memory | buffer1_1_96_4x4_p_V_4 |     array    |
|buffer1_1_96_4x4_p_V_4_ce0       | out |    1|  ap_memory | buffer1_1_96_4x4_p_V_4 |     array    |
|buffer1_1_96_4x4_p_V_4_q0        |  in |    8|  ap_memory | buffer1_1_96_4x4_p_V_4 |     array    |
|buffer1_1_96_4x4_p_V_5_address0  | out |    9|  ap_memory | buffer1_1_96_4x4_p_V_5 |     array    |
|buffer1_1_96_4x4_p_V_5_ce0       | out |    1|  ap_memory | buffer1_1_96_4x4_p_V_5 |     array    |
|buffer1_1_96_4x4_p_V_5_q0        |  in |    8|  ap_memory | buffer1_1_96_4x4_p_V_5 |     array    |
|buffer1_1_96_4x4_p_V_6_address0  | out |    9|  ap_memory | buffer1_1_96_4x4_p_V_6 |     array    |
|buffer1_1_96_4x4_p_V_6_ce0       | out |    1|  ap_memory | buffer1_1_96_4x4_p_V_6 |     array    |
|buffer1_1_96_4x4_p_V_6_q0        |  in |    8|  ap_memory | buffer1_1_96_4x4_p_V_6 |     array    |
|buffer1_1_96_4x4_p_V_7_address0  | out |    9|  ap_memory | buffer1_1_96_4x4_p_V_7 |     array    |
|buffer1_1_96_4x4_p_V_7_ce0       | out |    1|  ap_memory | buffer1_1_96_4x4_p_V_7 |     array    |
|buffer1_1_96_4x4_p_V_7_q0        |  in |    8|  ap_memory | buffer1_1_96_4x4_p_V_7 |     array    |
+---------------------------------+-----+-----+------------+------------------------+--------------+

