Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date             : Sat Jun 12 18:26:46 2021
| Host             : koutarou-ws running 64-bit Ubuntu 16.04.7 LTS
| Command          : report_power -file xxv_ethernet_0_exdes_power_routed.rpt -pb xxv_ethernet_0_exdes_power_summary_routed.pb -rpx xxv_ethernet_0_exdes_power_routed.rpx
| Design           : xxv_ethernet_0_exdes
| Device           : xczu19eg-ffvc1760-2-i
| Design State     : routed
| Grade            : industrial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 4.878        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 3.555        |
| Device Static (W)        | 1.322        |
| Effective TJA (C/W)      | 0.7          |
| Max Ambient (C)          | 96.4         |
| Junction Temperature (C) | 28.6         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.091 |       12 |       --- |             --- |
| CLB Logic                |     0.066 |    46517 |       --- |             --- |
|   LUT as Logic           |     0.051 |    16963 |    522720 |            3.25 |
|   LUT as Distributed RAM |     0.009 |     1114 |    161280 |            0.69 |
|   Register               |     0.003 |    22639 |   1045440 |            2.17 |
|   LUT as Shift Register  |     0.002 |      425 |    161280 |            0.26 |
|   CARRY8                 |    <0.001 |       95 |     65340 |            0.15 |
|   BUFG                   |    <0.001 |        7 |        88 |            7.95 |
|   Others                 |     0.000 |      614 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |      606 |    522720 |            0.12 |
| Signals                  |     0.072 |    40113 |       --- |             --- |
| Block RAM                |     0.106 |    132.5 |       984 |           13.47 |
| URAM                     |     0.039 |       10 |       128 |            7.81 |
| MMCM                     |     0.100 |        0 |       --- |             --- |
| I/O                      |     0.007 |        8 |       512 |            1.56 |
| GTY                      |     0.390 |        1 |        16 |            6.25 |
| PS8                      |     2.684 |        1 |       --- |             --- |
| Static Power             |     1.322 |          |           |                 |
|   PS Static              |     0.101 |          |           |                 |
|   PL Static              |     1.221 |          |           |                 |
| Total                    |     4.878 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------------+-------------+-----------+-------------+------------+
| Vccint          |       0.850 |     0.812 |       0.477 |      0.334 |
| Vccint_io       |       0.850 |     0.098 |       0.001 |      0.097 |
| Vccbram         |       0.850 |     0.012 |       0.008 |      0.005 |
| Vccaux          |       1.800 |     0.391 |       0.056 |      0.336 |
| Vccaux_io       |       1.800 |     0.076 |       0.003 |      0.073 |
| Vcco33          |       3.300 |     0.007 |       0.000 |      0.007 |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18          |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |
| VCC_PSINTFP     |       0.850 |     1.067 |       1.033 |      0.035 |
| VCC_PSINTLP     |       0.850 |     0.275 |       0.268 |      0.007 |
| VPS_MGTRAVCC    |       0.850 |     0.139 |       0.138 |      0.001 |
| VCC_PSINTFP_DDR |       0.850 |     0.657 |       0.653 |      0.004 |
| VCC_PSPLL       |       1.200 |     0.073 |       0.071 |      0.002 |
| VPS_MGTRAVTT    |       1.800 |     0.034 |       0.033 |      0.001 |
| VCCO_PSDDR_504  |       1.200 |     0.601 |       0.567 |      0.034 |
| VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |
| VCC_PSDDR_PLL   |       1.800 |     0.014 |       0.013 |      0.001 |
| VCCO_PSIO0_500  |       3.300 |     0.004 |       0.003 |      0.001 |
| VCCO_PSIO1_501  |       3.300 |     0.012 |       0.012 |      0.001 |
| VCCO_PSIO2_502  |       3.300 |     0.004 |       0.003 |      0.001 |
| VCCO_PSIO3_503  |       3.300 |     0.001 |       0.000 |      0.001 |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 |
| MGTAVcc         |       0.900 |     0.000 |       0.000 |      0.000 |
| MGTAVtt         |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux       |       1.800 |     0.000 |       0.000 |      0.000 |
| MGTYAVcc        |       0.900 |     0.124 |       0.075 |      0.049 |
| MGTYAVtt        |       1.200 |     0.232 |       0.209 |      0.024 |
| MGTYVccaux      |       1.800 |     0.022 |       0.019 |      0.003 |
+-----------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 0.7                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 0.9                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                         | Domain                                                                                                                                                                                                                              | Constraint (ns) |
+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| clk_out1_design_1_clk_wiz_0_0 | design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0                                                                                                                                                            |            10.0 |
| clk_out2_design_1_clk_wiz_0_0 | design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0                                                                                                                                                            |             6.4 |
| clk_pl_0                      | design_1_wrapper/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                          |            10.0 |
| clk_pl_0                      | design_1_wrapper/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]                                                                                                                                                             |            10.0 |
| gt_refclk_p                   | gt_refclk_p                                                                                                                                                                                                                         |             6.4 |
| qpll0outclk_out[0]            | DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[1].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/qpll0outclk_out[0]    |             0.2 |
| qpll0outrefclk_out[0]         | DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[1].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/qpll0outrefclk_out[0] |             6.4 |
| rxoutclk_out[0]               | DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/rxoutclk_out[0]              |             6.4 |
| txoutclk_out[0]               | DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0]              |             6.4 |
| txoutclkpcs_out[0]            | DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0]           |             6.2 |
+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------------------+-----------+
| Name                                                         | Power (W) |
+--------------------------------------------------------------+-----------+
| xxv_ethernet_0_exdes                                         |     3.555 |
|   DUT                                                        |     0.430 |
|     inst                                                     |     0.430 |
|       i_xxv_ethernet_0_gt                                    |     0.391 |
|       i_xxv_ethernet_0_rx_64bit_retiming_sync_serdes_data0_0 |     0.001 |
|       i_xxv_ethernet_0_top_0                                 |     0.029 |
|       i_xxv_ethernet_0_tx_64bit_retiming_sync_serdes_data0_0 |     0.002 |
|   design_1_wrapper                                           |     2.830 |
|     design_1_i                                               |     2.830 |
|       clk_wiz_0                                              |     0.101 |
|       smartconnect_0                                         |     0.043 |
|       zynq_ultra_ps_e_0                                      |     2.685 |
|   fpga_core_inst                                             |     0.294 |
|     eth_axis_rx_inst                                         |     0.002 |
|     eth_axis_tx_inst                                         |     0.001 |
|     eth_mac_10g_fifo_inst                                    |     0.072 |
|       eth_mac_10g_inst                                       |     0.060 |
|       rx_fifo                                                |     0.006 |
|       tx_fifo                                                |     0.005 |
|     fifo_rx_mqtt                                             |     0.053 |
|       adapter_inst                                           |     0.013 |
|       fifo_inst                                              |     0.039 |
|     fifo_tx_mqtt                                             |     0.020 |
|       adapter_inst                                           |     0.007 |
|       fifo_inst                                              |     0.013 |
|     mqtt_top_inst                                            |     0.105 |
|       le_inst                                                |     0.051 |
|       msg_fifo_inst                                          |     0.039 |
|       parser_inst                                            |     0.011 |
|       pkt_gen_inst                                           |     0.004 |
|     udp_complete_inst                                        |     0.041 |
|       ip_arb_mux_inst                                        |     0.002 |
|       ip_complete_64_inst                                    |     0.024 |
|       udp_64_inst                                            |     0.015 |
+--------------------------------------------------------------+-----------+


