
MA2000_Firmware_v_0_27b.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .reset        00000190  00000000  00000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ramvect      00000040  40000000  40000000  00018000  2**0
                  ALLOC
  2 .text         0000356c  00000190  00000190  00008190  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .data         0000001c  40000040  000036fc  00010040  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          000010ec  4000005c  00003718  0001005c  2**2
                  ALLOC
  5 .stack        00000400  40001148  00003718  00011148  2**0
                  ALLOC
  6 .comment      00000011  00000000  00000000  0001005c  2**0
                  CONTENTS, READONLY
  7 .debug_aranges 000002a0  00000000  00000000  00010070  2**3
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_pubnames 000003b1  00000000  00000000  00010310  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   0000162c  00000000  00000000  000106c1  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00000772  00000000  00000000  00011ced  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   000018d4  00000000  00000000  0001245f  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_frame  000005a0  00000000  00000000  00013d34  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    000005dc  00000000  00000000  000142d4  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00000833  00000000  00000000  000148b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_macinfo 00037622  00000000  00000000  000150e3  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .ARM.attributes 0000002e  00000000  00000000  0004c705  2**0
                  CONTENTS, READONLY
 17 .debug_pubtypes 00000127  00000000  00000000  0004c733  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .reset:

00000000 <_start>:
_start:

    /* Vector table
    * NOTE: used only very briefly until RAM is remapped to address zero
    */
    LDR     pc, ResetAddr    /* Reset                 */
   0:	e59ff018 	ldr	pc, [pc, #24]	; 20 <ResetAddr>
    LDR     pc, UndefAddr    /* Undefined instruction */
   4:	e59ff018 	ldr	pc, [pc, #24]	; 24 <UndefAddr>
    LDR     pc, SWIAddr      /* Software interrupt    */
   8:	e59ff018 	ldr	pc, [pc, #24]	; 28 <SWIAddr>
    LDR     pc, PAbortAddr   /* Prefetch abort        */
   c:	e59ff018 	ldr	pc, [pc, #24]	; 2c <PAbortAddr>
    LDR     pc, DAbortAddr   /* Data abort            */
  10:	e59ff018 	ldr	pc, [pc, #24]	; 30 <DAbortAddr>
    LDR     pc, ReservedAddr /* Reserved              */
  14:	e59ff018 	ldr	pc, [pc, #24]	; 34 <ReservedAddr>
    LDR     pc, [pc,#-0xFF0] /* IRQ - read the VIC and jumps to the vectored IRQ handler */
  18:	e51ffff0 	ldr	pc, [pc, #-4080]	; fffff030 <STACK_FILL+0x55554586>
    LDR     pc, FIQAddr      /* FIQ interrupt         */
  1c:	e59ff018 	ldr	pc, [pc, #24]	; 3c <FIQAddr>

00000020 <ResetAddr>:
  20:	00000040 	.word	0x00000040

00000024 <UndefAddr>:
  24:	00000128 	.word	0x00000128

00000028 <SWIAddr>:
  28:	0000012c 	.word	0x0000012c

0000002c <PAbortAddr>:
  2c:	00000130 	.word	0x00000130

00000030 <DAbortAddr>:
  30:	0000031c 	.word	0x0000031c

00000034 <ReservedAddr>:
  34:	00000000 	.word	0x00000000

00000038 <IRQAddr>:
  38:	00000138 	.word	0x00000138

0000003c <FIQAddr>:
  3c:	0000013c 	.word	0x0000013c

00000040 <_reset>:
_reset:

    /*
     * Wait for the oscillator is stable
     */   
    nop
  40:	e1a00000 	nop			; (mov r0, r0)
    nop
  44:	e1a00000 	nop			; (mov r0, r0)
    nop
  48:	e1a00000 	nop			; (mov r0, r0)
    nop
  4c:	e1a00000 	nop			; (mov r0, r0)
    nop
  50:	e1a00000 	nop			; (mov r0, r0)
    nop
  54:	e1a00000 	nop			; (mov r0, r0)
    nop
  58:	e1a00000 	nop			; (mov r0, r0)
    nop
  5c:	e1a00000 	nop			; (mov r0, r0)
    * independent code). The low_level_init() function must continue to
    * execute in ARM state. Also, the function low_level_init() cannot rely
    * on uninitialized data being cleared and cannot use any initialized
    * data, because the .bss and .data sections have not been initialized yet.
    */
    LDR     r0,=_reset           /* pass the reset address as the 1st argument */
  60:	e59f00d8 	ldr	r0, [pc, #216]	; 140 <FIQHandler+0x4>
    LDR     r1,=_cstartup        /* pass the return address as the 2nd argument */
  64:	e59f10d8 	ldr	r1, [pc, #216]	; 144 <FIQHandler+0x8>
    MOV     lr,r1                /* set the return address after the remap */
  68:	e1a0e001 	mov	lr, r1
    LDR     sp,=__stack_end__    /* set the temporary stack pointer */
  6c:	e59fd0d4 	ldr	sp, [pc, #212]	; 148 <FIQHandler+0xc>
    B       low_level_init       /* relative branch enables remap */
  70:	ea000046 	b	190 <low_level_init>

00000074 <_cstartup>:
    * address.
    */

_cstartup:
    /* Relocate .fastcode section (copy from ROM to RAM) */
    LDR     r0,=__fastcode_load
  74:	e59f00d0 	ldr	r0, [pc, #208]	; 14c <FIQHandler+0x10>
    LDR     r1,=__fastcode_start
  78:	e59f10d0 	ldr	r1, [pc, #208]	; 150 <FIQHandler+0x14>
    LDR     r2,=__fastcode_end
  7c:	e59f20d0 	ldr	r2, [pc, #208]	; 154 <FIQHandler+0x18>
1:
    CMP     r1,r2
  80:	e1510002 	cmp	r1, r2
    LDMLTIA r0!,{r3}
  84:	b8b00008 	ldmlt	r0!, {r3}
    STMLTIA r1!,{r3}
  88:	b8a10008 	stmialt	r1!, {r3}
    BLT     1b
  8c:	bafffffb 	blt	80 <_cstartup+0xc>


    /* Relocate the .data section (copy from ROM to RAM) */
    LDR     r0,=__data_load
  90:	e59f00c0 	ldr	r0, [pc, #192]	; 158 <FIQHandler+0x1c>
    LDR     r1,=__data_start
  94:	e59f10c0 	ldr	r1, [pc, #192]	; 15c <FIQHandler+0x20>
    LDR     r2,=_edata
  98:	e59f20c0 	ldr	r2, [pc, #192]	; 160 <FIQHandler+0x24>
1:
    CMP     r1,r2
  9c:	e1510002 	cmp	r1, r2
    LDMLTIA r0!,{r3}
  a0:	b8b00008 	ldmlt	r0!, {r3}
    STMLTIA r1!,{r3}
  a4:	b8a10008 	stmialt	r1!, {r3}
    BLT     1b
  a8:	bafffffb 	blt	9c <_cstartup+0x28>


    /* Clear the .bss section (zero init) */
    LDR     r1,=__bss_start__
  ac:	e59f10b0 	ldr	r1, [pc, #176]	; 164 <FIQHandler+0x28>
    LDR     r2,=__bss_end__
  b0:	e59f20b0 	ldr	r2, [pc, #176]	; 168 <FIQHandler+0x2c>
    MOV     r3,#0
  b4:	e3a03000 	mov	r3, #0
1:
    CMP     r1,r2
  b8:	e1510002 	cmp	r1, r2
    STMLTIA r1!,{r3}
  bc:	b8a10008 	stmialt	r1!, {r3}
    BLT     1b
  c0:	bafffffc 	blt	b8 <_cstartup+0x44>


    /* Fill the .stack section */
    LDR     r1,=__stack_start__
  c4:	e59f10a0 	ldr	r1, [pc, #160]	; 16c <FIQHandler+0x30>
    LDR     r2,=__stack_end__
  c8:	e59f2078 	ldr	r2, [pc, #120]	; 148 <FIQHandler+0xc>
    LDR     r3,=STACK_FILL
  cc:	e59f309c 	ldr	r3, [pc, #156]	; 170 <FIQHandler+0x34>
1:
    CMP     r2,r2
  d0:	e1520002 	cmp	r2, r2
    STMLTIA r1!,{r3}
  d4:	b8a10008 	stmialt	r1!, {r3}
    BLT     1b
  d8:	bafffffc 	blt	d0 <_cstartup+0x5c>

    /* Initialize stack pointers for all ARM modes */
    MSR     CPSR_c,#(IRQ_MODE | I_BIT | F_BIT)
  dc:	e321f052 	msr	CPSR_c, #82	; 0x52
    LDR     sp,=__irq_stack_top__                /* set the IRQ stack pointer */
  e0:	e59fd08c 	ldr	sp, [pc, #140]	; 174 <FIQHandler+0x38>

    MSR     CPSR_c,#(FIQ_MODE | I_BIT | F_BIT)
  e4:	e321f051 	msr	CPSR_c, #81	; 0x51
    LDR     sp,=__fiq_stack_top__                /* set the FIQ stack pointer */
  e8:	e59fd088 	ldr	sp, [pc, #136]	; 178 <FIQHandler+0x3c>

    MSR     CPSR_c,#(SVC_MODE | I_BIT | F_BIT)
  ec:	e321f053 	msr	CPSR_c, #83	; 0x53
    LDR     sp,=__svc_stack_top__                /* set the SVC stack pointer */
  f0:	e59fd084 	ldr	sp, [pc, #132]	; 17c <FIQHandler+0x40>

    MSR     CPSR_c,#(ABT_MODE | I_BIT | F_BIT)
  f4:	e321f057 	msr	CPSR_c, #87	; 0x57
    LDR     sp,=__abt_stack_top__                /* set the ABT stack pointer */
  f8:	e59fd080 	ldr	sp, [pc, #128]	; 180 <FIQHandler+0x44>

    MSR     CPSR_c,#(UND_MODE | I_BIT | F_BIT)
  fc:	e321f05b 	msr	CPSR_c, #91	; 0x5b
    LDR     sp,=__und_stack_top__                /* set the UND stack pointer */
 100:	e59fd07c 	ldr	sp, [pc, #124]	; 184 <FIQHandler+0x48>

    MSR     CPSR_c,#(SYS_MODE | I_BIT | F_BIT)
 104:	e321f05f 	msr	CPSR_c, #95	; 0x5f
    LDR     sp,=__c_stack_top__                  /* set the C stack pointer */
 108:	e59fd078 	ldr	sp, [pc, #120]	; 188 <FIQHandler+0x4c>
    BX      r12             /* the target code can be ARM or THUMB */
#endif    


    /* Enter the C/C++ code */
    LDR     r12,=main
 10c:	e59fc078 	ldr	ip, [pc, #120]	; 18c <FIQHandler+0x50>
    MOV     lr,pc           /* set the return address */
 110:	e1a0e00f 	mov	lr, pc
    BX      r12             /* the target code can be ARM or THUMB */
 114:	e12fff1c 	bx	ip

00000118 <ExitFunction>:
    
ExitFunction:
    NOP
 118:	e1a00000 	nop			; (mov r0, r0)
    NOP
 11c:	e1a00000 	nop			; (mov r0, r0)
    NOP
 120:	e1a00000 	nop			; (mov r0, r0)
    b       ExitFunction   
 124:	eafffffb 	b	118 <ExitFunction>

00000128 <UndefHandler>:
/****************************************************************************/
/*                         Default interrupt handler                        */
/****************************************************************************/

UndefHandler:
   b UndefHandler
 128:	eafffffe 	b	128 <UndefHandler>

0000012c <SWIHandler>:
   
SWIHandler:
   b SWIHandler
 12c:	eafffffe 	b	12c <SWIHandler>

00000130 <PAbortHandler>:

PAbortHandler:
   b PAbortHandler
 130:	eafffffe 	b	130 <PAbortHandler>

DAbortHandler:
   b DAbortHandler
 134:	ea000078 	b	31c <DAbortHandler>

00000138 <IRQHandler>:
   
IRQHandler:
   b IRQHandler
 138:	eafffffe 	b	138 <IRQHandler>

0000013c <FIQHandler>:
   
FIQHandler:
   b FIQHandler
 13c:	eafffffe 	b	13c <FIQHandler>
 140:	00000040 	.word	0x00000040
 144:	00000074 	.word	0x00000074
 148:	40001548 	.word	0x40001548
 14c:	00000190 	.word	0x00000190
 150:	40000040 	.word	0x40000040
 154:	40000040 	.word	0x40000040
 158:	000036fc 	.word	0x000036fc
 15c:	40000040 	.word	0x40000040
 160:	4000005c 	.word	0x4000005c
 164:	4000005c 	.word	0x4000005c
 168:	40001148 	.word	0x40001148
 16c:	40001148 	.word	0x40001148
 170:	aaaaaaaa 	.word	0xaaaaaaaa
 174:	40001348 	.word	0x40001348
 178:	40001348 	.word	0x40001348
 17c:	40001348 	.word	0x40001348
 180:	40001348 	.word	0x40001348
 184:	40001348 	.word	0x40001348
 188:	40001548 	.word	0x40001548
 18c:	00000e90 	.word	0x00000e90

Disassembly of section .text:

00000190 <low_level_init>:
/*  application a chance to perform early initializations of the hardware. */
/*  This function cannot rely on initialization of any static variables,   */
/*  because these have not yet been initialized in RAM.                    */
/***************************************************************************/
void low_level_init (void *reset_addr, void *return_addr) 
{
     190:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
     194:	e28db000 	add	fp, sp, #0
     198:	e24dd00c 	sub	sp, sp, #12
     19c:	e50b0008 	str	r0, [fp, #-8]
     1a0:	e50b100c 	str	r1, [fp, #-12]
   /*  In this case __ram_start is set to the RAM start address       */
   /*  of the LPC, which is 0x40000000.                           */
   /*                                                                 */
   /*  Only than, we can map the exception vectors from RAM to Flash. */
   /*******************************************************************/
   if ((uint32_t)&__ram_start == 0x40000000)
     1a4:	e59f3154 	ldr	r3, [pc, #340]	; 300 <C_STACK_SIZE+0x100>
     1a8:	e3530101 	cmp	r3, #1073741824	; 0x40000000
     1ac:	1a000050 	bne	2f4 <C_STACK_SIZE+0xf4>
       * in order to guarantee that the ARM core is provided with valid vectors
       * during the remap operation.
       */
       
      /* Setup the primary vector table in RAM */
      *(uint32_t volatile *)(&__ram_start + 0x00) = LDR_PC_PC;
     1b0:	e59f2148 	ldr	r2, [pc, #328]	; 300 <C_STACK_SIZE+0x100>
     1b4:	e3e03efe 	mvn	r3, #4064	; 0xfe0
     1b8:	e2433271 	sub	r3, r3, #268435463	; 0x10000007
     1bc:	e24336a6 	sub	r3, r3, #174063616	; 0xa600000
     1c0:	e5823000 	str	r3, [r2]
      *(uint32_t volatile *)(&__ram_start + 0x04) = LDR_PC_PC;
     1c4:	e59f3134 	ldr	r3, [pc, #308]	; 300 <C_STACK_SIZE+0x100>
     1c8:	e2832004 	add	r2, r3, #4
     1cc:	e3e03efe 	mvn	r3, #4064	; 0xfe0
     1d0:	e2433271 	sub	r3, r3, #268435463	; 0x10000007
     1d4:	e24336a6 	sub	r3, r3, #174063616	; 0xa600000
     1d8:	e5823000 	str	r3, [r2]
      *(uint32_t volatile *)(&__ram_start + 0x08) = LDR_PC_PC;
     1dc:	e59f311c 	ldr	r3, [pc, #284]	; 300 <C_STACK_SIZE+0x100>
     1e0:	e2832008 	add	r2, r3, #8
     1e4:	e3e03efe 	mvn	r3, #4064	; 0xfe0
     1e8:	e2433271 	sub	r3, r3, #268435463	; 0x10000007
     1ec:	e24336a6 	sub	r3, r3, #174063616	; 0xa600000
     1f0:	e5823000 	str	r3, [r2]
      *(uint32_t volatile *)(&__ram_start + 0x0C) = LDR_PC_PC;
     1f4:	e59f3104 	ldr	r3, [pc, #260]	; 300 <C_STACK_SIZE+0x100>
     1f8:	e283200c 	add	r2, r3, #12
     1fc:	e3e03efe 	mvn	r3, #4064	; 0xfe0
     200:	e2433271 	sub	r3, r3, #268435463	; 0x10000007
     204:	e24336a6 	sub	r3, r3, #174063616	; 0xa600000
     208:	e5823000 	str	r3, [r2]
      *(uint32_t volatile *)(&__ram_start + 0x10) = LDR_PC_PC;
     20c:	e59f30ec 	ldr	r3, [pc, #236]	; 300 <C_STACK_SIZE+0x100>
     210:	e2832010 	add	r2, r3, #16
     214:	e3e03efe 	mvn	r3, #4064	; 0xfe0
     218:	e2433271 	sub	r3, r3, #268435463	; 0x10000007
     21c:	e24336a6 	sub	r3, r3, #174063616	; 0xa600000
     220:	e5823000 	str	r3, [r2]
      *(uint32_t volatile *)(&__ram_start + 0x14) = MAGIC;
     224:	e59f30d4 	ldr	r3, [pc, #212]	; 300 <C_STACK_SIZE+0x100>
     228:	e2832014 	add	r2, r3, #20
     22c:	e3e03585 	mvn	r3, #557842432	; 0x21400000
     230:	e2433949 	sub	r3, r3, #1196032	; 0x124000
     234:	e2433e11 	sub	r3, r3, #272	; 0x110
     238:	e5823000 	str	r3, [r2]
      *(uint32_t volatile *)(&__ram_start + 0x18) = LDR_PC_PC;
     23c:	e59f30bc 	ldr	r3, [pc, #188]	; 300 <C_STACK_SIZE+0x100>
     240:	e2832018 	add	r2, r3, #24
     244:	e3e03efe 	mvn	r3, #4064	; 0xfe0
     248:	e2433271 	sub	r3, r3, #268435463	; 0x10000007
     24c:	e24336a6 	sub	r3, r3, #174063616	; 0xa600000
     250:	e5823000 	str	r3, [r2]
      *(uint32_t volatile *)(&__ram_start + 0x1C) = LDR_PC_PC;
     254:	e59f30a4 	ldr	r3, [pc, #164]	; 300 <C_STACK_SIZE+0x100>
     258:	e283201c 	add	r2, r3, #28
     25c:	e3e03efe 	mvn	r3, #4064	; 0xfe0
     260:	e2433271 	sub	r3, r3, #268435463	; 0x10000007
     264:	e24336a6 	sub	r3, r3, #174063616	; 0xa600000
     268:	e5823000 	str	r3, [r2]

      /* setup the secondary vector table in RAM */
      *(uint32_t volatile *)(&__ram_start + 0x20) = (uint32_t)reset_addr;
     26c:	e59f308c 	ldr	r3, [pc, #140]	; 300 <C_STACK_SIZE+0x100>
     270:	e2833020 	add	r3, r3, #32
     274:	e51b2008 	ldr	r2, [fp, #-8]
     278:	e5832000 	str	r2, [r3]
      *(uint32_t volatile *)(&__ram_start + 0x24) = (uint32_t)UndefHandler;
     27c:	e59f307c 	ldr	r3, [pc, #124]	; 300 <C_STACK_SIZE+0x100>
     280:	e2833024 	add	r3, r3, #36	; 0x24
     284:	e59f2078 	ldr	r2, [pc, #120]	; 304 <C_STACK_SIZE+0x104>
     288:	e5832000 	str	r2, [r3]
      *(uint32_t volatile *)(&__ram_start + 0x28) = (uint32_t)SWIHandler;
     28c:	e59f306c 	ldr	r3, [pc, #108]	; 300 <C_STACK_SIZE+0x100>
     290:	e2833028 	add	r3, r3, #40	; 0x28
     294:	e59f206c 	ldr	r2, [pc, #108]	; 308 <C_STACK_SIZE+0x108>
     298:	e5832000 	str	r2, [r3]
      *(uint32_t volatile *)(&__ram_start + 0x2C) = (uint32_t)PAbortHandler;
     29c:	e59f305c 	ldr	r3, [pc, #92]	; 300 <C_STACK_SIZE+0x100>
     2a0:	e283302c 	add	r3, r3, #44	; 0x2c
     2a4:	e59f2060 	ldr	r2, [pc, #96]	; 30c <C_STACK_SIZE+0x10c>
     2a8:	e5832000 	str	r2, [r3]
      *(uint32_t volatile *)(&__ram_start + 0x30) = (uint32_t)DAbortHandler;
     2ac:	e59f304c 	ldr	r3, [pc, #76]	; 300 <C_STACK_SIZE+0x100>
     2b0:	e2833030 	add	r3, r3, #48	; 0x30
     2b4:	e59f2054 	ldr	r2, [pc, #84]	; 310 <C_STACK_SIZE+0x110>
     2b8:	e5832000 	str	r2, [r3]
      *(uint32_t volatile *)(&__ram_start + 0x34) = 0;
     2bc:	e59f303c 	ldr	r3, [pc, #60]	; 300 <C_STACK_SIZE+0x100>
     2c0:	e2833034 	add	r3, r3, #52	; 0x34
     2c4:	e3a02000 	mov	r2, #0
     2c8:	e5832000 	str	r2, [r3]
      *(uint32_t volatile *)(&__ram_start + 0x38) = (uint32_t)IRQHandler;
     2cc:	e59f302c 	ldr	r3, [pc, #44]	; 300 <C_STACK_SIZE+0x100>
     2d0:	e2833038 	add	r3, r3, #56	; 0x38
     2d4:	e59f2038 	ldr	r2, [pc, #56]	; 314 <C_STACK_SIZE+0x114>
     2d8:	e5832000 	str	r2, [r3]
      *(uint32_t volatile *)(&__ram_start + 0x3C) = (uint32_t)FIQHandler;
     2dc:	e59f301c 	ldr	r3, [pc, #28]	; 300 <C_STACK_SIZE+0x100>
     2e0:	e283303c 	add	r3, r3, #60	; 0x3c
     2e4:	e59f202c 	ldr	r2, [pc, #44]	; 318 <C_STACK_SIZE+0x118>
     2e8:	e5832000 	str	r2, [r3]

      /* 
       * Check if the Memory Controller has been remapped already 
       */
      if (MAGIC != (*(uint32_t volatile *)0x14)) 
     2ec:	e3a03014 	mov	r3, #20
     2f0:	e5933000 	ldr	r3, [r3]
         /* perform Memory Controller remapping */
         // Add command here
      }
   }      
   
} /* low_level_init */
     2f4:	e28bd000 	add	sp, fp, #0
     2f8:	e8bd0800 	pop	{fp}
     2fc:	e12fff1e 	bx	lr
     300:	40000000 	.word	0x40000000
     304:	00000128 	.word	0x00000128
     308:	0000012c 	.word	0x0000012c
     30c:	00000130 	.word	0x00000130
     310:	0000031c 	.word	0x0000031c
     314:	00000138 	.word	0x00000138
     318:	0000013c 	.word	0x0000013c

0000031c <DAbortHandler>:


void DAbortHandler (void)
{
     31c:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
     320:	e28db000 	add	fp, sp, #0
	while(!(U0LSR & 0x40)){}
     324:	e1a00000 	nop			; (mov r0, r0)
     328:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
     32c:	e2833903 	add	r3, r3, #49152	; 0xc000
     330:	e2833014 	add	r3, r3, #20
     334:	e5933000 	ldr	r3, [r3]
     338:	e2033040 	and	r3, r3, #64	; 0x40
     33c:	e3530000 	cmp	r3, #0
     340:	0afffff8 	beq	328 <DAbortHandler+0xc>
	U0THR = 'D';
     344:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
     348:	e2833903 	add	r3, r3, #49152	; 0xc000
     34c:	e3a02044 	mov	r2, #68	; 0x44
     350:	e5832000 	str	r2, [r3]
	while(!(U0LSR & 0x40)){}
     354:	e1a00000 	nop			; (mov r0, r0)
     358:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
     35c:	e2833903 	add	r3, r3, #49152	; 0xc000
     360:	e2833014 	add	r3, r3, #20
     364:	e5933000 	ldr	r3, [r3]
     368:	e2033040 	and	r3, r3, #64	; 0x40
     36c:	e3530000 	cmp	r3, #0
     370:	0afffff8 	beq	358 <DAbortHandler+0x3c>
	U0THR = 'A';
     374:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
     378:	e2833903 	add	r3, r3, #49152	; 0xc000
     37c:	e3a02041 	mov	r2, #65	; 0x41
     380:	e5832000 	str	r2, [r3]
	while(!(U0LSR & 0x40)){}
     384:	e1a00000 	nop			; (mov r0, r0)
     388:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
     38c:	e2833903 	add	r3, r3, #49152	; 0xc000
     390:	e2833014 	add	r3, r3, #20
     394:	e5933000 	ldr	r3, [r3]
     398:	e2033040 	and	r3, r3, #64	; 0x40
     39c:	e3530000 	cmp	r3, #0
     3a0:	0afffff8 	beq	388 <DAbortHandler+0x6c>
	U0THR = 'B';
     3a4:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
     3a8:	e2833903 	add	r3, r3, #49152	; 0xc000
     3ac:	e3a02042 	mov	r2, #66	; 0x42
     3b0:	e5832000 	str	r2, [r3]

	while(1);
     3b4:	eafffffe 	b	3b4 <DAbortHandler+0x98>

000003b8 <feed>:
/*------------------------------------------------------------------------------------*/
/*                                     Initialization                                 */
/*------------------------------------------------------------------------------------*/

static void feed(void)
{
     3b8:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
     3bc:	e28db000 	add	fp, sp, #0
  PLLFEED = 0xAA;
     3c0:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
     3c4:	e283397f 	add	r3, r3, #2080768	; 0x1fc000
     3c8:	e283308c 	add	r3, r3, #140	; 0x8c
     3cc:	e3a020aa 	mov	r2, #170	; 0xaa
     3d0:	e5832000 	str	r2, [r3]
  PLLFEED = 0x55;
     3d4:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
     3d8:	e283397f 	add	r3, r3, #2080768	; 0x1fc000
     3dc:	e283308c 	add	r3, r3, #140	; 0x8c
     3e0:	e3a02055 	mov	r2, #85	; 0x55
     3e4:	e5832000 	str	r2, [r3]
}
     3e8:	e28bd000 	add	sp, fp, #0
     3ec:	e8bd0800 	pop	{fp}
     3f0:	e12fff1e 	bx	lr

000003f4 <Limit_value_signed>:

int Limit_value_signed ( int Variable, int Min_Value, int Max_Value)
{
     3f4:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
     3f8:	e28db000 	add	fp, sp, #0
     3fc:	e24dd014 	sub	sp, sp, #20
     400:	e50b0008 	str	r0, [fp, #-8]
     404:	e50b100c 	str	r1, [fp, #-12]
     408:	e50b2010 	str	r2, [fp, #-16]
	if (Variable < Min_Value)
     40c:	e51b2008 	ldr	r2, [fp, #-8]
     410:	e51b300c 	ldr	r3, [fp, #-12]
     414:	e1520003 	cmp	r2, r3
     418:	aa000001 	bge	424 <Limit_value_signed+0x30>
	{Variable = Min_Value;}
     41c:	e51b300c 	ldr	r3, [fp, #-12]
     420:	e50b3008 	str	r3, [fp, #-8]
	if (Variable > Max_Value)
     424:	e51b2008 	ldr	r2, [fp, #-8]
     428:	e51b3010 	ldr	r3, [fp, #-16]
     42c:	e1520003 	cmp	r2, r3
     430:	da000001 	ble	43c <Limit_value_signed+0x48>
	{Variable = Max_Value;}
     434:	e51b3010 	ldr	r3, [fp, #-16]
     438:	e50b3008 	str	r3, [fp, #-8]
	return Variable;
     43c:	e51b3008 	ldr	r3, [fp, #-8]
}
     440:	e1a00003 	mov	r0, r3
     444:	e28bd000 	add	sp, fp, #0
     448:	e8bd0800 	pop	{fp}
     44c:	e12fff1e 	bx	lr

00000450 <Adjust_PWM_to_unsigned>:

int Adjust_PWM_to_unsigned(int Variable)
{
     450:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
     454:	e28db000 	add	fp, sp, #0
     458:	e24dd00c 	sub	sp, sp, #12
     45c:	e50b0008 	str	r0, [fp, #-8]
	if (Variable<0)
     460:	e51b3008 	ldr	r3, [fp, #-8]
     464:	e3530000 	cmp	r3, #0
     468:	aa000002 	bge	478 <Adjust_PWM_to_unsigned+0x28>
	{Variable = -Variable;}
     46c:	e51b3008 	ldr	r3, [fp, #-8]
     470:	e2633000 	rsb	r3, r3, #0
     474:	e50b3008 	str	r3, [fp, #-8]
	return  Variable;
     478:	e51b3008 	ldr	r3, [fp, #-8]
}
     47c:	e1a00003 	mov	r0, r3
     480:	e28bd000 	add	sp, fp, #0
     484:	e8bd0800 	pop	{fp}
     488:	e12fff1e 	bx	lr

0000048c <Initialize>:

void Initialize(void)
{
     48c:	e92d4800 	push	{fp, lr}
     490:	e28db004 	add	fp, sp, #4

	PLLCFG = 0x24; //Configura o multiplicador PLL para 4 e o divisor para 2
     494:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
     498:	e283397f 	add	r3, r3, #2080768	; 0x1fc000
     49c:	e2833084 	add	r3, r3, #132	; 0x84
     4a0:	e3a02024 	mov	r2, #36	; 0x24
     4a4:	e5832000 	str	r2, [r3]
             	   //Assim com o cristal de 12MHz temos um CCLK = 48MHz e um FCCO = 192MHz
    feed();
     4a8:	ebffffc2 	bl	3b8 <feed>

    PLLCON = 0x01; //Habilita o bloco PLL
     4ac:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
     4b0:	e283397f 	add	r3, r3, #2080768	; 0x1fc000
     4b4:	e2833080 	add	r3, r3, #128	; 0x80
     4b8:	e3a02001 	mov	r2, #1
     4bc:	e5832000 	str	r2, [r3]
    feed();      //Para que as alterações anteriores tenham efeito
     4c0:	ebffffbc 	bl	3b8 <feed>

    while(!(PLLSTAT & PLOCK)) ; //Garante que a alteração anterior teve efeito uma vez que quando
     4c4:	e1a00000 	nop			; (mov r0, r0)
     4c8:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
     4cc:	e283397f 	add	r3, r3, #2080768	; 0x1fc000
     4d0:	e2833088 	add	r3, r3, #136	; 0x88
     4d4:	e5933000 	ldr	r3, [r3]
     4d8:	e2033b01 	and	r3, r3, #1024	; 0x400
     4dc:	e3530000 	cmp	r3, #0
     4e0:	0afffff8 	beq	4c8 <Initialize+0x3c>
                    //o bit PLOCK do reg. PLLSTAT vale zero ouve um bloqueio no PLL que
                    //ocorre logo após a modificação dos registradores

    PLLCON = 0x03; //Depois de habilitado resta conectá-lo a fonte de clock para que comece o trabalho
     4e4:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
     4e8:	e283397f 	add	r3, r3, #2080768	; 0x1fc000
     4ec:	e2833080 	add	r3, r3, #128	; 0x80
     4f0:	e3a02003 	mov	r2, #3
     4f4:	e5832000 	str	r2, [r3]
    feed();        //Necessário para que as alterações anteriores tenham efeito
     4f8:	ebffffae 	bl	3b8 <feed>

    MAMCR = 0x02;  //Habilita todas as funções do Módulo acelerador de memória
     4fc:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
     500:	e283397f 	add	r3, r3, #2080768	; 0x1fc000
     504:	e3a02002 	mov	r2, #2
     508:	e5832000 	str	r2, [r3]
    MAMTIM = 0x04;  //O ciclo de busca do MAM tem duração de 4 ciclos
     50c:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
     510:	e283397f 	add	r3, r3, #2080768	; 0x1fc000
     514:	e3a02004 	mov	r2, #4
     518:	e5832000 	str	r2, [r3]
    VPBDIV = 0x01;  //Clock dos periféricos igual ao clock do Sistema
     51c:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
     520:	e283397f 	add	r3, r3, #2080768	; 0x1fc000
     524:	e2833c01 	add	r3, r3, #256	; 0x100
     528:	e3a02001 	mov	r2, #1
     52c:	e5832000 	str	r2, [r3]

    ADC_Init(ADC_CLK);
     530:	e3a0093d 	mov	r0, #999424	; 0xf4000
     534:	e2800d09 	add	r0, r0, #576	; 0x240
     538:	eb000263 	bl	ecc <ADC_Init>
    UART_Init(0,9600);
     53c:	e3a00000 	mov	r0, #0
     540:	e3a01d96 	mov	r1, #9600	; 0x2580
     544:	eb0006d7 	bl	20a8 <UART_Init>
    PWM_Init();
     548:	eb0005a5 	bl	1be4 <PWM_Init>
    GPIO_Init();
     54c:	eb000383 	bl	1360 <GPIO_Init>
    //	Timer_Init();
    //	Timer_RegisterCallback(PWM_InterruptControl);
    //	Timer_Enable();
}
     550:	e24bd004 	sub	sp, fp, #4
     554:	e8bd4800 	pop	{fp, lr}
     558:	e12fff1e 	bx	lr

0000055c <delay>:
/*------------------------------------------------------------------------------------*/
/*                               FUNCTIONS  IMPLEMENTATION                            */
/*------------------------------------------------------------------------------------*/

void delay(uint32_t x)
{
     55c:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
     560:	e28db000 	add	fp, sp, #0
     564:	e24dd014 	sub	sp, sp, #20
     568:	e50b0010 	str	r0, [fp, #-16]
  for(int i = 0; i < x; i++)
     56c:	e3a03000 	mov	r3, #0
     570:	e50b3008 	str	r3, [fp, #-8]
     574:	ea000009 	b	5a0 <delay+0x44>
  {
    asm volatile ("NOP");
     578:	e1a00000 	nop			; (mov r0, r0)
    asm volatile ("NOP");
     57c:	e1a00000 	nop			; (mov r0, r0)
    asm volatile ("NOP");
     580:	e1a00000 	nop			; (mov r0, r0)
    asm volatile ("NOP");
     584:	e1a00000 	nop			; (mov r0, r0)
    asm volatile ("NOP");
     588:	e1a00000 	nop			; (mov r0, r0)
    asm volatile ("NOP");
     58c:	e1a00000 	nop			; (mov r0, r0)
    asm volatile ("NOP");
     590:	e1a00000 	nop			; (mov r0, r0)
/*                               FUNCTIONS  IMPLEMENTATION                            */
/*------------------------------------------------------------------------------------*/

void delay(uint32_t x)
{
  for(int i = 0; i < x; i++)
     594:	e51b3008 	ldr	r3, [fp, #-8]
     598:	e2833001 	add	r3, r3, #1
     59c:	e50b3008 	str	r3, [fp, #-8]
     5a0:	e51b2008 	ldr	r2, [fp, #-8]
     5a4:	e51b3010 	ldr	r3, [fp, #-16]
     5a8:	e1520003 	cmp	r2, r3
     5ac:	3afffff1 	bcc	578 <delay+0x1c>
    asm volatile ("NOP");
    asm volatile ("NOP");
    asm volatile ("NOP");
    asm volatile ("NOP");
  }
}
     5b0:	e28bd000 	add	sp, fp, #0
     5b4:	e8bd0800 	pop	{fp}
     5b8:	e12fff1e 	bx	lr

000005bc <ReceivingData>:

void ReceivingData(void)
{
     5bc:	e92d4800 	push	{fp, lr}
     5c0:	e28db004 	add	fp, sp, #4
	size = UART_GetNumberAvailableElements();
     5c4:	eb0007ed 	bl	2580 <UART_GetNumberAvailableElements>
     5c8:	e1a02000 	mov	r2, r0
     5cc:	e59f30f0 	ldr	r3, [pc, #240]	; 6c4 <ReceivingData+0x108>
     5d0:	e5832000 	str	r2, [r3]
	if(size>=36)
     5d4:	e59f30e8 	ldr	r3, [pc, #232]	; 6c4 <ReceivingData+0x108>
     5d8:	e5933000 	ldr	r3, [r3]
     5dc:	e3530023 	cmp	r3, #35	; 0x23
     5e0:	da000034 	ble	6b8 <ReceivingData+0xfc>
	{
		UART_ReceiveBuffer(0,buffer,36);
     5e4:	e3a00000 	mov	r0, #0
     5e8:	e59f10d8 	ldr	r1, [pc, #216]	; 6c8 <ReceivingData+0x10c>
     5ec:	e3a02024 	mov	r2, #36	; 0x24
     5f0:	eb000774 	bl	23c8 <UART_ReceiveBuffer>
	  	memcpy(data,buffer,sizeof(int)*9);
     5f4:	e59f00d0 	ldr	r0, [pc, #208]	; 6cc <ReceivingData+0x110>
     5f8:	e59f10c8 	ldr	r1, [pc, #200]	; 6c8 <ReceivingData+0x10c>
     5fc:	e3a02024 	mov	r2, #36	; 0x24
     600:	eb000bf1 	bl	35cc <memcpy>
	  	sp[0] = data[0];	  	sp[1] = data[1];	  	sp[2] = data[2];
     604:	e59f30c0 	ldr	r3, [pc, #192]	; 6cc <ReceivingData+0x110>
     608:	e5933000 	ldr	r3, [r3]
     60c:	e1a02003 	mov	r2, r3
     610:	e59f30b8 	ldr	r3, [pc, #184]	; 6d0 <ReceivingData+0x114>
     614:	e5832000 	str	r2, [r3]
     618:	e59f30ac 	ldr	r3, [pc, #172]	; 6cc <ReceivingData+0x110>
     61c:	e5933004 	ldr	r3, [r3, #4]
     620:	e1a02003 	mov	r2, r3
     624:	e59f30a4 	ldr	r3, [pc, #164]	; 6d0 <ReceivingData+0x114>
     628:	e5832004 	str	r2, [r3, #4]
     62c:	e59f3098 	ldr	r3, [pc, #152]	; 6cc <ReceivingData+0x110>
     630:	e5933008 	ldr	r3, [r3, #8]
     634:	e1a02003 	mov	r2, r3
     638:	e59f3090 	ldr	r3, [pc, #144]	; 6d0 <ReceivingData+0x114>
     63c:	e5832008 	str	r2, [r3, #8]
	  	kp[0] = data[3];	  	kp[1] = data[4];	  	kp[2] = data[5];
     640:	e59f3084 	ldr	r3, [pc, #132]	; 6cc <ReceivingData+0x110>
     644:	e593300c 	ldr	r3, [r3, #12]
     648:	e1a02003 	mov	r2, r3
     64c:	e59f3080 	ldr	r3, [pc, #128]	; 6d4 <ReceivingData+0x118>
     650:	e5832000 	str	r2, [r3]
     654:	e59f3070 	ldr	r3, [pc, #112]	; 6cc <ReceivingData+0x110>
     658:	e5933010 	ldr	r3, [r3, #16]
     65c:	e1a02003 	mov	r2, r3
     660:	e59f306c 	ldr	r3, [pc, #108]	; 6d4 <ReceivingData+0x118>
     664:	e5832004 	str	r2, [r3, #4]
     668:	e59f305c 	ldr	r3, [pc, #92]	; 6cc <ReceivingData+0x110>
     66c:	e5933014 	ldr	r3, [r3, #20]
     670:	e1a02003 	mov	r2, r3
     674:	e59f3058 	ldr	r3, [pc, #88]	; 6d4 <ReceivingData+0x118>
     678:	e5832008 	str	r2, [r3, #8]
	  	ki[0] = data[6];	  	ki[1] = data[7];	  	ki[2] = data[8];
     67c:	e59f3048 	ldr	r3, [pc, #72]	; 6cc <ReceivingData+0x110>
     680:	e5933018 	ldr	r3, [r3, #24]
     684:	e1a02003 	mov	r2, r3
     688:	e59f3048 	ldr	r3, [pc, #72]	; 6d8 <ReceivingData+0x11c>
     68c:	e5832000 	str	r2, [r3]
     690:	e59f3034 	ldr	r3, [pc, #52]	; 6cc <ReceivingData+0x110>
     694:	e593301c 	ldr	r3, [r3, #28]
     698:	e1a02003 	mov	r2, r3
     69c:	e59f3034 	ldr	r3, [pc, #52]	; 6d8 <ReceivingData+0x11c>
     6a0:	e5832004 	str	r2, [r3, #4]
     6a4:	e59f3020 	ldr	r3, [pc, #32]	; 6cc <ReceivingData+0x110>
     6a8:	e5933020 	ldr	r3, [r3, #32]
     6ac:	e1a02003 	mov	r2, r3
     6b0:	e59f3020 	ldr	r3, [pc, #32]	; 6d8 <ReceivingData+0x11c>
     6b4:	e5832008 	str	r2, [r3, #8]
//	  	kd[0] = data[9];	  	kd[1] = data[10];	  	kd[2] = data[11];
	}
}
     6b8:	e24bd004 	sub	sp, fp, #4
     6bc:	e8bd4800 	pop	{fp, lr}
     6c0:	e12fff1e 	bx	lr
     6c4:	400000c0 	.word	0x400000c0
     6c8:	4000005c 	.word	0x4000005c
     6cc:	400000c4 	.word	0x400000c4
     6d0:	40000040 	.word	0x40000040
     6d4:	40000110 	.word	0x40000110
     6d8:	4000011c 	.word	0x4000011c

000006dc <ReadingADC>:

void ReadingADC(void)
{
     6dc:	e92d4800 	push	{fp, lr}
     6e0:	e28db004 	add	fp, sp, #4
	adc[0] = ADC0Read(3);	delay(10);
     6e4:	e3a00003 	mov	r0, #3
     6e8:	eb00025e 	bl	1068 <ADC0Read>
     6ec:	e1a02000 	mov	r2, r0
     6f0:	e59f3014 	ldr	r3, [pc, #20]	; 70c <ReadingADC+0x30>
     6f4:	e5832000 	str	r2, [r3]
     6f8:	e3a0000a 	mov	r0, #10
     6fc:	ebffff96 	bl	55c <delay>
	//adc[1] = ADC0Read(1);	delay(10);
	//adc[2] = ADC0Read(2);	delay(10);
}
     700:	e24bd004 	sub	sp, fp, #4
     704:	e8bd4800 	pop	{fp, lr}
     708:	e12fff1e 	bx	lr
     70c:	400000f8 	.word	0x400000f8

00000710 <PIDController>:

void PIDController(void)
{
     710:	e92d4818 	push	{r3, r4, fp, lr}
     714:	e28db00c 	add	fp, sp, #12
	//**************DOF 1**************//
	if((sp[0]>adc[0]) || adc[0] < 50)
     718:	e59f3688 	ldr	r3, [pc, #1672]	; da8 <PIDController+0x698>
     71c:	e5932000 	ldr	r2, [r3]
     720:	e59f3684 	ldr	r3, [pc, #1668]	; dac <PIDController+0x69c>
     724:	e5933000 	ldr	r3, [r3]
     728:	e1520003 	cmp	r2, r3
     72c:	8a000003 	bhi	740 <PIDController+0x30>
     730:	e59f3674 	ldr	r3, [pc, #1652]	; dac <PIDController+0x69c>
     734:	e5933000 	ldr	r3, [r3]
     738:	e3530031 	cmp	r3, #49	; 0x31
     73c:	8a000007 	bhi	760 <PIDController+0x50>
	{	IOCLR0 = (1<<23); 	IOSET0 = (1<<22);	}
     740:	e3a032ce 	mov	r3, #-536870900	; 0xe000000c
     744:	e283390a 	add	r3, r3, #163840	; 0x28000
     748:	e3a02502 	mov	r2, #8388608	; 0x800000
     74c:	e5832000 	str	r2, [r3]
     750:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
     754:	e283390a 	add	r3, r3, #163840	; 0x28000
     758:	e3a02501 	mov	r2, #4194304	; 0x400000
     75c:	e5832000 	str	r2, [r3]
	if((sp[0]<adc[0]) || adc[0] > 1000)
     760:	e59f3640 	ldr	r3, [pc, #1600]	; da8 <PIDController+0x698>
     764:	e5932000 	ldr	r2, [r3]
     768:	e59f363c 	ldr	r3, [pc, #1596]	; dac <PIDController+0x69c>
     76c:	e5933000 	ldr	r3, [r3]
     770:	e1520003 	cmp	r2, r3
     774:	3a000003 	bcc	788 <PIDController+0x78>
     778:	e59f362c 	ldr	r3, [pc, #1580]	; dac <PIDController+0x69c>
     77c:	e5933000 	ldr	r3, [r3]
     780:	e3530ffa 	cmp	r3, #1000	; 0x3e8
     784:	9a000007 	bls	7a8 <PIDController+0x98>
	{	IOCLR0 = (1<<22);	IOSET0 = (1<<23);	}
     788:	e3a032ce 	mov	r3, #-536870900	; 0xe000000c
     78c:	e283390a 	add	r3, r3, #163840	; 0x28000
     790:	e3a02501 	mov	r2, #4194304	; 0x400000
     794:	e5832000 	str	r2, [r3]
     798:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
     79c:	e283390a 	add	r3, r3, #163840	; 0x28000
     7a0:	e3a02502 	mov	r2, #8388608	; 0x800000
     7a4:	e5832000 	str	r2, [r3]

	e[0] = sp[0] - adc[0];
     7a8:	e59f35f8 	ldr	r3, [pc, #1528]	; da8 <PIDController+0x698>
     7ac:	e5932000 	ldr	r2, [r3]
     7b0:	e59f35f4 	ldr	r3, [pc, #1524]	; dac <PIDController+0x69c>
     7b4:	e5933000 	ldr	r3, [r3]
     7b8:	e0632002 	rsb	r2, r3, r2
     7bc:	e59f35ec 	ldr	r3, [pc, #1516]	; db0 <PIDController+0x6a0>
     7c0:	e5832000 	str	r2, [r3]

	//proportional term
	PTerm[0] = (kp[0] * e[0])/10.0;
     7c4:	e59f35e8 	ldr	r3, [pc, #1512]	; db4 <PIDController+0x6a4>
     7c8:	e5933000 	ldr	r3, [r3]
     7cc:	e59f25dc 	ldr	r2, [pc, #1500]	; db0 <PIDController+0x6a0>
     7d0:	e5922000 	ldr	r2, [r2]
     7d4:	e0030392 	mul	r3, r2, r3
     7d8:	e1a00003 	mov	r0, r3
     7dc:	eb0008cf 	bl	2b20 <__aeabi_ui2d>
     7e0:	e1a03000 	mov	r3, r0
     7e4:	e1a04001 	mov	r4, r1
     7e8:	e1a00003 	mov	r0, r3
     7ec:	e1a01004 	mov	r1, r4
     7f0:	e3a02000 	mov	r2, #0
     7f4:	e3a03101 	mov	r3, #1073741824	; 0x40000000
     7f8:	e2833709 	add	r3, r3, #2359296	; 0x240000
     7fc:	eb0009ab 	bl	2eb0 <__aeabi_ddiv>
     800:	e1a03000 	mov	r3, r0
     804:	e1a04001 	mov	r4, r1
     808:	e1a00003 	mov	r0, r3
     80c:	e1a01004 	mov	r1, r4
     810:	eb000a29 	bl	30bc <__aeabi_d2f>
     814:	e1a02000 	mov	r2, r0
     818:	e59f3598 	ldr	r3, [pc, #1432]	; db8 <PIDController+0x6a8>
     81c:	e5832000 	str	r2, [r3]
	if (e[0] > 0)
     820:	e59f3588 	ldr	r3, [pc, #1416]	; db0 <PIDController+0x6a0>
     824:	e5933000 	ldr	r3, [r3]
     828:	e3530000 	cmp	r3, #0
     82c:	0a000011 	beq	878 <PIDController+0x168>
	{    if (PTerm[0] < 0) { PTerm[0] = 0x7FFF;}    }
     830:	e59f3580 	ldr	r3, [pc, #1408]	; db8 <PIDController+0x6a8>
     834:	e5933000 	ldr	r3, [r3]
     838:	e3a02001 	mov	r2, #1
     83c:	e1a04002 	mov	r4, r2
     840:	e1a00003 	mov	r0, r3
     844:	e59f1570 	ldr	r1, [pc, #1392]	; dbc <PIDController+0x6ac>
     848:	eb000b1b 	bl	34bc <__aeabi_fcmplt>
     84c:	e1a03000 	mov	r3, r0
     850:	e3530000 	cmp	r3, #0
     854:	1a000001 	bne	860 <PIDController+0x150>
     858:	e3a03000 	mov	r3, #0
     85c:	e1a04003 	mov	r4, r3
     860:	e20430ff 	and	r3, r4, #255	; 0xff
     864:	e3530000 	cmp	r3, #0
     868:	0a000002 	beq	878 <PIDController+0x168>
     86c:	e59f3544 	ldr	r3, [pc, #1348]	; db8 <PIDController+0x6a8>
     870:	e59f2548 	ldr	r2, [pc, #1352]	; dc0 <PIDController+0x6b0>
     874:	e5832000 	str	r2, [r3]
	if (e[0] < 0)
	{    if (PTerm[0] > 0) { PTerm[0] = 0x8000;}    }
	PTerm[0] = Limit_value_signed(PTerm[0], -1023 , 1023);
     878:	e59f3538 	ldr	r3, [pc, #1336]	; db8 <PIDController+0x6a8>
     87c:	e5933000 	ldr	r3, [r3]
     880:	e1a00003 	mov	r0, r3
     884:	eb000b24 	bl	351c <__aeabi_f2iz>
     888:	e1a03000 	mov	r3, r0
     88c:	e1a00003 	mov	r0, r3
     890:	e3e01fff 	mvn	r1, #1020	; 0x3fc
     894:	e2411002 	sub	r1, r1, #2
     898:	e3a02fff 	mov	r2, #1020	; 0x3fc
     89c:	e2822003 	add	r2, r2, #3
     8a0:	ebfffed3 	bl	3f4 <Limit_value_signed>
     8a4:	e1a03000 	mov	r3, r0
     8a8:	e1a00003 	mov	r0, r3
     8ac:	eb000a9e 	bl	332c <__aeabi_i2f>
     8b0:	e1a02000 	mov	r2, r0
     8b4:	e59f34fc 	ldr	r3, [pc, #1276]	; db8 <PIDController+0x6a8>
     8b8:	e5832000 	str	r2, [r3]

	saida[0] = PTerm[0];
     8bc:	e59f34f4 	ldr	r3, [pc, #1268]	; db8 <PIDController+0x6a8>
     8c0:	e5933000 	ldr	r3, [r3]
     8c4:	e1a00003 	mov	r0, r3
     8c8:	eb000b2a 	bl	3578 <__aeabi_f2uiz>
     8cc:	e1a02000 	mov	r2, r0
     8d0:	e59f34ec 	ldr	r3, [pc, #1260]	; dc4 <PIDController+0x6b4>
     8d4:	e5832000 	str	r2, [r3]
	saida[0] = Limit_value_signed(saida[0],-1023, 1023);
     8d8:	e59f34e4 	ldr	r3, [pc, #1252]	; dc4 <PIDController+0x6b4>
     8dc:	e5933000 	ldr	r3, [r3]
     8e0:	e1a00003 	mov	r0, r3
     8e4:	e3e01fff 	mvn	r1, #1020	; 0x3fc
     8e8:	e2411002 	sub	r1, r1, #2
     8ec:	e3a02fff 	mov	r2, #1020	; 0x3fc
     8f0:	e2822003 	add	r2, r2, #3
     8f4:	ebfffebe 	bl	3f4 <Limit_value_signed>
     8f8:	e1a03000 	mov	r3, r0
     8fc:	e1a02003 	mov	r2, r3
     900:	e59f34bc 	ldr	r3, [pc, #1212]	; dc4 <PIDController+0x6b4>
     904:	e5832000 	str	r2, [r3]
	saida[0] = Adjust_PWM_to_unsigned(saida[0]);
     908:	e59f34b4 	ldr	r3, [pc, #1204]	; dc4 <PIDController+0x6b4>
     90c:	e5933000 	ldr	r3, [r3]
     910:	e1a00003 	mov	r0, r3
     914:	ebfffecd 	bl	450 <Adjust_PWM_to_unsigned>
     918:	e1a03000 	mov	r3, r0
     91c:	e1a02003 	mov	r2, r3
     920:	e59f349c 	ldr	r3, [pc, #1180]	; dc4 <PIDController+0x6b4>
     924:	e5832000 	str	r2, [r3]

	setDutyCycle(5,saida[0]);  //DOF 1
     928:	e59f3494 	ldr	r3, [pc, #1172]	; dc4 <PIDController+0x6b4>
     92c:	e5933000 	ldr	r3, [r3]
     930:	e3a00005 	mov	r0, #5
     934:	e1a01003 	mov	r1, r3
     938:	eb000507 	bl	1d5c <setDutyCycle>

	//**************DOF 2**************//
	if((sp[1]>adc[1]) || adc[1] < 50)
     93c:	e59f3464 	ldr	r3, [pc, #1124]	; da8 <PIDController+0x698>
     940:	e5932004 	ldr	r2, [r3, #4]
     944:	e59f3460 	ldr	r3, [pc, #1120]	; dac <PIDController+0x69c>
     948:	e5933004 	ldr	r3, [r3, #4]
     94c:	e1520003 	cmp	r2, r3
     950:	8a000003 	bhi	964 <PIDController+0x254>
     954:	e59f3450 	ldr	r3, [pc, #1104]	; dac <PIDController+0x69c>
     958:	e5933004 	ldr	r3, [r3, #4]
     95c:	e3530031 	cmp	r3, #49	; 0x31
     960:	8a000007 	bhi	984 <PIDController+0x274>
	{	IOCLR0 = (1<<17);	IOSET0 = (1<<19);	}
     964:	e3a032ce 	mov	r3, #-536870900	; 0xe000000c
     968:	e283390a 	add	r3, r3, #163840	; 0x28000
     96c:	e3a02802 	mov	r2, #131072	; 0x20000
     970:	e5832000 	str	r2, [r3]
     974:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
     978:	e283390a 	add	r3, r3, #163840	; 0x28000
     97c:	e3a02702 	mov	r2, #524288	; 0x80000
     980:	e5832000 	str	r2, [r3]
	if((sp[1]<adc[1]) || adc[1] > 1000)
     984:	e59f341c 	ldr	r3, [pc, #1052]	; da8 <PIDController+0x698>
     988:	e5932004 	ldr	r2, [r3, #4]
     98c:	e59f3418 	ldr	r3, [pc, #1048]	; dac <PIDController+0x69c>
     990:	e5933004 	ldr	r3, [r3, #4]
     994:	e1520003 	cmp	r2, r3
     998:	3a000003 	bcc	9ac <PIDController+0x29c>
     99c:	e59f3408 	ldr	r3, [pc, #1032]	; dac <PIDController+0x69c>
     9a0:	e5933004 	ldr	r3, [r3, #4]
     9a4:	e3530ffa 	cmp	r3, #1000	; 0x3e8
     9a8:	9a000007 	bls	9cc <PIDController+0x2bc>
	{	IOCLR0 = (1<<19);	IOSET0 = (1<<17);	}
     9ac:	e3a032ce 	mov	r3, #-536870900	; 0xe000000c
     9b0:	e283390a 	add	r3, r3, #163840	; 0x28000
     9b4:	e3a02702 	mov	r2, #524288	; 0x80000
     9b8:	e5832000 	str	r2, [r3]
     9bc:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
     9c0:	e283390a 	add	r3, r3, #163840	; 0x28000
     9c4:	e3a02802 	mov	r2, #131072	; 0x20000
     9c8:	e5832000 	str	r2, [r3]

	e[1] = sp[1] - adc[1];
     9cc:	e59f33d4 	ldr	r3, [pc, #980]	; da8 <PIDController+0x698>
     9d0:	e5932004 	ldr	r2, [r3, #4]
     9d4:	e59f33d0 	ldr	r3, [pc, #976]	; dac <PIDController+0x69c>
     9d8:	e5933004 	ldr	r3, [r3, #4]
     9dc:	e0632002 	rsb	r2, r3, r2
     9e0:	e59f33c8 	ldr	r3, [pc, #968]	; db0 <PIDController+0x6a0>
     9e4:	e5832004 	str	r2, [r3, #4]

	//proportional term
	PTerm[1] = (kp[1] * e[1])/10.0;
     9e8:	e59f33c4 	ldr	r3, [pc, #964]	; db4 <PIDController+0x6a4>
     9ec:	e5933004 	ldr	r3, [r3, #4]
     9f0:	e59f23b8 	ldr	r2, [pc, #952]	; db0 <PIDController+0x6a0>
     9f4:	e5922004 	ldr	r2, [r2, #4]
     9f8:	e0030392 	mul	r3, r2, r3
     9fc:	e1a00003 	mov	r0, r3
     a00:	eb000846 	bl	2b20 <__aeabi_ui2d>
     a04:	e1a03000 	mov	r3, r0
     a08:	e1a04001 	mov	r4, r1
     a0c:	e1a00003 	mov	r0, r3
     a10:	e1a01004 	mov	r1, r4
     a14:	e3a02000 	mov	r2, #0
     a18:	e3a03101 	mov	r3, #1073741824	; 0x40000000
     a1c:	e2833709 	add	r3, r3, #2359296	; 0x240000
     a20:	eb000922 	bl	2eb0 <__aeabi_ddiv>
     a24:	e1a03000 	mov	r3, r0
     a28:	e1a04001 	mov	r4, r1
     a2c:	e1a00003 	mov	r0, r3
     a30:	e1a01004 	mov	r1, r4
     a34:	eb0009a0 	bl	30bc <__aeabi_d2f>
     a38:	e1a02000 	mov	r2, r0
     a3c:	e59f3374 	ldr	r3, [pc, #884]	; db8 <PIDController+0x6a8>
     a40:	e5832004 	str	r2, [r3, #4]
	if (e[1] > 0)
     a44:	e59f3364 	ldr	r3, [pc, #868]	; db0 <PIDController+0x6a0>
     a48:	e5933004 	ldr	r3, [r3, #4]
     a4c:	e3530000 	cmp	r3, #0
     a50:	0a000011 	beq	a9c <PIDController+0x38c>
	{    if (PTerm[1] < 0) { PTerm[1] = 0x7FFF;}    }
     a54:	e59f335c 	ldr	r3, [pc, #860]	; db8 <PIDController+0x6a8>
     a58:	e5933004 	ldr	r3, [r3, #4]
     a5c:	e3a02001 	mov	r2, #1
     a60:	e1a04002 	mov	r4, r2
     a64:	e1a00003 	mov	r0, r3
     a68:	e59f134c 	ldr	r1, [pc, #844]	; dbc <PIDController+0x6ac>
     a6c:	eb000a92 	bl	34bc <__aeabi_fcmplt>
     a70:	e1a03000 	mov	r3, r0
     a74:	e3530000 	cmp	r3, #0
     a78:	1a000001 	bne	a84 <PIDController+0x374>
     a7c:	e3a03000 	mov	r3, #0
     a80:	e1a04003 	mov	r4, r3
     a84:	e20430ff 	and	r3, r4, #255	; 0xff
     a88:	e3530000 	cmp	r3, #0
     a8c:	0a000002 	beq	a9c <PIDController+0x38c>
     a90:	e59f3320 	ldr	r3, [pc, #800]	; db8 <PIDController+0x6a8>
     a94:	e59f2324 	ldr	r2, [pc, #804]	; dc0 <PIDController+0x6b0>
     a98:	e5832004 	str	r2, [r3, #4]
	if (e[1] < 0)
	{    if (PTerm[1] > 0) { PTerm[1] = 0x8000;}    }
	PTerm[1] = Limit_value_signed(PTerm[1], -PLimit , PLimit);
     a9c:	e59f3314 	ldr	r3, [pc, #788]	; db8 <PIDController+0x6a8>
     aa0:	e5933004 	ldr	r3, [r3, #4]
     aa4:	e1a00003 	mov	r0, r3
     aa8:	eb000a9b 	bl	351c <__aeabi_f2iz>
     aac:	e1a01000 	mov	r1, r0
     ab0:	e59f3310 	ldr	r3, [pc, #784]	; dc8 <PIDController+0x6b8>
     ab4:	e5933000 	ldr	r3, [r3]
     ab8:	e2632000 	rsb	r2, r3, #0
     abc:	e59f3304 	ldr	r3, [pc, #772]	; dc8 <PIDController+0x6b8>
     ac0:	e5933000 	ldr	r3, [r3]
     ac4:	e1a00001 	mov	r0, r1
     ac8:	e1a01002 	mov	r1, r2
     acc:	e1a02003 	mov	r2, r3
     ad0:	ebfffe47 	bl	3f4 <Limit_value_signed>
     ad4:	e1a03000 	mov	r3, r0
     ad8:	e1a00003 	mov	r0, r3
     adc:	eb000a12 	bl	332c <__aeabi_i2f>
     ae0:	e1a02000 	mov	r2, r0
     ae4:	e59f32cc 	ldr	r3, [pc, #716]	; db8 <PIDController+0x6a8>
     ae8:	e5832004 	str	r2, [r3, #4]

	saida[1] = PTerm[1];
     aec:	e59f32c4 	ldr	r3, [pc, #708]	; db8 <PIDController+0x6a8>
     af0:	e5933004 	ldr	r3, [r3, #4]
     af4:	e1a00003 	mov	r0, r3
     af8:	eb000a9e 	bl	3578 <__aeabi_f2uiz>
     afc:	e1a02000 	mov	r2, r0
     b00:	e59f32bc 	ldr	r3, [pc, #700]	; dc4 <PIDController+0x6b4>
     b04:	e5832004 	str	r2, [r3, #4]
	saida[1] = Limit_value_signed(saida[1],-1023,1023);
     b08:	e59f32b4 	ldr	r3, [pc, #692]	; dc4 <PIDController+0x6b4>
     b0c:	e5933004 	ldr	r3, [r3, #4]
     b10:	e1a00003 	mov	r0, r3
     b14:	e3e01fff 	mvn	r1, #1020	; 0x3fc
     b18:	e2411002 	sub	r1, r1, #2
     b1c:	e3a02fff 	mov	r2, #1020	; 0x3fc
     b20:	e2822003 	add	r2, r2, #3
     b24:	ebfffe32 	bl	3f4 <Limit_value_signed>
     b28:	e1a03000 	mov	r3, r0
     b2c:	e1a02003 	mov	r2, r3
     b30:	e59f328c 	ldr	r3, [pc, #652]	; dc4 <PIDController+0x6b4>
     b34:	e5832004 	str	r2, [r3, #4]
	saida[1] = Adjust_PWM_to_unsigned(saida[1]);
     b38:	e59f3284 	ldr	r3, [pc, #644]	; dc4 <PIDController+0x6b4>
     b3c:	e5933004 	ldr	r3, [r3, #4]
     b40:	e1a00003 	mov	r0, r3
     b44:	ebfffe41 	bl	450 <Adjust_PWM_to_unsigned>
     b48:	e1a03000 	mov	r3, r0
     b4c:	e1a02003 	mov	r2, r3
     b50:	e59f326c 	ldr	r3, [pc, #620]	; dc4 <PIDController+0x6b4>
     b54:	e5832004 	str	r2, [r3, #4]

	setDutyCycle(5,saida[1]);  //DOF 1
     b58:	e59f3264 	ldr	r3, [pc, #612]	; dc4 <PIDController+0x6b4>
     b5c:	e5933004 	ldr	r3, [r3, #4]
     b60:	e3a00005 	mov	r0, #5
     b64:	e1a01003 	mov	r1, r3
     b68:	eb00047b 	bl	1d5c <setDutyCycle>

	//**************DOF 3**************//
	if(sp[2]>adc[2] || adc[2] < 50)
     b6c:	e59f3234 	ldr	r3, [pc, #564]	; da8 <PIDController+0x698>
     b70:	e5932008 	ldr	r2, [r3, #8]
     b74:	e59f3230 	ldr	r3, [pc, #560]	; dac <PIDController+0x69c>
     b78:	e5933008 	ldr	r3, [r3, #8]
     b7c:	e1520003 	cmp	r2, r3
     b80:	8a000003 	bhi	b94 <PIDController+0x484>
     b84:	e59f3220 	ldr	r3, [pc, #544]	; dac <PIDController+0x69c>
     b88:	e5933008 	ldr	r3, [r3, #8]
     b8c:	e3530031 	cmp	r3, #49	; 0x31
     b90:	8a000007 	bhi	bb4 <PIDController+0x4a4>
	{	IOCLR0 = (1<<6); 	IOSET0 = (1<<9);	}
     b94:	e3a032ce 	mov	r3, #-536870900	; 0xe000000c
     b98:	e283390a 	add	r3, r3, #163840	; 0x28000
     b9c:	e3a02040 	mov	r2, #64	; 0x40
     ba0:	e5832000 	str	r2, [r3]
     ba4:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
     ba8:	e283390a 	add	r3, r3, #163840	; 0x28000
     bac:	e3a02c02 	mov	r2, #512	; 0x200
     bb0:	e5832000 	str	r2, [r3]
	if((sp[2]<adc[2]) || adc[2] > 1000)
     bb4:	e59f31ec 	ldr	r3, [pc, #492]	; da8 <PIDController+0x698>
     bb8:	e5932008 	ldr	r2, [r3, #8]
     bbc:	e59f31e8 	ldr	r3, [pc, #488]	; dac <PIDController+0x69c>
     bc0:	e5933008 	ldr	r3, [r3, #8]
     bc4:	e1520003 	cmp	r2, r3
     bc8:	3a000003 	bcc	bdc <PIDController+0x4cc>
     bcc:	e59f31d8 	ldr	r3, [pc, #472]	; dac <PIDController+0x69c>
     bd0:	e5933008 	ldr	r3, [r3, #8]
     bd4:	e3530ffa 	cmp	r3, #1000	; 0x3e8
     bd8:	9a000007 	bls	bfc <PIDController+0x4ec>
	{	IOCLR0 = (1<<9);	IOSET0 = (1<<6);	}
     bdc:	e3a032ce 	mov	r3, #-536870900	; 0xe000000c
     be0:	e283390a 	add	r3, r3, #163840	; 0x28000
     be4:	e3a02c02 	mov	r2, #512	; 0x200
     be8:	e5832000 	str	r2, [r3]
     bec:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
     bf0:	e283390a 	add	r3, r3, #163840	; 0x28000
     bf4:	e3a02040 	mov	r2, #64	; 0x40
     bf8:	e5832000 	str	r2, [r3]

	e[2] = sp[2] - adc[2];
     bfc:	e59f31a4 	ldr	r3, [pc, #420]	; da8 <PIDController+0x698>
     c00:	e5932008 	ldr	r2, [r3, #8]
     c04:	e59f31a0 	ldr	r3, [pc, #416]	; dac <PIDController+0x69c>
     c08:	e5933008 	ldr	r3, [r3, #8]
     c0c:	e0632002 	rsb	r2, r3, r2
     c10:	e59f3198 	ldr	r3, [pc, #408]	; db0 <PIDController+0x6a0>
     c14:	e5832008 	str	r2, [r3, #8]

	//proportional term
	PTerm[2] = (kp[2] * e[2])/10.0;
     c18:	e59f3194 	ldr	r3, [pc, #404]	; db4 <PIDController+0x6a4>
     c1c:	e5933008 	ldr	r3, [r3, #8]
     c20:	e59f2188 	ldr	r2, [pc, #392]	; db0 <PIDController+0x6a0>
     c24:	e5922008 	ldr	r2, [r2, #8]
     c28:	e0030392 	mul	r3, r2, r3
     c2c:	e1a00003 	mov	r0, r3
     c30:	eb0007ba 	bl	2b20 <__aeabi_ui2d>
     c34:	e1a03000 	mov	r3, r0
     c38:	e1a04001 	mov	r4, r1
     c3c:	e1a00003 	mov	r0, r3
     c40:	e1a01004 	mov	r1, r4
     c44:	e3a02000 	mov	r2, #0
     c48:	e3a03101 	mov	r3, #1073741824	; 0x40000000
     c4c:	e2833709 	add	r3, r3, #2359296	; 0x240000
     c50:	eb000896 	bl	2eb0 <__aeabi_ddiv>
     c54:	e1a03000 	mov	r3, r0
     c58:	e1a04001 	mov	r4, r1
     c5c:	e1a00003 	mov	r0, r3
     c60:	e1a01004 	mov	r1, r4
     c64:	eb000914 	bl	30bc <__aeabi_d2f>
     c68:	e1a02000 	mov	r2, r0
     c6c:	e59f3144 	ldr	r3, [pc, #324]	; db8 <PIDController+0x6a8>
     c70:	e5832008 	str	r2, [r3, #8]
	if (e[0] > 0)
     c74:	e59f3134 	ldr	r3, [pc, #308]	; db0 <PIDController+0x6a0>
     c78:	e5933000 	ldr	r3, [r3]
     c7c:	e3530000 	cmp	r3, #0
     c80:	0a000011 	beq	ccc <PIDController+0x5bc>
	{    if (PTerm[2] < 0) { PTerm[2] = 0x7FFF;}    }
     c84:	e59f312c 	ldr	r3, [pc, #300]	; db8 <PIDController+0x6a8>
     c88:	e5933008 	ldr	r3, [r3, #8]
     c8c:	e3a02001 	mov	r2, #1
     c90:	e1a04002 	mov	r4, r2
     c94:	e1a00003 	mov	r0, r3
     c98:	e59f111c 	ldr	r1, [pc, #284]	; dbc <PIDController+0x6ac>
     c9c:	eb000a06 	bl	34bc <__aeabi_fcmplt>
     ca0:	e1a03000 	mov	r3, r0
     ca4:	e3530000 	cmp	r3, #0
     ca8:	1a000001 	bne	cb4 <PIDController+0x5a4>
     cac:	e3a03000 	mov	r3, #0
     cb0:	e1a04003 	mov	r4, r3
     cb4:	e20430ff 	and	r3, r4, #255	; 0xff
     cb8:	e3530000 	cmp	r3, #0
     cbc:	0a000002 	beq	ccc <PIDController+0x5bc>
     cc0:	e59f30f0 	ldr	r3, [pc, #240]	; db8 <PIDController+0x6a8>
     cc4:	e59f20f4 	ldr	r2, [pc, #244]	; dc0 <PIDController+0x6b0>
     cc8:	e5832008 	str	r2, [r3, #8]
	if (e[2] < 0)
	{    if (PTerm[2] > 0) { PTerm[2] = 0x8000;}    }
	PTerm[2] = Limit_value_signed(PTerm[2], -PLimit , PLimit);
     ccc:	e59f30e4 	ldr	r3, [pc, #228]	; db8 <PIDController+0x6a8>
     cd0:	e5933008 	ldr	r3, [r3, #8]
     cd4:	e1a00003 	mov	r0, r3
     cd8:	eb000a0f 	bl	351c <__aeabi_f2iz>
     cdc:	e1a01000 	mov	r1, r0
     ce0:	e59f30e0 	ldr	r3, [pc, #224]	; dc8 <PIDController+0x6b8>
     ce4:	e5933000 	ldr	r3, [r3]
     ce8:	e2632000 	rsb	r2, r3, #0
     cec:	e59f30d4 	ldr	r3, [pc, #212]	; dc8 <PIDController+0x6b8>
     cf0:	e5933000 	ldr	r3, [r3]
     cf4:	e1a00001 	mov	r0, r1
     cf8:	e1a01002 	mov	r1, r2
     cfc:	e1a02003 	mov	r2, r3
     d00:	ebfffdbb 	bl	3f4 <Limit_value_signed>
     d04:	e1a03000 	mov	r3, r0
     d08:	e1a00003 	mov	r0, r3
     d0c:	eb000986 	bl	332c <__aeabi_i2f>
     d10:	e1a02000 	mov	r2, r0
     d14:	e59f309c 	ldr	r3, [pc, #156]	; db8 <PIDController+0x6a8>
     d18:	e5832008 	str	r2, [r3, #8]

	saida[2] = PTerm[2];
     d1c:	e59f3094 	ldr	r3, [pc, #148]	; db8 <PIDController+0x6a8>
     d20:	e5933008 	ldr	r3, [r3, #8]
     d24:	e1a00003 	mov	r0, r3
     d28:	eb000a12 	bl	3578 <__aeabi_f2uiz>
     d2c:	e1a02000 	mov	r2, r0
     d30:	e59f308c 	ldr	r3, [pc, #140]	; dc4 <PIDController+0x6b4>
     d34:	e5832008 	str	r2, [r3, #8]
	saida[2] = Limit_value_signed(saida[2],-1023,1023);
     d38:	e59f3084 	ldr	r3, [pc, #132]	; dc4 <PIDController+0x6b4>
     d3c:	e5933008 	ldr	r3, [r3, #8]
     d40:	e1a00003 	mov	r0, r3
     d44:	e3e01fff 	mvn	r1, #1020	; 0x3fc
     d48:	e2411002 	sub	r1, r1, #2
     d4c:	e3a02fff 	mov	r2, #1020	; 0x3fc
     d50:	e2822003 	add	r2, r2, #3
     d54:	ebfffda6 	bl	3f4 <Limit_value_signed>
     d58:	e1a03000 	mov	r3, r0
     d5c:	e1a02003 	mov	r2, r3
     d60:	e59f305c 	ldr	r3, [pc, #92]	; dc4 <PIDController+0x6b4>
     d64:	e5832008 	str	r2, [r3, #8]
	saida[2] = Adjust_PWM_to_unsigned(saida[2]);
     d68:	e59f3054 	ldr	r3, [pc, #84]	; dc4 <PIDController+0x6b4>
     d6c:	e5933008 	ldr	r3, [r3, #8]
     d70:	e1a00003 	mov	r0, r3
     d74:	ebfffdb5 	bl	450 <Adjust_PWM_to_unsigned>
     d78:	e1a03000 	mov	r3, r0
     d7c:	e1a02003 	mov	r2, r3
     d80:	e59f303c 	ldr	r3, [pc, #60]	; dc4 <PIDController+0x6b4>
     d84:	e5832008 	str	r2, [r3, #8]

	setDutyCycle(2,saida[2]);  //DOF 1
     d88:	e59f3034 	ldr	r3, [pc, #52]	; dc4 <PIDController+0x6b4>
     d8c:	e5933008 	ldr	r3, [r3, #8]
     d90:	e3a00002 	mov	r0, #2
     d94:	e1a01003 	mov	r1, r3
     d98:	eb0003ef 	bl	1d5c <setDutyCycle>
}
     d9c:	e24bd00c 	sub	sp, fp, #12
     da0:	e8bd4818 	pop	{r3, r4, fp, lr}
     da4:	e12fff1e 	bx	lr
     da8:	40000040 	.word	0x40000040
     dac:	400000f8 	.word	0x400000f8
     db0:	40000104 	.word	0x40000104
     db4:	40000110 	.word	0x40000110
     db8:	40000140 	.word	0x40000140
     dbc:	00000000 	.word	0x00000000
     dc0:	46fffe00 	.word	0x46fffe00
     dc4:	40000134 	.word	0x40000134
     dc8:	4000004c 	.word	0x4000004c

00000dcc <SendingData>:

void SendingData(void)
{
     dcc:	e92d4800 	push	{fp, lr}
     dd0:	e28db004 	add	fp, sp, #4
	if(count>=5000)
     dd4:	e59f309c 	ldr	r3, [pc, #156]	; e78 <SendingData+0xac>
     dd8:	e5932000 	ldr	r2, [r3]
     ddc:	e3a03d4e 	mov	r3, #4992	; 0x1380
     de0:	e2833007 	add	r3, r3, #7
     de4:	e1520003 	cmp	r2, r3
     de8:	da00001a 	ble	e58 <SendingData+0x8c>
	{
		iprintf("1- %d  %d  \r\n", e[0], saida[0]);
     dec:	e59f3088 	ldr	r3, [pc, #136]	; e7c <SendingData+0xb0>
     df0:	e5932000 	ldr	r2, [r3]
     df4:	e59f3084 	ldr	r3, [pc, #132]	; e80 <SendingData+0xb4>
     df8:	e5933000 	ldr	r3, [r3]
     dfc:	e59f0080 	ldr	r0, [pc, #128]	; e84 <SendingData+0xb8>
     e00:	e1a01002 	mov	r1, r2
     e04:	e1a02003 	mov	r2, r3
     e08:	eb000353 	bl	1b5c <iprintf>
		iprintf("2- %d  %d  \r\n", e[1], saida[1]);
     e0c:	e59f3068 	ldr	r3, [pc, #104]	; e7c <SendingData+0xb0>
     e10:	e5932004 	ldr	r2, [r3, #4]
     e14:	e59f3064 	ldr	r3, [pc, #100]	; e80 <SendingData+0xb4>
     e18:	e5933004 	ldr	r3, [r3, #4]
     e1c:	e59f0064 	ldr	r0, [pc, #100]	; e88 <SendingData+0xbc>
     e20:	e1a01002 	mov	r1, r2
     e24:	e1a02003 	mov	r2, r3
     e28:	eb00034b 	bl	1b5c <iprintf>
		iprintf("3- %d  %d  \r\n", e[2], saida[2]);
     e2c:	e59f3048 	ldr	r3, [pc, #72]	; e7c <SendingData+0xb0>
     e30:	e5932008 	ldr	r2, [r3, #8]
     e34:	e59f3044 	ldr	r3, [pc, #68]	; e80 <SendingData+0xb4>
     e38:	e5933008 	ldr	r3, [r3, #8]
     e3c:	e59f0048 	ldr	r0, [pc, #72]	; e8c <SendingData+0xc0>
     e40:	e1a01002 	mov	r1, r2
     e44:	e1a02003 	mov	r2, r3
     e48:	eb000343 	bl	1b5c <iprintf>
		count=0;
     e4c:	e59f3024 	ldr	r3, [pc, #36]	; e78 <SendingData+0xac>
     e50:	e3a02000 	mov	r2, #0
     e54:	e5832000 	str	r2, [r3]
	}
	count++;
     e58:	e59f3018 	ldr	r3, [pc, #24]	; e78 <SendingData+0xac>
     e5c:	e5933000 	ldr	r3, [r3]
     e60:	e2832001 	add	r2, r3, #1
     e64:	e59f300c 	ldr	r3, [pc, #12]	; e78 <SendingData+0xac>
     e68:	e5832000 	str	r2, [r3]
}
     e6c:	e24bd004 	sub	sp, fp, #4
     e70:	e8bd4800 	pop	{fp, lr}
     e74:	e12fff1e 	bx	lr
     e78:	400000e8 	.word	0x400000e8
     e7c:	40000104 	.word	0x40000104
     e80:	40000134 	.word	0x40000134
     e84:	000036c4 	.word	0x000036c4
     e88:	000036d4 	.word	0x000036d4
     e8c:	000036e4 	.word	0x000036e4

00000e90 <main>:
 *	  Parameters:
 * 		 Returns: 0
 * 	 Description: Main function for firmware
***************************************************************************************/
int main (void)
{
     e90:	e92d4800 	push	{fp, lr}
     e94:	e28db004 	add	fp, sp, #4
	Initialize();
     e98:	ebfffd7b 	bl	48c <Initialize>
	while(1)
	{
		IOCLR0 = (1<<9);	IOSET0 = (1<<6);
     e9c:	e3a032ce 	mov	r3, #-536870900	; 0xe000000c
     ea0:	e283390a 	add	r3, r3, #163840	; 0x28000
     ea4:	e3a02c02 	mov	r2, #512	; 0x200
     ea8:	e5832000 	str	r2, [r3]
     eac:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
     eb0:	e283390a 	add	r3, r3, #163840	; 0x28000
     eb4:	e3a02040 	mov	r2, #64	; 0x40
     eb8:	e5832000 	str	r2, [r3]
		setDutyCycle(2,1000);  //DOF 1
     ebc:	e3a00002 	mov	r0, #2
     ec0:	e3a01ffa 	mov	r1, #1000	; 0x3e8
     ec4:	eb0003a4 	bl	1d5c <setDutyCycle>
//		ReceivingData();
//		ReadingADC();
//		PIDController();
//		SendingData();
	}
     ec8:	eafffff3 	b	e9c <main+0xc>

00000ecc <ADC_Init>:
** parameters:			ADC clock rate
** Returned value:		true or false
**
*****************************************************************************/
uint32_t ADC_Init( uint32_t ADC_Clk )
{
     ecc:	e92d4810 	push	{r4, fp, lr}
     ed0:	e28db008 	add	fp, sp, #8
     ed4:	e24dd00c 	sub	sp, sp, #12
     ed8:	e50b0010 	str	r0, [fp, #-16]
	//Setting AD0.1 function: Sets P0.28 with value 01 for Bits 25 and 24 (PINSEL1)
	//P0.28 -> EXT2.1 -> Pin 25
	PINSEL1 &= ~(1<<25);
     edc:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
     ee0:	e283390b 	add	r3, r3, #180224	; 0x2c000
     ee4:	e3a0224e 	mov	r2, #-536870908	; 0xe0000004
     ee8:	e282290b 	add	r2, r2, #180224	; 0x2c000
     eec:	e5922000 	ldr	r2, [r2]
     ef0:	e3c22402 	bic	r2, r2, #33554432	; 0x2000000
     ef4:	e5832000 	str	r2, [r3]
	PINSEL1 |=  (1<<24);
     ef8:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
     efc:	e283390b 	add	r3, r3, #180224	; 0x2c000
     f00:	e3a0224e 	mov	r2, #-536870908	; 0xe0000004
     f04:	e282290b 	add	r2, r2, #180224	; 0x2c000
     f08:	e5922000 	ldr	r2, [r2]
     f0c:	e3822401 	orr	r2, r2, #16777216	; 0x1000000
     f10:	e5832000 	str	r2, [r3]

	//Setting AD0.2 function: Sets P0.29 with value 01 for Bits 27 and 26 (PINSEL1)
	//P0.29 -> EXT2.2 -> Pin 26
	PINSEL1 &= ~(1<<27);
     f14:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
     f18:	e283390b 	add	r3, r3, #180224	; 0x2c000
     f1c:	e3a0224e 	mov	r2, #-536870908	; 0xe0000004
     f20:	e282290b 	add	r2, r2, #180224	; 0x2c000
     f24:	e5922000 	ldr	r2, [r2]
     f28:	e3c22302 	bic	r2, r2, #134217728	; 0x8000000
     f2c:	e5832000 	str	r2, [r3]
	PINSEL1 |=  (1<<26);
     f30:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
     f34:	e283390b 	add	r3, r3, #180224	; 0x2c000
     f38:	e3a0224e 	mov	r2, #-536870908	; 0xe0000004
     f3c:	e282290b 	add	r2, r2, #180224	; 0x2c000
     f40:	e5922000 	ldr	r2, [r2]
     f44:	e3822301 	orr	r2, r2, #67108864	; 0x4000000
     f48:	e5832000 	str	r2, [r3]

	//Setting AD0.3 function: Sets P0.30 with value 01 for Bits 29 and 28 (PINSEL1)
	//P0.30 -> EXT2.3 -> Pin 24
	PINSEL1 &= ~(1<<29);
     f4c:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
     f50:	e283390b 	add	r3, r3, #180224	; 0x2c000
     f54:	e3a0224e 	mov	r2, #-536870908	; 0xe0000004
     f58:	e282290b 	add	r2, r2, #180224	; 0x2c000
     f5c:	e5922000 	ldr	r2, [r2]
     f60:	e3c22202 	bic	r2, r2, #536870912	; 0x20000000
     f64:	e5832000 	str	r2, [r3]
	PINSEL1 |=  (1<<28);
     f68:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
     f6c:	e283390b 	add	r3, r3, #180224	; 0x2c000
     f70:	e3a0224e 	mov	r2, #-536870908	; 0xe0000004
     f74:	e282290b 	add	r2, r2, #180224	; 0x2c000
     f78:	e5922000 	ldr	r2, [r2]
     f7c:	e3822201 	orr	r2, r2, #268435456	; 0x10000000
     f80:	e5832000 	str	r2, [r3]

	//Setting AD0.4 function: Sets P0.25 with value 01 for Bits 19 and 18 (PINSEL1)
	//P0.25 -> EXT1.25 -> Pin 1
	PINSEL1 &= ~(1<<19);
     f84:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
     f88:	e283390b 	add	r3, r3, #180224	; 0x2c000
     f8c:	e3a0224e 	mov	r2, #-536870908	; 0xe0000004
     f90:	e282290b 	add	r2, r2, #180224	; 0x2c000
     f94:	e5922000 	ldr	r2, [r2]
     f98:	e3c22702 	bic	r2, r2, #524288	; 0x80000
     f9c:	e5832000 	str	r2, [r3]
	PINSEL1 |=  (1<<18);
     fa0:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
     fa4:	e283390b 	add	r3, r3, #180224	; 0x2c000
     fa8:	e3a0224e 	mov	r2, #-536870908	; 0xe0000004
     fac:	e282290b 	add	r2, r2, #180224	; 0x2c000
     fb0:	e5922000 	ldr	r2, [r2]
     fb4:	e3822701 	orr	r2, r2, #262144	; 0x40000
     fb8:	e5832000 	str	r2, [r3]

	//Setting AD0.6 function: Sets P0.4 with value 11 for Bits 9 and 8 (PINSEL0)
	//P0.4 -> EXT -> Pin
	PINSEL0 |= ((1<<8)|(1<<9));
     fbc:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
     fc0:	e283390b 	add	r3, r3, #180224	; 0x2c000
     fc4:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
     fc8:	e282290b 	add	r2, r2, #180224	; 0x2c000
     fcc:	e5922000 	ldr	r2, [r2]
     fd0:	e3822c03 	orr	r2, r2, #768	; 0x300
     fd4:	e5832000 	str	r2, [r3]

	//Setting AD0.7 function: Sets P0.5 with value 11 for Bits 11 and 10 (PINSEL0)
	//P0.5 -> EXT -> Pin
	PINSEL0 |= ((1<<12)||(1<<13));
     fd8:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
     fdc:	e283390b 	add	r3, r3, #180224	; 0x2c000
     fe0:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
     fe4:	e282290b 	add	r2, r2, #180224	; 0x2c000
     fe8:	e5922000 	ldr	r2, [r2]
     fec:	e3822001 	orr	r2, r2, #1
     ff0:	e5832000 	str	r2, [r3]

    AD0CR = ( 0x01 << 0 ) | 	// SEL=1,select channel 0, 1 to 4 on ADC0
     ff4:	e3a0420e 	mov	r4, #-536870912	; 0xe0000000
     ff8:	e284490d 	add	r4, r4, #212992	; 0x34000
	( ( Fpclk / ADC_Clk - 1 ) << 8 ) |  // CLKDIV = Fpclk / 1000000 - 1
     ffc:	e3a007e5 	mov	r0, #60030976	; 0x3940000
    1000:	e2400c79 	sub	r0, r0, #30976	; 0x7900
    1004:	e51b1010 	ldr	r1, [fp, #-16]
    1008:	eb000565 	bl	25a4 <__aeabi_uidiv>
    100c:	e1a03000 	mov	r3, r0
    1010:	e2433001 	sub	r3, r3, #1
    1014:	e1a03403 	lsl	r3, r3, #8
	( 0 << 16 ) | 		// BURST = 0, no BURST, software controlled
	( 0 << 17 ) |  		// CLKS = 0, 11 clocks/10 bits
	( 1 << 21 ) |  		// PDN = 1, normal operation
	( 0 << 22 ) |  		// TEST1:0 = 00
	( 0 << 24 ) |  		// START = 0 A/D conversion stops
    1018:	e3833602 	orr	r3, r3, #2097152	; 0x200000
    101c:	e3833001 	orr	r3, r3, #1

	//Setting AD0.7 function: Sets P0.5 with value 11 for Bits 11 and 10 (PINSEL0)
	//P0.5 -> EXT -> Pin
	PINSEL0 |= ((1<<12)||(1<<13));

    AD0CR = ( 0x01 << 0 ) | 	// SEL=1,select channel 0, 1 to 4 on ADC0
    1020:	e5843000 	str	r3, [r4]
	( 1 << 21 ) |  		// PDN = 1, normal operation
	( 0 << 22 ) |  		// TEST1:0 = 00
	( 0 << 24 ) |  		// START = 0 A/D conversion stops
	( 0 << 27 );		/* EDGE = 0 (CAP/MAT singal falling,trigger A/D
				conversion) */
    AD1CR = ( 0x01 << 0 ) | 	// SEL=1,select channel 0, 0 to 7 on ADC1
    1024:	e3a0420e 	mov	r4, #-536870912	; 0xe0000000
    1028:	e2844806 	add	r4, r4, #393216	; 0x60000
	( ( Fpclk / ADC_Clk - 1 ) << 8 ) |  // CLKDIV = Fpclk / 1000000 - 1
    102c:	e3a007e5 	mov	r0, #60030976	; 0x3940000
    1030:	e2400c79 	sub	r0, r0, #30976	; 0x7900
    1034:	e51b1010 	ldr	r1, [fp, #-16]
    1038:	eb000559 	bl	25a4 <__aeabi_uidiv>
    103c:	e1a03000 	mov	r3, r0
    1040:	e2433001 	sub	r3, r3, #1
    1044:	e1a03403 	lsl	r3, r3, #8
	( 0 << 16 ) | 		// BURST = 0, no BURST, software controlled
	( 0 << 17 ) |  		// CLKS = 0, 11 clocks/10 bits
	( 1 << 21 ) |  		// PDN = 1, normal operation
	( 0 << 22 ) |  		// TEST1:0 = 00
	( 0 << 24 ) |  		// START = 0 A/D conversion stops
    1048:	e3833602 	orr	r3, r3, #2097152	; 0x200000
    104c:	e3833001 	orr	r3, r3, #1
	( 1 << 21 ) |  		// PDN = 1, normal operation
	( 0 << 22 ) |  		// TEST1:0 = 00
	( 0 << 24 ) |  		// START = 0 A/D conversion stops
	( 0 << 27 );		/* EDGE = 0 (CAP/MAT singal falling,trigger A/D
				conversion) */
    AD1CR = ( 0x01 << 0 ) | 	// SEL=1,select channel 0, 0 to 7 on ADC1
    1050:	e5843000 	str	r3, [r4]
	( 0 << 22 ) |  		// TEST1:0 = 00
	( 0 << 24 ) |  		// START = 0 A/D conversion stops
	( 0 << 27 );		/* EDGE = 0 (CAP/MAT singal falling,trigger A/D
				conversion) */
    /* If POLLING, no need to do the following */
    return (TRUE);
    1054:	e3a03001 	mov	r3, #1
}
    1058:	e1a00003 	mov	r0, r3
    105c:	e24bd008 	sub	sp, fp, #8
    1060:	e8bd4810 	pop	{r4, fp, lr}
    1064:	e12fff1e 	bx	lr

00001068 <ADC0Read>:
** parameters:			Channel number
** Returned value:		Value read, if interrupt driven, return channel #
**
*****************************************************************************/
uint32_t ADC0Read( uint8_t channelNum )
{
    1068:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
    106c:	e28db000 	add	fp, sp, #0
    1070:	e24dd014 	sub	sp, sp, #20
    1074:	e1a03000 	mov	r3, r0
    1078:	e54b300d 	strb	r3, [fp, #-13]
#if !ADC_INTERRUPT_FLAG
    uint32_t regVal, ADC_Data;
#endif

    /* channel number is 0 through 7 */
    if ( channelNum >= ADC_NUM )
    107c:	e55b300d 	ldrb	r3, [fp, #-13]
    1080:	e3530007 	cmp	r3, #7
    1084:	9a000001 	bls	1090 <ADC0Read+0x28>
    {
	channelNum = 0;		/* reset channel number to 0 */
    1088:	e3a03000 	mov	r3, #0
    108c:	e54b300d 	strb	r3, [fp, #-13]
    }
    AD0CR &= 0xFFFFFF00;
    1090:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    1094:	e283390d 	add	r3, r3, #212992	; 0x34000
    1098:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    109c:	e282290d 	add	r2, r2, #212992	; 0x34000
    10a0:	e5922000 	ldr	r2, [r2]
    10a4:	e3c220ff 	bic	r2, r2, #255	; 0xff
    10a8:	e5832000 	str	r2, [r3]
    AD0CR |= (1 << 24) | (1 << channelNum);
    10ac:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    10b0:	e283390d 	add	r3, r3, #212992	; 0x34000
    10b4:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    10b8:	e282290d 	add	r2, r2, #212992	; 0x34000
    10bc:	e5921000 	ldr	r1, [r2]
    10c0:	e55b200d 	ldrb	r2, [fp, #-13]
    10c4:	e3a00001 	mov	r0, #1
    10c8:	e1a02210 	lsl	r2, r0, r2
    10cc:	e1812002 	orr	r2, r1, r2
    10d0:	e3822401 	orr	r2, r2, #16777216	; 0x1000000
    10d4:	e5832000 	str	r2, [r3]
    10d8:	ea000000 	b	10e0 <ADC0Read+0x78>
				/* read result of A/D conversion */
    	if ( regVal & ADC_DONE )
    	{
    		break;
    	}
    }
    10dc:	e1a00000 	nop			; (mov r0, r0)
				/* switch channel,start A/D convert */
#if !ADC_INTERRUPT_FLAG
    while ( 1 )			/* wait until end of A/D convert */
    {
    	regVal = *(volatile unsigned long *)(AD0_BASE_ADDR
			+ ADC_OFFSET + ADC_INDEX * channelNum);
    10e0:	e55b300d 	ldrb	r3, [fp, #-13]
    10e4:	e283330e 	add	r3, r3, #939524096	; 0x38000000
    10e8:	e2833a0d 	add	r3, r3, #53248	; 0xd000
    10ec:	e2833004 	add	r3, r3, #4
    10f0:	e1a03103 	lsl	r3, r3, #2
    AD0CR |= (1 << 24) | (1 << channelNum);
				/* switch channel,start A/D convert */
#if !ADC_INTERRUPT_FLAG
    while ( 1 )			/* wait until end of A/D convert */
    {
    	regVal = *(volatile unsigned long *)(AD0_BASE_ADDR
    10f4:	e5933000 	ldr	r3, [r3]
    10f8:	e50b3008 	str	r3, [fp, #-8]
			+ ADC_OFFSET + ADC_INDEX * channelNum);
				/* read result of A/D conversion */
    	if ( regVal & ADC_DONE )
    10fc:	e51b3008 	ldr	r3, [fp, #-8]
    1100:	e3530000 	cmp	r3, #0
    1104:	aafffff4 	bge	10dc <ADC0Read+0x74>
    	{
    		break;
    	}
    }

    AD0CR &= 0xF8FFFFFF;	/* stop ADC now */
    1108:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    110c:	e283390d 	add	r3, r3, #212992	; 0x34000
    1110:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    1114:	e282290d 	add	r2, r2, #212992	; 0x34000
    1118:	e5922000 	ldr	r2, [r2]
    111c:	e3c22407 	bic	r2, r2, #117440512	; 0x7000000
    1120:	e5832000 	str	r2, [r3]
    if ( regVal & ADC_OVERRUN )	/* save data when it's not overrun otherwise, return zero */{
    1124:	e51b3008 	ldr	r3, [fp, #-8]
    1128:	e2033101 	and	r3, r3, #1073741824	; 0x40000000
    112c:	e3530000 	cmp	r3, #0
    1130:	0a000001 	beq	113c <ADC0Read+0xd4>
    	return ( 0 );
    1134:	e3a03000 	mov	r3, #0
    1138:	ea000005 	b	1154 <ADC0Read+0xec>
    }

    ADC_Data = ( regVal >> 6 ) & 0x3FF;
    113c:	e51b3008 	ldr	r3, [fp, #-8]
    1140:	e1a03323 	lsr	r3, r3, #6
    1144:	e1a03b03 	lsl	r3, r3, #22
    1148:	e1a03b23 	lsr	r3, r3, #22
    114c:	e50b300c 	str	r3, [fp, #-12]
    return ( ADC_Data );	/* return A/D conversion value */
    1150:	e51b300c 	ldr	r3, [fp, #-12]
#else
    return ( channelNum );	/* if it's interrupt driven, the
				ADC reading is done inside the handler.
				so, return channel number */
#endif
}
    1154:	e1a00003 	mov	r0, r3
    1158:	e28bd000 	add	sp, fp, #0
    115c:	e8bd0800 	pop	{fp}
    1160:	e12fff1e 	bx	lr

00001164 <ADC1Read>:
** parameters:			Channel number
** Returned value:		Value read, if interrupt driven, return channel #
**
*****************************************************************************/
uint32_t ADC1Read( uint8_t channelNum )
{
    1164:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
    1168:	e28db000 	add	fp, sp, #0
    116c:	e24dd014 	sub	sp, sp, #20
    1170:	e1a03000 	mov	r3, r0
    1174:	e54b300d 	strb	r3, [fp, #-13]
    uint32_t regVal;
    uint32_t ADC_Data;
#endif

    /* channel number is 0 through 7 */
    if ( channelNum >= ADC_NUM )
    1178:	e55b300d 	ldrb	r3, [fp, #-13]
    117c:	e3530007 	cmp	r3, #7
    1180:	9a000001 	bls	118c <ADC1Read+0x28>
    {
	channelNum = 0;		/* reset channel number to 0 */
    1184:	e3a03000 	mov	r3, #0
    1188:	e54b300d 	strb	r3, [fp, #-13]
    }
    AD1CR &= 0xFFFFFF00;
    118c:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    1190:	e2833806 	add	r3, r3, #393216	; 0x60000
    1194:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    1198:	e2822806 	add	r2, r2, #393216	; 0x60000
    119c:	e5922000 	ldr	r2, [r2]
    11a0:	e3c220ff 	bic	r2, r2, #255	; 0xff
    11a4:	e5832000 	str	r2, [r3]
    AD1CR |= (1 << 24) | (1 << channelNum);
    11a8:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    11ac:	e2833806 	add	r3, r3, #393216	; 0x60000
    11b0:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    11b4:	e2822806 	add	r2, r2, #393216	; 0x60000
    11b8:	e5921000 	ldr	r1, [r2]
    11bc:	e55b200d 	ldrb	r2, [fp, #-13]
    11c0:	e3a00001 	mov	r0, #1
    11c4:	e1a02210 	lsl	r2, r0, r2
    11c8:	e1812002 	orr	r2, r1, r2
    11cc:	e3822401 	orr	r2, r2, #16777216	; 0x1000000
    11d0:	e5832000 	str	r2, [r3]
    11d4:	ea000000 	b	11dc <ADC1Read+0x78>
				/* read result of A/D conversion */
	if ( regVal & ADC_DONE )
	{
	    break;
	}
    }
    11d8:	e1a00000 	nop			; (mov r0, r0)
				/* switch channel,start A/D convert */
#if !ADC_INTERRUPT_FLAG
    while ( 1 )			/* wait until end of A/D convert */
    {
	regVal = *(volatile unsigned long *)(AD1_BASE_ADDR
			+ ADC_OFFSET + ADC_INDEX * channelNum);
    11dc:	e55b300d 	ldrb	r3, [fp, #-13]
    11e0:	e283330e 	add	r3, r3, #939524096	; 0x38000000
    11e4:	e2833906 	add	r3, r3, #98304	; 0x18000
    11e8:	e2833004 	add	r3, r3, #4
    11ec:	e1a03103 	lsl	r3, r3, #2
    AD1CR |= (1 << 24) | (1 << channelNum);
				/* switch channel,start A/D convert */
#if !ADC_INTERRUPT_FLAG
    while ( 1 )			/* wait until end of A/D convert */
    {
	regVal = *(volatile unsigned long *)(AD1_BASE_ADDR
    11f0:	e5933000 	ldr	r3, [r3]
    11f4:	e50b3008 	str	r3, [fp, #-8]
			+ ADC_OFFSET + ADC_INDEX * channelNum);
				/* read result of A/D conversion */
	if ( regVal & ADC_DONE )
    11f8:	e51b3008 	ldr	r3, [fp, #-8]
    11fc:	e3530000 	cmp	r3, #0
    1200:	aafffff4 	bge	11d8 <ADC1Read+0x74>
	{
	    break;
	}
    }

    AD1CR &= 0xF8FFFFFF;	/* stop ADC now */
    1204:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    1208:	e2833806 	add	r3, r3, #393216	; 0x60000
    120c:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    1210:	e2822806 	add	r2, r2, #393216	; 0x60000
    1214:	e5922000 	ldr	r2, [r2]
    1218:	e3c22407 	bic	r2, r2, #117440512	; 0x7000000
    121c:	e5832000 	str	r2, [r3]
    if ( regVal & ADC_OVERRUN )	/* save data when it's not overrun
    1220:	e51b3008 	ldr	r3, [fp, #-8]
    1224:	e2033101 	and	r3, r3, #1073741824	; 0x40000000
    1228:	e3530000 	cmp	r3, #0
    122c:	0a000001 	beq	1238 <ADC1Read+0xd4>
				otherwise, return zero */
    {
	return ( 0 );
    1230:	e3a03000 	mov	r3, #0
    1234:	ea000005 	b	1250 <ADC1Read+0xec>
    }

    ADC_Data = ( regVal >> 6 ) & 0x3FF;
    1238:	e51b3008 	ldr	r3, [fp, #-8]
    123c:	e1a03323 	lsr	r3, r3, #6
    1240:	e1a03b03 	lsl	r3, r3, #22
    1244:	e1a03b23 	lsr	r3, r3, #22
    1248:	e50b300c 	str	r3, [fp, #-12]
    return ( ADC_Data );	/* return A/D conversion value */
    124c:	e51b300c 	ldr	r3, [fp, #-12]
#else
    return ( channelNum );
#endif
}
    1250:	e1a00003 	mov	r0, r3
    1254:	e28bd000 	add	sp, fp, #0
    1258:	e8bd0800 	pop	{fp}
    125c:	e12fff1e 	bx	lr

00001260 <cpu_init>:
/*------------------------------------------------------------------------------------*/

/***************************************************************************/
/*  Função que inicializa o microcontrolador                               */
/***************************************************************************/
void cpu_init(void)  {
    1260:	e92d4800 	push	{fp, lr}
    1264:	e28db004 	add	fp, sp, #4

    PLLCFG= cpuMHz;  // Configura o clock da CPU do ARM
    1268:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    126c:	e283397f 	add	r3, r3, #2080768	; 0x1fc000
    1270:	e2833084 	add	r3, r3, #132	; 0x84
    1274:	e3a02024 	mov	r2, #36	; 0x24
    1278:	e5832000 	str	r2, [r3]

    feed();
    127c:	eb000028 	bl	1324 <feed>

    // Enabling the PLL */
    PLLCON=0x1;
    1280:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    1284:	e283397f 	add	r3, r3, #2080768	; 0x1fc000
    1288:	e2833080 	add	r3, r3, #128	; 0x80
    128c:	e3a02001 	mov	r2, #1
    1290:	e5832000 	str	r2, [r3]
    feed();
    1294:	eb000022 	bl	1324 <feed>

    // Wait for the PLL to lock to set frequency
    while(!(PLLSTAT & PLOCK)) ;
    1298:	e1a00000 	nop			; (mov r0, r0)
    129c:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    12a0:	e283397f 	add	r3, r3, #2080768	; 0x1fc000
    12a4:	e2833088 	add	r3, r3, #136	; 0x88
    12a8:	e5933000 	ldr	r3, [r3]
    12ac:	e2033b01 	and	r3, r3, #1024	; 0x400
    12b0:	e3530000 	cmp	r3, #0
    12b4:	0afffff8 	beq	129c <cpu_init+0x3c>

    // Connect the PLL as the clock source
    PLLCON=0x3;
    12b8:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    12bc:	e283397f 	add	r3, r3, #2080768	; 0x1fc000
    12c0:	e2833080 	add	r3, r3, #128	; 0x80
    12c4:	e3a02003 	mov	r2, #3
    12c8:	e5832000 	str	r2, [r3]
    feed();
    12cc:	eb000014 	bl	1324 <feed>

    // Enabling MAM and setting number of clocks used for Flash memory fetch (4 cclks in this case)
    MAMCR=0x2;
    12d0:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    12d4:	e283397f 	add	r3, r3, #2080768	; 0x1fc000
    12d8:	e3a02002 	mov	r2, #2
    12dc:	e5832000 	str	r2, [r3]
    MAMTIM=0x4;
    12e0:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
    12e4:	e283397f 	add	r3, r3, #2080768	; 0x1fc000
    12e8:	e3a02004 	mov	r2, #4
    12ec:	e5832000 	str	r2, [r3]

    // Configura o clock dos periféricos (pclk) de acordo com o clock do processador (cclk)
    VPBDIV=bus_freq; // Configura a frequência do barramento dos periféricos
    12f0:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    12f4:	e283397f 	add	r3, r3, #2080768	; 0x1fc000
    12f8:	e2833c01 	add	r3, r3, #256	; 0x100
    12fc:	e3a02001 	mov	r2, #1
    1300:	e5832000 	str	r2, [r3]

    // maps interrupt vector to flash
    MEMMAP = MEMMAP_USER_FLASH_MODE;
    1304:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    1308:	e283397f 	add	r3, r3, #2080768	; 0x1fc000
    130c:	e2833040 	add	r3, r3, #64	; 0x40
    1310:	e3a02001 	mov	r2, #1
    1314:	e5832000 	str	r2, [r3]
    //  VICProtection = 0;              // VIC registers can be accessed in User or
    //									  // privileged mode
    //  VICVectAddr = 0;                // Clear interrupt
    //  VICDefVectAddr = 0;             // Clear address of the default ISR

}
    1318:	e24bd004 	sub	sp, fp, #4
    131c:	e8bd4800 	pop	{fp, lr}
    1320:	e12fff1e 	bx	lr

00001324 <feed>:
 * O microcontrolador implementa isso como forma de segurança extra
 * no caso de inadvertidamente o código alterar a configuração do PLL      */
/***************************************************************************/

void feed(void)
{
    1324:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
    1328:	e28db000 	add	fp, sp, #0
	PLLFEED=0xAA; // olhar no datasheet
    132c:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    1330:	e283397f 	add	r3, r3, #2080768	; 0x1fc000
    1334:	e283308c 	add	r3, r3, #140	; 0x8c
    1338:	e3a020aa 	mov	r2, #170	; 0xaa
    133c:	e5832000 	str	r2, [r3]
	PLLFEED=0x55;
    1340:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    1344:	e283397f 	add	r3, r3, #2080768	; 0x1fc000
    1348:	e283308c 	add	r3, r3, #140	; 0x8c
    134c:	e3a02055 	mov	r2, #85	; 0x55
    1350:	e5832000 	str	r2, [r3]
}
    1354:	e28bd000 	add	sp, fp, #0
    1358:	e8bd0800 	pop	{fp}
    135c:	e12fff1e 	bx	lr

00001360 <GPIO_Init>:
 * 	 	 Returns: Void
 * 	 Description: Sets P0.6, P0.9, P0.17, P0.19, P0.22, P0.23, P1.17, P1.19, P1.21 as GPIO
***************************************************************************************/

void GPIO_Init()
{
    1360:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
    1364:	e28db000 	add	fp, sp, #0
	//Setting GPIO Port 0.19 function: Sets P0.19 with value 00 for Bits 7 and 6 (PINSEL1)
	//P0.19      EXT1-20		EXT1 8
	//PINSEL1 &= ~((1<<6)|(1<<7));
	//IODIR0 |= (1<<19);	//Setting P0.19 as output

	PINSEL0 &= ~((1<<13)|(1<<12)); //Setting GPIO P0.6  Function ->
    1368:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    136c:	e283390b 	add	r3, r3, #180224	; 0x2c000
    1370:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    1374:	e282290b 	add	r2, r2, #180224	; 0x2c000
    1378:	e5922000 	ldr	r2, [r2]
    137c:	e3c22a03 	bic	r2, r2, #12288	; 0x3000
    1380:	e5832000 	str	r2, [r3]
	PINSEL0 &= ~((1<<19)|(1<<18)); //Setting GPIO P0.9  Function -> Input 1B (DOF1)
    1384:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    1388:	e283390b 	add	r3, r3, #180224	; 0x2c000
    138c:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    1390:	e282290b 	add	r2, r2, #180224	; 0x2c000
    1394:	e5922000 	ldr	r2, [r2]
    1398:	e3c22703 	bic	r2, r2, #786432	; 0xc0000
    139c:	e5832000 	str	r2, [r3]
	PINSEL1 &= ~((1<<3) |(1<<2) ); //Setting GPIO P0.17 Function ->
    13a0:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
    13a4:	e283390b 	add	r3, r3, #180224	; 0x2c000
    13a8:	e3a0224e 	mov	r2, #-536870908	; 0xe0000004
    13ac:	e282290b 	add	r2, r2, #180224	; 0x2c000
    13b0:	e5922000 	ldr	r2, [r2]
    13b4:	e3c2200c 	bic	r2, r2, #12
    13b8:	e5832000 	str	r2, [r3]
	PINSEL1 &= ~((1<<7) |(1<<6) ); //Setting GPIO P0.19 Function ->
    13bc:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
    13c0:	e283390b 	add	r3, r3, #180224	; 0x2c000
    13c4:	e3a0224e 	mov	r2, #-536870908	; 0xe0000004
    13c8:	e282290b 	add	r2, r2, #180224	; 0x2c000
    13cc:	e5922000 	ldr	r2, [r2]
    13d0:	e3c220c0 	bic	r2, r2, #192	; 0xc0
    13d4:	e5832000 	str	r2, [r3]
	PINSEL1 &= ~((1<<13)|(1<<12)); //Setting GPIO P0.22 Function ->
    13d8:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
    13dc:	e283390b 	add	r3, r3, #180224	; 0x2c000
    13e0:	e3a0224e 	mov	r2, #-536870908	; 0xe0000004
    13e4:	e282290b 	add	r2, r2, #180224	; 0x2c000
    13e8:	e5922000 	ldr	r2, [r2]
    13ec:	e3c22a03 	bic	r2, r2, #12288	; 0x3000
    13f0:	e5832000 	str	r2, [r3]
	PINSEL1 &= ~((1<<15)|(1<<14)); //Setting GPIO P0.23 Function ->
    13f4:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
    13f8:	e283390b 	add	r3, r3, #180224	; 0x2c000
    13fc:	e3a0224e 	mov	r2, #-536870908	; 0xe0000004
    1400:	e282290b 	add	r2, r2, #180224	; 0x2c000
    1404:	e5922000 	ldr	r2, [r2]
    1408:	e3c22903 	bic	r2, r2, #49152	; 0xc000
    140c:	e5832000 	str	r2, [r3]
//	PINSEL2 &= ~(1<<3);// Setting GPIO P1.25-16 Function -> Input 4, 5, 6 (DOF 4, 5, 6)

	IODIR0 |= (1<<6);  //Input 1A (DOF1)
    1410:	e3a0328e 	mov	r3, #-536870904	; 0xe0000008
    1414:	e283390a 	add	r3, r3, #163840	; 0x28000
    1418:	e3a0228e 	mov	r2, #-536870904	; 0xe0000008
    141c:	e282290a 	add	r2, r2, #163840	; 0x28000
    1420:	e5922000 	ldr	r2, [r2]
    1424:	e3822040 	orr	r2, r2, #64	; 0x40
    1428:	e5832000 	str	r2, [r3]
	IODIR0 |= (1<<9);  //Input 1B (DOF1)
    142c:	e3a0328e 	mov	r3, #-536870904	; 0xe0000008
    1430:	e283390a 	add	r3, r3, #163840	; 0x28000
    1434:	e3a0228e 	mov	r2, #-536870904	; 0xe0000008
    1438:	e282290a 	add	r2, r2, #163840	; 0x28000
    143c:	e5922000 	ldr	r2, [r2]
    1440:	e3822c02 	orr	r2, r2, #512	; 0x200
    1444:	e5832000 	str	r2, [r3]
	IODIR0 |= (1<<17); //Input 2A (DOF2)
    1448:	e3a0328e 	mov	r3, #-536870904	; 0xe0000008
    144c:	e283390a 	add	r3, r3, #163840	; 0x28000
    1450:	e3a0228e 	mov	r2, #-536870904	; 0xe0000008
    1454:	e282290a 	add	r2, r2, #163840	; 0x28000
    1458:	e5922000 	ldr	r2, [r2]
    145c:	e3822802 	orr	r2, r2, #131072	; 0x20000
    1460:	e5832000 	str	r2, [r3]
	IODIR0 |= (1<<19); //Input 2B (DOF2)
    1464:	e3a0328e 	mov	r3, #-536870904	; 0xe0000008
    1468:	e283390a 	add	r3, r3, #163840	; 0x28000
    146c:	e3a0228e 	mov	r2, #-536870904	; 0xe0000008
    1470:	e282290a 	add	r2, r2, #163840	; 0x28000
    1474:	e5922000 	ldr	r2, [r2]
    1478:	e3822702 	orr	r2, r2, #524288	; 0x80000
    147c:	e5832000 	str	r2, [r3]
	IODIR0 |= (1<<22); //Input 3A (DOF3)
    1480:	e3a0328e 	mov	r3, #-536870904	; 0xe0000008
    1484:	e283390a 	add	r3, r3, #163840	; 0x28000
    1488:	e3a0228e 	mov	r2, #-536870904	; 0xe0000008
    148c:	e282290a 	add	r2, r2, #163840	; 0x28000
    1490:	e5922000 	ldr	r2, [r2]
    1494:	e3822501 	orr	r2, r2, #4194304	; 0x400000
    1498:	e5832000 	str	r2, [r3]
	IODIR0 |= (1<<23); //Input 3B (DOF3)
    149c:	e3a0328e 	mov	r3, #-536870904	; 0xe0000008
    14a0:	e283390a 	add	r3, r3, #163840	; 0x28000
    14a4:	e3a0228e 	mov	r2, #-536870904	; 0xe0000008
    14a8:	e282290a 	add	r2, r2, #163840	; 0x28000
    14ac:	e5922000 	ldr	r2, [r2]
    14b0:	e3822502 	orr	r2, r2, #8388608	; 0x800000
    14b4:	e5832000 	str	r2, [r3]
//	IODIR1 |= (1<<17); //Input 4 (DOF4)
//	IODIR1 |= (1<<19); //Input 6 (DOF6)
//	IODIR1 |= (1<<21); //Input 5 (DOF5)
}
    14b8:	e28bd000 	add	sp, fp, #0
    14bc:	e8bd0800 	pop	{fp}
    14c0:	e12fff1e 	bx	lr

000014c4 <printchar>:

int iprintf(const char *format, ...);
int isprintf(char *out, const char *format, ...);

static void printchar(char **str, int c)
{
    14c4:	e92d4800 	push	{fp, lr}
    14c8:	e28db004 	add	fp, sp, #4
    14cc:	e24dd008 	sub	sp, sp, #8
    14d0:	e50b0008 	str	r0, [fp, #-8]
    14d4:	e50b100c 	str	r1, [fp, #-12]
	if (str) {
    14d8:	e51b3008 	ldr	r3, [fp, #-8]
    14dc:	e3530000 	cmp	r3, #0
    14e0:	0a00000a 	beq	1510 <printchar+0x4c>
		**str = c;
    14e4:	e51b3008 	ldr	r3, [fp, #-8]
    14e8:	e5933000 	ldr	r3, [r3]
    14ec:	e51b200c 	ldr	r2, [fp, #-12]
    14f0:	e20220ff 	and	r2, r2, #255	; 0xff
    14f4:	e5c32000 	strb	r2, [r3]
		++(*str);
    14f8:	e51b3008 	ldr	r3, [fp, #-8]
    14fc:	e5933000 	ldr	r3, [r3]
    1500:	e2832001 	add	r2, r3, #1
    1504:	e51b3008 	ldr	r3, [fp, #-8]
    1508:	e5832000 	str	r2, [r3]
    150c:	ea000003 	b	1520 <printchar+0x5c>
	}
	else
	{
		UART_putc(c);
    1510:	e51b300c 	ldr	r3, [fp, #-12]
    1514:	e20330ff 	and	r3, r3, #255	; 0xff
    1518:	e1a00003 	mov	r0, r3
    151c:	eb000395 	bl	2378 <UART_putc>
	}
}
    1520:	e24bd004 	sub	sp, fp, #4
    1524:	e8bd4800 	pop	{fp, lr}
    1528:	e12fff1e 	bx	lr

0000152c <prints>:

#define PAD_RIGHT 1
#define PAD_ZERO 2

static int prints(char **out, const char *string, int width, int pad)
{
    152c:	e92d48f0 	push	{r4, r5, r6, r7, fp, lr}
    1530:	e28db014 	add	fp, sp, #20
    1534:	e24dd010 	sub	sp, sp, #16
    1538:	e50b0018 	str	r0, [fp, #-24]
    153c:	e50b101c 	str	r1, [fp, #-28]
    1540:	e50b2020 	str	r2, [fp, #-32]
    1544:	e50b3024 	str	r3, [fp, #-36]	; 0x24
	register int pc = 0, padchar = ' ';
    1548:	e3a04000 	mov	r4, #0
    154c:	e3a06020 	mov	r6, #32

	if (width > 0) {
    1550:	e51b3020 	ldr	r3, [fp, #-32]
    1554:	e3530000 	cmp	r3, #0
    1558:	da000015 	ble	15b4 <prints+0x88>
		register int len = 0;
    155c:	e3a05000 	mov	r5, #0
		register const char *ptr;
		for (ptr = string; *ptr; ++ptr) ++len;
    1560:	e51b701c 	ldr	r7, [fp, #-28]
    1564:	ea000001 	b	1570 <prints+0x44>
    1568:	e2855001 	add	r5, r5, #1
    156c:	e2877001 	add	r7, r7, #1
    1570:	e5d73000 	ldrb	r3, [r7]
    1574:	e3530000 	cmp	r3, #0
    1578:	1afffffa 	bne	1568 <prints+0x3c>
		if (len >= width) width = 0;
    157c:	e51b3020 	ldr	r3, [fp, #-32]
    1580:	e1550003 	cmp	r5, r3
    1584:	ba000002 	blt	1594 <prints+0x68>
    1588:	e3a03000 	mov	r3, #0
    158c:	e50b3020 	str	r3, [fp, #-32]
    1590:	ea000002 	b	15a0 <prints+0x74>
		else width -= len;
    1594:	e51b3020 	ldr	r3, [fp, #-32]
    1598:	e0653003 	rsb	r3, r5, r3
    159c:	e50b3020 	str	r3, [fp, #-32]
		if (pad & PAD_ZERO) padchar = '0';
    15a0:	e51b3024 	ldr	r3, [fp, #-36]	; 0x24
    15a4:	e2033002 	and	r3, r3, #2
    15a8:	e3530000 	cmp	r3, #0
    15ac:	0a000000 	beq	15b4 <prints+0x88>
    15b0:	e3a06030 	mov	r6, #48	; 0x30
	}
	if (!(pad & PAD_RIGHT)) {
    15b4:	e51b3024 	ldr	r3, [fp, #-36]	; 0x24
    15b8:	e2033001 	and	r3, r3, #1
    15bc:	e3530000 	cmp	r3, #0
    15c0:	1a000015 	bne	161c <prints+0xf0>
		for ( ; width > 0; --width) {
    15c4:	ea000006 	b	15e4 <prints+0xb8>
			printchar (out, padchar);
    15c8:	e51b0018 	ldr	r0, [fp, #-24]
    15cc:	e1a01006 	mov	r1, r6
    15d0:	ebffffbb 	bl	14c4 <printchar>
			++pc;
    15d4:	e2844001 	add	r4, r4, #1
		if (len >= width) width = 0;
		else width -= len;
		if (pad & PAD_ZERO) padchar = '0';
	}
	if (!(pad & PAD_RIGHT)) {
		for ( ; width > 0; --width) {
    15d8:	e51b3020 	ldr	r3, [fp, #-32]
    15dc:	e2433001 	sub	r3, r3, #1
    15e0:	e50b3020 	str	r3, [fp, #-32]
    15e4:	e51b3020 	ldr	r3, [fp, #-32]
    15e8:	e3530000 	cmp	r3, #0
    15ec:	cafffff5 	bgt	15c8 <prints+0x9c>
			printchar (out, padchar);
			++pc;
		}
	}
	for ( ; *string ; ++string) {
    15f0:	ea00000a 	b	1620 <prints+0xf4>
		printchar (out, *string);
    15f4:	e51b301c 	ldr	r3, [fp, #-28]
    15f8:	e5d33000 	ldrb	r3, [r3]
    15fc:	e51b0018 	ldr	r0, [fp, #-24]
    1600:	e1a01003 	mov	r1, r3
    1604:	ebffffae 	bl	14c4 <printchar>
		++pc;
    1608:	e2844001 	add	r4, r4, #1
		for ( ; width > 0; --width) {
			printchar (out, padchar);
			++pc;
		}
	}
	for ( ; *string ; ++string) {
    160c:	e51b301c 	ldr	r3, [fp, #-28]
    1610:	e2833001 	add	r3, r3, #1
    1614:	e50b301c 	str	r3, [fp, #-28]
    1618:	ea000000 	b	1620 <prints+0xf4>
    161c:	e1a00000 	nop			; (mov r0, r0)
    1620:	e51b301c 	ldr	r3, [fp, #-28]
    1624:	e5d33000 	ldrb	r3, [r3]
    1628:	e3530000 	cmp	r3, #0
    162c:	1afffff0 	bne	15f4 <prints+0xc8>
		printchar (out, *string);
		++pc;
	}
	for ( ; width > 0; --width) {
    1630:	ea000006 	b	1650 <prints+0x124>
		printchar (out, padchar);
    1634:	e51b0018 	ldr	r0, [fp, #-24]
    1638:	e1a01006 	mov	r1, r6
    163c:	ebffffa0 	bl	14c4 <printchar>
		++pc;
    1640:	e2844001 	add	r4, r4, #1
	}
	for ( ; *string ; ++string) {
		printchar (out, *string);
		++pc;
	}
	for ( ; width > 0; --width) {
    1644:	e51b3020 	ldr	r3, [fp, #-32]
    1648:	e2433001 	sub	r3, r3, #1
    164c:	e50b3020 	str	r3, [fp, #-32]
    1650:	e51b3020 	ldr	r3, [fp, #-32]
    1654:	e3530000 	cmp	r3, #0
    1658:	cafffff5 	bgt	1634 <prints+0x108>
		printchar (out, padchar);
		++pc;
	}

	return pc;
    165c:	e1a03004 	mov	r3, r4
}
    1660:	e1a00003 	mov	r0, r3
    1664:	e24bd014 	sub	sp, fp, #20
    1668:	e8bd48f0 	pop	{r4, r5, r6, r7, fp, lr}
    166c:	e12fff1e 	bx	lr

00001670 <printi>:

/* the following should be enough for 32 bit int */
#define PRINT_BUF_LEN 12

static int printi(char **out, int i, int b, int sg, int width, int pad, int letbase)
{
    1670:	e92d49f0 	push	{r4, r5, r6, r7, r8, fp, lr}
    1674:	e28db018 	add	fp, sp, #24
    1678:	e24dd024 	sub	sp, sp, #36	; 0x24
    167c:	e50b0030 	str	r0, [fp, #-48]	; 0x30
    1680:	e50b1034 	str	r1, [fp, #-52]	; 0x34
    1684:	e50b2038 	str	r2, [fp, #-56]	; 0x38
    1688:	e50b303c 	str	r3, [fp, #-60]	; 0x3c
	char print_buf[PRINT_BUF_LEN];
	register char *s;
	register int t, neg = 0, pc = 0;
    168c:	e3a08000 	mov	r8, #0
    1690:	e3a07000 	mov	r7, #0
	register unsigned int u = i;
    1694:	e51b5034 	ldr	r5, [fp, #-52]	; 0x34

	if (i == 0) {
    1698:	e51b3034 	ldr	r3, [fp, #-52]	; 0x34
    169c:	e3530000 	cmp	r3, #0
    16a0:	1a00000b 	bne	16d4 <printi+0x64>
		print_buf[0] = '0';
    16a4:	e3a03030 	mov	r3, #48	; 0x30
    16a8:	e54b3028 	strb	r3, [fp, #-40]	; 0x28
		print_buf[1] = '\0';
    16ac:	e3a03000 	mov	r3, #0
    16b0:	e54b3027 	strb	r3, [fp, #-39]	; 0x27
		return prints (out, print_buf, width, pad);
    16b4:	e24b3028 	sub	r3, fp, #40	; 0x28
    16b8:	e51b0030 	ldr	r0, [fp, #-48]	; 0x30
    16bc:	e1a01003 	mov	r1, r3
    16c0:	e59b2004 	ldr	r2, [fp, #4]
    16c4:	e59b3008 	ldr	r3, [fp, #8]
    16c8:	ebffff97 	bl	152c <prints>
    16cc:	e1a03000 	mov	r3, r0
    16d0:	ea000044 	b	17e8 <printi+0x178>
	}

	if (sg && b == 10 && i < 0) {
    16d4:	e51b303c 	ldr	r3, [fp, #-60]	; 0x3c
    16d8:	e3530000 	cmp	r3, #0
    16dc:	0a000009 	beq	1708 <printi+0x98>
    16e0:	e51b3038 	ldr	r3, [fp, #-56]	; 0x38
    16e4:	e353000a 	cmp	r3, #10
    16e8:	1a000006 	bne	1708 <printi+0x98>
    16ec:	e51b3034 	ldr	r3, [fp, #-52]	; 0x34
    16f0:	e3530000 	cmp	r3, #0
    16f4:	aa000003 	bge	1708 <printi+0x98>
		neg = 1;
    16f8:	e3a08001 	mov	r8, #1
		u = -i;
    16fc:	e51b3034 	ldr	r3, [fp, #-52]	; 0x34
    1700:	e2633000 	rsb	r3, r3, #0
    1704:	e1a05003 	mov	r5, r3
	}

	s = print_buf + PRINT_BUF_LEN-1;
    1708:	e24b3028 	sub	r3, fp, #40	; 0x28
    170c:	e283400b 	add	r4, r3, #11
	*s = '\0';
    1710:	e3a03000 	mov	r3, #0
    1714:	e5c43000 	strb	r3, [r4]

	while (u) {
    1718:	ea000015 	b	1774 <printi+0x104>
		t = u % b;
    171c:	e51b3038 	ldr	r3, [fp, #-56]	; 0x38
    1720:	e1a00005 	mov	r0, r5
    1724:	e1a01003 	mov	r1, r3
    1728:	eb0003da 	bl	2698 <__aeabi_uidivmod>
    172c:	e1a03001 	mov	r3, r1
    1730:	e1a06003 	mov	r6, r3
		if( t >= 10 )
    1734:	e3560009 	cmp	r6, #9
    1738:	da000002 	ble	1748 <printi+0xd8>
			t += letbase - '0' - 10;
    173c:	e59b300c 	ldr	r3, [fp, #12]
    1740:	e243303a 	sub	r3, r3, #58	; 0x3a
    1744:	e0866003 	add	r6, r6, r3
		*--s = t + '0';
    1748:	e2444001 	sub	r4, r4, #1
    174c:	e20630ff 	and	r3, r6, #255	; 0xff
    1750:	e2833030 	add	r3, r3, #48	; 0x30
    1754:	e20330ff 	and	r3, r3, #255	; 0xff
    1758:	e5c43000 	strb	r3, [r4]
		u /= b;
    175c:	e51b3038 	ldr	r3, [fp, #-56]	; 0x38
    1760:	e1a00005 	mov	r0, r5
    1764:	e1a01003 	mov	r1, r3
    1768:	eb00038d 	bl	25a4 <__aeabi_uidiv>
    176c:	e1a03000 	mov	r3, r0
    1770:	e1a05003 	mov	r5, r3
	}

	s = print_buf + PRINT_BUF_LEN-1;
	*s = '\0';

	while (u) {
    1774:	e3550000 	cmp	r5, #0
    1778:	1affffe7 	bne	171c <printi+0xac>
			t += letbase - '0' - 10;
		*--s = t + '0';
		u /= b;
	}

	if (neg) {
    177c:	e3580000 	cmp	r8, #0
    1780:	0a000011 	beq	17cc <printi+0x15c>
		if( width && (pad & PAD_ZERO) ) {
    1784:	e59b3004 	ldr	r3, [fp, #4]
    1788:	e3530000 	cmp	r3, #0
    178c:	0a00000b 	beq	17c0 <printi+0x150>
    1790:	e59b3008 	ldr	r3, [fp, #8]
    1794:	e2033002 	and	r3, r3, #2
    1798:	e3530000 	cmp	r3, #0
    179c:	0a000007 	beq	17c0 <printi+0x150>
			printchar (out, '-');
    17a0:	e51b0030 	ldr	r0, [fp, #-48]	; 0x30
    17a4:	e3a0102d 	mov	r1, #45	; 0x2d
    17a8:	ebffff45 	bl	14c4 <printchar>
			++pc;
    17ac:	e2877001 	add	r7, r7, #1
			--width;
    17b0:	e59b3004 	ldr	r3, [fp, #4]
    17b4:	e2433001 	sub	r3, r3, #1
    17b8:	e58b3004 	str	r3, [fp, #4]
    17bc:	ea000002 	b	17cc <printi+0x15c>
		}
		else {
			*--s = '-';
    17c0:	e2444001 	sub	r4, r4, #1
    17c4:	e3a0302d 	mov	r3, #45	; 0x2d
    17c8:	e5c43000 	strb	r3, [r4]
		}
	}

	return pc + prints (out, s, width, pad);
    17cc:	e51b0030 	ldr	r0, [fp, #-48]	; 0x30
    17d0:	e1a01004 	mov	r1, r4
    17d4:	e59b2004 	ldr	r2, [fp, #4]
    17d8:	e59b3008 	ldr	r3, [fp, #8]
    17dc:	ebffff52 	bl	152c <prints>
    17e0:	e1a03000 	mov	r3, r0
    17e4:	e0833007 	add	r3, r3, r7
}
    17e8:	e1a00003 	mov	r0, r3
    17ec:	e24bd018 	sub	sp, fp, #24
    17f0:	e8bd49f0 	pop	{r4, r5, r6, r7, r8, fp, lr}
    17f4:	e12fff1e 	bx	lr

000017f8 <print>:

static int print(char **out, const char *format, va_list args )
{
    17f8:	e92d48f0 	push	{r4, r5, r6, r7, fp, lr}
    17fc:	e28db014 	add	fp, sp, #20
    1800:	e24dd028 	sub	sp, sp, #40	; 0x28
    1804:	e50b0020 	str	r0, [fp, #-32]
    1808:	e50b1024 	str	r1, [fp, #-36]	; 0x24
    180c:	e50b2028 	str	r2, [fp, #-40]	; 0x28
	register int width, pad;
	register int pc = 0;
    1810:	e3a04000 	mov	r4, #0
	char scr[2];

	for (; *format != 0; ++format) {
    1814:	ea0000bd 	b	1b10 <print+0x318>
		if (*format == '%') {
    1818:	e51b3024 	ldr	r3, [fp, #-36]	; 0x24
    181c:	e5d33000 	ldrb	r3, [r3]
    1820:	e3530025 	cmp	r3, #37	; 0x25
    1824:	1a0000b0 	bne	1aec <print+0x2f4>
			++format;
    1828:	e51b3024 	ldr	r3, [fp, #-36]	; 0x24
    182c:	e2833001 	add	r3, r3, #1
    1830:	e50b3024 	str	r3, [fp, #-36]	; 0x24
			width = pad = 0;
    1834:	e3a06000 	mov	r6, #0
    1838:	e1a05006 	mov	r5, r6
			if (*format == '\0') break;
    183c:	e51b3024 	ldr	r3, [fp, #-36]	; 0x24
    1840:	e5d33000 	ldrb	r3, [r3]
    1844:	e3530000 	cmp	r3, #0
    1848:	0a0000b5 	beq	1b24 <print+0x32c>
			if (*format == '%') goto out;
    184c:	e51b3024 	ldr	r3, [fp, #-36]	; 0x24
    1850:	e5d33000 	ldrb	r3, [r3]
    1854:	e3530025 	cmp	r3, #37	; 0x25
    1858:	0a0000a2 	beq	1ae8 <print+0x2f0>
			if (*format == '-') {
    185c:	e51b3024 	ldr	r3, [fp, #-36]	; 0x24
    1860:	e5d33000 	ldrb	r3, [r3]
    1864:	e353002d 	cmp	r3, #45	; 0x2d
    1868:	1a000009 	bne	1894 <print+0x9c>
				++format;
    186c:	e51b3024 	ldr	r3, [fp, #-36]	; 0x24
    1870:	e2833001 	add	r3, r3, #1
    1874:	e50b3024 	str	r3, [fp, #-36]	; 0x24
				pad = PAD_RIGHT;
    1878:	e3a06001 	mov	r6, #1
			}
			while (*format == '0') {
    187c:	ea000005 	b	1898 <print+0xa0>
				++format;
    1880:	e51b3024 	ldr	r3, [fp, #-36]	; 0x24
    1884:	e2833001 	add	r3, r3, #1
    1888:	e50b3024 	str	r3, [fp, #-36]	; 0x24
				pad |= PAD_ZERO;
    188c:	e3866002 	orr	r6, r6, #2
    1890:	ea000000 	b	1898 <print+0xa0>
			if (*format == '%') goto out;
			if (*format == '-') {
				++format;
				pad = PAD_RIGHT;
			}
			while (*format == '0') {
    1894:	e1a00000 	nop			; (mov r0, r0)
    1898:	e51b3024 	ldr	r3, [fp, #-36]	; 0x24
    189c:	e5d33000 	ldrb	r3, [r3]
    18a0:	e3530030 	cmp	r3, #48	; 0x30
    18a4:	0afffff5 	beq	1880 <print+0x88>
				++format;
				pad |= PAD_ZERO;
			}
			for ( ; *format >= '0' && *format <= '9'; ++format) {
    18a8:	ea00000b 	b	18dc <print+0xe4>
				width *= 10;
    18ac:	e1a03005 	mov	r3, r5
    18b0:	e1a03103 	lsl	r3, r3, #2
    18b4:	e0833005 	add	r3, r3, r5
    18b8:	e1a03083 	lsl	r3, r3, #1
    18bc:	e1a05003 	mov	r5, r3
				width += *format - '0';
    18c0:	e51b3024 	ldr	r3, [fp, #-36]	; 0x24
    18c4:	e5d33000 	ldrb	r3, [r3]
    18c8:	e2433030 	sub	r3, r3, #48	; 0x30
    18cc:	e0855003 	add	r5, r5, r3
			}
			while (*format == '0') {
				++format;
				pad |= PAD_ZERO;
			}
			for ( ; *format >= '0' && *format <= '9'; ++format) {
    18d0:	e51b3024 	ldr	r3, [fp, #-36]	; 0x24
    18d4:	e2833001 	add	r3, r3, #1
    18d8:	e50b3024 	str	r3, [fp, #-36]	; 0x24
    18dc:	e51b3024 	ldr	r3, [fp, #-36]	; 0x24
    18e0:	e5d33000 	ldrb	r3, [r3]
    18e4:	e353002f 	cmp	r3, #47	; 0x2f
    18e8:	9a000003 	bls	18fc <print+0x104>
    18ec:	e51b3024 	ldr	r3, [fp, #-36]	; 0x24
    18f0:	e5d33000 	ldrb	r3, [r3]
    18f4:	e3530039 	cmp	r3, #57	; 0x39
    18f8:	9affffeb 	bls	18ac <print+0xb4>
				width *= 10;
				width += *format - '0';
			}
			if( *format == 's' ) {
    18fc:	e51b3024 	ldr	r3, [fp, #-36]	; 0x24
    1900:	e5d33000 	ldrb	r3, [r3]
    1904:	e3530073 	cmp	r3, #115	; 0x73
    1908:	1a000011 	bne	1954 <print+0x15c>
				register char *s = (char *)va_arg( args, int );
    190c:	e51b3028 	ldr	r3, [fp, #-40]	; 0x28
    1910:	e2832004 	add	r2, r3, #4
    1914:	e50b2028 	str	r2, [fp, #-40]	; 0x28
    1918:	e5933000 	ldr	r3, [r3]
    191c:	e1a07003 	mov	r7, r3
				pc += prints (out, s?s:"(null)", width, pad);
    1920:	e3570000 	cmp	r7, #0
    1924:	0a000001 	beq	1930 <print+0x138>
    1928:	e1a03007 	mov	r3, r7
    192c:	ea000000 	b	1934 <print+0x13c>
    1930:	e59f3220 	ldr	r3, [pc, #544]	; 1b58 <print+0x360>
    1934:	e51b0020 	ldr	r0, [fp, #-32]
    1938:	e1a01003 	mov	r1, r3
    193c:	e1a02005 	mov	r2, r5
    1940:	e1a03006 	mov	r3, r6
    1944:	ebfffef8 	bl	152c <prints>
    1948:	e1a03000 	mov	r3, r0
    194c:	e0844003 	add	r4, r4, r3
				continue;
    1950:	ea00006b 	b	1b04 <print+0x30c>
			}
			if( *format == 'd' ) {
    1954:	e51b3024 	ldr	r3, [fp, #-36]	; 0x24
    1958:	e5d33000 	ldrb	r3, [r3]
    195c:	e3530064 	cmp	r3, #100	; 0x64
    1960:	1a00000f 	bne	19a4 <print+0x1ac>
				pc += printi (out, va_arg( args, int ), 10, 1, width, pad, 'a');
    1964:	e51b3028 	ldr	r3, [fp, #-40]	; 0x28
    1968:	e2832004 	add	r2, r3, #4
    196c:	e50b2028 	str	r2, [fp, #-40]	; 0x28
    1970:	e5933000 	ldr	r3, [r3]
    1974:	e58d5000 	str	r5, [sp]
    1978:	e58d6004 	str	r6, [sp, #4]
    197c:	e3a02061 	mov	r2, #97	; 0x61
    1980:	e58d2008 	str	r2, [sp, #8]
    1984:	e51b0020 	ldr	r0, [fp, #-32]
    1988:	e1a01003 	mov	r1, r3
    198c:	e3a0200a 	mov	r2, #10
    1990:	e3a03001 	mov	r3, #1
    1994:	ebffff35 	bl	1670 <printi>
    1998:	e1a03000 	mov	r3, r0
    199c:	e0844003 	add	r4, r4, r3
				continue;
    19a0:	ea000057 	b	1b04 <print+0x30c>
			}
			if( *format == 'x' ) {
    19a4:	e51b3024 	ldr	r3, [fp, #-36]	; 0x24
    19a8:	e5d33000 	ldrb	r3, [r3]
    19ac:	e3530078 	cmp	r3, #120	; 0x78
    19b0:	1a00000f 	bne	19f4 <print+0x1fc>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'a');
    19b4:	e51b3028 	ldr	r3, [fp, #-40]	; 0x28
    19b8:	e2832004 	add	r2, r3, #4
    19bc:	e50b2028 	str	r2, [fp, #-40]	; 0x28
    19c0:	e5933000 	ldr	r3, [r3]
    19c4:	e58d5000 	str	r5, [sp]
    19c8:	e58d6004 	str	r6, [sp, #4]
    19cc:	e3a02061 	mov	r2, #97	; 0x61
    19d0:	e58d2008 	str	r2, [sp, #8]
    19d4:	e51b0020 	ldr	r0, [fp, #-32]
    19d8:	e1a01003 	mov	r1, r3
    19dc:	e3a02010 	mov	r2, #16
    19e0:	e3a03000 	mov	r3, #0
    19e4:	ebffff21 	bl	1670 <printi>
    19e8:	e1a03000 	mov	r3, r0
    19ec:	e0844003 	add	r4, r4, r3
				continue;
    19f0:	ea000043 	b	1b04 <print+0x30c>
			}
			if( *format == 'X' ) {
    19f4:	e51b3024 	ldr	r3, [fp, #-36]	; 0x24
    19f8:	e5d33000 	ldrb	r3, [r3]
    19fc:	e3530058 	cmp	r3, #88	; 0x58
    1a00:	1a00000f 	bne	1a44 <print+0x24c>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'A');
    1a04:	e51b3028 	ldr	r3, [fp, #-40]	; 0x28
    1a08:	e2832004 	add	r2, r3, #4
    1a0c:	e50b2028 	str	r2, [fp, #-40]	; 0x28
    1a10:	e5933000 	ldr	r3, [r3]
    1a14:	e58d5000 	str	r5, [sp]
    1a18:	e58d6004 	str	r6, [sp, #4]
    1a1c:	e3a02041 	mov	r2, #65	; 0x41
    1a20:	e58d2008 	str	r2, [sp, #8]
    1a24:	e51b0020 	ldr	r0, [fp, #-32]
    1a28:	e1a01003 	mov	r1, r3
    1a2c:	e3a02010 	mov	r2, #16
    1a30:	e3a03000 	mov	r3, #0
    1a34:	ebffff0d 	bl	1670 <printi>
    1a38:	e1a03000 	mov	r3, r0
    1a3c:	e0844003 	add	r4, r4, r3
				continue;
    1a40:	ea00002f 	b	1b04 <print+0x30c>
			}
			if( *format == 'u' ) {
    1a44:	e51b3024 	ldr	r3, [fp, #-36]	; 0x24
    1a48:	e5d33000 	ldrb	r3, [r3]
    1a4c:	e3530075 	cmp	r3, #117	; 0x75
    1a50:	1a00000f 	bne	1a94 <print+0x29c>
				pc += printi (out, va_arg( args, int ), 10, 0, width, pad, 'a');
    1a54:	e51b3028 	ldr	r3, [fp, #-40]	; 0x28
    1a58:	e2832004 	add	r2, r3, #4
    1a5c:	e50b2028 	str	r2, [fp, #-40]	; 0x28
    1a60:	e5933000 	ldr	r3, [r3]
    1a64:	e58d5000 	str	r5, [sp]
    1a68:	e58d6004 	str	r6, [sp, #4]
    1a6c:	e3a02061 	mov	r2, #97	; 0x61
    1a70:	e58d2008 	str	r2, [sp, #8]
    1a74:	e51b0020 	ldr	r0, [fp, #-32]
    1a78:	e1a01003 	mov	r1, r3
    1a7c:	e3a0200a 	mov	r2, #10
    1a80:	e3a03000 	mov	r3, #0
    1a84:	ebfffef9 	bl	1670 <printi>
    1a88:	e1a03000 	mov	r3, r0
    1a8c:	e0844003 	add	r4, r4, r3
				continue;
    1a90:	ea00001b 	b	1b04 <print+0x30c>
			}
			if( *format == 'c' ) {
    1a94:	e51b3024 	ldr	r3, [fp, #-36]	; 0x24
    1a98:	e5d33000 	ldrb	r3, [r3]
    1a9c:	e3530063 	cmp	r3, #99	; 0x63
    1aa0:	1a000017 	bne	1b04 <print+0x30c>
				/* char are converted to int then pushed on the stack */
				scr[0] = (char)va_arg( args, int );
    1aa4:	e51b3028 	ldr	r3, [fp, #-40]	; 0x28
    1aa8:	e2832004 	add	r2, r3, #4
    1aac:	e50b2028 	str	r2, [fp, #-40]	; 0x28
    1ab0:	e5933000 	ldr	r3, [r3]
    1ab4:	e20330ff 	and	r3, r3, #255	; 0xff
    1ab8:	e54b3018 	strb	r3, [fp, #-24]
				scr[1] = '\0';
    1abc:	e3a03000 	mov	r3, #0
    1ac0:	e54b3017 	strb	r3, [fp, #-23]
				pc += prints (out, scr, width, pad);
    1ac4:	e24b3018 	sub	r3, fp, #24
    1ac8:	e51b0020 	ldr	r0, [fp, #-32]
    1acc:	e1a01003 	mov	r1, r3
    1ad0:	e1a02005 	mov	r2, r5
    1ad4:	e1a03006 	mov	r3, r6
    1ad8:	ebfffe93 	bl	152c <prints>
    1adc:	e1a03000 	mov	r3, r0
    1ae0:	e0844003 	add	r4, r4, r3
				continue;
    1ae4:	ea000006 	b	1b04 <print+0x30c>
	for (; *format != 0; ++format) {
		if (*format == '%') {
			++format;
			width = pad = 0;
			if (*format == '\0') break;
			if (*format == '%') goto out;
    1ae8:	e1a00000 	nop			; (mov r0, r0)
				continue;
			}
		}
		else {
		out:
			printchar (out, *format);
    1aec:	e51b3024 	ldr	r3, [fp, #-36]	; 0x24
    1af0:	e5d33000 	ldrb	r3, [r3]
    1af4:	e51b0020 	ldr	r0, [fp, #-32]
    1af8:	e1a01003 	mov	r1, r3
    1afc:	ebfffe70 	bl	14c4 <printchar>
			++pc;
    1b00:	e2844001 	add	r4, r4, #1
{
	register int width, pad;
	register int pc = 0;
	char scr[2];

	for (; *format != 0; ++format) {
    1b04:	e51b3024 	ldr	r3, [fp, #-36]	; 0x24
    1b08:	e2833001 	add	r3, r3, #1
    1b0c:	e50b3024 	str	r3, [fp, #-36]	; 0x24
    1b10:	e51b3024 	ldr	r3, [fp, #-36]	; 0x24
    1b14:	e5d33000 	ldrb	r3, [r3]
    1b18:	e3530000 	cmp	r3, #0
    1b1c:	1affff3d 	bne	1818 <print+0x20>
    1b20:	ea000000 	b	1b28 <print+0x330>
		if (*format == '%') {
			++format;
			width = pad = 0;
			if (*format == '\0') break;
    1b24:	e1a00000 	nop			; (mov r0, r0)
		out:
			printchar (out, *format);
			++pc;
		}
	}
	if (out) **out = '\0';
    1b28:	e51b3020 	ldr	r3, [fp, #-32]
    1b2c:	e3530000 	cmp	r3, #0
    1b30:	0a000003 	beq	1b44 <print+0x34c>
    1b34:	e51b3020 	ldr	r3, [fp, #-32]
    1b38:	e5933000 	ldr	r3, [r3]
    1b3c:	e3a02000 	mov	r2, #0
    1b40:	e5c32000 	strb	r2, [r3]
	va_end( args );
	return pc;
    1b44:	e1a03004 	mov	r3, r4
}
    1b48:	e1a00003 	mov	r0, r3
    1b4c:	e24bd014 	sub	sp, fp, #20
    1b50:	e8bd48f0 	pop	{r4, r5, r6, r7, fp, lr}
    1b54:	e12fff1e 	bx	lr
    1b58:	000036f4 	.word	0x000036f4

00001b5c <iprintf>:

int iprintf(const char *format, ...)
{
    1b5c:	e92d000f 	push	{r0, r1, r2, r3}
    1b60:	e92d4800 	push	{fp, lr}
    1b64:	e28db004 	add	fp, sp, #4
    1b68:	e24dd008 	sub	sp, sp, #8
        va_list args;

        va_start( args, format );
    1b6c:	e28b3008 	add	r3, fp, #8
    1b70:	e50b3008 	str	r3, [fp, #-8]
        return print( 0, format, args );
    1b74:	e3a00000 	mov	r0, #0
    1b78:	e59b1004 	ldr	r1, [fp, #4]
    1b7c:	e51b2008 	ldr	r2, [fp, #-8]
    1b80:	ebffff1c 	bl	17f8 <print>
    1b84:	e1a03000 	mov	r3, r0
}
    1b88:	e1a00003 	mov	r0, r3
    1b8c:	e24bd004 	sub	sp, fp, #4
    1b90:	e8bd4800 	pop	{fp, lr}
    1b94:	e28dd010 	add	sp, sp, #16
    1b98:	e12fff1e 	bx	lr

00001b9c <isprintf>:

int isprintf(char *out, const char *format, ...)
{
    1b9c:	e92d000e 	push	{r1, r2, r3}
    1ba0:	e92d4800 	push	{fp, lr}
    1ba4:	e28db004 	add	fp, sp, #4
    1ba8:	e24dd014 	sub	sp, sp, #20
    1bac:	e50b0014 	str	r0, [fp, #-20]
        va_list args;

        va_start( args, format );
    1bb0:	e28b3008 	add	r3, fp, #8
    1bb4:	e50b300c 	str	r3, [fp, #-12]
        return print( &out, format, args );
    1bb8:	e24b3014 	sub	r3, fp, #20
    1bbc:	e1a00003 	mov	r0, r3
    1bc0:	e59b1004 	ldr	r1, [fp, #4]
    1bc4:	e51b200c 	ldr	r2, [fp, #-12]
    1bc8:	ebffff0a 	bl	17f8 <print>
    1bcc:	e1a03000 	mov	r3, r0
}
    1bd0:	e1a00003 	mov	r0, r3
    1bd4:	e24bd004 	sub	sp, fp, #4
    1bd8:	e8bd4800 	pop	{fp, lr}
    1bdc:	e28dd00c 	add	sp, sp, #12
    1be0:	e12fff1e 	bx	lr

00001be4 <PWM_Init>:

#define PWMFREQUENCY 20000
#define CALCPWM (60000000/PWMFREQUENCY)

void PWM_Init()
{
    1be4:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
    1be8:	e28db000 	add	fp, sp, #0
	//Setting PWM2 function: Sets P0.7 with value 10 for Bits 15 and 14 (PINSEL0)
	//P0.7 -> EXT1-8 -> Pin 20
	PINSEL0 &= ~(3 << 14);
    1bec:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    1bf0:	e283390b 	add	r3, r3, #180224	; 0x2c000
    1bf4:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    1bf8:	e282290b 	add	r2, r2, #180224	; 0x2c000
    1bfc:	e5922000 	ldr	r2, [r2]
    1c00:	e3c22903 	bic	r2, r2, #49152	; 0xc000
    1c04:	e5832000 	str	r2, [r3]
	PINSEL0 |= (1 << 15);
    1c08:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    1c0c:	e283390b 	add	r3, r3, #180224	; 0x2c000
    1c10:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    1c14:	e282290b 	add	r2, r2, #180224	; 0x2c000
    1c18:	e5922000 	ldr	r2, [r2]
    1c1c:	e3822902 	orr	r2, r2, #32768	; 0x8000
    1c20:	e5832000 	str	r2, [r3]

	//Setting PWM4 function: Sets P0.8 with value 10 for Bits 17 and 16 (PINSEL0)
	//P0.8 -> EXT1-9 -> Pin 17
	PINSEL0 &= ~(3 << 16);
    1c24:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    1c28:	e283390b 	add	r3, r3, #180224	; 0x2c000
    1c2c:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    1c30:	e282290b 	add	r2, r2, #180224	; 0x2c000
    1c34:	e5922000 	ldr	r2, [r2]
    1c38:	e3c22803 	bic	r2, r2, #196608	; 0x30000
    1c3c:	e5832000 	str	r2, [r3]
	PINSEL0 |= (1 << 17);
    1c40:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    1c44:	e283390b 	add	r3, r3, #180224	; 0x2c000
    1c48:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    1c4c:	e282290b 	add	r2, r2, #180224	; 0x2c000
    1c50:	e5922000 	ldr	r2, [r2]
    1c54:	e3822802 	orr	r2, r2, #131072	; 0x20000
    1c58:	e5832000 	str	r2, [r3]

	//Setting PWM5 function: Sets P0.21 with value 01 for Bits 11 and 10 (PINSEL1)
	//P0.21 -> EXT1-22 -> Pin 6
	PINSEL1 &= ~(3 << 11);
    1c5c:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
    1c60:	e283390b 	add	r3, r3, #180224	; 0x2c000
    1c64:	e3a0224e 	mov	r2, #-536870908	; 0xe0000004
    1c68:	e282290b 	add	r2, r2, #180224	; 0x2c000
    1c6c:	e5922000 	ldr	r2, [r2]
    1c70:	e3c22b06 	bic	r2, r2, #6144	; 0x1800
    1c74:	e5832000 	str	r2, [r3]
	PINSEL1 |= (1 << 10);
    1c78:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
    1c7c:	e283390b 	add	r3, r3, #180224	; 0x2c000
    1c80:	e3a0224e 	mov	r2, #-536870908	; 0xe0000004
    1c84:	e282290b 	add	r2, r2, #180224	; 0x2c000
    1c88:	e5922000 	ldr	r2, [r2]
    1c8c:	e3822b01 	orr	r2, r2, #1024	; 0x400
    1c90:	e5832000 	str	r2, [r3]

	//PWM Timer Control Register. The PWMTCR is used to control the Timer
	//Counter functions. The Timer Counter can be disabled or reset through
	//the PWMTCR.
	PWMTCR = 0x02; // reset PWM
    1c94:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
    1c98:	e2833905 	add	r3, r3, #81920	; 0x14000
    1c9c:	e3a02002 	mov	r2, #2
    1ca0:	e5832000 	str	r2, [r3]

	//PWMMR0 = 60000000/PWMFREQUENCY;
	PWMMR0 = CALCPWM;
    1ca4:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    1ca8:	e2833905 	add	r3, r3, #81920	; 0x14000
    1cac:	e2833018 	add	r3, r3, #24
    1cb0:	e3a02ebb 	mov	r2, #2992	; 0xbb0
    1cb4:	e2822008 	add	r2, r2, #8
    1cb8:	e5832000 	str	r2, [r3]

	//PWM Prescale Register. The PWMTC is incremented every PWMPR+1
	//cycles of PCLK.
	PWMPR = 0; // Prescale unable
    1cbc:	e3a032ce 	mov	r3, #-536870900	; 0xe000000c
    1cc0:	e2833905 	add	r3, r3, #81920	; 0x14000
    1cc4:	e3a02000 	mov	r2, #0
    1cc8:	e5832000 	str	r2, [r3]

	//PWM Control Register. Enables PWM outputs and selects PWM channel
	//types as either single edge or double edge controlled.
	PWMPCR &= ~((1 << 2) | (1 << 4) | (1 << 5));
    1ccc:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    1cd0:	e2833905 	add	r3, r3, #81920	; 0x14000
    1cd4:	e283304c 	add	r3, r3, #76	; 0x4c
    1cd8:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    1cdc:	e2822905 	add	r2, r2, #81920	; 0x14000
    1ce0:	e282204c 	add	r2, r2, #76	; 0x4c
    1ce4:	e5922000 	ldr	r2, [r2]
    1ce8:	e3c22034 	bic	r2, r2, #52	; 0x34
    1cec:	e5832000 	str	r2, [r3]
	PWMPCR |= ((1 << 13) | (1 << 12) | (1 << 10)); // Sets PWM 2,4,5 as single edge output
    1cf0:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    1cf4:	e2833905 	add	r3, r3, #81920	; 0x14000
    1cf8:	e283304c 	add	r3, r3, #76	; 0x4c
    1cfc:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    1d00:	e2822905 	add	r2, r2, #81920	; 0x14000
    1d04:	e282204c 	add	r2, r2, #76	; 0x4c
    1d08:	e5922000 	ldr	r2, [r2]
    1d0c:	e3822b0d 	orr	r2, r2, #13312	; 0x3400
    1d10:	e5832000 	str	r2, [r3]
	//PWMPCR = 0x0000200; 	// ativa PWM1 como saída para PWM de borda simples

	//PWM Timer Control Register. The PWMTCR is used to control the Timer
	//Counter functions. The Timer Counter can be disabled or reset through
	//the PWMTCR.
	PWMTCR = 00001001; // Counter and PWM enabled
    1d14:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
    1d18:	e2833905 	add	r3, r3, #81920	; 0x14000
    1d1c:	e3a02c02 	mov	r2, #512	; 0x200
    1d20:	e2822001 	add	r2, r2, #1
    1d24:	e5832000 	str	r2, [r3]

	//The PWM Match Control Register is used to control what operations are performed when
	//one of the PWM Match Registers matches the PWM Timer Counter.
	PWMMCR = 0x0000003;
    1d28:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    1d2c:	e2833905 	add	r3, r3, #81920	; 0x14000
    1d30:	e2833014 	add	r3, r3, #20
    1d34:	e3a02003 	mov	r2, #3
    1d38:	e5832000 	str	r2, [r3]

//	setDutyCycle(2, 100);
//	setDutyCycle(4, 300);
//	setDutyCycle(5, 700);

	PWMMCR = 0x0000003;  // reset on Match 0
    1d3c:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    1d40:	e2833905 	add	r3, r3, #81920	; 0x14000
    1d44:	e2833014 	add	r3, r3, #20
    1d48:	e3a02003 	mov	r2, #3
    1d4c:	e5832000 	str	r2, [r3]
}
    1d50:	e28bd000 	add	sp, fp, #0
    1d54:	e8bd0800 	pop	{fp}
    1d58:	e12fff1e 	bx	lr

00001d5c <setDutyCycle>:

void setDutyCycle(unsigned int pwmchannel, unsigned int dutyccycle)
{
    1d5c:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
    1d60:	e28db000 	add	fp, sp, #0
    1d64:	e24dd00c 	sub	sp, sp, #12
    1d68:	e50b0008 	str	r0, [fp, #-8]
    1d6c:	e50b100c 	str	r1, [fp, #-12]
	     if(pwmchannel == 1){PWMMR1 = (dutyccycle  * CALCPWM)/1024;}
    1d70:	e51b3008 	ldr	r3, [fp, #-8]
    1d74:	e3530001 	cmp	r3, #1
    1d78:	1a00000e 	bne	1db8 <setDutyCycle+0x5c>
    1d7c:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    1d80:	e2822905 	add	r2, r2, #81920	; 0x14000
    1d84:	e282201c 	add	r2, r2, #28
    1d88:	e51b100c 	ldr	r1, [fp, #-12]
    1d8c:	e1a03001 	mov	r3, r1
    1d90:	e1a03103 	lsl	r3, r3, #2
    1d94:	e0833001 	add	r3, r3, r1
    1d98:	e1a01103 	lsl	r1, r3, #2
    1d9c:	e0833001 	add	r3, r3, r1
    1da0:	e1a01203 	lsl	r1, r3, #4
    1da4:	e0631001 	rsb	r1, r3, r1
    1da8:	e1a03181 	lsl	r3, r1, #3
    1dac:	e1a03523 	lsr	r3, r3, #10
    1db0:	e5823000 	str	r3, [r2]
    1db4:	ea000058 	b	1f1c <setDutyCycle+0x1c0>
	else if(pwmchannel == 2){PWMMR2 = (dutyccycle  * CALCPWM)/1024;}
    1db8:	e51b3008 	ldr	r3, [fp, #-8]
    1dbc:	e3530002 	cmp	r3, #2
    1dc0:	1a00000e 	bne	1e00 <setDutyCycle+0xa4>
    1dc4:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    1dc8:	e2822905 	add	r2, r2, #81920	; 0x14000
    1dcc:	e2822020 	add	r2, r2, #32
    1dd0:	e51b100c 	ldr	r1, [fp, #-12]
    1dd4:	e1a03001 	mov	r3, r1
    1dd8:	e1a03103 	lsl	r3, r3, #2
    1ddc:	e0833001 	add	r3, r3, r1
    1de0:	e1a01103 	lsl	r1, r3, #2
    1de4:	e0833001 	add	r3, r3, r1
    1de8:	e1a01203 	lsl	r1, r3, #4
    1dec:	e0631001 	rsb	r1, r3, r1
    1df0:	e1a03181 	lsl	r3, r1, #3
    1df4:	e1a03523 	lsr	r3, r3, #10
    1df8:	e5823000 	str	r3, [r2]
    1dfc:	ea000046 	b	1f1c <setDutyCycle+0x1c0>
	else if(pwmchannel == 3){PWMMR3 = (dutyccycle  * CALCPWM)/1024;}
    1e00:	e51b3008 	ldr	r3, [fp, #-8]
    1e04:	e3530003 	cmp	r3, #3
    1e08:	1a00000e 	bne	1e48 <setDutyCycle+0xec>
    1e0c:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    1e10:	e2822905 	add	r2, r2, #81920	; 0x14000
    1e14:	e2822024 	add	r2, r2, #36	; 0x24
    1e18:	e51b100c 	ldr	r1, [fp, #-12]
    1e1c:	e1a03001 	mov	r3, r1
    1e20:	e1a03103 	lsl	r3, r3, #2
    1e24:	e0833001 	add	r3, r3, r1
    1e28:	e1a01103 	lsl	r1, r3, #2
    1e2c:	e0833001 	add	r3, r3, r1
    1e30:	e1a01203 	lsl	r1, r3, #4
    1e34:	e0631001 	rsb	r1, r3, r1
    1e38:	e1a03181 	lsl	r3, r1, #3
    1e3c:	e1a03523 	lsr	r3, r3, #10
    1e40:	e5823000 	str	r3, [r2]
    1e44:	ea000034 	b	1f1c <setDutyCycle+0x1c0>
	else if(pwmchannel == 4){PWMMR4 = (dutyccycle  * CALCPWM)/1024;}
    1e48:	e51b3008 	ldr	r3, [fp, #-8]
    1e4c:	e3530004 	cmp	r3, #4
    1e50:	1a00000e 	bne	1e90 <setDutyCycle+0x134>
    1e54:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    1e58:	e2822905 	add	r2, r2, #81920	; 0x14000
    1e5c:	e2822040 	add	r2, r2, #64	; 0x40
    1e60:	e51b100c 	ldr	r1, [fp, #-12]
    1e64:	e1a03001 	mov	r3, r1
    1e68:	e1a03103 	lsl	r3, r3, #2
    1e6c:	e0833001 	add	r3, r3, r1
    1e70:	e1a01103 	lsl	r1, r3, #2
    1e74:	e0833001 	add	r3, r3, r1
    1e78:	e1a01203 	lsl	r1, r3, #4
    1e7c:	e0631001 	rsb	r1, r3, r1
    1e80:	e1a03181 	lsl	r3, r1, #3
    1e84:	e1a03523 	lsr	r3, r3, #10
    1e88:	e5823000 	str	r3, [r2]
    1e8c:	ea000022 	b	1f1c <setDutyCycle+0x1c0>
	else if(pwmchannel == 5){PWMMR5 = (dutyccycle  * CALCPWM)/1024;}
    1e90:	e51b3008 	ldr	r3, [fp, #-8]
    1e94:	e3530005 	cmp	r3, #5
    1e98:	1a00000e 	bne	1ed8 <setDutyCycle+0x17c>
    1e9c:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    1ea0:	e2822905 	add	r2, r2, #81920	; 0x14000
    1ea4:	e2822044 	add	r2, r2, #68	; 0x44
    1ea8:	e51b100c 	ldr	r1, [fp, #-12]
    1eac:	e1a03001 	mov	r3, r1
    1eb0:	e1a03103 	lsl	r3, r3, #2
    1eb4:	e0833001 	add	r3, r3, r1
    1eb8:	e1a01103 	lsl	r1, r3, #2
    1ebc:	e0833001 	add	r3, r3, r1
    1ec0:	e1a01203 	lsl	r1, r3, #4
    1ec4:	e0631001 	rsb	r1, r3, r1
    1ec8:	e1a03181 	lsl	r3, r1, #3
    1ecc:	e1a03523 	lsr	r3, r3, #10
    1ed0:	e5823000 	str	r3, [r2]
    1ed4:	ea000010 	b	1f1c <setDutyCycle+0x1c0>
	else if(pwmchannel == 6){PWMMR6 = (dutyccycle  * CALCPWM)/1024;}
    1ed8:	e51b3008 	ldr	r3, [fp, #-8]
    1edc:	e3530006 	cmp	r3, #6
    1ee0:	1a00000d 	bne	1f1c <setDutyCycle+0x1c0>
    1ee4:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    1ee8:	e2822905 	add	r2, r2, #81920	; 0x14000
    1eec:	e2822048 	add	r2, r2, #72	; 0x48
    1ef0:	e51b100c 	ldr	r1, [fp, #-12]
    1ef4:	e1a03001 	mov	r3, r1
    1ef8:	e1a03103 	lsl	r3, r3, #2
    1efc:	e0833001 	add	r3, r3, r1
    1f00:	e1a01103 	lsl	r1, r3, #2
    1f04:	e0833001 	add	r3, r3, r1
    1f08:	e1a01203 	lsl	r1, r3, #4
    1f0c:	e0631001 	rsb	r1, r3, r1
    1f10:	e1a03181 	lsl	r3, r1, #3
    1f14:	e1a03523 	lsr	r3, r3, #10
    1f18:	e5823000 	str	r3, [r2]
}
    1f1c:	e28bd000 	add	sp, fp, #0
    1f20:	e8bd0800 	pop	{fp}
    1f24:	e12fff1e 	bx	lr

00001f28 <T0isr>:
 *	  Parameters: None
 * 		 Returns: None
 * 	 Description:
***************************************************************************************/
void T0isr(void)
{
    1f28:	e24ee004 	sub	lr, lr, #4
    1f2c:	e92d581f 	push	{r0, r1, r2, r3, r4, fp, ip, lr}
    1f30:	e28db01c 	add	fp, sp, #28
	if(mptrfunc != NULL)
    1f34:	e59f304c 	ldr	r3, [pc, #76]	; 1f88 <T0isr+0x60>
    1f38:	e5933000 	ldr	r3, [r3]
    1f3c:	e3530000 	cmp	r3, #0
    1f40:	0a000003 	beq	1f54 <T0isr+0x2c>
	{
		mptrfunc();
    1f44:	e59f303c 	ldr	r3, [pc, #60]	; 1f88 <T0isr+0x60>
    1f48:	e5933000 	ldr	r3, [r3]
    1f4c:	e1a0e00f 	mov	lr, pc
    1f50:	e12fff13 	bx	r3
	}

	T0IR 		|= 0x00000001;			//Clear match 0 interrupt
    1f54:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    1f58:	e2833901 	add	r3, r3, #16384	; 0x4000
    1f5c:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    1f60:	e2822901 	add	r2, r2, #16384	; 0x4000
    1f64:	e5922000 	ldr	r2, [r2]
    1f68:	e3822001 	orr	r2, r2, #1
    1f6c:	e5832000 	str	r2, [r3]
	VICVectAddr  = 0x00000000;			//Dummy write to signal end of interrupt
    1f70:	e3a03000 	mov	r3, #0
    1f74:	e2433efd 	sub	r3, r3, #4048	; 0xfd0
    1f78:	e3a02000 	mov	r2, #0
    1f7c:	e5832000 	str	r2, [r3]
}
    1f80:	e24bd01c 	sub	sp, fp, #28
    1f84:	e8fd981f 	ldm	sp!, {r0, r1, r2, r3, r4, fp, ip, pc}^
    1f88:	40001140 	.word	0x40001140

00001f8c <Timer_Init>:
 *	  Parameters: None
 * 		 Returns: None
 * 	 Description: Initiate Timer Module
***************************************************************************************/
void Timer_Init(void)
{
    1f8c:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
    1f90:	e28db000 	add	fp, sp, #0
	T0PR = PRESCALEREGISTER; //incrementa o contador, quando o contador prescale atinge o valor de PR.
    1f94:	e3a03901 	mov	r3, #16384	; 0x4000
    1f98:	e28332ce 	add	r3, r3, #-536870900	; 0xe000000c
    1f9c:	e3a0201e 	mov	r2, #30
    1fa0:	e5832000 	str	r2, [r3]

	T0TCR = 0x00000002;	    //desabilita o contador e reseta o
    1fa4:	e3a03901 	mov	r3, #16384	; 0x4000
    1fa8:	e283324e 	add	r3, r3, #-536870908	; 0xe0000004
    1fac:	e3a02002 	mov	r2, #2
    1fb0:	e5832000 	str	r2, [r3]
	T0MCR = 0x00000003;	    //On match reset the counter and generate an interrupt
    1fb4:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    1fb8:	e2833901 	add	r3, r3, #16384	; 0x4000
    1fbc:	e2833014 	add	r3, r3, #20
    1fc0:	e3a02003 	mov	r2, #3
    1fc4:	e5832000 	str	r2, [r3]
	T0MR0 = MATCHREGISTER0;  // T0MR0 = Match Register 0,
    1fc8:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    1fcc:	e2833901 	add	r3, r3, #16384	; 0x4000
    1fd0:	e2833018 	add	r3, r3, #24
    1fd4:	e3a02008 	mov	r2, #8
    1fd8:	e5832000 	str	r2, [r3]
						    // Tempo = (CLOCK dos periféricos (PCLK) / Prescaler (T0PR)) *  Match Register (T0MR0)

	//T0MR1 = 0x00000000;		// Set duty cycle to zero
	T0MR1 = MATCHREGISTER1;
    1fdc:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    1fe0:	e2833901 	add	r3, r3, #16384	; 0x4000
    1fe4:	e283301c 	add	r3, r3, #28
    1fe8:	e3a02004 	mov	r2, #4
    1fec:	e5832000 	str	r2, [r3]
//	T0TCR = 0x00000001;		//enable timer

	VICVectAddr4 = (unsigned)T0isr;		//Set the timer ISR vector address
    1ff0:	e3a03000 	mov	r3, #0
    1ff4:	e2433eef 	sub	r3, r3, #3824	; 0xef0
    1ff8:	e59f2038 	ldr	r2, [pc, #56]	; 2038 <Timer_Init+0xac>
    1ffc:	e5832000 	str	r2, [r3]
	VICVectCntl4 = 0x00000024;			//Set channel
    2000:	e3a03000 	mov	r3, #0
    2004:	e2433edf 	sub	r3, r3, #3568	; 0xdf0
    2008:	e3a02024 	mov	r2, #36	; 0x24
    200c:	e5832000 	str	r2, [r3]
	VICIntSelect &= ~(1<<4);			//seleciona a se a interrupção sera FIQ ou IRQ para o timmer0
    2010:	e3e03eff 	mvn	r3, #4080	; 0xff0
    2014:	e2433003 	sub	r3, r3, #3
    2018:	e3e02eff 	mvn	r2, #4080	; 0xff0
    201c:	e2422003 	sub	r2, r2, #3
    2020:	e5922000 	ldr	r2, [r2]
    2024:	e3c22010 	bic	r2, r2, #16
    2028:	e5832000 	str	r2, [r3]
	//VICIntEnable |= 0x00000010;			//habilita a interrupção de timer 0
}
    202c:	e28bd000 	add	sp, fp, #0
    2030:	e8bd0800 	pop	{fp}
    2034:	e12fff1e 	bx	lr
    2038:	00001f28 	.word	0x00001f28

0000203c <Timer_RegisterCallback>:
 *	  Parameters: A pointer of a function
 * 		 Returns: Void
 * 	 Description: Initiate Timer Module
***************************************************************************************/
void Timer_RegisterCallback(void (*ptrfunc)(void))
{
    203c:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
    2040:	e28db000 	add	fp, sp, #0
    2044:	e24dd00c 	sub	sp, sp, #12
    2048:	e50b0008 	str	r0, [fp, #-8]
	//VICVectaddr4 = ptrfunc;
	mptrfunc = ptrfunc;
    204c:	e59f3010 	ldr	r3, [pc, #16]	; 2064 <Timer_RegisterCallback+0x28>
    2050:	e51b2008 	ldr	r2, [fp, #-8]
    2054:	e5832000 	str	r2, [r3]
}
    2058:	e28bd000 	add	sp, fp, #0
    205c:	e8bd0800 	pop	{fp}
    2060:	e12fff1e 	bx	lr
    2064:	40001140 	.word	0x40001140

00002068 <Timer_Enable>:
 *	  Parameters: None
 * 		 Returns: None
 * 	 Description: Initiate Timer Module
***************************************************************************************/
void Timer_Enable()
{
    2068:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
    206c:	e28db000 	add	fp, sp, #0
	VICIntEnable |= 0x00000010;
    2070:	e3a03000 	mov	r3, #0
    2074:	e2433eff 	sub	r3, r3, #4080	; 0xff0
    2078:	e3a02000 	mov	r2, #0
    207c:	e2422eff 	sub	r2, r2, #4080	; 0xff0
    2080:	e5922000 	ldr	r2, [r2]
    2084:	e3822010 	orr	r2, r2, #16
    2088:	e5832000 	str	r2, [r3]
	T0TCR = 0x00000001;
    208c:	e3a03901 	mov	r3, #16384	; 0x4000
    2090:	e283324e 	add	r3, r3, #-536870908	; 0xe0000004
    2094:	e3a02001 	mov	r2, #1
    2098:	e5832000 	str	r2, [r3]
}
    209c:	e28bd000 	add	sp, fp, #0
    20a0:	e8bd0800 	pop	{fp}
    20a4:	e12fff1e 	bx	lr

000020a8 <UART_Init>:
static volatile uint32_t numElementos = 0;

static void UARTIsr(void) __attribute__((interrupt("IRQ")));

void UART_Init(uint8_t channel, uint16_t baudrate)
{
    20a8:	e92d4800 	push	{fp, lr}
    20ac:	e28db004 	add	fp, sp, #4
    20b0:	e24dd010 	sub	sp, sp, #16
    20b4:	e1a02000 	mov	r2, r0
    20b8:	e1a03001 	mov	r3, r1
    20bc:	e54b200d 	strb	r2, [fp, #-13]
    20c0:	e14b31b0 	strh	r3, [fp, #-16]
	uint16_t Fdiv;

	//Setting TXD(UART0) function: Sets P0.0 with value 01 for Bits 1 and 0 (PINSEL0)
	PINSEL0 &= ~(1<<1);
    20c4:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    20c8:	e283390b 	add	r3, r3, #180224	; 0x2c000
    20cc:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    20d0:	e282290b 	add	r2, r2, #180224	; 0x2c000
    20d4:	e5922000 	ldr	r2, [r2]
    20d8:	e3c22002 	bic	r2, r2, #2
    20dc:	e5832000 	str	r2, [r3]
	PINSEL0 |=  (1<<0);
    20e0:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    20e4:	e283390b 	add	r3, r3, #180224	; 0x2c000
    20e8:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    20ec:	e282290b 	add	r2, r2, #180224	; 0x2c000
    20f0:	e5922000 	ldr	r2, [r2]
    20f4:	e3822001 	orr	r2, r2, #1
    20f8:	e5832000 	str	r2, [r3]

	//Setting RxD(UART0) function: Sets P0.1 with value 01 for Bits 3 and 2 (PINSEL0)
	PINSEL0 &= ~(1<<3);
    20fc:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    2100:	e283390b 	add	r3, r3, #180224	; 0x2c000
    2104:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    2108:	e282290b 	add	r2, r2, #180224	; 0x2c000
    210c:	e5922000 	ldr	r2, [r2]
    2110:	e3c22008 	bic	r2, r2, #8
    2114:	e5832000 	str	r2, [r3]
	PINSEL0 |=  (1<<2);
    2118:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    211c:	e283390b 	add	r3, r3, #180224	; 0x2c000
    2120:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    2124:	e282290b 	add	r2, r2, #180224	; 0x2c000
    2128:	e5922000 	ldr	r2, [r2]
    212c:	e3822004 	orr	r2, r2, #4
    2130:	e5832000 	str	r2, [r3]

	U0LCR = 0x83; /* 8 bits, sem paridade, 1 Stop bit e o bit 7 é setado para configurar o divisor */
    2134:	e3a03903 	mov	r3, #49152	; 0xc000
    2138:	e28332ce 	add	r3, r3, #-536870900	; 0xe000000c
    213c:	e3a02083 	mov	r2, #131	; 0x83
    2140:	e5832000 	str	r2, [r3]
	Fdiv = (60000000 / 16) / baudrate;
    2144:	e15b31b0 	ldrh	r3, [fp, #-16]
    2148:	e3a009e5 	mov	r0, #3751936	; 0x394000
    214c:	e2400e79 	sub	r0, r0, #1936	; 0x790
    2150:	e1a01003 	mov	r1, r3
    2154:	eb000157 	bl	26b8 <__aeabi_idiv>
    2158:	e1a03000 	mov	r3, r0
    215c:	e14b30b6 	strh	r3, [fp, #-6]
	U0DLM = Fdiv / 256;  /* MSByte  */
    2160:	e3a03903 	mov	r3, #49152	; 0xc000
    2164:	e283324e 	add	r3, r3, #-536870908	; 0xe0000004
    2168:	e15b20b6 	ldrh	r2, [fp, #-6]
    216c:	e1a02422 	lsr	r2, r2, #8
    2170:	e1a02802 	lsl	r2, r2, #16
    2174:	e1a02822 	lsr	r2, r2, #16
    2178:	e5832000 	str	r2, [r3]
	U0DLL = Fdiv % 256;  /* LSByte */
    217c:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    2180:	e2833903 	add	r3, r3, #49152	; 0xc000
    2184:	e15b20b6 	ldrh	r2, [fp, #-6]
    2188:	e20220ff 	and	r2, r2, #255	; 0xff
    218c:	e5832000 	str	r2, [r3]
	U0LCR = 0x03; /* DLAB = 0 */
    2190:	e3a03903 	mov	r3, #49152	; 0xc000
    2194:	e28332ce 	add	r3, r3, #-536870900	; 0xe000000c
    2198:	e3a02003 	mov	r2, #3
    219c:	e5832000 	str	r2, [r3]
	U0FCR = 0x07; /* Habilita e reseta TX e RX FIFO. */
    21a0:	e3a03903 	mov	r3, #49152	; 0xc000
    21a4:	e283328e 	add	r3, r3, #-536870904	; 0xe0000008
    21a8:	e3a02007 	mov	r2, #7
    21ac:	e5832000 	str	r2, [r3]
	U0TER = 0x80; /* Habilita Transmissão */
    21b0:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    21b4:	e2833903 	add	r3, r3, #49152	; 0xc000
    21b8:	e2833030 	add	r3, r3, #48	; 0x30
    21bc:	e3a02080 	mov	r2, #128	; 0x80
    21c0:	e5832000 	str	r2, [r3]

	numElementos = 0;
    21c4:	e59f3078 	ldr	r3, [pc, #120]	; 2244 <UART_Init+0x19c>
    21c8:	e3a02000 	mov	r2, #0
    21cc:	e5832000 	str	r2, [r3]

	VICVectAddr1 = (unsigned) UARTIsr;   //Set the timer ISR vector address
    21d0:	e3e03eef 	mvn	r3, #3824	; 0xef0
    21d4:	e243300b 	sub	r3, r3, #11
    21d8:	e59f2068 	ldr	r2, [pc, #104]	; 2248 <UART_Init+0x1a0>
    21dc:	e5832000 	str	r2, [r3]
	VICVectCntl1 = (1 << 5)|0x06;
    21e0:	e3e03edf 	mvn	r3, #3568	; 0xdf0
    21e4:	e243300b 	sub	r3, r3, #11
    21e8:	e3a02026 	mov	r2, #38	; 0x26
    21ec:	e5832000 	str	r2, [r3]
	VICIntSelect &= ~(1<<6);      //seleciona a se a interrupção sera FIQ ou IRQ
    21f0:	e3e03eff 	mvn	r3, #4080	; 0xff0
    21f4:	e2433003 	sub	r3, r3, #3
    21f8:	e3e02eff 	mvn	r2, #4080	; 0xff0
    21fc:	e2422003 	sub	r2, r2, #3
    2200:	e5922000 	ldr	r2, [r2]
    2204:	e3c22040 	bic	r2, r2, #64	; 0x40
    2208:	e5832000 	str	r2, [r3]
	VICIntEnable |= (1 << 6);    //habilita a interrupção da UART
    220c:	e3a03000 	mov	r3, #0
    2210:	e2433eff 	sub	r3, r3, #4080	; 0xff0
    2214:	e3a02000 	mov	r2, #0
    2218:	e2422eff 	sub	r2, r2, #4080	; 0xff0
    221c:	e5922000 	ldr	r2, [r2]
    2220:	e3822040 	orr	r2, r2, #64	; 0x40
    2224:	e5832000 	str	r2, [r3]

	U0IER = 0x01|0x04;
    2228:	e3a03903 	mov	r3, #49152	; 0xc000
    222c:	e283324e 	add	r3, r3, #-536870908	; 0xe0000004
    2230:	e3a02005 	mov	r2, #5
    2234:	e5832000 	str	r2, [r3]
}
    2238:	e24bd004 	sub	sp, fp, #4
    223c:	e8bd4800 	pop	{fp, lr}
    2240:	e12fff1e 	bx	lr
    2244:	400010fc 	.word	0x400010fc
    2248:	00002478 	.word	0x00002478

0000224c <ReadChar_USART0_NonStop>:


int ReadChar_USART0_NonStop(void)
{
    224c:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
    2250:	e28db000 	add	fp, sp, #0
    2254:	e24dd00c 	sub	sp, sp, #12
  int c = -1;
    2258:	e3e03000 	mvn	r3, #0
    225c:	e50b3008 	str	r3, [fp, #-8]
  if (prox != cons)
    2260:	e59f306c 	ldr	r3, [pc, #108]	; 22d4 <ReadChar_USART0_NonStop+0x88>
    2264:	e5932000 	ldr	r2, [r3]
    2268:	e59f3068 	ldr	r3, [pc, #104]	; 22d8 <ReadChar_USART0_NonStop+0x8c>
    226c:	e5933000 	ldr	r3, [r3]
    2270:	e1520003 	cmp	r2, r3
    2274:	0a000011 	beq	22c0 <ReadChar_USART0_NonStop+0x74>
  {
    c = usart_rxbuf[cons++];
    2278:	e59f3058 	ldr	r3, [pc, #88]	; 22d8 <ReadChar_USART0_NonStop+0x8c>
    227c:	e5933000 	ldr	r3, [r3]
    2280:	e59f2054 	ldr	r2, [pc, #84]	; 22dc <ReadChar_USART0_NonStop+0x90>
    2284:	e7d22003 	ldrb	r2, [r2, r3]
    2288:	e20220ff 	and	r2, r2, #255	; 0xff
    228c:	e50b2008 	str	r2, [fp, #-8]
    2290:	e2832001 	add	r2, r3, #1
    2294:	e59f303c 	ldr	r3, [pc, #60]	; 22d8 <ReadChar_USART0_NonStop+0x8c>
    2298:	e5832000 	str	r2, [r3]
    if (cons >= USART_RX_SIZE)
    229c:	e59f3034 	ldr	r3, [pc, #52]	; 22d8 <ReadChar_USART0_NonStop+0x8c>
    22a0:	e5932000 	ldr	r2, [r3]
    22a4:	e3a03ef9 	mov	r3, #3984	; 0xf90
    22a8:	e283300f 	add	r3, r3, #15
    22ac:	e1520003 	cmp	r2, r3
    22b0:	9a000002 	bls	22c0 <ReadChar_USART0_NonStop+0x74>
    {
      cons = 0;
    22b4:	e59f301c 	ldr	r3, [pc, #28]	; 22d8 <ReadChar_USART0_NonStop+0x8c>
    22b8:	e3a02000 	mov	r2, #0
    22bc:	e5832000 	str	r2, [r3]
    }
  }
  return c;
    22c0:	e51b3008 	ldr	r3, [fp, #-8]
}
    22c4:	e1a00003 	mov	r0, r3
    22c8:	e28bd000 	add	sp, fp, #0
    22cc:	e8bd0800 	pop	{fp}
    22d0:	e12fff1e 	bx	lr
    22d4:	400010f4 	.word	0x400010f4
    22d8:	400010f8 	.word	0x400010f8
    22dc:	40000154 	.word	0x40000154

000022e0 <UART_SendBuffer>:

void UART_SendBuffer(uint8_t channel,const uint8_t *Buffer, uint16_t size)
{
    22e0:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
    22e4:	e28db000 	add	fp, sp, #0
    22e8:	e24dd014 	sub	sp, sp, #20
    22ec:	e50b100c 	str	r1, [fp, #-12]
    22f0:	e1a03002 	mov	r3, r2
    22f4:	e1a02000 	mov	r2, r0
    22f8:	e54b2005 	strb	r2, [fp, #-5]
    22fc:	e14b30be 	strh	r3, [fp, #-14]
  if(size > 0)
    2300:	e15b30be 	ldrh	r3, [fp, #-14]
    2304:	e3530000 	cmp	r3, #0
    2308:	0a000017 	beq	236c <UART_SendBuffer+0x8c>
  {
    do
    {
      while(!(U0LSR & LSR_TEMT)){} // Aguarda o registro ficar disponível
    230c:	e1a00000 	nop			; (mov r0, r0)
    2310:	ea000000 	b	2318 <UART_SendBuffer+0x38>
    2314:	e1a00000 	nop			; (mov r0, r0)
    2318:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    231c:	e2833903 	add	r3, r3, #49152	; 0xc000
    2320:	e2833014 	add	r3, r3, #20
    2324:	e5933000 	ldr	r3, [r3]
    2328:	e2033040 	and	r3, r3, #64	; 0x40
    232c:	e3530000 	cmp	r3, #0
    2330:	0afffff8 	beq	2318 <UART_SendBuffer+0x38>
      U0THR = *Buffer;
    2334:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    2338:	e2833903 	add	r3, r3, #49152	; 0xc000
    233c:	e51b200c 	ldr	r2, [fp, #-12]
    2340:	e5d22000 	ldrb	r2, [r2]
    2344:	e5832000 	str	r2, [r3]
      Buffer++;
    2348:	e51b300c 	ldr	r3, [fp, #-12]
    234c:	e2833001 	add	r3, r3, #1
    2350:	e50b300c 	str	r3, [fp, #-12]
      size--;
    2354:	e15b30be 	ldrh	r3, [fp, #-14]
    2358:	e2433001 	sub	r3, r3, #1
    235c:	e14b30be 	strh	r3, [fp, #-14]
    }while(size > 0);
    2360:	e15b30be 	ldrh	r3, [fp, #-14]
    2364:	e3530000 	cmp	r3, #0
    2368:	1affffe9 	bne	2314 <UART_SendBuffer+0x34>
  }
}
    236c:	e28bd000 	add	sp, fp, #0
    2370:	e8bd0800 	pop	{fp}
    2374:	e12fff1e 	bx	lr

00002378 <UART_putc>:

void UART_putc(char c)
{
    2378:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
    237c:	e28db000 	add	fp, sp, #0
    2380:	e24dd00c 	sub	sp, sp, #12
    2384:	e1a03000 	mov	r3, r0
    2388:	e54b3005 	strb	r3, [fp, #-5]
  while(!(U0LSR & LSR_TEMT)){} // Aguarda o registro ficar disponível
    238c:	e1a00000 	nop			; (mov r0, r0)
    2390:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    2394:	e2833903 	add	r3, r3, #49152	; 0xc000
    2398:	e2833014 	add	r3, r3, #20
    239c:	e5933000 	ldr	r3, [r3]
    23a0:	e2033040 	and	r3, r3, #64	; 0x40
    23a4:	e3530000 	cmp	r3, #0
    23a8:	0afffff8 	beq	2390 <UART_putc+0x18>
  U0THR = c;
    23ac:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    23b0:	e2833903 	add	r3, r3, #49152	; 0xc000
    23b4:	e55b2005 	ldrb	r2, [fp, #-5]
    23b8:	e5832000 	str	r2, [r3]
}
    23bc:	e28bd000 	add	sp, fp, #0
    23c0:	e8bd0800 	pop	{fp}
    23c4:	e12fff1e 	bx	lr

000023c8 <UART_ReceiveBuffer>:


uint16_t UART_ReceiveBuffer(uint8_t channel, uint8_t *Buffer, uint16_t size)
{
    23c8:	e92d4800 	push	{fp, lr}
    23cc:	e28db004 	add	fp, sp, #4
    23d0:	e24dd018 	sub	sp, sp, #24
    23d4:	e50b1014 	str	r1, [fp, #-20]
    23d8:	e1a03002 	mov	r3, r2
    23dc:	e1a02000 	mov	r2, r0
    23e0:	e54b200d 	strb	r2, [fp, #-13]
    23e4:	e14b31b6 	strh	r3, [fp, #-22]	; 0xffffffea
  uint16_t available = 0;
    23e8:	e3a03000 	mov	r3, #0
    23ec:	e14b30b6 	strh	r3, [fp, #-6]
  int c;

  while ((size > 0) && ((c=ReadChar_USART0_NonStop())!=-1))
    23f0:	ea00000c 	b	2428 <UART_ReceiveBuffer+0x60>
  {
    *Buffer++ = c;
    23f4:	e51b300c 	ldr	r3, [fp, #-12]
    23f8:	e20320ff 	and	r2, r3, #255	; 0xff
    23fc:	e51b3014 	ldr	r3, [fp, #-20]
    2400:	e5c32000 	strb	r2, [r3]
    2404:	e51b3014 	ldr	r3, [fp, #-20]
    2408:	e2833001 	add	r3, r3, #1
    240c:	e50b3014 	str	r3, [fp, #-20]
    size--;
    2410:	e15b31b6 	ldrh	r3, [fp, #-22]	; 0xffffffea
    2414:	e2433001 	sub	r3, r3, #1
    2418:	e14b31b6 	strh	r3, [fp, #-22]	; 0xffffffea
    available++;
    241c:	e15b30b6 	ldrh	r3, [fp, #-6]
    2420:	e2833001 	add	r3, r3, #1
    2424:	e14b30b6 	strh	r3, [fp, #-6]
uint16_t UART_ReceiveBuffer(uint8_t channel, uint8_t *Buffer, uint16_t size)
{
  uint16_t available = 0;
  int c;

  while ((size > 0) && ((c=ReadChar_USART0_NonStop())!=-1))
    2428:	e15b31b6 	ldrh	r3, [fp, #-22]	; 0xffffffea
    242c:	e3530000 	cmp	r3, #0
    2430:	0a000004 	beq	2448 <UART_ReceiveBuffer+0x80>
    2434:	ebffff84 	bl	224c <ReadChar_USART0_NonStop>
    2438:	e50b000c 	str	r0, [fp, #-12]
    243c:	e51b300c 	ldr	r3, [fp, #-12]
    2440:	e3730001 	cmn	r3, #1
    2444:	1affffea 	bne	23f4 <UART_ReceiveBuffer+0x2c>
    *Buffer++ = c;
    size--;
    available++;
  }

  numElementos -= available;
    2448:	e59f3024 	ldr	r3, [pc, #36]	; 2474 <UART_ReceiveBuffer+0xac>
    244c:	e5932000 	ldr	r2, [r3]
    2450:	e15b30b6 	ldrh	r3, [fp, #-6]
    2454:	e0632002 	rsb	r2, r3, r2
    2458:	e59f3014 	ldr	r3, [pc, #20]	; 2474 <UART_ReceiveBuffer+0xac>
    245c:	e5832000 	str	r2, [r3]

  return available;
    2460:	e15b30b6 	ldrh	r3, [fp, #-6]
}
    2464:	e1a00003 	mov	r0, r3
    2468:	e24bd004 	sub	sp, fp, #4
    246c:	e8bd4800 	pop	{fp, lr}
    2470:	e12fff1e 	bx	lr
    2474:	400010fc 	.word	0x400010fc

00002478 <UARTIsr>:


static void UARTIsr(void)
{
    2478:	e92d080e 	push	{r1, r2, r3, fp}
    247c:	e28db00c 	add	fp, sp, #12
  if (U0LSR & LSR_RDR) //Verifica a existência de um dado valido
    2480:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    2484:	e2833903 	add	r3, r3, #49152	; 0xc000
    2488:	e2833014 	add	r3, r3, #20
    248c:	e5933000 	ldr	r3, [r3]
    2490:	e2033001 	and	r3, r3, #1
    2494:	e20330ff 	and	r3, r3, #255	; 0xff
    2498:	e3530000 	cmp	r3, #0
    249c:	0a00002c 	beq	2554 <UARTIsr+0xdc>
  {
	numElementos++;
    24a0:	e59f30c8 	ldr	r3, [pc, #200]	; 2570 <UARTIsr+0xf8>
    24a4:	e5933000 	ldr	r3, [r3]
    24a8:	e2832001 	add	r2, r3, #1
    24ac:	e59f30bc 	ldr	r3, [pc, #188]	; 2570 <UARTIsr+0xf8>
    24b0:	e5832000 	str	r2, [r3]
    usart_rxbuf[prox++] = U0RBR; //Incrementa o índice do buffer circular e armazeda o dado que está presente no buffer da serial
    24b4:	e59f30b8 	ldr	r3, [pc, #184]	; 2574 <UARTIsr+0xfc>
    24b8:	e5932000 	ldr	r2, [r3]
    24bc:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    24c0:	e2833903 	add	r3, r3, #49152	; 0xc000
    24c4:	e5933000 	ldr	r3, [r3]
    24c8:	e20310ff 	and	r1, r3, #255	; 0xff
    24cc:	e59f30a4 	ldr	r3, [pc, #164]	; 2578 <UARTIsr+0x100>
    24d0:	e7c31002 	strb	r1, [r3, r2]
    24d4:	e2822001 	add	r2, r2, #1
    24d8:	e59f3094 	ldr	r3, [pc, #148]	; 2574 <UARTIsr+0xfc>
    24dc:	e5832000 	str	r2, [r3]
    if (prox >= USART_RX_SIZE)  //Verifica se o índice do produtor chegou no final do buffer
    24e0:	e59f308c 	ldr	r3, [pc, #140]	; 2574 <UARTIsr+0xfc>
    24e4:	e5932000 	ldr	r2, [r3]
    24e8:	e3a03ef9 	mov	r3, #3984	; 0xf90
    24ec:	e283300f 	add	r3, r3, #15
    24f0:	e1520003 	cmp	r2, r3
    24f4:	9a000002 	bls	2504 <UARTIsr+0x8c>
    {
      prox = 0;
    24f8:	e59f3074 	ldr	r3, [pc, #116]	; 2574 <UARTIsr+0xfc>
    24fc:	e3a02000 	mov	r2, #0
    2500:	e5832000 	str	r2, [r3]
    }
    if (prox == cons)  //verifica se o buffer está cheio pois o buffer está mais que o consumo
    2504:	e59f3068 	ldr	r3, [pc, #104]	; 2574 <UARTIsr+0xfc>
    2508:	e5932000 	ldr	r2, [r3]
    250c:	e59f3068 	ldr	r3, [pc, #104]	; 257c <UARTIsr+0x104>
    2510:	e5933000 	ldr	r3, [r3]
    2514:	e1520003 	cmp	r2, r3
    2518:	1a00000d 	bne	2554 <UARTIsr+0xdc>
    {
      cons++;                   //Incrementa o consumidor pois na proxima interrupção caso o buffer continue cheio o dado mais antigo será perdido e novamente prod == consum
    251c:	e59f3058 	ldr	r3, [pc, #88]	; 257c <UARTIsr+0x104>
    2520:	e5933000 	ldr	r3, [r3]
    2524:	e2832001 	add	r2, r3, #1
    2528:	e59f304c 	ldr	r3, [pc, #76]	; 257c <UARTIsr+0x104>
    252c:	e5832000 	str	r2, [r3]
      if (cons >= USART_RX_SIZE) //Verifica necessidade de rotacinar o índice o consumidor
    2530:	e59f3044 	ldr	r3, [pc, #68]	; 257c <UARTIsr+0x104>
    2534:	e5932000 	ldr	r2, [r3]
    2538:	e3a03ef9 	mov	r3, #3984	; 0xf90
    253c:	e283300f 	add	r3, r3, #15
    2540:	e1520003 	cmp	r2, r3
    2544:	9a000002 	bls	2554 <UARTIsr+0xdc>
      {
         cons = 0;
    2548:	e59f302c 	ldr	r3, [pc, #44]	; 257c <UARTIsr+0x104>
    254c:	e3a02000 	mov	r2, #0
    2550:	e5832000 	str	r2, [r3]
      }
    }
  }

  VICVectAddr = 0;
    2554:	e3a03000 	mov	r3, #0
    2558:	e2433efd 	sub	r3, r3, #4048	; 0xfd0
    255c:	e3a02000 	mov	r2, #0
    2560:	e5832000 	str	r2, [r3]

}
    2564:	e24bd00c 	sub	sp, fp, #12
    2568:	e8bd080e 	pop	{r1, r2, r3, fp}
    256c:	e25ef004 	subs	pc, lr, #4
    2570:	400010fc 	.word	0x400010fc
    2574:	400010f4 	.word	0x400010f4
    2578:	40000154 	.word	0x40000154
    257c:	400010f8 	.word	0x400010f8

00002580 <UART_GetNumberAvailableElements>:

int UART_GetNumberAvailableElements(void)
{
    2580:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
    2584:	e28db000 	add	fp, sp, #0
	return numElementos;
    2588:	e59f3010 	ldr	r3, [pc, #16]	; 25a0 <UART_GetNumberAvailableElements+0x20>
    258c:	e5933000 	ldr	r3, [r3]
}
    2590:	e1a00003 	mov	r0, r3
    2594:	e28bd000 	add	sp, fp, #0
    2598:	e8bd0800 	pop	{fp}
    259c:	e12fff1e 	bx	lr
    25a0:	400010fc 	.word	0x400010fc

000025a4 <__aeabi_uidiv>:
    25a4:	e2512001 	subs	r2, r1, #1
    25a8:	012fff1e 	bxeq	lr
    25ac:	3a000036 	bcc	268c <__aeabi_uidiv+0xe8>
    25b0:	e1500001 	cmp	r0, r1
    25b4:	9a000022 	bls	2644 <__aeabi_uidiv+0xa0>
    25b8:	e1110002 	tst	r1, r2
    25bc:	0a000023 	beq	2650 <__aeabi_uidiv+0xac>
    25c0:	e311020e 	tst	r1, #-536870912	; 0xe0000000
    25c4:	01a01181 	lsleq	r1, r1, #3
    25c8:	03a03008 	moveq	r3, #8
    25cc:	13a03001 	movne	r3, #1
    25d0:	e3510201 	cmp	r1, #268435456	; 0x10000000
    25d4:	31510000 	cmpcc	r1, r0
    25d8:	31a01201 	lslcc	r1, r1, #4
    25dc:	31a03203 	lslcc	r3, r3, #4
    25e0:	3afffffa 	bcc	25d0 <__aeabi_uidiv+0x2c>
    25e4:	e3510102 	cmp	r1, #-2147483648	; 0x80000000
    25e8:	31510000 	cmpcc	r1, r0
    25ec:	31a01081 	lslcc	r1, r1, #1
    25f0:	31a03083 	lslcc	r3, r3, #1
    25f4:	3afffffa 	bcc	25e4 <__aeabi_uidiv+0x40>
    25f8:	e3a02000 	mov	r2, #0
    25fc:	e1500001 	cmp	r0, r1
    2600:	20400001 	subcs	r0, r0, r1
    2604:	21822003 	orrcs	r2, r2, r3
    2608:	e15000a1 	cmp	r0, r1, lsr #1
    260c:	204000a1 	subcs	r0, r0, r1, lsr #1
    2610:	218220a3 	orrcs	r2, r2, r3, lsr #1
    2614:	e1500121 	cmp	r0, r1, lsr #2
    2618:	20400121 	subcs	r0, r0, r1, lsr #2
    261c:	21822123 	orrcs	r2, r2, r3, lsr #2
    2620:	e15001a1 	cmp	r0, r1, lsr #3
    2624:	204001a1 	subcs	r0, r0, r1, lsr #3
    2628:	218221a3 	orrcs	r2, r2, r3, lsr #3
    262c:	e3500000 	cmp	r0, #0
    2630:	11b03223 	lsrsne	r3, r3, #4
    2634:	11a01221 	lsrne	r1, r1, #4
    2638:	1affffef 	bne	25fc <__aeabi_uidiv+0x58>
    263c:	e1a00002 	mov	r0, r2
    2640:	e12fff1e 	bx	lr
    2644:	03a00001 	moveq	r0, #1
    2648:	13a00000 	movne	r0, #0
    264c:	e12fff1e 	bx	lr
    2650:	e3510801 	cmp	r1, #65536	; 0x10000
    2654:	21a01821 	lsrcs	r1, r1, #16
    2658:	23a02010 	movcs	r2, #16
    265c:	33a02000 	movcc	r2, #0
    2660:	e3510c01 	cmp	r1, #256	; 0x100
    2664:	21a01421 	lsrcs	r1, r1, #8
    2668:	22822008 	addcs	r2, r2, #8
    266c:	e3510010 	cmp	r1, #16
    2670:	21a01221 	lsrcs	r1, r1, #4
    2674:	22822004 	addcs	r2, r2, #4
    2678:	e3510004 	cmp	r1, #4
    267c:	82822003 	addhi	r2, r2, #3
    2680:	908220a1 	addls	r2, r2, r1, lsr #1
    2684:	e1a00230 	lsr	r0, r0, r2
    2688:	e12fff1e 	bx	lr
    268c:	e3500000 	cmp	r0, #0
    2690:	13e00000 	mvnne	r0, #0
    2694:	ea000059 	b	2800 <__aeabi_idiv0>

00002698 <__aeabi_uidivmod>:
    2698:	e3510000 	cmp	r1, #0
    269c:	0afffffa 	beq	268c <__aeabi_uidiv+0xe8>
    26a0:	e92d4003 	push	{r0, r1, lr}
    26a4:	ebffffbe 	bl	25a4 <__aeabi_uidiv>
    26a8:	e8bd4006 	pop	{r1, r2, lr}
    26ac:	e0030092 	mul	r3, r2, r0
    26b0:	e0411003 	sub	r1, r1, r3
    26b4:	e12fff1e 	bx	lr

000026b8 <__aeabi_idiv>:
    26b8:	e3510000 	cmp	r1, #0
    26bc:	0a000043 	beq	27d0 <.divsi3_skip_div0_test+0x110>

000026c0 <.divsi3_skip_div0_test>:
    26c0:	e020c001 	eor	ip, r0, r1
    26c4:	42611000 	rsbmi	r1, r1, #0
    26c8:	e2512001 	subs	r2, r1, #1
    26cc:	0a000027 	beq	2770 <.divsi3_skip_div0_test+0xb0>
    26d0:	e1b03000 	movs	r3, r0
    26d4:	42603000 	rsbmi	r3, r0, #0
    26d8:	e1530001 	cmp	r3, r1
    26dc:	9a000026 	bls	277c <.divsi3_skip_div0_test+0xbc>
    26e0:	e1110002 	tst	r1, r2
    26e4:	0a000028 	beq	278c <.divsi3_skip_div0_test+0xcc>
    26e8:	e311020e 	tst	r1, #-536870912	; 0xe0000000
    26ec:	01a01181 	lsleq	r1, r1, #3
    26f0:	03a02008 	moveq	r2, #8
    26f4:	13a02001 	movne	r2, #1
    26f8:	e3510201 	cmp	r1, #268435456	; 0x10000000
    26fc:	31510003 	cmpcc	r1, r3
    2700:	31a01201 	lslcc	r1, r1, #4
    2704:	31a02202 	lslcc	r2, r2, #4
    2708:	3afffffa 	bcc	26f8 <.divsi3_skip_div0_test+0x38>
    270c:	e3510102 	cmp	r1, #-2147483648	; 0x80000000
    2710:	31510003 	cmpcc	r1, r3
    2714:	31a01081 	lslcc	r1, r1, #1
    2718:	31a02082 	lslcc	r2, r2, #1
    271c:	3afffffa 	bcc	270c <.divsi3_skip_div0_test+0x4c>
    2720:	e3a00000 	mov	r0, #0
    2724:	e1530001 	cmp	r3, r1
    2728:	20433001 	subcs	r3, r3, r1
    272c:	21800002 	orrcs	r0, r0, r2
    2730:	e15300a1 	cmp	r3, r1, lsr #1
    2734:	204330a1 	subcs	r3, r3, r1, lsr #1
    2738:	218000a2 	orrcs	r0, r0, r2, lsr #1
    273c:	e1530121 	cmp	r3, r1, lsr #2
    2740:	20433121 	subcs	r3, r3, r1, lsr #2
    2744:	21800122 	orrcs	r0, r0, r2, lsr #2
    2748:	e15301a1 	cmp	r3, r1, lsr #3
    274c:	204331a1 	subcs	r3, r3, r1, lsr #3
    2750:	218001a2 	orrcs	r0, r0, r2, lsr #3
    2754:	e3530000 	cmp	r3, #0
    2758:	11b02222 	lsrsne	r2, r2, #4
    275c:	11a01221 	lsrne	r1, r1, #4
    2760:	1affffef 	bne	2724 <.divsi3_skip_div0_test+0x64>
    2764:	e35c0000 	cmp	ip, #0
    2768:	42600000 	rsbmi	r0, r0, #0
    276c:	e12fff1e 	bx	lr
    2770:	e13c0000 	teq	ip, r0
    2774:	42600000 	rsbmi	r0, r0, #0
    2778:	e12fff1e 	bx	lr
    277c:	33a00000 	movcc	r0, #0
    2780:	01a00fcc 	asreq	r0, ip, #31
    2784:	03800001 	orreq	r0, r0, #1
    2788:	e12fff1e 	bx	lr
    278c:	e3510801 	cmp	r1, #65536	; 0x10000
    2790:	21a01821 	lsrcs	r1, r1, #16
    2794:	23a02010 	movcs	r2, #16
    2798:	33a02000 	movcc	r2, #0
    279c:	e3510c01 	cmp	r1, #256	; 0x100
    27a0:	21a01421 	lsrcs	r1, r1, #8
    27a4:	22822008 	addcs	r2, r2, #8
    27a8:	e3510010 	cmp	r1, #16
    27ac:	21a01221 	lsrcs	r1, r1, #4
    27b0:	22822004 	addcs	r2, r2, #4
    27b4:	e3510004 	cmp	r1, #4
    27b8:	82822003 	addhi	r2, r2, #3
    27bc:	908220a1 	addls	r2, r2, r1, lsr #1
    27c0:	e35c0000 	cmp	ip, #0
    27c4:	e1a00233 	lsr	r0, r3, r2
    27c8:	42600000 	rsbmi	r0, r0, #0
    27cc:	e12fff1e 	bx	lr
    27d0:	e3500000 	cmp	r0, #0
    27d4:	c3e00102 	mvngt	r0, #-2147483648	; 0x80000000
    27d8:	b3a00102 	movlt	r0, #-2147483648	; 0x80000000
    27dc:	ea000007 	b	2800 <__aeabi_idiv0>

000027e0 <__aeabi_idivmod>:
    27e0:	e3510000 	cmp	r1, #0
    27e4:	0afffff9 	beq	27d0 <.divsi3_skip_div0_test+0x110>
    27e8:	e92d4003 	push	{r0, r1, lr}
    27ec:	ebffffb3 	bl	26c0 <.divsi3_skip_div0_test>
    27f0:	e8bd4006 	pop	{r1, r2, lr}
    27f4:	e0030092 	mul	r3, r2, r0
    27f8:	e0411003 	sub	r1, r1, r3
    27fc:	e12fff1e 	bx	lr

00002800 <__aeabi_idiv0>:
    2800:	e12fff1e 	bx	lr

00002804 <__aeabi_drsub>:
    2804:	e2211102 	eor	r1, r1, #-2147483648	; 0x80000000
    2808:	ea000000 	b	2810 <__adddf3>

0000280c <__aeabi_dsub>:
    280c:	e2233102 	eor	r3, r3, #-2147483648	; 0x80000000

00002810 <__adddf3>:
    2810:	e92d4030 	push	{r4, r5, lr}
    2814:	e1a04081 	lsl	r4, r1, #1
    2818:	e1a05083 	lsl	r5, r3, #1
    281c:	e1340005 	teq	r4, r5
    2820:	01300002 	teqeq	r0, r2
    2824:	1194c000 	orrsne	ip, r4, r0
    2828:	1195c002 	orrsne	ip, r5, r2
    282c:	11f0cac4 	mvnsne	ip, r4, asr #21
    2830:	11f0cac5 	mvnsne	ip, r5, asr #21
    2834:	0a00008c 	beq	2a6c <__adddf3+0x25c>
    2838:	e1a04aa4 	lsr	r4, r4, #21
    283c:	e0745aa5 	rsbs	r5, r4, r5, lsr #21
    2840:	b2655000 	rsblt	r5, r5, #0
    2844:	da000006 	ble	2864 <__adddf3+0x54>
    2848:	e0844005 	add	r4, r4, r5
    284c:	e0202002 	eor	r2, r0, r2
    2850:	e0213003 	eor	r3, r1, r3
    2854:	e0220000 	eor	r0, r2, r0
    2858:	e0231001 	eor	r1, r3, r1
    285c:	e0202002 	eor	r2, r0, r2
    2860:	e0213003 	eor	r3, r1, r3
    2864:	e3550036 	cmp	r5, #54	; 0x36
    2868:	88bd4030 	pophi	{r4, r5, lr}
    286c:	812fff1e 	bxhi	lr
    2870:	e3110102 	tst	r1, #-2147483648	; 0x80000000
    2874:	e1a01601 	lsl	r1, r1, #12
    2878:	e3a0c601 	mov	ip, #1048576	; 0x100000
    287c:	e18c1621 	orr	r1, ip, r1, lsr #12
    2880:	0a000001 	beq	288c <__adddf3+0x7c>
    2884:	e2700000 	rsbs	r0, r0, #0
    2888:	e2e11000 	rsc	r1, r1, #0
    288c:	e3130102 	tst	r3, #-2147483648	; 0x80000000
    2890:	e1a03603 	lsl	r3, r3, #12
    2894:	e18c3623 	orr	r3, ip, r3, lsr #12
    2898:	0a000001 	beq	28a4 <__adddf3+0x94>
    289c:	e2722000 	rsbs	r2, r2, #0
    28a0:	e2e33000 	rsc	r3, r3, #0
    28a4:	e1340005 	teq	r4, r5
    28a8:	0a000069 	beq	2a54 <__adddf3+0x244>
    28ac:	e2444001 	sub	r4, r4, #1
    28b0:	e275e020 	rsbs	lr, r5, #32
    28b4:	ba000005 	blt	28d0 <__adddf3+0xc0>
    28b8:	e1a0ce12 	lsl	ip, r2, lr
    28bc:	e0900532 	adds	r0, r0, r2, lsr r5
    28c0:	e2a11000 	adc	r1, r1, #0
    28c4:	e0900e13 	adds	r0, r0, r3, lsl lr
    28c8:	e0b11553 	adcs	r1, r1, r3, asr r5
    28cc:	ea000006 	b	28ec <__adddf3+0xdc>
    28d0:	e2455020 	sub	r5, r5, #32
    28d4:	e28ee020 	add	lr, lr, #32
    28d8:	e3520001 	cmp	r2, #1
    28dc:	e1a0ce13 	lsl	ip, r3, lr
    28e0:	238cc002 	orrcs	ip, ip, #2
    28e4:	e0900553 	adds	r0, r0, r3, asr r5
    28e8:	e0b11fc3 	adcs	r1, r1, r3, asr #31
    28ec:	e2015102 	and	r5, r1, #-2147483648	; 0x80000000
    28f0:	5a000002 	bpl	2900 <__adddf3+0xf0>
    28f4:	e27cc000 	rsbs	ip, ip, #0
    28f8:	e2f00000 	rscs	r0, r0, #0
    28fc:	e2e11000 	rsc	r1, r1, #0
    2900:	e3510601 	cmp	r1, #1048576	; 0x100000
    2904:	3a00000f 	bcc	2948 <__adddf3+0x138>
    2908:	e3510602 	cmp	r1, #2097152	; 0x200000
    290c:	3a000006 	bcc	292c <__adddf3+0x11c>
    2910:	e1b010a1 	lsrs	r1, r1, #1
    2914:	e1b00060 	rrxs	r0, r0
    2918:	e1a0c06c 	rrx	ip, ip
    291c:	e2844001 	add	r4, r4, #1
    2920:	e1a02a84 	lsl	r2, r4, #21
    2924:	e3720501 	cmn	r2, #4194304	; 0x400000
    2928:	2a00006b 	bcs	2adc <__adddf3+0x2cc>
    292c:	e35c0102 	cmp	ip, #-2147483648	; 0x80000000
    2930:	01b0c0a0 	lsrseq	ip, r0, #1
    2934:	e2b00000 	adcs	r0, r0, #0
    2938:	e0a11a04 	adc	r1, r1, r4, lsl #20
    293c:	e1811005 	orr	r1, r1, r5
    2940:	e8bd4030 	pop	{r4, r5, lr}
    2944:	e12fff1e 	bx	lr
    2948:	e1b0c08c 	lsls	ip, ip, #1
    294c:	e0b00000 	adcs	r0, r0, r0
    2950:	e0a11001 	adc	r1, r1, r1
    2954:	e3110601 	tst	r1, #1048576	; 0x100000
    2958:	e2444001 	sub	r4, r4, #1
    295c:	1afffff2 	bne	292c <__adddf3+0x11c>
    2960:	e3310000 	teq	r1, #0
    2964:	13a03014 	movne	r3, #20
    2968:	03a03034 	moveq	r3, #52	; 0x34
    296c:	01a01000 	moveq	r1, r0
    2970:	03a00000 	moveq	r0, #0
    2974:	e1a02001 	mov	r2, r1
    2978:	e3520801 	cmp	r2, #65536	; 0x10000
    297c:	21a02822 	lsrcs	r2, r2, #16
    2980:	22433010 	subcs	r3, r3, #16
    2984:	e3520c01 	cmp	r2, #256	; 0x100
    2988:	21a02422 	lsrcs	r2, r2, #8
    298c:	22433008 	subcs	r3, r3, #8
    2990:	e3520010 	cmp	r2, #16
    2994:	21a02222 	lsrcs	r2, r2, #4
    2998:	22433004 	subcs	r3, r3, #4
    299c:	e3520004 	cmp	r2, #4
    29a0:	22433002 	subcs	r3, r3, #2
    29a4:	304330a2 	subcc	r3, r3, r2, lsr #1
    29a8:	e04331a2 	sub	r3, r3, r2, lsr #3
    29ac:	e2532020 	subs	r2, r3, #32
    29b0:	aa000007 	bge	29d4 <__adddf3+0x1c4>
    29b4:	e292200c 	adds	r2, r2, #12
    29b8:	da000004 	ble	29d0 <__adddf3+0x1c0>
    29bc:	e282c014 	add	ip, r2, #20
    29c0:	e262200c 	rsb	r2, r2, #12
    29c4:	e1a00c11 	lsl	r0, r1, ip
    29c8:	e1a01231 	lsr	r1, r1, r2
    29cc:	ea000004 	b	29e4 <__adddf3+0x1d4>
    29d0:	e2822014 	add	r2, r2, #20
    29d4:	d262c020 	rsble	ip, r2, #32
    29d8:	e1a01211 	lsl	r1, r1, r2
    29dc:	d1811c30 	orrle	r1, r1, r0, lsr ip
    29e0:	d1a00210 	lslle	r0, r0, r2
    29e4:	e0544003 	subs	r4, r4, r3
    29e8:	a0811a04 	addge	r1, r1, r4, lsl #20
    29ec:	a1811005 	orrge	r1, r1, r5
    29f0:	a8bd4030 	popge	{r4, r5, lr}
    29f4:	a12fff1e 	bxge	lr
    29f8:	e1e04004 	mvn	r4, r4
    29fc:	e254401f 	subs	r4, r4, #31
    2a00:	aa00000f 	bge	2a44 <__adddf3+0x234>
    2a04:	e294400c 	adds	r4, r4, #12
    2a08:	ca000006 	bgt	2a28 <__adddf3+0x218>
    2a0c:	e2844014 	add	r4, r4, #20
    2a10:	e2642020 	rsb	r2, r4, #32
    2a14:	e1a00430 	lsr	r0, r0, r4
    2a18:	e1800211 	orr	r0, r0, r1, lsl r2
    2a1c:	e1851431 	orr	r1, r5, r1, lsr r4
    2a20:	e8bd4030 	pop	{r4, r5, lr}
    2a24:	e12fff1e 	bx	lr
    2a28:	e264400c 	rsb	r4, r4, #12
    2a2c:	e2642020 	rsb	r2, r4, #32
    2a30:	e1a00230 	lsr	r0, r0, r2
    2a34:	e1800411 	orr	r0, r0, r1, lsl r4
    2a38:	e1a01005 	mov	r1, r5
    2a3c:	e8bd4030 	pop	{r4, r5, lr}
    2a40:	e12fff1e 	bx	lr
    2a44:	e1a00431 	lsr	r0, r1, r4
    2a48:	e1a01005 	mov	r1, r5
    2a4c:	e8bd4030 	pop	{r4, r5, lr}
    2a50:	e12fff1e 	bx	lr
    2a54:	e3340000 	teq	r4, #0
    2a58:	e2233601 	eor	r3, r3, #1048576	; 0x100000
    2a5c:	02211601 	eoreq	r1, r1, #1048576	; 0x100000
    2a60:	02844001 	addeq	r4, r4, #1
    2a64:	12455001 	subne	r5, r5, #1
    2a68:	eaffff8f 	b	28ac <__adddf3+0x9c>
    2a6c:	e1f0cac4 	mvns	ip, r4, asr #21
    2a70:	11f0cac5 	mvnsne	ip, r5, asr #21
    2a74:	0a00001d 	beq	2af0 <__adddf3+0x2e0>
    2a78:	e1340005 	teq	r4, r5
    2a7c:	01300002 	teqeq	r0, r2
    2a80:	0a000004 	beq	2a98 <__adddf3+0x288>
    2a84:	e194c000 	orrs	ip, r4, r0
    2a88:	01a01003 	moveq	r1, r3
    2a8c:	01a00002 	moveq	r0, r2
    2a90:	e8bd4030 	pop	{r4, r5, lr}
    2a94:	e12fff1e 	bx	lr
    2a98:	e1310003 	teq	r1, r3
    2a9c:	13a01000 	movne	r1, #0
    2aa0:	13a00000 	movne	r0, #0
    2aa4:	18bd4030 	popne	{r4, r5, lr}
    2aa8:	112fff1e 	bxne	lr
    2aac:	e1b0caa4 	lsrs	ip, r4, #21
    2ab0:	1a000004 	bne	2ac8 <__adddf3+0x2b8>
    2ab4:	e1b00080 	lsls	r0, r0, #1
    2ab8:	e0b11001 	adcs	r1, r1, r1
    2abc:	23811102 	orrcs	r1, r1, #-2147483648	; 0x80000000
    2ac0:	e8bd4030 	pop	{r4, r5, lr}
    2ac4:	e12fff1e 	bx	lr
    2ac8:	e2944501 	adds	r4, r4, #4194304	; 0x400000
    2acc:	32811601 	addcc	r1, r1, #1048576	; 0x100000
    2ad0:	38bd4030 	popcc	{r4, r5, lr}
    2ad4:	312fff1e 	bxcc	lr
    2ad8:	e2015102 	and	r5, r1, #-2147483648	; 0x80000000
    2adc:	e385147f 	orr	r1, r5, #2130706432	; 0x7f000000
    2ae0:	e381160f 	orr	r1, r1, #15728640	; 0xf00000
    2ae4:	e3a00000 	mov	r0, #0
    2ae8:	e8bd4030 	pop	{r4, r5, lr}
    2aec:	e12fff1e 	bx	lr
    2af0:	e1f0cac4 	mvns	ip, r4, asr #21
    2af4:	11a01003 	movne	r1, r3
    2af8:	11a00002 	movne	r0, r2
    2afc:	01f0cac5 	mvnseq	ip, r5, asr #21
    2b00:	11a03001 	movne	r3, r1
    2b04:	11a02000 	movne	r2, r0
    2b08:	e1904601 	orrs	r4, r0, r1, lsl #12
    2b0c:	01925603 	orrseq	r5, r2, r3, lsl #12
    2b10:	01310003 	teqeq	r1, r3
    2b14:	13811702 	orrne	r1, r1, #524288	; 0x80000
    2b18:	e8bd4030 	pop	{r4, r5, lr}
    2b1c:	e12fff1e 	bx	lr

00002b20 <__aeabi_ui2d>:
    2b20:	e3300000 	teq	r0, #0
    2b24:	03a01000 	moveq	r1, #0
    2b28:	012fff1e 	bxeq	lr
    2b2c:	e92d4030 	push	{r4, r5, lr}
    2b30:	e3a04b01 	mov	r4, #1024	; 0x400
    2b34:	e2844032 	add	r4, r4, #50	; 0x32
    2b38:	e3a05000 	mov	r5, #0
    2b3c:	e3a01000 	mov	r1, #0
    2b40:	eaffff86 	b	2960 <__adddf3+0x150>

00002b44 <__aeabi_i2d>:
    2b44:	e3300000 	teq	r0, #0
    2b48:	03a01000 	moveq	r1, #0
    2b4c:	012fff1e 	bxeq	lr
    2b50:	e92d4030 	push	{r4, r5, lr}
    2b54:	e3a04b01 	mov	r4, #1024	; 0x400
    2b58:	e2844032 	add	r4, r4, #50	; 0x32
    2b5c:	e2105102 	ands	r5, r0, #-2147483648	; 0x80000000
    2b60:	42600000 	rsbmi	r0, r0, #0
    2b64:	e3a01000 	mov	r1, #0
    2b68:	eaffff7c 	b	2960 <__adddf3+0x150>

00002b6c <__aeabi_f2d>:
    2b6c:	e1b02080 	lsls	r2, r0, #1
    2b70:	e1a011c2 	asr	r1, r2, #3
    2b74:	e1a01061 	rrx	r1, r1
    2b78:	e1a00e02 	lsl	r0, r2, #28
    2b7c:	121234ff 	andsne	r3, r2, #-16777216	; 0xff000000
    2b80:	133304ff 	teqne	r3, #-16777216	; 0xff000000
    2b84:	1221130e 	eorne	r1, r1, #939524096	; 0x38000000
    2b88:	112fff1e 	bxne	lr
    2b8c:	e3320000 	teq	r2, #0
    2b90:	133304ff 	teqne	r3, #-16777216	; 0xff000000
    2b94:	012fff1e 	bxeq	lr
    2b98:	e92d4030 	push	{r4, r5, lr}
    2b9c:	e3a04d0e 	mov	r4, #896	; 0x380
    2ba0:	e2015102 	and	r5, r1, #-2147483648	; 0x80000000
    2ba4:	e3c11102 	bic	r1, r1, #-2147483648	; 0x80000000
    2ba8:	eaffff6c 	b	2960 <__adddf3+0x150>

00002bac <__aeabi_ul2d>:
    2bac:	e1902001 	orrs	r2, r0, r1
    2bb0:	012fff1e 	bxeq	lr
    2bb4:	e92d4030 	push	{r4, r5, lr}
    2bb8:	e3a05000 	mov	r5, #0
    2bbc:	ea000006 	b	2bdc <__aeabi_l2d+0x1c>

00002bc0 <__aeabi_l2d>:
    2bc0:	e1902001 	orrs	r2, r0, r1
    2bc4:	012fff1e 	bxeq	lr
    2bc8:	e92d4030 	push	{r4, r5, lr}
    2bcc:	e2115102 	ands	r5, r1, #-2147483648	; 0x80000000
    2bd0:	5a000001 	bpl	2bdc <__aeabi_l2d+0x1c>
    2bd4:	e2700000 	rsbs	r0, r0, #0
    2bd8:	e2e11000 	rsc	r1, r1, #0
    2bdc:	e3a04b01 	mov	r4, #1024	; 0x400
    2be0:	e2844032 	add	r4, r4, #50	; 0x32
    2be4:	e1b0cb21 	lsrs	ip, r1, #22
    2be8:	0affff44 	beq	2900 <__adddf3+0xf0>
    2bec:	e3a02003 	mov	r2, #3
    2bf0:	e1b0c1ac 	lsrs	ip, ip, #3
    2bf4:	12822003 	addne	r2, r2, #3
    2bf8:	e1b0c1ac 	lsrs	ip, ip, #3
    2bfc:	12822003 	addne	r2, r2, #3
    2c00:	e08221ac 	add	r2, r2, ip, lsr #3
    2c04:	e2623020 	rsb	r3, r2, #32
    2c08:	e1a0c310 	lsl	ip, r0, r3
    2c0c:	e1a00230 	lsr	r0, r0, r2
    2c10:	e1800311 	orr	r0, r0, r1, lsl r3
    2c14:	e1a01231 	lsr	r1, r1, r2
    2c18:	e0844002 	add	r4, r4, r2
    2c1c:	eaffff37 	b	2900 <__adddf3+0xf0>

00002c20 <__aeabi_dmul>:
    2c20:	e92d4070 	push	{r4, r5, r6, lr}
    2c24:	e3a0c0ff 	mov	ip, #255	; 0xff
    2c28:	e38ccc07 	orr	ip, ip, #1792	; 0x700
    2c2c:	e01c4a21 	ands	r4, ip, r1, lsr #20
    2c30:	101c5a23 	andsne	r5, ip, r3, lsr #20
    2c34:	1134000c 	teqne	r4, ip
    2c38:	1135000c 	teqne	r5, ip
    2c3c:	0b000075 	bleq	2e18 <__aeabi_dmul+0x1f8>
    2c40:	e0844005 	add	r4, r4, r5
    2c44:	e0216003 	eor	r6, r1, r3
    2c48:	e1c11a8c 	bic	r1, r1, ip, lsl #21
    2c4c:	e1c33a8c 	bic	r3, r3, ip, lsl #21
    2c50:	e1905601 	orrs	r5, r0, r1, lsl #12
    2c54:	11925603 	orrsne	r5, r2, r3, lsl #12
    2c58:	e3811601 	orr	r1, r1, #1048576	; 0x100000
    2c5c:	e3833601 	orr	r3, r3, #1048576	; 0x100000
    2c60:	0a00001d 	beq	2cdc <__aeabi_dmul+0xbc>
    2c64:	e08ec290 	umull	ip, lr, r0, r2
    2c68:	e3a05000 	mov	r5, #0
    2c6c:	e0a5e291 	umlal	lr, r5, r1, r2
    2c70:	e2062102 	and	r2, r6, #-2147483648	; 0x80000000
    2c74:	e0a5e390 	umlal	lr, r5, r0, r3
    2c78:	e3a06000 	mov	r6, #0
    2c7c:	e0a65391 	umlal	r5, r6, r1, r3
    2c80:	e33c0000 	teq	ip, #0
    2c84:	138ee001 	orrne	lr, lr, #1
    2c88:	e24440ff 	sub	r4, r4, #255	; 0xff
    2c8c:	e3560c02 	cmp	r6, #512	; 0x200
    2c90:	e2c44c03 	sbc	r4, r4, #768	; 0x300
    2c94:	2a000002 	bcs	2ca4 <__aeabi_dmul+0x84>
    2c98:	e1b0e08e 	lsls	lr, lr, #1
    2c9c:	e0b55005 	adcs	r5, r5, r5
    2ca0:	e0a66006 	adc	r6, r6, r6
    2ca4:	e1821586 	orr	r1, r2, r6, lsl #11
    2ca8:	e1811aa5 	orr	r1, r1, r5, lsr #21
    2cac:	e1a00585 	lsl	r0, r5, #11
    2cb0:	e1800aae 	orr	r0, r0, lr, lsr #21
    2cb4:	e1a0e58e 	lsl	lr, lr, #11
    2cb8:	e254c0fd 	subs	ip, r4, #253	; 0xfd
    2cbc:	835c0c07 	cmphi	ip, #1792	; 0x700
    2cc0:	8a000011 	bhi	2d0c <__aeabi_dmul+0xec>
    2cc4:	e35e0102 	cmp	lr, #-2147483648	; 0x80000000
    2cc8:	01b0e0a0 	lsrseq	lr, r0, #1
    2ccc:	e2b00000 	adcs	r0, r0, #0
    2cd0:	e0a11a04 	adc	r1, r1, r4, lsl #20
    2cd4:	e8bd4070 	pop	{r4, r5, r6, lr}
    2cd8:	e12fff1e 	bx	lr
    2cdc:	e2066102 	and	r6, r6, #-2147483648	; 0x80000000
    2ce0:	e1861001 	orr	r1, r6, r1
    2ce4:	e1800002 	orr	r0, r0, r2
    2ce8:	e0211003 	eor	r1, r1, r3
    2cec:	e05440ac 	subs	r4, r4, ip, lsr #1
    2cf0:	c074500c 	rsbsgt	r5, r4, ip
    2cf4:	c1811a04 	orrgt	r1, r1, r4, lsl #20
    2cf8:	c8bd4070 	popgt	{r4, r5, r6, lr}
    2cfc:	c12fff1e 	bxgt	lr
    2d00:	e3811601 	orr	r1, r1, #1048576	; 0x100000
    2d04:	e3a0e000 	mov	lr, #0
    2d08:	e2544001 	subs	r4, r4, #1
    2d0c:	ca00005d 	bgt	2e88 <__aeabi_dmul+0x268>
    2d10:	e3740036 	cmn	r4, #54	; 0x36
    2d14:	d3a00000 	movle	r0, #0
    2d18:	d2011102 	andle	r1, r1, #-2147483648	; 0x80000000
    2d1c:	d8bd4070 	pople	{r4, r5, r6, lr}
    2d20:	d12fff1e 	bxle	lr
    2d24:	e2644000 	rsb	r4, r4, #0
    2d28:	e2544020 	subs	r4, r4, #32
    2d2c:	aa00001a 	bge	2d9c <__aeabi_dmul+0x17c>
    2d30:	e294400c 	adds	r4, r4, #12
    2d34:	ca00000c 	bgt	2d6c <__aeabi_dmul+0x14c>
    2d38:	e2844014 	add	r4, r4, #20
    2d3c:	e2645020 	rsb	r5, r4, #32
    2d40:	e1a03510 	lsl	r3, r0, r5
    2d44:	e1a00430 	lsr	r0, r0, r4
    2d48:	e1800511 	orr	r0, r0, r1, lsl r5
    2d4c:	e2012102 	and	r2, r1, #-2147483648	; 0x80000000
    2d50:	e3c11102 	bic	r1, r1, #-2147483648	; 0x80000000
    2d54:	e0900fa3 	adds	r0, r0, r3, lsr #31
    2d58:	e0a21431 	adc	r1, r2, r1, lsr r4
    2d5c:	e19ee083 	orrs	lr, lr, r3, lsl #1
    2d60:	01c00fa3 	biceq	r0, r0, r3, lsr #31
    2d64:	e8bd4070 	pop	{r4, r5, r6, lr}
    2d68:	e12fff1e 	bx	lr
    2d6c:	e264400c 	rsb	r4, r4, #12
    2d70:	e2645020 	rsb	r5, r4, #32
    2d74:	e1a03410 	lsl	r3, r0, r4
    2d78:	e1a00530 	lsr	r0, r0, r5
    2d7c:	e1800411 	orr	r0, r0, r1, lsl r4
    2d80:	e2011102 	and	r1, r1, #-2147483648	; 0x80000000
    2d84:	e0900fa3 	adds	r0, r0, r3, lsr #31
    2d88:	e2a11000 	adc	r1, r1, #0
    2d8c:	e19ee083 	orrs	lr, lr, r3, lsl #1
    2d90:	01c00fa3 	biceq	r0, r0, r3, lsr #31
    2d94:	e8bd4070 	pop	{r4, r5, r6, lr}
    2d98:	e12fff1e 	bx	lr
    2d9c:	e2645020 	rsb	r5, r4, #32
    2da0:	e18ee510 	orr	lr, lr, r0, lsl r5
    2da4:	e1a03430 	lsr	r3, r0, r4
    2da8:	e1833511 	orr	r3, r3, r1, lsl r5
    2dac:	e1a00431 	lsr	r0, r1, r4
    2db0:	e2011102 	and	r1, r1, #-2147483648	; 0x80000000
    2db4:	e1c00431 	bic	r0, r0, r1, lsr r4
    2db8:	e0800fa3 	add	r0, r0, r3, lsr #31
    2dbc:	e19ee083 	orrs	lr, lr, r3, lsl #1
    2dc0:	01c00fa3 	biceq	r0, r0, r3, lsr #31
    2dc4:	e8bd4070 	pop	{r4, r5, r6, lr}
    2dc8:	e12fff1e 	bx	lr
    2dcc:	e3340000 	teq	r4, #0
    2dd0:	1a000008 	bne	2df8 <__aeabi_dmul+0x1d8>
    2dd4:	e2016102 	and	r6, r1, #-2147483648	; 0x80000000
    2dd8:	e1b00080 	lsls	r0, r0, #1
    2ddc:	e0a11001 	adc	r1, r1, r1
    2de0:	e3110601 	tst	r1, #1048576	; 0x100000
    2de4:	02444001 	subeq	r4, r4, #1
    2de8:	0afffffa 	beq	2dd8 <__aeabi_dmul+0x1b8>
    2dec:	e1811006 	orr	r1, r1, r6
    2df0:	e3350000 	teq	r5, #0
    2df4:	112fff1e 	bxne	lr
    2df8:	e2036102 	and	r6, r3, #-2147483648	; 0x80000000
    2dfc:	e1b02082 	lsls	r2, r2, #1
    2e00:	e0a33003 	adc	r3, r3, r3
    2e04:	e3130601 	tst	r3, #1048576	; 0x100000
    2e08:	02455001 	subeq	r5, r5, #1
    2e0c:	0afffffa 	beq	2dfc <__aeabi_dmul+0x1dc>
    2e10:	e1833006 	orr	r3, r3, r6
    2e14:	e12fff1e 	bx	lr
    2e18:	e134000c 	teq	r4, ip
    2e1c:	e00c5a23 	and	r5, ip, r3, lsr #20
    2e20:	1135000c 	teqne	r5, ip
    2e24:	0a000007 	beq	2e48 <__aeabi_dmul+0x228>
    2e28:	e1906081 	orrs	r6, r0, r1, lsl #1
    2e2c:	11926083 	orrsne	r6, r2, r3, lsl #1
    2e30:	1affffe5 	bne	2dcc <__aeabi_dmul+0x1ac>
    2e34:	e0211003 	eor	r1, r1, r3
    2e38:	e2011102 	and	r1, r1, #-2147483648	; 0x80000000
    2e3c:	e3a00000 	mov	r0, #0
    2e40:	e8bd4070 	pop	{r4, r5, r6, lr}
    2e44:	e12fff1e 	bx	lr
    2e48:	e1906081 	orrs	r6, r0, r1, lsl #1
    2e4c:	01a00002 	moveq	r0, r2
    2e50:	01a01003 	moveq	r1, r3
    2e54:	11926083 	orrsne	r6, r2, r3, lsl #1
    2e58:	0a000010 	beq	2ea0 <__aeabi_dmul+0x280>
    2e5c:	e134000c 	teq	r4, ip
    2e60:	1a000001 	bne	2e6c <__aeabi_dmul+0x24c>
    2e64:	e1906601 	orrs	r6, r0, r1, lsl #12
    2e68:	1a00000c 	bne	2ea0 <__aeabi_dmul+0x280>
    2e6c:	e135000c 	teq	r5, ip
    2e70:	1a000003 	bne	2e84 <__aeabi_dmul+0x264>
    2e74:	e1926603 	orrs	r6, r2, r3, lsl #12
    2e78:	11a00002 	movne	r0, r2
    2e7c:	11a01003 	movne	r1, r3
    2e80:	1a000006 	bne	2ea0 <__aeabi_dmul+0x280>
    2e84:	e0211003 	eor	r1, r1, r3
    2e88:	e2011102 	and	r1, r1, #-2147483648	; 0x80000000
    2e8c:	e381147f 	orr	r1, r1, #2130706432	; 0x7f000000
    2e90:	e381160f 	orr	r1, r1, #15728640	; 0xf00000
    2e94:	e3a00000 	mov	r0, #0
    2e98:	e8bd4070 	pop	{r4, r5, r6, lr}
    2e9c:	e12fff1e 	bx	lr
    2ea0:	e381147f 	orr	r1, r1, #2130706432	; 0x7f000000
    2ea4:	e381173e 	orr	r1, r1, #16252928	; 0xf80000
    2ea8:	e8bd4070 	pop	{r4, r5, r6, lr}
    2eac:	e12fff1e 	bx	lr

00002eb0 <__aeabi_ddiv>:
    2eb0:	e92d4070 	push	{r4, r5, r6, lr}
    2eb4:	e3a0c0ff 	mov	ip, #255	; 0xff
    2eb8:	e38ccc07 	orr	ip, ip, #1792	; 0x700
    2ebc:	e01c4a21 	ands	r4, ip, r1, lsr #20
    2ec0:	101c5a23 	andsne	r5, ip, r3, lsr #20
    2ec4:	1134000c 	teqne	r4, ip
    2ec8:	1135000c 	teqne	r5, ip
    2ecc:	0b00005e 	bleq	304c <__aeabi_ddiv+0x19c>
    2ed0:	e0444005 	sub	r4, r4, r5
    2ed4:	e021e003 	eor	lr, r1, r3
    2ed8:	e1925603 	orrs	r5, r2, r3, lsl #12
    2edc:	e1a01601 	lsl	r1, r1, #12
    2ee0:	0a00004c 	beq	3018 <__aeabi_ddiv+0x168>
    2ee4:	e1a03603 	lsl	r3, r3, #12
    2ee8:	e3a05201 	mov	r5, #268435456	; 0x10000000
    2eec:	e1853223 	orr	r3, r5, r3, lsr #4
    2ef0:	e1833c22 	orr	r3, r3, r2, lsr #24
    2ef4:	e1a02402 	lsl	r2, r2, #8
    2ef8:	e1855221 	orr	r5, r5, r1, lsr #4
    2efc:	e1855c20 	orr	r5, r5, r0, lsr #24
    2f00:	e1a06400 	lsl	r6, r0, #8
    2f04:	e20e1102 	and	r1, lr, #-2147483648	; 0x80000000
    2f08:	e1550003 	cmp	r5, r3
    2f0c:	01560002 	cmpeq	r6, r2
    2f10:	e2a440fd 	adc	r4, r4, #253	; 0xfd
    2f14:	e2844c03 	add	r4, r4, #768	; 0x300
    2f18:	2a000001 	bcs	2f24 <__aeabi_ddiv+0x74>
    2f1c:	e1b030a3 	lsrs	r3, r3, #1
    2f20:	e1a02062 	rrx	r2, r2
    2f24:	e0566002 	subs	r6, r6, r2
    2f28:	e0c55003 	sbc	r5, r5, r3
    2f2c:	e1b030a3 	lsrs	r3, r3, #1
    2f30:	e1a02062 	rrx	r2, r2
    2f34:	e3a00601 	mov	r0, #1048576	; 0x100000
    2f38:	e3a0c702 	mov	ip, #524288	; 0x80000
    2f3c:	e056e002 	subs	lr, r6, r2
    2f40:	e0d5e003 	sbcs	lr, r5, r3
    2f44:	20466002 	subcs	r6, r6, r2
    2f48:	21a0500e 	movcs	r5, lr
    2f4c:	2180000c 	orrcs	r0, r0, ip
    2f50:	e1b030a3 	lsrs	r3, r3, #1
    2f54:	e1a02062 	rrx	r2, r2
    2f58:	e056e002 	subs	lr, r6, r2
    2f5c:	e0d5e003 	sbcs	lr, r5, r3
    2f60:	20466002 	subcs	r6, r6, r2
    2f64:	21a0500e 	movcs	r5, lr
    2f68:	218000ac 	orrcs	r0, r0, ip, lsr #1
    2f6c:	e1b030a3 	lsrs	r3, r3, #1
    2f70:	e1a02062 	rrx	r2, r2
    2f74:	e056e002 	subs	lr, r6, r2
    2f78:	e0d5e003 	sbcs	lr, r5, r3
    2f7c:	20466002 	subcs	r6, r6, r2
    2f80:	21a0500e 	movcs	r5, lr
    2f84:	2180012c 	orrcs	r0, r0, ip, lsr #2
    2f88:	e1b030a3 	lsrs	r3, r3, #1
    2f8c:	e1a02062 	rrx	r2, r2
    2f90:	e056e002 	subs	lr, r6, r2
    2f94:	e0d5e003 	sbcs	lr, r5, r3
    2f98:	20466002 	subcs	r6, r6, r2
    2f9c:	21a0500e 	movcs	r5, lr
    2fa0:	218001ac 	orrcs	r0, r0, ip, lsr #3
    2fa4:	e195e006 	orrs	lr, r5, r6
    2fa8:	0a00000d 	beq	2fe4 <__aeabi_ddiv+0x134>
    2fac:	e1a05205 	lsl	r5, r5, #4
    2fb0:	e1855e26 	orr	r5, r5, r6, lsr #28
    2fb4:	e1a06206 	lsl	r6, r6, #4
    2fb8:	e1a03183 	lsl	r3, r3, #3
    2fbc:	e1833ea2 	orr	r3, r3, r2, lsr #29
    2fc0:	e1a02182 	lsl	r2, r2, #3
    2fc4:	e1b0c22c 	lsrs	ip, ip, #4
    2fc8:	1affffdb 	bne	2f3c <__aeabi_ddiv+0x8c>
    2fcc:	e3110601 	tst	r1, #1048576	; 0x100000
    2fd0:	1a000006 	bne	2ff0 <__aeabi_ddiv+0x140>
    2fd4:	e1811000 	orr	r1, r1, r0
    2fd8:	e3a00000 	mov	r0, #0
    2fdc:	e3a0c102 	mov	ip, #-2147483648	; 0x80000000
    2fe0:	eaffffd5 	b	2f3c <__aeabi_ddiv+0x8c>
    2fe4:	e3110601 	tst	r1, #1048576	; 0x100000
    2fe8:	01811000 	orreq	r1, r1, r0
    2fec:	03a00000 	moveq	r0, #0
    2ff0:	e254c0fd 	subs	ip, r4, #253	; 0xfd
    2ff4:	835c0c07 	cmphi	ip, #1792	; 0x700
    2ff8:	8affff43 	bhi	2d0c <__aeabi_dmul+0xec>
    2ffc:	e055c003 	subs	ip, r5, r3
    3000:	0056c002 	subseq	ip, r6, r2
    3004:	01b0c0a0 	lsrseq	ip, r0, #1
    3008:	e2b00000 	adcs	r0, r0, #0
    300c:	e0a11a04 	adc	r1, r1, r4, lsl #20
    3010:	e8bd4070 	pop	{r4, r5, r6, lr}
    3014:	e12fff1e 	bx	lr
    3018:	e20ee102 	and	lr, lr, #-2147483648	; 0x80000000
    301c:	e18e1621 	orr	r1, lr, r1, lsr #12
    3020:	e09440ac 	adds	r4, r4, ip, lsr #1
    3024:	c074500c 	rsbsgt	r5, r4, ip
    3028:	c1811a04 	orrgt	r1, r1, r4, lsl #20
    302c:	c8bd4070 	popgt	{r4, r5, r6, lr}
    3030:	c12fff1e 	bxgt	lr
    3034:	e3811601 	orr	r1, r1, #1048576	; 0x100000
    3038:	e3a0e000 	mov	lr, #0
    303c:	e2544001 	subs	r4, r4, #1
    3040:	eaffff31 	b	2d0c <__aeabi_dmul+0xec>
    3044:	e185e006 	orr	lr, r5, r6
    3048:	eaffff2f 	b	2d0c <__aeabi_dmul+0xec>
    304c:	e00c5a23 	and	r5, ip, r3, lsr #20
    3050:	e134000c 	teq	r4, ip
    3054:	0135000c 	teqeq	r5, ip
    3058:	0affff90 	beq	2ea0 <__aeabi_dmul+0x280>
    305c:	e134000c 	teq	r4, ip
    3060:	1a000006 	bne	3080 <__aeabi_ddiv+0x1d0>
    3064:	e1904601 	orrs	r4, r0, r1, lsl #12
    3068:	1affff8c 	bne	2ea0 <__aeabi_dmul+0x280>
    306c:	e135000c 	teq	r5, ip
    3070:	1affff83 	bne	2e84 <__aeabi_dmul+0x264>
    3074:	e1a00002 	mov	r0, r2
    3078:	e1a01003 	mov	r1, r3
    307c:	eaffff87 	b	2ea0 <__aeabi_dmul+0x280>
    3080:	e135000c 	teq	r5, ip
    3084:	1a000004 	bne	309c <__aeabi_ddiv+0x1ec>
    3088:	e1925603 	orrs	r5, r2, r3, lsl #12
    308c:	0affff68 	beq	2e34 <__aeabi_dmul+0x214>
    3090:	e1a00002 	mov	r0, r2
    3094:	e1a01003 	mov	r1, r3
    3098:	eaffff80 	b	2ea0 <__aeabi_dmul+0x280>
    309c:	e1906081 	orrs	r6, r0, r1, lsl #1
    30a0:	11926083 	orrsne	r6, r2, r3, lsl #1
    30a4:	1affff48 	bne	2dcc <__aeabi_dmul+0x1ac>
    30a8:	e1904081 	orrs	r4, r0, r1, lsl #1
    30ac:	1affff74 	bne	2e84 <__aeabi_dmul+0x264>
    30b0:	e1925083 	orrs	r5, r2, r3, lsl #1
    30b4:	1affff5e 	bne	2e34 <__aeabi_dmul+0x214>
    30b8:	eaffff78 	b	2ea0 <__aeabi_dmul+0x280>

000030bc <__aeabi_d2f>:
    30bc:	e1a02081 	lsl	r2, r1, #1
    30c0:	e2523207 	subs	r3, r2, #1879048192	; 0x70000000
    30c4:	2253c602 	subscs	ip, r3, #2097152	; 0x200000
    30c8:	227cc57f 	rsbscs	ip, ip, #532676608	; 0x1fc00000
    30cc:	9a000006 	bls	30ec <__aeabi_d2f+0x30>
    30d0:	e201c102 	and	ip, r1, #-2147483648	; 0x80000000
    30d4:	e1a02180 	lsl	r2, r0, #3
    30d8:	e18c0ea0 	orr	r0, ip, r0, lsr #29
    30dc:	e3520102 	cmp	r2, #-2147483648	; 0x80000000
    30e0:	e0a00103 	adc	r0, r0, r3, lsl #2
    30e4:	03c00001 	biceq	r0, r0, #1
    30e8:	e12fff1e 	bx	lr
    30ec:	e3110101 	tst	r1, #1073741824	; 0x40000000
    30f0:	1a00000f 	bne	3134 <__aeabi_d2f+0x78>
    30f4:	e293262e 	adds	r2, r3, #48234496	; 0x2e00000
    30f8:	b2010102 	andlt	r0, r1, #-2147483648	; 0x80000000
    30fc:	b12fff1e 	bxlt	lr
    3100:	e3811601 	orr	r1, r1, #1048576	; 0x100000
    3104:	e1a02aa2 	lsr	r2, r2, #21
    3108:	e2622018 	rsb	r2, r2, #24
    310c:	e262c020 	rsb	ip, r2, #32
    3110:	e1b03c10 	lsls	r3, r0, ip
    3114:	e1a00230 	lsr	r0, r0, r2
    3118:	13800001 	orrne	r0, r0, #1
    311c:	e1a03581 	lsl	r3, r1, #11
    3120:	e1a035a3 	lsr	r3, r3, #11
    3124:	e1800c13 	orr	r0, r0, r3, lsl ip
    3128:	e1a03233 	lsr	r3, r3, r2
    312c:	e1a03083 	lsl	r3, r3, #1
    3130:	eaffffe6 	b	30d0 <__aeabi_d2f+0x14>
    3134:	e1f03ac2 	mvns	r3, r2, asr #21
    3138:	1a000003 	bne	314c <__aeabi_d2f+0x90>
    313c:	e1903601 	orrs	r3, r0, r1, lsl #12
    3140:	13a0047f 	movne	r0, #2130706432	; 0x7f000000
    3144:	13800503 	orrne	r0, r0, #12582912	; 0xc00000
    3148:	112fff1e 	bxne	lr
    314c:	e2010102 	and	r0, r1, #-2147483648	; 0x80000000
    3150:	e380047f 	orr	r0, r0, #2130706432	; 0x7f000000
    3154:	e3800502 	orr	r0, r0, #8388608	; 0x800000
    3158:	e12fff1e 	bx	lr

0000315c <__aeabi_frsub>:
    315c:	e2200102 	eor	r0, r0, #-2147483648	; 0x80000000
    3160:	ea000000 	b	3168 <__addsf3>

00003164 <__aeabi_fsub>:
    3164:	e2211102 	eor	r1, r1, #-2147483648	; 0x80000000

00003168 <__addsf3>:
    3168:	e1b02080 	lsls	r2, r0, #1
    316c:	11b03081 	lslsne	r3, r1, #1
    3170:	11320003 	teqne	r2, r3
    3174:	11f0cc42 	mvnsne	ip, r2, asr #24
    3178:	11f0cc43 	mvnsne	ip, r3, asr #24
    317c:	0a000047 	beq	32a0 <__addsf3+0x138>
    3180:	e1a02c22 	lsr	r2, r2, #24
    3184:	e0723c23 	rsbs	r3, r2, r3, lsr #24
    3188:	c0822003 	addgt	r2, r2, r3
    318c:	c0201001 	eorgt	r1, r0, r1
    3190:	c0210000 	eorgt	r0, r1, r0
    3194:	c0201001 	eorgt	r1, r0, r1
    3198:	b2633000 	rsblt	r3, r3, #0
    319c:	e3530019 	cmp	r3, #25
    31a0:	812fff1e 	bxhi	lr
    31a4:	e3100102 	tst	r0, #-2147483648	; 0x80000000
    31a8:	e3800502 	orr	r0, r0, #8388608	; 0x800000
    31ac:	e3c004ff 	bic	r0, r0, #-16777216	; 0xff000000
    31b0:	12600000 	rsbne	r0, r0, #0
    31b4:	e3110102 	tst	r1, #-2147483648	; 0x80000000
    31b8:	e3811502 	orr	r1, r1, #8388608	; 0x800000
    31bc:	e3c114ff 	bic	r1, r1, #-16777216	; 0xff000000
    31c0:	12611000 	rsbne	r1, r1, #0
    31c4:	e1320003 	teq	r2, r3
    31c8:	0a00002e 	beq	3288 <__addsf3+0x120>
    31cc:	e2422001 	sub	r2, r2, #1
    31d0:	e0900351 	adds	r0, r0, r1, asr r3
    31d4:	e2633020 	rsb	r3, r3, #32
    31d8:	e1a01311 	lsl	r1, r1, r3
    31dc:	e2003102 	and	r3, r0, #-2147483648	; 0x80000000
    31e0:	5a000001 	bpl	31ec <__addsf3+0x84>
    31e4:	e2711000 	rsbs	r1, r1, #0
    31e8:	e2e00000 	rsc	r0, r0, #0
    31ec:	e3500502 	cmp	r0, #8388608	; 0x800000
    31f0:	3a00000b 	bcc	3224 <__addsf3+0xbc>
    31f4:	e3500401 	cmp	r0, #16777216	; 0x1000000
    31f8:	3a000004 	bcc	3210 <__addsf3+0xa8>
    31fc:	e1b000a0 	lsrs	r0, r0, #1
    3200:	e1a01061 	rrx	r1, r1
    3204:	e2822001 	add	r2, r2, #1
    3208:	e35200fe 	cmp	r2, #254	; 0xfe
    320c:	2a000038 	bcs	32f4 <__addsf3+0x18c>
    3210:	e3510102 	cmp	r1, #-2147483648	; 0x80000000
    3214:	e0a00b82 	adc	r0, r0, r2, lsl #23
    3218:	03c00001 	biceq	r0, r0, #1
    321c:	e1800003 	orr	r0, r0, r3
    3220:	e12fff1e 	bx	lr
    3224:	e1b01081 	lsls	r1, r1, #1
    3228:	e0a00000 	adc	r0, r0, r0
    322c:	e3100502 	tst	r0, #8388608	; 0x800000
    3230:	e2422001 	sub	r2, r2, #1
    3234:	1afffff5 	bne	3210 <__addsf3+0xa8>
    3238:	e1b0c620 	lsrs	ip, r0, #12
    323c:	01a00600 	lsleq	r0, r0, #12
    3240:	0242200c 	subeq	r2, r2, #12
    3244:	e31008ff 	tst	r0, #16711680	; 0xff0000
    3248:	01a00400 	lsleq	r0, r0, #8
    324c:	02422008 	subeq	r2, r2, #8
    3250:	e310060f 	tst	r0, #15728640	; 0xf00000
    3254:	01a00200 	lsleq	r0, r0, #4
    3258:	02422004 	subeq	r2, r2, #4
    325c:	e3100503 	tst	r0, #12582912	; 0xc00000
    3260:	01a00100 	lsleq	r0, r0, #2
    3264:	02422002 	subeq	r2, r2, #2
    3268:	e3500502 	cmp	r0, #8388608	; 0x800000
    326c:	31a00080 	lslcc	r0, r0, #1
    3270:	e2d22000 	sbcs	r2, r2, #0
    3274:	a0800b82 	addge	r0, r0, r2, lsl #23
    3278:	b2622000 	rsblt	r2, r2, #0
    327c:	a1800003 	orrge	r0, r0, r3
    3280:	b1830230 	orrlt	r0, r3, r0, lsr r2
    3284:	e12fff1e 	bx	lr
    3288:	e3320000 	teq	r2, #0
    328c:	e2211502 	eor	r1, r1, #8388608	; 0x800000
    3290:	02200502 	eoreq	r0, r0, #8388608	; 0x800000
    3294:	02822001 	addeq	r2, r2, #1
    3298:	12433001 	subne	r3, r3, #1
    329c:	eaffffca 	b	31cc <__addsf3+0x64>
    32a0:	e1a03081 	lsl	r3, r1, #1
    32a4:	e1f0cc42 	mvns	ip, r2, asr #24
    32a8:	11f0cc43 	mvnsne	ip, r3, asr #24
    32ac:	0a000013 	beq	3300 <__addsf3+0x198>
    32b0:	e1320003 	teq	r2, r3
    32b4:	0a000002 	beq	32c4 <__addsf3+0x15c>
    32b8:	e3320000 	teq	r2, #0
    32bc:	01a00001 	moveq	r0, r1
    32c0:	e12fff1e 	bx	lr
    32c4:	e1300001 	teq	r0, r1
    32c8:	13a00000 	movne	r0, #0
    32cc:	112fff1e 	bxne	lr
    32d0:	e31204ff 	tst	r2, #-16777216	; 0xff000000
    32d4:	1a000002 	bne	32e4 <__addsf3+0x17c>
    32d8:	e1b00080 	lsls	r0, r0, #1
    32dc:	23800102 	orrcs	r0, r0, #-2147483648	; 0x80000000
    32e0:	e12fff1e 	bx	lr
    32e4:	e2922402 	adds	r2, r2, #33554432	; 0x2000000
    32e8:	32800502 	addcc	r0, r0, #8388608	; 0x800000
    32ec:	312fff1e 	bxcc	lr
    32f0:	e2003102 	and	r3, r0, #-2147483648	; 0x80000000
    32f4:	e383047f 	orr	r0, r3, #2130706432	; 0x7f000000
    32f8:	e3800502 	orr	r0, r0, #8388608	; 0x800000
    32fc:	e12fff1e 	bx	lr
    3300:	e1f02c42 	mvns	r2, r2, asr #24
    3304:	11a00001 	movne	r0, r1
    3308:	01f03c43 	mvnseq	r3, r3, asr #24
    330c:	11a01000 	movne	r1, r0
    3310:	e1b02480 	lsls	r2, r0, #9
    3314:	01b03481 	lslseq	r3, r1, #9
    3318:	01300001 	teqeq	r0, r1
    331c:	13800501 	orrne	r0, r0, #4194304	; 0x400000
    3320:	e12fff1e 	bx	lr

00003324 <__aeabi_ui2f>:
    3324:	e3a03000 	mov	r3, #0
    3328:	ea000001 	b	3334 <__aeabi_i2f+0x8>

0000332c <__aeabi_i2f>:
    332c:	e2103102 	ands	r3, r0, #-2147483648	; 0x80000000
    3330:	42600000 	rsbmi	r0, r0, #0
    3334:	e1b0c000 	movs	ip, r0
    3338:	012fff1e 	bxeq	lr
    333c:	e383344b 	orr	r3, r3, #1258291200	; 0x4b000000
    3340:	e1a01000 	mov	r1, r0
    3344:	e3a00000 	mov	r0, #0
    3348:	ea00000f 	b	338c <__aeabi_l2f+0x30>

0000334c <__aeabi_ul2f>:
    334c:	e1902001 	orrs	r2, r0, r1
    3350:	012fff1e 	bxeq	lr
    3354:	e3a03000 	mov	r3, #0
    3358:	ea000005 	b	3374 <__aeabi_l2f+0x18>

0000335c <__aeabi_l2f>:
    335c:	e1902001 	orrs	r2, r0, r1
    3360:	012fff1e 	bxeq	lr
    3364:	e2113102 	ands	r3, r1, #-2147483648	; 0x80000000
    3368:	5a000001 	bpl	3374 <__aeabi_l2f+0x18>
    336c:	e2700000 	rsbs	r0, r0, #0
    3370:	e2e11000 	rsc	r1, r1, #0
    3374:	e1b0c001 	movs	ip, r1
    3378:	01a0c000 	moveq	ip, r0
    337c:	01a01000 	moveq	r1, r0
    3380:	03a00000 	moveq	r0, #0
    3384:	e383345b 	orr	r3, r3, #1526726656	; 0x5b000000
    3388:	02433201 	subeq	r3, r3, #268435456	; 0x10000000
    338c:	e2433502 	sub	r3, r3, #8388608	; 0x800000
    3390:	e3a02017 	mov	r2, #23
    3394:	e35c0801 	cmp	ip, #65536	; 0x10000
    3398:	21a0c82c 	lsrcs	ip, ip, #16
    339c:	22422010 	subcs	r2, r2, #16
    33a0:	e35c0c01 	cmp	ip, #256	; 0x100
    33a4:	21a0c42c 	lsrcs	ip, ip, #8
    33a8:	22422008 	subcs	r2, r2, #8
    33ac:	e35c0010 	cmp	ip, #16
    33b0:	21a0c22c 	lsrcs	ip, ip, #4
    33b4:	22422004 	subcs	r2, r2, #4
    33b8:	e35c0004 	cmp	ip, #4
    33bc:	22422002 	subcs	r2, r2, #2
    33c0:	304220ac 	subcc	r2, r2, ip, lsr #1
    33c4:	e05221ac 	subs	r2, r2, ip, lsr #3
    33c8:	e0433b82 	sub	r3, r3, r2, lsl #23
    33cc:	ba000006 	blt	33ec <__aeabi_l2f+0x90>
    33d0:	e0833211 	add	r3, r3, r1, lsl r2
    33d4:	e1a0c210 	lsl	ip, r0, r2
    33d8:	e2622020 	rsb	r2, r2, #32
    33dc:	e35c0102 	cmp	ip, #-2147483648	; 0x80000000
    33e0:	e0a30230 	adc	r0, r3, r0, lsr r2
    33e4:	03c00001 	biceq	r0, r0, #1
    33e8:	e12fff1e 	bx	lr
    33ec:	e2822020 	add	r2, r2, #32
    33f0:	e1a0c211 	lsl	ip, r1, r2
    33f4:	e2622020 	rsb	r2, r2, #32
    33f8:	e190008c 	orrs	r0, r0, ip, lsl #1
    33fc:	e0a30231 	adc	r0, r3, r1, lsr r2
    3400:	01c00fac 	biceq	r0, r0, ip, lsr #31
    3404:	e12fff1e 	bx	lr

00003408 <__gesf2>:
    3408:	e3e0c000 	mvn	ip, #0
    340c:	ea000002 	b	341c <__cmpsf2+0x4>

00003410 <__lesf2>:
    3410:	e3a0c001 	mov	ip, #1
    3414:	ea000000 	b	341c <__cmpsf2+0x4>

00003418 <__cmpsf2>:
    3418:	e3a0c001 	mov	ip, #1
    341c:	e52dc004 	push	{ip}		; (str ip, [sp, #-4]!)
    3420:	e1a02080 	lsl	r2, r0, #1
    3424:	e1a03081 	lsl	r3, r1, #1
    3428:	e1f0cc42 	mvns	ip, r2, asr #24
    342c:	11f0cc43 	mvnsne	ip, r3, asr #24
    3430:	0a000007 	beq	3454 <__cmpsf2+0x3c>
    3434:	e28dd004 	add	sp, sp, #4
    3438:	e192c0a3 	orrs	ip, r2, r3, lsr #1
    343c:	11300001 	teqne	r0, r1
    3440:	50520003 	subspl	r0, r2, r3
    3444:	81a00fc1 	asrhi	r0, r1, #31
    3448:	31e00fc1 	mvncc	r0, r1, asr #31
    344c:	13800001 	orrne	r0, r0, #1
    3450:	e12fff1e 	bx	lr
    3454:	e1f0cc42 	mvns	ip, r2, asr #24
    3458:	1a000001 	bne	3464 <__cmpsf2+0x4c>
    345c:	e1b0c480 	lsls	ip, r0, #9
    3460:	1a000003 	bne	3474 <__cmpsf2+0x5c>
    3464:	e1f0cc43 	mvns	ip, r3, asr #24
    3468:	1afffff1 	bne	3434 <__cmpsf2+0x1c>
    346c:	e1b0c481 	lsls	ip, r1, #9
    3470:	0affffef 	beq	3434 <__cmpsf2+0x1c>
    3474:	e49d0004 	pop	{r0}		; (ldr r0, [sp], #4)
    3478:	e12fff1e 	bx	lr

0000347c <__aeabi_cfrcmple>:
    347c:	e1a0c000 	mov	ip, r0
    3480:	e1a00001 	mov	r0, r1
    3484:	e1a0100c 	mov	r1, ip
    3488:	eaffffff 	b	348c <__aeabi_cfcmpeq>

0000348c <__aeabi_cfcmpeq>:
    348c:	e92d400f 	push	{r0, r1, r2, r3, lr}
    3490:	ebffffe0 	bl	3418 <__cmpsf2>
    3494:	e3500000 	cmp	r0, #0
    3498:	43700000 	cmnmi	r0, #0
    349c:	e8bd400f 	pop	{r0, r1, r2, r3, lr}
    34a0:	e12fff1e 	bx	lr

000034a4 <__aeabi_fcmpeq>:
    34a4:	e52de008 	str	lr, [sp, #-8]!
    34a8:	ebfffff7 	bl	348c <__aeabi_cfcmpeq>
    34ac:	03a00001 	moveq	r0, #1
    34b0:	13a00000 	movne	r0, #0
    34b4:	e49de008 	ldr	lr, [sp], #8
    34b8:	e12fff1e 	bx	lr

000034bc <__aeabi_fcmplt>:
    34bc:	e52de008 	str	lr, [sp, #-8]!
    34c0:	ebfffff1 	bl	348c <__aeabi_cfcmpeq>
    34c4:	33a00001 	movcc	r0, #1
    34c8:	23a00000 	movcs	r0, #0
    34cc:	e49de008 	ldr	lr, [sp], #8
    34d0:	e12fff1e 	bx	lr

000034d4 <__aeabi_fcmple>:
    34d4:	e52de008 	str	lr, [sp, #-8]!
    34d8:	ebffffeb 	bl	348c <__aeabi_cfcmpeq>
    34dc:	93a00001 	movls	r0, #1
    34e0:	83a00000 	movhi	r0, #0
    34e4:	e49de008 	ldr	lr, [sp], #8
    34e8:	e12fff1e 	bx	lr

000034ec <__aeabi_fcmpge>:
    34ec:	e52de008 	str	lr, [sp, #-8]!
    34f0:	ebffffe1 	bl	347c <__aeabi_cfrcmple>
    34f4:	93a00001 	movls	r0, #1
    34f8:	83a00000 	movhi	r0, #0
    34fc:	e49de008 	ldr	lr, [sp], #8
    3500:	e12fff1e 	bx	lr

00003504 <__aeabi_fcmpgt>:
    3504:	e52de008 	str	lr, [sp, #-8]!
    3508:	ebffffdb 	bl	347c <__aeabi_cfrcmple>
    350c:	33a00001 	movcc	r0, #1
    3510:	23a00000 	movcs	r0, #0
    3514:	e49de008 	ldr	lr, [sp], #8
    3518:	e12fff1e 	bx	lr

0000351c <__aeabi_f2iz>:
    351c:	e1a02080 	lsl	r2, r0, #1
    3520:	e352047f 	cmp	r2, #2130706432	; 0x7f000000
    3524:	3a000008 	bcc	354c <__aeabi_f2iz+0x30>
    3528:	e3a0309e 	mov	r3, #158	; 0x9e
    352c:	e0532c22 	subs	r2, r3, r2, lsr #24
    3530:	9a000007 	bls	3554 <__aeabi_f2iz+0x38>
    3534:	e1a03400 	lsl	r3, r0, #8
    3538:	e3833102 	orr	r3, r3, #-2147483648	; 0x80000000
    353c:	e3100102 	tst	r0, #-2147483648	; 0x80000000
    3540:	e1a00233 	lsr	r0, r3, r2
    3544:	12600000 	rsbne	r0, r0, #0
    3548:	e12fff1e 	bx	lr
    354c:	e3a00000 	mov	r0, #0
    3550:	e12fff1e 	bx	lr
    3554:	e3720061 	cmn	r2, #97	; 0x61
    3558:	1a000001 	bne	3564 <__aeabi_f2iz+0x48>
    355c:	e1b02480 	lsls	r2, r0, #9
    3560:	1a000002 	bne	3570 <__aeabi_f2iz+0x54>
    3564:	e2100102 	ands	r0, r0, #-2147483648	; 0x80000000
    3568:	03e00102 	mvneq	r0, #-2147483648	; 0x80000000
    356c:	e12fff1e 	bx	lr
    3570:	e3a00000 	mov	r0, #0
    3574:	e12fff1e 	bx	lr

00003578 <__aeabi_f2uiz>:
    3578:	e1b02080 	lsls	r2, r0, #1
    357c:	2a000008 	bcs	35a4 <__aeabi_f2uiz+0x2c>
    3580:	e352047f 	cmp	r2, #2130706432	; 0x7f000000
    3584:	3a000006 	bcc	35a4 <__aeabi_f2uiz+0x2c>
    3588:	e3a0309e 	mov	r3, #158	; 0x9e
    358c:	e0532c22 	subs	r2, r3, r2, lsr #24
    3590:	4a000005 	bmi	35ac <__aeabi_f2uiz+0x34>
    3594:	e1a03400 	lsl	r3, r0, #8
    3598:	e3833102 	orr	r3, r3, #-2147483648	; 0x80000000
    359c:	e1a00233 	lsr	r0, r3, r2
    35a0:	e12fff1e 	bx	lr
    35a4:	e3a00000 	mov	r0, #0
    35a8:	e12fff1e 	bx	lr
    35ac:	e3720061 	cmn	r2, #97	; 0x61
    35b0:	1a000001 	bne	35bc <__aeabi_f2uiz+0x44>
    35b4:	e1b02480 	lsls	r2, r0, #9
    35b8:	1a000001 	bne	35c4 <__aeabi_f2uiz+0x4c>
    35bc:	e3e00000 	mvn	r0, #0
    35c0:	e12fff1e 	bx	lr
    35c4:	e3a00000 	mov	r0, #0
    35c8:	e12fff1e 	bx	lr

000035cc <memcpy>:
    35cc:	e352000f 	cmp	r2, #15
    35d0:	e92d0030 	push	{r4, r5}
    35d4:	e1a0c002 	mov	ip, r2
    35d8:	e1a04000 	mov	r4, r0
    35dc:	e1a05001 	mov	r5, r1
    35e0:	9a000002 	bls	35f0 <memcpy+0x24>
    35e4:	e1813000 	orr	r3, r1, r0
    35e8:	e3130003 	tst	r3, #3
    35ec:	0a000009 	beq	3618 <memcpy+0x4c>
    35f0:	e35c0000 	cmp	ip, #0
    35f4:	0a000005 	beq	3610 <memcpy+0x44>
    35f8:	e3a03000 	mov	r3, #0
    35fc:	e7d52003 	ldrb	r2, [r5, r3]
    3600:	e7c42003 	strb	r2, [r4, r3]
    3604:	e2833001 	add	r3, r3, #1
    3608:	e153000c 	cmp	r3, ip
    360c:	1afffffa 	bne	35fc <memcpy+0x30>
    3610:	e8bd0030 	pop	{r4, r5}
    3614:	e12fff1e 	bx	lr
    3618:	e1a04002 	mov	r4, r2
    361c:	e1a0c001 	mov	ip, r1
    3620:	e1a03000 	mov	r3, r0
    3624:	e59c5000 	ldr	r5, [ip]
    3628:	e5835000 	str	r5, [r3]
    362c:	e59c5004 	ldr	r5, [ip, #4]
    3630:	e5835004 	str	r5, [r3, #4]
    3634:	e59c5008 	ldr	r5, [ip, #8]
    3638:	e5835008 	str	r5, [r3, #8]
    363c:	e2444010 	sub	r4, r4, #16
    3640:	e59c500c 	ldr	r5, [ip, #12]
    3644:	e354000f 	cmp	r4, #15
    3648:	e583500c 	str	r5, [r3, #12]
    364c:	e28cc010 	add	ip, ip, #16
    3650:	e2833010 	add	r3, r3, #16
    3654:	8afffff2 	bhi	3624 <memcpy+0x58>
    3658:	e2422010 	sub	r2, r2, #16
    365c:	e1a03222 	lsr	r3, r2, #4
    3660:	e063ce03 	rsb	ip, r3, r3, lsl #28
    3664:	e082220c 	add	r2, r2, ip, lsl #4
    3668:	e2835001 	add	r5, r3, #1
    366c:	e1a05205 	lsl	r5, r5, #4
    3670:	e3520003 	cmp	r2, #3
    3674:	e0804005 	add	r4, r0, r5
    3678:	e1a0c002 	mov	ip, r2
    367c:	e0815005 	add	r5, r1, r5
    3680:	9affffda 	bls	35f0 <memcpy+0x24>
    3684:	e3a03000 	mov	r3, #0
    3688:	e7951003 	ldr	r1, [r5, r3]
    368c:	e7841003 	str	r1, [r4, r3]
    3690:	e2833004 	add	r3, r3, #4
    3694:	e0631002 	rsb	r1, r3, r2
    3698:	e3510003 	cmp	r1, #3
    369c:	8afffff9 	bhi	3688 <memcpy+0xbc>
    36a0:	e2422004 	sub	r2, r2, #4
    36a4:	e1a03122 	lsr	r3, r2, #2
    36a8:	e2831001 	add	r1, r3, #1
    36ac:	e1a01101 	lsl	r1, r1, #2
    36b0:	e0633f03 	rsb	r3, r3, r3, lsl #30
    36b4:	e0844001 	add	r4, r4, r1
    36b8:	e0855001 	add	r5, r5, r1
    36bc:	e082c103 	add	ip, r2, r3, lsl #2
    36c0:	eaffffca 	b	35f0 <memcpy+0x24>
    36c4:	25202d31 	.word	0x25202d31
    36c8:	25202064 	.word	0x25202064
    36cc:	0d202064 	.word	0x0d202064
    36d0:	0000000a 	.word	0x0000000a
    36d4:	25202d32 	.word	0x25202d32
    36d8:	25202064 	.word	0x25202064
    36dc:	0d202064 	.word	0x0d202064
    36e0:	0000000a 	.word	0x0000000a
    36e4:	25202d33 	.word	0x25202d33
    36e8:	25202064 	.word	0x25202064
    36ec:	0d202064 	.word	0x0d202064
    36f0:	0000000a 	.word	0x0000000a
    36f4:	6c756e28 	.word	0x6c756e28
    36f8:	0000296c 	.word	0x0000296c
