

================================================================
== Vitis HLS Report for 'detectFaces_Pipeline_VITIS_LOOP_2922_3'
================================================================
* Date:           Wed Sep  4 13:52:06 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        face_detection
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a50ti-csg324-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.514 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      102|      102|  1.020 us|  1.020 us|  102|  102|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_2922_3  |      100|      100|         2|          1|          1|   100|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.25>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../source/haar.cpp:2834]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %result_h, void @empty_2, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %result_w, void @empty_2, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %result_y, void @empty_2, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %result_x, void @empty_2, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.61ns)   --->   "%store_ln2834 = store i7 0, i7 %i" [../source/haar.cpp:2834]   --->   Operation 10 'store' 'store_ln2834' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc69"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_1 = load i7 %i" [../source/haar.cpp:2922]   --->   Operation 12 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (2.03ns)   --->   "%icmp_ln2922 = icmp_eq  i7 %i_1, i7 100" [../source/haar.cpp:2922]   --->   Operation 13 'icmp' 'icmp_ln2922' <Predicate = true> <Delay = 2.03> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (2.03ns)   --->   "%add_ln2922 = add i7 %i_1, i7 1" [../source/haar.cpp:2922]   --->   Operation 14 'add' 'add_ln2922' <Predicate = true> <Delay = 2.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln2922 = br i1 %icmp_ln2922, void %for.inc69.split, void %mergeST.loopexit.exitStub" [../source/haar.cpp:2922]   --->   Operation 15 'br' 'br_ln2922' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln2922 = zext i7 %i_1" [../source/haar.cpp:2922]   --->   Operation 16 'zext' 'zext_ln2922' <Predicate = (!icmp_ln2922)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%result_x_Scale_addr = getelementptr i32 %result_x_Scale, i64 0, i64 %zext_ln2922" [../source/haar.cpp:2923]   --->   Operation 17 'getelementptr' 'result_x_Scale_addr' <Predicate = (!icmp_ln2922)> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (3.25ns)   --->   "%result_x_Scale_load = load i7 %result_x_Scale_addr" [../source/haar.cpp:2923]   --->   Operation 18 'load' 'result_x_Scale_load' <Predicate = (!icmp_ln2922)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%result_y_Scale_addr = getelementptr i32 %result_y_Scale, i64 0, i64 %zext_ln2922" [../source/haar.cpp:2924]   --->   Operation 19 'getelementptr' 'result_y_Scale_addr' <Predicate = (!icmp_ln2922)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (3.25ns)   --->   "%result_y_Scale_load = load i7 %result_y_Scale_addr" [../source/haar.cpp:2924]   --->   Operation 20 'load' 'result_y_Scale_load' <Predicate = (!icmp_ln2922)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%result_w_Scale_addr = getelementptr i32 %result_w_Scale, i64 0, i64 %zext_ln2922" [../source/haar.cpp:2925]   --->   Operation 21 'getelementptr' 'result_w_Scale_addr' <Predicate = (!icmp_ln2922)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (3.25ns)   --->   "%result_w_Scale_load = load i7 %result_w_Scale_addr" [../source/haar.cpp:2925]   --->   Operation 22 'load' 'result_w_Scale_load' <Predicate = (!icmp_ln2922)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%result_h_Scale_addr = getelementptr i32 %result_h_Scale, i64 0, i64 %zext_ln2922" [../source/haar.cpp:2926]   --->   Operation 23 'getelementptr' 'result_h_Scale_addr' <Predicate = (!icmp_ln2922)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (3.25ns)   --->   "%result_h_Scale_load = load i7 %result_h_Scale_addr" [../source/haar.cpp:2926]   --->   Operation 24 'load' 'result_h_Scale_load' <Predicate = (!icmp_ln2922)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 25 [1/1] (1.61ns)   --->   "%store_ln2834 = store i7 %add_ln2922, i7 %i" [../source/haar.cpp:2834]   --->   Operation 25 'store' 'store_ln2834' <Predicate = (!icmp_ln2922)> <Delay = 1.61>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 42 'ret' 'ret_ln0' <Predicate = (icmp_ln2922)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.51>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln2834 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3" [../source/haar.cpp:2834]   --->   Operation 26 'specpipeline' 'specpipeline_ln2834' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%speclooptripcount_ln2834 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100" [../source/haar.cpp:2834]   --->   Operation 27 'speclooptripcount' 'speclooptripcount_ln2834' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln2922 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [../source/haar.cpp:2922]   --->   Operation 28 'specloopname' 'specloopname_ln2922' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/2] (3.25ns)   --->   "%result_x_Scale_load = load i7 %result_x_Scale_addr" [../source/haar.cpp:2923]   --->   Operation 29 'load' 'result_x_Scale_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%result_x_addr = getelementptr i32 %result_x, i64 0, i64 %zext_ln2922" [../source/haar.cpp:2923]   --->   Operation 30 'getelementptr' 'result_x_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (3.25ns)   --->   "%store_ln2923 = store i32 %result_x_Scale_load, i7 %result_x_addr" [../source/haar.cpp:2923]   --->   Operation 31 'store' 'store_ln2923' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 32 [1/2] (3.25ns)   --->   "%result_y_Scale_load = load i7 %result_y_Scale_addr" [../source/haar.cpp:2924]   --->   Operation 32 'load' 'result_y_Scale_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%result_y_addr = getelementptr i32 %result_y, i64 0, i64 %zext_ln2922" [../source/haar.cpp:2924]   --->   Operation 33 'getelementptr' 'result_y_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (3.25ns)   --->   "%store_ln2924 = store i32 %result_y_Scale_load, i7 %result_y_addr" [../source/haar.cpp:2924]   --->   Operation 34 'store' 'store_ln2924' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 35 [1/2] (3.25ns)   --->   "%result_w_Scale_load = load i7 %result_w_Scale_addr" [../source/haar.cpp:2925]   --->   Operation 35 'load' 'result_w_Scale_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%result_w_addr = getelementptr i32 %result_w, i64 0, i64 %zext_ln2922" [../source/haar.cpp:2925]   --->   Operation 36 'getelementptr' 'result_w_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (3.25ns)   --->   "%store_ln2925 = store i32 %result_w_Scale_load, i7 %result_w_addr" [../source/haar.cpp:2925]   --->   Operation 37 'store' 'store_ln2925' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 38 [1/2] (3.25ns)   --->   "%result_h_Scale_load = load i7 %result_h_Scale_addr" [../source/haar.cpp:2926]   --->   Operation 38 'load' 'result_h_Scale_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%result_h_addr = getelementptr i32 %result_h, i64 0, i64 %zext_ln2922" [../source/haar.cpp:2926]   --->   Operation 39 'getelementptr' 'result_h_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (3.25ns)   --->   "%store_ln2926 = store i32 %result_h_Scale_load, i7 %result_h_addr" [../source/haar.cpp:2926]   --->   Operation 40 'store' 'store_ln2926' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln2922 = br void %for.inc69" [../source/haar.cpp:2922]   --->   Operation 41 'br' 'br_ln2922' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ result_x_Scale]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ result_x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ result_y_Scale]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ result_y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ result_w_Scale]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ result_w]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ result_h_Scale]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ result_h]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                        (alloca           ) [ 010]
specinterface_ln0        (specinterface    ) [ 000]
specinterface_ln0        (specinterface    ) [ 000]
specinterface_ln0        (specinterface    ) [ 000]
specinterface_ln0        (specinterface    ) [ 000]
store_ln2834             (store            ) [ 000]
br_ln0                   (br               ) [ 000]
i_1                      (load             ) [ 000]
icmp_ln2922              (icmp             ) [ 010]
add_ln2922               (add              ) [ 000]
br_ln2922                (br               ) [ 000]
zext_ln2922              (zext             ) [ 011]
result_x_Scale_addr      (getelementptr    ) [ 011]
result_y_Scale_addr      (getelementptr    ) [ 011]
result_w_Scale_addr      (getelementptr    ) [ 011]
result_h_Scale_addr      (getelementptr    ) [ 011]
store_ln2834             (store            ) [ 000]
specpipeline_ln2834      (specpipeline     ) [ 000]
speclooptripcount_ln2834 (speclooptripcount) [ 000]
specloopname_ln2922      (specloopname     ) [ 000]
result_x_Scale_load      (load             ) [ 000]
result_x_addr            (getelementptr    ) [ 000]
store_ln2923             (store            ) [ 000]
result_y_Scale_load      (load             ) [ 000]
result_y_addr            (getelementptr    ) [ 000]
store_ln2924             (store            ) [ 000]
result_w_Scale_load      (load             ) [ 000]
result_w_addr            (getelementptr    ) [ 000]
store_ln2925             (store            ) [ 000]
result_h_Scale_load      (load             ) [ 000]
result_h_addr            (getelementptr    ) [ 000]
store_ln2926             (store            ) [ 000]
br_ln2922                (br               ) [ 000]
ret_ln0                  (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="result_x_Scale">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_x_Scale"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="result_x">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_x"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="result_y_Scale">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_y_Scale"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="result_y">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_y"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="result_w_Scale">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_w_Scale"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="result_w">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_w"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="result_h_Scale">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_h_Scale"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="result_h">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_h"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="i_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="result_x_Scale_addr_gep_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="1" slack="0"/>
<pin id="53" dir="0" index="2" bw="7" slack="0"/>
<pin id="54" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_x_Scale_addr/1 "/>
</bind>
</comp>

<comp id="57" class="1004" name="grp_access_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="7" slack="0"/>
<pin id="59" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="60" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="61" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="result_x_Scale_load/1 "/>
</bind>
</comp>

<comp id="63" class="1004" name="result_y_Scale_addr_gep_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="32" slack="0"/>
<pin id="65" dir="0" index="1" bw="1" slack="0"/>
<pin id="66" dir="0" index="2" bw="7" slack="0"/>
<pin id="67" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_y_Scale_addr/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_access_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="7" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="73" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="74" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="result_y_Scale_load/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="result_w_Scale_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="7" slack="0"/>
<pin id="80" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_w_Scale_addr/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_access_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="7" slack="0"/>
<pin id="85" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="86" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="result_w_Scale_load/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="result_h_Scale_addr_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="32" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="7" slack="0"/>
<pin id="93" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_h_Scale_addr/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_access_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="7" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="result_h_Scale_load/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="result_x_addr_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="7" slack="1"/>
<pin id="106" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_x_addr/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="store_ln2923_access_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="7" slack="0"/>
<pin id="111" dir="0" index="1" bw="32" slack="0"/>
<pin id="112" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln2923/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="result_y_addr_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="7" slack="1"/>
<pin id="120" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_y_addr/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="store_ln2924_access_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="7" slack="0"/>
<pin id="125" dir="0" index="1" bw="32" slack="0"/>
<pin id="126" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln2924/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="result_w_addr_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="7" slack="1"/>
<pin id="134" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_w_addr/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="store_ln2925_access_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="7" slack="0"/>
<pin id="139" dir="0" index="1" bw="32" slack="0"/>
<pin id="140" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln2925/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="result_h_addr_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="7" slack="1"/>
<pin id="148" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_h_addr/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="store_ln2926_access_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="7" slack="0"/>
<pin id="153" dir="0" index="1" bw="32" slack="0"/>
<pin id="154" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln2926/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="store_ln2834_store_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="7" slack="0"/>
<pin id="161" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln2834/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="i_1_load_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="7" slack="0"/>
<pin id="165" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="icmp_ln2922_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="7" slack="0"/>
<pin id="168" dir="0" index="1" bw="6" slack="0"/>
<pin id="169" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln2922/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="add_ln2922_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="7" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln2922/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="zext_ln2922_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="7" slack="0"/>
<pin id="180" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2922/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="store_ln2834_store_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="7" slack="0"/>
<pin id="188" dir="0" index="1" bw="7" slack="0"/>
<pin id="189" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln2834/1 "/>
</bind>
</comp>

<comp id="191" class="1005" name="i_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="7" slack="0"/>
<pin id="193" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="201" class="1005" name="zext_ln2922_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="64" slack="1"/>
<pin id="203" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln2922 "/>
</bind>
</comp>

<comp id="209" class="1005" name="result_x_Scale_addr_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="7" slack="1"/>
<pin id="211" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="result_x_Scale_addr "/>
</bind>
</comp>

<comp id="214" class="1005" name="result_y_Scale_addr_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="7" slack="1"/>
<pin id="216" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="result_y_Scale_addr "/>
</bind>
</comp>

<comp id="219" class="1005" name="result_w_Scale_addr_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="7" slack="1"/>
<pin id="221" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="result_w_Scale_addr "/>
</bind>
</comp>

<comp id="224" class="1005" name="result_h_Scale_addr_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="7" slack="1"/>
<pin id="226" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="result_h_Scale_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="16" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="55"><net_src comp="0" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="34" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="62"><net_src comp="50" pin="3"/><net_sink comp="57" pin=0"/></net>

<net id="68"><net_src comp="4" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="69"><net_src comp="34" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="75"><net_src comp="63" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="34" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="76" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="94"><net_src comp="12" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="34" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="101"><net_src comp="89" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="107"><net_src comp="2" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="34" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="57" pin="3"/><net_sink comp="109" pin=1"/></net>

<net id="115"><net_src comp="102" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="121"><net_src comp="6" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="34" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="70" pin="3"/><net_sink comp="123" pin=1"/></net>

<net id="129"><net_src comp="116" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="135"><net_src comp="10" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="34" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="83" pin="3"/><net_sink comp="137" pin=1"/></net>

<net id="143"><net_src comp="130" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="149"><net_src comp="14" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="34" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="96" pin="3"/><net_sink comp="151" pin=1"/></net>

<net id="157"><net_src comp="144" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="162"><net_src comp="28" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="170"><net_src comp="163" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="30" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="163" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="32" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="181"><net_src comp="163" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="50" pin=2"/></net>

<net id="183"><net_src comp="178" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="184"><net_src comp="178" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="185"><net_src comp="178" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="190"><net_src comp="172" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="194"><net_src comp="46" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="196"><net_src comp="191" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="197"><net_src comp="191" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="204"><net_src comp="178" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="206"><net_src comp="201" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="207"><net_src comp="201" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="208"><net_src comp="201" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="212"><net_src comp="50" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="57" pin=0"/></net>

<net id="217"><net_src comp="63" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="222"><net_src comp="76" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="227"><net_src comp="89" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="96" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: result_x | {2 }
	Port: result_y | {2 }
	Port: result_w | {2 }
	Port: result_h | {2 }
 - Input state : 
	Port: detectFaces_Pipeline_VITIS_LOOP_2922_3 : result_x_Scale | {1 2 }
	Port: detectFaces_Pipeline_VITIS_LOOP_2922_3 : result_y_Scale | {1 2 }
	Port: detectFaces_Pipeline_VITIS_LOOP_2922_3 : result_w_Scale | {1 2 }
	Port: detectFaces_Pipeline_VITIS_LOOP_2922_3 : result_h_Scale | {1 2 }
  - Chain level:
	State 1
		store_ln2834 : 1
		i_1 : 1
		icmp_ln2922 : 2
		add_ln2922 : 2
		br_ln2922 : 3
		zext_ln2922 : 2
		result_x_Scale_addr : 3
		result_x_Scale_load : 4
		result_y_Scale_addr : 3
		result_y_Scale_load : 4
		result_w_Scale_addr : 3
		result_w_Scale_load : 4
		result_h_Scale_addr : 3
		result_h_Scale_load : 4
		store_ln2834 : 3
	State 2
		store_ln2923 : 1
		store_ln2924 : 1
		store_ln2925 : 1
		store_ln2926 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|   icmp   | icmp_ln2922_fu_166 |    0    |    14   |
|----------|--------------------|---------|---------|
|    add   |  add_ln2922_fu_172 |    0    |    14   |
|----------|--------------------|---------|---------|
|   zext   | zext_ln2922_fu_178 |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |    28   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|         i_reg_191         |    7   |
|result_h_Scale_addr_reg_224|    7   |
|result_w_Scale_addr_reg_219|    7   |
|result_x_Scale_addr_reg_209|    7   |
|result_y_Scale_addr_reg_214|    7   |
|    zext_ln2922_reg_201    |   64   |
+---------------------------+--------+
|           Total           |   99   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_57 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_70 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_83 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_96 |  p0  |   2  |   7  |   14   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   56   ||   6.44  ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   28   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    -   |   36   |
|  Register |    -   |   99   |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |   99   |   64   |
+-----------+--------+--------+--------+
