
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version N-2017.09-SP3 for linux64 - Jan 18, 2018 

                    Copyright (c) 1988 - 2018 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
set search_path       [concat $search_path ${synopsys_root}/libraries/syn]
. /esat/micas-data/software/synopsys_2017.09/libraries/syn /esat/micas-data/software/synopsys_2017.09/minpower/syn /esat/micas-data/software/synopsys_2017.09/dw/syn_ver /esat/micas-data/software/synopsys_2017.09/dw/sim_ver /esat/micas-data/software/synopsys_2017.09/libraries/syn
set search_path       [concat $search_path ${synopsys_root}/dw/sim_ver]
. /esat/micas-data/software/synopsys_2017.09/libraries/syn /esat/micas-data/software/synopsys_2017.09/minpower/syn /esat/micas-data/software/synopsys_2017.09/dw/syn_ver /esat/micas-data/software/synopsys_2017.09/dw/sim_ver /esat/micas-data/software/synopsys_2017.09/libraries/syn /esat/micas-data/software/synopsys_2017.09/dw/sim_ver
set search_path       [concat $search_path /users/micas/micas/design/generic/synopsys_32nm/SAED32_EDK/lib/stdcell_rvt/db_ccs/]
. /esat/micas-data/software/synopsys_2017.09/libraries/syn /esat/micas-data/software/synopsys_2017.09/minpower/syn /esat/micas-data/software/synopsys_2017.09/dw/syn_ver /esat/micas-data/software/synopsys_2017.09/dw/sim_ver /esat/micas-data/software/synopsys_2017.09/libraries/syn /esat/micas-data/software/synopsys_2017.09/dw/sim_ver /users/micas/micas/design/generic/synopsys_32nm/SAED32_EDK/lib/stdcell_rvt/db_ccs/
set search_path       [concat $search_path /users/micas/micas/design/generic/synopsys_32nm/SAED32_EDK/lib/sram/db_ccs/]
. /esat/micas-data/software/synopsys_2017.09/libraries/syn /esat/micas-data/software/synopsys_2017.09/minpower/syn /esat/micas-data/software/synopsys_2017.09/dw/syn_ver /esat/micas-data/software/synopsys_2017.09/dw/sim_ver /esat/micas-data/software/synopsys_2017.09/libraries/syn /esat/micas-data/software/synopsys_2017.09/dw/sim_ver /users/micas/micas/design/generic/synopsys_32nm/SAED32_EDK/lib/stdcell_rvt/db_ccs/ /users/micas/micas/design/generic/synopsys_32nm/SAED32_EDK/lib/sram/db_ccs/
#Set technology library, which you want you design to be mapped in
#set target_library    [list tcbn28hpcbwp35p140tt1v25c_ccs.db]
#set link_library      [list tcbn28hpcbwp35p140tt1v25c_ccs.db dw_foundation.sldb ]
#set target_library    [list ]
#set link_library      [list  dw_foundation.sldb ]
#dw_minpower.sldb
#dw_minpower.sldb
set target_library    [list saed32sram_tt1p05v25c.db saed32rvt_tt1p05v25c.db ]
saed32sram_tt1p05v25c.db saed32rvt_tt1p05v25c.db
set link_library      [list saed32sram_tt1p05v25c.db saed32rvt_tt1p05v25c.db dw_foundation.sldb ]
saed32sram_tt1p05v25c.db saed32rvt_tt1p05v25c.db dw_foundation.sldb
set synthetic_library [list dw_foundation.sldb]
dw_foundation.sldb
set symbol_library    [list class.sdb]
class.sdb
set view_log_file     "./run_view.log"
./run_view.log
set command_log_file  "./run_command.log"
./run_command.log
set filename_log_file "./run_filename.log"
./run_filename.log
sh rm -rf WORK
sh mkdir WORK
define_design_lib work -path WORK
1
set search_path [concat "../src" $search_path]
../src . /esat/micas-data/software/synopsys_2017.09/libraries/syn /esat/micas-data/software/synopsys_2017.09/minpower/syn /esat/micas-data/software/synopsys_2017.09/dw/syn_ver /esat/micas-data/software/synopsys_2017.09/dw/sim_ver /esat/micas-data/software/synopsys_2017.09/libraries/syn /esat/micas-data/software/synopsys_2017.09/dw/sim_ver /users/micas/micas/design/generic/synopsys_32nm/SAED32_EDK/lib/stdcell_rvt/db_ccs/ /users/micas/micas/design/generic/synopsys_32nm/SAED32_EDK/lib/sram/db_ccs/
set top_des_name cpu
cpu
source "./designlist.tcl"
    alu
   alu_control
   branch_unit
   control_unit
   cpu
   mux_2
   pc
   reg_arstn
   reg_arstn_en
   register_file
   sram

# analyze verilog files
foreach verilog_file ${verilog_files} {
  set dc_shell_status [analyze -f verilog -library work "../RTL/${verilog_file}.v"]
  if { $dc_shell_status == 0 } {
    exit
  }
}
Running PRESTO HDLC
Compiling source file ../RTL/alu.v
Warning:  ../RTL/alu.v:29: Parameter keyword used in local parameter declaration. (VER-329)
Presto compilation completed successfully.
Loading db file '/users/micas/micas/design/generic/synopsys_32nm/SAED32_EDK/lib/sram/db_ccs/saed32sram_tt1p05v25c.db'
Information: Using CCS timing libraries. (TIM-024)
Loading db file '/users/micas/micas/design/generic/synopsys_32nm/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_tt1p05v25c.db'
Loading db file '/esat/micas-data/software/synopsys_2017.09/libraries/syn/dw_foundation.sldb'
Running PRESTO HDLC
Compiling source file ../RTL/alu_control.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../RTL/branch_unit.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../RTL/control_unit.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../RTL/cpu.v
Warning:  ../RTL/cpu.v:201: the undeclared symbol 'branch_ID_EX' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ../RTL/cpu.v:201: the undeclared symbol 'jump_ID_EX' assumed to have the default net type, which is 'wire'. (VER-936)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../RTL/mux_2.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../RTL/pc.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../RTL/reg_arstn.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../RTL/reg_arstn_en.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../RTL/register_file.v
Warning:  ../RTL/register_file.v:28: Parameter keyword used in local parameter declaration. (VER-329)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../RTL/sram.v
Warning:  ../RTL/sram.v:43: Parameter keyword used in local parameter declaration. (VER-329)
Presto compilation completed successfully.
# elaborate design
elaborate -library work $top_des_name
Loading db file '/esat/micas-data/software/synopsys_2017.09/libraries/syn/gtech.db'
Loading db file '/esat/micas-data/software/synopsys_2017.09/libraries/syn/standard.sldb'
  Loading link library 'saed32sram_tt1p05v25c'
  Loading link library 'saed32rvt_tt1p05v25c'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'cpu'.
Information: Building the design 'pc' instantiated from design 'cpu' with
	the parameters "DATA_W=32". (HDL-193)
Warning:  ../RTL/pc.v:64: Net current_pc connected to instance pc_register is declared as reg data type but is not driven by an always block. (VER-1004)
Presto compilation completed successfully.
Error: Width mismatch on port 'branch_pc' of reference to 'pc' in 'cpu'. (LINK-3)
Error: Unable to match ports of cell program_counter ('pc') to 'pc_DATA_W32'. (LINK-25)
Information: Building the design 'sram' instantiated from design 'cpu' with
	the parameters "ADDR_W=9,DATA_W=32". (HDL-193)
Statistics for MUX_OPs
==============================================================
|     block name/line      | Inputs | Outputs | # sel inputs |
==============================================================
| sram_ADDR_W9_DATA_W32/59 |   4    |   32    |      2       |
| sram_ADDR_W9_DATA_W32/60 |   4    |   32    |      2       |
==============================================================
Presto compilation completed successfully.
Information: Building the design 'reg_arstn_en' instantiated from design 'cpu' with
	the parameters "DATA_W=32". (HDL-193)

Inferred memory devices in process
	in routine reg_arstn_en_DATA_W32 line 16 in file
		'../RTL/reg_arstn_en.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        r_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control_unit'. (HDL-193)

Statistics for case statements in always block at line 33 in file
	'../RTL/control_unit.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            35            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine control_unit line 33 in file
		'../RTL/control_unit.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|     branch_reg      | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|     alu_op_reg      | Latch |   2   |  Y  | N  | N  | N  | -  | -  | -  |
|     reg_dst_reg     | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|     alu_src_reg     | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|    mem_2_reg_reg    | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
===========================================================================
Presto compilation completed successfully.
Information: Building the design 'mux_2' instantiated from design 'cpu' with
	the parameters "DATA_W=5". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'register_file' instantiated from design 'cpu' with
	the parameters "DATA_W=32". (HDL-193)
Warning:  ../RTL/register_file.v:48: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine register_file_DATA_W32 line 56 in file
		'../RTL/register_file.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    reg_array_reg    | Flip-flop | 1024  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===============================================================
|     block name/line       | Inputs | Outputs | # sel inputs |
===============================================================
| register_file_DATA_W32/40 |   32   |   32    |      5       |
| register_file_DATA_W32/41 |   32   |   32    |      5       |
===============================================================
Presto compilation completed successfully.
Information: Building the design 'reg_arstn_en' instantiated from design 'cpu' with
	the parameters "DATA_W=10". (HDL-193)

Inferred memory devices in process
	in routine reg_arstn_en_DATA_W10 line 16 in file
		'../RTL/reg_arstn_en.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        r_reg        | Flip-flop |  10   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'alu_control'. (HDL-193)

Statistics for case statements in always block at line 42 in file
	'../RTL/alu_control.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            43            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 57 in file
	'../RTL/alu_control.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            58            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'mux_2' instantiated from design 'cpu' with
	the parameters "DATA_W=32". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'alu' instantiated from design 'cpu' with
	the parameters "DATA_W=32". (HDL-193)
Warning:  ../RTL/alu.v:56: signed to unsigned conversion occurs. (VER-318)

Statistics for case statements in always block at line 79 in file
	'../RTL/alu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            80            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'reg_arstn_en' instantiated from design 'cpu' with
	the parameters "DATA_W=5". (HDL-193)

Inferred memory devices in process
	in routine reg_arstn_en_DATA_W5 line 16 in file
		'../RTL/reg_arstn_en.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        r_reg        | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'reg_arstn_en' instantiated from design 'cpu' with
	the parameters "DATA_W=65". (HDL-193)

Inferred memory devices in process
	in routine reg_arstn_en_DATA_W65 line 16 in file
		'../RTL/reg_arstn_en.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        r_reg        | Flip-flop |  65   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Error: Width mismatch on port 'dout' of reference to 'reg_arstn_en' in 'cpu'. (LINK-3)
Error: Unable to match ports of cell instruction_pipe_EX_MEM_4 ('reg_arstn_en') to 'reg_arstn_en_DATA_W65'. (LINK-25)
Information: Building the design 'reg_arstn_en' instantiated from design 'cpu' with
	the parameters "DATA_W=6". (HDL-193)

Inferred memory devices in process
	in routine reg_arstn_en_DATA_W6 line 16 in file
		'../RTL/reg_arstn_en.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        r_reg        | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'sram' instantiated from design 'cpu' with
	the parameters "ADDR_W=10,DATA_W=32". (HDL-193)
Statistics for MUX_OPs
===============================================================
|     block name/line       | Inputs | Outputs | # sel inputs |
===============================================================
| sram_ADDR_W10_DATA_W32/59 |   8    |   32    |      3       |
| sram_ADDR_W10_DATA_W32/60 |   8    |   32    |      3       |
===============================================================
Presto compilation completed successfully.
Information: Building the design 'reg_arstn_en' instantiated from design 'cpu' with
	the parameters "DATA_W=2". (HDL-193)

Inferred memory devices in process
	in routine reg_arstn_en_DATA_W2 line 16 in file
		'../RTL/reg_arstn_en.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        r_reg        | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'branch_unit' instantiated from design 'cpu' with
	the parameters "DATA_W=32". (HDL-193)
Warning:  ../RTL/branch_unit.v:28: signed to unsigned part selection occurs. (VER-318)
Presto compilation completed successfully.
1
current_design $top_des_name
Current design is 'cpu'.
{cpu}
read_sdc design_constraints.sdc -echo

Reading SDC version 2.0...
set_driving_cell -lib_cell INVX0_RVT  [all_inputs]
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
set period_ns  100
set clock_uncertainty      0.1
create_clock -name clk  -period $period_ns [list "clk"]
set_clock_uncertainty      $clock_uncertainty     [get_clocks]
set half_cycle_delay [expr $period_ns/2]
#set_input_delay  $half_cycle_delay [ all_inputs ] -clock clk 
#set_output_delay $half_cycle_delay [ all_outputs]                             -clock clk
set_load 0.1 [all_outputs]
set dont_touch_network clk
set dont_touch_network arst_n
1
#write -hierarchy -f ddc -output "./ddc/top_dig.ddcg"
#uniquify
check_design
 
****************************************
check_design summary:
Version:     N-2017.09-SP3
Date:        Mon Apr  5 19:53:21 2021
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                    138
    Multiply driven inputs (LINT-6)                                 3
    Unconnected ports (LINT-28)                                   102
    Feedthrough (LINT-29)                                          30
    Shorted outputs (LINT-31)                                       1
    Constant outputs (LINT-52)                                      2

Cells                                                              36
    Connected to power or ground (LINT-32)                         34
    Nets connected to multiple pins on same cell (LINT-33)          2

Nets                                                                1
    Multiply driven net with constant driver (LINT-54)              1

Tristate                                                           66
    A tristate bus has a non tri-state driver (LINT-34)            66
--------------------------------------------------------------------------------

Warning: In design 'cpu', input port 'clk' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'cpu', input port 'arst_n' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'cpu', input port 'enable' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'addr[31]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'addr[30]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'addr[29]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'addr[28]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'addr[27]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'addr[26]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'addr[25]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'addr[24]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'addr[23]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'addr[22]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'addr[21]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'addr[20]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'addr[19]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'addr[18]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'addr[17]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'addr[16]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'addr[15]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'addr[14]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'addr[13]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'addr[12]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'addr[11]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'addr[1]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'addr[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'addr_ext[31]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'addr_ext[30]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'addr_ext[29]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'addr_ext[28]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'addr_ext[27]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'addr_ext[26]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'addr_ext[25]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'addr_ext[24]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'addr_ext[23]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'addr_ext[22]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'addr_ext[21]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'addr_ext[20]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'addr_ext[19]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'addr_ext[18]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'addr_ext[17]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'addr_ext[16]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'addr_ext[15]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'addr_ext[14]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'addr_ext[13]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'addr_ext[12]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'addr_ext[11]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'addr_ext[1]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'addr_ext[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'ren' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'ren_ext' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W10_DATA_W32', port 'addr[31]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W10_DATA_W32', port 'addr[30]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W10_DATA_W32', port 'addr[29]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W10_DATA_W32', port 'addr[28]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W10_DATA_W32', port 'addr[27]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W10_DATA_W32', port 'addr[26]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W10_DATA_W32', port 'addr[25]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W10_DATA_W32', port 'addr[24]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W10_DATA_W32', port 'addr[23]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W10_DATA_W32', port 'addr[22]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W10_DATA_W32', port 'addr[21]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W10_DATA_W32', port 'addr[20]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W10_DATA_W32', port 'addr[19]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W10_DATA_W32', port 'addr[18]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W10_DATA_W32', port 'addr[17]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W10_DATA_W32', port 'addr[16]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W10_DATA_W32', port 'addr[15]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W10_DATA_W32', port 'addr[14]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W10_DATA_W32', port 'addr[13]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W10_DATA_W32', port 'addr[12]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W10_DATA_W32', port 'addr[1]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W10_DATA_W32', port 'addr[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W10_DATA_W32', port 'addr_ext[31]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W10_DATA_W32', port 'addr_ext[30]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W10_DATA_W32', port 'addr_ext[29]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W10_DATA_W32', port 'addr_ext[28]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W10_DATA_W32', port 'addr_ext[27]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W10_DATA_W32', port 'addr_ext[26]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W10_DATA_W32', port 'addr_ext[25]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W10_DATA_W32', port 'addr_ext[24]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W10_DATA_W32', port 'addr_ext[23]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W10_DATA_W32', port 'addr_ext[22]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W10_DATA_W32', port 'addr_ext[21]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W10_DATA_W32', port 'addr_ext[20]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W10_DATA_W32', port 'addr_ext[19]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W10_DATA_W32', port 'addr_ext[18]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W10_DATA_W32', port 'addr_ext[17]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W10_DATA_W32', port 'addr_ext[16]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W10_DATA_W32', port 'addr_ext[15]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W10_DATA_W32', port 'addr_ext[14]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W10_DATA_W32', port 'addr_ext[13]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W10_DATA_W32', port 'addr_ext[12]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W10_DATA_W32', port 'addr_ext[1]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W10_DATA_W32', port 'addr_ext[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W10_DATA_W32', port 'ren' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W10_DATA_W32', port 'ren_ext' is not connected to any nets. (LINT-28)
Warning: In design 'branch_unit_DATA_W32', port 'instruction[31]' is not connected to any nets. (LINT-28)
Warning: In design 'branch_unit_DATA_W32', port 'instruction[30]' is not connected to any nets. (LINT-28)
Warning: In design 'branch_unit_DATA_W32', port 'instruction[29]' is not connected to any nets. (LINT-28)
Warning: In design 'branch_unit_DATA_W32', port 'instruction[28]' is not connected to any nets. (LINT-28)
Warning: In design 'branch_unit_DATA_W32', port 'instruction[27]' is not connected to any nets. (LINT-28)
Warning: In design 'branch_unit_DATA_W32', port 'instruction[26]' is not connected to any nets. (LINT-28)
Warning: In design 'branch_unit_DATA_W32', port 'branch_offset[31]' is not connected to any nets. (LINT-28)
Warning: In design 'branch_unit_DATA_W32', port 'branch_offset[30]' is not connected to any nets. (LINT-28)
Warning: In design 'branch_unit_DATA_W32', input port 'updated_pc[31]' is connected directly to output port 'jump_pc[31]'. (LINT-29)
Warning: In design 'branch_unit_DATA_W32', input port 'updated_pc[30]' is connected directly to output port 'jump_pc[30]'. (LINT-29)
Warning: In design 'branch_unit_DATA_W32', input port 'updated_pc[29]' is connected directly to output port 'jump_pc[29]'. (LINT-29)
Warning: In design 'branch_unit_DATA_W32', input port 'updated_pc[28]' is connected directly to output port 'jump_pc[28]'. (LINT-29)
Warning: In design 'branch_unit_DATA_W32', input port 'instruction[25]' is connected directly to output port 'jump_pc[27]'. (LINT-29)
Warning: In design 'branch_unit_DATA_W32', input port 'instruction[24]' is connected directly to output port 'jump_pc[26]'. (LINT-29)
Warning: In design 'branch_unit_DATA_W32', input port 'instruction[23]' is connected directly to output port 'jump_pc[25]'. (LINT-29)
Warning: In design 'branch_unit_DATA_W32', input port 'instruction[22]' is connected directly to output port 'jump_pc[24]'. (LINT-29)
Warning: In design 'branch_unit_DATA_W32', input port 'instruction[21]' is connected directly to output port 'jump_pc[23]'. (LINT-29)
Warning: In design 'branch_unit_DATA_W32', input port 'instruction[20]' is connected directly to output port 'jump_pc[22]'. (LINT-29)
Warning: In design 'branch_unit_DATA_W32', input port 'instruction[19]' is connected directly to output port 'jump_pc[21]'. (LINT-29)
Warning: In design 'branch_unit_DATA_W32', input port 'instruction[18]' is connected directly to output port 'jump_pc[20]'. (LINT-29)
Warning: In design 'branch_unit_DATA_W32', input port 'instruction[17]' is connected directly to output port 'jump_pc[19]'. (LINT-29)
Warning: In design 'branch_unit_DATA_W32', input port 'instruction[16]' is connected directly to output port 'jump_pc[18]'. (LINT-29)
Warning: In design 'branch_unit_DATA_W32', input port 'instruction[15]' is connected directly to output port 'jump_pc[17]'. (LINT-29)
Warning: In design 'branch_unit_DATA_W32', input port 'instruction[14]' is connected directly to output port 'jump_pc[16]'. (LINT-29)
Warning: In design 'branch_unit_DATA_W32', input port 'instruction[13]' is connected directly to output port 'jump_pc[15]'. (LINT-29)
Warning: In design 'branch_unit_DATA_W32', input port 'instruction[12]' is connected directly to output port 'jump_pc[14]'. (LINT-29)
Warning: In design 'branch_unit_DATA_W32', input port 'instruction[11]' is connected directly to output port 'jump_pc[13]'. (LINT-29)
Warning: In design 'branch_unit_DATA_W32', input port 'instruction[10]' is connected directly to output port 'jump_pc[12]'. (LINT-29)
Warning: In design 'branch_unit_DATA_W32', input port 'instruction[9]' is connected directly to output port 'jump_pc[11]'. (LINT-29)
Warning: In design 'branch_unit_DATA_W32', input port 'instruction[8]' is connected directly to output port 'jump_pc[10]'. (LINT-29)
Warning: In design 'branch_unit_DATA_W32', input port 'instruction[7]' is connected directly to output port 'jump_pc[9]'. (LINT-29)
Warning: In design 'branch_unit_DATA_W32', input port 'instruction[6]' is connected directly to output port 'jump_pc[8]'. (LINT-29)
Warning: In design 'branch_unit_DATA_W32', input port 'instruction[5]' is connected directly to output port 'jump_pc[7]'. (LINT-29)
Warning: In design 'branch_unit_DATA_W32', input port 'instruction[4]' is connected directly to output port 'jump_pc[6]'. (LINT-29)
Warning: In design 'branch_unit_DATA_W32', input port 'instruction[3]' is connected directly to output port 'jump_pc[5]'. (LINT-29)
Warning: In design 'branch_unit_DATA_W32', input port 'instruction[2]' is connected directly to output port 'jump_pc[4]'. (LINT-29)
Warning: In design 'branch_unit_DATA_W32', input port 'instruction[1]' is connected directly to output port 'jump_pc[3]'. (LINT-29)
Warning: In design 'branch_unit_DATA_W32', input port 'instruction[0]' is connected directly to output port 'jump_pc[2]'. (LINT-29)
Warning: In design 'branch_unit_DATA_W32', output port 'jump_pc[1]' is connected directly to output port 'jump_pc[0]'. (LINT-31)
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wen' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ren' is connected to logic 1. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wdata[31]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wdata[30]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wdata[29]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wdata[28]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wdata[27]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wdata[26]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wdata[25]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wdata[24]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wdata[23]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wdata[22]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wdata[21]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wdata[20]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wdata[19]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wdata[18]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wdata[17]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wdata[16]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wdata[15]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wdata[14]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wdata[13]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wdata[12]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wdata[11]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wdata[10]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wdata[9]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wdata[8]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wdata[7]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wdata[6]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wdata[5]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wdata[4]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wdata[3]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wdata[2]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wdata[1]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wdata[0]' is connected to logic 0. 
Warning: In design 'cpu', the same net is connected to more than one pin on submodule 'instruction_memory'. (LINT-33)
   Net '*Logic0*' is connected to pins 'wen', 'wdata[31]'', 'wdata[30]', 'wdata[29]', 'wdata[28]', 'wdata[27]', 'wdata[26]', 'wdata[25]', 'wdata[24]', 'wdata[23]', 'wdata[22]', 'wdata[21]', 'wdata[20]', 'wdata[19]', 'wdata[18]', 'wdata[17]', 'wdata[16]', 'wdata[15]', 'wdata[14]', 'wdata[13]', 'wdata[12]', 'wdata[11]', 'wdata[10]', 'wdata[9]', 'wdata[8]', 'wdata[7]', 'wdata[6]', 'wdata[5]', 'wdata[4]', 'wdata[3]', 'wdata[2]', 'wdata[1]', 'wdata[0]'.
Warning: In design 'cpu', the same net is connected to more than one pin on submodule 'instruction_pipe_ID_EX_2'. (LINT-33)
   Net 'immediate_extended_31' is connected to pins 'din[31]', 'din[30]'', 'din[29]', 'din[28]', 'din[27]', 'din[26]', 'din[25]', 'din[24]', 'din[23]', 'din[22]', 'din[21]', 'din[20]', 'din[19]', 'din[18]', 'din[17]', 'din[16]', 'din[15]'.
Warning: In design 'cpu', three-state bus 'instruction_pipe_ID_EX_1/dout[0]' has non three-state driver 'instruction_pipe_ID_EX_1/r_reg[0]/Q'. (LINT-34)
Warning: In design 'cpu', three-state bus 'instruction_pipe_ID_EX_1/dout[1]' has non three-state driver 'instruction_pipe_ID_EX_1/r_reg[1]/Q'. (LINT-34)
Warning: In design 'cpu', three-state bus 'instruction_pipe_ID_EX_1/dout[2]' has non three-state driver 'instruction_pipe_ID_EX_1/r_reg[2]/Q'. (LINT-34)
Warning: In design 'cpu', three-state bus 'instruction_pipe_ID_EX_1/dout[3]' has non three-state driver 'instruction_pipe_ID_EX_1/r_reg[3]/Q'. (LINT-34)
Warning: In design 'cpu', three-state bus 'instruction_pipe_ID_EX_1/dout[4]' has non three-state driver 'instruction_pipe_ID_EX_1/r_reg[4]/Q'. (LINT-34)
Warning: In design 'cpu', three-state bus 'instruction_pipe_ID_EX_1/dout[5]' has non three-state driver 'instruction_pipe_ID_EX_1/r_reg[5]/Q'. (LINT-34)
Warning: In design 'cpu', three-state bus 'instruction_pipe_ID_EX_1/dout[6]' has non three-state driver 'instruction_pipe_ID_EX_1/r_reg[6]/Q'. (LINT-34)
Warning: In design 'cpu', three-state bus 'instruction_pipe_ID_EX_1/dout[7]' has non three-state driver 'instruction_pipe_ID_EX_1/r_reg[7]/Q'. (LINT-34)
Warning: In design 'cpu', three-state bus 'instruction_pipe_ID_EX_1/dout[8]' has non three-state driver 'instruction_pipe_ID_EX_1/r_reg[8]/Q'. (LINT-34)
Warning: In design 'cpu', three-state bus 'instruction_pipe_ID_EX_1/dout[9]' has non three-state driver 'instruction_pipe_ID_EX_1/r_reg[9]/Q'. (LINT-34)
Warning: In design 'cpu', three-state bus 'instruction_pipe_ID_EX_1/dout[10]' has non three-state driver 'instruction_pipe_ID_EX_1/r_reg[10]/Q'. (LINT-34)
Warning: In design 'cpu', three-state bus 'instruction_pipe_ID_EX_1/dout[11]' has non three-state driver 'instruction_pipe_ID_EX_1/r_reg[11]/Q'. (LINT-34)
Warning: In design 'cpu', three-state bus 'instruction_pipe_ID_EX_1/dout[12]' has non three-state driver 'instruction_pipe_ID_EX_1/r_reg[12]/Q'. (LINT-34)
Warning: In design 'cpu', three-state bus 'instruction_pipe_ID_EX_1/dout[13]' has non three-state driver 'instruction_pipe_ID_EX_1/r_reg[13]/Q'. (LINT-34)
Warning: In design 'cpu', three-state bus 'instruction_pipe_ID_EX_1/dout[14]' has non three-state driver 'instruction_pipe_ID_EX_1/r_reg[14]/Q'. (LINT-34)
Warning: In design 'cpu', three-state bus 'instruction_pipe_ID_EX_1/dout[15]' has non three-state driver 'instruction_pipe_ID_EX_1/r_reg[15]/Q'. (LINT-34)
Warning: In design 'cpu', three-state bus 'instruction_pipe_ID_EX_1/dout[16]' has non three-state driver 'instruction_pipe_ID_EX_1/r_reg[16]/Q'. (LINT-34)
Warning: In design 'cpu', three-state bus 'instruction_pipe_ID_EX_1/dout[17]' has non three-state driver 'instruction_pipe_ID_EX_1/r_reg[17]/Q'. (LINT-34)
Warning: In design 'cpu', three-state bus 'instruction_pipe_ID_EX_1/dout[18]' has non three-state driver 'instruction_pipe_ID_EX_1/r_reg[18]/Q'. (LINT-34)
Warning: In design 'cpu', three-state bus 'instruction_pipe_ID_EX_1/dout[19]' has non three-state driver 'instruction_pipe_ID_EX_1/r_reg[19]/Q'. (LINT-34)
Warning: In design 'cpu', three-state bus 'instruction_pipe_ID_EX_1/dout[20]' has non three-state driver 'instruction_pipe_ID_EX_1/r_reg[20]/Q'. (LINT-34)
Warning: In design 'cpu', three-state bus 'instruction_pipe_ID_EX_1/dout[21]' has non three-state driver 'instruction_pipe_ID_EX_1/r_reg[21]/Q'. (LINT-34)
Warning: In design 'cpu', three-state bus 'instruction_pipe_ID_EX_1/dout[22]' has non three-state driver 'instruction_pipe_ID_EX_1/r_reg[22]/Q'. (LINT-34)
Warning: In design 'cpu', three-state bus 'instruction_pipe_ID_EX_1/dout[23]' has non three-state driver 'instruction_pipe_ID_EX_1/r_reg[23]/Q'. (LINT-34)
Warning: In design 'cpu', three-state bus 'instruction_pipe_ID_EX_1/dout[24]' has non three-state driver 'instruction_pipe_ID_EX_1/r_reg[24]/Q'. (LINT-34)
Warning: In design 'cpu', three-state bus 'instruction_pipe_ID_EX_1/dout[25]' has non three-state driver 'instruction_pipe_ID_EX_1/r_reg[25]/Q'. (LINT-34)
Warning: In design 'cpu', three-state bus 'instruction_pipe_ID_EX_3/dout[28]' has non three-state driver 'instruction_pipe_ID_EX_3/r_reg[28]/Q'. (LINT-34)
Warning: In design 'cpu', three-state bus 'instruction_pipe_ID_EX_3/dout[29]' has non three-state driver 'instruction_pipe_ID_EX_3/r_reg[29]/Q'. (LINT-34)
Warning: In design 'cpu', three-state bus 'instruction_pipe_ID_EX_3/dout[30]' has non three-state driver 'instruction_pipe_ID_EX_3/r_reg[30]/Q'. (LINT-34)
Warning: In design 'cpu', three-state bus 'instruction_pipe_ID_EX_3/dout[31]' has non three-state driver 'instruction_pipe_ID_EX_3/r_reg[31]/Q'. (LINT-34)
Warning: In design 'cpu', three-state bus 'jump_pc[0]' has non three-state driver 'branch_unit/U1/**logic_0**'. (LINT-34)
Warning: In design 'cpu', three-state bus 'branch_pc[0]' has non three-state driver 'branch_unit/add_27_S2/Z_0'. (LINT-34)
Warning: In design 'cpu', three-state bus 'branch_pc[1]' has non three-state driver 'branch_unit/add_27_S2/Z_1'. (LINT-34)
Warning: In design 'cpu', three-state bus 'branch_pc[2]' has non three-state driver 'branch_unit/add_27_S2/Z_2'. (LINT-34)
Warning: In design 'cpu', three-state bus 'branch_pc[3]' has non three-state driver 'branch_unit/add_27_S2/Z_3'. (LINT-34)
Warning: In design 'cpu', three-state bus 'branch_pc[4]' has non three-state driver 'branch_unit/add_27_S2/Z_4'. (LINT-34)
Warning: In design 'cpu', three-state bus 'branch_pc[5]' has non three-state driver 'branch_unit/add_27_S2/Z_5'. (LINT-34)
Warning: In design 'cpu', three-state bus 'branch_pc[6]' has non three-state driver 'branch_unit/add_27_S2/Z_6'. (LINT-34)
Warning: In design 'cpu', three-state bus 'branch_pc[7]' has non three-state driver 'branch_unit/add_27_S2/Z_7'. (LINT-34)
Warning: In design 'cpu', three-state bus 'branch_pc[8]' has non three-state driver 'branch_unit/add_27_S2/Z_8'. (LINT-34)
Warning: In design 'cpu', three-state bus 'branch_pc[9]' has non three-state driver 'branch_unit/add_27_S2/Z_9'. (LINT-34)
Warning: In design 'cpu', three-state bus 'branch_pc[10]' has non three-state driver 'branch_unit/add_27_S2/Z_10'. (LINT-34)
Warning: In design 'cpu', three-state bus 'branch_pc[11]' has non three-state driver 'branch_unit/add_27_S2/Z_11'. (LINT-34)
Warning: In design 'cpu', three-state bus 'branch_pc[12]' has non three-state driver 'branch_unit/add_27_S2/Z_12'. (LINT-34)
Warning: In design 'cpu', three-state bus 'branch_pc[13]' has non three-state driver 'branch_unit/add_27_S2/Z_13'. (LINT-34)
Warning: In design 'cpu', three-state bus 'branch_pc[14]' has non three-state driver 'branch_unit/add_27_S2/Z_14'. (LINT-34)
Warning: In design 'cpu', three-state bus 'branch_pc[15]' has non three-state driver 'branch_unit/add_27_S2/Z_15'. (LINT-34)
Warning: In design 'cpu', three-state bus 'branch_pc[16]' has non three-state driver 'branch_unit/add_27_S2/Z_16'. (LINT-34)
Warning: In design 'cpu', three-state bus 'branch_pc[17]' has non three-state driver 'branch_unit/add_27_S2/Z_17'. (LINT-34)
Warning: In design 'cpu', three-state bus 'branch_pc[18]' has non three-state driver 'branch_unit/add_27_S2/Z_18'. (LINT-34)
Warning: In design 'cpu', three-state bus 'branch_pc[19]' has non three-state driver 'branch_unit/add_27_S2/Z_19'. (LINT-34)
Warning: In design 'cpu', three-state bus 'branch_pc[20]' has non three-state driver 'branch_unit/add_27_S2/Z_20'. (LINT-34)
Warning: In design 'cpu', three-state bus 'branch_pc[21]' has non three-state driver 'branch_unit/add_27_S2/Z_21'. (LINT-34)
Warning: In design 'cpu', three-state bus 'branch_pc[22]' has non three-state driver 'branch_unit/add_27_S2/Z_22'. (LINT-34)
Warning: In design 'cpu', three-state bus 'branch_pc[23]' has non three-state driver 'branch_unit/add_27_S2/Z_23'. (LINT-34)
Warning: In design 'cpu', three-state bus 'branch_pc[24]' has non three-state driver 'branch_unit/add_27_S2/Z_24'. (LINT-34)
Warning: In design 'cpu', three-state bus 'branch_pc[25]' has non three-state driver 'branch_unit/add_27_S2/Z_25'. (LINT-34)
Warning: In design 'cpu', three-state bus 'branch_pc[26]' has non three-state driver 'branch_unit/add_27_S2/Z_26'. (LINT-34)
Warning: In design 'cpu', three-state bus 'branch_pc[27]' has non three-state driver 'branch_unit/add_27_S2/Z_27'. (LINT-34)
Warning: In design 'cpu', three-state bus 'branch_pc[28]' has non three-state driver 'branch_unit/add_27_S2/Z_28'. (LINT-34)
Warning: In design 'cpu', three-state bus 'branch_pc[29]' has non three-state driver 'branch_unit/add_27_S2/Z_29'. (LINT-34)
Warning: In design 'cpu', three-state bus 'branch_pc[30]' has non three-state driver 'branch_unit/add_27_S2/Z_30'. (LINT-34)
Warning: In design 'cpu', three-state bus 'branch_pc[31]' has non three-state driver 'branch_unit/add_27_S2/Z_31'. (LINT-34)
Warning: In design 'cpu', three-state bus 'zero_flag' has non three-state driver 'alu/B_12/Z'. (LINT-34)
Warning: In design 'cpu', three-state bus 'jump_EX_MEM' has non three-state driver 'control_pipe_EX_MEM/r_reg[4]/Q'. (LINT-34)
Warning: In design 'cpu', three-state bus 'branch_EX_MEM' has non three-state driver 'control_pipe_EX_MEM/r_reg[5]/Q'. (LINT-34)
Warning: In design 'branch_unit_DATA_W32', output port 'jump_pc[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'branch_unit_DATA_W32', output port 'jump_pc[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cpu', multiply-driven net 'jump_pc[0]' is driven by constant 0. (LINT-54)
1
check_timing
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Changed wire load model for 'branch_unit_DATA_W32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'mux_2_DATA_W32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'reg_arstn_en_DATA_W2' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'reg_arstn_en_DATA_W5' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'reg_arstn_en_DATA_W32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'reg_arstn_en_DATA_W32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'sram_ADDR_W10_DATA_W32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'reg_arstn_en_DATA_W6' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'reg_arstn_en_DATA_W5' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'reg_arstn_en_DATA_W32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'reg_arstn_en_DATA_W32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'alu_DATA_W32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'mux_2_DATA_W32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'alu_control' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'reg_arstn_en_DATA_W10' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'reg_arstn_en_DATA_W32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'reg_arstn_en_DATA_W32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'reg_arstn_en_DATA_W32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'register_file_DATA_W32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'mux_2_DATA_W5' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'reg_arstn_en_DATA_W32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'reg_arstn_en_DATA_W32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'control_unit' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'reg_arstn_en_DATA_W32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'reg_arstn_en_DATA_W32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'sram_ADDR_W9_DATA_W32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_add_width32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*ADD_TC_OP_32_32_32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_sub_width32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*SUB_TC_OP_32_32_32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_add_width32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*ADD_TC_OP_32_32_32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW02_mult' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*MULT_TC_OP_32_32_32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_cmp2_width32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*LT_TC_OP_32_32_1' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW_rightsh' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*ASHR_UNS_UNS_OP_32_5_32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW_leftsh' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*ASH_UNS_UNS_OP_32_5_32' from '(none)' to 'ForQA'. (OPT-170)
Warning: The trip points for the library named saed32rvt_tt1p05v25c differ from those in the library named saed32sram_tt1p05v25c. (TIM-164)
Information: Updating design information... (UID-85)
Warning: Design 'cpu' contains 3 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...
Warning: The following input ports have no clock_relative delay specified, the command set_input_delay without -clock option will be ignored. (TIM-216)
--------------------
enable
addr_ext[10]
addr_ext[9]
addr_ext[8]
addr_ext[7]
addr_ext[6]
addr_ext[5]
addr_ext[4]
addr_ext[3]
addr_ext[2]
wdata_ext[31]
wdata_ext[30]
wdata_ext[29]
wdata_ext[28]
wdata_ext[27]
wdata_ext[26]
wdata_ext[25]
wdata_ext[24]
wdata_ext[23]
wdata_ext[22]
wdata_ext[21]
wdata_ext[20]
wdata_ext[19]
wdata_ext[18]
wdata_ext[17]
wdata_ext[16]
wdata_ext[15]
wdata_ext[14]
wdata_ext[13]
wdata_ext[12]
wdata_ext[11]
wdata_ext[10]
wdata_ext[9]
wdata_ext[8]
wdata_ext[7]
wdata_ext[6]
wdata_ext[5]
wdata_ext[4]
wdata_ext[3]
wdata_ext[2]
wdata_ext[1]
wdata_ext[0]
addr_ext_2[11]
addr_ext_2[10]
addr_ext_2[9]
addr_ext_2[8]
addr_ext_2[7]
addr_ext_2[6]
addr_ext_2[5]
addr_ext_2[4]
addr_ext_2[3]
addr_ext_2[2]
wdata_ext_2[31]
wdata_ext_2[30]
wdata_ext_2[29]
wdata_ext_2[28]
wdata_ext_2[27]
wdata_ext_2[26]
wdata_ext_2[25]
wdata_ext_2[24]
wdata_ext_2[23]
wdata_ext_2[22]
wdata_ext_2[21]
wdata_ext_2[20]
wdata_ext_2[19]
wdata_ext_2[18]
wdata_ext_2[17]
wdata_ext_2[16]
wdata_ext_2[15]
wdata_ext_2[14]
wdata_ext_2[13]
wdata_ext_2[12]
wdata_ext_2[11]
wdata_ext_2[10]
wdata_ext_2[9]
wdata_ext_2[8]
wdata_ext_2[7]
wdata_ext_2[6]
wdata_ext_2[5]
wdata_ext_2[4]
wdata_ext_2[3]
wdata_ext_2[2]
wdata_ext_2[1]
wdata_ext_2[0]

Information: Checking unconstrained_endpoints...

Warning: The following end-points are not constrained for maximum delay.

End point
---------------
control_pipe_EX_MEM/r_reg[0]/synch_enable
control_pipe_EX_MEM/r_reg[1]/synch_enable
control_pipe_EX_MEM/r_reg[2]/synch_enable
control_pipe_EX_MEM/r_reg[3]/synch_enable
control_pipe_EX_MEM/r_reg[4]/synch_enable
control_pipe_EX_MEM/r_reg[5]/synch_enable
control_pipe_ID_EX/r_reg[0]/synch_enable
control_pipe_ID_EX/r_reg[1]/synch_enable
control_pipe_ID_EX/r_reg[2]/next_state
control_pipe_ID_EX/r_reg[2]/synch_enable
control_pipe_ID_EX/r_reg[3]/synch_enable
control_pipe_ID_EX/r_reg[4]/next_state
control_pipe_ID_EX/r_reg[4]/synch_enable
control_pipe_ID_EX/r_reg[5]/next_state
control_pipe_ID_EX/r_reg[5]/synch_enable
control_pipe_ID_EX/r_reg[6]/next_state
control_pipe_ID_EX/r_reg[6]/synch_enable
control_pipe_ID_EX/r_reg[7]/synch_enable
control_pipe_ID_EX/r_reg[8]/next_state
control_pipe_ID_EX/r_reg[8]/synch_enable
control_pipe_ID_EX/r_reg[9]/next_state
control_pipe_ID_EX/r_reg[9]/synch_enable
control_pipe_MEM_WB/r_reg[0]/synch_enable
control_pipe_MEM_WB/r_reg[1]/synch_enable
control_unit/alu_op_reg[0]/data_in
control_unit/alu_op_reg[1]/data_in
control_unit/alu_src_reg/data_in
control_unit/branch_reg/data_in
control_unit/mem_2_reg_reg/data_in
control_unit/reg_dst_reg/data_in
data_memory/process_for_mem[0].dram_inst/A2[0]
data_memory/process_for_mem[0].dram_inst/A2[1]
data_memory/process_for_mem[0].dram_inst/A2[2]
data_memory/process_for_mem[0].dram_inst/A2[3]
data_memory/process_for_mem[0].dram_inst/A2[4]
data_memory/process_for_mem[0].dram_inst/A2[5]
data_memory/process_for_mem[0].dram_inst/A2[6]
data_memory/process_for_mem[0].dram_inst/CSB2
data_memory/process_for_mem[0].dram_inst/I2[0]
data_memory/process_for_mem[0].dram_inst/I2[1]
data_memory/process_for_mem[0].dram_inst/I2[2]
data_memory/process_for_mem[0].dram_inst/I2[3]
data_memory/process_for_mem[0].dram_inst/I2[4]
data_memory/process_for_mem[0].dram_inst/I2[5]
data_memory/process_for_mem[0].dram_inst/I2[6]
data_memory/process_for_mem[0].dram_inst/I2[7]
data_memory/process_for_mem[0].dram_inst/I2[8]
data_memory/process_for_mem[0].dram_inst/I2[9]
data_memory/process_for_mem[0].dram_inst/I2[10]
data_memory/process_for_mem[0].dram_inst/I2[11]
data_memory/process_for_mem[0].dram_inst/I2[12]
data_memory/process_for_mem[0].dram_inst/I2[13]
data_memory/process_for_mem[0].dram_inst/I2[14]
data_memory/process_for_mem[0].dram_inst/I2[15]
data_memory/process_for_mem[0].dram_inst/I2[16]
data_memory/process_for_mem[0].dram_inst/I2[17]
data_memory/process_for_mem[0].dram_inst/I2[18]
data_memory/process_for_mem[0].dram_inst/I2[19]
data_memory/process_for_mem[0].dram_inst/I2[20]
data_memory/process_for_mem[0].dram_inst/I2[21]
data_memory/process_for_mem[0].dram_inst/I2[22]
data_memory/process_for_mem[0].dram_inst/I2[23]
data_memory/process_for_mem[0].dram_inst/I2[24]
data_memory/process_for_mem[0].dram_inst/I2[25]
data_memory/process_for_mem[0].dram_inst/I2[26]
data_memory/process_for_mem[0].dram_inst/I2[27]
data_memory/process_for_mem[0].dram_inst/I2[28]
data_memory/process_for_mem[0].dram_inst/I2[29]
data_memory/process_for_mem[0].dram_inst/I2[30]
data_memory/process_for_mem[0].dram_inst/I2[31]
data_memory/process_for_mem[1].dram_inst/A2[0]
data_memory/process_for_mem[1].dram_inst/A2[1]
data_memory/process_for_mem[1].dram_inst/A2[2]
data_memory/process_for_mem[1].dram_inst/A2[3]
data_memory/process_for_mem[1].dram_inst/A2[4]
data_memory/process_for_mem[1].dram_inst/A2[5]
data_memory/process_for_mem[1].dram_inst/A2[6]
data_memory/process_for_mem[1].dram_inst/CSB2
data_memory/process_for_mem[1].dram_inst/I2[0]
data_memory/process_for_mem[1].dram_inst/I2[1]
data_memory/process_for_mem[1].dram_inst/I2[2]
data_memory/process_for_mem[1].dram_inst/I2[3]
data_memory/process_for_mem[1].dram_inst/I2[4]
data_memory/process_for_mem[1].dram_inst/I2[5]
data_memory/process_for_mem[1].dram_inst/I2[6]
data_memory/process_for_mem[1].dram_inst/I2[7]
data_memory/process_for_mem[1].dram_inst/I2[8]
data_memory/process_for_mem[1].dram_inst/I2[9]
data_memory/process_for_mem[1].dram_inst/I2[10]
data_memory/process_for_mem[1].dram_inst/I2[11]
data_memory/process_for_mem[1].dram_inst/I2[12]
data_memory/process_for_mem[1].dram_inst/I2[13]
data_memory/process_for_mem[1].dram_inst/I2[14]
data_memory/process_for_mem[1].dram_inst/I2[15]
data_memory/process_for_mem[1].dram_inst/I2[16]
data_memory/process_for_mem[1].dram_inst/I2[17]
data_memory/process_for_mem[1].dram_inst/I2[18]
data_memory/process_for_mem[1].dram_inst/I2[19]
data_memory/process_for_mem[1].dram_inst/I2[20]
data_memory/process_for_mem[1].dram_inst/I2[21]
data_memory/process_for_mem[1].dram_inst/I2[22]
data_memory/process_for_mem[1].dram_inst/I2[23]
data_memory/process_for_mem[1].dram_inst/I2[24]
data_memory/process_for_mem[1].dram_inst/I2[25]
data_memory/process_for_mem[1].dram_inst/I2[26]
data_memory/process_for_mem[1].dram_inst/I2[27]
data_memory/process_for_mem[1].dram_inst/I2[28]
data_memory/process_for_mem[1].dram_inst/I2[29]
data_memory/process_for_mem[1].dram_inst/I2[30]
data_memory/process_for_mem[1].dram_inst/I2[31]
data_memory/process_for_mem[2].dram_inst/A2[0]
data_memory/process_for_mem[2].dram_inst/A2[1]
data_memory/process_for_mem[2].dram_inst/A2[2]
data_memory/process_for_mem[2].dram_inst/A2[3]
data_memory/process_for_mem[2].dram_inst/A2[4]
data_memory/process_for_mem[2].dram_inst/A2[5]
data_memory/process_for_mem[2].dram_inst/A2[6]
data_memory/process_for_mem[2].dram_inst/CSB2
data_memory/process_for_mem[2].dram_inst/I2[0]
data_memory/process_for_mem[2].dram_inst/I2[1]
data_memory/process_for_mem[2].dram_inst/I2[2]
data_memory/process_for_mem[2].dram_inst/I2[3]
data_memory/process_for_mem[2].dram_inst/I2[4]
data_memory/process_for_mem[2].dram_inst/I2[5]
data_memory/process_for_mem[2].dram_inst/I2[6]
data_memory/process_for_mem[2].dram_inst/I2[7]
data_memory/process_for_mem[2].dram_inst/I2[8]
data_memory/process_for_mem[2].dram_inst/I2[9]
data_memory/process_for_mem[2].dram_inst/I2[10]
data_memory/process_for_mem[2].dram_inst/I2[11]
data_memory/process_for_mem[2].dram_inst/I2[12]
data_memory/process_for_mem[2].dram_inst/I2[13]
data_memory/process_for_mem[2].dram_inst/I2[14]
data_memory/process_for_mem[2].dram_inst/I2[15]
data_memory/process_for_mem[2].dram_inst/I2[16]
data_memory/process_for_mem[2].dram_inst/I2[17]
data_memory/process_for_mem[2].dram_inst/I2[18]
data_memory/process_for_mem[2].dram_inst/I2[19]
data_memory/process_for_mem[2].dram_inst/I2[20]
data_memory/process_for_mem[2].dram_inst/I2[21]
data_memory/process_for_mem[2].dram_inst/I2[22]
data_memory/process_for_mem[2].dram_inst/I2[23]
data_memory/process_for_mem[2].dram_inst/I2[24]
data_memory/process_for_mem[2].dram_inst/I2[25]
data_memory/process_for_mem[2].dram_inst/I2[26]
data_memory/process_for_mem[2].dram_inst/I2[27]
data_memory/process_for_mem[2].dram_inst/I2[28]
data_memory/process_for_mem[2].dram_inst/I2[29]
data_memory/process_for_mem[2].dram_inst/I2[30]
data_memory/process_for_mem[2].dram_inst/I2[31]
data_memory/process_for_mem[3].dram_inst/A2[0]
data_memory/process_for_mem[3].dram_inst/A2[1]
data_memory/process_for_mem[3].dram_inst/A2[2]
data_memory/process_for_mem[3].dram_inst/A2[3]
data_memory/process_for_mem[3].dram_inst/A2[4]
data_memory/process_for_mem[3].dram_inst/A2[5]
data_memory/process_for_mem[3].dram_inst/A2[6]
data_memory/process_for_mem[3].dram_inst/CSB2
data_memory/process_for_mem[3].dram_inst/I2[0]
data_memory/process_for_mem[3].dram_inst/I2[1]
data_memory/process_for_mem[3].dram_inst/I2[2]
data_memory/process_for_mem[3].dram_inst/I2[3]
data_memory/process_for_mem[3].dram_inst/I2[4]
data_memory/process_for_mem[3].dram_inst/I2[5]
data_memory/process_for_mem[3].dram_inst/I2[6]
data_memory/process_for_mem[3].dram_inst/I2[7]
data_memory/process_for_mem[3].dram_inst/I2[8]
data_memory/process_for_mem[3].dram_inst/I2[9]
data_memory/process_for_mem[3].dram_inst/I2[10]
data_memory/process_for_mem[3].dram_inst/I2[11]
data_memory/process_for_mem[3].dram_inst/I2[12]
data_memory/process_for_mem[3].dram_inst/I2[13]
data_memory/process_for_mem[3].dram_inst/I2[14]
data_memory/process_for_mem[3].dram_inst/I2[15]
data_memory/process_for_mem[3].dram_inst/I2[16]
data_memory/process_for_mem[3].dram_inst/I2[17]
data_memory/process_for_mem[3].dram_inst/I2[18]
data_memory/process_for_mem[3].dram_inst/I2[19]
data_memory/process_for_mem[3].dram_inst/I2[20]
data_memory/process_for_mem[3].dram_inst/I2[21]
data_memory/process_for_mem[3].dram_inst/I2[22]
data_memory/process_for_mem[3].dram_inst/I2[23]
data_memory/process_for_mem[3].dram_inst/I2[24]
data_memory/process_for_mem[3].dram_inst/I2[25]
data_memory/process_for_mem[3].dram_inst/I2[26]
data_memory/process_for_mem[3].dram_inst/I2[27]
data_memory/process_for_mem[3].dram_inst/I2[28]
data_memory/process_for_mem[3].dram_inst/I2[29]
data_memory/process_for_mem[3].dram_inst/I2[30]
data_memory/process_for_mem[3].dram_inst/I2[31]
data_memory/process_for_mem[4].dram_inst/A2[0]
data_memory/process_for_mem[4].dram_inst/A2[1]
data_memory/process_for_mem[4].dram_inst/A2[2]
data_memory/process_for_mem[4].dram_inst/A2[3]
data_memory/process_for_mem[4].dram_inst/A2[4]
data_memory/process_for_mem[4].dram_inst/A2[5]
data_memory/process_for_mem[4].dram_inst/A2[6]
data_memory/process_for_mem[4].dram_inst/CSB2
data_memory/process_for_mem[4].dram_inst/I2[0]
data_memory/process_for_mem[4].dram_inst/I2[1]
data_memory/process_for_mem[4].dram_inst/I2[2]
data_memory/process_for_mem[4].dram_inst/I2[3]
data_memory/process_for_mem[4].dram_inst/I2[4]
data_memory/process_for_mem[4].dram_inst/I2[5]
data_memory/process_for_mem[4].dram_inst/I2[6]
data_memory/process_for_mem[4].dram_inst/I2[7]
data_memory/process_for_mem[4].dram_inst/I2[8]
data_memory/process_for_mem[4].dram_inst/I2[9]
data_memory/process_for_mem[4].dram_inst/I2[10]
data_memory/process_for_mem[4].dram_inst/I2[11]
data_memory/process_for_mem[4].dram_inst/I2[12]
data_memory/process_for_mem[4].dram_inst/I2[13]
data_memory/process_for_mem[4].dram_inst/I2[14]
data_memory/process_for_mem[4].dram_inst/I2[15]
data_memory/process_for_mem[4].dram_inst/I2[16]
data_memory/process_for_mem[4].dram_inst/I2[17]
data_memory/process_for_mem[4].dram_inst/I2[18]
data_memory/process_for_mem[4].dram_inst/I2[19]
data_memory/process_for_mem[4].dram_inst/I2[20]
data_memory/process_for_mem[4].dram_inst/I2[21]
data_memory/process_for_mem[4].dram_inst/I2[22]
data_memory/process_for_mem[4].dram_inst/I2[23]
data_memory/process_for_mem[4].dram_inst/I2[24]
data_memory/process_for_mem[4].dram_inst/I2[25]
data_memory/process_for_mem[4].dram_inst/I2[26]
data_memory/process_for_mem[4].dram_inst/I2[27]
data_memory/process_for_mem[4].dram_inst/I2[28]
data_memory/process_for_mem[4].dram_inst/I2[29]
data_memory/process_for_mem[4].dram_inst/I2[30]
data_memory/process_for_mem[4].dram_inst/I2[31]
data_memory/process_for_mem[5].dram_inst/A2[0]
data_memory/process_for_mem[5].dram_inst/A2[1]
data_memory/process_for_mem[5].dram_inst/A2[2]
data_memory/process_for_mem[5].dram_inst/A2[3]
data_memory/process_for_mem[5].dram_inst/A2[4]
data_memory/process_for_mem[5].dram_inst/A2[5]
data_memory/process_for_mem[5].dram_inst/A2[6]
data_memory/process_for_mem[5].dram_inst/CSB2
data_memory/process_for_mem[5].dram_inst/I2[0]
data_memory/process_for_mem[5].dram_inst/I2[1]
data_memory/process_for_mem[5].dram_inst/I2[2]
data_memory/process_for_mem[5].dram_inst/I2[3]
data_memory/process_for_mem[5].dram_inst/I2[4]
data_memory/process_for_mem[5].dram_inst/I2[5]
data_memory/process_for_mem[5].dram_inst/I2[6]
data_memory/process_for_mem[5].dram_inst/I2[7]
data_memory/process_for_mem[5].dram_inst/I2[8]
data_memory/process_for_mem[5].dram_inst/I2[9]
data_memory/process_for_mem[5].dram_inst/I2[10]
data_memory/process_for_mem[5].dram_inst/I2[11]
data_memory/process_for_mem[5].dram_inst/I2[12]
data_memory/process_for_mem[5].dram_inst/I2[13]
data_memory/process_for_mem[5].dram_inst/I2[14]
data_memory/process_for_mem[5].dram_inst/I2[15]
data_memory/process_for_mem[5].dram_inst/I2[16]
data_memory/process_for_mem[5].dram_inst/I2[17]
data_memory/process_for_mem[5].dram_inst/I2[18]
data_memory/process_for_mem[5].dram_inst/I2[19]
data_memory/process_for_mem[5].dram_inst/I2[20]
data_memory/process_for_mem[5].dram_inst/I2[21]
data_memory/process_for_mem[5].dram_inst/I2[22]
data_memory/process_for_mem[5].dram_inst/I2[23]
data_memory/process_for_mem[5].dram_inst/I2[24]
data_memory/process_for_mem[5].dram_inst/I2[25]
data_memory/process_for_mem[5].dram_inst/I2[26]
data_memory/process_for_mem[5].dram_inst/I2[27]
data_memory/process_for_mem[5].dram_inst/I2[28]
data_memory/process_for_mem[5].dram_inst/I2[29]
data_memory/process_for_mem[5].dram_inst/I2[30]
data_memory/process_for_mem[5].dram_inst/I2[31]
data_memory/process_for_mem[6].dram_inst/A2[0]
data_memory/process_for_mem[6].dram_inst/A2[1]
data_memory/process_for_mem[6].dram_inst/A2[2]
data_memory/process_for_mem[6].dram_inst/A2[3]
data_memory/process_for_mem[6].dram_inst/A2[4]
data_memory/process_for_mem[6].dram_inst/A2[5]
data_memory/process_for_mem[6].dram_inst/A2[6]
data_memory/process_for_mem[6].dram_inst/CSB2
data_memory/process_for_mem[6].dram_inst/I2[0]
data_memory/process_for_mem[6].dram_inst/I2[1]
data_memory/process_for_mem[6].dram_inst/I2[2]
data_memory/process_for_mem[6].dram_inst/I2[3]
data_memory/process_for_mem[6].dram_inst/I2[4]
data_memory/process_for_mem[6].dram_inst/I2[5]
data_memory/process_for_mem[6].dram_inst/I2[6]
data_memory/process_for_mem[6].dram_inst/I2[7]
data_memory/process_for_mem[6].dram_inst/I2[8]
data_memory/process_for_mem[6].dram_inst/I2[9]
data_memory/process_for_mem[6].dram_inst/I2[10]
data_memory/process_for_mem[6].dram_inst/I2[11]
data_memory/process_for_mem[6].dram_inst/I2[12]
data_memory/process_for_mem[6].dram_inst/I2[13]
data_memory/process_for_mem[6].dram_inst/I2[14]
data_memory/process_for_mem[6].dram_inst/I2[15]
data_memory/process_for_mem[6].dram_inst/I2[16]
data_memory/process_for_mem[6].dram_inst/I2[17]
data_memory/process_for_mem[6].dram_inst/I2[18]
data_memory/process_for_mem[6].dram_inst/I2[19]
data_memory/process_for_mem[6].dram_inst/I2[20]
data_memory/process_for_mem[6].dram_inst/I2[21]
data_memory/process_for_mem[6].dram_inst/I2[22]
data_memory/process_for_mem[6].dram_inst/I2[23]
data_memory/process_for_mem[6].dram_inst/I2[24]
data_memory/process_for_mem[6].dram_inst/I2[25]
data_memory/process_for_mem[6].dram_inst/I2[26]
data_memory/process_for_mem[6].dram_inst/I2[27]
data_memory/process_for_mem[6].dram_inst/I2[28]
data_memory/process_for_mem[6].dram_inst/I2[29]
data_memory/process_for_mem[6].dram_inst/I2[30]
data_memory/process_for_mem[6].dram_inst/I2[31]
data_memory/process_for_mem[7].dram_inst/A2[0]
data_memory/process_for_mem[7].dram_inst/A2[1]
data_memory/process_for_mem[7].dram_inst/A2[2]
data_memory/process_for_mem[7].dram_inst/A2[3]
data_memory/process_for_mem[7].dram_inst/A2[4]
data_memory/process_for_mem[7].dram_inst/A2[5]
data_memory/process_for_mem[7].dram_inst/A2[6]
data_memory/process_for_mem[7].dram_inst/CSB2
data_memory/process_for_mem[7].dram_inst/I2[0]
data_memory/process_for_mem[7].dram_inst/I2[1]
data_memory/process_for_mem[7].dram_inst/I2[2]
data_memory/process_for_mem[7].dram_inst/I2[3]
data_memory/process_for_mem[7].dram_inst/I2[4]
data_memory/process_for_mem[7].dram_inst/I2[5]
data_memory/process_for_mem[7].dram_inst/I2[6]
data_memory/process_for_mem[7].dram_inst/I2[7]
data_memory/process_for_mem[7].dram_inst/I2[8]
data_memory/process_for_mem[7].dram_inst/I2[9]
data_memory/process_for_mem[7].dram_inst/I2[10]
data_memory/process_for_mem[7].dram_inst/I2[11]
data_memory/process_for_mem[7].dram_inst/I2[12]
data_memory/process_for_mem[7].dram_inst/I2[13]
data_memory/process_for_mem[7].dram_inst/I2[14]
data_memory/process_for_mem[7].dram_inst/I2[15]
data_memory/process_for_mem[7].dram_inst/I2[16]
data_memory/process_for_mem[7].dram_inst/I2[17]
data_memory/process_for_mem[7].dram_inst/I2[18]
data_memory/process_for_mem[7].dram_inst/I2[19]
data_memory/process_for_mem[7].dram_inst/I2[20]
data_memory/process_for_mem[7].dram_inst/I2[21]
data_memory/process_for_mem[7].dram_inst/I2[22]
data_memory/process_for_mem[7].dram_inst/I2[23]
data_memory/process_for_mem[7].dram_inst/I2[24]
data_memory/process_for_mem[7].dram_inst/I2[25]
data_memory/process_for_mem[7].dram_inst/I2[26]
data_memory/process_for_mem[7].dram_inst/I2[27]
data_memory/process_for_mem[7].dram_inst/I2[28]
data_memory/process_for_mem[7].dram_inst/I2[29]
data_memory/process_for_mem[7].dram_inst/I2[30]
data_memory/process_for_mem[7].dram_inst/I2[31]
instruction_memory/process_for_mem[0].dram_inst/A2[0]
instruction_memory/process_for_mem[0].dram_inst/A2[1]
instruction_memory/process_for_mem[0].dram_inst/A2[2]
instruction_memory/process_for_mem[0].dram_inst/A2[3]
instruction_memory/process_for_mem[0].dram_inst/A2[4]
instruction_memory/process_for_mem[0].dram_inst/A2[5]
instruction_memory/process_for_mem[0].dram_inst/A2[6]
instruction_memory/process_for_mem[0].dram_inst/CSB2
instruction_memory/process_for_mem[0].dram_inst/I2[0]
instruction_memory/process_for_mem[0].dram_inst/I2[1]
instruction_memory/process_for_mem[0].dram_inst/I2[2]
instruction_memory/process_for_mem[0].dram_inst/I2[3]
instruction_memory/process_for_mem[0].dram_inst/I2[4]
instruction_memory/process_for_mem[0].dram_inst/I2[5]
instruction_memory/process_for_mem[0].dram_inst/I2[6]
instruction_memory/process_for_mem[0].dram_inst/I2[7]
instruction_memory/process_for_mem[0].dram_inst/I2[8]
instruction_memory/process_for_mem[0].dram_inst/I2[9]
instruction_memory/process_for_mem[0].dram_inst/I2[10]
instruction_memory/process_for_mem[0].dram_inst/I2[11]
instruction_memory/process_for_mem[0].dram_inst/I2[12]
instruction_memory/process_for_mem[0].dram_inst/I2[13]
instruction_memory/process_for_mem[0].dram_inst/I2[14]
instruction_memory/process_for_mem[0].dram_inst/I2[15]
instruction_memory/process_for_mem[0].dram_inst/I2[16]
instruction_memory/process_for_mem[0].dram_inst/I2[17]
instruction_memory/process_for_mem[0].dram_inst/I2[18]
instruction_memory/process_for_mem[0].dram_inst/I2[19]
instruction_memory/process_for_mem[0].dram_inst/I2[20]
instruction_memory/process_for_mem[0].dram_inst/I2[21]
instruction_memory/process_for_mem[0].dram_inst/I2[22]
instruction_memory/process_for_mem[0].dram_inst/I2[23]
instruction_memory/process_for_mem[0].dram_inst/I2[24]
instruction_memory/process_for_mem[0].dram_inst/I2[25]
instruction_memory/process_for_mem[0].dram_inst/I2[26]
instruction_memory/process_for_mem[0].dram_inst/I2[27]
instruction_memory/process_for_mem[0].dram_inst/I2[28]
instruction_memory/process_for_mem[0].dram_inst/I2[29]
instruction_memory/process_for_mem[0].dram_inst/I2[30]
instruction_memory/process_for_mem[0].dram_inst/I2[31]
instruction_memory/process_for_mem[1].dram_inst/A2[0]
instruction_memory/process_for_mem[1].dram_inst/A2[1]
instruction_memory/process_for_mem[1].dram_inst/A2[2]
instruction_memory/process_for_mem[1].dram_inst/A2[3]
instruction_memory/process_for_mem[1].dram_inst/A2[4]
instruction_memory/process_for_mem[1].dram_inst/A2[5]
instruction_memory/process_for_mem[1].dram_inst/A2[6]
instruction_memory/process_for_mem[1].dram_inst/CSB2
instruction_memory/process_for_mem[1].dram_inst/I2[0]
instruction_memory/process_for_mem[1].dram_inst/I2[1]
instruction_memory/process_for_mem[1].dram_inst/I2[2]
instruction_memory/process_for_mem[1].dram_inst/I2[3]
instruction_memory/process_for_mem[1].dram_inst/I2[4]
instruction_memory/process_for_mem[1].dram_inst/I2[5]
instruction_memory/process_for_mem[1].dram_inst/I2[6]
instruction_memory/process_for_mem[1].dram_inst/I2[7]
instruction_memory/process_for_mem[1].dram_inst/I2[8]
instruction_memory/process_for_mem[1].dram_inst/I2[9]
instruction_memory/process_for_mem[1].dram_inst/I2[10]
instruction_memory/process_for_mem[1].dram_inst/I2[11]
instruction_memory/process_for_mem[1].dram_inst/I2[12]
instruction_memory/process_for_mem[1].dram_inst/I2[13]
instruction_memory/process_for_mem[1].dram_inst/I2[14]
instruction_memory/process_for_mem[1].dram_inst/I2[15]
instruction_memory/process_for_mem[1].dram_inst/I2[16]
instruction_memory/process_for_mem[1].dram_inst/I2[17]
instruction_memory/process_for_mem[1].dram_inst/I2[18]
instruction_memory/process_for_mem[1].dram_inst/I2[19]
instruction_memory/process_for_mem[1].dram_inst/I2[20]
instruction_memory/process_for_mem[1].dram_inst/I2[21]
instruction_memory/process_for_mem[1].dram_inst/I2[22]
instruction_memory/process_for_mem[1].dram_inst/I2[23]
instruction_memory/process_for_mem[1].dram_inst/I2[24]
instruction_memory/process_for_mem[1].dram_inst/I2[25]
instruction_memory/process_for_mem[1].dram_inst/I2[26]
instruction_memory/process_for_mem[1].dram_inst/I2[27]
instruction_memory/process_for_mem[1].dram_inst/I2[28]
instruction_memory/process_for_mem[1].dram_inst/I2[29]
instruction_memory/process_for_mem[1].dram_inst/I2[30]
instruction_memory/process_for_mem[1].dram_inst/I2[31]
instruction_memory/process_for_mem[2].dram_inst/A2[0]
instruction_memory/process_for_mem[2].dram_inst/A2[1]
instruction_memory/process_for_mem[2].dram_inst/A2[2]
instruction_memory/process_for_mem[2].dram_inst/A2[3]
instruction_memory/process_for_mem[2].dram_inst/A2[4]
instruction_memory/process_for_mem[2].dram_inst/A2[5]
instruction_memory/process_for_mem[2].dram_inst/A2[6]
instruction_memory/process_for_mem[2].dram_inst/CSB2
instruction_memory/process_for_mem[2].dram_inst/I2[0]
instruction_memory/process_for_mem[2].dram_inst/I2[1]
instruction_memory/process_for_mem[2].dram_inst/I2[2]
instruction_memory/process_for_mem[2].dram_inst/I2[3]
instruction_memory/process_for_mem[2].dram_inst/I2[4]
instruction_memory/process_for_mem[2].dram_inst/I2[5]
instruction_memory/process_for_mem[2].dram_inst/I2[6]
instruction_memory/process_for_mem[2].dram_inst/I2[7]
instruction_memory/process_for_mem[2].dram_inst/I2[8]
instruction_memory/process_for_mem[2].dram_inst/I2[9]
instruction_memory/process_for_mem[2].dram_inst/I2[10]
instruction_memory/process_for_mem[2].dram_inst/I2[11]
instruction_memory/process_for_mem[2].dram_inst/I2[12]
instruction_memory/process_for_mem[2].dram_inst/I2[13]
instruction_memory/process_for_mem[2].dram_inst/I2[14]
instruction_memory/process_for_mem[2].dram_inst/I2[15]
instruction_memory/process_for_mem[2].dram_inst/I2[16]
instruction_memory/process_for_mem[2].dram_inst/I2[17]
instruction_memory/process_for_mem[2].dram_inst/I2[18]
instruction_memory/process_for_mem[2].dram_inst/I2[19]
instruction_memory/process_for_mem[2].dram_inst/I2[20]
instruction_memory/process_for_mem[2].dram_inst/I2[21]
instruction_memory/process_for_mem[2].dram_inst/I2[22]
instruction_memory/process_for_mem[2].dram_inst/I2[23]
instruction_memory/process_for_mem[2].dram_inst/I2[24]
instruction_memory/process_for_mem[2].dram_inst/I2[25]
instruction_memory/process_for_mem[2].dram_inst/I2[26]
instruction_memory/process_for_mem[2].dram_inst/I2[27]
instruction_memory/process_for_mem[2].dram_inst/I2[28]
instruction_memory/process_for_mem[2].dram_inst/I2[29]
instruction_memory/process_for_mem[2].dram_inst/I2[30]
instruction_memory/process_for_mem[2].dram_inst/I2[31]
instruction_memory/process_for_mem[3].dram_inst/A2[0]
instruction_memory/process_for_mem[3].dram_inst/A2[1]
instruction_memory/process_for_mem[3].dram_inst/A2[2]
instruction_memory/process_for_mem[3].dram_inst/A2[3]
instruction_memory/process_for_mem[3].dram_inst/A2[4]
instruction_memory/process_for_mem[3].dram_inst/A2[5]
instruction_memory/process_for_mem[3].dram_inst/A2[6]
instruction_memory/process_for_mem[3].dram_inst/CSB2
instruction_memory/process_for_mem[3].dram_inst/I2[0]
instruction_memory/process_for_mem[3].dram_inst/I2[1]
instruction_memory/process_for_mem[3].dram_inst/I2[2]
instruction_memory/process_for_mem[3].dram_inst/I2[3]
instruction_memory/process_for_mem[3].dram_inst/I2[4]
instruction_memory/process_for_mem[3].dram_inst/I2[5]
instruction_memory/process_for_mem[3].dram_inst/I2[6]
instruction_memory/process_for_mem[3].dram_inst/I2[7]
instruction_memory/process_for_mem[3].dram_inst/I2[8]
instruction_memory/process_for_mem[3].dram_inst/I2[9]
instruction_memory/process_for_mem[3].dram_inst/I2[10]
instruction_memory/process_for_mem[3].dram_inst/I2[11]
instruction_memory/process_for_mem[3].dram_inst/I2[12]
instruction_memory/process_for_mem[3].dram_inst/I2[13]
instruction_memory/process_for_mem[3].dram_inst/I2[14]
instruction_memory/process_for_mem[3].dram_inst/I2[15]
instruction_memory/process_for_mem[3].dram_inst/I2[16]
instruction_memory/process_for_mem[3].dram_inst/I2[17]
instruction_memory/process_for_mem[3].dram_inst/I2[18]
instruction_memory/process_for_mem[3].dram_inst/I2[19]
instruction_memory/process_for_mem[3].dram_inst/I2[20]
instruction_memory/process_for_mem[3].dram_inst/I2[21]
instruction_memory/process_for_mem[3].dram_inst/I2[22]
instruction_memory/process_for_mem[3].dram_inst/I2[23]
instruction_memory/process_for_mem[3].dram_inst/I2[24]
instruction_memory/process_for_mem[3].dram_inst/I2[25]
instruction_memory/process_for_mem[3].dram_inst/I2[26]
instruction_memory/process_for_mem[3].dram_inst/I2[27]
instruction_memory/process_for_mem[3].dram_inst/I2[28]
instruction_memory/process_for_mem[3].dram_inst/I2[29]
instruction_memory/process_for_mem[3].dram_inst/I2[30]
instruction_memory/process_for_mem[3].dram_inst/I2[31]
instruction_pipe_EX_MEM_1/r_reg[0]/synch_enable
instruction_pipe_EX_MEM_1/r_reg[1]/synch_enable
instruction_pipe_EX_MEM_1/r_reg[2]/synch_enable
instruction_pipe_EX_MEM_1/r_reg[3]/synch_enable
instruction_pipe_EX_MEM_1/r_reg[4]/synch_enable
instruction_pipe_EX_MEM_1/r_reg[5]/synch_enable
instruction_pipe_EX_MEM_1/r_reg[6]/synch_enable
instruction_pipe_EX_MEM_1/r_reg[7]/synch_enable
instruction_pipe_EX_MEM_1/r_reg[8]/synch_enable
instruction_pipe_EX_MEM_1/r_reg[9]/synch_enable
instruction_pipe_EX_MEM_1/r_reg[10]/synch_enable
instruction_pipe_EX_MEM_1/r_reg[11]/synch_enable
instruction_pipe_EX_MEM_1/r_reg[12]/synch_enable
instruction_pipe_EX_MEM_1/r_reg[13]/synch_enable
instruction_pipe_EX_MEM_1/r_reg[14]/synch_enable
instruction_pipe_EX_MEM_1/r_reg[15]/synch_enable
instruction_pipe_EX_MEM_1/r_reg[16]/synch_enable
instruction_pipe_EX_MEM_1/r_reg[17]/synch_enable
instruction_pipe_EX_MEM_1/r_reg[18]/synch_enable
instruction_pipe_EX_MEM_1/r_reg[19]/synch_enable
instruction_pipe_EX_MEM_1/r_reg[20]/synch_enable
instruction_pipe_EX_MEM_1/r_reg[21]/synch_enable
instruction_pipe_EX_MEM_1/r_reg[22]/synch_enable
instruction_pipe_EX_MEM_1/r_reg[23]/synch_enable
instruction_pipe_EX_MEM_1/r_reg[24]/synch_enable
instruction_pipe_EX_MEM_1/r_reg[25]/synch_enable
instruction_pipe_EX_MEM_1/r_reg[26]/synch_enable
instruction_pipe_EX_MEM_1/r_reg[27]/synch_enable
instruction_pipe_EX_MEM_1/r_reg[28]/synch_enable
instruction_pipe_EX_MEM_1/r_reg[29]/synch_enable
instruction_pipe_EX_MEM_1/r_reg[30]/synch_enable
instruction_pipe_EX_MEM_1/r_reg[31]/synch_enable
instruction_pipe_EX_MEM_2/r_reg[0]/synch_enable
instruction_pipe_EX_MEM_2/r_reg[1]/synch_enable
instruction_pipe_EX_MEM_2/r_reg[2]/synch_enable
instruction_pipe_EX_MEM_2/r_reg[3]/synch_enable
instruction_pipe_EX_MEM_2/r_reg[4]/synch_enable
instruction_pipe_EX_MEM_2/r_reg[5]/synch_enable
instruction_pipe_EX_MEM_2/r_reg[6]/synch_enable
instruction_pipe_EX_MEM_2/r_reg[7]/synch_enable
instruction_pipe_EX_MEM_2/r_reg[8]/synch_enable
instruction_pipe_EX_MEM_2/r_reg[9]/synch_enable
instruction_pipe_EX_MEM_2/r_reg[10]/synch_enable
instruction_pipe_EX_MEM_2/r_reg[11]/synch_enable
instruction_pipe_EX_MEM_2/r_reg[12]/synch_enable
instruction_pipe_EX_MEM_2/r_reg[13]/synch_enable
instruction_pipe_EX_MEM_2/r_reg[14]/synch_enable
instruction_pipe_EX_MEM_2/r_reg[15]/synch_enable
instruction_pipe_EX_MEM_2/r_reg[16]/synch_enable
instruction_pipe_EX_MEM_2/r_reg[17]/synch_enable
instruction_pipe_EX_MEM_2/r_reg[18]/synch_enable
instruction_pipe_EX_MEM_2/r_reg[19]/synch_enable
instruction_pipe_EX_MEM_2/r_reg[20]/synch_enable
instruction_pipe_EX_MEM_2/r_reg[21]/synch_enable
instruction_pipe_EX_MEM_2/r_reg[22]/synch_enable
instruction_pipe_EX_MEM_2/r_reg[23]/synch_enable
instruction_pipe_EX_MEM_2/r_reg[24]/synch_enable
instruction_pipe_EX_MEM_2/r_reg[25]/synch_enable
instruction_pipe_EX_MEM_2/r_reg[26]/synch_enable
instruction_pipe_EX_MEM_2/r_reg[27]/synch_enable
instruction_pipe_EX_MEM_2/r_reg[28]/synch_enable
instruction_pipe_EX_MEM_2/r_reg[29]/synch_enable
instruction_pipe_EX_MEM_2/r_reg[30]/synch_enable
instruction_pipe_EX_MEM_2/r_reg[31]/synch_enable
instruction_pipe_EX_MEM_3/r_reg[0]/synch_enable
instruction_pipe_EX_MEM_3/r_reg[1]/synch_enable
instruction_pipe_EX_MEM_3/r_reg[2]/synch_enable
instruction_pipe_EX_MEM_3/r_reg[3]/synch_enable
instruction_pipe_EX_MEM_3/r_reg[4]/synch_enable
instruction_pipe_ID_EX_1/r_reg[0]/synch_enable
instruction_pipe_ID_EX_1/r_reg[1]/synch_enable
instruction_pipe_ID_EX_1/r_reg[2]/synch_enable
instruction_pipe_ID_EX_1/r_reg[3]/synch_enable
instruction_pipe_ID_EX_1/r_reg[4]/synch_enable
instruction_pipe_ID_EX_1/r_reg[5]/synch_enable
instruction_pipe_ID_EX_1/r_reg[6]/synch_enable
instruction_pipe_ID_EX_1/r_reg[7]/synch_enable
instruction_pipe_ID_EX_1/r_reg[8]/synch_enable
instruction_pipe_ID_EX_1/r_reg[9]/synch_enable
instruction_pipe_ID_EX_1/r_reg[10]/synch_enable
instruction_pipe_ID_EX_1/r_reg[11]/synch_enable
instruction_pipe_ID_EX_1/r_reg[12]/synch_enable
instruction_pipe_ID_EX_1/r_reg[13]/synch_enable
instruction_pipe_ID_EX_1/r_reg[14]/synch_enable
instruction_pipe_ID_EX_1/r_reg[15]/synch_enable
instruction_pipe_ID_EX_1/r_reg[16]/synch_enable
instruction_pipe_ID_EX_1/r_reg[17]/synch_enable
instruction_pipe_ID_EX_1/r_reg[18]/synch_enable
instruction_pipe_ID_EX_1/r_reg[19]/synch_enable
instruction_pipe_ID_EX_1/r_reg[20]/synch_enable
instruction_pipe_ID_EX_1/r_reg[21]/synch_enable
instruction_pipe_ID_EX_1/r_reg[22]/synch_enable
instruction_pipe_ID_EX_1/r_reg[23]/synch_enable
instruction_pipe_ID_EX_1/r_reg[24]/synch_enable
instruction_pipe_ID_EX_1/r_reg[25]/synch_enable
instruction_pipe_ID_EX_1/r_reg[26]/synch_enable
instruction_pipe_ID_EX_1/r_reg[27]/synch_enable
instruction_pipe_ID_EX_1/r_reg[28]/synch_enable
instruction_pipe_ID_EX_1/r_reg[29]/synch_enable
instruction_pipe_ID_EX_1/r_reg[30]/synch_enable
instruction_pipe_ID_EX_1/r_reg[31]/synch_enable
instruction_pipe_ID_EX_2/r_reg[0]/synch_enable
instruction_pipe_ID_EX_2/r_reg[1]/synch_enable
instruction_pipe_ID_EX_2/r_reg[2]/synch_enable
instruction_pipe_ID_EX_2/r_reg[3]/synch_enable
instruction_pipe_ID_EX_2/r_reg[4]/synch_enable
instruction_pipe_ID_EX_2/r_reg[5]/synch_enable
instruction_pipe_ID_EX_2/r_reg[6]/synch_enable
instruction_pipe_ID_EX_2/r_reg[7]/synch_enable
instruction_pipe_ID_EX_2/r_reg[8]/synch_enable
instruction_pipe_ID_EX_2/r_reg[9]/synch_enable
instruction_pipe_ID_EX_2/r_reg[10]/synch_enable
instruction_pipe_ID_EX_2/r_reg[11]/synch_enable
instruction_pipe_ID_EX_2/r_reg[12]/synch_enable
instruction_pipe_ID_EX_2/r_reg[13]/synch_enable
instruction_pipe_ID_EX_2/r_reg[14]/synch_enable
instruction_pipe_ID_EX_2/r_reg[15]/synch_enable
instruction_pipe_ID_EX_2/r_reg[16]/synch_enable
instruction_pipe_ID_EX_2/r_reg[17]/synch_enable
instruction_pipe_ID_EX_2/r_reg[18]/synch_enable
instruction_pipe_ID_EX_2/r_reg[19]/synch_enable
instruction_pipe_ID_EX_2/r_reg[20]/synch_enable
instruction_pipe_ID_EX_2/r_reg[21]/synch_enable
instruction_pipe_ID_EX_2/r_reg[22]/synch_enable
instruction_pipe_ID_EX_2/r_reg[23]/synch_enable
instruction_pipe_ID_EX_2/r_reg[24]/synch_enable
instruction_pipe_ID_EX_2/r_reg[25]/synch_enable
instruction_pipe_ID_EX_2/r_reg[26]/synch_enable
instruction_pipe_ID_EX_2/r_reg[27]/synch_enable
instruction_pipe_ID_EX_2/r_reg[28]/synch_enable
instruction_pipe_ID_EX_2/r_reg[29]/synch_enable
instruction_pipe_ID_EX_2/r_reg[30]/synch_enable
instruction_pipe_ID_EX_2/r_reg[31]/synch_enable
instruction_pipe_ID_EX_3/r_reg[0]/synch_enable
instruction_pipe_ID_EX_3/r_reg[1]/synch_enable
instruction_pipe_ID_EX_3/r_reg[2]/synch_enable
instruction_pipe_ID_EX_3/r_reg[3]/synch_enable
instruction_pipe_ID_EX_3/r_reg[4]/synch_enable
instruction_pipe_ID_EX_3/r_reg[5]/synch_enable
instruction_pipe_ID_EX_3/r_reg[6]/synch_enable
instruction_pipe_ID_EX_3/r_reg[7]/synch_enable
instruction_pipe_ID_EX_3/r_reg[8]/synch_enable
instruction_pipe_ID_EX_3/r_reg[9]/synch_enable
instruction_pipe_ID_EX_3/r_reg[10]/synch_enable
instruction_pipe_ID_EX_3/r_reg[11]/synch_enable
instruction_pipe_ID_EX_3/r_reg[12]/synch_enable
instruction_pipe_ID_EX_3/r_reg[13]/synch_enable
instruction_pipe_ID_EX_3/r_reg[14]/synch_enable
instruction_pipe_ID_EX_3/r_reg[15]/synch_enable
instruction_pipe_ID_EX_3/r_reg[16]/synch_enable
instruction_pipe_ID_EX_3/r_reg[17]/synch_enable
instruction_pipe_ID_EX_3/r_reg[18]/synch_enable
instruction_pipe_ID_EX_3/r_reg[19]/synch_enable
instruction_pipe_ID_EX_3/r_reg[20]/synch_enable
instruction_pipe_ID_EX_3/r_reg[21]/synch_enable
instruction_pipe_ID_EX_3/r_reg[22]/synch_enable
instruction_pipe_ID_EX_3/r_reg[23]/synch_enable
instruction_pipe_ID_EX_3/r_reg[24]/synch_enable
instruction_pipe_ID_EX_3/r_reg[25]/synch_enable
instruction_pipe_ID_EX_3/r_reg[26]/synch_enable
instruction_pipe_ID_EX_3/r_reg[27]/synch_enable
instruction_pipe_ID_EX_3/r_reg[28]/synch_enable
instruction_pipe_ID_EX_3/r_reg[29]/synch_enable
instruction_pipe_ID_EX_3/r_reg[30]/synch_enable
instruction_pipe_ID_EX_3/r_reg[31]/synch_enable
instruction_pipe_ID_EX_4/r_reg[0]/synch_enable
instruction_pipe_ID_EX_4/r_reg[1]/synch_enable
instruction_pipe_ID_EX_4/r_reg[2]/synch_enable
instruction_pipe_ID_EX_4/r_reg[3]/synch_enable
instruction_pipe_ID_EX_4/r_reg[4]/synch_enable
instruction_pipe_ID_EX_4/r_reg[5]/synch_enable
instruction_pipe_ID_EX_4/r_reg[6]/synch_enable
instruction_pipe_ID_EX_4/r_reg[7]/synch_enable
instruction_pipe_ID_EX_4/r_reg[8]/synch_enable
instruction_pipe_ID_EX_4/r_reg[9]/synch_enable
instruction_pipe_ID_EX_4/r_reg[10]/synch_enable
instruction_pipe_ID_EX_4/r_reg[11]/synch_enable
instruction_pipe_ID_EX_4/r_reg[12]/synch_enable
instruction_pipe_ID_EX_4/r_reg[13]/synch_enable
instruction_pipe_ID_EX_4/r_reg[14]/synch_enable
instruction_pipe_ID_EX_4/r_reg[15]/synch_enable
instruction_pipe_ID_EX_4/r_reg[16]/synch_enable
instruction_pipe_ID_EX_4/r_reg[17]/synch_enable
instruction_pipe_ID_EX_4/r_reg[18]/synch_enable
instruction_pipe_ID_EX_4/r_reg[19]/synch_enable
instruction_pipe_ID_EX_4/r_reg[20]/synch_enable
instruction_pipe_ID_EX_4/r_reg[21]/synch_enable
instruction_pipe_ID_EX_4/r_reg[22]/synch_enable
instruction_pipe_ID_EX_4/r_reg[23]/synch_enable
instruction_pipe_ID_EX_4/r_reg[24]/synch_enable
instruction_pipe_ID_EX_4/r_reg[25]/synch_enable
instruction_pipe_ID_EX_4/r_reg[26]/synch_enable
instruction_pipe_ID_EX_4/r_reg[27]/synch_enable
instruction_pipe_ID_EX_4/r_reg[28]/synch_enable
instruction_pipe_ID_EX_4/r_reg[29]/synch_enable
instruction_pipe_ID_EX_4/r_reg[30]/synch_enable
instruction_pipe_ID_EX_4/r_reg[31]/synch_enable
instruction_pipe_ID_EX_5/r_reg[0]/synch_enable
instruction_pipe_ID_EX_5/r_reg[1]/synch_enable
instruction_pipe_ID_EX_5/r_reg[2]/synch_enable
instruction_pipe_ID_EX_5/r_reg[3]/synch_enable
instruction_pipe_ID_EX_5/r_reg[4]/synch_enable
instruction_pipe_ID_EX_5/r_reg[5]/synch_enable
instruction_pipe_ID_EX_5/r_reg[6]/synch_enable
instruction_pipe_ID_EX_5/r_reg[7]/synch_enable
instruction_pipe_ID_EX_5/r_reg[8]/synch_enable
instruction_pipe_ID_EX_5/r_reg[9]/synch_enable
instruction_pipe_ID_EX_5/r_reg[10]/synch_enable
instruction_pipe_ID_EX_5/r_reg[11]/synch_enable
instruction_pipe_ID_EX_5/r_reg[12]/synch_enable
instruction_pipe_ID_EX_5/r_reg[13]/synch_enable
instruction_pipe_ID_EX_5/r_reg[14]/synch_enable
instruction_pipe_ID_EX_5/r_reg[15]/synch_enable
instruction_pipe_ID_EX_5/r_reg[16]/synch_enable
instruction_pipe_ID_EX_5/r_reg[17]/synch_enable
instruction_pipe_ID_EX_5/r_reg[18]/synch_enable
instruction_pipe_ID_EX_5/r_reg[19]/synch_enable
instruction_pipe_ID_EX_5/r_reg[20]/synch_enable
instruction_pipe_ID_EX_5/r_reg[21]/synch_enable
instruction_pipe_ID_EX_5/r_reg[22]/synch_enable
instruction_pipe_ID_EX_5/r_reg[23]/synch_enable
instruction_pipe_ID_EX_5/r_reg[24]/synch_enable
instruction_pipe_ID_EX_5/r_reg[25]/synch_enable
instruction_pipe_ID_EX_5/r_reg[26]/synch_enable
instruction_pipe_ID_EX_5/r_reg[27]/synch_enable
instruction_pipe_ID_EX_5/r_reg[28]/synch_enable
instruction_pipe_ID_EX_5/r_reg[29]/synch_enable
instruction_pipe_ID_EX_5/r_reg[30]/synch_enable
instruction_pipe_ID_EX_5/r_reg[31]/synch_enable
instruction_pipe_IF_ID_1/r_reg[0]/synch_enable
instruction_pipe_IF_ID_1/r_reg[1]/synch_enable
instruction_pipe_IF_ID_1/r_reg[2]/synch_enable
instruction_pipe_IF_ID_1/r_reg[3]/synch_enable
instruction_pipe_IF_ID_1/r_reg[4]/synch_enable
instruction_pipe_IF_ID_1/r_reg[5]/synch_enable
instruction_pipe_IF_ID_1/r_reg[6]/synch_enable
instruction_pipe_IF_ID_1/r_reg[7]/synch_enable
instruction_pipe_IF_ID_1/r_reg[8]/synch_enable
instruction_pipe_IF_ID_1/r_reg[9]/synch_enable
instruction_pipe_IF_ID_1/r_reg[10]/synch_enable
instruction_pipe_IF_ID_1/r_reg[11]/synch_enable
instruction_pipe_IF_ID_1/r_reg[12]/synch_enable
instruction_pipe_IF_ID_1/r_reg[13]/synch_enable
instruction_pipe_IF_ID_1/r_reg[14]/synch_enable
instruction_pipe_IF_ID_1/r_reg[15]/synch_enable
instruction_pipe_IF_ID_1/r_reg[16]/synch_enable
instruction_pipe_IF_ID_1/r_reg[17]/synch_enable
instruction_pipe_IF_ID_1/r_reg[18]/synch_enable
instruction_pipe_IF_ID_1/r_reg[19]/synch_enable
instruction_pipe_IF_ID_1/r_reg[20]/synch_enable
instruction_pipe_IF_ID_1/r_reg[21]/synch_enable
instruction_pipe_IF_ID_1/r_reg[22]/synch_enable
instruction_pipe_IF_ID_1/r_reg[23]/synch_enable
instruction_pipe_IF_ID_1/r_reg[24]/synch_enable
instruction_pipe_IF_ID_1/r_reg[25]/synch_enable
instruction_pipe_IF_ID_1/r_reg[26]/synch_enable
instruction_pipe_IF_ID_1/r_reg[27]/synch_enable
instruction_pipe_IF_ID_1/r_reg[28]/synch_enable
instruction_pipe_IF_ID_1/r_reg[29]/synch_enable
instruction_pipe_IF_ID_1/r_reg[30]/synch_enable
instruction_pipe_IF_ID_1/r_reg[31]/synch_enable
instruction_pipe_IF_ID_2/r_reg[0]/synch_enable
instruction_pipe_IF_ID_2/r_reg[1]/synch_enable
instruction_pipe_IF_ID_2/r_reg[2]/synch_enable
instruction_pipe_IF_ID_2/r_reg[3]/synch_enable
instruction_pipe_IF_ID_2/r_reg[4]/synch_enable
instruction_pipe_IF_ID_2/r_reg[5]/synch_enable
instruction_pipe_IF_ID_2/r_reg[6]/synch_enable
instruction_pipe_IF_ID_2/r_reg[7]/synch_enable
instruction_pipe_IF_ID_2/r_reg[8]/synch_enable
instruction_pipe_IF_ID_2/r_reg[9]/synch_enable
instruction_pipe_IF_ID_2/r_reg[10]/synch_enable
instruction_pipe_IF_ID_2/r_reg[11]/synch_enable
instruction_pipe_IF_ID_2/r_reg[12]/synch_enable
instruction_pipe_IF_ID_2/r_reg[13]/synch_enable
instruction_pipe_IF_ID_2/r_reg[14]/synch_enable
instruction_pipe_IF_ID_2/r_reg[15]/synch_enable
instruction_pipe_IF_ID_2/r_reg[16]/synch_enable
instruction_pipe_IF_ID_2/r_reg[17]/synch_enable
instruction_pipe_IF_ID_2/r_reg[18]/synch_enable
instruction_pipe_IF_ID_2/r_reg[19]/synch_enable
instruction_pipe_IF_ID_2/r_reg[20]/synch_enable
instruction_pipe_IF_ID_2/r_reg[21]/synch_enable
instruction_pipe_IF_ID_2/r_reg[22]/synch_enable
instruction_pipe_IF_ID_2/r_reg[23]/synch_enable
instruction_pipe_IF_ID_2/r_reg[24]/synch_enable
instruction_pipe_IF_ID_2/r_reg[25]/synch_enable
instruction_pipe_IF_ID_2/r_reg[26]/synch_enable
instruction_pipe_IF_ID_2/r_reg[27]/synch_enable
instruction_pipe_IF_ID_2/r_reg[28]/synch_enable
instruction_pipe_IF_ID_2/r_reg[29]/synch_enable
instruction_pipe_IF_ID_2/r_reg[30]/synch_enable
instruction_pipe_IF_ID_2/r_reg[31]/synch_enable
instruction_pipe_MEM_WB_1/r_reg[0]/synch_enable
instruction_pipe_MEM_WB_1/r_reg[1]/synch_enable
instruction_pipe_MEM_WB_1/r_reg[2]/synch_enable
instruction_pipe_MEM_WB_1/r_reg[3]/synch_enable
instruction_pipe_MEM_WB_1/r_reg[4]/synch_enable
instruction_pipe_MEM_WB_1/r_reg[5]/synch_enable
instruction_pipe_MEM_WB_1/r_reg[6]/synch_enable
instruction_pipe_MEM_WB_1/r_reg[7]/synch_enable
instruction_pipe_MEM_WB_1/r_reg[8]/synch_enable
instruction_pipe_MEM_WB_1/r_reg[9]/synch_enable
instruction_pipe_MEM_WB_1/r_reg[10]/synch_enable
instruction_pipe_MEM_WB_1/r_reg[11]/synch_enable
instruction_pipe_MEM_WB_1/r_reg[12]/synch_enable
instruction_pipe_MEM_WB_1/r_reg[13]/synch_enable
instruction_pipe_MEM_WB_1/r_reg[14]/synch_enable
instruction_pipe_MEM_WB_1/r_reg[15]/synch_enable
instruction_pipe_MEM_WB_1/r_reg[16]/synch_enable
instruction_pipe_MEM_WB_1/r_reg[17]/synch_enable
instruction_pipe_MEM_WB_1/r_reg[18]/synch_enable
instruction_pipe_MEM_WB_1/r_reg[19]/synch_enable
instruction_pipe_MEM_WB_1/r_reg[20]/synch_enable
instruction_pipe_MEM_WB_1/r_reg[21]/synch_enable
instruction_pipe_MEM_WB_1/r_reg[22]/synch_enable
instruction_pipe_MEM_WB_1/r_reg[23]/synch_enable
instruction_pipe_MEM_WB_1/r_reg[24]/synch_enable
instruction_pipe_MEM_WB_1/r_reg[25]/synch_enable
instruction_pipe_MEM_WB_1/r_reg[26]/synch_enable
instruction_pipe_MEM_WB_1/r_reg[27]/synch_enable
instruction_pipe_MEM_WB_1/r_reg[28]/synch_enable
instruction_pipe_MEM_WB_1/r_reg[29]/synch_enable
instruction_pipe_MEM_WB_1/r_reg[30]/synch_enable
instruction_pipe_MEM_WB_1/r_reg[31]/synch_enable
instruction_pipe_MEM_WB_2/r_reg[0]/synch_enable
instruction_pipe_MEM_WB_2/r_reg[1]/synch_enable
instruction_pipe_MEM_WB_2/r_reg[2]/synch_enable
instruction_pipe_MEM_WB_2/r_reg[3]/synch_enable
instruction_pipe_MEM_WB_2/r_reg[4]/synch_enable
instruction_pipe_MEM_WB_2/r_reg[5]/synch_enable
instruction_pipe_MEM_WB_2/r_reg[6]/synch_enable
instruction_pipe_MEM_WB_2/r_reg[7]/synch_enable
instruction_pipe_MEM_WB_2/r_reg[8]/synch_enable
instruction_pipe_MEM_WB_2/r_reg[9]/synch_enable
instruction_pipe_MEM_WB_2/r_reg[10]/synch_enable
instruction_pipe_MEM_WB_2/r_reg[11]/synch_enable
instruction_pipe_MEM_WB_2/r_reg[12]/synch_enable
instruction_pipe_MEM_WB_2/r_reg[13]/synch_enable
instruction_pipe_MEM_WB_2/r_reg[14]/synch_enable
instruction_pipe_MEM_WB_2/r_reg[15]/synch_enable
instruction_pipe_MEM_WB_2/r_reg[16]/synch_enable
instruction_pipe_MEM_WB_2/r_reg[17]/synch_enable
instruction_pipe_MEM_WB_2/r_reg[18]/synch_enable
instruction_pipe_MEM_WB_2/r_reg[19]/synch_enable
instruction_pipe_MEM_WB_2/r_reg[20]/synch_enable
instruction_pipe_MEM_WB_2/r_reg[21]/synch_enable
instruction_pipe_MEM_WB_2/r_reg[22]/synch_enable
instruction_pipe_MEM_WB_2/r_reg[23]/synch_enable
instruction_pipe_MEM_WB_2/r_reg[24]/synch_enable
instruction_pipe_MEM_WB_2/r_reg[25]/synch_enable
instruction_pipe_MEM_WB_2/r_reg[26]/synch_enable
instruction_pipe_MEM_WB_2/r_reg[27]/synch_enable
instruction_pipe_MEM_WB_2/r_reg[28]/synch_enable
instruction_pipe_MEM_WB_2/r_reg[29]/synch_enable
instruction_pipe_MEM_WB_2/r_reg[30]/synch_enable
instruction_pipe_MEM_WB_2/r_reg[31]/synch_enable
instruction_pipe_MEM_WB_3/r_reg[0]/synch_enable
instruction_pipe_MEM_WB_3/r_reg[1]/synch_enable
instruction_pipe_MEM_WB_3/r_reg[2]/synch_enable
instruction_pipe_MEM_WB_3/r_reg[3]/synch_enable
instruction_pipe_MEM_WB_3/r_reg[4]/synch_enable
rdata_ext[0]
rdata_ext[1]
rdata_ext[2]
rdata_ext[3]
rdata_ext[4]
rdata_ext[5]
rdata_ext[6]
rdata_ext[7]
rdata_ext[8]
rdata_ext[9]
rdata_ext[10]
rdata_ext[11]
rdata_ext[12]
rdata_ext[13]
rdata_ext[14]
rdata_ext[15]
rdata_ext[16]
rdata_ext[17]
rdata_ext[18]
rdata_ext[19]
rdata_ext[20]
rdata_ext[21]
rdata_ext[22]
rdata_ext[23]
rdata_ext[24]
rdata_ext[25]
rdata_ext[26]
rdata_ext[27]
rdata_ext[28]
rdata_ext[29]
rdata_ext[30]
rdata_ext[31]
rdata_ext_2[0]
rdata_ext_2[1]
rdata_ext_2[2]
rdata_ext_2[3]
rdata_ext_2[4]
rdata_ext_2[5]
rdata_ext_2[6]
rdata_ext_2[7]
rdata_ext_2[8]
rdata_ext_2[9]
rdata_ext_2[10]
rdata_ext_2[11]
rdata_ext_2[12]
rdata_ext_2[13]
rdata_ext_2[14]
rdata_ext_2[15]
rdata_ext_2[16]
rdata_ext_2[17]
rdata_ext_2[18]
rdata_ext_2[19]
rdata_ext_2[20]
rdata_ext_2[21]
rdata_ext_2[22]
rdata_ext_2[23]
rdata_ext_2[24]
rdata_ext_2[25]
rdata_ext_2[26]
rdata_ext_2[27]
rdata_ext_2[28]
rdata_ext_2[29]
rdata_ext_2[30]
rdata_ext_2[31]

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
1
# constraint design for library: tcbn90lphphvttc0d7_ccsi
set_operating_conditions -library "saed32rvt_tt1p05v25c"  "tt1p05v25c"
Using operating conditions 'tt1p05v25c' found in library 'saed32rvt_tt1p05v25c'.
1
set_operating_conditions -library "saed32sram_tt1p05v25c" "tt1p05v25c"
Using operating conditions 'tt1p05v25c' found in library 'saed32sram_tt1p05v25c'.
1
#set_wire_load_mode "segmented"
current_design $top_des_name
Current design is 'cpu'.
{cpu}
link

  Linking design 'cpu'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  saed32sram_tt1p05v25c (library)
                              /users/micas/micas/design/generic/synopsys_32nm/SAED32_EDK/lib/sram/db_ccs/saed32sram_tt1p05v25c.db
  saed32rvt_tt1p05v25c (library)
                              /users/micas/micas/design/generic/synopsys_32nm/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_tt1p05v25c.db
  dw_foundation.sldb (library)
                              /esat/micas-data/software/synopsys_2017.09/libraries/syn/dw_foundation.sldb

Error: Width mismatch on port 'branch_pc' of reference to 'pc' in 'cpu'. (LINK-3)
Error: Unable to match ports of cell program_counter ('pc') to 'pc_DATA_W32'. (LINK-25)
Error: Width mismatch on port 'dout' of reference to 'reg_arstn_en' in 'cpu'. (LINK-3)
Error: Unable to match ports of cell instruction_pipe_EX_MEM_4 ('reg_arstn_en') to 'reg_arstn_en_DATA_W65'. (LINK-25)
0
set_max_area 0
1
set_max_dynamic_power 0
Error: Width mismatch on port 'branch_pc' of reference to 'pc' in 'cpu'. (LINK-3)
Error: Unable to match ports of cell program_counter ('pc') to 'pc_DATA_W32'. (LINK-25)
Error: Width mismatch on port 'dout' of reference to 'reg_arstn_en' in 'cpu'. (LINK-3)
Error: Unable to match ports of cell instruction_pipe_EX_MEM_4 ('reg_arstn_en') to 'reg_arstn_en_DATA_W65'. (LINK-25)
Information: Command 'set_max_dynamic_power' is obsolete and is being ignored. (INFO-102)
0
#set_clock_gating_style -num_stages 3
#compile_ultra -no_autoungroup -no_seq_output_inversion -no_boundary_optimization -gate_clock
#set_ungroup top_core true
compile_ultra -no_autoungroup -no_seq_output_inversion  -gate_clock
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | N-2017.09-DWBB_201709.3 |     *     |
| Licensed DW Building Blocks        | N-2017.09-DWBB_201709.3 |     *     |
============================================================================


Information: There are 241 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

Information: Uniquified 11 instances of design 'reg_arstn_en_DATA_W32'. (OPT-1056)
Information: Uniquified 2 instances of design 'mux_2_DATA_W32'. (OPT-1056)
Information: Uniquified 2 instances of design 'reg_arstn_en_DATA_W5'. (OPT-1056)
  Simplifying Design 'cpu'
Error: Width mismatch on port 'branch_pc' of reference to 'pc' in 'cpu'. (LINK-3)
Error: Unable to match ports of cell program_counter ('pc') to 'pc_DATA_W32'. (LINK-25)
Error: Width mismatch on port 'dout' of reference to 'reg_arstn_en' in 'cpu'. (LINK-3)
Error: Unable to match ports of cell instruction_pipe_EX_MEM_4 ('reg_arstn_en') to 'reg_arstn_en_DATA_W65'. (LINK-25)

  Loading target library 'saed32sram_tt1p05v25c'
Error: Width mismatch on port 'branch_pc' of reference to 'pc' in 'cpu'. (LINK-3)
Error: Unable to match ports of cell program_counter ('pc') to 'pc_DATA_W32'. (LINK-25)
Error: Width mismatch on port 'dout' of reference to 'reg_arstn_en' in 'cpu'. (LINK-3)
Error: Unable to match ports of cell instruction_pipe_EX_MEM_4 ('reg_arstn_en') to 'reg_arstn_en_DATA_W65'. (LINK-25)
Loaded alib file './alib-52/saed32sram_tt1p05v25c.db.alib' (placeholder)
Loaded alib file './alib-52/saed32rvt_tt1p05v25c.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'register_file_DATA_W32'
  Processing 'cpu'
  Processing 'sram_ADDR_W10_DATA_W32'
  Processing 'alu_DATA_W32'
 Implement Synthetic for 'alu_DATA_W32'.
Information: Added key list 'DesignWare' to design 'alu_DATA_W32'. (DDB-72)
  Processing 'sram_ADDR_W9_DATA_W32'
  Processing 'reg_arstn_en_DATA_W32_0'
  Processing 'control_unit'
Information: In design 'control_unit', the register 'branch_reg' is removed because it is merged to 'alu_op_reg[0]'. (OPT-1215)
  Processing 'reg_arstn_en_DATA_W32_8'
  Processing 'alu_control'
  Processing 'branch_unit_DATA_W32'
 Implement Synthetic for 'branch_unit_DATA_W32'.
  Processing 'mux_2_DATA_W32_0'
  Processing 'reg_arstn_en_DATA_W10'
  Processing 'reg_arstn_en_DATA_W5_0'
  Processing 'reg_arstn_en_DATA_W6'
  Processing 'reg_arstn_en_DATA_W2'
  Processing 'mux_2_DATA_W5'
  Processing 'SNPS_CLOCK_GATE_HIGH_reg_arstn_en_DATA_W5_0_0'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_reg_arstn_en_DATA_W32_0_0'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_reg_arstn_en_DATA_W6'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_reg_arstn_en_DATA_W10'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_register_file_DATA_W32_0'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_reg_arstn_en_DATA_W32_8'
  Mapping integrated clock gating circuitry
Error: Width mismatch on port 'branch_pc' of reference to 'pc' in 'cpu'. (LINK-3)
Error: Unable to match ports of cell program_counter ('pc') to 'pc_DATA_W32'. (LINK-25)
Error: Width mismatch on port 'dout' of reference to 'reg_arstn_en' in 'cpu'. (LINK-3)
Error: Unable to match ports of cell instruction_pipe_EX_MEM_4 ('reg_arstn_en') to 'reg_arstn_en_DATA_W65'. (LINK-25)

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'PMT3_RVT' in the library 'saed32rvt_tt1p05v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_RVT' in the library 'saed32rvt_tt1p05v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_RVT' in the library 'saed32rvt_tt1p05v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_RVT' in the library 'saed32rvt_tt1p05v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_RVT' in the library 'saed32rvt_tt1p05v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_RVT' in the library 'saed32rvt_tt1p05v25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Skipping clock gating on design cpu, since there are no registers. (PWR-806)
Information: Skipping clock gating on design sram_ADDR_W9_DATA_W32, since there are no registers. (PWR-806)
Information: Skipping clock gating on design control_unit, since there are no registers. (PWR-806)
Information: Skipping clock gating on design mux_2_DATA_W5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design alu_control, since there are no registers. (PWR-806)
Information: Skipping clock gating on design mux_2_DATA_W32_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design alu_DATA_W32, since there are no registers. (PWR-806)
Information: Skipping clock gating on design sram_ADDR_W10_DATA_W32, since there are no registers. (PWR-806)
Information: Skipping clock gating on design branch_unit_DATA_W32, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_arstn_en_DATA_W32_0_9, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_arstn_en_DATA_W32_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_register_file_DATA_W32_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_arstn_en_DATA_W10, since there are no registers. (PWR-806)
Information: Skipping clock gating on design alu_DATA_W32_RSOP_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design alu_DATA_W32_DW_cmp_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design alu_DATA_W32_DW02_mult_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_arstn_en_DATA_W5_0_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_arstn_en_DATA_W6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design branch_unit_DATA_W32_DW01_add_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design alu_DATA_W32_DP_OP_18J2_122_7468_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design mux_2_DATA_W32_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_arstn_en_DATA_W5_0_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_arstn_en_DATA_W32_0_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_arstn_en_DATA_W32_0_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_arstn_en_DATA_W32_0_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_arstn_en_DATA_W32_0_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_arstn_en_DATA_W32_0_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_arstn_en_DATA_W32_0_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_arstn_en_DATA_W32_0_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_arstn_en_DATA_W32_0_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_arstn_en_DATA_W32_0_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_register_file_DATA_W32_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_register_file_DATA_W32_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_register_file_DATA_W32_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_register_file_DATA_W32_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_register_file_DATA_W32_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_register_file_DATA_W32_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_register_file_DATA_W32_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_register_file_DATA_W32_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_register_file_DATA_W32_9, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_register_file_DATA_W32_10, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_register_file_DATA_W32_11, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_register_file_DATA_W32_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_register_file_DATA_W32_13, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_register_file_DATA_W32_14, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_register_file_DATA_W32_15, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_register_file_DATA_W32_16, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_register_file_DATA_W32_17, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_register_file_DATA_W32_18, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_register_file_DATA_W32_19, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_register_file_DATA_W32_20, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_register_file_DATA_W32_21, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_register_file_DATA_W32_22, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_register_file_DATA_W32_23, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_register_file_DATA_W32_24, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_register_file_DATA_W32_25, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_register_file_DATA_W32_26, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_register_file_DATA_W32_27, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_register_file_DATA_W32_28, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_register_file_DATA_W32_29, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_register_file_DATA_W32_30, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_register_file_DATA_W32_31, since there are no registers. (PWR-806)
Information: Performing clock-gating on design reg_arstn_en_DATA_W2. (PWR-730)
Information: Performing clock-gating on design reg_arstn_en_DATA_W32_10. (PWR-730)
Information: Performing clock-gating on design reg_arstn_en_DATA_W32_1. (PWR-730)
Information: Performing clock-gating on design reg_arstn_en_DATA_W32_2. (PWR-730)
Information: Performing clock-gating on design reg_arstn_en_DATA_W32_3. (PWR-730)
Information: Performing clock-gating on design reg_arstn_en_DATA_W32_4. (PWR-730)
Information: Performing clock-gating on design reg_arstn_en_DATA_W32_5. (PWR-730)
Information: Performing clock-gating on design reg_arstn_en_DATA_W32_6. (PWR-730)
Information: Performing clock-gating on design reg_arstn_en_DATA_W32_7. (PWR-730)
Information: Performing clock-gating on design reg_arstn_en_DATA_W32_9. (PWR-730)
Information: Performing clock-gating on design reg_arstn_en_DATA_W5_0. (PWR-730)
Information: Performing clock-gating on design reg_arstn_en_DATA_W32_8. (PWR-730)
Information: Performing clock-gating on design register_file_DATA_W32. (PWR-730)
Information: Performing clock-gating on design reg_arstn_en_DATA_W10. (PWR-730)
Information: Performing clock-gating on design reg_arstn_en_DATA_W5_1. (PWR-730)
Information: Performing clock-gating on design reg_arstn_en_DATA_W6. (PWR-730)
Information: Performing clock-gating on design reg_arstn_en_DATA_W32_0. (PWR-730)
Error: Width mismatch on port 'branch_pc' of reference to 'pc' in 'cpu'. (LINK-3)
Error: Unable to match ports of cell program_counter ('pc') to 'pc_DATA_W32'. (LINK-25)
Error: Width mismatch on port 'dout' of reference to 'reg_arstn_en' in 'cpu'. (LINK-3)
Error: Unable to match ports of cell instruction_pipe_EX_MEM_4 ('reg_arstn_en') to 'reg_arstn_en_DATA_W65'. (LINK-25)
Information: Complementing port 'wen' in design 'sram_ADDR_W10_DATA_W32'.
	 The new name of the port is 'wen_BAR'. (OPT-319)
Information: Complementing port 'dout[1]' in design 'reg_arstn_en_DATA_W6'.
	 The new name of the port is 'dout[1]_BAR'. (OPT-319)
Information: In design 'cpu', the register 'instruction_pipe_ID_EX_2/r_reg[16]' is removed because it is merged to 'instruction_pipe_ID_EX_2/r_reg[15]'. (OPT-1215)
Information: In design 'cpu', the register 'instruction_pipe_ID_EX_2/r_reg[17]' is removed because it is merged to 'instruction_pipe_ID_EX_2/r_reg[15]'. (OPT-1215)
Information: In design 'cpu', the register 'instruction_pipe_ID_EX_2/r_reg[18]' is removed because it is merged to 'instruction_pipe_ID_EX_2/r_reg[15]'. (OPT-1215)
Information: In design 'cpu', the register 'instruction_pipe_ID_EX_2/r_reg[19]' is removed because it is merged to 'instruction_pipe_ID_EX_2/r_reg[15]'. (OPT-1215)
Information: In design 'cpu', the register 'instruction_pipe_ID_EX_2/r_reg[20]' is removed because it is merged to 'instruction_pipe_ID_EX_2/r_reg[15]'. (OPT-1215)
Information: In design 'cpu', the register 'instruction_pipe_ID_EX_2/r_reg[21]' is removed because it is merged to 'instruction_pipe_ID_EX_2/r_reg[15]'. (OPT-1215)
Information: In design 'cpu', the register 'instruction_pipe_ID_EX_2/r_reg[22]' is removed because it is merged to 'instruction_pipe_ID_EX_2/r_reg[15]'. (OPT-1215)
Information: In design 'cpu', the register 'instruction_pipe_ID_EX_2/r_reg[23]' is removed because it is merged to 'instruction_pipe_ID_EX_2/r_reg[15]'. (OPT-1215)
Information: In design 'cpu', the register 'instruction_pipe_ID_EX_2/r_reg[24]' is removed because it is merged to 'instruction_pipe_ID_EX_2/r_reg[15]'. (OPT-1215)
Information: In design 'cpu', the register 'instruction_pipe_ID_EX_2/r_reg[25]' is removed because it is merged to 'instruction_pipe_ID_EX_2/r_reg[15]'. (OPT-1215)
Information: In design 'cpu', the register 'instruction_pipe_ID_EX_2/r_reg[26]' is removed because it is merged to 'instruction_pipe_ID_EX_2/r_reg[15]'. (OPT-1215)
Information: In design 'cpu', the register 'instruction_pipe_ID_EX_2/r_reg[27]' is removed because it is merged to 'instruction_pipe_ID_EX_2/r_reg[15]'. (OPT-1215)
Information: In design 'cpu', the register 'instruction_pipe_ID_EX_2/r_reg[28]' is removed because it is merged to 'instruction_pipe_ID_EX_2/r_reg[15]'. (OPT-1215)
Information: In design 'cpu', the register 'instruction_pipe_ID_EX_2/r_reg[29]' is removed because it is merged to 'instruction_pipe_ID_EX_2/r_reg[15]'. (OPT-1215)
Information: In design 'cpu', the register 'instruction_pipe_ID_EX_2/r_reg[30]' is removed because it is merged to 'instruction_pipe_ID_EX_2/r_reg[15]'. (OPT-1215)
Information: In design 'cpu', the register 'instruction_pipe_ID_EX_2/r_reg[31]' is removed because it is merged to 'instruction_pipe_ID_EX_2/r_reg[15]'. (OPT-1215)
Information: In design 'cpu', the register 'control_pipe_ID_EX/r_reg[4]' is removed because it is merged to 'control_pipe_ID_EX/r_reg[8]'. (OPT-1215)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'branch_unit_DATA_W32'. (DDB-72)
  Mapping Optimization (Phase 1)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Constant Register Removal
  -----------------------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Isolate Ports
  -----------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:16  249249.3      0.00       0.0     837.5                           583607616.0000
    0:00:16  249249.3      0.00       0.0     837.5                           583607616.0000
    0:00:16  249249.3      0.00       0.0     837.5                           583607616.0000
    0:00:16  249249.3      0.00       0.0     837.5                           583607616.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:18  249132.6      0.00       0.0     837.5                           579003904.0000
    0:00:18  249132.6      0.00       0.0     837.5                           579003904.0000
    0:00:18  249132.6      0.00       0.0     837.5                           579003904.0000
    0:00:18  249132.6      0.00       0.0     837.5                           579003904.0000
    0:00:18  249132.6      0.00       0.0     837.5                           579003904.0000
    0:00:18  249132.6      0.00       0.0     837.5                           579003904.0000
    0:00:18  249132.6      0.00       0.0     837.5                           579003904.0000
    0:00:18  249132.6      0.00       0.0     837.5                           579003904.0000
    0:00:18  249132.6      0.00       0.0     837.5                           579003904.0000
    0:00:18  249132.6      0.00       0.0     837.5                           579003904.0000
    0:00:18  249132.6      0.00       0.0     837.5                           579003904.0000
    0:00:18  249132.6      0.00       0.0     837.5                           579003904.0000
    0:00:18  249132.6      0.00       0.0     837.5                           579003904.0000
    0:00:18  249132.6      0.00       0.0     837.5                           579003904.0000
    0:00:18  249132.6      0.00       0.0     837.5                           579003904.0000
    0:00:18  249132.6      0.00       0.0     837.5                           579003904.0000
    0:00:18  249132.6      0.00       0.0     837.5                           579003904.0000
    0:00:18  249132.6      0.00       0.0     837.5                           579003904.0000
    0:00:18  249132.6      0.00       0.0     837.5                           579003904.0000
    0:00:18  249132.6      0.00       0.0     837.5                           579003904.0000


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:18  249132.6      0.00       0.0     837.5                           579003904.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:00:19  249139.5      0.00       0.0     837.5                           579218368.0000
    0:00:19  249139.5      0.00       0.0     837.5                           579218368.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:19  249139.5      0.00       0.0     837.5                           579218368.0000
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
    0:00:19  249144.1      0.00       0.0     837.5                           579363776.0000
    0:00:19  249144.1      0.00       0.0     837.5                           579363776.0000
    0:00:19  249144.1      0.00       0.0     837.5                           579363776.0000
    0:00:20  249144.1      0.00       0.0     837.5                           579363776.0000
    0:00:20  249144.1      0.00       0.0     837.5                           579363776.0000
    0:00:20  249144.1      0.00       0.0     837.5                           579363776.0000
    0:00:20  249144.1      0.00       0.0     837.5                           579363776.0000
    0:00:20  249144.1      0.00       0.0     837.5                           579363776.0000
    0:00:20  249144.1      0.00       0.0     837.5                           579363776.0000
    0:00:20  249144.1      0.00       0.0     837.5                           579363776.0000
    0:00:20  249144.1      0.00       0.0     837.5                           579363776.0000
    0:00:20  249144.1      0.00       0.0     837.5                           579363776.0000
    0:00:20  249144.1      0.00       0.0     837.5                           579363776.0000
    0:00:20  249144.1      0.00       0.0     837.5                           579363776.0000
    0:00:20  249144.1      0.00       0.0     837.5                           579363776.0000
    0:00:20  249144.1      0.00       0.0     837.5                           579363776.0000
    0:00:20  249144.1      0.00       0.0     837.5                           579363776.0000
    0:00:20  249144.1      0.00       0.0     837.5                           579363776.0000
    0:00:20  249144.1      0.00       0.0     837.5                           579363776.0000
    0:00:20  249144.1      0.00       0.0     837.5                           579363776.0000
    0:00:20  249144.1      0.00       0.0     837.5                           579363776.0000
    0:00:20  249144.1      0.00       0.0     837.5                           579363776.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:20  249144.1      0.00       0.0     837.5                           579363776.0000
    0:00:21  249139.8      0.00       0.0     837.5                           579222016.0000
    0:00:21  249139.8      0.00       0.0     837.5                           579222016.0000
    0:00:21  249139.8      0.00       0.0     837.5                           579222016.0000
    0:00:21  249139.8      0.00       0.0     837.5                           579222016.0000
    0:00:21  249139.8      0.00       0.0     837.5                           579222016.0000
    0:00:21  249139.8      0.00       0.0     837.5                           579222016.0000
    0:00:21  249139.8      0.00       0.0     837.5                           579222016.0000
    0:00:21  249139.8      0.00       0.0     837.5                           579222016.0000
    0:00:22  249137.2      0.00       0.0     837.5                           579149312.0000


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'cpu' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'register_file/arst_n': 1001 load(s), 1 driver(s), 2 inout(s)
  Loading target library 'saed32sram_tt1p05v25c'
Error: Width mismatch on port 'branch_pc' of reference to 'pc' in 'cpu'. (LINK-3)
Error: Unable to match ports of cell program_counter ('pc') to 'pc_DATA_W32'. (LINK-25)
Error: Width mismatch on port 'dout' of reference to 'reg_arstn_en' in 'cpu'. (LINK-3)
Error: Unable to match ports of cell instruction_pipe_EX_MEM_4 ('reg_arstn_en') to 'reg_arstn_en_DATA_W65'. (LINK-25)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
1
report_resources -hierarchy -minpower
Error: Width mismatch on port 'branch_pc' of reference to 'pc' in 'cpu'. (LINK-3)
Error: Unable to match ports of cell program_counter ('pc') to 'pc_DATA_W32'. (LINK-25)
Error: Width mismatch on port 'dout' of reference to 'reg_arstn_en' in 'cpu'. (LINK-3)
Error: Unable to match ports of cell instruction_pipe_EX_MEM_4 ('reg_arstn_en') to 'reg_arstn_en_DATA_W65'. (LINK-25)
 
****************************************
Report : resources
Design : cpu
Version: N-2017.09-SP3
Date   : Mon Apr  5 19:53:45 2021
****************************************


No minpower implementations to report
 
****************************************
Design : reg_arstn_en_DATA_W2
****************************************

No minpower implementations to report
 
****************************************
Design : reg_arstn_en_DATA_W5_0
****************************************

No minpower implementations to report
 
****************************************
Design : reg_arstn_en_DATA_W32_0
****************************************

No minpower implementations to report
 
****************************************
Design : reg_arstn_en_DATA_W32_1
****************************************

No minpower implementations to report
 
****************************************
Design : reg_arstn_en_DATA_W6
****************************************

No minpower implementations to report
 
****************************************
Design : reg_arstn_en_DATA_W5_1
****************************************

No minpower implementations to report
 
****************************************
Design : reg_arstn_en_DATA_W32_2
****************************************

No minpower implementations to report
 
****************************************
Design : reg_arstn_en_DATA_W32_3
****************************************

No minpower implementations to report
 
****************************************
Design : reg_arstn_en_DATA_W10
****************************************

No minpower implementations to report
 
****************************************
Design : reg_arstn_en_DATA_W32_4
****************************************

No minpower implementations to report
 
****************************************
Design : reg_arstn_en_DATA_W32_5
****************************************

No minpower implementations to report
 
****************************************
Design : reg_arstn_en_DATA_W32_6
****************************************

No minpower implementations to report
 
****************************************
Design : register_file_DATA_W32
****************************************

No minpower implementations to report
 
****************************************
Design : reg_arstn_en_DATA_W32_7
****************************************

No minpower implementations to report
 
****************************************
Design : reg_arstn_en_DATA_W32_8
****************************************

No minpower implementations to report
 
****************************************
Design : reg_arstn_en_DATA_W32_9
****************************************

No minpower implementations to report
 
****************************************
Design : reg_arstn_en_DATA_W32_10
****************************************

No minpower implementations to report
 
****************************************
Design : mux_2_DATA_W32_0
****************************************

No minpower implementations to report
 
****************************************
Design : branch_unit_DATA_W32
****************************************

No minpower implementations to report
 
****************************************
Design : sram_ADDR_W10_DATA_W32
****************************************

No minpower implementations to report
 
****************************************
Design : alu_DATA_W32
****************************************

No minpower implementations to report
 
****************************************
Design : mux_2_DATA_W32_1
****************************************

No minpower implementations to report
 
****************************************
Design : alu_control
****************************************

No minpower implementations to report
 
****************************************
Design : mux_2_DATA_W5
****************************************

No minpower implementations to report
 
****************************************
Design : control_unit
****************************************

No minpower implementations to report
 
****************************************
Design : sram_ADDR_W9_DATA_W32
****************************************

No minpower implementations to report
1
set bus_inference_style {%s[%d]}
%s[%d]
set bus_naming_style {%s[%d]}
%s[%d]
set hdlout_internal_busses true
true
change_names -hierarchy -rule verilog
Warning: The specified replacement character (_) is conflicting with the specified allowed or restricted character.   (UCN-4)
Warning: In the design branch_unit_DATA_W32, net 'updated_pc[31]' is connecting multiple ports. (UCN-1)
Warning: In the design branch_unit_DATA_W32, net 'updated_pc[30]' is connecting multiple ports. (UCN-1)
Warning: In the design branch_unit_DATA_W32, net 'updated_pc[29]' is connecting multiple ports. (UCN-1)
Warning: In the design branch_unit_DATA_W32, net 'updated_pc[28]' is connecting multiple ports. (UCN-1)
Warning: In the design branch_unit_DATA_W32, net 'updated_pc[1]' is connecting multiple ports. (UCN-1)
Warning: In the design branch_unit_DATA_W32, net 'updated_pc[0]' is connecting multiple ports. (UCN-1)
Warning: In the design branch_unit_DATA_W32, net 'instruction[25]' is connecting multiple ports. (UCN-1)
Warning: In the design branch_unit_DATA_W32, net 'instruction[24]' is connecting multiple ports. (UCN-1)
Warning: In the design branch_unit_DATA_W32, net 'instruction[23]' is connecting multiple ports. (UCN-1)
Warning: In the design branch_unit_DATA_W32, net 'instruction[22]' is connecting multiple ports. (UCN-1)
Warning: In the design branch_unit_DATA_W32, net 'instruction[21]' is connecting multiple ports. (UCN-1)
Warning: In the design branch_unit_DATA_W32, net 'instruction[20]' is connecting multiple ports. (UCN-1)
Warning: In the design branch_unit_DATA_W32, net 'instruction[19]' is connecting multiple ports. (UCN-1)
Warning: In the design branch_unit_DATA_W32, net 'instruction[18]' is connecting multiple ports. (UCN-1)
Warning: In the design branch_unit_DATA_W32, net 'instruction[17]' is connecting multiple ports. (UCN-1)
Warning: In the design branch_unit_DATA_W32, net 'instruction[16]' is connecting multiple ports. (UCN-1)
Warning: In the design branch_unit_DATA_W32, net 'instruction[15]' is connecting multiple ports. (UCN-1)
Warning: In the design branch_unit_DATA_W32, net 'instruction[14]' is connecting multiple ports. (UCN-1)
Warning: In the design branch_unit_DATA_W32, net 'instruction[13]' is connecting multiple ports. (UCN-1)
Warning: In the design branch_unit_DATA_W32, net 'instruction[12]' is connecting multiple ports. (UCN-1)
Warning: In the design branch_unit_DATA_W32, net 'instruction[11]' is connecting multiple ports. (UCN-1)
Warning: In the design branch_unit_DATA_W32, net 'instruction[10]' is connecting multiple ports. (UCN-1)
Warning: In the design branch_unit_DATA_W32, net 'instruction[9]' is connecting multiple ports. (UCN-1)
Warning: In the design branch_unit_DATA_W32, net 'instruction[8]' is connecting multiple ports. (UCN-1)
Warning: In the design branch_unit_DATA_W32, net 'instruction[7]' is connecting multiple ports. (UCN-1)
Warning: In the design branch_unit_DATA_W32, net 'instruction[6]' is connecting multiple ports. (UCN-1)
Warning: In the design branch_unit_DATA_W32, net 'instruction[5]' is connecting multiple ports. (UCN-1)
Warning: In the design branch_unit_DATA_W32, net 'instruction[4]' is connecting multiple ports. (UCN-1)
Warning: In the design branch_unit_DATA_W32, net 'instruction[3]' is connecting multiple ports. (UCN-1)
Warning: In the design branch_unit_DATA_W32, net 'instruction[2]' is connecting multiple ports. (UCN-1)
Warning: In the design branch_unit_DATA_W32, net 'instruction[1]' is connecting multiple ports. (UCN-1)
Warning: In the design branch_unit_DATA_W32, net 'instruction[0]' is connecting multiple ports. (UCN-1)
Warning: In the design reg_arstn_en_DATA_W32_7, net 'dout[15]' is connecting multiple ports. (UCN-1)
Warning: In the design reg_arstn_en_DATA_W10, net 'dout[8]' is connecting multiple ports. (UCN-1)
1
define_name_rules name_rule -allowed "A-Z a-z 0-9 _" -max_length 255 -type cell
1
define_name_rules name_rule -allowed "A-Z a-z 0-9 _" -max_length 255 -type net
1
define_name_rules name_rule -map {{"\\*cell\\*" "cell"}}
1
define_name_rules name_rule -case_insensitive
1
change_names -hierarchy -rules name_rule
Error: Width mismatch on port 'branch_pc' of reference to 'pc' in 'cpu'. (LINK-3)
Error: Unable to match ports of cell program_counter ('pc') to 'pc_DATA_W32'. (LINK-25)
Error: Width mismatch on port 'dout' of reference to 'reg_arstn_en' in 'cpu'. (LINK-3)
Error: Unable to match ports of cell instruction_pipe_EX_MEM_4 ('reg_arstn_en') to 'reg_arstn_en_DATA_W65'. (LINK-25)
Warning: In the design branch_unit_DATA_W32, net 'updated_pc[31]' is connecting multiple ports. (UCN-1)
Warning: In the design branch_unit_DATA_W32, net 'updated_pc[30]' is connecting multiple ports. (UCN-1)
Warning: In the design branch_unit_DATA_W32, net 'updated_pc[29]' is connecting multiple ports. (UCN-1)
Warning: In the design branch_unit_DATA_W32, net 'updated_pc[28]' is connecting multiple ports. (UCN-1)
Warning: In the design branch_unit_DATA_W32, net 'updated_pc[1]' is connecting multiple ports. (UCN-1)
Warning: In the design branch_unit_DATA_W32, net 'updated_pc[0]' is connecting multiple ports. (UCN-1)
Warning: In the design branch_unit_DATA_W32, net 'instruction[25]' is connecting multiple ports. (UCN-1)
Warning: In the design branch_unit_DATA_W32, net 'instruction[24]' is connecting multiple ports. (UCN-1)
Warning: In the design branch_unit_DATA_W32, net 'instruction[23]' is connecting multiple ports. (UCN-1)
Warning: In the design branch_unit_DATA_W32, net 'instruction[22]' is connecting multiple ports. (UCN-1)
Warning: In the design branch_unit_DATA_W32, net 'instruction[21]' is connecting multiple ports. (UCN-1)
Warning: In the design branch_unit_DATA_W32, net 'instruction[20]' is connecting multiple ports. (UCN-1)
Warning: In the design branch_unit_DATA_W32, net 'instruction[19]' is connecting multiple ports. (UCN-1)
Warning: In the design branch_unit_DATA_W32, net 'instruction[18]' is connecting multiple ports. (UCN-1)
Warning: In the design branch_unit_DATA_W32, net 'instruction[17]' is connecting multiple ports. (UCN-1)
Warning: In the design branch_unit_DATA_W32, net 'instruction[16]' is connecting multiple ports. (UCN-1)
Warning: In the design branch_unit_DATA_W32, net 'instruction[15]' is connecting multiple ports. (UCN-1)
Warning: In the design branch_unit_DATA_W32, net 'instruction[14]' is connecting multiple ports. (UCN-1)
Warning: In the design branch_unit_DATA_W32, net 'instruction[13]' is connecting multiple ports. (UCN-1)
Warning: In the design branch_unit_DATA_W32, net 'instruction[12]' is connecting multiple ports. (UCN-1)
Warning: In the design branch_unit_DATA_W32, net 'instruction[11]' is connecting multiple ports. (UCN-1)
Warning: In the design branch_unit_DATA_W32, net 'instruction[10]' is connecting multiple ports. (UCN-1)
Warning: In the design branch_unit_DATA_W32, net 'instruction[9]' is connecting multiple ports. (UCN-1)
Warning: In the design branch_unit_DATA_W32, net 'instruction[8]' is connecting multiple ports. (UCN-1)
Warning: In the design branch_unit_DATA_W32, net 'instruction[7]' is connecting multiple ports. (UCN-1)
Warning: In the design branch_unit_DATA_W32, net 'instruction[6]' is connecting multiple ports. (UCN-1)
Warning: In the design branch_unit_DATA_W32, net 'instruction[5]' is connecting multiple ports. (UCN-1)
Warning: In the design branch_unit_DATA_W32, net 'instruction[4]' is connecting multiple ports. (UCN-1)
Warning: In the design branch_unit_DATA_W32, net 'instruction[3]' is connecting multiple ports. (UCN-1)
Warning: In the design branch_unit_DATA_W32, net 'instruction[2]' is connecting multiple ports. (UCN-1)
Warning: In the design branch_unit_DATA_W32, net 'instruction[1]' is connecting multiple ports. (UCN-1)
Warning: In the design branch_unit_DATA_W32, net 'instruction[0]' is connecting multiple ports. (UCN-1)
Warning: In the design reg_arstn_en_DATA_W32_7, net 'dout[15]' is connecting multiple ports. (UCN-1)
Warning: In the design reg_arstn_en_DATA_W10, net 'dout[8]' is connecting multiple ports. (UCN-1)
1
check_design
Error: Width mismatch on port 'branch_pc' of reference to 'pc' in 'cpu'. (LINK-3)
Error: Unable to match ports of cell program_counter ('pc') to 'pc_DATA_W32'. (LINK-25)
Error: Width mismatch on port 'dout' of reference to 'reg_arstn_en' in 'cpu'. (LINK-3)
Error: Unable to match ports of cell instruction_pipe_EX_MEM_4 ('reg_arstn_en') to 'reg_arstn_en_DATA_W65'. (LINK-25)
 
****************************************
check_design summary:
Version:     N-2017.09-SP3
Date:        Mon Apr  5 19:53:45 2021
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                    302
    Multiply driven inputs (LINT-6)                                 3
    Unconnected ports (LINT-28)                                   265
    Feedthrough (LINT-29)                                          32
    Shorted outputs (LINT-31)                                       2

Cells                                                             238
    Connected to power or ground (LINT-32)                        237
    Nets connected to multiple pins on same cell (LINT-33)          1

Nets                                                               27
    Unloaded nets (LINT-2)                                         25
    Multiply driven net with constant driver (LINT-54)              2

Tristate                                                           67
    A tristate bus has a non tri-state driver (LINT-34)            67
--------------------------------------------------------------------------------

Warning: In design 'cpu', net 'SYNOPSYS_UNCONNECTED_48' driven by pin 'branch_unit/jump_pc[0]' has no loads. (LINT-2)
Warning: In design 'cpu', net 'SYNOPSYS_UNCONNECTED_47' driven by pin 'branch_unit/jump_pc[1]' has no loads. (LINT-2)
Warning: In design 'cpu', net 'SYNOPSYS_UNCONNECTED_46' driven by pin 'control_pipe_ID_EX/dout[7]' has no loads. (LINT-2)
Warning: In design 'cpu', net 'SYNOPSYS_UNCONNECTED_45' driven by pin 'instruction_pipe_ID_EX_2/dout[16]' has no loads. (LINT-2)
Warning: In design 'cpu', net 'SYNOPSYS_UNCONNECTED_44' driven by pin 'instruction_pipe_ID_EX_2/dout[17]' has no loads. (LINT-2)
Warning: In design 'cpu', net 'SYNOPSYS_UNCONNECTED_43' driven by pin 'instruction_pipe_ID_EX_2/dout[18]' has no loads. (LINT-2)
Warning: In design 'cpu', net 'SYNOPSYS_UNCONNECTED_42' driven by pin 'instruction_pipe_ID_EX_2/dout[19]' has no loads. (LINT-2)
Warning: In design 'cpu', net 'SYNOPSYS_UNCONNECTED_41' driven by pin 'instruction_pipe_ID_EX_2/dout[20]' has no loads. (LINT-2)
Warning: In design 'cpu', net 'SYNOPSYS_UNCONNECTED_40' driven by pin 'instruction_pipe_ID_EX_2/dout[21]' has no loads. (LINT-2)
Warning: In design 'cpu', net 'SYNOPSYS_UNCONNECTED_39' driven by pin 'instruction_pipe_ID_EX_2/dout[22]' has no loads. (LINT-2)
Warning: In design 'cpu', net 'SYNOPSYS_UNCONNECTED_38' driven by pin 'instruction_pipe_ID_EX_2/dout[23]' has no loads. (LINT-2)
Warning: In design 'cpu', net 'SYNOPSYS_UNCONNECTED_37' driven by pin 'instruction_pipe_ID_EX_2/dout[24]' has no loads. (LINT-2)
Warning: In design 'cpu', net 'SYNOPSYS_UNCONNECTED_36' driven by pin 'instruction_pipe_ID_EX_2/dout[25]' has no loads. (LINT-2)
Warning: In design 'cpu', net 'SYNOPSYS_UNCONNECTED_35' driven by pin 'instruction_pipe_ID_EX_2/dout[26]' has no loads. (LINT-2)
Warning: In design 'cpu', net 'SYNOPSYS_UNCONNECTED_34' driven by pin 'instruction_pipe_ID_EX_2/dout[27]' has no loads. (LINT-2)
Warning: In design 'cpu', net 'SYNOPSYS_UNCONNECTED_33' driven by pin 'instruction_pipe_ID_EX_2/dout[29]' has no loads. (LINT-2)
Warning: In design 'cpu', net 'SYNOPSYS_UNCONNECTED_32' driven by pin 'instruction_pipe_ID_EX_2/dout[30]' has no loads. (LINT-2)
Warning: In design 'cpu', net 'SYNOPSYS_UNCONNECTED_31' driven by pin 'instruction_pipe_ID_EX_2/dout[31]' has no loads. (LINT-2)
Warning: In design 'cpu', net 'SYNOPSYS_UNCONNECTED_30' driven by pin 'instruction_pipe_ID_EX_1/dout[26]' has no loads. (LINT-2)
Warning: In design 'cpu', net 'SYNOPSYS_UNCONNECTED_29' driven by pin 'instruction_pipe_ID_EX_1/dout[27]' has no loads. (LINT-2)
Warning: In design 'cpu', net 'SYNOPSYS_UNCONNECTED_28' driven by pin 'instruction_pipe_ID_EX_1/dout[28]' has no loads. (LINT-2)
Warning: In design 'cpu', net 'SYNOPSYS_UNCONNECTED_27' driven by pin 'instruction_pipe_ID_EX_1/dout[29]' has no loads. (LINT-2)
Warning: In design 'cpu', net 'SYNOPSYS_UNCONNECTED_26' driven by pin 'instruction_pipe_ID_EX_1/dout[30]' has no loads. (LINT-2)
Warning: In design 'cpu', net 'SYNOPSYS_UNCONNECTED_25' driven by pin 'instruction_pipe_ID_EX_1/dout[31]' has no loads. (LINT-2)
Warning: In design 'cpu', net 'SYNOPSYS_UNCONNECTED_24' driven by pin 'control_unit/alu_op[0]' has no loads. (LINT-2)
Warning: In design 'cpu', input port 'clk' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'cpu', input port 'arst_n' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'cpu', input port 'enable' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'cpu', port 'addr_ext[31]' is not connected to any nets. (LINT-28)
Warning: In design 'cpu', port 'addr_ext[30]' is not connected to any nets. (LINT-28)
Warning: In design 'cpu', port 'addr_ext[29]' is not connected to any nets. (LINT-28)
Warning: In design 'cpu', port 'addr_ext[28]' is not connected to any nets. (LINT-28)
Warning: In design 'cpu', port 'addr_ext[27]' is not connected to any nets. (LINT-28)
Warning: In design 'cpu', port 'addr_ext[26]' is not connected to any nets. (LINT-28)
Warning: In design 'cpu', port 'addr_ext[25]' is not connected to any nets. (LINT-28)
Warning: In design 'cpu', port 'addr_ext[24]' is not connected to any nets. (LINT-28)
Warning: In design 'cpu', port 'addr_ext[23]' is not connected to any nets. (LINT-28)
Warning: In design 'cpu', port 'addr_ext[22]' is not connected to any nets. (LINT-28)
Warning: In design 'cpu', port 'addr_ext[21]' is not connected to any nets. (LINT-28)
Warning: In design 'cpu', port 'addr_ext[20]' is not connected to any nets. (LINT-28)
Warning: In design 'cpu', port 'addr_ext[19]' is not connected to any nets. (LINT-28)
Warning: In design 'cpu', port 'addr_ext[18]' is not connected to any nets. (LINT-28)
Warning: In design 'cpu', port 'addr_ext[17]' is not connected to any nets. (LINT-28)
Warning: In design 'cpu', port 'addr_ext[16]' is not connected to any nets. (LINT-28)
Warning: In design 'cpu', port 'addr_ext[15]' is not connected to any nets. (LINT-28)
Warning: In design 'cpu', port 'addr_ext[14]' is not connected to any nets. (LINT-28)
Warning: In design 'cpu', port 'addr_ext[13]' is not connected to any nets. (LINT-28)
Warning: In design 'cpu', port 'addr_ext[12]' is not connected to any nets. (LINT-28)
Warning: In design 'cpu', port 'addr_ext[11]' is not connected to any nets. (LINT-28)
Warning: In design 'cpu', port 'addr_ext[1]' is not connected to any nets. (LINT-28)
Warning: In design 'cpu', port 'addr_ext[0]' is not connected to any nets. (LINT-28)
Warning: In design 'cpu', port 'ren_ext' is not connected to any nets. (LINT-28)
Warning: In design 'cpu', port 'addr_ext_2[31]' is not connected to any nets. (LINT-28)
Warning: In design 'cpu', port 'addr_ext_2[30]' is not connected to any nets. (LINT-28)
Warning: In design 'cpu', port 'addr_ext_2[29]' is not connected to any nets. (LINT-28)
Warning: In design 'cpu', port 'addr_ext_2[28]' is not connected to any nets. (LINT-28)
Warning: In design 'cpu', port 'addr_ext_2[27]' is not connected to any nets. (LINT-28)
Warning: In design 'cpu', port 'addr_ext_2[26]' is not connected to any nets. (LINT-28)
Warning: In design 'cpu', port 'addr_ext_2[25]' is not connected to any nets. (LINT-28)
Warning: In design 'cpu', port 'addr_ext_2[24]' is not connected to any nets. (LINT-28)
Warning: In design 'cpu', port 'addr_ext_2[23]' is not connected to any nets. (LINT-28)
Warning: In design 'cpu', port 'addr_ext_2[22]' is not connected to any nets. (LINT-28)
Warning: In design 'cpu', port 'addr_ext_2[21]' is not connected to any nets. (LINT-28)
Warning: In design 'cpu', port 'addr_ext_2[20]' is not connected to any nets. (LINT-28)
Warning: In design 'cpu', port 'addr_ext_2[19]' is not connected to any nets. (LINT-28)
Warning: In design 'cpu', port 'addr_ext_2[18]' is not connected to any nets. (LINT-28)
Warning: In design 'cpu', port 'addr_ext_2[17]' is not connected to any nets. (LINT-28)
Warning: In design 'cpu', port 'addr_ext_2[16]' is not connected to any nets. (LINT-28)
Warning: In design 'cpu', port 'addr_ext_2[15]' is not connected to any nets. (LINT-28)
Warning: In design 'cpu', port 'addr_ext_2[14]' is not connected to any nets. (LINT-28)
Warning: In design 'cpu', port 'addr_ext_2[13]' is not connected to any nets. (LINT-28)
Warning: In design 'cpu', port 'addr_ext_2[12]' is not connected to any nets. (LINT-28)
Warning: In design 'cpu', port 'addr_ext_2[1]' is not connected to any nets. (LINT-28)
Warning: In design 'cpu', port 'addr_ext_2[0]' is not connected to any nets. (LINT-28)
Warning: In design 'cpu', port 'ren_ext_2' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'addr[31]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'addr[30]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'addr[29]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'addr[28]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'addr[27]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'addr[26]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'addr[25]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'addr[24]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'addr[23]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'addr[22]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'addr[21]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'addr[20]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'addr[19]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'addr[18]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'addr[17]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'addr[16]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'addr[15]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'addr[14]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'addr[13]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'addr[12]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'addr[11]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'addr[1]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'addr[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'addr_ext[31]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'addr_ext[30]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'addr_ext[29]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'addr_ext[28]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'addr_ext[27]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'addr_ext[26]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'addr_ext[25]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'addr_ext[24]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'addr_ext[23]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'addr_ext[22]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'addr_ext[21]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'addr_ext[20]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'addr_ext[19]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'addr_ext[18]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'addr_ext[17]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'addr_ext[16]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'addr_ext[15]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'addr_ext[14]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'addr_ext[13]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'addr_ext[12]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'addr_ext[11]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'addr_ext[1]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'addr_ext[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'wen' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'ren' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'ren_ext' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'wdata[31]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'wdata[30]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'wdata[29]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'wdata[28]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'wdata[27]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'wdata[26]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'wdata[25]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'wdata[24]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'wdata[23]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'wdata[22]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'wdata[21]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'wdata[20]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'wdata[19]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'wdata[18]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'wdata[17]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'wdata[16]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'wdata[15]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'wdata[14]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'wdata[13]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'wdata[12]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'wdata[11]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'wdata[10]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'wdata[9]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'wdata[8]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'wdata[7]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'wdata[6]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'wdata[5]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'wdata[4]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'wdata[3]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'wdata[2]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'wdata[1]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W9_DATA_W32', port 'wdata[0]' is not connected to any nets. (LINT-28)
Warning: In design 'control_unit', port 'alu_op[0]' is not connected to any nets. (LINT-28)
Warning: In design 'control_unit', port 'mem_read' is not connected to any nets. (LINT-28)
Warning: In design 'mux_2_DATA_W32_1', port 'input_a[31]' is not connected to any nets. (LINT-28)
Warning: In design 'mux_2_DATA_W32_1', port 'input_a[30]' is not connected to any nets. (LINT-28)
Warning: In design 'mux_2_DATA_W32_1', port 'input_a[29]' is not connected to any nets. (LINT-28)
Warning: In design 'mux_2_DATA_W32_1', port 'input_a[28]' is not connected to any nets. (LINT-28)
Warning: In design 'mux_2_DATA_W32_1', port 'input_a[27]' is not connected to any nets. (LINT-28)
Warning: In design 'mux_2_DATA_W32_1', port 'input_a[26]' is not connected to any nets. (LINT-28)
Warning: In design 'mux_2_DATA_W32_1', port 'input_a[25]' is not connected to any nets. (LINT-28)
Warning: In design 'mux_2_DATA_W32_1', port 'input_a[24]' is not connected to any nets. (LINT-28)
Warning: In design 'mux_2_DATA_W32_1', port 'input_a[23]' is not connected to any nets. (LINT-28)
Warning: In design 'mux_2_DATA_W32_1', port 'input_a[22]' is not connected to any nets. (LINT-28)
Warning: In design 'mux_2_DATA_W32_1', port 'input_a[21]' is not connected to any nets. (LINT-28)
Warning: In design 'mux_2_DATA_W32_1', port 'input_a[20]' is not connected to any nets. (LINT-28)
Warning: In design 'mux_2_DATA_W32_1', port 'input_a[19]' is not connected to any nets. (LINT-28)
Warning: In design 'mux_2_DATA_W32_1', port 'input_a[18]' is not connected to any nets. (LINT-28)
Warning: In design 'mux_2_DATA_W32_1', port 'input_a[17]' is not connected to any nets. (LINT-28)
Warning: In design 'mux_2_DATA_W32_1', port 'input_a[16]' is not connected to any nets. (LINT-28)
Warning: In design 'alu_DATA_W32', port 'overflow' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W10_DATA_W32', port 'addr[31]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W10_DATA_W32', port 'addr[30]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W10_DATA_W32', port 'addr[29]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W10_DATA_W32', port 'addr[28]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W10_DATA_W32', port 'addr[27]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W10_DATA_W32', port 'addr[26]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W10_DATA_W32', port 'addr[25]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W10_DATA_W32', port 'addr[24]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W10_DATA_W32', port 'addr[23]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W10_DATA_W32', port 'addr[22]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W10_DATA_W32', port 'addr[21]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W10_DATA_W32', port 'addr[20]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W10_DATA_W32', port 'addr[19]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W10_DATA_W32', port 'addr[18]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W10_DATA_W32', port 'addr[17]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W10_DATA_W32', port 'addr[16]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W10_DATA_W32', port 'addr[15]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W10_DATA_W32', port 'addr[14]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W10_DATA_W32', port 'addr[13]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W10_DATA_W32', port 'addr[12]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W10_DATA_W32', port 'addr[1]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W10_DATA_W32', port 'addr[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W10_DATA_W32', port 'addr_ext[31]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W10_DATA_W32', port 'addr_ext[30]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W10_DATA_W32', port 'addr_ext[29]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W10_DATA_W32', port 'addr_ext[28]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W10_DATA_W32', port 'addr_ext[27]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W10_DATA_W32', port 'addr_ext[26]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W10_DATA_W32', port 'addr_ext[25]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W10_DATA_W32', port 'addr_ext[24]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W10_DATA_W32', port 'addr_ext[23]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W10_DATA_W32', port 'addr_ext[22]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W10_DATA_W32', port 'addr_ext[21]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W10_DATA_W32', port 'addr_ext[20]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W10_DATA_W32', port 'addr_ext[19]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W10_DATA_W32', port 'addr_ext[18]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W10_DATA_W32', port 'addr_ext[17]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W10_DATA_W32', port 'addr_ext[16]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W10_DATA_W32', port 'addr_ext[15]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W10_DATA_W32', port 'addr_ext[14]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W10_DATA_W32', port 'addr_ext[13]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W10_DATA_W32', port 'addr_ext[12]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W10_DATA_W32', port 'addr_ext[1]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W10_DATA_W32', port 'addr_ext[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W10_DATA_W32', port 'ren' is not connected to any nets. (LINT-28)
Warning: In design 'sram_ADDR_W10_DATA_W32', port 'ren_ext' is not connected to any nets. (LINT-28)
Warning: In design 'branch_unit_DATA_W32', port 'instruction[31]' is not connected to any nets. (LINT-28)
Warning: In design 'branch_unit_DATA_W32', port 'instruction[30]' is not connected to any nets. (LINT-28)
Warning: In design 'branch_unit_DATA_W32', port 'instruction[29]' is not connected to any nets. (LINT-28)
Warning: In design 'branch_unit_DATA_W32', port 'instruction[28]' is not connected to any nets. (LINT-28)
Warning: In design 'branch_unit_DATA_W32', port 'instruction[27]' is not connected to any nets. (LINT-28)
Warning: In design 'branch_unit_DATA_W32', port 'instruction[26]' is not connected to any nets. (LINT-28)
Warning: In design 'branch_unit_DATA_W32', port 'branch_offset[31]' is not connected to any nets. (LINT-28)
Warning: In design 'branch_unit_DATA_W32', port 'branch_offset[30]' is not connected to any nets. (LINT-28)
Warning: In design 'branch_unit_DATA_W32', port 'branch_offset[29]' is not connected to any nets. (LINT-28)
Warning: In design 'branch_unit_DATA_W32', port 'branch_offset[27]' is not connected to any nets. (LINT-28)
Warning: In design 'branch_unit_DATA_W32', port 'branch_offset[26]' is not connected to any nets. (LINT-28)
Warning: In design 'branch_unit_DATA_W32', port 'branch_offset[25]' is not connected to any nets. (LINT-28)
Warning: In design 'branch_unit_DATA_W32', port 'branch_offset[24]' is not connected to any nets. (LINT-28)
Warning: In design 'branch_unit_DATA_W32', port 'branch_offset[23]' is not connected to any nets. (LINT-28)
Warning: In design 'branch_unit_DATA_W32', port 'branch_offset[22]' is not connected to any nets. (LINT-28)
Warning: In design 'branch_unit_DATA_W32', port 'branch_offset[21]' is not connected to any nets. (LINT-28)
Warning: In design 'branch_unit_DATA_W32', port 'branch_offset[20]' is not connected to any nets. (LINT-28)
Warning: In design 'branch_unit_DATA_W32', port 'branch_offset[19]' is not connected to any nets. (LINT-28)
Warning: In design 'branch_unit_DATA_W32', port 'branch_offset[18]' is not connected to any nets. (LINT-28)
Warning: In design 'branch_unit_DATA_W32', port 'branch_offset[17]' is not connected to any nets. (LINT-28)
Warning: In design 'branch_unit_DATA_W32', port 'branch_offset[16]' is not connected to any nets. (LINT-28)
Warning: In design 'branch_unit_DATA_W32', port 'branch_offset[15]' is not connected to any nets. (LINT-28)
Warning: In design 'branch_unit_DATA_W32', port 'jump_pc[1]' is not connected to any nets. (LINT-28)
Warning: In design 'branch_unit_DATA_W32', port 'jump_pc[0]' is not connected to any nets. (LINT-28)
Warning: In design 'reg_arstn_en_DATA_W32_8', port 'din[31]' is not connected to any nets. (LINT-28)
Warning: In design 'reg_arstn_en_DATA_W32_8', port 'din[30]' is not connected to any nets. (LINT-28)
Warning: In design 'reg_arstn_en_DATA_W32_8', port 'din[29]' is not connected to any nets. (LINT-28)
Warning: In design 'reg_arstn_en_DATA_W32_8', port 'din[28]' is not connected to any nets. (LINT-28)
Warning: In design 'reg_arstn_en_DATA_W32_8', port 'din[27]' is not connected to any nets. (LINT-28)
Warning: In design 'reg_arstn_en_DATA_W32_8', port 'din[26]' is not connected to any nets. (LINT-28)
Warning: In design 'reg_arstn_en_DATA_W32_8', port 'dout[31]' is not connected to any nets. (LINT-28)
Warning: In design 'reg_arstn_en_DATA_W32_8', port 'dout[30]' is not connected to any nets. (LINT-28)
Warning: In design 'reg_arstn_en_DATA_W32_8', port 'dout[29]' is not connected to any nets. (LINT-28)
Warning: In design 'reg_arstn_en_DATA_W32_8', port 'dout[28]' is not connected to any nets. (LINT-28)
Warning: In design 'reg_arstn_en_DATA_W32_8', port 'dout[27]' is not connected to any nets. (LINT-28)
Warning: In design 'reg_arstn_en_DATA_W32_8', port 'dout[26]' is not connected to any nets. (LINT-28)
Warning: In design 'reg_arstn_en_DATA_W32_7', port 'din[31]' is not connected to any nets. (LINT-28)
Warning: In design 'reg_arstn_en_DATA_W32_7', port 'din[30]' is not connected to any nets. (LINT-28)
Warning: In design 'reg_arstn_en_DATA_W32_7', port 'din[29]' is not connected to any nets. (LINT-28)
Warning: In design 'reg_arstn_en_DATA_W32_7', port 'din[28]' is not connected to any nets. (LINT-28)
Warning: In design 'reg_arstn_en_DATA_W32_7', port 'din[27]' is not connected to any nets. (LINT-28)
Warning: In design 'reg_arstn_en_DATA_W32_7', port 'din[26]' is not connected to any nets. (LINT-28)
Warning: In design 'reg_arstn_en_DATA_W32_7', port 'din[25]' is not connected to any nets. (LINT-28)
Warning: In design 'reg_arstn_en_DATA_W32_7', port 'din[24]' is not connected to any nets. (LINT-28)
Warning: In design 'reg_arstn_en_DATA_W32_7', port 'din[23]' is not connected to any nets. (LINT-28)
Warning: In design 'reg_arstn_en_DATA_W32_7', port 'din[22]' is not connected to any nets. (LINT-28)
Warning: In design 'reg_arstn_en_DATA_W32_7', port 'din[21]' is not connected to any nets. (LINT-28)
Warning: In design 'reg_arstn_en_DATA_W32_7', port 'din[20]' is not connected to any nets. (LINT-28)
Warning: In design 'reg_arstn_en_DATA_W32_7', port 'din[19]' is not connected to any nets. (LINT-28)
Warning: In design 'reg_arstn_en_DATA_W32_7', port 'din[18]' is not connected to any nets. (LINT-28)
Warning: In design 'reg_arstn_en_DATA_W32_7', port 'din[17]' is not connected to any nets. (LINT-28)
Warning: In design 'reg_arstn_en_DATA_W32_7', port 'din[16]' is not connected to any nets. (LINT-28)
Warning: In design 'reg_arstn_en_DATA_W32_7', port 'dout[31]' is not connected to any nets. (LINT-28)
Warning: In design 'reg_arstn_en_DATA_W32_7', port 'dout[30]' is not connected to any nets. (LINT-28)
Warning: In design 'reg_arstn_en_DATA_W32_7', port 'dout[29]' is not connected to any nets. (LINT-28)
Warning: In design 'reg_arstn_en_DATA_W32_7', port 'dout[27]' is not connected to any nets. (LINT-28)
Warning: In design 'reg_arstn_en_DATA_W32_7', port 'dout[26]' is not connected to any nets. (LINT-28)
Warning: In design 'reg_arstn_en_DATA_W32_7', port 'dout[25]' is not connected to any nets. (LINT-28)
Warning: In design 'reg_arstn_en_DATA_W32_7', port 'dout[24]' is not connected to any nets. (LINT-28)
Warning: In design 'reg_arstn_en_DATA_W32_7', port 'dout[23]' is not connected to any nets. (LINT-28)
Warning: In design 'reg_arstn_en_DATA_W32_7', port 'dout[22]' is not connected to any nets. (LINT-28)
Warning: In design 'reg_arstn_en_DATA_W32_7', port 'dout[21]' is not connected to any nets. (LINT-28)
Warning: In design 'reg_arstn_en_DATA_W32_7', port 'dout[20]' is not connected to any nets. (LINT-28)
Warning: In design 'reg_arstn_en_DATA_W32_7', port 'dout[19]' is not connected to any nets. (LINT-28)
Warning: In design 'reg_arstn_en_DATA_W32_7', port 'dout[18]' is not connected to any nets. (LINT-28)
Warning: In design 'reg_arstn_en_DATA_W32_7', port 'dout[17]' is not connected to any nets. (LINT-28)
Warning: In design 'reg_arstn_en_DATA_W32_7', port 'dout[16]' is not connected to any nets. (LINT-28)
Warning: In design 'reg_arstn_en_DATA_W10', port 'din[7]' is not connected to any nets. (LINT-28)
Warning: In design 'reg_arstn_en_DATA_W10', port 'din[4]' is not connected to any nets. (LINT-28)
Warning: In design 'reg_arstn_en_DATA_W10', port 'dout[7]' is not connected to any nets. (LINT-28)
Warning: In design 'reg_arstn_en_DATA_W6', port 'din[3]' is not connected to any nets. (LINT-28)
Warning: In design 'reg_arstn_en_DATA_W6', port 'dout_3_' is not connected to any nets. (LINT-28)
Warning: In design 'branch_unit_DATA_W32', input port 'updated_pc[31]' is connected directly to output port 'jump_pc[31]'. (LINT-29)
Warning: In design 'branch_unit_DATA_W32', input port 'updated_pc[30]' is connected directly to output port 'jump_pc[30]'. (LINT-29)
Warning: In design 'branch_unit_DATA_W32', input port 'updated_pc[29]' is connected directly to output port 'jump_pc[29]'. (LINT-29)
Warning: In design 'branch_unit_DATA_W32', input port 'updated_pc[28]' is connected directly to output port 'jump_pc[28]'. (LINT-29)
Warning: In design 'branch_unit_DATA_W32', input port 'updated_pc[1]' is connected directly to output port 'branch_pc[1]'. (LINT-29)
Warning: In design 'branch_unit_DATA_W32', input port 'updated_pc[0]' is connected directly to output port 'branch_pc[0]'. (LINT-29)
Warning: In design 'branch_unit_DATA_W32', input port 'instruction[25]' is connected directly to output port 'jump_pc[27]'. (LINT-29)
Warning: In design 'branch_unit_DATA_W32', input port 'instruction[24]' is connected directly to output port 'jump_pc[26]'. (LINT-29)
Warning: In design 'branch_unit_DATA_W32', input port 'instruction[23]' is connected directly to output port 'jump_pc[25]'. (LINT-29)
Warning: In design 'branch_unit_DATA_W32', input port 'instruction[22]' is connected directly to output port 'jump_pc[24]'. (LINT-29)
Warning: In design 'branch_unit_DATA_W32', input port 'instruction[21]' is connected directly to output port 'jump_pc[23]'. (LINT-29)
Warning: In design 'branch_unit_DATA_W32', input port 'instruction[20]' is connected directly to output port 'jump_pc[22]'. (LINT-29)
Warning: In design 'branch_unit_DATA_W32', input port 'instruction[19]' is connected directly to output port 'jump_pc[21]'. (LINT-29)
Warning: In design 'branch_unit_DATA_W32', input port 'instruction[18]' is connected directly to output port 'jump_pc[20]'. (LINT-29)
Warning: In design 'branch_unit_DATA_W32', input port 'instruction[17]' is connected directly to output port 'jump_pc[19]'. (LINT-29)
Warning: In design 'branch_unit_DATA_W32', input port 'instruction[16]' is connected directly to output port 'jump_pc[18]'. (LINT-29)
Warning: In design 'branch_unit_DATA_W32', input port 'instruction[15]' is connected directly to output port 'jump_pc[17]'. (LINT-29)
Warning: In design 'branch_unit_DATA_W32', input port 'instruction[14]' is connected directly to output port 'jump_pc[16]'. (LINT-29)
Warning: In design 'branch_unit_DATA_W32', input port 'instruction[13]' is connected directly to output port 'jump_pc[15]'. (LINT-29)
Warning: In design 'branch_unit_DATA_W32', input port 'instruction[12]' is connected directly to output port 'jump_pc[14]'. (LINT-29)
Warning: In design 'branch_unit_DATA_W32', input port 'instruction[11]' is connected directly to output port 'jump_pc[13]'. (LINT-29)
Warning: In design 'branch_unit_DATA_W32', input port 'instruction[10]' is connected directly to output port 'jump_pc[12]'. (LINT-29)
Warning: In design 'branch_unit_DATA_W32', input port 'instruction[9]' is connected directly to output port 'jump_pc[11]'. (LINT-29)
Warning: In design 'branch_unit_DATA_W32', input port 'instruction[8]' is connected directly to output port 'jump_pc[10]'. (LINT-29)
Warning: In design 'branch_unit_DATA_W32', input port 'instruction[7]' is connected directly to output port 'jump_pc[9]'. (LINT-29)
Warning: In design 'branch_unit_DATA_W32', input port 'instruction[6]' is connected directly to output port 'jump_pc[8]'. (LINT-29)
Warning: In design 'branch_unit_DATA_W32', input port 'instruction[5]' is connected directly to output port 'jump_pc[7]'. (LINT-29)
Warning: In design 'branch_unit_DATA_W32', input port 'instruction[4]' is connected directly to output port 'jump_pc[6]'. (LINT-29)
Warning: In design 'branch_unit_DATA_W32', input port 'instruction[3]' is connected directly to output port 'jump_pc[5]'. (LINT-29)
Warning: In design 'branch_unit_DATA_W32', input port 'instruction[2]' is connected directly to output port 'jump_pc[4]'. (LINT-29)
Warning: In design 'branch_unit_DATA_W32', input port 'instruction[1]' is connected directly to output port 'jump_pc[3]'. (LINT-29)
Warning: In design 'branch_unit_DATA_W32', input port 'instruction[0]' is connected directly to output port 'jump_pc[2]'. (LINT-29)
Warning: In design 'reg_arstn_en_DATA_W32_7', output port 'dout[28]' is connected directly to output port 'dout[15]'. (LINT-31)
Warning: In design 'reg_arstn_en_DATA_W10', output port 'dout[8]' is connected directly to output port 'dout[4]'. (LINT-31)
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'addr[31]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'addr[30]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'addr[29]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'addr[28]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'addr[27]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'addr[26]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'addr[25]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'addr[24]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'addr[23]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'addr[22]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'addr[21]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'addr[20]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'addr[19]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'addr[18]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'addr[17]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'addr[16]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'addr[15]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'addr[14]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'addr[13]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'addr[12]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'addr[11]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'addr[1]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'addr[0]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'addr_ext[31]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'addr_ext[30]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'addr_ext[29]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'addr_ext[28]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'addr_ext[27]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'addr_ext[26]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'addr_ext[25]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'addr_ext[24]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'addr_ext[23]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'addr_ext[22]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'addr_ext[21]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'addr_ext[20]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'addr_ext[19]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'addr_ext[18]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'addr_ext[17]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'addr_ext[16]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'addr_ext[15]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'addr_ext[14]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'addr_ext[13]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'addr_ext[12]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'addr_ext[11]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'addr_ext[1]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'addr_ext[0]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wen' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ren' is connected to logic 1. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ren_ext' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wdata[31]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wdata[30]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wdata[29]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wdata[28]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wdata[27]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wdata[26]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wdata[25]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wdata[24]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wdata[23]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wdata[22]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wdata[21]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wdata[20]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wdata[19]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wdata[18]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wdata[17]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wdata[16]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wdata[15]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wdata[14]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wdata[13]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wdata[12]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wdata[11]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wdata[10]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wdata[9]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wdata[8]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wdata[7]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wdata[6]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wdata[5]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wdata[4]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wdata[3]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wdata[2]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wdata[1]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wdata[0]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_pipe_ID_EX_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[31]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_pipe_ID_EX_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[30]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_pipe_ID_EX_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[29]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_pipe_ID_EX_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[28]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_pipe_ID_EX_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[27]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_pipe_ID_EX_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[26]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_pipe_ID_EX_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[31]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_pipe_ID_EX_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[30]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_pipe_ID_EX_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[29]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_pipe_ID_EX_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[28]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_pipe_ID_EX_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[27]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_pipe_ID_EX_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[26]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_pipe_ID_EX_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[25]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_pipe_ID_EX_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[24]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_pipe_ID_EX_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[23]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_pipe_ID_EX_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[22]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_pipe_ID_EX_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[21]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_pipe_ID_EX_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[20]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_pipe_ID_EX_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[19]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_pipe_ID_EX_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[18]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_pipe_ID_EX_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[17]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'instruction_pipe_ID_EX_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[16]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'control_pipe_ID_EX' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[7]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'control_pipe_ID_EX' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[4]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'alu_operand_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'input_a[31]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'alu_operand_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'input_a[30]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'alu_operand_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'input_a[29]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'alu_operand_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'input_a[28]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'alu_operand_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'input_a[27]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'alu_operand_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'input_a[26]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'alu_operand_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'input_a[25]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'alu_operand_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'input_a[24]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'alu_operand_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'input_a[23]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'alu_operand_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'input_a[22]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'alu_operand_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'input_a[21]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'alu_operand_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'input_a[20]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'alu_operand_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'input_a[19]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'alu_operand_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'input_a[18]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'alu_operand_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'input_a[17]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'alu_operand_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'input_a[16]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'control_pipe_EX_MEM' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[3]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'data_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'addr[31]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'data_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'addr[30]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'data_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'addr[29]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'data_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'addr[28]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'data_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'addr[27]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'data_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'addr[26]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'data_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'addr[25]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'data_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'addr[24]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'data_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'addr[23]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'data_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'addr[22]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'data_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'addr[21]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'data_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'addr[20]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'data_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'addr[19]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'data_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'addr[18]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'data_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'addr[17]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'data_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'addr[16]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'data_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'addr[15]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'data_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'addr[14]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'data_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'addr[13]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'data_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'addr[12]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'data_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'addr[1]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'data_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'addr[0]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'data_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'addr_ext[31]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'data_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'addr_ext[30]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'data_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'addr_ext[29]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'data_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'addr_ext[28]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'data_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'addr_ext[27]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'data_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'addr_ext[26]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'data_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'addr_ext[25]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'data_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'addr_ext[24]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'data_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'addr_ext[23]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'data_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'addr_ext[22]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'data_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'addr_ext[21]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'data_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'addr_ext[20]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'data_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'addr_ext[19]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'data_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'addr_ext[18]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'data_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'addr_ext[17]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'data_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'addr_ext[16]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'data_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'addr_ext[15]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'data_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'addr_ext[14]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'data_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'addr_ext[13]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'data_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'addr_ext[12]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'data_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'addr_ext[1]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'data_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'addr_ext[0]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'data_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ren' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'data_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ren_ext' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'branch_unit' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'instruction[31]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'branch_unit' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'instruction[30]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'branch_unit' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'instruction[29]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'branch_unit' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'instruction[28]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'branch_unit' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'instruction[27]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'branch_unit' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'instruction[26]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'branch_unit' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'branch_offset[31]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'branch_unit' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'branch_offset[30]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'branch_unit' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'branch_offset[29]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'branch_unit' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'branch_offset[27]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'branch_unit' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'branch_offset[26]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'branch_unit' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'branch_offset[25]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'branch_unit' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'branch_offset[24]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'branch_unit' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'branch_offset[23]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'branch_unit' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'branch_offset[22]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'branch_unit' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'branch_offset[21]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'branch_unit' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'branch_offset[20]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'branch_unit' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'branch_offset[19]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'branch_unit' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'branch_offset[18]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'branch_unit' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'branch_offset[17]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'branch_unit' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'branch_offset[16]' is connected to logic 0. 
Warning: In design 'cpu', a pin on submodule 'branch_unit' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'branch_offset[15]' is connected to logic 0. 
Warning: In design 'reg_arstn_en_DATA_W32_10', a pin on submodule 'clk_gate_r_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'reg_arstn_en_DATA_W32_9', a pin on submodule 'clk_gate_r_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'reg_arstn_en_DATA_W32_8', a pin on submodule 'clk_gate_r_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'reg_arstn_en_DATA_W32_7', a pin on submodule 'clk_gate_r_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'register_file_DATA_W32', a pin on submodule 'clk_gate_reg_array_reg_0_' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'register_file_DATA_W32', a pin on submodule 'clk_gate_reg_array_reg_1_' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'register_file_DATA_W32', a pin on submodule 'clk_gate_reg_array_reg_2_' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'register_file_DATA_W32', a pin on submodule 'clk_gate_reg_array_reg_3_' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'register_file_DATA_W32', a pin on submodule 'clk_gate_reg_array_reg_4_' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'register_file_DATA_W32', a pin on submodule 'clk_gate_reg_array_reg_5_' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'register_file_DATA_W32', a pin on submodule 'clk_gate_reg_array_reg_6_' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'register_file_DATA_W32', a pin on submodule 'clk_gate_reg_array_reg_7_' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'register_file_DATA_W32', a pin on submodule 'clk_gate_reg_array_reg_8_' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'register_file_DATA_W32', a pin on submodule 'clk_gate_reg_array_reg_9_' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'register_file_DATA_W32', a pin on submodule 'clk_gate_reg_array_reg_10_' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'register_file_DATA_W32', a pin on submodule 'clk_gate_reg_array_reg_11_' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'register_file_DATA_W32', a pin on submodule 'clk_gate_reg_array_reg_12_' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'register_file_DATA_W32', a pin on submodule 'clk_gate_reg_array_reg_13_' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'register_file_DATA_W32', a pin on submodule 'clk_gate_reg_array_reg_14_' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'register_file_DATA_W32', a pin on submodule 'clk_gate_reg_array_reg_15_' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'register_file_DATA_W32', a pin on submodule 'clk_gate_reg_array_reg_16_' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'register_file_DATA_W32', a pin on submodule 'clk_gate_reg_array_reg_17_' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'register_file_DATA_W32', a pin on submodule 'clk_gate_reg_array_reg_18_' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'register_file_DATA_W32', a pin on submodule 'clk_gate_reg_array_reg_19_' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'register_file_DATA_W32', a pin on submodule 'clk_gate_reg_array_reg_20_' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'register_file_DATA_W32', a pin on submodule 'clk_gate_reg_array_reg_21_' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'register_file_DATA_W32', a pin on submodule 'clk_gate_reg_array_reg_22_' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'register_file_DATA_W32', a pin on submodule 'clk_gate_reg_array_reg_23_' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'register_file_DATA_W32', a pin on submodule 'clk_gate_reg_array_reg_24_' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'register_file_DATA_W32', a pin on submodule 'clk_gate_reg_array_reg_25_' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'register_file_DATA_W32', a pin on submodule 'clk_gate_reg_array_reg_26_' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'register_file_DATA_W32', a pin on submodule 'clk_gate_reg_array_reg_27_' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'register_file_DATA_W32', a pin on submodule 'clk_gate_reg_array_reg_28_' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'register_file_DATA_W32', a pin on submodule 'clk_gate_reg_array_reg_29_' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'register_file_DATA_W32', a pin on submodule 'clk_gate_reg_array_reg_30_' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'register_file_DATA_W32', a pin on submodule 'clk_gate_reg_array_reg_31_' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'reg_arstn_en_DATA_W32_6', a pin on submodule 'clk_gate_r_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'reg_arstn_en_DATA_W32_5', a pin on submodule 'clk_gate_r_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'reg_arstn_en_DATA_W32_4', a pin on submodule 'clk_gate_r_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'reg_arstn_en_DATA_W10', a pin on submodule 'clk_gate_r_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'reg_arstn_en_DATA_W32_3', a pin on submodule 'clk_gate_r_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'reg_arstn_en_DATA_W32_2', a pin on submodule 'clk_gate_r_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'reg_arstn_en_DATA_W5_1', a pin on submodule 'clk_gate_r_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'reg_arstn_en_DATA_W6', a pin on submodule 'clk_gate_r_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'reg_arstn_en_DATA_W32_1', a pin on submodule 'clk_gate_r_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'reg_arstn_en_DATA_W32_0', a pin on submodule 'clk_gate_r_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'reg_arstn_en_DATA_W5_0', a pin on submodule 'clk_gate_r_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'cpu', the same net is connected to more than one pin on submodule 'instruction_memory'. (LINT-33)
   Net 'n_Logic0_' is connected to pins 'wen', 'wdata[31]'', 'wdata[30]', 'wdata[29]', 'wdata[28]', 'wdata[27]', 'wdata[26]', 'wdata[25]', 'wdata[24]', 'wdata[23]', 'wdata[22]', 'wdata[21]', 'wdata[20]', 'wdata[19]', 'wdata[18]', 'wdata[17]', 'wdata[16]', 'wdata[15]', 'wdata[14]', 'wdata[13]', 'wdata[12]', 'wdata[11]', 'wdata[10]', 'wdata[9]', 'wdata[8]', 'wdata[7]', 'wdata[6]', 'wdata[5]', 'wdata[4]', 'wdata[3]', 'wdata[2]', 'wdata[1]', 'wdata[0]'.
Warning: In design 'cpu', three-state bus 'jump_pc[0]' has non three-state driver 'U112/**logic_0**'. (LINT-34)
Warning: In design 'cpu', three-state bus 'jump_pc[1]' has non three-state driver 'U113/**logic_0**'. (LINT-34)
Warning: In design 'cpu', three-state bus 'jump_pc[2]' has non three-state driver 'instruction_pipe_ID_EX_1/r_reg_0_/Q'. (LINT-34)
Warning: In design 'cpu', three-state bus 'jump_pc[3]' has non three-state driver 'instruction_pipe_ID_EX_1/r_reg_1_/Q'. (LINT-34)
Warning: In design 'cpu', three-state bus 'jump_pc[4]' has non three-state driver 'instruction_pipe_ID_EX_1/r_reg_2_/Q'. (LINT-34)
Warning: In design 'cpu', three-state bus 'jump_pc[5]' has non three-state driver 'instruction_pipe_ID_EX_1/r_reg_3_/Q'. (LINT-34)
Warning: In design 'cpu', three-state bus 'jump_pc[6]' has non three-state driver 'instruction_pipe_ID_EX_1/r_reg_4_/Q'. (LINT-34)
Warning: In design 'cpu', three-state bus 'jump_pc[7]' has non three-state driver 'instruction_pipe_ID_EX_1/r_reg_5_/Q'. (LINT-34)
Warning: In design 'cpu', three-state bus 'jump_pc[8]' has non three-state driver 'instruction_pipe_ID_EX_1/r_reg_6_/Q'. (LINT-34)
Warning: In design 'cpu', three-state bus 'jump_pc[9]' has non three-state driver 'instruction_pipe_ID_EX_1/r_reg_7_/Q'. (LINT-34)
Warning: In design 'cpu', three-state bus 'jump_pc[10]' has non three-state driver 'instruction_pipe_ID_EX_1/r_reg_8_/Q'. (LINT-34)
Warning: In design 'cpu', three-state bus 'jump_pc[11]' has non three-state driver 'instruction_pipe_ID_EX_1/r_reg_9_/Q'. (LINT-34)
Warning: In design 'cpu', three-state bus 'jump_pc[12]' has non three-state driver 'instruction_pipe_ID_EX_1/r_reg_10_/Q'. (LINT-34)
Warning: In design 'cpu', three-state bus 'jump_pc[13]' has non three-state driver 'instruction_pipe_ID_EX_1/r_reg_11_/Q'. (LINT-34)
Warning: In design 'cpu', three-state bus 'jump_pc[14]' has non three-state driver 'instruction_pipe_ID_EX_1/r_reg_12_/Q'. (LINT-34)
Warning: In design 'cpu', three-state bus 'jump_pc[15]' has non three-state driver 'instruction_pipe_ID_EX_1/r_reg_13_/Q'. (LINT-34)
Warning: In design 'cpu', three-state bus 'jump_pc[16]' has non three-state driver 'instruction_pipe_ID_EX_1/r_reg_14_/Q'. (LINT-34)
Warning: In design 'cpu', three-state bus 'jump_pc[17]' has non three-state driver 'instruction_pipe_ID_EX_1/r_reg_15_/Q'. (LINT-34)
Warning: In design 'cpu', three-state bus 'jump_pc[18]' has non three-state driver 'instruction_pipe_ID_EX_1/r_reg_16_/Q'. (LINT-34)
Warning: In design 'cpu', three-state bus 'jump_pc[19]' has non three-state driver 'instruction_pipe_ID_EX_1/r_reg_17_/Q'. (LINT-34)
Warning: In design 'cpu', three-state bus 'jump_pc[20]' has non three-state driver 'instruction_pipe_ID_EX_1/r_reg_18_/Q'. (LINT-34)
Warning: In design 'cpu', three-state bus 'jump_pc[21]' has non three-state driver 'instruction_pipe_ID_EX_1/r_reg_19_/Q'. (LINT-34)
Warning: In design 'cpu', three-state bus 'jump_pc[22]' has non three-state driver 'instruction_pipe_ID_EX_1/r_reg_20_/Q'. (LINT-34)
Warning: In design 'cpu', three-state bus 'jump_pc[23]' has non three-state driver 'instruction_pipe_ID_EX_1/r_reg_21_/Q'. (LINT-34)
Warning: In design 'cpu', three-state bus 'jump_pc[24]' has non three-state driver 'instruction_pipe_ID_EX_1/r_reg_22_/Q'. (LINT-34)
Warning: In design 'cpu', three-state bus 'jump_pc[25]' has non three-state driver 'instruction_pipe_ID_EX_1/r_reg_23_/Q'. (LINT-34)
Warning: In design 'cpu', three-state bus 'jump_pc[26]' has non three-state driver 'instruction_pipe_ID_EX_1/r_reg_24_/Q'. (LINT-34)
Warning: In design 'cpu', three-state bus 'jump_pc[27]' has non three-state driver 'instruction_pipe_ID_EX_1/r_reg_25_/Q'. (LINT-34)
Warning: In design 'cpu', three-state bus 'jump_pc[28]' has non three-state driver 'instruction_pipe_ID_EX_3/r_reg_28_/Q'. (LINT-34)
Warning: In design 'cpu', three-state bus 'jump_pc[29]' has non three-state driver 'instruction_pipe_ID_EX_3/r_reg_29_/Q'. (LINT-34)
Warning: In design 'cpu', three-state bus 'jump_pc[30]' has non three-state driver 'instruction_pipe_ID_EX_3/r_reg_30_/Q'. (LINT-34)
Warning: In design 'cpu', three-state bus 'jump_pc[31]' has non three-state driver 'instruction_pipe_ID_EX_3/r_reg_31_/Q'. (LINT-34)
Warning: In design 'cpu', three-state bus 'branch_pc[0]' has non three-state driver 'instruction_pipe_ID_EX_3/r_reg_0_/Q'. (LINT-34)
Warning: In design 'cpu', three-state bus 'branch_pc[1]' has non three-state driver 'instruction_pipe_ID_EX_3/r_reg_1_/Q'. (LINT-34)
Warning: In design 'cpu', three-state bus 'branch_pc[2]' has non three-state driver 'branch_unit/U6/Y'. (LINT-34)
Warning: In design 'cpu', three-state bus 'branch_pc[3]' has non three-state driver 'branch_unit/intadd_53_U30/S'. (LINT-34)
Warning: In design 'cpu', three-state bus 'branch_pc[4]' has non three-state driver 'branch_unit/intadd_53_U29/S'. (LINT-34)
Warning: In design 'cpu', three-state bus 'branch_pc[5]' has non three-state driver 'branch_unit/intadd_53_U28/S'. (LINT-34)
Warning: In design 'cpu', three-state bus 'branch_pc[6]' has non three-state driver 'branch_unit/intadd_53_U27/S'. (LINT-34)
Warning: In design 'cpu', three-state bus 'branch_pc[7]' has non three-state driver 'branch_unit/intadd_53_U26/S'. (LINT-34)
Warning: In design 'cpu', three-state bus 'branch_pc[8]' has non three-state driver 'branch_unit/intadd_53_U25/S'. (LINT-34)
Warning: In design 'cpu', three-state bus 'branch_pc[9]' has non three-state driver 'branch_unit/intadd_53_U24/S'. (LINT-34)
Warning: In design 'cpu', three-state bus 'branch_pc[10]' has non three-state driver 'branch_unit/intadd_53_U23/S'. (LINT-34)
Warning: In design 'cpu', three-state bus 'branch_pc[11]' has non three-state driver 'branch_unit/intadd_53_U22/S'. (LINT-34)
Warning: In design 'cpu', three-state bus 'branch_pc[12]' has non three-state driver 'branch_unit/intadd_53_U21/S'. (LINT-34)
Warning: In design 'cpu', three-state bus 'branch_pc[13]' has non three-state driver 'branch_unit/intadd_53_U20/S'. (LINT-34)
Warning: In design 'cpu', three-state bus 'branch_pc[14]' has non three-state driver 'branch_unit/intadd_53_U19/S'. (LINT-34)
Warning: In design 'cpu', three-state bus 'branch_pc[15]' has non three-state driver 'branch_unit/intadd_53_U18/S'. (LINT-34)
Warning: In design 'cpu', three-state bus 'branch_pc[16]' has non three-state driver 'branch_unit/intadd_53_U17/S'. (LINT-34)
Warning: In design 'cpu', three-state bus 'branch_pc[17]' has non three-state driver 'branch_unit/intadd_53_U16/S'. (LINT-34)
Warning: In design 'cpu', three-state bus 'branch_pc[18]' has non three-state driver 'branch_unit/intadd_53_U15/S'. (LINT-34)
Warning: In design 'cpu', three-state bus 'branch_pc[19]' has non three-state driver 'branch_unit/intadd_53_U14/S'. (LINT-34)
Warning: In design 'cpu', three-state bus 'branch_pc[20]' has non three-state driver 'branch_unit/intadd_53_U13/S'. (LINT-34)
Warning: In design 'cpu', three-state bus 'branch_pc[21]' has non three-state driver 'branch_unit/intadd_53_U12/S'. (LINT-34)
Warning: In design 'cpu', three-state bus 'branch_pc[22]' has non three-state driver 'branch_unit/intadd_53_U11/S'. (LINT-34)
Warning: In design 'cpu', three-state bus 'branch_pc[23]' has non three-state driver 'branch_unit/intadd_53_U10/S'. (LINT-34)
Warning: In design 'cpu', three-state bus 'branch_pc[24]' has non three-state driver 'branch_unit/intadd_53_U9/S'. (LINT-34)
Warning: In design 'cpu', three-state bus 'branch_pc[25]' has non three-state driver 'branch_unit/intadd_53_U8/S'. (LINT-34)
Warning: In design 'cpu', three-state bus 'branch_pc[26]' has non three-state driver 'branch_unit/intadd_53_U7/S'. (LINT-34)
Warning: In design 'cpu', three-state bus 'branch_pc[27]' has non three-state driver 'branch_unit/intadd_53_U6/S'. (LINT-34)
Warning: In design 'cpu', three-state bus 'branch_pc[28]' has non three-state driver 'branch_unit/intadd_53_U5/S'. (LINT-34)
Warning: In design 'cpu', three-state bus 'branch_pc[29]' has non three-state driver 'branch_unit/intadd_53_U4/S'. (LINT-34)
Warning: In design 'cpu', three-state bus 'branch_pc[30]' has non three-state driver 'branch_unit/intadd_53_U3/S'. (LINT-34)
Warning: In design 'cpu', three-state bus 'branch_pc[31]' has non three-state driver 'branch_unit/U5/Y'. (LINT-34)
Warning: In design 'cpu', three-state bus 'zero_flag' has non three-state driver 'alu/U1644/Y'. (LINT-34)
Warning: In design 'cpu', three-state bus 'jump_EX_MEM' has non three-state driver 'control_pipe_EX_MEM/r_reg_4_/Q'. (LINT-34)
Warning: In design 'cpu', three-state bus 'branch_EX_MEM' has non three-state driver 'control_pipe_EX_MEM/r_reg_5_/Q'. (LINT-34)
Warning: In design 'cpu', multiply-driven net 'jump_pc[0]' is driven by constant 0. (LINT-54)
Warning: In design 'cpu', multiply-driven net 'jump_pc[1]' is driven by constant 0. (LINT-54)
1
## save ddc file
#write -hierarchy -f ddc -output "./ddc/${top_des_name}.ddc"
#
## write reports
set power_preserve_rtl_hier_names  true
true
#foreach_in_collection des_name [get_designs] {
#current_design $des_name
#}
redirect "./rep/${current_design}.area"  { report_area -hierarchy -designware}
redirect "./rep/${current_design}.tim"   { report_timing }
redirect "./rep/${current_design}.power" { report_power -analysis_effort high -net -cell -hier -verbose }
#redirect "./rep/${current_design}.datapath_gating" {report_datapath_gating}
#redirect "./rep/${current_design}.dw_power" {analyze_dw_power}
#
## write gate level verilog file
#
current_design $top_des_name
Current design is 'cpu'.
{cpu}
#change_names -rule verilog -hierarchy
write -hierarchy -f verilog -output "./gate/${top_des_name}.v"
Writing verilog file '/users/cosic/dthapar/Documents/CA_project/CA_Exercise/SYNTHESIS/gate/cpu.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
#write -hierarchy -f verilog -output "./../BACKEND/DESIGN_IN/NETLIST/${top_des_name}_ps.v"
#write -hierarchy -f verilog -output "./../NETLISTS/${top_des_name}_ps.v"
#write_sdc -nosplit  ../BACKEND/DESIGN_IN/${top_des_name}_synthesis.sdc
write_sdf  "./sdf/$top_des_name.sdf"
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/users/cosic/dthapar/Documents/CA_project/CA_Exercise/SYNTHESIS/sdf/cpu.sdf'. (WT-3)
Warning: Design contains black-box components.  These cells will have no timing information. (WT-7)
1
#write_sdf  ./../netlist/top_dig_ps.sdf
#
exit

Thank you...
