<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>third_party/NordicSemiconductor/device/nrf52840_bitfields.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="Open-Thread-Logo-200x42.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">CLI and NCP Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_44f42edf5dd23d4deca0321224e9ce90.html">third_party</a></li><li class="navelem"><a class="el" href="dir_dd28405d1d51d11eb48092474bb51a18.html">NordicSemiconductor</a></li><li class="navelem"><a class="el" href="dir_81d8077ae0b866f8a1315e5debbc1675.html">device</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">nrf52840_bitfields.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="nrf52840__bitfields_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/* Copyright (c) 2016, Nordic Semiconductor ASA</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are met:</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *   * Redistributions of source code must retain the above copyright notice, this</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *     list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *   * Redistributions in binary form must reproduce the above copyright notice,</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *     this list of conditions and the following disclaimer in the documentation</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *     and/or other materials provided with the distribution.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *   * Neither the name of Nordic Semiconductor ASA nor the names of its</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *     contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *     this software without specific prior written permission.</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#ifndef __NRF52840_BITS_H</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#define __NRF52840_BITS_H</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">/*lint ++flb &quot;Enter library region&quot; */</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">/* Peripheral: AAR */</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">/* Description: Accelerated Address Resolver */</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">/* Register: AAR_INTENSET */</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">/* Description: Enable interrupt */</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">/* Bit 2 : Write &#39;1&#39; to Enable interrupt for NOTRESOLVED event */</span></div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad503688b12da2a9957ae77f0527fe98f">   43</a></span>&#160;<span class="preprocessor">#define AAR_INTENSET_NOTRESOLVED_Pos (2UL) </span></div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6d61ed48d7c0988add6022c57a66b3a4">   44</a></span>&#160;<span class="preprocessor">#define AAR_INTENSET_NOTRESOLVED_Msk (0x1UL &lt;&lt; AAR_INTENSET_NOTRESOLVED_Pos) </span></div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6b7d7d96a65bb8149680c06fad20c9dd">   45</a></span>&#160;<span class="preprocessor">#define AAR_INTENSET_NOTRESOLVED_Disabled (0UL) </span></div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad7dae1691f97ecd84971db2a8cdac294">   46</a></span>&#160;<span class="preprocessor">#define AAR_INTENSET_NOTRESOLVED_Enabled (1UL) </span></div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9c842072f9cd0083231f1341ce75a229">   47</a></span>&#160;<span class="preprocessor">#define AAR_INTENSET_NOTRESOLVED_Set (1UL) </span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Write &#39;1&#39; to Enable interrupt for RESOLVED event */</span><span class="preprocessor"></span></div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af6ff0e1e00e9936bd2ad0003a116506d">   50</a></span>&#160;<span class="preprocessor">#define AAR_INTENSET_RESOLVED_Pos (1UL) </span></div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af185f3396da9efb61bc288f7d33976fd">   51</a></span>&#160;<span class="preprocessor">#define AAR_INTENSET_RESOLVED_Msk (0x1UL &lt;&lt; AAR_INTENSET_RESOLVED_Pos) </span></div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a763b99254f7ee4f4c8c8c5027eb93bf4">   52</a></span>&#160;<span class="preprocessor">#define AAR_INTENSET_RESOLVED_Disabled (0UL) </span></div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a111bb10259b271638fa48f932cafc36c">   53</a></span>&#160;<span class="preprocessor">#define AAR_INTENSET_RESOLVED_Enabled (1UL) </span></div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae3160c905faac7473138c5c153cc3b88">   54</a></span>&#160;<span class="preprocessor">#define AAR_INTENSET_RESOLVED_Set (1UL) </span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Write &#39;1&#39; to Enable interrupt for END event */</span><span class="preprocessor"></span></div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a47580a549bbe394d36da77063b1f331d">   57</a></span>&#160;<span class="preprocessor">#define AAR_INTENSET_END_Pos (0UL) </span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1aea8bd0973fe79c9207838593ede897">   58</a></span>&#160;<span class="preprocessor">#define AAR_INTENSET_END_Msk (0x1UL &lt;&lt; AAR_INTENSET_END_Pos) </span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad0acefa1f4a4e5b6e62db190216b02fe">   59</a></span>&#160;<span class="preprocessor">#define AAR_INTENSET_END_Disabled (0UL) </span></div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0cef1bccfbefd3ec9a60927b62d3d2a0">   60</a></span>&#160;<span class="preprocessor">#define AAR_INTENSET_END_Enabled (1UL) </span></div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a68eebe87e558d2fa6127f3494a1c55c7">   61</a></span>&#160;<span class="preprocessor">#define AAR_INTENSET_END_Set (1UL) </span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: AAR_INTENCLR */</span><span class="preprocessor"></span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">/* Description: Disable interrupt */</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">/* Bit 2 : Write &#39;1&#39; to Disable interrupt for NOTRESOLVED event */</span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7714ea2a9b8a9b890a4ed9a6b72e5fa6">   67</a></span>&#160;<span class="preprocessor">#define AAR_INTENCLR_NOTRESOLVED_Pos (2UL) </span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adeaa88a17b1cbf956dfa63b04771bd03">   68</a></span>&#160;<span class="preprocessor">#define AAR_INTENCLR_NOTRESOLVED_Msk (0x1UL &lt;&lt; AAR_INTENCLR_NOTRESOLVED_Pos) </span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad566ea926d3aa3fcef575875644ac7d0">   69</a></span>&#160;<span class="preprocessor">#define AAR_INTENCLR_NOTRESOLVED_Disabled (0UL) </span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab723ce9cde1e6a9b5af36298e4f8d545">   70</a></span>&#160;<span class="preprocessor">#define AAR_INTENCLR_NOTRESOLVED_Enabled (1UL) </span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a43ba4d988b510fb87ee835f3b3635291">   71</a></span>&#160;<span class="preprocessor">#define AAR_INTENCLR_NOTRESOLVED_Clear (1UL) </span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Write &#39;1&#39; to Disable interrupt for RESOLVED event */</span><span class="preprocessor"></span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a75dd02976bbfabc2c93e36fbf87ae7ae">   74</a></span>&#160;<span class="preprocessor">#define AAR_INTENCLR_RESOLVED_Pos (1UL) </span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae39c210631bd7cc68c2fa0e6e019e13d">   75</a></span>&#160;<span class="preprocessor">#define AAR_INTENCLR_RESOLVED_Msk (0x1UL &lt;&lt; AAR_INTENCLR_RESOLVED_Pos) </span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a29135c31fe379b96ac4dc399ca3fec0c">   76</a></span>&#160;<span class="preprocessor">#define AAR_INTENCLR_RESOLVED_Disabled (0UL) </span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4827ea9846e45fdc309cc67d3d99298b">   77</a></span>&#160;<span class="preprocessor">#define AAR_INTENCLR_RESOLVED_Enabled (1UL) </span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a599836a0ec20bc4c59476280a89c47ca">   78</a></span>&#160;<span class="preprocessor">#define AAR_INTENCLR_RESOLVED_Clear (1UL) </span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Write &#39;1&#39; to Disable interrupt for END event */</span><span class="preprocessor"></span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5fb37b1701e0eea5cb89ec3f136d4477">   81</a></span>&#160;<span class="preprocessor">#define AAR_INTENCLR_END_Pos (0UL) </span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adc2f7102135546f329c61a8cf554ef46">   82</a></span>&#160;<span class="preprocessor">#define AAR_INTENCLR_END_Msk (0x1UL &lt;&lt; AAR_INTENCLR_END_Pos) </span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a08788e5b75eff0d239a5daa1000bafd1">   83</a></span>&#160;<span class="preprocessor">#define AAR_INTENCLR_END_Disabled (0UL) </span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a91cbecc226ee1982fa7a9415ac5d9e38">   84</a></span>&#160;<span class="preprocessor">#define AAR_INTENCLR_END_Enabled (1UL) </span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a06ffcf7ffe6a837d2890065b05490434">   85</a></span>&#160;<span class="preprocessor">#define AAR_INTENCLR_END_Clear (1UL) </span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: AAR_STATUS */</span><span class="preprocessor"></span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">/* Description: Resolution status */</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment">/* Bits 3..0 : The IRK that was used last time an address was resolved */</span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a977e1ce74589996103d741fd862c7845">   91</a></span>&#160;<span class="preprocessor">#define AAR_STATUS_STATUS_Pos (0UL) </span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0e1ab9afdadbe9cd8ed81f92bf26da37">   92</a></span>&#160;<span class="preprocessor">#define AAR_STATUS_STATUS_Msk (0xFUL &lt;&lt; AAR_STATUS_STATUS_Pos) </span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: AAR_ENABLE */</span><span class="preprocessor"></span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">/* Description: Enable AAR */</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">/* Bits 1..0 : Enable or disable AAR */</span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae6f6bd5bfe42e2e33da9fe705143fc95">   98</a></span>&#160;<span class="preprocessor">#define AAR_ENABLE_ENABLE_Pos (0UL) </span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a897eee963aa59d8c59c69487c6d7efc8">   99</a></span>&#160;<span class="preprocessor">#define AAR_ENABLE_ENABLE_Msk (0x3UL &lt;&lt; AAR_ENABLE_ENABLE_Pos) </span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9c97677ea97fcef6b32be6703e572c9b">  100</a></span>&#160;<span class="preprocessor">#define AAR_ENABLE_ENABLE_Disabled (0UL) </span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8b3cde71ce057a23a798f74caeadc03e">  101</a></span>&#160;<span class="preprocessor">#define AAR_ENABLE_ENABLE_Enabled (3UL) </span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: AAR_NIRK */</span><span class="preprocessor"></span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">/* Description: Number of IRKs */</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">/* Bits 4..0 : Number of Identity root keys available in the IRK data structure */</span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a00196097e75d5af4f901b113a42f6816">  107</a></span>&#160;<span class="preprocessor">#define AAR_NIRK_NIRK_Pos (0UL) </span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6908eda3e6f7ef3b93fb59e143b210c5">  108</a></span>&#160;<span class="preprocessor">#define AAR_NIRK_NIRK_Msk (0x1FUL &lt;&lt; AAR_NIRK_NIRK_Pos) </span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: AAR_IRKPTR */</span><span class="preprocessor"></span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment">/* Description: Pointer to IRK data structure */</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">/* Bits 31..0 : Pointer to the IRK data structure */</span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9cb196f024f2f9db89973b0d27cab7cb">  114</a></span>&#160;<span class="preprocessor">#define AAR_IRKPTR_IRKPTR_Pos (0UL) </span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac9cf4d35cabf788d6edfc16b1369093f">  115</a></span>&#160;<span class="preprocessor">#define AAR_IRKPTR_IRKPTR_Msk (0xFFFFFFFFUL &lt;&lt; AAR_IRKPTR_IRKPTR_Pos) </span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: AAR_ADDRPTR */</span><span class="preprocessor"></span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment">/* Description: Pointer to the resolvable address */</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">/* Bits 31..0 : Pointer to the resolvable address (6-bytes) */</span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a79239531b9a45aaafe53368e50941ffd">  121</a></span>&#160;<span class="preprocessor">#define AAR_ADDRPTR_ADDRPTR_Pos (0UL) </span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af5483319672b381add47b7ed42891a78">  122</a></span>&#160;<span class="preprocessor">#define AAR_ADDRPTR_ADDRPTR_Msk (0xFFFFFFFFUL &lt;&lt; AAR_ADDRPTR_ADDRPTR_Pos) </span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: AAR_SCRATCHPTR */</span><span class="preprocessor"></span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment">/* Description: Pointer to data area used for temporary storage */</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment">/* Bits 31..0 : Pointer to a scratch data area used for temporary storage during resolution.A space of minimum 3 bytes must be reserved. */</span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a88b98d33317b8050e0c299b046fd5c8f">  128</a></span>&#160;<span class="preprocessor">#define AAR_SCRATCHPTR_SCRATCHPTR_Pos (0UL) </span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7f27ac8870854100d671ec30b43c7c42">  129</a></span>&#160;<span class="preprocessor">#define AAR_SCRATCHPTR_SCRATCHPTR_Msk (0xFFFFFFFFUL &lt;&lt; AAR_SCRATCHPTR_SCRATCHPTR_Pos) </span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor"></span><span class="comment">/* Peripheral: ACL */</span><span class="preprocessor"></span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">/* Description: Access control lists */</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment">/* Register: ACL_DISABLEINDEBUG */</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">/* Description: Disable all ACL protection mechanisms for regions while in debug mode */</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment">/* Bit 0 : Disable the protection mechanism for regions while in debug mode. */</span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a555a2a567cd35bab2f128bda57a9fecc">  139</a></span>&#160;<span class="preprocessor">#define ACL_DISABLEINDEBUG_DISABLEINDEBUG_Pos (0UL) </span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2f012415d4601f1e29c1803daa0c4d33">  140</a></span>&#160;<span class="preprocessor">#define ACL_DISABLEINDEBUG_DISABLEINDEBUG_Msk (0x1UL &lt;&lt; ACL_DISABLEINDEBUG_DISABLEINDEBUG_Pos) </span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#accf8289ca9c25b236d64c9ec0e7edea4">  141</a></span>&#160;<span class="preprocessor">#define ACL_DISABLEINDEBUG_DISABLEINDEBUG_Enabled (0UL) </span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4204bacdf7368ff74ce4c5c9b52ea2a7">  142</a></span>&#160;<span class="preprocessor">#define ACL_DISABLEINDEBUG_DISABLEINDEBUG_Disabled (1UL) </span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: ACL_ACL_ADDR */</span><span class="preprocessor"></span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment">/* Description: Description cluster[0]:  Configure the word-aligned start address of region 0 to protect */</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment">/* Bits 31..0 : Valid word-aligned start address of region 0 to protect. Address must point to a flash page boundary. */</span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6db26041c42deddc4436cf75ed59bf40">  148</a></span>&#160;<span class="preprocessor">#define ACL_ACL_ADDR_ADDR_Pos (0UL) </span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a667389cf8e4c412976ad95897ea5ed32">  149</a></span>&#160;<span class="preprocessor">#define ACL_ACL_ADDR_ADDR_Msk (0xFFFFFFFFUL &lt;&lt; ACL_ACL_ADDR_ADDR_Pos) </span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: ACL_ACL_SIZE */</span><span class="preprocessor"></span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment">/* Description: Description cluster[0]:  Size of region to protect counting from address ACL[0].ADDR. Write &#39;0&#39; as no effect. */</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">/* Bits 31..0 : Size of flash region 0 in bytes. Must be a multiple of the flash page size. */</span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aaf96ff95c0d952e55eaa73792b3b97b8">  155</a></span>&#160;<span class="preprocessor">#define ACL_ACL_SIZE_SIZE_Pos (0UL) </span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a12c77e9f31d62c04fc8b22bc2d4b30ed">  156</a></span>&#160;<span class="preprocessor">#define ACL_ACL_SIZE_SIZE_Msk (0xFFFFFFFFUL &lt;&lt; ACL_ACL_SIZE_SIZE_Pos) </span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: ACL_ACL_PERM */</span><span class="preprocessor"></span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment">/* Description: Description cluster[0]:  Access permissions for region 0 as defined by start address ACL[0].ADDR and size ACL[0].SIZE */</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment">/* Bit 2 : Configure read permissions for region 0. Write &#39;0&#39; has no effect. */</span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa8f8a59cad6195575b6160bbb76148d7">  162</a></span>&#160;<span class="preprocessor">#define ACL_ACL_PERM_READ_Pos (2UL) </span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3b7b107ae9d6c814889a28d30fd00c3b">  163</a></span>&#160;<span class="preprocessor">#define ACL_ACL_PERM_READ_Msk (0x1UL &lt;&lt; ACL_ACL_PERM_READ_Pos) </span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a010ccf49c49d9cb0b07101e0b6c4692f">  164</a></span>&#160;<span class="preprocessor">#define ACL_ACL_PERM_READ_Enable (0UL) </span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4af5ccba51ee98fc8b3be77047c7fa07">  165</a></span>&#160;<span class="preprocessor">#define ACL_ACL_PERM_READ_Disable (1UL) </span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Configure write and erase permissions for region 0. Write &#39;0&#39; has no effect. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7d88a50982635652bff17418708215c9">  168</a></span>&#160;<span class="preprocessor">#define ACL_ACL_PERM_WRITE_Pos (1UL) </span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae637dd099b98ece9d3b6afe6f5fe1400">  169</a></span>&#160;<span class="preprocessor">#define ACL_ACL_PERM_WRITE_Msk (0x1UL &lt;&lt; ACL_ACL_PERM_WRITE_Pos) </span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6aad24179b4da95ddee08115165b052d">  170</a></span>&#160;<span class="preprocessor">#define ACL_ACL_PERM_WRITE_Enable (0UL) </span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac2f41592dfc918f4df0e3b4b8399a60d">  171</a></span>&#160;<span class="preprocessor">#define ACL_ACL_PERM_WRITE_Disable (1UL) </span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor"></span><span class="comment">/* Peripheral: CCM */</span><span class="preprocessor"></span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment">/* Description: AES CCM Mode Encryption */</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment">/* Register: CCM_SHORTS */</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment">/* Description: Shortcut register */</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment">/* Bit 0 : Shortcut between ENDKSGEN event and CRYPT task */</span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa4bd2372edcd5a35916324586722007e">  181</a></span>&#160;<span class="preprocessor">#define CCM_SHORTS_ENDKSGEN_CRYPT_Pos (0UL) </span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8349eb2ea46e4030a1cec7b77b5606a8">  182</a></span>&#160;<span class="preprocessor">#define CCM_SHORTS_ENDKSGEN_CRYPT_Msk (0x1UL &lt;&lt; CCM_SHORTS_ENDKSGEN_CRYPT_Pos) </span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6b57bdd16d93358ef5921973a8624c7d">  183</a></span>&#160;<span class="preprocessor">#define CCM_SHORTS_ENDKSGEN_CRYPT_Disabled (0UL) </span></div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0b776a8a73a5a54afc35104b1e9be0df">  184</a></span>&#160;<span class="preprocessor">#define CCM_SHORTS_ENDKSGEN_CRYPT_Enabled (1UL) </span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: CCM_INTENSET */</span><span class="preprocessor"></span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment">/* Description: Enable interrupt */</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment">/* Bit 2 : Write &#39;1&#39; to Enable interrupt for ERROR event */</span></div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad98ba581b849a8cd4b84223184bda24f">  190</a></span>&#160;<span class="preprocessor">#define CCM_INTENSET_ERROR_Pos (2UL) </span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af0914c24448373fd82d827edf0f2f880">  191</a></span>&#160;<span class="preprocessor">#define CCM_INTENSET_ERROR_Msk (0x1UL &lt;&lt; CCM_INTENSET_ERROR_Pos) </span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a76c09e8f413124501220bb5b477b9a7e">  192</a></span>&#160;<span class="preprocessor">#define CCM_INTENSET_ERROR_Disabled (0UL) </span></div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aebafdb27efa69210090208f9858610fa">  193</a></span>&#160;<span class="preprocessor">#define CCM_INTENSET_ERROR_Enabled (1UL) </span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ade3862ac51227a7101e495d89a35517b">  194</a></span>&#160;<span class="preprocessor">#define CCM_INTENSET_ERROR_Set (1UL) </span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Write &#39;1&#39; to Enable interrupt for ENDCRYPT event */</span><span class="preprocessor"></span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac4273106f5893d2ce55f6a1d69697c40">  197</a></span>&#160;<span class="preprocessor">#define CCM_INTENSET_ENDCRYPT_Pos (1UL) </span></div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa6d2f4c951f361227a49398a6ddf12d0">  198</a></span>&#160;<span class="preprocessor">#define CCM_INTENSET_ENDCRYPT_Msk (0x1UL &lt;&lt; CCM_INTENSET_ENDCRYPT_Pos) </span></div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aca61f2f8478bc2922168ff4723dd810e">  199</a></span>&#160;<span class="preprocessor">#define CCM_INTENSET_ENDCRYPT_Disabled (0UL) </span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8e6caf7c2e6145e139c64aec6740d5e9">  200</a></span>&#160;<span class="preprocessor">#define CCM_INTENSET_ENDCRYPT_Enabled (1UL) </span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad71f56224293bdcc37565b192e7b607d">  201</a></span>&#160;<span class="preprocessor">#define CCM_INTENSET_ENDCRYPT_Set (1UL) </span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Write &#39;1&#39; to Enable interrupt for ENDKSGEN event */</span><span class="preprocessor"></span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8e32a7740f5d39b39d3419bda8cacce8">  204</a></span>&#160;<span class="preprocessor">#define CCM_INTENSET_ENDKSGEN_Pos (0UL) </span></div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aec98dc1d65d77b49401d607b8e723376">  205</a></span>&#160;<span class="preprocessor">#define CCM_INTENSET_ENDKSGEN_Msk (0x1UL &lt;&lt; CCM_INTENSET_ENDKSGEN_Pos) </span></div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6fa8def87c1e44794669065f1d0bdfdf">  206</a></span>&#160;<span class="preprocessor">#define CCM_INTENSET_ENDKSGEN_Disabled (0UL) </span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3d24d3b168822f149b4d82a82335df79">  207</a></span>&#160;<span class="preprocessor">#define CCM_INTENSET_ENDKSGEN_Enabled (1UL) </span></div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af50bd5cf40a5d19081acafb759a8a9d8">  208</a></span>&#160;<span class="preprocessor">#define CCM_INTENSET_ENDKSGEN_Set (1UL) </span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: CCM_INTENCLR */</span><span class="preprocessor"></span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment">/* Description: Disable interrupt */</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment">/* Bit 2 : Write &#39;1&#39; to Disable interrupt for ERROR event */</span></div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a44f3febb00073be4bcf0073bde2afc34">  214</a></span>&#160;<span class="preprocessor">#define CCM_INTENCLR_ERROR_Pos (2UL) </span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a58955535664bc59a73f5d9e4bdf371f8">  215</a></span>&#160;<span class="preprocessor">#define CCM_INTENCLR_ERROR_Msk (0x1UL &lt;&lt; CCM_INTENCLR_ERROR_Pos) </span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aabe652c6a5d1614b13c80a7e4855f744">  216</a></span>&#160;<span class="preprocessor">#define CCM_INTENCLR_ERROR_Disabled (0UL) </span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3f36d88adacc86c214b816516ca1d565">  217</a></span>&#160;<span class="preprocessor">#define CCM_INTENCLR_ERROR_Enabled (1UL) </span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4bfdff75f17aa0a99d64b73052f17f76">  218</a></span>&#160;<span class="preprocessor">#define CCM_INTENCLR_ERROR_Clear (1UL) </span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Write &#39;1&#39; to Disable interrupt for ENDCRYPT event */</span><span class="preprocessor"></span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a247bc8e70c6c0323ea71236f6779892e">  221</a></span>&#160;<span class="preprocessor">#define CCM_INTENCLR_ENDCRYPT_Pos (1UL) </span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad3e4049af1fbe3ab47a524714bc7d824">  222</a></span>&#160;<span class="preprocessor">#define CCM_INTENCLR_ENDCRYPT_Msk (0x1UL &lt;&lt; CCM_INTENCLR_ENDCRYPT_Pos) </span></div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a033144ef1db9e73e19c7ad725f37c201">  223</a></span>&#160;<span class="preprocessor">#define CCM_INTENCLR_ENDCRYPT_Disabled (0UL) </span></div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a88da571e22c47761ac445481309e7680">  224</a></span>&#160;<span class="preprocessor">#define CCM_INTENCLR_ENDCRYPT_Enabled (1UL) </span></div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad6fce54ddb7f8864faa28590826f1490">  225</a></span>&#160;<span class="preprocessor">#define CCM_INTENCLR_ENDCRYPT_Clear (1UL) </span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Write &#39;1&#39; to Disable interrupt for ENDKSGEN event */</span><span class="preprocessor"></span></div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac0f7e62d87c6a4e0c4fb5b232d0eefc3">  228</a></span>&#160;<span class="preprocessor">#define CCM_INTENCLR_ENDKSGEN_Pos (0UL) </span></div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9a876467122399199899b65de56bfc37">  229</a></span>&#160;<span class="preprocessor">#define CCM_INTENCLR_ENDKSGEN_Msk (0x1UL &lt;&lt; CCM_INTENCLR_ENDKSGEN_Pos) </span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a707944057eee40037c5c8e3195d9d9aa">  230</a></span>&#160;<span class="preprocessor">#define CCM_INTENCLR_ENDKSGEN_Disabled (0UL) </span></div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a035bf1e4d0a66708c7c33ea1dcf1e4c4">  231</a></span>&#160;<span class="preprocessor">#define CCM_INTENCLR_ENDKSGEN_Enabled (1UL) </span></div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7823f2877c811bba6c95f34afd4062fe">  232</a></span>&#160;<span class="preprocessor">#define CCM_INTENCLR_ENDKSGEN_Clear (1UL) </span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: CCM_MICSTATUS */</span><span class="preprocessor"></span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment">/* Description: MIC check result */</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment">/* Bit 0 : The result of the MIC check performed during the previous decryption operation */</span></div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aec9e2f7062f577d94b37a90c271e945e">  238</a></span>&#160;<span class="preprocessor">#define CCM_MICSTATUS_MICSTATUS_Pos (0UL) </span></div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1d5e187922be89bfa8c71d065dc1227f">  239</a></span>&#160;<span class="preprocessor">#define CCM_MICSTATUS_MICSTATUS_Msk (0x1UL &lt;&lt; CCM_MICSTATUS_MICSTATUS_Pos) </span></div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad683176daa9d4a005b61ba027c17ed27">  240</a></span>&#160;<span class="preprocessor">#define CCM_MICSTATUS_MICSTATUS_CheckFailed (0UL) </span></div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad221cdd5b07bc4efd826a37ce13d7642">  241</a></span>&#160;<span class="preprocessor">#define CCM_MICSTATUS_MICSTATUS_CheckPassed (1UL) </span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: CCM_ENABLE */</span><span class="preprocessor"></span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="comment">/* Description: Enable */</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment">/* Bits 1..0 : Enable or disable CCM */</span></div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af2f76d8a8ab929d1369fe39a8842a625">  247</a></span>&#160;<span class="preprocessor">#define CCM_ENABLE_ENABLE_Pos (0UL) </span></div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abf47b77ce723ba1b1a88049f2c254ae4">  248</a></span>&#160;<span class="preprocessor">#define CCM_ENABLE_ENABLE_Msk (0x3UL &lt;&lt; CCM_ENABLE_ENABLE_Pos) </span></div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af08149f4e813673eba1df970647d1ddc">  249</a></span>&#160;<span class="preprocessor">#define CCM_ENABLE_ENABLE_Disabled (0UL) </span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a83b8dd07d035cb4174e1a17cc6147192">  250</a></span>&#160;<span class="preprocessor">#define CCM_ENABLE_ENABLE_Enabled (2UL) </span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: CCM_MODE */</span><span class="preprocessor"></span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment">/* Description: Operation mode */</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="comment">/* Bit 24 : Packet length configuration */</span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a44b1837d4215db45939840f9504f9812">  256</a></span>&#160;<span class="preprocessor">#define CCM_MODE_LENGTH_Pos (24UL) </span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9797e31253a00c052fe7632947b597c0">  257</a></span>&#160;<span class="preprocessor">#define CCM_MODE_LENGTH_Msk (0x1UL &lt;&lt; CCM_MODE_LENGTH_Pos) </span></div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aeea7f54754b9cc5cac57ea82791ac60f">  258</a></span>&#160;<span class="preprocessor">#define CCM_MODE_LENGTH_Default (0UL) </span></div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae585b04e95c4bb78334862dd5e445256">  259</a></span>&#160;<span class="preprocessor">#define CCM_MODE_LENGTH_Extended (1UL) </span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 17..16 : Radio data rate that the CCM shall run synchronous with */</span><span class="preprocessor"></span></div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ada0ff17a0a8ff0dd19da4010ea2f7b9f">  262</a></span>&#160;<span class="preprocessor">#define CCM_MODE_DATARATE_Pos (16UL) </span></div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afe6089cb6c5a2fa4887025d02486fc1c">  263</a></span>&#160;<span class="preprocessor">#define CCM_MODE_DATARATE_Msk (0x3UL &lt;&lt; CCM_MODE_DATARATE_Pos) </span></div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a62452cc8d18efb7b02b450749dfb4923">  264</a></span>&#160;<span class="preprocessor">#define CCM_MODE_DATARATE_1Mbit (0UL) </span></div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac32c5800de9b07def4a62d524ef01f7e">  265</a></span>&#160;<span class="preprocessor">#define CCM_MODE_DATARATE_2Mbit (1UL) </span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acc46a7cfe11c0459e90533bedaf94853">  266</a></span>&#160;<span class="preprocessor">#define CCM_MODE_DATARATE_125Kbps (2UL) </span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7259f6c3a6e98844e082bc8a2946a7b0">  267</a></span>&#160;<span class="preprocessor">#define CCM_MODE_DATARATE_500Kbps (3UL) </span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : The mode of operation to be used. The settings in this register apply whenever either the KSGEN or CRYPT tasks are triggered. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3e8bdd2988c60fc9a87fd4d5616a308d">  270</a></span>&#160;<span class="preprocessor">#define CCM_MODE_MODE_Pos (0UL) </span></div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acae346ec649185a8261a74489ee3d1e5">  271</a></span>&#160;<span class="preprocessor">#define CCM_MODE_MODE_Msk (0x1UL &lt;&lt; CCM_MODE_MODE_Pos) </span></div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa711f62207c0966f0d86e61cc1be0287">  272</a></span>&#160;<span class="preprocessor">#define CCM_MODE_MODE_Encryption (0UL) </span></div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3adc85085900eef81da1018da2d9ea22">  273</a></span>&#160;<span class="preprocessor">#define CCM_MODE_MODE_Decryption (1UL) </span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: CCM_CNFPTR */</span><span class="preprocessor"></span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="comment">/* Description: Pointer to data structure holding AES key and NONCE vector */</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="comment">/* Bits 31..0 : Pointer to the data structure holding the AES key and the CCM NONCE vector (see Table 1 CCM data structure overview) */</span></div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac905cd49403b752efb50e28d37775adc">  279</a></span>&#160;<span class="preprocessor">#define CCM_CNFPTR_CNFPTR_Pos (0UL) </span></div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab18e72bb658e291220bd67f10af7e0e9">  280</a></span>&#160;<span class="preprocessor">#define CCM_CNFPTR_CNFPTR_Msk (0xFFFFFFFFUL &lt;&lt; CCM_CNFPTR_CNFPTR_Pos) </span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: CCM_INPTR */</span><span class="preprocessor"></span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="comment">/* Description: Input pointer */</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment">/* Bits 31..0 : Input pointer */</span></div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0814fad2adffd2167ad3abfe1e94bcb0">  286</a></span>&#160;<span class="preprocessor">#define CCM_INPTR_INPTR_Pos (0UL) </span></div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af5c4f7a9841735b8a29f81cbc23463ac">  287</a></span>&#160;<span class="preprocessor">#define CCM_INPTR_INPTR_Msk (0xFFFFFFFFUL &lt;&lt; CCM_INPTR_INPTR_Pos) </span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: CCM_OUTPTR */</span><span class="preprocessor"></span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="comment">/* Description: Output pointer */</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment">/* Bits 31..0 : Output pointer */</span></div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adfe85c5f3ff9ef8be6af02f070ed3f93">  293</a></span>&#160;<span class="preprocessor">#define CCM_OUTPTR_OUTPTR_Pos (0UL) </span></div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a25688400a3b5cd78b05850721bf84ddb">  294</a></span>&#160;<span class="preprocessor">#define CCM_OUTPTR_OUTPTR_Msk (0xFFFFFFFFUL &lt;&lt; CCM_OUTPTR_OUTPTR_Pos) </span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: CCM_SCRATCHPTR */</span><span class="preprocessor"></span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment">/* Description: Pointer to data area used for temporary storage */</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment">/* Bits 31..0 : Pointer to a scratch data area used for temporary storage during key-stream generation, MIC generation and encryption/decryption. */</span></div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac52816834e2fa398e714c439a4e51a00">  300</a></span>&#160;<span class="preprocessor">#define CCM_SCRATCHPTR_SCRATCHPTR_Pos (0UL) </span></div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afdd0b8be86bd42b7ca929e6d0785f0e6">  301</a></span>&#160;<span class="preprocessor">#define CCM_SCRATCHPTR_SCRATCHPTR_Msk (0xFFFFFFFFUL &lt;&lt; CCM_SCRATCHPTR_SCRATCHPTR_Pos) </span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: CCM_MAXPACKETSIZE */</span><span class="preprocessor"></span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment">/* Description: Length of key-stream generated when MODE.LENGTH = Extended. */</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="comment">/* Bits 7..0 : Length of key-stream generated when MODE.LENGTH = Extended. This value must be greater or equal to the subsequent packet to be encrypted/decrypted. */</span></div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae34dc687f4af31ee3e9d71a529326df1">  307</a></span>&#160;<span class="preprocessor">#define CCM_MAXPACKETSIZE_MAXPACKETSIZE_Pos (0UL) </span></div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2dce77fc3ecf17669d36665e01431818">  308</a></span>&#160;<span class="preprocessor">#define CCM_MAXPACKETSIZE_MAXPACKETSIZE_Msk (0xFFUL &lt;&lt; CCM_MAXPACKETSIZE_MAXPACKETSIZE_Pos) </span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: CCM_RATEOVERRIDE */</span><span class="preprocessor"></span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="comment">/* Description: Data rate override setting. */</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment">/* Bits 1..0 : Data rate override setting. */</span></div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a79c5feaebdb9ec1fc41c74da4c603f68">  314</a></span>&#160;<span class="preprocessor">#define CCM_RATEOVERRIDE_RATEOVERRIDE_Pos (0UL) </span></div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a50fab6019432aa82fee90e04a4ac0269">  315</a></span>&#160;<span class="preprocessor">#define CCM_RATEOVERRIDE_RATEOVERRIDE_Msk (0x3UL &lt;&lt; CCM_RATEOVERRIDE_RATEOVERRIDE_Pos) </span></div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a57752ef4bae969de9c54135f25c9e86f">  316</a></span>&#160;<span class="preprocessor">#define CCM_RATEOVERRIDE_RATEOVERRIDE_1Mbit (0UL) </span></div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad5626bf60cacbf9d946700173a5c052f">  317</a></span>&#160;<span class="preprocessor">#define CCM_RATEOVERRIDE_RATEOVERRIDE_2Mbit (1UL) </span></div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac298ef5832906e0e2e7e3ba340efc56b">  318</a></span>&#160;<span class="preprocessor">#define CCM_RATEOVERRIDE_RATEOVERRIDE_125Kbps (2UL) </span></div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a080ac77bda80372f219a824f8af4d22f">  319</a></span>&#160;<span class="preprocessor">#define CCM_RATEOVERRIDE_RATEOVERRIDE_500Kbps (3UL) </span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor"></span><span class="comment">/* Peripheral: CLOCK */</span><span class="preprocessor"></span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="comment">/* Description: Clock control */</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment">/* Register: CLOCK_INTENSET */</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment">/* Description: Enable interrupt */</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment">/* Bit 4 : Write &#39;1&#39; to Enable interrupt for CTTO event */</span></div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2656706169e9ff17ef79ffb61eb14381">  329</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENSET_CTTO_Pos (4UL) </span></div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1256e8ed739811d076ae256706dfc996">  330</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENSET_CTTO_Msk (0x1UL &lt;&lt; CLOCK_INTENSET_CTTO_Pos) </span></div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a99cfd50b7dd5dbd7d5d9b8534700e59f">  331</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENSET_CTTO_Disabled (0UL) </span></div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a36df28c8ca2c07d90e7f6c35304c08f7">  332</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENSET_CTTO_Enabled (1UL) </span></div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1cf61ba144ece8f30adf443d476fe960">  333</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENSET_CTTO_Set (1UL) </span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 3 : Write &#39;1&#39; to Enable interrupt for DONE event */</span><span class="preprocessor"></span></div><div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aae5489bee8d17ae1d13e3fd602494e2f">  336</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENSET_DONE_Pos (3UL) </span></div><div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afca2ccdc621c034e879110610034ba32">  337</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENSET_DONE_Msk (0x1UL &lt;&lt; CLOCK_INTENSET_DONE_Pos) </span></div><div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afdbc97dadc9a764282533d0f26b0ff5e">  338</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENSET_DONE_Disabled (0UL) </span></div><div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9980d8797395639f0f3c0e8627c625a3">  339</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENSET_DONE_Enabled (1UL) </span></div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9b1f732c1ed83d1847bf0dae66e9582b">  340</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENSET_DONE_Set (1UL) </span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Write &#39;1&#39; to Enable interrupt for LFCLKSTARTED event */</span><span class="preprocessor"></span></div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae79c9d2291270757c07a5fc708bd74b9">  343</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENSET_LFCLKSTARTED_Pos (1UL) </span></div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6d84f401002c9370ff916f65472d7978">  344</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENSET_LFCLKSTARTED_Msk (0x1UL &lt;&lt; CLOCK_INTENSET_LFCLKSTARTED_Pos) </span></div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a462b3ec49e8a66e9dd3c1d78c97a69a6">  345</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENSET_LFCLKSTARTED_Disabled (0UL) </span></div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab695f63555689544c49d2fafec6e4f3d">  346</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENSET_LFCLKSTARTED_Enabled (1UL) </span></div><div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a305af779d6b041348b13e817bb929a6b">  347</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENSET_LFCLKSTARTED_Set (1UL) </span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Write &#39;1&#39; to Enable interrupt for HFCLKSTARTED event */</span><span class="preprocessor"></span></div><div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab5d78998b1de021c23d23f0ff767d1ab">  350</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENSET_HFCLKSTARTED_Pos (0UL) </span></div><div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a09404a87c1f5b5c4aacdcd8b1f8f7ba8">  351</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENSET_HFCLKSTARTED_Msk (0x1UL &lt;&lt; CLOCK_INTENSET_HFCLKSTARTED_Pos) </span></div><div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a42e31a73a65bd838e5534b5877d264c1">  352</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENSET_HFCLKSTARTED_Disabled (0UL) </span></div><div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af234560d793c74ae9b25f1a26c3c4205">  353</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENSET_HFCLKSTARTED_Enabled (1UL) </span></div><div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac26bdc5e6e342a103ceb0ba1662a6bba">  354</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENSET_HFCLKSTARTED_Set (1UL) </span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: CLOCK_INTENCLR */</span><span class="preprocessor"></span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="comment">/* Description: Disable interrupt */</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="comment">/* Bit 4 : Write &#39;1&#39; to Disable interrupt for CTTO event */</span></div><div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aaaeab91f173105e469c0e63a3d3bd723">  360</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENCLR_CTTO_Pos (4UL) </span></div><div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af7c48ef588773a49a5efecd2508c21e1">  361</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENCLR_CTTO_Msk (0x1UL &lt;&lt; CLOCK_INTENCLR_CTTO_Pos) </span></div><div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aad6f8e740e9dc6b7ad5787873f99b3d0">  362</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENCLR_CTTO_Disabled (0UL) </span></div><div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a25eff1162be20bc847e22e50351edf6c">  363</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENCLR_CTTO_Enabled (1UL) </span></div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a58b5458f645edb71c2b3a8c28dbe3e10">  364</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENCLR_CTTO_Clear (1UL) </span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 3 : Write &#39;1&#39; to Disable interrupt for DONE event */</span><span class="preprocessor"></span></div><div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5afad55901ba33b4e0d1f1e2df40ea23">  367</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENCLR_DONE_Pos (3UL) </span></div><div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0d72b65e20a3aef85a1af4cbf3266fcb">  368</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENCLR_DONE_Msk (0x1UL &lt;&lt; CLOCK_INTENCLR_DONE_Pos) </span></div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0aa52dc6923bbdab26e216b520f45adf">  369</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENCLR_DONE_Disabled (0UL) </span></div><div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ace3a96b95521b40510c542efab2e5a35">  370</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENCLR_DONE_Enabled (1UL) </span></div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af568631564517dc704b41304669b68f4">  371</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENCLR_DONE_Clear (1UL) </span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Write &#39;1&#39; to Disable interrupt for LFCLKSTARTED event */</span><span class="preprocessor"></span></div><div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aecf3cd7c63f89153779805fc89b96993">  374</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENCLR_LFCLKSTARTED_Pos (1UL) </span></div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a99cc5ea22e9847cf2410c7abdefed65c">  375</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENCLR_LFCLKSTARTED_Msk (0x1UL &lt;&lt; CLOCK_INTENCLR_LFCLKSTARTED_Pos) </span></div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa5917406f57f9aab549b5ec5dba9961f">  376</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENCLR_LFCLKSTARTED_Disabled (0UL) </span></div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af1c1a12aa8c75a2f8600a7e5081b768d">  377</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENCLR_LFCLKSTARTED_Enabled (1UL) </span></div><div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae6c9366add9ac59effd5131b35803b66">  378</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENCLR_LFCLKSTARTED_Clear (1UL) </span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Write &#39;1&#39; to Disable interrupt for HFCLKSTARTED event */</span><span class="preprocessor"></span></div><div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4e48b0dc367a438a3a134ca957557573">  381</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENCLR_HFCLKSTARTED_Pos (0UL) </span></div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a963b913fb7430c696e41385f4c6a899d">  382</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENCLR_HFCLKSTARTED_Msk (0x1UL &lt;&lt; CLOCK_INTENCLR_HFCLKSTARTED_Pos) </span></div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a914ecc6b42f1559f39362cc73f199e26">  383</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENCLR_HFCLKSTARTED_Disabled (0UL) </span></div><div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a14d41580e4bd96bf4cdd22377e9245f1">  384</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENCLR_HFCLKSTARTED_Enabled (1UL) </span></div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8be99ab25f103b5699c0e43752307599">  385</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENCLR_HFCLKSTARTED_Clear (1UL) </span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: CLOCK_HFCLKRUN */</span><span class="preprocessor"></span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="comment">/* Description: Status indicating that HFCLKSTART task has been triggered */</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="comment">/* Bit 0 : HFCLKSTART task triggered or not */</span></div><div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1ae23d5001e0d4ac0f134a0fde6ce9fb">  391</a></span>&#160;<span class="preprocessor">#define CLOCK_HFCLKRUN_STATUS_Pos (0UL) </span></div><div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af9f0f4bdbebea797459eac3fd5966b69">  392</a></span>&#160;<span class="preprocessor">#define CLOCK_HFCLKRUN_STATUS_Msk (0x1UL &lt;&lt; CLOCK_HFCLKRUN_STATUS_Pos) </span></div><div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a540f732c510699f6d87ce51a6d7c1269">  393</a></span>&#160;<span class="preprocessor">#define CLOCK_HFCLKRUN_STATUS_NotTriggered (0UL) </span></div><div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6f927c92f25d23cf07c328c885cc13bf">  394</a></span>&#160;<span class="preprocessor">#define CLOCK_HFCLKRUN_STATUS_Triggered (1UL) </span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: CLOCK_HFCLKSTAT */</span><span class="preprocessor"></span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="comment">/* Description: HFCLK status */</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="comment">/* Bit 16 : HFCLK state */</span></div><div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8f1514f270b8178be08aa104d57e0ea6">  400</a></span>&#160;<span class="preprocessor">#define CLOCK_HFCLKSTAT_STATE_Pos (16UL) </span></div><div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a801b976dc1a96cf4dd45dc8f738b67b5">  401</a></span>&#160;<span class="preprocessor">#define CLOCK_HFCLKSTAT_STATE_Msk (0x1UL &lt;&lt; CLOCK_HFCLKSTAT_STATE_Pos) </span></div><div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a39d3d85e4212ce4a8193a962a115b13e">  402</a></span>&#160;<span class="preprocessor">#define CLOCK_HFCLKSTAT_STATE_NotRunning (0UL) </span></div><div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad6d806a9cf6500a7c2a7a0c4a3fc9e3b">  403</a></span>&#160;<span class="preprocessor">#define CLOCK_HFCLKSTAT_STATE_Running (1UL) </span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Source of HFCLK */</span><span class="preprocessor"></span></div><div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2979bde429eba949a45dbbf98c8914d3">  406</a></span>&#160;<span class="preprocessor">#define CLOCK_HFCLKSTAT_SRC_Pos (0UL) </span></div><div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6385ac69a89a70f4da8f809f464ae2a6">  407</a></span>&#160;<span class="preprocessor">#define CLOCK_HFCLKSTAT_SRC_Msk (0x1UL &lt;&lt; CLOCK_HFCLKSTAT_SRC_Pos) </span></div><div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa1c210be11999e80be0a7d5ac72cd5ea">  408</a></span>&#160;<span class="preprocessor">#define CLOCK_HFCLKSTAT_SRC_RC (0UL) </span></div><div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a426bfe13bc822054f063f889c8a216a0">  409</a></span>&#160;<span class="preprocessor">#define CLOCK_HFCLKSTAT_SRC_Xtal (1UL) </span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: CLOCK_LFCLKRUN */</span><span class="preprocessor"></span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="comment">/* Description: Status indicating that LFCLKSTART task has been triggered */</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="comment">/* Bit 0 : LFCLKSTART task triggered or not */</span></div><div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a14527764c8239fdb9893985fa1817e7b">  415</a></span>&#160;<span class="preprocessor">#define CLOCK_LFCLKRUN_STATUS_Pos (0UL) </span></div><div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a31dcc923bfba8e318d9600b4398beb7c">  416</a></span>&#160;<span class="preprocessor">#define CLOCK_LFCLKRUN_STATUS_Msk (0x1UL &lt;&lt; CLOCK_LFCLKRUN_STATUS_Pos) </span></div><div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1c3ca66b90e27cacdce17183f884f524">  417</a></span>&#160;<span class="preprocessor">#define CLOCK_LFCLKRUN_STATUS_NotTriggered (0UL) </span></div><div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adb8be8c26c6f4017569c7e6debab6359">  418</a></span>&#160;<span class="preprocessor">#define CLOCK_LFCLKRUN_STATUS_Triggered (1UL) </span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: CLOCK_LFCLKSTAT */</span><span class="preprocessor"></span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="comment">/* Description: LFCLK status */</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="comment">/* Bit 16 : LFCLK state */</span></div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae0ffb4bea2baf403aa6659c8e6640753">  424</a></span>&#160;<span class="preprocessor">#define CLOCK_LFCLKSTAT_STATE_Pos (16UL) </span></div><div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afc3bc4ed11e2eb9e1d5c6b82ff978602">  425</a></span>&#160;<span class="preprocessor">#define CLOCK_LFCLKSTAT_STATE_Msk (0x1UL &lt;&lt; CLOCK_LFCLKSTAT_STATE_Pos) </span></div><div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aafff1b96ce3a388ebaf4c6df7cb077d3">  426</a></span>&#160;<span class="preprocessor">#define CLOCK_LFCLKSTAT_STATE_NotRunning (0UL) </span></div><div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ace0d9986b0cf0bf83e90c78ef1c7e19c">  427</a></span>&#160;<span class="preprocessor">#define CLOCK_LFCLKSTAT_STATE_Running (1UL) </span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 1..0 : Source of LFCLK */</span><span class="preprocessor"></span></div><div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a19451c8fcaf84fbe51e28952724de147">  430</a></span>&#160;<span class="preprocessor">#define CLOCK_LFCLKSTAT_SRC_Pos (0UL) </span></div><div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa94e3bfa818cf03785eaa5a295acec9b">  431</a></span>&#160;<span class="preprocessor">#define CLOCK_LFCLKSTAT_SRC_Msk (0x3UL &lt;&lt; CLOCK_LFCLKSTAT_SRC_Pos) </span></div><div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a72962d6e2f7d4e1e6997d5e339541138">  432</a></span>&#160;<span class="preprocessor">#define CLOCK_LFCLKSTAT_SRC_RC (0UL) </span></div><div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abfcd56119a1f08c012fb23dee6b12da7">  433</a></span>&#160;<span class="preprocessor">#define CLOCK_LFCLKSTAT_SRC_Xtal (1UL) </span></div><div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9a36ee3bbb655cd689055b7ae43ed3c9">  434</a></span>&#160;<span class="preprocessor">#define CLOCK_LFCLKSTAT_SRC_Synth (2UL) </span></div><div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4f9ce1529da0837157a34fb6dad23efe">  435</a></span>&#160;<span class="preprocessor">#define CLOCK_LFCLKSTAT_SRC_LFULP (3UL) </span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: CLOCK_LFCLKSRCCOPY */</span><span class="preprocessor"></span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="comment">/* Description: Copy of LFCLKSRC register, set when LFCLKSTART task was triggered */</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="comment">/* Bits 1..0 : Clock source */</span></div><div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8720d35865413d187e69530024909c72">  441</a></span>&#160;<span class="preprocessor">#define CLOCK_LFCLKSRCCOPY_SRC_Pos (0UL) </span></div><div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad8b59f890e8ec57fa54a78473908fb69">  442</a></span>&#160;<span class="preprocessor">#define CLOCK_LFCLKSRCCOPY_SRC_Msk (0x3UL &lt;&lt; CLOCK_LFCLKSRCCOPY_SRC_Pos) </span></div><div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a883702d75210acfb6985bc4a87266c18">  443</a></span>&#160;<span class="preprocessor">#define CLOCK_LFCLKSRCCOPY_SRC_RC (0UL) </span></div><div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0752ad5f6c89a3fbfd1b73c1b850fc62">  444</a></span>&#160;<span class="preprocessor">#define CLOCK_LFCLKSRCCOPY_SRC_Xtal (1UL) </span></div><div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6e77b2f3938f7b15843760255b2879ba">  445</a></span>&#160;<span class="preprocessor">#define CLOCK_LFCLKSRCCOPY_SRC_Synth (2UL) </span></div><div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a686a92784f989d05bb6348dcbc041b2c">  446</a></span>&#160;<span class="preprocessor">#define CLOCK_LFCLKSRCCOPY_SRC_LFULP (3UL) </span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: CLOCK_LFCLKSRC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="comment">/* Description: Clock source for the LFCLK */</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="comment">/* Bit 17 : Enable or disable external source for LFCLK */</span></div><div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aac8a01f6a2fa84fdf2f444b9cb1fda45">  452</a></span>&#160;<span class="preprocessor">#define CLOCK_LFCLKSRC_EXTERNAL_Pos (17UL) </span></div><div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a191dcbd51347b12fdcd2e25c6f5b6f40">  453</a></span>&#160;<span class="preprocessor">#define CLOCK_LFCLKSRC_EXTERNAL_Msk (0x1UL &lt;&lt; CLOCK_LFCLKSRC_EXTERNAL_Pos) </span></div><div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a57efe17d0be2aaa69e979ea674cc83c5">  454</a></span>&#160;<span class="preprocessor">#define CLOCK_LFCLKSRC_EXTERNAL_Disabled (0UL) </span></div><div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7778a4421d6bffdb60f7f188ba1bd606">  455</a></span>&#160;<span class="preprocessor">#define CLOCK_LFCLKSRC_EXTERNAL_Enabled (1UL) </span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 16 : Enable or disable bypass of LFCLK crystal oscillator with external clock source */</span><span class="preprocessor"></span></div><div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a342907ba0d2436fee2f11e25583a8a0e">  458</a></span>&#160;<span class="preprocessor">#define CLOCK_LFCLKSRC_BYPASS_Pos (16UL) </span></div><div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a379930236be8a919e7dbe5816833ce79">  459</a></span>&#160;<span class="preprocessor">#define CLOCK_LFCLKSRC_BYPASS_Msk (0x1UL &lt;&lt; CLOCK_LFCLKSRC_BYPASS_Pos) </span></div><div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0348bc160e8cb95cc0c9531fd317dddb">  460</a></span>&#160;<span class="preprocessor">#define CLOCK_LFCLKSRC_BYPASS_Disabled (0UL) </span></div><div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af58ab8171769878d89487bb2338c06d8">  461</a></span>&#160;<span class="preprocessor">#define CLOCK_LFCLKSRC_BYPASS_Enabled (1UL) </span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 1..0 : Clock source */</span><span class="preprocessor"></span></div><div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a33446ab10f5bad2ae4709f28177eb379">  464</a></span>&#160;<span class="preprocessor">#define CLOCK_LFCLKSRC_SRC_Pos (0UL) </span></div><div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae1ddabc0cba5c241b5ca8c4df29b2089">  465</a></span>&#160;<span class="preprocessor">#define CLOCK_LFCLKSRC_SRC_Msk (0x3UL &lt;&lt; CLOCK_LFCLKSRC_SRC_Pos) </span></div><div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a34a24c7562c1bcb43d82a90c63820220">  466</a></span>&#160;<span class="preprocessor">#define CLOCK_LFCLKSRC_SRC_RC (0UL) </span></div><div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6b9cf4ec1a2049614c3658480ba943b6">  467</a></span>&#160;<span class="preprocessor">#define CLOCK_LFCLKSRC_SRC_Xtal (1UL) </span></div><div class="line"><a name="l00468"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aef1bae13af731817d05a289f7fc32488">  468</a></span>&#160;<span class="preprocessor">#define CLOCK_LFCLKSRC_SRC_Synth (2UL) </span></div><div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a466dfeed9e5a8ad7c5d1f7ccbac88d0b">  469</a></span>&#160;<span class="preprocessor">#define CLOCK_LFCLKSRC_SRC_LFULP (3UL) </span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: CLOCK_CTIV */</span><span class="preprocessor"></span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="comment">/* Description: Calibration timer interval */</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="comment">/* Bits 6..0 : Calibration timer interval in multiple of 0.25 seconds. Range: 0.25 seconds to 31.75 seconds. */</span></div><div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa6d28a1df082537191088892ef7ba6b0">  475</a></span>&#160;<span class="preprocessor">#define CLOCK_CTIV_CTIV_Pos (0UL) </span></div><div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a34b7f85409e02b0a905eca4545027bac">  476</a></span>&#160;<span class="preprocessor">#define CLOCK_CTIV_CTIV_Msk (0x7FUL &lt;&lt; CLOCK_CTIV_CTIV_Pos) </span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: CLOCK_TRACECONFIG */</span><span class="preprocessor"></span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="comment">/* Description: Clocking options for the Trace Port debug interface */</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="comment">/* Bits 17..16 : Pin multiplexing of trace signals. */</span></div><div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ade90dc93f83ec66b8859b6e68c0f2f3c">  482</a></span>&#160;<span class="preprocessor">#define CLOCK_TRACECONFIG_TRACEMUX_Pos (16UL) </span></div><div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab32f7ea4b6932a9db9309628b8e22afd">  483</a></span>&#160;<span class="preprocessor">#define CLOCK_TRACECONFIG_TRACEMUX_Msk (0x3UL &lt;&lt; CLOCK_TRACECONFIG_TRACEMUX_Pos) </span></div><div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad08ee42257e98e777b71fe01e918f2fb">  484</a></span>&#160;<span class="preprocessor">#define CLOCK_TRACECONFIG_TRACEMUX_GPIO (0UL) </span></div><div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a145779f4ba332819962cab2a81178ac2">  485</a></span>&#160;<span class="preprocessor">#define CLOCK_TRACECONFIG_TRACEMUX_Serial (1UL) </span></div><div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a19dfa032fc73443fae641bf4a5aa4ea5">  486</a></span>&#160;<span class="preprocessor">#define CLOCK_TRACECONFIG_TRACEMUX_Parallel (2UL) </span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 1..0 : Speed of Trace Port clock. Note that the TRACECLK pin will output this clock divided by two. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#add5bde6411609d838b1531cda7a2c382">  489</a></span>&#160;<span class="preprocessor">#define CLOCK_TRACECONFIG_TRACEPORTSPEED_Pos (0UL) </span></div><div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6f48a81184caa1b89cad78e859793243">  490</a></span>&#160;<span class="preprocessor">#define CLOCK_TRACECONFIG_TRACEPORTSPEED_Msk (0x3UL &lt;&lt; CLOCK_TRACECONFIG_TRACEPORTSPEED_Pos) </span></div><div class="line"><a name="l00491"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a36c34ab02aff8ccaad06edbee1083fc3">  491</a></span>&#160;<span class="preprocessor">#define CLOCK_TRACECONFIG_TRACEPORTSPEED_32MHz (0UL) </span></div><div class="line"><a name="l00492"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae16f13e09cc6bfe8bed744b95373fdb4">  492</a></span>&#160;<span class="preprocessor">#define CLOCK_TRACECONFIG_TRACEPORTSPEED_16MHz (1UL) </span></div><div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a553244e8d738add4d15279c89a36beed">  493</a></span>&#160;<span class="preprocessor">#define CLOCK_TRACECONFIG_TRACEPORTSPEED_8MHz (2UL) </span></div><div class="line"><a name="l00494"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a171d3c7d784804e438125a54be7874c4">  494</a></span>&#160;<span class="preprocessor">#define CLOCK_TRACECONFIG_TRACEPORTSPEED_4MHz (3UL) </span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="preprocessor"></span><span class="comment">/* Peripheral: COMP */</span><span class="preprocessor"></span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="comment">/* Description: Comparator */</span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="comment">/* Register: COMP_SHORTS */</span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="comment">/* Description: Shortcut register */</span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="comment">/* Bit 4 : Shortcut between CROSS event and STOP task */</span></div><div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a84682504c6df10195f6564603f0e7070">  504</a></span>&#160;<span class="preprocessor">#define COMP_SHORTS_CROSS_STOP_Pos (4UL) </span></div><div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af5251244426c8d5eeaf62002b2e5b042">  505</a></span>&#160;<span class="preprocessor">#define COMP_SHORTS_CROSS_STOP_Msk (0x1UL &lt;&lt; COMP_SHORTS_CROSS_STOP_Pos) </span></div><div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7338a4504593da2525d928af881afcb1">  506</a></span>&#160;<span class="preprocessor">#define COMP_SHORTS_CROSS_STOP_Disabled (0UL) </span></div><div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a016bbba6d4261beb8c3290330a472b97">  507</a></span>&#160;<span class="preprocessor">#define COMP_SHORTS_CROSS_STOP_Enabled (1UL) </span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 3 : Shortcut between UP event and STOP task */</span><span class="preprocessor"></span></div><div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae1ffeb3a27ad80e19e0b323efa7e33db">  510</a></span>&#160;<span class="preprocessor">#define COMP_SHORTS_UP_STOP_Pos (3UL) </span></div><div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3dfb419d05b37d090e6bfdfba983a68a">  511</a></span>&#160;<span class="preprocessor">#define COMP_SHORTS_UP_STOP_Msk (0x1UL &lt;&lt; COMP_SHORTS_UP_STOP_Pos) </span></div><div class="line"><a name="l00512"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af8dd27855a397692fddb7d18b1a450b0">  512</a></span>&#160;<span class="preprocessor">#define COMP_SHORTS_UP_STOP_Disabled (0UL) </span></div><div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aad10298b96bd6417fb7e05399f31bd92">  513</a></span>&#160;<span class="preprocessor">#define COMP_SHORTS_UP_STOP_Enabled (1UL) </span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Shortcut between DOWN event and STOP task */</span><span class="preprocessor"></span></div><div class="line"><a name="l00516"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8e633fe48f2ef5c2fcd0ed7b2c2a633d">  516</a></span>&#160;<span class="preprocessor">#define COMP_SHORTS_DOWN_STOP_Pos (2UL) </span></div><div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a269e30d9e461d87ce0a983afe8c3cd26">  517</a></span>&#160;<span class="preprocessor">#define COMP_SHORTS_DOWN_STOP_Msk (0x1UL &lt;&lt; COMP_SHORTS_DOWN_STOP_Pos) </span></div><div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9c4e1af1061a4f25f80a38b18f21b128">  518</a></span>&#160;<span class="preprocessor">#define COMP_SHORTS_DOWN_STOP_Disabled (0UL) </span></div><div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a315b046f37969405f311885df9edb3cb">  519</a></span>&#160;<span class="preprocessor">#define COMP_SHORTS_DOWN_STOP_Enabled (1UL) </span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Shortcut between READY event and STOP task */</span><span class="preprocessor"></span></div><div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7d6bf89285adc47e583cb746b8df3526">  522</a></span>&#160;<span class="preprocessor">#define COMP_SHORTS_READY_STOP_Pos (1UL) </span></div><div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab528460959fea98ae632da68ba3aa9fb">  523</a></span>&#160;<span class="preprocessor">#define COMP_SHORTS_READY_STOP_Msk (0x1UL &lt;&lt; COMP_SHORTS_READY_STOP_Pos) </span></div><div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa47a74c0bd30b2236ac447a794f9a6ea">  524</a></span>&#160;<span class="preprocessor">#define COMP_SHORTS_READY_STOP_Disabled (0UL) </span></div><div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae503d90f786af3b24a7a9cec2102c706">  525</a></span>&#160;<span class="preprocessor">#define COMP_SHORTS_READY_STOP_Enabled (1UL) </span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Shortcut between READY event and SAMPLE task */</span><span class="preprocessor"></span></div><div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad2e08205b3f5f64c5063e47be5905865">  528</a></span>&#160;<span class="preprocessor">#define COMP_SHORTS_READY_SAMPLE_Pos (0UL) </span></div><div class="line"><a name="l00529"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a24bdac6f3e696810972e182f8bbc62bf">  529</a></span>&#160;<span class="preprocessor">#define COMP_SHORTS_READY_SAMPLE_Msk (0x1UL &lt;&lt; COMP_SHORTS_READY_SAMPLE_Pos) </span></div><div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a35f2dcb92628d1aca7058685fe78b325">  530</a></span>&#160;<span class="preprocessor">#define COMP_SHORTS_READY_SAMPLE_Disabled (0UL) </span></div><div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab6ac5cd438b7a72f1680a901afdc2a94">  531</a></span>&#160;<span class="preprocessor">#define COMP_SHORTS_READY_SAMPLE_Enabled (1UL) </span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: COMP_INTEN */</span><span class="preprocessor"></span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="comment">/* Description: Enable or disable interrupt */</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="comment">/* Bit 3 : Enable or disable interrupt for CROSS event */</span></div><div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a194a0b9d32a9181df86958bf12b38bdd">  537</a></span>&#160;<span class="preprocessor">#define COMP_INTEN_CROSS_Pos (3UL) </span></div><div class="line"><a name="l00538"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3a227da6f3994b72281f3fb9db55569b">  538</a></span>&#160;<span class="preprocessor">#define COMP_INTEN_CROSS_Msk (0x1UL &lt;&lt; COMP_INTEN_CROSS_Pos) </span></div><div class="line"><a name="l00539"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a43230ff4d6849936d64e6532600c8d84">  539</a></span>&#160;<span class="preprocessor">#define COMP_INTEN_CROSS_Disabled (0UL) </span></div><div class="line"><a name="l00540"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9e6a0e1ee20ffb15e861bbcf4a491267">  540</a></span>&#160;<span class="preprocessor">#define COMP_INTEN_CROSS_Enabled (1UL) </span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Enable or disable interrupt for UP event */</span><span class="preprocessor"></span></div><div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a76d095094f1474f4384e00afc6de9f1b">  543</a></span>&#160;<span class="preprocessor">#define COMP_INTEN_UP_Pos (2UL) </span></div><div class="line"><a name="l00544"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a39e766b9bd0ba54661b1019c7ecf2bb7">  544</a></span>&#160;<span class="preprocessor">#define COMP_INTEN_UP_Msk (0x1UL &lt;&lt; COMP_INTEN_UP_Pos) </span></div><div class="line"><a name="l00545"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a065d0943692efe0f79047961c0b4513f">  545</a></span>&#160;<span class="preprocessor">#define COMP_INTEN_UP_Disabled (0UL) </span></div><div class="line"><a name="l00546"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a45bc62be7d4f11f0f6fe691e96aeddd1">  546</a></span>&#160;<span class="preprocessor">#define COMP_INTEN_UP_Enabled (1UL) </span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Enable or disable interrupt for DOWN event */</span><span class="preprocessor"></span></div><div class="line"><a name="l00549"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7a1060c4405753f9297305fedfd0d23d">  549</a></span>&#160;<span class="preprocessor">#define COMP_INTEN_DOWN_Pos (1UL) </span></div><div class="line"><a name="l00550"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab98a184be2edd55c98aed567df4fe556">  550</a></span>&#160;<span class="preprocessor">#define COMP_INTEN_DOWN_Msk (0x1UL &lt;&lt; COMP_INTEN_DOWN_Pos) </span></div><div class="line"><a name="l00551"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9c7b28a171502011e1b9b8c7c223f619">  551</a></span>&#160;<span class="preprocessor">#define COMP_INTEN_DOWN_Disabled (0UL) </span></div><div class="line"><a name="l00552"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abcac852d6fe93817db6b7719031de407">  552</a></span>&#160;<span class="preprocessor">#define COMP_INTEN_DOWN_Enabled (1UL) </span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Enable or disable interrupt for READY event */</span><span class="preprocessor"></span></div><div class="line"><a name="l00555"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acda06128e1e2cf18a08461931057b340">  555</a></span>&#160;<span class="preprocessor">#define COMP_INTEN_READY_Pos (0UL) </span></div><div class="line"><a name="l00556"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5e73d9a3726fc8ec5a0596369f6fdce8">  556</a></span>&#160;<span class="preprocessor">#define COMP_INTEN_READY_Msk (0x1UL &lt;&lt; COMP_INTEN_READY_Pos) </span></div><div class="line"><a name="l00557"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9352c54d319deb336eaec221051b6c17">  557</a></span>&#160;<span class="preprocessor">#define COMP_INTEN_READY_Disabled (0UL) </span></div><div class="line"><a name="l00558"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5095b399d7df31321facb869286b3876">  558</a></span>&#160;<span class="preprocessor">#define COMP_INTEN_READY_Enabled (1UL) </span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: COMP_INTENSET */</span><span class="preprocessor"></span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="comment">/* Description: Enable interrupt */</span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="comment">/* Bit 3 : Write &#39;1&#39; to Enable interrupt for CROSS event */</span></div><div class="line"><a name="l00564"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a833f478947cf287c96314e0f07f746fc">  564</a></span>&#160;<span class="preprocessor">#define COMP_INTENSET_CROSS_Pos (3UL) </span></div><div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8c3dca29cc25c59e74f80169dff7fbbf">  565</a></span>&#160;<span class="preprocessor">#define COMP_INTENSET_CROSS_Msk (0x1UL &lt;&lt; COMP_INTENSET_CROSS_Pos) </span></div><div class="line"><a name="l00566"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae916219f883b9d067c980083896c2863">  566</a></span>&#160;<span class="preprocessor">#define COMP_INTENSET_CROSS_Disabled (0UL) </span></div><div class="line"><a name="l00567"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a411e597687cc0ac1cfc2ab7bac7a656a">  567</a></span>&#160;<span class="preprocessor">#define COMP_INTENSET_CROSS_Enabled (1UL) </span></div><div class="line"><a name="l00568"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aac050338b66bb58b6aa98801b639c5b6">  568</a></span>&#160;<span class="preprocessor">#define COMP_INTENSET_CROSS_Set (1UL) </span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Write &#39;1&#39; to Enable interrupt for UP event */</span><span class="preprocessor"></span></div><div class="line"><a name="l00571"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa5c9079c153066e192e32a4b5707184e">  571</a></span>&#160;<span class="preprocessor">#define COMP_INTENSET_UP_Pos (2UL) </span></div><div class="line"><a name="l00572"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af576c4e490689b4bf20e822081850510">  572</a></span>&#160;<span class="preprocessor">#define COMP_INTENSET_UP_Msk (0x1UL &lt;&lt; COMP_INTENSET_UP_Pos) </span></div><div class="line"><a name="l00573"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aad17f57c777b5d144ea7f025b75e86d3">  573</a></span>&#160;<span class="preprocessor">#define COMP_INTENSET_UP_Disabled (0UL) </span></div><div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a670522d1c01c939061a9fd1337a3a6e2">  574</a></span>&#160;<span class="preprocessor">#define COMP_INTENSET_UP_Enabled (1UL) </span></div><div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aad0d80bb33b8c0710d65e6b525fcf7c1">  575</a></span>&#160;<span class="preprocessor">#define COMP_INTENSET_UP_Set (1UL) </span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Write &#39;1&#39; to Enable interrupt for DOWN event */</span><span class="preprocessor"></span></div><div class="line"><a name="l00578"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae78c0510635f350e8f3499bdd199fdda">  578</a></span>&#160;<span class="preprocessor">#define COMP_INTENSET_DOWN_Pos (1UL) </span></div><div class="line"><a name="l00579"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a18d2dea28ea174e40af8614c78e15e22">  579</a></span>&#160;<span class="preprocessor">#define COMP_INTENSET_DOWN_Msk (0x1UL &lt;&lt; COMP_INTENSET_DOWN_Pos) </span></div><div class="line"><a name="l00580"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa8d3b4b5b2656d3024ab0712a5180959">  580</a></span>&#160;<span class="preprocessor">#define COMP_INTENSET_DOWN_Disabled (0UL) </span></div><div class="line"><a name="l00581"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad78a2d5e1c03a48724e9e0761724219b">  581</a></span>&#160;<span class="preprocessor">#define COMP_INTENSET_DOWN_Enabled (1UL) </span></div><div class="line"><a name="l00582"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5f24b929e04a2ddafcc0d1c76c6cd279">  582</a></span>&#160;<span class="preprocessor">#define COMP_INTENSET_DOWN_Set (1UL) </span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Write &#39;1&#39; to Enable interrupt for READY event */</span><span class="preprocessor"></span></div><div class="line"><a name="l00585"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa3aee0821386ba23f733d201947288b3">  585</a></span>&#160;<span class="preprocessor">#define COMP_INTENSET_READY_Pos (0UL) </span></div><div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa28eaacc210477fcf8dbf412feb5deb0">  586</a></span>&#160;<span class="preprocessor">#define COMP_INTENSET_READY_Msk (0x1UL &lt;&lt; COMP_INTENSET_READY_Pos) </span></div><div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a09dda24c7d50dd06125823fcf51b9c78">  587</a></span>&#160;<span class="preprocessor">#define COMP_INTENSET_READY_Disabled (0UL) </span></div><div class="line"><a name="l00588"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac8082254772a8305f97223dbac7d10bc">  588</a></span>&#160;<span class="preprocessor">#define COMP_INTENSET_READY_Enabled (1UL) </span></div><div class="line"><a name="l00589"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#add8e6d4935438b41f38ca33a012102bd">  589</a></span>&#160;<span class="preprocessor">#define COMP_INTENSET_READY_Set (1UL) </span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: COMP_INTENCLR */</span><span class="preprocessor"></span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="comment">/* Description: Disable interrupt */</span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="comment">/* Bit 3 : Write &#39;1&#39; to Disable interrupt for CROSS event */</span></div><div class="line"><a name="l00595"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4b12f73e3d4261a6c81dd5ef937c6f9f">  595</a></span>&#160;<span class="preprocessor">#define COMP_INTENCLR_CROSS_Pos (3UL) </span></div><div class="line"><a name="l00596"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5e206a02dc9e2a0fcb3b27e9db6de13a">  596</a></span>&#160;<span class="preprocessor">#define COMP_INTENCLR_CROSS_Msk (0x1UL &lt;&lt; COMP_INTENCLR_CROSS_Pos) </span></div><div class="line"><a name="l00597"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a161223704d801fe4617c7ea3013dfda0">  597</a></span>&#160;<span class="preprocessor">#define COMP_INTENCLR_CROSS_Disabled (0UL) </span></div><div class="line"><a name="l00598"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6b9cdf5acf6caaf35d5ad958b3efe1be">  598</a></span>&#160;<span class="preprocessor">#define COMP_INTENCLR_CROSS_Enabled (1UL) </span></div><div class="line"><a name="l00599"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9caec5ba7b3f5efbbf72b679026bdaa1">  599</a></span>&#160;<span class="preprocessor">#define COMP_INTENCLR_CROSS_Clear (1UL) </span></div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Write &#39;1&#39; to Disable interrupt for UP event */</span><span class="preprocessor"></span></div><div class="line"><a name="l00602"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad1611350625c3ecde6de41ba22ce9f38">  602</a></span>&#160;<span class="preprocessor">#define COMP_INTENCLR_UP_Pos (2UL) </span></div><div class="line"><a name="l00603"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6637292e94017bca9962c899637da915">  603</a></span>&#160;<span class="preprocessor">#define COMP_INTENCLR_UP_Msk (0x1UL &lt;&lt; COMP_INTENCLR_UP_Pos) </span></div><div class="line"><a name="l00604"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7b3503929e1b84102c5efe99e28f1549">  604</a></span>&#160;<span class="preprocessor">#define COMP_INTENCLR_UP_Disabled (0UL) </span></div><div class="line"><a name="l00605"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adb0fb01760029edacb9f9e9aec4a8c8f">  605</a></span>&#160;<span class="preprocessor">#define COMP_INTENCLR_UP_Enabled (1UL) </span></div><div class="line"><a name="l00606"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a821c7bc889ed71f4c047211a633b39f9">  606</a></span>&#160;<span class="preprocessor">#define COMP_INTENCLR_UP_Clear (1UL) </span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Write &#39;1&#39; to Disable interrupt for DOWN event */</span><span class="preprocessor"></span></div><div class="line"><a name="l00609"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abfd7a4a05364d76ecf4bc2b6b1939843">  609</a></span>&#160;<span class="preprocessor">#define COMP_INTENCLR_DOWN_Pos (1UL) </span></div><div class="line"><a name="l00610"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a547d549cf920b24e8ff6a6f606b0acc9">  610</a></span>&#160;<span class="preprocessor">#define COMP_INTENCLR_DOWN_Msk (0x1UL &lt;&lt; COMP_INTENCLR_DOWN_Pos) </span></div><div class="line"><a name="l00611"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae9c8814c30b7c81790814f2c360f81f2">  611</a></span>&#160;<span class="preprocessor">#define COMP_INTENCLR_DOWN_Disabled (0UL) </span></div><div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af3aba265134d965bc88fd12aa25a68f5">  612</a></span>&#160;<span class="preprocessor">#define COMP_INTENCLR_DOWN_Enabled (1UL) </span></div><div class="line"><a name="l00613"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae11c02c4904a7dd5588829a031842cb4">  613</a></span>&#160;<span class="preprocessor">#define COMP_INTENCLR_DOWN_Clear (1UL) </span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Write &#39;1&#39; to Disable interrupt for READY event */</span><span class="preprocessor"></span></div><div class="line"><a name="l00616"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0cc7dfc27938c7292d3ec367914f7b93">  616</a></span>&#160;<span class="preprocessor">#define COMP_INTENCLR_READY_Pos (0UL) </span></div><div class="line"><a name="l00617"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aade0e790e79e55f996e107d32a58d6b3">  617</a></span>&#160;<span class="preprocessor">#define COMP_INTENCLR_READY_Msk (0x1UL &lt;&lt; COMP_INTENCLR_READY_Pos) </span></div><div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aacd12dcc3f6b94773d3bdb65db672162">  618</a></span>&#160;<span class="preprocessor">#define COMP_INTENCLR_READY_Disabled (0UL) </span></div><div class="line"><a name="l00619"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa257f45a48785d413596eff845edeedd">  619</a></span>&#160;<span class="preprocessor">#define COMP_INTENCLR_READY_Enabled (1UL) </span></div><div class="line"><a name="l00620"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1f71f172947d572889121674a99745ad">  620</a></span>&#160;<span class="preprocessor">#define COMP_INTENCLR_READY_Clear (1UL) </span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: COMP_RESULT */</span><span class="preprocessor"></span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="comment">/* Description: Compare result */</span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="comment">/* Bit 0 : Result of last compare. Decision point SAMPLE task. */</span></div><div class="line"><a name="l00626"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa9df2d77181d684d6bb9bed96726abd9">  626</a></span>&#160;<span class="preprocessor">#define COMP_RESULT_RESULT_Pos (0UL) </span></div><div class="line"><a name="l00627"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0fbfe736b9a39d7122784acc8b9d0cf5">  627</a></span>&#160;<span class="preprocessor">#define COMP_RESULT_RESULT_Msk (0x1UL &lt;&lt; COMP_RESULT_RESULT_Pos) </span></div><div class="line"><a name="l00628"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1f7845e7470c34634a8229bf0936e9aa">  628</a></span>&#160;<span class="preprocessor">#define COMP_RESULT_RESULT_Below (0UL) </span></div><div class="line"><a name="l00629"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a81ae10d7b4275877233b31f6a657d771">  629</a></span>&#160;<span class="preprocessor">#define COMP_RESULT_RESULT_Above (1UL) </span></div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: COMP_ENABLE */</span><span class="preprocessor"></span></div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="comment">/* Description: COMP enable */</span></div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="comment">/* Bits 1..0 : Enable or disable COMP */</span></div><div class="line"><a name="l00635"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a13b363e88899b2367a0a5d8f19e8d8a3">  635</a></span>&#160;<span class="preprocessor">#define COMP_ENABLE_ENABLE_Pos (0UL) </span></div><div class="line"><a name="l00636"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a258c07573ee3f933641a5182b67883de">  636</a></span>&#160;<span class="preprocessor">#define COMP_ENABLE_ENABLE_Msk (0x3UL &lt;&lt; COMP_ENABLE_ENABLE_Pos) </span></div><div class="line"><a name="l00637"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8ed1c5e2867c02f100239f0b3546aa6f">  637</a></span>&#160;<span class="preprocessor">#define COMP_ENABLE_ENABLE_Disabled (0UL) </span></div><div class="line"><a name="l00638"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac7d5170f4ccb7d4a718b760cdcf07598">  638</a></span>&#160;<span class="preprocessor">#define COMP_ENABLE_ENABLE_Enabled (2UL) </span></div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: COMP_PSEL */</span><span class="preprocessor"></span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="comment">/* Description: Pin select */</span></div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="comment">/* Bits 2..0 : Analog pin select */</span></div><div class="line"><a name="l00644"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a875fda2b717648c557413bfd96dc44ca">  644</a></span>&#160;<span class="preprocessor">#define COMP_PSEL_PSEL_Pos (0UL) </span></div><div class="line"><a name="l00645"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5dfc7e9ab17f2f97305fd38ac03d029d">  645</a></span>&#160;<span class="preprocessor">#define COMP_PSEL_PSEL_Msk (0x7UL &lt;&lt; COMP_PSEL_PSEL_Pos) </span></div><div class="line"><a name="l00646"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5725fca1a207538fd77831db981315e1">  646</a></span>&#160;<span class="preprocessor">#define COMP_PSEL_PSEL_AnalogInput0 (0UL) </span></div><div class="line"><a name="l00647"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac22d78b341402acc042fddf2906c649b">  647</a></span>&#160;<span class="preprocessor">#define COMP_PSEL_PSEL_AnalogInput1 (1UL) </span></div><div class="line"><a name="l00648"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aac8825bc8d26e9165c83e3dae05999bc">  648</a></span>&#160;<span class="preprocessor">#define COMP_PSEL_PSEL_AnalogInput2 (2UL) </span></div><div class="line"><a name="l00649"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a355b83b33e2c5466b2b0ac40aa27425a">  649</a></span>&#160;<span class="preprocessor">#define COMP_PSEL_PSEL_AnalogInput3 (3UL) </span></div><div class="line"><a name="l00650"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1a7fee4ffdb7feddee317192fd91f2c2">  650</a></span>&#160;<span class="preprocessor">#define COMP_PSEL_PSEL_AnalogInput4 (4UL) </span></div><div class="line"><a name="l00651"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a43bd8dcfbc2813a550e5a48ee7cc46b9">  651</a></span>&#160;<span class="preprocessor">#define COMP_PSEL_PSEL_AnalogInput5 (5UL) </span></div><div class="line"><a name="l00652"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af4350ca9426847a415546fade9d265fe">  652</a></span>&#160;<span class="preprocessor">#define COMP_PSEL_PSEL_AnalogInput6 (6UL) </span></div><div class="line"><a name="l00653"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8dfde18294027c2eb5ddc19ca47f9bae">  653</a></span>&#160;<span class="preprocessor">#define COMP_PSEL_PSEL_AnalogInput7 (7UL) </span></div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: COMP_REFSEL */</span><span class="preprocessor"></span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="comment">/* Description: Reference source select */</span></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="comment">/* Bits 2..0 : Reference select */</span></div><div class="line"><a name="l00659"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ace7eaa672f626bc91777b5b11723f69f">  659</a></span>&#160;<span class="preprocessor">#define COMP_REFSEL_REFSEL_Pos (0UL) </span></div><div class="line"><a name="l00660"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad5172a7f5badc85d4dbea0b90c39b2b4">  660</a></span>&#160;<span class="preprocessor">#define COMP_REFSEL_REFSEL_Msk (0x7UL &lt;&lt; COMP_REFSEL_REFSEL_Pos) </span></div><div class="line"><a name="l00661"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab1172dfd073228d54174d96237ba7647">  661</a></span>&#160;<span class="preprocessor">#define COMP_REFSEL_REFSEL_Int1V2 (0UL) </span></div><div class="line"><a name="l00662"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2dc4a2f6d3a5fec93b67d974afd869c9">  662</a></span>&#160;<span class="preprocessor">#define COMP_REFSEL_REFSEL_Int1V8 (1UL) </span></div><div class="line"><a name="l00663"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6f65649fcce7c1d8b53d666ea0df8238">  663</a></span>&#160;<span class="preprocessor">#define COMP_REFSEL_REFSEL_Int2V4 (2UL) </span></div><div class="line"><a name="l00664"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7b97cb7620ebed90de604caf22b9ffec">  664</a></span>&#160;<span class="preprocessor">#define COMP_REFSEL_REFSEL_VDD (4UL) </span></div><div class="line"><a name="l00665"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab9b910fac6f4af1e6718151ae1e899e0">  665</a></span>&#160;<span class="preprocessor">#define COMP_REFSEL_REFSEL_ARef (7UL) </span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: COMP_EXTREFSEL */</span><span class="preprocessor"></span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="comment">/* Description: External reference select */</span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="comment">/* Bit 0 : External analog reference select */</span></div><div class="line"><a name="l00671"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8b114e307b2809197ea6efdd692234c0">  671</a></span>&#160;<span class="preprocessor">#define COMP_EXTREFSEL_EXTREFSEL_Pos (0UL) </span></div><div class="line"><a name="l00672"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adc195800ab79114cc51ab5b44b6c527d">  672</a></span>&#160;<span class="preprocessor">#define COMP_EXTREFSEL_EXTREFSEL_Msk (0x1UL &lt;&lt; COMP_EXTREFSEL_EXTREFSEL_Pos) </span></div><div class="line"><a name="l00673"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a057ceba7a69dc46a597bbd60464fde1b">  673</a></span>&#160;<span class="preprocessor">#define COMP_EXTREFSEL_EXTREFSEL_AnalogReference0 (0UL) </span></div><div class="line"><a name="l00674"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8c88e5bee18ddca9172c7e31ba50f82c">  674</a></span>&#160;<span class="preprocessor">#define COMP_EXTREFSEL_EXTREFSEL_AnalogReference1 (1UL) </span></div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: COMP_TH */</span><span class="preprocessor"></span></div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="comment">/* Description: Threshold configuration for hysteresis unit */</span></div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="comment">/* Bits 13..8 : VUP = (THUP+1)/64*VREF */</span></div><div class="line"><a name="l00680"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a99279b53450507b4a27a27ba2ff6ccb5">  680</a></span>&#160;<span class="preprocessor">#define COMP_TH_THUP_Pos (8UL) </span></div><div class="line"><a name="l00681"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8ec65088b6d396f3fe68698869d76387">  681</a></span>&#160;<span class="preprocessor">#define COMP_TH_THUP_Msk (0x3FUL &lt;&lt; COMP_TH_THUP_Pos) </span></div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 5..0 : VDOWN = (THDOWN+1)/64*VREF */</span><span class="preprocessor"></span></div><div class="line"><a name="l00684"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a77a7f23afffd8d2a457868c4bed5309f">  684</a></span>&#160;<span class="preprocessor">#define COMP_TH_THDOWN_Pos (0UL) </span></div><div class="line"><a name="l00685"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aeda936bf191c35bb73d6ecb397b3e372">  685</a></span>&#160;<span class="preprocessor">#define COMP_TH_THDOWN_Msk (0x3FUL &lt;&lt; COMP_TH_THDOWN_Pos) </span></div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: COMP_MODE */</span><span class="preprocessor"></span></div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="comment">/* Description: Mode configuration */</span></div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="comment">/* Bit 8 : Main operation mode */</span></div><div class="line"><a name="l00691"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aab6a46dcf3c2ca303559772462c8a52d">  691</a></span>&#160;<span class="preprocessor">#define COMP_MODE_MAIN_Pos (8UL) </span></div><div class="line"><a name="l00692"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2f84779ab5a8c4d679db3ec8a400974d">  692</a></span>&#160;<span class="preprocessor">#define COMP_MODE_MAIN_Msk (0x1UL &lt;&lt; COMP_MODE_MAIN_Pos) </span></div><div class="line"><a name="l00693"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a21de9ceeacfe681fc6885af2cb52667c">  693</a></span>&#160;<span class="preprocessor">#define COMP_MODE_MAIN_SE (0UL) </span></div><div class="line"><a name="l00694"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a974b74e31c8a8fca57f8c11589c47807">  694</a></span>&#160;<span class="preprocessor">#define COMP_MODE_MAIN_Diff (1UL) </span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 1..0 : Speed and power mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00697"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a253856e13b6fb93006d9cbfbe50ce57c">  697</a></span>&#160;<span class="preprocessor">#define COMP_MODE_SP_Pos (0UL) </span></div><div class="line"><a name="l00698"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad98a064830c218fa10c1bd58df403025">  698</a></span>&#160;<span class="preprocessor">#define COMP_MODE_SP_Msk (0x3UL &lt;&lt; COMP_MODE_SP_Pos) </span></div><div class="line"><a name="l00699"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a538ec15ff00833eaa7ed955ce5a57dae">  699</a></span>&#160;<span class="preprocessor">#define COMP_MODE_SP_Low (0UL) </span></div><div class="line"><a name="l00700"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab4f6f0ff12809a50354717cf1362dec6">  700</a></span>&#160;<span class="preprocessor">#define COMP_MODE_SP_Normal (1UL) </span></div><div class="line"><a name="l00701"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae8e5bcbf7d130552b638a6f2aee83d3f">  701</a></span>&#160;<span class="preprocessor">#define COMP_MODE_SP_High (2UL) </span></div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: COMP_HYST */</span><span class="preprocessor"></span></div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="comment">/* Description: Comparator hysteresis enable */</span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="comment">/* Bit 0 : Comparator hysteresis */</span></div><div class="line"><a name="l00707"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9195804de3f5d886b15bb38e25fba938">  707</a></span>&#160;<span class="preprocessor">#define COMP_HYST_HYST_Pos (0UL) </span></div><div class="line"><a name="l00708"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a76d6501e0b20b39f114530fd5283b80f">  708</a></span>&#160;<span class="preprocessor">#define COMP_HYST_HYST_Msk (0x1UL &lt;&lt; COMP_HYST_HYST_Pos) </span></div><div class="line"><a name="l00709"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a84e5d5f3e5faefab7c71f129eb38cca4">  709</a></span>&#160;<span class="preprocessor">#define COMP_HYST_HYST_NoHyst (0UL) </span></div><div class="line"><a name="l00710"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a63f3fcb73518c37522a0ea1d77af261d">  710</a></span>&#160;<span class="preprocessor">#define COMP_HYST_HYST_Hyst50mV (1UL) </span></div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: COMP_ISOURCE */</span><span class="preprocessor"></span></div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="comment">/* Description: Current source select on analog input */</span></div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;</div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="comment">/* Bits 1..0 : Comparator hysteresis */</span></div><div class="line"><a name="l00716"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae42036f883df80bd84979db98699782c">  716</a></span>&#160;<span class="preprocessor">#define COMP_ISOURCE_ISOURCE_Pos (0UL) </span></div><div class="line"><a name="l00717"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad6a219a1ad2493f7a6b0fb5924334b0d">  717</a></span>&#160;<span class="preprocessor">#define COMP_ISOURCE_ISOURCE_Msk (0x3UL &lt;&lt; COMP_ISOURCE_ISOURCE_Pos) </span></div><div class="line"><a name="l00718"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a401d0c569a8031fa43dc45203d018521">  718</a></span>&#160;<span class="preprocessor">#define COMP_ISOURCE_ISOURCE_Off (0UL) </span></div><div class="line"><a name="l00719"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a997f8bb59cb544bf37b447c87ccae60d">  719</a></span>&#160;<span class="preprocessor">#define COMP_ISOURCE_ISOURCE_Ien2mA5 (1UL) </span></div><div class="line"><a name="l00720"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad302ee9361c40e6e9368426dddd6e55b">  720</a></span>&#160;<span class="preprocessor">#define COMP_ISOURCE_ISOURCE_Ien5mA (2UL) </span></div><div class="line"><a name="l00721"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6a407e8f0dd110e7984cfc4b94ba0294">  721</a></span>&#160;<span class="preprocessor">#define COMP_ISOURCE_ISOURCE_Ien10mA (3UL) </span></div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="preprocessor"></span><span class="comment">/* Peripheral: CRYPTOCELL */</span><span class="preprocessor"></span></div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="comment">/* Description: ARM CryptoCell register interface */</span></div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="comment">/* Register: CRYPTOCELL_ENABLE */</span></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="comment">/* Description: Control power and clock for ARM CryptoCell subsystem */</span></div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;</div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="comment">/* Bit 0 : Enable or disable the CryptoCell subsystem */</span></div><div class="line"><a name="l00731"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9e57378dc2601d8183c2fe15e6645932">  731</a></span>&#160;<span class="preprocessor">#define CRYPTOCELL_ENABLE_ENABLE_Pos (0UL) </span></div><div class="line"><a name="l00732"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af441476e1369f154a1f0c7fa43d91da9">  732</a></span>&#160;<span class="preprocessor">#define CRYPTOCELL_ENABLE_ENABLE_Msk (0x1UL &lt;&lt; CRYPTOCELL_ENABLE_ENABLE_Pos) </span></div><div class="line"><a name="l00733"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a71d9fd2f81667f1a3ebe47db0fdd25ca">  733</a></span>&#160;<span class="preprocessor">#define CRYPTOCELL_ENABLE_ENABLE_Disabled (0UL) </span></div><div class="line"><a name="l00734"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a15768040c3333b9376f85a51cfde6249">  734</a></span>&#160;<span class="preprocessor">#define CRYPTOCELL_ENABLE_ENABLE_Enabled (1UL) </span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="preprocessor"></span><span class="comment">/* Peripheral: ECB */</span><span class="preprocessor"></span></div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="comment">/* Description: AES ECB Mode Encryption */</span></div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;</div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="comment">/* Register: ECB_INTENSET */</span></div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="comment">/* Description: Enable interrupt */</span></div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="comment">/* Bit 1 : Write &#39;1&#39; to Enable interrupt for ERRORECB event */</span></div><div class="line"><a name="l00744"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3faa65da31ef89363ca7143dbf4a8a92">  744</a></span>&#160;<span class="preprocessor">#define ECB_INTENSET_ERRORECB_Pos (1UL) </span></div><div class="line"><a name="l00745"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a28fa7751e0000b344b021fe710772094">  745</a></span>&#160;<span class="preprocessor">#define ECB_INTENSET_ERRORECB_Msk (0x1UL &lt;&lt; ECB_INTENSET_ERRORECB_Pos) </span></div><div class="line"><a name="l00746"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab63994c41e6cfa49c6db386e9c7d2377">  746</a></span>&#160;<span class="preprocessor">#define ECB_INTENSET_ERRORECB_Disabled (0UL) </span></div><div class="line"><a name="l00747"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9719ad05db72fcb3e0835c57c515cb42">  747</a></span>&#160;<span class="preprocessor">#define ECB_INTENSET_ERRORECB_Enabled (1UL) </span></div><div class="line"><a name="l00748"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2609ecadc1c45f7266cc9f89f6db4b66">  748</a></span>&#160;<span class="preprocessor">#define ECB_INTENSET_ERRORECB_Set (1UL) </span></div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Write &#39;1&#39; to Enable interrupt for ENDECB event */</span><span class="preprocessor"></span></div><div class="line"><a name="l00751"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aee1ac28e02f4ce6893b4de261bc3610e">  751</a></span>&#160;<span class="preprocessor">#define ECB_INTENSET_ENDECB_Pos (0UL) </span></div><div class="line"><a name="l00752"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5109ded925968339675910e7b936fe1f">  752</a></span>&#160;<span class="preprocessor">#define ECB_INTENSET_ENDECB_Msk (0x1UL &lt;&lt; ECB_INTENSET_ENDECB_Pos) </span></div><div class="line"><a name="l00753"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a57524d608786646b2905880640aa952a">  753</a></span>&#160;<span class="preprocessor">#define ECB_INTENSET_ENDECB_Disabled (0UL) </span></div><div class="line"><a name="l00754"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adbb13ae4ba63af56c4d62975217ea847">  754</a></span>&#160;<span class="preprocessor">#define ECB_INTENSET_ENDECB_Enabled (1UL) </span></div><div class="line"><a name="l00755"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad8606824167cbd55b419b0453985197a">  755</a></span>&#160;<span class="preprocessor">#define ECB_INTENSET_ENDECB_Set (1UL) </span></div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: ECB_INTENCLR */</span><span class="preprocessor"></span></div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="comment">/* Description: Disable interrupt */</span></div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="comment">/* Bit 1 : Write &#39;1&#39; to Disable interrupt for ERRORECB event */</span></div><div class="line"><a name="l00761"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af859bd2b370a6f6db76ca5286d0381cd">  761</a></span>&#160;<span class="preprocessor">#define ECB_INTENCLR_ERRORECB_Pos (1UL) </span></div><div class="line"><a name="l00762"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7f6f7c5c06d126d68fec3cd2a08fab2b">  762</a></span>&#160;<span class="preprocessor">#define ECB_INTENCLR_ERRORECB_Msk (0x1UL &lt;&lt; ECB_INTENCLR_ERRORECB_Pos) </span></div><div class="line"><a name="l00763"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acd4351bb0ff554616322847a8459d492">  763</a></span>&#160;<span class="preprocessor">#define ECB_INTENCLR_ERRORECB_Disabled (0UL) </span></div><div class="line"><a name="l00764"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae4159066ba57eb88fcfcdff4a38353e5">  764</a></span>&#160;<span class="preprocessor">#define ECB_INTENCLR_ERRORECB_Enabled (1UL) </span></div><div class="line"><a name="l00765"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af76dd643fa3bd9b90ab1ef2ceef04a0c">  765</a></span>&#160;<span class="preprocessor">#define ECB_INTENCLR_ERRORECB_Clear (1UL) </span></div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Write &#39;1&#39; to Disable interrupt for ENDECB event */</span><span class="preprocessor"></span></div><div class="line"><a name="l00768"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a19ab6b29fc98dd1745daffb8610275c0">  768</a></span>&#160;<span class="preprocessor">#define ECB_INTENCLR_ENDECB_Pos (0UL) </span></div><div class="line"><a name="l00769"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a61aee7c19eeaea30ac2659e3620faf4d">  769</a></span>&#160;<span class="preprocessor">#define ECB_INTENCLR_ENDECB_Msk (0x1UL &lt;&lt; ECB_INTENCLR_ENDECB_Pos) </span></div><div class="line"><a name="l00770"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a68b99414029eb7d33fc82ab4ae23137d">  770</a></span>&#160;<span class="preprocessor">#define ECB_INTENCLR_ENDECB_Disabled (0UL) </span></div><div class="line"><a name="l00771"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a11bdc66bef55e99c6e4b35a0b2f910f9">  771</a></span>&#160;<span class="preprocessor">#define ECB_INTENCLR_ENDECB_Enabled (1UL) </span></div><div class="line"><a name="l00772"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abc8fb87a3398463626e8b695c928c296">  772</a></span>&#160;<span class="preprocessor">#define ECB_INTENCLR_ENDECB_Clear (1UL) </span></div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: ECB_ECBDATAPTR */</span><span class="preprocessor"></span></div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="comment">/* Description: ECB block encrypt memory pointers */</span></div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="comment">/* Bits 31..0 : Pointer to the ECB data structure (see Table 1 ECB data structure overview) */</span></div><div class="line"><a name="l00778"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac5b74188d3327c5059b29ebdfc510488">  778</a></span>&#160;<span class="preprocessor">#define ECB_ECBDATAPTR_ECBDATAPTR_Pos (0UL) </span></div><div class="line"><a name="l00779"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a27478ec5b347ae4b20e14e044234199b">  779</a></span>&#160;<span class="preprocessor">#define ECB_ECBDATAPTR_ECBDATAPTR_Msk (0xFFFFFFFFUL &lt;&lt; ECB_ECBDATAPTR_ECBDATAPTR_Pos) </span></div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="preprocessor"></span><span class="comment">/* Peripheral: EGU */</span><span class="preprocessor"></span></div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="comment">/* Description: Event Generator Unit 0 */</span></div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;</div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="comment">/* Register: EGU_INTEN */</span></div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="comment">/* Description: Enable or disable interrupt */</span></div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;</div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="comment">/* Bit 15 : Enable or disable interrupt for TRIGGERED[15] event */</span></div><div class="line"><a name="l00789"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a050157709f1f827c959ca0dfef635564">  789</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED15_Pos (15UL) </span></div><div class="line"><a name="l00790"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afe71f6cf715798155a761a8cb82a3605">  790</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED15_Msk (0x1UL &lt;&lt; EGU_INTEN_TRIGGERED15_Pos) </span></div><div class="line"><a name="l00791"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a54c9d20b766c708bc1ffb5881928d9ad">  791</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED15_Disabled (0UL) </span></div><div class="line"><a name="l00792"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a676d3358dcade37a01d15161be98de3e">  792</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED15_Enabled (1UL) </span></div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 14 : Enable or disable interrupt for TRIGGERED[14] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l00795"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9ca24749d23a3539ab49fda6ef8734e7">  795</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED14_Pos (14UL) </span></div><div class="line"><a name="l00796"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2f093759bf00862e857d89940654030f">  796</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED14_Msk (0x1UL &lt;&lt; EGU_INTEN_TRIGGERED14_Pos) </span></div><div class="line"><a name="l00797"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac2a08cc9c48ecde7b0667124c6c7f13f">  797</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED14_Disabled (0UL) </span></div><div class="line"><a name="l00798"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abf6bfcd8d67c5083e832dd29be403058">  798</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED14_Enabled (1UL) </span></div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 13 : Enable or disable interrupt for TRIGGERED[13] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l00801"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac8d6b8dd9e50241de015c8f639cfbceb">  801</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED13_Pos (13UL) </span></div><div class="line"><a name="l00802"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2d80d2080d8be4b52226f13688e55484">  802</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED13_Msk (0x1UL &lt;&lt; EGU_INTEN_TRIGGERED13_Pos) </span></div><div class="line"><a name="l00803"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5e7b28b2adc7fc91894622ab48db98d7">  803</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED13_Disabled (0UL) </span></div><div class="line"><a name="l00804"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a37c01598d8a3b96e291bc1fb0d43ac81">  804</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED13_Enabled (1UL) </span></div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 12 : Enable or disable interrupt for TRIGGERED[12] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l00807"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aca184ca79165f25d237e364bdf019385">  807</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED12_Pos (12UL) </span></div><div class="line"><a name="l00808"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a561fdccec19f751b41e2f2dbec55338a">  808</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED12_Msk (0x1UL &lt;&lt; EGU_INTEN_TRIGGERED12_Pos) </span></div><div class="line"><a name="l00809"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6f50d74bdb3b712499bb767f393797f5">  809</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED12_Disabled (0UL) </span></div><div class="line"><a name="l00810"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a317da39f41276d0909818a252978c4e1">  810</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED12_Enabled (1UL) </span></div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 11 : Enable or disable interrupt for TRIGGERED[11] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l00813"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad065f94474b8fd50045d66f16b828cff">  813</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED11_Pos (11UL) </span></div><div class="line"><a name="l00814"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aba2b6b24d7d9072347cfe4a3caea814a">  814</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED11_Msk (0x1UL &lt;&lt; EGU_INTEN_TRIGGERED11_Pos) </span></div><div class="line"><a name="l00815"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a543da26cffaad30c72ba9a16f737863c">  815</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED11_Disabled (0UL) </span></div><div class="line"><a name="l00816"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a20e3f51cd20a8265a774ba91f6bb1dc3">  816</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED11_Enabled (1UL) </span></div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 10 : Enable or disable interrupt for TRIGGERED[10] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l00819"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#add3941e0372a7eacc2613e2140cc090d">  819</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED10_Pos (10UL) </span></div><div class="line"><a name="l00820"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a86dd694778c3b945ac4ea22500798365">  820</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED10_Msk (0x1UL &lt;&lt; EGU_INTEN_TRIGGERED10_Pos) </span></div><div class="line"><a name="l00821"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a608e962798dd152d55db6f23e6e148ca">  821</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED10_Disabled (0UL) </span></div><div class="line"><a name="l00822"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab0385b9c03a5b0e940f975ebd497f520">  822</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED10_Enabled (1UL) </span></div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 9 : Enable or disable interrupt for TRIGGERED[9] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l00825"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a96f93300a55eef8cf1cc9768913ef4ad">  825</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED9_Pos (9UL) </span></div><div class="line"><a name="l00826"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a57dd246cfa9cf0cfd59bc1a7dc4142f1">  826</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED9_Msk (0x1UL &lt;&lt; EGU_INTEN_TRIGGERED9_Pos) </span></div><div class="line"><a name="l00827"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aea03a23ed9df8d7558844df8dc47724b">  827</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED9_Disabled (0UL) </span></div><div class="line"><a name="l00828"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8bf73fe1776f46811924258400aaea90">  828</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED9_Enabled (1UL) </span></div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 8 : Enable or disable interrupt for TRIGGERED[8] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l00831"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a24a5ce5b7248a3de6c3b442fa5143770">  831</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED8_Pos (8UL) </span></div><div class="line"><a name="l00832"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1ba1599835fc83a047d250f7546013ee">  832</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED8_Msk (0x1UL &lt;&lt; EGU_INTEN_TRIGGERED8_Pos) </span></div><div class="line"><a name="l00833"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af5dc4ebf6bf581ed69624d44a7c4dba1">  833</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED8_Disabled (0UL) </span></div><div class="line"><a name="l00834"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2fb4bfe10d32b930200ed24e9cab7bf7">  834</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED8_Enabled (1UL) </span></div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 7 : Enable or disable interrupt for TRIGGERED[7] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l00837"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab1675f3377090cc40649169413364a50">  837</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED7_Pos (7UL) </span></div><div class="line"><a name="l00838"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a99d8940d3595a8c68aee756e4b12c660">  838</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED7_Msk (0x1UL &lt;&lt; EGU_INTEN_TRIGGERED7_Pos) </span></div><div class="line"><a name="l00839"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa65d343e4efa5375d43d000f8e3b32cc">  839</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED7_Disabled (0UL) </span></div><div class="line"><a name="l00840"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4cdfaaae86d9aabd6a1cb5880e97f62d">  840</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED7_Enabled (1UL) </span></div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 6 : Enable or disable interrupt for TRIGGERED[6] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l00843"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab6dfa7a80025566c2ac258fb63d10e8d">  843</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED6_Pos (6UL) </span></div><div class="line"><a name="l00844"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa5f22b81b592404dbf4797aaaf7cd438">  844</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED6_Msk (0x1UL &lt;&lt; EGU_INTEN_TRIGGERED6_Pos) </span></div><div class="line"><a name="l00845"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a65ff6f97408933678ce6e30c55f57f53">  845</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED6_Disabled (0UL) </span></div><div class="line"><a name="l00846"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af031b38d708ad9f794768e159a8193b0">  846</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED6_Enabled (1UL) </span></div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 5 : Enable or disable interrupt for TRIGGERED[5] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l00849"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a42a19079514d2bcc789f85a73d4f9e39">  849</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED5_Pos (5UL) </span></div><div class="line"><a name="l00850"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a487ac0e52a31ed7712bcd7756c7986fd">  850</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED5_Msk (0x1UL &lt;&lt; EGU_INTEN_TRIGGERED5_Pos) </span></div><div class="line"><a name="l00851"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adfa6b7b276c2278214dc7b6e8ffad9c7">  851</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED5_Disabled (0UL) </span></div><div class="line"><a name="l00852"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2950cb035589326347603dde4e9a8d1f">  852</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED5_Enabled (1UL) </span></div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 4 : Enable or disable interrupt for TRIGGERED[4] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l00855"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad99b04999eef6ad1f51a1d039eb8525b">  855</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED4_Pos (4UL) </span></div><div class="line"><a name="l00856"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5f2389cad38030c93a2c84f61880eb1f">  856</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED4_Msk (0x1UL &lt;&lt; EGU_INTEN_TRIGGERED4_Pos) </span></div><div class="line"><a name="l00857"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a02b6350a0d5726afadd1ae92ddd46159">  857</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED4_Disabled (0UL) </span></div><div class="line"><a name="l00858"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4be9e6442828ab0544e5e1515520e3e8">  858</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED4_Enabled (1UL) </span></div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 3 : Enable or disable interrupt for TRIGGERED[3] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l00861"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8bee0e35d67a8ae51e0487df1a8e6cc6">  861</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED3_Pos (3UL) </span></div><div class="line"><a name="l00862"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5c4b901a24144585751c16fa26ff4d30">  862</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED3_Msk (0x1UL &lt;&lt; EGU_INTEN_TRIGGERED3_Pos) </span></div><div class="line"><a name="l00863"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5730c52e0e11f45ac17b4e997cda6949">  863</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED3_Disabled (0UL) </span></div><div class="line"><a name="l00864"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9c555deea63a355735c8a5c65a1f9467">  864</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED3_Enabled (1UL) </span></div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Enable or disable interrupt for TRIGGERED[2] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l00867"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a34ae2740dbfbba47555214910d3db3c3">  867</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED2_Pos (2UL) </span></div><div class="line"><a name="l00868"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aac5bbe3a0d45136b727e85d762aac4ac">  868</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED2_Msk (0x1UL &lt;&lt; EGU_INTEN_TRIGGERED2_Pos) </span></div><div class="line"><a name="l00869"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa1c5f9fa2d47ba369599c55412b9db3d">  869</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED2_Disabled (0UL) </span></div><div class="line"><a name="l00870"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af94e296fe45e3228543544124c45510d">  870</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED2_Enabled (1UL) </span></div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Enable or disable interrupt for TRIGGERED[1] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l00873"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2102abaffde97aa5e76fc71ead795879">  873</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED1_Pos (1UL) </span></div><div class="line"><a name="l00874"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6724d8c11d393c5fd7eb67d445e0c682">  874</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED1_Msk (0x1UL &lt;&lt; EGU_INTEN_TRIGGERED1_Pos) </span></div><div class="line"><a name="l00875"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a08c7988a7d6890348a28da1db48c538e">  875</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED1_Disabled (0UL) </span></div><div class="line"><a name="l00876"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad31ae63f5595bfc7bea7fa1a505f27cc">  876</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED1_Enabled (1UL) </span></div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Enable or disable interrupt for TRIGGERED[0] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l00879"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a70148ef323c43a14ac0d3b5718ae77e5">  879</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED0_Pos (0UL) </span></div><div class="line"><a name="l00880"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a471ce0af1473fb69e89c87cfd2c8d78e">  880</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED0_Msk (0x1UL &lt;&lt; EGU_INTEN_TRIGGERED0_Pos) </span></div><div class="line"><a name="l00881"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a92278161dcf4b15c9beddef2c34fcd4d">  881</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED0_Disabled (0UL) </span></div><div class="line"><a name="l00882"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3cf70258d4232dfcae0fc20695d79bd4">  882</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED0_Enabled (1UL) </span></div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: EGU_INTENSET */</span><span class="preprocessor"></span></div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="comment">/* Description: Enable interrupt */</span></div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;</div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="comment">/* Bit 15 : Write &#39;1&#39; to Enable interrupt for TRIGGERED[15] event */</span></div><div class="line"><a name="l00888"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0b48c0a43b669005fb21244d73c45740">  888</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED15_Pos (15UL) </span></div><div class="line"><a name="l00889"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac1db503c25b7298d7461177885206084">  889</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED15_Msk (0x1UL &lt;&lt; EGU_INTENSET_TRIGGERED15_Pos) </span></div><div class="line"><a name="l00890"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a86cf2d64c6b947bfab2e0cf819fcd8b4">  890</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED15_Disabled (0UL) </span></div><div class="line"><a name="l00891"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0b4a4bf2a09f6696173c149e3160f70e">  891</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED15_Enabled (1UL) </span></div><div class="line"><a name="l00892"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af33280e73689035d33914cc546e8069a">  892</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED15_Set (1UL) </span></div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 14 : Write &#39;1&#39; to Enable interrupt for TRIGGERED[14] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l00895"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a074d3c14a4ad132a7d0f0529ac968803">  895</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED14_Pos (14UL) </span></div><div class="line"><a name="l00896"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#addf861a54d3e1f216eb214d6ed36c104">  896</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED14_Msk (0x1UL &lt;&lt; EGU_INTENSET_TRIGGERED14_Pos) </span></div><div class="line"><a name="l00897"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7d74c6ffaf69d3157dffc4b7c255038a">  897</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED14_Disabled (0UL) </span></div><div class="line"><a name="l00898"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af36371a7c07f9577412090340c76bba6">  898</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED14_Enabled (1UL) </span></div><div class="line"><a name="l00899"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a96a058b65c8e4adb9018f538c546a380">  899</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED14_Set (1UL) </span></div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 13 : Write &#39;1&#39; to Enable interrupt for TRIGGERED[13] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l00902"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a01a1e37f83f64127c7aaea1b7ca058a6">  902</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED13_Pos (13UL) </span></div><div class="line"><a name="l00903"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae933fcfc6e4074b01d001f48e8c8e95c">  903</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED13_Msk (0x1UL &lt;&lt; EGU_INTENSET_TRIGGERED13_Pos) </span></div><div class="line"><a name="l00904"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a52c13b9f8da3b527353798aacda051be">  904</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED13_Disabled (0UL) </span></div><div class="line"><a name="l00905"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afba1a772002642a812f44130c1844171">  905</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED13_Enabled (1UL) </span></div><div class="line"><a name="l00906"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a98a5de03f94c3be21c1203fe8d07ae9b">  906</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED13_Set (1UL) </span></div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 12 : Write &#39;1&#39; to Enable interrupt for TRIGGERED[12] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l00909"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a31dbc03d69e889e7f37d74b30b840b08">  909</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED12_Pos (12UL) </span></div><div class="line"><a name="l00910"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5480d285de8652d5734f3b5a4594d6bc">  910</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED12_Msk (0x1UL &lt;&lt; EGU_INTENSET_TRIGGERED12_Pos) </span></div><div class="line"><a name="l00911"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af8d330e0b54ed8f222f2d9e15704296c">  911</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED12_Disabled (0UL) </span></div><div class="line"><a name="l00912"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9ed1dc956d724e5c6fbce6d72d595af6">  912</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED12_Enabled (1UL) </span></div><div class="line"><a name="l00913"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a95197289ce8ea256acbfe74bc4c4d582">  913</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED12_Set (1UL) </span></div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 11 : Write &#39;1&#39; to Enable interrupt for TRIGGERED[11] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l00916"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8b5a785dd9bb9d002af3fdb38f987065">  916</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED11_Pos (11UL) </span></div><div class="line"><a name="l00917"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad769318d3937d64226a4add45a291511">  917</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED11_Msk (0x1UL &lt;&lt; EGU_INTENSET_TRIGGERED11_Pos) </span></div><div class="line"><a name="l00918"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abd5cf2825a84aa33c1546d57be12ad5a">  918</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED11_Disabled (0UL) </span></div><div class="line"><a name="l00919"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab5c8ebe7670dd05eb1a09bd69d56374f">  919</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED11_Enabled (1UL) </span></div><div class="line"><a name="l00920"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a393329b808155d8f4344f2d0c9a4b902">  920</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED11_Set (1UL) </span></div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 10 : Write &#39;1&#39; to Enable interrupt for TRIGGERED[10] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l00923"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab1eedcf6e1c8dc11d69884d5639523d5">  923</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED10_Pos (10UL) </span></div><div class="line"><a name="l00924"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2e00a220bc093c9378b06ca31a0dc4db">  924</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED10_Msk (0x1UL &lt;&lt; EGU_INTENSET_TRIGGERED10_Pos) </span></div><div class="line"><a name="l00925"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad71feecdc9ebc3c2d2ece7d055629fb4">  925</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED10_Disabled (0UL) </span></div><div class="line"><a name="l00926"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a22899b410f46d593a43370ba51666bd3">  926</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED10_Enabled (1UL) </span></div><div class="line"><a name="l00927"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a08cc8b8a6f75a4807f91e7ea839fab50">  927</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED10_Set (1UL) </span></div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 9 : Write &#39;1&#39; to Enable interrupt for TRIGGERED[9] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l00930"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acd6811969c544e3bb2fe1a080107a3ad">  930</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED9_Pos (9UL) </span></div><div class="line"><a name="l00931"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a56ecb67d342ef4f0fe9d4bd7b668adef">  931</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED9_Msk (0x1UL &lt;&lt; EGU_INTENSET_TRIGGERED9_Pos) </span></div><div class="line"><a name="l00932"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae0a9152517498ceed17f68764f2e8510">  932</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED9_Disabled (0UL) </span></div><div class="line"><a name="l00933"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac70db8cc0715e86aef40b7f343fda5cd">  933</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED9_Enabled (1UL) </span></div><div class="line"><a name="l00934"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab283f3bcdd37a6cccccac96b954a9ff1">  934</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED9_Set (1UL) </span></div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 8 : Write &#39;1&#39; to Enable interrupt for TRIGGERED[8] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l00937"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae6f2809f72d06d8c42109ff27d5646fd">  937</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED8_Pos (8UL) </span></div><div class="line"><a name="l00938"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5b7264fca23b72aa758747e21896995d">  938</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED8_Msk (0x1UL &lt;&lt; EGU_INTENSET_TRIGGERED8_Pos) </span></div><div class="line"><a name="l00939"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5a05dd737a991b0b69082567327e53ed">  939</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED8_Disabled (0UL) </span></div><div class="line"><a name="l00940"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a95910e00ccb56bc48d612841e2823c8b">  940</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED8_Enabled (1UL) </span></div><div class="line"><a name="l00941"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6b8d98d8d93e435cd4324b4b17ce8e2b">  941</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED8_Set (1UL) </span></div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 7 : Write &#39;1&#39; to Enable interrupt for TRIGGERED[7] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l00944"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7d2f268e0648d7ebe255c7b102741819">  944</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED7_Pos (7UL) </span></div><div class="line"><a name="l00945"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aea8d6faa67f62d58682c47b811b316fd">  945</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED7_Msk (0x1UL &lt;&lt; EGU_INTENSET_TRIGGERED7_Pos) </span></div><div class="line"><a name="l00946"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a258d6c9e626409668ce16d10801a2a7c">  946</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED7_Disabled (0UL) </span></div><div class="line"><a name="l00947"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acb1e64f4963de566ae5151955dfdb40d">  947</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED7_Enabled (1UL) </span></div><div class="line"><a name="l00948"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af83cdfd9ac56216d85a588373529dd31">  948</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED7_Set (1UL) </span></div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 6 : Write &#39;1&#39; to Enable interrupt for TRIGGERED[6] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l00951"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a648e35fbd3773faa3ebb4327109729b3">  951</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED6_Pos (6UL) </span></div><div class="line"><a name="l00952"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a42333e563c976f063ec0ca4006af220c">  952</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED6_Msk (0x1UL &lt;&lt; EGU_INTENSET_TRIGGERED6_Pos) </span></div><div class="line"><a name="l00953"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1005a4ba888672f959417a4c3f1ca0d6">  953</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED6_Disabled (0UL) </span></div><div class="line"><a name="l00954"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a50ce6478754c52790e920a2ff5e2c644">  954</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED6_Enabled (1UL) </span></div><div class="line"><a name="l00955"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aabf62ddf821b7c27f4a52928b7df57a6">  955</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED6_Set (1UL) </span></div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 5 : Write &#39;1&#39; to Enable interrupt for TRIGGERED[5] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l00958"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#accbe670d36773a0f3c881865e9c47590">  958</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED5_Pos (5UL) </span></div><div class="line"><a name="l00959"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a688940788da39faaac0fa2e495fe1c54">  959</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED5_Msk (0x1UL &lt;&lt; EGU_INTENSET_TRIGGERED5_Pos) </span></div><div class="line"><a name="l00960"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1bea65aafe50c271306d796b1d9369ab">  960</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED5_Disabled (0UL) </span></div><div class="line"><a name="l00961"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a75ac26390af3268a255e624775328487">  961</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED5_Enabled (1UL) </span></div><div class="line"><a name="l00962"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aad552f4b7b54561ce7d2b0bd5443d6c1">  962</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED5_Set (1UL) </span></div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 4 : Write &#39;1&#39; to Enable interrupt for TRIGGERED[4] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l00965"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afee8eda4a033f6558564944701ff08e5">  965</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED4_Pos (4UL) </span></div><div class="line"><a name="l00966"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a04e4e476e3a2852a88d5cb0ef8fafb2b">  966</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED4_Msk (0x1UL &lt;&lt; EGU_INTENSET_TRIGGERED4_Pos) </span></div><div class="line"><a name="l00967"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1bbbc8fc7ae83db278b942bfab9b91ee">  967</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED4_Disabled (0UL) </span></div><div class="line"><a name="l00968"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acb5f925e46036b28d972dfb8f725a910">  968</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED4_Enabled (1UL) </span></div><div class="line"><a name="l00969"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac4c475d3800a48b38e544c70e4a55029">  969</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED4_Set (1UL) </span></div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 3 : Write &#39;1&#39; to Enable interrupt for TRIGGERED[3] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l00972"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0836e1596943316fd90efdd0c030c938">  972</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED3_Pos (3UL) </span></div><div class="line"><a name="l00973"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a20238309789faabae68fbe076c54bcb7">  973</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED3_Msk (0x1UL &lt;&lt; EGU_INTENSET_TRIGGERED3_Pos) </span></div><div class="line"><a name="l00974"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a28e593d06fa59cc34aa2c8cf6e7b52ae">  974</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED3_Disabled (0UL) </span></div><div class="line"><a name="l00975"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acd5fd6ed3b4804eb01c0205a9eacddd3">  975</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED3_Enabled (1UL) </span></div><div class="line"><a name="l00976"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa0979f6b8fd529e2b0db62fd98ca1843">  976</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED3_Set (1UL) </span></div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Write &#39;1&#39; to Enable interrupt for TRIGGERED[2] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l00979"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a848aadec88203dd9086390f3f5f2c3e4">  979</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED2_Pos (2UL) </span></div><div class="line"><a name="l00980"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2604b2d0892427422f0bb23e78f3e3c2">  980</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED2_Msk (0x1UL &lt;&lt; EGU_INTENSET_TRIGGERED2_Pos) </span></div><div class="line"><a name="l00981"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af2645c30bf9081c184d433e94b422ac7">  981</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED2_Disabled (0UL) </span></div><div class="line"><a name="l00982"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0398449800cd0e3efdbfa8fbd9e0dcfe">  982</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED2_Enabled (1UL) </span></div><div class="line"><a name="l00983"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2d68a2561d8827193ce14b8e466c14da">  983</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED2_Set (1UL) </span></div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Write &#39;1&#39; to Enable interrupt for TRIGGERED[1] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l00986"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a442070f33f47ab818463187b1a582c36">  986</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED1_Pos (1UL) </span></div><div class="line"><a name="l00987"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad7a71e59e571b630d309f28df9b63e94">  987</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED1_Msk (0x1UL &lt;&lt; EGU_INTENSET_TRIGGERED1_Pos) </span></div><div class="line"><a name="l00988"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abc6341f657db0c16f571fbced2e4e592">  988</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED1_Disabled (0UL) </span></div><div class="line"><a name="l00989"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a875366c7ed55b417171d55d582e73f42">  989</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED1_Enabled (1UL) </span></div><div class="line"><a name="l00990"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adfb853931dff8aef10994e26a58889f8">  990</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED1_Set (1UL) </span></div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Write &#39;1&#39; to Enable interrupt for TRIGGERED[0] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l00993"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a574ca88c91a5e8437a9f828694470174">  993</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED0_Pos (0UL) </span></div><div class="line"><a name="l00994"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a867b475e07057a969dba2430e36b04bc">  994</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED0_Msk (0x1UL &lt;&lt; EGU_INTENSET_TRIGGERED0_Pos) </span></div><div class="line"><a name="l00995"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1c3d60dc620e195ca627bdf809f4b3a5">  995</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED0_Disabled (0UL) </span></div><div class="line"><a name="l00996"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad014943f3d20a094c2b8d2a7a30c9dd7">  996</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED0_Enabled (1UL) </span></div><div class="line"><a name="l00997"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a73a5a4ad73f09d2be7d1f3935e217a7e">  997</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED0_Set (1UL) </span></div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: EGU_INTENCLR */</span><span class="preprocessor"></span></div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="comment">/* Description: Disable interrupt */</span></div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;</div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="comment">/* Bit 15 : Write &#39;1&#39; to Disable interrupt for TRIGGERED[15] event */</span></div><div class="line"><a name="l01003"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa1fc939a86a8dbcf6264f853a26cd9a0"> 1003</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED15_Pos (15UL) </span></div><div class="line"><a name="l01004"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a300cd3c9e43405fe0201b8d803358b9a"> 1004</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED15_Msk (0x1UL &lt;&lt; EGU_INTENCLR_TRIGGERED15_Pos) </span></div><div class="line"><a name="l01005"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af54552111ddf4ac0a8d1b10d26e4cada"> 1005</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED15_Disabled (0UL) </span></div><div class="line"><a name="l01006"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9a99b43d3d48bceb1a5d963692202f10"> 1006</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED15_Enabled (1UL) </span></div><div class="line"><a name="l01007"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a271f4f3107b9cdba4b67b591c0eece78"> 1007</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED15_Clear (1UL) </span></div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 14 : Write &#39;1&#39; to Disable interrupt for TRIGGERED[14] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l01010"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a888642bdea16befa9c087de684f4bee2"> 1010</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED14_Pos (14UL) </span></div><div class="line"><a name="l01011"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae99a8a850e2b7d6f12cf4e5b55f71325"> 1011</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED14_Msk (0x1UL &lt;&lt; EGU_INTENCLR_TRIGGERED14_Pos) </span></div><div class="line"><a name="l01012"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6d30e9e2b4854ba9dccd0610d70a3d94"> 1012</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED14_Disabled (0UL) </span></div><div class="line"><a name="l01013"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a13a57b5264f9729e6aa2423e3d04ae43"> 1013</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED14_Enabled (1UL) </span></div><div class="line"><a name="l01014"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a29058d9bd030ad815900e94b487320db"> 1014</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED14_Clear (1UL) </span></div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 13 : Write &#39;1&#39; to Disable interrupt for TRIGGERED[13] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l01017"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8b10616c7d7da6e165658a4fd05dc11a"> 1017</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED13_Pos (13UL) </span></div><div class="line"><a name="l01018"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a02568b202a788b4fa853dbfcb389d0ca"> 1018</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED13_Msk (0x1UL &lt;&lt; EGU_INTENCLR_TRIGGERED13_Pos) </span></div><div class="line"><a name="l01019"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8dd5b7062f933121fbadcc4129c97f2b"> 1019</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED13_Disabled (0UL) </span></div><div class="line"><a name="l01020"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa66cabf193cff989f0d3a17249963178"> 1020</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED13_Enabled (1UL) </span></div><div class="line"><a name="l01021"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abaaee8bbbb7c052fb3c6355b2d6d2be4"> 1021</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED13_Clear (1UL) </span></div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 12 : Write &#39;1&#39; to Disable interrupt for TRIGGERED[12] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l01024"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acc0fea8a8879f8fe5900db8afaf15d04"> 1024</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED12_Pos (12UL) </span></div><div class="line"><a name="l01025"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8dab21014b546bf56b991363419c2b72"> 1025</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED12_Msk (0x1UL &lt;&lt; EGU_INTENCLR_TRIGGERED12_Pos) </span></div><div class="line"><a name="l01026"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a726ef104900953af9b296ba36d8c2d97"> 1026</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED12_Disabled (0UL) </span></div><div class="line"><a name="l01027"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8924d5a2ff1c8e6c5c770c4d973cbf2c"> 1027</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED12_Enabled (1UL) </span></div><div class="line"><a name="l01028"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afac1a90c13b41cfe9dbedc808c784e99"> 1028</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED12_Clear (1UL) </span></div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 11 : Write &#39;1&#39; to Disable interrupt for TRIGGERED[11] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l01031"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1ba495e30a237c11681cff9a5bdf2c68"> 1031</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED11_Pos (11UL) </span></div><div class="line"><a name="l01032"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a83564d49e6abd9f64d6ded650e829b39"> 1032</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED11_Msk (0x1UL &lt;&lt; EGU_INTENCLR_TRIGGERED11_Pos) </span></div><div class="line"><a name="l01033"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adff789c10864880180a17d012c0adb37"> 1033</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED11_Disabled (0UL) </span></div><div class="line"><a name="l01034"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9a81f7e1edd5430cbefb65fcca30dcb7"> 1034</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED11_Enabled (1UL) </span></div><div class="line"><a name="l01035"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a179ae67f8584162e3158b123034235d1"> 1035</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED11_Clear (1UL) </span></div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 10 : Write &#39;1&#39; to Disable interrupt for TRIGGERED[10] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l01038"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adb097bc1d9d330ddd2dac709f359be93"> 1038</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED10_Pos (10UL) </span></div><div class="line"><a name="l01039"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aaccf0c55e7b7e431429510be58a9d462"> 1039</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED10_Msk (0x1UL &lt;&lt; EGU_INTENCLR_TRIGGERED10_Pos) </span></div><div class="line"><a name="l01040"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9e353cb7e4a1c1fbf0c8e3c045c95fba"> 1040</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED10_Disabled (0UL) </span></div><div class="line"><a name="l01041"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a52dda08d412be36da586fc9144d5e9f5"> 1041</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED10_Enabled (1UL) </span></div><div class="line"><a name="l01042"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acfe6defd46f311ec806dfcefe5f49096"> 1042</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED10_Clear (1UL) </span></div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 9 : Write &#39;1&#39; to Disable interrupt for TRIGGERED[9] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l01045"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3c0aa6a1b449a8bcc9d7ea1f2f77e9c0"> 1045</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED9_Pos (9UL) </span></div><div class="line"><a name="l01046"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aafcfe3dca939d393fc25383abf5a40e3"> 1046</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED9_Msk (0x1UL &lt;&lt; EGU_INTENCLR_TRIGGERED9_Pos) </span></div><div class="line"><a name="l01047"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6064da21445051914795ad812565c723"> 1047</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED9_Disabled (0UL) </span></div><div class="line"><a name="l01048"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4b8e876b89deea95d487b71d1d78eef3"> 1048</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED9_Enabled (1UL) </span></div><div class="line"><a name="l01049"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6258adfb666f606f51e93a7687be1ca9"> 1049</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED9_Clear (1UL) </span></div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 8 : Write &#39;1&#39; to Disable interrupt for TRIGGERED[8] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l01052"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a143552a9bf060d6d7959b50fa53cc049"> 1052</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED8_Pos (8UL) </span></div><div class="line"><a name="l01053"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a41ae07078185f43a89408479bd3d3f30"> 1053</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED8_Msk (0x1UL &lt;&lt; EGU_INTENCLR_TRIGGERED8_Pos) </span></div><div class="line"><a name="l01054"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4949acd6f9c34b796a4948d091e92c20"> 1054</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED8_Disabled (0UL) </span></div><div class="line"><a name="l01055"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1859064505f1b49c541438ac9f924f13"> 1055</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED8_Enabled (1UL) </span></div><div class="line"><a name="l01056"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a39b9c1f2202c4c0a06e36a22b72bbb36"> 1056</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED8_Clear (1UL) </span></div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 7 : Write &#39;1&#39; to Disable interrupt for TRIGGERED[7] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l01059"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adb73bf3312a07dee56336b8f5957aa11"> 1059</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED7_Pos (7UL) </span></div><div class="line"><a name="l01060"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a12caebb416c85658118f9c21d0525896"> 1060</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED7_Msk (0x1UL &lt;&lt; EGU_INTENCLR_TRIGGERED7_Pos) </span></div><div class="line"><a name="l01061"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8b31e6bba0627bde8d8cd9934da8116d"> 1061</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED7_Disabled (0UL) </span></div><div class="line"><a name="l01062"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6127400ca2d05a4eb8263a56cf0d71a6"> 1062</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED7_Enabled (1UL) </span></div><div class="line"><a name="l01063"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5bbc2561255b3fe47df9b14844238b51"> 1063</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED7_Clear (1UL) </span></div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 6 : Write &#39;1&#39; to Disable interrupt for TRIGGERED[6] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l01066"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a273d81ad81e9fd879c9094febb70326c"> 1066</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED6_Pos (6UL) </span></div><div class="line"><a name="l01067"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9ec936fcd1ef235fb17dc173b60849e4"> 1067</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED6_Msk (0x1UL &lt;&lt; EGU_INTENCLR_TRIGGERED6_Pos) </span></div><div class="line"><a name="l01068"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae1b29c35ab3c11e9eee9601a891138f4"> 1068</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED6_Disabled (0UL) </span></div><div class="line"><a name="l01069"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae39e77738775e806702a233059b2185f"> 1069</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED6_Enabled (1UL) </span></div><div class="line"><a name="l01070"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a267fd8041168889890471a250851926d"> 1070</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED6_Clear (1UL) </span></div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 5 : Write &#39;1&#39; to Disable interrupt for TRIGGERED[5] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l01073"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9e557a07baebbc09137c0abe303aaf92"> 1073</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED5_Pos (5UL) </span></div><div class="line"><a name="l01074"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2cfba9c5458b17e76e154ad32533ac60"> 1074</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED5_Msk (0x1UL &lt;&lt; EGU_INTENCLR_TRIGGERED5_Pos) </span></div><div class="line"><a name="l01075"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3abc9c5fb8f0da2203480bdbd2e65876"> 1075</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED5_Disabled (0UL) </span></div><div class="line"><a name="l01076"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad0a4afd610767924de7177ccf7a97be0"> 1076</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED5_Enabled (1UL) </span></div><div class="line"><a name="l01077"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a056c21b50341a21b261433717b9d21c4"> 1077</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED5_Clear (1UL) </span></div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 4 : Write &#39;1&#39; to Disable interrupt for TRIGGERED[4] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l01080"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acb58f4bc2a7a7a29f1c86ff8c93c97f8"> 1080</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED4_Pos (4UL) </span></div><div class="line"><a name="l01081"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af7c5c7a331a609f83f3b5a18a5a8fca9"> 1081</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED4_Msk (0x1UL &lt;&lt; EGU_INTENCLR_TRIGGERED4_Pos) </span></div><div class="line"><a name="l01082"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac74a9809a478ed84eaffff7fc32fa08b"> 1082</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED4_Disabled (0UL) </span></div><div class="line"><a name="l01083"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5af6e5e786a0ebdd685845c454a1a82c"> 1083</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED4_Enabled (1UL) </span></div><div class="line"><a name="l01084"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab9af734d969a79bc4274b1e429713e45"> 1084</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED4_Clear (1UL) </span></div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 3 : Write &#39;1&#39; to Disable interrupt for TRIGGERED[3] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l01087"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a720a9369fd6e13fd8b568303bb7969a5"> 1087</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED3_Pos (3UL) </span></div><div class="line"><a name="l01088"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a217af87bf0ef38cc57ec7c73778ada8e"> 1088</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED3_Msk (0x1UL &lt;&lt; EGU_INTENCLR_TRIGGERED3_Pos) </span></div><div class="line"><a name="l01089"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4499fed47b8a7d79901ea10a20bfcc46"> 1089</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED3_Disabled (0UL) </span></div><div class="line"><a name="l01090"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0f21821b35858805fb00d06d8fd5714e"> 1090</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED3_Enabled (1UL) </span></div><div class="line"><a name="l01091"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a67971deba3540d0bfb622768e72de90a"> 1091</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED3_Clear (1UL) </span></div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Write &#39;1&#39; to Disable interrupt for TRIGGERED[2] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l01094"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa5c82401b2ce46d6d0f4684bc2d18689"> 1094</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED2_Pos (2UL) </span></div><div class="line"><a name="l01095"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5b09629d2071a85b253650028f954b7c"> 1095</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED2_Msk (0x1UL &lt;&lt; EGU_INTENCLR_TRIGGERED2_Pos) </span></div><div class="line"><a name="l01096"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a42ba8ebd474af3bab86cb07c3ae25e45"> 1096</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED2_Disabled (0UL) </span></div><div class="line"><a name="l01097"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab9a59eb012c6245174855dcf17326679"> 1097</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED2_Enabled (1UL) </span></div><div class="line"><a name="l01098"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a64edc2d4f324d991506e45b007f4e032"> 1098</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED2_Clear (1UL) </span></div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Write &#39;1&#39; to Disable interrupt for TRIGGERED[1] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l01101"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2e08229c0d720e224692c18645c8dea5"> 1101</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED1_Pos (1UL) </span></div><div class="line"><a name="l01102"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a879ce8da8936115e91af40120059b92a"> 1102</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED1_Msk (0x1UL &lt;&lt; EGU_INTENCLR_TRIGGERED1_Pos) </span></div><div class="line"><a name="l01103"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7c491657124213b99eb82c2ce2bbf26e"> 1103</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED1_Disabled (0UL) </span></div><div class="line"><a name="l01104"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af667918b019a503206e95d53f53c480b"> 1104</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED1_Enabled (1UL) </span></div><div class="line"><a name="l01105"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a088324736e959058c56d0e78d6e4c6a9"> 1105</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED1_Clear (1UL) </span></div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Write &#39;1&#39; to Disable interrupt for TRIGGERED[0] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l01108"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a249ded947749e9459b0884db8efb2cd5"> 1108</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED0_Pos (0UL) </span></div><div class="line"><a name="l01109"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3a66283dbbf32b5cec2ed97acc7971b9"> 1109</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED0_Msk (0x1UL &lt;&lt; EGU_INTENCLR_TRIGGERED0_Pos) </span></div><div class="line"><a name="l01110"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af6deb07d9cf0169080070873d020c20e"> 1110</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED0_Disabled (0UL) </span></div><div class="line"><a name="l01111"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae17d918e70dac1493d32fe375fc79fc4"> 1111</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED0_Enabled (1UL) </span></div><div class="line"><a name="l01112"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a90eb3b7f4b97b26afcb25bfe51ebddd0"> 1112</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED0_Clear (1UL) </span></div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;<span class="preprocessor"></span><span class="comment">/* Peripheral: FICR */</span><span class="preprocessor"></span></div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;<span class="comment">/* Description: Factory Information Configuration Registers */</span></div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;</div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;<span class="comment">/* Register: FICR_CODEPAGESIZE */</span></div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;<span class="comment">/* Description: Code memory page size */</span></div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;</div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;<span class="comment">/* Bits 31..0 : Code memory page size */</span></div><div class="line"><a name="l01122"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a56aa2a68b6a9a6c453897fcfc1da46b3"> 1122</a></span>&#160;<span class="preprocessor">#define FICR_CODEPAGESIZE_CODEPAGESIZE_Pos (0UL) </span></div><div class="line"><a name="l01123"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abfff2664f5a31b8c9343d409e9d37836"> 1123</a></span>&#160;<span class="preprocessor">#define FICR_CODEPAGESIZE_CODEPAGESIZE_Msk (0xFFFFFFFFUL &lt;&lt; FICR_CODEPAGESIZE_CODEPAGESIZE_Pos) </span></div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: FICR_CODESIZE */</span><span class="preprocessor"></span></div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;<span class="comment">/* Description: Code memory size */</span></div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;</div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;<span class="comment">/* Bits 31..0 : Code memory size in number of pages */</span></div><div class="line"><a name="l01129"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a846be45b8a2d00f8e746b02fddeaa421"> 1129</a></span>&#160;<span class="preprocessor">#define FICR_CODESIZE_CODESIZE_Pos (0UL) </span></div><div class="line"><a name="l01130"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a35b9afccebfcdb550b33744f881bb5b8"> 1130</a></span>&#160;<span class="preprocessor">#define FICR_CODESIZE_CODESIZE_Msk (0xFFFFFFFFUL &lt;&lt; FICR_CODESIZE_CODESIZE_Pos) </span></div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: FICR_DEVICEID */</span><span class="preprocessor"></span></div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;<span class="comment">/* Description: Description collection[0]:  Device identifier */</span></div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;</div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;<span class="comment">/* Bits 31..0 : 64 bit unique device identifier */</span></div><div class="line"><a name="l01136"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aab5aa72c42caaece29fa2d56476b4bbf"> 1136</a></span>&#160;<span class="preprocessor">#define FICR_DEVICEID_DEVICEID_Pos (0UL) </span></div><div class="line"><a name="l01137"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9674ca86361676a1f134c4e502300efd"> 1137</a></span>&#160;<span class="preprocessor">#define FICR_DEVICEID_DEVICEID_Msk (0xFFFFFFFFUL &lt;&lt; FICR_DEVICEID_DEVICEID_Pos) </span></div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: FICR_ER */</span><span class="preprocessor"></span></div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;<span class="comment">/* Description: Description collection[0]:  Encryption root, word 0 */</span></div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;</div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;<span class="comment">/* Bits 31..0 : Encryption root, word 0 */</span></div><div class="line"><a name="l01143"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9a2af07b370f9ecf3160f69f0d9c5cb0"> 1143</a></span>&#160;<span class="preprocessor">#define FICR_ER_ER_Pos (0UL) </span></div><div class="line"><a name="l01144"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa0726055ec586735019e89f5803dca0f"> 1144</a></span>&#160;<span class="preprocessor">#define FICR_ER_ER_Msk (0xFFFFFFFFUL &lt;&lt; FICR_ER_ER_Pos) </span></div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: FICR_IR */</span><span class="preprocessor"></span></div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;<span class="comment">/* Description: Description collection[0]:  Identity Root, word 0 */</span></div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;</div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;<span class="comment">/* Bits 31..0 : Identity Root, word 0 */</span></div><div class="line"><a name="l01150"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae437ed3e24177c571447bd07aea2eaef"> 1150</a></span>&#160;<span class="preprocessor">#define FICR_IR_IR_Pos (0UL) </span></div><div class="line"><a name="l01151"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad75b5735974eee2f68d77608661aac33"> 1151</a></span>&#160;<span class="preprocessor">#define FICR_IR_IR_Msk (0xFFFFFFFFUL &lt;&lt; FICR_IR_IR_Pos) </span></div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: FICR_DEVICEADDRTYPE */</span><span class="preprocessor"></span></div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;<span class="comment">/* Description: Device address type */</span></div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;</div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;<span class="comment">/* Bit 0 : Device address type */</span></div><div class="line"><a name="l01157"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a76f273d30d205fc279630784780d6527"> 1157</a></span>&#160;<span class="preprocessor">#define FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Pos (0UL) </span></div><div class="line"><a name="l01158"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a418412fc0084062a1ac064d924fc5a1f"> 1158</a></span>&#160;<span class="preprocessor">#define FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Msk (0x1UL &lt;&lt; FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Pos) </span></div><div class="line"><a name="l01159"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a90e54a06d0d83cb17ee364aa50d603ba"> 1159</a></span>&#160;<span class="preprocessor">#define FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Public (0UL) </span></div><div class="line"><a name="l01160"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a598efb81a6c6a9147d90a09e519ac061"> 1160</a></span>&#160;<span class="preprocessor">#define FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Random (1UL) </span></div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: FICR_DEVICEADDR */</span><span class="preprocessor"></span></div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;<span class="comment">/* Description: Description collection[0]:  Device address 0 */</span></div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;</div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;<span class="comment">/* Bits 31..0 : 48 bit device address */</span></div><div class="line"><a name="l01166"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a35eac7edfd8ae86bebbc8ae11ae6a46c"> 1166</a></span>&#160;<span class="preprocessor">#define FICR_DEVICEADDR_DEVICEADDR_Pos (0UL) </span></div><div class="line"><a name="l01167"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af93a00c59141d20ceeddfb6378cc2a0a"> 1167</a></span>&#160;<span class="preprocessor">#define FICR_DEVICEADDR_DEVICEADDR_Msk (0xFFFFFFFFUL &lt;&lt; FICR_DEVICEADDR_DEVICEADDR_Pos) </span></div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: FICR_INFO_PART */</span><span class="preprocessor"></span></div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;<span class="comment">/* Description: Part code */</span></div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;</div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;<span class="comment">/* Bits 31..0 : Part code */</span></div><div class="line"><a name="l01173"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7778bd9eccb4290ec0d17139ee896857"> 1173</a></span>&#160;<span class="preprocessor">#define FICR_INFO_PART_PART_Pos (0UL) </span></div><div class="line"><a name="l01174"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a173d1c7237aaf3db2aba13ba9b3e8b9b"> 1174</a></span>&#160;<span class="preprocessor">#define FICR_INFO_PART_PART_Msk (0xFFFFFFFFUL &lt;&lt; FICR_INFO_PART_PART_Pos) </span></div><div class="line"><a name="l01175"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a61cee235049ff2eb29190e66db17cd54"> 1175</a></span>&#160;<span class="preprocessor">#define FICR_INFO_PART_PART_N52840 (0x52840UL) </span></div><div class="line"><a name="l01176"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0784521d5519f296ef8211dbdb27742b"> 1176</a></span>&#160;<span class="preprocessor">#define FICR_INFO_PART_PART_Unspecified (0xFFFFFFFFUL) </span></div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: FICR_INFO_VARIANT */</span><span class="preprocessor"></span></div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;<span class="comment">/* Description: Part variant (hardware version and production configuration). */</span></div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;</div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;<span class="comment">/* Bits 31..0 : Part variant (hardware version and production configuration). Encoded as ASCII. */</span></div><div class="line"><a name="l01182"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aae29bf944351c5abe2c47477abcc8540"> 1182</a></span>&#160;<span class="preprocessor">#define FICR_INFO_VARIANT_VARIANT_Pos (0UL) </span></div><div class="line"><a name="l01183"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a65bd33c7887017e249ef6eea68f8d347"> 1183</a></span>&#160;<span class="preprocessor">#define FICR_INFO_VARIANT_VARIANT_Msk (0xFFFFFFFFUL &lt;&lt; FICR_INFO_VARIANT_VARIANT_Pos) </span></div><div class="line"><a name="l01184"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4e4b814324b47a93030983392f9564e7"> 1184</a></span>&#160;<span class="preprocessor">#define FICR_INFO_VARIANT_VARIANT_AAAA (0x41414141UL) </span></div><div class="line"><a name="l01185"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acc4fbdc64e5f72adfabea731a89a6309"> 1185</a></span>&#160;<span class="preprocessor">#define FICR_INFO_VARIANT_VARIANT_AAAB (0x41414142UL) </span></div><div class="line"><a name="l01186"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a60654a1029ac12d47db1221790063163"> 1186</a></span>&#160;<span class="preprocessor">#define FICR_INFO_VARIANT_VARIANT_AAB0 (0x41414230UL) </span></div><div class="line"><a name="l01187"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aad47d6bb0bdec3c075daba9a14c6ab21"> 1187</a></span>&#160;<span class="preprocessor">#define FICR_INFO_VARIANT_VARIANT_AABA (0x41414241UL) </span></div><div class="line"><a name="l01188"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5b2cfcef2166af02814f3b62dc259f41"> 1188</a></span>&#160;<span class="preprocessor">#define FICR_INFO_VARIANT_VARIANT_AABB (0x41414242UL) </span></div><div class="line"><a name="l01189"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a51c729838131819cd5cf842a52e07582"> 1189</a></span>&#160;<span class="preprocessor">#define FICR_INFO_VARIANT_VARIANT_ABBA (0x41424241UL) </span></div><div class="line"><a name="l01190"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5cc345a83a99fee9acdcfcc72f0d0f30"> 1190</a></span>&#160;<span class="preprocessor">#define FICR_INFO_VARIANT_VARIANT_Unspecified (0xFFFFFFFFUL) </span></div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: FICR_INFO_PACKAGE */</span><span class="preprocessor"></span></div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;<span class="comment">/* Description: Package option */</span></div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;</div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;<span class="comment">/* Bits 31..0 : Package option */</span></div><div class="line"><a name="l01196"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa2f52ce1960fcdfdef4c0e63c5f54989"> 1196</a></span>&#160;<span class="preprocessor">#define FICR_INFO_PACKAGE_PACKAGE_Pos (0UL) </span></div><div class="line"><a name="l01197"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aeb792f16fb8e7e43d918d6cc5997d50a"> 1197</a></span>&#160;<span class="preprocessor">#define FICR_INFO_PACKAGE_PACKAGE_Msk (0xFFFFFFFFUL &lt;&lt; FICR_INFO_PACKAGE_PACKAGE_Pos) </span></div><div class="line"><a name="l01198"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad40b9a5e4295c0004b62bd14d2a8956d"> 1198</a></span>&#160;<span class="preprocessor">#define FICR_INFO_PACKAGE_PACKAGE_QI (0x2004UL) </span></div><div class="line"><a name="l01199"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae984abb64cd0c0c31685bac6dbc042e5"> 1199</a></span>&#160;<span class="preprocessor">#define FICR_INFO_PACKAGE_PACKAGE_Unspecified (0xFFFFFFFFUL) </span></div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: FICR_INFO_RAM */</span><span class="preprocessor"></span></div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;<span class="comment">/* Description: RAM variant */</span></div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;</div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;<span class="comment">/* Bits 31..0 : RAM variant */</span></div><div class="line"><a name="l01205"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab80ffea7f20b5806884d5c4d1b570ee4"> 1205</a></span>&#160;<span class="preprocessor">#define FICR_INFO_RAM_RAM_Pos (0UL) </span></div><div class="line"><a name="l01206"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2ac94fd966becb5b835317f3626692d2"> 1206</a></span>&#160;<span class="preprocessor">#define FICR_INFO_RAM_RAM_Msk (0xFFFFFFFFUL &lt;&lt; FICR_INFO_RAM_RAM_Pos) </span></div><div class="line"><a name="l01207"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a79123380fceb1790a65c8388e1b82951"> 1207</a></span>&#160;<span class="preprocessor">#define FICR_INFO_RAM_RAM_K16 (0x10UL) </span></div><div class="line"><a name="l01208"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4d98fc382366bac0ef982e2cf7993781"> 1208</a></span>&#160;<span class="preprocessor">#define FICR_INFO_RAM_RAM_K32 (0x20UL) </span></div><div class="line"><a name="l01209"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abdbf0e8263791c114309eaa870900d52"> 1209</a></span>&#160;<span class="preprocessor">#define FICR_INFO_RAM_RAM_K64 (0x40UL) </span></div><div class="line"><a name="l01210"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3321eac43af5a13fc44af36fb652c869"> 1210</a></span>&#160;<span class="preprocessor">#define FICR_INFO_RAM_RAM_K128 (0x80UL) </span></div><div class="line"><a name="l01211"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0fbb49b68f5377f932a695ce8187cf90"> 1211</a></span>&#160;<span class="preprocessor">#define FICR_INFO_RAM_RAM_K256 (0x100UL) </span></div><div class="line"><a name="l01212"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab31aa82b0d249680bee60a4f41dfeba8"> 1212</a></span>&#160;<span class="preprocessor">#define FICR_INFO_RAM_RAM_Unspecified (0xFFFFFFFFUL) </span></div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: FICR_INFO_FLASH */</span><span class="preprocessor"></span></div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;<span class="comment">/* Description: Flash variant */</span></div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;</div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;<span class="comment">/* Bits 31..0 : Flash variant */</span></div><div class="line"><a name="l01218"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad71535b102a6b4465c91d7f3dc6f6c68"> 1218</a></span>&#160;<span class="preprocessor">#define FICR_INFO_FLASH_FLASH_Pos (0UL) </span></div><div class="line"><a name="l01219"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a246309e61185ffc6edcd4df33b343b6a"> 1219</a></span>&#160;<span class="preprocessor">#define FICR_INFO_FLASH_FLASH_Msk (0xFFFFFFFFUL &lt;&lt; FICR_INFO_FLASH_FLASH_Pos) </span></div><div class="line"><a name="l01220"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acdfb1ad6f2f080d38f1c09d97e4b56b2"> 1220</a></span>&#160;<span class="preprocessor">#define FICR_INFO_FLASH_FLASH_K128 (0x80UL) </span></div><div class="line"><a name="l01221"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a56875cecc43a1370481a0a185d89648c"> 1221</a></span>&#160;<span class="preprocessor">#define FICR_INFO_FLASH_FLASH_K256 (0x100UL) </span></div><div class="line"><a name="l01222"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a61dc8f4a83c3c51e026f46270ed5e6b2"> 1222</a></span>&#160;<span class="preprocessor">#define FICR_INFO_FLASH_FLASH_K512 (0x200UL) </span></div><div class="line"><a name="l01223"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a741429d21c2f323533fdb94b3e47ca10"> 1223</a></span>&#160;<span class="preprocessor">#define FICR_INFO_FLASH_FLASH_K1024 (0x400UL) </span></div><div class="line"><a name="l01224"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3976d0a3d28f8824baf1ec93500e54b5"> 1224</a></span>&#160;<span class="preprocessor">#define FICR_INFO_FLASH_FLASH_K2048 (0x800UL) </span></div><div class="line"><a name="l01225"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afeb3380bd917981ff48cbc1f399f7ff3"> 1225</a></span>&#160;<span class="preprocessor">#define FICR_INFO_FLASH_FLASH_Unspecified (0xFFFFFFFFUL) </span></div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: FICR_TEMP_A0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;<span class="comment">/* Description: Slope definition A0. */</span></div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;</div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;<span class="comment">/* Bits 11..0 : A (slope definition) register. */</span></div><div class="line"><a name="l01231"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7caccc01cbc6fe59a8707c467d4532f4"> 1231</a></span>&#160;<span class="preprocessor">#define FICR_TEMP_A0_A_Pos (0UL) </span></div><div class="line"><a name="l01232"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2e2a8cb82066e2cde9b9fa7f168f3c05"> 1232</a></span>&#160;<span class="preprocessor">#define FICR_TEMP_A0_A_Msk (0xFFFUL &lt;&lt; FICR_TEMP_A0_A_Pos) </span></div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: FICR_TEMP_A1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;<span class="comment">/* Description: Slope definition A1. */</span></div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;</div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;<span class="comment">/* Bits 11..0 : A (slope definition) register. */</span></div><div class="line"><a name="l01238"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acfe6ada755cbb91783d829acb8778399"> 1238</a></span>&#160;<span class="preprocessor">#define FICR_TEMP_A1_A_Pos (0UL) </span></div><div class="line"><a name="l01239"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0251eb136a80868a160e6c4d34b69be7"> 1239</a></span>&#160;<span class="preprocessor">#define FICR_TEMP_A1_A_Msk (0xFFFUL &lt;&lt; FICR_TEMP_A1_A_Pos) </span></div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: FICR_TEMP_A2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;<span class="comment">/* Description: Slope definition A2. */</span></div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;</div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;<span class="comment">/* Bits 11..0 : A (slope definition) register. */</span></div><div class="line"><a name="l01245"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2c6afdead0d53a05c4652fe71da3ce28"> 1245</a></span>&#160;<span class="preprocessor">#define FICR_TEMP_A2_A_Pos (0UL) </span></div><div class="line"><a name="l01246"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1922cf063e27b45bcdedda9447959995"> 1246</a></span>&#160;<span class="preprocessor">#define FICR_TEMP_A2_A_Msk (0xFFFUL &lt;&lt; FICR_TEMP_A2_A_Pos) </span></div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: FICR_TEMP_A3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;<span class="comment">/* Description: Slope definition A3. */</span></div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;</div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;<span class="comment">/* Bits 11..0 : A (slope definition) register. */</span></div><div class="line"><a name="l01252"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a85cedc4988addcf8032b3c16f275e609"> 1252</a></span>&#160;<span class="preprocessor">#define FICR_TEMP_A3_A_Pos (0UL) </span></div><div class="line"><a name="l01253"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acaef49a14532368f4a9840025f969e6a"> 1253</a></span>&#160;<span class="preprocessor">#define FICR_TEMP_A3_A_Msk (0xFFFUL &lt;&lt; FICR_TEMP_A3_A_Pos) </span></div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: FICR_TEMP_A4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;<span class="comment">/* Description: Slope definition A4. */</span></div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;</div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;<span class="comment">/* Bits 11..0 : A (slope definition) register. */</span></div><div class="line"><a name="l01259"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9f27c371609dfd3b3d610618641d2146"> 1259</a></span>&#160;<span class="preprocessor">#define FICR_TEMP_A4_A_Pos (0UL) </span></div><div class="line"><a name="l01260"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acbcd3644fa0af19c760bb3aec9e8483a"> 1260</a></span>&#160;<span class="preprocessor">#define FICR_TEMP_A4_A_Msk (0xFFFUL &lt;&lt; FICR_TEMP_A4_A_Pos) </span></div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: FICR_TEMP_A5 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;<span class="comment">/* Description: Slope definition A5. */</span></div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;</div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;<span class="comment">/* Bits 11..0 : A (slope definition) register. */</span></div><div class="line"><a name="l01266"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a418431149a2e098ad9b759dc72a241a2"> 1266</a></span>&#160;<span class="preprocessor">#define FICR_TEMP_A5_A_Pos (0UL) </span></div><div class="line"><a name="l01267"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae469a61a2f3074d072735dd406b17bc9"> 1267</a></span>&#160;<span class="preprocessor">#define FICR_TEMP_A5_A_Msk (0xFFFUL &lt;&lt; FICR_TEMP_A5_A_Pos) </span></div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: FICR_TEMP_B0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;<span class="comment">/* Description: y-intercept B0. */</span></div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;</div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;<span class="comment">/* Bits 13..0 : B (y-intercept) */</span></div><div class="line"><a name="l01273"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad334f6cb3241b404109e6fe1a0e263de"> 1273</a></span>&#160;<span class="preprocessor">#define FICR_TEMP_B0_B_Pos (0UL) </span></div><div class="line"><a name="l01274"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ace1951e77bebc0a895a6c38076c3facd"> 1274</a></span>&#160;<span class="preprocessor">#define FICR_TEMP_B0_B_Msk (0x3FFFUL &lt;&lt; FICR_TEMP_B0_B_Pos) </span></div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: FICR_TEMP_B1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;<span class="comment">/* Description: y-intercept B1. */</span></div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;</div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;<span class="comment">/* Bits 13..0 : B (y-intercept) */</span></div><div class="line"><a name="l01280"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6611d2954ef15da6110e268e96f80a6d"> 1280</a></span>&#160;<span class="preprocessor">#define FICR_TEMP_B1_B_Pos (0UL) </span></div><div class="line"><a name="l01281"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3117b0bc4d85d51674398094aae30533"> 1281</a></span>&#160;<span class="preprocessor">#define FICR_TEMP_B1_B_Msk (0x3FFFUL &lt;&lt; FICR_TEMP_B1_B_Pos) </span></div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: FICR_TEMP_B2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;<span class="comment">/* Description: y-intercept B2. */</span></div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;</div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;<span class="comment">/* Bits 13..0 : B (y-intercept) */</span></div><div class="line"><a name="l01287"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a77c98869139e66e50a26e7e01314bdc9"> 1287</a></span>&#160;<span class="preprocessor">#define FICR_TEMP_B2_B_Pos (0UL) </span></div><div class="line"><a name="l01288"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6a6ac114857487f7099105f0de91152a"> 1288</a></span>&#160;<span class="preprocessor">#define FICR_TEMP_B2_B_Msk (0x3FFFUL &lt;&lt; FICR_TEMP_B2_B_Pos) </span></div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: FICR_TEMP_B3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;<span class="comment">/* Description: y-intercept B3. */</span></div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;</div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;<span class="comment">/* Bits 13..0 : B (y-intercept) */</span></div><div class="line"><a name="l01294"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae322a5f4a544d8c284a841ccb027e059"> 1294</a></span>&#160;<span class="preprocessor">#define FICR_TEMP_B3_B_Pos (0UL) </span></div><div class="line"><a name="l01295"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0c57f41aabb9e5189c348ab358a316bf"> 1295</a></span>&#160;<span class="preprocessor">#define FICR_TEMP_B3_B_Msk (0x3FFFUL &lt;&lt; FICR_TEMP_B3_B_Pos) </span></div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: FICR_TEMP_B4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;<span class="comment">/* Description: y-intercept B4. */</span></div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;</div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;<span class="comment">/* Bits 13..0 : B (y-intercept) */</span></div><div class="line"><a name="l01301"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ada207c2e0adf2cee35d60034dc118075"> 1301</a></span>&#160;<span class="preprocessor">#define FICR_TEMP_B4_B_Pos (0UL) </span></div><div class="line"><a name="l01302"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a344820e3b2ffadb95a0bd8443a2dd94b"> 1302</a></span>&#160;<span class="preprocessor">#define FICR_TEMP_B4_B_Msk (0x3FFFUL &lt;&lt; FICR_TEMP_B4_B_Pos) </span></div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: FICR_TEMP_B5 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;<span class="comment">/* Description: y-intercept B5. */</span></div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;</div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;<span class="comment">/* Bits 13..0 : B (y-intercept) */</span></div><div class="line"><a name="l01308"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a967af0446d697fed9fb6049f7f190fbd"> 1308</a></span>&#160;<span class="preprocessor">#define FICR_TEMP_B5_B_Pos (0UL) </span></div><div class="line"><a name="l01309"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0b9a7afade6f4a2f34e1ccd94c714d60"> 1309</a></span>&#160;<span class="preprocessor">#define FICR_TEMP_B5_B_Msk (0x3FFFUL &lt;&lt; FICR_TEMP_B5_B_Pos) </span></div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: FICR_TEMP_T0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;<span class="comment">/* Description: Segment end T0. */</span></div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;</div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;<span class="comment">/* Bits 7..0 : T (segment end)register. */</span></div><div class="line"><a name="l01315"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a67affc25f60e2c5ae05d19657d80b3fa"> 1315</a></span>&#160;<span class="preprocessor">#define FICR_TEMP_T0_T_Pos (0UL) </span></div><div class="line"><a name="l01316"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a96c335a4af49a5232cd40b746eff9de7"> 1316</a></span>&#160;<span class="preprocessor">#define FICR_TEMP_T0_T_Msk (0xFFUL &lt;&lt; FICR_TEMP_T0_T_Pos) </span></div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: FICR_TEMP_T1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;<span class="comment">/* Description: Segment end T1. */</span></div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;</div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;<span class="comment">/* Bits 7..0 : T (segment end)register. */</span></div><div class="line"><a name="l01322"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1e205c29873b5528df650b63e02f0377"> 1322</a></span>&#160;<span class="preprocessor">#define FICR_TEMP_T1_T_Pos (0UL) </span></div><div class="line"><a name="l01323"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7063583e0bcf8eed13d19027f8d11874"> 1323</a></span>&#160;<span class="preprocessor">#define FICR_TEMP_T1_T_Msk (0xFFUL &lt;&lt; FICR_TEMP_T1_T_Pos) </span></div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: FICR_TEMP_T2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;<span class="comment">/* Description: Segment end T2. */</span></div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;</div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;<span class="comment">/* Bits 7..0 : T (segment end)register. */</span></div><div class="line"><a name="l01329"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afbc5165b30f713766745074ffbb1e257"> 1329</a></span>&#160;<span class="preprocessor">#define FICR_TEMP_T2_T_Pos (0UL) </span></div><div class="line"><a name="l01330"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4be1820f048de0f03f5b355f3be65f8f"> 1330</a></span>&#160;<span class="preprocessor">#define FICR_TEMP_T2_T_Msk (0xFFUL &lt;&lt; FICR_TEMP_T2_T_Pos) </span></div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: FICR_TEMP_T3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;<span class="comment">/* Description: Segment end T3. */</span></div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;</div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;<span class="comment">/* Bits 7..0 : T (segment end)register. */</span></div><div class="line"><a name="l01336"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab78319d22153bacbdf2676b534e8403b"> 1336</a></span>&#160;<span class="preprocessor">#define FICR_TEMP_T3_T_Pos (0UL) </span></div><div class="line"><a name="l01337"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4de7748e8fb18e6f6f41cb06c5664f8b"> 1337</a></span>&#160;<span class="preprocessor">#define FICR_TEMP_T3_T_Msk (0xFFUL &lt;&lt; FICR_TEMP_T3_T_Pos) </span></div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: FICR_TEMP_T4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;<span class="comment">/* Description: Segment end T4. */</span></div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;</div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;<span class="comment">/* Bits 7..0 : T (segment end)register. */</span></div><div class="line"><a name="l01343"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a44316177aca8dbf8a2eea545f149fcba"> 1343</a></span>&#160;<span class="preprocessor">#define FICR_TEMP_T4_T_Pos (0UL) </span></div><div class="line"><a name="l01344"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a779337c9419a6d4c63fab0dcefd77825"> 1344</a></span>&#160;<span class="preprocessor">#define FICR_TEMP_T4_T_Msk (0xFFUL &lt;&lt; FICR_TEMP_T4_T_Pos) </span></div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: FICR_NFC_TAGHEADER0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;<span class="comment">/* Description: Default header for NFC Tag. Software can read these values to populate NFCID1_3RD_LAST, NFCID1_2ND_LAST and NFCID1_LAST. */</span></div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;</div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;<span class="comment">/* Bits 31..24 : Unique identifier byte 3 */</span></div><div class="line"><a name="l01350"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2fed81fbe9998de05e421a7bde0b5e51"> 1350</a></span>&#160;<span class="preprocessor">#define FICR_NFC_TAGHEADER0_UD3_Pos (24UL) </span></div><div class="line"><a name="l01351"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae8bdfa8bd935db407c2fd62115e696b9"> 1351</a></span>&#160;<span class="preprocessor">#define FICR_NFC_TAGHEADER0_UD3_Msk (0xFFUL &lt;&lt; FICR_NFC_TAGHEADER0_UD3_Pos) </span></div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 23..16 : Unique identifier byte 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01354"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a256f91103c534683dbba8bbdd1bfb1c6"> 1354</a></span>&#160;<span class="preprocessor">#define FICR_NFC_TAGHEADER0_UD2_Pos (16UL) </span></div><div class="line"><a name="l01355"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a518259ce982b94f38041069186cdab31"> 1355</a></span>&#160;<span class="preprocessor">#define FICR_NFC_TAGHEADER0_UD2_Msk (0xFFUL &lt;&lt; FICR_NFC_TAGHEADER0_UD2_Pos) </span></div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 15..8 : Unique identifier byte 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01358"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a90b2cbb29f9ac5151d15f21c8405a5a5"> 1358</a></span>&#160;<span class="preprocessor">#define FICR_NFC_TAGHEADER0_UD1_Pos (8UL) </span></div><div class="line"><a name="l01359"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a78c9fc7e0a547dabae7d5321e26f1700"> 1359</a></span>&#160;<span class="preprocessor">#define FICR_NFC_TAGHEADER0_UD1_Msk (0xFFUL &lt;&lt; FICR_NFC_TAGHEADER0_UD1_Pos) </span></div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 7..0 : Default Manufacturer ID: Nordic Semiconductor ASA has ICM 0x5F */</span><span class="preprocessor"></span></div><div class="line"><a name="l01362"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1ca6f0547d5e02b2696bb7442ed98cc7"> 1362</a></span>&#160;<span class="preprocessor">#define FICR_NFC_TAGHEADER0_MFGID_Pos (0UL) </span></div><div class="line"><a name="l01363"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a482a51a0c9baa4dce68445888150e4e2"> 1363</a></span>&#160;<span class="preprocessor">#define FICR_NFC_TAGHEADER0_MFGID_Msk (0xFFUL &lt;&lt; FICR_NFC_TAGHEADER0_MFGID_Pos) </span></div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: FICR_NFC_TAGHEADER1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;<span class="comment">/* Description: Default header for NFC Tag. Software can read these values to populate NFCID1_3RD_LAST, NFCID1_2ND_LAST and NFCID1_LAST. */</span></div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;</div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;<span class="comment">/* Bits 31..24 : Unique identifier byte 7 */</span></div><div class="line"><a name="l01369"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af00b758f9c9181d8fedb9ac89fa84559"> 1369</a></span>&#160;<span class="preprocessor">#define FICR_NFC_TAGHEADER1_UD7_Pos (24UL) </span></div><div class="line"><a name="l01370"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa9b4c0418f237bb868ecabc720338b8e"> 1370</a></span>&#160;<span class="preprocessor">#define FICR_NFC_TAGHEADER1_UD7_Msk (0xFFUL &lt;&lt; FICR_NFC_TAGHEADER1_UD7_Pos) </span></div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 23..16 : Unique identifier byte 6 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01373"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab724f55674e66d468d01f4ca2258169c"> 1373</a></span>&#160;<span class="preprocessor">#define FICR_NFC_TAGHEADER1_UD6_Pos (16UL) </span></div><div class="line"><a name="l01374"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abaaa5634c2b1f61d16f6c325c03e2da7"> 1374</a></span>&#160;<span class="preprocessor">#define FICR_NFC_TAGHEADER1_UD6_Msk (0xFFUL &lt;&lt; FICR_NFC_TAGHEADER1_UD6_Pos) </span></div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 15..8 : Unique identifier byte 5 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01377"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a68909b1516730df4585866a0b6e8945b"> 1377</a></span>&#160;<span class="preprocessor">#define FICR_NFC_TAGHEADER1_UD5_Pos (8UL) </span></div><div class="line"><a name="l01378"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac7b6e9753d79602029abd4c5d9df44df"> 1378</a></span>&#160;<span class="preprocessor">#define FICR_NFC_TAGHEADER1_UD5_Msk (0xFFUL &lt;&lt; FICR_NFC_TAGHEADER1_UD5_Pos) </span></div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 7..0 : Unique identifier byte 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01381"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1fafc9439d8a1d94e3be7e405aef71e8"> 1381</a></span>&#160;<span class="preprocessor">#define FICR_NFC_TAGHEADER1_UD4_Pos (0UL) </span></div><div class="line"><a name="l01382"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aff4bbec9ed85994b1e7e3add38c3439f"> 1382</a></span>&#160;<span class="preprocessor">#define FICR_NFC_TAGHEADER1_UD4_Msk (0xFFUL &lt;&lt; FICR_NFC_TAGHEADER1_UD4_Pos) </span></div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: FICR_NFC_TAGHEADER2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;<span class="comment">/* Description: Default header for NFC Tag. Software can read these values to populate NFCID1_3RD_LAST, NFCID1_2ND_LAST and NFCID1_LAST. */</span></div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;</div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;<span class="comment">/* Bits 31..24 : Unique identifier byte 11 */</span></div><div class="line"><a name="l01388"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7f9de9af869ce3301feec6a8317f3111"> 1388</a></span>&#160;<span class="preprocessor">#define FICR_NFC_TAGHEADER2_UD11_Pos (24UL) </span></div><div class="line"><a name="l01389"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7209b35ecc87b0595e065f547df61c81"> 1389</a></span>&#160;<span class="preprocessor">#define FICR_NFC_TAGHEADER2_UD11_Msk (0xFFUL &lt;&lt; FICR_NFC_TAGHEADER2_UD11_Pos) </span></div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 23..16 : Unique identifier byte 10 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01392"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a44d23dbf211fa59e22028c93bbe64596"> 1392</a></span>&#160;<span class="preprocessor">#define FICR_NFC_TAGHEADER2_UD10_Pos (16UL) </span></div><div class="line"><a name="l01393"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae000c107912dfe326d9eb929a89e28ca"> 1393</a></span>&#160;<span class="preprocessor">#define FICR_NFC_TAGHEADER2_UD10_Msk (0xFFUL &lt;&lt; FICR_NFC_TAGHEADER2_UD10_Pos) </span></div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 15..8 : Unique identifier byte 9 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01396"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac84a4c85c0a97bd1be3de067c8cf9f1b"> 1396</a></span>&#160;<span class="preprocessor">#define FICR_NFC_TAGHEADER2_UD9_Pos (8UL) </span></div><div class="line"><a name="l01397"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af35f6fd41ae55ea133050be9974afa65"> 1397</a></span>&#160;<span class="preprocessor">#define FICR_NFC_TAGHEADER2_UD9_Msk (0xFFUL &lt;&lt; FICR_NFC_TAGHEADER2_UD9_Pos) </span></div><div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 7..0 : Unique identifier byte 8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01400"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae561928df10671c8dbb9de1155562475"> 1400</a></span>&#160;<span class="preprocessor">#define FICR_NFC_TAGHEADER2_UD8_Pos (0UL) </span></div><div class="line"><a name="l01401"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4a1d6ae11373ec1a4d8fdfb825a9f6c0"> 1401</a></span>&#160;<span class="preprocessor">#define FICR_NFC_TAGHEADER2_UD8_Msk (0xFFUL &lt;&lt; FICR_NFC_TAGHEADER2_UD8_Pos) </span></div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: FICR_NFC_TAGHEADER3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;<span class="comment">/* Description: Default header for NFC Tag. Software can read these values to populate NFCID1_3RD_LAST, NFCID1_2ND_LAST and NFCID1_LAST. */</span></div><div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;</div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;<span class="comment">/* Bits 31..24 : Unique identifier byte 15 */</span></div><div class="line"><a name="l01407"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6704c853a50f33bc879cd2f1842ace99"> 1407</a></span>&#160;<span class="preprocessor">#define FICR_NFC_TAGHEADER3_UD15_Pos (24UL) </span></div><div class="line"><a name="l01408"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a14eadb84487f7bb6134a92533f94b744"> 1408</a></span>&#160;<span class="preprocessor">#define FICR_NFC_TAGHEADER3_UD15_Msk (0xFFUL &lt;&lt; FICR_NFC_TAGHEADER3_UD15_Pos) </span></div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 23..16 : Unique identifier byte 14 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01411"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a714718d4a47c29ba72d8d655e63b17fb"> 1411</a></span>&#160;<span class="preprocessor">#define FICR_NFC_TAGHEADER3_UD14_Pos (16UL) </span></div><div class="line"><a name="l01412"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acf49ce974a7955310ac4dff8b437e4b2"> 1412</a></span>&#160;<span class="preprocessor">#define FICR_NFC_TAGHEADER3_UD14_Msk (0xFFUL &lt;&lt; FICR_NFC_TAGHEADER3_UD14_Pos) </span></div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 15..8 : Unique identifier byte 13 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01415"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a909d38d443d54b50d8bb1259f0ce70e8"> 1415</a></span>&#160;<span class="preprocessor">#define FICR_NFC_TAGHEADER3_UD13_Pos (8UL) </span></div><div class="line"><a name="l01416"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a56c0034ff38bbb098487c54f39f07f37"> 1416</a></span>&#160;<span class="preprocessor">#define FICR_NFC_TAGHEADER3_UD13_Msk (0xFFUL &lt;&lt; FICR_NFC_TAGHEADER3_UD13_Pos) </span></div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 7..0 : Unique identifier byte 12 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01419"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a13c73383fd3a51fb5f65ce8080a16d61"> 1419</a></span>&#160;<span class="preprocessor">#define FICR_NFC_TAGHEADER3_UD12_Pos (0UL) </span></div><div class="line"><a name="l01420"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa68efcb282ed43757eaf8cfd351c3dbc"> 1420</a></span>&#160;<span class="preprocessor">#define FICR_NFC_TAGHEADER3_UD12_Msk (0xFFUL &lt;&lt; FICR_NFC_TAGHEADER3_UD12_Pos) </span></div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;<span class="preprocessor"></span><span class="comment">/* Peripheral: GPIOTE */</span><span class="preprocessor"></span></div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;<span class="comment">/* Description: GPIO Tasks and Events */</span></div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;</div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;<span class="comment">/* Register: GPIOTE_INTENSET */</span></div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;<span class="comment">/* Description: Enable interrupt */</span></div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;</div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;<span class="comment">/* Bit 31 : Write &#39;1&#39; to Enable interrupt for PORT event */</span></div><div class="line"><a name="l01430"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a38bfcb8758e83dedfa07dc8027b0e36d"> 1430</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_PORT_Pos (31UL) </span></div><div class="line"><a name="l01431"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8d4cde0978fc02df65fb4f251189a10a"> 1431</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_PORT_Msk (0x1UL &lt;&lt; GPIOTE_INTENSET_PORT_Pos) </span></div><div class="line"><a name="l01432"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa6d4abb8c65dc981c7e83a42056d22aa"> 1432</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_PORT_Disabled (0UL) </span></div><div class="line"><a name="l01433"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac1030aebe92156fe5950d27b44b4555e"> 1433</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_PORT_Enabled (1UL) </span></div><div class="line"><a name="l01434"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6eba1a9a49b4fc9a647348abf34acec4"> 1434</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_PORT_Set (1UL) </span></div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 7 : Write &#39;1&#39; to Enable interrupt for IN[7] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l01437"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4062c2fb24e0c614861a07adde59ce4d"> 1437</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_IN7_Pos (7UL) </span></div><div class="line"><a name="l01438"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9017dd2e22895e517e0adb99b02af547"> 1438</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_IN7_Msk (0x1UL &lt;&lt; GPIOTE_INTENSET_IN7_Pos) </span></div><div class="line"><a name="l01439"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acae260962280bf3090469f6c2bada693"> 1439</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_IN7_Disabled (0UL) </span></div><div class="line"><a name="l01440"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a43bf24ccb1fc5a6405e8666975ba9dfe"> 1440</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_IN7_Enabled (1UL) </span></div><div class="line"><a name="l01441"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae14f560ca47868502fa80501c5202def"> 1441</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_IN7_Set (1UL) </span></div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 6 : Write &#39;1&#39; to Enable interrupt for IN[6] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l01444"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af244537e107f4a5fa073aa30e78b9402"> 1444</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_IN6_Pos (6UL) </span></div><div class="line"><a name="l01445"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1406054c820c9ada5cf0f7e1dd2c038b"> 1445</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_IN6_Msk (0x1UL &lt;&lt; GPIOTE_INTENSET_IN6_Pos) </span></div><div class="line"><a name="l01446"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a98f8fcc9754739f3d2603c70a99fb61e"> 1446</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_IN6_Disabled (0UL) </span></div><div class="line"><a name="l01447"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1c116abcb0b9a6e4faab15c886fb704a"> 1447</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_IN6_Enabled (1UL) </span></div><div class="line"><a name="l01448"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a77283a28961d040c0c5962eb28a3ef2c"> 1448</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_IN6_Set (1UL) </span></div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 5 : Write &#39;1&#39; to Enable interrupt for IN[5] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l01451"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6e6e4c0b7ed0efd5540c4d71fd17c469"> 1451</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_IN5_Pos (5UL) </span></div><div class="line"><a name="l01452"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0554d438823a8c4d686b3a4a6a58be69"> 1452</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_IN5_Msk (0x1UL &lt;&lt; GPIOTE_INTENSET_IN5_Pos) </span></div><div class="line"><a name="l01453"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae8a585a77ee967219e46dd817c58a15c"> 1453</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_IN5_Disabled (0UL) </span></div><div class="line"><a name="l01454"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3ef4cd41e507fb04a5e6adf6918d8d37"> 1454</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_IN5_Enabled (1UL) </span></div><div class="line"><a name="l01455"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a291a721575a5f9ac12e0f74b62b5fd98"> 1455</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_IN5_Set (1UL) </span></div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 4 : Write &#39;1&#39; to Enable interrupt for IN[4] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l01458"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac37aae99d57b5e673b91346061228456"> 1458</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_IN4_Pos (4UL) </span></div><div class="line"><a name="l01459"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abca75f90fe32c01ba844f3b84c3350b5"> 1459</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_IN4_Msk (0x1UL &lt;&lt; GPIOTE_INTENSET_IN4_Pos) </span></div><div class="line"><a name="l01460"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aba65d0ec5d3a4052eadf64733f79aefd"> 1460</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_IN4_Disabled (0UL) </span></div><div class="line"><a name="l01461"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a59ac0466abeac6f4b31dff29c0bb9911"> 1461</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_IN4_Enabled (1UL) </span></div><div class="line"><a name="l01462"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3f5f47b0775bad78e1c37d7b0eb5946a"> 1462</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_IN4_Set (1UL) </span></div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 3 : Write &#39;1&#39; to Enable interrupt for IN[3] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l01465"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a90ebde279ab339c7d6b6500fc1e23309"> 1465</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_IN3_Pos (3UL) </span></div><div class="line"><a name="l01466"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac57d34b192bca8a5b79ddce4900dc7e6"> 1466</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_IN3_Msk (0x1UL &lt;&lt; GPIOTE_INTENSET_IN3_Pos) </span></div><div class="line"><a name="l01467"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0ea8c71c57327c811566c2be057d27b6"> 1467</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_IN3_Disabled (0UL) </span></div><div class="line"><a name="l01468"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af83c80d4a2fe2a3ed50480f09f78d390"> 1468</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_IN3_Enabled (1UL) </span></div><div class="line"><a name="l01469"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aea5a935b2c66fe925ce8bd58202a067d"> 1469</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_IN3_Set (1UL) </span></div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Write &#39;1&#39; to Enable interrupt for IN[2] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l01472"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a95d555187086d55f7f96f5234c0943d4"> 1472</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_IN2_Pos (2UL) </span></div><div class="line"><a name="l01473"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4cc679fbacb7025bd91af66ab6d90ab2"> 1473</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_IN2_Msk (0x1UL &lt;&lt; GPIOTE_INTENSET_IN2_Pos) </span></div><div class="line"><a name="l01474"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0def0ffa7c46b4de69e67fdc211f2bc6"> 1474</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_IN2_Disabled (0UL) </span></div><div class="line"><a name="l01475"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7ca566b5586bd279fa494efbcf616d4f"> 1475</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_IN2_Enabled (1UL) </span></div><div class="line"><a name="l01476"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9f7130c77ee69110d1baeeea20088e2a"> 1476</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_IN2_Set (1UL) </span></div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Write &#39;1&#39; to Enable interrupt for IN[1] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l01479"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af41ef8c11c50d6549cf486199dbc282c"> 1479</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_IN1_Pos (1UL) </span></div><div class="line"><a name="l01480"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5aaf0b8929f083935d3a8e244b1d24d9"> 1480</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_IN1_Msk (0x1UL &lt;&lt; GPIOTE_INTENSET_IN1_Pos) </span></div><div class="line"><a name="l01481"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae150ce876085059a09a2f3410e6def0f"> 1481</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_IN1_Disabled (0UL) </span></div><div class="line"><a name="l01482"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a813b420d238545e88c8654f3db8b65cc"> 1482</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_IN1_Enabled (1UL) </span></div><div class="line"><a name="l01483"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af012ae3e2930e16ce285ab157ec2a2a2"> 1483</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_IN1_Set (1UL) </span></div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Write &#39;1&#39; to Enable interrupt for IN[0] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l01486"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8fdc8f17f5ec0abe002910569a188930"> 1486</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_IN0_Pos (0UL) </span></div><div class="line"><a name="l01487"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abadc43a6230dc4d27494b644996132aa"> 1487</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_IN0_Msk (0x1UL &lt;&lt; GPIOTE_INTENSET_IN0_Pos) </span></div><div class="line"><a name="l01488"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aeaa331d5cb2300152e4c1241fb6eb9fd"> 1488</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_IN0_Disabled (0UL) </span></div><div class="line"><a name="l01489"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8c63b6efe7a3873a7a8ff60b81ec07af"> 1489</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_IN0_Enabled (1UL) </span></div><div class="line"><a name="l01490"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af1c2f8867729fad596ff156514e18457"> 1490</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_IN0_Set (1UL) </span></div><div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: GPIOTE_INTENCLR */</span><span class="preprocessor"></span></div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;<span class="comment">/* Description: Disable interrupt */</span></div><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;</div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;<span class="comment">/* Bit 31 : Write &#39;1&#39; to Disable interrupt for PORT event */</span></div><div class="line"><a name="l01496"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae05e6c0484ed089adfd3020999c2b1e1"> 1496</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_PORT_Pos (31UL) </span></div><div class="line"><a name="l01497"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acd9dfd33f6ce25a8ead5d51b67ebcecb"> 1497</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_PORT_Msk (0x1UL &lt;&lt; GPIOTE_INTENCLR_PORT_Pos) </span></div><div class="line"><a name="l01498"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acd2a5e1ce35187b6a207c4bdb9d70d2e"> 1498</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_PORT_Disabled (0UL) </span></div><div class="line"><a name="l01499"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5bf62d68464643d07d83534ee18c0046"> 1499</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_PORT_Enabled (1UL) </span></div><div class="line"><a name="l01500"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8bc29931035869283e6b6f0609488b0f"> 1500</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_PORT_Clear (1UL) </span></div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 7 : Write &#39;1&#39; to Disable interrupt for IN[7] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l01503"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a98b4a3b6c48574337fcc3f1d0a32533c"> 1503</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_IN7_Pos (7UL) </span></div><div class="line"><a name="l01504"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0ef109fa1a3af95530f3108f5c513a50"> 1504</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_IN7_Msk (0x1UL &lt;&lt; GPIOTE_INTENCLR_IN7_Pos) </span></div><div class="line"><a name="l01505"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6d2cec648f7692eddc697c2f6969a73e"> 1505</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_IN7_Disabled (0UL) </span></div><div class="line"><a name="l01506"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa45e3d07df742e4d7ceab8afc1a4bb1c"> 1506</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_IN7_Enabled (1UL) </span></div><div class="line"><a name="l01507"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7bed5591145ab40a83a226117d4aa133"> 1507</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_IN7_Clear (1UL) </span></div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 6 : Write &#39;1&#39; to Disable interrupt for IN[6] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l01510"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a863def1a4fac83e79c1138095ed03994"> 1510</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_IN6_Pos (6UL) </span></div><div class="line"><a name="l01511"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aea66caddfd8a9ccdce388ffce3bec771"> 1511</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_IN6_Msk (0x1UL &lt;&lt; GPIOTE_INTENCLR_IN6_Pos) </span></div><div class="line"><a name="l01512"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab685f44199593f7f8bb27e51fc971cba"> 1512</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_IN6_Disabled (0UL) </span></div><div class="line"><a name="l01513"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9cdd46bd82fb9a2c1e6ead00946a740c"> 1513</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_IN6_Enabled (1UL) </span></div><div class="line"><a name="l01514"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa74882a25746cb3d07105f41335c41eb"> 1514</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_IN6_Clear (1UL) </span></div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 5 : Write &#39;1&#39; to Disable interrupt for IN[5] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l01517"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aeeedc3f3c4a63e17665540ffbc866c38"> 1517</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_IN5_Pos (5UL) </span></div><div class="line"><a name="l01518"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a27bddfbcaba603b9ba56d6160b247533"> 1518</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_IN5_Msk (0x1UL &lt;&lt; GPIOTE_INTENCLR_IN5_Pos) </span></div><div class="line"><a name="l01519"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4b7235c68f8a54fe72b8d30fa0914c94"> 1519</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_IN5_Disabled (0UL) </span></div><div class="line"><a name="l01520"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ace70b0a20c0cd75a683c657b93f4b16e"> 1520</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_IN5_Enabled (1UL) </span></div><div class="line"><a name="l01521"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a53c5040e7b9e481490c42c648fd8af4f"> 1521</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_IN5_Clear (1UL) </span></div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 4 : Write &#39;1&#39; to Disable interrupt for IN[4] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l01524"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a26b981fa21a247f3054a4256c4b7bf29"> 1524</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_IN4_Pos (4UL) </span></div><div class="line"><a name="l01525"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a265feab0f877d75ab1ddc0bba99bae38"> 1525</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_IN4_Msk (0x1UL &lt;&lt; GPIOTE_INTENCLR_IN4_Pos) </span></div><div class="line"><a name="l01526"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afc9809fa7c10445bdf81fa3851cba6a5"> 1526</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_IN4_Disabled (0UL) </span></div><div class="line"><a name="l01527"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a925bd355d3a7fbdbf08e4a856a84914a"> 1527</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_IN4_Enabled (1UL) </span></div><div class="line"><a name="l01528"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3924c13166e9a78a559a12735c75bffa"> 1528</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_IN4_Clear (1UL) </span></div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 3 : Write &#39;1&#39; to Disable interrupt for IN[3] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l01531"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abd228bd3a0ceb012862ee8b2aea4ec5b"> 1531</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_IN3_Pos (3UL) </span></div><div class="line"><a name="l01532"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a26c8a9e70513b621a02fc13e9a4cdcfc"> 1532</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_IN3_Msk (0x1UL &lt;&lt; GPIOTE_INTENCLR_IN3_Pos) </span></div><div class="line"><a name="l01533"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6ab9fb8ecea37db501df9f78ae64eda9"> 1533</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_IN3_Disabled (0UL) </span></div><div class="line"><a name="l01534"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8f00f3923f1f7167119844ece8a1ce07"> 1534</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_IN3_Enabled (1UL) </span></div><div class="line"><a name="l01535"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae69a40973ce4dd700cdba9f30287665c"> 1535</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_IN3_Clear (1UL) </span></div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Write &#39;1&#39; to Disable interrupt for IN[2] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l01538"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab6a3e9f97ea8fccaf319bca6c3d5bfb7"> 1538</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_IN2_Pos (2UL) </span></div><div class="line"><a name="l01539"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a894c4eba56b59b08961f9f53710a3ea4"> 1539</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_IN2_Msk (0x1UL &lt;&lt; GPIOTE_INTENCLR_IN2_Pos) </span></div><div class="line"><a name="l01540"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a60e82bf71329b62cc6ed739028bdd452"> 1540</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_IN2_Disabled (0UL) </span></div><div class="line"><a name="l01541"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aabbb499f6b5a1eb8e678d7366e70c996"> 1541</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_IN2_Enabled (1UL) </span></div><div class="line"><a name="l01542"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7c514cd519a85b09b91c3f7deaadae47"> 1542</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_IN2_Clear (1UL) </span></div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Write &#39;1&#39; to Disable interrupt for IN[1] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l01545"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0fbc32fca1e1a8b8386dc1a1ac20a9b6"> 1545</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_IN1_Pos (1UL) </span></div><div class="line"><a name="l01546"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a92ca4d0569d65dddd0f236d1c5e21a2c"> 1546</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_IN1_Msk (0x1UL &lt;&lt; GPIOTE_INTENCLR_IN1_Pos) </span></div><div class="line"><a name="l01547"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a45b3b4da3aa18e292474f2bf91cfcbce"> 1547</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_IN1_Disabled (0UL) </span></div><div class="line"><a name="l01548"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac033a4f3cbeaa565471f5306c1ed159b"> 1548</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_IN1_Enabled (1UL) </span></div><div class="line"><a name="l01549"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9cba881b8c92192ed9a560d55a5ab175"> 1549</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_IN1_Clear (1UL) </span></div><div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Write &#39;1&#39; to Disable interrupt for IN[0] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l01552"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab76cf1780be1962a8590c082ea4692fc"> 1552</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_IN0_Pos (0UL) </span></div><div class="line"><a name="l01553"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abe46f73b407aa0ef4c11db01185cbe1b"> 1553</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_IN0_Msk (0x1UL &lt;&lt; GPIOTE_INTENCLR_IN0_Pos) </span></div><div class="line"><a name="l01554"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a604059c0a952de34d04d37f92ba8ba51"> 1554</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_IN0_Disabled (0UL) </span></div><div class="line"><a name="l01555"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3ef521ffe8f6d4b2538b1e72ac1cd0be"> 1555</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_IN0_Enabled (1UL) </span></div><div class="line"><a name="l01556"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9a5feacb63b2e063954980dbca71bc21"> 1556</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_IN0_Clear (1UL) </span></div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: GPIOTE_CONFIG */</span><span class="preprocessor"></span></div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;<span class="comment">/* Description: Description collection[0]:  Configuration for OUT[n], SET[n] and CLR[n] tasks and IN[n] event */</span></div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;</div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;<span class="comment">/* Bit 20 : When in task mode: Initial value of the output when the GPIOTE channel is configured. When in event mode: No effect. */</span></div><div class="line"><a name="l01562"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aabfceb01d8fd7aac84f0a7e392994a38"> 1562</a></span>&#160;<span class="preprocessor">#define GPIOTE_CONFIG_OUTINIT_Pos (20UL) </span></div><div class="line"><a name="l01563"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a05f3731148ab366b737af0de3b6b8e64"> 1563</a></span>&#160;<span class="preprocessor">#define GPIOTE_CONFIG_OUTINIT_Msk (0x1UL &lt;&lt; GPIOTE_CONFIG_OUTINIT_Pos) </span></div><div class="line"><a name="l01564"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8009463b234413bac0ba4df58589bb31"> 1564</a></span>&#160;<span class="preprocessor">#define GPIOTE_CONFIG_OUTINIT_Low (0UL) </span></div><div class="line"><a name="l01565"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a48e700ae8e1b458642541f813df15fac"> 1565</a></span>&#160;<span class="preprocessor">#define GPIOTE_CONFIG_OUTINIT_High (1UL) </span></div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 17..16 : When In task mode: Operation to be performed on output when OUT[n] task is triggered. When In event mode: Operation on input that shall trigger IN[n] event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01568"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac7a4e0ad10f7e444f5251210b7fff65c"> 1568</a></span>&#160;<span class="preprocessor">#define GPIOTE_CONFIG_POLARITY_Pos (16UL) </span></div><div class="line"><a name="l01569"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aaf91d13a3b24763646ceea734dd46f9a"> 1569</a></span>&#160;<span class="preprocessor">#define GPIOTE_CONFIG_POLARITY_Msk (0x3UL &lt;&lt; GPIOTE_CONFIG_POLARITY_Pos) </span></div><div class="line"><a name="l01570"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae01c4b295da1ed7bfe01532ab3ee599d"> 1570</a></span>&#160;<span class="preprocessor">#define GPIOTE_CONFIG_POLARITY_None (0UL) </span></div><div class="line"><a name="l01571"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a26bd31a282e2b4156a3cd9d06b195db6"> 1571</a></span>&#160;<span class="preprocessor">#define GPIOTE_CONFIG_POLARITY_LoToHi (1UL) </span></div><div class="line"><a name="l01572"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad30093a9d2aed254961f6ee625b97b83"> 1572</a></span>&#160;<span class="preprocessor">#define GPIOTE_CONFIG_POLARITY_HiToLo (2UL) </span></div><div class="line"><a name="l01573"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a77aa2f0d116adf90eb4fba40180eaa2b"> 1573</a></span>&#160;<span class="preprocessor">#define GPIOTE_CONFIG_POLARITY_Toggle (3UL) </span></div><div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 14..13 : Port number */</span><span class="preprocessor"></span></div><div class="line"><a name="l01576"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adcc2f868c6ffcd7a1b05658c7ed526fe"> 1576</a></span>&#160;<span class="preprocessor">#define GPIOTE_CONFIG_PORT_Pos (13UL) </span></div><div class="line"><a name="l01577"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a11e7697bf4bd04f0d590c240ce5b51cf"> 1577</a></span>&#160;<span class="preprocessor">#define GPIOTE_CONFIG_PORT_Msk (0x3UL &lt;&lt; GPIOTE_CONFIG_PORT_Pos) </span></div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 12..8 : GPIO number associated with SET[n], CLR[n] and OUT[n] tasks and IN[n] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l01580"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad14ec1a398e129bb66930668066b5f7a"> 1580</a></span>&#160;<span class="preprocessor">#define GPIOTE_CONFIG_PSEL_Pos (8UL) </span></div><div class="line"><a name="l01581"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0779601db6dca3b7ba1ae8cdae43588e"> 1581</a></span>&#160;<span class="preprocessor">#define GPIOTE_CONFIG_PSEL_Msk (0x1FUL &lt;&lt; GPIOTE_CONFIG_PSEL_Pos) </span></div><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 1..0 : Mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l01584"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afac6838bbd8ae5e4a1eecd82a13eb6e8"> 1584</a></span>&#160;<span class="preprocessor">#define GPIOTE_CONFIG_MODE_Pos (0UL) </span></div><div class="line"><a name="l01585"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa0de80cfc4e38665f0b885cc0ad3d9d7"> 1585</a></span>&#160;<span class="preprocessor">#define GPIOTE_CONFIG_MODE_Msk (0x3UL &lt;&lt; GPIOTE_CONFIG_MODE_Pos) </span></div><div class="line"><a name="l01586"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3f9484e4a93a2b5222772ee639123ab3"> 1586</a></span>&#160;<span class="preprocessor">#define GPIOTE_CONFIG_MODE_Disabled (0UL) </span></div><div class="line"><a name="l01587"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4267e71624848b0c2779cd9fd1b8faff"> 1587</a></span>&#160;<span class="preprocessor">#define GPIOTE_CONFIG_MODE_Event (1UL) </span></div><div class="line"><a name="l01588"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a31a4d8e309081814514c04acb5e776a3"> 1588</a></span>&#160;<span class="preprocessor">#define GPIOTE_CONFIG_MODE_Task (3UL) </span></div><div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;<span class="preprocessor"></span><span class="comment">/* Peripheral: I2S */</span><span class="preprocessor"></span></div><div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;<span class="comment">/* Description: Inter-IC Sound */</span></div><div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;</div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;<span class="comment">/* Register: I2S_INTEN */</span></div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;<span class="comment">/* Description: Enable or disable interrupt */</span></div><div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;</div><div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;<span class="comment">/* Bit 5 : Enable or disable interrupt for TXPTRUPD event */</span></div><div class="line"><a name="l01598"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afa7f3ca7d870f1be556cb3dbcf1cf5e2"> 1598</a></span>&#160;<span class="preprocessor">#define I2S_INTEN_TXPTRUPD_Pos (5UL) </span></div><div class="line"><a name="l01599"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7153b936cf75929d2050e876eea52d93"> 1599</a></span>&#160;<span class="preprocessor">#define I2S_INTEN_TXPTRUPD_Msk (0x1UL &lt;&lt; I2S_INTEN_TXPTRUPD_Pos) </span></div><div class="line"><a name="l01600"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8d942b8bbae0b51d1c9cdfd0cbdd3d34"> 1600</a></span>&#160;<span class="preprocessor">#define I2S_INTEN_TXPTRUPD_Disabled (0UL) </span></div><div class="line"><a name="l01601"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a540c265eb04a1d45d2504af7a3620116"> 1601</a></span>&#160;<span class="preprocessor">#define I2S_INTEN_TXPTRUPD_Enabled (1UL) </span></div><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Enable or disable interrupt for STOPPED event */</span><span class="preprocessor"></span></div><div class="line"><a name="l01604"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af9450a19200d0b1f2d848106fa33fbb7"> 1604</a></span>&#160;<span class="preprocessor">#define I2S_INTEN_STOPPED_Pos (2UL) </span></div><div class="line"><a name="l01605"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a25bfb830b9243f4e7da772c26a5d4092"> 1605</a></span>&#160;<span class="preprocessor">#define I2S_INTEN_STOPPED_Msk (0x1UL &lt;&lt; I2S_INTEN_STOPPED_Pos) </span></div><div class="line"><a name="l01606"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac737c25c11e9c8d035d8543e2d8fec0d"> 1606</a></span>&#160;<span class="preprocessor">#define I2S_INTEN_STOPPED_Disabled (0UL) </span></div><div class="line"><a name="l01607"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9d5767a1fe94986419989507ab88bf17"> 1607</a></span>&#160;<span class="preprocessor">#define I2S_INTEN_STOPPED_Enabled (1UL) </span></div><div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Enable or disable interrupt for RXPTRUPD event */</span><span class="preprocessor"></span></div><div class="line"><a name="l01610"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a44d18db5180da9b32015f4d890637a52"> 1610</a></span>&#160;<span class="preprocessor">#define I2S_INTEN_RXPTRUPD_Pos (1UL) </span></div><div class="line"><a name="l01611"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac98bfc5d17a0b2f734dc7683d08a8c5b"> 1611</a></span>&#160;<span class="preprocessor">#define I2S_INTEN_RXPTRUPD_Msk (0x1UL &lt;&lt; I2S_INTEN_RXPTRUPD_Pos) </span></div><div class="line"><a name="l01612"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a484f90939c3903e86630af8caff5ee2d"> 1612</a></span>&#160;<span class="preprocessor">#define I2S_INTEN_RXPTRUPD_Disabled (0UL) </span></div><div class="line"><a name="l01613"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af2e36f489f6bfbd14f9888ae554db91d"> 1613</a></span>&#160;<span class="preprocessor">#define I2S_INTEN_RXPTRUPD_Enabled (1UL) </span></div><div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: I2S_INTENSET */</span><span class="preprocessor"></span></div><div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;<span class="comment">/* Description: Enable interrupt */</span></div><div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;</div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;<span class="comment">/* Bit 5 : Write &#39;1&#39; to Enable interrupt for TXPTRUPD event */</span></div><div class="line"><a name="l01619"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a417b5d6cab07dc015443716291084a9b"> 1619</a></span>&#160;<span class="preprocessor">#define I2S_INTENSET_TXPTRUPD_Pos (5UL) </span></div><div class="line"><a name="l01620"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aedf50704e1b309f0d69ca75c5650275c"> 1620</a></span>&#160;<span class="preprocessor">#define I2S_INTENSET_TXPTRUPD_Msk (0x1UL &lt;&lt; I2S_INTENSET_TXPTRUPD_Pos) </span></div><div class="line"><a name="l01621"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6b4f41200598894cc5d091c3f38578ed"> 1621</a></span>&#160;<span class="preprocessor">#define I2S_INTENSET_TXPTRUPD_Disabled (0UL) </span></div><div class="line"><a name="l01622"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0d4c88ede824ab3b5066930566981bc1"> 1622</a></span>&#160;<span class="preprocessor">#define I2S_INTENSET_TXPTRUPD_Enabled (1UL) </span></div><div class="line"><a name="l01623"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9dfef97cc80d8f65c318a88f9e16f0f2"> 1623</a></span>&#160;<span class="preprocessor">#define I2S_INTENSET_TXPTRUPD_Set (1UL) </span></div><div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Write &#39;1&#39; to Enable interrupt for STOPPED event */</span><span class="preprocessor"></span></div><div class="line"><a name="l01626"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a093822a6b6e78456511dd09f6ad2b2e0"> 1626</a></span>&#160;<span class="preprocessor">#define I2S_INTENSET_STOPPED_Pos (2UL) </span></div><div class="line"><a name="l01627"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aec9a6d4b3df735727dd00cf765a7f9de"> 1627</a></span>&#160;<span class="preprocessor">#define I2S_INTENSET_STOPPED_Msk (0x1UL &lt;&lt; I2S_INTENSET_STOPPED_Pos) </span></div><div class="line"><a name="l01628"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a55a064ed6f84b9c36c70da7658f07666"> 1628</a></span>&#160;<span class="preprocessor">#define I2S_INTENSET_STOPPED_Disabled (0UL) </span></div><div class="line"><a name="l01629"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad0de77684bda3186aeda6e8ce8811bd3"> 1629</a></span>&#160;<span class="preprocessor">#define I2S_INTENSET_STOPPED_Enabled (1UL) </span></div><div class="line"><a name="l01630"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab6ac3e4a50b6c0d30dc26fb64a4057c1"> 1630</a></span>&#160;<span class="preprocessor">#define I2S_INTENSET_STOPPED_Set (1UL) </span></div><div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Write &#39;1&#39; to Enable interrupt for RXPTRUPD event */</span><span class="preprocessor"></span></div><div class="line"><a name="l01633"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4a6310f6f5aee1a011ac9763f4c8ba14"> 1633</a></span>&#160;<span class="preprocessor">#define I2S_INTENSET_RXPTRUPD_Pos (1UL) </span></div><div class="line"><a name="l01634"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a51367c638fd67d0eefb5c851f5d18d5d"> 1634</a></span>&#160;<span class="preprocessor">#define I2S_INTENSET_RXPTRUPD_Msk (0x1UL &lt;&lt; I2S_INTENSET_RXPTRUPD_Pos) </span></div><div class="line"><a name="l01635"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abd5a77c1498db20df220c59f7f41e926"> 1635</a></span>&#160;<span class="preprocessor">#define I2S_INTENSET_RXPTRUPD_Disabled (0UL) </span></div><div class="line"><a name="l01636"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9bd1f619537952dbbc71b503e2f03675"> 1636</a></span>&#160;<span class="preprocessor">#define I2S_INTENSET_RXPTRUPD_Enabled (1UL) </span></div><div class="line"><a name="l01637"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a58f4ed6039eab9da3e9c93ed57dfa260"> 1637</a></span>&#160;<span class="preprocessor">#define I2S_INTENSET_RXPTRUPD_Set (1UL) </span></div><div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: I2S_INTENCLR */</span><span class="preprocessor"></span></div><div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;<span class="comment">/* Description: Disable interrupt */</span></div><div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;</div><div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;<span class="comment">/* Bit 5 : Write &#39;1&#39; to Disable interrupt for TXPTRUPD event */</span></div><div class="line"><a name="l01643"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6e6559f1aadf51ae7fa1f17ca6d4c21e"> 1643</a></span>&#160;<span class="preprocessor">#define I2S_INTENCLR_TXPTRUPD_Pos (5UL) </span></div><div class="line"><a name="l01644"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a61cd80928f066bc49cfe58a0d3ef11f2"> 1644</a></span>&#160;<span class="preprocessor">#define I2S_INTENCLR_TXPTRUPD_Msk (0x1UL &lt;&lt; I2S_INTENCLR_TXPTRUPD_Pos) </span></div><div class="line"><a name="l01645"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1dda6857fe4f913fb08a2e9bf7d557ef"> 1645</a></span>&#160;<span class="preprocessor">#define I2S_INTENCLR_TXPTRUPD_Disabled (0UL) </span></div><div class="line"><a name="l01646"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a554e021238244a002f26237cff7d7d8e"> 1646</a></span>&#160;<span class="preprocessor">#define I2S_INTENCLR_TXPTRUPD_Enabled (1UL) </span></div><div class="line"><a name="l01647"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afef26db97b2c6cbde88bb99e19035ca5"> 1647</a></span>&#160;<span class="preprocessor">#define I2S_INTENCLR_TXPTRUPD_Clear (1UL) </span></div><div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Write &#39;1&#39; to Disable interrupt for STOPPED event */</span><span class="preprocessor"></span></div><div class="line"><a name="l01650"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac9cbade1626ee1c35a803c7c21c155fc"> 1650</a></span>&#160;<span class="preprocessor">#define I2S_INTENCLR_STOPPED_Pos (2UL) </span></div><div class="line"><a name="l01651"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af93cdc6771f7c5636bf015a1c434e7b9"> 1651</a></span>&#160;<span class="preprocessor">#define I2S_INTENCLR_STOPPED_Msk (0x1UL &lt;&lt; I2S_INTENCLR_STOPPED_Pos) </span></div><div class="line"><a name="l01652"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac171eb2f8f99c498ed84a24205d54af0"> 1652</a></span>&#160;<span class="preprocessor">#define I2S_INTENCLR_STOPPED_Disabled (0UL) </span></div><div class="line"><a name="l01653"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8a95aaf8dc3a3d980202bace4c9971be"> 1653</a></span>&#160;<span class="preprocessor">#define I2S_INTENCLR_STOPPED_Enabled (1UL) </span></div><div class="line"><a name="l01654"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6a3e557eb12551e1433ec1586429ab00"> 1654</a></span>&#160;<span class="preprocessor">#define I2S_INTENCLR_STOPPED_Clear (1UL) </span></div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Write &#39;1&#39; to Disable interrupt for RXPTRUPD event */</span><span class="preprocessor"></span></div><div class="line"><a name="l01657"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa8299ccab8ccab27c16e4832d830b112"> 1657</a></span>&#160;<span class="preprocessor">#define I2S_INTENCLR_RXPTRUPD_Pos (1UL) </span></div><div class="line"><a name="l01658"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad74d5da0f9006c2132137e97f1e2f5bb"> 1658</a></span>&#160;<span class="preprocessor">#define I2S_INTENCLR_RXPTRUPD_Msk (0x1UL &lt;&lt; I2S_INTENCLR_RXPTRUPD_Pos) </span></div><div class="line"><a name="l01659"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9b0d8f83ebb82cc052648b994dbb54e9"> 1659</a></span>&#160;<span class="preprocessor">#define I2S_INTENCLR_RXPTRUPD_Disabled (0UL) </span></div><div class="line"><a name="l01660"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7dbfd8e1e1d332ab0273f3e6ae9f5d3b"> 1660</a></span>&#160;<span class="preprocessor">#define I2S_INTENCLR_RXPTRUPD_Enabled (1UL) </span></div><div class="line"><a name="l01661"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a70e4af4a27bf2b38eb16b48ae167f159"> 1661</a></span>&#160;<span class="preprocessor">#define I2S_INTENCLR_RXPTRUPD_Clear (1UL) </span></div><div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: I2S_ENABLE */</span><span class="preprocessor"></span></div><div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;<span class="comment">/* Description: Enable I2S module. */</span></div><div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;</div><div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;<span class="comment">/* Bit 0 : Enable I2S module. */</span></div><div class="line"><a name="l01667"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0bf9fe768cde7c7b8b9b57732fbe74bc"> 1667</a></span>&#160;<span class="preprocessor">#define I2S_ENABLE_ENABLE_Pos (0UL) </span></div><div class="line"><a name="l01668"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a00aea4f14578755a0d1eddedb25e18c3"> 1668</a></span>&#160;<span class="preprocessor">#define I2S_ENABLE_ENABLE_Msk (0x1UL &lt;&lt; I2S_ENABLE_ENABLE_Pos) </span></div><div class="line"><a name="l01669"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8c1b3f91f5b4df973674b652136dcc07"> 1669</a></span>&#160;<span class="preprocessor">#define I2S_ENABLE_ENABLE_Disabled (0UL) </span></div><div class="line"><a name="l01670"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a87db6e37f971f3f881c0b0c885640397"> 1670</a></span>&#160;<span class="preprocessor">#define I2S_ENABLE_ENABLE_Enabled (1UL) </span></div><div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: I2S_CONFIG_MODE */</span><span class="preprocessor"></span></div><div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;<span class="comment">/* Description: I2S mode. */</span></div><div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;</div><div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;<span class="comment">/* Bit 0 : I2S mode. */</span></div><div class="line"><a name="l01676"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3d21a05653a5aafecdda4252e5a21fed"> 1676</a></span>&#160;<span class="preprocessor">#define I2S_CONFIG_MODE_MODE_Pos (0UL) </span></div><div class="line"><a name="l01677"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6b7d982a589bc94cddb33f22c65007ad"> 1677</a></span>&#160;<span class="preprocessor">#define I2S_CONFIG_MODE_MODE_Msk (0x1UL &lt;&lt; I2S_CONFIG_MODE_MODE_Pos) </span></div><div class="line"><a name="l01678"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae8310db85e797b725d3da9ad27a6efc8"> 1678</a></span>&#160;<span class="preprocessor">#define I2S_CONFIG_MODE_MODE_Master (0UL) </span></div><div class="line"><a name="l01679"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a53afcd17a7feac4b97466152e61de8ce"> 1679</a></span>&#160;<span class="preprocessor">#define I2S_CONFIG_MODE_MODE_Slave (1UL) </span></div><div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: I2S_CONFIG_RXEN */</span><span class="preprocessor"></span></div><div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;<span class="comment">/* Description: Reception (RX) enable. */</span></div><div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;</div><div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;<span class="comment">/* Bit 0 : Reception (RX) enable. */</span></div><div class="line"><a name="l01685"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae6150a63f7f06739e8327383a2de2b13"> 1685</a></span>&#160;<span class="preprocessor">#define I2S_CONFIG_RXEN_RXEN_Pos (0UL) </span></div><div class="line"><a name="l01686"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac463a9bd988742bafdb6ef65d4a84fb5"> 1686</a></span>&#160;<span class="preprocessor">#define I2S_CONFIG_RXEN_RXEN_Msk (0x1UL &lt;&lt; I2S_CONFIG_RXEN_RXEN_Pos) </span></div><div class="line"><a name="l01687"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adf38765db953f5e363f79421a70e1488"> 1687</a></span>&#160;<span class="preprocessor">#define I2S_CONFIG_RXEN_RXEN_Disabled (0UL) </span></div><div class="line"><a name="l01688"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1a4fb20be28470b0e03a7363a61378b1"> 1688</a></span>&#160;<span class="preprocessor">#define I2S_CONFIG_RXEN_RXEN_Enabled (1UL) </span></div><div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: I2S_CONFIG_TXEN */</span><span class="preprocessor"></span></div><div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;<span class="comment">/* Description: Transmission (TX) enable. */</span></div><div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;</div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;<span class="comment">/* Bit 0 : Transmission (TX) enable. */</span></div><div class="line"><a name="l01694"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2a6bf2cdd9bfa4d85d999638a5982b1c"> 1694</a></span>&#160;<span class="preprocessor">#define I2S_CONFIG_TXEN_TXEN_Pos (0UL) </span></div><div class="line"><a name="l01695"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa9eaca8f156f8f938cb6094dbccabdae"> 1695</a></span>&#160;<span class="preprocessor">#define I2S_CONFIG_TXEN_TXEN_Msk (0x1UL &lt;&lt; I2S_CONFIG_TXEN_TXEN_Pos) </span></div><div class="line"><a name="l01696"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8dc9279f93dff73b4b15050c46663ad8"> 1696</a></span>&#160;<span class="preprocessor">#define I2S_CONFIG_TXEN_TXEN_Disabled (0UL) </span></div><div class="line"><a name="l01697"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3b8815f1148b8073b3d18d28ec28f360"> 1697</a></span>&#160;<span class="preprocessor">#define I2S_CONFIG_TXEN_TXEN_Enabled (1UL) </span></div><div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: I2S_CONFIG_MCKEN */</span><span class="preprocessor"></span></div><div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;<span class="comment">/* Description: Master clock generator enable. */</span></div><div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;</div><div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;<span class="comment">/* Bit 0 : Master clock generator enable. */</span></div><div class="line"><a name="l01703"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ada9f89d1aad67eb8f2d13adbdd1adddb"> 1703</a></span>&#160;<span class="preprocessor">#define I2S_CONFIG_MCKEN_MCKEN_Pos (0UL) </span></div><div class="line"><a name="l01704"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1267b3c2d0df3baae3bcec1be924b15d"> 1704</a></span>&#160;<span class="preprocessor">#define I2S_CONFIG_MCKEN_MCKEN_Msk (0x1UL &lt;&lt; I2S_CONFIG_MCKEN_MCKEN_Pos) </span></div><div class="line"><a name="l01705"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afebcfb725b1d467f535cf62dfa912c4f"> 1705</a></span>&#160;<span class="preprocessor">#define I2S_CONFIG_MCKEN_MCKEN_Disabled (0UL) </span></div><div class="line"><a name="l01706"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac5839b84dc7586f46d7949d0c563b6eb"> 1706</a></span>&#160;<span class="preprocessor">#define I2S_CONFIG_MCKEN_MCKEN_Enabled (1UL) </span></div><div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: I2S_CONFIG_MCKFREQ */</span><span class="preprocessor"></span></div><div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;<span class="comment">/* Description: Master clock generator frequency. */</span></div><div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;</div><div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;<span class="comment">/* Bits 31..0 : Master clock generator frequency. */</span></div><div class="line"><a name="l01712"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1782ca48a1785b54326915a9945af600"> 1712</a></span>&#160;<span class="preprocessor">#define I2S_CONFIG_MCKFREQ_MCKFREQ_Pos (0UL) </span></div><div class="line"><a name="l01713"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a68d9f90b814cfc53164810f6b1b60188"> 1713</a></span>&#160;<span class="preprocessor">#define I2S_CONFIG_MCKFREQ_MCKFREQ_Msk (0xFFFFFFFFUL &lt;&lt; I2S_CONFIG_MCKFREQ_MCKFREQ_Pos) </span></div><div class="line"><a name="l01714"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ace71661580e3d06429e7e5ffa16b3887"> 1714</a></span>&#160;<span class="preprocessor">#define I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV125 (0x020C0000UL) </span></div><div class="line"><a name="l01715"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adf31783aca1a45baf9483af8900bc053"> 1715</a></span>&#160;<span class="preprocessor">#define I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV63 (0x04100000UL) </span></div><div class="line"><a name="l01716"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac0f19ca5886884c085dc9a54a00e5509"> 1716</a></span>&#160;<span class="preprocessor">#define I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV42 (0x06000000UL) </span></div><div class="line"><a name="l01717"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a01aeb6936d28d6eb492845972b1c9bc8"> 1717</a></span>&#160;<span class="preprocessor">#define I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV32 (0x08000000UL) </span></div><div class="line"><a name="l01718"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adc08e4023ffa37ad6771bbabd135ff8f"> 1718</a></span>&#160;<span class="preprocessor">#define I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV31 (0x08400000UL) </span></div><div class="line"><a name="l01719"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa7f23cfea96da695673344b65ae575f2"> 1719</a></span>&#160;<span class="preprocessor">#define I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV30 (0x08800000UL) </span></div><div class="line"><a name="l01720"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af03a63aea7e99fdf2c3aaff714f65a1f"> 1720</a></span>&#160;<span class="preprocessor">#define I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV23 (0x0B000000UL) </span></div><div class="line"><a name="l01721"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7bc221abe69ddc1b0007d3ed03d8ba25"> 1721</a></span>&#160;<span class="preprocessor">#define I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV21 (0x0C000000UL) </span></div><div class="line"><a name="l01722"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2ffe1b3275bf3a794a6061ccca9944c8"> 1722</a></span>&#160;<span class="preprocessor">#define I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV16 (0x10000000UL) </span></div><div class="line"><a name="l01723"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a70c53c6f01c5a3a022cd57bf683b1044"> 1723</a></span>&#160;<span class="preprocessor">#define I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV15 (0x11000000UL) </span></div><div class="line"><a name="l01724"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6349ee726f58ea80e0cf79271631678c"> 1724</a></span>&#160;<span class="preprocessor">#define I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV11 (0x16000000UL) </span></div><div class="line"><a name="l01725"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9eb355b616045811736536bd90fe8e3e"> 1725</a></span>&#160;<span class="preprocessor">#define I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV10 (0x18000000UL) </span></div><div class="line"><a name="l01726"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3818723d79e99b704b7c28adefdaeb0b"> 1726</a></span>&#160;<span class="preprocessor">#define I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV8 (0x20000000UL) </span></div><div class="line"><a name="l01727"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac44952f774ea02622c0d309dcec558f9"> 1727</a></span>&#160;<span class="preprocessor">#define I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV6 (0x28000000UL) </span></div><div class="line"><a name="l01728"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa955698bcf2fceed3cbe6ef84c90fae0"> 1728</a></span>&#160;<span class="preprocessor">#define I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV5 (0x30000000UL) </span></div><div class="line"><a name="l01729"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad418b291de507b2526f1d881ca8c85b4"> 1729</a></span>&#160;<span class="preprocessor">#define I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV4 (0x40000000UL) </span></div><div class="line"><a name="l01730"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acace2d3f3851b797380b88d9acca056f"> 1730</a></span>&#160;<span class="preprocessor">#define I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV3 (0x50000000UL) </span></div><div class="line"><a name="l01731"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1c468c4d233430579b5ad196877e747b"> 1731</a></span>&#160;<span class="preprocessor">#define I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV2 (0x80000000UL) </span></div><div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: I2S_CONFIG_RATIO */</span><span class="preprocessor"></span></div><div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;<span class="comment">/* Description: MCK / LRCK ratio. */</span></div><div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;</div><div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;<span class="comment">/* Bits 3..0 : MCK / LRCK ratio. */</span></div><div class="line"><a name="l01737"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a82e495cf9790de5fcb337930de0c2937"> 1737</a></span>&#160;<span class="preprocessor">#define I2S_CONFIG_RATIO_RATIO_Pos (0UL) </span></div><div class="line"><a name="l01738"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8c8003b155531d56489eb4d0eb263f9c"> 1738</a></span>&#160;<span class="preprocessor">#define I2S_CONFIG_RATIO_RATIO_Msk (0xFUL &lt;&lt; I2S_CONFIG_RATIO_RATIO_Pos) </span></div><div class="line"><a name="l01739"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1e71ae02da114f4ddf642d71197c14d7"> 1739</a></span>&#160;<span class="preprocessor">#define I2S_CONFIG_RATIO_RATIO_32X (0UL) </span></div><div class="line"><a name="l01740"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aef9b6c1617a679db33105dd091a6b8cc"> 1740</a></span>&#160;<span class="preprocessor">#define I2S_CONFIG_RATIO_RATIO_48X (1UL) </span></div><div class="line"><a name="l01741"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5beef2064dd5509ab8b8e711b85c8d8d"> 1741</a></span>&#160;<span class="preprocessor">#define I2S_CONFIG_RATIO_RATIO_64X (2UL) </span></div><div class="line"><a name="l01742"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a32c84186cb6166fa5f5cc8fbfb305e2b"> 1742</a></span>&#160;<span class="preprocessor">#define I2S_CONFIG_RATIO_RATIO_96X (3UL) </span></div><div class="line"><a name="l01743"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#add8fb7e49a0df500964a914dbf94623a"> 1743</a></span>&#160;<span class="preprocessor">#define I2S_CONFIG_RATIO_RATIO_128X (4UL) </span></div><div class="line"><a name="l01744"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af886ab371201223ad8ffe333ad6718b0"> 1744</a></span>&#160;<span class="preprocessor">#define I2S_CONFIG_RATIO_RATIO_192X (5UL) </span></div><div class="line"><a name="l01745"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a051aea58fb96f207d67e42c7d8fa14be"> 1745</a></span>&#160;<span class="preprocessor">#define I2S_CONFIG_RATIO_RATIO_256X (6UL) </span></div><div class="line"><a name="l01746"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aadf7866adc94f9854ea06dbe62502a82"> 1746</a></span>&#160;<span class="preprocessor">#define I2S_CONFIG_RATIO_RATIO_384X (7UL) </span></div><div class="line"><a name="l01747"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad890628b5f2d4ac392194d041d36c47d"> 1747</a></span>&#160;<span class="preprocessor">#define I2S_CONFIG_RATIO_RATIO_512X (8UL) </span></div><div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: I2S_CONFIG_SWIDTH */</span><span class="preprocessor"></span></div><div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;<span class="comment">/* Description: Sample width. */</span></div><div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;</div><div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;<span class="comment">/* Bits 1..0 : Sample width. */</span></div><div class="line"><a name="l01753"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad008c855914d6b3faab7e68ba4e124ea"> 1753</a></span>&#160;<span class="preprocessor">#define I2S_CONFIG_SWIDTH_SWIDTH_Pos (0UL) </span></div><div class="line"><a name="l01754"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a75901e89ea0318e7c95812cde5ae3ad1"> 1754</a></span>&#160;<span class="preprocessor">#define I2S_CONFIG_SWIDTH_SWIDTH_Msk (0x3UL &lt;&lt; I2S_CONFIG_SWIDTH_SWIDTH_Pos) </span></div><div class="line"><a name="l01755"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a606aa70ae272cd7401e8c64e4dfd6a78"> 1755</a></span>&#160;<span class="preprocessor">#define I2S_CONFIG_SWIDTH_SWIDTH_8Bit (0UL) </span></div><div class="line"><a name="l01756"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1e7ed9c16c5385c328a815bfd807830b"> 1756</a></span>&#160;<span class="preprocessor">#define I2S_CONFIG_SWIDTH_SWIDTH_16Bit (1UL) </span></div><div class="line"><a name="l01757"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aab44ca3e9f2f4c06622f80569238f4d7"> 1757</a></span>&#160;<span class="preprocessor">#define I2S_CONFIG_SWIDTH_SWIDTH_24Bit (2UL) </span></div><div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: I2S_CONFIG_ALIGN */</span><span class="preprocessor"></span></div><div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;<span class="comment">/* Description: Alignment of sample within a frame. */</span></div><div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;</div><div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;<span class="comment">/* Bit 0 : Alignment of sample within a frame. */</span></div><div class="line"><a name="l01763"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad2e0601522fdfb8fc7a383e2d1c00079"> 1763</a></span>&#160;<span class="preprocessor">#define I2S_CONFIG_ALIGN_ALIGN_Pos (0UL) </span></div><div class="line"><a name="l01764"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a87cc93d8e8868b0655a763e6c84fb993"> 1764</a></span>&#160;<span class="preprocessor">#define I2S_CONFIG_ALIGN_ALIGN_Msk (0x1UL &lt;&lt; I2S_CONFIG_ALIGN_ALIGN_Pos) </span></div><div class="line"><a name="l01765"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa363b72027b40fd833880daeca0f606a"> 1765</a></span>&#160;<span class="preprocessor">#define I2S_CONFIG_ALIGN_ALIGN_Left (0UL) </span></div><div class="line"><a name="l01766"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3763d74917425a7b3a1fb65ac2ebe187"> 1766</a></span>&#160;<span class="preprocessor">#define I2S_CONFIG_ALIGN_ALIGN_Right (1UL) </span></div><div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: I2S_CONFIG_FORMAT */</span><span class="preprocessor"></span></div><div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;<span class="comment">/* Description: Frame format. */</span></div><div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;</div><div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;<span class="comment">/* Bit 0 : Frame format. */</span></div><div class="line"><a name="l01772"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a83ecc7f39a7e837de77c81611710d7ff"> 1772</a></span>&#160;<span class="preprocessor">#define I2S_CONFIG_FORMAT_FORMAT_Pos (0UL) </span></div><div class="line"><a name="l01773"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5036cc950de766784599086f3225c6b8"> 1773</a></span>&#160;<span class="preprocessor">#define I2S_CONFIG_FORMAT_FORMAT_Msk (0x1UL &lt;&lt; I2S_CONFIG_FORMAT_FORMAT_Pos) </span></div><div class="line"><a name="l01774"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abc1dfa0285af75d786f510cc1a864e35"> 1774</a></span>&#160;<span class="preprocessor">#define I2S_CONFIG_FORMAT_FORMAT_I2S (0UL) </span></div><div class="line"><a name="l01775"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a296edba6368f81c8964ed09059e3010b"> 1775</a></span>&#160;<span class="preprocessor">#define I2S_CONFIG_FORMAT_FORMAT_Aligned (1UL) </span></div><div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: I2S_CONFIG_CHANNELS */</span><span class="preprocessor"></span></div><div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;<span class="comment">/* Description: Enable channels. */</span></div><div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;</div><div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;<span class="comment">/* Bits 1..0 : Enable channels. */</span></div><div class="line"><a name="l01781"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7d9877e64e8cd729c0e0aa96b280fd6b"> 1781</a></span>&#160;<span class="preprocessor">#define I2S_CONFIG_CHANNELS_CHANNELS_Pos (0UL) </span></div><div class="line"><a name="l01782"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab84e637fc8df7929b0addf48b301b50a"> 1782</a></span>&#160;<span class="preprocessor">#define I2S_CONFIG_CHANNELS_CHANNELS_Msk (0x3UL &lt;&lt; I2S_CONFIG_CHANNELS_CHANNELS_Pos) </span></div><div class="line"><a name="l01783"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a426e3d92ed02c1675c2aeee4ec8358c1"> 1783</a></span>&#160;<span class="preprocessor">#define I2S_CONFIG_CHANNELS_CHANNELS_Stereo (0UL) </span></div><div class="line"><a name="l01784"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae89fce57453f9b24956aa1d142e627dc"> 1784</a></span>&#160;<span class="preprocessor">#define I2S_CONFIG_CHANNELS_CHANNELS_Left (1UL) </span></div><div class="line"><a name="l01785"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5a80e28b06cdec4e1f70253a20fa1b52"> 1785</a></span>&#160;<span class="preprocessor">#define I2S_CONFIG_CHANNELS_CHANNELS_Right (2UL) </span></div><div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: I2S_RXD_PTR */</span><span class="preprocessor"></span></div><div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;<span class="comment">/* Description: Receive buffer RAM start address. */</span></div><div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;</div><div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;<span class="comment">/* Bits 31..0 : Receive buffer Data RAM start address. When receiving, words containing samples will be written to this address. This address is a word aligned Data RAM address. */</span></div><div class="line"><a name="l01791"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a29d86728c2f0cddd0e8584a7716093ba"> 1791</a></span>&#160;<span class="preprocessor">#define I2S_RXD_PTR_PTR_Pos (0UL) </span></div><div class="line"><a name="l01792"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af1f9da94a312bf962fdc0effe58abf1b"> 1792</a></span>&#160;<span class="preprocessor">#define I2S_RXD_PTR_PTR_Msk (0xFFFFFFFFUL &lt;&lt; I2S_RXD_PTR_PTR_Pos) </span></div><div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: I2S_TXD_PTR */</span><span class="preprocessor"></span></div><div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;<span class="comment">/* Description: Transmit buffer RAM start address. */</span></div><div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;</div><div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;<span class="comment">/* Bits 31..0 : Transmit buffer Data RAM start address. When transmitting, words containing samples will be fetched from this address. This address is a word aligned Data RAM address. */</span></div><div class="line"><a name="l01798"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a57ab48704158f7856d67d27449a3047a"> 1798</a></span>&#160;<span class="preprocessor">#define I2S_TXD_PTR_PTR_Pos (0UL) </span></div><div class="line"><a name="l01799"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa6c6fa05d86abcb64de2410371c3d251"> 1799</a></span>&#160;<span class="preprocessor">#define I2S_TXD_PTR_PTR_Msk (0xFFFFFFFFUL &lt;&lt; I2S_TXD_PTR_PTR_Pos) </span></div><div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: I2S_RXTXD_MAXCNT */</span><span class="preprocessor"></span></div><div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;<span class="comment">/* Description: Size of RXD and TXD buffers. */</span></div><div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;</div><div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;<span class="comment">/* Bits 13..0 : Size of RXD and TXD buffers in number of 32 bit words. */</span></div><div class="line"><a name="l01805"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1c4252640b9f38f4e4d481381521e7e2"> 1805</a></span>&#160;<span class="preprocessor">#define I2S_RXTXD_MAXCNT_MAXCNT_Pos (0UL) </span></div><div class="line"><a name="l01806"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a075f822e0785b303abf491d03232ec38"> 1806</a></span>&#160;<span class="preprocessor">#define I2S_RXTXD_MAXCNT_MAXCNT_Msk (0x3FFFUL &lt;&lt; I2S_RXTXD_MAXCNT_MAXCNT_Pos) </span></div><div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: I2S_PSEL_MCK */</span><span class="preprocessor"></span></div><div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;<span class="comment">/* Description: Pin select for MCK signal. */</span></div><div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;</div><div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;<span class="comment">/* Bit 31 : Connection */</span></div><div class="line"><a name="l01812"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a26f4a1d8ca9171a21a095d447654714f"> 1812</a></span>&#160;<span class="preprocessor">#define I2S_PSEL_MCK_CONNECT_Pos (31UL) </span></div><div class="line"><a name="l01813"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5fc4274c9de3b27cc83270b8152a44f2"> 1813</a></span>&#160;<span class="preprocessor">#define I2S_PSEL_MCK_CONNECT_Msk (0x1UL &lt;&lt; I2S_PSEL_MCK_CONNECT_Pos) </span></div><div class="line"><a name="l01814"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae89bdb3e1fa71001fd17b4acffb9cbb6"> 1814</a></span>&#160;<span class="preprocessor">#define I2S_PSEL_MCK_CONNECT_Connected (0UL) </span></div><div class="line"><a name="l01815"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3971378e6a76a54a25b47366a369285f"> 1815</a></span>&#160;<span class="preprocessor">#define I2S_PSEL_MCK_CONNECT_Disconnected (1UL) </span></div><div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 9..8 : Port number */</span><span class="preprocessor"></span></div><div class="line"><a name="l01818"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab7d5dbce20ecb963fc1b28df1a02d8a9"> 1818</a></span>&#160;<span class="preprocessor">#define I2S_PSEL_MCK_PORT_Pos (8UL) </span></div><div class="line"><a name="l01819"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac97f0ed5cef801e8858fecbbca4d8b44"> 1819</a></span>&#160;<span class="preprocessor">#define I2S_PSEL_MCK_PORT_Msk (0x3UL &lt;&lt; I2S_PSEL_MCK_PORT_Pos) </span></div><div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 4..0 : Pin number */</span><span class="preprocessor"></span></div><div class="line"><a name="l01822"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a753bfaf8e5cb221d0225c59fe5932218"> 1822</a></span>&#160;<span class="preprocessor">#define I2S_PSEL_MCK_PIN_Pos (0UL) </span></div><div class="line"><a name="l01823"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abbc31bdc4e72e1a882154303d2b0fa7c"> 1823</a></span>&#160;<span class="preprocessor">#define I2S_PSEL_MCK_PIN_Msk (0x1FUL &lt;&lt; I2S_PSEL_MCK_PIN_Pos) </span></div><div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: I2S_PSEL_SCK */</span><span class="preprocessor"></span></div><div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;<span class="comment">/* Description: Pin select for SCK signal. */</span></div><div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;</div><div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;<span class="comment">/* Bit 31 : Connection */</span></div><div class="line"><a name="l01829"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6c9a6a6c15861e212681cd6e893cfe90"> 1829</a></span>&#160;<span class="preprocessor">#define I2S_PSEL_SCK_CONNECT_Pos (31UL) </span></div><div class="line"><a name="l01830"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3eb9aef013c7334d4857a71e4fb93ac1"> 1830</a></span>&#160;<span class="preprocessor">#define I2S_PSEL_SCK_CONNECT_Msk (0x1UL &lt;&lt; I2S_PSEL_SCK_CONNECT_Pos) </span></div><div class="line"><a name="l01831"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5b507ab11101a7f242a37eb54066fdbe"> 1831</a></span>&#160;<span class="preprocessor">#define I2S_PSEL_SCK_CONNECT_Connected (0UL) </span></div><div class="line"><a name="l01832"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a43ae7308aa912286d8477f9baaf7710f"> 1832</a></span>&#160;<span class="preprocessor">#define I2S_PSEL_SCK_CONNECT_Disconnected (1UL) </span></div><div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 9..8 : Port number */</span><span class="preprocessor"></span></div><div class="line"><a name="l01835"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4c7343eefc88c4289b94774963990b8b"> 1835</a></span>&#160;<span class="preprocessor">#define I2S_PSEL_SCK_PORT_Pos (8UL) </span></div><div class="line"><a name="l01836"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a530796fc46b9c3945d0a0dfc6e293b66"> 1836</a></span>&#160;<span class="preprocessor">#define I2S_PSEL_SCK_PORT_Msk (0x3UL &lt;&lt; I2S_PSEL_SCK_PORT_Pos) </span></div><div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 4..0 : Pin number */</span><span class="preprocessor"></span></div><div class="line"><a name="l01839"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a85cac9bd8b4c5a2843c25c5de1e7722f"> 1839</a></span>&#160;<span class="preprocessor">#define I2S_PSEL_SCK_PIN_Pos (0UL) </span></div><div class="line"><a name="l01840"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab0c33a915a42fd83607125dea65d3e08"> 1840</a></span>&#160;<span class="preprocessor">#define I2S_PSEL_SCK_PIN_Msk (0x1FUL &lt;&lt; I2S_PSEL_SCK_PIN_Pos) </span></div><div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: I2S_PSEL_LRCK */</span><span class="preprocessor"></span></div><div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;<span class="comment">/* Description: Pin select for LRCK signal. */</span></div><div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;</div><div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;<span class="comment">/* Bit 31 : Connection */</span></div><div class="line"><a name="l01846"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aac7d1975cc5ca5bedddc7b393db0e04d"> 1846</a></span>&#160;<span class="preprocessor">#define I2S_PSEL_LRCK_CONNECT_Pos (31UL) </span></div><div class="line"><a name="l01847"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8439deec325b53081b764251c97faea8"> 1847</a></span>&#160;<span class="preprocessor">#define I2S_PSEL_LRCK_CONNECT_Msk (0x1UL &lt;&lt; I2S_PSEL_LRCK_CONNECT_Pos) </span></div><div class="line"><a name="l01848"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acbdb26f267049d9ecc2de8f21e6997a3"> 1848</a></span>&#160;<span class="preprocessor">#define I2S_PSEL_LRCK_CONNECT_Connected (0UL) </span></div><div class="line"><a name="l01849"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0c5d094ef60f943405e5411c5201afdd"> 1849</a></span>&#160;<span class="preprocessor">#define I2S_PSEL_LRCK_CONNECT_Disconnected (1UL) </span></div><div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 9..8 : Port number */</span><span class="preprocessor"></span></div><div class="line"><a name="l01852"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa9255d996d7829f5d285af00ad04c1c2"> 1852</a></span>&#160;<span class="preprocessor">#define I2S_PSEL_LRCK_PORT_Pos (8UL) </span></div><div class="line"><a name="l01853"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a30876c7fb8e09169c8f6c40b5302de2e"> 1853</a></span>&#160;<span class="preprocessor">#define I2S_PSEL_LRCK_PORT_Msk (0x3UL &lt;&lt; I2S_PSEL_LRCK_PORT_Pos) </span></div><div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 4..0 : Pin number */</span><span class="preprocessor"></span></div><div class="line"><a name="l01856"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2a1c10d1a8f1b36580607725196ce29a"> 1856</a></span>&#160;<span class="preprocessor">#define I2S_PSEL_LRCK_PIN_Pos (0UL) </span></div><div class="line"><a name="l01857"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0192205a631ca77547942f56bbbeb0ff"> 1857</a></span>&#160;<span class="preprocessor">#define I2S_PSEL_LRCK_PIN_Msk (0x1FUL &lt;&lt; I2S_PSEL_LRCK_PIN_Pos) </span></div><div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: I2S_PSEL_SDIN */</span><span class="preprocessor"></span></div><div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;<span class="comment">/* Description: Pin select for SDIN signal. */</span></div><div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160;</div><div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160;<span class="comment">/* Bit 31 : Connection */</span></div><div class="line"><a name="l01863"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a081cd8fee056bfdf21a45531342c4107"> 1863</a></span>&#160;<span class="preprocessor">#define I2S_PSEL_SDIN_CONNECT_Pos (31UL) </span></div><div class="line"><a name="l01864"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aca7924b473cf142ea238436c3b28b257"> 1864</a></span>&#160;<span class="preprocessor">#define I2S_PSEL_SDIN_CONNECT_Msk (0x1UL &lt;&lt; I2S_PSEL_SDIN_CONNECT_Pos) </span></div><div class="line"><a name="l01865"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af87ee65a92a361aaab78c6c92114d76f"> 1865</a></span>&#160;<span class="preprocessor">#define I2S_PSEL_SDIN_CONNECT_Connected (0UL) </span></div><div class="line"><a name="l01866"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8da4772ff83cc39d2792a1996f8db6a3"> 1866</a></span>&#160;<span class="preprocessor">#define I2S_PSEL_SDIN_CONNECT_Disconnected (1UL) </span></div><div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 9..8 : Port number */</span><span class="preprocessor"></span></div><div class="line"><a name="l01869"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad7375c8a47a02c3c845e432970ddc85b"> 1869</a></span>&#160;<span class="preprocessor">#define I2S_PSEL_SDIN_PORT_Pos (8UL) </span></div><div class="line"><a name="l01870"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7b54a3ef79f233595b85fddc5b7954e4"> 1870</a></span>&#160;<span class="preprocessor">#define I2S_PSEL_SDIN_PORT_Msk (0x3UL &lt;&lt; I2S_PSEL_SDIN_PORT_Pos) </span></div><div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 4..0 : Pin number */</span><span class="preprocessor"></span></div><div class="line"><a name="l01873"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0ebba851ff8e5d1891f637d4f9f8805c"> 1873</a></span>&#160;<span class="preprocessor">#define I2S_PSEL_SDIN_PIN_Pos (0UL) </span></div><div class="line"><a name="l01874"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5e1b069dc222ab87fa057a88ec779244"> 1874</a></span>&#160;<span class="preprocessor">#define I2S_PSEL_SDIN_PIN_Msk (0x1FUL &lt;&lt; I2S_PSEL_SDIN_PIN_Pos) </span></div><div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: I2S_PSEL_SDOUT */</span><span class="preprocessor"></span></div><div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;<span class="comment">/* Description: Pin select for SDOUT signal. */</span></div><div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;</div><div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;<span class="comment">/* Bit 31 : Connection */</span></div><div class="line"><a name="l01880"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5dc5b10852db64f1ec1843e672391c0e"> 1880</a></span>&#160;<span class="preprocessor">#define I2S_PSEL_SDOUT_CONNECT_Pos (31UL) </span></div><div class="line"><a name="l01881"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a86f111417cabfc429c439261f3e06699"> 1881</a></span>&#160;<span class="preprocessor">#define I2S_PSEL_SDOUT_CONNECT_Msk (0x1UL &lt;&lt; I2S_PSEL_SDOUT_CONNECT_Pos) </span></div><div class="line"><a name="l01882"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acd3f834067da4ff84c99b00df2799125"> 1882</a></span>&#160;<span class="preprocessor">#define I2S_PSEL_SDOUT_CONNECT_Connected (0UL) </span></div><div class="line"><a name="l01883"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac8f26da4e1476d50a3cd62c59b42d82e"> 1883</a></span>&#160;<span class="preprocessor">#define I2S_PSEL_SDOUT_CONNECT_Disconnected (1UL) </span></div><div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 9..8 : Port number */</span><span class="preprocessor"></span></div><div class="line"><a name="l01886"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5f9a00c35df78568a5b0ef5f45f44d2f"> 1886</a></span>&#160;<span class="preprocessor">#define I2S_PSEL_SDOUT_PORT_Pos (8UL) </span></div><div class="line"><a name="l01887"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3b466b5425fc25e6d73469789c330fff"> 1887</a></span>&#160;<span class="preprocessor">#define I2S_PSEL_SDOUT_PORT_Msk (0x3UL &lt;&lt; I2S_PSEL_SDOUT_PORT_Pos) </span></div><div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 4..0 : Pin number */</span><span class="preprocessor"></span></div><div class="line"><a name="l01890"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa6488061caf3b7e3e5a152e3eaa7cac7"> 1890</a></span>&#160;<span class="preprocessor">#define I2S_PSEL_SDOUT_PIN_Pos (0UL) </span></div><div class="line"><a name="l01891"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2f15a1258061ae18e4b51fae85a14edc"> 1891</a></span>&#160;<span class="preprocessor">#define I2S_PSEL_SDOUT_PIN_Msk (0x1FUL &lt;&lt; I2S_PSEL_SDOUT_PIN_Pos) </span></div><div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;<span class="preprocessor"></span><span class="comment">/* Peripheral: LPCOMP */</span><span class="preprocessor"></span></div><div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;<span class="comment">/* Description: Low Power Comparator */</span></div><div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;</div><div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;<span class="comment">/* Register: LPCOMP_SHORTS */</span></div><div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;<span class="comment">/* Description: Shortcut register */</span></div><div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;</div><div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;<span class="comment">/* Bit 4 : Shortcut between CROSS event and STOP task */</span></div><div class="line"><a name="l01901"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a23bd1887efecb7475f5f1e971f260b13"> 1901</a></span>&#160;<span class="preprocessor">#define LPCOMP_SHORTS_CROSS_STOP_Pos (4UL) </span></div><div class="line"><a name="l01902"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aac9d4caa87903f288f35ab2b7b8c05e4"> 1902</a></span>&#160;<span class="preprocessor">#define LPCOMP_SHORTS_CROSS_STOP_Msk (0x1UL &lt;&lt; LPCOMP_SHORTS_CROSS_STOP_Pos) </span></div><div class="line"><a name="l01903"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a735576b40b0342e9d8ca0dcf84affa5b"> 1903</a></span>&#160;<span class="preprocessor">#define LPCOMP_SHORTS_CROSS_STOP_Disabled (0UL) </span></div><div class="line"><a name="l01904"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a77bc8581eac70454f4f4782e48d301a9"> 1904</a></span>&#160;<span class="preprocessor">#define LPCOMP_SHORTS_CROSS_STOP_Enabled (1UL) </span></div><div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 3 : Shortcut between UP event and STOP task */</span><span class="preprocessor"></span></div><div class="line"><a name="l01907"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2ff63782bf8dda1071ce8ff0fa51293c"> 1907</a></span>&#160;<span class="preprocessor">#define LPCOMP_SHORTS_UP_STOP_Pos (3UL) </span></div><div class="line"><a name="l01908"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1fa3e059754cc235393bec1addb09222"> 1908</a></span>&#160;<span class="preprocessor">#define LPCOMP_SHORTS_UP_STOP_Msk (0x1UL &lt;&lt; LPCOMP_SHORTS_UP_STOP_Pos) </span></div><div class="line"><a name="l01909"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a25b76a455f92a35057602dac4710c4e4"> 1909</a></span>&#160;<span class="preprocessor">#define LPCOMP_SHORTS_UP_STOP_Disabled (0UL) </span></div><div class="line"><a name="l01910"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0217a976c2760a040539eb4d37c00d20"> 1910</a></span>&#160;<span class="preprocessor">#define LPCOMP_SHORTS_UP_STOP_Enabled (1UL) </span></div><div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Shortcut between DOWN event and STOP task */</span><span class="preprocessor"></span></div><div class="line"><a name="l01913"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a61a81de0afdee1e2e7b892a9a1f111bc"> 1913</a></span>&#160;<span class="preprocessor">#define LPCOMP_SHORTS_DOWN_STOP_Pos (2UL) </span></div><div class="line"><a name="l01914"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a54cdc6b7d250af24ba14fc836f2c9dba"> 1914</a></span>&#160;<span class="preprocessor">#define LPCOMP_SHORTS_DOWN_STOP_Msk (0x1UL &lt;&lt; LPCOMP_SHORTS_DOWN_STOP_Pos) </span></div><div class="line"><a name="l01915"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7dbc66b7584a2d7fa9c6790629bbe8c8"> 1915</a></span>&#160;<span class="preprocessor">#define LPCOMP_SHORTS_DOWN_STOP_Disabled (0UL) </span></div><div class="line"><a name="l01916"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9d26ec32db661fff1765b4acf4238127"> 1916</a></span>&#160;<span class="preprocessor">#define LPCOMP_SHORTS_DOWN_STOP_Enabled (1UL) </span></div><div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Shortcut between READY event and STOP task */</span><span class="preprocessor"></span></div><div class="line"><a name="l01919"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afe5e9299fae1a201123a61d0f632fa7f"> 1919</a></span>&#160;<span class="preprocessor">#define LPCOMP_SHORTS_READY_STOP_Pos (1UL) </span></div><div class="line"><a name="l01920"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2efcc91d296faad3af667ac54d4c8112"> 1920</a></span>&#160;<span class="preprocessor">#define LPCOMP_SHORTS_READY_STOP_Msk (0x1UL &lt;&lt; LPCOMP_SHORTS_READY_STOP_Pos) </span></div><div class="line"><a name="l01921"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a563866e3e870b6d070a98aa394229860"> 1921</a></span>&#160;<span class="preprocessor">#define LPCOMP_SHORTS_READY_STOP_Disabled (0UL) </span></div><div class="line"><a name="l01922"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a68dd5c4192e233a47fe0f961baca89a4"> 1922</a></span>&#160;<span class="preprocessor">#define LPCOMP_SHORTS_READY_STOP_Enabled (1UL) </span></div><div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Shortcut between READY event and SAMPLE task */</span><span class="preprocessor"></span></div><div class="line"><a name="l01925"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aaf638e005af58daa004ab6dea3073426"> 1925</a></span>&#160;<span class="preprocessor">#define LPCOMP_SHORTS_READY_SAMPLE_Pos (0UL) </span></div><div class="line"><a name="l01926"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7d157085f7111f0841efe1fe1a925b48"> 1926</a></span>&#160;<span class="preprocessor">#define LPCOMP_SHORTS_READY_SAMPLE_Msk (0x1UL &lt;&lt; LPCOMP_SHORTS_READY_SAMPLE_Pos) </span></div><div class="line"><a name="l01927"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a22e9beed8ae381b42710647e9eaceb6f"> 1927</a></span>&#160;<span class="preprocessor">#define LPCOMP_SHORTS_READY_SAMPLE_Disabled (0UL) </span></div><div class="line"><a name="l01928"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab75840d8d64e3444557973dc6a97119d"> 1928</a></span>&#160;<span class="preprocessor">#define LPCOMP_SHORTS_READY_SAMPLE_Enabled (1UL) </span></div><div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: LPCOMP_INTENSET */</span><span class="preprocessor"></span></div><div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;<span class="comment">/* Description: Enable interrupt */</span></div><div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;</div><div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;<span class="comment">/* Bit 3 : Write &#39;1&#39; to Enable interrupt for CROSS event */</span></div><div class="line"><a name="l01934"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5de8840ad68c654380250042f1cb80f5"> 1934</a></span>&#160;<span class="preprocessor">#define LPCOMP_INTENSET_CROSS_Pos (3UL) </span></div><div class="line"><a name="l01935"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2c5007de2de12d01934c0b569acb065f"> 1935</a></span>&#160;<span class="preprocessor">#define LPCOMP_INTENSET_CROSS_Msk (0x1UL &lt;&lt; LPCOMP_INTENSET_CROSS_Pos) </span></div><div class="line"><a name="l01936"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4863a1ea10965a32690d5c00afb19221"> 1936</a></span>&#160;<span class="preprocessor">#define LPCOMP_INTENSET_CROSS_Disabled (0UL) </span></div><div class="line"><a name="l01937"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae374a1fb84675a65d7d8e7b91bdd28fa"> 1937</a></span>&#160;<span class="preprocessor">#define LPCOMP_INTENSET_CROSS_Enabled (1UL) </span></div><div class="line"><a name="l01938"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6e8bbb1500106fdfae302fb6c287a3c1"> 1938</a></span>&#160;<span class="preprocessor">#define LPCOMP_INTENSET_CROSS_Set (1UL) </span></div><div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Write &#39;1&#39; to Enable interrupt for UP event */</span><span class="preprocessor"></span></div><div class="line"><a name="l01941"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a31f3d36ee96d5e5f932d64de126b132c"> 1941</a></span>&#160;<span class="preprocessor">#define LPCOMP_INTENSET_UP_Pos (2UL) </span></div><div class="line"><a name="l01942"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6d43a857bf875ca2b790a5323c1ae767"> 1942</a></span>&#160;<span class="preprocessor">#define LPCOMP_INTENSET_UP_Msk (0x1UL &lt;&lt; LPCOMP_INTENSET_UP_Pos) </span></div><div class="line"><a name="l01943"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a72721025e26bff75b97de65e0ebef570"> 1943</a></span>&#160;<span class="preprocessor">#define LPCOMP_INTENSET_UP_Disabled (0UL) </span></div><div class="line"><a name="l01944"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af1e2ab40c44556176cc167033b301a10"> 1944</a></span>&#160;<span class="preprocessor">#define LPCOMP_INTENSET_UP_Enabled (1UL) </span></div><div class="line"><a name="l01945"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a25e2a84c7fe4147ac958d973fcc7e9b1"> 1945</a></span>&#160;<span class="preprocessor">#define LPCOMP_INTENSET_UP_Set (1UL) </span></div><div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Write &#39;1&#39; to Enable interrupt for DOWN event */</span><span class="preprocessor"></span></div><div class="line"><a name="l01948"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2bcf0d9e14dd238943b3cacdbf16f473"> 1948</a></span>&#160;<span class="preprocessor">#define LPCOMP_INTENSET_DOWN_Pos (1UL) </span></div><div class="line"><a name="l01949"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a196977ea0ffdc84f17fea3e19cb081ab"> 1949</a></span>&#160;<span class="preprocessor">#define LPCOMP_INTENSET_DOWN_Msk (0x1UL &lt;&lt; LPCOMP_INTENSET_DOWN_Pos) </span></div><div class="line"><a name="l01950"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a17bb53c45748f080c011e30729df0f33"> 1950</a></span>&#160;<span class="preprocessor">#define LPCOMP_INTENSET_DOWN_Disabled (0UL) </span></div><div class="line"><a name="l01951"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab1887d0d36060551ee6b59f35eaf0462"> 1951</a></span>&#160;<span class="preprocessor">#define LPCOMP_INTENSET_DOWN_Enabled (1UL) </span></div><div class="line"><a name="l01952"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8ccc4ffcb5d566b4f98dc76c95f189cc"> 1952</a></span>&#160;<span class="preprocessor">#define LPCOMP_INTENSET_DOWN_Set (1UL) </span></div><div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Write &#39;1&#39; to Enable interrupt for READY event */</span><span class="preprocessor"></span></div><div class="line"><a name="l01955"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa8bd7f073ca13e8faa5595616664a63b"> 1955</a></span>&#160;<span class="preprocessor">#define LPCOMP_INTENSET_READY_Pos (0UL) </span></div><div class="line"><a name="l01956"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af3d855085f6b1d39c3dee09757e3d10c"> 1956</a></span>&#160;<span class="preprocessor">#define LPCOMP_INTENSET_READY_Msk (0x1UL &lt;&lt; LPCOMP_INTENSET_READY_Pos) </span></div><div class="line"><a name="l01957"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aad52fa21be57b330c4f4e67901ff81bd"> 1957</a></span>&#160;<span class="preprocessor">#define LPCOMP_INTENSET_READY_Disabled (0UL) </span></div><div class="line"><a name="l01958"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a308e2e8aa3ee2905d88260c228a31b25"> 1958</a></span>&#160;<span class="preprocessor">#define LPCOMP_INTENSET_READY_Enabled (1UL) </span></div><div class="line"><a name="l01959"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a71442f62151856ddea11ba1381bedd61"> 1959</a></span>&#160;<span class="preprocessor">#define LPCOMP_INTENSET_READY_Set (1UL) </span></div><div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: LPCOMP_INTENCLR */</span><span class="preprocessor"></span></div><div class="line"><a name="l01962"></a><span class="lineno"> 1962</span>&#160;<span class="comment">/* Description: Disable interrupt */</span></div><div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160;</div><div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;<span class="comment">/* Bit 3 : Write &#39;1&#39; to Disable interrupt for CROSS event */</span></div><div class="line"><a name="l01965"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac0bc6713c6ebe8e02897b43ce4722bd4"> 1965</a></span>&#160;<span class="preprocessor">#define LPCOMP_INTENCLR_CROSS_Pos (3UL) </span></div><div class="line"><a name="l01966"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a599fd93ad27d702e2b82e55b982a5488"> 1966</a></span>&#160;<span class="preprocessor">#define LPCOMP_INTENCLR_CROSS_Msk (0x1UL &lt;&lt; LPCOMP_INTENCLR_CROSS_Pos) </span></div><div class="line"><a name="l01967"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae191dd89417057d56ba2da7d40bb9870"> 1967</a></span>&#160;<span class="preprocessor">#define LPCOMP_INTENCLR_CROSS_Disabled (0UL) </span></div><div class="line"><a name="l01968"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac11ddce713b74ea5d9abe891e4eb9707"> 1968</a></span>&#160;<span class="preprocessor">#define LPCOMP_INTENCLR_CROSS_Enabled (1UL) </span></div><div class="line"><a name="l01969"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9929545bb9d7569955773e9355f604af"> 1969</a></span>&#160;<span class="preprocessor">#define LPCOMP_INTENCLR_CROSS_Clear (1UL) </span></div><div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Write &#39;1&#39; to Disable interrupt for UP event */</span><span class="preprocessor"></span></div><div class="line"><a name="l01972"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac2d6e48177789d87b8bd2ff8582319de"> 1972</a></span>&#160;<span class="preprocessor">#define LPCOMP_INTENCLR_UP_Pos (2UL) </span></div><div class="line"><a name="l01973"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af48a12ff5219f809fc60a7ed941a0c90"> 1973</a></span>&#160;<span class="preprocessor">#define LPCOMP_INTENCLR_UP_Msk (0x1UL &lt;&lt; LPCOMP_INTENCLR_UP_Pos) </span></div><div class="line"><a name="l01974"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac15b5e98733bf2fbcfb0d79a84e2d974"> 1974</a></span>&#160;<span class="preprocessor">#define LPCOMP_INTENCLR_UP_Disabled (0UL) </span></div><div class="line"><a name="l01975"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa5246fcac7f99c808cb21b0734193ce0"> 1975</a></span>&#160;<span class="preprocessor">#define LPCOMP_INTENCLR_UP_Enabled (1UL) </span></div><div class="line"><a name="l01976"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8deda8a8f4963db4edcd033fb4e1662e"> 1976</a></span>&#160;<span class="preprocessor">#define LPCOMP_INTENCLR_UP_Clear (1UL) </span></div><div class="line"><a name="l01978"></a><span class="lineno"> 1978</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Write &#39;1&#39; to Disable interrupt for DOWN event */</span><span class="preprocessor"></span></div><div class="line"><a name="l01979"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acd3b53a2039a32e65c6195e0853e5160"> 1979</a></span>&#160;<span class="preprocessor">#define LPCOMP_INTENCLR_DOWN_Pos (1UL) </span></div><div class="line"><a name="l01980"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6cc78bc4a8e7e5531945d77b49476023"> 1980</a></span>&#160;<span class="preprocessor">#define LPCOMP_INTENCLR_DOWN_Msk (0x1UL &lt;&lt; LPCOMP_INTENCLR_DOWN_Pos) </span></div><div class="line"><a name="l01981"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a46e447541913d32a9eccb687d4f00ef6"> 1981</a></span>&#160;<span class="preprocessor">#define LPCOMP_INTENCLR_DOWN_Disabled (0UL) </span></div><div class="line"><a name="l01982"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a35c3875270268602ef9afc7052cfa076"> 1982</a></span>&#160;<span class="preprocessor">#define LPCOMP_INTENCLR_DOWN_Enabled (1UL) </span></div><div class="line"><a name="l01983"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4bcc74dfac388b6254b05266426b112b"> 1983</a></span>&#160;<span class="preprocessor">#define LPCOMP_INTENCLR_DOWN_Clear (1UL) </span></div><div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Write &#39;1&#39; to Disable interrupt for READY event */</span><span class="preprocessor"></span></div><div class="line"><a name="l01986"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a76431488ec6434fb87ad69962d5fe656"> 1986</a></span>&#160;<span class="preprocessor">#define LPCOMP_INTENCLR_READY_Pos (0UL) </span></div><div class="line"><a name="l01987"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acbf3f3475c8a3789b948846b3c33f3ad"> 1987</a></span>&#160;<span class="preprocessor">#define LPCOMP_INTENCLR_READY_Msk (0x1UL &lt;&lt; LPCOMP_INTENCLR_READY_Pos) </span></div><div class="line"><a name="l01988"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac2c06b552c028d5a614fa0b96370fd9e"> 1988</a></span>&#160;<span class="preprocessor">#define LPCOMP_INTENCLR_READY_Disabled (0UL) </span></div><div class="line"><a name="l01989"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad76f623016b24ab802416f9dc9fd073d"> 1989</a></span>&#160;<span class="preprocessor">#define LPCOMP_INTENCLR_READY_Enabled (1UL) </span></div><div class="line"><a name="l01990"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab8540f30b569363b96426be0c36da410"> 1990</a></span>&#160;<span class="preprocessor">#define LPCOMP_INTENCLR_READY_Clear (1UL) </span></div><div class="line"><a name="l01992"></a><span class="lineno"> 1992</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: LPCOMP_RESULT */</span><span class="preprocessor"></span></div><div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;<span class="comment">/* Description: Compare result */</span></div><div class="line"><a name="l01994"></a><span class="lineno"> 1994</span>&#160;</div><div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;<span class="comment">/* Bit 0 : Result of last compare. Decision point SAMPLE task. */</span></div><div class="line"><a name="l01996"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad504280e20c4e5ab3e143ca43f862b69"> 1996</a></span>&#160;<span class="preprocessor">#define LPCOMP_RESULT_RESULT_Pos (0UL) </span></div><div class="line"><a name="l01997"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0749122f0277c0360c31b19098690674"> 1997</a></span>&#160;<span class="preprocessor">#define LPCOMP_RESULT_RESULT_Msk (0x1UL &lt;&lt; LPCOMP_RESULT_RESULT_Pos) </span></div><div class="line"><a name="l01998"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0dbec6430fc74890cbd327e609d8e44f"> 1998</a></span>&#160;<span class="preprocessor">#define LPCOMP_RESULT_RESULT_Below (0UL) </span></div><div class="line"><a name="l01999"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#add34030c8e7a746231e8e15d5ce28e5c"> 1999</a></span>&#160;<span class="preprocessor">#define LPCOMP_RESULT_RESULT_Above (1UL) </span></div><div class="line"><a name="l02001"></a><span class="lineno"> 2001</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: LPCOMP_ENABLE */</span><span class="preprocessor"></span></div><div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160;<span class="comment">/* Description: Enable LPCOMP */</span></div><div class="line"><a name="l02003"></a><span class="lineno"> 2003</span>&#160;</div><div class="line"><a name="l02004"></a><span class="lineno"> 2004</span>&#160;<span class="comment">/* Bits 1..0 : Enable or disable LPCOMP */</span></div><div class="line"><a name="l02005"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5b6343302f05d07c1da311436455c844"> 2005</a></span>&#160;<span class="preprocessor">#define LPCOMP_ENABLE_ENABLE_Pos (0UL) </span></div><div class="line"><a name="l02006"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af3413011070eb1de4837d70973c0beda"> 2006</a></span>&#160;<span class="preprocessor">#define LPCOMP_ENABLE_ENABLE_Msk (0x3UL &lt;&lt; LPCOMP_ENABLE_ENABLE_Pos) </span></div><div class="line"><a name="l02007"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a233b0fdd8325a8963c51dd3d42184d2f"> 2007</a></span>&#160;<span class="preprocessor">#define LPCOMP_ENABLE_ENABLE_Disabled (0UL) </span></div><div class="line"><a name="l02008"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9eb4f2d598903b75fd70f58d663157b3"> 2008</a></span>&#160;<span class="preprocessor">#define LPCOMP_ENABLE_ENABLE_Enabled (1UL) </span></div><div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: LPCOMP_PSEL */</span><span class="preprocessor"></span></div><div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160;<span class="comment">/* Description: Input pin select */</span></div><div class="line"><a name="l02012"></a><span class="lineno"> 2012</span>&#160;</div><div class="line"><a name="l02013"></a><span class="lineno"> 2013</span>&#160;<span class="comment">/* Bits 2..0 : Analog pin select */</span></div><div class="line"><a name="l02014"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3f5057ca39e499efb665b0bc24a179df"> 2014</a></span>&#160;<span class="preprocessor">#define LPCOMP_PSEL_PSEL_Pos (0UL) </span></div><div class="line"><a name="l02015"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab9b05687aa7c0a53885b923f9f9ea422"> 2015</a></span>&#160;<span class="preprocessor">#define LPCOMP_PSEL_PSEL_Msk (0x7UL &lt;&lt; LPCOMP_PSEL_PSEL_Pos) </span></div><div class="line"><a name="l02016"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3ed982173abb9a7427df510bb4f5025f"> 2016</a></span>&#160;<span class="preprocessor">#define LPCOMP_PSEL_PSEL_AnalogInput0 (0UL) </span></div><div class="line"><a name="l02017"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5d058c10e81b3436978478aa31d54dcb"> 2017</a></span>&#160;<span class="preprocessor">#define LPCOMP_PSEL_PSEL_AnalogInput1 (1UL) </span></div><div class="line"><a name="l02018"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abaa22cf6b50e25254e72e64eb9181975"> 2018</a></span>&#160;<span class="preprocessor">#define LPCOMP_PSEL_PSEL_AnalogInput2 (2UL) </span></div><div class="line"><a name="l02019"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0992dc1a476f1b60853cbc6f76a24e45"> 2019</a></span>&#160;<span class="preprocessor">#define LPCOMP_PSEL_PSEL_AnalogInput3 (3UL) </span></div><div class="line"><a name="l02020"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a379e07a63824346c9335ef70db697d73"> 2020</a></span>&#160;<span class="preprocessor">#define LPCOMP_PSEL_PSEL_AnalogInput4 (4UL) </span></div><div class="line"><a name="l02021"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5a200f93d3b06aabfb833c59c18541b3"> 2021</a></span>&#160;<span class="preprocessor">#define LPCOMP_PSEL_PSEL_AnalogInput5 (5UL) </span></div><div class="line"><a name="l02022"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac80496bf4c88752b9a6bec1d03b9e5ef"> 2022</a></span>&#160;<span class="preprocessor">#define LPCOMP_PSEL_PSEL_AnalogInput6 (6UL) </span></div><div class="line"><a name="l02023"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a07b4e7457c5145e689042e459f3eabda"> 2023</a></span>&#160;<span class="preprocessor">#define LPCOMP_PSEL_PSEL_AnalogInput7 (7UL) </span></div><div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: LPCOMP_REFSEL */</span><span class="preprocessor"></span></div><div class="line"><a name="l02026"></a><span class="lineno"> 2026</span>&#160;<span class="comment">/* Description: Reference select */</span></div><div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;</div><div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;<span class="comment">/* Bits 3..0 : Reference select */</span></div><div class="line"><a name="l02029"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8fd8ccef8730174fffad4e15e153f05c"> 2029</a></span>&#160;<span class="preprocessor">#define LPCOMP_REFSEL_REFSEL_Pos (0UL) </span></div><div class="line"><a name="l02030"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acf6471fb16b0acda62c673f6b4bf3a8e"> 2030</a></span>&#160;<span class="preprocessor">#define LPCOMP_REFSEL_REFSEL_Msk (0xFUL &lt;&lt; LPCOMP_REFSEL_REFSEL_Pos) </span></div><div class="line"><a name="l02031"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4e08735f3133c34806e16b1c09df453d"> 2031</a></span>&#160;<span class="preprocessor">#define LPCOMP_REFSEL_REFSEL_Ref1_8Vdd (0UL) </span></div><div class="line"><a name="l02032"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa58969fd0f4a9f298ab51a22bfb151b4"> 2032</a></span>&#160;<span class="preprocessor">#define LPCOMP_REFSEL_REFSEL_Ref2_8Vdd (1UL) </span></div><div class="line"><a name="l02033"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a77357a7e180ec9525ce00e9497dbff66"> 2033</a></span>&#160;<span class="preprocessor">#define LPCOMP_REFSEL_REFSEL_Ref3_8Vdd (2UL) </span></div><div class="line"><a name="l02034"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a15514f86b2be307daab5a723f2e651ae"> 2034</a></span>&#160;<span class="preprocessor">#define LPCOMP_REFSEL_REFSEL_Ref4_8Vdd (3UL) </span></div><div class="line"><a name="l02035"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a81bf8a791ceceeb3daef5ad11e4e4203"> 2035</a></span>&#160;<span class="preprocessor">#define LPCOMP_REFSEL_REFSEL_Ref5_8Vdd (4UL) </span></div><div class="line"><a name="l02036"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa5e0d69c334b2cb651ffb83d3402925c"> 2036</a></span>&#160;<span class="preprocessor">#define LPCOMP_REFSEL_REFSEL_Ref6_8Vdd (5UL) </span></div><div class="line"><a name="l02037"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac1819f87dd9d3bdb2bb8413f5e231c85"> 2037</a></span>&#160;<span class="preprocessor">#define LPCOMP_REFSEL_REFSEL_Ref7_8Vdd (6UL) </span></div><div class="line"><a name="l02038"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a588bae21f119483bea5b0c47a7e7719f"> 2038</a></span>&#160;<span class="preprocessor">#define LPCOMP_REFSEL_REFSEL_ARef (7UL) </span></div><div class="line"><a name="l02039"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7841c7234da372bb724f729b283f6315"> 2039</a></span>&#160;<span class="preprocessor">#define LPCOMP_REFSEL_REFSEL_Ref1_16Vdd (8UL) </span></div><div class="line"><a name="l02040"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9085e88550f18fdc8323bee7675d0372"> 2040</a></span>&#160;<span class="preprocessor">#define LPCOMP_REFSEL_REFSEL_Ref3_16Vdd (9UL) </span></div><div class="line"><a name="l02041"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acfb64a76cc17ebdac6fc5c2053e49a6d"> 2041</a></span>&#160;<span class="preprocessor">#define LPCOMP_REFSEL_REFSEL_Ref5_16Vdd (10UL) </span></div><div class="line"><a name="l02042"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a31a59140df9e1079f70b153ad299a987"> 2042</a></span>&#160;<span class="preprocessor">#define LPCOMP_REFSEL_REFSEL_Ref7_16Vdd (11UL) </span></div><div class="line"><a name="l02043"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5d8c802c0b72f86b95ed420b607009c8"> 2043</a></span>&#160;<span class="preprocessor">#define LPCOMP_REFSEL_REFSEL_Ref9_16Vdd (12UL) </span></div><div class="line"><a name="l02044"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae0cf29bb7357757a530a830f7ce0802c"> 2044</a></span>&#160;<span class="preprocessor">#define LPCOMP_REFSEL_REFSEL_Ref11_16Vdd (13UL) </span></div><div class="line"><a name="l02045"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a40d27733f71cbecbc55e81a0f9083146"> 2045</a></span>&#160;<span class="preprocessor">#define LPCOMP_REFSEL_REFSEL_Ref13_16Vdd (14UL) </span></div><div class="line"><a name="l02046"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7b972b861dff00245adcf1a3bc70fc41"> 2046</a></span>&#160;<span class="preprocessor">#define LPCOMP_REFSEL_REFSEL_Ref15_16Vdd (15UL) </span></div><div class="line"><a name="l02048"></a><span class="lineno"> 2048</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: LPCOMP_EXTREFSEL */</span><span class="preprocessor"></span></div><div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160;<span class="comment">/* Description: External reference select */</span></div><div class="line"><a name="l02050"></a><span class="lineno"> 2050</span>&#160;</div><div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160;<span class="comment">/* Bit 0 : External analog reference select */</span></div><div class="line"><a name="l02052"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9c153b11095922b2a00d0e26727c21ee"> 2052</a></span>&#160;<span class="preprocessor">#define LPCOMP_EXTREFSEL_EXTREFSEL_Pos (0UL) </span></div><div class="line"><a name="l02053"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1ee95d29304613461ccee81630744cfc"> 2053</a></span>&#160;<span class="preprocessor">#define LPCOMP_EXTREFSEL_EXTREFSEL_Msk (0x1UL &lt;&lt; LPCOMP_EXTREFSEL_EXTREFSEL_Pos) </span></div><div class="line"><a name="l02054"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a87b8db235434d02870f2af8718317e7f"> 2054</a></span>&#160;<span class="preprocessor">#define LPCOMP_EXTREFSEL_EXTREFSEL_AnalogReference0 (0UL) </span></div><div class="line"><a name="l02055"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a66e58424628487c9f4904fabc761b079"> 2055</a></span>&#160;<span class="preprocessor">#define LPCOMP_EXTREFSEL_EXTREFSEL_AnalogReference1 (1UL) </span></div><div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: LPCOMP_ANADETECT */</span><span class="preprocessor"></span></div><div class="line"><a name="l02058"></a><span class="lineno"> 2058</span>&#160;<span class="comment">/* Description: Analog detect configuration */</span></div><div class="line"><a name="l02059"></a><span class="lineno"> 2059</span>&#160;</div><div class="line"><a name="l02060"></a><span class="lineno"> 2060</span>&#160;<span class="comment">/* Bits 1..0 : Analog detect configuration */</span></div><div class="line"><a name="l02061"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae38009f6bf02737a505c4b90208ccdbf"> 2061</a></span>&#160;<span class="preprocessor">#define LPCOMP_ANADETECT_ANADETECT_Pos (0UL) </span></div><div class="line"><a name="l02062"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aff5b12ab3a4699783343241be0c4d5b2"> 2062</a></span>&#160;<span class="preprocessor">#define LPCOMP_ANADETECT_ANADETECT_Msk (0x3UL &lt;&lt; LPCOMP_ANADETECT_ANADETECT_Pos) </span></div><div class="line"><a name="l02063"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4ddf2cd78f6677517bd2ed3555982310"> 2063</a></span>&#160;<span class="preprocessor">#define LPCOMP_ANADETECT_ANADETECT_Cross (0UL) </span></div><div class="line"><a name="l02064"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1aff6639c51f6900339b387615897177"> 2064</a></span>&#160;<span class="preprocessor">#define LPCOMP_ANADETECT_ANADETECT_Up (1UL) </span></div><div class="line"><a name="l02065"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab466a4c60a9e4d540793c409cbfe49c5"> 2065</a></span>&#160;<span class="preprocessor">#define LPCOMP_ANADETECT_ANADETECT_Down (2UL) </span></div><div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: LPCOMP_HYST */</span><span class="preprocessor"></span></div><div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;<span class="comment">/* Description: Comparator hysteresis enable */</span></div><div class="line"><a name="l02069"></a><span class="lineno"> 2069</span>&#160;</div><div class="line"><a name="l02070"></a><span class="lineno"> 2070</span>&#160;<span class="comment">/* Bit 0 : Comparator hysteresis enable */</span></div><div class="line"><a name="l02071"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3de8806e183f5afd6e6f1a81c81da252"> 2071</a></span>&#160;<span class="preprocessor">#define LPCOMP_HYST_HYST_Pos (0UL) </span></div><div class="line"><a name="l02072"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4e314063af971ba3917de849732497c7"> 2072</a></span>&#160;<span class="preprocessor">#define LPCOMP_HYST_HYST_Msk (0x1UL &lt;&lt; LPCOMP_HYST_HYST_Pos) </span></div><div class="line"><a name="l02073"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0d0bc6fa7714f2d7104c385bcebcc064"> 2073</a></span>&#160;<span class="preprocessor">#define LPCOMP_HYST_HYST_NoHyst (0UL) </span></div><div class="line"><a name="l02074"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a48bb8b1e33b5060817254cc1b37a6b1c"> 2074</a></span>&#160;<span class="preprocessor">#define LPCOMP_HYST_HYST_Hyst50mV (1UL) </span></div><div class="line"><a name="l02077"></a><span class="lineno"> 2077</span>&#160;<span class="preprocessor"></span><span class="comment">/* Peripheral: MWU */</span><span class="preprocessor"></span></div><div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160;<span class="comment">/* Description: Memory Watch Unit */</span></div><div class="line"><a name="l02079"></a><span class="lineno"> 2079</span>&#160;</div><div class="line"><a name="l02080"></a><span class="lineno"> 2080</span>&#160;<span class="comment">/* Register: MWU_INTEN */</span></div><div class="line"><a name="l02081"></a><span class="lineno"> 2081</span>&#160;<span class="comment">/* Description: Enable or disable interrupt */</span></div><div class="line"><a name="l02082"></a><span class="lineno"> 2082</span>&#160;</div><div class="line"><a name="l02083"></a><span class="lineno"> 2083</span>&#160;<span class="comment">/* Bit 27 : Enable or disable interrupt for PREGION[1].RA event */</span></div><div class="line"><a name="l02084"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9c5caf041c07df35ce569c87aeaa2d76"> 2084</a></span>&#160;<span class="preprocessor">#define MWU_INTEN_PREGION1RA_Pos (27UL) </span></div><div class="line"><a name="l02085"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0288055271aca7fa4c202042d84d6f2d"> 2085</a></span>&#160;<span class="preprocessor">#define MWU_INTEN_PREGION1RA_Msk (0x1UL &lt;&lt; MWU_INTEN_PREGION1RA_Pos) </span></div><div class="line"><a name="l02086"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a25b16acd2794d0c486667000d8e123ae"> 2086</a></span>&#160;<span class="preprocessor">#define MWU_INTEN_PREGION1RA_Disabled (0UL) </span></div><div class="line"><a name="l02087"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0f20e8273c86a9bb220f0a5bf268e1cf"> 2087</a></span>&#160;<span class="preprocessor">#define MWU_INTEN_PREGION1RA_Enabled (1UL) </span></div><div class="line"><a name="l02089"></a><span class="lineno"> 2089</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 26 : Enable or disable interrupt for PREGION[1].WA event */</span><span class="preprocessor"></span></div><div class="line"><a name="l02090"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae7047a31819cecb9fd9c6bc1e4580285"> 2090</a></span>&#160;<span class="preprocessor">#define MWU_INTEN_PREGION1WA_Pos (26UL) </span></div><div class="line"><a name="l02091"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab440e6208e0ba87982f610ce81f493eb"> 2091</a></span>&#160;<span class="preprocessor">#define MWU_INTEN_PREGION1WA_Msk (0x1UL &lt;&lt; MWU_INTEN_PREGION1WA_Pos) </span></div><div class="line"><a name="l02092"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab6752701a8392cb9386f680e406d7369"> 2092</a></span>&#160;<span class="preprocessor">#define MWU_INTEN_PREGION1WA_Disabled (0UL) </span></div><div class="line"><a name="l02093"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab9a45ab157c4d639b4cbd10df94935ba"> 2093</a></span>&#160;<span class="preprocessor">#define MWU_INTEN_PREGION1WA_Enabled (1UL) </span></div><div class="line"><a name="l02095"></a><span class="lineno"> 2095</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 25 : Enable or disable interrupt for PREGION[0].RA event */</span><span class="preprocessor"></span></div><div class="line"><a name="l02096"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4e6effd94fb9568d4de1f3acbffe45fc"> 2096</a></span>&#160;<span class="preprocessor">#define MWU_INTEN_PREGION0RA_Pos (25UL) </span></div><div class="line"><a name="l02097"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1e58f58364cc1d4552c09d88a3af8fdc"> 2097</a></span>&#160;<span class="preprocessor">#define MWU_INTEN_PREGION0RA_Msk (0x1UL &lt;&lt; MWU_INTEN_PREGION0RA_Pos) </span></div><div class="line"><a name="l02098"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8e632e4be158b8bbf2833aed5ffabacb"> 2098</a></span>&#160;<span class="preprocessor">#define MWU_INTEN_PREGION0RA_Disabled (0UL) </span></div><div class="line"><a name="l02099"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abcfd3654338e50e0f0ec7c81b360c852"> 2099</a></span>&#160;<span class="preprocessor">#define MWU_INTEN_PREGION0RA_Enabled (1UL) </span></div><div class="line"><a name="l02101"></a><span class="lineno"> 2101</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 24 : Enable or disable interrupt for PREGION[0].WA event */</span><span class="preprocessor"></span></div><div class="line"><a name="l02102"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aee1fd7044dbeaa9688c8b0351cf6584a"> 2102</a></span>&#160;<span class="preprocessor">#define MWU_INTEN_PREGION0WA_Pos (24UL) </span></div><div class="line"><a name="l02103"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0bca23561c940ab5fb9ff27aba66e034"> 2103</a></span>&#160;<span class="preprocessor">#define MWU_INTEN_PREGION0WA_Msk (0x1UL &lt;&lt; MWU_INTEN_PREGION0WA_Pos) </span></div><div class="line"><a name="l02104"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad5b4307a3bac157c4295a2d48a2377a7"> 2104</a></span>&#160;<span class="preprocessor">#define MWU_INTEN_PREGION0WA_Disabled (0UL) </span></div><div class="line"><a name="l02105"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac9ca4136a5ab63d68d775c4a14a80edc"> 2105</a></span>&#160;<span class="preprocessor">#define MWU_INTEN_PREGION0WA_Enabled (1UL) </span></div><div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 7 : Enable or disable interrupt for REGION[3].RA event */</span><span class="preprocessor"></span></div><div class="line"><a name="l02108"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a60322e5fde143af8e88dad309ef84f3a"> 2108</a></span>&#160;<span class="preprocessor">#define MWU_INTEN_REGION3RA_Pos (7UL) </span></div><div class="line"><a name="l02109"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa820e0d6e27f96df1e43cfcceddc57cb"> 2109</a></span>&#160;<span class="preprocessor">#define MWU_INTEN_REGION3RA_Msk (0x1UL &lt;&lt; MWU_INTEN_REGION3RA_Pos) </span></div><div class="line"><a name="l02110"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3c3dbd5330ed0fffaab94e33a6c18512"> 2110</a></span>&#160;<span class="preprocessor">#define MWU_INTEN_REGION3RA_Disabled (0UL) </span></div><div class="line"><a name="l02111"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa5fbb7fe25418f64e152eb04d5c6c545"> 2111</a></span>&#160;<span class="preprocessor">#define MWU_INTEN_REGION3RA_Enabled (1UL) </span></div><div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 6 : Enable or disable interrupt for REGION[3].WA event */</span><span class="preprocessor"></span></div><div class="line"><a name="l02114"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad627aabf762aa0d6b6c630886675a9d7"> 2114</a></span>&#160;<span class="preprocessor">#define MWU_INTEN_REGION3WA_Pos (6UL) </span></div><div class="line"><a name="l02115"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a84f80f98fe08331bbab661be7517b775"> 2115</a></span>&#160;<span class="preprocessor">#define MWU_INTEN_REGION3WA_Msk (0x1UL &lt;&lt; MWU_INTEN_REGION3WA_Pos) </span></div><div class="line"><a name="l02116"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9ca4118d6c8fed9ee2f358ce1a9e8abb"> 2116</a></span>&#160;<span class="preprocessor">#define MWU_INTEN_REGION3WA_Disabled (0UL) </span></div><div class="line"><a name="l02117"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a654c50d1564bc01c056524c8d52627ef"> 2117</a></span>&#160;<span class="preprocessor">#define MWU_INTEN_REGION3WA_Enabled (1UL) </span></div><div class="line"><a name="l02119"></a><span class="lineno"> 2119</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 5 : Enable or disable interrupt for REGION[2].RA event */</span><span class="preprocessor"></span></div><div class="line"><a name="l02120"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af7aca10fbea909c05b6197772f5ac42c"> 2120</a></span>&#160;<span class="preprocessor">#define MWU_INTEN_REGION2RA_Pos (5UL) </span></div><div class="line"><a name="l02121"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af4b428f9dd349e1a4fa371ae4f83aea2"> 2121</a></span>&#160;<span class="preprocessor">#define MWU_INTEN_REGION2RA_Msk (0x1UL &lt;&lt; MWU_INTEN_REGION2RA_Pos) </span></div><div class="line"><a name="l02122"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a21299ec327982c9f2af5d45a7d729922"> 2122</a></span>&#160;<span class="preprocessor">#define MWU_INTEN_REGION2RA_Disabled (0UL) </span></div><div class="line"><a name="l02123"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aba3eef00dae2fbe0e80081d0107da271"> 2123</a></span>&#160;<span class="preprocessor">#define MWU_INTEN_REGION2RA_Enabled (1UL) </span></div><div class="line"><a name="l02125"></a><span class="lineno"> 2125</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 4 : Enable or disable interrupt for REGION[2].WA event */</span><span class="preprocessor"></span></div><div class="line"><a name="l02126"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abcb9554510f52e8ced9ce20732d5477a"> 2126</a></span>&#160;<span class="preprocessor">#define MWU_INTEN_REGION2WA_Pos (4UL) </span></div><div class="line"><a name="l02127"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab32b1a1290e273e2273e7eb0fae3dccb"> 2127</a></span>&#160;<span class="preprocessor">#define MWU_INTEN_REGION2WA_Msk (0x1UL &lt;&lt; MWU_INTEN_REGION2WA_Pos) </span></div><div class="line"><a name="l02128"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a322ab5dc327e52115e27b67648a46870"> 2128</a></span>&#160;<span class="preprocessor">#define MWU_INTEN_REGION2WA_Disabled (0UL) </span></div><div class="line"><a name="l02129"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6fec52ce392823c96402d074104d97e6"> 2129</a></span>&#160;<span class="preprocessor">#define MWU_INTEN_REGION2WA_Enabled (1UL) </span></div><div class="line"><a name="l02131"></a><span class="lineno"> 2131</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 3 : Enable or disable interrupt for REGION[1].RA event */</span><span class="preprocessor"></span></div><div class="line"><a name="l02132"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0021b437c2e2437e67e5aa9fac74a0e0"> 2132</a></span>&#160;<span class="preprocessor">#define MWU_INTEN_REGION1RA_Pos (3UL) </span></div><div class="line"><a name="l02133"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a48ab239967c499f841d98262290b5455"> 2133</a></span>&#160;<span class="preprocessor">#define MWU_INTEN_REGION1RA_Msk (0x1UL &lt;&lt; MWU_INTEN_REGION1RA_Pos) </span></div><div class="line"><a name="l02134"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a936836f572f549cb50694a2ea6c7a951"> 2134</a></span>&#160;<span class="preprocessor">#define MWU_INTEN_REGION1RA_Disabled (0UL) </span></div><div class="line"><a name="l02135"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac3be32cbf499b67e9d725c203e2e06b4"> 2135</a></span>&#160;<span class="preprocessor">#define MWU_INTEN_REGION1RA_Enabled (1UL) </span></div><div class="line"><a name="l02137"></a><span class="lineno"> 2137</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Enable or disable interrupt for REGION[1].WA event */</span><span class="preprocessor"></span></div><div class="line"><a name="l02138"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a77e831129e99fd9002155fd0e8b39107"> 2138</a></span>&#160;<span class="preprocessor">#define MWU_INTEN_REGION1WA_Pos (2UL) </span></div><div class="line"><a name="l02139"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae83d144c499924209ae1ef08d75d6978"> 2139</a></span>&#160;<span class="preprocessor">#define MWU_INTEN_REGION1WA_Msk (0x1UL &lt;&lt; MWU_INTEN_REGION1WA_Pos) </span></div><div class="line"><a name="l02140"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa263b18f1390542ede4459ad1332c216"> 2140</a></span>&#160;<span class="preprocessor">#define MWU_INTEN_REGION1WA_Disabled (0UL) </span></div><div class="line"><a name="l02141"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac3ee8d4e35a7dbb94eb5753221415a6d"> 2141</a></span>&#160;<span class="preprocessor">#define MWU_INTEN_REGION1WA_Enabled (1UL) </span></div><div class="line"><a name="l02143"></a><span class="lineno"> 2143</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Enable or disable interrupt for REGION[0].RA event */</span><span class="preprocessor"></span></div><div class="line"><a name="l02144"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aaccdf28eceb656d51b95c300fe7548f1"> 2144</a></span>&#160;<span class="preprocessor">#define MWU_INTEN_REGION0RA_Pos (1UL) </span></div><div class="line"><a name="l02145"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa219c47f51da1d737ea9e8f92db85c3e"> 2145</a></span>&#160;<span class="preprocessor">#define MWU_INTEN_REGION0RA_Msk (0x1UL &lt;&lt; MWU_INTEN_REGION0RA_Pos) </span></div><div class="line"><a name="l02146"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7e60d7271927743f158dfc3ee51d97ae"> 2146</a></span>&#160;<span class="preprocessor">#define MWU_INTEN_REGION0RA_Disabled (0UL) </span></div><div class="line"><a name="l02147"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a93e3b4fb691bdbec49e0e076003fc0b1"> 2147</a></span>&#160;<span class="preprocessor">#define MWU_INTEN_REGION0RA_Enabled (1UL) </span></div><div class="line"><a name="l02149"></a><span class="lineno"> 2149</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Enable or disable interrupt for REGION[0].WA event */</span><span class="preprocessor"></span></div><div class="line"><a name="l02150"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ada63179281a0a3c1f8f12fd2fdba3653"> 2150</a></span>&#160;<span class="preprocessor">#define MWU_INTEN_REGION0WA_Pos (0UL) </span></div><div class="line"><a name="l02151"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa7ec99b6dfd463765a1c6d36396e5947"> 2151</a></span>&#160;<span class="preprocessor">#define MWU_INTEN_REGION0WA_Msk (0x1UL &lt;&lt; MWU_INTEN_REGION0WA_Pos) </span></div><div class="line"><a name="l02152"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad07db8a8b956472d9c11beb9424058bd"> 2152</a></span>&#160;<span class="preprocessor">#define MWU_INTEN_REGION0WA_Disabled (0UL) </span></div><div class="line"><a name="l02153"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a581e3d3fe5310d3d766803b98e93978b"> 2153</a></span>&#160;<span class="preprocessor">#define MWU_INTEN_REGION0WA_Enabled (1UL) </span></div><div class="line"><a name="l02155"></a><span class="lineno"> 2155</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: MWU_INTENSET */</span><span class="preprocessor"></span></div><div class="line"><a name="l02156"></a><span class="lineno"> 2156</span>&#160;<span class="comment">/* Description: Enable interrupt */</span></div><div class="line"><a name="l02157"></a><span class="lineno"> 2157</span>&#160;</div><div class="line"><a name="l02158"></a><span class="lineno"> 2158</span>&#160;<span class="comment">/* Bit 27 : Write &#39;1&#39; to Enable interrupt for PREGION[1].RA event */</span></div><div class="line"><a name="l02159"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af1828060dffbe924e3a5cbdface3cdac"> 2159</a></span>&#160;<span class="preprocessor">#define MWU_INTENSET_PREGION1RA_Pos (27UL) </span></div><div class="line"><a name="l02160"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa2e2b53dc4a7c21f683ba9da3193c30b"> 2160</a></span>&#160;<span class="preprocessor">#define MWU_INTENSET_PREGION1RA_Msk (0x1UL &lt;&lt; MWU_INTENSET_PREGION1RA_Pos) </span></div><div class="line"><a name="l02161"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa3366210419ab2efb23a6a85e9e2751f"> 2161</a></span>&#160;<span class="preprocessor">#define MWU_INTENSET_PREGION1RA_Disabled (0UL) </span></div><div class="line"><a name="l02162"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1c4d80cd6590c3f21a3d51c51378d48b"> 2162</a></span>&#160;<span class="preprocessor">#define MWU_INTENSET_PREGION1RA_Enabled (1UL) </span></div><div class="line"><a name="l02163"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab0ee984faee97ba34c086608c8c1921a"> 2163</a></span>&#160;<span class="preprocessor">#define MWU_INTENSET_PREGION1RA_Set (1UL) </span></div><div class="line"><a name="l02165"></a><span class="lineno"> 2165</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 26 : Write &#39;1&#39; to Enable interrupt for PREGION[1].WA event */</span><span class="preprocessor"></span></div><div class="line"><a name="l02166"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abb346854c057e871c14d14a8847fc9da"> 2166</a></span>&#160;<span class="preprocessor">#define MWU_INTENSET_PREGION1WA_Pos (26UL) </span></div><div class="line"><a name="l02167"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa2b15e1f5099e93c3a778408704ee475"> 2167</a></span>&#160;<span class="preprocessor">#define MWU_INTENSET_PREGION1WA_Msk (0x1UL &lt;&lt; MWU_INTENSET_PREGION1WA_Pos) </span></div><div class="line"><a name="l02168"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2184f5745275455258ff136005524346"> 2168</a></span>&#160;<span class="preprocessor">#define MWU_INTENSET_PREGION1WA_Disabled (0UL) </span></div><div class="line"><a name="l02169"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2162d64143fbc96d6bc247155319467d"> 2169</a></span>&#160;<span class="preprocessor">#define MWU_INTENSET_PREGION1WA_Enabled (1UL) </span></div><div class="line"><a name="l02170"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#add29d1a0140190b6bd37198c2023e91f"> 2170</a></span>&#160;<span class="preprocessor">#define MWU_INTENSET_PREGION1WA_Set (1UL) </span></div><div class="line"><a name="l02172"></a><span class="lineno"> 2172</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 25 : Write &#39;1&#39; to Enable interrupt for PREGION[0].RA event */</span><span class="preprocessor"></span></div><div class="line"><a name="l02173"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab3abd30383e2866b3689885cde350949"> 2173</a></span>&#160;<span class="preprocessor">#define MWU_INTENSET_PREGION0RA_Pos (25UL) </span></div><div class="line"><a name="l02174"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aaa7b8b0464433e73e63d147bb3d9969a"> 2174</a></span>&#160;<span class="preprocessor">#define MWU_INTENSET_PREGION0RA_Msk (0x1UL &lt;&lt; MWU_INTENSET_PREGION0RA_Pos) </span></div><div class="line"><a name="l02175"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa30d3085fc61ff5c56200aa7b94dac25"> 2175</a></span>&#160;<span class="preprocessor">#define MWU_INTENSET_PREGION0RA_Disabled (0UL) </span></div><div class="line"><a name="l02176"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1c2c36e0d4c80727a7970170c2113d28"> 2176</a></span>&#160;<span class="preprocessor">#define MWU_INTENSET_PREGION0RA_Enabled (1UL) </span></div><div class="line"><a name="l02177"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae72c2db616f842385b8e6accc5f54125"> 2177</a></span>&#160;<span class="preprocessor">#define MWU_INTENSET_PREGION0RA_Set (1UL) </span></div><div class="line"><a name="l02179"></a><span class="lineno"> 2179</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 24 : Write &#39;1&#39; to Enable interrupt for PREGION[0].WA event */</span><span class="preprocessor"></span></div><div class="line"><a name="l02180"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a285b18dbabca757999fd98434e4c8226"> 2180</a></span>&#160;<span class="preprocessor">#define MWU_INTENSET_PREGION0WA_Pos (24UL) </span></div><div class="line"><a name="l02181"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9ad5b04bf222da7a96d102c8bebd4298"> 2181</a></span>&#160;<span class="preprocessor">#define MWU_INTENSET_PREGION0WA_Msk (0x1UL &lt;&lt; MWU_INTENSET_PREGION0WA_Pos) </span></div><div class="line"><a name="l02182"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a37f91da7a176fc1b5d87c893334b84e2"> 2182</a></span>&#160;<span class="preprocessor">#define MWU_INTENSET_PREGION0WA_Disabled (0UL) </span></div><div class="line"><a name="l02183"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aed52e16c62b4ff48e694b35fcdf3285a"> 2183</a></span>&#160;<span class="preprocessor">#define MWU_INTENSET_PREGION0WA_Enabled (1UL) </span></div><div class="line"><a name="l02184"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af8d18d1a2262e961121078e2cf8f03f9"> 2184</a></span>&#160;<span class="preprocessor">#define MWU_INTENSET_PREGION0WA_Set (1UL) </span></div><div class="line"><a name="l02186"></a><span class="lineno"> 2186</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 7 : Write &#39;1&#39; to Enable interrupt for REGION[3].RA event */</span><span class="preprocessor"></span></div><div class="line"><a name="l02187"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a75d373a93fb9a7d2523529c8488d7dd3"> 2187</a></span>&#160;<span class="preprocessor">#define MWU_INTENSET_REGION3RA_Pos (7UL) </span></div><div class="line"><a name="l02188"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9d380c0117c8f7c2990d8ff857487396"> 2188</a></span>&#160;<span class="preprocessor">#define MWU_INTENSET_REGION3RA_Msk (0x1UL &lt;&lt; MWU_INTENSET_REGION3RA_Pos) </span></div><div class="line"><a name="l02189"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8d1dfcabe394d02652e618b97398c31c"> 2189</a></span>&#160;<span class="preprocessor">#define MWU_INTENSET_REGION3RA_Disabled (0UL) </span></div><div class="line"><a name="l02190"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a888d7028d963f59628b15a4b7ae17196"> 2190</a></span>&#160;<span class="preprocessor">#define MWU_INTENSET_REGION3RA_Enabled (1UL) </span></div><div class="line"><a name="l02191"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1a0ad31b400c55e44351d929e8286cc3"> 2191</a></span>&#160;<span class="preprocessor">#define MWU_INTENSET_REGION3RA_Set (1UL) </span></div><div class="line"><a name="l02193"></a><span class="lineno"> 2193</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 6 : Write &#39;1&#39; to Enable interrupt for REGION[3].WA event */</span><span class="preprocessor"></span></div><div class="line"><a name="l02194"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a034e38c370367a6f89d7f21b77b5ef81"> 2194</a></span>&#160;<span class="preprocessor">#define MWU_INTENSET_REGION3WA_Pos (6UL) </span></div><div class="line"><a name="l02195"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa5a81efa3881fc30aa859b94f47bd851"> 2195</a></span>&#160;<span class="preprocessor">#define MWU_INTENSET_REGION3WA_Msk (0x1UL &lt;&lt; MWU_INTENSET_REGION3WA_Pos) </span></div><div class="line"><a name="l02196"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2b0fa206d6e9ff3087b816cae8e6572e"> 2196</a></span>&#160;<span class="preprocessor">#define MWU_INTENSET_REGION3WA_Disabled (0UL) </span></div><div class="line"><a name="l02197"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3b82cff22dd31654585caca0c02f9300"> 2197</a></span>&#160;<span class="preprocessor">#define MWU_INTENSET_REGION3WA_Enabled (1UL) </span></div><div class="line"><a name="l02198"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a179f384f812d394b9165982e8d46d89a"> 2198</a></span>&#160;<span class="preprocessor">#define MWU_INTENSET_REGION3WA_Set (1UL) </span></div><div class="line"><a name="l02200"></a><span class="lineno"> 2200</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 5 : Write &#39;1&#39; to Enable interrupt for REGION[2].RA event */</span><span class="preprocessor"></span></div><div class="line"><a name="l02201"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab978e98dda17f4e3f72f9e5c6eaab019"> 2201</a></span>&#160;<span class="preprocessor">#define MWU_INTENSET_REGION2RA_Pos (5UL) </span></div><div class="line"><a name="l02202"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a188803ea0c85b5d031d5d70e70686f60"> 2202</a></span>&#160;<span class="preprocessor">#define MWU_INTENSET_REGION2RA_Msk (0x1UL &lt;&lt; MWU_INTENSET_REGION2RA_Pos) </span></div><div class="line"><a name="l02203"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1a151701e91d596860deb955c5a383ac"> 2203</a></span>&#160;<span class="preprocessor">#define MWU_INTENSET_REGION2RA_Disabled (0UL) </span></div><div class="line"><a name="l02204"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aaa87a034d0f38668bd6d9921b93c4b13"> 2204</a></span>&#160;<span class="preprocessor">#define MWU_INTENSET_REGION2RA_Enabled (1UL) </span></div><div class="line"><a name="l02205"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aea00875d39be0182ee48574374407361"> 2205</a></span>&#160;<span class="preprocessor">#define MWU_INTENSET_REGION2RA_Set (1UL) </span></div><div class="line"><a name="l02207"></a><span class="lineno"> 2207</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 4 : Write &#39;1&#39; to Enable interrupt for REGION[2].WA event */</span><span class="preprocessor"></span></div><div class="line"><a name="l02208"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a45eef2a2d1fff249dff315ea6cb76616"> 2208</a></span>&#160;<span class="preprocessor">#define MWU_INTENSET_REGION2WA_Pos (4UL) </span></div><div class="line"><a name="l02209"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af90e373bea19f16a5923925fc5440ce5"> 2209</a></span>&#160;<span class="preprocessor">#define MWU_INTENSET_REGION2WA_Msk (0x1UL &lt;&lt; MWU_INTENSET_REGION2WA_Pos) </span></div><div class="line"><a name="l02210"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6a71147eb8b36b946711859920fd7f5a"> 2210</a></span>&#160;<span class="preprocessor">#define MWU_INTENSET_REGION2WA_Disabled (0UL) </span></div><div class="line"><a name="l02211"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a36dc9cba5747e12f4673edcd706feee6"> 2211</a></span>&#160;<span class="preprocessor">#define MWU_INTENSET_REGION2WA_Enabled (1UL) </span></div><div class="line"><a name="l02212"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac25dc1c33b71c9c6597fbd0b2f3f74a0"> 2212</a></span>&#160;<span class="preprocessor">#define MWU_INTENSET_REGION2WA_Set (1UL) </span></div><div class="line"><a name="l02214"></a><span class="lineno"> 2214</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 3 : Write &#39;1&#39; to Enable interrupt for REGION[1].RA event */</span><span class="preprocessor"></span></div><div class="line"><a name="l02215"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac0dc756c15b5189610e58e592ee2ae49"> 2215</a></span>&#160;<span class="preprocessor">#define MWU_INTENSET_REGION1RA_Pos (3UL) </span></div><div class="line"><a name="l02216"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa22fc6398ea7c879344e71c015a0e8db"> 2216</a></span>&#160;<span class="preprocessor">#define MWU_INTENSET_REGION1RA_Msk (0x1UL &lt;&lt; MWU_INTENSET_REGION1RA_Pos) </span></div><div class="line"><a name="l02217"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a263b5c00ffe3f1be3ea51e122f385dae"> 2217</a></span>&#160;<span class="preprocessor">#define MWU_INTENSET_REGION1RA_Disabled (0UL) </span></div><div class="line"><a name="l02218"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1c6c4a903a90fc20324e1c2d5dd13a96"> 2218</a></span>&#160;<span class="preprocessor">#define MWU_INTENSET_REGION1RA_Enabled (1UL) </span></div><div class="line"><a name="l02219"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac7e7b9cd6c3953185d129fe14e48e511"> 2219</a></span>&#160;<span class="preprocessor">#define MWU_INTENSET_REGION1RA_Set (1UL) </span></div><div class="line"><a name="l02221"></a><span class="lineno"> 2221</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Write &#39;1&#39; to Enable interrupt for REGION[1].WA event */</span><span class="preprocessor"></span></div><div class="line"><a name="l02222"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a94ae9a3dff758ad70596d567931881a8"> 2222</a></span>&#160;<span class="preprocessor">#define MWU_INTENSET_REGION1WA_Pos (2UL) </span></div><div class="line"><a name="l02223"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a29df0b049b034702c55f36505ccbc81f"> 2223</a></span>&#160;<span class="preprocessor">#define MWU_INTENSET_REGION1WA_Msk (0x1UL &lt;&lt; MWU_INTENSET_REGION1WA_Pos) </span></div><div class="line"><a name="l02224"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4a5af2c428ee3475dc1cf36ba39be9f6"> 2224</a></span>&#160;<span class="preprocessor">#define MWU_INTENSET_REGION1WA_Disabled (0UL) </span></div><div class="line"><a name="l02225"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a21468a3fe17b7a0bd99b92d71eb5c6a7"> 2225</a></span>&#160;<span class="preprocessor">#define MWU_INTENSET_REGION1WA_Enabled (1UL) </span></div><div class="line"><a name="l02226"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9d5e54f9863e5e11cdf546c8b13e01d6"> 2226</a></span>&#160;<span class="preprocessor">#define MWU_INTENSET_REGION1WA_Set (1UL) </span></div><div class="line"><a name="l02228"></a><span class="lineno"> 2228</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Write &#39;1&#39; to Enable interrupt for REGION[0].RA event */</span><span class="preprocessor"></span></div><div class="line"><a name="l02229"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a16f178c4947e0c7b0fd13bd244a73afd"> 2229</a></span>&#160;<span class="preprocessor">#define MWU_INTENSET_REGION0RA_Pos (1UL) </span></div><div class="line"><a name="l02230"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aadd32ce0ed6ef9001ee1279a53b7998c"> 2230</a></span>&#160;<span class="preprocessor">#define MWU_INTENSET_REGION0RA_Msk (0x1UL &lt;&lt; MWU_INTENSET_REGION0RA_Pos) </span></div><div class="line"><a name="l02231"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af861fd2a523a7d43781e507afd4355b1"> 2231</a></span>&#160;<span class="preprocessor">#define MWU_INTENSET_REGION0RA_Disabled (0UL) </span></div><div class="line"><a name="l02232"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a00aaa29a9ba154fd5ef89ddcb027bf01"> 2232</a></span>&#160;<span class="preprocessor">#define MWU_INTENSET_REGION0RA_Enabled (1UL) </span></div><div class="line"><a name="l02233"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7c9614c3bc2944a2c166fc1a402f0b11"> 2233</a></span>&#160;<span class="preprocessor">#define MWU_INTENSET_REGION0RA_Set (1UL) </span></div><div class="line"><a name="l02235"></a><span class="lineno"> 2235</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Write &#39;1&#39; to Enable interrupt for REGION[0].WA event */</span><span class="preprocessor"></span></div><div class="line"><a name="l02236"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a12832311e8ecd56d054818bfe8acfe6e"> 2236</a></span>&#160;<span class="preprocessor">#define MWU_INTENSET_REGION0WA_Pos (0UL) </span></div><div class="line"><a name="l02237"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aace93c7d2286fbc32075452c03db5384"> 2237</a></span>&#160;<span class="preprocessor">#define MWU_INTENSET_REGION0WA_Msk (0x1UL &lt;&lt; MWU_INTENSET_REGION0WA_Pos) </span></div><div class="line"><a name="l02238"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa2f7990596c18c99036cdeec0c8897ee"> 2238</a></span>&#160;<span class="preprocessor">#define MWU_INTENSET_REGION0WA_Disabled (0UL) </span></div><div class="line"><a name="l02239"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a60cee9feb67b4061e9b36c33855cd5d6"> 2239</a></span>&#160;<span class="preprocessor">#define MWU_INTENSET_REGION0WA_Enabled (1UL) </span></div><div class="line"><a name="l02240"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acadac6db420d0df10f4c7d026915b499"> 2240</a></span>&#160;<span class="preprocessor">#define MWU_INTENSET_REGION0WA_Set (1UL) </span></div><div class="line"><a name="l02242"></a><span class="lineno"> 2242</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: MWU_INTENCLR */</span><span class="preprocessor"></span></div><div class="line"><a name="l02243"></a><span class="lineno"> 2243</span>&#160;<span class="comment">/* Description: Disable interrupt */</span></div><div class="line"><a name="l02244"></a><span class="lineno"> 2244</span>&#160;</div><div class="line"><a name="l02245"></a><span class="lineno"> 2245</span>&#160;<span class="comment">/* Bit 27 : Write &#39;1&#39; to Disable interrupt for PREGION[1].RA event */</span></div><div class="line"><a name="l02246"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0054eb48f563f4aa6de0bfbbcc0ad663"> 2246</a></span>&#160;<span class="preprocessor">#define MWU_INTENCLR_PREGION1RA_Pos (27UL) </span></div><div class="line"><a name="l02247"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a85a279463949b618bbc99254c939ace1"> 2247</a></span>&#160;<span class="preprocessor">#define MWU_INTENCLR_PREGION1RA_Msk (0x1UL &lt;&lt; MWU_INTENCLR_PREGION1RA_Pos) </span></div><div class="line"><a name="l02248"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1861c5a7c047820749288b04018bb577"> 2248</a></span>&#160;<span class="preprocessor">#define MWU_INTENCLR_PREGION1RA_Disabled (0UL) </span></div><div class="line"><a name="l02249"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7eefcdaa874e634eab98655937085847"> 2249</a></span>&#160;<span class="preprocessor">#define MWU_INTENCLR_PREGION1RA_Enabled (1UL) </span></div><div class="line"><a name="l02250"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aceda8d9383dcd7935632230093e49364"> 2250</a></span>&#160;<span class="preprocessor">#define MWU_INTENCLR_PREGION1RA_Clear (1UL) </span></div><div class="line"><a name="l02252"></a><span class="lineno"> 2252</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 26 : Write &#39;1&#39; to Disable interrupt for PREGION[1].WA event */</span><span class="preprocessor"></span></div><div class="line"><a name="l02253"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abd75c4bdbe19396bd210fb507c1a53e4"> 2253</a></span>&#160;<span class="preprocessor">#define MWU_INTENCLR_PREGION1WA_Pos (26UL) </span></div><div class="line"><a name="l02254"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa2a9f8c2f7cd306fbe8b6d905e9056d7"> 2254</a></span>&#160;<span class="preprocessor">#define MWU_INTENCLR_PREGION1WA_Msk (0x1UL &lt;&lt; MWU_INTENCLR_PREGION1WA_Pos) </span></div><div class="line"><a name="l02255"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a50975a5628e18d218e10450cd84f63f6"> 2255</a></span>&#160;<span class="preprocessor">#define MWU_INTENCLR_PREGION1WA_Disabled (0UL) </span></div><div class="line"><a name="l02256"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9f072e8a578149a8bff5e5fa6d387ad5"> 2256</a></span>&#160;<span class="preprocessor">#define MWU_INTENCLR_PREGION1WA_Enabled (1UL) </span></div><div class="line"><a name="l02257"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a29860f7a848bb0f61860209f31042392"> 2257</a></span>&#160;<span class="preprocessor">#define MWU_INTENCLR_PREGION1WA_Clear (1UL) </span></div><div class="line"><a name="l02259"></a><span class="lineno"> 2259</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 25 : Write &#39;1&#39; to Disable interrupt for PREGION[0].RA event */</span><span class="preprocessor"></span></div><div class="line"><a name="l02260"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a02e520e2be6d762868b2508a77562791"> 2260</a></span>&#160;<span class="preprocessor">#define MWU_INTENCLR_PREGION0RA_Pos (25UL) </span></div><div class="line"><a name="l02261"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac7ef7d79134d3b81f171428841224751"> 2261</a></span>&#160;<span class="preprocessor">#define MWU_INTENCLR_PREGION0RA_Msk (0x1UL &lt;&lt; MWU_INTENCLR_PREGION0RA_Pos) </span></div><div class="line"><a name="l02262"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0112ad88d4f1b3e7495feba0b0dd3116"> 2262</a></span>&#160;<span class="preprocessor">#define MWU_INTENCLR_PREGION0RA_Disabled (0UL) </span></div><div class="line"><a name="l02263"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8e0141b1c19edc362577769debf98ef2"> 2263</a></span>&#160;<span class="preprocessor">#define MWU_INTENCLR_PREGION0RA_Enabled (1UL) </span></div><div class="line"><a name="l02264"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab83d32bb83e3a3d689dfdc64c8f63ddc"> 2264</a></span>&#160;<span class="preprocessor">#define MWU_INTENCLR_PREGION0RA_Clear (1UL) </span></div><div class="line"><a name="l02266"></a><span class="lineno"> 2266</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 24 : Write &#39;1&#39; to Disable interrupt for PREGION[0].WA event */</span><span class="preprocessor"></span></div><div class="line"><a name="l02267"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5cee9a09b651ec612a62d3f3df31d252"> 2267</a></span>&#160;<span class="preprocessor">#define MWU_INTENCLR_PREGION0WA_Pos (24UL) </span></div><div class="line"><a name="l02268"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2e1bbf228f109aa313ad41b9d840606c"> 2268</a></span>&#160;<span class="preprocessor">#define MWU_INTENCLR_PREGION0WA_Msk (0x1UL &lt;&lt; MWU_INTENCLR_PREGION0WA_Pos) </span></div><div class="line"><a name="l02269"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae83fc3ca2bd222b98d5249b3e4ce5850"> 2269</a></span>&#160;<span class="preprocessor">#define MWU_INTENCLR_PREGION0WA_Disabled (0UL) </span></div><div class="line"><a name="l02270"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab91b60fba9663edee7ea39505dc1e3ad"> 2270</a></span>&#160;<span class="preprocessor">#define MWU_INTENCLR_PREGION0WA_Enabled (1UL) </span></div><div class="line"><a name="l02271"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6b79afa0bffed12bd5d90dbce2141aeb"> 2271</a></span>&#160;<span class="preprocessor">#define MWU_INTENCLR_PREGION0WA_Clear (1UL) </span></div><div class="line"><a name="l02273"></a><span class="lineno"> 2273</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 7 : Write &#39;1&#39; to Disable interrupt for REGION[3].RA event */</span><span class="preprocessor"></span></div><div class="line"><a name="l02274"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a320d72d29a633db54200514e4c0a6268"> 2274</a></span>&#160;<span class="preprocessor">#define MWU_INTENCLR_REGION3RA_Pos (7UL) </span></div><div class="line"><a name="l02275"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1e4df89b3e6acced1f629a387a7800b4"> 2275</a></span>&#160;<span class="preprocessor">#define MWU_INTENCLR_REGION3RA_Msk (0x1UL &lt;&lt; MWU_INTENCLR_REGION3RA_Pos) </span></div><div class="line"><a name="l02276"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0f8f0c0e6a9127b4b25967de9830370d"> 2276</a></span>&#160;<span class="preprocessor">#define MWU_INTENCLR_REGION3RA_Disabled (0UL) </span></div><div class="line"><a name="l02277"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1a7b8811c92da4059dd1c684acebe31a"> 2277</a></span>&#160;<span class="preprocessor">#define MWU_INTENCLR_REGION3RA_Enabled (1UL) </span></div><div class="line"><a name="l02278"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af2795a9a7a43e7e25f624101d967e7b4"> 2278</a></span>&#160;<span class="preprocessor">#define MWU_INTENCLR_REGION3RA_Clear (1UL) </span></div><div class="line"><a name="l02280"></a><span class="lineno"> 2280</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 6 : Write &#39;1&#39; to Disable interrupt for REGION[3].WA event */</span><span class="preprocessor"></span></div><div class="line"><a name="l02281"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af51d414bd60c684eb52af48e4fe33cb5"> 2281</a></span>&#160;<span class="preprocessor">#define MWU_INTENCLR_REGION3WA_Pos (6UL) </span></div><div class="line"><a name="l02282"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a357cf668cd6221b25143a89a4d79a872"> 2282</a></span>&#160;<span class="preprocessor">#define MWU_INTENCLR_REGION3WA_Msk (0x1UL &lt;&lt; MWU_INTENCLR_REGION3WA_Pos) </span></div><div class="line"><a name="l02283"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6d70696c35d55d1e53daba12daddfeef"> 2283</a></span>&#160;<span class="preprocessor">#define MWU_INTENCLR_REGION3WA_Disabled (0UL) </span></div><div class="line"><a name="l02284"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acda5b61f9f06d494e7180503284844c6"> 2284</a></span>&#160;<span class="preprocessor">#define MWU_INTENCLR_REGION3WA_Enabled (1UL) </span></div><div class="line"><a name="l02285"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab712c27a22da596b2b07a99c6f56c1cd"> 2285</a></span>&#160;<span class="preprocessor">#define MWU_INTENCLR_REGION3WA_Clear (1UL) </span></div><div class="line"><a name="l02287"></a><span class="lineno"> 2287</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 5 : Write &#39;1&#39; to Disable interrupt for REGION[2].RA event */</span><span class="preprocessor"></span></div><div class="line"><a name="l02288"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acc51682a2e277ca10ae8d84bb52ffd47"> 2288</a></span>&#160;<span class="preprocessor">#define MWU_INTENCLR_REGION2RA_Pos (5UL) </span></div><div class="line"><a name="l02289"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0d56b2479d53ea3dd0412e18cb7e9f20"> 2289</a></span>&#160;<span class="preprocessor">#define MWU_INTENCLR_REGION2RA_Msk (0x1UL &lt;&lt; MWU_INTENCLR_REGION2RA_Pos) </span></div><div class="line"><a name="l02290"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae59df11d9ca18bdba91e29202c95c2f8"> 2290</a></span>&#160;<span class="preprocessor">#define MWU_INTENCLR_REGION2RA_Disabled (0UL) </span></div><div class="line"><a name="l02291"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1f54907769b524a053b4d6f7a011a3dc"> 2291</a></span>&#160;<span class="preprocessor">#define MWU_INTENCLR_REGION2RA_Enabled (1UL) </span></div><div class="line"><a name="l02292"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4dda0fc93c419e825505b2b91bd5a2f2"> 2292</a></span>&#160;<span class="preprocessor">#define MWU_INTENCLR_REGION2RA_Clear (1UL) </span></div><div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 4 : Write &#39;1&#39; to Disable interrupt for REGION[2].WA event */</span><span class="preprocessor"></span></div><div class="line"><a name="l02295"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0c1594f586f9f6f72e1e47cea4323bd8"> 2295</a></span>&#160;<span class="preprocessor">#define MWU_INTENCLR_REGION2WA_Pos (4UL) </span></div><div class="line"><a name="l02296"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adf1b54a5cfc8d011979a05eb1e467b56"> 2296</a></span>&#160;<span class="preprocessor">#define MWU_INTENCLR_REGION2WA_Msk (0x1UL &lt;&lt; MWU_INTENCLR_REGION2WA_Pos) </span></div><div class="line"><a name="l02297"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af88a5e9055c6a276719ba848cc1e9ee3"> 2297</a></span>&#160;<span class="preprocessor">#define MWU_INTENCLR_REGION2WA_Disabled (0UL) </span></div><div class="line"><a name="l02298"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1cfe7d8917cb686dada6754629b8acd6"> 2298</a></span>&#160;<span class="preprocessor">#define MWU_INTENCLR_REGION2WA_Enabled (1UL) </span></div><div class="line"><a name="l02299"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a13ae0cb4c5bad9a8878491b0a6cf3dc6"> 2299</a></span>&#160;<span class="preprocessor">#define MWU_INTENCLR_REGION2WA_Clear (1UL) </span></div><div class="line"><a name="l02301"></a><span class="lineno"> 2301</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 3 : Write &#39;1&#39; to Disable interrupt for REGION[1].RA event */</span><span class="preprocessor"></span></div><div class="line"><a name="l02302"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae25b74fb6e0077d4b8b5d34014a2bfcd"> 2302</a></span>&#160;<span class="preprocessor">#define MWU_INTENCLR_REGION1RA_Pos (3UL) </span></div><div class="line"><a name="l02303"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa4182b7caecab2005bf92001e01928ce"> 2303</a></span>&#160;<span class="preprocessor">#define MWU_INTENCLR_REGION1RA_Msk (0x1UL &lt;&lt; MWU_INTENCLR_REGION1RA_Pos) </span></div><div class="line"><a name="l02304"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a27efd970905a0d51a0ab70f3adf81f81"> 2304</a></span>&#160;<span class="preprocessor">#define MWU_INTENCLR_REGION1RA_Disabled (0UL) </span></div><div class="line"><a name="l02305"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac31dac4e70bdbbb4433ebbc691efb811"> 2305</a></span>&#160;<span class="preprocessor">#define MWU_INTENCLR_REGION1RA_Enabled (1UL) </span></div><div class="line"><a name="l02306"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af7dcca787279c0449ac0b4ba3ed1edb4"> 2306</a></span>&#160;<span class="preprocessor">#define MWU_INTENCLR_REGION1RA_Clear (1UL) </span></div><div class="line"><a name="l02308"></a><span class="lineno"> 2308</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Write &#39;1&#39; to Disable interrupt for REGION[1].WA event */</span><span class="preprocessor"></span></div><div class="line"><a name="l02309"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abe8c5d6d599e9f76974bcc33cc8de027"> 2309</a></span>&#160;<span class="preprocessor">#define MWU_INTENCLR_REGION1WA_Pos (2UL) </span></div><div class="line"><a name="l02310"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adb3c3248bc9293a7c7900bacc1e393a6"> 2310</a></span>&#160;<span class="preprocessor">#define MWU_INTENCLR_REGION1WA_Msk (0x1UL &lt;&lt; MWU_INTENCLR_REGION1WA_Pos) </span></div><div class="line"><a name="l02311"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5c950bbd674667bd1e609afefe5973ce"> 2311</a></span>&#160;<span class="preprocessor">#define MWU_INTENCLR_REGION1WA_Disabled (0UL) </span></div><div class="line"><a name="l02312"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a078a5bfea37260ba1ce3330f02ff8074"> 2312</a></span>&#160;<span class="preprocessor">#define MWU_INTENCLR_REGION1WA_Enabled (1UL) </span></div><div class="line"><a name="l02313"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8e945290a5c230da093527255068739f"> 2313</a></span>&#160;<span class="preprocessor">#define MWU_INTENCLR_REGION1WA_Clear (1UL) </span></div><div class="line"><a name="l02315"></a><span class="lineno"> 2315</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Write &#39;1&#39; to Disable interrupt for REGION[0].RA event */</span><span class="preprocessor"></span></div><div class="line"><a name="l02316"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0d43192d4a1f656ccc186a0545e48b96"> 2316</a></span>&#160;<span class="preprocessor">#define MWU_INTENCLR_REGION0RA_Pos (1UL) </span></div><div class="line"><a name="l02317"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ada63270ad0c53018271bbc677d62909a"> 2317</a></span>&#160;<span class="preprocessor">#define MWU_INTENCLR_REGION0RA_Msk (0x1UL &lt;&lt; MWU_INTENCLR_REGION0RA_Pos) </span></div><div class="line"><a name="l02318"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3542872a85183c0eda6ebdd7dbee7c48"> 2318</a></span>&#160;<span class="preprocessor">#define MWU_INTENCLR_REGION0RA_Disabled (0UL) </span></div><div class="line"><a name="l02319"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac8acaf13c5e2c21592f517d86ec77d64"> 2319</a></span>&#160;<span class="preprocessor">#define MWU_INTENCLR_REGION0RA_Enabled (1UL) </span></div><div class="line"><a name="l02320"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1e890ae58940c79bd5f9a23af5003688"> 2320</a></span>&#160;<span class="preprocessor">#define MWU_INTENCLR_REGION0RA_Clear (1UL) </span></div><div class="line"><a name="l02322"></a><span class="lineno"> 2322</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Write &#39;1&#39; to Disable interrupt for REGION[0].WA event */</span><span class="preprocessor"></span></div><div class="line"><a name="l02323"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5a9a84cca53ce2e5c626f88dd9ffaee7"> 2323</a></span>&#160;<span class="preprocessor">#define MWU_INTENCLR_REGION0WA_Pos (0UL) </span></div><div class="line"><a name="l02324"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3615af61372c26a52785c3b587798224"> 2324</a></span>&#160;<span class="preprocessor">#define MWU_INTENCLR_REGION0WA_Msk (0x1UL &lt;&lt; MWU_INTENCLR_REGION0WA_Pos) </span></div><div class="line"><a name="l02325"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a26abc6d06f654bb3e46e9e714c57ec92"> 2325</a></span>&#160;<span class="preprocessor">#define MWU_INTENCLR_REGION0WA_Disabled (0UL) </span></div><div class="line"><a name="l02326"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#accc7cdc42d0a303bff657c3ab4758701"> 2326</a></span>&#160;<span class="preprocessor">#define MWU_INTENCLR_REGION0WA_Enabled (1UL) </span></div><div class="line"><a name="l02327"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1d237bc6763fb7842424badb3a12a4c6"> 2327</a></span>&#160;<span class="preprocessor">#define MWU_INTENCLR_REGION0WA_Clear (1UL) </span></div><div class="line"><a name="l02329"></a><span class="lineno"> 2329</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: MWU_NMIEN */</span><span class="preprocessor"></span></div><div class="line"><a name="l02330"></a><span class="lineno"> 2330</span>&#160;<span class="comment">/* Description: Enable or disable non-maskable interrupt */</span></div><div class="line"><a name="l02331"></a><span class="lineno"> 2331</span>&#160;</div><div class="line"><a name="l02332"></a><span class="lineno"> 2332</span>&#160;<span class="comment">/* Bit 27 : Enable or disable non-maskable interrupt for PREGION[1].RA event */</span></div><div class="line"><a name="l02333"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5ca690d559259ee7c72607e9cd733d13"> 2333</a></span>&#160;<span class="preprocessor">#define MWU_NMIEN_PREGION1RA_Pos (27UL) </span></div><div class="line"><a name="l02334"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3d6fcf5ff1b1c673ab401e5c48a8cb14"> 2334</a></span>&#160;<span class="preprocessor">#define MWU_NMIEN_PREGION1RA_Msk (0x1UL &lt;&lt; MWU_NMIEN_PREGION1RA_Pos) </span></div><div class="line"><a name="l02335"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa57e0ae2c9f23ca6c4d17ec98d849dee"> 2335</a></span>&#160;<span class="preprocessor">#define MWU_NMIEN_PREGION1RA_Disabled (0UL) </span></div><div class="line"><a name="l02336"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad9bb1aa72d630876ea702d195b5aa312"> 2336</a></span>&#160;<span class="preprocessor">#define MWU_NMIEN_PREGION1RA_Enabled (1UL) </span></div><div class="line"><a name="l02338"></a><span class="lineno"> 2338</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 26 : Enable or disable non-maskable interrupt for PREGION[1].WA event */</span><span class="preprocessor"></span></div><div class="line"><a name="l02339"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1207c97509cdbad0d88d5ecf5da373c5"> 2339</a></span>&#160;<span class="preprocessor">#define MWU_NMIEN_PREGION1WA_Pos (26UL) </span></div><div class="line"><a name="l02340"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2f126a4a180bbe9a34e502859b1f429f"> 2340</a></span>&#160;<span class="preprocessor">#define MWU_NMIEN_PREGION1WA_Msk (0x1UL &lt;&lt; MWU_NMIEN_PREGION1WA_Pos) </span></div><div class="line"><a name="l02341"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac30963d9ad544e61cdfeb990a1db2781"> 2341</a></span>&#160;<span class="preprocessor">#define MWU_NMIEN_PREGION1WA_Disabled (0UL) </span></div><div class="line"><a name="l02342"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a077df9a74ecd87719653cd4cac3ccce6"> 2342</a></span>&#160;<span class="preprocessor">#define MWU_NMIEN_PREGION1WA_Enabled (1UL) </span></div><div class="line"><a name="l02344"></a><span class="lineno"> 2344</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 25 : Enable or disable non-maskable interrupt for PREGION[0].RA event */</span><span class="preprocessor"></span></div><div class="line"><a name="l02345"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4bedac071cf2813d76d592d2233fc054"> 2345</a></span>&#160;<span class="preprocessor">#define MWU_NMIEN_PREGION0RA_Pos (25UL) </span></div><div class="line"><a name="l02346"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6f9e418fe2cf302a0325567c490eaabf"> 2346</a></span>&#160;<span class="preprocessor">#define MWU_NMIEN_PREGION0RA_Msk (0x1UL &lt;&lt; MWU_NMIEN_PREGION0RA_Pos) </span></div><div class="line"><a name="l02347"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad3955edd42d5163173a3b01a3f4445fd"> 2347</a></span>&#160;<span class="preprocessor">#define MWU_NMIEN_PREGION0RA_Disabled (0UL) </span></div><div class="line"><a name="l02348"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1ad9d578a066ea4477d39d565b46d714"> 2348</a></span>&#160;<span class="preprocessor">#define MWU_NMIEN_PREGION0RA_Enabled (1UL) </span></div><div class="line"><a name="l02350"></a><span class="lineno"> 2350</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 24 : Enable or disable non-maskable interrupt for PREGION[0].WA event */</span><span class="preprocessor"></span></div><div class="line"><a name="l02351"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a584659c04f89df65dfbc7ca2f4388c8f"> 2351</a></span>&#160;<span class="preprocessor">#define MWU_NMIEN_PREGION0WA_Pos (24UL) </span></div><div class="line"><a name="l02352"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a994e6085a2c09b38b34d1607f6417091"> 2352</a></span>&#160;<span class="preprocessor">#define MWU_NMIEN_PREGION0WA_Msk (0x1UL &lt;&lt; MWU_NMIEN_PREGION0WA_Pos) </span></div><div class="line"><a name="l02353"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a166919ae4b395da3a37d64cbe4308d5b"> 2353</a></span>&#160;<span class="preprocessor">#define MWU_NMIEN_PREGION0WA_Disabled (0UL) </span></div><div class="line"><a name="l02354"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a81a611c826c945541b4df7bbee359e3d"> 2354</a></span>&#160;<span class="preprocessor">#define MWU_NMIEN_PREGION0WA_Enabled (1UL) </span></div><div class="line"><a name="l02356"></a><span class="lineno"> 2356</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 7 : Enable or disable non-maskable interrupt for REGION[3].RA event */</span><span class="preprocessor"></span></div><div class="line"><a name="l02357"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2c9d0abf5a84a664cc5ca040369fc64b"> 2357</a></span>&#160;<span class="preprocessor">#define MWU_NMIEN_REGION3RA_Pos (7UL) </span></div><div class="line"><a name="l02358"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a070b2576da20fbe5097183c0debab794"> 2358</a></span>&#160;<span class="preprocessor">#define MWU_NMIEN_REGION3RA_Msk (0x1UL &lt;&lt; MWU_NMIEN_REGION3RA_Pos) </span></div><div class="line"><a name="l02359"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af33384ebabc31ca6754ca4c14bee69bf"> 2359</a></span>&#160;<span class="preprocessor">#define MWU_NMIEN_REGION3RA_Disabled (0UL) </span></div><div class="line"><a name="l02360"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa9de445b011cee9948143434411d9d20"> 2360</a></span>&#160;<span class="preprocessor">#define MWU_NMIEN_REGION3RA_Enabled (1UL) </span></div><div class="line"><a name="l02362"></a><span class="lineno"> 2362</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 6 : Enable or disable non-maskable interrupt for REGION[3].WA event */</span><span class="preprocessor"></span></div><div class="line"><a name="l02363"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab87788c3912f283be5d4eadafeb3e132"> 2363</a></span>&#160;<span class="preprocessor">#define MWU_NMIEN_REGION3WA_Pos (6UL) </span></div><div class="line"><a name="l02364"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae6b8946a8993d8098e4866e78bc8f4aa"> 2364</a></span>&#160;<span class="preprocessor">#define MWU_NMIEN_REGION3WA_Msk (0x1UL &lt;&lt; MWU_NMIEN_REGION3WA_Pos) </span></div><div class="line"><a name="l02365"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac3567019e1ff513e079db9e412a79ea3"> 2365</a></span>&#160;<span class="preprocessor">#define MWU_NMIEN_REGION3WA_Disabled (0UL) </span></div><div class="line"><a name="l02366"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6f41e7a63e573aec2add5111cd9ff1c1"> 2366</a></span>&#160;<span class="preprocessor">#define MWU_NMIEN_REGION3WA_Enabled (1UL) </span></div><div class="line"><a name="l02368"></a><span class="lineno"> 2368</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 5 : Enable or disable non-maskable interrupt for REGION[2].RA event */</span><span class="preprocessor"></span></div><div class="line"><a name="l02369"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab7b989d2d24b1fd9510dc52a2f5ae371"> 2369</a></span>&#160;<span class="preprocessor">#define MWU_NMIEN_REGION2RA_Pos (5UL) </span></div><div class="line"><a name="l02370"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abe3702c4af8bba51d2737bd0a378dde0"> 2370</a></span>&#160;<span class="preprocessor">#define MWU_NMIEN_REGION2RA_Msk (0x1UL &lt;&lt; MWU_NMIEN_REGION2RA_Pos) </span></div><div class="line"><a name="l02371"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a656e75823ed7b579df033611d94093d6"> 2371</a></span>&#160;<span class="preprocessor">#define MWU_NMIEN_REGION2RA_Disabled (0UL) </span></div><div class="line"><a name="l02372"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1f36b187dd71ef1d1486fccd13a108c5"> 2372</a></span>&#160;<span class="preprocessor">#define MWU_NMIEN_REGION2RA_Enabled (1UL) </span></div><div class="line"><a name="l02374"></a><span class="lineno"> 2374</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 4 : Enable or disable non-maskable interrupt for REGION[2].WA event */</span><span class="preprocessor"></span></div><div class="line"><a name="l02375"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a02e21b729274734ebfc3ca0f15473c61"> 2375</a></span>&#160;<span class="preprocessor">#define MWU_NMIEN_REGION2WA_Pos (4UL) </span></div><div class="line"><a name="l02376"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a827377067239f8e180aed93a8ee448b2"> 2376</a></span>&#160;<span class="preprocessor">#define MWU_NMIEN_REGION2WA_Msk (0x1UL &lt;&lt; MWU_NMIEN_REGION2WA_Pos) </span></div><div class="line"><a name="l02377"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a90a9e01289585ae0d2772d259972ca55"> 2377</a></span>&#160;<span class="preprocessor">#define MWU_NMIEN_REGION2WA_Disabled (0UL) </span></div><div class="line"><a name="l02378"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2b9167fe88962bd26be9abf738bf0b06"> 2378</a></span>&#160;<span class="preprocessor">#define MWU_NMIEN_REGION2WA_Enabled (1UL) </span></div><div class="line"><a name="l02380"></a><span class="lineno"> 2380</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 3 : Enable or disable non-maskable interrupt for REGION[1].RA event */</span><span class="preprocessor"></span></div><div class="line"><a name="l02381"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab6067fcb5b701064d98491978e056725"> 2381</a></span>&#160;<span class="preprocessor">#define MWU_NMIEN_REGION1RA_Pos (3UL) </span></div><div class="line"><a name="l02382"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a46724624bcd5a2b46fcb210898db9dfa"> 2382</a></span>&#160;<span class="preprocessor">#define MWU_NMIEN_REGION1RA_Msk (0x1UL &lt;&lt; MWU_NMIEN_REGION1RA_Pos) </span></div><div class="line"><a name="l02383"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abfcef632a4003db86b2be3ceb72e6b8d"> 2383</a></span>&#160;<span class="preprocessor">#define MWU_NMIEN_REGION1RA_Disabled (0UL) </span></div><div class="line"><a name="l02384"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a62845f1c081ce1cddbae9d51fd911b3d"> 2384</a></span>&#160;<span class="preprocessor">#define MWU_NMIEN_REGION1RA_Enabled (1UL) </span></div><div class="line"><a name="l02386"></a><span class="lineno"> 2386</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Enable or disable non-maskable interrupt for REGION[1].WA event */</span><span class="preprocessor"></span></div><div class="line"><a name="l02387"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a289c38bcbfb1e1f8572e4cd391a0a709"> 2387</a></span>&#160;<span class="preprocessor">#define MWU_NMIEN_REGION1WA_Pos (2UL) </span></div><div class="line"><a name="l02388"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2d6650d2dff9667914f65cc7504327b8"> 2388</a></span>&#160;<span class="preprocessor">#define MWU_NMIEN_REGION1WA_Msk (0x1UL &lt;&lt; MWU_NMIEN_REGION1WA_Pos) </span></div><div class="line"><a name="l02389"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8325abe1159d01381b4bfd18333c207f"> 2389</a></span>&#160;<span class="preprocessor">#define MWU_NMIEN_REGION1WA_Disabled (0UL) </span></div><div class="line"><a name="l02390"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab455dede8b20602f1a7967c15a81f359"> 2390</a></span>&#160;<span class="preprocessor">#define MWU_NMIEN_REGION1WA_Enabled (1UL) </span></div><div class="line"><a name="l02392"></a><span class="lineno"> 2392</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Enable or disable non-maskable interrupt for REGION[0].RA event */</span><span class="preprocessor"></span></div><div class="line"><a name="l02393"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a30bafe3f2f896493257e8bf2bb5e0f90"> 2393</a></span>&#160;<span class="preprocessor">#define MWU_NMIEN_REGION0RA_Pos (1UL) </span></div><div class="line"><a name="l02394"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1d0c832909d7c315d41d98e754c7d137"> 2394</a></span>&#160;<span class="preprocessor">#define MWU_NMIEN_REGION0RA_Msk (0x1UL &lt;&lt; MWU_NMIEN_REGION0RA_Pos) </span></div><div class="line"><a name="l02395"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a28d7d3780280789c5ba674e1484fdbc5"> 2395</a></span>&#160;<span class="preprocessor">#define MWU_NMIEN_REGION0RA_Disabled (0UL) </span></div><div class="line"><a name="l02396"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a181be070efae0bd643b31c5ad79075a0"> 2396</a></span>&#160;<span class="preprocessor">#define MWU_NMIEN_REGION0RA_Enabled (1UL) </span></div><div class="line"><a name="l02398"></a><span class="lineno"> 2398</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Enable or disable non-maskable interrupt for REGION[0].WA event */</span><span class="preprocessor"></span></div><div class="line"><a name="l02399"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afe769b898e6f11697d494d1a7a773edc"> 2399</a></span>&#160;<span class="preprocessor">#define MWU_NMIEN_REGION0WA_Pos (0UL) </span></div><div class="line"><a name="l02400"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adab94ce6249805b94c747325256a382a"> 2400</a></span>&#160;<span class="preprocessor">#define MWU_NMIEN_REGION0WA_Msk (0x1UL &lt;&lt; MWU_NMIEN_REGION0WA_Pos) </span></div><div class="line"><a name="l02401"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae31ad20df446cdcde7bc76aea3c69e14"> 2401</a></span>&#160;<span class="preprocessor">#define MWU_NMIEN_REGION0WA_Disabled (0UL) </span></div><div class="line"><a name="l02402"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6e23b66cf76524f7e812bab4df50e45c"> 2402</a></span>&#160;<span class="preprocessor">#define MWU_NMIEN_REGION0WA_Enabled (1UL) </span></div><div class="line"><a name="l02404"></a><span class="lineno"> 2404</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: MWU_NMIENSET */</span><span class="preprocessor"></span></div><div class="line"><a name="l02405"></a><span class="lineno"> 2405</span>&#160;<span class="comment">/* Description: Enable non-maskable interrupt */</span></div><div class="line"><a name="l02406"></a><span class="lineno"> 2406</span>&#160;</div><div class="line"><a name="l02407"></a><span class="lineno"> 2407</span>&#160;<span class="comment">/* Bit 27 : Write &#39;1&#39; to Enable non-maskable interrupt for PREGION[1].RA event */</span></div><div class="line"><a name="l02408"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac95aebb350b9a53354a8a46b918ec7f0"> 2408</a></span>&#160;<span class="preprocessor">#define MWU_NMIENSET_PREGION1RA_Pos (27UL) </span></div><div class="line"><a name="l02409"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa36c0222e0ff636eacd903ba11d3cde1"> 2409</a></span>&#160;<span class="preprocessor">#define MWU_NMIENSET_PREGION1RA_Msk (0x1UL &lt;&lt; MWU_NMIENSET_PREGION1RA_Pos) </span></div><div class="line"><a name="l02410"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5b03b9d8041a9d66f012d0892ffe7a3b"> 2410</a></span>&#160;<span class="preprocessor">#define MWU_NMIENSET_PREGION1RA_Disabled (0UL) </span></div><div class="line"><a name="l02411"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2d466204df93cdb80fa82c00ffc3ce7f"> 2411</a></span>&#160;<span class="preprocessor">#define MWU_NMIENSET_PREGION1RA_Enabled (1UL) </span></div><div class="line"><a name="l02412"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a520a504b21db3a3d543e3a1b933e93ce"> 2412</a></span>&#160;<span class="preprocessor">#define MWU_NMIENSET_PREGION1RA_Set (1UL) </span></div><div class="line"><a name="l02414"></a><span class="lineno"> 2414</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 26 : Write &#39;1&#39; to Enable non-maskable interrupt for PREGION[1].WA event */</span><span class="preprocessor"></span></div><div class="line"><a name="l02415"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aaacea45d2dfc20f40c618530797190c9"> 2415</a></span>&#160;<span class="preprocessor">#define MWU_NMIENSET_PREGION1WA_Pos (26UL) </span></div><div class="line"><a name="l02416"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aaf2b8f90968512c6848d51b45624686f"> 2416</a></span>&#160;<span class="preprocessor">#define MWU_NMIENSET_PREGION1WA_Msk (0x1UL &lt;&lt; MWU_NMIENSET_PREGION1WA_Pos) </span></div><div class="line"><a name="l02417"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ade53686af9e487474d25770f1c241a81"> 2417</a></span>&#160;<span class="preprocessor">#define MWU_NMIENSET_PREGION1WA_Disabled (0UL) </span></div><div class="line"><a name="l02418"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a861437ec7ee3f01a79aee24152eeea2d"> 2418</a></span>&#160;<span class="preprocessor">#define MWU_NMIENSET_PREGION1WA_Enabled (1UL) </span></div><div class="line"><a name="l02419"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abcd012d02c9976eac196ff74a789c040"> 2419</a></span>&#160;<span class="preprocessor">#define MWU_NMIENSET_PREGION1WA_Set (1UL) </span></div><div class="line"><a name="l02421"></a><span class="lineno"> 2421</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 25 : Write &#39;1&#39; to Enable non-maskable interrupt for PREGION[0].RA event */</span><span class="preprocessor"></span></div><div class="line"><a name="l02422"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a93e4d57b262e0b6a8834607062e3d5ef"> 2422</a></span>&#160;<span class="preprocessor">#define MWU_NMIENSET_PREGION0RA_Pos (25UL) </span></div><div class="line"><a name="l02423"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0e2bb65f3465c4d53d31acaeb7a1c1f9"> 2423</a></span>&#160;<span class="preprocessor">#define MWU_NMIENSET_PREGION0RA_Msk (0x1UL &lt;&lt; MWU_NMIENSET_PREGION0RA_Pos) </span></div><div class="line"><a name="l02424"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae44fdd40ebab43f4a7ccac783c12f9eb"> 2424</a></span>&#160;<span class="preprocessor">#define MWU_NMIENSET_PREGION0RA_Disabled (0UL) </span></div><div class="line"><a name="l02425"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6777c02be2f593304e96796d5ccbdd03"> 2425</a></span>&#160;<span class="preprocessor">#define MWU_NMIENSET_PREGION0RA_Enabled (1UL) </span></div><div class="line"><a name="l02426"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adecd8efd07226bc873f0d2a2de404ec4"> 2426</a></span>&#160;<span class="preprocessor">#define MWU_NMIENSET_PREGION0RA_Set (1UL) </span></div><div class="line"><a name="l02428"></a><span class="lineno"> 2428</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 24 : Write &#39;1&#39; to Enable non-maskable interrupt for PREGION[0].WA event */</span><span class="preprocessor"></span></div><div class="line"><a name="l02429"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af8631408322b7dc608146ec187d33865"> 2429</a></span>&#160;<span class="preprocessor">#define MWU_NMIENSET_PREGION0WA_Pos (24UL) </span></div><div class="line"><a name="l02430"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8c1f858d0b480bc907c0a1b1c4f26932"> 2430</a></span>&#160;<span class="preprocessor">#define MWU_NMIENSET_PREGION0WA_Msk (0x1UL &lt;&lt; MWU_NMIENSET_PREGION0WA_Pos) </span></div><div class="line"><a name="l02431"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4150caff7a627cbbe50212bed668923c"> 2431</a></span>&#160;<span class="preprocessor">#define MWU_NMIENSET_PREGION0WA_Disabled (0UL) </span></div><div class="line"><a name="l02432"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acf068b45c474a0963c2f6dfee9be578d"> 2432</a></span>&#160;<span class="preprocessor">#define MWU_NMIENSET_PREGION0WA_Enabled (1UL) </span></div><div class="line"><a name="l02433"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad3a055a0cb9b6026d4b87c6e9d3135c4"> 2433</a></span>&#160;<span class="preprocessor">#define MWU_NMIENSET_PREGION0WA_Set (1UL) </span></div><div class="line"><a name="l02435"></a><span class="lineno"> 2435</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 7 : Write &#39;1&#39; to Enable non-maskable interrupt for REGION[3].RA event */</span><span class="preprocessor"></span></div><div class="line"><a name="l02436"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2add384fb9c2b5dee5624b029e9e6deb"> 2436</a></span>&#160;<span class="preprocessor">#define MWU_NMIENSET_REGION3RA_Pos (7UL) </span></div><div class="line"><a name="l02437"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afb9370ab8e3ebe77325bbee83e84efc7"> 2437</a></span>&#160;<span class="preprocessor">#define MWU_NMIENSET_REGION3RA_Msk (0x1UL &lt;&lt; MWU_NMIENSET_REGION3RA_Pos) </span></div><div class="line"><a name="l02438"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a00948fa0f88131f1343fb98391851bdd"> 2438</a></span>&#160;<span class="preprocessor">#define MWU_NMIENSET_REGION3RA_Disabled (0UL) </span></div><div class="line"><a name="l02439"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a09521a13e928b9115115b2487667261a"> 2439</a></span>&#160;<span class="preprocessor">#define MWU_NMIENSET_REGION3RA_Enabled (1UL) </span></div><div class="line"><a name="l02440"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4e7deb20604cea058db6789d3a162b0a"> 2440</a></span>&#160;<span class="preprocessor">#define MWU_NMIENSET_REGION3RA_Set (1UL) </span></div><div class="line"><a name="l02442"></a><span class="lineno"> 2442</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 6 : Write &#39;1&#39; to Enable non-maskable interrupt for REGION[3].WA event */</span><span class="preprocessor"></span></div><div class="line"><a name="l02443"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a57c614abdb08c0f98a79a4a8abbe87bd"> 2443</a></span>&#160;<span class="preprocessor">#define MWU_NMIENSET_REGION3WA_Pos (6UL) </span></div><div class="line"><a name="l02444"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a56b061909aef417f8c0f857830f9a032"> 2444</a></span>&#160;<span class="preprocessor">#define MWU_NMIENSET_REGION3WA_Msk (0x1UL &lt;&lt; MWU_NMIENSET_REGION3WA_Pos) </span></div><div class="line"><a name="l02445"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a387b9e814f43be12a2a6bee89cb7fde7"> 2445</a></span>&#160;<span class="preprocessor">#define MWU_NMIENSET_REGION3WA_Disabled (0UL) </span></div><div class="line"><a name="l02446"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a02efd82cf759b31cf7341ca8abd15281"> 2446</a></span>&#160;<span class="preprocessor">#define MWU_NMIENSET_REGION3WA_Enabled (1UL) </span></div><div class="line"><a name="l02447"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae2a8b033d85311370778b263514bd483"> 2447</a></span>&#160;<span class="preprocessor">#define MWU_NMIENSET_REGION3WA_Set (1UL) </span></div><div class="line"><a name="l02449"></a><span class="lineno"> 2449</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 5 : Write &#39;1&#39; to Enable non-maskable interrupt for REGION[2].RA event */</span><span class="preprocessor"></span></div><div class="line"><a name="l02450"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a484e3f3e741492caf88e002194594eec"> 2450</a></span>&#160;<span class="preprocessor">#define MWU_NMIENSET_REGION2RA_Pos (5UL) </span></div><div class="line"><a name="l02451"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3be040200e2363fde899d14c7d0c279f"> 2451</a></span>&#160;<span class="preprocessor">#define MWU_NMIENSET_REGION2RA_Msk (0x1UL &lt;&lt; MWU_NMIENSET_REGION2RA_Pos) </span></div><div class="line"><a name="l02452"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aac4be74a55e330d1cce7d39ae76d031d"> 2452</a></span>&#160;<span class="preprocessor">#define MWU_NMIENSET_REGION2RA_Disabled (0UL) </span></div><div class="line"><a name="l02453"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acb8b27586419c0b65f4fe728761bab28"> 2453</a></span>&#160;<span class="preprocessor">#define MWU_NMIENSET_REGION2RA_Enabled (1UL) </span></div><div class="line"><a name="l02454"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a520d20ed464fe075c717d5723b13dc7e"> 2454</a></span>&#160;<span class="preprocessor">#define MWU_NMIENSET_REGION2RA_Set (1UL) </span></div><div class="line"><a name="l02456"></a><span class="lineno"> 2456</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 4 : Write &#39;1&#39; to Enable non-maskable interrupt for REGION[2].WA event */</span><span class="preprocessor"></span></div><div class="line"><a name="l02457"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6b003366c8f9f39a0ea88dd958646d00"> 2457</a></span>&#160;<span class="preprocessor">#define MWU_NMIENSET_REGION2WA_Pos (4UL) </span></div><div class="line"><a name="l02458"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a82798a186bf08a6100c9b099b7a59f63"> 2458</a></span>&#160;<span class="preprocessor">#define MWU_NMIENSET_REGION2WA_Msk (0x1UL &lt;&lt; MWU_NMIENSET_REGION2WA_Pos) </span></div><div class="line"><a name="l02459"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a895876a6bc4853d24191c19efe4cee8a"> 2459</a></span>&#160;<span class="preprocessor">#define MWU_NMIENSET_REGION2WA_Disabled (0UL) </span></div><div class="line"><a name="l02460"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2a039f507adcec59cb5bc73c3a7e676f"> 2460</a></span>&#160;<span class="preprocessor">#define MWU_NMIENSET_REGION2WA_Enabled (1UL) </span></div><div class="line"><a name="l02461"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a550ce95f88bb90955c0c54202f0e5413"> 2461</a></span>&#160;<span class="preprocessor">#define MWU_NMIENSET_REGION2WA_Set (1UL) </span></div><div class="line"><a name="l02463"></a><span class="lineno"> 2463</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 3 : Write &#39;1&#39; to Enable non-maskable interrupt for REGION[1].RA event */</span><span class="preprocessor"></span></div><div class="line"><a name="l02464"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4a44cb7d88150e00b257eb4f895b22b9"> 2464</a></span>&#160;<span class="preprocessor">#define MWU_NMIENSET_REGION1RA_Pos (3UL) </span></div><div class="line"><a name="l02465"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa5b9b979a0ddce35346dadd4928275d7"> 2465</a></span>&#160;<span class="preprocessor">#define MWU_NMIENSET_REGION1RA_Msk (0x1UL &lt;&lt; MWU_NMIENSET_REGION1RA_Pos) </span></div><div class="line"><a name="l02466"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a52ac2c3fbb6448fcb186d5dc26dca6a3"> 2466</a></span>&#160;<span class="preprocessor">#define MWU_NMIENSET_REGION1RA_Disabled (0UL) </span></div><div class="line"><a name="l02467"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac0d50f679cc2bfffb7446a044c74ba49"> 2467</a></span>&#160;<span class="preprocessor">#define MWU_NMIENSET_REGION1RA_Enabled (1UL) </span></div><div class="line"><a name="l02468"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a72b7b738f2831b3fbdc3969ad08a6606"> 2468</a></span>&#160;<span class="preprocessor">#define MWU_NMIENSET_REGION1RA_Set (1UL) </span></div><div class="line"><a name="l02470"></a><span class="lineno"> 2470</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Write &#39;1&#39; to Enable non-maskable interrupt for REGION[1].WA event */</span><span class="preprocessor"></span></div><div class="line"><a name="l02471"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a28234c15ea82e086b05f7190410527ba"> 2471</a></span>&#160;<span class="preprocessor">#define MWU_NMIENSET_REGION1WA_Pos (2UL) </span></div><div class="line"><a name="l02472"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acf6cddae4cee6df368445c03e5c5558e"> 2472</a></span>&#160;<span class="preprocessor">#define MWU_NMIENSET_REGION1WA_Msk (0x1UL &lt;&lt; MWU_NMIENSET_REGION1WA_Pos) </span></div><div class="line"><a name="l02473"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afdb72fbb846b94ca3989ffa53902fc2c"> 2473</a></span>&#160;<span class="preprocessor">#define MWU_NMIENSET_REGION1WA_Disabled (0UL) </span></div><div class="line"><a name="l02474"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a65980023bfb0feeacbd32ffaf24d152d"> 2474</a></span>&#160;<span class="preprocessor">#define MWU_NMIENSET_REGION1WA_Enabled (1UL) </span></div><div class="line"><a name="l02475"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad40d10a5775fce251bf67c05740f6d0b"> 2475</a></span>&#160;<span class="preprocessor">#define MWU_NMIENSET_REGION1WA_Set (1UL) </span></div><div class="line"><a name="l02477"></a><span class="lineno"> 2477</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Write &#39;1&#39; to Enable non-maskable interrupt for REGION[0].RA event */</span><span class="preprocessor"></span></div><div class="line"><a name="l02478"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9009c5cb488346a8dc09136f0b26a677"> 2478</a></span>&#160;<span class="preprocessor">#define MWU_NMIENSET_REGION0RA_Pos (1UL) </span></div><div class="line"><a name="l02479"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aaa0db48537f7c188ce47c7ea4ba3b8d7"> 2479</a></span>&#160;<span class="preprocessor">#define MWU_NMIENSET_REGION0RA_Msk (0x1UL &lt;&lt; MWU_NMIENSET_REGION0RA_Pos) </span></div><div class="line"><a name="l02480"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5c2ede4fd40be43dec185e4dd5f4803d"> 2480</a></span>&#160;<span class="preprocessor">#define MWU_NMIENSET_REGION0RA_Disabled (0UL) </span></div><div class="line"><a name="l02481"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9d5acd3faba74a0297f494b4eaf46295"> 2481</a></span>&#160;<span class="preprocessor">#define MWU_NMIENSET_REGION0RA_Enabled (1UL) </span></div><div class="line"><a name="l02482"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa998f32d29667518882102248555c3fa"> 2482</a></span>&#160;<span class="preprocessor">#define MWU_NMIENSET_REGION0RA_Set (1UL) </span></div><div class="line"><a name="l02484"></a><span class="lineno"> 2484</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Write &#39;1&#39; to Enable non-maskable interrupt for REGION[0].WA event */</span><span class="preprocessor"></span></div><div class="line"><a name="l02485"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac0e941f5dd2a244c68a90696680b3409"> 2485</a></span>&#160;<span class="preprocessor">#define MWU_NMIENSET_REGION0WA_Pos (0UL) </span></div><div class="line"><a name="l02486"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aaf1fae1afefb6a707486eb249328b5c4"> 2486</a></span>&#160;<span class="preprocessor">#define MWU_NMIENSET_REGION0WA_Msk (0x1UL &lt;&lt; MWU_NMIENSET_REGION0WA_Pos) </span></div><div class="line"><a name="l02487"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5d1a0d4fb9024892a8515fdbbf6d6bfb"> 2487</a></span>&#160;<span class="preprocessor">#define MWU_NMIENSET_REGION0WA_Disabled (0UL) </span></div><div class="line"><a name="l02488"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a573aaea8d615e6ec3989dbb67a61ded9"> 2488</a></span>&#160;<span class="preprocessor">#define MWU_NMIENSET_REGION0WA_Enabled (1UL) </span></div><div class="line"><a name="l02489"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a799850e4e30d41ad6204ce1cefdf8e7b"> 2489</a></span>&#160;<span class="preprocessor">#define MWU_NMIENSET_REGION0WA_Set (1UL) </span></div><div class="line"><a name="l02491"></a><span class="lineno"> 2491</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: MWU_NMIENCLR */</span><span class="preprocessor"></span></div><div class="line"><a name="l02492"></a><span class="lineno"> 2492</span>&#160;<span class="comment">/* Description: Disable non-maskable interrupt */</span></div><div class="line"><a name="l02493"></a><span class="lineno"> 2493</span>&#160;</div><div class="line"><a name="l02494"></a><span class="lineno"> 2494</span>&#160;<span class="comment">/* Bit 27 : Write &#39;1&#39; to Disable non-maskable interrupt for PREGION[1].RA event */</span></div><div class="line"><a name="l02495"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a902d6e7eea1b0f880493650dc3525d05"> 2495</a></span>&#160;<span class="preprocessor">#define MWU_NMIENCLR_PREGION1RA_Pos (27UL) </span></div><div class="line"><a name="l02496"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a45ce4a0446cf552ba4ae48a8a70cea51"> 2496</a></span>&#160;<span class="preprocessor">#define MWU_NMIENCLR_PREGION1RA_Msk (0x1UL &lt;&lt; MWU_NMIENCLR_PREGION1RA_Pos) </span></div><div class="line"><a name="l02497"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adf63139b63aaa353fccdef6dfe3672cf"> 2497</a></span>&#160;<span class="preprocessor">#define MWU_NMIENCLR_PREGION1RA_Disabled (0UL) </span></div><div class="line"><a name="l02498"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae72d46352cdd75ae1a504d54b6f1e6c4"> 2498</a></span>&#160;<span class="preprocessor">#define MWU_NMIENCLR_PREGION1RA_Enabled (1UL) </span></div><div class="line"><a name="l02499"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad3475678dc21cb86a9a7a52542e03382"> 2499</a></span>&#160;<span class="preprocessor">#define MWU_NMIENCLR_PREGION1RA_Clear (1UL) </span></div><div class="line"><a name="l02501"></a><span class="lineno"> 2501</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 26 : Write &#39;1&#39; to Disable non-maskable interrupt for PREGION[1].WA event */</span><span class="preprocessor"></span></div><div class="line"><a name="l02502"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a144e4b0aaa9336255f1711876d05b969"> 2502</a></span>&#160;<span class="preprocessor">#define MWU_NMIENCLR_PREGION1WA_Pos (26UL) </span></div><div class="line"><a name="l02503"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a970020d6fe4bf411cb6d813f80f777e5"> 2503</a></span>&#160;<span class="preprocessor">#define MWU_NMIENCLR_PREGION1WA_Msk (0x1UL &lt;&lt; MWU_NMIENCLR_PREGION1WA_Pos) </span></div><div class="line"><a name="l02504"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a881e2a554df37aa6b49f731815470ea9"> 2504</a></span>&#160;<span class="preprocessor">#define MWU_NMIENCLR_PREGION1WA_Disabled (0UL) </span></div><div class="line"><a name="l02505"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aef35c8b314c099b6db5b3ce984024c4d"> 2505</a></span>&#160;<span class="preprocessor">#define MWU_NMIENCLR_PREGION1WA_Enabled (1UL) </span></div><div class="line"><a name="l02506"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2786689fd50c8ba99caddd39d72b7451"> 2506</a></span>&#160;<span class="preprocessor">#define MWU_NMIENCLR_PREGION1WA_Clear (1UL) </span></div><div class="line"><a name="l02508"></a><span class="lineno"> 2508</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 25 : Write &#39;1&#39; to Disable non-maskable interrupt for PREGION[0].RA event */</span><span class="preprocessor"></span></div><div class="line"><a name="l02509"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af2f15da4c862cb536ebd2ac3c15f780c"> 2509</a></span>&#160;<span class="preprocessor">#define MWU_NMIENCLR_PREGION0RA_Pos (25UL) </span></div><div class="line"><a name="l02510"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad626ed8a60d12a5db311338352bcebd4"> 2510</a></span>&#160;<span class="preprocessor">#define MWU_NMIENCLR_PREGION0RA_Msk (0x1UL &lt;&lt; MWU_NMIENCLR_PREGION0RA_Pos) </span></div><div class="line"><a name="l02511"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae2bbd276ded53566022efb2f3b6e7e18"> 2511</a></span>&#160;<span class="preprocessor">#define MWU_NMIENCLR_PREGION0RA_Disabled (0UL) </span></div><div class="line"><a name="l02512"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a57f90ec746de5520f7efa292f19c3de4"> 2512</a></span>&#160;<span class="preprocessor">#define MWU_NMIENCLR_PREGION0RA_Enabled (1UL) </span></div><div class="line"><a name="l02513"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a594260089d70c830bb748c86f2091ac3"> 2513</a></span>&#160;<span class="preprocessor">#define MWU_NMIENCLR_PREGION0RA_Clear (1UL) </span></div><div class="line"><a name="l02515"></a><span class="lineno"> 2515</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 24 : Write &#39;1&#39; to Disable non-maskable interrupt for PREGION[0].WA event */</span><span class="preprocessor"></span></div><div class="line"><a name="l02516"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a63d2fe006e268af56bc65cef1fc39977"> 2516</a></span>&#160;<span class="preprocessor">#define MWU_NMIENCLR_PREGION0WA_Pos (24UL) </span></div><div class="line"><a name="l02517"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a081a55e61a4e754c25f5d37765d02955"> 2517</a></span>&#160;<span class="preprocessor">#define MWU_NMIENCLR_PREGION0WA_Msk (0x1UL &lt;&lt; MWU_NMIENCLR_PREGION0WA_Pos) </span></div><div class="line"><a name="l02518"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adec6c2aa53a5a118e7d53cddee09beb8"> 2518</a></span>&#160;<span class="preprocessor">#define MWU_NMIENCLR_PREGION0WA_Disabled (0UL) </span></div><div class="line"><a name="l02519"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0b84c5cb69b835ec5c7b918a389e5945"> 2519</a></span>&#160;<span class="preprocessor">#define MWU_NMIENCLR_PREGION0WA_Enabled (1UL) </span></div><div class="line"><a name="l02520"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac86a0c19e160149da1a7f668851d68b5"> 2520</a></span>&#160;<span class="preprocessor">#define MWU_NMIENCLR_PREGION0WA_Clear (1UL) </span></div><div class="line"><a name="l02522"></a><span class="lineno"> 2522</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 7 : Write &#39;1&#39; to Disable non-maskable interrupt for REGION[3].RA event */</span><span class="preprocessor"></span></div><div class="line"><a name="l02523"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aefa1514ae7619710c3e186854c1e3b83"> 2523</a></span>&#160;<span class="preprocessor">#define MWU_NMIENCLR_REGION3RA_Pos (7UL) </span></div><div class="line"><a name="l02524"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0bc6ffc265b603828bf164be5d7cac57"> 2524</a></span>&#160;<span class="preprocessor">#define MWU_NMIENCLR_REGION3RA_Msk (0x1UL &lt;&lt; MWU_NMIENCLR_REGION3RA_Pos) </span></div><div class="line"><a name="l02525"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa91f40d7e49fee722e38cc3f8c92285e"> 2525</a></span>&#160;<span class="preprocessor">#define MWU_NMIENCLR_REGION3RA_Disabled (0UL) </span></div><div class="line"><a name="l02526"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a30869e0307149602ae6ae384c08bb7f6"> 2526</a></span>&#160;<span class="preprocessor">#define MWU_NMIENCLR_REGION3RA_Enabled (1UL) </span></div><div class="line"><a name="l02527"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a27bd79ab85f17aefe0418887b3a3e3ca"> 2527</a></span>&#160;<span class="preprocessor">#define MWU_NMIENCLR_REGION3RA_Clear (1UL) </span></div><div class="line"><a name="l02529"></a><span class="lineno"> 2529</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 6 : Write &#39;1&#39; to Disable non-maskable interrupt for REGION[3].WA event */</span><span class="preprocessor"></span></div><div class="line"><a name="l02530"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a24ae9b1c9986e40ce87edb18fcd9dd91"> 2530</a></span>&#160;<span class="preprocessor">#define MWU_NMIENCLR_REGION3WA_Pos (6UL) </span></div><div class="line"><a name="l02531"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adb745d9471f71475cd0e3877af4927d6"> 2531</a></span>&#160;<span class="preprocessor">#define MWU_NMIENCLR_REGION3WA_Msk (0x1UL &lt;&lt; MWU_NMIENCLR_REGION3WA_Pos) </span></div><div class="line"><a name="l02532"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1da8e0c1ea5d34cb80211ee9644298fd"> 2532</a></span>&#160;<span class="preprocessor">#define MWU_NMIENCLR_REGION3WA_Disabled (0UL) </span></div><div class="line"><a name="l02533"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aff8750909b13aefc890c87cce7548d08"> 2533</a></span>&#160;<span class="preprocessor">#define MWU_NMIENCLR_REGION3WA_Enabled (1UL) </span></div><div class="line"><a name="l02534"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa8da3760d7b0821635627d4194cdfb1d"> 2534</a></span>&#160;<span class="preprocessor">#define MWU_NMIENCLR_REGION3WA_Clear (1UL) </span></div><div class="line"><a name="l02536"></a><span class="lineno"> 2536</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 5 : Write &#39;1&#39; to Disable non-maskable interrupt for REGION[2].RA event */</span><span class="preprocessor"></span></div><div class="line"><a name="l02537"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a09a7d61f9f9045dcc4aaec6217f6515f"> 2537</a></span>&#160;<span class="preprocessor">#define MWU_NMIENCLR_REGION2RA_Pos (5UL) </span></div><div class="line"><a name="l02538"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a08f572d5f18a518efe2ccec63730652f"> 2538</a></span>&#160;<span class="preprocessor">#define MWU_NMIENCLR_REGION2RA_Msk (0x1UL &lt;&lt; MWU_NMIENCLR_REGION2RA_Pos) </span></div><div class="line"><a name="l02539"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a31abaa1e5f8b31b98ab58aed5fd2dace"> 2539</a></span>&#160;<span class="preprocessor">#define MWU_NMIENCLR_REGION2RA_Disabled (0UL) </span></div><div class="line"><a name="l02540"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac698677041667ea7f960f0bebe778386"> 2540</a></span>&#160;<span class="preprocessor">#define MWU_NMIENCLR_REGION2RA_Enabled (1UL) </span></div><div class="line"><a name="l02541"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1f44f88a60c9bc6c41d2ccb3253db03f"> 2541</a></span>&#160;<span class="preprocessor">#define MWU_NMIENCLR_REGION2RA_Clear (1UL) </span></div><div class="line"><a name="l02543"></a><span class="lineno"> 2543</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 4 : Write &#39;1&#39; to Disable non-maskable interrupt for REGION[2].WA event */</span><span class="preprocessor"></span></div><div class="line"><a name="l02544"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad81d6349e8ff91de37b853e59aef260c"> 2544</a></span>&#160;<span class="preprocessor">#define MWU_NMIENCLR_REGION2WA_Pos (4UL) </span></div><div class="line"><a name="l02545"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a962b1503f3732c41631b722475b7591f"> 2545</a></span>&#160;<span class="preprocessor">#define MWU_NMIENCLR_REGION2WA_Msk (0x1UL &lt;&lt; MWU_NMIENCLR_REGION2WA_Pos) </span></div><div class="line"><a name="l02546"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a831dd74a949b0f28c914e5297b6ad516"> 2546</a></span>&#160;<span class="preprocessor">#define MWU_NMIENCLR_REGION2WA_Disabled (0UL) </span></div><div class="line"><a name="l02547"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a750b6feee0c9f4cacd08a1015cf8ad5f"> 2547</a></span>&#160;<span class="preprocessor">#define MWU_NMIENCLR_REGION2WA_Enabled (1UL) </span></div><div class="line"><a name="l02548"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a08e093b7d39eea3d737d6900b15e664b"> 2548</a></span>&#160;<span class="preprocessor">#define MWU_NMIENCLR_REGION2WA_Clear (1UL) </span></div><div class="line"><a name="l02550"></a><span class="lineno"> 2550</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 3 : Write &#39;1&#39; to Disable non-maskable interrupt for REGION[1].RA event */</span><span class="preprocessor"></span></div><div class="line"><a name="l02551"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0dd641d7c20af39b857fccd70dc823c9"> 2551</a></span>&#160;<span class="preprocessor">#define MWU_NMIENCLR_REGION1RA_Pos (3UL) </span></div><div class="line"><a name="l02552"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4992ae7f6f836e33c1cf619edfa6dd68"> 2552</a></span>&#160;<span class="preprocessor">#define MWU_NMIENCLR_REGION1RA_Msk (0x1UL &lt;&lt; MWU_NMIENCLR_REGION1RA_Pos) </span></div><div class="line"><a name="l02553"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a644657c8dd107b5ac24efc5e71152b3b"> 2553</a></span>&#160;<span class="preprocessor">#define MWU_NMIENCLR_REGION1RA_Disabled (0UL) </span></div><div class="line"><a name="l02554"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae1e99d01119ac5fe877c86bc4f154957"> 2554</a></span>&#160;<span class="preprocessor">#define MWU_NMIENCLR_REGION1RA_Enabled (1UL) </span></div><div class="line"><a name="l02555"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afe66fa346ed73bd8e11219a56ddf385d"> 2555</a></span>&#160;<span class="preprocessor">#define MWU_NMIENCLR_REGION1RA_Clear (1UL) </span></div><div class="line"><a name="l02557"></a><span class="lineno"> 2557</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Write &#39;1&#39; to Disable non-maskable interrupt for REGION[1].WA event */</span><span class="preprocessor"></span></div><div class="line"><a name="l02558"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0458d20b0049cc9d7137380c6d556b29"> 2558</a></span>&#160;<span class="preprocessor">#define MWU_NMIENCLR_REGION1WA_Pos (2UL) </span></div><div class="line"><a name="l02559"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a136baf61de80f933efe69ecd8a5f80d0"> 2559</a></span>&#160;<span class="preprocessor">#define MWU_NMIENCLR_REGION1WA_Msk (0x1UL &lt;&lt; MWU_NMIENCLR_REGION1WA_Pos) </span></div><div class="line"><a name="l02560"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af4c57f930c0a7ca71dbcae999af562d2"> 2560</a></span>&#160;<span class="preprocessor">#define MWU_NMIENCLR_REGION1WA_Disabled (0UL) </span></div><div class="line"><a name="l02561"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a328789433ec8c112a5b7751f594a48c4"> 2561</a></span>&#160;<span class="preprocessor">#define MWU_NMIENCLR_REGION1WA_Enabled (1UL) </span></div><div class="line"><a name="l02562"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3e843fe0d671839ccae701c14ceb7d44"> 2562</a></span>&#160;<span class="preprocessor">#define MWU_NMIENCLR_REGION1WA_Clear (1UL) </span></div><div class="line"><a name="l02564"></a><span class="lineno"> 2564</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Write &#39;1&#39; to Disable non-maskable interrupt for REGION[0].RA event */</span><span class="preprocessor"></span></div><div class="line"><a name="l02565"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0aaef66615e7113e72d1912c1373f28a"> 2565</a></span>&#160;<span class="preprocessor">#define MWU_NMIENCLR_REGION0RA_Pos (1UL) </span></div><div class="line"><a name="l02566"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3610691bbe1e70d828bc7eb8aeef8b02"> 2566</a></span>&#160;<span class="preprocessor">#define MWU_NMIENCLR_REGION0RA_Msk (0x1UL &lt;&lt; MWU_NMIENCLR_REGION0RA_Pos) </span></div><div class="line"><a name="l02567"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a644f4fd2b0f605cc4d8ed679aed05cd1"> 2567</a></span>&#160;<span class="preprocessor">#define MWU_NMIENCLR_REGION0RA_Disabled (0UL) </span></div><div class="line"><a name="l02568"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aac934b7f29274e0a7b5982cce5184eb8"> 2568</a></span>&#160;<span class="preprocessor">#define MWU_NMIENCLR_REGION0RA_Enabled (1UL) </span></div><div class="line"><a name="l02569"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae95b997c8c8918bc31a93bd896acf006"> 2569</a></span>&#160;<span class="preprocessor">#define MWU_NMIENCLR_REGION0RA_Clear (1UL) </span></div><div class="line"><a name="l02571"></a><span class="lineno"> 2571</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Write &#39;1&#39; to Disable non-maskable interrupt for REGION[0].WA event */</span><span class="preprocessor"></span></div><div class="line"><a name="l02572"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa001c5ff6451565f27e7edf5c08ca393"> 2572</a></span>&#160;<span class="preprocessor">#define MWU_NMIENCLR_REGION0WA_Pos (0UL) </span></div><div class="line"><a name="l02573"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a677b070365880ff84572b1078d40d6d2"> 2573</a></span>&#160;<span class="preprocessor">#define MWU_NMIENCLR_REGION0WA_Msk (0x1UL &lt;&lt; MWU_NMIENCLR_REGION0WA_Pos) </span></div><div class="line"><a name="l02574"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aae5c4262de8c88591e1183b3c565a19b"> 2574</a></span>&#160;<span class="preprocessor">#define MWU_NMIENCLR_REGION0WA_Disabled (0UL) </span></div><div class="line"><a name="l02575"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3ee78acf5e56a43887366d11dcc33392"> 2575</a></span>&#160;<span class="preprocessor">#define MWU_NMIENCLR_REGION0WA_Enabled (1UL) </span></div><div class="line"><a name="l02576"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af2eb41a86ec7c51067e91c9125c44694"> 2576</a></span>&#160;<span class="preprocessor">#define MWU_NMIENCLR_REGION0WA_Clear (1UL) </span></div><div class="line"><a name="l02578"></a><span class="lineno"> 2578</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: MWU_PERREGION_SUBSTATWA */</span><span class="preprocessor"></span></div><div class="line"><a name="l02579"></a><span class="lineno"> 2579</span>&#160;<span class="comment">/* Description: Description cluster[0]:  Source of event/interrupt in region 0, write access detected while corresponding subregion was enabled for watching */</span></div><div class="line"><a name="l02580"></a><span class="lineno"> 2580</span>&#160;</div><div class="line"><a name="l02581"></a><span class="lineno"> 2581</span>&#160;<span class="comment">/* Bit 31 : Subregion 31 in region 0 (write &#39;1&#39; to clear) */</span></div><div class="line"><a name="l02582"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2814f990d310aef4071c177594ca250f"> 2582</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR31_Pos (31UL) </span></div><div class="line"><a name="l02583"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3f9cc367d890ec285fdda44bd89f3a79"> 2583</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR31_Msk (0x1UL &lt;&lt; MWU_PERREGION_SUBSTATWA_SR31_Pos) </span></div><div class="line"><a name="l02584"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a60f942da3a066b5d927face765090c81"> 2584</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR31_NoAccess (0UL) </span></div><div class="line"><a name="l02585"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a427161d7378bf7e71bd0c649a33ba9cd"> 2585</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR31_Access (1UL) </span></div><div class="line"><a name="l02587"></a><span class="lineno"> 2587</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 30 : Subregion 30 in region 0 (write &#39;1&#39; to clear) */</span><span class="preprocessor"></span></div><div class="line"><a name="l02588"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8cfc87fc590a97ef5fb697ddbe606a70"> 2588</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR30_Pos (30UL) </span></div><div class="line"><a name="l02589"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a89066491b3cddba4431f7e3e1274ebcd"> 2589</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR30_Msk (0x1UL &lt;&lt; MWU_PERREGION_SUBSTATWA_SR30_Pos) </span></div><div class="line"><a name="l02590"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afba286f3933265c09458ccb5b1e14816"> 2590</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR30_NoAccess (0UL) </span></div><div class="line"><a name="l02591"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aad5f83cbfe00ed2944463365cfb69c31"> 2591</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR30_Access (1UL) </span></div><div class="line"><a name="l02593"></a><span class="lineno"> 2593</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 29 : Subregion 29 in region 0 (write &#39;1&#39; to clear) */</span><span class="preprocessor"></span></div><div class="line"><a name="l02594"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac988b624a1feb50250a19e1c628b854a"> 2594</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR29_Pos (29UL) </span></div><div class="line"><a name="l02595"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad0004fac94fd419350c35ed205d47f01"> 2595</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR29_Msk (0x1UL &lt;&lt; MWU_PERREGION_SUBSTATWA_SR29_Pos) </span></div><div class="line"><a name="l02596"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a77ca0f65c7cd393367363776f7cb1fec"> 2596</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR29_NoAccess (0UL) </span></div><div class="line"><a name="l02597"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a388be6a43fffff1a956004225983a98f"> 2597</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR29_Access (1UL) </span></div><div class="line"><a name="l02599"></a><span class="lineno"> 2599</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 28 : Subregion 28 in region 0 (write &#39;1&#39; to clear) */</span><span class="preprocessor"></span></div><div class="line"><a name="l02600"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a091e7fa26796eb520084a960912e41f5"> 2600</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR28_Pos (28UL) </span></div><div class="line"><a name="l02601"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab5d0bda1674d82c47836994599f56b22"> 2601</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR28_Msk (0x1UL &lt;&lt; MWU_PERREGION_SUBSTATWA_SR28_Pos) </span></div><div class="line"><a name="l02602"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1e2f43730716bdff7fbf0d1333149a56"> 2602</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR28_NoAccess (0UL) </span></div><div class="line"><a name="l02603"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8c69ed5677f3c5b3d57290943cf4e0f7"> 2603</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR28_Access (1UL) </span></div><div class="line"><a name="l02605"></a><span class="lineno"> 2605</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 27 : Subregion 27 in region 0 (write &#39;1&#39; to clear) */</span><span class="preprocessor"></span></div><div class="line"><a name="l02606"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5b5b0fa5aa44916b7cf47901e1d15ecf"> 2606</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR27_Pos (27UL) </span></div><div class="line"><a name="l02607"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abc9c9d01de418724ce920fcd8322f712"> 2607</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR27_Msk (0x1UL &lt;&lt; MWU_PERREGION_SUBSTATWA_SR27_Pos) </span></div><div class="line"><a name="l02608"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a451bd3919c54dc6f0e2ecd706e4553ff"> 2608</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR27_NoAccess (0UL) </span></div><div class="line"><a name="l02609"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aed43beec2e3d330bf6bf5654c285f2d7"> 2609</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR27_Access (1UL) </span></div><div class="line"><a name="l02611"></a><span class="lineno"> 2611</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 26 : Subregion 26 in region 0 (write &#39;1&#39; to clear) */</span><span class="preprocessor"></span></div><div class="line"><a name="l02612"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab68329144b11c465ee19c7fa67f79c5b"> 2612</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR26_Pos (26UL) </span></div><div class="line"><a name="l02613"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af07d97e01aac5718e073906e68f448b8"> 2613</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR26_Msk (0x1UL &lt;&lt; MWU_PERREGION_SUBSTATWA_SR26_Pos) </span></div><div class="line"><a name="l02614"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5c269f61afea3de05f58933317fce474"> 2614</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR26_NoAccess (0UL) </span></div><div class="line"><a name="l02615"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae5cac35712d683e2e19f27a45d06e16e"> 2615</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR26_Access (1UL) </span></div><div class="line"><a name="l02617"></a><span class="lineno"> 2617</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 25 : Subregion 25 in region 0 (write &#39;1&#39; to clear) */</span><span class="preprocessor"></span></div><div class="line"><a name="l02618"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab1b0ca7b05397277cb2b4e5f1932fd95"> 2618</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR25_Pos (25UL) </span></div><div class="line"><a name="l02619"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7937723195657df43a960388697221d1"> 2619</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR25_Msk (0x1UL &lt;&lt; MWU_PERREGION_SUBSTATWA_SR25_Pos) </span></div><div class="line"><a name="l02620"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acdfef15fa5b18497c2061f592eba75c4"> 2620</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR25_NoAccess (0UL) </span></div><div class="line"><a name="l02621"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a38edde3aa65cc157bebce4c8c6fe5e5a"> 2621</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR25_Access (1UL) </span></div><div class="line"><a name="l02623"></a><span class="lineno"> 2623</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 24 : Subregion 24 in region 0 (write &#39;1&#39; to clear) */</span><span class="preprocessor"></span></div><div class="line"><a name="l02624"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad2e4984c44e18d09930adeb69d294305"> 2624</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR24_Pos (24UL) </span></div><div class="line"><a name="l02625"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad5a03b4a7ef37c0427fc4e976a65cf70"> 2625</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR24_Msk (0x1UL &lt;&lt; MWU_PERREGION_SUBSTATWA_SR24_Pos) </span></div><div class="line"><a name="l02626"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afb64699f60a95718b906e088b7c236c7"> 2626</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR24_NoAccess (0UL) </span></div><div class="line"><a name="l02627"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad869f05a42e2508534527cf78d6826aa"> 2627</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR24_Access (1UL) </span></div><div class="line"><a name="l02629"></a><span class="lineno"> 2629</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 23 : Subregion 23 in region 0 (write &#39;1&#39; to clear) */</span><span class="preprocessor"></span></div><div class="line"><a name="l02630"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a345841ee470bc2dce01b2b924b8a2062"> 2630</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR23_Pos (23UL) </span></div><div class="line"><a name="l02631"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aee8481e09216e479138742a17f21a5c3"> 2631</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR23_Msk (0x1UL &lt;&lt; MWU_PERREGION_SUBSTATWA_SR23_Pos) </span></div><div class="line"><a name="l02632"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8b0d71afa90a9f62939e10fa363269a5"> 2632</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR23_NoAccess (0UL) </span></div><div class="line"><a name="l02633"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acdae9831c7d2cbbe256d4a36e9d6aaa9"> 2633</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR23_Access (1UL) </span></div><div class="line"><a name="l02635"></a><span class="lineno"> 2635</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 22 : Subregion 22 in region 0 (write &#39;1&#39; to clear) */</span><span class="preprocessor"></span></div><div class="line"><a name="l02636"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abb6c47690839718a4dd75778ac7b1746"> 2636</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR22_Pos (22UL) </span></div><div class="line"><a name="l02637"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad816d4f66266ecaea0019cd0be2cac45"> 2637</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR22_Msk (0x1UL &lt;&lt; MWU_PERREGION_SUBSTATWA_SR22_Pos) </span></div><div class="line"><a name="l02638"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2bc3340e1a320045484d246d3fad1eae"> 2638</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR22_NoAccess (0UL) </span></div><div class="line"><a name="l02639"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab5a83ed7fc8aa14eb8e922d052e93a2c"> 2639</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR22_Access (1UL) </span></div><div class="line"><a name="l02641"></a><span class="lineno"> 2641</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 21 : Subregion 21 in region 0 (write &#39;1&#39; to clear) */</span><span class="preprocessor"></span></div><div class="line"><a name="l02642"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7115a3af6ec87e52631983a087f4ea17"> 2642</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR21_Pos (21UL) </span></div><div class="line"><a name="l02643"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7a0023e7788ba24684ba0ecea9b5318f"> 2643</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR21_Msk (0x1UL &lt;&lt; MWU_PERREGION_SUBSTATWA_SR21_Pos) </span></div><div class="line"><a name="l02644"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3b854d108a49a8ec17aa7d391fd5d074"> 2644</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR21_NoAccess (0UL) </span></div><div class="line"><a name="l02645"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a60aac9b2dbd87ea356f682458d0053b4"> 2645</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR21_Access (1UL) </span></div><div class="line"><a name="l02647"></a><span class="lineno"> 2647</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 20 : Subregion 20 in region 0 (write &#39;1&#39; to clear) */</span><span class="preprocessor"></span></div><div class="line"><a name="l02648"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7d60d4e575b9885e1c9747e34184cebb"> 2648</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR20_Pos (20UL) </span></div><div class="line"><a name="l02649"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6b8cb19457bc7bfa838f376d5528800a"> 2649</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR20_Msk (0x1UL &lt;&lt; MWU_PERREGION_SUBSTATWA_SR20_Pos) </span></div><div class="line"><a name="l02650"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ada17a348fde5f174e77f9b0f57a90393"> 2650</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR20_NoAccess (0UL) </span></div><div class="line"><a name="l02651"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a305fcdb3d29756c5f9c852bbb0b72f60"> 2651</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR20_Access (1UL) </span></div><div class="line"><a name="l02653"></a><span class="lineno"> 2653</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 19 : Subregion 19 in region 0 (write &#39;1&#39; to clear) */</span><span class="preprocessor"></span></div><div class="line"><a name="l02654"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0223fbba6507dad74d0a15d1ab407901"> 2654</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR19_Pos (19UL) </span></div><div class="line"><a name="l02655"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a91324136b18309a6b1b104c7f1f3b1a1"> 2655</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR19_Msk (0x1UL &lt;&lt; MWU_PERREGION_SUBSTATWA_SR19_Pos) </span></div><div class="line"><a name="l02656"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a470e6b79bbd834324389a77173fcc556"> 2656</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR19_NoAccess (0UL) </span></div><div class="line"><a name="l02657"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afed44f5be816f7646bb43dca5908fb67"> 2657</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR19_Access (1UL) </span></div><div class="line"><a name="l02659"></a><span class="lineno"> 2659</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 18 : Subregion 18 in region 0 (write &#39;1&#39; to clear) */</span><span class="preprocessor"></span></div><div class="line"><a name="l02660"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acafdc7a398af4f7e7754640e8872d606"> 2660</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR18_Pos (18UL) </span></div><div class="line"><a name="l02661"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1bdda187bea4a71fa0d25c3e424c05bd"> 2661</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR18_Msk (0x1UL &lt;&lt; MWU_PERREGION_SUBSTATWA_SR18_Pos) </span></div><div class="line"><a name="l02662"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a366ae19ea5ff51c588b8c385fb5a7b58"> 2662</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR18_NoAccess (0UL) </span></div><div class="line"><a name="l02663"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa148fe89ce6f6f69196222886723d302"> 2663</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR18_Access (1UL) </span></div><div class="line"><a name="l02665"></a><span class="lineno"> 2665</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 17 : Subregion 17 in region 0 (write &#39;1&#39; to clear) */</span><span class="preprocessor"></span></div><div class="line"><a name="l02666"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac21a202560e5896dab03665e30780b81"> 2666</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR17_Pos (17UL) </span></div><div class="line"><a name="l02667"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adad146527fc4a71650f685d599523e49"> 2667</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR17_Msk (0x1UL &lt;&lt; MWU_PERREGION_SUBSTATWA_SR17_Pos) </span></div><div class="line"><a name="l02668"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad995abc9be31321cb14d9ed9a91af708"> 2668</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR17_NoAccess (0UL) </span></div><div class="line"><a name="l02669"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a169fac014ab3b7437f9218434561f9ca"> 2669</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR17_Access (1UL) </span></div><div class="line"><a name="l02671"></a><span class="lineno"> 2671</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 16 : Subregion 16 in region 0 (write &#39;1&#39; to clear) */</span><span class="preprocessor"></span></div><div class="line"><a name="l02672"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2bd1bfd96ab6607693400407c04595ce"> 2672</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR16_Pos (16UL) </span></div><div class="line"><a name="l02673"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7be1b39a2223bd88bf840ba0b5559800"> 2673</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR16_Msk (0x1UL &lt;&lt; MWU_PERREGION_SUBSTATWA_SR16_Pos) </span></div><div class="line"><a name="l02674"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a414dcbd93fa880002e9188948092c94b"> 2674</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR16_NoAccess (0UL) </span></div><div class="line"><a name="l02675"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2303eb91003f663cabea96dd62c9fd24"> 2675</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR16_Access (1UL) </span></div><div class="line"><a name="l02677"></a><span class="lineno"> 2677</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 15 : Subregion 15 in region 0 (write &#39;1&#39; to clear) */</span><span class="preprocessor"></span></div><div class="line"><a name="l02678"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab16ac8a6eacc8ba947a9ba808e3c2f07"> 2678</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR15_Pos (15UL) </span></div><div class="line"><a name="l02679"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1d716cc54c898f1d43cd155c164a064e"> 2679</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR15_Msk (0x1UL &lt;&lt; MWU_PERREGION_SUBSTATWA_SR15_Pos) </span></div><div class="line"><a name="l02680"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9b8fdcfcf69066467223a618138a0c17"> 2680</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR15_NoAccess (0UL) </span></div><div class="line"><a name="l02681"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a074ae08bc009ff58404d584f0eb9edb3"> 2681</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR15_Access (1UL) </span></div><div class="line"><a name="l02683"></a><span class="lineno"> 2683</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 14 : Subregion 14 in region 0 (write &#39;1&#39; to clear) */</span><span class="preprocessor"></span></div><div class="line"><a name="l02684"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac8688e3af6511829ba4d0865547f6e64"> 2684</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR14_Pos (14UL) </span></div><div class="line"><a name="l02685"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a375e4664258447ed70b927a38cc74ef7"> 2685</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR14_Msk (0x1UL &lt;&lt; MWU_PERREGION_SUBSTATWA_SR14_Pos) </span></div><div class="line"><a name="l02686"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5451721bdf07dc6bc38f7a97835d1361"> 2686</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR14_NoAccess (0UL) </span></div><div class="line"><a name="l02687"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a335b0ce4161e80422d3ff3228c623463"> 2687</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR14_Access (1UL) </span></div><div class="line"><a name="l02689"></a><span class="lineno"> 2689</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 13 : Subregion 13 in region 0 (write &#39;1&#39; to clear) */</span><span class="preprocessor"></span></div><div class="line"><a name="l02690"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a10f1c16b455db0f8db1acc75213de5ea"> 2690</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR13_Pos (13UL) </span></div><div class="line"><a name="l02691"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1f90a328f23c9ea9328709e003146f67"> 2691</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR13_Msk (0x1UL &lt;&lt; MWU_PERREGION_SUBSTATWA_SR13_Pos) </span></div><div class="line"><a name="l02692"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afcba111829fb53b1b84c2f0023ee59a8"> 2692</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR13_NoAccess (0UL) </span></div><div class="line"><a name="l02693"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aeaca3deadb94d8d25d03732db690d17e"> 2693</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR13_Access (1UL) </span></div><div class="line"><a name="l02695"></a><span class="lineno"> 2695</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 12 : Subregion 12 in region 0 (write &#39;1&#39; to clear) */</span><span class="preprocessor"></span></div><div class="line"><a name="l02696"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aceaf20bbc36e854a2f9fc11acc3435b1"> 2696</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR12_Pos (12UL) </span></div><div class="line"><a name="l02697"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af459d4693d924dd7f58a11d84aacf036"> 2697</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR12_Msk (0x1UL &lt;&lt; MWU_PERREGION_SUBSTATWA_SR12_Pos) </span></div><div class="line"><a name="l02698"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a47aa34c075da27500bb04f038ca0eb61"> 2698</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR12_NoAccess (0UL) </span></div><div class="line"><a name="l02699"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac9b4f132a4727ab2afa5558622ab7000"> 2699</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR12_Access (1UL) </span></div><div class="line"><a name="l02701"></a><span class="lineno"> 2701</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 11 : Subregion 11 in region 0 (write &#39;1&#39; to clear) */</span><span class="preprocessor"></span></div><div class="line"><a name="l02702"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a85f6a374898887a93899e46b431f9fca"> 2702</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR11_Pos (11UL) </span></div><div class="line"><a name="l02703"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8e6605174e8dfd3f4a75a93c3d5e7c01"> 2703</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR11_Msk (0x1UL &lt;&lt; MWU_PERREGION_SUBSTATWA_SR11_Pos) </span></div><div class="line"><a name="l02704"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a78bfeaf694be18eaa0fc064b68095d27"> 2704</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR11_NoAccess (0UL) </span></div><div class="line"><a name="l02705"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4370af705bbb6223a56dc9b095677353"> 2705</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR11_Access (1UL) </span></div><div class="line"><a name="l02707"></a><span class="lineno"> 2707</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 10 : Subregion 10 in region 0 (write &#39;1&#39; to clear) */</span><span class="preprocessor"></span></div><div class="line"><a name="l02708"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a72b39bb3989b496b98e52e0ede14a416"> 2708</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR10_Pos (10UL) </span></div><div class="line"><a name="l02709"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5b3da1ca5490e7bb287933e512818292"> 2709</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR10_Msk (0x1UL &lt;&lt; MWU_PERREGION_SUBSTATWA_SR10_Pos) </span></div><div class="line"><a name="l02710"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a986b79b7d9c351fcb0e10193f2f5563b"> 2710</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR10_NoAccess (0UL) </span></div><div class="line"><a name="l02711"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7c04cf1348a4e261cdb927cf0a5b07a3"> 2711</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR10_Access (1UL) </span></div><div class="line"><a name="l02713"></a><span class="lineno"> 2713</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 9 : Subregion 9 in region 0 (write &#39;1&#39; to clear) */</span><span class="preprocessor"></span></div><div class="line"><a name="l02714"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab011c84b5134bc7a30b38c34285cb172"> 2714</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR9_Pos (9UL) </span></div><div class="line"><a name="l02715"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a57dd92d88f670d9140f7b517e4bdd0cc"> 2715</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR9_Msk (0x1UL &lt;&lt; MWU_PERREGION_SUBSTATWA_SR9_Pos) </span></div><div class="line"><a name="l02716"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a40f8c1416d8eaf37592b41a2a0a9c701"> 2716</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR9_NoAccess (0UL) </span></div><div class="line"><a name="l02717"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abad5d56b8e384d1e98f8ec2c389f02aa"> 2717</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR9_Access (1UL) </span></div><div class="line"><a name="l02719"></a><span class="lineno"> 2719</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 8 : Subregion 8 in region 0 (write &#39;1&#39; to clear) */</span><span class="preprocessor"></span></div><div class="line"><a name="l02720"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a05b7cb128e5b4dff95c4abbb50a7c210"> 2720</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR8_Pos (8UL) </span></div><div class="line"><a name="l02721"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2124a55b1abdd1e2a2512ed060484c99"> 2721</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR8_Msk (0x1UL &lt;&lt; MWU_PERREGION_SUBSTATWA_SR8_Pos) </span></div><div class="line"><a name="l02722"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad10d2c23e260969081b15dbe5e4645d8"> 2722</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR8_NoAccess (0UL) </span></div><div class="line"><a name="l02723"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afc6261d8487f5312afdaeff8d8d7f5fc"> 2723</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR8_Access (1UL) </span></div><div class="line"><a name="l02725"></a><span class="lineno"> 2725</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 7 : Subregion 7 in region 0 (write &#39;1&#39; to clear) */</span><span class="preprocessor"></span></div><div class="line"><a name="l02726"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a93e3745aa35f605fdb585de4b109acad"> 2726</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR7_Pos (7UL) </span></div><div class="line"><a name="l02727"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a39f44f0475ad5bc4736dd2f614f0c21c"> 2727</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR7_Msk (0x1UL &lt;&lt; MWU_PERREGION_SUBSTATWA_SR7_Pos) </span></div><div class="line"><a name="l02728"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2ced83ea7958ffa880474e36cef93390"> 2728</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR7_NoAccess (0UL) </span></div><div class="line"><a name="l02729"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a793cef21093f53ebdea98a6bc5dc2fb5"> 2729</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR7_Access (1UL) </span></div><div class="line"><a name="l02731"></a><span class="lineno"> 2731</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 6 : Subregion 6 in region 0 (write &#39;1&#39; to clear) */</span><span class="preprocessor"></span></div><div class="line"><a name="l02732"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af92cd692df9e7a9ba2c53492785aa392"> 2732</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR6_Pos (6UL) </span></div><div class="line"><a name="l02733"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac94d149422c0df4c67fd01206dfe35db"> 2733</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR6_Msk (0x1UL &lt;&lt; MWU_PERREGION_SUBSTATWA_SR6_Pos) </span></div><div class="line"><a name="l02734"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0847007c199f57714bea92856f968390"> 2734</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR6_NoAccess (0UL) </span></div><div class="line"><a name="l02735"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a33c64ea71eb5f217794aab541b744c32"> 2735</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR6_Access (1UL) </span></div><div class="line"><a name="l02737"></a><span class="lineno"> 2737</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 5 : Subregion 5 in region 0 (write &#39;1&#39; to clear) */</span><span class="preprocessor"></span></div><div class="line"><a name="l02738"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a19d6ec4dcd7a4c840927332de4a07e11"> 2738</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR5_Pos (5UL) </span></div><div class="line"><a name="l02739"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acb15698364fa57188ac01af9d99416bd"> 2739</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR5_Msk (0x1UL &lt;&lt; MWU_PERREGION_SUBSTATWA_SR5_Pos) </span></div><div class="line"><a name="l02740"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a80a3b164757f2b6f2f6b2e59e3fab60a"> 2740</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR5_NoAccess (0UL) </span></div><div class="line"><a name="l02741"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aefcaa70e7f305c954bc1c5404e56ab62"> 2741</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR5_Access (1UL) </span></div><div class="line"><a name="l02743"></a><span class="lineno"> 2743</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 4 : Subregion 4 in region 0 (write &#39;1&#39; to clear) */</span><span class="preprocessor"></span></div><div class="line"><a name="l02744"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a66d8b0458c09b3cad6aa16e262247926"> 2744</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR4_Pos (4UL) </span></div><div class="line"><a name="l02745"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9e8138d6ebcfdcd46263b84e1bc4e84b"> 2745</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR4_Msk (0x1UL &lt;&lt; MWU_PERREGION_SUBSTATWA_SR4_Pos) </span></div><div class="line"><a name="l02746"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a49873af5ea5948be97feba01d3005e7c"> 2746</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR4_NoAccess (0UL) </span></div><div class="line"><a name="l02747"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5fd2a006f9595309efacaad65a258129"> 2747</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR4_Access (1UL) </span></div><div class="line"><a name="l02749"></a><span class="lineno"> 2749</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 3 : Subregion 3 in region 0 (write &#39;1&#39; to clear) */</span><span class="preprocessor"></span></div><div class="line"><a name="l02750"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a98d766e8661a6d012c4f84239ab1e45a"> 2750</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR3_Pos (3UL) </span></div><div class="line"><a name="l02751"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a182f74b9859a748dbb177cc7f2206c9f"> 2751</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR3_Msk (0x1UL &lt;&lt; MWU_PERREGION_SUBSTATWA_SR3_Pos) </span></div><div class="line"><a name="l02752"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab026c7dd48bae870b4d56d0ea9b5a8e7"> 2752</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR3_NoAccess (0UL) </span></div><div class="line"><a name="l02753"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a60aa894abdd14339886724f2d2d0608f"> 2753</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR3_Access (1UL) </span></div><div class="line"><a name="l02755"></a><span class="lineno"> 2755</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Subregion 2 in region 0 (write &#39;1&#39; to clear) */</span><span class="preprocessor"></span></div><div class="line"><a name="l02756"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#addc6563f321022f6911aeb0338f8bd70"> 2756</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR2_Pos (2UL) </span></div><div class="line"><a name="l02757"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1c52e695789ec287c59a3a187903622e"> 2757</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR2_Msk (0x1UL &lt;&lt; MWU_PERREGION_SUBSTATWA_SR2_Pos) </span></div><div class="line"><a name="l02758"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af72d7a97414f1759c308d9b10714df45"> 2758</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR2_NoAccess (0UL) </span></div><div class="line"><a name="l02759"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a044ff79830efbe0614dfe74828a57b87"> 2759</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR2_Access (1UL) </span></div><div class="line"><a name="l02761"></a><span class="lineno"> 2761</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Subregion 1 in region 0 (write &#39;1&#39; to clear) */</span><span class="preprocessor"></span></div><div class="line"><a name="l02762"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae8b114699e3240cf3f4479af9edbd60a"> 2762</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR1_Pos (1UL) </span></div><div class="line"><a name="l02763"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a917ffce973bdd04ad91b0b7f4122d521"> 2763</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR1_Msk (0x1UL &lt;&lt; MWU_PERREGION_SUBSTATWA_SR1_Pos) </span></div><div class="line"><a name="l02764"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac53819491bb21a3ffef522f5772f44ac"> 2764</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR1_NoAccess (0UL) </span></div><div class="line"><a name="l02765"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aae5275bfbe6e39df260c094b4a857d3a"> 2765</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR1_Access (1UL) </span></div><div class="line"><a name="l02767"></a><span class="lineno"> 2767</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Subregion 0 in region 0 (write &#39;1&#39; to clear) */</span><span class="preprocessor"></span></div><div class="line"><a name="l02768"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae0e0e18b2da78f014f063684e5348e66"> 2768</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR0_Pos (0UL) </span></div><div class="line"><a name="l02769"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6bd7c35c67b5020c8c1f42e97b9b03b7"> 2769</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR0_Msk (0x1UL &lt;&lt; MWU_PERREGION_SUBSTATWA_SR0_Pos) </span></div><div class="line"><a name="l02770"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab628433fe610451294cd378408ca27ba"> 2770</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR0_NoAccess (0UL) </span></div><div class="line"><a name="l02771"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a27bd5f1eff0b463d55a5b5f438f7f186"> 2771</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATWA_SR0_Access (1UL) </span></div><div class="line"><a name="l02773"></a><span class="lineno"> 2773</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: MWU_PERREGION_SUBSTATRA */</span><span class="preprocessor"></span></div><div class="line"><a name="l02774"></a><span class="lineno"> 2774</span>&#160;<span class="comment">/* Description: Description cluster[0]:  Source of event/interrupt in region 0, read access detected while corresponding subregion was enabled for watching */</span></div><div class="line"><a name="l02775"></a><span class="lineno"> 2775</span>&#160;</div><div class="line"><a name="l02776"></a><span class="lineno"> 2776</span>&#160;<span class="comment">/* Bit 31 : Subregion 31 in region 0 (write &#39;1&#39; to clear) */</span></div><div class="line"><a name="l02777"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9c3e4755671c2b53a6e78960b372c976"> 2777</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR31_Pos (31UL) </span></div><div class="line"><a name="l02778"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae58805d04ce3c27e6e466237fdde9627"> 2778</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR31_Msk (0x1UL &lt;&lt; MWU_PERREGION_SUBSTATRA_SR31_Pos) </span></div><div class="line"><a name="l02779"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8979038db1f4da00396142f0a4d6fbd7"> 2779</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR31_NoAccess (0UL) </span></div><div class="line"><a name="l02780"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a94cbaf65c6d8b533f3ff06c5a979d28c"> 2780</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR31_Access (1UL) </span></div><div class="line"><a name="l02782"></a><span class="lineno"> 2782</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 30 : Subregion 30 in region 0 (write &#39;1&#39; to clear) */</span><span class="preprocessor"></span></div><div class="line"><a name="l02783"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad3cb13bab4a1eda00ee7a2375f3d6152"> 2783</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR30_Pos (30UL) </span></div><div class="line"><a name="l02784"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2300704d5f6ed136bdfa0a763362704d"> 2784</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR30_Msk (0x1UL &lt;&lt; MWU_PERREGION_SUBSTATRA_SR30_Pos) </span></div><div class="line"><a name="l02785"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a68ab1da73bf3d76d3ad6a6bae9d6bdbe"> 2785</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR30_NoAccess (0UL) </span></div><div class="line"><a name="l02786"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a609d4ab271b92a181178f51b5fca65a9"> 2786</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR30_Access (1UL) </span></div><div class="line"><a name="l02788"></a><span class="lineno"> 2788</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 29 : Subregion 29 in region 0 (write &#39;1&#39; to clear) */</span><span class="preprocessor"></span></div><div class="line"><a name="l02789"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a22ec487d5ed96fa4c33e628e68625f6f"> 2789</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR29_Pos (29UL) </span></div><div class="line"><a name="l02790"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6137f11317cbe331f0a036634790466d"> 2790</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR29_Msk (0x1UL &lt;&lt; MWU_PERREGION_SUBSTATRA_SR29_Pos) </span></div><div class="line"><a name="l02791"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afd07d45742d3e462e35ca11c971d04da"> 2791</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR29_NoAccess (0UL) </span></div><div class="line"><a name="l02792"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac8940b4e86a108b7a5b3566bbc649d3e"> 2792</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR29_Access (1UL) </span></div><div class="line"><a name="l02794"></a><span class="lineno"> 2794</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 28 : Subregion 28 in region 0 (write &#39;1&#39; to clear) */</span><span class="preprocessor"></span></div><div class="line"><a name="l02795"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abaf68c4fd375bef03623444229c844b3"> 2795</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR28_Pos (28UL) </span></div><div class="line"><a name="l02796"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afd33af95ded77b14714a8de980b9e18f"> 2796</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR28_Msk (0x1UL &lt;&lt; MWU_PERREGION_SUBSTATRA_SR28_Pos) </span></div><div class="line"><a name="l02797"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa647dced5c16f7502eee74b3348f2140"> 2797</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR28_NoAccess (0UL) </span></div><div class="line"><a name="l02798"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a35ec675654ef5f8bc24136683c1baab6"> 2798</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR28_Access (1UL) </span></div><div class="line"><a name="l02800"></a><span class="lineno"> 2800</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 27 : Subregion 27 in region 0 (write &#39;1&#39; to clear) */</span><span class="preprocessor"></span></div><div class="line"><a name="l02801"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aed7f39d1a2de2ccad723fdedb106b904"> 2801</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR27_Pos (27UL) </span></div><div class="line"><a name="l02802"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a27c2e9132013e87d12c541566ac77704"> 2802</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR27_Msk (0x1UL &lt;&lt; MWU_PERREGION_SUBSTATRA_SR27_Pos) </span></div><div class="line"><a name="l02803"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad4a34e07b0756610ec2fd5b1e383e18c"> 2803</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR27_NoAccess (0UL) </span></div><div class="line"><a name="l02804"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abb12aa35d1d2a375dd86416458510524"> 2804</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR27_Access (1UL) </span></div><div class="line"><a name="l02806"></a><span class="lineno"> 2806</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 26 : Subregion 26 in region 0 (write &#39;1&#39; to clear) */</span><span class="preprocessor"></span></div><div class="line"><a name="l02807"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1dc385e4ab5f9663c14a9a86b38fa494"> 2807</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR26_Pos (26UL) </span></div><div class="line"><a name="l02808"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aefc160a02837b88466230fa75ba5c496"> 2808</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR26_Msk (0x1UL &lt;&lt; MWU_PERREGION_SUBSTATRA_SR26_Pos) </span></div><div class="line"><a name="l02809"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4f4bda18d1090f7d9d8df6b920d15ad6"> 2809</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR26_NoAccess (0UL) </span></div><div class="line"><a name="l02810"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5b391084960d04755f8215740d9021af"> 2810</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR26_Access (1UL) </span></div><div class="line"><a name="l02812"></a><span class="lineno"> 2812</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 25 : Subregion 25 in region 0 (write &#39;1&#39; to clear) */</span><span class="preprocessor"></span></div><div class="line"><a name="l02813"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7bda46440dd0236c4200b856d1d75960"> 2813</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR25_Pos (25UL) </span></div><div class="line"><a name="l02814"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a34e0e4b7751e038726be56ae28bba3de"> 2814</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR25_Msk (0x1UL &lt;&lt; MWU_PERREGION_SUBSTATRA_SR25_Pos) </span></div><div class="line"><a name="l02815"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9d79882bb8ccabaf15d30861d84f1fb8"> 2815</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR25_NoAccess (0UL) </span></div><div class="line"><a name="l02816"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8e8f38d6ec9e34120a9449f476b55a96"> 2816</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR25_Access (1UL) </span></div><div class="line"><a name="l02818"></a><span class="lineno"> 2818</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 24 : Subregion 24 in region 0 (write &#39;1&#39; to clear) */</span><span class="preprocessor"></span></div><div class="line"><a name="l02819"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa5e1a88d2a519053dc9bc29deb609956"> 2819</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR24_Pos (24UL) </span></div><div class="line"><a name="l02820"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a80d63896462a595e7d1f133a6bcf57aa"> 2820</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR24_Msk (0x1UL &lt;&lt; MWU_PERREGION_SUBSTATRA_SR24_Pos) </span></div><div class="line"><a name="l02821"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac6f38cc42d5e9939df2518106837afba"> 2821</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR24_NoAccess (0UL) </span></div><div class="line"><a name="l02822"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af8b3cfea3f212e1998d38750e911f9d4"> 2822</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR24_Access (1UL) </span></div><div class="line"><a name="l02824"></a><span class="lineno"> 2824</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 23 : Subregion 23 in region 0 (write &#39;1&#39; to clear) */</span><span class="preprocessor"></span></div><div class="line"><a name="l02825"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac4f33f141addd23cf711266ebda1f90f"> 2825</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR23_Pos (23UL) </span></div><div class="line"><a name="l02826"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a858d9adcb5714e517e5c98fc757409b3"> 2826</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR23_Msk (0x1UL &lt;&lt; MWU_PERREGION_SUBSTATRA_SR23_Pos) </span></div><div class="line"><a name="l02827"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8c76cecdc401fad1d5838a1ef094a60f"> 2827</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR23_NoAccess (0UL) </span></div><div class="line"><a name="l02828"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1a8967da9d0aef6883b31c22626415b6"> 2828</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR23_Access (1UL) </span></div><div class="line"><a name="l02830"></a><span class="lineno"> 2830</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 22 : Subregion 22 in region 0 (write &#39;1&#39; to clear) */</span><span class="preprocessor"></span></div><div class="line"><a name="l02831"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2b141b2db051d5c1c23c3ef1259ad4d5"> 2831</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR22_Pos (22UL) </span></div><div class="line"><a name="l02832"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae92f58ab77f46383b509bb3cff2bb13f"> 2832</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR22_Msk (0x1UL &lt;&lt; MWU_PERREGION_SUBSTATRA_SR22_Pos) </span></div><div class="line"><a name="l02833"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9067e2df0a90462628d11034991e4bfa"> 2833</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR22_NoAccess (0UL) </span></div><div class="line"><a name="l02834"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aaf8b228bebd53c9d92580f259385e5ac"> 2834</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR22_Access (1UL) </span></div><div class="line"><a name="l02836"></a><span class="lineno"> 2836</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 21 : Subregion 21 in region 0 (write &#39;1&#39; to clear) */</span><span class="preprocessor"></span></div><div class="line"><a name="l02837"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9f21a5c233bce7bf4a1f2a58a5201d0a"> 2837</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR21_Pos (21UL) </span></div><div class="line"><a name="l02838"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aecb8b6ba17345ec99bf2ee6bbb5a00c2"> 2838</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR21_Msk (0x1UL &lt;&lt; MWU_PERREGION_SUBSTATRA_SR21_Pos) </span></div><div class="line"><a name="l02839"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6dd5cf06da911731ed5399cb6dd6516c"> 2839</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR21_NoAccess (0UL) </span></div><div class="line"><a name="l02840"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa7360d8b106300a0b0baee53c6c8385e"> 2840</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR21_Access (1UL) </span></div><div class="line"><a name="l02842"></a><span class="lineno"> 2842</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 20 : Subregion 20 in region 0 (write &#39;1&#39; to clear) */</span><span class="preprocessor"></span></div><div class="line"><a name="l02843"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aec91e953a5c7e4178dd46c76a93055c5"> 2843</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR20_Pos (20UL) </span></div><div class="line"><a name="l02844"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af2aa527b3428f7e00852c6199aaa2c1d"> 2844</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR20_Msk (0x1UL &lt;&lt; MWU_PERREGION_SUBSTATRA_SR20_Pos) </span></div><div class="line"><a name="l02845"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2738a14d37bf0fa0800cbd45ff850798"> 2845</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR20_NoAccess (0UL) </span></div><div class="line"><a name="l02846"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8762895c7291665414c0b3c0942a0d55"> 2846</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR20_Access (1UL) </span></div><div class="line"><a name="l02848"></a><span class="lineno"> 2848</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 19 : Subregion 19 in region 0 (write &#39;1&#39; to clear) */</span><span class="preprocessor"></span></div><div class="line"><a name="l02849"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1d76703c41df286d0d988c098ab5f1d3"> 2849</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR19_Pos (19UL) </span></div><div class="line"><a name="l02850"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a068a7ec0186b3c09fdd4a1f2571c2ccd"> 2850</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR19_Msk (0x1UL &lt;&lt; MWU_PERREGION_SUBSTATRA_SR19_Pos) </span></div><div class="line"><a name="l02851"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aada9f8bfd8db46e107667adbb7f6f61f"> 2851</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR19_NoAccess (0UL) </span></div><div class="line"><a name="l02852"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a045654010a652b514d6cd7a0fee24385"> 2852</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR19_Access (1UL) </span></div><div class="line"><a name="l02854"></a><span class="lineno"> 2854</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 18 : Subregion 18 in region 0 (write &#39;1&#39; to clear) */</span><span class="preprocessor"></span></div><div class="line"><a name="l02855"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af701e1e3cc81fe2cba098d3d38bb58e0"> 2855</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR18_Pos (18UL) </span></div><div class="line"><a name="l02856"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abd0a09061e4e094bfb223aab5115b1ce"> 2856</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR18_Msk (0x1UL &lt;&lt; MWU_PERREGION_SUBSTATRA_SR18_Pos) </span></div><div class="line"><a name="l02857"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab857c12c92ccd4230d831a9aa3c95ff8"> 2857</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR18_NoAccess (0UL) </span></div><div class="line"><a name="l02858"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7ac81cef9b626e9ad44d7ba4528ca300"> 2858</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR18_Access (1UL) </span></div><div class="line"><a name="l02860"></a><span class="lineno"> 2860</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 17 : Subregion 17 in region 0 (write &#39;1&#39; to clear) */</span><span class="preprocessor"></span></div><div class="line"><a name="l02861"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae2d66f3422b4513a7911fdcecc8f4334"> 2861</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR17_Pos (17UL) </span></div><div class="line"><a name="l02862"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8c5ec29d3dc4b1ef8ac2d14803d4134e"> 2862</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR17_Msk (0x1UL &lt;&lt; MWU_PERREGION_SUBSTATRA_SR17_Pos) </span></div><div class="line"><a name="l02863"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac36b288e956e6631371c4df39f5151e7"> 2863</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR17_NoAccess (0UL) </span></div><div class="line"><a name="l02864"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ada75bb39fad046fdba3a856f6ace2f2b"> 2864</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR17_Access (1UL) </span></div><div class="line"><a name="l02866"></a><span class="lineno"> 2866</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 16 : Subregion 16 in region 0 (write &#39;1&#39; to clear) */</span><span class="preprocessor"></span></div><div class="line"><a name="l02867"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0e0bce9570b03ca62f90d14bfb7c2d8b"> 2867</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR16_Pos (16UL) </span></div><div class="line"><a name="l02868"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a33ef3b50d87d03980c25d8d0a336cd68"> 2868</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR16_Msk (0x1UL &lt;&lt; MWU_PERREGION_SUBSTATRA_SR16_Pos) </span></div><div class="line"><a name="l02869"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab57208ecf01765e73039e434abdf1966"> 2869</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR16_NoAccess (0UL) </span></div><div class="line"><a name="l02870"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a830061947ad8157fcca5b66a729be66f"> 2870</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR16_Access (1UL) </span></div><div class="line"><a name="l02872"></a><span class="lineno"> 2872</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 15 : Subregion 15 in region 0 (write &#39;1&#39; to clear) */</span><span class="preprocessor"></span></div><div class="line"><a name="l02873"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4f2a3bc8b6416ecd183005cb086e4340"> 2873</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR15_Pos (15UL) </span></div><div class="line"><a name="l02874"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8ea64830235c5a237a36853ec770f9ee"> 2874</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR15_Msk (0x1UL &lt;&lt; MWU_PERREGION_SUBSTATRA_SR15_Pos) </span></div><div class="line"><a name="l02875"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae20cec4cbd92b112f3446e23a858184d"> 2875</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR15_NoAccess (0UL) </span></div><div class="line"><a name="l02876"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7d787674788d9d1361c8245856213c54"> 2876</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR15_Access (1UL) </span></div><div class="line"><a name="l02878"></a><span class="lineno"> 2878</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 14 : Subregion 14 in region 0 (write &#39;1&#39; to clear) */</span><span class="preprocessor"></span></div><div class="line"><a name="l02879"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aae0ae72ae759a4f891cbd01cb2ca67f1"> 2879</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR14_Pos (14UL) </span></div><div class="line"><a name="l02880"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7f35e57cd9491aba64aa54de369af080"> 2880</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR14_Msk (0x1UL &lt;&lt; MWU_PERREGION_SUBSTATRA_SR14_Pos) </span></div><div class="line"><a name="l02881"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a650e2ea6550a450bf85c3dfc09b43be8"> 2881</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR14_NoAccess (0UL) </span></div><div class="line"><a name="l02882"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a55d0586eb037cff5d47ee5c8094ac251"> 2882</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR14_Access (1UL) </span></div><div class="line"><a name="l02884"></a><span class="lineno"> 2884</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 13 : Subregion 13 in region 0 (write &#39;1&#39; to clear) */</span><span class="preprocessor"></span></div><div class="line"><a name="l02885"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8da7925b6a4218eb5cdacc5988700d34"> 2885</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR13_Pos (13UL) </span></div><div class="line"><a name="l02886"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a01ae2dbdd572113a91f435b428c8cedd"> 2886</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR13_Msk (0x1UL &lt;&lt; MWU_PERREGION_SUBSTATRA_SR13_Pos) </span></div><div class="line"><a name="l02887"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4949c2252e813382fe9838a0eaeefe4c"> 2887</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR13_NoAccess (0UL) </span></div><div class="line"><a name="l02888"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac7f7a86802325dc71bf21d922b954142"> 2888</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR13_Access (1UL) </span></div><div class="line"><a name="l02890"></a><span class="lineno"> 2890</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 12 : Subregion 12 in region 0 (write &#39;1&#39; to clear) */</span><span class="preprocessor"></span></div><div class="line"><a name="l02891"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acce6830553f341cee93e7c4d7533ea2d"> 2891</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR12_Pos (12UL) </span></div><div class="line"><a name="l02892"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afc3cbafb8beb8047063aa8be2a3fd823"> 2892</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR12_Msk (0x1UL &lt;&lt; MWU_PERREGION_SUBSTATRA_SR12_Pos) </span></div><div class="line"><a name="l02893"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a147f7b0b031659a6dc6cc80de7cf181a"> 2893</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR12_NoAccess (0UL) </span></div><div class="line"><a name="l02894"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a09eaea611a841e55718222005355256a"> 2894</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR12_Access (1UL) </span></div><div class="line"><a name="l02896"></a><span class="lineno"> 2896</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 11 : Subregion 11 in region 0 (write &#39;1&#39; to clear) */</span><span class="preprocessor"></span></div><div class="line"><a name="l02897"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a79182a52741e1293b70188b432c1f7ff"> 2897</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR11_Pos (11UL) </span></div><div class="line"><a name="l02898"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a21879afebd4c5078bbb543d301142aad"> 2898</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR11_Msk (0x1UL &lt;&lt; MWU_PERREGION_SUBSTATRA_SR11_Pos) </span></div><div class="line"><a name="l02899"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aedf63f3d12bd62ea82d2102839843a5d"> 2899</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR11_NoAccess (0UL) </span></div><div class="line"><a name="l02900"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5102c6bbcda2314c3fc87e0f59d48d4e"> 2900</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR11_Access (1UL) </span></div><div class="line"><a name="l02902"></a><span class="lineno"> 2902</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 10 : Subregion 10 in region 0 (write &#39;1&#39; to clear) */</span><span class="preprocessor"></span></div><div class="line"><a name="l02903"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a76eac639fc332afe4d96cbcd0f6d2125"> 2903</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR10_Pos (10UL) </span></div><div class="line"><a name="l02904"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aac6254e4b8a35851f61dd5a6dd3cd244"> 2904</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR10_Msk (0x1UL &lt;&lt; MWU_PERREGION_SUBSTATRA_SR10_Pos) </span></div><div class="line"><a name="l02905"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac3a406314db214172526a9cbbd19e336"> 2905</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR10_NoAccess (0UL) </span></div><div class="line"><a name="l02906"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac8c3df8d1678494443f27057942f51e8"> 2906</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR10_Access (1UL) </span></div><div class="line"><a name="l02908"></a><span class="lineno"> 2908</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 9 : Subregion 9 in region 0 (write &#39;1&#39; to clear) */</span><span class="preprocessor"></span></div><div class="line"><a name="l02909"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a20b709a1269e888258a9a2205fa74e1e"> 2909</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR9_Pos (9UL) </span></div><div class="line"><a name="l02910"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a197706e0e317bdf61b61a2e3b0c4b008"> 2910</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR9_Msk (0x1UL &lt;&lt; MWU_PERREGION_SUBSTATRA_SR9_Pos) </span></div><div class="line"><a name="l02911"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab43c09a8ea02a3c9a1fcbdfb833ca5c6"> 2911</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR9_NoAccess (0UL) </span></div><div class="line"><a name="l02912"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4e53f2a9ddefc76b17a48552103e99e8"> 2912</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR9_Access (1UL) </span></div><div class="line"><a name="l02914"></a><span class="lineno"> 2914</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 8 : Subregion 8 in region 0 (write &#39;1&#39; to clear) */</span><span class="preprocessor"></span></div><div class="line"><a name="l02915"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a83e43243b33da00b32741eaaf8e1d32d"> 2915</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR8_Pos (8UL) </span></div><div class="line"><a name="l02916"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aaeb36b154e1accfda6d6ee738ed35dc4"> 2916</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR8_Msk (0x1UL &lt;&lt; MWU_PERREGION_SUBSTATRA_SR8_Pos) </span></div><div class="line"><a name="l02917"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5742cf9785508b09120d0a564f6da837"> 2917</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR8_NoAccess (0UL) </span></div><div class="line"><a name="l02918"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa63fb1735bb858abe70077cbdf9b5ebd"> 2918</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR8_Access (1UL) </span></div><div class="line"><a name="l02920"></a><span class="lineno"> 2920</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 7 : Subregion 7 in region 0 (write &#39;1&#39; to clear) */</span><span class="preprocessor"></span></div><div class="line"><a name="l02921"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2188e739bcc40fd6339596e906afa0e4"> 2921</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR7_Pos (7UL) </span></div><div class="line"><a name="l02922"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1bd61489dcab575b92a1142c1455d124"> 2922</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR7_Msk (0x1UL &lt;&lt; MWU_PERREGION_SUBSTATRA_SR7_Pos) </span></div><div class="line"><a name="l02923"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a28b3354511ba230ec3d7839c952f530a"> 2923</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR7_NoAccess (0UL) </span></div><div class="line"><a name="l02924"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a055fc8e58ad389a98656d75f13c3a102"> 2924</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR7_Access (1UL) </span></div><div class="line"><a name="l02926"></a><span class="lineno"> 2926</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 6 : Subregion 6 in region 0 (write &#39;1&#39; to clear) */</span><span class="preprocessor"></span></div><div class="line"><a name="l02927"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aab83c5db7bd3024e1cb3842e7f568c26"> 2927</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR6_Pos (6UL) </span></div><div class="line"><a name="l02928"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab2a1ed2206a51b92e5d7aa9874f93f54"> 2928</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR6_Msk (0x1UL &lt;&lt; MWU_PERREGION_SUBSTATRA_SR6_Pos) </span></div><div class="line"><a name="l02929"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad9fb6c4e205110c8d7ace49173b59b87"> 2929</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR6_NoAccess (0UL) </span></div><div class="line"><a name="l02930"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a222b758a645c73026efdc8a94a0d2362"> 2930</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR6_Access (1UL) </span></div><div class="line"><a name="l02932"></a><span class="lineno"> 2932</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 5 : Subregion 5 in region 0 (write &#39;1&#39; to clear) */</span><span class="preprocessor"></span></div><div class="line"><a name="l02933"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a36f5a26caa7c672cbbe3a19f63ab37f5"> 2933</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR5_Pos (5UL) </span></div><div class="line"><a name="l02934"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5b2f00cf237cc839a923a98bdd08316e"> 2934</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR5_Msk (0x1UL &lt;&lt; MWU_PERREGION_SUBSTATRA_SR5_Pos) </span></div><div class="line"><a name="l02935"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a21323a7003dee8e58c80f80be8b1d2e3"> 2935</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR5_NoAccess (0UL) </span></div><div class="line"><a name="l02936"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac3678966ad2e77154f61c432e3c3da74"> 2936</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR5_Access (1UL) </span></div><div class="line"><a name="l02938"></a><span class="lineno"> 2938</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 4 : Subregion 4 in region 0 (write &#39;1&#39; to clear) */</span><span class="preprocessor"></span></div><div class="line"><a name="l02939"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4c7e252b07554a045020f67cd9471bba"> 2939</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR4_Pos (4UL) </span></div><div class="line"><a name="l02940"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa14da6da98bf0eae20188e1ac15e4f94"> 2940</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR4_Msk (0x1UL &lt;&lt; MWU_PERREGION_SUBSTATRA_SR4_Pos) </span></div><div class="line"><a name="l02941"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac64420d32b0845aa778e22bf7a95cf23"> 2941</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR4_NoAccess (0UL) </span></div><div class="line"><a name="l02942"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac405999b76672216f9d464121e756a31"> 2942</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR4_Access (1UL) </span></div><div class="line"><a name="l02944"></a><span class="lineno"> 2944</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 3 : Subregion 3 in region 0 (write &#39;1&#39; to clear) */</span><span class="preprocessor"></span></div><div class="line"><a name="l02945"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae00451be2e79bddf035a2bc805ec1c09"> 2945</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR3_Pos (3UL) </span></div><div class="line"><a name="l02946"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae59a0091a3c47e0166299983992cf042"> 2946</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR3_Msk (0x1UL &lt;&lt; MWU_PERREGION_SUBSTATRA_SR3_Pos) </span></div><div class="line"><a name="l02947"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3a3c73f014f87c6bd76e94050c882f47"> 2947</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR3_NoAccess (0UL) </span></div><div class="line"><a name="l02948"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0d9897e33ade370bf0353a284bb5e36a"> 2948</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR3_Access (1UL) </span></div><div class="line"><a name="l02950"></a><span class="lineno"> 2950</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Subregion 2 in region 0 (write &#39;1&#39; to clear) */</span><span class="preprocessor"></span></div><div class="line"><a name="l02951"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4d5d0c9a095e6a13fd85fd4334bad854"> 2951</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR2_Pos (2UL) </span></div><div class="line"><a name="l02952"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae5a11f44fef37a64935779c214f8a8e8"> 2952</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR2_Msk (0x1UL &lt;&lt; MWU_PERREGION_SUBSTATRA_SR2_Pos) </span></div><div class="line"><a name="l02953"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0908e851aae87d2d1c42304f011d5268"> 2953</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR2_NoAccess (0UL) </span></div><div class="line"><a name="l02954"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af66ecd0b90fadf7c22c424c0cfec0b8e"> 2954</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR2_Access (1UL) </span></div><div class="line"><a name="l02956"></a><span class="lineno"> 2956</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Subregion 1 in region 0 (write &#39;1&#39; to clear) */</span><span class="preprocessor"></span></div><div class="line"><a name="l02957"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1a766727b511f10b2da08be9d896b3b9"> 2957</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR1_Pos (1UL) </span></div><div class="line"><a name="l02958"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a327bb98ba9a3ebea8aa931ce0cc242a7"> 2958</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR1_Msk (0x1UL &lt;&lt; MWU_PERREGION_SUBSTATRA_SR1_Pos) </span></div><div class="line"><a name="l02959"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a415e9ad7405235f6d46be0029273e24e"> 2959</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR1_NoAccess (0UL) </span></div><div class="line"><a name="l02960"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a594163a653c89871acbc82820226ab33"> 2960</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR1_Access (1UL) </span></div><div class="line"><a name="l02962"></a><span class="lineno"> 2962</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Subregion 0 in region 0 (write &#39;1&#39; to clear) */</span><span class="preprocessor"></span></div><div class="line"><a name="l02963"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0907858622cde679d356f23081d960c2"> 2963</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR0_Pos (0UL) </span></div><div class="line"><a name="l02964"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a770b024dfb725cddf9eccb17282fc090"> 2964</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR0_Msk (0x1UL &lt;&lt; MWU_PERREGION_SUBSTATRA_SR0_Pos) </span></div><div class="line"><a name="l02965"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7d4f02c276c9bf00fcab4bb0ec42eaea"> 2965</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR0_NoAccess (0UL) </span></div><div class="line"><a name="l02966"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aeac14d520081932da3fee0d47e3a5f46"> 2966</a></span>&#160;<span class="preprocessor">#define MWU_PERREGION_SUBSTATRA_SR0_Access (1UL) </span></div><div class="line"><a name="l02968"></a><span class="lineno"> 2968</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: MWU_REGIONEN */</span><span class="preprocessor"></span></div><div class="line"><a name="l02969"></a><span class="lineno"> 2969</span>&#160;<span class="comment">/* Description: Enable/disable regions watch */</span></div><div class="line"><a name="l02970"></a><span class="lineno"> 2970</span>&#160;</div><div class="line"><a name="l02971"></a><span class="lineno"> 2971</span>&#160;<span class="comment">/* Bit 27 : Enable/disable read access watch in PREGION[1] */</span></div><div class="line"><a name="l02972"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae0750205f9881f4c33657827df324327"> 2972</a></span>&#160;<span class="preprocessor">#define MWU_REGIONEN_PRGN1RA_Pos (27UL) </span></div><div class="line"><a name="l02973"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2440e50aa6fc85da0ea7bde62d2fa51d"> 2973</a></span>&#160;<span class="preprocessor">#define MWU_REGIONEN_PRGN1RA_Msk (0x1UL &lt;&lt; MWU_REGIONEN_PRGN1RA_Pos) </span></div><div class="line"><a name="l02974"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aacf869f00641210c6219e6aa669604bc"> 2974</a></span>&#160;<span class="preprocessor">#define MWU_REGIONEN_PRGN1RA_Disable (0UL) </span></div><div class="line"><a name="l02975"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adf549f8b61bc9ffa5277725cbd7d1e0e"> 2975</a></span>&#160;<span class="preprocessor">#define MWU_REGIONEN_PRGN1RA_Enable (1UL) </span></div><div class="line"><a name="l02977"></a><span class="lineno"> 2977</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 26 : Enable/disable write access watch in PREGION[1] */</span><span class="preprocessor"></span></div><div class="line"><a name="l02978"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6344fca0c761d078cebc78632adcd715"> 2978</a></span>&#160;<span class="preprocessor">#define MWU_REGIONEN_PRGN1WA_Pos (26UL) </span></div><div class="line"><a name="l02979"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af6d9b57b85988c931b1197d1d5f4ad55"> 2979</a></span>&#160;<span class="preprocessor">#define MWU_REGIONEN_PRGN1WA_Msk (0x1UL &lt;&lt; MWU_REGIONEN_PRGN1WA_Pos) </span></div><div class="line"><a name="l02980"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a38ec80d0be62967ec3e040c57dfa933a"> 2980</a></span>&#160;<span class="preprocessor">#define MWU_REGIONEN_PRGN1WA_Disable (0UL) </span></div><div class="line"><a name="l02981"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8c048135c5efa3f5ef67dc3612d8bab3"> 2981</a></span>&#160;<span class="preprocessor">#define MWU_REGIONEN_PRGN1WA_Enable (1UL) </span></div><div class="line"><a name="l02983"></a><span class="lineno"> 2983</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 25 : Enable/disable read access watch in PREGION[0] */</span><span class="preprocessor"></span></div><div class="line"><a name="l02984"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a201241d573f2560bde4c3651169bda23"> 2984</a></span>&#160;<span class="preprocessor">#define MWU_REGIONEN_PRGN0RA_Pos (25UL) </span></div><div class="line"><a name="l02985"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a01af7fb89fb6d9a7cc8beb7783fab1d9"> 2985</a></span>&#160;<span class="preprocessor">#define MWU_REGIONEN_PRGN0RA_Msk (0x1UL &lt;&lt; MWU_REGIONEN_PRGN0RA_Pos) </span></div><div class="line"><a name="l02986"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5d8a5d38b6fbcb21d63f274ac28d73af"> 2986</a></span>&#160;<span class="preprocessor">#define MWU_REGIONEN_PRGN0RA_Disable (0UL) </span></div><div class="line"><a name="l02987"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a84662441df4ea74d3834623520074208"> 2987</a></span>&#160;<span class="preprocessor">#define MWU_REGIONEN_PRGN0RA_Enable (1UL) </span></div><div class="line"><a name="l02989"></a><span class="lineno"> 2989</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 24 : Enable/disable write access watch in PREGION[0] */</span><span class="preprocessor"></span></div><div class="line"><a name="l02990"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a92136a26d10e5d9352652fe29b04af59"> 2990</a></span>&#160;<span class="preprocessor">#define MWU_REGIONEN_PRGN0WA_Pos (24UL) </span></div><div class="line"><a name="l02991"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0d16649075f14fd092f4e225ac348dc3"> 2991</a></span>&#160;<span class="preprocessor">#define MWU_REGIONEN_PRGN0WA_Msk (0x1UL &lt;&lt; MWU_REGIONEN_PRGN0WA_Pos) </span></div><div class="line"><a name="l02992"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac17c200d9b6766b164ab7104f3284df2"> 2992</a></span>&#160;<span class="preprocessor">#define MWU_REGIONEN_PRGN0WA_Disable (0UL) </span></div><div class="line"><a name="l02993"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa76c5582dcd839e265ff5a5ccf129b24"> 2993</a></span>&#160;<span class="preprocessor">#define MWU_REGIONEN_PRGN0WA_Enable (1UL) </span></div><div class="line"><a name="l02995"></a><span class="lineno"> 2995</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 7 : Enable/disable read access watch in region[3] */</span><span class="preprocessor"></span></div><div class="line"><a name="l02996"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac6b12e05147ad8c98300749973496d5e"> 2996</a></span>&#160;<span class="preprocessor">#define MWU_REGIONEN_RGN3RA_Pos (7UL) </span></div><div class="line"><a name="l02997"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abfe953414690c655f883c65e4618fd2d"> 2997</a></span>&#160;<span class="preprocessor">#define MWU_REGIONEN_RGN3RA_Msk (0x1UL &lt;&lt; MWU_REGIONEN_RGN3RA_Pos) </span></div><div class="line"><a name="l02998"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a127100c6b3629e945417590c07c944f4"> 2998</a></span>&#160;<span class="preprocessor">#define MWU_REGIONEN_RGN3RA_Disable (0UL) </span></div><div class="line"><a name="l02999"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad3cd5e04e6fd036118adeba4e97eaea1"> 2999</a></span>&#160;<span class="preprocessor">#define MWU_REGIONEN_RGN3RA_Enable (1UL) </span></div><div class="line"><a name="l03001"></a><span class="lineno"> 3001</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 6 : Enable/disable write access watch in region[3] */</span><span class="preprocessor"></span></div><div class="line"><a name="l03002"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1d5326e489f5372389f49ee7078ed5fb"> 3002</a></span>&#160;<span class="preprocessor">#define MWU_REGIONEN_RGN3WA_Pos (6UL) </span></div><div class="line"><a name="l03003"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa04e9f3be6074db10e4263b7a8c538a8"> 3003</a></span>&#160;<span class="preprocessor">#define MWU_REGIONEN_RGN3WA_Msk (0x1UL &lt;&lt; MWU_REGIONEN_RGN3WA_Pos) </span></div><div class="line"><a name="l03004"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abab3b56c75a15a1be5591bbd2b54ddff"> 3004</a></span>&#160;<span class="preprocessor">#define MWU_REGIONEN_RGN3WA_Disable (0UL) </span></div><div class="line"><a name="l03005"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af01d3b07c46dc594bdd8914a02d1dffe"> 3005</a></span>&#160;<span class="preprocessor">#define MWU_REGIONEN_RGN3WA_Enable (1UL) </span></div><div class="line"><a name="l03007"></a><span class="lineno"> 3007</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 5 : Enable/disable read access watch in region[2] */</span><span class="preprocessor"></span></div><div class="line"><a name="l03008"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7554d26ba604440847e1d36712aa9194"> 3008</a></span>&#160;<span class="preprocessor">#define MWU_REGIONEN_RGN2RA_Pos (5UL) </span></div><div class="line"><a name="l03009"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0172f7c643d185ad9241faea671abf81"> 3009</a></span>&#160;<span class="preprocessor">#define MWU_REGIONEN_RGN2RA_Msk (0x1UL &lt;&lt; MWU_REGIONEN_RGN2RA_Pos) </span></div><div class="line"><a name="l03010"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#accb5bbfe0b04bf38191f381fcb09bfa8"> 3010</a></span>&#160;<span class="preprocessor">#define MWU_REGIONEN_RGN2RA_Disable (0UL) </span></div><div class="line"><a name="l03011"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a97ec71faa9b263473e01f78476e3696b"> 3011</a></span>&#160;<span class="preprocessor">#define MWU_REGIONEN_RGN2RA_Enable (1UL) </span></div><div class="line"><a name="l03013"></a><span class="lineno"> 3013</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 4 : Enable/disable write access watch in region[2] */</span><span class="preprocessor"></span></div><div class="line"><a name="l03014"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ada62eaf05438240bc9928f6dcd23ab28"> 3014</a></span>&#160;<span class="preprocessor">#define MWU_REGIONEN_RGN2WA_Pos (4UL) </span></div><div class="line"><a name="l03015"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4030e0694d8310f55d8f7191391d075b"> 3015</a></span>&#160;<span class="preprocessor">#define MWU_REGIONEN_RGN2WA_Msk (0x1UL &lt;&lt; MWU_REGIONEN_RGN2WA_Pos) </span></div><div class="line"><a name="l03016"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8539610bc25f6cd968162b19c1526d2b"> 3016</a></span>&#160;<span class="preprocessor">#define MWU_REGIONEN_RGN2WA_Disable (0UL) </span></div><div class="line"><a name="l03017"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6ecf5b87d81222a1e995315656019ccb"> 3017</a></span>&#160;<span class="preprocessor">#define MWU_REGIONEN_RGN2WA_Enable (1UL) </span></div><div class="line"><a name="l03019"></a><span class="lineno"> 3019</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 3 : Enable/disable read access watch in region[1] */</span><span class="preprocessor"></span></div><div class="line"><a name="l03020"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8cd04220f1f7cc756f07be96c80ca8e0"> 3020</a></span>&#160;<span class="preprocessor">#define MWU_REGIONEN_RGN1RA_Pos (3UL) </span></div><div class="line"><a name="l03021"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a70410d9132febfc00377c5d347b4abc5"> 3021</a></span>&#160;<span class="preprocessor">#define MWU_REGIONEN_RGN1RA_Msk (0x1UL &lt;&lt; MWU_REGIONEN_RGN1RA_Pos) </span></div><div class="line"><a name="l03022"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a065f95fd8a56e3083ec0e7d641721d1c"> 3022</a></span>&#160;<span class="preprocessor">#define MWU_REGIONEN_RGN1RA_Disable (0UL) </span></div><div class="line"><a name="l03023"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a924cbf350654097c5c6f7caecebf3c73"> 3023</a></span>&#160;<span class="preprocessor">#define MWU_REGIONEN_RGN1RA_Enable (1UL) </span></div><div class="line"><a name="l03025"></a><span class="lineno"> 3025</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Enable/disable write access watch in region[1] */</span><span class="preprocessor"></span></div><div class="line"><a name="l03026"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae9c0c9b65ff43988de18b0a3d7ecad1d"> 3026</a></span>&#160;<span class="preprocessor">#define MWU_REGIONEN_RGN1WA_Pos (2UL) </span></div><div class="line"><a name="l03027"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a96f1fbc22cf7ba5e57feb2fb3d1b58d7"> 3027</a></span>&#160;<span class="preprocessor">#define MWU_REGIONEN_RGN1WA_Msk (0x1UL &lt;&lt; MWU_REGIONEN_RGN1WA_Pos) </span></div><div class="line"><a name="l03028"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4354c98d795bb20cc1c1a2530acf81c1"> 3028</a></span>&#160;<span class="preprocessor">#define MWU_REGIONEN_RGN1WA_Disable (0UL) </span></div><div class="line"><a name="l03029"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aba8709ea991d885dcce2c1311d0bb97f"> 3029</a></span>&#160;<span class="preprocessor">#define MWU_REGIONEN_RGN1WA_Enable (1UL) </span></div><div class="line"><a name="l03031"></a><span class="lineno"> 3031</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Enable/disable read access watch in region[0] */</span><span class="preprocessor"></span></div><div class="line"><a name="l03032"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adbc84ce460104b72a4d9b9f2fc64688d"> 3032</a></span>&#160;<span class="preprocessor">#define MWU_REGIONEN_RGN0RA_Pos (1UL) </span></div><div class="line"><a name="l03033"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae630d4fd3bbb3125fc56b87245a558a3"> 3033</a></span>&#160;<span class="preprocessor">#define MWU_REGIONEN_RGN0RA_Msk (0x1UL &lt;&lt; MWU_REGIONEN_RGN0RA_Pos) </span></div><div class="line"><a name="l03034"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aff348c542890ea0d3608cc612a136e83"> 3034</a></span>&#160;<span class="preprocessor">#define MWU_REGIONEN_RGN0RA_Disable (0UL) </span></div><div class="line"><a name="l03035"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af22c14e23140ec655bdb8ae2644be7dd"> 3035</a></span>&#160;<span class="preprocessor">#define MWU_REGIONEN_RGN0RA_Enable (1UL) </span></div><div class="line"><a name="l03037"></a><span class="lineno"> 3037</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Enable/disable write access watch in region[0] */</span><span class="preprocessor"></span></div><div class="line"><a name="l03038"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aac33a9ec31048a633b8fc64708af78c2"> 3038</a></span>&#160;<span class="preprocessor">#define MWU_REGIONEN_RGN0WA_Pos (0UL) </span></div><div class="line"><a name="l03039"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa1a1cb4eb3f6d3de2f756de400bf425e"> 3039</a></span>&#160;<span class="preprocessor">#define MWU_REGIONEN_RGN0WA_Msk (0x1UL &lt;&lt; MWU_REGIONEN_RGN0WA_Pos) </span></div><div class="line"><a name="l03040"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2816822fd7a74143620fac6f36d0bcb5"> 3040</a></span>&#160;<span class="preprocessor">#define MWU_REGIONEN_RGN0WA_Disable (0UL) </span></div><div class="line"><a name="l03041"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9495a61875083e2075a75a954409be61"> 3041</a></span>&#160;<span class="preprocessor">#define MWU_REGIONEN_RGN0WA_Enable (1UL) </span></div><div class="line"><a name="l03043"></a><span class="lineno"> 3043</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: MWU_REGIONENSET */</span><span class="preprocessor"></span></div><div class="line"><a name="l03044"></a><span class="lineno"> 3044</span>&#160;<span class="comment">/* Description: Enable regions watch */</span></div><div class="line"><a name="l03045"></a><span class="lineno"> 3045</span>&#160;</div><div class="line"><a name="l03046"></a><span class="lineno"> 3046</span>&#160;<span class="comment">/* Bit 27 : Enable read access watch in PREGION[1] */</span></div><div class="line"><a name="l03047"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aad9c7068e52672f3bb827cd34e03185a"> 3047</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENSET_PRGN1RA_Pos (27UL) </span></div><div class="line"><a name="l03048"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a86575252b63add9b21a568cf20e5907e"> 3048</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENSET_PRGN1RA_Msk (0x1UL &lt;&lt; MWU_REGIONENSET_PRGN1RA_Pos) </span></div><div class="line"><a name="l03049"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3d5fe4b9375032eee2a12ae8778b1d31"> 3049</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENSET_PRGN1RA_Disabled (0UL) </span></div><div class="line"><a name="l03050"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a82281180c81896ec8b36f121292f824d"> 3050</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENSET_PRGN1RA_Enabled (1UL) </span></div><div class="line"><a name="l03051"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad6ddde083e66c1ade414a46faafe598d"> 3051</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENSET_PRGN1RA_Set (1UL) </span></div><div class="line"><a name="l03053"></a><span class="lineno"> 3053</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 26 : Enable write access watch in PREGION[1] */</span><span class="preprocessor"></span></div><div class="line"><a name="l03054"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae81ab8be09ba452669cfec665426db6f"> 3054</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENSET_PRGN1WA_Pos (26UL) </span></div><div class="line"><a name="l03055"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a778fbb635b5513f37fcff0f88b8ccee9"> 3055</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENSET_PRGN1WA_Msk (0x1UL &lt;&lt; MWU_REGIONENSET_PRGN1WA_Pos) </span></div><div class="line"><a name="l03056"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2cd878928349bcc8aebdd9e75e668761"> 3056</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENSET_PRGN1WA_Disabled (0UL) </span></div><div class="line"><a name="l03057"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3a4779a253a9f0715faf7cde0a813ac1"> 3057</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENSET_PRGN1WA_Enabled (1UL) </span></div><div class="line"><a name="l03058"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3fd31cdbe706d7ffa89537eff9b0c148"> 3058</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENSET_PRGN1WA_Set (1UL) </span></div><div class="line"><a name="l03060"></a><span class="lineno"> 3060</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 25 : Enable read access watch in PREGION[0] */</span><span class="preprocessor"></span></div><div class="line"><a name="l03061"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a091da21699d706d6d69939ee84496de5"> 3061</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENSET_PRGN0RA_Pos (25UL) </span></div><div class="line"><a name="l03062"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa606d3a171fda342b7e078da452732c2"> 3062</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENSET_PRGN0RA_Msk (0x1UL &lt;&lt; MWU_REGIONENSET_PRGN0RA_Pos) </span></div><div class="line"><a name="l03063"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aff464caacc46d3755c0f749c601f287e"> 3063</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENSET_PRGN0RA_Disabled (0UL) </span></div><div class="line"><a name="l03064"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af51e06fd8722868f3a4969ca07bb8fa0"> 3064</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENSET_PRGN0RA_Enabled (1UL) </span></div><div class="line"><a name="l03065"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4c0324c03a9994a189acd047b5c2453d"> 3065</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENSET_PRGN0RA_Set (1UL) </span></div><div class="line"><a name="l03067"></a><span class="lineno"> 3067</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 24 : Enable write access watch in PREGION[0] */</span><span class="preprocessor"></span></div><div class="line"><a name="l03068"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5b63ec2c06bf0823070fc36a0b29a8c9"> 3068</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENSET_PRGN0WA_Pos (24UL) </span></div><div class="line"><a name="l03069"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aeb273df527b07bf7a7720c8225cb6e03"> 3069</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENSET_PRGN0WA_Msk (0x1UL &lt;&lt; MWU_REGIONENSET_PRGN0WA_Pos) </span></div><div class="line"><a name="l03070"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad4859e598bdd02fc5c3d4d14cd9d0435"> 3070</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENSET_PRGN0WA_Disabled (0UL) </span></div><div class="line"><a name="l03071"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5a864a4692d485ae48f0f5790b404f14"> 3071</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENSET_PRGN0WA_Enabled (1UL) </span></div><div class="line"><a name="l03072"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a26888c2e85aad0e5cb3e3c2a2e4c782d"> 3072</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENSET_PRGN0WA_Set (1UL) </span></div><div class="line"><a name="l03074"></a><span class="lineno"> 3074</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 7 : Enable read access watch in region[3] */</span><span class="preprocessor"></span></div><div class="line"><a name="l03075"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a27c9e774d9d00ce1dfc179372c01e19b"> 3075</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENSET_RGN3RA_Pos (7UL) </span></div><div class="line"><a name="l03076"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab65f1887a8bf5e7aa634ca571fe4d406"> 3076</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENSET_RGN3RA_Msk (0x1UL &lt;&lt; MWU_REGIONENSET_RGN3RA_Pos) </span></div><div class="line"><a name="l03077"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af0dcb9cf72c5f5cbcbbc59523476ec14"> 3077</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENSET_RGN3RA_Disabled (0UL) </span></div><div class="line"><a name="l03078"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0033a47c8cf108d265caaed03c2170d8"> 3078</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENSET_RGN3RA_Enabled (1UL) </span></div><div class="line"><a name="l03079"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a37eb6a777e1fbed30db3926376063349"> 3079</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENSET_RGN3RA_Set (1UL) </span></div><div class="line"><a name="l03081"></a><span class="lineno"> 3081</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 6 : Enable write access watch in region[3] */</span><span class="preprocessor"></span></div><div class="line"><a name="l03082"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a59d38dcc62368d3ad79f22fc01395263"> 3082</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENSET_RGN3WA_Pos (6UL) </span></div><div class="line"><a name="l03083"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a95b48583b95b9f11f2b6113182f3416a"> 3083</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENSET_RGN3WA_Msk (0x1UL &lt;&lt; MWU_REGIONENSET_RGN3WA_Pos) </span></div><div class="line"><a name="l03084"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2f3ae7ad8a08ee3838e6e0eb0d093e35"> 3084</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENSET_RGN3WA_Disabled (0UL) </span></div><div class="line"><a name="l03085"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a80210a2882f3231ba14a7b453e3d932f"> 3085</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENSET_RGN3WA_Enabled (1UL) </span></div><div class="line"><a name="l03086"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a295a88bc2cf869c6453feb3c699e8ea9"> 3086</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENSET_RGN3WA_Set (1UL) </span></div><div class="line"><a name="l03088"></a><span class="lineno"> 3088</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 5 : Enable read access watch in region[2] */</span><span class="preprocessor"></span></div><div class="line"><a name="l03089"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a559ad57b4a203dd4f5ca9e67217d6a08"> 3089</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENSET_RGN2RA_Pos (5UL) </span></div><div class="line"><a name="l03090"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a62acdc9fe1f96a50e0b594b083dd98f6"> 3090</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENSET_RGN2RA_Msk (0x1UL &lt;&lt; MWU_REGIONENSET_RGN2RA_Pos) </span></div><div class="line"><a name="l03091"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab6133698402d4418c8199e5018baa29e"> 3091</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENSET_RGN2RA_Disabled (0UL) </span></div><div class="line"><a name="l03092"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a175a272ec2c54df8ce0ec97ec4b50b43"> 3092</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENSET_RGN2RA_Enabled (1UL) </span></div><div class="line"><a name="l03093"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a77e3e2d65d80c77eea6103066fcc4b5b"> 3093</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENSET_RGN2RA_Set (1UL) </span></div><div class="line"><a name="l03095"></a><span class="lineno"> 3095</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 4 : Enable write access watch in region[2] */</span><span class="preprocessor"></span></div><div class="line"><a name="l03096"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aed700ce400830dd89ffd67931f589bf3"> 3096</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENSET_RGN2WA_Pos (4UL) </span></div><div class="line"><a name="l03097"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2eb8206573b2f9358efa2703a75dda25"> 3097</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENSET_RGN2WA_Msk (0x1UL &lt;&lt; MWU_REGIONENSET_RGN2WA_Pos) </span></div><div class="line"><a name="l03098"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3da95e786ba4229c1c93e370cc92c34f"> 3098</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENSET_RGN2WA_Disabled (0UL) </span></div><div class="line"><a name="l03099"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#addf15878faa6c15d9aa927366400e93d"> 3099</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENSET_RGN2WA_Enabled (1UL) </span></div><div class="line"><a name="l03100"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4a322a44bb0821bcc1a158372182f0f0"> 3100</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENSET_RGN2WA_Set (1UL) </span></div><div class="line"><a name="l03102"></a><span class="lineno"> 3102</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 3 : Enable read access watch in region[1] */</span><span class="preprocessor"></span></div><div class="line"><a name="l03103"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1d56d5d06ecdb482293e817f51630079"> 3103</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENSET_RGN1RA_Pos (3UL) </span></div><div class="line"><a name="l03104"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac1f7b8404d87beba79b06dbf5a1d4801"> 3104</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENSET_RGN1RA_Msk (0x1UL &lt;&lt; MWU_REGIONENSET_RGN1RA_Pos) </span></div><div class="line"><a name="l03105"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a92a7aec83ac550739bf309b7dd4ed7b2"> 3105</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENSET_RGN1RA_Disabled (0UL) </span></div><div class="line"><a name="l03106"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af79bd61a73e2aa534079c6a6b9553a9c"> 3106</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENSET_RGN1RA_Enabled (1UL) </span></div><div class="line"><a name="l03107"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afa4718ce57524b4fd143ab2429be90bd"> 3107</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENSET_RGN1RA_Set (1UL) </span></div><div class="line"><a name="l03109"></a><span class="lineno"> 3109</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Enable write access watch in region[1] */</span><span class="preprocessor"></span></div><div class="line"><a name="l03110"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2bf47ba151c3c42d6a525746c3f4265d"> 3110</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENSET_RGN1WA_Pos (2UL) </span></div><div class="line"><a name="l03111"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acf7a4ebbef672ab736196b6cd33dc7ba"> 3111</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENSET_RGN1WA_Msk (0x1UL &lt;&lt; MWU_REGIONENSET_RGN1WA_Pos) </span></div><div class="line"><a name="l03112"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abd67223215d24c999f193e9f8b381f6f"> 3112</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENSET_RGN1WA_Disabled (0UL) </span></div><div class="line"><a name="l03113"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a77590cc153315f7dab693de77edb45ee"> 3113</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENSET_RGN1WA_Enabled (1UL) </span></div><div class="line"><a name="l03114"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a67d6c9bbde2c35c9184d00a86c098919"> 3114</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENSET_RGN1WA_Set (1UL) </span></div><div class="line"><a name="l03116"></a><span class="lineno"> 3116</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Enable read access watch in region[0] */</span><span class="preprocessor"></span></div><div class="line"><a name="l03117"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acd9c1f404a4f82be34e073186513b759"> 3117</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENSET_RGN0RA_Pos (1UL) </span></div><div class="line"><a name="l03118"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2e3f049819f8d9847a69d96e82f4c08b"> 3118</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENSET_RGN0RA_Msk (0x1UL &lt;&lt; MWU_REGIONENSET_RGN0RA_Pos) </span></div><div class="line"><a name="l03119"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7348d01b3ec069670eadd47ddb218118"> 3119</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENSET_RGN0RA_Disabled (0UL) </span></div><div class="line"><a name="l03120"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a89316fcbf627ca454c8eed0473ad09c8"> 3120</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENSET_RGN0RA_Enabled (1UL) </span></div><div class="line"><a name="l03121"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad890e2f96b700263d2b8ee0942dac96b"> 3121</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENSET_RGN0RA_Set (1UL) </span></div><div class="line"><a name="l03123"></a><span class="lineno"> 3123</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Enable write access watch in region[0] */</span><span class="preprocessor"></span></div><div class="line"><a name="l03124"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afb209a462f5eded1508924491941b516"> 3124</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENSET_RGN0WA_Pos (0UL) </span></div><div class="line"><a name="l03125"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aceafcc5e337f93b791c24f760dfc93bf"> 3125</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENSET_RGN0WA_Msk (0x1UL &lt;&lt; MWU_REGIONENSET_RGN0WA_Pos) </span></div><div class="line"><a name="l03126"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af4ce465ac418a4e6c8407e2652d29b78"> 3126</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENSET_RGN0WA_Disabled (0UL) </span></div><div class="line"><a name="l03127"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3a3873f6ce33f82802405958b26ede5f"> 3127</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENSET_RGN0WA_Enabled (1UL) </span></div><div class="line"><a name="l03128"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a72278182b10de458693730a04e67b13c"> 3128</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENSET_RGN0WA_Set (1UL) </span></div><div class="line"><a name="l03130"></a><span class="lineno"> 3130</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: MWU_REGIONENCLR */</span><span class="preprocessor"></span></div><div class="line"><a name="l03131"></a><span class="lineno"> 3131</span>&#160;<span class="comment">/* Description: Disable regions watch */</span></div><div class="line"><a name="l03132"></a><span class="lineno"> 3132</span>&#160;</div><div class="line"><a name="l03133"></a><span class="lineno"> 3133</span>&#160;<span class="comment">/* Bit 27 : Disable read access watch in PREGION[1] */</span></div><div class="line"><a name="l03134"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a82ce0f11c3c69e121cc366f6d01735ec"> 3134</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENCLR_PRGN1RA_Pos (27UL) </span></div><div class="line"><a name="l03135"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a92acf19807a1fa7c31b1dfee86c43399"> 3135</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENCLR_PRGN1RA_Msk (0x1UL &lt;&lt; MWU_REGIONENCLR_PRGN1RA_Pos) </span></div><div class="line"><a name="l03136"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5f11422364befb06e5321307ab1cf267"> 3136</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENCLR_PRGN1RA_Disabled (0UL) </span></div><div class="line"><a name="l03137"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a83f255292924bad6ddac9be4732a52dc"> 3137</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENCLR_PRGN1RA_Enabled (1UL) </span></div><div class="line"><a name="l03138"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6c23b3aaba7beec74456786b5f80852a"> 3138</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENCLR_PRGN1RA_Clear (1UL) </span></div><div class="line"><a name="l03140"></a><span class="lineno"> 3140</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 26 : Disable write access watch in PREGION[1] */</span><span class="preprocessor"></span></div><div class="line"><a name="l03141"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5dce0dbaaaf6b77490e2c0e579018462"> 3141</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENCLR_PRGN1WA_Pos (26UL) </span></div><div class="line"><a name="l03142"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1913b054fd0f15767c6a023effb801fc"> 3142</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENCLR_PRGN1WA_Msk (0x1UL &lt;&lt; MWU_REGIONENCLR_PRGN1WA_Pos) </span></div><div class="line"><a name="l03143"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8bc2d76c890ea66a2b490cbc0a293ded"> 3143</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENCLR_PRGN1WA_Disabled (0UL) </span></div><div class="line"><a name="l03144"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3235914cc85c80e7baa7ccc8cc8859b8"> 3144</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENCLR_PRGN1WA_Enabled (1UL) </span></div><div class="line"><a name="l03145"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3c8d9986e6769c9ba9515b861ad16dfa"> 3145</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENCLR_PRGN1WA_Clear (1UL) </span></div><div class="line"><a name="l03147"></a><span class="lineno"> 3147</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 25 : Disable read access watch in PREGION[0] */</span><span class="preprocessor"></span></div><div class="line"><a name="l03148"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a39c1ef69e0ad849dd806344bd459cb59"> 3148</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENCLR_PRGN0RA_Pos (25UL) </span></div><div class="line"><a name="l03149"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a23a847f4d4338056ff045ca9f1e9cfdf"> 3149</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENCLR_PRGN0RA_Msk (0x1UL &lt;&lt; MWU_REGIONENCLR_PRGN0RA_Pos) </span></div><div class="line"><a name="l03150"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8555e1f5e9b2987f5ec6765fd05636b8"> 3150</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENCLR_PRGN0RA_Disabled (0UL) </span></div><div class="line"><a name="l03151"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af83f4f18d79dc5c962ff9146625f40b5"> 3151</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENCLR_PRGN0RA_Enabled (1UL) </span></div><div class="line"><a name="l03152"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a10744ae6faeea533f4d7ff2e4942a582"> 3152</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENCLR_PRGN0RA_Clear (1UL) </span></div><div class="line"><a name="l03154"></a><span class="lineno"> 3154</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 24 : Disable write access watch in PREGION[0] */</span><span class="preprocessor"></span></div><div class="line"><a name="l03155"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aaf780802235d3d60636ba698ff542e77"> 3155</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENCLR_PRGN0WA_Pos (24UL) </span></div><div class="line"><a name="l03156"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a22d5a9eec0c1a204429ce90393ee9671"> 3156</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENCLR_PRGN0WA_Msk (0x1UL &lt;&lt; MWU_REGIONENCLR_PRGN0WA_Pos) </span></div><div class="line"><a name="l03157"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae7d91a12a7396148da41fbc12cc10c10"> 3157</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENCLR_PRGN0WA_Disabled (0UL) </span></div><div class="line"><a name="l03158"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0a4ace42d8fa54cf07578da8615f582c"> 3158</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENCLR_PRGN0WA_Enabled (1UL) </span></div><div class="line"><a name="l03159"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4809d8770b7e7231b308aad94a8ff61d"> 3159</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENCLR_PRGN0WA_Clear (1UL) </span></div><div class="line"><a name="l03161"></a><span class="lineno"> 3161</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 7 : Disable read access watch in region[3] */</span><span class="preprocessor"></span></div><div class="line"><a name="l03162"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6c39d214918ce8b006ee02d4ef070123"> 3162</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENCLR_RGN3RA_Pos (7UL) </span></div><div class="line"><a name="l03163"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5ad9fd167dc5ef7c536c87a3b7d0b4be"> 3163</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENCLR_RGN3RA_Msk (0x1UL &lt;&lt; MWU_REGIONENCLR_RGN3RA_Pos) </span></div><div class="line"><a name="l03164"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab1d0ee5536475a549c7e9a7fdd014090"> 3164</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENCLR_RGN3RA_Disabled (0UL) </span></div><div class="line"><a name="l03165"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aca4de608f1156c2cc091590475a274b8"> 3165</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENCLR_RGN3RA_Enabled (1UL) </span></div><div class="line"><a name="l03166"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a25d893081a58e9fb68c5fa50f207d208"> 3166</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENCLR_RGN3RA_Clear (1UL) </span></div><div class="line"><a name="l03168"></a><span class="lineno"> 3168</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 6 : Disable write access watch in region[3] */</span><span class="preprocessor"></span></div><div class="line"><a name="l03169"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a532d032aa6ff2a7a9a9c670ad7553e2d"> 3169</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENCLR_RGN3WA_Pos (6UL) </span></div><div class="line"><a name="l03170"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5b7e0d8fb0acd4d3ae2856d539162f96"> 3170</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENCLR_RGN3WA_Msk (0x1UL &lt;&lt; MWU_REGIONENCLR_RGN3WA_Pos) </span></div><div class="line"><a name="l03171"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8b9af4c16d9aaa2be2f9cf1ae3af8028"> 3171</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENCLR_RGN3WA_Disabled (0UL) </span></div><div class="line"><a name="l03172"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a98d661316bfe932d36b4fd5b126ef908"> 3172</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENCLR_RGN3WA_Enabled (1UL) </span></div><div class="line"><a name="l03173"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afa7321aa3a08f3318ca9913534d5e2e2"> 3173</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENCLR_RGN3WA_Clear (1UL) </span></div><div class="line"><a name="l03175"></a><span class="lineno"> 3175</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 5 : Disable read access watch in region[2] */</span><span class="preprocessor"></span></div><div class="line"><a name="l03176"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0fe8ac274766019c3951aee772c5c900"> 3176</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENCLR_RGN2RA_Pos (5UL) </span></div><div class="line"><a name="l03177"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1047c2ef9d35f0f6ecc4bc32bdb6ee9c"> 3177</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENCLR_RGN2RA_Msk (0x1UL &lt;&lt; MWU_REGIONENCLR_RGN2RA_Pos) </span></div><div class="line"><a name="l03178"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adc09a6e61cc04726fbf2171a10cf9596"> 3178</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENCLR_RGN2RA_Disabled (0UL) </span></div><div class="line"><a name="l03179"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac4deb85ebb2ced3c5f1ebda8f67bb155"> 3179</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENCLR_RGN2RA_Enabled (1UL) </span></div><div class="line"><a name="l03180"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a933ee9cea6039c61a69117a2267222dc"> 3180</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENCLR_RGN2RA_Clear (1UL) </span></div><div class="line"><a name="l03182"></a><span class="lineno"> 3182</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 4 : Disable write access watch in region[2] */</span><span class="preprocessor"></span></div><div class="line"><a name="l03183"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1055b8abf6440d5b457e5acb5aae9b35"> 3183</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENCLR_RGN2WA_Pos (4UL) </span></div><div class="line"><a name="l03184"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae2e4a3026f3649cdbdd6d6de85d64e77"> 3184</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENCLR_RGN2WA_Msk (0x1UL &lt;&lt; MWU_REGIONENCLR_RGN2WA_Pos) </span></div><div class="line"><a name="l03185"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6ef9fd86d6d3bbe47ecb3d44cf0797e5"> 3185</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENCLR_RGN2WA_Disabled (0UL) </span></div><div class="line"><a name="l03186"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6ff4ae16125a49b4ee1c15d72578218d"> 3186</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENCLR_RGN2WA_Enabled (1UL) </span></div><div class="line"><a name="l03187"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0f633eb0baad7bfb9497f47ec774cd15"> 3187</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENCLR_RGN2WA_Clear (1UL) </span></div><div class="line"><a name="l03189"></a><span class="lineno"> 3189</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 3 : Disable read access watch in region[1] */</span><span class="preprocessor"></span></div><div class="line"><a name="l03190"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1c7484a330cba911c1baf92c86877982"> 3190</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENCLR_RGN1RA_Pos (3UL) </span></div><div class="line"><a name="l03191"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8a580f2d62131d7def09d1fc17293e96"> 3191</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENCLR_RGN1RA_Msk (0x1UL &lt;&lt; MWU_REGIONENCLR_RGN1RA_Pos) </span></div><div class="line"><a name="l03192"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a67478e0cee5ca8fe63f88b0a4d166e49"> 3192</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENCLR_RGN1RA_Disabled (0UL) </span></div><div class="line"><a name="l03193"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae7e0cedfa14cfdaa7ef27f8ea4a34f2d"> 3193</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENCLR_RGN1RA_Enabled (1UL) </span></div><div class="line"><a name="l03194"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a87b237a13df271d8f7504562c420858b"> 3194</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENCLR_RGN1RA_Clear (1UL) </span></div><div class="line"><a name="l03196"></a><span class="lineno"> 3196</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Disable write access watch in region[1] */</span><span class="preprocessor"></span></div><div class="line"><a name="l03197"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af52c1832bf90e5f0fd59baab46275b79"> 3197</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENCLR_RGN1WA_Pos (2UL) </span></div><div class="line"><a name="l03198"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9cc1bc890d6d18f1b1f6e2cc56df709e"> 3198</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENCLR_RGN1WA_Msk (0x1UL &lt;&lt; MWU_REGIONENCLR_RGN1WA_Pos) </span></div><div class="line"><a name="l03199"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a37a63de5f313d83974dd3902a750c0d4"> 3199</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENCLR_RGN1WA_Disabled (0UL) </span></div><div class="line"><a name="l03200"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3a71a65e9a8d90acfa2e99ee978b8602"> 3200</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENCLR_RGN1WA_Enabled (1UL) </span></div><div class="line"><a name="l03201"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a664127217accf0e930464f1e51fcb448"> 3201</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENCLR_RGN1WA_Clear (1UL) </span></div><div class="line"><a name="l03203"></a><span class="lineno"> 3203</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Disable read access watch in region[0] */</span><span class="preprocessor"></span></div><div class="line"><a name="l03204"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac031f64e6058ab2b79bd32871dc832bd"> 3204</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENCLR_RGN0RA_Pos (1UL) </span></div><div class="line"><a name="l03205"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abdbb785309fe675947dd82e615409f50"> 3205</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENCLR_RGN0RA_Msk (0x1UL &lt;&lt; MWU_REGIONENCLR_RGN0RA_Pos) </span></div><div class="line"><a name="l03206"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abfda4df39081cb5b96f429180de4163d"> 3206</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENCLR_RGN0RA_Disabled (0UL) </span></div><div class="line"><a name="l03207"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a10cf2c3afbf69fc813db5552f2148d66"> 3207</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENCLR_RGN0RA_Enabled (1UL) </span></div><div class="line"><a name="l03208"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2e6de51bb8ca3ebdbb0aaf6890396b06"> 3208</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENCLR_RGN0RA_Clear (1UL) </span></div><div class="line"><a name="l03210"></a><span class="lineno"> 3210</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Disable write access watch in region[0] */</span><span class="preprocessor"></span></div><div class="line"><a name="l03211"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7b7465b0c845d4c980f4e0d2d9d85110"> 3211</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENCLR_RGN0WA_Pos (0UL) </span></div><div class="line"><a name="l03212"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a14cf11bb93771b67a95cd47ab7afb0b6"> 3212</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENCLR_RGN0WA_Msk (0x1UL &lt;&lt; MWU_REGIONENCLR_RGN0WA_Pos) </span></div><div class="line"><a name="l03213"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7abbdcad84f6c3935263790d8a519c2e"> 3213</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENCLR_RGN0WA_Disabled (0UL) </span></div><div class="line"><a name="l03214"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4258f6db93252c1b22b3f5246627284c"> 3214</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENCLR_RGN0WA_Enabled (1UL) </span></div><div class="line"><a name="l03215"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afbb3bfcc379c7a4bc2ab2cf00151c8f5"> 3215</a></span>&#160;<span class="preprocessor">#define MWU_REGIONENCLR_RGN0WA_Clear (1UL) </span></div><div class="line"><a name="l03217"></a><span class="lineno"> 3217</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: MWU_REGION_START */</span><span class="preprocessor"></span></div><div class="line"><a name="l03218"></a><span class="lineno"> 3218</span>&#160;<span class="comment">/* Description: Description cluster[0]:  Start address for region 0 */</span></div><div class="line"><a name="l03219"></a><span class="lineno"> 3219</span>&#160;</div><div class="line"><a name="l03220"></a><span class="lineno"> 3220</span>&#160;<span class="comment">/* Bits 31..0 : Start address for region */</span></div><div class="line"><a name="l03221"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5c3a6813d91a9e26a396b975e9bf2eeb"> 3221</a></span>&#160;<span class="preprocessor">#define MWU_REGION_START_START_Pos (0UL) </span></div><div class="line"><a name="l03222"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0484208d829c7134bb18db1b6d10d39e"> 3222</a></span>&#160;<span class="preprocessor">#define MWU_REGION_START_START_Msk (0xFFFFFFFFUL &lt;&lt; MWU_REGION_START_START_Pos) </span></div><div class="line"><a name="l03224"></a><span class="lineno"> 3224</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: MWU_REGION_END */</span><span class="preprocessor"></span></div><div class="line"><a name="l03225"></a><span class="lineno"> 3225</span>&#160;<span class="comment">/* Description: Description cluster[0]:  End address of region 0 */</span></div><div class="line"><a name="l03226"></a><span class="lineno"> 3226</span>&#160;</div><div class="line"><a name="l03227"></a><span class="lineno"> 3227</span>&#160;<span class="comment">/* Bits 31..0 : End address of region. */</span></div><div class="line"><a name="l03228"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a190759ad6468080f40a58e789ececddd"> 3228</a></span>&#160;<span class="preprocessor">#define MWU_REGION_END_END_Pos (0UL) </span></div><div class="line"><a name="l03229"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae6341536ccc3c7ce95afbc99971beb7f"> 3229</a></span>&#160;<span class="preprocessor">#define MWU_REGION_END_END_Msk (0xFFFFFFFFUL &lt;&lt; MWU_REGION_END_END_Pos) </span></div><div class="line"><a name="l03231"></a><span class="lineno"> 3231</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: MWU_PREGION_START */</span><span class="preprocessor"></span></div><div class="line"><a name="l03232"></a><span class="lineno"> 3232</span>&#160;<span class="comment">/* Description: Description cluster[0]:  Reserved for future use */</span></div><div class="line"><a name="l03233"></a><span class="lineno"> 3233</span>&#160;</div><div class="line"><a name="l03234"></a><span class="lineno"> 3234</span>&#160;<span class="comment">/* Bits 31..0 : Reserved for future use */</span></div><div class="line"><a name="l03235"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1bde2a81e3f416b704292f982b90d66e"> 3235</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_START_START_Pos (0UL) </span></div><div class="line"><a name="l03236"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6b8f335fa4c759020959203668aa8e35"> 3236</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_START_START_Msk (0xFFFFFFFFUL &lt;&lt; MWU_PREGION_START_START_Pos) </span></div><div class="line"><a name="l03238"></a><span class="lineno"> 3238</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: MWU_PREGION_END */</span><span class="preprocessor"></span></div><div class="line"><a name="l03239"></a><span class="lineno"> 3239</span>&#160;<span class="comment">/* Description: Description cluster[0]:  Reserved for future use */</span></div><div class="line"><a name="l03240"></a><span class="lineno"> 3240</span>&#160;</div><div class="line"><a name="l03241"></a><span class="lineno"> 3241</span>&#160;<span class="comment">/* Bits 31..0 : Reserved for future use */</span></div><div class="line"><a name="l03242"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#add4debf97c3be057805c7af173cf83c5"> 3242</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_END_END_Pos (0UL) </span></div><div class="line"><a name="l03243"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a49b3d70d1037a4cfd33b4efaa7b69a24"> 3243</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_END_END_Msk (0xFFFFFFFFUL &lt;&lt; MWU_PREGION_END_END_Pos) </span></div><div class="line"><a name="l03245"></a><span class="lineno"> 3245</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: MWU_PREGION_SUBS */</span><span class="preprocessor"></span></div><div class="line"><a name="l03246"></a><span class="lineno"> 3246</span>&#160;<span class="comment">/* Description: Description cluster[0]:  Subregions of region 0 */</span></div><div class="line"><a name="l03247"></a><span class="lineno"> 3247</span>&#160;</div><div class="line"><a name="l03248"></a><span class="lineno"> 3248</span>&#160;<span class="comment">/* Bit 31 : Include or exclude subregion 31 in region */</span></div><div class="line"><a name="l03249"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab29103fc860f17b037b26520ff820bcc"> 3249</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR31_Pos (31UL) </span></div><div class="line"><a name="l03250"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5ead8e1bff1552c4a0208aa611103b0a"> 3250</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR31_Msk (0x1UL &lt;&lt; MWU_PREGION_SUBS_SR31_Pos) </span></div><div class="line"><a name="l03251"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6c36de7403f3d509b355f021c18f2889"> 3251</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR31_Exclude (0UL) </span></div><div class="line"><a name="l03252"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af2c8ae858ed65f74ef143e3211555f4a"> 3252</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR31_Include (1UL) </span></div><div class="line"><a name="l03254"></a><span class="lineno"> 3254</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 30 : Include or exclude subregion 30 in region */</span><span class="preprocessor"></span></div><div class="line"><a name="l03255"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2074309fecff8669a64766f1e44fad9c"> 3255</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR30_Pos (30UL) </span></div><div class="line"><a name="l03256"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a75cef0a0281607e227badce7dfce55e9"> 3256</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR30_Msk (0x1UL &lt;&lt; MWU_PREGION_SUBS_SR30_Pos) </span></div><div class="line"><a name="l03257"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8b532d13d263256aa1bab60aae8652a1"> 3257</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR30_Exclude (0UL) </span></div><div class="line"><a name="l03258"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3c894d79e6f989a71ef4c2dfcd07d2e3"> 3258</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR30_Include (1UL) </span></div><div class="line"><a name="l03260"></a><span class="lineno"> 3260</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 29 : Include or exclude subregion 29 in region */</span><span class="preprocessor"></span></div><div class="line"><a name="l03261"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ada3cb7f20652e872fe2830f1e2fd43b3"> 3261</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR29_Pos (29UL) </span></div><div class="line"><a name="l03262"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aca54551b8e637ed57aecfb3949b53e7b"> 3262</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR29_Msk (0x1UL &lt;&lt; MWU_PREGION_SUBS_SR29_Pos) </span></div><div class="line"><a name="l03263"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1c8f621fc2f47c85b9e93b8a6deecb78"> 3263</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR29_Exclude (0UL) </span></div><div class="line"><a name="l03264"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a559220630790fbf9f172ca79ec5d3360"> 3264</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR29_Include (1UL) </span></div><div class="line"><a name="l03266"></a><span class="lineno"> 3266</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 28 : Include or exclude subregion 28 in region */</span><span class="preprocessor"></span></div><div class="line"><a name="l03267"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2f677c65bd441260596367b37febd2c1"> 3267</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR28_Pos (28UL) </span></div><div class="line"><a name="l03268"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0ce8d78348b00ea912fbc073cffc86b8"> 3268</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR28_Msk (0x1UL &lt;&lt; MWU_PREGION_SUBS_SR28_Pos) </span></div><div class="line"><a name="l03269"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae2f5d04ddfd06a6d88b4b7a2af85214d"> 3269</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR28_Exclude (0UL) </span></div><div class="line"><a name="l03270"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa60490cc39a0f47559e4e02710557b51"> 3270</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR28_Include (1UL) </span></div><div class="line"><a name="l03272"></a><span class="lineno"> 3272</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 27 : Include or exclude subregion 27 in region */</span><span class="preprocessor"></span></div><div class="line"><a name="l03273"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aecf98b4a52f9240eec04f95dba8391b8"> 3273</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR27_Pos (27UL) </span></div><div class="line"><a name="l03274"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3e9459b5c7db3a3bb3c0d98eca431938"> 3274</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR27_Msk (0x1UL &lt;&lt; MWU_PREGION_SUBS_SR27_Pos) </span></div><div class="line"><a name="l03275"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abc0fbc33b74ce1aba35f117dd4202850"> 3275</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR27_Exclude (0UL) </span></div><div class="line"><a name="l03276"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a499d9db411e4cba07dfc1f555618501b"> 3276</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR27_Include (1UL) </span></div><div class="line"><a name="l03278"></a><span class="lineno"> 3278</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 26 : Include or exclude subregion 26 in region */</span><span class="preprocessor"></span></div><div class="line"><a name="l03279"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0cc5e21654dc71ab599317916df308bb"> 3279</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR26_Pos (26UL) </span></div><div class="line"><a name="l03280"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac609bf6cbdc7a7c94da5e20a5921ad1c"> 3280</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR26_Msk (0x1UL &lt;&lt; MWU_PREGION_SUBS_SR26_Pos) </span></div><div class="line"><a name="l03281"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab56fa84aaa3f9a1105c5d203f1fafb69"> 3281</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR26_Exclude (0UL) </span></div><div class="line"><a name="l03282"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa1788b1e0ef2e979d6307350b83d3120"> 3282</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR26_Include (1UL) </span></div><div class="line"><a name="l03284"></a><span class="lineno"> 3284</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 25 : Include or exclude subregion 25 in region */</span><span class="preprocessor"></span></div><div class="line"><a name="l03285"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a97c4b3661d1c7a652d9c38466e282998"> 3285</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR25_Pos (25UL) </span></div><div class="line"><a name="l03286"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5709a09f498944ea674dfd7b567b0743"> 3286</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR25_Msk (0x1UL &lt;&lt; MWU_PREGION_SUBS_SR25_Pos) </span></div><div class="line"><a name="l03287"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a566bf17a302364ef7f600341d4e94e1b"> 3287</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR25_Exclude (0UL) </span></div><div class="line"><a name="l03288"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad19b3f5da175888b37b93c26d0d7cea6"> 3288</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR25_Include (1UL) </span></div><div class="line"><a name="l03290"></a><span class="lineno"> 3290</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 24 : Include or exclude subregion 24 in region */</span><span class="preprocessor"></span></div><div class="line"><a name="l03291"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a42b985092473a2a919a7cfef12a888b2"> 3291</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR24_Pos (24UL) </span></div><div class="line"><a name="l03292"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afbf5f1734171eee0b53b5421c0e1cf22"> 3292</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR24_Msk (0x1UL &lt;&lt; MWU_PREGION_SUBS_SR24_Pos) </span></div><div class="line"><a name="l03293"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a13e4fef81b60fb7c6ab0a3465a129275"> 3293</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR24_Exclude (0UL) </span></div><div class="line"><a name="l03294"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a09248f0f0061c853a286cf4c98d22075"> 3294</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR24_Include (1UL) </span></div><div class="line"><a name="l03296"></a><span class="lineno"> 3296</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 23 : Include or exclude subregion 23 in region */</span><span class="preprocessor"></span></div><div class="line"><a name="l03297"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7c8c388544a0b5b4184e821952d43146"> 3297</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR23_Pos (23UL) </span></div><div class="line"><a name="l03298"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acaaf2673960f0195bd5518edddb5d33f"> 3298</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR23_Msk (0x1UL &lt;&lt; MWU_PREGION_SUBS_SR23_Pos) </span></div><div class="line"><a name="l03299"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab207c51a1c2bbe1b6c37aa5e827296c4"> 3299</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR23_Exclude (0UL) </span></div><div class="line"><a name="l03300"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a38210b9ebb2641b5040c3ef95ae60405"> 3300</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR23_Include (1UL) </span></div><div class="line"><a name="l03302"></a><span class="lineno"> 3302</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 22 : Include or exclude subregion 22 in region */</span><span class="preprocessor"></span></div><div class="line"><a name="l03303"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0fb11d74b4075b978f92c5fdbdc175ee"> 3303</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR22_Pos (22UL) </span></div><div class="line"><a name="l03304"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7be2a609dc67976a17075fa20955f298"> 3304</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR22_Msk (0x1UL &lt;&lt; MWU_PREGION_SUBS_SR22_Pos) </span></div><div class="line"><a name="l03305"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af406d2b07a0744d9ab7db601768acd50"> 3305</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR22_Exclude (0UL) </span></div><div class="line"><a name="l03306"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6ed58a1756fd5492edae5e1b16a38624"> 3306</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR22_Include (1UL) </span></div><div class="line"><a name="l03308"></a><span class="lineno"> 3308</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 21 : Include or exclude subregion 21 in region */</span><span class="preprocessor"></span></div><div class="line"><a name="l03309"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad6191ad4e0aa6d97563fead416e3890d"> 3309</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR21_Pos (21UL) </span></div><div class="line"><a name="l03310"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ace630f846fefec5a090c5123f26856fc"> 3310</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR21_Msk (0x1UL &lt;&lt; MWU_PREGION_SUBS_SR21_Pos) </span></div><div class="line"><a name="l03311"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a08bbaa8f749172f80512ee31939633de"> 3311</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR21_Exclude (0UL) </span></div><div class="line"><a name="l03312"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a60f9c64fefca8932e7b5f341842ebeb4"> 3312</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR21_Include (1UL) </span></div><div class="line"><a name="l03314"></a><span class="lineno"> 3314</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 20 : Include or exclude subregion 20 in region */</span><span class="preprocessor"></span></div><div class="line"><a name="l03315"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4dd9458013b0870441f3def1644ec88b"> 3315</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR20_Pos (20UL) </span></div><div class="line"><a name="l03316"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af4b82b97414b9ce8e0171e14f6d54b74"> 3316</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR20_Msk (0x1UL &lt;&lt; MWU_PREGION_SUBS_SR20_Pos) </span></div><div class="line"><a name="l03317"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a213621c9ac87612b291ee211ebdd8d43"> 3317</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR20_Exclude (0UL) </span></div><div class="line"><a name="l03318"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ada275783b9ca814b3c35050de3a0b1e8"> 3318</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR20_Include (1UL) </span></div><div class="line"><a name="l03320"></a><span class="lineno"> 3320</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 19 : Include or exclude subregion 19 in region */</span><span class="preprocessor"></span></div><div class="line"><a name="l03321"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae8a5061c6bd3dd99aa584f152d80c791"> 3321</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR19_Pos (19UL) </span></div><div class="line"><a name="l03322"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa9cb765b3ef0016c2498932e071dcc5a"> 3322</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR19_Msk (0x1UL &lt;&lt; MWU_PREGION_SUBS_SR19_Pos) </span></div><div class="line"><a name="l03323"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af0c033a326c734a92e602c61eb0a8444"> 3323</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR19_Exclude (0UL) </span></div><div class="line"><a name="l03324"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7b2f83c8659b3a53f54967c5c549685a"> 3324</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR19_Include (1UL) </span></div><div class="line"><a name="l03326"></a><span class="lineno"> 3326</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 18 : Include or exclude subregion 18 in region */</span><span class="preprocessor"></span></div><div class="line"><a name="l03327"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a252f61cb62fe8c15adfe954aad4aa764"> 3327</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR18_Pos (18UL) </span></div><div class="line"><a name="l03328"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a87f70f744158e1a49b63603d2f533155"> 3328</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR18_Msk (0x1UL &lt;&lt; MWU_PREGION_SUBS_SR18_Pos) </span></div><div class="line"><a name="l03329"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8e8a2e185ce0c39c3fc77203bc089299"> 3329</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR18_Exclude (0UL) </span></div><div class="line"><a name="l03330"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7d7e83833ae05950cf5e4ebee8fe8a5e"> 3330</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR18_Include (1UL) </span></div><div class="line"><a name="l03332"></a><span class="lineno"> 3332</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 17 : Include or exclude subregion 17 in region */</span><span class="preprocessor"></span></div><div class="line"><a name="l03333"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0b1929fd48db7dd78291a2f5b42e5023"> 3333</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR17_Pos (17UL) </span></div><div class="line"><a name="l03334"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a689b01594a281aa6c44b77b7ee912200"> 3334</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR17_Msk (0x1UL &lt;&lt; MWU_PREGION_SUBS_SR17_Pos) </span></div><div class="line"><a name="l03335"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab3efffa597ed238a1484ad9416213a31"> 3335</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR17_Exclude (0UL) </span></div><div class="line"><a name="l03336"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aced7db43eda45dd9cf4b46763573bca4"> 3336</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR17_Include (1UL) </span></div><div class="line"><a name="l03338"></a><span class="lineno"> 3338</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 16 : Include or exclude subregion 16 in region */</span><span class="preprocessor"></span></div><div class="line"><a name="l03339"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a02ede9e3a38ca985ec9a1a301af20be6"> 3339</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR16_Pos (16UL) </span></div><div class="line"><a name="l03340"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a12cdbaaf232a70dcd87455cbaabef3a0"> 3340</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR16_Msk (0x1UL &lt;&lt; MWU_PREGION_SUBS_SR16_Pos) </span></div><div class="line"><a name="l03341"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa8d85508c3cba19f59672c1a89a71317"> 3341</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR16_Exclude (0UL) </span></div><div class="line"><a name="l03342"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a892bc374bc4cfcca6fac5c4463ebe2a7"> 3342</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR16_Include (1UL) </span></div><div class="line"><a name="l03344"></a><span class="lineno"> 3344</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 15 : Include or exclude subregion 15 in region */</span><span class="preprocessor"></span></div><div class="line"><a name="l03345"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2aec6511013a589560140af2a64e0793"> 3345</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR15_Pos (15UL) </span></div><div class="line"><a name="l03346"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afe52f5bf39fd8212b222ae99c2057989"> 3346</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR15_Msk (0x1UL &lt;&lt; MWU_PREGION_SUBS_SR15_Pos) </span></div><div class="line"><a name="l03347"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6926c6ebea66800dda346e048ae2b6bb"> 3347</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR15_Exclude (0UL) </span></div><div class="line"><a name="l03348"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a66883209f28cd39ac2aadea0e880b937"> 3348</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR15_Include (1UL) </span></div><div class="line"><a name="l03350"></a><span class="lineno"> 3350</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 14 : Include or exclude subregion 14 in region */</span><span class="preprocessor"></span></div><div class="line"><a name="l03351"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac201370f00eb25c97adfbeb2788f2e18"> 3351</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR14_Pos (14UL) </span></div><div class="line"><a name="l03352"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab359f1ac0cd53238322b226cdd518dd8"> 3352</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR14_Msk (0x1UL &lt;&lt; MWU_PREGION_SUBS_SR14_Pos) </span></div><div class="line"><a name="l03353"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5fefd77b8dc2b391fa0a892bec61ff80"> 3353</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR14_Exclude (0UL) </span></div><div class="line"><a name="l03354"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae16bdcb9d9c6cc4ded09a086d9ee418f"> 3354</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR14_Include (1UL) </span></div><div class="line"><a name="l03356"></a><span class="lineno"> 3356</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 13 : Include or exclude subregion 13 in region */</span><span class="preprocessor"></span></div><div class="line"><a name="l03357"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a25e19f8a47a2c577d2d521a038a1ca88"> 3357</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR13_Pos (13UL) </span></div><div class="line"><a name="l03358"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac6efe588f0ea1859726eed39f1af0136"> 3358</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR13_Msk (0x1UL &lt;&lt; MWU_PREGION_SUBS_SR13_Pos) </span></div><div class="line"><a name="l03359"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8b6ed8217b6f3b7a5d40c8d26689fa55"> 3359</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR13_Exclude (0UL) </span></div><div class="line"><a name="l03360"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ade89a52d99add035137ef63a84b8dd0c"> 3360</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR13_Include (1UL) </span></div><div class="line"><a name="l03362"></a><span class="lineno"> 3362</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 12 : Include or exclude subregion 12 in region */</span><span class="preprocessor"></span></div><div class="line"><a name="l03363"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8c9a8197f1703b0af0bfb3c2db204eba"> 3363</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR12_Pos (12UL) </span></div><div class="line"><a name="l03364"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a709e6e2d035a480c344e7eca715abfbd"> 3364</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR12_Msk (0x1UL &lt;&lt; MWU_PREGION_SUBS_SR12_Pos) </span></div><div class="line"><a name="l03365"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab91953d533e04c363588b96d836306cb"> 3365</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR12_Exclude (0UL) </span></div><div class="line"><a name="l03366"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2b0ec768712fabce0b757d9aecd82138"> 3366</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR12_Include (1UL) </span></div><div class="line"><a name="l03368"></a><span class="lineno"> 3368</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 11 : Include or exclude subregion 11 in region */</span><span class="preprocessor"></span></div><div class="line"><a name="l03369"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a96cda31dbfe1f7ef285c9144ea3efc8c"> 3369</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR11_Pos (11UL) </span></div><div class="line"><a name="l03370"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af035af38934d091dacccc2232273eb1e"> 3370</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR11_Msk (0x1UL &lt;&lt; MWU_PREGION_SUBS_SR11_Pos) </span></div><div class="line"><a name="l03371"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aee6ce0e9a440ce8e24af427335a192e2"> 3371</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR11_Exclude (0UL) </span></div><div class="line"><a name="l03372"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac55aac197115079454c1bd648970caa4"> 3372</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR11_Include (1UL) </span></div><div class="line"><a name="l03374"></a><span class="lineno"> 3374</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 10 : Include or exclude subregion 10 in region */</span><span class="preprocessor"></span></div><div class="line"><a name="l03375"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a51b6b5ff24a07ced0206b627e50f4071"> 3375</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR10_Pos (10UL) </span></div><div class="line"><a name="l03376"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aff6f3a3fdaef49d27c69938f37193284"> 3376</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR10_Msk (0x1UL &lt;&lt; MWU_PREGION_SUBS_SR10_Pos) </span></div><div class="line"><a name="l03377"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4f2347210577079ea3ef8e378e7934ab"> 3377</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR10_Exclude (0UL) </span></div><div class="line"><a name="l03378"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a23d7028c0d469f379dff1de30632dc9b"> 3378</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR10_Include (1UL) </span></div><div class="line"><a name="l03380"></a><span class="lineno"> 3380</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 9 : Include or exclude subregion 9 in region */</span><span class="preprocessor"></span></div><div class="line"><a name="l03381"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1884d0c9a057307c58e0a658b45b0661"> 3381</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR9_Pos (9UL) </span></div><div class="line"><a name="l03382"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4ce8002e6df89c902a4d190eae9608f7"> 3382</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR9_Msk (0x1UL &lt;&lt; MWU_PREGION_SUBS_SR9_Pos) </span></div><div class="line"><a name="l03383"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6e4286f847ffb1693d131c14b7b19bb7"> 3383</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR9_Exclude (0UL) </span></div><div class="line"><a name="l03384"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0e82071fd14a31e9b8641c906d788e41"> 3384</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR9_Include (1UL) </span></div><div class="line"><a name="l03386"></a><span class="lineno"> 3386</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 8 : Include or exclude subregion 8 in region */</span><span class="preprocessor"></span></div><div class="line"><a name="l03387"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a97e21691d048d331872b44d5ad6384bb"> 3387</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR8_Pos (8UL) </span></div><div class="line"><a name="l03388"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7ffef6cac702205c610904d291377a5e"> 3388</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR8_Msk (0x1UL &lt;&lt; MWU_PREGION_SUBS_SR8_Pos) </span></div><div class="line"><a name="l03389"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab31b85b8f7795bab3aca66f8926651a8"> 3389</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR8_Exclude (0UL) </span></div><div class="line"><a name="l03390"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa31b7626bfe227e788059bbea64a030c"> 3390</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR8_Include (1UL) </span></div><div class="line"><a name="l03392"></a><span class="lineno"> 3392</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 7 : Include or exclude subregion 7 in region */</span><span class="preprocessor"></span></div><div class="line"><a name="l03393"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4b1336971e4cee61f4a006afc156b5df"> 3393</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR7_Pos (7UL) </span></div><div class="line"><a name="l03394"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5fe89643c7dd3b2d711aaf2b0c139a04"> 3394</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR7_Msk (0x1UL &lt;&lt; MWU_PREGION_SUBS_SR7_Pos) </span></div><div class="line"><a name="l03395"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a22618360e8eb111e190e0334780cdf4d"> 3395</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR7_Exclude (0UL) </span></div><div class="line"><a name="l03396"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a480cbb2e1e72e457cfb3775c8e089821"> 3396</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR7_Include (1UL) </span></div><div class="line"><a name="l03398"></a><span class="lineno"> 3398</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 6 : Include or exclude subregion 6 in region */</span><span class="preprocessor"></span></div><div class="line"><a name="l03399"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa97dcedfc0bbc61558e0975a662a897e"> 3399</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR6_Pos (6UL) </span></div><div class="line"><a name="l03400"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3366e179358603a9354e9b394a1c6031"> 3400</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR6_Msk (0x1UL &lt;&lt; MWU_PREGION_SUBS_SR6_Pos) </span></div><div class="line"><a name="l03401"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4ea2584ac44461cea757cf8c36957a32"> 3401</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR6_Exclude (0UL) </span></div><div class="line"><a name="l03402"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a139951860967ce4e5922ca37a8ddc06f"> 3402</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR6_Include (1UL) </span></div><div class="line"><a name="l03404"></a><span class="lineno"> 3404</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 5 : Include or exclude subregion 5 in region */</span><span class="preprocessor"></span></div><div class="line"><a name="l03405"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adf89e9c9c0f387ba9bbca97ca7c0524e"> 3405</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR5_Pos (5UL) </span></div><div class="line"><a name="l03406"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a46703826c09b227d002ae7f71d1ece29"> 3406</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR5_Msk (0x1UL &lt;&lt; MWU_PREGION_SUBS_SR5_Pos) </span></div><div class="line"><a name="l03407"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa4df9dd6fe42d77ef0fa036cda76364a"> 3407</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR5_Exclude (0UL) </span></div><div class="line"><a name="l03408"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9eb42c2f3a772eaa427cd6fe983e6b9d"> 3408</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR5_Include (1UL) </span></div><div class="line"><a name="l03410"></a><span class="lineno"> 3410</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 4 : Include or exclude subregion 4 in region */</span><span class="preprocessor"></span></div><div class="line"><a name="l03411"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acb008f05ca26eb8a40577682871ca221"> 3411</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR4_Pos (4UL) </span></div><div class="line"><a name="l03412"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a11783d69a9b983874f07c25f3520eb6e"> 3412</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR4_Msk (0x1UL &lt;&lt; MWU_PREGION_SUBS_SR4_Pos) </span></div><div class="line"><a name="l03413"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a627bf6756de348789dba78f27972329f"> 3413</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR4_Exclude (0UL) </span></div><div class="line"><a name="l03414"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8caf98c3b6e5dc459ab60e5fd438fc0d"> 3414</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR4_Include (1UL) </span></div><div class="line"><a name="l03416"></a><span class="lineno"> 3416</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 3 : Include or exclude subregion 3 in region */</span><span class="preprocessor"></span></div><div class="line"><a name="l03417"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9b413c820c02328db56c43b787156f38"> 3417</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR3_Pos (3UL) </span></div><div class="line"><a name="l03418"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a39a972f047a30c44191dbfc2893f706c"> 3418</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR3_Msk (0x1UL &lt;&lt; MWU_PREGION_SUBS_SR3_Pos) </span></div><div class="line"><a name="l03419"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a01ff71eeda92dc6bad8707ffbe6f90b3"> 3419</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR3_Exclude (0UL) </span></div><div class="line"><a name="l03420"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1f42c4fcab40f8165e86a23abcfef42e"> 3420</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR3_Include (1UL) </span></div><div class="line"><a name="l03422"></a><span class="lineno"> 3422</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Include or exclude subregion 2 in region */</span><span class="preprocessor"></span></div><div class="line"><a name="l03423"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5a0dbe43132c74d07b9634e94da20025"> 3423</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR2_Pos (2UL) </span></div><div class="line"><a name="l03424"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae6ba8fa5b63825bca3016d04201f3aa1"> 3424</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR2_Msk (0x1UL &lt;&lt; MWU_PREGION_SUBS_SR2_Pos) </span></div><div class="line"><a name="l03425"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a32a4618be5fe38fce5e66b40a71056d8"> 3425</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR2_Exclude (0UL) </span></div><div class="line"><a name="l03426"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a56d91a7464ad17b54e44e04300bc57de"> 3426</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR2_Include (1UL) </span></div><div class="line"><a name="l03428"></a><span class="lineno"> 3428</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Include or exclude subregion 1 in region */</span><span class="preprocessor"></span></div><div class="line"><a name="l03429"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7a136073f9ce94c883f480a230672fe2"> 3429</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR1_Pos (1UL) </span></div><div class="line"><a name="l03430"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a648275b919f6da71673a54c1fc4a1714"> 3430</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR1_Msk (0x1UL &lt;&lt; MWU_PREGION_SUBS_SR1_Pos) </span></div><div class="line"><a name="l03431"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acdaae300a62fe855ec743d23f7ba097c"> 3431</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR1_Exclude (0UL) </span></div><div class="line"><a name="l03432"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a369f0de5cc9d03882b175a74f824b46e"> 3432</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR1_Include (1UL) </span></div><div class="line"><a name="l03434"></a><span class="lineno"> 3434</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Include or exclude subregion 0 in region */</span><span class="preprocessor"></span></div><div class="line"><a name="l03435"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af5cbb7fee51e3206cfcc2eb5aaba5a28"> 3435</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR0_Pos (0UL) </span></div><div class="line"><a name="l03436"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a70b6411bc318da4d3c06d5f55a30c53b"> 3436</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR0_Msk (0x1UL &lt;&lt; MWU_PREGION_SUBS_SR0_Pos) </span></div><div class="line"><a name="l03437"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7b3382be661642fcea24a3265536e105"> 3437</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR0_Exclude (0UL) </span></div><div class="line"><a name="l03438"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7078f9e1fa556f3f825305babb75f824"> 3438</a></span>&#160;<span class="preprocessor">#define MWU_PREGION_SUBS_SR0_Include (1UL) </span></div><div class="line"><a name="l03441"></a><span class="lineno"> 3441</span>&#160;<span class="preprocessor"></span><span class="comment">/* Peripheral: NFCT */</span><span class="preprocessor"></span></div><div class="line"><a name="l03442"></a><span class="lineno"> 3442</span>&#160;<span class="comment">/* Description: NFC-A compatible radio */</span></div><div class="line"><a name="l03443"></a><span class="lineno"> 3443</span>&#160;</div><div class="line"><a name="l03444"></a><span class="lineno"> 3444</span>&#160;<span class="comment">/* Register: NFCT_SHORTS */</span></div><div class="line"><a name="l03445"></a><span class="lineno"> 3445</span>&#160;<span class="comment">/* Description: Shortcut register */</span></div><div class="line"><a name="l03446"></a><span class="lineno"> 3446</span>&#160;</div><div class="line"><a name="l03447"></a><span class="lineno"> 3447</span>&#160;<span class="comment">/* Bit 5 : Shortcut between TXFRAMEEND event and ENABLERXDATA task */</span></div><div class="line"><a name="l03448"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae476d00ef6b477a1a06ae128033f9bc6"> 3448</a></span>&#160;<span class="preprocessor">#define NFCT_SHORTS_TXFRAMEEND_ENABLERXDATA_Pos (5UL) </span></div><div class="line"><a name="l03449"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a672e208a98e38f99bbd46721d6195b28"> 3449</a></span>&#160;<span class="preprocessor">#define NFCT_SHORTS_TXFRAMEEND_ENABLERXDATA_Msk (0x1UL &lt;&lt; NFCT_SHORTS_TXFRAMEEND_ENABLERXDATA_Pos) </span></div><div class="line"><a name="l03450"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab94949e8b0dd4ee4f549a4db075cdb8d"> 3450</a></span>&#160;<span class="preprocessor">#define NFCT_SHORTS_TXFRAMEEND_ENABLERXDATA_Disabled (0UL) </span></div><div class="line"><a name="l03451"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6637739e30c3c733dd0f9cbf8be778f5"> 3451</a></span>&#160;<span class="preprocessor">#define NFCT_SHORTS_TXFRAMEEND_ENABLERXDATA_Enabled (1UL) </span></div><div class="line"><a name="l03453"></a><span class="lineno"> 3453</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Shortcut between FIELDLOST event and SENSE task */</span><span class="preprocessor"></span></div><div class="line"><a name="l03454"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adaaf0957b619564c2507f19c7dd725ba"> 3454</a></span>&#160;<span class="preprocessor">#define NFCT_SHORTS_FIELDLOST_SENSE_Pos (1UL) </span></div><div class="line"><a name="l03455"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a72140ca8fe28e5ea7a8a7bddf3f62b7c"> 3455</a></span>&#160;<span class="preprocessor">#define NFCT_SHORTS_FIELDLOST_SENSE_Msk (0x1UL &lt;&lt; NFCT_SHORTS_FIELDLOST_SENSE_Pos) </span></div><div class="line"><a name="l03456"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af4fa5b9b20e0aaccbc931031b8c6ab14"> 3456</a></span>&#160;<span class="preprocessor">#define NFCT_SHORTS_FIELDLOST_SENSE_Disabled (0UL) </span></div><div class="line"><a name="l03457"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7facb3f9509bd8051b4395664d9862ee"> 3457</a></span>&#160;<span class="preprocessor">#define NFCT_SHORTS_FIELDLOST_SENSE_Enabled (1UL) </span></div><div class="line"><a name="l03459"></a><span class="lineno"> 3459</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Shortcut between FIELDDETECTED event and ACTIVATE task */</span><span class="preprocessor"></span></div><div class="line"><a name="l03460"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab1c13c571cbae4da36534e36f12911d6"> 3460</a></span>&#160;<span class="preprocessor">#define NFCT_SHORTS_FIELDDETECTED_ACTIVATE_Pos (0UL) </span></div><div class="line"><a name="l03461"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afcd93be9a9799396edc75e63d17592ed"> 3461</a></span>&#160;<span class="preprocessor">#define NFCT_SHORTS_FIELDDETECTED_ACTIVATE_Msk (0x1UL &lt;&lt; NFCT_SHORTS_FIELDDETECTED_ACTIVATE_Pos) </span></div><div class="line"><a name="l03462"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9a7c33194039608b302e293124f388bd"> 3462</a></span>&#160;<span class="preprocessor">#define NFCT_SHORTS_FIELDDETECTED_ACTIVATE_Disabled (0UL) </span></div><div class="line"><a name="l03463"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a63aa30cab2cbfd6a323e04a358dae239"> 3463</a></span>&#160;<span class="preprocessor">#define NFCT_SHORTS_FIELDDETECTED_ACTIVATE_Enabled (1UL) </span></div><div class="line"><a name="l03465"></a><span class="lineno"> 3465</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: NFCT_INTEN */</span><span class="preprocessor"></span></div><div class="line"><a name="l03466"></a><span class="lineno"> 3466</span>&#160;<span class="comment">/* Description: Enable or disable interrupt */</span></div><div class="line"><a name="l03467"></a><span class="lineno"> 3467</span>&#160;</div><div class="line"><a name="l03468"></a><span class="lineno"> 3468</span>&#160;<span class="comment">/* Bit 20 : Enable or disable interrupt for STARTED event */</span></div><div class="line"><a name="l03469"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5b9aff9e8609c376516cc1b4086d5864"> 3469</a></span>&#160;<span class="preprocessor">#define NFCT_INTEN_STARTED_Pos (20UL) </span></div><div class="line"><a name="l03470"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a43c15ffa0be45feed43fa26bc156a77c"> 3470</a></span>&#160;<span class="preprocessor">#define NFCT_INTEN_STARTED_Msk (0x1UL &lt;&lt; NFCT_INTEN_STARTED_Pos) </span></div><div class="line"><a name="l03471"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a689d413e86832469d4d350fa31e8a0cc"> 3471</a></span>&#160;<span class="preprocessor">#define NFCT_INTEN_STARTED_Disabled (0UL) </span></div><div class="line"><a name="l03472"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7d68b80ba1e3659c47622f8829524e99"> 3472</a></span>&#160;<span class="preprocessor">#define NFCT_INTEN_STARTED_Enabled (1UL) </span></div><div class="line"><a name="l03474"></a><span class="lineno"> 3474</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 19 : Enable or disable interrupt for SELECTED event */</span><span class="preprocessor"></span></div><div class="line"><a name="l03475"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa267d573b4ee532b8d44b04884c4903f"> 3475</a></span>&#160;<span class="preprocessor">#define NFCT_INTEN_SELECTED_Pos (19UL) </span></div><div class="line"><a name="l03476"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad48b5630f5e7f3ea00bcded5a04fa3dc"> 3476</a></span>&#160;<span class="preprocessor">#define NFCT_INTEN_SELECTED_Msk (0x1UL &lt;&lt; NFCT_INTEN_SELECTED_Pos) </span></div><div class="line"><a name="l03477"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab05f08261857fa5a90fcdcc08e81aa40"> 3477</a></span>&#160;<span class="preprocessor">#define NFCT_INTEN_SELECTED_Disabled (0UL) </span></div><div class="line"><a name="l03478"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac085f964908062f5cbd881f74d799753"> 3478</a></span>&#160;<span class="preprocessor">#define NFCT_INTEN_SELECTED_Enabled (1UL) </span></div><div class="line"><a name="l03480"></a><span class="lineno"> 3480</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 18 : Enable or disable interrupt for COLLISION event */</span><span class="preprocessor"></span></div><div class="line"><a name="l03481"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9f629bcd7ab17b3cf6e1d627b58d61b5"> 3481</a></span>&#160;<span class="preprocessor">#define NFCT_INTEN_COLLISION_Pos (18UL) </span></div><div class="line"><a name="l03482"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5f7de4fd5d04c3ef66b6f0cd4d876bf4"> 3482</a></span>&#160;<span class="preprocessor">#define NFCT_INTEN_COLLISION_Msk (0x1UL &lt;&lt; NFCT_INTEN_COLLISION_Pos) </span></div><div class="line"><a name="l03483"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a809ca229b85c24436354a8ad3ad07a11"> 3483</a></span>&#160;<span class="preprocessor">#define NFCT_INTEN_COLLISION_Disabled (0UL) </span></div><div class="line"><a name="l03484"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad855e08fe1bab9049cb83e0df010c1a1"> 3484</a></span>&#160;<span class="preprocessor">#define NFCT_INTEN_COLLISION_Enabled (1UL) </span></div><div class="line"><a name="l03486"></a><span class="lineno"> 3486</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 14 : Enable or disable interrupt for AUTOCOLRESSTARTED event */</span><span class="preprocessor"></span></div><div class="line"><a name="l03487"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a98c74abeb1596b3334d2679f85b5d156"> 3487</a></span>&#160;<span class="preprocessor">#define NFCT_INTEN_AUTOCOLRESSTARTED_Pos (14UL) </span></div><div class="line"><a name="l03488"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7605e290a5de46b048c6eb474b91e83e"> 3488</a></span>&#160;<span class="preprocessor">#define NFCT_INTEN_AUTOCOLRESSTARTED_Msk (0x1UL &lt;&lt; NFCT_INTEN_AUTOCOLRESSTARTED_Pos) </span></div><div class="line"><a name="l03489"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afa90824a3c8dd039abaa703eee601990"> 3489</a></span>&#160;<span class="preprocessor">#define NFCT_INTEN_AUTOCOLRESSTARTED_Disabled (0UL) </span></div><div class="line"><a name="l03490"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af58b11bd9b7e5f1bf6f295246db57b12"> 3490</a></span>&#160;<span class="preprocessor">#define NFCT_INTEN_AUTOCOLRESSTARTED_Enabled (1UL) </span></div><div class="line"><a name="l03492"></a><span class="lineno"> 3492</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 12 : Enable or disable interrupt for ENDTX event */</span><span class="preprocessor"></span></div><div class="line"><a name="l03493"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2432008d64f41f3baada711f8f9881b2"> 3493</a></span>&#160;<span class="preprocessor">#define NFCT_INTEN_ENDTX_Pos (12UL) </span></div><div class="line"><a name="l03494"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abb4dda1a42a8aa1dfe3aafce839a4abb"> 3494</a></span>&#160;<span class="preprocessor">#define NFCT_INTEN_ENDTX_Msk (0x1UL &lt;&lt; NFCT_INTEN_ENDTX_Pos) </span></div><div class="line"><a name="l03495"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a08e9871c2e52f6e95a3705daff152a96"> 3495</a></span>&#160;<span class="preprocessor">#define NFCT_INTEN_ENDTX_Disabled (0UL) </span></div><div class="line"><a name="l03496"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9c7dc703ab597ec4749fde08473d9959"> 3496</a></span>&#160;<span class="preprocessor">#define NFCT_INTEN_ENDTX_Enabled (1UL) </span></div><div class="line"><a name="l03498"></a><span class="lineno"> 3498</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 11 : Enable or disable interrupt for ENDRX event */</span><span class="preprocessor"></span></div><div class="line"><a name="l03499"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae89f1cc4ac8ac34a67cf5b4f5827e7da"> 3499</a></span>&#160;<span class="preprocessor">#define NFCT_INTEN_ENDRX_Pos (11UL) </span></div><div class="line"><a name="l03500"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4c53eeea29dc20379c514a2825ecd040"> 3500</a></span>&#160;<span class="preprocessor">#define NFCT_INTEN_ENDRX_Msk (0x1UL &lt;&lt; NFCT_INTEN_ENDRX_Pos) </span></div><div class="line"><a name="l03501"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6c1104fb044a4598b4e259cf5fa821f0"> 3501</a></span>&#160;<span class="preprocessor">#define NFCT_INTEN_ENDRX_Disabled (0UL) </span></div><div class="line"><a name="l03502"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae39ff6b63be365c2f4a31b320fb394ee"> 3502</a></span>&#160;<span class="preprocessor">#define NFCT_INTEN_ENDRX_Enabled (1UL) </span></div><div class="line"><a name="l03504"></a><span class="lineno"> 3504</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 10 : Enable or disable interrupt for RXERROR event */</span><span class="preprocessor"></span></div><div class="line"><a name="l03505"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa56eaf0979a11dee8b487de7540fe323"> 3505</a></span>&#160;<span class="preprocessor">#define NFCT_INTEN_RXERROR_Pos (10UL) </span></div><div class="line"><a name="l03506"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a916f6f6bc2e76227146641f54e66114c"> 3506</a></span>&#160;<span class="preprocessor">#define NFCT_INTEN_RXERROR_Msk (0x1UL &lt;&lt; NFCT_INTEN_RXERROR_Pos) </span></div><div class="line"><a name="l03507"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8965204b5d5726f394b307ca9d517594"> 3507</a></span>&#160;<span class="preprocessor">#define NFCT_INTEN_RXERROR_Disabled (0UL) </span></div><div class="line"><a name="l03508"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae379a135ba357e57870060fa44cf2139"> 3508</a></span>&#160;<span class="preprocessor">#define NFCT_INTEN_RXERROR_Enabled (1UL) </span></div><div class="line"><a name="l03510"></a><span class="lineno"> 3510</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 7 : Enable or disable interrupt for ERROR event */</span><span class="preprocessor"></span></div><div class="line"><a name="l03511"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8490b3e491e32264fccadac95788acb0"> 3511</a></span>&#160;<span class="preprocessor">#define NFCT_INTEN_ERROR_Pos (7UL) </span></div><div class="line"><a name="l03512"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#add9db08a8a417c650b1cbe9c430d09b0"> 3512</a></span>&#160;<span class="preprocessor">#define NFCT_INTEN_ERROR_Msk (0x1UL &lt;&lt; NFCT_INTEN_ERROR_Pos) </span></div><div class="line"><a name="l03513"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa3ad49efb2b7e3d0442cd5c3b6012929"> 3513</a></span>&#160;<span class="preprocessor">#define NFCT_INTEN_ERROR_Disabled (0UL) </span></div><div class="line"><a name="l03514"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa515e203b4a797557797318d42803989"> 3514</a></span>&#160;<span class="preprocessor">#define NFCT_INTEN_ERROR_Enabled (1UL) </span></div><div class="line"><a name="l03516"></a><span class="lineno"> 3516</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 6 : Enable or disable interrupt for RXFRAMEEND event */</span><span class="preprocessor"></span></div><div class="line"><a name="l03517"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4c7853c4987fe06eaf7d9364cc7d80d9"> 3517</a></span>&#160;<span class="preprocessor">#define NFCT_INTEN_RXFRAMEEND_Pos (6UL) </span></div><div class="line"><a name="l03518"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abc9556cc969187e7ee6440d62daab30b"> 3518</a></span>&#160;<span class="preprocessor">#define NFCT_INTEN_RXFRAMEEND_Msk (0x1UL &lt;&lt; NFCT_INTEN_RXFRAMEEND_Pos) </span></div><div class="line"><a name="l03519"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aba505d6b16a9f206d3fe9f66b179fe7d"> 3519</a></span>&#160;<span class="preprocessor">#define NFCT_INTEN_RXFRAMEEND_Disabled (0UL) </span></div><div class="line"><a name="l03520"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9b015e282e2d4c5ac3f749be047d2289"> 3520</a></span>&#160;<span class="preprocessor">#define NFCT_INTEN_RXFRAMEEND_Enabled (1UL) </span></div><div class="line"><a name="l03522"></a><span class="lineno"> 3522</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 5 : Enable or disable interrupt for RXFRAMESTART event */</span><span class="preprocessor"></span></div><div class="line"><a name="l03523"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a643afc6f0ae0368489abb3dc3a821044"> 3523</a></span>&#160;<span class="preprocessor">#define NFCT_INTEN_RXFRAMESTART_Pos (5UL) </span></div><div class="line"><a name="l03524"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aba669335e79b33608aed4ed67f5d6c2b"> 3524</a></span>&#160;<span class="preprocessor">#define NFCT_INTEN_RXFRAMESTART_Msk (0x1UL &lt;&lt; NFCT_INTEN_RXFRAMESTART_Pos) </span></div><div class="line"><a name="l03525"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afe1c996fc04140df1bc32ab16a29255a"> 3525</a></span>&#160;<span class="preprocessor">#define NFCT_INTEN_RXFRAMESTART_Disabled (0UL) </span></div><div class="line"><a name="l03526"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af3c6d0e0b8a285a28f5694b3b8bf6442"> 3526</a></span>&#160;<span class="preprocessor">#define NFCT_INTEN_RXFRAMESTART_Enabled (1UL) </span></div><div class="line"><a name="l03528"></a><span class="lineno"> 3528</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 4 : Enable or disable interrupt for TXFRAMEEND event */</span><span class="preprocessor"></span></div><div class="line"><a name="l03529"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7542755bb798df4732ace5ba508764bb"> 3529</a></span>&#160;<span class="preprocessor">#define NFCT_INTEN_TXFRAMEEND_Pos (4UL) </span></div><div class="line"><a name="l03530"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adcb443481807b431540d7a5cd4c0a675"> 3530</a></span>&#160;<span class="preprocessor">#define NFCT_INTEN_TXFRAMEEND_Msk (0x1UL &lt;&lt; NFCT_INTEN_TXFRAMEEND_Pos) </span></div><div class="line"><a name="l03531"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2e2bcfdf0c6f040074d8cb9214f85a5b"> 3531</a></span>&#160;<span class="preprocessor">#define NFCT_INTEN_TXFRAMEEND_Disabled (0UL) </span></div><div class="line"><a name="l03532"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad98394ccd2255ceef9862568336e2606"> 3532</a></span>&#160;<span class="preprocessor">#define NFCT_INTEN_TXFRAMEEND_Enabled (1UL) </span></div><div class="line"><a name="l03534"></a><span class="lineno"> 3534</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 3 : Enable or disable interrupt for TXFRAMESTART event */</span><span class="preprocessor"></span></div><div class="line"><a name="l03535"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7b3e4c93b2b54e060319acd26d2c72e6"> 3535</a></span>&#160;<span class="preprocessor">#define NFCT_INTEN_TXFRAMESTART_Pos (3UL) </span></div><div class="line"><a name="l03536"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad73773ce1a7b05148f6516cf94ca1140"> 3536</a></span>&#160;<span class="preprocessor">#define NFCT_INTEN_TXFRAMESTART_Msk (0x1UL &lt;&lt; NFCT_INTEN_TXFRAMESTART_Pos) </span></div><div class="line"><a name="l03537"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a95272f54d0b1fc53b9dd334df1cb3422"> 3537</a></span>&#160;<span class="preprocessor">#define NFCT_INTEN_TXFRAMESTART_Disabled (0UL) </span></div><div class="line"><a name="l03538"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad811acab9439e7b661761d6f7abb875e"> 3538</a></span>&#160;<span class="preprocessor">#define NFCT_INTEN_TXFRAMESTART_Enabled (1UL) </span></div><div class="line"><a name="l03540"></a><span class="lineno"> 3540</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Enable or disable interrupt for FIELDLOST event */</span><span class="preprocessor"></span></div><div class="line"><a name="l03541"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a86daa1cf499d89c7f9fcacfefae54b85"> 3541</a></span>&#160;<span class="preprocessor">#define NFCT_INTEN_FIELDLOST_Pos (2UL) </span></div><div class="line"><a name="l03542"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a85d49eafee3e55077c708e4b7ded721c"> 3542</a></span>&#160;<span class="preprocessor">#define NFCT_INTEN_FIELDLOST_Msk (0x1UL &lt;&lt; NFCT_INTEN_FIELDLOST_Pos) </span></div><div class="line"><a name="l03543"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8549130ae129a5b08a415c6fdc46d267"> 3543</a></span>&#160;<span class="preprocessor">#define NFCT_INTEN_FIELDLOST_Disabled (0UL) </span></div><div class="line"><a name="l03544"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aecec6b14cc3cedf9f1a312539d47fbcb"> 3544</a></span>&#160;<span class="preprocessor">#define NFCT_INTEN_FIELDLOST_Enabled (1UL) </span></div><div class="line"><a name="l03546"></a><span class="lineno"> 3546</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Enable or disable interrupt for FIELDDETECTED event */</span><span class="preprocessor"></span></div><div class="line"><a name="l03547"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa43caf1886fa07bfb8db1ad75a4ec602"> 3547</a></span>&#160;<span class="preprocessor">#define NFCT_INTEN_FIELDDETECTED_Pos (1UL) </span></div><div class="line"><a name="l03548"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0870d270ab751a64812701d032524ca9"> 3548</a></span>&#160;<span class="preprocessor">#define NFCT_INTEN_FIELDDETECTED_Msk (0x1UL &lt;&lt; NFCT_INTEN_FIELDDETECTED_Pos) </span></div><div class="line"><a name="l03549"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a47a2f705094f07d155de9da91d7ecac2"> 3549</a></span>&#160;<span class="preprocessor">#define NFCT_INTEN_FIELDDETECTED_Disabled (0UL) </span></div><div class="line"><a name="l03550"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a581807c095fcc0d79b29ddc2e9fadd4d"> 3550</a></span>&#160;<span class="preprocessor">#define NFCT_INTEN_FIELDDETECTED_Enabled (1UL) </span></div><div class="line"><a name="l03552"></a><span class="lineno"> 3552</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Enable or disable interrupt for READY event */</span><span class="preprocessor"></span></div><div class="line"><a name="l03553"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adebd00b040dd1cbf7ced813e6ccc8cd8"> 3553</a></span>&#160;<span class="preprocessor">#define NFCT_INTEN_READY_Pos (0UL) </span></div><div class="line"><a name="l03554"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a40fd7ca9149a7ed8f33dc61626510688"> 3554</a></span>&#160;<span class="preprocessor">#define NFCT_INTEN_READY_Msk (0x1UL &lt;&lt; NFCT_INTEN_READY_Pos) </span></div><div class="line"><a name="l03555"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af3424baf10045347998e73145a4a1b37"> 3555</a></span>&#160;<span class="preprocessor">#define NFCT_INTEN_READY_Disabled (0UL) </span></div><div class="line"><a name="l03556"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aec55a1aa576b1345ad8f1140d6aaee2e"> 3556</a></span>&#160;<span class="preprocessor">#define NFCT_INTEN_READY_Enabled (1UL) </span></div><div class="line"><a name="l03558"></a><span class="lineno"> 3558</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: NFCT_INTENSET */</span><span class="preprocessor"></span></div><div class="line"><a name="l03559"></a><span class="lineno"> 3559</span>&#160;<span class="comment">/* Description: Enable interrupt */</span></div><div class="line"><a name="l03560"></a><span class="lineno"> 3560</span>&#160;</div><div class="line"><a name="l03561"></a><span class="lineno"> 3561</span>&#160;<span class="comment">/* Bit 20 : Write &#39;1&#39; to Enable interrupt for STARTED event */</span></div><div class="line"><a name="l03562"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aefd3a206ff0929bfd1a8ee5ece0a0e24"> 3562</a></span>&#160;<span class="preprocessor">#define NFCT_INTENSET_STARTED_Pos (20UL) </span></div><div class="line"><a name="l03563"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad75a66d06330b4375d0b4b42fee271ae"> 3563</a></span>&#160;<span class="preprocessor">#define NFCT_INTENSET_STARTED_Msk (0x1UL &lt;&lt; NFCT_INTENSET_STARTED_Pos) </span></div><div class="line"><a name="l03564"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2bf841767dca8adb8a56527fb52a8276"> 3564</a></span>&#160;<span class="preprocessor">#define NFCT_INTENSET_STARTED_Disabled (0UL) </span></div><div class="line"><a name="l03565"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9a703365f04751b4551a763a6928dd51"> 3565</a></span>&#160;<span class="preprocessor">#define NFCT_INTENSET_STARTED_Enabled (1UL) </span></div><div class="line"><a name="l03566"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8a8c9143c3fde8e14d9b0e4b003ee0b4"> 3566</a></span>&#160;<span class="preprocessor">#define NFCT_INTENSET_STARTED_Set (1UL) </span></div><div class="line"><a name="l03568"></a><span class="lineno"> 3568</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 19 : Write &#39;1&#39; to Enable interrupt for SELECTED event */</span><span class="preprocessor"></span></div><div class="line"><a name="l03569"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a66e195e1e50e90b472763a715b279e66"> 3569</a></span>&#160;<span class="preprocessor">#define NFCT_INTENSET_SELECTED_Pos (19UL) </span></div><div class="line"><a name="l03570"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af209a6e81460097b2a856c1351054c1f"> 3570</a></span>&#160;<span class="preprocessor">#define NFCT_INTENSET_SELECTED_Msk (0x1UL &lt;&lt; NFCT_INTENSET_SELECTED_Pos) </span></div><div class="line"><a name="l03571"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1b210afd5c018e88f2593ae1bc96fb6b"> 3571</a></span>&#160;<span class="preprocessor">#define NFCT_INTENSET_SELECTED_Disabled (0UL) </span></div><div class="line"><a name="l03572"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a518d02de5a8911ddbf6e341bee32e970"> 3572</a></span>&#160;<span class="preprocessor">#define NFCT_INTENSET_SELECTED_Enabled (1UL) </span></div><div class="line"><a name="l03573"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9f1209ad35c0461d0cdd1c0ad9abb4a9"> 3573</a></span>&#160;<span class="preprocessor">#define NFCT_INTENSET_SELECTED_Set (1UL) </span></div><div class="line"><a name="l03575"></a><span class="lineno"> 3575</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 18 : Write &#39;1&#39; to Enable interrupt for COLLISION event */</span><span class="preprocessor"></span></div><div class="line"><a name="l03576"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a505fe8879f23dbdc27e162d74918e552"> 3576</a></span>&#160;<span class="preprocessor">#define NFCT_INTENSET_COLLISION_Pos (18UL) </span></div><div class="line"><a name="l03577"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6068c5ddcb8e22d8cb21ca812e150f7c"> 3577</a></span>&#160;<span class="preprocessor">#define NFCT_INTENSET_COLLISION_Msk (0x1UL &lt;&lt; NFCT_INTENSET_COLLISION_Pos) </span></div><div class="line"><a name="l03578"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4961e9e5c1b500be3129e8ad5437e04c"> 3578</a></span>&#160;<span class="preprocessor">#define NFCT_INTENSET_COLLISION_Disabled (0UL) </span></div><div class="line"><a name="l03579"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad75de77b4242d7750f1dbda56e6bd535"> 3579</a></span>&#160;<span class="preprocessor">#define NFCT_INTENSET_COLLISION_Enabled (1UL) </span></div><div class="line"><a name="l03580"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adbdf2645bcd07a1ffe345ae64f55f95d"> 3580</a></span>&#160;<span class="preprocessor">#define NFCT_INTENSET_COLLISION_Set (1UL) </span></div><div class="line"><a name="l03582"></a><span class="lineno"> 3582</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 14 : Write &#39;1&#39; to Enable interrupt for AUTOCOLRESSTARTED event */</span><span class="preprocessor"></span></div><div class="line"><a name="l03583"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af36b67770ce2745d50c2563a37867131"> 3583</a></span>&#160;<span class="preprocessor">#define NFCT_INTENSET_AUTOCOLRESSTARTED_Pos (14UL) </span></div><div class="line"><a name="l03584"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6d86a3be99459c863bc7ecc4f30d7e47"> 3584</a></span>&#160;<span class="preprocessor">#define NFCT_INTENSET_AUTOCOLRESSTARTED_Msk (0x1UL &lt;&lt; NFCT_INTENSET_AUTOCOLRESSTARTED_Pos) </span></div><div class="line"><a name="l03585"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3559b66841e29d43a8368bff8b6fd76a"> 3585</a></span>&#160;<span class="preprocessor">#define NFCT_INTENSET_AUTOCOLRESSTARTED_Disabled (0UL) </span></div><div class="line"><a name="l03586"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab572dab528bb4574c60b9d5b80b7b3bc"> 3586</a></span>&#160;<span class="preprocessor">#define NFCT_INTENSET_AUTOCOLRESSTARTED_Enabled (1UL) </span></div><div class="line"><a name="l03587"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa5c994ef249768477862d91957c13154"> 3587</a></span>&#160;<span class="preprocessor">#define NFCT_INTENSET_AUTOCOLRESSTARTED_Set (1UL) </span></div><div class="line"><a name="l03589"></a><span class="lineno"> 3589</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 12 : Write &#39;1&#39; to Enable interrupt for ENDTX event */</span><span class="preprocessor"></span></div><div class="line"><a name="l03590"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a64b034a7257e75dac1d75218d60720d3"> 3590</a></span>&#160;<span class="preprocessor">#define NFCT_INTENSET_ENDTX_Pos (12UL) </span></div><div class="line"><a name="l03591"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aead5e2b90109686a55f9ee28959c6dd0"> 3591</a></span>&#160;<span class="preprocessor">#define NFCT_INTENSET_ENDTX_Msk (0x1UL &lt;&lt; NFCT_INTENSET_ENDTX_Pos) </span></div><div class="line"><a name="l03592"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3ea6f51defc2836bad61dee5d74e2b69"> 3592</a></span>&#160;<span class="preprocessor">#define NFCT_INTENSET_ENDTX_Disabled (0UL) </span></div><div class="line"><a name="l03593"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a91dde6decc2dbee139344ad5f8723001"> 3593</a></span>&#160;<span class="preprocessor">#define NFCT_INTENSET_ENDTX_Enabled (1UL) </span></div><div class="line"><a name="l03594"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae7481845c5faf9612dd94c1a9729077b"> 3594</a></span>&#160;<span class="preprocessor">#define NFCT_INTENSET_ENDTX_Set (1UL) </span></div><div class="line"><a name="l03596"></a><span class="lineno"> 3596</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 11 : Write &#39;1&#39; to Enable interrupt for ENDRX event */</span><span class="preprocessor"></span></div><div class="line"><a name="l03597"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a596d5f465a6c805e1376b14fb0c2ca01"> 3597</a></span>&#160;<span class="preprocessor">#define NFCT_INTENSET_ENDRX_Pos (11UL) </span></div><div class="line"><a name="l03598"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a37044878cead757597f5fa2ffec01270"> 3598</a></span>&#160;<span class="preprocessor">#define NFCT_INTENSET_ENDRX_Msk (0x1UL &lt;&lt; NFCT_INTENSET_ENDRX_Pos) </span></div><div class="line"><a name="l03599"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afe99092c6edac2ec29cf57bdb5dfcb63"> 3599</a></span>&#160;<span class="preprocessor">#define NFCT_INTENSET_ENDRX_Disabled (0UL) </span></div><div class="line"><a name="l03600"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2cbe003373796c29a78171a4f5682369"> 3600</a></span>&#160;<span class="preprocessor">#define NFCT_INTENSET_ENDRX_Enabled (1UL) </span></div><div class="line"><a name="l03601"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab1ec45b763882139ef592dcff77b2800"> 3601</a></span>&#160;<span class="preprocessor">#define NFCT_INTENSET_ENDRX_Set (1UL) </span></div><div class="line"><a name="l03603"></a><span class="lineno"> 3603</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 10 : Write &#39;1&#39; to Enable interrupt for RXERROR event */</span><span class="preprocessor"></span></div><div class="line"><a name="l03604"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a80daf5d4e77bd4d5be9ca9fb1e9194db"> 3604</a></span>&#160;<span class="preprocessor">#define NFCT_INTENSET_RXERROR_Pos (10UL) </span></div><div class="line"><a name="l03605"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a74a1e1031a5c43715f9a164e2c586fcb"> 3605</a></span>&#160;<span class="preprocessor">#define NFCT_INTENSET_RXERROR_Msk (0x1UL &lt;&lt; NFCT_INTENSET_RXERROR_Pos) </span></div><div class="line"><a name="l03606"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#affaaf9832efd4503416862b8a72a8d8e"> 3606</a></span>&#160;<span class="preprocessor">#define NFCT_INTENSET_RXERROR_Disabled (0UL) </span></div><div class="line"><a name="l03607"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a750ad0fc4699bc1b28cae9b36d2308da"> 3607</a></span>&#160;<span class="preprocessor">#define NFCT_INTENSET_RXERROR_Enabled (1UL) </span></div><div class="line"><a name="l03608"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7e22dfb555d4e77e5f1e5fe45bfd3651"> 3608</a></span>&#160;<span class="preprocessor">#define NFCT_INTENSET_RXERROR_Set (1UL) </span></div><div class="line"><a name="l03610"></a><span class="lineno"> 3610</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 7 : Write &#39;1&#39; to Enable interrupt for ERROR event */</span><span class="preprocessor"></span></div><div class="line"><a name="l03611"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1babd7ce46c8d01961fe47927eb9ee87"> 3611</a></span>&#160;<span class="preprocessor">#define NFCT_INTENSET_ERROR_Pos (7UL) </span></div><div class="line"><a name="l03612"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a45b3d76803463522cdb975dd9158351f"> 3612</a></span>&#160;<span class="preprocessor">#define NFCT_INTENSET_ERROR_Msk (0x1UL &lt;&lt; NFCT_INTENSET_ERROR_Pos) </span></div><div class="line"><a name="l03613"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0b0ec6cabec07983ee87e3d4d6e38283"> 3613</a></span>&#160;<span class="preprocessor">#define NFCT_INTENSET_ERROR_Disabled (0UL) </span></div><div class="line"><a name="l03614"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac2cb5a52e9fabf4ce8a117cc72ee2860"> 3614</a></span>&#160;<span class="preprocessor">#define NFCT_INTENSET_ERROR_Enabled (1UL) </span></div><div class="line"><a name="l03615"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a779024f3264a5cd5666a5944fbcbc21b"> 3615</a></span>&#160;<span class="preprocessor">#define NFCT_INTENSET_ERROR_Set (1UL) </span></div><div class="line"><a name="l03617"></a><span class="lineno"> 3617</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 6 : Write &#39;1&#39; to Enable interrupt for RXFRAMEEND event */</span><span class="preprocessor"></span></div><div class="line"><a name="l03618"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab3d1068ad86c6c53c21c0ace22b5e24f"> 3618</a></span>&#160;<span class="preprocessor">#define NFCT_INTENSET_RXFRAMEEND_Pos (6UL) </span></div><div class="line"><a name="l03619"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af5052c3be59f0f8b49a9bcd2c580fbe3"> 3619</a></span>&#160;<span class="preprocessor">#define NFCT_INTENSET_RXFRAMEEND_Msk (0x1UL &lt;&lt; NFCT_INTENSET_RXFRAMEEND_Pos) </span></div><div class="line"><a name="l03620"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa9afe2b6229c1e65e0824a5af608d96e"> 3620</a></span>&#160;<span class="preprocessor">#define NFCT_INTENSET_RXFRAMEEND_Disabled (0UL) </span></div><div class="line"><a name="l03621"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1e7d62e1d5f08f420047a9cf25f425a9"> 3621</a></span>&#160;<span class="preprocessor">#define NFCT_INTENSET_RXFRAMEEND_Enabled (1UL) </span></div><div class="line"><a name="l03622"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6f217dd444a625f2ca4027fee24789a8"> 3622</a></span>&#160;<span class="preprocessor">#define NFCT_INTENSET_RXFRAMEEND_Set (1UL) </span></div><div class="line"><a name="l03624"></a><span class="lineno"> 3624</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 5 : Write &#39;1&#39; to Enable interrupt for RXFRAMESTART event */</span><span class="preprocessor"></span></div><div class="line"><a name="l03625"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a853c727329fed696e81307806e9e805a"> 3625</a></span>&#160;<span class="preprocessor">#define NFCT_INTENSET_RXFRAMESTART_Pos (5UL) </span></div><div class="line"><a name="l03626"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a29c829225ace7283c901592353b12484"> 3626</a></span>&#160;<span class="preprocessor">#define NFCT_INTENSET_RXFRAMESTART_Msk (0x1UL &lt;&lt; NFCT_INTENSET_RXFRAMESTART_Pos) </span></div><div class="line"><a name="l03627"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1347db32d1ba7a9cdf14872d25862ec1"> 3627</a></span>&#160;<span class="preprocessor">#define NFCT_INTENSET_RXFRAMESTART_Disabled (0UL) </span></div><div class="line"><a name="l03628"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aebb903e75f0fed4b80d0172de00def49"> 3628</a></span>&#160;<span class="preprocessor">#define NFCT_INTENSET_RXFRAMESTART_Enabled (1UL) </span></div><div class="line"><a name="l03629"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5857cef003f6c5ad3341c14371767760"> 3629</a></span>&#160;<span class="preprocessor">#define NFCT_INTENSET_RXFRAMESTART_Set (1UL) </span></div><div class="line"><a name="l03631"></a><span class="lineno"> 3631</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 4 : Write &#39;1&#39; to Enable interrupt for TXFRAMEEND event */</span><span class="preprocessor"></span></div><div class="line"><a name="l03632"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4751e5972c53ea74f1b4bae1758eb6c5"> 3632</a></span>&#160;<span class="preprocessor">#define NFCT_INTENSET_TXFRAMEEND_Pos (4UL) </span></div><div class="line"><a name="l03633"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a75503d21fa2f8769051a5a1ae279b6ac"> 3633</a></span>&#160;<span class="preprocessor">#define NFCT_INTENSET_TXFRAMEEND_Msk (0x1UL &lt;&lt; NFCT_INTENSET_TXFRAMEEND_Pos) </span></div><div class="line"><a name="l03634"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab63679a723c2567dfcc77dfbc33b78c3"> 3634</a></span>&#160;<span class="preprocessor">#define NFCT_INTENSET_TXFRAMEEND_Disabled (0UL) </span></div><div class="line"><a name="l03635"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6b30f5b99db2748f39c6fce75fa883f9"> 3635</a></span>&#160;<span class="preprocessor">#define NFCT_INTENSET_TXFRAMEEND_Enabled (1UL) </span></div><div class="line"><a name="l03636"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a002bcea72412b0ae2bd6136dd6c533be"> 3636</a></span>&#160;<span class="preprocessor">#define NFCT_INTENSET_TXFRAMEEND_Set (1UL) </span></div><div class="line"><a name="l03638"></a><span class="lineno"> 3638</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 3 : Write &#39;1&#39; to Enable interrupt for TXFRAMESTART event */</span><span class="preprocessor"></span></div><div class="line"><a name="l03639"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a612e7a34e4559663f9397bc57bff1343"> 3639</a></span>&#160;<span class="preprocessor">#define NFCT_INTENSET_TXFRAMESTART_Pos (3UL) </span></div><div class="line"><a name="l03640"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad21e132f2a32ceedb691a00e6be8ef09"> 3640</a></span>&#160;<span class="preprocessor">#define NFCT_INTENSET_TXFRAMESTART_Msk (0x1UL &lt;&lt; NFCT_INTENSET_TXFRAMESTART_Pos) </span></div><div class="line"><a name="l03641"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acec05bdbc1a1e825876242399998903e"> 3641</a></span>&#160;<span class="preprocessor">#define NFCT_INTENSET_TXFRAMESTART_Disabled (0UL) </span></div><div class="line"><a name="l03642"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9ccec9d827f4406b9da1cc03f603f535"> 3642</a></span>&#160;<span class="preprocessor">#define NFCT_INTENSET_TXFRAMESTART_Enabled (1UL) </span></div><div class="line"><a name="l03643"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a15086053e0fd2cbcb2ff0439c32dd534"> 3643</a></span>&#160;<span class="preprocessor">#define NFCT_INTENSET_TXFRAMESTART_Set (1UL) </span></div><div class="line"><a name="l03645"></a><span class="lineno"> 3645</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Write &#39;1&#39; to Enable interrupt for FIELDLOST event */</span><span class="preprocessor"></span></div><div class="line"><a name="l03646"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7fa342954d5211ee748f361f613b181d"> 3646</a></span>&#160;<span class="preprocessor">#define NFCT_INTENSET_FIELDLOST_Pos (2UL) </span></div><div class="line"><a name="l03647"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4bee44203cc505430153c9537fbc3ff2"> 3647</a></span>&#160;<span class="preprocessor">#define NFCT_INTENSET_FIELDLOST_Msk (0x1UL &lt;&lt; NFCT_INTENSET_FIELDLOST_Pos) </span></div><div class="line"><a name="l03648"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5977b2e3d2e447a2bbb2a0eaecf6ce98"> 3648</a></span>&#160;<span class="preprocessor">#define NFCT_INTENSET_FIELDLOST_Disabled (0UL) </span></div><div class="line"><a name="l03649"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a79f33914d031c6d650b5ded935797f30"> 3649</a></span>&#160;<span class="preprocessor">#define NFCT_INTENSET_FIELDLOST_Enabled (1UL) </span></div><div class="line"><a name="l03650"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3e8d5a9e7ad4870c9a6a631571721064"> 3650</a></span>&#160;<span class="preprocessor">#define NFCT_INTENSET_FIELDLOST_Set (1UL) </span></div><div class="line"><a name="l03652"></a><span class="lineno"> 3652</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Write &#39;1&#39; to Enable interrupt for FIELDDETECTED event */</span><span class="preprocessor"></span></div><div class="line"><a name="l03653"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a53b47281b49f027f76a9ac370c907163"> 3653</a></span>&#160;<span class="preprocessor">#define NFCT_INTENSET_FIELDDETECTED_Pos (1UL) </span></div><div class="line"><a name="l03654"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5492ad27baa24dc108b77024cd5abe52"> 3654</a></span>&#160;<span class="preprocessor">#define NFCT_INTENSET_FIELDDETECTED_Msk (0x1UL &lt;&lt; NFCT_INTENSET_FIELDDETECTED_Pos) </span></div><div class="line"><a name="l03655"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3821e2d43a623e2b7d1c5520ffb25cb0"> 3655</a></span>&#160;<span class="preprocessor">#define NFCT_INTENSET_FIELDDETECTED_Disabled (0UL) </span></div><div class="line"><a name="l03656"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6c3a3b79b6ef36e97a5b5214022f80b5"> 3656</a></span>&#160;<span class="preprocessor">#define NFCT_INTENSET_FIELDDETECTED_Enabled (1UL) </span></div><div class="line"><a name="l03657"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a470938b8c84825107aeb03d02010f9ca"> 3657</a></span>&#160;<span class="preprocessor">#define NFCT_INTENSET_FIELDDETECTED_Set (1UL) </span></div><div class="line"><a name="l03659"></a><span class="lineno"> 3659</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Write &#39;1&#39; to Enable interrupt for READY event */</span><span class="preprocessor"></span></div><div class="line"><a name="l03660"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6bb9125190d38ab39176f866ac2e72a7"> 3660</a></span>&#160;<span class="preprocessor">#define NFCT_INTENSET_READY_Pos (0UL) </span></div><div class="line"><a name="l03661"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a53192a3899f82a7c5fa1558431346b13"> 3661</a></span>&#160;<span class="preprocessor">#define NFCT_INTENSET_READY_Msk (0x1UL &lt;&lt; NFCT_INTENSET_READY_Pos) </span></div><div class="line"><a name="l03662"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a206ee177c7799b0bae9aaccabd3e0c2d"> 3662</a></span>&#160;<span class="preprocessor">#define NFCT_INTENSET_READY_Disabled (0UL) </span></div><div class="line"><a name="l03663"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aec13dbbebc04dcd40686f0f1400ecb0b"> 3663</a></span>&#160;<span class="preprocessor">#define NFCT_INTENSET_READY_Enabled (1UL) </span></div><div class="line"><a name="l03664"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4e030eec136665e0c444592a6e59430f"> 3664</a></span>&#160;<span class="preprocessor">#define NFCT_INTENSET_READY_Set (1UL) </span></div><div class="line"><a name="l03666"></a><span class="lineno"> 3666</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: NFCT_INTENCLR */</span><span class="preprocessor"></span></div><div class="line"><a name="l03667"></a><span class="lineno"> 3667</span>&#160;<span class="comment">/* Description: Disable interrupt */</span></div><div class="line"><a name="l03668"></a><span class="lineno"> 3668</span>&#160;</div><div class="line"><a name="l03669"></a><span class="lineno"> 3669</span>&#160;<span class="comment">/* Bit 20 : Write &#39;1&#39; to Disable interrupt for STARTED event */</span></div><div class="line"><a name="l03670"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa76a003bb5c61084db4832e961c2c50a"> 3670</a></span>&#160;<span class="preprocessor">#define NFCT_INTENCLR_STARTED_Pos (20UL) </span></div><div class="line"><a name="l03671"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae3237a4dbb025511265af76343191147"> 3671</a></span>&#160;<span class="preprocessor">#define NFCT_INTENCLR_STARTED_Msk (0x1UL &lt;&lt; NFCT_INTENCLR_STARTED_Pos) </span></div><div class="line"><a name="l03672"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aeab6454e9fe2a85d42be2410ce5761c2"> 3672</a></span>&#160;<span class="preprocessor">#define NFCT_INTENCLR_STARTED_Disabled (0UL) </span></div><div class="line"><a name="l03673"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a341ef504e5367a3cf4f436560b7f8df0"> 3673</a></span>&#160;<span class="preprocessor">#define NFCT_INTENCLR_STARTED_Enabled (1UL) </span></div><div class="line"><a name="l03674"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aeb7d2b9305fd12ae8337f5d33a169bc2"> 3674</a></span>&#160;<span class="preprocessor">#define NFCT_INTENCLR_STARTED_Clear (1UL) </span></div><div class="line"><a name="l03676"></a><span class="lineno"> 3676</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 19 : Write &#39;1&#39; to Disable interrupt for SELECTED event */</span><span class="preprocessor"></span></div><div class="line"><a name="l03677"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2a2d486a176476a848076cab6cdba777"> 3677</a></span>&#160;<span class="preprocessor">#define NFCT_INTENCLR_SELECTED_Pos (19UL) </span></div><div class="line"><a name="l03678"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2877b4b3e8548cdde5dcfeccb49a2819"> 3678</a></span>&#160;<span class="preprocessor">#define NFCT_INTENCLR_SELECTED_Msk (0x1UL &lt;&lt; NFCT_INTENCLR_SELECTED_Pos) </span></div><div class="line"><a name="l03679"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4c29b91d5bdcd4f9ecff6c359f7218da"> 3679</a></span>&#160;<span class="preprocessor">#define NFCT_INTENCLR_SELECTED_Disabled (0UL) </span></div><div class="line"><a name="l03680"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a89ab58500e4ff6499d2976fd056d617c"> 3680</a></span>&#160;<span class="preprocessor">#define NFCT_INTENCLR_SELECTED_Enabled (1UL) </span></div><div class="line"><a name="l03681"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6501a020dce8bbb191033d2df11b1897"> 3681</a></span>&#160;<span class="preprocessor">#define NFCT_INTENCLR_SELECTED_Clear (1UL) </span></div><div class="line"><a name="l03683"></a><span class="lineno"> 3683</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 18 : Write &#39;1&#39; to Disable interrupt for COLLISION event */</span><span class="preprocessor"></span></div><div class="line"><a name="l03684"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6f01d9064ab6ae19573866641d7eb911"> 3684</a></span>&#160;<span class="preprocessor">#define NFCT_INTENCLR_COLLISION_Pos (18UL) </span></div><div class="line"><a name="l03685"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abfe0bc21b359312554abafc35e229b02"> 3685</a></span>&#160;<span class="preprocessor">#define NFCT_INTENCLR_COLLISION_Msk (0x1UL &lt;&lt; NFCT_INTENCLR_COLLISION_Pos) </span></div><div class="line"><a name="l03686"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a09f55bf7ac5cb594b1dc82bd8d558763"> 3686</a></span>&#160;<span class="preprocessor">#define NFCT_INTENCLR_COLLISION_Disabled (0UL) </span></div><div class="line"><a name="l03687"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3441ac33be0cab3c1e5d1d969f313914"> 3687</a></span>&#160;<span class="preprocessor">#define NFCT_INTENCLR_COLLISION_Enabled (1UL) </span></div><div class="line"><a name="l03688"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a30a135827269ac744510f41117f9abf4"> 3688</a></span>&#160;<span class="preprocessor">#define NFCT_INTENCLR_COLLISION_Clear (1UL) </span></div><div class="line"><a name="l03690"></a><span class="lineno"> 3690</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 14 : Write &#39;1&#39; to Disable interrupt for AUTOCOLRESSTARTED event */</span><span class="preprocessor"></span></div><div class="line"><a name="l03691"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3363c0aab4eb58fefd5bfbb83cfe8828"> 3691</a></span>&#160;<span class="preprocessor">#define NFCT_INTENCLR_AUTOCOLRESSTARTED_Pos (14UL) </span></div><div class="line"><a name="l03692"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a465c8fb9f290e957199ed3496ed7d639"> 3692</a></span>&#160;<span class="preprocessor">#define NFCT_INTENCLR_AUTOCOLRESSTARTED_Msk (0x1UL &lt;&lt; NFCT_INTENCLR_AUTOCOLRESSTARTED_Pos) </span></div><div class="line"><a name="l03693"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac571c03d2a51a102ccd0c53a48957b49"> 3693</a></span>&#160;<span class="preprocessor">#define NFCT_INTENCLR_AUTOCOLRESSTARTED_Disabled (0UL) </span></div><div class="line"><a name="l03694"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a09520fd06b1fa1ff94275f58c58f1124"> 3694</a></span>&#160;<span class="preprocessor">#define NFCT_INTENCLR_AUTOCOLRESSTARTED_Enabled (1UL) </span></div><div class="line"><a name="l03695"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a292a6a4a3c69e5150a4c350a40d8ca56"> 3695</a></span>&#160;<span class="preprocessor">#define NFCT_INTENCLR_AUTOCOLRESSTARTED_Clear (1UL) </span></div><div class="line"><a name="l03697"></a><span class="lineno"> 3697</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 12 : Write &#39;1&#39; to Disable interrupt for ENDTX event */</span><span class="preprocessor"></span></div><div class="line"><a name="l03698"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ace85ccf5a0da5d248704add1dc7b2759"> 3698</a></span>&#160;<span class="preprocessor">#define NFCT_INTENCLR_ENDTX_Pos (12UL) </span></div><div class="line"><a name="l03699"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9806b9aadf7e5576e7c02f821955e3cd"> 3699</a></span>&#160;<span class="preprocessor">#define NFCT_INTENCLR_ENDTX_Msk (0x1UL &lt;&lt; NFCT_INTENCLR_ENDTX_Pos) </span></div><div class="line"><a name="l03700"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a534c45fb3bb45d6ad3498d617271b280"> 3700</a></span>&#160;<span class="preprocessor">#define NFCT_INTENCLR_ENDTX_Disabled (0UL) </span></div><div class="line"><a name="l03701"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae5e126fa019baf19ac3265f017a2a8da"> 3701</a></span>&#160;<span class="preprocessor">#define NFCT_INTENCLR_ENDTX_Enabled (1UL) </span></div><div class="line"><a name="l03702"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3f506687c56e051146c216545f3c6185"> 3702</a></span>&#160;<span class="preprocessor">#define NFCT_INTENCLR_ENDTX_Clear (1UL) </span></div><div class="line"><a name="l03704"></a><span class="lineno"> 3704</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 11 : Write &#39;1&#39; to Disable interrupt for ENDRX event */</span><span class="preprocessor"></span></div><div class="line"><a name="l03705"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5fed51c54f0e1402ed601a9af8ec31e9"> 3705</a></span>&#160;<span class="preprocessor">#define NFCT_INTENCLR_ENDRX_Pos (11UL) </span></div><div class="line"><a name="l03706"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6ca0cc6037076d704129578fc1a7051e"> 3706</a></span>&#160;<span class="preprocessor">#define NFCT_INTENCLR_ENDRX_Msk (0x1UL &lt;&lt; NFCT_INTENCLR_ENDRX_Pos) </span></div><div class="line"><a name="l03707"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a02e141458f04c745f3b98789948f0542"> 3707</a></span>&#160;<span class="preprocessor">#define NFCT_INTENCLR_ENDRX_Disabled (0UL) </span></div><div class="line"><a name="l03708"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a38506ee8551d024b11cb5a90caeea487"> 3708</a></span>&#160;<span class="preprocessor">#define NFCT_INTENCLR_ENDRX_Enabled (1UL) </span></div><div class="line"><a name="l03709"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2688ebe88c323504627b8aa0b3d9f24d"> 3709</a></span>&#160;<span class="preprocessor">#define NFCT_INTENCLR_ENDRX_Clear (1UL) </span></div><div class="line"><a name="l03711"></a><span class="lineno"> 3711</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 10 : Write &#39;1&#39; to Disable interrupt for RXERROR event */</span><span class="preprocessor"></span></div><div class="line"><a name="l03712"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac08961d8211cdee411df5f1782cda7a5"> 3712</a></span>&#160;<span class="preprocessor">#define NFCT_INTENCLR_RXERROR_Pos (10UL) </span></div><div class="line"><a name="l03713"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4c99879d0b9feb2ba9354ffb4123b9ac"> 3713</a></span>&#160;<span class="preprocessor">#define NFCT_INTENCLR_RXERROR_Msk (0x1UL &lt;&lt; NFCT_INTENCLR_RXERROR_Pos) </span></div><div class="line"><a name="l03714"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a98521fb18c6f09f27077c518546b646d"> 3714</a></span>&#160;<span class="preprocessor">#define NFCT_INTENCLR_RXERROR_Disabled (0UL) </span></div><div class="line"><a name="l03715"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1749cd19d88714a0eed256ad5174953f"> 3715</a></span>&#160;<span class="preprocessor">#define NFCT_INTENCLR_RXERROR_Enabled (1UL) </span></div><div class="line"><a name="l03716"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a848f24a2b04e768c283951f883517039"> 3716</a></span>&#160;<span class="preprocessor">#define NFCT_INTENCLR_RXERROR_Clear (1UL) </span></div><div class="line"><a name="l03718"></a><span class="lineno"> 3718</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 7 : Write &#39;1&#39; to Disable interrupt for ERROR event */</span><span class="preprocessor"></span></div><div class="line"><a name="l03719"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a469b66d78c81acdfed21b280cd89a088"> 3719</a></span>&#160;<span class="preprocessor">#define NFCT_INTENCLR_ERROR_Pos (7UL) </span></div><div class="line"><a name="l03720"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abaed8522f6b46f67c96300b6c477f163"> 3720</a></span>&#160;<span class="preprocessor">#define NFCT_INTENCLR_ERROR_Msk (0x1UL &lt;&lt; NFCT_INTENCLR_ERROR_Pos) </span></div><div class="line"><a name="l03721"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a476ddb0c7f5576b57682184ff7fe7498"> 3721</a></span>&#160;<span class="preprocessor">#define NFCT_INTENCLR_ERROR_Disabled (0UL) </span></div><div class="line"><a name="l03722"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ace4a021d19d007da0de7453122ee89c2"> 3722</a></span>&#160;<span class="preprocessor">#define NFCT_INTENCLR_ERROR_Enabled (1UL) </span></div><div class="line"><a name="l03723"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7e411f19ea1b578cb09b4ac0ca8284a5"> 3723</a></span>&#160;<span class="preprocessor">#define NFCT_INTENCLR_ERROR_Clear (1UL) </span></div><div class="line"><a name="l03725"></a><span class="lineno"> 3725</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 6 : Write &#39;1&#39; to Disable interrupt for RXFRAMEEND event */</span><span class="preprocessor"></span></div><div class="line"><a name="l03726"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a78b7b22a558e54f0a6e5eed9211ec2af"> 3726</a></span>&#160;<span class="preprocessor">#define NFCT_INTENCLR_RXFRAMEEND_Pos (6UL) </span></div><div class="line"><a name="l03727"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a864f88ebd7f1bdcc9805fdc8b04c9ebd"> 3727</a></span>&#160;<span class="preprocessor">#define NFCT_INTENCLR_RXFRAMEEND_Msk (0x1UL &lt;&lt; NFCT_INTENCLR_RXFRAMEEND_Pos) </span></div><div class="line"><a name="l03728"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aecc97294153ce85860830d36365539bc"> 3728</a></span>&#160;<span class="preprocessor">#define NFCT_INTENCLR_RXFRAMEEND_Disabled (0UL) </span></div><div class="line"><a name="l03729"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a988303e3fb2b235110f4ab9da0546ec5"> 3729</a></span>&#160;<span class="preprocessor">#define NFCT_INTENCLR_RXFRAMEEND_Enabled (1UL) </span></div><div class="line"><a name="l03730"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3748a307eae2a247e617e029867c7ff2"> 3730</a></span>&#160;<span class="preprocessor">#define NFCT_INTENCLR_RXFRAMEEND_Clear (1UL) </span></div><div class="line"><a name="l03732"></a><span class="lineno"> 3732</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 5 : Write &#39;1&#39; to Disable interrupt for RXFRAMESTART event */</span><span class="preprocessor"></span></div><div class="line"><a name="l03733"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aaef36a58689fa5ef91a5007be3856997"> 3733</a></span>&#160;<span class="preprocessor">#define NFCT_INTENCLR_RXFRAMESTART_Pos (5UL) </span></div><div class="line"><a name="l03734"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8f064b337e0843767a89c10528af540b"> 3734</a></span>&#160;<span class="preprocessor">#define NFCT_INTENCLR_RXFRAMESTART_Msk (0x1UL &lt;&lt; NFCT_INTENCLR_RXFRAMESTART_Pos) </span></div><div class="line"><a name="l03735"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad801baa97a44ac93541e20907373af00"> 3735</a></span>&#160;<span class="preprocessor">#define NFCT_INTENCLR_RXFRAMESTART_Disabled (0UL) </span></div><div class="line"><a name="l03736"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9f7c12c063e5cea46f0742ce1222e65d"> 3736</a></span>&#160;<span class="preprocessor">#define NFCT_INTENCLR_RXFRAMESTART_Enabled (1UL) </span></div><div class="line"><a name="l03737"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aadf4934535a25b664cc836802fbe4e4f"> 3737</a></span>&#160;<span class="preprocessor">#define NFCT_INTENCLR_RXFRAMESTART_Clear (1UL) </span></div><div class="line"><a name="l03739"></a><span class="lineno"> 3739</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 4 : Write &#39;1&#39; to Disable interrupt for TXFRAMEEND event */</span><span class="preprocessor"></span></div><div class="line"><a name="l03740"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac5484f93acb663ab8f9e7fa9124bae9f"> 3740</a></span>&#160;<span class="preprocessor">#define NFCT_INTENCLR_TXFRAMEEND_Pos (4UL) </span></div><div class="line"><a name="l03741"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa46fee692668456f14a36b50e93b7020"> 3741</a></span>&#160;<span class="preprocessor">#define NFCT_INTENCLR_TXFRAMEEND_Msk (0x1UL &lt;&lt; NFCT_INTENCLR_TXFRAMEEND_Pos) </span></div><div class="line"><a name="l03742"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1489da5d03804c62c18d110f4bea7bc6"> 3742</a></span>&#160;<span class="preprocessor">#define NFCT_INTENCLR_TXFRAMEEND_Disabled (0UL) </span></div><div class="line"><a name="l03743"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aefca05015771eea4e3040c13bebbacaa"> 3743</a></span>&#160;<span class="preprocessor">#define NFCT_INTENCLR_TXFRAMEEND_Enabled (1UL) </span></div><div class="line"><a name="l03744"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad1be8ca03d3430423249864bd931996a"> 3744</a></span>&#160;<span class="preprocessor">#define NFCT_INTENCLR_TXFRAMEEND_Clear (1UL) </span></div><div class="line"><a name="l03746"></a><span class="lineno"> 3746</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 3 : Write &#39;1&#39; to Disable interrupt for TXFRAMESTART event */</span><span class="preprocessor"></span></div><div class="line"><a name="l03747"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae8206ae1d282a4605863f96a348ef688"> 3747</a></span>&#160;<span class="preprocessor">#define NFCT_INTENCLR_TXFRAMESTART_Pos (3UL) </span></div><div class="line"><a name="l03748"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a537e46d80c73afb3f9e7091b232fff50"> 3748</a></span>&#160;<span class="preprocessor">#define NFCT_INTENCLR_TXFRAMESTART_Msk (0x1UL &lt;&lt; NFCT_INTENCLR_TXFRAMESTART_Pos) </span></div><div class="line"><a name="l03749"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7fce440f7e4b9e7300728ea90886228e"> 3749</a></span>&#160;<span class="preprocessor">#define NFCT_INTENCLR_TXFRAMESTART_Disabled (0UL) </span></div><div class="line"><a name="l03750"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a67ac1a80388c2ef62732b8f475c683b0"> 3750</a></span>&#160;<span class="preprocessor">#define NFCT_INTENCLR_TXFRAMESTART_Enabled (1UL) </span></div><div class="line"><a name="l03751"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5484fdc97b814ae02d375ed34661e3d8"> 3751</a></span>&#160;<span class="preprocessor">#define NFCT_INTENCLR_TXFRAMESTART_Clear (1UL) </span></div><div class="line"><a name="l03753"></a><span class="lineno"> 3753</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Write &#39;1&#39; to Disable interrupt for FIELDLOST event */</span><span class="preprocessor"></span></div><div class="line"><a name="l03754"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a099e6b218a061b7bf545de92f4b28388"> 3754</a></span>&#160;<span class="preprocessor">#define NFCT_INTENCLR_FIELDLOST_Pos (2UL) </span></div><div class="line"><a name="l03755"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aba1e7449f105665618224ba3a6fa00b7"> 3755</a></span>&#160;<span class="preprocessor">#define NFCT_INTENCLR_FIELDLOST_Msk (0x1UL &lt;&lt; NFCT_INTENCLR_FIELDLOST_Pos) </span></div><div class="line"><a name="l03756"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad0c116d245216978a24e89685c53ccf2"> 3756</a></span>&#160;<span class="preprocessor">#define NFCT_INTENCLR_FIELDLOST_Disabled (0UL) </span></div><div class="line"><a name="l03757"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a53912b1c8e2e555be4d1cd154b233c7e"> 3757</a></span>&#160;<span class="preprocessor">#define NFCT_INTENCLR_FIELDLOST_Enabled (1UL) </span></div><div class="line"><a name="l03758"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af7d9985715a7a47cf9381fc329a59eaa"> 3758</a></span>&#160;<span class="preprocessor">#define NFCT_INTENCLR_FIELDLOST_Clear (1UL) </span></div><div class="line"><a name="l03760"></a><span class="lineno"> 3760</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Write &#39;1&#39; to Disable interrupt for FIELDDETECTED event */</span><span class="preprocessor"></span></div><div class="line"><a name="l03761"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9591651c97198f1649e46a4bd82f77cf"> 3761</a></span>&#160;<span class="preprocessor">#define NFCT_INTENCLR_FIELDDETECTED_Pos (1UL) </span></div><div class="line"><a name="l03762"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2aaa1633337229717ef5d763a0f3b1cb"> 3762</a></span>&#160;<span class="preprocessor">#define NFCT_INTENCLR_FIELDDETECTED_Msk (0x1UL &lt;&lt; NFCT_INTENCLR_FIELDDETECTED_Pos) </span></div><div class="line"><a name="l03763"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9d3d559ae24698abf86117a566743e7a"> 3763</a></span>&#160;<span class="preprocessor">#define NFCT_INTENCLR_FIELDDETECTED_Disabled (0UL) </span></div><div class="line"><a name="l03764"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7fc5cee9f48e97c47936dec8ec866ba5"> 3764</a></span>&#160;<span class="preprocessor">#define NFCT_INTENCLR_FIELDDETECTED_Enabled (1UL) </span></div><div class="line"><a name="l03765"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aadf5d461245056ba63d9164872ddfdc2"> 3765</a></span>&#160;<span class="preprocessor">#define NFCT_INTENCLR_FIELDDETECTED_Clear (1UL) </span></div><div class="line"><a name="l03767"></a><span class="lineno"> 3767</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Write &#39;1&#39; to Disable interrupt for READY event */</span><span class="preprocessor"></span></div><div class="line"><a name="l03768"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac81ef2f284d087c19ccabeb54575bf6d"> 3768</a></span>&#160;<span class="preprocessor">#define NFCT_INTENCLR_READY_Pos (0UL) </span></div><div class="line"><a name="l03769"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a216e9a2a6c84e1f3a27ad2456a47c423"> 3769</a></span>&#160;<span class="preprocessor">#define NFCT_INTENCLR_READY_Msk (0x1UL &lt;&lt; NFCT_INTENCLR_READY_Pos) </span></div><div class="line"><a name="l03770"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af5a78c04634157eb0baadbb3e11f2bd2"> 3770</a></span>&#160;<span class="preprocessor">#define NFCT_INTENCLR_READY_Disabled (0UL) </span></div><div class="line"><a name="l03771"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1c934bd641360cabccf5ad43ef031d4a"> 3771</a></span>&#160;<span class="preprocessor">#define NFCT_INTENCLR_READY_Enabled (1UL) </span></div><div class="line"><a name="l03772"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a357a7bce26db762d72c0db46030e7d66"> 3772</a></span>&#160;<span class="preprocessor">#define NFCT_INTENCLR_READY_Clear (1UL) </span></div><div class="line"><a name="l03774"></a><span class="lineno"> 3774</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: NFCT_ERRORSTATUS */</span><span class="preprocessor"></span></div><div class="line"><a name="l03775"></a><span class="lineno"> 3775</span>&#160;<span class="comment">/* Description: NFC Error Status register */</span></div><div class="line"><a name="l03776"></a><span class="lineno"> 3776</span>&#160;</div><div class="line"><a name="l03777"></a><span class="lineno"> 3777</span>&#160;<span class="comment">/* Bit 0 : No STARTTX task triggered before expiration of the time set in FRAMEDELAYMAX */</span></div><div class="line"><a name="l03778"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a14d9ae10931910eb38f347dbb9d1d1dc"> 3778</a></span>&#160;<span class="preprocessor">#define NFCT_ERRORSTATUS_FRAMEDELAYTIMEOUT_Pos (0UL) </span></div><div class="line"><a name="l03779"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa2822854dcd7b7c77fa698b896a5c61e"> 3779</a></span>&#160;<span class="preprocessor">#define NFCT_ERRORSTATUS_FRAMEDELAYTIMEOUT_Msk (0x1UL &lt;&lt; NFCT_ERRORSTATUS_FRAMEDELAYTIMEOUT_Pos) </span></div><div class="line"><a name="l03781"></a><span class="lineno"> 3781</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: NFCT_FRAMESTATUS_RX */</span><span class="preprocessor"></span></div><div class="line"><a name="l03782"></a><span class="lineno"> 3782</span>&#160;<span class="comment">/* Description: Result of last incoming frame */</span></div><div class="line"><a name="l03783"></a><span class="lineno"> 3783</span>&#160;</div><div class="line"><a name="l03784"></a><span class="lineno"> 3784</span>&#160;<span class="comment">/* Bit 3 : Overrun detected */</span></div><div class="line"><a name="l03785"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab08896baad5f2492754e93544ce14e18"> 3785</a></span>&#160;<span class="preprocessor">#define NFCT_FRAMESTATUS_RX_OVERRUN_Pos (3UL) </span></div><div class="line"><a name="l03786"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac268f3c200d97328d9cec5d8379a412b"> 3786</a></span>&#160;<span class="preprocessor">#define NFCT_FRAMESTATUS_RX_OVERRUN_Msk (0x1UL &lt;&lt; NFCT_FRAMESTATUS_RX_OVERRUN_Pos) </span></div><div class="line"><a name="l03787"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af073fa646d162eaef2c78f038f6b6873"> 3787</a></span>&#160;<span class="preprocessor">#define NFCT_FRAMESTATUS_RX_OVERRUN_NoOverrun (0UL) </span></div><div class="line"><a name="l03788"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a74e5e2215aa547bad8066d2485d2ff0d"> 3788</a></span>&#160;<span class="preprocessor">#define NFCT_FRAMESTATUS_RX_OVERRUN_Overrun (1UL) </span></div><div class="line"><a name="l03790"></a><span class="lineno"> 3790</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Parity status of received frame */</span><span class="preprocessor"></span></div><div class="line"><a name="l03791"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2dd7d1300ff93f789cdd6fb88f480186"> 3791</a></span>&#160;<span class="preprocessor">#define NFCT_FRAMESTATUS_RX_PARITYSTATUS_Pos (2UL) </span></div><div class="line"><a name="l03792"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a87f444029f31090c1e914332006093f3"> 3792</a></span>&#160;<span class="preprocessor">#define NFCT_FRAMESTATUS_RX_PARITYSTATUS_Msk (0x1UL &lt;&lt; NFCT_FRAMESTATUS_RX_PARITYSTATUS_Pos) </span></div><div class="line"><a name="l03793"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac13620972417e121cfde6d60dc0f6315"> 3793</a></span>&#160;<span class="preprocessor">#define NFCT_FRAMESTATUS_RX_PARITYSTATUS_ParityOK (0UL) </span></div><div class="line"><a name="l03794"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a22f0eaf0a889138b4b979f87e0654e79"> 3794</a></span>&#160;<span class="preprocessor">#define NFCT_FRAMESTATUS_RX_PARITYSTATUS_ParityError (1UL) </span></div><div class="line"><a name="l03796"></a><span class="lineno"> 3796</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : No valid end of frame (EoF) detected */</span><span class="preprocessor"></span></div><div class="line"><a name="l03797"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a981a9600012c5bac59aa93f6891dae23"> 3797</a></span>&#160;<span class="preprocessor">#define NFCT_FRAMESTATUS_RX_CRCERROR_Pos (0UL) </span></div><div class="line"><a name="l03798"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a003a09a6fdc7ee193d7b70023a868ab4"> 3798</a></span>&#160;<span class="preprocessor">#define NFCT_FRAMESTATUS_RX_CRCERROR_Msk (0x1UL &lt;&lt; NFCT_FRAMESTATUS_RX_CRCERROR_Pos) </span></div><div class="line"><a name="l03799"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a15fa349382fd6fca377f9b74e433162a"> 3799</a></span>&#160;<span class="preprocessor">#define NFCT_FRAMESTATUS_RX_CRCERROR_CRCCorrect (0UL) </span></div><div class="line"><a name="l03800"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad5370b4f80306ebe8656811163dc439a"> 3800</a></span>&#160;<span class="preprocessor">#define NFCT_FRAMESTATUS_RX_CRCERROR_CRCError (1UL) </span></div><div class="line"><a name="l03802"></a><span class="lineno"> 3802</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: NFCT_NFCTAGSTATE */</span><span class="preprocessor"></span></div><div class="line"><a name="l03803"></a><span class="lineno"> 3803</span>&#160;<span class="comment">/* Description: NfcTag state register */</span></div><div class="line"><a name="l03804"></a><span class="lineno"> 3804</span>&#160;</div><div class="line"><a name="l03805"></a><span class="lineno"> 3805</span>&#160;<span class="comment">/* Bits 2..0 : NfcTag state */</span></div><div class="line"><a name="l03806"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adcebf22c64bfb427ec127c7bc706c5a5"> 3806</a></span>&#160;<span class="preprocessor">#define NFCT_NFCTAGSTATE_NFCTAGSTATE_Pos (0UL) </span></div><div class="line"><a name="l03807"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac1ce20f3ed99b60fa05352c61ff785e1"> 3807</a></span>&#160;<span class="preprocessor">#define NFCT_NFCTAGSTATE_NFCTAGSTATE_Msk (0x7UL &lt;&lt; NFCT_NFCTAGSTATE_NFCTAGSTATE_Pos) </span></div><div class="line"><a name="l03808"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa56a74fbcdbc345a72133a871454521d"> 3808</a></span>&#160;<span class="preprocessor">#define NFCT_NFCTAGSTATE_NFCTAGSTATE_Disabled (0UL) </span></div><div class="line"><a name="l03809"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a58fa75ee85bdbb5fafa7f4ca36e16cff"> 3809</a></span>&#160;<span class="preprocessor">#define NFCT_NFCTAGSTATE_NFCTAGSTATE_RampUp (2UL) </span></div><div class="line"><a name="l03810"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4975d6cb31b0b11e9ed3c0e1a836aed6"> 3810</a></span>&#160;<span class="preprocessor">#define NFCT_NFCTAGSTATE_NFCTAGSTATE_Idle (3UL) </span></div><div class="line"><a name="l03811"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab2c27c5270d2b34be2a7efd4319fecae"> 3811</a></span>&#160;<span class="preprocessor">#define NFCT_NFCTAGSTATE_NFCTAGSTATE_Receive (4UL) </span></div><div class="line"><a name="l03812"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9afdb3a9a4f2764e594ef5fef0fa9068"> 3812</a></span>&#160;<span class="preprocessor">#define NFCT_NFCTAGSTATE_NFCTAGSTATE_FrameDelay (5UL) </span></div><div class="line"><a name="l03813"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a95e56705ce7218bb4ab4233d2d50411b"> 3813</a></span>&#160;<span class="preprocessor">#define NFCT_NFCTAGSTATE_NFCTAGSTATE_Transmit (6UL) </span></div><div class="line"><a name="l03815"></a><span class="lineno"> 3815</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: NFCT_FIELDPRESENT */</span><span class="preprocessor"></span></div><div class="line"><a name="l03816"></a><span class="lineno"> 3816</span>&#160;<span class="comment">/* Description: Indicates the presence or not of a valid field */</span></div><div class="line"><a name="l03817"></a><span class="lineno"> 3817</span>&#160;</div><div class="line"><a name="l03818"></a><span class="lineno"> 3818</span>&#160;<span class="comment">/* Bit 1 : Indicates if the low level has locked to the field */</span></div><div class="line"><a name="l03819"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a43dbeeb65368df5c5c076c55585d8fa3"> 3819</a></span>&#160;<span class="preprocessor">#define NFCT_FIELDPRESENT_LOCKDETECT_Pos (1UL) </span></div><div class="line"><a name="l03820"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adc3afdd9a14d4a581dcc11499f26d040"> 3820</a></span>&#160;<span class="preprocessor">#define NFCT_FIELDPRESENT_LOCKDETECT_Msk (0x1UL &lt;&lt; NFCT_FIELDPRESENT_LOCKDETECT_Pos) </span></div><div class="line"><a name="l03821"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a53cb256c5de77df17dcdd94d4c510f05"> 3821</a></span>&#160;<span class="preprocessor">#define NFCT_FIELDPRESENT_LOCKDETECT_NotLocked (0UL) </span></div><div class="line"><a name="l03822"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abea036eef47ad68b3ca2bde2d16fc80b"> 3822</a></span>&#160;<span class="preprocessor">#define NFCT_FIELDPRESENT_LOCKDETECT_Locked (1UL) </span></div><div class="line"><a name="l03824"></a><span class="lineno"> 3824</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Indicates if a valid field is present. Available only in the activated state. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03825"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a14ae0aea8c7fd6c57a97c200539df7c9"> 3825</a></span>&#160;<span class="preprocessor">#define NFCT_FIELDPRESENT_FIELDPRESENT_Pos (0UL) </span></div><div class="line"><a name="l03826"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4f2e141966b352c98ef6e22416ae36a2"> 3826</a></span>&#160;<span class="preprocessor">#define NFCT_FIELDPRESENT_FIELDPRESENT_Msk (0x1UL &lt;&lt; NFCT_FIELDPRESENT_FIELDPRESENT_Pos) </span></div><div class="line"><a name="l03827"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a044257089c4d84cd4f573039d75f088c"> 3827</a></span>&#160;<span class="preprocessor">#define NFCT_FIELDPRESENT_FIELDPRESENT_NoField (0UL) </span></div><div class="line"><a name="l03828"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a21fe2aada0273eb3b3d9b00e53bb1317"> 3828</a></span>&#160;<span class="preprocessor">#define NFCT_FIELDPRESENT_FIELDPRESENT_FieldPresent (1UL) </span></div><div class="line"><a name="l03830"></a><span class="lineno"> 3830</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: NFCT_FRAMEDELAYMIN */</span><span class="preprocessor"></span></div><div class="line"><a name="l03831"></a><span class="lineno"> 3831</span>&#160;<span class="comment">/* Description: Minimum frame delay */</span></div><div class="line"><a name="l03832"></a><span class="lineno"> 3832</span>&#160;</div><div class="line"><a name="l03833"></a><span class="lineno"> 3833</span>&#160;<span class="comment">/* Bits 15..0 : Minimum frame delay in number of 13.56 MHz clocks */</span></div><div class="line"><a name="l03834"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a03c9a5944f134335eb27e5a75e17d461"> 3834</a></span>&#160;<span class="preprocessor">#define NFCT_FRAMEDELAYMIN_FRAMEDELAYMIN_Pos (0UL) </span></div><div class="line"><a name="l03835"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acbec8e6e3fbec9cf1c2551846ed96ed0"> 3835</a></span>&#160;<span class="preprocessor">#define NFCT_FRAMEDELAYMIN_FRAMEDELAYMIN_Msk (0xFFFFUL &lt;&lt; NFCT_FRAMEDELAYMIN_FRAMEDELAYMIN_Pos) </span></div><div class="line"><a name="l03837"></a><span class="lineno"> 3837</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: NFCT_FRAMEDELAYMAX */</span><span class="preprocessor"></span></div><div class="line"><a name="l03838"></a><span class="lineno"> 3838</span>&#160;<span class="comment">/* Description: Maximum frame delay */</span></div><div class="line"><a name="l03839"></a><span class="lineno"> 3839</span>&#160;</div><div class="line"><a name="l03840"></a><span class="lineno"> 3840</span>&#160;<span class="comment">/* Bits 15..0 : Maximum frame delay in number of 13.56 MHz clocks */</span></div><div class="line"><a name="l03841"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae36b9e0d1a631f7470827888f6cec6a5"> 3841</a></span>&#160;<span class="preprocessor">#define NFCT_FRAMEDELAYMAX_FRAMEDELAYMAX_Pos (0UL) </span></div><div class="line"><a name="l03842"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a362a5abcb518a21b05b7919d796aabb4"> 3842</a></span>&#160;<span class="preprocessor">#define NFCT_FRAMEDELAYMAX_FRAMEDELAYMAX_Msk (0xFFFFUL &lt;&lt; NFCT_FRAMEDELAYMAX_FRAMEDELAYMAX_Pos) </span></div><div class="line"><a name="l03844"></a><span class="lineno"> 3844</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: NFCT_FRAMEDELAYMODE */</span><span class="preprocessor"></span></div><div class="line"><a name="l03845"></a><span class="lineno"> 3845</span>&#160;<span class="comment">/* Description: Configuration register for the Frame Delay Timer */</span></div><div class="line"><a name="l03846"></a><span class="lineno"> 3846</span>&#160;</div><div class="line"><a name="l03847"></a><span class="lineno"> 3847</span>&#160;<span class="comment">/* Bits 1..0 : Configuration register for the Frame Delay Timer */</span></div><div class="line"><a name="l03848"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1d7bb8c5c51e2d0ad0e9f7682a121156"> 3848</a></span>&#160;<span class="preprocessor">#define NFCT_FRAMEDELAYMODE_FRAMEDELAYMODE_Pos (0UL) </span></div><div class="line"><a name="l03849"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a43101a67df6149dd7500a8a712b2309d"> 3849</a></span>&#160;<span class="preprocessor">#define NFCT_FRAMEDELAYMODE_FRAMEDELAYMODE_Msk (0x3UL &lt;&lt; NFCT_FRAMEDELAYMODE_FRAMEDELAYMODE_Pos) </span></div><div class="line"><a name="l03850"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac0314a4f7cb37d11836795cd724ef012"> 3850</a></span>&#160;<span class="preprocessor">#define NFCT_FRAMEDELAYMODE_FRAMEDELAYMODE_FreeRun (0UL) </span></div><div class="line"><a name="l03851"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aeaf30a28289740ea2f99d1471e5ef4e6"> 3851</a></span>&#160;<span class="preprocessor">#define NFCT_FRAMEDELAYMODE_FRAMEDELAYMODE_Window (1UL) </span></div><div class="line"><a name="l03852"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aac8be6a1ca928060d2fc1ec3d10fd6c8"> 3852</a></span>&#160;<span class="preprocessor">#define NFCT_FRAMEDELAYMODE_FRAMEDELAYMODE_ExactVal (2UL) </span></div><div class="line"><a name="l03853"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a049a2f28dddf90b9600e02eb3b37d407"> 3853</a></span>&#160;<span class="preprocessor">#define NFCT_FRAMEDELAYMODE_FRAMEDELAYMODE_WindowGrid (3UL) </span></div><div class="line"><a name="l03855"></a><span class="lineno"> 3855</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: NFCT_PACKETPTR */</span><span class="preprocessor"></span></div><div class="line"><a name="l03856"></a><span class="lineno"> 3856</span>&#160;<span class="comment">/* Description: Packet pointer for TXD and RXD data storage in Data RAM */</span></div><div class="line"><a name="l03857"></a><span class="lineno"> 3857</span>&#160;</div><div class="line"><a name="l03858"></a><span class="lineno"> 3858</span>&#160;<span class="comment">/* Bits 31..0 : Packet pointer for TXD and RXD data storage in Data RAM. This address is a byte-aligned RAM address. */</span></div><div class="line"><a name="l03859"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a59316bf0b7a6a2680c106966d05e8c5d"> 3859</a></span>&#160;<span class="preprocessor">#define NFCT_PACKETPTR_PTR_Pos (0UL) </span></div><div class="line"><a name="l03860"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a27ab5c72091722ff980fbe6664482ffe"> 3860</a></span>&#160;<span class="preprocessor">#define NFCT_PACKETPTR_PTR_Msk (0xFFFFFFFFUL &lt;&lt; NFCT_PACKETPTR_PTR_Pos) </span></div><div class="line"><a name="l03862"></a><span class="lineno"> 3862</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: NFCT_MAXLEN */</span><span class="preprocessor"></span></div><div class="line"><a name="l03863"></a><span class="lineno"> 3863</span>&#160;<span class="comment">/* Description: Size of the RAM buffer allocated to TXD and RXD data storage each */</span></div><div class="line"><a name="l03864"></a><span class="lineno"> 3864</span>&#160;</div><div class="line"><a name="l03865"></a><span class="lineno"> 3865</span>&#160;<span class="comment">/* Bits 8..0 : Size of the RAM buffer allocated to TXD and RXD data storage each */</span></div><div class="line"><a name="l03866"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae0183d5072efe03f5b592f21305a122f"> 3866</a></span>&#160;<span class="preprocessor">#define NFCT_MAXLEN_MAXLEN_Pos (0UL) </span></div><div class="line"><a name="l03867"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adb84ddb754696e6d2303a24061fe61c2"> 3867</a></span>&#160;<span class="preprocessor">#define NFCT_MAXLEN_MAXLEN_Msk (0x1FFUL &lt;&lt; NFCT_MAXLEN_MAXLEN_Pos) </span></div><div class="line"><a name="l03869"></a><span class="lineno"> 3869</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: NFCT_TXD_FRAMECONFIG */</span><span class="preprocessor"></span></div><div class="line"><a name="l03870"></a><span class="lineno"> 3870</span>&#160;<span class="comment">/* Description: Configuration of outgoing frames */</span></div><div class="line"><a name="l03871"></a><span class="lineno"> 3871</span>&#160;</div><div class="line"><a name="l03872"></a><span class="lineno"> 3872</span>&#160;<span class="comment">/* Bit 4 : CRC mode for outgoing frames */</span></div><div class="line"><a name="l03873"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4c7ff409f681cb995e2213b2e27d0c59"> 3873</a></span>&#160;<span class="preprocessor">#define NFCT_TXD_FRAMECONFIG_CRCMODETX_Pos (4UL) </span></div><div class="line"><a name="l03874"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1f85a90f1168886f194f509ed7738109"> 3874</a></span>&#160;<span class="preprocessor">#define NFCT_TXD_FRAMECONFIG_CRCMODETX_Msk (0x1UL &lt;&lt; NFCT_TXD_FRAMECONFIG_CRCMODETX_Pos) </span></div><div class="line"><a name="l03875"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aeeb67ac7bec1d5a6ac23e85d22fca292"> 3875</a></span>&#160;<span class="preprocessor">#define NFCT_TXD_FRAMECONFIG_CRCMODETX_NoCRCTX (0UL) </span></div><div class="line"><a name="l03876"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a47ab5968f4157112d71566c27838bcca"> 3876</a></span>&#160;<span class="preprocessor">#define NFCT_TXD_FRAMECONFIG_CRCMODETX_CRC16TX (1UL) </span></div><div class="line"><a name="l03878"></a><span class="lineno"> 3878</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Adding SoF or not in TX frames */</span><span class="preprocessor"></span></div><div class="line"><a name="l03879"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1bb876f076027fdccb606251781b06f5"> 3879</a></span>&#160;<span class="preprocessor">#define NFCT_TXD_FRAMECONFIG_SOF_Pos (2UL) </span></div><div class="line"><a name="l03880"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a332b16e073a6c298426fc325479137b3"> 3880</a></span>&#160;<span class="preprocessor">#define NFCT_TXD_FRAMECONFIG_SOF_Msk (0x1UL &lt;&lt; NFCT_TXD_FRAMECONFIG_SOF_Pos) </span></div><div class="line"><a name="l03881"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5b5a5e31813c813c56bd4de2f2d36df4"> 3881</a></span>&#160;<span class="preprocessor">#define NFCT_TXD_FRAMECONFIG_SOF_NoSoF (0UL) </span></div><div class="line"><a name="l03882"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa24aa29efebe31125541d57474b83cdd"> 3882</a></span>&#160;<span class="preprocessor">#define NFCT_TXD_FRAMECONFIG_SOF_SoF (1UL) </span></div><div class="line"><a name="l03884"></a><span class="lineno"> 3884</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Discarding unused bits at start or end of a frame */</span><span class="preprocessor"></span></div><div class="line"><a name="l03885"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a40d5cfd5557f4e39b7e5b810499adcf5"> 3885</a></span>&#160;<span class="preprocessor">#define NFCT_TXD_FRAMECONFIG_DISCARDMODE_Pos (1UL) </span></div><div class="line"><a name="l03886"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a00069338568a3ff4940122f2c8ef2a96"> 3886</a></span>&#160;<span class="preprocessor">#define NFCT_TXD_FRAMECONFIG_DISCARDMODE_Msk (0x1UL &lt;&lt; NFCT_TXD_FRAMECONFIG_DISCARDMODE_Pos) </span></div><div class="line"><a name="l03887"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a687f694eb13b407f5b9a4f55902539a9"> 3887</a></span>&#160;<span class="preprocessor">#define NFCT_TXD_FRAMECONFIG_DISCARDMODE_DiscardEnd (0UL) </span></div><div class="line"><a name="l03888"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af15a963eb766e6ca7b34a01aea255dec"> 3888</a></span>&#160;<span class="preprocessor">#define NFCT_TXD_FRAMECONFIG_DISCARDMODE_DiscardStart (1UL) </span></div><div class="line"><a name="l03890"></a><span class="lineno"> 3890</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Indicates if parity is added to the frame */</span><span class="preprocessor"></span></div><div class="line"><a name="l03891"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac0e1e735904bd50e8d65d361a39c7d84"> 3891</a></span>&#160;<span class="preprocessor">#define NFCT_TXD_FRAMECONFIG_PARITY_Pos (0UL) </span></div><div class="line"><a name="l03892"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3a50acf7f9aaa2791c89ff06560233c8"> 3892</a></span>&#160;<span class="preprocessor">#define NFCT_TXD_FRAMECONFIG_PARITY_Msk (0x1UL &lt;&lt; NFCT_TXD_FRAMECONFIG_PARITY_Pos) </span></div><div class="line"><a name="l03893"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a01169ea9d2fbd25b1d9c010ac1c65386"> 3893</a></span>&#160;<span class="preprocessor">#define NFCT_TXD_FRAMECONFIG_PARITY_NoParity (0UL) </span></div><div class="line"><a name="l03894"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6d16a3d2793e77f8ce465f8226c17474"> 3894</a></span>&#160;<span class="preprocessor">#define NFCT_TXD_FRAMECONFIG_PARITY_Parity (1UL) </span></div><div class="line"><a name="l03896"></a><span class="lineno"> 3896</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: NFCT_TXD_AMOUNT */</span><span class="preprocessor"></span></div><div class="line"><a name="l03897"></a><span class="lineno"> 3897</span>&#160;<span class="comment">/* Description: Size of outgoing frame */</span></div><div class="line"><a name="l03898"></a><span class="lineno"> 3898</span>&#160;</div><div class="line"><a name="l03899"></a><span class="lineno"> 3899</span>&#160;<span class="comment">/* Bits 11..3 : Number of complete bytes that shall be included in the frame, excluding CRC, parity and framing */</span></div><div class="line"><a name="l03900"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a55879472a9c876e5390ae07e622f9384"> 3900</a></span>&#160;<span class="preprocessor">#define NFCT_TXD_AMOUNT_TXDATABYTES_Pos (3UL) </span></div><div class="line"><a name="l03901"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2cf593c202aca11022f0a2c58829009f"> 3901</a></span>&#160;<span class="preprocessor">#define NFCT_TXD_AMOUNT_TXDATABYTES_Msk (0x1FFUL &lt;&lt; NFCT_TXD_AMOUNT_TXDATABYTES_Pos) </span></div><div class="line"><a name="l03903"></a><span class="lineno"> 3903</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 2..0 : Number of bits in the last or first byte read from RAM that shall be included in the frame (excluding parity bit). */</span><span class="preprocessor"></span></div><div class="line"><a name="l03904"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a38d03ece146f01036e356237df21d086"> 3904</a></span>&#160;<span class="preprocessor">#define NFCT_TXD_AMOUNT_TXDATABITS_Pos (0UL) </span></div><div class="line"><a name="l03905"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a95621e21877970a3711b1973e1cbae92"> 3905</a></span>&#160;<span class="preprocessor">#define NFCT_TXD_AMOUNT_TXDATABITS_Msk (0x7UL &lt;&lt; NFCT_TXD_AMOUNT_TXDATABITS_Pos) </span></div><div class="line"><a name="l03907"></a><span class="lineno"> 3907</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: NFCT_RXD_FRAMECONFIG */</span><span class="preprocessor"></span></div><div class="line"><a name="l03908"></a><span class="lineno"> 3908</span>&#160;<span class="comment">/* Description: Configuration of incoming frames */</span></div><div class="line"><a name="l03909"></a><span class="lineno"> 3909</span>&#160;</div><div class="line"><a name="l03910"></a><span class="lineno"> 3910</span>&#160;<span class="comment">/* Bit 4 : CRC mode for incoming frames */</span></div><div class="line"><a name="l03911"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adf540cb85c38af68356bea0a8aaa07c4"> 3911</a></span>&#160;<span class="preprocessor">#define NFCT_RXD_FRAMECONFIG_CRCMODERX_Pos (4UL) </span></div><div class="line"><a name="l03912"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1bca02cae2343289d642d163222d6cfd"> 3912</a></span>&#160;<span class="preprocessor">#define NFCT_RXD_FRAMECONFIG_CRCMODERX_Msk (0x1UL &lt;&lt; NFCT_RXD_FRAMECONFIG_CRCMODERX_Pos) </span></div><div class="line"><a name="l03913"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a40ab66eb0d0f8c4b89c60c2f53190956"> 3913</a></span>&#160;<span class="preprocessor">#define NFCT_RXD_FRAMECONFIG_CRCMODERX_NoCRCRX (0UL) </span></div><div class="line"><a name="l03914"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afe8806019bab5dc245ad09955b34d106"> 3914</a></span>&#160;<span class="preprocessor">#define NFCT_RXD_FRAMECONFIG_CRCMODERX_CRC16RX (1UL) </span></div><div class="line"><a name="l03916"></a><span class="lineno"> 3916</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : SoF expected or not in RX frames */</span><span class="preprocessor"></span></div><div class="line"><a name="l03917"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6e6f4502a1675d8a0e2776e14640c267"> 3917</a></span>&#160;<span class="preprocessor">#define NFCT_RXD_FRAMECONFIG_SOF_Pos (2UL) </span></div><div class="line"><a name="l03918"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a892a56b95631fe929be16190b71e901b"> 3918</a></span>&#160;<span class="preprocessor">#define NFCT_RXD_FRAMECONFIG_SOF_Msk (0x1UL &lt;&lt; NFCT_RXD_FRAMECONFIG_SOF_Pos) </span></div><div class="line"><a name="l03919"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adb471f523ab3e72dcec3691b342ba2eb"> 3919</a></span>&#160;<span class="preprocessor">#define NFCT_RXD_FRAMECONFIG_SOF_NoSoF (0UL) </span></div><div class="line"><a name="l03920"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac70956e9dda6d15b0128ac904a1e593f"> 3920</a></span>&#160;<span class="preprocessor">#define NFCT_RXD_FRAMECONFIG_SOF_SoF (1UL) </span></div><div class="line"><a name="l03922"></a><span class="lineno"> 3922</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Indicates if parity expected in RX frame */</span><span class="preprocessor"></span></div><div class="line"><a name="l03923"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adbe76f0c409d8f4e20db802e7dfe97e3"> 3923</a></span>&#160;<span class="preprocessor">#define NFCT_RXD_FRAMECONFIG_PARITY_Pos (0UL) </span></div><div class="line"><a name="l03924"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a75e82eadc6c0daa204f61990f476359f"> 3924</a></span>&#160;<span class="preprocessor">#define NFCT_RXD_FRAMECONFIG_PARITY_Msk (0x1UL &lt;&lt; NFCT_RXD_FRAMECONFIG_PARITY_Pos) </span></div><div class="line"><a name="l03925"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a38debe54374a0046103bfbc1acf51edb"> 3925</a></span>&#160;<span class="preprocessor">#define NFCT_RXD_FRAMECONFIG_PARITY_NoParity (0UL) </span></div><div class="line"><a name="l03926"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6868f97685284e7da164029cef63bb2e"> 3926</a></span>&#160;<span class="preprocessor">#define NFCT_RXD_FRAMECONFIG_PARITY_Parity (1UL) </span></div><div class="line"><a name="l03928"></a><span class="lineno"> 3928</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: NFCT_RXD_AMOUNT */</span><span class="preprocessor"></span></div><div class="line"><a name="l03929"></a><span class="lineno"> 3929</span>&#160;<span class="comment">/* Description: Size of last incoming frame */</span></div><div class="line"><a name="l03930"></a><span class="lineno"> 3930</span>&#160;</div><div class="line"><a name="l03931"></a><span class="lineno"> 3931</span>&#160;<span class="comment">/* Bits 11..3 : Number of complete bytes received in the frame (including CRC, but excluding parity and SoF/EoF framing) */</span></div><div class="line"><a name="l03932"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2aa5278f4ee78e8f63b18c8d67d74675"> 3932</a></span>&#160;<span class="preprocessor">#define NFCT_RXD_AMOUNT_RXDATABYTES_Pos (3UL) </span></div><div class="line"><a name="l03933"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4d385eb899d3108bb7451ffb60aa336c"> 3933</a></span>&#160;<span class="preprocessor">#define NFCT_RXD_AMOUNT_RXDATABYTES_Msk (0x1FFUL &lt;&lt; NFCT_RXD_AMOUNT_RXDATABYTES_Pos) </span></div><div class="line"><a name="l03935"></a><span class="lineno"> 3935</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 2..0 : Number of bits in the last byte in the frame, if less than 8 (including CRC, but excluding parity and SoF/EoF framing). */</span><span class="preprocessor"></span></div><div class="line"><a name="l03936"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a890d819f689f90743c73ac42a2008542"> 3936</a></span>&#160;<span class="preprocessor">#define NFCT_RXD_AMOUNT_RXDATABITS_Pos (0UL) </span></div><div class="line"><a name="l03937"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a33511a48cde7e9a99487c47e87514181"> 3937</a></span>&#160;<span class="preprocessor">#define NFCT_RXD_AMOUNT_RXDATABITS_Msk (0x7UL &lt;&lt; NFCT_RXD_AMOUNT_RXDATABITS_Pos) </span></div><div class="line"><a name="l03939"></a><span class="lineno"> 3939</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: NFCT_NFCID1_LAST */</span><span class="preprocessor"></span></div><div class="line"><a name="l03940"></a><span class="lineno"> 3940</span>&#160;<span class="comment">/* Description: Last NFCID1 part (4, 7 or 10 bytes ID) */</span></div><div class="line"><a name="l03941"></a><span class="lineno"> 3941</span>&#160;</div><div class="line"><a name="l03942"></a><span class="lineno"> 3942</span>&#160;<span class="comment">/* Bits 31..24 : NFCID1 byte W */</span></div><div class="line"><a name="l03943"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7417fc1d1596cecc2ff63442b3d2118a"> 3943</a></span>&#160;<span class="preprocessor">#define NFCT_NFCID1_LAST_NFCID1_W_Pos (24UL) </span></div><div class="line"><a name="l03944"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a60853e9550c664cb3c0f27176e7c9be8"> 3944</a></span>&#160;<span class="preprocessor">#define NFCT_NFCID1_LAST_NFCID1_W_Msk (0xFFUL &lt;&lt; NFCT_NFCID1_LAST_NFCID1_W_Pos) </span></div><div class="line"><a name="l03946"></a><span class="lineno"> 3946</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 23..16 : NFCID1 byte X */</span><span class="preprocessor"></span></div><div class="line"><a name="l03947"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a863b1402bf68990f6afd69187760ae33"> 3947</a></span>&#160;<span class="preprocessor">#define NFCT_NFCID1_LAST_NFCID1_X_Pos (16UL) </span></div><div class="line"><a name="l03948"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa28acf2b49a9fcee03550cfc7ee41e16"> 3948</a></span>&#160;<span class="preprocessor">#define NFCT_NFCID1_LAST_NFCID1_X_Msk (0xFFUL &lt;&lt; NFCT_NFCID1_LAST_NFCID1_X_Pos) </span></div><div class="line"><a name="l03950"></a><span class="lineno"> 3950</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 15..8 : NFCID1 byte Y */</span><span class="preprocessor"></span></div><div class="line"><a name="l03951"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa7451edeb7a87721076af7f90aa95ea7"> 3951</a></span>&#160;<span class="preprocessor">#define NFCT_NFCID1_LAST_NFCID1_Y_Pos (8UL) </span></div><div class="line"><a name="l03952"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1901cb2784d2ebec53efaee19a833869"> 3952</a></span>&#160;<span class="preprocessor">#define NFCT_NFCID1_LAST_NFCID1_Y_Msk (0xFFUL &lt;&lt; NFCT_NFCID1_LAST_NFCID1_Y_Pos) </span></div><div class="line"><a name="l03954"></a><span class="lineno"> 3954</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 7..0 : NFCID1 byte Z (very last byte sent) */</span><span class="preprocessor"></span></div><div class="line"><a name="l03955"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af768d4e9a878d0bfeb7f2d744c7da8f5"> 3955</a></span>&#160;<span class="preprocessor">#define NFCT_NFCID1_LAST_NFCID1_Z_Pos (0UL) </span></div><div class="line"><a name="l03956"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad9a2003f201fb853563d5fbb47bd124d"> 3956</a></span>&#160;<span class="preprocessor">#define NFCT_NFCID1_LAST_NFCID1_Z_Msk (0xFFUL &lt;&lt; NFCT_NFCID1_LAST_NFCID1_Z_Pos) </span></div><div class="line"><a name="l03958"></a><span class="lineno"> 3958</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: NFCT_NFCID1_2ND_LAST */</span><span class="preprocessor"></span></div><div class="line"><a name="l03959"></a><span class="lineno"> 3959</span>&#160;<span class="comment">/* Description: Second last NFCID1 part (7 or 10 bytes ID) */</span></div><div class="line"><a name="l03960"></a><span class="lineno"> 3960</span>&#160;</div><div class="line"><a name="l03961"></a><span class="lineno"> 3961</span>&#160;<span class="comment">/* Bits 23..16 : NFCID1 byte T */</span></div><div class="line"><a name="l03962"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8afaf731aea0f42d7dc56806c3f82499"> 3962</a></span>&#160;<span class="preprocessor">#define NFCT_NFCID1_2ND_LAST_NFCID1_T_Pos (16UL) </span></div><div class="line"><a name="l03963"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5c8bcd45391e36def14fa22b37f9a89e"> 3963</a></span>&#160;<span class="preprocessor">#define NFCT_NFCID1_2ND_LAST_NFCID1_T_Msk (0xFFUL &lt;&lt; NFCT_NFCID1_2ND_LAST_NFCID1_T_Pos) </span></div><div class="line"><a name="l03965"></a><span class="lineno"> 3965</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 15..8 : NFCID1 byte U */</span><span class="preprocessor"></span></div><div class="line"><a name="l03966"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab2c3dd4dfdb06f4c356faf7d01f8e572"> 3966</a></span>&#160;<span class="preprocessor">#define NFCT_NFCID1_2ND_LAST_NFCID1_U_Pos (8UL) </span></div><div class="line"><a name="l03967"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae485d91a6c86c5b5b7c70b519cce464c"> 3967</a></span>&#160;<span class="preprocessor">#define NFCT_NFCID1_2ND_LAST_NFCID1_U_Msk (0xFFUL &lt;&lt; NFCT_NFCID1_2ND_LAST_NFCID1_U_Pos) </span></div><div class="line"><a name="l03969"></a><span class="lineno"> 3969</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 7..0 : NFCID1 byte V */</span><span class="preprocessor"></span></div><div class="line"><a name="l03970"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3a9113a07595091df4c9c6538d8f0fb4"> 3970</a></span>&#160;<span class="preprocessor">#define NFCT_NFCID1_2ND_LAST_NFCID1_V_Pos (0UL) </span></div><div class="line"><a name="l03971"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6165de11cdedd515cee15c19410cc155"> 3971</a></span>&#160;<span class="preprocessor">#define NFCT_NFCID1_2ND_LAST_NFCID1_V_Msk (0xFFUL &lt;&lt; NFCT_NFCID1_2ND_LAST_NFCID1_V_Pos) </span></div><div class="line"><a name="l03973"></a><span class="lineno"> 3973</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: NFCT_NFCID1_3RD_LAST */</span><span class="preprocessor"></span></div><div class="line"><a name="l03974"></a><span class="lineno"> 3974</span>&#160;<span class="comment">/* Description: Third last NFCID1 part (10 bytes ID) */</span></div><div class="line"><a name="l03975"></a><span class="lineno"> 3975</span>&#160;</div><div class="line"><a name="l03976"></a><span class="lineno"> 3976</span>&#160;<span class="comment">/* Bits 23..16 : NFCID1 byte Q */</span></div><div class="line"><a name="l03977"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a671db4c78b91cce6aa06641a85196d10"> 3977</a></span>&#160;<span class="preprocessor">#define NFCT_NFCID1_3RD_LAST_NFCID1_Q_Pos (16UL) </span></div><div class="line"><a name="l03978"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a52bea8413bd6060a91fb7f6de76f9680"> 3978</a></span>&#160;<span class="preprocessor">#define NFCT_NFCID1_3RD_LAST_NFCID1_Q_Msk (0xFFUL &lt;&lt; NFCT_NFCID1_3RD_LAST_NFCID1_Q_Pos) </span></div><div class="line"><a name="l03980"></a><span class="lineno"> 3980</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 15..8 : NFCID1 byte R */</span><span class="preprocessor"></span></div><div class="line"><a name="l03981"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8456691ada8ba9b96730409fa88ad94e"> 3981</a></span>&#160;<span class="preprocessor">#define NFCT_NFCID1_3RD_LAST_NFCID1_R_Pos (8UL) </span></div><div class="line"><a name="l03982"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7f35f7f2c2d4a88fbacc6a8ff003de7c"> 3982</a></span>&#160;<span class="preprocessor">#define NFCT_NFCID1_3RD_LAST_NFCID1_R_Msk (0xFFUL &lt;&lt; NFCT_NFCID1_3RD_LAST_NFCID1_R_Pos) </span></div><div class="line"><a name="l03984"></a><span class="lineno"> 3984</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 7..0 : NFCID1 byte S */</span><span class="preprocessor"></span></div><div class="line"><a name="l03985"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa8ce14e9f5be1f013f906b652225ec94"> 3985</a></span>&#160;<span class="preprocessor">#define NFCT_NFCID1_3RD_LAST_NFCID1_S_Pos (0UL) </span></div><div class="line"><a name="l03986"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3a32389b0185c34a4423e2f3e4233b7f"> 3986</a></span>&#160;<span class="preprocessor">#define NFCT_NFCID1_3RD_LAST_NFCID1_S_Msk (0xFFUL &lt;&lt; NFCT_NFCID1_3RD_LAST_NFCID1_S_Pos) </span></div><div class="line"><a name="l03988"></a><span class="lineno"> 3988</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: NFCT_AUTOCOLRESCONFIG */</span><span class="preprocessor"></span></div><div class="line"><a name="l03989"></a><span class="lineno"> 3989</span>&#160;<span class="comment">/* Description: Controls the auto collision resolution function. This setting must be done before the NFCT peripheral is enabled. */</span></div><div class="line"><a name="l03990"></a><span class="lineno"> 3990</span>&#160;</div><div class="line"><a name="l03991"></a><span class="lineno"> 3991</span>&#160;<span class="comment">/* Bit 0 : Enables/disables auto collision resolution */</span></div><div class="line"><a name="l03992"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aef7dadbd6c48965bc16f192093e21625"> 3992</a></span>&#160;<span class="preprocessor">#define NFCT_AUTOCOLRESCONFIG_MODE_Pos (0UL) </span></div><div class="line"><a name="l03993"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6f1fdd807e646f4286f818c140f53226"> 3993</a></span>&#160;<span class="preprocessor">#define NFCT_AUTOCOLRESCONFIG_MODE_Msk (0x1UL &lt;&lt; NFCT_AUTOCOLRESCONFIG_MODE_Pos) </span></div><div class="line"><a name="l03994"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6befbe08c4e5b96650e6a35f0e6db52f"> 3994</a></span>&#160;<span class="preprocessor">#define NFCT_AUTOCOLRESCONFIG_MODE_Enabled (0UL) </span></div><div class="line"><a name="l03995"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa3b51ceddc3ec4cbec6be3beb2c18e91"> 3995</a></span>&#160;<span class="preprocessor">#define NFCT_AUTOCOLRESCONFIG_MODE_Disabled (1UL) </span></div><div class="line"><a name="l03997"></a><span class="lineno"> 3997</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: NFCT_SENSRES */</span><span class="preprocessor"></span></div><div class="line"><a name="l03998"></a><span class="lineno"> 3998</span>&#160;<span class="comment">/* Description: NFC-A SENS_RES auto-response settings */</span></div><div class="line"><a name="l03999"></a><span class="lineno"> 3999</span>&#160;</div><div class="line"><a name="l04000"></a><span class="lineno"> 4000</span>&#160;<span class="comment">/* Bits 15..12 : Reserved for future use. Shall be 0. */</span></div><div class="line"><a name="l04001"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad6c00738b9f74f20f772b459b3cd082f"> 4001</a></span>&#160;<span class="preprocessor">#define NFCT_SENSRES_RFU74_Pos (12UL) </span></div><div class="line"><a name="l04002"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af0a82502382e30acc27bdb05c4b578c0"> 4002</a></span>&#160;<span class="preprocessor">#define NFCT_SENSRES_RFU74_Msk (0xFUL &lt;&lt; NFCT_SENSRES_RFU74_Pos) </span></div><div class="line"><a name="l04004"></a><span class="lineno"> 4004</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 11..8 : Tag platform configuration as defined by the b4:b1 of byte 2 in SENS_RES response in the NFC Forum, NFC Digital Protocol Technical Specification */</span><span class="preprocessor"></span></div><div class="line"><a name="l04005"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2457928faf6942012d6d89315fa3f46b"> 4005</a></span>&#160;<span class="preprocessor">#define NFCT_SENSRES_PLATFCONFIG_Pos (8UL) </span></div><div class="line"><a name="l04006"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac5ca9235d4d96e962def42cf1d3743fa"> 4006</a></span>&#160;<span class="preprocessor">#define NFCT_SENSRES_PLATFCONFIG_Msk (0xFUL &lt;&lt; NFCT_SENSRES_PLATFCONFIG_Pos) </span></div><div class="line"><a name="l04008"></a><span class="lineno"> 4008</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 7..6 : NFCID1 size. This value is used by the auto collision resolution engine. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04009"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aebfc5f61b97f04607446e68a47624977"> 4009</a></span>&#160;<span class="preprocessor">#define NFCT_SENSRES_NFCIDSIZE_Pos (6UL) </span></div><div class="line"><a name="l04010"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1c4613cdcab73d6f4108ecfbae4385f0"> 4010</a></span>&#160;<span class="preprocessor">#define NFCT_SENSRES_NFCIDSIZE_Msk (0x3UL &lt;&lt; NFCT_SENSRES_NFCIDSIZE_Pos) </span></div><div class="line"><a name="l04011"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a63ffeaf0c772e72b6d0cb8d8e50ed09a"> 4011</a></span>&#160;<span class="preprocessor">#define NFCT_SENSRES_NFCIDSIZE_NFCID1Single (0UL) </span></div><div class="line"><a name="l04012"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab2b4537e2355eec2e9e08025e2bf94c5"> 4012</a></span>&#160;<span class="preprocessor">#define NFCT_SENSRES_NFCIDSIZE_NFCID1Double (1UL) </span></div><div class="line"><a name="l04013"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aaa6f36fe82d47949a9504501f2d1fde4"> 4013</a></span>&#160;<span class="preprocessor">#define NFCT_SENSRES_NFCIDSIZE_NFCID1Triple (2UL) </span></div><div class="line"><a name="l04015"></a><span class="lineno"> 4015</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 5 : Reserved for future use. Shall be 0. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04016"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a482f698eecfabaea5cd84666c8abb94f"> 4016</a></span>&#160;<span class="preprocessor">#define NFCT_SENSRES_RFU5_Pos (5UL) </span></div><div class="line"><a name="l04017"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a249cb4af23063239e51c66c597b72edd"> 4017</a></span>&#160;<span class="preprocessor">#define NFCT_SENSRES_RFU5_Msk (0x1UL &lt;&lt; NFCT_SENSRES_RFU5_Pos) </span></div><div class="line"><a name="l04019"></a><span class="lineno"> 4019</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 4..0 : Bit frame SDD as defined by the b5:b1 of byte 1 in SENS_RES response in the &lt;i&gt;NFC Forum, NFC Digital Protocol Technical Specification&lt;/i&gt; */</span><span class="preprocessor"></span></div><div class="line"><a name="l04020"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af7ffd92aaa9fdd17ddc16307e2b12ee0"> 4020</a></span>&#160;<span class="preprocessor">#define NFCT_SENSRES_BITFRAMESDD_Pos (0UL) </span></div><div class="line"><a name="l04021"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9e1d4edce630b582fb9d164beadbb724"> 4021</a></span>&#160;<span class="preprocessor">#define NFCT_SENSRES_BITFRAMESDD_Msk (0x1FUL &lt;&lt; NFCT_SENSRES_BITFRAMESDD_Pos) </span></div><div class="line"><a name="l04022"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a160fd61b70df39bcec426df6ee7f377b"> 4022</a></span>&#160;<span class="preprocessor">#define NFCT_SENSRES_BITFRAMESDD_SDD00000 (0UL) </span></div><div class="line"><a name="l04023"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a135b933ef7abafeabc46d087ea88c83e"> 4023</a></span>&#160;<span class="preprocessor">#define NFCT_SENSRES_BITFRAMESDD_SDD00001 (1UL) </span></div><div class="line"><a name="l04024"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a402698fcdb8bb0bf5acff48101e53cde"> 4024</a></span>&#160;<span class="preprocessor">#define NFCT_SENSRES_BITFRAMESDD_SDD00010 (2UL) </span></div><div class="line"><a name="l04025"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acdf5cec08b92c4b04a2c25ee6be8317e"> 4025</a></span>&#160;<span class="preprocessor">#define NFCT_SENSRES_BITFRAMESDD_SDD00100 (4UL) </span></div><div class="line"><a name="l04026"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a74d98c8c22fb4f45bbe082896726760c"> 4026</a></span>&#160;<span class="preprocessor">#define NFCT_SENSRES_BITFRAMESDD_SDD01000 (8UL) </span></div><div class="line"><a name="l04027"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a40068f73e50751fdce1a94119a808e8d"> 4027</a></span>&#160;<span class="preprocessor">#define NFCT_SENSRES_BITFRAMESDD_SDD10000 (16UL) </span></div><div class="line"><a name="l04029"></a><span class="lineno"> 4029</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: NFCT_SELRES */</span><span class="preprocessor"></span></div><div class="line"><a name="l04030"></a><span class="lineno"> 4030</span>&#160;<span class="comment">/* Description: NFC-A SEL_RES auto-response settings */</span></div><div class="line"><a name="l04031"></a><span class="lineno"> 4031</span>&#160;</div><div class="line"><a name="l04032"></a><span class="lineno"> 4032</span>&#160;<span class="comment">/* Bit 7 : Reserved for future use. Shall be 0. */</span></div><div class="line"><a name="l04033"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8e2579c379fbbb6fcbba22a8485b1723"> 4033</a></span>&#160;<span class="preprocessor">#define NFCT_SELRES_RFU7_Pos (7UL) </span></div><div class="line"><a name="l04034"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2e93b6250c4a7f025a8b090a6c4990df"> 4034</a></span>&#160;<span class="preprocessor">#define NFCT_SELRES_RFU7_Msk (0x1UL &lt;&lt; NFCT_SELRES_RFU7_Pos) </span></div><div class="line"><a name="l04036"></a><span class="lineno"> 4036</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 6..5 : Protocol as defined by the b7:b6 of SEL_RES response in the NFC Forum, NFC Digital Protocol Technical Specification */</span><span class="preprocessor"></span></div><div class="line"><a name="l04037"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abf9fc45350ed8068370ba1f4e0cb0e5a"> 4037</a></span>&#160;<span class="preprocessor">#define NFCT_SELRES_PROTOCOL_Pos (5UL) </span></div><div class="line"><a name="l04038"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a66e76b90c0d2944dfa85696cf353326f"> 4038</a></span>&#160;<span class="preprocessor">#define NFCT_SELRES_PROTOCOL_Msk (0x3UL &lt;&lt; NFCT_SELRES_PROTOCOL_Pos) </span></div><div class="line"><a name="l04040"></a><span class="lineno"> 4040</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 4..3 : Reserved for future use. Shall be 0. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04041"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a313252c98e24bbe4a5bfa1384f4f413c"> 4041</a></span>&#160;<span class="preprocessor">#define NFCT_SELRES_RFU43_Pos (3UL) </span></div><div class="line"><a name="l04042"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5863b5a66ddd9e7e6f61b9d3e9fb4882"> 4042</a></span>&#160;<span class="preprocessor">#define NFCT_SELRES_RFU43_Msk (0x3UL &lt;&lt; NFCT_SELRES_RFU43_Pos) </span></div><div class="line"><a name="l04044"></a><span class="lineno"> 4044</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Cascade as defined by the b3 of SEL_RES response in the NFC Forum, NFC Digital Protocol Technical Specification (controlled by hardware, shall be 0) */</span><span class="preprocessor"></span></div><div class="line"><a name="l04045"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a218baabbc22734015c3578b1f5f0b080"> 4045</a></span>&#160;<span class="preprocessor">#define NFCT_SELRES_CASCADE_Pos (2UL) </span></div><div class="line"><a name="l04046"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab19f1689c56148e20ef4e0b2b82d91b2"> 4046</a></span>&#160;<span class="preprocessor">#define NFCT_SELRES_CASCADE_Msk (0x1UL &lt;&lt; NFCT_SELRES_CASCADE_Pos) </span></div><div class="line"><a name="l04048"></a><span class="lineno"> 4048</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 1..0 : Reserved for future use. Shall be 0. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04049"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4e26976378497bd4f6e1d5cb0d61a246"> 4049</a></span>&#160;<span class="preprocessor">#define NFCT_SELRES_RFU10_Pos (0UL) </span></div><div class="line"><a name="l04050"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0536dc36965dff6a0c3bbd291b6ee935"> 4050</a></span>&#160;<span class="preprocessor">#define NFCT_SELRES_RFU10_Msk (0x3UL &lt;&lt; NFCT_SELRES_RFU10_Pos) </span></div><div class="line"><a name="l04053"></a><span class="lineno"> 4053</span>&#160;<span class="preprocessor"></span><span class="comment">/* Peripheral: NVMC */</span><span class="preprocessor"></span></div><div class="line"><a name="l04054"></a><span class="lineno"> 4054</span>&#160;<span class="comment">/* Description: Non Volatile Memory Controller */</span></div><div class="line"><a name="l04055"></a><span class="lineno"> 4055</span>&#160;</div><div class="line"><a name="l04056"></a><span class="lineno"> 4056</span>&#160;<span class="comment">/* Register: NVMC_READY */</span></div><div class="line"><a name="l04057"></a><span class="lineno"> 4057</span>&#160;<span class="comment">/* Description: Ready flag */</span></div><div class="line"><a name="l04058"></a><span class="lineno"> 4058</span>&#160;</div><div class="line"><a name="l04059"></a><span class="lineno"> 4059</span>&#160;<span class="comment">/* Bit 0 : NVMC is ready or busy */</span></div><div class="line"><a name="l04060"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8ddd58b8212a63e592d644ecfafd4d17"> 4060</a></span>&#160;<span class="preprocessor">#define NVMC_READY_READY_Pos (0UL) </span></div><div class="line"><a name="l04061"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#affa7092e8dff4811f223d84026f6d671"> 4061</a></span>&#160;<span class="preprocessor">#define NVMC_READY_READY_Msk (0x1UL &lt;&lt; NVMC_READY_READY_Pos) </span></div><div class="line"><a name="l04062"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7ea5af056edf74573f6a4284118095ad"> 4062</a></span>&#160;<span class="preprocessor">#define NVMC_READY_READY_Busy (0UL) </span></div><div class="line"><a name="l04063"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a33beb78e10e076ce9b5fd9e31491df59"> 4063</a></span>&#160;<span class="preprocessor">#define NVMC_READY_READY_Ready (1UL) </span></div><div class="line"><a name="l04065"></a><span class="lineno"> 4065</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: NVMC_CONFIG */</span><span class="preprocessor"></span></div><div class="line"><a name="l04066"></a><span class="lineno"> 4066</span>&#160;<span class="comment">/* Description: Configuration register */</span></div><div class="line"><a name="l04067"></a><span class="lineno"> 4067</span>&#160;</div><div class="line"><a name="l04068"></a><span class="lineno"> 4068</span>&#160;<span class="comment">/* Bits 1..0 : Program memory access mode. It is strongly recommended to only activate erase and write modes when they are actively used. Enabling write or erase will invalidate the cache and keep it invalidated. */</span></div><div class="line"><a name="l04069"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad414f7f610b6ebfd4fa04c08de4a670d"> 4069</a></span>&#160;<span class="preprocessor">#define NVMC_CONFIG_WEN_Pos (0UL) </span></div><div class="line"><a name="l04070"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9ee9c914828eb0781aa8f79535cd9592"> 4070</a></span>&#160;<span class="preprocessor">#define NVMC_CONFIG_WEN_Msk (0x3UL &lt;&lt; NVMC_CONFIG_WEN_Pos) </span></div><div class="line"><a name="l04071"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4db1a4a2d893943d1a3a85aa338dffe8"> 4071</a></span>&#160;<span class="preprocessor">#define NVMC_CONFIG_WEN_Ren (0UL) </span></div><div class="line"><a name="l04072"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac1dd47f382d2d441c043fff85acb246a"> 4072</a></span>&#160;<span class="preprocessor">#define NVMC_CONFIG_WEN_Wen (1UL) </span></div><div class="line"><a name="l04073"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7ac2b6fab0a6574ba44ba812cc68b339"> 4073</a></span>&#160;<span class="preprocessor">#define NVMC_CONFIG_WEN_Een (2UL) </span></div><div class="line"><a name="l04075"></a><span class="lineno"> 4075</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: NVMC_ERASEPAGE */</span><span class="preprocessor"></span></div><div class="line"><a name="l04076"></a><span class="lineno"> 4076</span>&#160;<span class="comment">/* Description: Register for erasing a page in Code area */</span></div><div class="line"><a name="l04077"></a><span class="lineno"> 4077</span>&#160;</div><div class="line"><a name="l04078"></a><span class="lineno"> 4078</span>&#160;<span class="comment">/* Bits 31..0 : Register for starting erase of a page in Code area */</span></div><div class="line"><a name="l04079"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aaecdf011d3f3b7125a03ab60e0e3845d"> 4079</a></span>&#160;<span class="preprocessor">#define NVMC_ERASEPAGE_ERASEPAGE_Pos (0UL) </span></div><div class="line"><a name="l04080"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab33b525eab5a52836900cd87c5464edd"> 4080</a></span>&#160;<span class="preprocessor">#define NVMC_ERASEPAGE_ERASEPAGE_Msk (0xFFFFFFFFUL &lt;&lt; NVMC_ERASEPAGE_ERASEPAGE_Pos) </span></div><div class="line"><a name="l04082"></a><span class="lineno"> 4082</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: NVMC_ERASEPCR1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04083"></a><span class="lineno"> 4083</span>&#160;<span class="comment">/* Description: Deprecated register -  Register for erasing a page in Code area. Equivalent to ERASEPAGE. */</span></div><div class="line"><a name="l04084"></a><span class="lineno"> 4084</span>&#160;</div><div class="line"><a name="l04085"></a><span class="lineno"> 4085</span>&#160;<span class="comment">/* Bits 31..0 : Register for erasing a page in Code area. Equivalent to ERASEPAGE. */</span></div><div class="line"><a name="l04086"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a92a3ad4bbdce05c93e16b9a84cc6d3ce"> 4086</a></span>&#160;<span class="preprocessor">#define NVMC_ERASEPCR1_ERASEPCR1_Pos (0UL) </span></div><div class="line"><a name="l04087"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a20bdd53268f5585ad6f11333d0683bad"> 4087</a></span>&#160;<span class="preprocessor">#define NVMC_ERASEPCR1_ERASEPCR1_Msk (0xFFFFFFFFUL &lt;&lt; NVMC_ERASEPCR1_ERASEPCR1_Pos) </span></div><div class="line"><a name="l04089"></a><span class="lineno"> 4089</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: NVMC_ERASEALL */</span><span class="preprocessor"></span></div><div class="line"><a name="l04090"></a><span class="lineno"> 4090</span>&#160;<span class="comment">/* Description: Register for erasing all non-volatile user memory */</span></div><div class="line"><a name="l04091"></a><span class="lineno"> 4091</span>&#160;</div><div class="line"><a name="l04092"></a><span class="lineno"> 4092</span>&#160;<span class="comment">/* Bit 0 : Erase all non-volatile memory including UICR registers. Note that the erase must be enabled using CONFIG.WEN before the non-volatile memory can be erased. */</span></div><div class="line"><a name="l04093"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac6e004df97c0e7318d2a190786e5a205"> 4093</a></span>&#160;<span class="preprocessor">#define NVMC_ERASEALL_ERASEALL_Pos (0UL) </span></div><div class="line"><a name="l04094"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0c1f6be64258fc178e013a67fecf01ce"> 4094</a></span>&#160;<span class="preprocessor">#define NVMC_ERASEALL_ERASEALL_Msk (0x1UL &lt;&lt; NVMC_ERASEALL_ERASEALL_Pos) </span></div><div class="line"><a name="l04095"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a203552ec920ac137b25b4cd84ace1e36"> 4095</a></span>&#160;<span class="preprocessor">#define NVMC_ERASEALL_ERASEALL_NoOperation (0UL) </span></div><div class="line"><a name="l04096"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4c85207b34aa73dbc6128b3dd88037eb"> 4096</a></span>&#160;<span class="preprocessor">#define NVMC_ERASEALL_ERASEALL_Erase (1UL) </span></div><div class="line"><a name="l04098"></a><span class="lineno"> 4098</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: NVMC_ERASEPCR0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04099"></a><span class="lineno"> 4099</span>&#160;<span class="comment">/* Description: Deprecated register -  Register for erasing a page in Code area. Equivalent to ERASEPAGE. */</span></div><div class="line"><a name="l04100"></a><span class="lineno"> 4100</span>&#160;</div><div class="line"><a name="l04101"></a><span class="lineno"> 4101</span>&#160;<span class="comment">/* Bits 31..0 : Register for starting erase of a page in Code area. Equivalent to ERASEPAGE. */</span></div><div class="line"><a name="l04102"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a904714934d50d1f9299d8e6da5afed74"> 4102</a></span>&#160;<span class="preprocessor">#define NVMC_ERASEPCR0_ERASEPCR0_Pos (0UL) </span></div><div class="line"><a name="l04103"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6e0cd8276bc4ae924a303f387cbd93ad"> 4103</a></span>&#160;<span class="preprocessor">#define NVMC_ERASEPCR0_ERASEPCR0_Msk (0xFFFFFFFFUL &lt;&lt; NVMC_ERASEPCR0_ERASEPCR0_Pos) </span></div><div class="line"><a name="l04105"></a><span class="lineno"> 4105</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: NVMC_ERASEUICR */</span><span class="preprocessor"></span></div><div class="line"><a name="l04106"></a><span class="lineno"> 4106</span>&#160;<span class="comment">/* Description: Register for erasing User Information Configuration Registers */</span></div><div class="line"><a name="l04107"></a><span class="lineno"> 4107</span>&#160;</div><div class="line"><a name="l04108"></a><span class="lineno"> 4108</span>&#160;<span class="comment">/* Bit 0 : Register starting erase of all User Information Configuration Registers. Note that the erase must be enabled using CONFIG.WEN before the UICR can be erased. */</span></div><div class="line"><a name="l04109"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5d12ce5b3085cd6156ebc69f138bd9f2"> 4109</a></span>&#160;<span class="preprocessor">#define NVMC_ERASEUICR_ERASEUICR_Pos (0UL) </span></div><div class="line"><a name="l04110"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aaeb02627d46a2a7fbe25597047eb43ca"> 4110</a></span>&#160;<span class="preprocessor">#define NVMC_ERASEUICR_ERASEUICR_Msk (0x1UL &lt;&lt; NVMC_ERASEUICR_ERASEUICR_Pos) </span></div><div class="line"><a name="l04111"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a256b251f9742f0013e68ec83577d73e5"> 4111</a></span>&#160;<span class="preprocessor">#define NVMC_ERASEUICR_ERASEUICR_NoOperation (0UL) </span></div><div class="line"><a name="l04112"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a55ad66f90065f51041ebad8523b567f2"> 4112</a></span>&#160;<span class="preprocessor">#define NVMC_ERASEUICR_ERASEUICR_Erase (1UL) </span></div><div class="line"><a name="l04114"></a><span class="lineno"> 4114</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: NVMC_ICACHECNF */</span><span class="preprocessor"></span></div><div class="line"><a name="l04115"></a><span class="lineno"> 4115</span>&#160;<span class="comment">/* Description: I-Code cache configuration register. */</span></div><div class="line"><a name="l04116"></a><span class="lineno"> 4116</span>&#160;</div><div class="line"><a name="l04117"></a><span class="lineno"> 4117</span>&#160;<span class="comment">/* Bit 8 : Cache profiling enable */</span></div><div class="line"><a name="l04118"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abaa9510712cf97936799eb2920affacb"> 4118</a></span>&#160;<span class="preprocessor">#define NVMC_ICACHECNF_CACHEPROFEN_Pos (8UL) </span></div><div class="line"><a name="l04119"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a515fb2c9f7c086590cab9d5e17750ea3"> 4119</a></span>&#160;<span class="preprocessor">#define NVMC_ICACHECNF_CACHEPROFEN_Msk (0x1UL &lt;&lt; NVMC_ICACHECNF_CACHEPROFEN_Pos) </span></div><div class="line"><a name="l04120"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afa049f7ee8b5ef00e765dff6ab0b4280"> 4120</a></span>&#160;<span class="preprocessor">#define NVMC_ICACHECNF_CACHEPROFEN_Disabled (0UL) </span></div><div class="line"><a name="l04121"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7434735030ee1ce49617c97babf5a787"> 4121</a></span>&#160;<span class="preprocessor">#define NVMC_ICACHECNF_CACHEPROFEN_Enabled (1UL) </span></div><div class="line"><a name="l04123"></a><span class="lineno"> 4123</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Cache enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l04124"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a133ba22e8acfdbe6dc7fba162b15b274"> 4124</a></span>&#160;<span class="preprocessor">#define NVMC_ICACHECNF_CACHEEN_Pos (0UL) </span></div><div class="line"><a name="l04125"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa4be6eaff2a0f4ddfddef0cc5bde64f2"> 4125</a></span>&#160;<span class="preprocessor">#define NVMC_ICACHECNF_CACHEEN_Msk (0x1UL &lt;&lt; NVMC_ICACHECNF_CACHEEN_Pos) </span></div><div class="line"><a name="l04126"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a42ab63f92b037b4e2c0f4176d783ef06"> 4126</a></span>&#160;<span class="preprocessor">#define NVMC_ICACHECNF_CACHEEN_Disabled (0UL) </span></div><div class="line"><a name="l04127"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a77ab5d6f1ca67e3ffdae28f34ca634bd"> 4127</a></span>&#160;<span class="preprocessor">#define NVMC_ICACHECNF_CACHEEN_Enabled (1UL) </span></div><div class="line"><a name="l04129"></a><span class="lineno"> 4129</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: NVMC_IHIT */</span><span class="preprocessor"></span></div><div class="line"><a name="l04130"></a><span class="lineno"> 4130</span>&#160;<span class="comment">/* Description: I-Code cache hit counter. */</span></div><div class="line"><a name="l04131"></a><span class="lineno"> 4131</span>&#160;</div><div class="line"><a name="l04132"></a><span class="lineno"> 4132</span>&#160;<span class="comment">/* Bits 31..0 : Number of cache hits */</span></div><div class="line"><a name="l04133"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aae31113199578359d9d76f8677079dd5"> 4133</a></span>&#160;<span class="preprocessor">#define NVMC_IHIT_HITS_Pos (0UL) </span></div><div class="line"><a name="l04134"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a79c7881130384db93b346de414b43f02"> 4134</a></span>&#160;<span class="preprocessor">#define NVMC_IHIT_HITS_Msk (0xFFFFFFFFUL &lt;&lt; NVMC_IHIT_HITS_Pos) </span></div><div class="line"><a name="l04136"></a><span class="lineno"> 4136</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: NVMC_IMISS */</span><span class="preprocessor"></span></div><div class="line"><a name="l04137"></a><span class="lineno"> 4137</span>&#160;<span class="comment">/* Description: I-Code cache miss counter. */</span></div><div class="line"><a name="l04138"></a><span class="lineno"> 4138</span>&#160;</div><div class="line"><a name="l04139"></a><span class="lineno"> 4139</span>&#160;<span class="comment">/* Bits 31..0 : Number of cache misses */</span></div><div class="line"><a name="l04140"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a25b82399d416692ebdd407bc4020d069"> 4140</a></span>&#160;<span class="preprocessor">#define NVMC_IMISS_MISSES_Pos (0UL) </span></div><div class="line"><a name="l04141"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae80ceab2a2b7b61786ec8aa3c9f1f586"> 4141</a></span>&#160;<span class="preprocessor">#define NVMC_IMISS_MISSES_Msk (0xFFFFFFFFUL &lt;&lt; NVMC_IMISS_MISSES_Pos) </span></div><div class="line"><a name="l04144"></a><span class="lineno"> 4144</span>&#160;<span class="preprocessor"></span><span class="comment">/* Peripheral: GPIO */</span><span class="preprocessor"></span></div><div class="line"><a name="l04145"></a><span class="lineno"> 4145</span>&#160;<span class="comment">/* Description: GPIO Port 1 */</span></div><div class="line"><a name="l04146"></a><span class="lineno"> 4146</span>&#160;</div><div class="line"><a name="l04147"></a><span class="lineno"> 4147</span>&#160;<span class="comment">/* Register: GPIO_OUT */</span></div><div class="line"><a name="l04148"></a><span class="lineno"> 4148</span>&#160;<span class="comment">/* Description: Write GPIO port */</span></div><div class="line"><a name="l04149"></a><span class="lineno"> 4149</span>&#160;</div><div class="line"><a name="l04150"></a><span class="lineno"> 4150</span>&#160;<span class="comment">/* Bit 31 : Pin 31 */</span></div><div class="line"><a name="l04151"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0dbd0f593905842efa12715a83577b3f"> 4151</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN31_Pos (31UL) </span></div><div class="line"><a name="l04152"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0b2adf7f808cc499a366fa69bc6b3a6b"> 4152</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN31_Msk (0x1UL &lt;&lt; GPIO_OUT_PIN31_Pos) </span></div><div class="line"><a name="l04153"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a39e19a000f4d30695c2d429178a50c3f"> 4153</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN31_Low (0UL) </span></div><div class="line"><a name="l04154"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a372d44a6853a6dc0397df54e51b6bfca"> 4154</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN31_High (1UL) </span></div><div class="line"><a name="l04156"></a><span class="lineno"> 4156</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 30 : Pin 30 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04157"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7dd8c97bc9c2c244d8fa090ba21b3804"> 4157</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN30_Pos (30UL) </span></div><div class="line"><a name="l04158"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a91efb227627a833bc4ab75b3a748c0dc"> 4158</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN30_Msk (0x1UL &lt;&lt; GPIO_OUT_PIN30_Pos) </span></div><div class="line"><a name="l04159"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adcd092862657af33c8d9a8f904fd86a1"> 4159</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN30_Low (0UL) </span></div><div class="line"><a name="l04160"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9ef37194ccd3eddad3db1528b592a649"> 4160</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN30_High (1UL) </span></div><div class="line"><a name="l04162"></a><span class="lineno"> 4162</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 29 : Pin 29 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04163"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae1ca266684a991f69e0045780c1b63bb"> 4163</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN29_Pos (29UL) </span></div><div class="line"><a name="l04164"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9d02d732224cf942366e8ede36ffa500"> 4164</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN29_Msk (0x1UL &lt;&lt; GPIO_OUT_PIN29_Pos) </span></div><div class="line"><a name="l04165"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3da3765396cfc79ce1fa9edd5e7eb996"> 4165</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN29_Low (0UL) </span></div><div class="line"><a name="l04166"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a82fc2f964b281fa42f0b14243edc71db"> 4166</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN29_High (1UL) </span></div><div class="line"><a name="l04168"></a><span class="lineno"> 4168</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 28 : Pin 28 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04169"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a21b898592f16ef347187e35784ecae1f"> 4169</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN28_Pos (28UL) </span></div><div class="line"><a name="l04170"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a904e769ce570d2c8e4db7eef3b363915"> 4170</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN28_Msk (0x1UL &lt;&lt; GPIO_OUT_PIN28_Pos) </span></div><div class="line"><a name="l04171"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8e6885b7ef0010f88af4dfc858d09cae"> 4171</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN28_Low (0UL) </span></div><div class="line"><a name="l04172"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad41c77bba4336d99116230725492c2fc"> 4172</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN28_High (1UL) </span></div><div class="line"><a name="l04174"></a><span class="lineno"> 4174</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 27 : Pin 27 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04175"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3e297a1a1d1c4c3ebf3888787ce30fee"> 4175</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN27_Pos (27UL) </span></div><div class="line"><a name="l04176"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae92ba4fa8d3e662ad69cf1f400e8a546"> 4176</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN27_Msk (0x1UL &lt;&lt; GPIO_OUT_PIN27_Pos) </span></div><div class="line"><a name="l04177"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab066bd2c25a1d1fe67957f1ec0523b02"> 4177</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN27_Low (0UL) </span></div><div class="line"><a name="l04178"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa0f7e95df97bb74171d3ada5ae77e22d"> 4178</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN27_High (1UL) </span></div><div class="line"><a name="l04180"></a><span class="lineno"> 4180</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 26 : Pin 26 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04181"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a86dfcb605d81264682d3007b35a90dbe"> 4181</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN26_Pos (26UL) </span></div><div class="line"><a name="l04182"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad1cec00303df02c630fc231baa059604"> 4182</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN26_Msk (0x1UL &lt;&lt; GPIO_OUT_PIN26_Pos) </span></div><div class="line"><a name="l04183"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aea28029365d70d7c58570027b5a33645"> 4183</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN26_Low (0UL) </span></div><div class="line"><a name="l04184"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a80f700ebb12f84655daef5018903c0f9"> 4184</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN26_High (1UL) </span></div><div class="line"><a name="l04186"></a><span class="lineno"> 4186</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 25 : Pin 25 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04187"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a76a28f43c06190c57f54a8f5bb0f0ed6"> 4187</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN25_Pos (25UL) </span></div><div class="line"><a name="l04188"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a23b31fdbef550d09c5b876a8bf7caf70"> 4188</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN25_Msk (0x1UL &lt;&lt; GPIO_OUT_PIN25_Pos) </span></div><div class="line"><a name="l04189"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad4f9219b7feb06c6f0947ad1a23a0556"> 4189</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN25_Low (0UL) </span></div><div class="line"><a name="l04190"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aea2fe49ca8b8112dfc44160ec3e07425"> 4190</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN25_High (1UL) </span></div><div class="line"><a name="l04192"></a><span class="lineno"> 4192</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 24 : Pin 24 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04193"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a920fc21851397f9fe99ac6b15423469c"> 4193</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN24_Pos (24UL) </span></div><div class="line"><a name="l04194"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abc3aa402532dc6ec2b26f578193af5c4"> 4194</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN24_Msk (0x1UL &lt;&lt; GPIO_OUT_PIN24_Pos) </span></div><div class="line"><a name="l04195"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3b167d20c9ab45f9d9ffa775e16015f3"> 4195</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN24_Low (0UL) </span></div><div class="line"><a name="l04196"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a245834f9fa5434f0a2748ea36e0da2b0"> 4196</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN24_High (1UL) </span></div><div class="line"><a name="l04198"></a><span class="lineno"> 4198</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 23 : Pin 23 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04199"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a540233f02657015cd1a079268167d7c9"> 4199</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN23_Pos (23UL) </span></div><div class="line"><a name="l04200"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af5a4f6323f18609086d1ec5ff186156e"> 4200</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN23_Msk (0x1UL &lt;&lt; GPIO_OUT_PIN23_Pos) </span></div><div class="line"><a name="l04201"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa11247eafe4f867bb5df515482dcfbaa"> 4201</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN23_Low (0UL) </span></div><div class="line"><a name="l04202"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7a624498d721e6680c6af3ebb1979904"> 4202</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN23_High (1UL) </span></div><div class="line"><a name="l04204"></a><span class="lineno"> 4204</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 22 : Pin 22 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04205"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a800ba616ce98e0b50932a93d60561e9c"> 4205</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN22_Pos (22UL) </span></div><div class="line"><a name="l04206"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a51a05b5c398c88191ec5ef24b62b2d45"> 4206</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN22_Msk (0x1UL &lt;&lt; GPIO_OUT_PIN22_Pos) </span></div><div class="line"><a name="l04207"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a59679bb915cf6dcab5e11b903cd298aa"> 4207</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN22_Low (0UL) </span></div><div class="line"><a name="l04208"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa60ce4297792fe353dd316158fb9dcd3"> 4208</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN22_High (1UL) </span></div><div class="line"><a name="l04210"></a><span class="lineno"> 4210</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 21 : Pin 21 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04211"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a812e3baa69744636b9b59dcc22aeff18"> 4211</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN21_Pos (21UL) </span></div><div class="line"><a name="l04212"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a633d25c022c97f07f0acd73fb7e28856"> 4212</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN21_Msk (0x1UL &lt;&lt; GPIO_OUT_PIN21_Pos) </span></div><div class="line"><a name="l04213"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a00236bfcb9ce20dc47e5df8741007ccb"> 4213</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN21_Low (0UL) </span></div><div class="line"><a name="l04214"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa1d5b8c093d4a1889ec27fd6f234c99b"> 4214</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN21_High (1UL) </span></div><div class="line"><a name="l04216"></a><span class="lineno"> 4216</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 20 : Pin 20 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04217"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad3f0b65f299c35807b5f3bd62c5b9aeb"> 4217</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN20_Pos (20UL) </span></div><div class="line"><a name="l04218"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1b7015f108daa4d0f3c0d00ad61a02e7"> 4218</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN20_Msk (0x1UL &lt;&lt; GPIO_OUT_PIN20_Pos) </span></div><div class="line"><a name="l04219"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3bfbf7de73329b1ff395f0219681db9f"> 4219</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN20_Low (0UL) </span></div><div class="line"><a name="l04220"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5d0be67f3a3e65d0e1d2a477209423ec"> 4220</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN20_High (1UL) </span></div><div class="line"><a name="l04222"></a><span class="lineno"> 4222</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 19 : Pin 19 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04223"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af6aeabe27070c2d3118252a0956abc4d"> 4223</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN19_Pos (19UL) </span></div><div class="line"><a name="l04224"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acb50f7b969002e37d86ee2f1bc3f1892"> 4224</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN19_Msk (0x1UL &lt;&lt; GPIO_OUT_PIN19_Pos) </span></div><div class="line"><a name="l04225"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2fc4affe27b2b0187055e44089411839"> 4225</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN19_Low (0UL) </span></div><div class="line"><a name="l04226"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a571e9bed4d654153febc5bce564b0cb0"> 4226</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN19_High (1UL) </span></div><div class="line"><a name="l04228"></a><span class="lineno"> 4228</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 18 : Pin 18 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04229"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abe440d2892fb4d190e73bffe5fc75a0e"> 4229</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN18_Pos (18UL) </span></div><div class="line"><a name="l04230"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab61e0f5f4ba4c1e8d0c3dbb5d24ab7ac"> 4230</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN18_Msk (0x1UL &lt;&lt; GPIO_OUT_PIN18_Pos) </span></div><div class="line"><a name="l04231"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab65c4fa884066a083f2e512f02e49a9c"> 4231</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN18_Low (0UL) </span></div><div class="line"><a name="l04232"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1c2469666211a76427c9463da2d0ec77"> 4232</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN18_High (1UL) </span></div><div class="line"><a name="l04234"></a><span class="lineno"> 4234</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 17 : Pin 17 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04235"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac5d3f4ce1e25b9eeb3857ea141a1ee5a"> 4235</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN17_Pos (17UL) </span></div><div class="line"><a name="l04236"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3dac98ed02948b5c5e323ec22a2d5437"> 4236</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN17_Msk (0x1UL &lt;&lt; GPIO_OUT_PIN17_Pos) </span></div><div class="line"><a name="l04237"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4b33f83358b2354fcd41fc789ee275d3"> 4237</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN17_Low (0UL) </span></div><div class="line"><a name="l04238"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa672314494d895afea8cddfe74d9f3ff"> 4238</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN17_High (1UL) </span></div><div class="line"><a name="l04240"></a><span class="lineno"> 4240</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 16 : Pin 16 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04241"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a295399ee7f4a3b314d248c2045160493"> 4241</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN16_Pos (16UL) </span></div><div class="line"><a name="l04242"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a39174883c30b019c248941ae33bf7ceb"> 4242</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN16_Msk (0x1UL &lt;&lt; GPIO_OUT_PIN16_Pos) </span></div><div class="line"><a name="l04243"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a01f287ecf244adabc2e23e94c0425d9e"> 4243</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN16_Low (0UL) </span></div><div class="line"><a name="l04244"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aca84356ac999f96827371401f27c5f2e"> 4244</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN16_High (1UL) </span></div><div class="line"><a name="l04246"></a><span class="lineno"> 4246</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 15 : Pin 15 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04247"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab404ce85a75c3682aa7c87a80e433b14"> 4247</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN15_Pos (15UL) </span></div><div class="line"><a name="l04248"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae03583bc014b7da174b1ee5b4d88a0fd"> 4248</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN15_Msk (0x1UL &lt;&lt; GPIO_OUT_PIN15_Pos) </span></div><div class="line"><a name="l04249"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abe1e3ef4ee40e887debf8e6551aaebe1"> 4249</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN15_Low (0UL) </span></div><div class="line"><a name="l04250"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a54faef6e5cf2bbe05fd6eb875c6d0b99"> 4250</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN15_High (1UL) </span></div><div class="line"><a name="l04252"></a><span class="lineno"> 4252</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 14 : Pin 14 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04253"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa5e5b2df4ee5678f4aea8704d81a3502"> 4253</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN14_Pos (14UL) </span></div><div class="line"><a name="l04254"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a61c278083d87b05d3a629d7f102021b5"> 4254</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN14_Msk (0x1UL &lt;&lt; GPIO_OUT_PIN14_Pos) </span></div><div class="line"><a name="l04255"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a36b7c75ef516f075bbb37184169f4643"> 4255</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN14_Low (0UL) </span></div><div class="line"><a name="l04256"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adf28095b83d5c947932a22f41f97e930"> 4256</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN14_High (1UL) </span></div><div class="line"><a name="l04258"></a><span class="lineno"> 4258</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 13 : Pin 13 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04259"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1dea556a58c01b43260a919eb790e0f8"> 4259</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN13_Pos (13UL) </span></div><div class="line"><a name="l04260"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a107eb555662a419c87b641920f461967"> 4260</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN13_Msk (0x1UL &lt;&lt; GPIO_OUT_PIN13_Pos) </span></div><div class="line"><a name="l04261"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abad66166ecc581c518aa9891094f1ee9"> 4261</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN13_Low (0UL) </span></div><div class="line"><a name="l04262"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3a03002286257e6407b9b1916d63c137"> 4262</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN13_High (1UL) </span></div><div class="line"><a name="l04264"></a><span class="lineno"> 4264</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 12 : Pin 12 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04265"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a26cb401b07e4cd3620b03bce4fc5f53b"> 4265</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN12_Pos (12UL) </span></div><div class="line"><a name="l04266"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a96b30b5fa02c996383e5b5831d0ba289"> 4266</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN12_Msk (0x1UL &lt;&lt; GPIO_OUT_PIN12_Pos) </span></div><div class="line"><a name="l04267"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aebac00ca31c215e6e821c7fe26d10072"> 4267</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN12_Low (0UL) </span></div><div class="line"><a name="l04268"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a185031a91fc26b467f7ff9f3c2971bd8"> 4268</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN12_High (1UL) </span></div><div class="line"><a name="l04270"></a><span class="lineno"> 4270</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 11 : Pin 11 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04271"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a14cd8b94d96b129196f7a0977c48a870"> 4271</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN11_Pos (11UL) </span></div><div class="line"><a name="l04272"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3128b75a04a93159aaaab14e53041648"> 4272</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN11_Msk (0x1UL &lt;&lt; GPIO_OUT_PIN11_Pos) </span></div><div class="line"><a name="l04273"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aba7f52cea5761317c8e80f87d6e86f8f"> 4273</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN11_Low (0UL) </span></div><div class="line"><a name="l04274"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9c295750c4c3a7c2c97c60fb0da70d42"> 4274</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN11_High (1UL) </span></div><div class="line"><a name="l04276"></a><span class="lineno"> 4276</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 10 : Pin 10 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04277"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab2a4bfea1a058a23fa8ce567cb8c4756"> 4277</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN10_Pos (10UL) </span></div><div class="line"><a name="l04278"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa0f9fe6a6428bdcf856288931447557a"> 4278</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN10_Msk (0x1UL &lt;&lt; GPIO_OUT_PIN10_Pos) </span></div><div class="line"><a name="l04279"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af98a577b22e1c505fe20798fd6e36f87"> 4279</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN10_Low (0UL) </span></div><div class="line"><a name="l04280"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0981d9ac8ca6a4fa98625ca7562c8f59"> 4280</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN10_High (1UL) </span></div><div class="line"><a name="l04282"></a><span class="lineno"> 4282</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 9 : Pin 9 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04283"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4ef00fe2a29370de26e82eefbcacee33"> 4283</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN9_Pos (9UL) </span></div><div class="line"><a name="l04284"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aad0c2463fe05300da9c601d9d4b31b15"> 4284</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN9_Msk (0x1UL &lt;&lt; GPIO_OUT_PIN9_Pos) </span></div><div class="line"><a name="l04285"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa166122ff1cd7708edef868efee59500"> 4285</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN9_Low (0UL) </span></div><div class="line"><a name="l04286"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aad61e01c8babefed7f12b5785caa1db5"> 4286</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN9_High (1UL) </span></div><div class="line"><a name="l04288"></a><span class="lineno"> 4288</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 8 : Pin 8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04289"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a92ebf918b4de67c4c21119ad0988192f"> 4289</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN8_Pos (8UL) </span></div><div class="line"><a name="l04290"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5a194f490437c9c81d3ea3924755efd3"> 4290</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN8_Msk (0x1UL &lt;&lt; GPIO_OUT_PIN8_Pos) </span></div><div class="line"><a name="l04291"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac1f08a6493002ef6203177aaf2cb0b52"> 4291</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN8_Low (0UL) </span></div><div class="line"><a name="l04292"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9939b39e41862ca83f20803947b8fc00"> 4292</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN8_High (1UL) </span></div><div class="line"><a name="l04294"></a><span class="lineno"> 4294</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 7 : Pin 7 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04295"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a51674ea457f99e355a10c5387137057d"> 4295</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN7_Pos (7UL) </span></div><div class="line"><a name="l04296"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acf62bf766093a1cd096f4e85deec9260"> 4296</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN7_Msk (0x1UL &lt;&lt; GPIO_OUT_PIN7_Pos) </span></div><div class="line"><a name="l04297"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abbb7762a77e3a9b926b98d80523ad65f"> 4297</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN7_Low (0UL) </span></div><div class="line"><a name="l04298"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8b775501f9cc8081251b86c539759fdc"> 4298</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN7_High (1UL) </span></div><div class="line"><a name="l04300"></a><span class="lineno"> 4300</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 6 : Pin 6 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04301"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8617ea4c980d1f6f755cb5966a6f5e5d"> 4301</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN6_Pos (6UL) </span></div><div class="line"><a name="l04302"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a14b1166744e4d281562cf1c13600cb84"> 4302</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN6_Msk (0x1UL &lt;&lt; GPIO_OUT_PIN6_Pos) </span></div><div class="line"><a name="l04303"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ada63f69dff91d09dbb5d4a3856c4679f"> 4303</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN6_Low (0UL) </span></div><div class="line"><a name="l04304"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a786bf94be52df673a3d96fc4388aef3a"> 4304</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN6_High (1UL) </span></div><div class="line"><a name="l04306"></a><span class="lineno"> 4306</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 5 : Pin 5 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04307"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9e2108e017b2ada729167d42cbfde845"> 4307</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN5_Pos (5UL) </span></div><div class="line"><a name="l04308"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7252a3c681e714b3d214e6ff13bae47c"> 4308</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN5_Msk (0x1UL &lt;&lt; GPIO_OUT_PIN5_Pos) </span></div><div class="line"><a name="l04309"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a49091ddad04e6c7af94899c2b13ec18c"> 4309</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN5_Low (0UL) </span></div><div class="line"><a name="l04310"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa806ed52dee5395b949c28c29d40addb"> 4310</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN5_High (1UL) </span></div><div class="line"><a name="l04312"></a><span class="lineno"> 4312</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 4 : Pin 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04313"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a56db84c161f19bf499f58b181a4ea74e"> 4313</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN4_Pos (4UL) </span></div><div class="line"><a name="l04314"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adea361c9c9600f9663ff99f05e298755"> 4314</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN4_Msk (0x1UL &lt;&lt; GPIO_OUT_PIN4_Pos) </span></div><div class="line"><a name="l04315"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac62c2c995cdf8d334b6d9268373a34cd"> 4315</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN4_Low (0UL) </span></div><div class="line"><a name="l04316"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad7f58eadf452e28b984b406998003157"> 4316</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN4_High (1UL) </span></div><div class="line"><a name="l04318"></a><span class="lineno"> 4318</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 3 : Pin 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04319"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab1622828f2df0a77e3a0606bef072191"> 4319</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN3_Pos (3UL) </span></div><div class="line"><a name="l04320"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae77ece1b6644780b98440ef77331bac8"> 4320</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN3_Msk (0x1UL &lt;&lt; GPIO_OUT_PIN3_Pos) </span></div><div class="line"><a name="l04321"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2b978d98139547d3b7b8d5a0e3f9a00a"> 4321</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN3_Low (0UL) </span></div><div class="line"><a name="l04322"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a889615b3806eecf996692799f6ee60d9"> 4322</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN3_High (1UL) </span></div><div class="line"><a name="l04324"></a><span class="lineno"> 4324</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Pin 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04325"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0458436091b3ee4f11f7137bb353b277"> 4325</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN2_Pos (2UL) </span></div><div class="line"><a name="l04326"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5bc580637ff4215f4ec02e295ad3431b"> 4326</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN2_Msk (0x1UL &lt;&lt; GPIO_OUT_PIN2_Pos) </span></div><div class="line"><a name="l04327"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a917c031a513513e6aa9a2de9b01d2348"> 4327</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN2_Low (0UL) </span></div><div class="line"><a name="l04328"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae43c845ba20ad363c87c0b4bbacaf8a7"> 4328</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN2_High (1UL) </span></div><div class="line"><a name="l04330"></a><span class="lineno"> 4330</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Pin 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04331"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa7cc00d0e6553d433954da66cc481f58"> 4331</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN1_Pos (1UL) </span></div><div class="line"><a name="l04332"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac748e8c9e09ac20e1cde676acf066fa3"> 4332</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN1_Msk (0x1UL &lt;&lt; GPIO_OUT_PIN1_Pos) </span></div><div class="line"><a name="l04333"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa6b813c4e0dda12c381f70d13b4f96cd"> 4333</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN1_Low (0UL) </span></div><div class="line"><a name="l04334"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a136944a38e097a4e43f4d788ea8f0009"> 4334</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN1_High (1UL) </span></div><div class="line"><a name="l04336"></a><span class="lineno"> 4336</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Pin 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04337"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad93751d6276287c214a0a5e7e174faef"> 4337</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN0_Pos (0UL) </span></div><div class="line"><a name="l04338"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2a70e7d9dd76cffc97ad144a8373b32a"> 4338</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN0_Msk (0x1UL &lt;&lt; GPIO_OUT_PIN0_Pos) </span></div><div class="line"><a name="l04339"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8524373a1f0397a4904e70cbcc768af0"> 4339</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN0_Low (0UL) </span></div><div class="line"><a name="l04340"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a133722878640a34fe5c0292291c7b12b"> 4340</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN0_High (1UL) </span></div><div class="line"><a name="l04342"></a><span class="lineno"> 4342</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: GPIO_OUTSET */</span><span class="preprocessor"></span></div><div class="line"><a name="l04343"></a><span class="lineno"> 4343</span>&#160;<span class="comment">/* Description: Set individual bits in GPIO port */</span></div><div class="line"><a name="l04344"></a><span class="lineno"> 4344</span>&#160;</div><div class="line"><a name="l04345"></a><span class="lineno"> 4345</span>&#160;<span class="comment">/* Bit 31 : Pin 31 */</span></div><div class="line"><a name="l04346"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a00f5f223f1cbcf65ddcc398f3fa79d92"> 4346</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN31_Pos (31UL) </span></div><div class="line"><a name="l04347"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae79e64ed186e20b15fe8ee4d97e6b961"> 4347</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN31_Msk (0x1UL &lt;&lt; GPIO_OUTSET_PIN31_Pos) </span></div><div class="line"><a name="l04348"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aaf08313fc297f6b5f608365989ffe2f0"> 4348</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN31_Low (0UL) </span></div><div class="line"><a name="l04349"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab111ccd93e39df99c014ffe2620b9b8e"> 4349</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN31_High (1UL) </span></div><div class="line"><a name="l04350"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a055869c2564fc92045b2b377cd26334b"> 4350</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN31_Set (1UL) </span></div><div class="line"><a name="l04352"></a><span class="lineno"> 4352</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 30 : Pin 30 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04353"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9486bb496809edbd8ab4d361e7531e04"> 4353</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN30_Pos (30UL) </span></div><div class="line"><a name="l04354"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3aa11fae56dda93bbe36d415c62918cd"> 4354</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN30_Msk (0x1UL &lt;&lt; GPIO_OUTSET_PIN30_Pos) </span></div><div class="line"><a name="l04355"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7b1c78ac30445c7d74b60c806ae2949a"> 4355</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN30_Low (0UL) </span></div><div class="line"><a name="l04356"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2c6b2113dfe08e9478785949202773fc"> 4356</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN30_High (1UL) </span></div><div class="line"><a name="l04357"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aebe233a95b47d696db1630a0afb26f32"> 4357</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN30_Set (1UL) </span></div><div class="line"><a name="l04359"></a><span class="lineno"> 4359</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 29 : Pin 29 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04360"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a241f6c7c4035988e293fff0e9677cf9d"> 4360</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN29_Pos (29UL) </span></div><div class="line"><a name="l04361"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae565b3772639c7dfc64cbc5e70716fc2"> 4361</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN29_Msk (0x1UL &lt;&lt; GPIO_OUTSET_PIN29_Pos) </span></div><div class="line"><a name="l04362"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aab72f338bf7a3fa0d1d73ef8dc8d6fb7"> 4362</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN29_Low (0UL) </span></div><div class="line"><a name="l04363"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1f305dc2b9bbdc0a983292a6899ae11e"> 4363</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN29_High (1UL) </span></div><div class="line"><a name="l04364"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae4fd77078fe50113f07426d9e72607cc"> 4364</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN29_Set (1UL) </span></div><div class="line"><a name="l04366"></a><span class="lineno"> 4366</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 28 : Pin 28 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04367"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3ee97668cc9275708d933fb0d2586481"> 4367</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN28_Pos (28UL) </span></div><div class="line"><a name="l04368"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad39e9f4c54b76946df8eff0867153132"> 4368</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN28_Msk (0x1UL &lt;&lt; GPIO_OUTSET_PIN28_Pos) </span></div><div class="line"><a name="l04369"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa684d9774b41681a72b43454bade93a9"> 4369</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN28_Low (0UL) </span></div><div class="line"><a name="l04370"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa92dad2df983cd62fe62fbd84da34f77"> 4370</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN28_High (1UL) </span></div><div class="line"><a name="l04371"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a771e357edcd71c9327fc048180e2dff9"> 4371</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN28_Set (1UL) </span></div><div class="line"><a name="l04373"></a><span class="lineno"> 4373</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 27 : Pin 27 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04374"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6b46955e38504600ee620e36ae5d18c3"> 4374</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN27_Pos (27UL) </span></div><div class="line"><a name="l04375"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a10ff8ee3696f941b5f812b533506699b"> 4375</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN27_Msk (0x1UL &lt;&lt; GPIO_OUTSET_PIN27_Pos) </span></div><div class="line"><a name="l04376"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a553c858883345a40d4596670f02ff253"> 4376</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN27_Low (0UL) </span></div><div class="line"><a name="l04377"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a94f1099f0d98db8308929689be460b3d"> 4377</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN27_High (1UL) </span></div><div class="line"><a name="l04378"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4103430728c24f68a1b16b4c05b0458d"> 4378</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN27_Set (1UL) </span></div><div class="line"><a name="l04380"></a><span class="lineno"> 4380</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 26 : Pin 26 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04381"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a86afe65a833b2827d868b3bff09aecfe"> 4381</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN26_Pos (26UL) </span></div><div class="line"><a name="l04382"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad30d137583009e51476ae62d279fd298"> 4382</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN26_Msk (0x1UL &lt;&lt; GPIO_OUTSET_PIN26_Pos) </span></div><div class="line"><a name="l04383"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4547a3472c06852c95fb9cd00d7a5b5a"> 4383</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN26_Low (0UL) </span></div><div class="line"><a name="l04384"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8f7ec4b694c7297f26c342d0dc4b6965"> 4384</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN26_High (1UL) </span></div><div class="line"><a name="l04385"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5986d3bb3786c8f00a7b8791b5c87d60"> 4385</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN26_Set (1UL) </span></div><div class="line"><a name="l04387"></a><span class="lineno"> 4387</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 25 : Pin 25 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04388"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aff3c922c216e2254b4191aecd64b9964"> 4388</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN25_Pos (25UL) </span></div><div class="line"><a name="l04389"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a943f8c34d45102350db83b2b4bfc4e22"> 4389</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN25_Msk (0x1UL &lt;&lt; GPIO_OUTSET_PIN25_Pos) </span></div><div class="line"><a name="l04390"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a130b560c8155ff6ef89440ed8e6f0d35"> 4390</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN25_Low (0UL) </span></div><div class="line"><a name="l04391"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad772807a09a9f9119816521a319a5a76"> 4391</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN25_High (1UL) </span></div><div class="line"><a name="l04392"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a15c691a72e857f0b58d4c935d9e2c98d"> 4392</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN25_Set (1UL) </span></div><div class="line"><a name="l04394"></a><span class="lineno"> 4394</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 24 : Pin 24 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04395"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abcb28d9044645b26a8e8438770928de9"> 4395</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN24_Pos (24UL) </span></div><div class="line"><a name="l04396"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae8c5467ff94a432661628e0df8dafa6f"> 4396</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN24_Msk (0x1UL &lt;&lt; GPIO_OUTSET_PIN24_Pos) </span></div><div class="line"><a name="l04397"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a56fad9402f9cbe4b46e33be57aed6f5a"> 4397</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN24_Low (0UL) </span></div><div class="line"><a name="l04398"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abb3d4cf517b7ede748a589fd1935415c"> 4398</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN24_High (1UL) </span></div><div class="line"><a name="l04399"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a824e0c0b07746c21ffbe042915fa6ef2"> 4399</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN24_Set (1UL) </span></div><div class="line"><a name="l04401"></a><span class="lineno"> 4401</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 23 : Pin 23 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04402"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5eb6594209d49ecd9f878bc418f1fa98"> 4402</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN23_Pos (23UL) </span></div><div class="line"><a name="l04403"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aff13d9e573a2d0c16beffa61b6fc9d6e"> 4403</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN23_Msk (0x1UL &lt;&lt; GPIO_OUTSET_PIN23_Pos) </span></div><div class="line"><a name="l04404"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad0ec040a69d51cf974385759f6f4bc0f"> 4404</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN23_Low (0UL) </span></div><div class="line"><a name="l04405"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a899ee5b9c94ca562316f9d4bea4bd3d1"> 4405</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN23_High (1UL) </span></div><div class="line"><a name="l04406"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a549fde04d950be3592d6c43b714f91d4"> 4406</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN23_Set (1UL) </span></div><div class="line"><a name="l04408"></a><span class="lineno"> 4408</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 22 : Pin 22 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04409"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a36759f7b0cd55684d38c74df15ee35d6"> 4409</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN22_Pos (22UL) </span></div><div class="line"><a name="l04410"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0b5aa7b85f7b0eb8bac0379b6c9055f3"> 4410</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN22_Msk (0x1UL &lt;&lt; GPIO_OUTSET_PIN22_Pos) </span></div><div class="line"><a name="l04411"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9954775839a0426d4a90a0f1e091eef5"> 4411</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN22_Low (0UL) </span></div><div class="line"><a name="l04412"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1b11fa8060569a61d9d9301d99bae526"> 4412</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN22_High (1UL) </span></div><div class="line"><a name="l04413"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a66702846e31713e061a10821053e5200"> 4413</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN22_Set (1UL) </span></div><div class="line"><a name="l04415"></a><span class="lineno"> 4415</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 21 : Pin 21 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04416"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a266f1e33aa7e8f190a870aa6ba4c12bb"> 4416</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN21_Pos (21UL) </span></div><div class="line"><a name="l04417"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a85a9ba5bb8bb64bee4113cca236f94f3"> 4417</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN21_Msk (0x1UL &lt;&lt; GPIO_OUTSET_PIN21_Pos) </span></div><div class="line"><a name="l04418"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad08b98806dce91468d1bbdbf1f509075"> 4418</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN21_Low (0UL) </span></div><div class="line"><a name="l04419"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af4cc0c56b3fc61cccf3becf71dcd774d"> 4419</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN21_High (1UL) </span></div><div class="line"><a name="l04420"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aefd50ae951f0566c8591c96f05d6da3a"> 4420</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN21_Set (1UL) </span></div><div class="line"><a name="l04422"></a><span class="lineno"> 4422</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 20 : Pin 20 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04423"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a71ab9b7c02f3bb60d9beed6d857d805a"> 4423</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN20_Pos (20UL) </span></div><div class="line"><a name="l04424"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af5e0e210eecc8fb74c307b08c811ff66"> 4424</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN20_Msk (0x1UL &lt;&lt; GPIO_OUTSET_PIN20_Pos) </span></div><div class="line"><a name="l04425"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad92efb44d23463ae01423d2e1d6beb84"> 4425</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN20_Low (0UL) </span></div><div class="line"><a name="l04426"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8c6b7d09058c5e00c823e4c066b3610b"> 4426</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN20_High (1UL) </span></div><div class="line"><a name="l04427"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acd32dd23abacfc1b6a93805dec2a7ff2"> 4427</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN20_Set (1UL) </span></div><div class="line"><a name="l04429"></a><span class="lineno"> 4429</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 19 : Pin 19 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04430"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9bc5ef64846adfe618d777689cf965ed"> 4430</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN19_Pos (19UL) </span></div><div class="line"><a name="l04431"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7b2aa515f49047387225b61592445cc8"> 4431</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN19_Msk (0x1UL &lt;&lt; GPIO_OUTSET_PIN19_Pos) </span></div><div class="line"><a name="l04432"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2a2c26d6dcff01f5a6551ba8a45f69f8"> 4432</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN19_Low (0UL) </span></div><div class="line"><a name="l04433"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abedc8c5ad4e638171943d37e16c52cbf"> 4433</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN19_High (1UL) </span></div><div class="line"><a name="l04434"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa3e770b00865499cedcfd47a21fb48d1"> 4434</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN19_Set (1UL) </span></div><div class="line"><a name="l04436"></a><span class="lineno"> 4436</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 18 : Pin 18 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04437"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a42e73762f82f1ef344eecf9d994014b3"> 4437</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN18_Pos (18UL) </span></div><div class="line"><a name="l04438"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9fd5a68f8f39ec58560cc2350f286d6e"> 4438</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN18_Msk (0x1UL &lt;&lt; GPIO_OUTSET_PIN18_Pos) </span></div><div class="line"><a name="l04439"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a87dcbe372d1c68b7ba7fa29e286f6250"> 4439</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN18_Low (0UL) </span></div><div class="line"><a name="l04440"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8812d8de0919425912c7dab6108067d9"> 4440</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN18_High (1UL) </span></div><div class="line"><a name="l04441"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a05be71a04700ee82c31f52d5210118e8"> 4441</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN18_Set (1UL) </span></div><div class="line"><a name="l04443"></a><span class="lineno"> 4443</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 17 : Pin 17 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04444"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a21b345b3367aab1ead8767f0fd17997b"> 4444</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN17_Pos (17UL) </span></div><div class="line"><a name="l04445"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adfe3c0bde69a92e664de74f06aeb2996"> 4445</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN17_Msk (0x1UL &lt;&lt; GPIO_OUTSET_PIN17_Pos) </span></div><div class="line"><a name="l04446"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a99fa888f34388436a056d6e8eae45ad5"> 4446</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN17_Low (0UL) </span></div><div class="line"><a name="l04447"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a808e9e0ba4c8c548092c133f3dac235b"> 4447</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN17_High (1UL) </span></div><div class="line"><a name="l04448"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7826421519655d63fb097ecac409abba"> 4448</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN17_Set (1UL) </span></div><div class="line"><a name="l04450"></a><span class="lineno"> 4450</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 16 : Pin 16 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04451"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa31a0d04acc426beeaf33e835bb9c3fe"> 4451</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN16_Pos (16UL) </span></div><div class="line"><a name="l04452"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a71ab75e2f3f297198fb6e7413acbc54a"> 4452</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN16_Msk (0x1UL &lt;&lt; GPIO_OUTSET_PIN16_Pos) </span></div><div class="line"><a name="l04453"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad5afd9de1f42b193368ab35788de7e27"> 4453</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN16_Low (0UL) </span></div><div class="line"><a name="l04454"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5336bfcb12ed008d61b3ad4223066d45"> 4454</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN16_High (1UL) </span></div><div class="line"><a name="l04455"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2c05c364aaf76708ef2d1199ffe899d5"> 4455</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN16_Set (1UL) </span></div><div class="line"><a name="l04457"></a><span class="lineno"> 4457</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 15 : Pin 15 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04458"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4500f79718d3a630c4fdfa30c882dbb1"> 4458</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN15_Pos (15UL) </span></div><div class="line"><a name="l04459"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aaa928dd4b06597b728c15c1641ae6926"> 4459</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN15_Msk (0x1UL &lt;&lt; GPIO_OUTSET_PIN15_Pos) </span></div><div class="line"><a name="l04460"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a177e89658e13bf6f7ae8b95490a61979"> 4460</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN15_Low (0UL) </span></div><div class="line"><a name="l04461"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afb0abb540269493307bfb88eb7d91490"> 4461</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN15_High (1UL) </span></div><div class="line"><a name="l04462"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a33aaffdcf1645594ea15faacd6c7cff1"> 4462</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN15_Set (1UL) </span></div><div class="line"><a name="l04464"></a><span class="lineno"> 4464</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 14 : Pin 14 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04465"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab60cf3d41a41196d20d54475dd16c7b4"> 4465</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN14_Pos (14UL) </span></div><div class="line"><a name="l04466"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a27f631b6d797c317ad542ed1b1738f24"> 4466</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN14_Msk (0x1UL &lt;&lt; GPIO_OUTSET_PIN14_Pos) </span></div><div class="line"><a name="l04467"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4832b7400fb3eda1243738ffa5253222"> 4467</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN14_Low (0UL) </span></div><div class="line"><a name="l04468"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a61d2caf599721b8309ae3667e71a875c"> 4468</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN14_High (1UL) </span></div><div class="line"><a name="l04469"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2db7a2c7ff003f5b801f9f357a6e1144"> 4469</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN14_Set (1UL) </span></div><div class="line"><a name="l04471"></a><span class="lineno"> 4471</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 13 : Pin 13 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04472"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a847049338f798321d5b8f51ad945a968"> 4472</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN13_Pos (13UL) </span></div><div class="line"><a name="l04473"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3d3cc4f5b25313f593146da83cdc8393"> 4473</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN13_Msk (0x1UL &lt;&lt; GPIO_OUTSET_PIN13_Pos) </span></div><div class="line"><a name="l04474"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a55b8c9d408d195d243404761297b1fe5"> 4474</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN13_Low (0UL) </span></div><div class="line"><a name="l04475"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adff2d6ce46ecdbc2752cde3a71228e1d"> 4475</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN13_High (1UL) </span></div><div class="line"><a name="l04476"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acced90cd0ff67b18f46b24cdafa75efd"> 4476</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN13_Set (1UL) </span></div><div class="line"><a name="l04478"></a><span class="lineno"> 4478</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 12 : Pin 12 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04479"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6a8758deacaa86d15e2ff2a2813cef46"> 4479</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN12_Pos (12UL) </span></div><div class="line"><a name="l04480"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad79c51ca63a50971437e6ef2471f6a57"> 4480</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN12_Msk (0x1UL &lt;&lt; GPIO_OUTSET_PIN12_Pos) </span></div><div class="line"><a name="l04481"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a402d429d441ce79d35030f14c4a05658"> 4481</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN12_Low (0UL) </span></div><div class="line"><a name="l04482"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4b587cec157fad295fc2be68dd1e71bb"> 4482</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN12_High (1UL) </span></div><div class="line"><a name="l04483"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab2755ee72b673d8904115c091abb68e6"> 4483</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN12_Set (1UL) </span></div><div class="line"><a name="l04485"></a><span class="lineno"> 4485</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 11 : Pin 11 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04486"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a958cb831091de7f8f488448001e347f8"> 4486</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN11_Pos (11UL) </span></div><div class="line"><a name="l04487"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9b6b9a61a1bd7a6c4db758dc84e3a56c"> 4487</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN11_Msk (0x1UL &lt;&lt; GPIO_OUTSET_PIN11_Pos) </span></div><div class="line"><a name="l04488"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2ac03d509cd7bd329328a1058f7343b7"> 4488</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN11_Low (0UL) </span></div><div class="line"><a name="l04489"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a11b144e4d1439e105742aa1503cf656b"> 4489</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN11_High (1UL) </span></div><div class="line"><a name="l04490"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a486553b1c6a4607be5e1f620fa50a9fa"> 4490</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN11_Set (1UL) </span></div><div class="line"><a name="l04492"></a><span class="lineno"> 4492</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 10 : Pin 10 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04493"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa920c2d276a90e649ff83c46a4eddcca"> 4493</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN10_Pos (10UL) </span></div><div class="line"><a name="l04494"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3e7f4e66fe9613ed1b17f457db81c865"> 4494</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN10_Msk (0x1UL &lt;&lt; GPIO_OUTSET_PIN10_Pos) </span></div><div class="line"><a name="l04495"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac5eee6055da6412df7c2e2d84161315b"> 4495</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN10_Low (0UL) </span></div><div class="line"><a name="l04496"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6d9c04f58926213e7c0975278dcaf2b5"> 4496</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN10_High (1UL) </span></div><div class="line"><a name="l04497"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aeb7e91b80ba5f5f476561d899e1932e0"> 4497</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN10_Set (1UL) </span></div><div class="line"><a name="l04499"></a><span class="lineno"> 4499</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 9 : Pin 9 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04500"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a01a7f5b747f7429f36f600bf7bef8af8"> 4500</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN9_Pos (9UL) </span></div><div class="line"><a name="l04501"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a24239e9e0f36fa4dc19c816adcaafc09"> 4501</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN9_Msk (0x1UL &lt;&lt; GPIO_OUTSET_PIN9_Pos) </span></div><div class="line"><a name="l04502"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6c636f2c8963c27f368de6a579226083"> 4502</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN9_Low (0UL) </span></div><div class="line"><a name="l04503"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac87c319a2498edae93adcec2c44f3e06"> 4503</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN9_High (1UL) </span></div><div class="line"><a name="l04504"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1fe52fccb732b56a7302bcce910cc374"> 4504</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN9_Set (1UL) </span></div><div class="line"><a name="l04506"></a><span class="lineno"> 4506</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 8 : Pin 8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04507"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a89bbd657656012eff68a68cd4f9ab469"> 4507</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN8_Pos (8UL) </span></div><div class="line"><a name="l04508"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9bf69c64b9f8a08e81089f181def1b58"> 4508</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN8_Msk (0x1UL &lt;&lt; GPIO_OUTSET_PIN8_Pos) </span></div><div class="line"><a name="l04509"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6e3e61dc19d6bdbecf2a7cc766466989"> 4509</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN8_Low (0UL) </span></div><div class="line"><a name="l04510"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a026a342031aea04e5558c2e5bf4c1138"> 4510</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN8_High (1UL) </span></div><div class="line"><a name="l04511"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac1d4269204bd77a09d8361d25c8ff850"> 4511</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN8_Set (1UL) </span></div><div class="line"><a name="l04513"></a><span class="lineno"> 4513</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 7 : Pin 7 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04514"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0a222f80b9f6bee254424ee8acb02a02"> 4514</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN7_Pos (7UL) </span></div><div class="line"><a name="l04515"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae0b5d45b1e99e3b840f321fbfac58342"> 4515</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN7_Msk (0x1UL &lt;&lt; GPIO_OUTSET_PIN7_Pos) </span></div><div class="line"><a name="l04516"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a042ae5b74475fe26ba44a412196ffecf"> 4516</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN7_Low (0UL) </span></div><div class="line"><a name="l04517"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac7d6dc9ea6a8f3bca81136993536c340"> 4517</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN7_High (1UL) </span></div><div class="line"><a name="l04518"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af34fa1c482c2f543db1563b9f2d25c28"> 4518</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN7_Set (1UL) </span></div><div class="line"><a name="l04520"></a><span class="lineno"> 4520</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 6 : Pin 6 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04521"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a27f3cba7a89a2362805bb3bc9e3a00fc"> 4521</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN6_Pos (6UL) </span></div><div class="line"><a name="l04522"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9c6ce3a218e70fa2bc4ae78b9a199020"> 4522</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN6_Msk (0x1UL &lt;&lt; GPIO_OUTSET_PIN6_Pos) </span></div><div class="line"><a name="l04523"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1d34a8d4607ade90bc2acf0f0814708a"> 4523</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN6_Low (0UL) </span></div><div class="line"><a name="l04524"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3f2d13340d65fdebdb22585d3cd7ce03"> 4524</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN6_High (1UL) </span></div><div class="line"><a name="l04525"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af35590fd1b6dae8516256cb7c6996abb"> 4525</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN6_Set (1UL) </span></div><div class="line"><a name="l04527"></a><span class="lineno"> 4527</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 5 : Pin 5 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04528"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a43b71144c8737e9313a214d50848a89e"> 4528</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN5_Pos (5UL) </span></div><div class="line"><a name="l04529"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac2e57d59cb3a4b407e5f446a8c94c78b"> 4529</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN5_Msk (0x1UL &lt;&lt; GPIO_OUTSET_PIN5_Pos) </span></div><div class="line"><a name="l04530"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af64616ca11476f98abd771a004e791de"> 4530</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN5_Low (0UL) </span></div><div class="line"><a name="l04531"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adf524f5dfe99f894c721955ff491cd32"> 4531</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN5_High (1UL) </span></div><div class="line"><a name="l04532"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a16d261ac5a91062142632952cf63912f"> 4532</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN5_Set (1UL) </span></div><div class="line"><a name="l04534"></a><span class="lineno"> 4534</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 4 : Pin 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04535"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aae7ee10bc418365a37926d9c9c460c65"> 4535</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN4_Pos (4UL) </span></div><div class="line"><a name="l04536"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a772ee76a71a7bd984ed329814bf611c8"> 4536</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN4_Msk (0x1UL &lt;&lt; GPIO_OUTSET_PIN4_Pos) </span></div><div class="line"><a name="l04537"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0b46642ee81d2c4dc5e26414e9ce3ed8"> 4537</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN4_Low (0UL) </span></div><div class="line"><a name="l04538"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abb5d06df92bd365ffc128eccc28349bc"> 4538</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN4_High (1UL) </span></div><div class="line"><a name="l04539"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a66ae000563a927a24da556166ed496d4"> 4539</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN4_Set (1UL) </span></div><div class="line"><a name="l04541"></a><span class="lineno"> 4541</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 3 : Pin 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04542"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4b70c84281806e6f4f4aee4bd9fef733"> 4542</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN3_Pos (3UL) </span></div><div class="line"><a name="l04543"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8ab51e264306e5b4b4aa284c14b14991"> 4543</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN3_Msk (0x1UL &lt;&lt; GPIO_OUTSET_PIN3_Pos) </span></div><div class="line"><a name="l04544"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7acbc45cb77e975ce0cd44d090400999"> 4544</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN3_Low (0UL) </span></div><div class="line"><a name="l04545"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6af8b6eb45f1cc945784e92570d26e01"> 4545</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN3_High (1UL) </span></div><div class="line"><a name="l04546"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a825563cc5a4bfdcd7f5fb33395d5ef69"> 4546</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN3_Set (1UL) </span></div><div class="line"><a name="l04548"></a><span class="lineno"> 4548</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Pin 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04549"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a20ca7a0317642a4bce84d9de452a3252"> 4549</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN2_Pos (2UL) </span></div><div class="line"><a name="l04550"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8665f431736968a30115eed51d70e2a2"> 4550</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN2_Msk (0x1UL &lt;&lt; GPIO_OUTSET_PIN2_Pos) </span></div><div class="line"><a name="l04551"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afb9369cd68ead6812ff5a710a287d07c"> 4551</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN2_Low (0UL) </span></div><div class="line"><a name="l04552"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aee95552bd929e1c8001d5138086ae133"> 4552</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN2_High (1UL) </span></div><div class="line"><a name="l04553"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa9b3947e31e559220c740af6e44f453b"> 4553</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN2_Set (1UL) </span></div><div class="line"><a name="l04555"></a><span class="lineno"> 4555</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Pin 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04556"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af3ee282d903789417447f77570ec91bc"> 4556</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN1_Pos (1UL) </span></div><div class="line"><a name="l04557"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9793882e179ec50abb13fdf1d6102c3d"> 4557</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN1_Msk (0x1UL &lt;&lt; GPIO_OUTSET_PIN1_Pos) </span></div><div class="line"><a name="l04558"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af5658a137967066056f05f17b74ac3d2"> 4558</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN1_Low (0UL) </span></div><div class="line"><a name="l04559"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab08780addaf62c5be069b82578c1a46e"> 4559</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN1_High (1UL) </span></div><div class="line"><a name="l04560"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a437dc41494d2144ad241135a214f13b7"> 4560</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN1_Set (1UL) </span></div><div class="line"><a name="l04562"></a><span class="lineno"> 4562</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Pin 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04563"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a29be1c0b103a20763c65ff02d2c5b651"> 4563</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN0_Pos (0UL) </span></div><div class="line"><a name="l04564"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a804e76d690c87c3de080406507ad1963"> 4564</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN0_Msk (0x1UL &lt;&lt; GPIO_OUTSET_PIN0_Pos) </span></div><div class="line"><a name="l04565"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab35ba213dbc13dd768ba926374b83ccc"> 4565</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN0_Low (0UL) </span></div><div class="line"><a name="l04566"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ace0b65e4504ff124eacaffc2d422ed3c"> 4566</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN0_High (1UL) </span></div><div class="line"><a name="l04567"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a678757ade15f717cccb1968549c16987"> 4567</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN0_Set (1UL) </span></div><div class="line"><a name="l04569"></a><span class="lineno"> 4569</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: GPIO_OUTCLR */</span><span class="preprocessor"></span></div><div class="line"><a name="l04570"></a><span class="lineno"> 4570</span>&#160;<span class="comment">/* Description: Clear individual bits in GPIO port */</span></div><div class="line"><a name="l04571"></a><span class="lineno"> 4571</span>&#160;</div><div class="line"><a name="l04572"></a><span class="lineno"> 4572</span>&#160;<span class="comment">/* Bit 31 : Pin 31 */</span></div><div class="line"><a name="l04573"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4ec605c259f22b4b9780983e395f2486"> 4573</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN31_Pos (31UL) </span></div><div class="line"><a name="l04574"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5937834488b5f1a0de17a9302bfe7c7c"> 4574</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN31_Msk (0x1UL &lt;&lt; GPIO_OUTCLR_PIN31_Pos) </span></div><div class="line"><a name="l04575"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a53d7fbbfe9e74b86aec6f5b28d8cb5dc"> 4575</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN31_Low (0UL) </span></div><div class="line"><a name="l04576"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a038c17106d8733712d9435efe990395c"> 4576</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN31_High (1UL) </span></div><div class="line"><a name="l04577"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1e897f3e93d5d3f0775e925b1fe0d62f"> 4577</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN31_Clear (1UL) </span></div><div class="line"><a name="l04579"></a><span class="lineno"> 4579</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 30 : Pin 30 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04580"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1867104fe5ca5c197d338f63ed90c64b"> 4580</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN30_Pos (30UL) </span></div><div class="line"><a name="l04581"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af78d82f546f8097de9378d57d2b0f3fc"> 4581</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN30_Msk (0x1UL &lt;&lt; GPIO_OUTCLR_PIN30_Pos) </span></div><div class="line"><a name="l04582"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aed9c85fc5b7aaf7c1d75c4130912ea81"> 4582</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN30_Low (0UL) </span></div><div class="line"><a name="l04583"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acabbfa0b7a75ca3c4a49b839cc75b79a"> 4583</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN30_High (1UL) </span></div><div class="line"><a name="l04584"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2c3bc36e4cb348b106f0663471fa6fde"> 4584</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN30_Clear (1UL) </span></div><div class="line"><a name="l04586"></a><span class="lineno"> 4586</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 29 : Pin 29 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04587"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a35ac770f08bc3cc77be2d38e90a7c0a6"> 4587</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN29_Pos (29UL) </span></div><div class="line"><a name="l04588"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a062336463de0a4fc91ee74333f8947ec"> 4588</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN29_Msk (0x1UL &lt;&lt; GPIO_OUTCLR_PIN29_Pos) </span></div><div class="line"><a name="l04589"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afb8324ccd7008e75302a172d85fcce46"> 4589</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN29_Low (0UL) </span></div><div class="line"><a name="l04590"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0c48e823c367a7137c9906a0924964e9"> 4590</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN29_High (1UL) </span></div><div class="line"><a name="l04591"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5fcbd3b7f98f0a86d1f6a68dcfd94509"> 4591</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN29_Clear (1UL) </span></div><div class="line"><a name="l04593"></a><span class="lineno"> 4593</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 28 : Pin 28 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04594"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a12f20c270fdf0333c02144a9a7484bcd"> 4594</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN28_Pos (28UL) </span></div><div class="line"><a name="l04595"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a97a822e14c6f0acafb24f389cb041884"> 4595</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN28_Msk (0x1UL &lt;&lt; GPIO_OUTCLR_PIN28_Pos) </span></div><div class="line"><a name="l04596"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4d6282d2071e54d0ed637d502bb91a00"> 4596</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN28_Low (0UL) </span></div><div class="line"><a name="l04597"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a47b7dc71081e5eeb0184c5c553e2a78a"> 4597</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN28_High (1UL) </span></div><div class="line"><a name="l04598"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9243316932dfee765534fb7f179b1e2a"> 4598</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN28_Clear (1UL) </span></div><div class="line"><a name="l04600"></a><span class="lineno"> 4600</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 27 : Pin 27 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04601"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a163962de9ee82df3bd15e837194382e3"> 4601</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN27_Pos (27UL) </span></div><div class="line"><a name="l04602"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2071074ab7cb7a2b0ec52c6b5b20a587"> 4602</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN27_Msk (0x1UL &lt;&lt; GPIO_OUTCLR_PIN27_Pos) </span></div><div class="line"><a name="l04603"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a94579ee2fcf09eff2d4b4ead8d1b63c2"> 4603</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN27_Low (0UL) </span></div><div class="line"><a name="l04604"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa4672ce31f94f0357767623a6011adb1"> 4604</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN27_High (1UL) </span></div><div class="line"><a name="l04605"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a99de115b4c2cef795fd3dc911cba7e21"> 4605</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN27_Clear (1UL) </span></div><div class="line"><a name="l04607"></a><span class="lineno"> 4607</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 26 : Pin 26 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04608"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aae2aed3066d1ca1f3f013c5db578f294"> 4608</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN26_Pos (26UL) </span></div><div class="line"><a name="l04609"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad2a4a4dce966c39502b3ecd6f530aa63"> 4609</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN26_Msk (0x1UL &lt;&lt; GPIO_OUTCLR_PIN26_Pos) </span></div><div class="line"><a name="l04610"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2a7b8d63567b385d44f9365094fc6df5"> 4610</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN26_Low (0UL) </span></div><div class="line"><a name="l04611"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a098efbf281f119eb0f2fa3c03bf423ef"> 4611</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN26_High (1UL) </span></div><div class="line"><a name="l04612"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7254fcf83d7f281b9269f9ae120cfefa"> 4612</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN26_Clear (1UL) </span></div><div class="line"><a name="l04614"></a><span class="lineno"> 4614</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 25 : Pin 25 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04615"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa7622d7a70b469ffa727f960fd22261b"> 4615</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN25_Pos (25UL) </span></div><div class="line"><a name="l04616"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa2e8e8f1eaa6b37d0fddeacf899b8f93"> 4616</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN25_Msk (0x1UL &lt;&lt; GPIO_OUTCLR_PIN25_Pos) </span></div><div class="line"><a name="l04617"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a27241553fc0231b8f023aaaa973b2a23"> 4617</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN25_Low (0UL) </span></div><div class="line"><a name="l04618"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6e2b2ca5e8d4d0b6c2399f0aca286b4a"> 4618</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN25_High (1UL) </span></div><div class="line"><a name="l04619"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af3f44f183c7f4d4e917f63b7b5c7fd4a"> 4619</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN25_Clear (1UL) </span></div><div class="line"><a name="l04621"></a><span class="lineno"> 4621</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 24 : Pin 24 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04622"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8a63ecd79bb652da96ff9c879646e68d"> 4622</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN24_Pos (24UL) </span></div><div class="line"><a name="l04623"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a006834e7b37e5eae3faa12a784c90b63"> 4623</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN24_Msk (0x1UL &lt;&lt; GPIO_OUTCLR_PIN24_Pos) </span></div><div class="line"><a name="l04624"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acbe7744d3b2311b6aa4233736ba2fbe5"> 4624</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN24_Low (0UL) </span></div><div class="line"><a name="l04625"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5156cd634e8bd7b792b132ade7fb4596"> 4625</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN24_High (1UL) </span></div><div class="line"><a name="l04626"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a77508a01f1bf6316ba6f483ede019c22"> 4626</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN24_Clear (1UL) </span></div><div class="line"><a name="l04628"></a><span class="lineno"> 4628</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 23 : Pin 23 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04629"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0b2ad55d7af6e44024a379ec78579556"> 4629</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN23_Pos (23UL) </span></div><div class="line"><a name="l04630"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adf2ba2e6a52c88209f590980b98d24f7"> 4630</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN23_Msk (0x1UL &lt;&lt; GPIO_OUTCLR_PIN23_Pos) </span></div><div class="line"><a name="l04631"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3393fe6eda73b7cbe366f0ee509830e9"> 4631</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN23_Low (0UL) </span></div><div class="line"><a name="l04632"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0eab01a00240f7cafd16282193a85cae"> 4632</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN23_High (1UL) </span></div><div class="line"><a name="l04633"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1b9f2a62a9bf2773cf217c74b1a1f009"> 4633</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN23_Clear (1UL) </span></div><div class="line"><a name="l04635"></a><span class="lineno"> 4635</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 22 : Pin 22 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04636"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a940f2d2da36a71a6fa1cedf6f0e06c90"> 4636</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN22_Pos (22UL) </span></div><div class="line"><a name="l04637"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad710eeb616c9bbfb16665a539b426fed"> 4637</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN22_Msk (0x1UL &lt;&lt; GPIO_OUTCLR_PIN22_Pos) </span></div><div class="line"><a name="l04638"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa9a2480bc75305e126a97f693155a23d"> 4638</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN22_Low (0UL) </span></div><div class="line"><a name="l04639"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a495fe4c09e9f46c33e80ab3093c60fc8"> 4639</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN22_High (1UL) </span></div><div class="line"><a name="l04640"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad4be0e1a6cb3de1aa3924df619319d8d"> 4640</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN22_Clear (1UL) </span></div><div class="line"><a name="l04642"></a><span class="lineno"> 4642</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 21 : Pin 21 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04643"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5dd086717c33e2405f9d8691b4446db0"> 4643</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN21_Pos (21UL) </span></div><div class="line"><a name="l04644"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a70eb5c3338ec465d809037181f7e5173"> 4644</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN21_Msk (0x1UL &lt;&lt; GPIO_OUTCLR_PIN21_Pos) </span></div><div class="line"><a name="l04645"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a40ac46b64d068d9efda460c2a92482e3"> 4645</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN21_Low (0UL) </span></div><div class="line"><a name="l04646"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae0bd3975d5c5fe57809e7cecc70011ab"> 4646</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN21_High (1UL) </span></div><div class="line"><a name="l04647"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a59f7c46eb8370570e85bc41dd05c4298"> 4647</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN21_Clear (1UL) </span></div><div class="line"><a name="l04649"></a><span class="lineno"> 4649</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 20 : Pin 20 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04650"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab397b97a0216fc1f43cfd96299ba0d00"> 4650</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN20_Pos (20UL) </span></div><div class="line"><a name="l04651"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa451962d37b4199a7f43bdbe6b4d6a8b"> 4651</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN20_Msk (0x1UL &lt;&lt; GPIO_OUTCLR_PIN20_Pos) </span></div><div class="line"><a name="l04652"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4ff1845a4018eb8262f5687b4dd3f8af"> 4652</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN20_Low (0UL) </span></div><div class="line"><a name="l04653"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a719602fbc911445930da7b1a1882fe39"> 4653</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN20_High (1UL) </span></div><div class="line"><a name="l04654"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adf06fe751bab026b4a704d968ab55501"> 4654</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN20_Clear (1UL) </span></div><div class="line"><a name="l04656"></a><span class="lineno"> 4656</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 19 : Pin 19 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04657"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad3d89879d42131a9aa913b18796c7213"> 4657</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN19_Pos (19UL) </span></div><div class="line"><a name="l04658"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8666ca36c328a4ff635c1d5dbcb1c8c3"> 4658</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN19_Msk (0x1UL &lt;&lt; GPIO_OUTCLR_PIN19_Pos) </span></div><div class="line"><a name="l04659"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa5c8723f9e4fcf9b0bbce8cbd0f8ee7a"> 4659</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN19_Low (0UL) </span></div><div class="line"><a name="l04660"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aeed8190b64f3892b2b5b9bd78cdeb750"> 4660</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN19_High (1UL) </span></div><div class="line"><a name="l04661"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a698b164516ebdbe5501a244cc8b8cfcc"> 4661</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN19_Clear (1UL) </span></div><div class="line"><a name="l04663"></a><span class="lineno"> 4663</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 18 : Pin 18 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04664"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa6d6198d100183bc99d6b935602aaab3"> 4664</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN18_Pos (18UL) </span></div><div class="line"><a name="l04665"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a74183048e8294c16e0dd1c3e39d5df12"> 4665</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN18_Msk (0x1UL &lt;&lt; GPIO_OUTCLR_PIN18_Pos) </span></div><div class="line"><a name="l04666"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af86e1f651c6c3b344f961e294b9093f0"> 4666</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN18_Low (0UL) </span></div><div class="line"><a name="l04667"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa4b3dee969343e9c683109668ea87afa"> 4667</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN18_High (1UL) </span></div><div class="line"><a name="l04668"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad2754dfd7ea8bc265a881abccfdbe2c3"> 4668</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN18_Clear (1UL) </span></div><div class="line"><a name="l04670"></a><span class="lineno"> 4670</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 17 : Pin 17 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04671"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9fea3e7273b24fa14b2c9e2f0fd6f9d6"> 4671</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN17_Pos (17UL) </span></div><div class="line"><a name="l04672"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a41abe459a53d7a827c23f2bb9ccffbe2"> 4672</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN17_Msk (0x1UL &lt;&lt; GPIO_OUTCLR_PIN17_Pos) </span></div><div class="line"><a name="l04673"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a70fee78c749ad18d8f05711c150ee570"> 4673</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN17_Low (0UL) </span></div><div class="line"><a name="l04674"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad7f9f91214b47124ace9687f33abba76"> 4674</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN17_High (1UL) </span></div><div class="line"><a name="l04675"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae5d78ad9c3fed1e2f3c6e12f4d664445"> 4675</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN17_Clear (1UL) </span></div><div class="line"><a name="l04677"></a><span class="lineno"> 4677</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 16 : Pin 16 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04678"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a13609106b72e90090a673969a3308b65"> 4678</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN16_Pos (16UL) </span></div><div class="line"><a name="l04679"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa0d114b89311ba946127260e2809b381"> 4679</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN16_Msk (0x1UL &lt;&lt; GPIO_OUTCLR_PIN16_Pos) </span></div><div class="line"><a name="l04680"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afb5b6679c03beed206817214572c0419"> 4680</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN16_Low (0UL) </span></div><div class="line"><a name="l04681"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac06619fc81dabc5f6383e889ac402b7b"> 4681</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN16_High (1UL) </span></div><div class="line"><a name="l04682"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af46b50bd38d1c09160c263dfa643d27e"> 4682</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN16_Clear (1UL) </span></div><div class="line"><a name="l04684"></a><span class="lineno"> 4684</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 15 : Pin 15 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04685"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a74d99284bd85f0a3a11f2123b1259393"> 4685</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN15_Pos (15UL) </span></div><div class="line"><a name="l04686"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a647ae39ac0e9369e48085458ee938793"> 4686</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN15_Msk (0x1UL &lt;&lt; GPIO_OUTCLR_PIN15_Pos) </span></div><div class="line"><a name="l04687"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1611675c5f19e75a45e14a0256e19a6a"> 4687</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN15_Low (0UL) </span></div><div class="line"><a name="l04688"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0b0211065d984ba63cab8a48cf7d0267"> 4688</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN15_High (1UL) </span></div><div class="line"><a name="l04689"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad4dbfbd2fd00b450e06c1d3fd9704e77"> 4689</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN15_Clear (1UL) </span></div><div class="line"><a name="l04691"></a><span class="lineno"> 4691</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 14 : Pin 14 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04692"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad9a5c4a38cf58dba592525fedb6db2ed"> 4692</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN14_Pos (14UL) </span></div><div class="line"><a name="l04693"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aad5ccca8650252ea86fb748de39c31e6"> 4693</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN14_Msk (0x1UL &lt;&lt; GPIO_OUTCLR_PIN14_Pos) </span></div><div class="line"><a name="l04694"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8cf6c3e17c8e388da33c5b421102ebcf"> 4694</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN14_Low (0UL) </span></div><div class="line"><a name="l04695"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa24c3b134fb331f53fe30aa2ca5f8568"> 4695</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN14_High (1UL) </span></div><div class="line"><a name="l04696"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a72b603ffc8b0dfdb4cb1985e9a8457c2"> 4696</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN14_Clear (1UL) </span></div><div class="line"><a name="l04698"></a><span class="lineno"> 4698</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 13 : Pin 13 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04699"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a25042485659d2ee535d5ae481b5deb30"> 4699</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN13_Pos (13UL) </span></div><div class="line"><a name="l04700"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4e7e6dfa1f404f769e82d52c46da89a0"> 4700</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN13_Msk (0x1UL &lt;&lt; GPIO_OUTCLR_PIN13_Pos) </span></div><div class="line"><a name="l04701"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a280f6f073c964609a1ae9732b072a8f8"> 4701</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN13_Low (0UL) </span></div><div class="line"><a name="l04702"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9f04987a2b2cb0ba5b625fb96ef43717"> 4702</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN13_High (1UL) </span></div><div class="line"><a name="l04703"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a557f6fdcafd710d5406f4facbb238c75"> 4703</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN13_Clear (1UL) </span></div><div class="line"><a name="l04705"></a><span class="lineno"> 4705</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 12 : Pin 12 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04706"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad7521efc3757f0fe8067535e1e7467d4"> 4706</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN12_Pos (12UL) </span></div><div class="line"><a name="l04707"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa62284fcd460b4201712720a36976e70"> 4707</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN12_Msk (0x1UL &lt;&lt; GPIO_OUTCLR_PIN12_Pos) </span></div><div class="line"><a name="l04708"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a10b9b01fdf9bd00671ac05fb802950d8"> 4708</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN12_Low (0UL) </span></div><div class="line"><a name="l04709"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#addd2e4e5a7379f5a15db7f79578fc23b"> 4709</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN12_High (1UL) </span></div><div class="line"><a name="l04710"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a201087063e13703230ff3fe1dfe97e16"> 4710</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN12_Clear (1UL) </span></div><div class="line"><a name="l04712"></a><span class="lineno"> 4712</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 11 : Pin 11 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04713"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abf503b660a46ecece634f661c58980ae"> 4713</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN11_Pos (11UL) </span></div><div class="line"><a name="l04714"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4876324999f49f621196a7c10f12b87b"> 4714</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN11_Msk (0x1UL &lt;&lt; GPIO_OUTCLR_PIN11_Pos) </span></div><div class="line"><a name="l04715"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab39c5d54c8e5195bf207099bcf12e743"> 4715</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN11_Low (0UL) </span></div><div class="line"><a name="l04716"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aec8a25b61e1abfbf064257ef86d1994f"> 4716</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN11_High (1UL) </span></div><div class="line"><a name="l04717"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adca409d3a4cdce2e44b23260b5446f2d"> 4717</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN11_Clear (1UL) </span></div><div class="line"><a name="l04719"></a><span class="lineno"> 4719</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 10 : Pin 10 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04720"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afc5484bc61f676d108b819dec8611551"> 4720</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN10_Pos (10UL) </span></div><div class="line"><a name="l04721"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab6f0d58475528775673e30d2ec37fddb"> 4721</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN10_Msk (0x1UL &lt;&lt; GPIO_OUTCLR_PIN10_Pos) </span></div><div class="line"><a name="l04722"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2f210795e53b408dfab59ef4f26096eb"> 4722</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN10_Low (0UL) </span></div><div class="line"><a name="l04723"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab427b666c1c40fdc69ec39fd12fbf1b9"> 4723</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN10_High (1UL) </span></div><div class="line"><a name="l04724"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af6f30eb18f392409024f9e9578751ac8"> 4724</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN10_Clear (1UL) </span></div><div class="line"><a name="l04726"></a><span class="lineno"> 4726</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 9 : Pin 9 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04727"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a79b49cdf6f7431cfb99648f39f7aa476"> 4727</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN9_Pos (9UL) </span></div><div class="line"><a name="l04728"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4d5fa007760bbee10e1d08a0dc57edd5"> 4728</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN9_Msk (0x1UL &lt;&lt; GPIO_OUTCLR_PIN9_Pos) </span></div><div class="line"><a name="l04729"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ade9a0434beaad64e584db50d3b1d7826"> 4729</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN9_Low (0UL) </span></div><div class="line"><a name="l04730"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a949a103f30572725ab7d41e9347e3f39"> 4730</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN9_High (1UL) </span></div><div class="line"><a name="l04731"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2856b8d04c0df1ca41fc97304766001b"> 4731</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN9_Clear (1UL) </span></div><div class="line"><a name="l04733"></a><span class="lineno"> 4733</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 8 : Pin 8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04734"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa9080e39b34e5abb743b2e4424c75169"> 4734</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN8_Pos (8UL) </span></div><div class="line"><a name="l04735"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8ad77e3549c861fe7c49a7676fa8ec68"> 4735</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN8_Msk (0x1UL &lt;&lt; GPIO_OUTCLR_PIN8_Pos) </span></div><div class="line"><a name="l04736"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afbc38db5ef3bde0e88bfb4d79c28f291"> 4736</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN8_Low (0UL) </span></div><div class="line"><a name="l04737"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afcf7e3034ebf48d218ccd7da47ebff89"> 4737</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN8_High (1UL) </span></div><div class="line"><a name="l04738"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab7ea137fe39686a8dd6f6692d28e67c1"> 4738</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN8_Clear (1UL) </span></div><div class="line"><a name="l04740"></a><span class="lineno"> 4740</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 7 : Pin 7 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04741"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad05bc5f9e2485db128f365cddf98d5b7"> 4741</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN7_Pos (7UL) </span></div><div class="line"><a name="l04742"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a492e6cca3c5d0bf0d24bf31bad1c3b88"> 4742</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN7_Msk (0x1UL &lt;&lt; GPIO_OUTCLR_PIN7_Pos) </span></div><div class="line"><a name="l04743"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad49c3f203fd8aefca45bcfcc7074a815"> 4743</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN7_Low (0UL) </span></div><div class="line"><a name="l04744"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac570dde372e345e282a8e0341e1df99f"> 4744</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN7_High (1UL) </span></div><div class="line"><a name="l04745"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9d7470e92d02e9ad3748832bf12b0832"> 4745</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN7_Clear (1UL) </span></div><div class="line"><a name="l04747"></a><span class="lineno"> 4747</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 6 : Pin 6 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04748"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3a68712a1d61e7540e6b0ae4713d3351"> 4748</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN6_Pos (6UL) </span></div><div class="line"><a name="l04749"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a47e9628725c0d15a1233abff7271417d"> 4749</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN6_Msk (0x1UL &lt;&lt; GPIO_OUTCLR_PIN6_Pos) </span></div><div class="line"><a name="l04750"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a12ccce5784c368b4a0b79ce2b796cd4c"> 4750</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN6_Low (0UL) </span></div><div class="line"><a name="l04751"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa284a1820106da869db57a7815cf8d21"> 4751</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN6_High (1UL) </span></div><div class="line"><a name="l04752"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab5bb5cbb9598a4de2a61e6fb73f18eca"> 4752</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN6_Clear (1UL) </span></div><div class="line"><a name="l04754"></a><span class="lineno"> 4754</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 5 : Pin 5 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04755"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ade6105a72f7252cc5aee0ed2821e9ccb"> 4755</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN5_Pos (5UL) </span></div><div class="line"><a name="l04756"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a45ad4df70763ae895f92567d3f6e9f55"> 4756</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN5_Msk (0x1UL &lt;&lt; GPIO_OUTCLR_PIN5_Pos) </span></div><div class="line"><a name="l04757"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7a43a6b7e10ba958ab053b17f68f36d6"> 4757</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN5_Low (0UL) </span></div><div class="line"><a name="l04758"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a70d562866e85d39318925a3de3ff645c"> 4758</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN5_High (1UL) </span></div><div class="line"><a name="l04759"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab38e6fd21f5df973e74451c349fbc826"> 4759</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN5_Clear (1UL) </span></div><div class="line"><a name="l04761"></a><span class="lineno"> 4761</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 4 : Pin 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04762"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4f5002046a24d99dd7a4a7e65f5853b1"> 4762</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN4_Pos (4UL) </span></div><div class="line"><a name="l04763"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a98dcd9c09a03e2c9c507001180950342"> 4763</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN4_Msk (0x1UL &lt;&lt; GPIO_OUTCLR_PIN4_Pos) </span></div><div class="line"><a name="l04764"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2f820f8901b6ac34a5fd2bb3a43e72c3"> 4764</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN4_Low (0UL) </span></div><div class="line"><a name="l04765"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adee852e561978c69b8df2be5af4360e2"> 4765</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN4_High (1UL) </span></div><div class="line"><a name="l04766"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4b21f3635f49b6e5f4a87e56dddf88b8"> 4766</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN4_Clear (1UL) </span></div><div class="line"><a name="l04768"></a><span class="lineno"> 4768</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 3 : Pin 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04769"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae0e1b2d0108b25251e27960c302d80a9"> 4769</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN3_Pos (3UL) </span></div><div class="line"><a name="l04770"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acfa88430f14ebbcfe54f09368a623e6b"> 4770</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN3_Msk (0x1UL &lt;&lt; GPIO_OUTCLR_PIN3_Pos) </span></div><div class="line"><a name="l04771"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a26250faa0e847aa64b345f4e765235f2"> 4771</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN3_Low (0UL) </span></div><div class="line"><a name="l04772"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abf0d4f612463335af61bc504ceba70a5"> 4772</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN3_High (1UL) </span></div><div class="line"><a name="l04773"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a60a0a7c4712a4b3fe1769b2f9cbf6a63"> 4773</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN3_Clear (1UL) </span></div><div class="line"><a name="l04775"></a><span class="lineno"> 4775</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Pin 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04776"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aebad53a42c9a0160f0a5ab0650d205f5"> 4776</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN2_Pos (2UL) </span></div><div class="line"><a name="l04777"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab992df3eb99664521256e970b7c13a71"> 4777</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN2_Msk (0x1UL &lt;&lt; GPIO_OUTCLR_PIN2_Pos) </span></div><div class="line"><a name="l04778"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6fde1987b506d1034a74cdaecf7bf7a6"> 4778</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN2_Low (0UL) </span></div><div class="line"><a name="l04779"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a099413f74840e38ad5a020c1962e36bb"> 4779</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN2_High (1UL) </span></div><div class="line"><a name="l04780"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a900a2cfae80d85d5adbb7d95ebf4dbec"> 4780</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN2_Clear (1UL) </span></div><div class="line"><a name="l04782"></a><span class="lineno"> 4782</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Pin 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04783"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aaa9301693d87b755e037b9c5ce3523c3"> 4783</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN1_Pos (1UL) </span></div><div class="line"><a name="l04784"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3333e3016b3007b98b3f5c9a3d24e7ee"> 4784</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN1_Msk (0x1UL &lt;&lt; GPIO_OUTCLR_PIN1_Pos) </span></div><div class="line"><a name="l04785"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a97d408393d5221d8507f0c41e89c44ec"> 4785</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN1_Low (0UL) </span></div><div class="line"><a name="l04786"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6f0867383e2a5fbaacdaaafdf48bd18d"> 4786</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN1_High (1UL) </span></div><div class="line"><a name="l04787"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a59484c1837d3b7620c29ebe1f42b453d"> 4787</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN1_Clear (1UL) </span></div><div class="line"><a name="l04789"></a><span class="lineno"> 4789</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Pin 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04790"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1025be46fa73f65deaf7fd4b5e06893b"> 4790</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN0_Pos (0UL) </span></div><div class="line"><a name="l04791"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1414ccd28b1d4b817bf48f0d010247ea"> 4791</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN0_Msk (0x1UL &lt;&lt; GPIO_OUTCLR_PIN0_Pos) </span></div><div class="line"><a name="l04792"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac86e238c1345e66fe125a13677f5fadc"> 4792</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN0_Low (0UL) </span></div><div class="line"><a name="l04793"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aebefc716f7a8fec44f8e323d361e3fdb"> 4793</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN0_High (1UL) </span></div><div class="line"><a name="l04794"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9a741bb50bfc42b6920884deb92b32a8"> 4794</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN0_Clear (1UL) </span></div><div class="line"><a name="l04796"></a><span class="lineno"> 4796</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: GPIO_IN */</span><span class="preprocessor"></span></div><div class="line"><a name="l04797"></a><span class="lineno"> 4797</span>&#160;<span class="comment">/* Description: Read GPIO port */</span></div><div class="line"><a name="l04798"></a><span class="lineno"> 4798</span>&#160;</div><div class="line"><a name="l04799"></a><span class="lineno"> 4799</span>&#160;<span class="comment">/* Bit 31 : Pin 31 */</span></div><div class="line"><a name="l04800"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5865da204ee46b62b675d05ee04aef54"> 4800</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN31_Pos (31UL) </span></div><div class="line"><a name="l04801"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a153aeeac69eeae37fcfafd9bfc0cd117"> 4801</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN31_Msk (0x1UL &lt;&lt; GPIO_IN_PIN31_Pos) </span></div><div class="line"><a name="l04802"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aac44be1cd481380056d6ecaa8faebbc0"> 4802</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN31_Low (0UL) </span></div><div class="line"><a name="l04803"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0d46f10a0106c4114839751afd73c2dc"> 4803</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN31_High (1UL) </span></div><div class="line"><a name="l04805"></a><span class="lineno"> 4805</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 30 : Pin 30 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04806"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab36f6727e6ccf20d4edfc2c3cebf7e37"> 4806</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN30_Pos (30UL) </span></div><div class="line"><a name="l04807"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a17d9f3436e4c40ae8bac3d3dfffb1b05"> 4807</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN30_Msk (0x1UL &lt;&lt; GPIO_IN_PIN30_Pos) </span></div><div class="line"><a name="l04808"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab79256a43b2930023dd4296faf9ff191"> 4808</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN30_Low (0UL) </span></div><div class="line"><a name="l04809"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a20f80c8710572fa87cdd6af883adbcd9"> 4809</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN30_High (1UL) </span></div><div class="line"><a name="l04811"></a><span class="lineno"> 4811</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 29 : Pin 29 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04812"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a43bcb13988fd7b37b2ede29aa6433318"> 4812</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN29_Pos (29UL) </span></div><div class="line"><a name="l04813"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abe74e5a23d3a91ea0c2977a95d42122a"> 4813</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN29_Msk (0x1UL &lt;&lt; GPIO_IN_PIN29_Pos) </span></div><div class="line"><a name="l04814"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9584ec597d99c1fa9c592e8135c7ae45"> 4814</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN29_Low (0UL) </span></div><div class="line"><a name="l04815"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9cd2e442b71ab07ee646ae52834fa91a"> 4815</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN29_High (1UL) </span></div><div class="line"><a name="l04817"></a><span class="lineno"> 4817</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 28 : Pin 28 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04818"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae212ac025fc72ce439d9fbe2004ae031"> 4818</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN28_Pos (28UL) </span></div><div class="line"><a name="l04819"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0ba5800ec26cc136cf47516fa0540ced"> 4819</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN28_Msk (0x1UL &lt;&lt; GPIO_IN_PIN28_Pos) </span></div><div class="line"><a name="l04820"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acfccdea1cd99dc02ee08f60d0b8c305c"> 4820</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN28_Low (0UL) </span></div><div class="line"><a name="l04821"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aea82b086e44a84ce6c379d1044ffe03f"> 4821</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN28_High (1UL) </span></div><div class="line"><a name="l04823"></a><span class="lineno"> 4823</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 27 : Pin 27 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04824"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8a6cfc7ab547123d2c3e3a0d1642115b"> 4824</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN27_Pos (27UL) </span></div><div class="line"><a name="l04825"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab157510786f6de68f9788252ee1344cc"> 4825</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN27_Msk (0x1UL &lt;&lt; GPIO_IN_PIN27_Pos) </span></div><div class="line"><a name="l04826"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a26d87e8e71ff62fd0b625a683e1db29f"> 4826</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN27_Low (0UL) </span></div><div class="line"><a name="l04827"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4f6d4672e0ef4a1d428e305d04bb6afa"> 4827</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN27_High (1UL) </span></div><div class="line"><a name="l04829"></a><span class="lineno"> 4829</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 26 : Pin 26 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04830"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a89cc73572f436a79003de5fb3a354dcf"> 4830</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN26_Pos (26UL) </span></div><div class="line"><a name="l04831"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a66ad32870ce67f474aa0d07968b829f4"> 4831</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN26_Msk (0x1UL &lt;&lt; GPIO_IN_PIN26_Pos) </span></div><div class="line"><a name="l04832"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a15cc8d248a7772caceb807266fff4f6a"> 4832</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN26_Low (0UL) </span></div><div class="line"><a name="l04833"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5706b4b50e64a6e616d257eb962d36ff"> 4833</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN26_High (1UL) </span></div><div class="line"><a name="l04835"></a><span class="lineno"> 4835</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 25 : Pin 25 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04836"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af0e2e46e286b4c4437e4fa9cf5a7113b"> 4836</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN25_Pos (25UL) </span></div><div class="line"><a name="l04837"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5b72c9fddf2ddbf3d5a22769c277952e"> 4837</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN25_Msk (0x1UL &lt;&lt; GPIO_IN_PIN25_Pos) </span></div><div class="line"><a name="l04838"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aaf3f71fa68462cc812a7f2a40bc9e4d7"> 4838</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN25_Low (0UL) </span></div><div class="line"><a name="l04839"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a42ae88897d96613296e3788c8c785224"> 4839</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN25_High (1UL) </span></div><div class="line"><a name="l04841"></a><span class="lineno"> 4841</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 24 : Pin 24 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04842"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af304c4bfa3006aa8c8022d32fc4c21d0"> 4842</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN24_Pos (24UL) </span></div><div class="line"><a name="l04843"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7eabbd5d6298a6b0bdbb793c025e9473"> 4843</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN24_Msk (0x1UL &lt;&lt; GPIO_IN_PIN24_Pos) </span></div><div class="line"><a name="l04844"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aaed981df4c3254249eeec6bae0f5a62f"> 4844</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN24_Low (0UL) </span></div><div class="line"><a name="l04845"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac8ae95b1789e87e19ffd1c1ebfbbd2aa"> 4845</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN24_High (1UL) </span></div><div class="line"><a name="l04847"></a><span class="lineno"> 4847</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 23 : Pin 23 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04848"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4bf1dff961abe730cb7c66a828361d5c"> 4848</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN23_Pos (23UL) </span></div><div class="line"><a name="l04849"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a59ab7709dec9ffc0c9cc49bd78697362"> 4849</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN23_Msk (0x1UL &lt;&lt; GPIO_IN_PIN23_Pos) </span></div><div class="line"><a name="l04850"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7275eaa0a4c72c1b8af6246092aa6cd4"> 4850</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN23_Low (0UL) </span></div><div class="line"><a name="l04851"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aec33cbb494c61f55594caa0f6febb432"> 4851</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN23_High (1UL) </span></div><div class="line"><a name="l04853"></a><span class="lineno"> 4853</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 22 : Pin 22 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04854"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4d5637265402b87680dd9c5abf48d100"> 4854</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN22_Pos (22UL) </span></div><div class="line"><a name="l04855"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abaf47a8c7d670ea6e4d7cbbdd8987acd"> 4855</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN22_Msk (0x1UL &lt;&lt; GPIO_IN_PIN22_Pos) </span></div><div class="line"><a name="l04856"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a48a9699b088aaec9ff754b2966e333e3"> 4856</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN22_Low (0UL) </span></div><div class="line"><a name="l04857"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab8f73300d4248d4c8fb3944be5afe086"> 4857</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN22_High (1UL) </span></div><div class="line"><a name="l04859"></a><span class="lineno"> 4859</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 21 : Pin 21 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04860"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae567bd67b6dc348aaa62183f7bf654da"> 4860</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN21_Pos (21UL) </span></div><div class="line"><a name="l04861"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1e8822087032e7545e0173209efc9e33"> 4861</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN21_Msk (0x1UL &lt;&lt; GPIO_IN_PIN21_Pos) </span></div><div class="line"><a name="l04862"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a876d31be9cb570e1baa3d8b688cdef0f"> 4862</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN21_Low (0UL) </span></div><div class="line"><a name="l04863"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4b3fc0fb5c6283df96b1f05cd0256861"> 4863</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN21_High (1UL) </span></div><div class="line"><a name="l04865"></a><span class="lineno"> 4865</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 20 : Pin 20 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04866"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a59d7b5dcab08e189751e500bfa6f4e78"> 4866</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN20_Pos (20UL) </span></div><div class="line"><a name="l04867"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a26de6569ed8dbc7a732b2ddf7f0119e8"> 4867</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN20_Msk (0x1UL &lt;&lt; GPIO_IN_PIN20_Pos) </span></div><div class="line"><a name="l04868"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac4bb1d39c2d8e56058fd3a8b38a297b4"> 4868</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN20_Low (0UL) </span></div><div class="line"><a name="l04869"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1bd57a4a0e6cc64f4cf303d94c43d655"> 4869</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN20_High (1UL) </span></div><div class="line"><a name="l04871"></a><span class="lineno"> 4871</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 19 : Pin 19 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04872"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8c788fbae01fa15ea43ce70de857cd12"> 4872</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN19_Pos (19UL) </span></div><div class="line"><a name="l04873"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aeddfc943f0dc6ca35dd4c31c01c93855"> 4873</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN19_Msk (0x1UL &lt;&lt; GPIO_IN_PIN19_Pos) </span></div><div class="line"><a name="l04874"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9f3eecc825788ceae1dd7fd6354b21d4"> 4874</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN19_Low (0UL) </span></div><div class="line"><a name="l04875"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a30c9655248fdeec3206293afce16f7d5"> 4875</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN19_High (1UL) </span></div><div class="line"><a name="l04877"></a><span class="lineno"> 4877</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 18 : Pin 18 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04878"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8877a781c7e3b69ec022fb6727167391"> 4878</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN18_Pos (18UL) </span></div><div class="line"><a name="l04879"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aadce7b750c236600a2dd759a08941800"> 4879</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN18_Msk (0x1UL &lt;&lt; GPIO_IN_PIN18_Pos) </span></div><div class="line"><a name="l04880"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4597f1464f7953b177f30a8f6f1cd956"> 4880</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN18_Low (0UL) </span></div><div class="line"><a name="l04881"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab95c0e6c5d1ee58a6cb327432b58661d"> 4881</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN18_High (1UL) </span></div><div class="line"><a name="l04883"></a><span class="lineno"> 4883</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 17 : Pin 17 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04884"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a01d476de4804be9708e009d83e1bcb4f"> 4884</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN17_Pos (17UL) </span></div><div class="line"><a name="l04885"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae16648532d9e3b90b27cf7108d8a7e07"> 4885</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN17_Msk (0x1UL &lt;&lt; GPIO_IN_PIN17_Pos) </span></div><div class="line"><a name="l04886"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abd456c2e4746cbe82c90036f8113c0b8"> 4886</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN17_Low (0UL) </span></div><div class="line"><a name="l04887"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2fc9ea45233128c10560dabc9edc9bbc"> 4887</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN17_High (1UL) </span></div><div class="line"><a name="l04889"></a><span class="lineno"> 4889</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 16 : Pin 16 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04890"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a16042e2d248e75f3ed87de11ad0c3d30"> 4890</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN16_Pos (16UL) </span></div><div class="line"><a name="l04891"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7105d4590607a4a58573e34c3ab10328"> 4891</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN16_Msk (0x1UL &lt;&lt; GPIO_IN_PIN16_Pos) </span></div><div class="line"><a name="l04892"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9a3ccb055b8bd46eff26ceb18aa1ad9a"> 4892</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN16_Low (0UL) </span></div><div class="line"><a name="l04893"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4a4222b022cbc1e9e6a46b3e7fcc5a72"> 4893</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN16_High (1UL) </span></div><div class="line"><a name="l04895"></a><span class="lineno"> 4895</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 15 : Pin 15 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04896"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6993a7922e4283b3bdcb4495f72f9123"> 4896</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN15_Pos (15UL) </span></div><div class="line"><a name="l04897"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a356bbc6dedbb06e76a41fb7fdb12f29d"> 4897</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN15_Msk (0x1UL &lt;&lt; GPIO_IN_PIN15_Pos) </span></div><div class="line"><a name="l04898"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae6380289ed1593758654d7322b12c8d0"> 4898</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN15_Low (0UL) </span></div><div class="line"><a name="l04899"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a25bc77d4a82294a406b599b936f65114"> 4899</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN15_High (1UL) </span></div><div class="line"><a name="l04901"></a><span class="lineno"> 4901</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 14 : Pin 14 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04902"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a92845879a34a3f863ea492a255c0bc03"> 4902</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN14_Pos (14UL) </span></div><div class="line"><a name="l04903"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad274a9fdcf3323aefb2789a39da037ea"> 4903</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN14_Msk (0x1UL &lt;&lt; GPIO_IN_PIN14_Pos) </span></div><div class="line"><a name="l04904"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a713571ba432cc11057940381ca58d71c"> 4904</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN14_Low (0UL) </span></div><div class="line"><a name="l04905"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acf5ad9f51ad744979e1973010786eb55"> 4905</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN14_High (1UL) </span></div><div class="line"><a name="l04907"></a><span class="lineno"> 4907</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 13 : Pin 13 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04908"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aaecbe1fc80ee10832384657161a012be"> 4908</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN13_Pos (13UL) </span></div><div class="line"><a name="l04909"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8867b6a01b8c493aa3c2f880826b98ea"> 4909</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN13_Msk (0x1UL &lt;&lt; GPIO_IN_PIN13_Pos) </span></div><div class="line"><a name="l04910"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a25f2e653c5f3c1bb667def069afe9912"> 4910</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN13_Low (0UL) </span></div><div class="line"><a name="l04911"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a13d7c19d45ef14d26903b0066cc46c4f"> 4911</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN13_High (1UL) </span></div><div class="line"><a name="l04913"></a><span class="lineno"> 4913</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 12 : Pin 12 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04914"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a48982f24a94d5b917093eea0b1c9895b"> 4914</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN12_Pos (12UL) </span></div><div class="line"><a name="l04915"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2a36c532e589d26a7af51a0ddf2af56d"> 4915</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN12_Msk (0x1UL &lt;&lt; GPIO_IN_PIN12_Pos) </span></div><div class="line"><a name="l04916"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9094049969fefae818a9c23785f968e7"> 4916</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN12_Low (0UL) </span></div><div class="line"><a name="l04917"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad6fb0c16d905ff4d95d2cfb78ce825ae"> 4917</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN12_High (1UL) </span></div><div class="line"><a name="l04919"></a><span class="lineno"> 4919</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 11 : Pin 11 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04920"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae41af18331362bfd5fcf5a73fadc58fa"> 4920</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN11_Pos (11UL) </span></div><div class="line"><a name="l04921"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6ffd243e367624a5f0523264a17e3c44"> 4921</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN11_Msk (0x1UL &lt;&lt; GPIO_IN_PIN11_Pos) </span></div><div class="line"><a name="l04922"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae9daab5ea151c7dd63a33ca2f5debb1b"> 4922</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN11_Low (0UL) </span></div><div class="line"><a name="l04923"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1f800fa3367b066eecf9a497993bc72b"> 4923</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN11_High (1UL) </span></div><div class="line"><a name="l04925"></a><span class="lineno"> 4925</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 10 : Pin 10 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04926"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab6670d099322d2c15c2c7fc5144fc8f6"> 4926</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN10_Pos (10UL) </span></div><div class="line"><a name="l04927"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abc130d281603fa1158e0259fe7067140"> 4927</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN10_Msk (0x1UL &lt;&lt; GPIO_IN_PIN10_Pos) </span></div><div class="line"><a name="l04928"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac8953963813aa13a02a69aef2c05c209"> 4928</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN10_Low (0UL) </span></div><div class="line"><a name="l04929"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab830c29f04d5f1e1dd854fe372ee5f59"> 4929</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN10_High (1UL) </span></div><div class="line"><a name="l04931"></a><span class="lineno"> 4931</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 9 : Pin 9 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04932"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad39f9805ae1845579dd7c61e0e49cc5c"> 4932</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN9_Pos (9UL) </span></div><div class="line"><a name="l04933"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2a5d49d6c73af8ce5e0f6818a0050ebb"> 4933</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN9_Msk (0x1UL &lt;&lt; GPIO_IN_PIN9_Pos) </span></div><div class="line"><a name="l04934"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adacb4021d8b42f8db1e28402c12a10a8"> 4934</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN9_Low (0UL) </span></div><div class="line"><a name="l04935"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5d2eb668f4412409640a3c2bfb4516ee"> 4935</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN9_High (1UL) </span></div><div class="line"><a name="l04937"></a><span class="lineno"> 4937</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 8 : Pin 8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04938"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af56ab65fa441506665ec02f6924037ca"> 4938</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN8_Pos (8UL) </span></div><div class="line"><a name="l04939"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aea5faf2b0942c8080fb0c5c9a1d0a4c4"> 4939</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN8_Msk (0x1UL &lt;&lt; GPIO_IN_PIN8_Pos) </span></div><div class="line"><a name="l04940"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad5d25085f2c1c9f6df60ba71ac9737fa"> 4940</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN8_Low (0UL) </span></div><div class="line"><a name="l04941"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a379c369a496068c9749f1e44e3bf0154"> 4941</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN8_High (1UL) </span></div><div class="line"><a name="l04943"></a><span class="lineno"> 4943</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 7 : Pin 7 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04944"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a558dea635ba553f875c0fdbc165853a9"> 4944</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN7_Pos (7UL) </span></div><div class="line"><a name="l04945"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1665744975288e8d03b1f29e57a14681"> 4945</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN7_Msk (0x1UL &lt;&lt; GPIO_IN_PIN7_Pos) </span></div><div class="line"><a name="l04946"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af0faaec8f27b20a65a58b52c53548b1c"> 4946</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN7_Low (0UL) </span></div><div class="line"><a name="l04947"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a443dd23b3b3eec6876cc8a243c3f025e"> 4947</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN7_High (1UL) </span></div><div class="line"><a name="l04949"></a><span class="lineno"> 4949</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 6 : Pin 6 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04950"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9f1a9f38f04886b9bce75862c5e538c0"> 4950</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN6_Pos (6UL) </span></div><div class="line"><a name="l04951"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a44f0e78a53e8cde8d4ca71a9dff83b4b"> 4951</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN6_Msk (0x1UL &lt;&lt; GPIO_IN_PIN6_Pos) </span></div><div class="line"><a name="l04952"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1eed4e7ed142faab9f19eeb43c55fa33"> 4952</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN6_Low (0UL) </span></div><div class="line"><a name="l04953"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a130d4b8884db2f9731781ac5ada3ce82"> 4953</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN6_High (1UL) </span></div><div class="line"><a name="l04955"></a><span class="lineno"> 4955</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 5 : Pin 5 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04956"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad34bc60f930af29006a7b3e1e0725dbf"> 4956</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN5_Pos (5UL) </span></div><div class="line"><a name="l04957"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab88fae7936cac0aef666a164077b16ff"> 4957</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN5_Msk (0x1UL &lt;&lt; GPIO_IN_PIN5_Pos) </span></div><div class="line"><a name="l04958"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad63139b74b5ece803cd34ab8404c457f"> 4958</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN5_Low (0UL) </span></div><div class="line"><a name="l04959"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1ba4fdd772911a5529c2f3dd19565507"> 4959</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN5_High (1UL) </span></div><div class="line"><a name="l04961"></a><span class="lineno"> 4961</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 4 : Pin 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04962"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abe132c21e320df7dbd1d8bebc1539408"> 4962</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN4_Pos (4UL) </span></div><div class="line"><a name="l04963"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a37e16d578d0c5eb4b88136578f410048"> 4963</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN4_Msk (0x1UL &lt;&lt; GPIO_IN_PIN4_Pos) </span></div><div class="line"><a name="l04964"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa9660a2c504c02497c9af2cd354f9b94"> 4964</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN4_Low (0UL) </span></div><div class="line"><a name="l04965"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7a6d1e193cdc8b872ef7f5882d4f535e"> 4965</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN4_High (1UL) </span></div><div class="line"><a name="l04967"></a><span class="lineno"> 4967</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 3 : Pin 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04968"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7bf22c62c47a4ef50a6a2c06577a9b0a"> 4968</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN3_Pos (3UL) </span></div><div class="line"><a name="l04969"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3d9193043fb6b51f51305b3ab000c2d6"> 4969</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN3_Msk (0x1UL &lt;&lt; GPIO_IN_PIN3_Pos) </span></div><div class="line"><a name="l04970"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a032988726a5496cd78d5f89b55ed30be"> 4970</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN3_Low (0UL) </span></div><div class="line"><a name="l04971"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2f68e703331f91939b48b4848a9b244c"> 4971</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN3_High (1UL) </span></div><div class="line"><a name="l04973"></a><span class="lineno"> 4973</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Pin 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04974"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae20b602e5b0d5b1968c9e715418a85de"> 4974</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN2_Pos (2UL) </span></div><div class="line"><a name="l04975"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af5de5b00a239842f960f2361e56996fc"> 4975</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN2_Msk (0x1UL &lt;&lt; GPIO_IN_PIN2_Pos) </span></div><div class="line"><a name="l04976"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9ece306b20a17d7fb8e503809ce0ba9b"> 4976</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN2_Low (0UL) </span></div><div class="line"><a name="l04977"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3a14f006c1ccdb6d0bdc08472efa0a96"> 4977</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN2_High (1UL) </span></div><div class="line"><a name="l04979"></a><span class="lineno"> 4979</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Pin 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04980"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9180eadda1c0532a26e6fc70252edc3b"> 4980</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN1_Pos (1UL) </span></div><div class="line"><a name="l04981"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7550c87f9e65511c8949f940a526e143"> 4981</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN1_Msk (0x1UL &lt;&lt; GPIO_IN_PIN1_Pos) </span></div><div class="line"><a name="l04982"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a41d644ac596cef08db2aa39301641605"> 4982</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN1_Low (0UL) </span></div><div class="line"><a name="l04983"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a49b047add725fef16b34b74b42b5bf63"> 4983</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN1_High (1UL) </span></div><div class="line"><a name="l04985"></a><span class="lineno"> 4985</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Pin 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04986"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a497c928ace9b3c3d280281a5c8dab772"> 4986</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN0_Pos (0UL) </span></div><div class="line"><a name="l04987"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a19c2be0d37b5fa4f0d0132284567ac9c"> 4987</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN0_Msk (0x1UL &lt;&lt; GPIO_IN_PIN0_Pos) </span></div><div class="line"><a name="l04988"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad47f13614d3225ae10db5d429b6096c5"> 4988</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN0_Low (0UL) </span></div><div class="line"><a name="l04989"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a31b73a983f6bb4a5191a52bfca011ca0"> 4989</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN0_High (1UL) </span></div><div class="line"><a name="l04991"></a><span class="lineno"> 4991</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: GPIO_DIR */</span><span class="preprocessor"></span></div><div class="line"><a name="l04992"></a><span class="lineno"> 4992</span>&#160;<span class="comment">/* Description: Direction of GPIO pins */</span></div><div class="line"><a name="l04993"></a><span class="lineno"> 4993</span>&#160;</div><div class="line"><a name="l04994"></a><span class="lineno"> 4994</span>&#160;<span class="comment">/* Bit 31 : Pin 31 */</span></div><div class="line"><a name="l04995"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a22eb7ee60a822d9e26464f5396b0d937"> 4995</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN31_Pos (31UL) </span></div><div class="line"><a name="l04996"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab33c5b95c27abaf09e460764a6f778c9"> 4996</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN31_Msk (0x1UL &lt;&lt; GPIO_DIR_PIN31_Pos) </span></div><div class="line"><a name="l04997"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae5acb6901d3728d776a35bea4618009d"> 4997</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN31_Input (0UL) </span></div><div class="line"><a name="l04998"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae07786168f277faea79f0cf40db828d1"> 4998</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN31_Output (1UL) </span></div><div class="line"><a name="l05000"></a><span class="lineno"> 5000</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 30 : Pin 30 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05001"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a03e40927948df27f9cbb6a784ce984f8"> 5001</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN30_Pos (30UL) </span></div><div class="line"><a name="l05002"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac9ab7af3c13f84258fd222a3f9373e2a"> 5002</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN30_Msk (0x1UL &lt;&lt; GPIO_DIR_PIN30_Pos) </span></div><div class="line"><a name="l05003"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2a1fdbd449ced9d7ca1b12de86281843"> 5003</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN30_Input (0UL) </span></div><div class="line"><a name="l05004"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aed0f26130dfae374eb16fe1b8c9c2864"> 5004</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN30_Output (1UL) </span></div><div class="line"><a name="l05006"></a><span class="lineno"> 5006</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 29 : Pin 29 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05007"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afa0c9cdf28c4c2958b4d22cab39b692f"> 5007</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN29_Pos (29UL) </span></div><div class="line"><a name="l05008"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0f7a3bab85e5dff2828ccbb5ce238a49"> 5008</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN29_Msk (0x1UL &lt;&lt; GPIO_DIR_PIN29_Pos) </span></div><div class="line"><a name="l05009"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4a750677605cbd66ffa849951186851b"> 5009</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN29_Input (0UL) </span></div><div class="line"><a name="l05010"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6c6f07582ee67a6e2a5c75cb3ee398e9"> 5010</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN29_Output (1UL) </span></div><div class="line"><a name="l05012"></a><span class="lineno"> 5012</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 28 : Pin 28 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05013"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acf4bfe3244ce8072ee3d3c114d56ebf4"> 5013</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN28_Pos (28UL) </span></div><div class="line"><a name="l05014"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0a17c18d96c03965b2d55273aa7c02f9"> 5014</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN28_Msk (0x1UL &lt;&lt; GPIO_DIR_PIN28_Pos) </span></div><div class="line"><a name="l05015"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac57b81b75b1dcf34c24c9bafd4464e9f"> 5015</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN28_Input (0UL) </span></div><div class="line"><a name="l05016"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a341851313aa7588b5ce0805eecd31ec7"> 5016</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN28_Output (1UL) </span></div><div class="line"><a name="l05018"></a><span class="lineno"> 5018</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 27 : Pin 27 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05019"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab45ebfc5ae5187e94fb24b4c95e8ca55"> 5019</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN27_Pos (27UL) </span></div><div class="line"><a name="l05020"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a307fdbe7787ad0cebfcba86b9fb2bf76"> 5020</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN27_Msk (0x1UL &lt;&lt; GPIO_DIR_PIN27_Pos) </span></div><div class="line"><a name="l05021"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a68a0b6b93fe3367cb793c08ea164904f"> 5021</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN27_Input (0UL) </span></div><div class="line"><a name="l05022"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab3a504ef48947c20c8d4ed16dd300e24"> 5022</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN27_Output (1UL) </span></div><div class="line"><a name="l05024"></a><span class="lineno"> 5024</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 26 : Pin 26 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05025"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4ba95c9a57ecfd6f82ae4c27bd1475b8"> 5025</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN26_Pos (26UL) </span></div><div class="line"><a name="l05026"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aedfed09639bd67737142b7da8eda2b45"> 5026</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN26_Msk (0x1UL &lt;&lt; GPIO_DIR_PIN26_Pos) </span></div><div class="line"><a name="l05027"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a41dbb67f0cf94114eff3bee332aec3e1"> 5027</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN26_Input (0UL) </span></div><div class="line"><a name="l05028"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a641c6867b97dac40d89b607c92ed4965"> 5028</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN26_Output (1UL) </span></div><div class="line"><a name="l05030"></a><span class="lineno"> 5030</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 25 : Pin 25 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05031"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ade415f316e4cbbaf190ec6283d9a2066"> 5031</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN25_Pos (25UL) </span></div><div class="line"><a name="l05032"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9f2aa454cbb63755a02641947b0946f0"> 5032</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN25_Msk (0x1UL &lt;&lt; GPIO_DIR_PIN25_Pos) </span></div><div class="line"><a name="l05033"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab5d45a10b8f6372d9748c6b78da19527"> 5033</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN25_Input (0UL) </span></div><div class="line"><a name="l05034"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad9049e521b65d627f92cfb085d856b4d"> 5034</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN25_Output (1UL) </span></div><div class="line"><a name="l05036"></a><span class="lineno"> 5036</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 24 : Pin 24 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05037"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3774f1e49a09748bb8264aa5926108a4"> 5037</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN24_Pos (24UL) </span></div><div class="line"><a name="l05038"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a51fa44382e676f154f8d9ce5dda1fca4"> 5038</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN24_Msk (0x1UL &lt;&lt; GPIO_DIR_PIN24_Pos) </span></div><div class="line"><a name="l05039"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5d01433cc2ed0e358b0ec9cc9c4e4826"> 5039</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN24_Input (0UL) </span></div><div class="line"><a name="l05040"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab9fb3475ad17590b6713af4fdd88cfd5"> 5040</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN24_Output (1UL) </span></div><div class="line"><a name="l05042"></a><span class="lineno"> 5042</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 23 : Pin 23 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05043"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5c1b949aed0e184289ee5b9e1740395d"> 5043</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN23_Pos (23UL) </span></div><div class="line"><a name="l05044"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac8e6777884d8311879028f07a8bd9e3d"> 5044</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN23_Msk (0x1UL &lt;&lt; GPIO_DIR_PIN23_Pos) </span></div><div class="line"><a name="l05045"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ace5ab27c1e1e04477706e38aa2f6429d"> 5045</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN23_Input (0UL) </span></div><div class="line"><a name="l05046"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2fd467985867512560fc3a823f8d3b52"> 5046</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN23_Output (1UL) </span></div><div class="line"><a name="l05048"></a><span class="lineno"> 5048</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 22 : Pin 22 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05049"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a26e5625b7ad4db6771d95ff22ec0bac1"> 5049</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN22_Pos (22UL) </span></div><div class="line"><a name="l05050"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a912ac51ca60f28524b5a0faf0f85b00b"> 5050</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN22_Msk (0x1UL &lt;&lt; GPIO_DIR_PIN22_Pos) </span></div><div class="line"><a name="l05051"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a012376f836a93ef978acc5e37573e82c"> 5051</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN22_Input (0UL) </span></div><div class="line"><a name="l05052"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a271b49c35c6edf0bc0f39dfccc3161c7"> 5052</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN22_Output (1UL) </span></div><div class="line"><a name="l05054"></a><span class="lineno"> 5054</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 21 : Pin 21 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05055"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a515d0d8487aad333673961d0d9177e66"> 5055</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN21_Pos (21UL) </span></div><div class="line"><a name="l05056"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a40975658d5385e639b7c3ee29d441119"> 5056</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN21_Msk (0x1UL &lt;&lt; GPIO_DIR_PIN21_Pos) </span></div><div class="line"><a name="l05057"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a73d5bcb3f848d82126ac7d6b27c017d4"> 5057</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN21_Input (0UL) </span></div><div class="line"><a name="l05058"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa27f8c6d6b2900de8c145990c0decd44"> 5058</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN21_Output (1UL) </span></div><div class="line"><a name="l05060"></a><span class="lineno"> 5060</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 20 : Pin 20 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05061"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4440d7e3a640d909a37fea61f7d02e00"> 5061</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN20_Pos (20UL) </span></div><div class="line"><a name="l05062"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4b0f01d498bad478f07b302768908c39"> 5062</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN20_Msk (0x1UL &lt;&lt; GPIO_DIR_PIN20_Pos) </span></div><div class="line"><a name="l05063"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad74ea12d3de30a7304a98cfae20a8027"> 5063</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN20_Input (0UL) </span></div><div class="line"><a name="l05064"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a582f06db963e3c5e3551d6f01f1bc8bb"> 5064</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN20_Output (1UL) </span></div><div class="line"><a name="l05066"></a><span class="lineno"> 5066</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 19 : Pin 19 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05067"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae216e057e5ba1b973acc33a9e312800d"> 5067</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN19_Pos (19UL) </span></div><div class="line"><a name="l05068"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2ceeecdd08fc1a2edcb32b1fc28315c7"> 5068</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN19_Msk (0x1UL &lt;&lt; GPIO_DIR_PIN19_Pos) </span></div><div class="line"><a name="l05069"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab5648848c76f262d55f2982539c45864"> 5069</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN19_Input (0UL) </span></div><div class="line"><a name="l05070"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9d8498499fd4c427f4b915b599ce227e"> 5070</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN19_Output (1UL) </span></div><div class="line"><a name="l05072"></a><span class="lineno"> 5072</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 18 : Pin 18 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05073"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2e686c5d8fb331275eac7c5a623d29d3"> 5073</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN18_Pos (18UL) </span></div><div class="line"><a name="l05074"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a00f05302d76b4092bfc7270a75821ba2"> 5074</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN18_Msk (0x1UL &lt;&lt; GPIO_DIR_PIN18_Pos) </span></div><div class="line"><a name="l05075"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afae49832791052331b5008ade472bfcb"> 5075</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN18_Input (0UL) </span></div><div class="line"><a name="l05076"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a52ef5f4706fafa2d80243f5bcc5ed418"> 5076</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN18_Output (1UL) </span></div><div class="line"><a name="l05078"></a><span class="lineno"> 5078</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 17 : Pin 17 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05079"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1d542a75162aef6a4bb302bafdf2ec13"> 5079</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN17_Pos (17UL) </span></div><div class="line"><a name="l05080"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9fdeef4de846e524f60d1f4e01ca54cd"> 5080</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN17_Msk (0x1UL &lt;&lt; GPIO_DIR_PIN17_Pos) </span></div><div class="line"><a name="l05081"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af1838d62e8682366723f0b01c4403c05"> 5081</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN17_Input (0UL) </span></div><div class="line"><a name="l05082"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1964d720fd7fc8dfd51955256f267e00"> 5082</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN17_Output (1UL) </span></div><div class="line"><a name="l05084"></a><span class="lineno"> 5084</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 16 : Pin 16 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05085"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa12354116c36bcea1b660c94f5e6dab6"> 5085</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN16_Pos (16UL) </span></div><div class="line"><a name="l05086"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a459d095b6044bf908c48cafeac16dd53"> 5086</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN16_Msk (0x1UL &lt;&lt; GPIO_DIR_PIN16_Pos) </span></div><div class="line"><a name="l05087"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a60a38bb5fe51dac14c42655ccc5b1a54"> 5087</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN16_Input (0UL) </span></div><div class="line"><a name="l05088"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7711ea1fd1fbc9fa568ed53e68a028d9"> 5088</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN16_Output (1UL) </span></div><div class="line"><a name="l05090"></a><span class="lineno"> 5090</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 15 : Pin 15 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05091"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af4fee4624cdce32a1a135b0c277e1473"> 5091</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN15_Pos (15UL) </span></div><div class="line"><a name="l05092"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5e34e77db0924d79d5342796adfd22f9"> 5092</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN15_Msk (0x1UL &lt;&lt; GPIO_DIR_PIN15_Pos) </span></div><div class="line"><a name="l05093"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a59d7576e6dcf56d4e4b0db07f2ae24ae"> 5093</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN15_Input (0UL) </span></div><div class="line"><a name="l05094"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a25d12dd2de5562635b4d9a744aafe07d"> 5094</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN15_Output (1UL) </span></div><div class="line"><a name="l05096"></a><span class="lineno"> 5096</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 14 : Pin 14 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05097"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af3e417d37ecda0489a266aa3c8642847"> 5097</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN14_Pos (14UL) </span></div><div class="line"><a name="l05098"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abc5ed3cc8bc015dab654ccb588c18342"> 5098</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN14_Msk (0x1UL &lt;&lt; GPIO_DIR_PIN14_Pos) </span></div><div class="line"><a name="l05099"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad5637a03f8907eec80b3fb0a11f12937"> 5099</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN14_Input (0UL) </span></div><div class="line"><a name="l05100"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac2221a61d16e91af889006bb00eb20b1"> 5100</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN14_Output (1UL) </span></div><div class="line"><a name="l05102"></a><span class="lineno"> 5102</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 13 : Pin 13 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05103"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a401ba1d317352224ad28a4a9e6f46678"> 5103</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN13_Pos (13UL) </span></div><div class="line"><a name="l05104"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad828f50d90d1ce134802af8203a58892"> 5104</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN13_Msk (0x1UL &lt;&lt; GPIO_DIR_PIN13_Pos) </span></div><div class="line"><a name="l05105"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a11aface8eea81b6e487c0f91c715d398"> 5105</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN13_Input (0UL) </span></div><div class="line"><a name="l05106"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a114c09c34811203030aa81c1857c4f55"> 5106</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN13_Output (1UL) </span></div><div class="line"><a name="l05108"></a><span class="lineno"> 5108</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 12 : Pin 12 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05109"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6b7e6278de1b4f4ce39d9b5277de93c6"> 5109</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN12_Pos (12UL) </span></div><div class="line"><a name="l05110"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a495fd12b92e0ff69b21b24965781af93"> 5110</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN12_Msk (0x1UL &lt;&lt; GPIO_DIR_PIN12_Pos) </span></div><div class="line"><a name="l05111"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a071a0dadf602009519553e3ae2d33367"> 5111</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN12_Input (0UL) </span></div><div class="line"><a name="l05112"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6232a72263c3e57a3f03cc70485edaba"> 5112</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN12_Output (1UL) </span></div><div class="line"><a name="l05114"></a><span class="lineno"> 5114</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 11 : Pin 11 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05115"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6443c0eeca6e9641d1a5d2ffe751c931"> 5115</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN11_Pos (11UL) </span></div><div class="line"><a name="l05116"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a789d9d0f9785de1948b8eafaa21c86c0"> 5116</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN11_Msk (0x1UL &lt;&lt; GPIO_DIR_PIN11_Pos) </span></div><div class="line"><a name="l05117"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a78787cf4d86b387021243094e759af15"> 5117</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN11_Input (0UL) </span></div><div class="line"><a name="l05118"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0c690102af228bbd012796b453f6df5d"> 5118</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN11_Output (1UL) </span></div><div class="line"><a name="l05120"></a><span class="lineno"> 5120</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 10 : Pin 10 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05121"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad53b02dc51457bf690981788c86e5c2a"> 5121</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN10_Pos (10UL) </span></div><div class="line"><a name="l05122"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aaef2f973f46f064286ada879152abb9a"> 5122</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN10_Msk (0x1UL &lt;&lt; GPIO_DIR_PIN10_Pos) </span></div><div class="line"><a name="l05123"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adad4b0a01848f03baec12f11e7b95c54"> 5123</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN10_Input (0UL) </span></div><div class="line"><a name="l05124"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acad44f667bdee089a41578173d041b32"> 5124</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN10_Output (1UL) </span></div><div class="line"><a name="l05126"></a><span class="lineno"> 5126</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 9 : Pin 9 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05127"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a70751b7570806f620c189cb82b9fa45f"> 5127</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN9_Pos (9UL) </span></div><div class="line"><a name="l05128"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af28439122b68b0fe75378af34e81a51f"> 5128</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN9_Msk (0x1UL &lt;&lt; GPIO_DIR_PIN9_Pos) </span></div><div class="line"><a name="l05129"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abfdc24a983b454474370f8f852493d0c"> 5129</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN9_Input (0UL) </span></div><div class="line"><a name="l05130"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa72f56f965bc9d919c80be32f78ea197"> 5130</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN9_Output (1UL) </span></div><div class="line"><a name="l05132"></a><span class="lineno"> 5132</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 8 : Pin 8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05133"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a95b1fe586910a7faac5c964946ad2281"> 5133</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN8_Pos (8UL) </span></div><div class="line"><a name="l05134"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad964447136564cb362b43d7aa4b15e7f"> 5134</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN8_Msk (0x1UL &lt;&lt; GPIO_DIR_PIN8_Pos) </span></div><div class="line"><a name="l05135"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8c190cac9b72a55002db387baeaedb43"> 5135</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN8_Input (0UL) </span></div><div class="line"><a name="l05136"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afa9f79394dd8f162993ac8c281381f4e"> 5136</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN8_Output (1UL) </span></div><div class="line"><a name="l05138"></a><span class="lineno"> 5138</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 7 : Pin 7 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05139"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa9d92a7fb9e369ae7e16a0850f60f53c"> 5139</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN7_Pos (7UL) </span></div><div class="line"><a name="l05140"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a30284eb9bf61668c28f849f97362f45f"> 5140</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN7_Msk (0x1UL &lt;&lt; GPIO_DIR_PIN7_Pos) </span></div><div class="line"><a name="l05141"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a32b835f3b042a4c3cc7820cc92366b12"> 5141</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN7_Input (0UL) </span></div><div class="line"><a name="l05142"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a22c7985b70105c34a8a7e8acac78fe80"> 5142</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN7_Output (1UL) </span></div><div class="line"><a name="l05144"></a><span class="lineno"> 5144</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 6 : Pin 6 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05145"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aea67134e998459eb0db2c78b7355afa9"> 5145</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN6_Pos (6UL) </span></div><div class="line"><a name="l05146"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3dcea5fa9bb6e87722984cef106bc9aa"> 5146</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN6_Msk (0x1UL &lt;&lt; GPIO_DIR_PIN6_Pos) </span></div><div class="line"><a name="l05147"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aef4b4f7d29016973257be229b53b507b"> 5147</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN6_Input (0UL) </span></div><div class="line"><a name="l05148"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7b2fce95cb024e90af4249a05522446b"> 5148</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN6_Output (1UL) </span></div><div class="line"><a name="l05150"></a><span class="lineno"> 5150</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 5 : Pin 5 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05151"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6b9d33600ea4b1fa1b576a23739b812c"> 5151</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN5_Pos (5UL) </span></div><div class="line"><a name="l05152"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab99364d6d79bbfad3516bc8e62a554fa"> 5152</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN5_Msk (0x1UL &lt;&lt; GPIO_DIR_PIN5_Pos) </span></div><div class="line"><a name="l05153"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa836ec0dfe5d541a0085b74897c6a4f3"> 5153</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN5_Input (0UL) </span></div><div class="line"><a name="l05154"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abd848330ec5ea2e7ee177cfdb6d5407f"> 5154</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN5_Output (1UL) </span></div><div class="line"><a name="l05156"></a><span class="lineno"> 5156</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 4 : Pin 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05157"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aba01e31dfec0c4b8d97e5beceb0530a7"> 5157</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN4_Pos (4UL) </span></div><div class="line"><a name="l05158"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aad9c1a5409cf49d708c0e679319d4f32"> 5158</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN4_Msk (0x1UL &lt;&lt; GPIO_DIR_PIN4_Pos) </span></div><div class="line"><a name="l05159"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a329a8da8e2a5ffba02972f5e66a0dcaf"> 5159</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN4_Input (0UL) </span></div><div class="line"><a name="l05160"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a56ba78734121d04d63955a1896a4b782"> 5160</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN4_Output (1UL) </span></div><div class="line"><a name="l05162"></a><span class="lineno"> 5162</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 3 : Pin 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05163"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8f1ec11a7b0c1041ab9c6ef17826b0a0"> 5163</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN3_Pos (3UL) </span></div><div class="line"><a name="l05164"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2d1f68473226934d28fb4a4619b8057b"> 5164</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN3_Msk (0x1UL &lt;&lt; GPIO_DIR_PIN3_Pos) </span></div><div class="line"><a name="l05165"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7510170d37c50716ab954d07aefa6327"> 5165</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN3_Input (0UL) </span></div><div class="line"><a name="l05166"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a00f0812c99e861f463d6ca0922a89e63"> 5166</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN3_Output (1UL) </span></div><div class="line"><a name="l05168"></a><span class="lineno"> 5168</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Pin 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05169"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5510b787f97b4bf1a8b6afe6b951d5f9"> 5169</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN2_Pos (2UL) </span></div><div class="line"><a name="l05170"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a75e0acb12c1c37988c87e60de95fb950"> 5170</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN2_Msk (0x1UL &lt;&lt; GPIO_DIR_PIN2_Pos) </span></div><div class="line"><a name="l05171"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aacb60c358fc1d385061023be14d29c2f"> 5171</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN2_Input (0UL) </span></div><div class="line"><a name="l05172"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0970517e1fbe52f2becbf86c320bca0d"> 5172</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN2_Output (1UL) </span></div><div class="line"><a name="l05174"></a><span class="lineno"> 5174</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Pin 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05175"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acbf20ea834ac0311a3fac171a4c0eefb"> 5175</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN1_Pos (1UL) </span></div><div class="line"><a name="l05176"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0edc68e369a8e22fb621c3ee52ca87bc"> 5176</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN1_Msk (0x1UL &lt;&lt; GPIO_DIR_PIN1_Pos) </span></div><div class="line"><a name="l05177"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a07b1541a42a0143c02a849955b8d1f04"> 5177</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN1_Input (0UL) </span></div><div class="line"><a name="l05178"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aac9cd7ebddfd271db2e0b88db45ae30b"> 5178</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN1_Output (1UL) </span></div><div class="line"><a name="l05180"></a><span class="lineno"> 5180</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Pin 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05181"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a588598fa5b05f46c94e3e7404ba815f6"> 5181</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN0_Pos (0UL) </span></div><div class="line"><a name="l05182"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7b3c7ea10ee178d1582a9a8f8600688e"> 5182</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN0_Msk (0x1UL &lt;&lt; GPIO_DIR_PIN0_Pos) </span></div><div class="line"><a name="l05183"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad7da3a2b8520b78ded2f5e75b9885798"> 5183</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN0_Input (0UL) </span></div><div class="line"><a name="l05184"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0ad48dab2bff7bf0833dc4efd14c8c7f"> 5184</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN0_Output (1UL) </span></div><div class="line"><a name="l05186"></a><span class="lineno"> 5186</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: GPIO_DIRSET */</span><span class="preprocessor"></span></div><div class="line"><a name="l05187"></a><span class="lineno"> 5187</span>&#160;<span class="comment">/* Description: DIR set register */</span></div><div class="line"><a name="l05188"></a><span class="lineno"> 5188</span>&#160;</div><div class="line"><a name="l05189"></a><span class="lineno"> 5189</span>&#160;<span class="comment">/* Bit 31 : Set as output pin 31 */</span></div><div class="line"><a name="l05190"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a41e639e80a21f9e43f31589af99661b4"> 5190</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN31_Pos (31UL) </span></div><div class="line"><a name="l05191"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac0bc1d29a54a8bd3a6804fe0861c5edd"> 5191</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN31_Msk (0x1UL &lt;&lt; GPIO_DIRSET_PIN31_Pos) </span></div><div class="line"><a name="l05192"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adbc78dec604556f5c11ffe0cb129d3f4"> 5192</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN31_Input (0UL) </span></div><div class="line"><a name="l05193"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4d5e1244095e8bc67c1872c0457e01a7"> 5193</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN31_Output (1UL) </span></div><div class="line"><a name="l05194"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adf1e416652d704e7fb0e8072651c1ba4"> 5194</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN31_Set (1UL) </span></div><div class="line"><a name="l05196"></a><span class="lineno"> 5196</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 30 : Set as output pin 30 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05197"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a87b6a4673c42176a09bb59d9a63977f1"> 5197</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN30_Pos (30UL) </span></div><div class="line"><a name="l05198"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aeb1bf601de2411e5af42fd5d41ce619e"> 5198</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN30_Msk (0x1UL &lt;&lt; GPIO_DIRSET_PIN30_Pos) </span></div><div class="line"><a name="l05199"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aad6939d92a4de00076339c8f31c53bc2"> 5199</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN30_Input (0UL) </span></div><div class="line"><a name="l05200"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a529ef90e4834f38e067b3339b7cd224c"> 5200</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN30_Output (1UL) </span></div><div class="line"><a name="l05201"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac95efeaa3f3230315704c0151971771a"> 5201</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN30_Set (1UL) </span></div><div class="line"><a name="l05203"></a><span class="lineno"> 5203</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 29 : Set as output pin 29 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05204"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab43f146366ba3fd9ce98a60fbdf8256f"> 5204</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN29_Pos (29UL) </span></div><div class="line"><a name="l05205"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a171c5d6b21dfbdcb8c08b0d63e7363fe"> 5205</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN29_Msk (0x1UL &lt;&lt; GPIO_DIRSET_PIN29_Pos) </span></div><div class="line"><a name="l05206"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5700b218fe2d80541c4ffecd4330c8d9"> 5206</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN29_Input (0UL) </span></div><div class="line"><a name="l05207"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad48257653de16429e5b46a5b4223a7cc"> 5207</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN29_Output (1UL) </span></div><div class="line"><a name="l05208"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2d8169705328428d02f7b4f85e1580e6"> 5208</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN29_Set (1UL) </span></div><div class="line"><a name="l05210"></a><span class="lineno"> 5210</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 28 : Set as output pin 28 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05211"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4092faea5049361f98c1ac02e990f5d7"> 5211</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN28_Pos (28UL) </span></div><div class="line"><a name="l05212"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a92160dc095ad533a8772edb47a72b1a6"> 5212</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN28_Msk (0x1UL &lt;&lt; GPIO_DIRSET_PIN28_Pos) </span></div><div class="line"><a name="l05213"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad10dca72b0d3a4cdcba5250fca4ac9f0"> 5213</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN28_Input (0UL) </span></div><div class="line"><a name="l05214"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a95addc19adbb60be1570de64a8303a1e"> 5214</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN28_Output (1UL) </span></div><div class="line"><a name="l05215"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acc30c1f64d814b0eb0ffcb440450b847"> 5215</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN28_Set (1UL) </span></div><div class="line"><a name="l05217"></a><span class="lineno"> 5217</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 27 : Set as output pin 27 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05218"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a35b05f1936ce81c6069668c8f721b6f5"> 5218</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN27_Pos (27UL) </span></div><div class="line"><a name="l05219"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af06c42b2e6c747a4f340dd8bcd59ec2b"> 5219</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN27_Msk (0x1UL &lt;&lt; GPIO_DIRSET_PIN27_Pos) </span></div><div class="line"><a name="l05220"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8a7547b78dbd8733ca206f4812e692c5"> 5220</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN27_Input (0UL) </span></div><div class="line"><a name="l05221"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a262d2991f3e5d7bdcf35a65ee03e680f"> 5221</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN27_Output (1UL) </span></div><div class="line"><a name="l05222"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0fa3b1c5018d3849546a08fadbdb22b2"> 5222</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN27_Set (1UL) </span></div><div class="line"><a name="l05224"></a><span class="lineno"> 5224</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 26 : Set as output pin 26 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05225"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a988dd89ead23e12f8a20c86a78e60a54"> 5225</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN26_Pos (26UL) </span></div><div class="line"><a name="l05226"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abb33fdd0c4ff47013144619c238476bc"> 5226</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN26_Msk (0x1UL &lt;&lt; GPIO_DIRSET_PIN26_Pos) </span></div><div class="line"><a name="l05227"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aceba14d63bc26df4aa962575e1f169a0"> 5227</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN26_Input (0UL) </span></div><div class="line"><a name="l05228"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac60b305d78039e1b18e3444d65e5eba9"> 5228</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN26_Output (1UL) </span></div><div class="line"><a name="l05229"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a207aefcc4fb407b14d0f500cceff73b0"> 5229</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN26_Set (1UL) </span></div><div class="line"><a name="l05231"></a><span class="lineno"> 5231</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 25 : Set as output pin 25 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05232"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a36ffb14fe6a55afa9b4e0e5c19a91d38"> 5232</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN25_Pos (25UL) </span></div><div class="line"><a name="l05233"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3b002a9c30a417931c475ad4a88e5b11"> 5233</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN25_Msk (0x1UL &lt;&lt; GPIO_DIRSET_PIN25_Pos) </span></div><div class="line"><a name="l05234"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3978b958ed772043faf2ecde44c00680"> 5234</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN25_Input (0UL) </span></div><div class="line"><a name="l05235"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a63dbba1d455613c81e6fd5c42d2be9ad"> 5235</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN25_Output (1UL) </span></div><div class="line"><a name="l05236"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9eb2cfb3e3934e171d53480ae3fe7543"> 5236</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN25_Set (1UL) </span></div><div class="line"><a name="l05238"></a><span class="lineno"> 5238</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 24 : Set as output pin 24 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05239"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a473810d2ad9c2bd407d779d17df1251b"> 5239</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN24_Pos (24UL) </span></div><div class="line"><a name="l05240"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7422193860442920726ba20bd442b431"> 5240</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN24_Msk (0x1UL &lt;&lt; GPIO_DIRSET_PIN24_Pos) </span></div><div class="line"><a name="l05241"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4add08ae3326cf61ca6562e0a98e9d27"> 5241</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN24_Input (0UL) </span></div><div class="line"><a name="l05242"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad2c1d7e1dd345d9a0adc12dfa112787d"> 5242</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN24_Output (1UL) </span></div><div class="line"><a name="l05243"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4095b593273932193e9d3551373553be"> 5243</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN24_Set (1UL) </span></div><div class="line"><a name="l05245"></a><span class="lineno"> 5245</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 23 : Set as output pin 23 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05246"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aec799aa22637ab81b917525732544179"> 5246</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN23_Pos (23UL) </span></div><div class="line"><a name="l05247"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a44b50482e67536fa6d7f46b3cd3c3021"> 5247</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN23_Msk (0x1UL &lt;&lt; GPIO_DIRSET_PIN23_Pos) </span></div><div class="line"><a name="l05248"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a018bf34110e140b1b531b5a5ef39689d"> 5248</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN23_Input (0UL) </span></div><div class="line"><a name="l05249"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a649297c6bbc77797aac57c716711ecea"> 5249</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN23_Output (1UL) </span></div><div class="line"><a name="l05250"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab3d20f5b8e9f44014760aae9dbc9e86e"> 5250</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN23_Set (1UL) </span></div><div class="line"><a name="l05252"></a><span class="lineno"> 5252</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 22 : Set as output pin 22 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05253"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7f9a819d1d098863e8dbc8b42859f82d"> 5253</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN22_Pos (22UL) </span></div><div class="line"><a name="l05254"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae368432ebd54f8d57e72b56ca6fffb1a"> 5254</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN22_Msk (0x1UL &lt;&lt; GPIO_DIRSET_PIN22_Pos) </span></div><div class="line"><a name="l05255"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a95fdf6a1cc136701308c1bffb41d0524"> 5255</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN22_Input (0UL) </span></div><div class="line"><a name="l05256"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9c2f68279a5531487d1d7460adeb8ede"> 5256</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN22_Output (1UL) </span></div><div class="line"><a name="l05257"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa3c4faf340e294dd54c70d41e5c83708"> 5257</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN22_Set (1UL) </span></div><div class="line"><a name="l05259"></a><span class="lineno"> 5259</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 21 : Set as output pin 21 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05260"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6a39060852345dd261d0fb7eea621083"> 5260</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN21_Pos (21UL) </span></div><div class="line"><a name="l05261"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4a6dba06deb4d1d13601cc1a4e01c0e4"> 5261</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN21_Msk (0x1UL &lt;&lt; GPIO_DIRSET_PIN21_Pos) </span></div><div class="line"><a name="l05262"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0dd2b3f20fdcb2c130173123ce5977c7"> 5262</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN21_Input (0UL) </span></div><div class="line"><a name="l05263"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5d1f0787c2d367bbf719f0b650848129"> 5263</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN21_Output (1UL) </span></div><div class="line"><a name="l05264"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a84d1ecbb65e762e810859e86e46d1b53"> 5264</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN21_Set (1UL) </span></div><div class="line"><a name="l05266"></a><span class="lineno"> 5266</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 20 : Set as output pin 20 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05267"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0931bfc9eea2d3d64afaf889a529321b"> 5267</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN20_Pos (20UL) </span></div><div class="line"><a name="l05268"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2409dea7b0cd1bf5d0c684c785dc54ff"> 5268</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN20_Msk (0x1UL &lt;&lt; GPIO_DIRSET_PIN20_Pos) </span></div><div class="line"><a name="l05269"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa9c61a1a9378e46f19a7c92293786df0"> 5269</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN20_Input (0UL) </span></div><div class="line"><a name="l05270"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ada51c5542fb43e647ef524fc500cbcdd"> 5270</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN20_Output (1UL) </span></div><div class="line"><a name="l05271"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a188c5327b29115c8ab68b55881da53dd"> 5271</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN20_Set (1UL) </span></div><div class="line"><a name="l05273"></a><span class="lineno"> 5273</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 19 : Set as output pin 19 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05274"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acdda95f489f49cd71f859bb014829218"> 5274</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN19_Pos (19UL) </span></div><div class="line"><a name="l05275"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa656670f7db1f79db705031b4e0a96c4"> 5275</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN19_Msk (0x1UL &lt;&lt; GPIO_DIRSET_PIN19_Pos) </span></div><div class="line"><a name="l05276"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab7cdc629dd7358109a353e55520b446f"> 5276</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN19_Input (0UL) </span></div><div class="line"><a name="l05277"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae00fb1950355c4a1b3886c3b23a436ae"> 5277</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN19_Output (1UL) </span></div><div class="line"><a name="l05278"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3582a0379b1bc62f6bef4777d79d4ac5"> 5278</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN19_Set (1UL) </span></div><div class="line"><a name="l05280"></a><span class="lineno"> 5280</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 18 : Set as output pin 18 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05281"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acdf44e7cf07b505d1667464c764ef6cd"> 5281</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN18_Pos (18UL) </span></div><div class="line"><a name="l05282"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab11046865b4f92751a61b7fd63536269"> 5282</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN18_Msk (0x1UL &lt;&lt; GPIO_DIRSET_PIN18_Pos) </span></div><div class="line"><a name="l05283"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af761b90f72f6fe957db1f62124e3ee17"> 5283</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN18_Input (0UL) </span></div><div class="line"><a name="l05284"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa39bf662091e17c6a864cb56fcf708e8"> 5284</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN18_Output (1UL) </span></div><div class="line"><a name="l05285"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad660a304a56428652af499b44bb76256"> 5285</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN18_Set (1UL) </span></div><div class="line"><a name="l05287"></a><span class="lineno"> 5287</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 17 : Set as output pin 17 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05288"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af5dadb831c08e64212836765c0c0ef62"> 5288</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN17_Pos (17UL) </span></div><div class="line"><a name="l05289"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0eb76d207e3789b0ed4fc0b95a7412d4"> 5289</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN17_Msk (0x1UL &lt;&lt; GPIO_DIRSET_PIN17_Pos) </span></div><div class="line"><a name="l05290"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aee2d884f3d5a9ca7cf5caaea327335fd"> 5290</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN17_Input (0UL) </span></div><div class="line"><a name="l05291"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a89d056c13ad1ea30f5829c0718d439df"> 5291</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN17_Output (1UL) </span></div><div class="line"><a name="l05292"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8f3ef9e329f53318be565008a537d913"> 5292</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN17_Set (1UL) </span></div><div class="line"><a name="l05294"></a><span class="lineno"> 5294</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 16 : Set as output pin 16 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05295"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7376b8b5afa8ed3689b1b58c0776a904"> 5295</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN16_Pos (16UL) </span></div><div class="line"><a name="l05296"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a34a2b7ed9d73475954e82f89fe8a1766"> 5296</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN16_Msk (0x1UL &lt;&lt; GPIO_DIRSET_PIN16_Pos) </span></div><div class="line"><a name="l05297"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4b62c10e7f32c70572091ca228bbe171"> 5297</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN16_Input (0UL) </span></div><div class="line"><a name="l05298"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a907998457a1a109d3c16a2714e9009bd"> 5298</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN16_Output (1UL) </span></div><div class="line"><a name="l05299"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad1398d6dcc29284d8be98030baa2e990"> 5299</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN16_Set (1UL) </span></div><div class="line"><a name="l05301"></a><span class="lineno"> 5301</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 15 : Set as output pin 15 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05302"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1a613a7388fc15d0161eeab7d29b108f"> 5302</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN15_Pos (15UL) </span></div><div class="line"><a name="l05303"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad79d5e43f36585a857921834ec466868"> 5303</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN15_Msk (0x1UL &lt;&lt; GPIO_DIRSET_PIN15_Pos) </span></div><div class="line"><a name="l05304"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a829ce46385a6ba065ea9143540040952"> 5304</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN15_Input (0UL) </span></div><div class="line"><a name="l05305"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aef8c5eb0293612c4b45db84b14958e00"> 5305</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN15_Output (1UL) </span></div><div class="line"><a name="l05306"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a589585a9ecac0dafd23f4784addf205c"> 5306</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN15_Set (1UL) </span></div><div class="line"><a name="l05308"></a><span class="lineno"> 5308</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 14 : Set as output pin 14 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05309"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a72c1a1a9094629015bbc57e0a357caf9"> 5309</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN14_Pos (14UL) </span></div><div class="line"><a name="l05310"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7be1ce8cb0c801290ae5dfa6f85933e6"> 5310</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN14_Msk (0x1UL &lt;&lt; GPIO_DIRSET_PIN14_Pos) </span></div><div class="line"><a name="l05311"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1abc95240364c4abc4a99243667ed2b9"> 5311</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN14_Input (0UL) </span></div><div class="line"><a name="l05312"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a09d0988b46c3a06ef97d6699d179cb1f"> 5312</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN14_Output (1UL) </span></div><div class="line"><a name="l05313"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a481806574e83a5f268c659aefe4720fe"> 5313</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN14_Set (1UL) </span></div><div class="line"><a name="l05315"></a><span class="lineno"> 5315</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 13 : Set as output pin 13 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05316"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5cca29f660190ccc06f7c27c60c75228"> 5316</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN13_Pos (13UL) </span></div><div class="line"><a name="l05317"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a01d96bbb362ee88a1c637204241f9b75"> 5317</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN13_Msk (0x1UL &lt;&lt; GPIO_DIRSET_PIN13_Pos) </span></div><div class="line"><a name="l05318"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3db5355c68175da128443f5fde45a694"> 5318</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN13_Input (0UL) </span></div><div class="line"><a name="l05319"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a888848e0bbd31194355fd9d771fe7966"> 5319</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN13_Output (1UL) </span></div><div class="line"><a name="l05320"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5e0b4c0bb07bd03836879d79a2baf88b"> 5320</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN13_Set (1UL) </span></div><div class="line"><a name="l05322"></a><span class="lineno"> 5322</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 12 : Set as output pin 12 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05323"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a360632babf2759ce709b0cd7436b9b08"> 5323</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN12_Pos (12UL) </span></div><div class="line"><a name="l05324"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8509cb02084f812d010db8de3061659d"> 5324</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN12_Msk (0x1UL &lt;&lt; GPIO_DIRSET_PIN12_Pos) </span></div><div class="line"><a name="l05325"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afe7875b7ce02861b3b5b0c9e6ddfd53d"> 5325</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN12_Input (0UL) </span></div><div class="line"><a name="l05326"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae83f64d5766f6c2f3cdfb03e9be971e2"> 5326</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN12_Output (1UL) </span></div><div class="line"><a name="l05327"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7ae3e00e32c82cf21d932c3db8c7ed70"> 5327</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN12_Set (1UL) </span></div><div class="line"><a name="l05329"></a><span class="lineno"> 5329</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 11 : Set as output pin 11 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05330"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aebdad6cec655539c6b4824e60f88c797"> 5330</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN11_Pos (11UL) </span></div><div class="line"><a name="l05331"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4d370f24132a3c6baeac149adb7d283c"> 5331</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN11_Msk (0x1UL &lt;&lt; GPIO_DIRSET_PIN11_Pos) </span></div><div class="line"><a name="l05332"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac8c8f2ec4487d350d197b07f87dd4cb4"> 5332</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN11_Input (0UL) </span></div><div class="line"><a name="l05333"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aaea4470368e20f7fc7b1cd48dbadc8d6"> 5333</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN11_Output (1UL) </span></div><div class="line"><a name="l05334"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a40ec915cb7789ba54372f33271c01f7f"> 5334</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN11_Set (1UL) </span></div><div class="line"><a name="l05336"></a><span class="lineno"> 5336</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 10 : Set as output pin 10 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05337"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a15df5f4c677f366b95e4dde0ef6faa25"> 5337</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN10_Pos (10UL) </span></div><div class="line"><a name="l05338"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6eab503af24082147cf054ad8f32ec87"> 5338</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN10_Msk (0x1UL &lt;&lt; GPIO_DIRSET_PIN10_Pos) </span></div><div class="line"><a name="l05339"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1c80c1625744007bbc934148fca313c2"> 5339</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN10_Input (0UL) </span></div><div class="line"><a name="l05340"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a42c4f6de637801c1d62f723f0fd3389d"> 5340</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN10_Output (1UL) </span></div><div class="line"><a name="l05341"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6f2dc1dda41c9757612cde590e8474b0"> 5341</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN10_Set (1UL) </span></div><div class="line"><a name="l05343"></a><span class="lineno"> 5343</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 9 : Set as output pin 9 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05344"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad94cbb87ed3c235805d4ef90fe33e593"> 5344</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN9_Pos (9UL) </span></div><div class="line"><a name="l05345"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a574754dd5912158ff4fef351c28a98b1"> 5345</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN9_Msk (0x1UL &lt;&lt; GPIO_DIRSET_PIN9_Pos) </span></div><div class="line"><a name="l05346"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aae4cf689ab6c1d05516c6d2db8261617"> 5346</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN9_Input (0UL) </span></div><div class="line"><a name="l05347"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab53ad08cad5b5f83cf1e840168b74100"> 5347</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN9_Output (1UL) </span></div><div class="line"><a name="l05348"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5efe5a57da4230c4700bf5f620d7a256"> 5348</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN9_Set (1UL) </span></div><div class="line"><a name="l05350"></a><span class="lineno"> 5350</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 8 : Set as output pin 8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05351"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af5dc8f33b777d41b9442022a2b091179"> 5351</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN8_Pos (8UL) </span></div><div class="line"><a name="l05352"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3dbf913f83eac6d27c160ed09b4799fe"> 5352</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN8_Msk (0x1UL &lt;&lt; GPIO_DIRSET_PIN8_Pos) </span></div><div class="line"><a name="l05353"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9f54957381a8e97a610aa999824da7f7"> 5353</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN8_Input (0UL) </span></div><div class="line"><a name="l05354"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac0cc1070b5032e6bf38a5885fd2eee3c"> 5354</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN8_Output (1UL) </span></div><div class="line"><a name="l05355"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a447cc9612af3852b4c3e4cb48365679a"> 5355</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN8_Set (1UL) </span></div><div class="line"><a name="l05357"></a><span class="lineno"> 5357</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 7 : Set as output pin 7 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05358"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2b6574df5c64cd2945f96068bc29608d"> 5358</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN7_Pos (7UL) </span></div><div class="line"><a name="l05359"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adfe1cd43da32c77f6140d032632c9615"> 5359</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN7_Msk (0x1UL &lt;&lt; GPIO_DIRSET_PIN7_Pos) </span></div><div class="line"><a name="l05360"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae77411f5f86ce63eaae49b3c9cfa15f9"> 5360</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN7_Input (0UL) </span></div><div class="line"><a name="l05361"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab18a659ef7b542a27e449ed166add6b7"> 5361</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN7_Output (1UL) </span></div><div class="line"><a name="l05362"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acc1d31362c08473f490070358cb8032d"> 5362</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN7_Set (1UL) </span></div><div class="line"><a name="l05364"></a><span class="lineno"> 5364</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 6 : Set as output pin 6 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05365"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0460a5434f933bc91982192345b6dd32"> 5365</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN6_Pos (6UL) </span></div><div class="line"><a name="l05366"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aeaa5ddf60e38cc7eff281dc26330a176"> 5366</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN6_Msk (0x1UL &lt;&lt; GPIO_DIRSET_PIN6_Pos) </span></div><div class="line"><a name="l05367"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aea74e3bdc994524eb4866b29cab6c64c"> 5367</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN6_Input (0UL) </span></div><div class="line"><a name="l05368"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a31fd506c973a7aefb7b88a32af7c1e38"> 5368</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN6_Output (1UL) </span></div><div class="line"><a name="l05369"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9493b7b6333667c152deeb5950faa0d0"> 5369</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN6_Set (1UL) </span></div><div class="line"><a name="l05371"></a><span class="lineno"> 5371</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 5 : Set as output pin 5 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05372"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aebc61f038188e8127dbce9c099f4330b"> 5372</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN5_Pos (5UL) </span></div><div class="line"><a name="l05373"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a05e7286f8078b4544a53bdd689bff149"> 5373</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN5_Msk (0x1UL &lt;&lt; GPIO_DIRSET_PIN5_Pos) </span></div><div class="line"><a name="l05374"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a759d92c62a48b3d3fe81f73e39181712"> 5374</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN5_Input (0UL) </span></div><div class="line"><a name="l05375"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5e92c159b4cc233a6d533faf5143ade1"> 5375</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN5_Output (1UL) </span></div><div class="line"><a name="l05376"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a10c0e4a715d66451f7ece096d0102888"> 5376</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN5_Set (1UL) </span></div><div class="line"><a name="l05378"></a><span class="lineno"> 5378</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 4 : Set as output pin 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05379"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a29e3ef3b5a2e66c1345735fedde60fed"> 5379</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN4_Pos (4UL) </span></div><div class="line"><a name="l05380"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5614e36c1dd83e73b4d0cf0f530b53ca"> 5380</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN4_Msk (0x1UL &lt;&lt; GPIO_DIRSET_PIN4_Pos) </span></div><div class="line"><a name="l05381"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acbf0a0642f508c04944510368c3ee7d7"> 5381</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN4_Input (0UL) </span></div><div class="line"><a name="l05382"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a593949ad40cef22c9af40c5c35ee02a2"> 5382</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN4_Output (1UL) </span></div><div class="line"><a name="l05383"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adff6126d99300b0ece509cf1470dd34d"> 5383</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN4_Set (1UL) </span></div><div class="line"><a name="l05385"></a><span class="lineno"> 5385</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 3 : Set as output pin 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05386"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7ba24ee17f94e2a280c50aa01ba04cde"> 5386</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN3_Pos (3UL) </span></div><div class="line"><a name="l05387"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab0f3ed9f738caedb9afb62d8b0d7cdcd"> 5387</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN3_Msk (0x1UL &lt;&lt; GPIO_DIRSET_PIN3_Pos) </span></div><div class="line"><a name="l05388"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3a08796c75148f09c8bd4a1ef3da63da"> 5388</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN3_Input (0UL) </span></div><div class="line"><a name="l05389"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af11c584855bbe32c86e0c3a647e46db3"> 5389</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN3_Output (1UL) </span></div><div class="line"><a name="l05390"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac9240cab647974606773c14ccfdf173a"> 5390</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN3_Set (1UL) </span></div><div class="line"><a name="l05392"></a><span class="lineno"> 5392</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Set as output pin 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05393"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad40ff29c311dc43a85d3cbde493616d2"> 5393</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN2_Pos (2UL) </span></div><div class="line"><a name="l05394"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa859f548f18771d8b3a7f64366b86ca1"> 5394</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN2_Msk (0x1UL &lt;&lt; GPIO_DIRSET_PIN2_Pos) </span></div><div class="line"><a name="l05395"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a35e047ca101246534a061d048ba1a9a8"> 5395</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN2_Input (0UL) </span></div><div class="line"><a name="l05396"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa511db8615335e53f152cc9bb5d4bd30"> 5396</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN2_Output (1UL) </span></div><div class="line"><a name="l05397"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a604c077ee44d45abceff0dfd6c267155"> 5397</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN2_Set (1UL) </span></div><div class="line"><a name="l05399"></a><span class="lineno"> 5399</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Set as output pin 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05400"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acb5d9d75d1eda29ddcaa006f28663c94"> 5400</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN1_Pos (1UL) </span></div><div class="line"><a name="l05401"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af3a18c9f00d518d0e803cee4aeb0bda1"> 5401</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN1_Msk (0x1UL &lt;&lt; GPIO_DIRSET_PIN1_Pos) </span></div><div class="line"><a name="l05402"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a52c6b188ac7b1c2e32a9dbc7d11d6855"> 5402</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN1_Input (0UL) </span></div><div class="line"><a name="l05403"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a970e0c943b81bcb2c60715207ab26aa4"> 5403</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN1_Output (1UL) </span></div><div class="line"><a name="l05404"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a28b71b441b4544aa59078fdfb6e70369"> 5404</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN1_Set (1UL) </span></div><div class="line"><a name="l05406"></a><span class="lineno"> 5406</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Set as output pin 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05407"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a508cb979e75fa2f838868a48131a49f0"> 5407</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN0_Pos (0UL) </span></div><div class="line"><a name="l05408"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa9e8d32d01994adfd2945ab3e8e6c71c"> 5408</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN0_Msk (0x1UL &lt;&lt; GPIO_DIRSET_PIN0_Pos) </span></div><div class="line"><a name="l05409"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a66b1b04dee9b88dcf3e84fee0c86568e"> 5409</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN0_Input (0UL) </span></div><div class="line"><a name="l05410"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab67bba4b93cc48b2b29d4d7a06dd95d5"> 5410</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN0_Output (1UL) </span></div><div class="line"><a name="l05411"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5e24528b2a496e8ce824bcfaf17567eb"> 5411</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN0_Set (1UL) </span></div><div class="line"><a name="l05413"></a><span class="lineno"> 5413</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: GPIO_DIRCLR */</span><span class="preprocessor"></span></div><div class="line"><a name="l05414"></a><span class="lineno"> 5414</span>&#160;<span class="comment">/* Description: DIR clear register */</span></div><div class="line"><a name="l05415"></a><span class="lineno"> 5415</span>&#160;</div><div class="line"><a name="l05416"></a><span class="lineno"> 5416</span>&#160;<span class="comment">/* Bit 31 : Set as input pin 31 */</span></div><div class="line"><a name="l05417"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9ea414d1a9b3102d14f1db3b7a676a87"> 5417</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN31_Pos (31UL) </span></div><div class="line"><a name="l05418"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aaa055b65dba7d1b69d61728c0ce49e07"> 5418</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN31_Msk (0x1UL &lt;&lt; GPIO_DIRCLR_PIN31_Pos) </span></div><div class="line"><a name="l05419"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2ccdb9cc285acc35648f4023af5fc1b5"> 5419</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN31_Input (0UL) </span></div><div class="line"><a name="l05420"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6b325920faa1f39951374ddba36204f5"> 5420</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN31_Output (1UL) </span></div><div class="line"><a name="l05421"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae45b2acff9e015c4a7c8837f236d7988"> 5421</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN31_Clear (1UL) </span></div><div class="line"><a name="l05423"></a><span class="lineno"> 5423</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 30 : Set as input pin 30 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05424"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3ec18a4912b6f1902f999ac44d0a628a"> 5424</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN30_Pos (30UL) </span></div><div class="line"><a name="l05425"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8504b280a93b15482e7677e1d1d8d65c"> 5425</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN30_Msk (0x1UL &lt;&lt; GPIO_DIRCLR_PIN30_Pos) </span></div><div class="line"><a name="l05426"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac3a327bafb9c0c7e080c7182372415a8"> 5426</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN30_Input (0UL) </span></div><div class="line"><a name="l05427"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a899bfc7940b954bd8e25b2fa44aa4bd4"> 5427</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN30_Output (1UL) </span></div><div class="line"><a name="l05428"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af7a5879b2ab248495841505c81198686"> 5428</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN30_Clear (1UL) </span></div><div class="line"><a name="l05430"></a><span class="lineno"> 5430</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 29 : Set as input pin 29 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05431"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1279b34b47a2194f504f64241fc1ae72"> 5431</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN29_Pos (29UL) </span></div><div class="line"><a name="l05432"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abb272aea54a1fdc787aec36dbf71dac6"> 5432</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN29_Msk (0x1UL &lt;&lt; GPIO_DIRCLR_PIN29_Pos) </span></div><div class="line"><a name="l05433"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a231b54514b2d71f2a8d0137a35dd5c20"> 5433</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN29_Input (0UL) </span></div><div class="line"><a name="l05434"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a583cffbab5c76b16c3ed738cdc4c5607"> 5434</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN29_Output (1UL) </span></div><div class="line"><a name="l05435"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a45f09d81670cec4ab76d46e30c6d0a46"> 5435</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN29_Clear (1UL) </span></div><div class="line"><a name="l05437"></a><span class="lineno"> 5437</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 28 : Set as input pin 28 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05438"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0e7fc6133774421b431b50caa63d5a7b"> 5438</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN28_Pos (28UL) </span></div><div class="line"><a name="l05439"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad667905f0f8c00bdb8240bb58aba4fc6"> 5439</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN28_Msk (0x1UL &lt;&lt; GPIO_DIRCLR_PIN28_Pos) </span></div><div class="line"><a name="l05440"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5c5e547b111116abaa35f9428403b03e"> 5440</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN28_Input (0UL) </span></div><div class="line"><a name="l05441"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acd01d94ec545e878a35aa8f935fb5787"> 5441</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN28_Output (1UL) </span></div><div class="line"><a name="l05442"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa132dc0f4f997c7ce785564a0d50cac5"> 5442</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN28_Clear (1UL) </span></div><div class="line"><a name="l05444"></a><span class="lineno"> 5444</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 27 : Set as input pin 27 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05445"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acb0fe2fd78c936c5bcf95993eb668578"> 5445</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN27_Pos (27UL) </span></div><div class="line"><a name="l05446"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a91af1e2b00f2ef5d8b3a0e8d80cdb20d"> 5446</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN27_Msk (0x1UL &lt;&lt; GPIO_DIRCLR_PIN27_Pos) </span></div><div class="line"><a name="l05447"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af82c98467ed759768b1ec566fde56827"> 5447</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN27_Input (0UL) </span></div><div class="line"><a name="l05448"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2768933a40d8a24050766b48fa946546"> 5448</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN27_Output (1UL) </span></div><div class="line"><a name="l05449"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac25195c407215fa571df968a72fbf4b4"> 5449</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN27_Clear (1UL) </span></div><div class="line"><a name="l05451"></a><span class="lineno"> 5451</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 26 : Set as input pin 26 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05452"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a513a705d82542104660553187f1f0c5f"> 5452</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN26_Pos (26UL) </span></div><div class="line"><a name="l05453"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae06e8211ece8555d1c29f646feb118de"> 5453</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN26_Msk (0x1UL &lt;&lt; GPIO_DIRCLR_PIN26_Pos) </span></div><div class="line"><a name="l05454"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae1a453e2e3ae4967136fd9ca9b881720"> 5454</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN26_Input (0UL) </span></div><div class="line"><a name="l05455"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a387f806c85ce36a69b9a1e310e1e9e0e"> 5455</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN26_Output (1UL) </span></div><div class="line"><a name="l05456"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a04ba7f3ffaa88182ab9e135737d5ed28"> 5456</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN26_Clear (1UL) </span></div><div class="line"><a name="l05458"></a><span class="lineno"> 5458</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 25 : Set as input pin 25 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05459"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa084d1fe3daf9e2bf12a670b5133ebe4"> 5459</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN25_Pos (25UL) </span></div><div class="line"><a name="l05460"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a79c8b083f1e7afaa5bbdaa834dbe0fc7"> 5460</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN25_Msk (0x1UL &lt;&lt; GPIO_DIRCLR_PIN25_Pos) </span></div><div class="line"><a name="l05461"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a53569c0062c141fb5970eda7e7c406d4"> 5461</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN25_Input (0UL) </span></div><div class="line"><a name="l05462"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0afa631e3e1712597d3275dfcd23651e"> 5462</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN25_Output (1UL) </span></div><div class="line"><a name="l05463"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a495641f13c74a235633c36a6fd987446"> 5463</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN25_Clear (1UL) </span></div><div class="line"><a name="l05465"></a><span class="lineno"> 5465</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 24 : Set as input pin 24 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05466"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ace4e1c887200c850d04c2e7b01b752b4"> 5466</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN24_Pos (24UL) </span></div><div class="line"><a name="l05467"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a36bd69029020ef1495dfd1dd470b234a"> 5467</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN24_Msk (0x1UL &lt;&lt; GPIO_DIRCLR_PIN24_Pos) </span></div><div class="line"><a name="l05468"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa041b278e3e119a10ff6ffb00dfd4173"> 5468</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN24_Input (0UL) </span></div><div class="line"><a name="l05469"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac633b0c8c555cbfd0773ab0fd36871ab"> 5469</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN24_Output (1UL) </span></div><div class="line"><a name="l05470"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad98e365d3826897272661659db5ba5ab"> 5470</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN24_Clear (1UL) </span></div><div class="line"><a name="l05472"></a><span class="lineno"> 5472</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 23 : Set as input pin 23 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05473"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a186ac4849b4a42763ff61124c0f2ce32"> 5473</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN23_Pos (23UL) </span></div><div class="line"><a name="l05474"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0cd93432f83f6b7ac38c5e8e66d9e24f"> 5474</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN23_Msk (0x1UL &lt;&lt; GPIO_DIRCLR_PIN23_Pos) </span></div><div class="line"><a name="l05475"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1a8b803d320b7a2341cb887e1adda1ab"> 5475</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN23_Input (0UL) </span></div><div class="line"><a name="l05476"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0411b40d0f2056a2d3862a2470f33c9b"> 5476</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN23_Output (1UL) </span></div><div class="line"><a name="l05477"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4a15b8502bca347c6ab76b4ee5149b82"> 5477</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN23_Clear (1UL) </span></div><div class="line"><a name="l05479"></a><span class="lineno"> 5479</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 22 : Set as input pin 22 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05480"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ada5515653c95e2d354edc034bc0b5e03"> 5480</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN22_Pos (22UL) </span></div><div class="line"><a name="l05481"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a43939c180c87ef77a37af00d806dc113"> 5481</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN22_Msk (0x1UL &lt;&lt; GPIO_DIRCLR_PIN22_Pos) </span></div><div class="line"><a name="l05482"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9622814292661b611d67021d3b507bad"> 5482</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN22_Input (0UL) </span></div><div class="line"><a name="l05483"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad57d041b82804204a214f0604c3def79"> 5483</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN22_Output (1UL) </span></div><div class="line"><a name="l05484"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0b9a011ebedc46d890d59bd28e333653"> 5484</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN22_Clear (1UL) </span></div><div class="line"><a name="l05486"></a><span class="lineno"> 5486</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 21 : Set as input pin 21 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05487"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a477ff0c7586b76961957ef5cefa3a812"> 5487</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN21_Pos (21UL) </span></div><div class="line"><a name="l05488"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1a38f126029fc5c042033b759d66cb75"> 5488</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN21_Msk (0x1UL &lt;&lt; GPIO_DIRCLR_PIN21_Pos) </span></div><div class="line"><a name="l05489"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a31cfee6ae1072294e113891eabc52f39"> 5489</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN21_Input (0UL) </span></div><div class="line"><a name="l05490"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7c116db784073541b4738d3f1814d970"> 5490</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN21_Output (1UL) </span></div><div class="line"><a name="l05491"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abdafc0fcd8dfed3b419a9d9ba2aeb6d8"> 5491</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN21_Clear (1UL) </span></div><div class="line"><a name="l05493"></a><span class="lineno"> 5493</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 20 : Set as input pin 20 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05494"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad7da2169cae0535d2829c02c082a9f87"> 5494</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN20_Pos (20UL) </span></div><div class="line"><a name="l05495"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aed72221ecc3187306ddf0772d395fb41"> 5495</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN20_Msk (0x1UL &lt;&lt; GPIO_DIRCLR_PIN20_Pos) </span></div><div class="line"><a name="l05496"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4d74b857f0254bc738453ce6c9c0f234"> 5496</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN20_Input (0UL) </span></div><div class="line"><a name="l05497"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa9755794844a09006e929da005f650c2"> 5497</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN20_Output (1UL) </span></div><div class="line"><a name="l05498"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6b426f10181bd072a72c03312468efcb"> 5498</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN20_Clear (1UL) </span></div><div class="line"><a name="l05500"></a><span class="lineno"> 5500</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 19 : Set as input pin 19 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05501"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a523fd10702cfcc72d5bb297183f67080"> 5501</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN19_Pos (19UL) </span></div><div class="line"><a name="l05502"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af65ef1444c30fee5ad1373c6aabb8935"> 5502</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN19_Msk (0x1UL &lt;&lt; GPIO_DIRCLR_PIN19_Pos) </span></div><div class="line"><a name="l05503"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a72c9f596182b1b6b366bf387c9d84038"> 5503</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN19_Input (0UL) </span></div><div class="line"><a name="l05504"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abd458cf65df2c35e46e35aebf01d613a"> 5504</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN19_Output (1UL) </span></div><div class="line"><a name="l05505"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aff690285155f4cf3f63f0630254668f0"> 5505</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN19_Clear (1UL) </span></div><div class="line"><a name="l05507"></a><span class="lineno"> 5507</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 18 : Set as input pin 18 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05508"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7bc7ee0e94bc4d404828041cde6e9bf3"> 5508</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN18_Pos (18UL) </span></div><div class="line"><a name="l05509"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a304a406815f0593620433e02454695a2"> 5509</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN18_Msk (0x1UL &lt;&lt; GPIO_DIRCLR_PIN18_Pos) </span></div><div class="line"><a name="l05510"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4dbbb23852d0afbeb8997c60f03aec98"> 5510</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN18_Input (0UL) </span></div><div class="line"><a name="l05511"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2da7268e347aba5c74255ad2e2ee50ce"> 5511</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN18_Output (1UL) </span></div><div class="line"><a name="l05512"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9eb7c418ff9e10e3ee5952577228dc54"> 5512</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN18_Clear (1UL) </span></div><div class="line"><a name="l05514"></a><span class="lineno"> 5514</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 17 : Set as input pin 17 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05515"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aeecec15cf6b58fbc021cd2363f389c2c"> 5515</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN17_Pos (17UL) </span></div><div class="line"><a name="l05516"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1d8f40f999875de2471ed3c867bb3bef"> 5516</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN17_Msk (0x1UL &lt;&lt; GPIO_DIRCLR_PIN17_Pos) </span></div><div class="line"><a name="l05517"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a611b35c1b1180bee8cd436678a1285c1"> 5517</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN17_Input (0UL) </span></div><div class="line"><a name="l05518"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af674f308caa4ad9ea599ffe6b098cb8d"> 5518</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN17_Output (1UL) </span></div><div class="line"><a name="l05519"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5fabb38908540e80c75da93d863542b0"> 5519</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN17_Clear (1UL) </span></div><div class="line"><a name="l05521"></a><span class="lineno"> 5521</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 16 : Set as input pin 16 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05522"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aec91471afedf65a228177e79acc62479"> 5522</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN16_Pos (16UL) </span></div><div class="line"><a name="l05523"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a66c71ea6f49b40ec7ef0c838f46cfcfd"> 5523</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN16_Msk (0x1UL &lt;&lt; GPIO_DIRCLR_PIN16_Pos) </span></div><div class="line"><a name="l05524"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1fe8798674a0b1d7b9189ccf8e17f2e4"> 5524</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN16_Input (0UL) </span></div><div class="line"><a name="l05525"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af303a1bf15064098ab5043cc60a241cc"> 5525</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN16_Output (1UL) </span></div><div class="line"><a name="l05526"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5107a7af215ca6d034b957b96b04ebcf"> 5526</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN16_Clear (1UL) </span></div><div class="line"><a name="l05528"></a><span class="lineno"> 5528</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 15 : Set as input pin 15 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05529"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a55bee9b80f94d4fd13d51a00965c4480"> 5529</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN15_Pos (15UL) </span></div><div class="line"><a name="l05530"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4c458b4ca1127f232bdcc84018b4fd4e"> 5530</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN15_Msk (0x1UL &lt;&lt; GPIO_DIRCLR_PIN15_Pos) </span></div><div class="line"><a name="l05531"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae015ee56fe5ffa2134b965b4adf46727"> 5531</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN15_Input (0UL) </span></div><div class="line"><a name="l05532"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a566c6289f4ca3c18caccb2845f003dc7"> 5532</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN15_Output (1UL) </span></div><div class="line"><a name="l05533"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a44a321eaf8ae96a146fc31b80a7394b8"> 5533</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN15_Clear (1UL) </span></div><div class="line"><a name="l05535"></a><span class="lineno"> 5535</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 14 : Set as input pin 14 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05536"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5ad4c6f8e834343962ad80a6b474b3d2"> 5536</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN14_Pos (14UL) </span></div><div class="line"><a name="l05537"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8f2cf88936ba7bba838fe4d8ec7a984a"> 5537</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN14_Msk (0x1UL &lt;&lt; GPIO_DIRCLR_PIN14_Pos) </span></div><div class="line"><a name="l05538"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aec92b122ffcc1c0cdaba82b366e56f31"> 5538</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN14_Input (0UL) </span></div><div class="line"><a name="l05539"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aadf2ae4579b46e620246722a301e7741"> 5539</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN14_Output (1UL) </span></div><div class="line"><a name="l05540"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3a052d2c4048ad288a2bf20ea9d82234"> 5540</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN14_Clear (1UL) </span></div><div class="line"><a name="l05542"></a><span class="lineno"> 5542</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 13 : Set as input pin 13 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05543"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab99c717d9488c9a6da0d4598ece431f8"> 5543</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN13_Pos (13UL) </span></div><div class="line"><a name="l05544"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8eed34d6c15ce6d4a41ec23e5c0ea1c6"> 5544</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN13_Msk (0x1UL &lt;&lt; GPIO_DIRCLR_PIN13_Pos) </span></div><div class="line"><a name="l05545"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a12d1f351cf8d7509c1f13a3c32da70bb"> 5545</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN13_Input (0UL) </span></div><div class="line"><a name="l05546"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0ff42bc4ad948dc0912d10bfa2ec537f"> 5546</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN13_Output (1UL) </span></div><div class="line"><a name="l05547"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab5c97ed506517a7481ffd657c492baed"> 5547</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN13_Clear (1UL) </span></div><div class="line"><a name="l05549"></a><span class="lineno"> 5549</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 12 : Set as input pin 12 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05550"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad396223ecaa140ec6a6bc183a877e6b8"> 5550</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN12_Pos (12UL) </span></div><div class="line"><a name="l05551"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6c87ce599dc879895adabb5f8e2eabbc"> 5551</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN12_Msk (0x1UL &lt;&lt; GPIO_DIRCLR_PIN12_Pos) </span></div><div class="line"><a name="l05552"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af54c4cf45dd8400d1410b7336529534b"> 5552</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN12_Input (0UL) </span></div><div class="line"><a name="l05553"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#add98eb5e667037c79684a9b3338e99b2"> 5553</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN12_Output (1UL) </span></div><div class="line"><a name="l05554"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a65c480394393e368d65dc19b880d60c1"> 5554</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN12_Clear (1UL) </span></div><div class="line"><a name="l05556"></a><span class="lineno"> 5556</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 11 : Set as input pin 11 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05557"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa2e271f903ae3895a373eaad585477c2"> 5557</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN11_Pos (11UL) </span></div><div class="line"><a name="l05558"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afd9e65c4bd927ffe12152993f3378d3d"> 5558</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN11_Msk (0x1UL &lt;&lt; GPIO_DIRCLR_PIN11_Pos) </span></div><div class="line"><a name="l05559"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a123220321d35d9157fa7770615545b2d"> 5559</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN11_Input (0UL) </span></div><div class="line"><a name="l05560"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a524dc3bf57ab753c34a7cdfac594cba3"> 5560</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN11_Output (1UL) </span></div><div class="line"><a name="l05561"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0832453cf9c86245d7da9fc2fd52c1ee"> 5561</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN11_Clear (1UL) </span></div><div class="line"><a name="l05563"></a><span class="lineno"> 5563</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 10 : Set as input pin 10 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05564"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad9cdfa695b39f7d7c7791c145163a343"> 5564</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN10_Pos (10UL) </span></div><div class="line"><a name="l05565"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0182c981a8d57ace821c10c331e1f605"> 5565</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN10_Msk (0x1UL &lt;&lt; GPIO_DIRCLR_PIN10_Pos) </span></div><div class="line"><a name="l05566"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8f40c4c82e62f961b3842fe37230b621"> 5566</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN10_Input (0UL) </span></div><div class="line"><a name="l05567"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad4303e426b8fc48f5dbe1b7386e72052"> 5567</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN10_Output (1UL) </span></div><div class="line"><a name="l05568"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9c376fae6bda059a1de9c80bb4712796"> 5568</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN10_Clear (1UL) </span></div><div class="line"><a name="l05570"></a><span class="lineno"> 5570</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 9 : Set as input pin 9 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05571"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad01e38df7a6bb1987617536461660d78"> 5571</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN9_Pos (9UL) </span></div><div class="line"><a name="l05572"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acbe403c472f4ed5ec25eee14fc6d6529"> 5572</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN9_Msk (0x1UL &lt;&lt; GPIO_DIRCLR_PIN9_Pos) </span></div><div class="line"><a name="l05573"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afc2665e1a63294e42478124245cdbe9c"> 5573</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN9_Input (0UL) </span></div><div class="line"><a name="l05574"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1a0bf5f1ce7830990f31b4cb2794f4d0"> 5574</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN9_Output (1UL) </span></div><div class="line"><a name="l05575"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6c58cbedd15d06d788c315f945f4454d"> 5575</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN9_Clear (1UL) </span></div><div class="line"><a name="l05577"></a><span class="lineno"> 5577</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 8 : Set as input pin 8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05578"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abc8b213ecd8924d3d9d15874f6670162"> 5578</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN8_Pos (8UL) </span></div><div class="line"><a name="l05579"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aec131c20edd874a9b79a707ce3c36e2c"> 5579</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN8_Msk (0x1UL &lt;&lt; GPIO_DIRCLR_PIN8_Pos) </span></div><div class="line"><a name="l05580"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1f75ba75d2e3ab31a5e4619fcf7faf87"> 5580</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN8_Input (0UL) </span></div><div class="line"><a name="l05581"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a819bbf4d067336bd7fd0512a3d581ad1"> 5581</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN8_Output (1UL) </span></div><div class="line"><a name="l05582"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a29899fd5aded239daa17b355b17dbb3b"> 5582</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN8_Clear (1UL) </span></div><div class="line"><a name="l05584"></a><span class="lineno"> 5584</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 7 : Set as input pin 7 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05585"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a80ee7f365d65f869745199421af4f845"> 5585</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN7_Pos (7UL) </span></div><div class="line"><a name="l05586"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acc18fd251dc911ec647b51f32632f130"> 5586</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN7_Msk (0x1UL &lt;&lt; GPIO_DIRCLR_PIN7_Pos) </span></div><div class="line"><a name="l05587"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4f18dcdb2e4527ff8f6c19ff666445a1"> 5587</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN7_Input (0UL) </span></div><div class="line"><a name="l05588"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac9bca100b5a6d7bb69833805aa05744a"> 5588</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN7_Output (1UL) </span></div><div class="line"><a name="l05589"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae2eb35fa87362c5dded9bba91e0d1f1c"> 5589</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN7_Clear (1UL) </span></div><div class="line"><a name="l05591"></a><span class="lineno"> 5591</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 6 : Set as input pin 6 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05592"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7242a541819e573a532d272b6885c667"> 5592</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN6_Pos (6UL) </span></div><div class="line"><a name="l05593"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a625a2347271a9a1345a67e9bb2b1cbef"> 5593</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN6_Msk (0x1UL &lt;&lt; GPIO_DIRCLR_PIN6_Pos) </span></div><div class="line"><a name="l05594"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab82de9950b9e5ca0e00dda0ccd1214d7"> 5594</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN6_Input (0UL) </span></div><div class="line"><a name="l05595"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa3f587350d3553df31080079cede5149"> 5595</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN6_Output (1UL) </span></div><div class="line"><a name="l05596"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab84c5a253d82caf6d8bdd8f9e49effaa"> 5596</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN6_Clear (1UL) </span></div><div class="line"><a name="l05598"></a><span class="lineno"> 5598</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 5 : Set as input pin 5 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05599"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a747abee04215d94462e162790e1641d8"> 5599</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN5_Pos (5UL) </span></div><div class="line"><a name="l05600"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab3d6a6f480694a606b916817c2282924"> 5600</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN5_Msk (0x1UL &lt;&lt; GPIO_DIRCLR_PIN5_Pos) </span></div><div class="line"><a name="l05601"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2794853dd01b3b52e84840ef25321efc"> 5601</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN5_Input (0UL) </span></div><div class="line"><a name="l05602"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a47551f6ca965f87dcddc1cd4bd151036"> 5602</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN5_Output (1UL) </span></div><div class="line"><a name="l05603"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a61a3d4d9d83436814ebcb507055bd16c"> 5603</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN5_Clear (1UL) </span></div><div class="line"><a name="l05605"></a><span class="lineno"> 5605</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 4 : Set as input pin 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05606"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8fd601df9f74ca999911c116a40f4289"> 5606</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN4_Pos (4UL) </span></div><div class="line"><a name="l05607"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab1c1568ac73c69d4a962998142848698"> 5607</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN4_Msk (0x1UL &lt;&lt; GPIO_DIRCLR_PIN4_Pos) </span></div><div class="line"><a name="l05608"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a409fb099d2d844f64dd64da94d3161aa"> 5608</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN4_Input (0UL) </span></div><div class="line"><a name="l05609"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aec84df0f5996d898679f2e1583a2cb0d"> 5609</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN4_Output (1UL) </span></div><div class="line"><a name="l05610"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a90b28dea590529a6f0612fd2053d3043"> 5610</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN4_Clear (1UL) </span></div><div class="line"><a name="l05612"></a><span class="lineno"> 5612</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 3 : Set as input pin 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05613"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac48c52b92c529d879dca7a77d75381f4"> 5613</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN3_Pos (3UL) </span></div><div class="line"><a name="l05614"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aad5b81b9662b4fc49cecf45ee1554804"> 5614</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN3_Msk (0x1UL &lt;&lt; GPIO_DIRCLR_PIN3_Pos) </span></div><div class="line"><a name="l05615"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3229d2c6a4ce3517b8a142896d7bca52"> 5615</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN3_Input (0UL) </span></div><div class="line"><a name="l05616"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a861388ee72b436edd73fc0d4c821f115"> 5616</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN3_Output (1UL) </span></div><div class="line"><a name="l05617"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a41ef481c3ab8cc96aeacef7f4991a2f2"> 5617</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN3_Clear (1UL) </span></div><div class="line"><a name="l05619"></a><span class="lineno"> 5619</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Set as input pin 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05620"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac103b4bf1c338dcb69260769590d99a9"> 5620</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN2_Pos (2UL) </span></div><div class="line"><a name="l05621"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a93c506da26e1c98cbdde4e02ff61ac15"> 5621</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN2_Msk (0x1UL &lt;&lt; GPIO_DIRCLR_PIN2_Pos) </span></div><div class="line"><a name="l05622"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9e32da19193a3b40ce75af7db2e79da7"> 5622</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN2_Input (0UL) </span></div><div class="line"><a name="l05623"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a61b461d52dc94c47582e1be11165cb3c"> 5623</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN2_Output (1UL) </span></div><div class="line"><a name="l05624"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2fe922e887ff6144f93210787c961f94"> 5624</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN2_Clear (1UL) </span></div><div class="line"><a name="l05626"></a><span class="lineno"> 5626</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Set as input pin 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05627"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a611603a1431d20b5079d01c1f4736b10"> 5627</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN1_Pos (1UL) </span></div><div class="line"><a name="l05628"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a717b4f2cd2700eb54cec2627c3c5d7d6"> 5628</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN1_Msk (0x1UL &lt;&lt; GPIO_DIRCLR_PIN1_Pos) </span></div><div class="line"><a name="l05629"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab9528395b032c66de1872687b9a3c5d8"> 5629</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN1_Input (0UL) </span></div><div class="line"><a name="l05630"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a20b5c84fca939ef2ae327bc2c310e6a0"> 5630</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN1_Output (1UL) </span></div><div class="line"><a name="l05631"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3bb27d621f873f085317a52169f899ac"> 5631</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN1_Clear (1UL) </span></div><div class="line"><a name="l05633"></a><span class="lineno"> 5633</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Set as input pin 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05634"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0949d0bc6ae213fb095180aa52f9b090"> 5634</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN0_Pos (0UL) </span></div><div class="line"><a name="l05635"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a53aaec9bf3ae89948109881befcad533"> 5635</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN0_Msk (0x1UL &lt;&lt; GPIO_DIRCLR_PIN0_Pos) </span></div><div class="line"><a name="l05636"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad5eab0623b0edb460a8eed6b3a675ced"> 5636</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN0_Input (0UL) </span></div><div class="line"><a name="l05637"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aefb9af39fe0304c61aaa38886d9aeefd"> 5637</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN0_Output (1UL) </span></div><div class="line"><a name="l05638"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6387b6dced4c3a7e4de2a4fca2f4db30"> 5638</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN0_Clear (1UL) </span></div><div class="line"><a name="l05640"></a><span class="lineno"> 5640</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: GPIO_LATCH */</span><span class="preprocessor"></span></div><div class="line"><a name="l05641"></a><span class="lineno"> 5641</span>&#160;<span class="comment">/* Description: Latch register indicating what GPIO pins that have met the criteria set in the PIN_CNF[n].SENSE registers */</span></div><div class="line"><a name="l05642"></a><span class="lineno"> 5642</span>&#160;</div><div class="line"><a name="l05643"></a><span class="lineno"> 5643</span>&#160;<span class="comment">/* Bit 31 : Status on whether PIN31 has met criteria set in PIN_CNF31.SENSE register. Write &#39;1&#39; to clear. */</span></div><div class="line"><a name="l05644"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3c9585b0c7e6732f6cf9984e8a43d05a"> 5644</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN31_Pos (31UL) </span></div><div class="line"><a name="l05645"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5f9d92239f42c0f91100602d9ae3605b"> 5645</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN31_Msk (0x1UL &lt;&lt; GPIO_LATCH_PIN31_Pos) </span></div><div class="line"><a name="l05646"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a856cc9e9514736447fb91e33b924f257"> 5646</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN31_NotLatched (0UL) </span></div><div class="line"><a name="l05647"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a42cbe4443603765b2b12e2e66a67fcd6"> 5647</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN31_Latched (1UL) </span></div><div class="line"><a name="l05649"></a><span class="lineno"> 5649</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 30 : Status on whether PIN30 has met criteria set in PIN_CNF30.SENSE register. Write &#39;1&#39; to clear. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05650"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acc59d26c5d3712b3d03fee3a77fd3e1b"> 5650</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN30_Pos (30UL) </span></div><div class="line"><a name="l05651"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a187f03dbda1722ef493e3ee3bd982a46"> 5651</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN30_Msk (0x1UL &lt;&lt; GPIO_LATCH_PIN30_Pos) </span></div><div class="line"><a name="l05652"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aabb6999992bf8394e8a1ac85452c6db3"> 5652</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN30_NotLatched (0UL) </span></div><div class="line"><a name="l05653"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a72f46d3b942de6625d1dfc03d463c734"> 5653</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN30_Latched (1UL) </span></div><div class="line"><a name="l05655"></a><span class="lineno"> 5655</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 29 : Status on whether PIN29 has met criteria set in PIN_CNF29.SENSE register. Write &#39;1&#39; to clear. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05656"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad0aaa340043440bcedfc753662a3bd8a"> 5656</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN29_Pos (29UL) </span></div><div class="line"><a name="l05657"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab0cbbd6f4e4bfb89a27496240c57569c"> 5657</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN29_Msk (0x1UL &lt;&lt; GPIO_LATCH_PIN29_Pos) </span></div><div class="line"><a name="l05658"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a64a98733e40c0cc7b1d527e38044c569"> 5658</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN29_NotLatched (0UL) </span></div><div class="line"><a name="l05659"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1bf85b267b6290b32193d13cdeb1c8b5"> 5659</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN29_Latched (1UL) </span></div><div class="line"><a name="l05661"></a><span class="lineno"> 5661</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 28 : Status on whether PIN28 has met criteria set in PIN_CNF28.SENSE register. Write &#39;1&#39; to clear. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05662"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa6173970f897f6a9ce35c6c476701219"> 5662</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN28_Pos (28UL) </span></div><div class="line"><a name="l05663"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a840beda14ddd9153a2b0f1500bd1ca67"> 5663</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN28_Msk (0x1UL &lt;&lt; GPIO_LATCH_PIN28_Pos) </span></div><div class="line"><a name="l05664"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abd539e3906e9c9bc0f14eef6a14eb2ab"> 5664</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN28_NotLatched (0UL) </span></div><div class="line"><a name="l05665"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a35d5e399577c1394e4da6775cd388230"> 5665</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN28_Latched (1UL) </span></div><div class="line"><a name="l05667"></a><span class="lineno"> 5667</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 27 : Status on whether PIN27 has met criteria set in PIN_CNF27.SENSE register. Write &#39;1&#39; to clear. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05668"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3d4d7c0e933ccf0146d5a92d7353502b"> 5668</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN27_Pos (27UL) </span></div><div class="line"><a name="l05669"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a67a3cc424e339eaa9af6b1104c137f74"> 5669</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN27_Msk (0x1UL &lt;&lt; GPIO_LATCH_PIN27_Pos) </span></div><div class="line"><a name="l05670"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa3c40af2a43975b90495bea87e7cd198"> 5670</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN27_NotLatched (0UL) </span></div><div class="line"><a name="l05671"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7e03085f19554ca6fa2f4fa8505c4a00"> 5671</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN27_Latched (1UL) </span></div><div class="line"><a name="l05673"></a><span class="lineno"> 5673</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 26 : Status on whether PIN26 has met criteria set in PIN_CNF26.SENSE register. Write &#39;1&#39; to clear. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05674"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af2b598cf418b75bc8afc3bdfa7af1c69"> 5674</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN26_Pos (26UL) </span></div><div class="line"><a name="l05675"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a82d4b292987a2df001003f1a58e7d9ea"> 5675</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN26_Msk (0x1UL &lt;&lt; GPIO_LATCH_PIN26_Pos) </span></div><div class="line"><a name="l05676"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a86de0d6bc50392c9bed10e8a003e150a"> 5676</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN26_NotLatched (0UL) </span></div><div class="line"><a name="l05677"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abf916b8fb622470ec6bbddf81d009592"> 5677</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN26_Latched (1UL) </span></div><div class="line"><a name="l05679"></a><span class="lineno"> 5679</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 25 : Status on whether PIN25 has met criteria set in PIN_CNF25.SENSE register. Write &#39;1&#39; to clear. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05680"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7237c32f54928b57a82df97695922e38"> 5680</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN25_Pos (25UL) </span></div><div class="line"><a name="l05681"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a455dc3e965b1674dea0bcf65b34995b7"> 5681</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN25_Msk (0x1UL &lt;&lt; GPIO_LATCH_PIN25_Pos) </span></div><div class="line"><a name="l05682"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a23883a88042c26707598bbf55a763914"> 5682</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN25_NotLatched (0UL) </span></div><div class="line"><a name="l05683"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ade19b4bcaff25102043a6fc747168f03"> 5683</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN25_Latched (1UL) </span></div><div class="line"><a name="l05685"></a><span class="lineno"> 5685</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 24 : Status on whether PIN24 has met criteria set in PIN_CNF24.SENSE register. Write &#39;1&#39; to clear. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05686"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a61ac1be6e8dd26f391ec6475abe875b6"> 5686</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN24_Pos (24UL) </span></div><div class="line"><a name="l05687"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae4142787db91eaba1cb094673095fc9e"> 5687</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN24_Msk (0x1UL &lt;&lt; GPIO_LATCH_PIN24_Pos) </span></div><div class="line"><a name="l05688"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a781b506ed82fff5dc9c8d5944c382065"> 5688</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN24_NotLatched (0UL) </span></div><div class="line"><a name="l05689"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7c91aa00651cd711fc14fae16d2f22a2"> 5689</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN24_Latched (1UL) </span></div><div class="line"><a name="l05691"></a><span class="lineno"> 5691</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 23 : Status on whether PIN23 has met criteria set in PIN_CNF23.SENSE register. Write &#39;1&#39; to clear. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05692"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acb96cf11ccd67dd0770af01b20dd17bd"> 5692</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN23_Pos (23UL) </span></div><div class="line"><a name="l05693"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac98dae5a5806de0991c0a852b2eca3c3"> 5693</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN23_Msk (0x1UL &lt;&lt; GPIO_LATCH_PIN23_Pos) </span></div><div class="line"><a name="l05694"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0eb77a1c88b36d852567e450cd53f072"> 5694</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN23_NotLatched (0UL) </span></div><div class="line"><a name="l05695"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a91ceb92faf5f8f4021e378f7828dee40"> 5695</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN23_Latched (1UL) </span></div><div class="line"><a name="l05697"></a><span class="lineno"> 5697</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 22 : Status on whether PIN22 has met criteria set in PIN_CNF22.SENSE register. Write &#39;1&#39; to clear. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05698"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a63c826ed6f7f9845d24a6d7d6a41b96f"> 5698</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN22_Pos (22UL) </span></div><div class="line"><a name="l05699"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afe98842d56677b5021c91ade0f57cff2"> 5699</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN22_Msk (0x1UL &lt;&lt; GPIO_LATCH_PIN22_Pos) </span></div><div class="line"><a name="l05700"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a574ca972f1d1d88b655693ee72a6e637"> 5700</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN22_NotLatched (0UL) </span></div><div class="line"><a name="l05701"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aafcb3e2f58e545c59367b654996d4bd4"> 5701</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN22_Latched (1UL) </span></div><div class="line"><a name="l05703"></a><span class="lineno"> 5703</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 21 : Status on whether PIN21 has met criteria set in PIN_CNF21.SENSE register. Write &#39;1&#39; to clear. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05704"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad7017cb5d1e6fc758dbb1c6efd97ba45"> 5704</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN21_Pos (21UL) </span></div><div class="line"><a name="l05705"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad990a055b44d3c325c5f6a42c91b1d6f"> 5705</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN21_Msk (0x1UL &lt;&lt; GPIO_LATCH_PIN21_Pos) </span></div><div class="line"><a name="l05706"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5b034602e10cab9f530bc4f9f42e1bdf"> 5706</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN21_NotLatched (0UL) </span></div><div class="line"><a name="l05707"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a13f2d8d64ca274717384159c4981a34d"> 5707</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN21_Latched (1UL) </span></div><div class="line"><a name="l05709"></a><span class="lineno"> 5709</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 20 : Status on whether PIN20 has met criteria set in PIN_CNF20.SENSE register. Write &#39;1&#39; to clear. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05710"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a11c479b267da24c087dd02c41a04a16f"> 5710</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN20_Pos (20UL) </span></div><div class="line"><a name="l05711"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab9ce7f43f67e29470d5f8e278dcdf125"> 5711</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN20_Msk (0x1UL &lt;&lt; GPIO_LATCH_PIN20_Pos) </span></div><div class="line"><a name="l05712"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a985b78a5086159f51c569049e02b2910"> 5712</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN20_NotLatched (0UL) </span></div><div class="line"><a name="l05713"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5210f11ee8d6b2d8251bf06aea085d7e"> 5713</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN20_Latched (1UL) </span></div><div class="line"><a name="l05715"></a><span class="lineno"> 5715</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 19 : Status on whether PIN19 has met criteria set in PIN_CNF19.SENSE register. Write &#39;1&#39; to clear. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05716"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0fb2799ced90388099379eea29fff6ec"> 5716</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN19_Pos (19UL) </span></div><div class="line"><a name="l05717"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af3e67d61c9c3622e8cb32cda23275135"> 5717</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN19_Msk (0x1UL &lt;&lt; GPIO_LATCH_PIN19_Pos) </span></div><div class="line"><a name="l05718"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a109866a9b42138f7fd61df7c8750f9f8"> 5718</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN19_NotLatched (0UL) </span></div><div class="line"><a name="l05719"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6f6ff00e5d9f15e02c4476597607a3b3"> 5719</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN19_Latched (1UL) </span></div><div class="line"><a name="l05721"></a><span class="lineno"> 5721</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 18 : Status on whether PIN18 has met criteria set in PIN_CNF18.SENSE register. Write &#39;1&#39; to clear. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05722"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a480d2adac9bbcabbd1ed41d2ad4f43ba"> 5722</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN18_Pos (18UL) </span></div><div class="line"><a name="l05723"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a15729feb829db8bcbd78c75be580eb5a"> 5723</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN18_Msk (0x1UL &lt;&lt; GPIO_LATCH_PIN18_Pos) </span></div><div class="line"><a name="l05724"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a85cdee080fdb0f4ab1a23cdbe27a0214"> 5724</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN18_NotLatched (0UL) </span></div><div class="line"><a name="l05725"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4cdbfa1e4e0e73e0771b1a1a6e1fd68c"> 5725</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN18_Latched (1UL) </span></div><div class="line"><a name="l05727"></a><span class="lineno"> 5727</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 17 : Status on whether PIN17 has met criteria set in PIN_CNF17.SENSE register. Write &#39;1&#39; to clear. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05728"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afa72c6956550415c599447117c5ccf7b"> 5728</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN17_Pos (17UL) </span></div><div class="line"><a name="l05729"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a56985c14abc675117df109964d391889"> 5729</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN17_Msk (0x1UL &lt;&lt; GPIO_LATCH_PIN17_Pos) </span></div><div class="line"><a name="l05730"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae1da108d9373390add74738d5595bfb3"> 5730</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN17_NotLatched (0UL) </span></div><div class="line"><a name="l05731"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aed57e1bef8e1753cd6732ff0c3988944"> 5731</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN17_Latched (1UL) </span></div><div class="line"><a name="l05733"></a><span class="lineno"> 5733</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 16 : Status on whether PIN16 has met criteria set in PIN_CNF16.SENSE register. Write &#39;1&#39; to clear. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05734"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7d7f85604bbf17b6497772a47cffb22b"> 5734</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN16_Pos (16UL) </span></div><div class="line"><a name="l05735"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa14d9b1e895c03679a7ddaf9aa596c1a"> 5735</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN16_Msk (0x1UL &lt;&lt; GPIO_LATCH_PIN16_Pos) </span></div><div class="line"><a name="l05736"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a91ea767cbfa62b9366b1a4be86ad6964"> 5736</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN16_NotLatched (0UL) </span></div><div class="line"><a name="l05737"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af3beecf67717e6b142217a5f19981117"> 5737</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN16_Latched (1UL) </span></div><div class="line"><a name="l05739"></a><span class="lineno"> 5739</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 15 : Status on whether PIN15 has met criteria set in PIN_CNF15.SENSE register. Write &#39;1&#39; to clear. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05740"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a630ace8f89fc6113df53ad191a74d075"> 5740</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN15_Pos (15UL) </span></div><div class="line"><a name="l05741"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adc51694d6fd4f9da2177fc138619c8e7"> 5741</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN15_Msk (0x1UL &lt;&lt; GPIO_LATCH_PIN15_Pos) </span></div><div class="line"><a name="l05742"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa643f68a3aa6ea705927f820881edf0a"> 5742</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN15_NotLatched (0UL) </span></div><div class="line"><a name="l05743"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a70d6a886efb17316ef7fae2370dabfd2"> 5743</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN15_Latched (1UL) </span></div><div class="line"><a name="l05745"></a><span class="lineno"> 5745</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 14 : Status on whether PIN14 has met criteria set in PIN_CNF14.SENSE register. Write &#39;1&#39; to clear. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05746"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac453615db1d12e6d84e2b92d58db4d4a"> 5746</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN14_Pos (14UL) </span></div><div class="line"><a name="l05747"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5643d549856d355655d095c79f1f3b0f"> 5747</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN14_Msk (0x1UL &lt;&lt; GPIO_LATCH_PIN14_Pos) </span></div><div class="line"><a name="l05748"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad3296d4cfa35778096689c7d72b7ad89"> 5748</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN14_NotLatched (0UL) </span></div><div class="line"><a name="l05749"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8cad15ab386527d6809662718913b0bb"> 5749</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN14_Latched (1UL) </span></div><div class="line"><a name="l05751"></a><span class="lineno"> 5751</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 13 : Status on whether PIN13 has met criteria set in PIN_CNF13.SENSE register. Write &#39;1&#39; to clear. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05752"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa2fb9c988f8cf03d92c28698f7f45a86"> 5752</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN13_Pos (13UL) </span></div><div class="line"><a name="l05753"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa8b6bdb3058fee3a239df112f8ec4609"> 5753</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN13_Msk (0x1UL &lt;&lt; GPIO_LATCH_PIN13_Pos) </span></div><div class="line"><a name="l05754"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9565183e73d3fa22777d61eda2b12a0a"> 5754</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN13_NotLatched (0UL) </span></div><div class="line"><a name="l05755"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3ffc4f5d475a888b6d797de28a1dbe87"> 5755</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN13_Latched (1UL) </span></div><div class="line"><a name="l05757"></a><span class="lineno"> 5757</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 12 : Status on whether PIN12 has met criteria set in PIN_CNF12.SENSE register. Write &#39;1&#39; to clear. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05758"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1c6b1261165987fe9cdd6eefc735d0c8"> 5758</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN12_Pos (12UL) </span></div><div class="line"><a name="l05759"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2b6a042ae56679c4645044cf562edd18"> 5759</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN12_Msk (0x1UL &lt;&lt; GPIO_LATCH_PIN12_Pos) </span></div><div class="line"><a name="l05760"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a55d6149056d15afc4fe449cacf00d681"> 5760</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN12_NotLatched (0UL) </span></div><div class="line"><a name="l05761"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adc0021cc468cb501124cfedcb8eb1063"> 5761</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN12_Latched (1UL) </span></div><div class="line"><a name="l05763"></a><span class="lineno"> 5763</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 11 : Status on whether PIN11 has met criteria set in PIN_CNF11.SENSE register. Write &#39;1&#39; to clear. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05764"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2d5d005a21e1c03388ef2bb974d6bc3e"> 5764</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN11_Pos (11UL) </span></div><div class="line"><a name="l05765"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a52c7026deaf2f1000eba71e5e3b1866d"> 5765</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN11_Msk (0x1UL &lt;&lt; GPIO_LATCH_PIN11_Pos) </span></div><div class="line"><a name="l05766"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a743632b04ad3d1aff9cf91b7bf8c56a9"> 5766</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN11_NotLatched (0UL) </span></div><div class="line"><a name="l05767"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7a5802ca9aad18e88902580c0146dd88"> 5767</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN11_Latched (1UL) </span></div><div class="line"><a name="l05769"></a><span class="lineno"> 5769</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 10 : Status on whether PIN10 has met criteria set in PIN_CNF10.SENSE register. Write &#39;1&#39; to clear. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05770"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3d0311e8c7604e73d4cd237d8ca59fd9"> 5770</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN10_Pos (10UL) </span></div><div class="line"><a name="l05771"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7f75609ae155963187f7f4243097ee53"> 5771</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN10_Msk (0x1UL &lt;&lt; GPIO_LATCH_PIN10_Pos) </span></div><div class="line"><a name="l05772"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a25b4e16747394e7c62cecd0062d34759"> 5772</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN10_NotLatched (0UL) </span></div><div class="line"><a name="l05773"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a709ed5b447ae7360ccc98818fdba0b88"> 5773</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN10_Latched (1UL) </span></div><div class="line"><a name="l05775"></a><span class="lineno"> 5775</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 9 : Status on whether PIN9 has met criteria set in PIN_CNF9.SENSE register. Write &#39;1&#39; to clear. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05776"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad13aabcf98892fbc1f809cc6fd521679"> 5776</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN9_Pos (9UL) </span></div><div class="line"><a name="l05777"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0b353d5781c06362a3ea3578b9eb9487"> 5777</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN9_Msk (0x1UL &lt;&lt; GPIO_LATCH_PIN9_Pos) </span></div><div class="line"><a name="l05778"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a65a82c3ed9303e024134fa0ca8d67720"> 5778</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN9_NotLatched (0UL) </span></div><div class="line"><a name="l05779"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4967583cae8c80aca69a4d91782db883"> 5779</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN9_Latched (1UL) </span></div><div class="line"><a name="l05781"></a><span class="lineno"> 5781</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 8 : Status on whether PIN8 has met criteria set in PIN_CNF8.SENSE register. Write &#39;1&#39; to clear. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05782"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adc6c744f56c9a8663e8a35365f3a74c2"> 5782</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN8_Pos (8UL) </span></div><div class="line"><a name="l05783"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7b76cba9eed1f1e50ce8c015269e51ac"> 5783</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN8_Msk (0x1UL &lt;&lt; GPIO_LATCH_PIN8_Pos) </span></div><div class="line"><a name="l05784"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab2e7ed8a5d17f03d91c711462a164d16"> 5784</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN8_NotLatched (0UL) </span></div><div class="line"><a name="l05785"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a73f90c4f3e4b6bda0c69d218f2cfa8ff"> 5785</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN8_Latched (1UL) </span></div><div class="line"><a name="l05787"></a><span class="lineno"> 5787</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 7 : Status on whether PIN7 has met criteria set in PIN_CNF7.SENSE register. Write &#39;1&#39; to clear. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05788"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a01e9f75192c866ee2a63dba7de5f3a5d"> 5788</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN7_Pos (7UL) </span></div><div class="line"><a name="l05789"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8837c11e9da7ca4b503ba1f56ad50c27"> 5789</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN7_Msk (0x1UL &lt;&lt; GPIO_LATCH_PIN7_Pos) </span></div><div class="line"><a name="l05790"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6d7d2cf75c12fa903bd68cc354b054fd"> 5790</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN7_NotLatched (0UL) </span></div><div class="line"><a name="l05791"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a479c9fded42c4f097a40137005766dbc"> 5791</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN7_Latched (1UL) </span></div><div class="line"><a name="l05793"></a><span class="lineno"> 5793</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 6 : Status on whether PIN6 has met criteria set in PIN_CNF6.SENSE register. Write &#39;1&#39; to clear. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05794"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0d5c3da87f65b8ed085cd6156eeacaff"> 5794</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN6_Pos (6UL) </span></div><div class="line"><a name="l05795"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af888166ec24f3a7e098fd777df830139"> 5795</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN6_Msk (0x1UL &lt;&lt; GPIO_LATCH_PIN6_Pos) </span></div><div class="line"><a name="l05796"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa4631f1fc9aeb2618d1e269ed1007640"> 5796</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN6_NotLatched (0UL) </span></div><div class="line"><a name="l05797"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa4b5e072157d1e515fe39ef0b97f998a"> 5797</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN6_Latched (1UL) </span></div><div class="line"><a name="l05799"></a><span class="lineno"> 5799</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 5 : Status on whether PIN5 has met criteria set in PIN_CNF5.SENSE register. Write &#39;1&#39; to clear. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05800"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4fe9c11b5224e82902214f897d299860"> 5800</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN5_Pos (5UL) </span></div><div class="line"><a name="l05801"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad67d3debc7450724fb4c6e213b89159d"> 5801</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN5_Msk (0x1UL &lt;&lt; GPIO_LATCH_PIN5_Pos) </span></div><div class="line"><a name="l05802"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad281a409558fce5098a7830575ea1718"> 5802</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN5_NotLatched (0UL) </span></div><div class="line"><a name="l05803"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adc99acbfb81f1a4413a869ebd50ad000"> 5803</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN5_Latched (1UL) </span></div><div class="line"><a name="l05805"></a><span class="lineno"> 5805</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 4 : Status on whether PIN4 has met criteria set in PIN_CNF4.SENSE register. Write &#39;1&#39; to clear. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05806"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2516ac0c329d9828222ddd4b29f4aacf"> 5806</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN4_Pos (4UL) </span></div><div class="line"><a name="l05807"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a81aa916ba50d1678763e13d11ddf4e13"> 5807</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN4_Msk (0x1UL &lt;&lt; GPIO_LATCH_PIN4_Pos) </span></div><div class="line"><a name="l05808"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa510d1beb1835b0d641cf00012ca82fb"> 5808</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN4_NotLatched (0UL) </span></div><div class="line"><a name="l05809"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad59b68116a6fe51b75420150f9954d9b"> 5809</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN4_Latched (1UL) </span></div><div class="line"><a name="l05811"></a><span class="lineno"> 5811</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 3 : Status on whether PIN3 has met criteria set in PIN_CNF3.SENSE register. Write &#39;1&#39; to clear. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05812"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afb81c1c8b1c7fd0202ecce8399cda315"> 5812</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN3_Pos (3UL) </span></div><div class="line"><a name="l05813"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae8fd7aa2e2958855de5d0d6e23fe3227"> 5813</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN3_Msk (0x1UL &lt;&lt; GPIO_LATCH_PIN3_Pos) </span></div><div class="line"><a name="l05814"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4eb5ff8ea875d38b2faf7d419fad9ed9"> 5814</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN3_NotLatched (0UL) </span></div><div class="line"><a name="l05815"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa5b722cfa051972ddc61e41f61badf7d"> 5815</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN3_Latched (1UL) </span></div><div class="line"><a name="l05817"></a><span class="lineno"> 5817</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Status on whether PIN2 has met criteria set in PIN_CNF2.SENSE register. Write &#39;1&#39; to clear. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05818"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2c5b17fb7ab1a4c3ff9545639e9898bf"> 5818</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN2_Pos (2UL) </span></div><div class="line"><a name="l05819"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae77fe806024338535f5f10f9fbac5680"> 5819</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN2_Msk (0x1UL &lt;&lt; GPIO_LATCH_PIN2_Pos) </span></div><div class="line"><a name="l05820"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a10151acf3cf0179a7e0a0bb340dc4372"> 5820</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN2_NotLatched (0UL) </span></div><div class="line"><a name="l05821"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac17f8bd2300aa0686ec4d052a0365ac0"> 5821</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN2_Latched (1UL) </span></div><div class="line"><a name="l05823"></a><span class="lineno"> 5823</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Status on whether PIN1 has met criteria set in PIN_CNF1.SENSE register. Write &#39;1&#39; to clear. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05824"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4a97cc8b3870cfcc9311924c2defec80"> 5824</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN1_Pos (1UL) </span></div><div class="line"><a name="l05825"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a53defcaa6c1048fdeda93a9982d8fa9d"> 5825</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN1_Msk (0x1UL &lt;&lt; GPIO_LATCH_PIN1_Pos) </span></div><div class="line"><a name="l05826"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad8efaa9562cdcf6032403197c775b615"> 5826</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN1_NotLatched (0UL) </span></div><div class="line"><a name="l05827"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1114803a274795b6a233a719db34b904"> 5827</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN1_Latched (1UL) </span></div><div class="line"><a name="l05829"></a><span class="lineno"> 5829</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Status on whether PIN0 has met criteria set in PIN_CNF0.SENSE register. Write &#39;1&#39; to clear. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05830"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5b9cdd5e06b28881f711563b538d2bdb"> 5830</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN0_Pos (0UL) </span></div><div class="line"><a name="l05831"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a63c3a59bba8ce8cce4682b64bf31a93d"> 5831</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN0_Msk (0x1UL &lt;&lt; GPIO_LATCH_PIN0_Pos) </span></div><div class="line"><a name="l05832"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a758b65c782f429c75e5ddd6d58c0e38e"> 5832</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN0_NotLatched (0UL) </span></div><div class="line"><a name="l05833"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1f1003e591908215efc885be8f4db408"> 5833</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN0_Latched (1UL) </span></div><div class="line"><a name="l05835"></a><span class="lineno"> 5835</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: GPIO_DETECTMODE */</span><span class="preprocessor"></span></div><div class="line"><a name="l05836"></a><span class="lineno"> 5836</span>&#160;<span class="comment">/* Description: Select between default DETECT signal behaviour and LDETECT mode */</span></div><div class="line"><a name="l05837"></a><span class="lineno"> 5837</span>&#160;</div><div class="line"><a name="l05838"></a><span class="lineno"> 5838</span>&#160;<span class="comment">/* Bit 0 : Select between default DETECT signal behaviour and LDETECT mode */</span></div><div class="line"><a name="l05839"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac0766faa40d06dd9cec23577d2aeada0"> 5839</a></span>&#160;<span class="preprocessor">#define GPIO_DETECTMODE_DETECTMODE_Pos (0UL) </span></div><div class="line"><a name="l05840"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa60de47355d3f3343f8c9291d830ff35"> 5840</a></span>&#160;<span class="preprocessor">#define GPIO_DETECTMODE_DETECTMODE_Msk (0x1UL &lt;&lt; GPIO_DETECTMODE_DETECTMODE_Pos) </span></div><div class="line"><a name="l05841"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab8b20707a7381fcb1565ed55396d3a62"> 5841</a></span>&#160;<span class="preprocessor">#define GPIO_DETECTMODE_DETECTMODE_Default (0UL) </span></div><div class="line"><a name="l05842"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac2347bbdf155f3dfc99abf9328fba365"> 5842</a></span>&#160;<span class="preprocessor">#define GPIO_DETECTMODE_DETECTMODE_LDETECT (1UL) </span></div><div class="line"><a name="l05844"></a><span class="lineno"> 5844</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: GPIO_PIN_CNF */</span><span class="preprocessor"></span></div><div class="line"><a name="l05845"></a><span class="lineno"> 5845</span>&#160;<span class="comment">/* Description: Description collection[0]:  Configuration of GPIO pins */</span></div><div class="line"><a name="l05846"></a><span class="lineno"> 5846</span>&#160;</div><div class="line"><a name="l05847"></a><span class="lineno"> 5847</span>&#160;<span class="comment">/* Bits 17..16 : Pin sensing mechanism */</span></div><div class="line"><a name="l05848"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab5dfdf533deda488935eaab034d768c6"> 5848</a></span>&#160;<span class="preprocessor">#define GPIO_PIN_CNF_SENSE_Pos (16UL) </span></div><div class="line"><a name="l05849"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9bcefa94cd7f8d1b97fa455749714178"> 5849</a></span>&#160;<span class="preprocessor">#define GPIO_PIN_CNF_SENSE_Msk (0x3UL &lt;&lt; GPIO_PIN_CNF_SENSE_Pos) </span></div><div class="line"><a name="l05850"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a85019eafd6d08e45c21df4d2373e3c2e"> 5850</a></span>&#160;<span class="preprocessor">#define GPIO_PIN_CNF_SENSE_Disabled (0UL) </span></div><div class="line"><a name="l05851"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6f881ffae6565a0e034f4ea0ef9881c0"> 5851</a></span>&#160;<span class="preprocessor">#define GPIO_PIN_CNF_SENSE_High (2UL) </span></div><div class="line"><a name="l05852"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a255ee163301fc20fe360161b4a1caf34"> 5852</a></span>&#160;<span class="preprocessor">#define GPIO_PIN_CNF_SENSE_Low (3UL) </span></div><div class="line"><a name="l05854"></a><span class="lineno"> 5854</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 10..8 : Drive configuration */</span><span class="preprocessor"></span></div><div class="line"><a name="l05855"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a862f7fdd28b119ef7998ea89ab3462c3"> 5855</a></span>&#160;<span class="preprocessor">#define GPIO_PIN_CNF_DRIVE_Pos (8UL) </span></div><div class="line"><a name="l05856"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a424cb1a2be2007de1c3ea750b9b56a5f"> 5856</a></span>&#160;<span class="preprocessor">#define GPIO_PIN_CNF_DRIVE_Msk (0x7UL &lt;&lt; GPIO_PIN_CNF_DRIVE_Pos) </span></div><div class="line"><a name="l05857"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3908c7097b41c6de938e28ebbe1b9b7f"> 5857</a></span>&#160;<span class="preprocessor">#define GPIO_PIN_CNF_DRIVE_S0S1 (0UL) </span></div><div class="line"><a name="l05858"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af7f2716a8ffa7df5aa738c11b7ba4697"> 5858</a></span>&#160;<span class="preprocessor">#define GPIO_PIN_CNF_DRIVE_H0S1 (1UL) </span></div><div class="line"><a name="l05859"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abc55152bc30256ffa2744c18db377bec"> 5859</a></span>&#160;<span class="preprocessor">#define GPIO_PIN_CNF_DRIVE_S0H1 (2UL) </span></div><div class="line"><a name="l05860"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a48bce248fcd53048093fc0adfb4f825b"> 5860</a></span>&#160;<span class="preprocessor">#define GPIO_PIN_CNF_DRIVE_H0H1 (3UL) </span></div><div class="line"><a name="l05861"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa25d275d7c44d31b48f1b0d812f9e44e"> 5861</a></span>&#160;<span class="preprocessor">#define GPIO_PIN_CNF_DRIVE_D0S1 (4UL) </span></div><div class="line"><a name="l05862"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa4c5f74910faf6a2f2ab3129105e68ec"> 5862</a></span>&#160;<span class="preprocessor">#define GPIO_PIN_CNF_DRIVE_D0H1 (5UL) </span></div><div class="line"><a name="l05863"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a738c8e03807f1abe6268b63c5127e97c"> 5863</a></span>&#160;<span class="preprocessor">#define GPIO_PIN_CNF_DRIVE_S0D1 (6UL) </span></div><div class="line"><a name="l05864"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a62bf131a3255059727cede41eb55421b"> 5864</a></span>&#160;<span class="preprocessor">#define GPIO_PIN_CNF_DRIVE_H0D1 (7UL) </span></div><div class="line"><a name="l05866"></a><span class="lineno"> 5866</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 3..2 : Pull configuration */</span><span class="preprocessor"></span></div><div class="line"><a name="l05867"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aec13065c29f947ce3b168ad2bacde520"> 5867</a></span>&#160;<span class="preprocessor">#define GPIO_PIN_CNF_PULL_Pos (2UL) </span></div><div class="line"><a name="l05868"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6aebdaf800f4ea71544e370f3207d814"> 5868</a></span>&#160;<span class="preprocessor">#define GPIO_PIN_CNF_PULL_Msk (0x3UL &lt;&lt; GPIO_PIN_CNF_PULL_Pos) </span></div><div class="line"><a name="l05869"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a574dc7fb305282775ffbfefc066148d5"> 5869</a></span>&#160;<span class="preprocessor">#define GPIO_PIN_CNF_PULL_Disabled (0UL) </span></div><div class="line"><a name="l05870"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a885d95c133a842f71eee0652b42687cf"> 5870</a></span>&#160;<span class="preprocessor">#define GPIO_PIN_CNF_PULL_Pulldown (1UL) </span></div><div class="line"><a name="l05871"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5c88d5ef02e0786b6aedc686722780df"> 5871</a></span>&#160;<span class="preprocessor">#define GPIO_PIN_CNF_PULL_Pullup (3UL) </span></div><div class="line"><a name="l05873"></a><span class="lineno"> 5873</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Connect or disconnect input buffer */</span><span class="preprocessor"></span></div><div class="line"><a name="l05874"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a164e0c7b593b75345a55eebe688ea3c0"> 5874</a></span>&#160;<span class="preprocessor">#define GPIO_PIN_CNF_INPUT_Pos (1UL) </span></div><div class="line"><a name="l05875"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2d9b95973ba2bd4c0ffd18dc5cfb05c2"> 5875</a></span>&#160;<span class="preprocessor">#define GPIO_PIN_CNF_INPUT_Msk (0x1UL &lt;&lt; GPIO_PIN_CNF_INPUT_Pos) </span></div><div class="line"><a name="l05876"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aff8422a600953bf41273fa3a9934990d"> 5876</a></span>&#160;<span class="preprocessor">#define GPIO_PIN_CNF_INPUT_Connect (0UL) </span></div><div class="line"><a name="l05877"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae7f4f17d3c8e79fc8403c098cf5275c3"> 5877</a></span>&#160;<span class="preprocessor">#define GPIO_PIN_CNF_INPUT_Disconnect (1UL) </span></div><div class="line"><a name="l05879"></a><span class="lineno"> 5879</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Pin direction. Same physical register as DIR register */</span><span class="preprocessor"></span></div><div class="line"><a name="l05880"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac23e0c15047be69991574412400c9988"> 5880</a></span>&#160;<span class="preprocessor">#define GPIO_PIN_CNF_DIR_Pos (0UL) </span></div><div class="line"><a name="l05881"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad16b011bc8c9a86840a2353a37c89e5a"> 5881</a></span>&#160;<span class="preprocessor">#define GPIO_PIN_CNF_DIR_Msk (0x1UL &lt;&lt; GPIO_PIN_CNF_DIR_Pos) </span></div><div class="line"><a name="l05882"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4c38365d851a49ce584499b77a41a00d"> 5882</a></span>&#160;<span class="preprocessor">#define GPIO_PIN_CNF_DIR_Input (0UL) </span></div><div class="line"><a name="l05883"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa698c160c5561d2da7085e1b77b8fe93"> 5883</a></span>&#160;<span class="preprocessor">#define GPIO_PIN_CNF_DIR_Output (1UL) </span></div><div class="line"><a name="l05886"></a><span class="lineno"> 5886</span>&#160;<span class="preprocessor"></span><span class="comment">/* Peripheral: PDM */</span><span class="preprocessor"></span></div><div class="line"><a name="l05887"></a><span class="lineno"> 5887</span>&#160;<span class="comment">/* Description: Pulse Density Modulation (Digital Microphone) Interface */</span></div><div class="line"><a name="l05888"></a><span class="lineno"> 5888</span>&#160;</div><div class="line"><a name="l05889"></a><span class="lineno"> 5889</span>&#160;<span class="comment">/* Register: PDM_INTEN */</span></div><div class="line"><a name="l05890"></a><span class="lineno"> 5890</span>&#160;<span class="comment">/* Description: Enable or disable interrupt */</span></div><div class="line"><a name="l05891"></a><span class="lineno"> 5891</span>&#160;</div><div class="line"><a name="l05892"></a><span class="lineno"> 5892</span>&#160;<span class="comment">/* Bit 2 : Enable or disable interrupt for END event */</span></div><div class="line"><a name="l05893"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a47e48406d492007b44cfb90e3b259615"> 5893</a></span>&#160;<span class="preprocessor">#define PDM_INTEN_END_Pos (2UL) </span></div><div class="line"><a name="l05894"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1d481456d972333c62236c3e9828e834"> 5894</a></span>&#160;<span class="preprocessor">#define PDM_INTEN_END_Msk (0x1UL &lt;&lt; PDM_INTEN_END_Pos) </span></div><div class="line"><a name="l05895"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac96f55d59c09e5a5a94bf0f8ac6db5ca"> 5895</a></span>&#160;<span class="preprocessor">#define PDM_INTEN_END_Disabled (0UL) </span></div><div class="line"><a name="l05896"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a348e2e5f14a8ae2fe9f65815985a60a9"> 5896</a></span>&#160;<span class="preprocessor">#define PDM_INTEN_END_Enabled (1UL) </span></div><div class="line"><a name="l05898"></a><span class="lineno"> 5898</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Enable or disable interrupt for STOPPED event */</span><span class="preprocessor"></span></div><div class="line"><a name="l05899"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a11ee2e4eb70a80ebacd75da3e089be93"> 5899</a></span>&#160;<span class="preprocessor">#define PDM_INTEN_STOPPED_Pos (1UL) </span></div><div class="line"><a name="l05900"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5e5ca8a060662bd480ab88e137d3431d"> 5900</a></span>&#160;<span class="preprocessor">#define PDM_INTEN_STOPPED_Msk (0x1UL &lt;&lt; PDM_INTEN_STOPPED_Pos) </span></div><div class="line"><a name="l05901"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afb595e7ae36c22c19ca66bf36dd53047"> 5901</a></span>&#160;<span class="preprocessor">#define PDM_INTEN_STOPPED_Disabled (0UL) </span></div><div class="line"><a name="l05902"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a23915f6709c1e01afecd5bed5031cb5c"> 5902</a></span>&#160;<span class="preprocessor">#define PDM_INTEN_STOPPED_Enabled (1UL) </span></div><div class="line"><a name="l05904"></a><span class="lineno"> 5904</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Enable or disable interrupt for STARTED event */</span><span class="preprocessor"></span></div><div class="line"><a name="l05905"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a89ab35643b4e04c148c0dd5f2b302ee7"> 5905</a></span>&#160;<span class="preprocessor">#define PDM_INTEN_STARTED_Pos (0UL) </span></div><div class="line"><a name="l05906"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab4a52b20074e6bdd0c2a57c1f2ab5879"> 5906</a></span>&#160;<span class="preprocessor">#define PDM_INTEN_STARTED_Msk (0x1UL &lt;&lt; PDM_INTEN_STARTED_Pos) </span></div><div class="line"><a name="l05907"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5d366617c7dd25a213384867fbc8a716"> 5907</a></span>&#160;<span class="preprocessor">#define PDM_INTEN_STARTED_Disabled (0UL) </span></div><div class="line"><a name="l05908"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad83d3f9cd8188c82aafa22ccfb8cbb75"> 5908</a></span>&#160;<span class="preprocessor">#define PDM_INTEN_STARTED_Enabled (1UL) </span></div><div class="line"><a name="l05910"></a><span class="lineno"> 5910</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: PDM_INTENSET */</span><span class="preprocessor"></span></div><div class="line"><a name="l05911"></a><span class="lineno"> 5911</span>&#160;<span class="comment">/* Description: Enable interrupt */</span></div><div class="line"><a name="l05912"></a><span class="lineno"> 5912</span>&#160;</div><div class="line"><a name="l05913"></a><span class="lineno"> 5913</span>&#160;<span class="comment">/* Bit 2 : Write &#39;1&#39; to Enable interrupt for END event */</span></div><div class="line"><a name="l05914"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a43248e26df1a16a5566cfcbb66f6176e"> 5914</a></span>&#160;<span class="preprocessor">#define PDM_INTENSET_END_Pos (2UL) </span></div><div class="line"><a name="l05915"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afdfb6da7d1da18ce41ffcbeaaa27930e"> 5915</a></span>&#160;<span class="preprocessor">#define PDM_INTENSET_END_Msk (0x1UL &lt;&lt; PDM_INTENSET_END_Pos) </span></div><div class="line"><a name="l05916"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a55e004505df51f14159743b5da051fdc"> 5916</a></span>&#160;<span class="preprocessor">#define PDM_INTENSET_END_Disabled (0UL) </span></div><div class="line"><a name="l05917"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad669fc1e0585ded519ecda3862c2971a"> 5917</a></span>&#160;<span class="preprocessor">#define PDM_INTENSET_END_Enabled (1UL) </span></div><div class="line"><a name="l05918"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac7ab6df1ff7e52c9f1c5bff25473f810"> 5918</a></span>&#160;<span class="preprocessor">#define PDM_INTENSET_END_Set (1UL) </span></div><div class="line"><a name="l05920"></a><span class="lineno"> 5920</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Write &#39;1&#39; to Enable interrupt for STOPPED event */</span><span class="preprocessor"></span></div><div class="line"><a name="l05921"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a45475aff985c28ed702e0e4f2896ef32"> 5921</a></span>&#160;<span class="preprocessor">#define PDM_INTENSET_STOPPED_Pos (1UL) </span></div><div class="line"><a name="l05922"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a72c741b218df9f992e5944ae436fdc69"> 5922</a></span>&#160;<span class="preprocessor">#define PDM_INTENSET_STOPPED_Msk (0x1UL &lt;&lt; PDM_INTENSET_STOPPED_Pos) </span></div><div class="line"><a name="l05923"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a905b1df0eb24227657ceb434acde84d3"> 5923</a></span>&#160;<span class="preprocessor">#define PDM_INTENSET_STOPPED_Disabled (0UL) </span></div><div class="line"><a name="l05924"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a24425e60defd77ea4c268536ed3f2574"> 5924</a></span>&#160;<span class="preprocessor">#define PDM_INTENSET_STOPPED_Enabled (1UL) </span></div><div class="line"><a name="l05925"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a698e807464021f2998347e0511a3f988"> 5925</a></span>&#160;<span class="preprocessor">#define PDM_INTENSET_STOPPED_Set (1UL) </span></div><div class="line"><a name="l05927"></a><span class="lineno"> 5927</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Write &#39;1&#39; to Enable interrupt for STARTED event */</span><span class="preprocessor"></span></div><div class="line"><a name="l05928"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7cb96604699512a61c09b0b7bd5f6df2"> 5928</a></span>&#160;<span class="preprocessor">#define PDM_INTENSET_STARTED_Pos (0UL) </span></div><div class="line"><a name="l05929"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9baa153ff924aa7bb9a627dabca390e8"> 5929</a></span>&#160;<span class="preprocessor">#define PDM_INTENSET_STARTED_Msk (0x1UL &lt;&lt; PDM_INTENSET_STARTED_Pos) </span></div><div class="line"><a name="l05930"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a24bce2421e67295936bdd8e55c6e307d"> 5930</a></span>&#160;<span class="preprocessor">#define PDM_INTENSET_STARTED_Disabled (0UL) </span></div><div class="line"><a name="l05931"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4e42feaf13fc8ac59efc97aeaeb585a0"> 5931</a></span>&#160;<span class="preprocessor">#define PDM_INTENSET_STARTED_Enabled (1UL) </span></div><div class="line"><a name="l05932"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a15efe04fa35e5912de0c680b007a4094"> 5932</a></span>&#160;<span class="preprocessor">#define PDM_INTENSET_STARTED_Set (1UL) </span></div><div class="line"><a name="l05934"></a><span class="lineno"> 5934</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: PDM_INTENCLR */</span><span class="preprocessor"></span></div><div class="line"><a name="l05935"></a><span class="lineno"> 5935</span>&#160;<span class="comment">/* Description: Disable interrupt */</span></div><div class="line"><a name="l05936"></a><span class="lineno"> 5936</span>&#160;</div><div class="line"><a name="l05937"></a><span class="lineno"> 5937</span>&#160;<span class="comment">/* Bit 2 : Write &#39;1&#39; to Disable interrupt for END event */</span></div><div class="line"><a name="l05938"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a11b596b4db85d8c3451c05efe7194d08"> 5938</a></span>&#160;<span class="preprocessor">#define PDM_INTENCLR_END_Pos (2UL) </span></div><div class="line"><a name="l05939"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a55ecc7bc470fd8d387e56b2a43c51bd0"> 5939</a></span>&#160;<span class="preprocessor">#define PDM_INTENCLR_END_Msk (0x1UL &lt;&lt; PDM_INTENCLR_END_Pos) </span></div><div class="line"><a name="l05940"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afdd7f906119fe6b5aafd85a53fc6a6b8"> 5940</a></span>&#160;<span class="preprocessor">#define PDM_INTENCLR_END_Disabled (0UL) </span></div><div class="line"><a name="l05941"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aba6a951b2b0ab145b6b6566250086b6f"> 5941</a></span>&#160;<span class="preprocessor">#define PDM_INTENCLR_END_Enabled (1UL) </span></div><div class="line"><a name="l05942"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af0c99f2b2142ecf69e18c3e50a0728ce"> 5942</a></span>&#160;<span class="preprocessor">#define PDM_INTENCLR_END_Clear (1UL) </span></div><div class="line"><a name="l05944"></a><span class="lineno"> 5944</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Write &#39;1&#39; to Disable interrupt for STOPPED event */</span><span class="preprocessor"></span></div><div class="line"><a name="l05945"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5c2d19b5f43074e56d979636a83e960a"> 5945</a></span>&#160;<span class="preprocessor">#define PDM_INTENCLR_STOPPED_Pos (1UL) </span></div><div class="line"><a name="l05946"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac9967bf39e8ca11f1d8f63c1f0b3aeb4"> 5946</a></span>&#160;<span class="preprocessor">#define PDM_INTENCLR_STOPPED_Msk (0x1UL &lt;&lt; PDM_INTENCLR_STOPPED_Pos) </span></div><div class="line"><a name="l05947"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1795d4ede72e9dd1f7ecededf5859217"> 5947</a></span>&#160;<span class="preprocessor">#define PDM_INTENCLR_STOPPED_Disabled (0UL) </span></div><div class="line"><a name="l05948"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad3a17046026acb6aed21c0135df4488f"> 5948</a></span>&#160;<span class="preprocessor">#define PDM_INTENCLR_STOPPED_Enabled (1UL) </span></div><div class="line"><a name="l05949"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9252e4efa450766e3d8631ca5016866b"> 5949</a></span>&#160;<span class="preprocessor">#define PDM_INTENCLR_STOPPED_Clear (1UL) </span></div><div class="line"><a name="l05951"></a><span class="lineno"> 5951</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Write &#39;1&#39; to Disable interrupt for STARTED event */</span><span class="preprocessor"></span></div><div class="line"><a name="l05952"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae0bfbbdafe6cd44f92828f5c1c9f0593"> 5952</a></span>&#160;<span class="preprocessor">#define PDM_INTENCLR_STARTED_Pos (0UL) </span></div><div class="line"><a name="l05953"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aadb64effda7ec5533b1d1f73fb622d70"> 5953</a></span>&#160;<span class="preprocessor">#define PDM_INTENCLR_STARTED_Msk (0x1UL &lt;&lt; PDM_INTENCLR_STARTED_Pos) </span></div><div class="line"><a name="l05954"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a43d9e1ec4e86a143f82e5353c4767aac"> 5954</a></span>&#160;<span class="preprocessor">#define PDM_INTENCLR_STARTED_Disabled (0UL) </span></div><div class="line"><a name="l05955"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a970168f4a40f394271f850bd417d6d6d"> 5955</a></span>&#160;<span class="preprocessor">#define PDM_INTENCLR_STARTED_Enabled (1UL) </span></div><div class="line"><a name="l05956"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aced1cca53f91486a0716ff8b59ba8106"> 5956</a></span>&#160;<span class="preprocessor">#define PDM_INTENCLR_STARTED_Clear (1UL) </span></div><div class="line"><a name="l05958"></a><span class="lineno"> 5958</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: PDM_ENABLE */</span><span class="preprocessor"></span></div><div class="line"><a name="l05959"></a><span class="lineno"> 5959</span>&#160;<span class="comment">/* Description: PDM module enable register */</span></div><div class="line"><a name="l05960"></a><span class="lineno"> 5960</span>&#160;</div><div class="line"><a name="l05961"></a><span class="lineno"> 5961</span>&#160;<span class="comment">/* Bit 0 : Enable or disable PDM module */</span></div><div class="line"><a name="l05962"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae5f83f4e2720bd7cf85e5f4ce9596bdb"> 5962</a></span>&#160;<span class="preprocessor">#define PDM_ENABLE_ENABLE_Pos (0UL) </span></div><div class="line"><a name="l05963"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9ec0727b0bb031223c99654aee4de8c1"> 5963</a></span>&#160;<span class="preprocessor">#define PDM_ENABLE_ENABLE_Msk (0x1UL &lt;&lt; PDM_ENABLE_ENABLE_Pos) </span></div><div class="line"><a name="l05964"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aac4dea96f9a1c81fd65d4108d8a0257c"> 5964</a></span>&#160;<span class="preprocessor">#define PDM_ENABLE_ENABLE_Disabled (0UL) </span></div><div class="line"><a name="l05965"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adfdf6c76d932778a3a01074a122551b3"> 5965</a></span>&#160;<span class="preprocessor">#define PDM_ENABLE_ENABLE_Enabled (1UL) </span></div><div class="line"><a name="l05967"></a><span class="lineno"> 5967</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: PDM_PDMCLKCTRL */</span><span class="preprocessor"></span></div><div class="line"><a name="l05968"></a><span class="lineno"> 5968</span>&#160;<span class="comment">/* Description: PDM clock generator control */</span></div><div class="line"><a name="l05969"></a><span class="lineno"> 5969</span>&#160;</div><div class="line"><a name="l05970"></a><span class="lineno"> 5970</span>&#160;<span class="comment">/* Bits 31..0 : PDM_CLK frequency */</span></div><div class="line"><a name="l05971"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a36a5747d8017137ee746b2481af28137"> 5971</a></span>&#160;<span class="preprocessor">#define PDM_PDMCLKCTRL_FREQ_Pos (0UL) </span></div><div class="line"><a name="l05972"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adf01ae30360ece7f88c82b11829a7676"> 5972</a></span>&#160;<span class="preprocessor">#define PDM_PDMCLKCTRL_FREQ_Msk (0xFFFFFFFFUL &lt;&lt; PDM_PDMCLKCTRL_FREQ_Pos) </span></div><div class="line"><a name="l05973"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a42b5832ce03699898170e90733d26e1a"> 5973</a></span>&#160;<span class="preprocessor">#define PDM_PDMCLKCTRL_FREQ_1000K (0x08000000UL) </span></div><div class="line"><a name="l05974"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acc0b229e63913f51f9eeac2dadae7e59"> 5974</a></span>&#160;<span class="preprocessor">#define PDM_PDMCLKCTRL_FREQ_Default (0x08400000UL) </span></div><div class="line"><a name="l05975"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af4132d39150602f163ef7cef2cc98635"> 5975</a></span>&#160;<span class="preprocessor">#define PDM_PDMCLKCTRL_FREQ_1067K (0x08800000UL) </span></div><div class="line"><a name="l05976"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aac42ec174696e645c4a507e593942d24"> 5976</a></span>&#160;<span class="preprocessor">#define PDM_PDMCLKCTRL_FREQ_1231K (0x09800000UL) </span></div><div class="line"><a name="l05977"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad2c59377d42d6afb7ed1a79556e5f62c"> 5977</a></span>&#160;<span class="preprocessor">#define PDM_PDMCLKCTRL_FREQ_1280K (0x0A000000UL) </span></div><div class="line"><a name="l05978"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a69b0ebf65eb92498a766f51ff3da6e26"> 5978</a></span>&#160;<span class="preprocessor">#define PDM_PDMCLKCTRL_FREQ_1333K (0x0A800000UL) </span></div><div class="line"><a name="l05980"></a><span class="lineno"> 5980</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: PDM_MODE */</span><span class="preprocessor"></span></div><div class="line"><a name="l05981"></a><span class="lineno"> 5981</span>&#160;<span class="comment">/* Description: Defines the routing of the connected PDM microphones&#39; signals */</span></div><div class="line"><a name="l05982"></a><span class="lineno"> 5982</span>&#160;</div><div class="line"><a name="l05983"></a><span class="lineno"> 5983</span>&#160;<span class="comment">/* Bit 1 : Defines on which PDM_CLK edge Left (or mono) is sampled */</span></div><div class="line"><a name="l05984"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab4534322b2d16c19e63a51700a6ead49"> 5984</a></span>&#160;<span class="preprocessor">#define PDM_MODE_EDGE_Pos (1UL) </span></div><div class="line"><a name="l05985"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a555eb496aa575f77820f4deb4a6add9f"> 5985</a></span>&#160;<span class="preprocessor">#define PDM_MODE_EDGE_Msk (0x1UL &lt;&lt; PDM_MODE_EDGE_Pos) </span></div><div class="line"><a name="l05986"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0e8406b2776ebc78760b6e8ce2907e57"> 5986</a></span>&#160;<span class="preprocessor">#define PDM_MODE_EDGE_LeftFalling (0UL) </span></div><div class="line"><a name="l05987"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a265b932ce62d5c35b65c8378c0bd4923"> 5987</a></span>&#160;<span class="preprocessor">#define PDM_MODE_EDGE_LeftRising (1UL) </span></div><div class="line"><a name="l05989"></a><span class="lineno"> 5989</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Mono or stereo operation */</span><span class="preprocessor"></span></div><div class="line"><a name="l05990"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a090aa6c5a48f73b96dbb1fb23210f1ef"> 5990</a></span>&#160;<span class="preprocessor">#define PDM_MODE_OPERATION_Pos (0UL) </span></div><div class="line"><a name="l05991"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7f6c30a9f55fdd01e2fbd8c0a17bcafa"> 5991</a></span>&#160;<span class="preprocessor">#define PDM_MODE_OPERATION_Msk (0x1UL &lt;&lt; PDM_MODE_OPERATION_Pos) </span></div><div class="line"><a name="l05992"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa2bba7419f998c8bf800c57da6b02e9f"> 5992</a></span>&#160;<span class="preprocessor">#define PDM_MODE_OPERATION_Stereo (0UL) </span></div><div class="line"><a name="l05993"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6999ee0675a168689f0ae05d7adddfec"> 5993</a></span>&#160;<span class="preprocessor">#define PDM_MODE_OPERATION_Mono (1UL) </span></div><div class="line"><a name="l05995"></a><span class="lineno"> 5995</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: PDM_GAINL */</span><span class="preprocessor"></span></div><div class="line"><a name="l05996"></a><span class="lineno"> 5996</span>&#160;<span class="comment">/* Description: Left output gain adjustment */</span></div><div class="line"><a name="l05997"></a><span class="lineno"> 5997</span>&#160;</div><div class="line"><a name="l05998"></a><span class="lineno"> 5998</span>&#160;<span class="comment">/* Bits 6..0 : Left output gain adjustment, in 0.5 dB steps, around the default module gain (see electrical parameters) 0x00    -20 dB gain adjust 0x01  -19.5 dB gain adjust (...) 0x27   -0.5 dB gain adjust 0x28      0 dB gain adjust 0x29   +0.5 dB gain adjust (...) 0x4F  +19.5 dB gain adjust 0x50    +20 dB gain adjust */</span></div><div class="line"><a name="l05999"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a55ff9d009c3538c448432f9c5cb44115"> 5999</a></span>&#160;<span class="preprocessor">#define PDM_GAINL_GAINL_Pos (0UL) </span></div><div class="line"><a name="l06000"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aaf939eb991ea99067a9238d2f5fd27ee"> 6000</a></span>&#160;<span class="preprocessor">#define PDM_GAINL_GAINL_Msk (0x7FUL &lt;&lt; PDM_GAINL_GAINL_Pos) </span></div><div class="line"><a name="l06001"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afdfda50feaef379ed3eea801c03ef099"> 6001</a></span>&#160;<span class="preprocessor">#define PDM_GAINL_GAINL_MinGain (0x00UL) </span></div><div class="line"><a name="l06002"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aeac5a4e5326e18a1d18768fe6357bf59"> 6002</a></span>&#160;<span class="preprocessor">#define PDM_GAINL_GAINL_DefaultGain (0x28UL) </span></div><div class="line"><a name="l06003"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad8b82bcb5c036707de4229964f950789"> 6003</a></span>&#160;<span class="preprocessor">#define PDM_GAINL_GAINL_MaxGain (0x50UL) </span></div><div class="line"><a name="l06005"></a><span class="lineno"> 6005</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: PDM_GAINR */</span><span class="preprocessor"></span></div><div class="line"><a name="l06006"></a><span class="lineno"> 6006</span>&#160;<span class="comment">/* Description: Right output gain adjustment */</span></div><div class="line"><a name="l06007"></a><span class="lineno"> 6007</span>&#160;</div><div class="line"><a name="l06008"></a><span class="lineno"> 6008</span>&#160;<span class="comment">/* Bits 7..0 : Right output gain adjustment, in 0.5 dB steps, around the default module gain (see electrical parameters) */</span></div><div class="line"><a name="l06009"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab3ec3fa93612fb722933b399607f6ab1"> 6009</a></span>&#160;<span class="preprocessor">#define PDM_GAINR_GAINR_Pos (0UL) </span></div><div class="line"><a name="l06010"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a126085467e9bd19a0fe15426b2390e28"> 6010</a></span>&#160;<span class="preprocessor">#define PDM_GAINR_GAINR_Msk (0xFFUL &lt;&lt; PDM_GAINR_GAINR_Pos) </span></div><div class="line"><a name="l06011"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a085ca0021ce643f0b540d8149663ba37"> 6011</a></span>&#160;<span class="preprocessor">#define PDM_GAINR_GAINR_MinGain (0x00UL) </span></div><div class="line"><a name="l06012"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a113c6f4c369081620712bbcd0fd5d167"> 6012</a></span>&#160;<span class="preprocessor">#define PDM_GAINR_GAINR_DefaultGain (0x28UL) </span></div><div class="line"><a name="l06013"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad3f41465f8d564671980dc8ffbef163c"> 6013</a></span>&#160;<span class="preprocessor">#define PDM_GAINR_GAINR_MaxGain (0x50UL) </span></div><div class="line"><a name="l06015"></a><span class="lineno"> 6015</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: PDM_RATIO */</span><span class="preprocessor"></span></div><div class="line"><a name="l06016"></a><span class="lineno"> 6016</span>&#160;<span class="comment">/* Description: Selects the ratio between PDM_CLK and output sample rate. Change PDMCLKCTRL accordingly. */</span></div><div class="line"><a name="l06017"></a><span class="lineno"> 6017</span>&#160;</div><div class="line"><a name="l06018"></a><span class="lineno"> 6018</span>&#160;<span class="comment">/* Bit 0 : Selects the ratio between PDM_CLK and output sample rate */</span></div><div class="line"><a name="l06019"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0bbdd65f7481d5664736f1a4b6654544"> 6019</a></span>&#160;<span class="preprocessor">#define PDM_RATIO_RATIO_Pos (0UL) </span></div><div class="line"><a name="l06020"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a02721a4b52fb097702b55fcb113d7746"> 6020</a></span>&#160;<span class="preprocessor">#define PDM_RATIO_RATIO_Msk (0x1UL &lt;&lt; PDM_RATIO_RATIO_Pos) </span></div><div class="line"><a name="l06021"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a23ecb31fd54671a1e0898a6bfda66f9d"> 6021</a></span>&#160;<span class="preprocessor">#define PDM_RATIO_RATIO_Ratio64 (0UL) </span></div><div class="line"><a name="l06022"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a794da9f026ccabd1e485cbc0f933ae84"> 6022</a></span>&#160;<span class="preprocessor">#define PDM_RATIO_RATIO_Ratio80 (1UL) </span></div><div class="line"><a name="l06024"></a><span class="lineno"> 6024</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: PDM_PSEL_CLK */</span><span class="preprocessor"></span></div><div class="line"><a name="l06025"></a><span class="lineno"> 6025</span>&#160;<span class="comment">/* Description: Pin number configuration for PDM CLK signal */</span></div><div class="line"><a name="l06026"></a><span class="lineno"> 6026</span>&#160;</div><div class="line"><a name="l06027"></a><span class="lineno"> 6027</span>&#160;<span class="comment">/* Bit 31 : Connection */</span></div><div class="line"><a name="l06028"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a64469f734fa30948b67690c7d6230b3b"> 6028</a></span>&#160;<span class="preprocessor">#define PDM_PSEL_CLK_CONNECT_Pos (31UL) </span></div><div class="line"><a name="l06029"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0f99b865ced914c237859f5fab84a486"> 6029</a></span>&#160;<span class="preprocessor">#define PDM_PSEL_CLK_CONNECT_Msk (0x1UL &lt;&lt; PDM_PSEL_CLK_CONNECT_Pos) </span></div><div class="line"><a name="l06030"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2efa23cc35e5bb7429bd25aeeddcfb59"> 6030</a></span>&#160;<span class="preprocessor">#define PDM_PSEL_CLK_CONNECT_Connected (0UL) </span></div><div class="line"><a name="l06031"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac3d2ed525d24dac275b5748d6e71c124"> 6031</a></span>&#160;<span class="preprocessor">#define PDM_PSEL_CLK_CONNECT_Disconnected (1UL) </span></div><div class="line"><a name="l06033"></a><span class="lineno"> 6033</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 6..5 : Port number */</span><span class="preprocessor"></span></div><div class="line"><a name="l06034"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a33c16d5c70d74335f761a4bfd9158e74"> 6034</a></span>&#160;<span class="preprocessor">#define PDM_PSEL_CLK_PORT_Pos (5UL) </span></div><div class="line"><a name="l06035"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5bd115734853a62ea47bdf04d48af9aa"> 6035</a></span>&#160;<span class="preprocessor">#define PDM_PSEL_CLK_PORT_Msk (0x3UL &lt;&lt; PDM_PSEL_CLK_PORT_Pos) </span></div><div class="line"><a name="l06037"></a><span class="lineno"> 6037</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 4..0 : Pin number */</span><span class="preprocessor"></span></div><div class="line"><a name="l06038"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af4034985250397c6a7c0b9e97eb6101f"> 6038</a></span>&#160;<span class="preprocessor">#define PDM_PSEL_CLK_PIN_Pos (0UL) </span></div><div class="line"><a name="l06039"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6cdeee818b6598017fa3aaed3263b167"> 6039</a></span>&#160;<span class="preprocessor">#define PDM_PSEL_CLK_PIN_Msk (0x1FUL &lt;&lt; PDM_PSEL_CLK_PIN_Pos) </span></div><div class="line"><a name="l06041"></a><span class="lineno"> 6041</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: PDM_PSEL_DIN */</span><span class="preprocessor"></span></div><div class="line"><a name="l06042"></a><span class="lineno"> 6042</span>&#160;<span class="comment">/* Description: Pin number configuration for PDM DIN signal */</span></div><div class="line"><a name="l06043"></a><span class="lineno"> 6043</span>&#160;</div><div class="line"><a name="l06044"></a><span class="lineno"> 6044</span>&#160;<span class="comment">/* Bit 31 : Connection */</span></div><div class="line"><a name="l06045"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a83afc92187d189b5efb449cf53c18d4c"> 6045</a></span>&#160;<span class="preprocessor">#define PDM_PSEL_DIN_CONNECT_Pos (31UL) </span></div><div class="line"><a name="l06046"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3057a93f789ad56f6fcaedd2e99626e1"> 6046</a></span>&#160;<span class="preprocessor">#define PDM_PSEL_DIN_CONNECT_Msk (0x1UL &lt;&lt; PDM_PSEL_DIN_CONNECT_Pos) </span></div><div class="line"><a name="l06047"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a63629614b0d2ee0a1d24893533286ceb"> 6047</a></span>&#160;<span class="preprocessor">#define PDM_PSEL_DIN_CONNECT_Connected (0UL) </span></div><div class="line"><a name="l06048"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a56f82d530833653bc69e2ffbc207dec5"> 6048</a></span>&#160;<span class="preprocessor">#define PDM_PSEL_DIN_CONNECT_Disconnected (1UL) </span></div><div class="line"><a name="l06050"></a><span class="lineno"> 6050</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 6..5 : Port number */</span><span class="preprocessor"></span></div><div class="line"><a name="l06051"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7044b2de343f467fb98d3f51e011f606"> 6051</a></span>&#160;<span class="preprocessor">#define PDM_PSEL_DIN_PORT_Pos (5UL) </span></div><div class="line"><a name="l06052"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aaf24210ae01e17a565e1b17e2eb49eec"> 6052</a></span>&#160;<span class="preprocessor">#define PDM_PSEL_DIN_PORT_Msk (0x3UL &lt;&lt; PDM_PSEL_DIN_PORT_Pos) </span></div><div class="line"><a name="l06054"></a><span class="lineno"> 6054</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 4..0 : Pin number */</span><span class="preprocessor"></span></div><div class="line"><a name="l06055"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3f34ef5e4ed5e62940250470e162a11f"> 6055</a></span>&#160;<span class="preprocessor">#define PDM_PSEL_DIN_PIN_Pos (0UL) </span></div><div class="line"><a name="l06056"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7983a1e6362db87da68b51e8eb350b0d"> 6056</a></span>&#160;<span class="preprocessor">#define PDM_PSEL_DIN_PIN_Msk (0x1FUL &lt;&lt; PDM_PSEL_DIN_PIN_Pos) </span></div><div class="line"><a name="l06058"></a><span class="lineno"> 6058</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: PDM_SAMPLE_PTR */</span><span class="preprocessor"></span></div><div class="line"><a name="l06059"></a><span class="lineno"> 6059</span>&#160;<span class="comment">/* Description: RAM address pointer to write samples to with EasyDMA */</span></div><div class="line"><a name="l06060"></a><span class="lineno"> 6060</span>&#160;</div><div class="line"><a name="l06061"></a><span class="lineno"> 6061</span>&#160;<span class="comment">/* Bits 31..0 : Address to write PDM samples to over DMA */</span></div><div class="line"><a name="l06062"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abc3960fdd7228c9f7bd51a1e30500072"> 6062</a></span>&#160;<span class="preprocessor">#define PDM_SAMPLE_PTR_SAMPLEPTR_Pos (0UL) </span></div><div class="line"><a name="l06063"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad345e97caacfdf1e2b83dbd6409eaf68"> 6063</a></span>&#160;<span class="preprocessor">#define PDM_SAMPLE_PTR_SAMPLEPTR_Msk (0xFFFFFFFFUL &lt;&lt; PDM_SAMPLE_PTR_SAMPLEPTR_Pos) </span></div><div class="line"><a name="l06065"></a><span class="lineno"> 6065</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: PDM_SAMPLE_MAXCNT */</span><span class="preprocessor"></span></div><div class="line"><a name="l06066"></a><span class="lineno"> 6066</span>&#160;<span class="comment">/* Description: Number of samples to allocate memory for in EasyDMA mode */</span></div><div class="line"><a name="l06067"></a><span class="lineno"> 6067</span>&#160;</div><div class="line"><a name="l06068"></a><span class="lineno"> 6068</span>&#160;<span class="comment">/* Bits 14..0 : Length of DMA RAM allocation in number of samples */</span></div><div class="line"><a name="l06069"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad70b4e76dc2f340119e76d62ccfd0d39"> 6069</a></span>&#160;<span class="preprocessor">#define PDM_SAMPLE_MAXCNT_BUFFSIZE_Pos (0UL) </span></div><div class="line"><a name="l06070"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a76b000c0051e4ee707fde58fdf4130c2"> 6070</a></span>&#160;<span class="preprocessor">#define PDM_SAMPLE_MAXCNT_BUFFSIZE_Msk (0x7FFFUL &lt;&lt; PDM_SAMPLE_MAXCNT_BUFFSIZE_Pos) </span></div><div class="line"><a name="l06073"></a><span class="lineno"> 6073</span>&#160;<span class="preprocessor"></span><span class="comment">/* Peripheral: POWER */</span><span class="preprocessor"></span></div><div class="line"><a name="l06074"></a><span class="lineno"> 6074</span>&#160;<span class="comment">/* Description: Power control */</span></div><div class="line"><a name="l06075"></a><span class="lineno"> 6075</span>&#160;</div><div class="line"><a name="l06076"></a><span class="lineno"> 6076</span>&#160;<span class="comment">/* Register: POWER_INTENSET */</span></div><div class="line"><a name="l06077"></a><span class="lineno"> 6077</span>&#160;<span class="comment">/* Description: Enable interrupt */</span></div><div class="line"><a name="l06078"></a><span class="lineno"> 6078</span>&#160;</div><div class="line"><a name="l06079"></a><span class="lineno"> 6079</span>&#160;<span class="comment">/* Bit 9 : Write &#39;1&#39; to Enable interrupt for USBPWRRDY event */</span></div><div class="line"><a name="l06080"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a579900020e4337ec461cb98821fc9f29"> 6080</a></span>&#160;<span class="preprocessor">#define POWER_INTENSET_USBPWRRDY_Pos (9UL) </span></div><div class="line"><a name="l06081"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afef2ef0946fe0ceaa265f0d280908cdb"> 6081</a></span>&#160;<span class="preprocessor">#define POWER_INTENSET_USBPWRRDY_Msk (0x1UL &lt;&lt; POWER_INTENSET_USBPWRRDY_Pos) </span></div><div class="line"><a name="l06082"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7cf01e8bd653b0e8c3eadc747d4f52e5"> 6082</a></span>&#160;<span class="preprocessor">#define POWER_INTENSET_USBPWRRDY_Disabled (0UL) </span></div><div class="line"><a name="l06083"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa4de61875c086508d358a2432697eab1"> 6083</a></span>&#160;<span class="preprocessor">#define POWER_INTENSET_USBPWRRDY_Enabled (1UL) </span></div><div class="line"><a name="l06084"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac32761fdad58fa5000256903a6690e4f"> 6084</a></span>&#160;<span class="preprocessor">#define POWER_INTENSET_USBPWRRDY_Set (1UL) </span></div><div class="line"><a name="l06086"></a><span class="lineno"> 6086</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 8 : Write &#39;1&#39; to Enable interrupt for USBREMOVED event */</span><span class="preprocessor"></span></div><div class="line"><a name="l06087"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a612f2dafab69bb6d923f6af9431ee92b"> 6087</a></span>&#160;<span class="preprocessor">#define POWER_INTENSET_USBREMOVED_Pos (8UL) </span></div><div class="line"><a name="l06088"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a710e4d90f1969509f9d9679ece65f3e8"> 6088</a></span>&#160;<span class="preprocessor">#define POWER_INTENSET_USBREMOVED_Msk (0x1UL &lt;&lt; POWER_INTENSET_USBREMOVED_Pos) </span></div><div class="line"><a name="l06089"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3f521718585b51a70dee99db1ae46252"> 6089</a></span>&#160;<span class="preprocessor">#define POWER_INTENSET_USBREMOVED_Disabled (0UL) </span></div><div class="line"><a name="l06090"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2445880281e2c69a8647403d9ab0bbe9"> 6090</a></span>&#160;<span class="preprocessor">#define POWER_INTENSET_USBREMOVED_Enabled (1UL) </span></div><div class="line"><a name="l06091"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6dda1c8bc45e3914a1fc7eb290087997"> 6091</a></span>&#160;<span class="preprocessor">#define POWER_INTENSET_USBREMOVED_Set (1UL) </span></div><div class="line"><a name="l06093"></a><span class="lineno"> 6093</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 7 : Write &#39;1&#39; to Enable interrupt for USBDETECTED event */</span><span class="preprocessor"></span></div><div class="line"><a name="l06094"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa86f22fa0a53f756c8decfb281788c92"> 6094</a></span>&#160;<span class="preprocessor">#define POWER_INTENSET_USBDETECTED_Pos (7UL) </span></div><div class="line"><a name="l06095"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adc06b80d93f7933f20980e26c2125588"> 6095</a></span>&#160;<span class="preprocessor">#define POWER_INTENSET_USBDETECTED_Msk (0x1UL &lt;&lt; POWER_INTENSET_USBDETECTED_Pos) </span></div><div class="line"><a name="l06096"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a84331d67157a9030d5c94477dabe87cd"> 6096</a></span>&#160;<span class="preprocessor">#define POWER_INTENSET_USBDETECTED_Disabled (0UL) </span></div><div class="line"><a name="l06097"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac9210a8f41b75882517dd662add20edd"> 6097</a></span>&#160;<span class="preprocessor">#define POWER_INTENSET_USBDETECTED_Enabled (1UL) </span></div><div class="line"><a name="l06098"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abc1c02ac4e4093f6c35b502b6c029686"> 6098</a></span>&#160;<span class="preprocessor">#define POWER_INTENSET_USBDETECTED_Set (1UL) </span></div><div class="line"><a name="l06100"></a><span class="lineno"> 6100</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 6 : Write &#39;1&#39; to Enable interrupt for SLEEPEXIT event */</span><span class="preprocessor"></span></div><div class="line"><a name="l06101"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1622189a2a16bf1e7c50748353aa00e4"> 6101</a></span>&#160;<span class="preprocessor">#define POWER_INTENSET_SLEEPEXIT_Pos (6UL) </span></div><div class="line"><a name="l06102"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a88e77fc58bcd1a57ba988cebe4948c09"> 6102</a></span>&#160;<span class="preprocessor">#define POWER_INTENSET_SLEEPEXIT_Msk (0x1UL &lt;&lt; POWER_INTENSET_SLEEPEXIT_Pos) </span></div><div class="line"><a name="l06103"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa0defb850be4c7b24d43fd59d9d8f35a"> 6103</a></span>&#160;<span class="preprocessor">#define POWER_INTENSET_SLEEPEXIT_Disabled (0UL) </span></div><div class="line"><a name="l06104"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afd7319c6e6f79a8060975d391deac861"> 6104</a></span>&#160;<span class="preprocessor">#define POWER_INTENSET_SLEEPEXIT_Enabled (1UL) </span></div><div class="line"><a name="l06105"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a272170c04e23445776ef3b00029658c8"> 6105</a></span>&#160;<span class="preprocessor">#define POWER_INTENSET_SLEEPEXIT_Set (1UL) </span></div><div class="line"><a name="l06107"></a><span class="lineno"> 6107</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 5 : Write &#39;1&#39; to Enable interrupt for SLEEPENTER event */</span><span class="preprocessor"></span></div><div class="line"><a name="l06108"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a48f34feb486b409598e593462b4e0dec"> 6108</a></span>&#160;<span class="preprocessor">#define POWER_INTENSET_SLEEPENTER_Pos (5UL) </span></div><div class="line"><a name="l06109"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a121ccf789a39315581a6fd97062f34ca"> 6109</a></span>&#160;<span class="preprocessor">#define POWER_INTENSET_SLEEPENTER_Msk (0x1UL &lt;&lt; POWER_INTENSET_SLEEPENTER_Pos) </span></div><div class="line"><a name="l06110"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aabe76d43d5220ab84670c856f62ef919"> 6110</a></span>&#160;<span class="preprocessor">#define POWER_INTENSET_SLEEPENTER_Disabled (0UL) </span></div><div class="line"><a name="l06111"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0e7c9bd3169de77699ebcfa9aff9b766"> 6111</a></span>&#160;<span class="preprocessor">#define POWER_INTENSET_SLEEPENTER_Enabled (1UL) </span></div><div class="line"><a name="l06112"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af141bc52adae04ec152795df1bbdef91"> 6112</a></span>&#160;<span class="preprocessor">#define POWER_INTENSET_SLEEPENTER_Set (1UL) </span></div><div class="line"><a name="l06114"></a><span class="lineno"> 6114</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Write &#39;1&#39; to Enable interrupt for POFWARN event */</span><span class="preprocessor"></span></div><div class="line"><a name="l06115"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a84407fb5599de793088366564601c839"> 6115</a></span>&#160;<span class="preprocessor">#define POWER_INTENSET_POFWARN_Pos (2UL) </span></div><div class="line"><a name="l06116"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a64c6c18e1d4d64ec953c15fd3230bc3e"> 6116</a></span>&#160;<span class="preprocessor">#define POWER_INTENSET_POFWARN_Msk (0x1UL &lt;&lt; POWER_INTENSET_POFWARN_Pos) </span></div><div class="line"><a name="l06117"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a437cb7d30339f3a48b9a68cdee97e9bb"> 6117</a></span>&#160;<span class="preprocessor">#define POWER_INTENSET_POFWARN_Disabled (0UL) </span></div><div class="line"><a name="l06118"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a42ef20586a1af074273112d2eeb6a8ee"> 6118</a></span>&#160;<span class="preprocessor">#define POWER_INTENSET_POFWARN_Enabled (1UL) </span></div><div class="line"><a name="l06119"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a04ffd67012d46dc9a8dadc009a5d25b2"> 6119</a></span>&#160;<span class="preprocessor">#define POWER_INTENSET_POFWARN_Set (1UL) </span></div><div class="line"><a name="l06121"></a><span class="lineno"> 6121</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: POWER_INTENCLR */</span><span class="preprocessor"></span></div><div class="line"><a name="l06122"></a><span class="lineno"> 6122</span>&#160;<span class="comment">/* Description: Disable interrupt */</span></div><div class="line"><a name="l06123"></a><span class="lineno"> 6123</span>&#160;</div><div class="line"><a name="l06124"></a><span class="lineno"> 6124</span>&#160;<span class="comment">/* Bit 9 : Write &#39;1&#39; to Disable interrupt for USBPWRRDY event */</span></div><div class="line"><a name="l06125"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a30935140470bd26ada706bc678f65696"> 6125</a></span>&#160;<span class="preprocessor">#define POWER_INTENCLR_USBPWRRDY_Pos (9UL) </span></div><div class="line"><a name="l06126"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aaa4b1dd7ee6062ea8b2e027bac6017c2"> 6126</a></span>&#160;<span class="preprocessor">#define POWER_INTENCLR_USBPWRRDY_Msk (0x1UL &lt;&lt; POWER_INTENCLR_USBPWRRDY_Pos) </span></div><div class="line"><a name="l06127"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a84c2d1b100bb0c61d9f7cc50e7a3dfb4"> 6127</a></span>&#160;<span class="preprocessor">#define POWER_INTENCLR_USBPWRRDY_Disabled (0UL) </span></div><div class="line"><a name="l06128"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a10f4c1b472393571caa153e051d6c6c9"> 6128</a></span>&#160;<span class="preprocessor">#define POWER_INTENCLR_USBPWRRDY_Enabled (1UL) </span></div><div class="line"><a name="l06129"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a15926a449323dc4658c18ec083fca091"> 6129</a></span>&#160;<span class="preprocessor">#define POWER_INTENCLR_USBPWRRDY_Clear (1UL) </span></div><div class="line"><a name="l06131"></a><span class="lineno"> 6131</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 8 : Write &#39;1&#39; to Disable interrupt for USBREMOVED event */</span><span class="preprocessor"></span></div><div class="line"><a name="l06132"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aac04412cf3716dec77aac08a601e3125"> 6132</a></span>&#160;<span class="preprocessor">#define POWER_INTENCLR_USBREMOVED_Pos (8UL) </span></div><div class="line"><a name="l06133"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aba69684329a726f1e24b781b5610891a"> 6133</a></span>&#160;<span class="preprocessor">#define POWER_INTENCLR_USBREMOVED_Msk (0x1UL &lt;&lt; POWER_INTENCLR_USBREMOVED_Pos) </span></div><div class="line"><a name="l06134"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adabb9c3deef7cf721edba281addfa03a"> 6134</a></span>&#160;<span class="preprocessor">#define POWER_INTENCLR_USBREMOVED_Disabled (0UL) </span></div><div class="line"><a name="l06135"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae5ae6b35589e20f40e5cb8d653a9c4cd"> 6135</a></span>&#160;<span class="preprocessor">#define POWER_INTENCLR_USBREMOVED_Enabled (1UL) </span></div><div class="line"><a name="l06136"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7721e7a830e211ed1415b4658b250d49"> 6136</a></span>&#160;<span class="preprocessor">#define POWER_INTENCLR_USBREMOVED_Clear (1UL) </span></div><div class="line"><a name="l06138"></a><span class="lineno"> 6138</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 7 : Write &#39;1&#39; to Disable interrupt for USBDETECTED event */</span><span class="preprocessor"></span></div><div class="line"><a name="l06139"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aab35b6a972b09af795052cd49373ce00"> 6139</a></span>&#160;<span class="preprocessor">#define POWER_INTENCLR_USBDETECTED_Pos (7UL) </span></div><div class="line"><a name="l06140"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aeb22318a34226ca9aa9f61d42d95e91c"> 6140</a></span>&#160;<span class="preprocessor">#define POWER_INTENCLR_USBDETECTED_Msk (0x1UL &lt;&lt; POWER_INTENCLR_USBDETECTED_Pos) </span></div><div class="line"><a name="l06141"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afdf4f09a531e5f2004d4529426fd57c1"> 6141</a></span>&#160;<span class="preprocessor">#define POWER_INTENCLR_USBDETECTED_Disabled (0UL) </span></div><div class="line"><a name="l06142"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aff752b4703e0e903754d6c8a0efd3179"> 6142</a></span>&#160;<span class="preprocessor">#define POWER_INTENCLR_USBDETECTED_Enabled (1UL) </span></div><div class="line"><a name="l06143"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a19060b02a7b926875f60e2bd393b4fd1"> 6143</a></span>&#160;<span class="preprocessor">#define POWER_INTENCLR_USBDETECTED_Clear (1UL) </span></div><div class="line"><a name="l06145"></a><span class="lineno"> 6145</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 6 : Write &#39;1&#39; to Disable interrupt for SLEEPEXIT event */</span><span class="preprocessor"></span></div><div class="line"><a name="l06146"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab72e4648407a5df6ee989130f735cf5f"> 6146</a></span>&#160;<span class="preprocessor">#define POWER_INTENCLR_SLEEPEXIT_Pos (6UL) </span></div><div class="line"><a name="l06147"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8f5c22f7720c235975bf1f20019269fd"> 6147</a></span>&#160;<span class="preprocessor">#define POWER_INTENCLR_SLEEPEXIT_Msk (0x1UL &lt;&lt; POWER_INTENCLR_SLEEPEXIT_Pos) </span></div><div class="line"><a name="l06148"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3bb53ff43145d0e18fe6d8ac2a5f0a47"> 6148</a></span>&#160;<span class="preprocessor">#define POWER_INTENCLR_SLEEPEXIT_Disabled (0UL) </span></div><div class="line"><a name="l06149"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a855b2f1ed98f51227af1d1c10e35548f"> 6149</a></span>&#160;<span class="preprocessor">#define POWER_INTENCLR_SLEEPEXIT_Enabled (1UL) </span></div><div class="line"><a name="l06150"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa605f554b2f3f49832ec9e54431d8df3"> 6150</a></span>&#160;<span class="preprocessor">#define POWER_INTENCLR_SLEEPEXIT_Clear (1UL) </span></div><div class="line"><a name="l06152"></a><span class="lineno"> 6152</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 5 : Write &#39;1&#39; to Disable interrupt for SLEEPENTER event */</span><span class="preprocessor"></span></div><div class="line"><a name="l06153"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad59d8d5f701505eb9e6a462f52cc44ea"> 6153</a></span>&#160;<span class="preprocessor">#define POWER_INTENCLR_SLEEPENTER_Pos (5UL) </span></div><div class="line"><a name="l06154"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6193a857f9f718aa13dc92127f693de2"> 6154</a></span>&#160;<span class="preprocessor">#define POWER_INTENCLR_SLEEPENTER_Msk (0x1UL &lt;&lt; POWER_INTENCLR_SLEEPENTER_Pos) </span></div><div class="line"><a name="l06155"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4ffc319be008cdc49f3aa7d7ae7f7909"> 6155</a></span>&#160;<span class="preprocessor">#define POWER_INTENCLR_SLEEPENTER_Disabled (0UL) </span></div><div class="line"><a name="l06156"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a93049ea3ddd2b3cb9191563e7da5584b"> 6156</a></span>&#160;<span class="preprocessor">#define POWER_INTENCLR_SLEEPENTER_Enabled (1UL) </span></div><div class="line"><a name="l06157"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a224b721698fddd7f6375b728da2188e7"> 6157</a></span>&#160;<span class="preprocessor">#define POWER_INTENCLR_SLEEPENTER_Clear (1UL) </span></div><div class="line"><a name="l06159"></a><span class="lineno"> 6159</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Write &#39;1&#39; to Disable interrupt for POFWARN event */</span><span class="preprocessor"></span></div><div class="line"><a name="l06160"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2e48b76194be9c79af13eed019537c05"> 6160</a></span>&#160;<span class="preprocessor">#define POWER_INTENCLR_POFWARN_Pos (2UL) </span></div><div class="line"><a name="l06161"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1d8459d32525e2a948306287d036dacf"> 6161</a></span>&#160;<span class="preprocessor">#define POWER_INTENCLR_POFWARN_Msk (0x1UL &lt;&lt; POWER_INTENCLR_POFWARN_Pos) </span></div><div class="line"><a name="l06162"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5d11fb32d41a9af77e1756bf02d171f9"> 6162</a></span>&#160;<span class="preprocessor">#define POWER_INTENCLR_POFWARN_Disabled (0UL) </span></div><div class="line"><a name="l06163"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a365462dcd22c8f5dd19f818a16b308e7"> 6163</a></span>&#160;<span class="preprocessor">#define POWER_INTENCLR_POFWARN_Enabled (1UL) </span></div><div class="line"><a name="l06164"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a17b1db4cf37086ebeecf4ca4f4d25838"> 6164</a></span>&#160;<span class="preprocessor">#define POWER_INTENCLR_POFWARN_Clear (1UL) </span></div><div class="line"><a name="l06166"></a><span class="lineno"> 6166</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: POWER_RESETREAS */</span><span class="preprocessor"></span></div><div class="line"><a name="l06167"></a><span class="lineno"> 6167</span>&#160;<span class="comment">/* Description: Reset reason */</span></div><div class="line"><a name="l06168"></a><span class="lineno"> 6168</span>&#160;</div><div class="line"><a name="l06169"></a><span class="lineno"> 6169</span>&#160;<span class="comment">/* Bit 20 : Reset due to wake up from System OFF mode by Vbus rising into valid range */</span></div><div class="line"><a name="l06170"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7d3efc3f76c9f11b8beaa7d1bba33232"> 6170</a></span>&#160;<span class="preprocessor">#define POWER_RESETREAS_VBUS_Pos (20UL) </span></div><div class="line"><a name="l06171"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a412d106c9fc4291b1125e9c1f6af7cc8"> 6171</a></span>&#160;<span class="preprocessor">#define POWER_RESETREAS_VBUS_Msk (0x1UL &lt;&lt; POWER_RESETREAS_VBUS_Pos) </span></div><div class="line"><a name="l06172"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aadd4435b0dd1528aa4d43b52a30793ac"> 6172</a></span>&#160;<span class="preprocessor">#define POWER_RESETREAS_VBUS_NotDetected (0UL) </span></div><div class="line"><a name="l06173"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad1e74aed973496b1d2f4400b68feac43"> 6173</a></span>&#160;<span class="preprocessor">#define POWER_RESETREAS_VBUS_Detected (1UL) </span></div><div class="line"><a name="l06175"></a><span class="lineno"> 6175</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 19 : Reset due to wake up from System OFF mode by NFC field detect */</span><span class="preprocessor"></span></div><div class="line"><a name="l06176"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a85286a2ce43bf4afd27f73a855e66298"> 6176</a></span>&#160;<span class="preprocessor">#define POWER_RESETREAS_NFC_Pos (19UL) </span></div><div class="line"><a name="l06177"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a946e31e62273eba5798435283924e90d"> 6177</a></span>&#160;<span class="preprocessor">#define POWER_RESETREAS_NFC_Msk (0x1UL &lt;&lt; POWER_RESETREAS_NFC_Pos) </span></div><div class="line"><a name="l06178"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad391ac7aa95975e2d1e2bbb2730a2499"> 6178</a></span>&#160;<span class="preprocessor">#define POWER_RESETREAS_NFC_NotDetected (0UL) </span></div><div class="line"><a name="l06179"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7a18a3fdcac1b72610584adef62e1b50"> 6179</a></span>&#160;<span class="preprocessor">#define POWER_RESETREAS_NFC_Detected (1UL) </span></div><div class="line"><a name="l06181"></a><span class="lineno"> 6181</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 18 : Reset due to wake up from System OFF mode when wakeup is triggered from entering into debug interface mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l06182"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa7f5a537c7220504e6f10ca3137ffd96"> 6182</a></span>&#160;<span class="preprocessor">#define POWER_RESETREAS_DIF_Pos (18UL) </span></div><div class="line"><a name="l06183"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa138ce74709ea6c5bbb371590824b14b"> 6183</a></span>&#160;<span class="preprocessor">#define POWER_RESETREAS_DIF_Msk (0x1UL &lt;&lt; POWER_RESETREAS_DIF_Pos) </span></div><div class="line"><a name="l06184"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae4e8e33b0d15941a74eb74f0e22b0b29"> 6184</a></span>&#160;<span class="preprocessor">#define POWER_RESETREAS_DIF_NotDetected (0UL) </span></div><div class="line"><a name="l06185"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0a5673808f605ed4496820040c39f17c"> 6185</a></span>&#160;<span class="preprocessor">#define POWER_RESETREAS_DIF_Detected (1UL) </span></div><div class="line"><a name="l06187"></a><span class="lineno"> 6187</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 17 : Reset due to wake up from System OFF mode when wakeup is triggered from ANADETECT signal from LPCOMP */</span><span class="preprocessor"></span></div><div class="line"><a name="l06188"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a95aff6f6c7c54c3f19061d99786ec760"> 6188</a></span>&#160;<span class="preprocessor">#define POWER_RESETREAS_LPCOMP_Pos (17UL) </span></div><div class="line"><a name="l06189"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2e5788f3b4af0ade29ae78563ff15168"> 6189</a></span>&#160;<span class="preprocessor">#define POWER_RESETREAS_LPCOMP_Msk (0x1UL &lt;&lt; POWER_RESETREAS_LPCOMP_Pos) </span></div><div class="line"><a name="l06190"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a33d921f5cdd03e7a6f098e169c8e990c"> 6190</a></span>&#160;<span class="preprocessor">#define POWER_RESETREAS_LPCOMP_NotDetected (0UL) </span></div><div class="line"><a name="l06191"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#affe3d875458c64890cd99db789eea17f"> 6191</a></span>&#160;<span class="preprocessor">#define POWER_RESETREAS_LPCOMP_Detected (1UL) </span></div><div class="line"><a name="l06193"></a><span class="lineno"> 6193</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 16 : Reset due to wake up from System OFF mode when wakeup is triggered from DETECT signal from GPIO */</span><span class="preprocessor"></span></div><div class="line"><a name="l06194"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7082ffd26b7818e5203c26a48810e5a1"> 6194</a></span>&#160;<span class="preprocessor">#define POWER_RESETREAS_OFF_Pos (16UL) </span></div><div class="line"><a name="l06195"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a97da374a08307309a54b048039e7518a"> 6195</a></span>&#160;<span class="preprocessor">#define POWER_RESETREAS_OFF_Msk (0x1UL &lt;&lt; POWER_RESETREAS_OFF_Pos) </span></div><div class="line"><a name="l06196"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0636c08e0b45dfab0e68da1bed1f4967"> 6196</a></span>&#160;<span class="preprocessor">#define POWER_RESETREAS_OFF_NotDetected (0UL) </span></div><div class="line"><a name="l06197"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a875ff12d49297a166429ddcaf4c1325e"> 6197</a></span>&#160;<span class="preprocessor">#define POWER_RESETREAS_OFF_Detected (1UL) </span></div><div class="line"><a name="l06199"></a><span class="lineno"> 6199</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 3 : Reset from CPU lock-up detected */</span><span class="preprocessor"></span></div><div class="line"><a name="l06200"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adb1b91c30d04d6314096a57305d28e58"> 6200</a></span>&#160;<span class="preprocessor">#define POWER_RESETREAS_LOCKUP_Pos (3UL) </span></div><div class="line"><a name="l06201"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1689f436387a1ce13df342632de6a9f6"> 6201</a></span>&#160;<span class="preprocessor">#define POWER_RESETREAS_LOCKUP_Msk (0x1UL &lt;&lt; POWER_RESETREAS_LOCKUP_Pos) </span></div><div class="line"><a name="l06202"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2b7674e01ad3ebeab09dd972d6a78c5c"> 6202</a></span>&#160;<span class="preprocessor">#define POWER_RESETREAS_LOCKUP_NotDetected (0UL) </span></div><div class="line"><a name="l06203"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab0c45404d9f0775aeaea97e925d60487"> 6203</a></span>&#160;<span class="preprocessor">#define POWER_RESETREAS_LOCKUP_Detected (1UL) </span></div><div class="line"><a name="l06205"></a><span class="lineno"> 6205</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Reset from soft reset detected */</span><span class="preprocessor"></span></div><div class="line"><a name="l06206"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae8bcaeb9e48f0a1bd1529f5a45d1c5e4"> 6206</a></span>&#160;<span class="preprocessor">#define POWER_RESETREAS_SREQ_Pos (2UL) </span></div><div class="line"><a name="l06207"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3cc622b2213e658631763728ce0b3add"> 6207</a></span>&#160;<span class="preprocessor">#define POWER_RESETREAS_SREQ_Msk (0x1UL &lt;&lt; POWER_RESETREAS_SREQ_Pos) </span></div><div class="line"><a name="l06208"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9cae8a543d31291a5b6d62d62dc4d5c1"> 6208</a></span>&#160;<span class="preprocessor">#define POWER_RESETREAS_SREQ_NotDetected (0UL) </span></div><div class="line"><a name="l06209"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9c9b44f199747622d37bd8fbbaaa500a"> 6209</a></span>&#160;<span class="preprocessor">#define POWER_RESETREAS_SREQ_Detected (1UL) </span></div><div class="line"><a name="l06211"></a><span class="lineno"> 6211</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Reset from watchdog detected */</span><span class="preprocessor"></span></div><div class="line"><a name="l06212"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a98c3aabefdffd6d5382ad5edde6f295a"> 6212</a></span>&#160;<span class="preprocessor">#define POWER_RESETREAS_DOG_Pos (1UL) </span></div><div class="line"><a name="l06213"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a577fc616d47d50ea0b52aadc21010007"> 6213</a></span>&#160;<span class="preprocessor">#define POWER_RESETREAS_DOG_Msk (0x1UL &lt;&lt; POWER_RESETREAS_DOG_Pos) </span></div><div class="line"><a name="l06214"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a126df3ea50f8a2b4d43b097ebe9c0b53"> 6214</a></span>&#160;<span class="preprocessor">#define POWER_RESETREAS_DOG_NotDetected (0UL) </span></div><div class="line"><a name="l06215"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae6499d731f70c3088ac167bc78055188"> 6215</a></span>&#160;<span class="preprocessor">#define POWER_RESETREAS_DOG_Detected (1UL) </span></div><div class="line"><a name="l06217"></a><span class="lineno"> 6217</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Reset from pin-reset detected */</span><span class="preprocessor"></span></div><div class="line"><a name="l06218"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a142eb68fa953c8a63c056ff7133c14c8"> 6218</a></span>&#160;<span class="preprocessor">#define POWER_RESETREAS_RESETPIN_Pos (0UL) </span></div><div class="line"><a name="l06219"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6334366eb23060ba6ec681c7ca13fcb6"> 6219</a></span>&#160;<span class="preprocessor">#define POWER_RESETREAS_RESETPIN_Msk (0x1UL &lt;&lt; POWER_RESETREAS_RESETPIN_Pos) </span></div><div class="line"><a name="l06220"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2891baa2a16f9951522fe567665bbd14"> 6220</a></span>&#160;<span class="preprocessor">#define POWER_RESETREAS_RESETPIN_NotDetected (0UL) </span></div><div class="line"><a name="l06221"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac4849f2cc30a7bec3421595ed920937f"> 6221</a></span>&#160;<span class="preprocessor">#define POWER_RESETREAS_RESETPIN_Detected (1UL) </span></div><div class="line"><a name="l06223"></a><span class="lineno"> 6223</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: POWER_RAMSTATUS */</span><span class="preprocessor"></span></div><div class="line"><a name="l06224"></a><span class="lineno"> 6224</span>&#160;<span class="comment">/* Description: Deprecated register -  RAM status register */</span></div><div class="line"><a name="l06225"></a><span class="lineno"> 6225</span>&#160;</div><div class="line"><a name="l06226"></a><span class="lineno"> 6226</span>&#160;<span class="comment">/* Bit 3 : RAM block 3 is on or off/powering up */</span></div><div class="line"><a name="l06227"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aea5fcbbf9aede5b7c7cd1f9504e872d3"> 6227</a></span>&#160;<span class="preprocessor">#define POWER_RAMSTATUS_RAMBLOCK3_Pos (3UL) </span></div><div class="line"><a name="l06228"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adf2b7ab03228aba6e86285b6446317c3"> 6228</a></span>&#160;<span class="preprocessor">#define POWER_RAMSTATUS_RAMBLOCK3_Msk (0x1UL &lt;&lt; POWER_RAMSTATUS_RAMBLOCK3_Pos) </span></div><div class="line"><a name="l06229"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acf6185255ac1b902eec53f5feac1daa6"> 6229</a></span>&#160;<span class="preprocessor">#define POWER_RAMSTATUS_RAMBLOCK3_Off (0UL) </span></div><div class="line"><a name="l06230"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a28f9cfa32d32bda4f1a1c0ab7d16cf0e"> 6230</a></span>&#160;<span class="preprocessor">#define POWER_RAMSTATUS_RAMBLOCK3_On (1UL) </span></div><div class="line"><a name="l06232"></a><span class="lineno"> 6232</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : RAM block 2 is on or off/powering up */</span><span class="preprocessor"></span></div><div class="line"><a name="l06233"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3fb30c605def5215aef73c496d91952a"> 6233</a></span>&#160;<span class="preprocessor">#define POWER_RAMSTATUS_RAMBLOCK2_Pos (2UL) </span></div><div class="line"><a name="l06234"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa0e738ec63bff530ebad63217edc35cb"> 6234</a></span>&#160;<span class="preprocessor">#define POWER_RAMSTATUS_RAMBLOCK2_Msk (0x1UL &lt;&lt; POWER_RAMSTATUS_RAMBLOCK2_Pos) </span></div><div class="line"><a name="l06235"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a63324b16bc92ec5d5ab9000633977209"> 6235</a></span>&#160;<span class="preprocessor">#define POWER_RAMSTATUS_RAMBLOCK2_Off (0UL) </span></div><div class="line"><a name="l06236"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a689b9e8e906f5a946cf7e8801ca47130"> 6236</a></span>&#160;<span class="preprocessor">#define POWER_RAMSTATUS_RAMBLOCK2_On (1UL) </span></div><div class="line"><a name="l06238"></a><span class="lineno"> 6238</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : RAM block 1 is on or off/powering up */</span><span class="preprocessor"></span></div><div class="line"><a name="l06239"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aca38cdd5d5d6222072d20c84b53fcb63"> 6239</a></span>&#160;<span class="preprocessor">#define POWER_RAMSTATUS_RAMBLOCK1_Pos (1UL) </span></div><div class="line"><a name="l06240"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae2ce3dd61e4a08533d0998de7c98a1e7"> 6240</a></span>&#160;<span class="preprocessor">#define POWER_RAMSTATUS_RAMBLOCK1_Msk (0x1UL &lt;&lt; POWER_RAMSTATUS_RAMBLOCK1_Pos) </span></div><div class="line"><a name="l06241"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a372db643d4e4d2c0ab2a38bd17645292"> 6241</a></span>&#160;<span class="preprocessor">#define POWER_RAMSTATUS_RAMBLOCK1_Off (0UL) </span></div><div class="line"><a name="l06242"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a474f4295444a776c9604bf9a639e07de"> 6242</a></span>&#160;<span class="preprocessor">#define POWER_RAMSTATUS_RAMBLOCK1_On (1UL) </span></div><div class="line"><a name="l06244"></a><span class="lineno"> 6244</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : RAM block 0 is on or off/powering up */</span><span class="preprocessor"></span></div><div class="line"><a name="l06245"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae9078367b4747028fb83686d930f92bd"> 6245</a></span>&#160;<span class="preprocessor">#define POWER_RAMSTATUS_RAMBLOCK0_Pos (0UL) </span></div><div class="line"><a name="l06246"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a30b564497cef6ab6d023284e382bbd85"> 6246</a></span>&#160;<span class="preprocessor">#define POWER_RAMSTATUS_RAMBLOCK0_Msk (0x1UL &lt;&lt; POWER_RAMSTATUS_RAMBLOCK0_Pos) </span></div><div class="line"><a name="l06247"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af68eb2a779c3a26338bcb10975f5e73f"> 6247</a></span>&#160;<span class="preprocessor">#define POWER_RAMSTATUS_RAMBLOCK0_Off (0UL) </span></div><div class="line"><a name="l06248"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af5603d823e8422ad34fc8b4bdea1a28e"> 6248</a></span>&#160;<span class="preprocessor">#define POWER_RAMSTATUS_RAMBLOCK0_On (1UL) </span></div><div class="line"><a name="l06250"></a><span class="lineno"> 6250</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: POWER_USBREGSTATUS */</span><span class="preprocessor"></span></div><div class="line"><a name="l06251"></a><span class="lineno"> 6251</span>&#160;<span class="comment">/* Description: USB supply status */</span></div><div class="line"><a name="l06252"></a><span class="lineno"> 6252</span>&#160;</div><div class="line"><a name="l06253"></a><span class="lineno"> 6253</span>&#160;<span class="comment">/* Bit 1 : USB supply output settling time elapsed */</span></div><div class="line"><a name="l06254"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a94777624208bc305a539ca365e2f7077"> 6254</a></span>&#160;<span class="preprocessor">#define POWER_USBREGSTATUS_OUTPUTRDY_Pos (1UL) </span></div><div class="line"><a name="l06255"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a68fd8ea5d812ebdfe3533131965d7c54"> 6255</a></span>&#160;<span class="preprocessor">#define POWER_USBREGSTATUS_OUTPUTRDY_Msk (0x1UL &lt;&lt; POWER_USBREGSTATUS_OUTPUTRDY_Pos) </span></div><div class="line"><a name="l06256"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acaa6dedd7b94eead9612a888bfd071ff"> 6256</a></span>&#160;<span class="preprocessor">#define POWER_USBREGSTATUS_OUTPUTRDY_NotReady (0UL) </span></div><div class="line"><a name="l06257"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7edfe329f2a6a64a085ba242f1faa507"> 6257</a></span>&#160;<span class="preprocessor">#define POWER_USBREGSTATUS_OUTPUTRDY_Ready (1UL) </span></div><div class="line"><a name="l06259"></a><span class="lineno"> 6259</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : VBUS input detection status (USBDETECTED and USBREMOVED events are derived from this information) */</span><span class="preprocessor"></span></div><div class="line"><a name="l06260"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afef4f58fd540bf936035cdc2ed7aaf3d"> 6260</a></span>&#160;<span class="preprocessor">#define POWER_USBREGSTATUS_VBUSDETECT_Pos (0UL) </span></div><div class="line"><a name="l06261"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad06c029ff31255762bae765f5af77c61"> 6261</a></span>&#160;<span class="preprocessor">#define POWER_USBREGSTATUS_VBUSDETECT_Msk (0x1UL &lt;&lt; POWER_USBREGSTATUS_VBUSDETECT_Pos) </span></div><div class="line"><a name="l06262"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aaca0a254bd81eb2ae7d1ab22bc665088"> 6262</a></span>&#160;<span class="preprocessor">#define POWER_USBREGSTATUS_VBUSDETECT_NoVbus (0UL) </span></div><div class="line"><a name="l06263"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a20982211719a3b941fc4f3d53384d3a1"> 6263</a></span>&#160;<span class="preprocessor">#define POWER_USBREGSTATUS_VBUSDETECT_VbusPresent (1UL) </span></div><div class="line"><a name="l06265"></a><span class="lineno"> 6265</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: POWER_SYSTEMOFF */</span><span class="preprocessor"></span></div><div class="line"><a name="l06266"></a><span class="lineno"> 6266</span>&#160;<span class="comment">/* Description: System OFF register */</span></div><div class="line"><a name="l06267"></a><span class="lineno"> 6267</span>&#160;</div><div class="line"><a name="l06268"></a><span class="lineno"> 6268</span>&#160;<span class="comment">/* Bit 0 : Enable System OFF mode */</span></div><div class="line"><a name="l06269"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afef2e479df1b6efd970dfa27570db434"> 6269</a></span>&#160;<span class="preprocessor">#define POWER_SYSTEMOFF_SYSTEMOFF_Pos (0UL) </span></div><div class="line"><a name="l06270"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a468e6fbc0101f1e8c6f4b4e953fa579e"> 6270</a></span>&#160;<span class="preprocessor">#define POWER_SYSTEMOFF_SYSTEMOFF_Msk (0x1UL &lt;&lt; POWER_SYSTEMOFF_SYSTEMOFF_Pos) </span></div><div class="line"><a name="l06271"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#accb2a5846091cc15b483f859e81fb79d"> 6271</a></span>&#160;<span class="preprocessor">#define POWER_SYSTEMOFF_SYSTEMOFF_Enter (1UL) </span></div><div class="line"><a name="l06273"></a><span class="lineno"> 6273</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: POWER_POFCON */</span><span class="preprocessor"></span></div><div class="line"><a name="l06274"></a><span class="lineno"> 6274</span>&#160;<span class="comment">/* Description: Power failure comparator configuration */</span></div><div class="line"><a name="l06275"></a><span class="lineno"> 6275</span>&#160;</div><div class="line"><a name="l06276"></a><span class="lineno"> 6276</span>&#160;<span class="comment">/* Bits 11..8 : Power failure comparator threshold setting for voltage supply on VDDH */</span></div><div class="line"><a name="l06277"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a180e4c5142c5ad627a852e90a8e60368"> 6277</a></span>&#160;<span class="preprocessor">#define POWER_POFCON_THRESHOLDVDDH_Pos (8UL) </span></div><div class="line"><a name="l06278"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4a251ecb965f7735ddd453c6dea00561"> 6278</a></span>&#160;<span class="preprocessor">#define POWER_POFCON_THRESHOLDVDDH_Msk (0xFUL &lt;&lt; POWER_POFCON_THRESHOLDVDDH_Pos) </span></div><div class="line"><a name="l06279"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae028b166e92fcaf91d32fee31f27a0dd"> 6279</a></span>&#160;<span class="preprocessor">#define POWER_POFCON_THRESHOLDVDDH_V27 (0UL) </span></div><div class="line"><a name="l06280"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6e1a2d45c1458ccb4c1f079142fb38a1"> 6280</a></span>&#160;<span class="preprocessor">#define POWER_POFCON_THRESHOLDVDDH_V28 (1UL) </span></div><div class="line"><a name="l06281"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acf7f5d2e93960392ac45e1c4a3b115a3"> 6281</a></span>&#160;<span class="preprocessor">#define POWER_POFCON_THRESHOLDVDDH_V29 (2UL) </span></div><div class="line"><a name="l06282"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7908a126b8e69559c75ef218b538015c"> 6282</a></span>&#160;<span class="preprocessor">#define POWER_POFCON_THRESHOLDVDDH_V30 (3UL) </span></div><div class="line"><a name="l06283"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4f0248d1dcacf14359c7b663052aa818"> 6283</a></span>&#160;<span class="preprocessor">#define POWER_POFCON_THRESHOLDVDDH_V31 (4UL) </span></div><div class="line"><a name="l06284"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa019200dd124e2191699c648d2585f76"> 6284</a></span>&#160;<span class="preprocessor">#define POWER_POFCON_THRESHOLDVDDH_V32 (5UL) </span></div><div class="line"><a name="l06285"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1b7e82da1a82148daec4dd4a9e2ac957"> 6285</a></span>&#160;<span class="preprocessor">#define POWER_POFCON_THRESHOLDVDDH_V33 (6UL) </span></div><div class="line"><a name="l06286"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a704f669a4807cdd3aeda596f73c97360"> 6286</a></span>&#160;<span class="preprocessor">#define POWER_POFCON_THRESHOLDVDDH_V34 (7UL) </span></div><div class="line"><a name="l06287"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a76b61647c312b27b7263af9b92647de2"> 6287</a></span>&#160;<span class="preprocessor">#define POWER_POFCON_THRESHOLDVDDH_V35 (8UL) </span></div><div class="line"><a name="l06288"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5780e1e6cf7d6a2076bdbd099107f078"> 6288</a></span>&#160;<span class="preprocessor">#define POWER_POFCON_THRESHOLDVDDH_V36 (9UL) </span></div><div class="line"><a name="l06289"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a023e6d974148ca1b11f560e0aec252d3"> 6289</a></span>&#160;<span class="preprocessor">#define POWER_POFCON_THRESHOLDVDDH_V37 (10UL) </span></div><div class="line"><a name="l06290"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a68c351b9af383291457d80c88bbe6a8d"> 6290</a></span>&#160;<span class="preprocessor">#define POWER_POFCON_THRESHOLDVDDH_V38 (11UL) </span></div><div class="line"><a name="l06291"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a95f2f20640c12c55130b2d57e39718bf"> 6291</a></span>&#160;<span class="preprocessor">#define POWER_POFCON_THRESHOLDVDDH_V39 (12UL) </span></div><div class="line"><a name="l06292"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a70d0dc9587f070db0ffab65045ef2d1b"> 6292</a></span>&#160;<span class="preprocessor">#define POWER_POFCON_THRESHOLDVDDH_V40 (13UL) </span></div><div class="line"><a name="l06293"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4da18567a3d4595bcc03bc914e876cb8"> 6293</a></span>&#160;<span class="preprocessor">#define POWER_POFCON_THRESHOLDVDDH_V41 (14UL) </span></div><div class="line"><a name="l06294"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa0977d9ef2a91be5eab0c02d56777fac"> 6294</a></span>&#160;<span class="preprocessor">#define POWER_POFCON_THRESHOLDVDDH_V42 (15UL) </span></div><div class="line"><a name="l06296"></a><span class="lineno"> 6296</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 4..1 : Power failure comparator threshold setting */</span><span class="preprocessor"></span></div><div class="line"><a name="l06297"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a95cb057ff6991c7b2e286a85d2e85b45"> 6297</a></span>&#160;<span class="preprocessor">#define POWER_POFCON_THRESHOLD_Pos (1UL) </span></div><div class="line"><a name="l06298"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4a93aa017a7befc9f46ab51865591111"> 6298</a></span>&#160;<span class="preprocessor">#define POWER_POFCON_THRESHOLD_Msk (0xFUL &lt;&lt; POWER_POFCON_THRESHOLD_Pos) </span></div><div class="line"><a name="l06299"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab783837bb7b8b3345ba0a7a27248ef2d"> 6299</a></span>&#160;<span class="preprocessor">#define POWER_POFCON_THRESHOLD_V17 (4UL) </span></div><div class="line"><a name="l06300"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a534421d3ed34c6847729896fc422af4f"> 6300</a></span>&#160;<span class="preprocessor">#define POWER_POFCON_THRESHOLD_V18 (5UL) </span></div><div class="line"><a name="l06301"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2aaacc86552e8f3f2ed62361f9e62784"> 6301</a></span>&#160;<span class="preprocessor">#define POWER_POFCON_THRESHOLD_V19 (6UL) </span></div><div class="line"><a name="l06302"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a76942996e5caede78c0596cfae756c44"> 6302</a></span>&#160;<span class="preprocessor">#define POWER_POFCON_THRESHOLD_V20 (7UL) </span></div><div class="line"><a name="l06303"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af52ac2b19bdcb51bc85cf3a8c6f97afb"> 6303</a></span>&#160;<span class="preprocessor">#define POWER_POFCON_THRESHOLD_V21 (8UL) </span></div><div class="line"><a name="l06304"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0fc30a6c582db55b1091b4cd2479cce9"> 6304</a></span>&#160;<span class="preprocessor">#define POWER_POFCON_THRESHOLD_V22 (9UL) </span></div><div class="line"><a name="l06305"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a22e7e6a069289a4ea2e2ce57611ffe22"> 6305</a></span>&#160;<span class="preprocessor">#define POWER_POFCON_THRESHOLD_V23 (10UL) </span></div><div class="line"><a name="l06306"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3b1fcb83987ebd5abcaafaab809948d2"> 6306</a></span>&#160;<span class="preprocessor">#define POWER_POFCON_THRESHOLD_V24 (11UL) </span></div><div class="line"><a name="l06307"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa01f0047ccb644959516f30586cd955b"> 6307</a></span>&#160;<span class="preprocessor">#define POWER_POFCON_THRESHOLD_V25 (12UL) </span></div><div class="line"><a name="l06308"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a16abb9db7b6a5aaa89766bbac6eed90e"> 6308</a></span>&#160;<span class="preprocessor">#define POWER_POFCON_THRESHOLD_V26 (13UL) </span></div><div class="line"><a name="l06309"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a76f11913bf917fd83e7c61dbc3a78056"> 6309</a></span>&#160;<span class="preprocessor">#define POWER_POFCON_THRESHOLD_V27 (14UL) </span></div><div class="line"><a name="l06310"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a13a30ef4865316b91176c42938187ca9"> 6310</a></span>&#160;<span class="preprocessor">#define POWER_POFCON_THRESHOLD_V28 (15UL) </span></div><div class="line"><a name="l06312"></a><span class="lineno"> 6312</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Enable or disable power failure comparator */</span><span class="preprocessor"></span></div><div class="line"><a name="l06313"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0bb949af662dd1296f355dc3c8734773"> 6313</a></span>&#160;<span class="preprocessor">#define POWER_POFCON_POF_Pos (0UL) </span></div><div class="line"><a name="l06314"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae14e476ad3d0c2b39e51721834b3579f"> 6314</a></span>&#160;<span class="preprocessor">#define POWER_POFCON_POF_Msk (0x1UL &lt;&lt; POWER_POFCON_POF_Pos) </span></div><div class="line"><a name="l06315"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad4862377052035f201665f821fbc839a"> 6315</a></span>&#160;<span class="preprocessor">#define POWER_POFCON_POF_Disabled (0UL) </span></div><div class="line"><a name="l06316"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad67948fa32dbbe3fd40003fa076614dc"> 6316</a></span>&#160;<span class="preprocessor">#define POWER_POFCON_POF_Enabled (1UL) </span></div><div class="line"><a name="l06318"></a><span class="lineno"> 6318</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: POWER_GPREGRET */</span><span class="preprocessor"></span></div><div class="line"><a name="l06319"></a><span class="lineno"> 6319</span>&#160;<span class="comment">/* Description: General purpose retention register */</span></div><div class="line"><a name="l06320"></a><span class="lineno"> 6320</span>&#160;</div><div class="line"><a name="l06321"></a><span class="lineno"> 6321</span>&#160;<span class="comment">/* Bits 7..0 : General purpose retention register */</span></div><div class="line"><a name="l06322"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9aa2123f06ad2c02d96dd64f02a192ca"> 6322</a></span>&#160;<span class="preprocessor">#define POWER_GPREGRET_GPREGRET_Pos (0UL) </span></div><div class="line"><a name="l06323"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a379ae3fe0245c4fb8d601c2eeed0af9b"> 6323</a></span>&#160;<span class="preprocessor">#define POWER_GPREGRET_GPREGRET_Msk (0xFFUL &lt;&lt; POWER_GPREGRET_GPREGRET_Pos) </span></div><div class="line"><a name="l06325"></a><span class="lineno"> 6325</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: POWER_GPREGRET2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l06326"></a><span class="lineno"> 6326</span>&#160;<span class="comment">/* Description: General purpose retention register */</span></div><div class="line"><a name="l06327"></a><span class="lineno"> 6327</span>&#160;</div><div class="line"><a name="l06328"></a><span class="lineno"> 6328</span>&#160;<span class="comment">/* Bits 7..0 : General purpose retention register */</span></div><div class="line"><a name="l06329"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2dcf701af22d456e326f1ed4184b5d66"> 6329</a></span>&#160;<span class="preprocessor">#define POWER_GPREGRET2_GPREGRET_Pos (0UL) </span></div><div class="line"><a name="l06330"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a337337f9ef06ce4ea5a5a75940110a8a"> 6330</a></span>&#160;<span class="preprocessor">#define POWER_GPREGRET2_GPREGRET_Msk (0xFFUL &lt;&lt; POWER_GPREGRET2_GPREGRET_Pos) </span></div><div class="line"><a name="l06332"></a><span class="lineno"> 6332</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: POWER_DCDCEN */</span><span class="preprocessor"></span></div><div class="line"><a name="l06333"></a><span class="lineno"> 6333</span>&#160;<span class="comment">/* Description: Enable DC/DC converter for REG1 stage. */</span></div><div class="line"><a name="l06334"></a><span class="lineno"> 6334</span>&#160;</div><div class="line"><a name="l06335"></a><span class="lineno"> 6335</span>&#160;<span class="comment">/* Bit 0 : Enable DC/DC converter for REG1 stage. */</span></div><div class="line"><a name="l06336"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a07f5dc7c57f8efb292c160688e34538b"> 6336</a></span>&#160;<span class="preprocessor">#define POWER_DCDCEN_DCDCEN_Pos (0UL) </span></div><div class="line"><a name="l06337"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ace48a7da9e7672df4d05f8ff5a3aab9c"> 6337</a></span>&#160;<span class="preprocessor">#define POWER_DCDCEN_DCDCEN_Msk (0x1UL &lt;&lt; POWER_DCDCEN_DCDCEN_Pos) </span></div><div class="line"><a name="l06338"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4638a6f8386556af176694842eca50e4"> 6338</a></span>&#160;<span class="preprocessor">#define POWER_DCDCEN_DCDCEN_Disabled (0UL) </span></div><div class="line"><a name="l06339"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a874e7e254def7a6c90425eb1d8ee8320"> 6339</a></span>&#160;<span class="preprocessor">#define POWER_DCDCEN_DCDCEN_Enabled (1UL) </span></div><div class="line"><a name="l06341"></a><span class="lineno"> 6341</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: POWER_DCDCEN0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l06342"></a><span class="lineno"> 6342</span>&#160;<span class="comment">/* Description: Enable DC/DC converter for REG0 stage. */</span></div><div class="line"><a name="l06343"></a><span class="lineno"> 6343</span>&#160;</div><div class="line"><a name="l06344"></a><span class="lineno"> 6344</span>&#160;<span class="comment">/* Bit 0 : Enable DC/DC converter for REG0 stage. */</span></div><div class="line"><a name="l06345"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a28d34c4e748ce8b856ca0bafd91bf60f"> 6345</a></span>&#160;<span class="preprocessor">#define POWER_DCDCEN0_DCDCEN_Pos (0UL) </span></div><div class="line"><a name="l06346"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a82cdab4a3f1de9392ac50bb069ee264e"> 6346</a></span>&#160;<span class="preprocessor">#define POWER_DCDCEN0_DCDCEN_Msk (0x1UL &lt;&lt; POWER_DCDCEN0_DCDCEN_Pos) </span></div><div class="line"><a name="l06347"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae87d4fc020fb79a22270035c5503df8a"> 6347</a></span>&#160;<span class="preprocessor">#define POWER_DCDCEN0_DCDCEN_Disabled (0UL) </span></div><div class="line"><a name="l06348"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a739aee529949bcc4cf3527baa896cce4"> 6348</a></span>&#160;<span class="preprocessor">#define POWER_DCDCEN0_DCDCEN_Enabled (1UL) </span></div><div class="line"><a name="l06350"></a><span class="lineno"> 6350</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: POWER_MAINREGSTATUS */</span><span class="preprocessor"></span></div><div class="line"><a name="l06351"></a><span class="lineno"> 6351</span>&#160;<span class="comment">/* Description: Main supply status */</span></div><div class="line"><a name="l06352"></a><span class="lineno"> 6352</span>&#160;</div><div class="line"><a name="l06353"></a><span class="lineno"> 6353</span>&#160;<span class="comment">/* Bit 0 : Main supply status */</span></div><div class="line"><a name="l06354"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae1b54e9abbd4c9d0400a0b3772729540"> 6354</a></span>&#160;<span class="preprocessor">#define POWER_MAINREGSTATUS_MAINREGSTATUS_Pos (0UL) </span></div><div class="line"><a name="l06355"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3e176c406f5295ffac5b328a9409be73"> 6355</a></span>&#160;<span class="preprocessor">#define POWER_MAINREGSTATUS_MAINREGSTATUS_Msk (0x1UL &lt;&lt; POWER_MAINREGSTATUS_MAINREGSTATUS_Pos) </span></div><div class="line"><a name="l06356"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a71bc710a19f5b555b62b970b93fa7042"> 6356</a></span>&#160;<span class="preprocessor">#define POWER_MAINREGSTATUS_MAINREGSTATUS_Normal (0UL) </span></div><div class="line"><a name="l06357"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3b902a897375cb3e4c9562f4c4a4da84"> 6357</a></span>&#160;<span class="preprocessor">#define POWER_MAINREGSTATUS_MAINREGSTATUS_High (1UL) </span></div><div class="line"><a name="l06359"></a><span class="lineno"> 6359</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: POWER_RAM_POWER */</span><span class="preprocessor"></span></div><div class="line"><a name="l06360"></a><span class="lineno"> 6360</span>&#160;<span class="comment">/* Description: Description cluster[0]:  RAM0 power control register */</span></div><div class="line"><a name="l06361"></a><span class="lineno"> 6361</span>&#160;</div><div class="line"><a name="l06362"></a><span class="lineno"> 6362</span>&#160;<span class="comment">/* Bit 31 : Keep retention on RAM section S15 when RAM section is in OFF */</span></div><div class="line"><a name="l06363"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aff5c8a3f6d792aa29099bd2adb770dfa"> 6363</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S15RETENTION_Pos (31UL) </span></div><div class="line"><a name="l06364"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af9e7341c279c3bb5512e50141cba74fd"> 6364</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S15RETENTION_Msk (0x1UL &lt;&lt; POWER_RAM_POWER_S15RETENTION_Pos) </span></div><div class="line"><a name="l06365"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab7465728628a04ee212af3735525db12"> 6365</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S15RETENTION_Off (0UL) </span></div><div class="line"><a name="l06366"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7a704f8843d4fa1eced4d1465c46f7e6"> 6366</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S15RETENTION_On (1UL) </span></div><div class="line"><a name="l06368"></a><span class="lineno"> 6368</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 30 : Keep retention on RAM section S14 when RAM section is in OFF */</span><span class="preprocessor"></span></div><div class="line"><a name="l06369"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a62f03f5e59a1c1f3aad8fdc11e4cde0d"> 6369</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S14RETENTION_Pos (30UL) </span></div><div class="line"><a name="l06370"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a01c2f62b97ed06ce16c02136ff2f339b"> 6370</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S14RETENTION_Msk (0x1UL &lt;&lt; POWER_RAM_POWER_S14RETENTION_Pos) </span></div><div class="line"><a name="l06371"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af5b8fd715cec5a7d540d9bd6a337ac9d"> 6371</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S14RETENTION_Off (0UL) </span></div><div class="line"><a name="l06372"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abc49831ba1f9fc1a7a06d6d5c565d944"> 6372</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S14RETENTION_On (1UL) </span></div><div class="line"><a name="l06374"></a><span class="lineno"> 6374</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 29 : Keep retention on RAM section S13 when RAM section is in OFF */</span><span class="preprocessor"></span></div><div class="line"><a name="l06375"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4ed1312da425d37864338a630beb4337"> 6375</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S13RETENTION_Pos (29UL) </span></div><div class="line"><a name="l06376"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1d9c7888623ab3e90f022a63ae5f83f1"> 6376</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S13RETENTION_Msk (0x1UL &lt;&lt; POWER_RAM_POWER_S13RETENTION_Pos) </span></div><div class="line"><a name="l06377"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aac25623a1d6e69ad352785c4490ccd4c"> 6377</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S13RETENTION_Off (0UL) </span></div><div class="line"><a name="l06378"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a957bcf7a534f7ec4b9a10d6a840522d3"> 6378</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S13RETENTION_On (1UL) </span></div><div class="line"><a name="l06380"></a><span class="lineno"> 6380</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 28 : Keep retention on RAM section S12 when RAM section is in OFF */</span><span class="preprocessor"></span></div><div class="line"><a name="l06381"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5ad47690fca5aeb8a7c076c4e1ca714c"> 6381</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S12RETENTION_Pos (28UL) </span></div><div class="line"><a name="l06382"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a18ca02f8bd7cab7137d20f43730ac5f0"> 6382</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S12RETENTION_Msk (0x1UL &lt;&lt; POWER_RAM_POWER_S12RETENTION_Pos) </span></div><div class="line"><a name="l06383"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a055f000719207527454cd6c2d5465893"> 6383</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S12RETENTION_Off (0UL) </span></div><div class="line"><a name="l06384"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2fd215ddf6277887977f184a95fc71cb"> 6384</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S12RETENTION_On (1UL) </span></div><div class="line"><a name="l06386"></a><span class="lineno"> 6386</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 27 : Keep retention on RAM section S11 when RAM section is in OFF */</span><span class="preprocessor"></span></div><div class="line"><a name="l06387"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acfc150993bc72891f184c15edd4f06ef"> 6387</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S11RETENTION_Pos (27UL) </span></div><div class="line"><a name="l06388"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abbcdc514b68f2aef708d5daa13689728"> 6388</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S11RETENTION_Msk (0x1UL &lt;&lt; POWER_RAM_POWER_S11RETENTION_Pos) </span></div><div class="line"><a name="l06389"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3e7fe60635e19189c98121d2cf6409aa"> 6389</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S11RETENTION_Off (0UL) </span></div><div class="line"><a name="l06390"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a92a30b766cb75cdb86cba37bdd6a409c"> 6390</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S11RETENTION_On (1UL) </span></div><div class="line"><a name="l06392"></a><span class="lineno"> 6392</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 26 : Keep retention on RAM section S10 when RAM section is in OFF */</span><span class="preprocessor"></span></div><div class="line"><a name="l06393"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af55634221fc4c08ab3a6cfeb87bbd44f"> 6393</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S10RETENTION_Pos (26UL) </span></div><div class="line"><a name="l06394"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8dc31bbb453ab1212882c5bca278c022"> 6394</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S10RETENTION_Msk (0x1UL &lt;&lt; POWER_RAM_POWER_S10RETENTION_Pos) </span></div><div class="line"><a name="l06395"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a92a1e04e32e5f098f129eff8a7521456"> 6395</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S10RETENTION_Off (0UL) </span></div><div class="line"><a name="l06396"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6a5a65a85d6e04717cc52972dd0e73ae"> 6396</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S10RETENTION_On (1UL) </span></div><div class="line"><a name="l06398"></a><span class="lineno"> 6398</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 25 : Keep retention on RAM section S9 when RAM section is in OFF */</span><span class="preprocessor"></span></div><div class="line"><a name="l06399"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a926299fe3d3e5e3dea829e99e47f5843"> 6399</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S9RETENTION_Pos (25UL) </span></div><div class="line"><a name="l06400"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a65b9d3b8450394738129101d59182014"> 6400</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S9RETENTION_Msk (0x1UL &lt;&lt; POWER_RAM_POWER_S9RETENTION_Pos) </span></div><div class="line"><a name="l06401"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0a132f848e7e1de5c547318e6a44ffba"> 6401</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S9RETENTION_Off (0UL) </span></div><div class="line"><a name="l06402"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2e0818bb1c52f4e0d2ed58dc95f310c9"> 6402</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S9RETENTION_On (1UL) </span></div><div class="line"><a name="l06404"></a><span class="lineno"> 6404</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 24 : Keep retention on RAM section S8 when RAM section is in OFF */</span><span class="preprocessor"></span></div><div class="line"><a name="l06405"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a21e30171d4c84cef9e081a3128ca4539"> 6405</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S8RETENTION_Pos (24UL) </span></div><div class="line"><a name="l06406"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a79dfa9dfedb2f90b6d4b571d134f6771"> 6406</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S8RETENTION_Msk (0x1UL &lt;&lt; POWER_RAM_POWER_S8RETENTION_Pos) </span></div><div class="line"><a name="l06407"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aff0acacf0edfd9fe43953e1fb1244745"> 6407</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S8RETENTION_Off (0UL) </span></div><div class="line"><a name="l06408"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3c314cc8de7f9bd86b3f16f23a15c669"> 6408</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S8RETENTION_On (1UL) </span></div><div class="line"><a name="l06410"></a><span class="lineno"> 6410</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 23 : Keep retention on RAM section S7 when RAM section is in OFF */</span><span class="preprocessor"></span></div><div class="line"><a name="l06411"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a45f4458a5d6e0c37c313efc9c959716e"> 6411</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S7RETENTION_Pos (23UL) </span></div><div class="line"><a name="l06412"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a56a78e127d2555a5880f142d81a77cff"> 6412</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S7RETENTION_Msk (0x1UL &lt;&lt; POWER_RAM_POWER_S7RETENTION_Pos) </span></div><div class="line"><a name="l06413"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af23fe2ea0e69ad5bff048df04864ce02"> 6413</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S7RETENTION_Off (0UL) </span></div><div class="line"><a name="l06414"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab23370ea6a73d9ac3e561ec0cfd729d7"> 6414</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S7RETENTION_On (1UL) </span></div><div class="line"><a name="l06416"></a><span class="lineno"> 6416</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 22 : Keep retention on RAM section S6 when RAM section is in OFF */</span><span class="preprocessor"></span></div><div class="line"><a name="l06417"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae286324ff9f3dbacd399a51c01d1287c"> 6417</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S6RETENTION_Pos (22UL) </span></div><div class="line"><a name="l06418"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae261f0b932597c9f9ca6288b5c9470c8"> 6418</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S6RETENTION_Msk (0x1UL &lt;&lt; POWER_RAM_POWER_S6RETENTION_Pos) </span></div><div class="line"><a name="l06419"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8aec539e50688e2c157952722761d54f"> 6419</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S6RETENTION_Off (0UL) </span></div><div class="line"><a name="l06420"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab03afaf002f88827e1fc8e38c86818a1"> 6420</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S6RETENTION_On (1UL) </span></div><div class="line"><a name="l06422"></a><span class="lineno"> 6422</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 21 : Keep retention on RAM section S5 when RAM section is in OFF */</span><span class="preprocessor"></span></div><div class="line"><a name="l06423"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a413129060f66bbc383981c89a51821e5"> 6423</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S5RETENTION_Pos (21UL) </span></div><div class="line"><a name="l06424"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afcb1b92bab87472c95f862b8cc8351ba"> 6424</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S5RETENTION_Msk (0x1UL &lt;&lt; POWER_RAM_POWER_S5RETENTION_Pos) </span></div><div class="line"><a name="l06425"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a38172cba1b1f837b28dcf69151ddf154"> 6425</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S5RETENTION_Off (0UL) </span></div><div class="line"><a name="l06426"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aecba3d9e63774313dc554681270fd4c9"> 6426</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S5RETENTION_On (1UL) </span></div><div class="line"><a name="l06428"></a><span class="lineno"> 6428</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 20 : Keep retention on RAM section S4 when RAM section is in OFF */</span><span class="preprocessor"></span></div><div class="line"><a name="l06429"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4e92a723de55a86049b2f8ab9d0494ca"> 6429</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S4RETENTION_Pos (20UL) </span></div><div class="line"><a name="l06430"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afa52276fd0368c451e0254aae300c7bf"> 6430</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S4RETENTION_Msk (0x1UL &lt;&lt; POWER_RAM_POWER_S4RETENTION_Pos) </span></div><div class="line"><a name="l06431"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a79d5a55c9e451edbc2dbc16ac243647a"> 6431</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S4RETENTION_Off (0UL) </span></div><div class="line"><a name="l06432"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afe8d8befc7b875f36904961a63ffb242"> 6432</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S4RETENTION_On (1UL) </span></div><div class="line"><a name="l06434"></a><span class="lineno"> 6434</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 19 : Keep retention on RAM section S3 when RAM section is in OFF */</span><span class="preprocessor"></span></div><div class="line"><a name="l06435"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2ffadc07170454d134a21533e5ccf36e"> 6435</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S3RETENTION_Pos (19UL) </span></div><div class="line"><a name="l06436"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acf7a038eb3a249eaed9c7b7fd80f102b"> 6436</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S3RETENTION_Msk (0x1UL &lt;&lt; POWER_RAM_POWER_S3RETENTION_Pos) </span></div><div class="line"><a name="l06437"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a98cf37c810c3ffc497926372c826f5a4"> 6437</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S3RETENTION_Off (0UL) </span></div><div class="line"><a name="l06438"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a73dc8d6087ecc4d594c84c1412103471"> 6438</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S3RETENTION_On (1UL) </span></div><div class="line"><a name="l06440"></a><span class="lineno"> 6440</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 18 : Keep retention on RAM section S2 when RAM section is in OFF */</span><span class="preprocessor"></span></div><div class="line"><a name="l06441"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a03183c4e7b20360763aeab2eae3a2ec8"> 6441</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S2RETENTION_Pos (18UL) </span></div><div class="line"><a name="l06442"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a64a892eb8fbd69ef1090079d20332091"> 6442</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S2RETENTION_Msk (0x1UL &lt;&lt; POWER_RAM_POWER_S2RETENTION_Pos) </span></div><div class="line"><a name="l06443"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abdccde995e26d36eeea245774cfeab7f"> 6443</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S2RETENTION_Off (0UL) </span></div><div class="line"><a name="l06444"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a12a3b1f5422dd977c6bdd74f3e668a12"> 6444</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S2RETENTION_On (1UL) </span></div><div class="line"><a name="l06446"></a><span class="lineno"> 6446</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 17 : Keep retention on RAM section S1 when RAM section is in OFF */</span><span class="preprocessor"></span></div><div class="line"><a name="l06447"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a46dacb9667e01358519c98102f3b69f8"> 6447</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S1RETENTION_Pos (17UL) </span></div><div class="line"><a name="l06448"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab3ad720556034cf5d428865aca4ea548"> 6448</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S1RETENTION_Msk (0x1UL &lt;&lt; POWER_RAM_POWER_S1RETENTION_Pos) </span></div><div class="line"><a name="l06449"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4285b9d8e933232289bfc31c175cbaca"> 6449</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S1RETENTION_Off (0UL) </span></div><div class="line"><a name="l06450"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a864d6c7d1ef81a1cb43c0562873d1ab5"> 6450</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S1RETENTION_On (1UL) </span></div><div class="line"><a name="l06452"></a><span class="lineno"> 6452</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 16 : Keep retention on RAM section S0 when RAM section is in OFF */</span><span class="preprocessor"></span></div><div class="line"><a name="l06453"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6a13f2e1cd05acc3f084154435a9c8a5"> 6453</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S0RETENTION_Pos (16UL) </span></div><div class="line"><a name="l06454"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4958481648a3d70ab2372db14b6cba43"> 6454</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S0RETENTION_Msk (0x1UL &lt;&lt; POWER_RAM_POWER_S0RETENTION_Pos) </span></div><div class="line"><a name="l06455"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a12055258cb9d639efda3ddcdda9c137b"> 6455</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S0RETENTION_Off (0UL) </span></div><div class="line"><a name="l06456"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac5c2c1c4d3a85f66801b9c04eb316263"> 6456</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S0RETENTION_On (1UL) </span></div><div class="line"><a name="l06458"></a><span class="lineno"> 6458</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 15 : Keep RAM section S15 ON or OFF in System ON mode. */</span><span class="preprocessor"></span></div><div class="line"><a name="l06459"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae498e25559ec7e5b2b85515ba476dbad"> 6459</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S15POWER_Pos (15UL) </span></div><div class="line"><a name="l06460"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af6b0298b9f87a9b93368e2ad58ef007b"> 6460</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S15POWER_Msk (0x1UL &lt;&lt; POWER_RAM_POWER_S15POWER_Pos) </span></div><div class="line"><a name="l06461"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a28b8941e866e43697a35f62cfc243e11"> 6461</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S15POWER_Off (0UL) </span></div><div class="line"><a name="l06462"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adb41453f1a31104498bf336d7db8339d"> 6462</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S15POWER_On (1UL) </span></div><div class="line"><a name="l06464"></a><span class="lineno"> 6464</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 14 : Keep RAM section S14 ON or OFF in System ON mode. */</span><span class="preprocessor"></span></div><div class="line"><a name="l06465"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aaf9ccfaf7167002686d12b23b7bd3a92"> 6465</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S14POWER_Pos (14UL) </span></div><div class="line"><a name="l06466"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a99cb8530aa0ec523113496cdbc5b2507"> 6466</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S14POWER_Msk (0x1UL &lt;&lt; POWER_RAM_POWER_S14POWER_Pos) </span></div><div class="line"><a name="l06467"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adc0f4f2b4417d95e521d3c3e05a1427d"> 6467</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S14POWER_Off (0UL) </span></div><div class="line"><a name="l06468"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a03accd07011b96eeed756d1716e7df45"> 6468</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S14POWER_On (1UL) </span></div><div class="line"><a name="l06470"></a><span class="lineno"> 6470</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 13 : Keep RAM section S13 ON or OFF in System ON mode. */</span><span class="preprocessor"></span></div><div class="line"><a name="l06471"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aaf7ba77e2b1fd2db9bcf33508f76b97b"> 6471</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S13POWER_Pos (13UL) </span></div><div class="line"><a name="l06472"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af32188243afaa2ff623d2fe5f1e63083"> 6472</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S13POWER_Msk (0x1UL &lt;&lt; POWER_RAM_POWER_S13POWER_Pos) </span></div><div class="line"><a name="l06473"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a73d30b22b795995406c9836fd61de695"> 6473</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S13POWER_Off (0UL) </span></div><div class="line"><a name="l06474"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a137ab0b2651c11d55868f54a6711968f"> 6474</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S13POWER_On (1UL) </span></div><div class="line"><a name="l06476"></a><span class="lineno"> 6476</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 12 : Keep RAM section S12 ON or OFF in System ON mode. */</span><span class="preprocessor"></span></div><div class="line"><a name="l06477"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3e8086f2cb6b4e8ca6c1524d2173ad78"> 6477</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S12POWER_Pos (12UL) </span></div><div class="line"><a name="l06478"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af6fd95fae1b97883f34539ae3b891f6b"> 6478</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S12POWER_Msk (0x1UL &lt;&lt; POWER_RAM_POWER_S12POWER_Pos) </span></div><div class="line"><a name="l06479"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1ea7789fd8a92892764d63121833e04a"> 6479</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S12POWER_Off (0UL) </span></div><div class="line"><a name="l06480"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab9251ad1b727b63631baac3f50f67e5d"> 6480</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S12POWER_On (1UL) </span></div><div class="line"><a name="l06482"></a><span class="lineno"> 6482</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 11 : Keep RAM section S11 ON or OFF in System ON mode. */</span><span class="preprocessor"></span></div><div class="line"><a name="l06483"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab61df2478f3cc55523b1629ad6911adc"> 6483</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S11POWER_Pos (11UL) </span></div><div class="line"><a name="l06484"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a27e6c73029b619c1e987cd4116d37b55"> 6484</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S11POWER_Msk (0x1UL &lt;&lt; POWER_RAM_POWER_S11POWER_Pos) </span></div><div class="line"><a name="l06485"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a041d298d5828da3673e09e1836c6c643"> 6485</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S11POWER_Off (0UL) </span></div><div class="line"><a name="l06486"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2ae051d5ff67cd055223eaf0dce15134"> 6486</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S11POWER_On (1UL) </span></div><div class="line"><a name="l06488"></a><span class="lineno"> 6488</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 10 : Keep RAM section S10 ON or OFF in System ON mode. */</span><span class="preprocessor"></span></div><div class="line"><a name="l06489"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab56252b5e6136c78fc4a3793a37e7148"> 6489</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S10POWER_Pos (10UL) </span></div><div class="line"><a name="l06490"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3d243beea4a1a1de0953267164b6b158"> 6490</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S10POWER_Msk (0x1UL &lt;&lt; POWER_RAM_POWER_S10POWER_Pos) </span></div><div class="line"><a name="l06491"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5b81ff7a860d4be624eb00f3a9c9060d"> 6491</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S10POWER_Off (0UL) </span></div><div class="line"><a name="l06492"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad1849f39ed6257fd42e41c7b25b38f8a"> 6492</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S10POWER_On (1UL) </span></div><div class="line"><a name="l06494"></a><span class="lineno"> 6494</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 9 : Keep RAM section S9 ON or OFF in System ON mode. */</span><span class="preprocessor"></span></div><div class="line"><a name="l06495"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afa688ce72ab2c1a02d1d87a9d3ffaaa9"> 6495</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S9POWER_Pos (9UL) </span></div><div class="line"><a name="l06496"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a47d74ef5abdb8ea8bfb120ea1f3a16ab"> 6496</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S9POWER_Msk (0x1UL &lt;&lt; POWER_RAM_POWER_S9POWER_Pos) </span></div><div class="line"><a name="l06497"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a49a977245498d48c97aeb835dc61c40e"> 6497</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S9POWER_Off (0UL) </span></div><div class="line"><a name="l06498"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1462330b9c47ce352d367d35abf1f33f"> 6498</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S9POWER_On (1UL) </span></div><div class="line"><a name="l06500"></a><span class="lineno"> 6500</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 8 : Keep RAM section S8 ON or OFF in System ON mode. */</span><span class="preprocessor"></span></div><div class="line"><a name="l06501"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad61aae80ab5f6f31f80f258ec2e1ff7c"> 6501</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S8POWER_Pos (8UL) </span></div><div class="line"><a name="l06502"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8aebf28a0ded336d82377e2749306f68"> 6502</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S8POWER_Msk (0x1UL &lt;&lt; POWER_RAM_POWER_S8POWER_Pos) </span></div><div class="line"><a name="l06503"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac0ac2f8ae3cfd56b604665a0d35df81a"> 6503</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S8POWER_Off (0UL) </span></div><div class="line"><a name="l06504"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a20b09c27dce5152be775cb9e6a0b4a91"> 6504</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S8POWER_On (1UL) </span></div><div class="line"><a name="l06506"></a><span class="lineno"> 6506</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 7 : Keep RAM section S7 ON or OFF in System ON mode. */</span><span class="preprocessor"></span></div><div class="line"><a name="l06507"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a135a1ee0855ac401cb2ce7a78d2e46d7"> 6507</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S7POWER_Pos (7UL) </span></div><div class="line"><a name="l06508"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9b9a71a8b695e801a3ff795184508246"> 6508</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S7POWER_Msk (0x1UL &lt;&lt; POWER_RAM_POWER_S7POWER_Pos) </span></div><div class="line"><a name="l06509"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aaec9ccd0bfc47aea29157d1f8ca8ec26"> 6509</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S7POWER_Off (0UL) </span></div><div class="line"><a name="l06510"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a999e61ffb9dc65f8f81845f2af4bcd4b"> 6510</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S7POWER_On (1UL) </span></div><div class="line"><a name="l06512"></a><span class="lineno"> 6512</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 6 : Keep RAM section S6 ON or OFF in System ON mode. */</span><span class="preprocessor"></span></div><div class="line"><a name="l06513"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad10fc68a0e3b607a7f18a9edb5c2f247"> 6513</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S6POWER_Pos (6UL) </span></div><div class="line"><a name="l06514"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3e80f44b6c8cd8f217ac0c057d65508d"> 6514</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S6POWER_Msk (0x1UL &lt;&lt; POWER_RAM_POWER_S6POWER_Pos) </span></div><div class="line"><a name="l06515"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac5039c74d824644d963fabae421902e1"> 6515</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S6POWER_Off (0UL) </span></div><div class="line"><a name="l06516"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4d58d2595038ab559d5f318e18cdba2b"> 6516</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S6POWER_On (1UL) </span></div><div class="line"><a name="l06518"></a><span class="lineno"> 6518</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 5 : Keep RAM section S5 ON or OFF in System ON mode. */</span><span class="preprocessor"></span></div><div class="line"><a name="l06519"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad48d6136dcf9e224eb3801e1f96eaaaf"> 6519</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S5POWER_Pos (5UL) </span></div><div class="line"><a name="l06520"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab2cc8fc10ce3160047d13507bd79bb73"> 6520</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S5POWER_Msk (0x1UL &lt;&lt; POWER_RAM_POWER_S5POWER_Pos) </span></div><div class="line"><a name="l06521"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aae715b087352ec17829dc897e0f8cf5f"> 6521</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S5POWER_Off (0UL) </span></div><div class="line"><a name="l06522"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1ad1e5797c104ace9b48769729672643"> 6522</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S5POWER_On (1UL) </span></div><div class="line"><a name="l06524"></a><span class="lineno"> 6524</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 4 : Keep RAM section S4 ON or OFF in System ON mode. */</span><span class="preprocessor"></span></div><div class="line"><a name="l06525"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afe0e3f9b90636340e28c95203b059f55"> 6525</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S4POWER_Pos (4UL) </span></div><div class="line"><a name="l06526"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a403849734f6aaeb0268ed3dc1ffbaa09"> 6526</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S4POWER_Msk (0x1UL &lt;&lt; POWER_RAM_POWER_S4POWER_Pos) </span></div><div class="line"><a name="l06527"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af8684b96d1207a9b487724c8ccbf783e"> 6527</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S4POWER_Off (0UL) </span></div><div class="line"><a name="l06528"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acf94248ae29ffc4860fd8191355fadad"> 6528</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S4POWER_On (1UL) </span></div><div class="line"><a name="l06530"></a><span class="lineno"> 6530</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 3 : Keep RAM section S3 ON or OFF in System ON mode. */</span><span class="preprocessor"></span></div><div class="line"><a name="l06531"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a92b230dd763ef2e4cf464d44e08f4f04"> 6531</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S3POWER_Pos (3UL) </span></div><div class="line"><a name="l06532"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a592812e503087e515a091c1c55c0e0aa"> 6532</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S3POWER_Msk (0x1UL &lt;&lt; POWER_RAM_POWER_S3POWER_Pos) </span></div><div class="line"><a name="l06533"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a75d14d17f297a2512d28af3941d0a4ee"> 6533</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S3POWER_Off (0UL) </span></div><div class="line"><a name="l06534"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2c750f77a003d94f6c616593a9924c8a"> 6534</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S3POWER_On (1UL) </span></div><div class="line"><a name="l06536"></a><span class="lineno"> 6536</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Keep RAM section S2 ON or OFF in System ON mode. */</span><span class="preprocessor"></span></div><div class="line"><a name="l06537"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a15652ba9f1c3d80ae741a9824b08f06c"> 6537</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S2POWER_Pos (2UL) </span></div><div class="line"><a name="l06538"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a473f54181019ead99a93e66006b2a4a7"> 6538</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S2POWER_Msk (0x1UL &lt;&lt; POWER_RAM_POWER_S2POWER_Pos) </span></div><div class="line"><a name="l06539"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a383500350ff63d1aaf84c6d2a3ff763c"> 6539</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S2POWER_Off (0UL) </span></div><div class="line"><a name="l06540"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a305a6a664a8cf0fba76c85299cbb2e13"> 6540</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S2POWER_On (1UL) </span></div><div class="line"><a name="l06542"></a><span class="lineno"> 6542</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Keep RAM section S1 ON or OFF in System ON mode. */</span><span class="preprocessor"></span></div><div class="line"><a name="l06543"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8769c7b4e61d9cdea60b7495549be770"> 6543</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S1POWER_Pos (1UL) </span></div><div class="line"><a name="l06544"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a37e27cec48df494a14a901b269c7f584"> 6544</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S1POWER_Msk (0x1UL &lt;&lt; POWER_RAM_POWER_S1POWER_Pos) </span></div><div class="line"><a name="l06545"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3ccc5ec44c8686569a18e4d0678c2649"> 6545</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S1POWER_Off (0UL) </span></div><div class="line"><a name="l06546"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2e1c6493f29c69c114e9a954b792fd9b"> 6546</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S1POWER_On (1UL) </span></div><div class="line"><a name="l06548"></a><span class="lineno"> 6548</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Keep RAM section S0 ON or OFF in System ON mode. */</span><span class="preprocessor"></span></div><div class="line"><a name="l06549"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab66a4fc9def5f908c68d0650c3ea7732"> 6549</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S0POWER_Pos (0UL) </span></div><div class="line"><a name="l06550"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3de6f714134d25e568419681478b588c"> 6550</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S0POWER_Msk (0x1UL &lt;&lt; POWER_RAM_POWER_S0POWER_Pos) </span></div><div class="line"><a name="l06551"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae45b19f2f6f13d0bacc4cf692f29a486"> 6551</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S0POWER_Off (0UL) </span></div><div class="line"><a name="l06552"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a42e3c0287335354bb9347c8fec8ea025"> 6552</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S0POWER_On (1UL) </span></div><div class="line"><a name="l06554"></a><span class="lineno"> 6554</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: POWER_RAM_POWERSET */</span><span class="preprocessor"></span></div><div class="line"><a name="l06555"></a><span class="lineno"> 6555</span>&#160;<span class="comment">/* Description: Description cluster[0]:  RAM0 power control set register */</span></div><div class="line"><a name="l06556"></a><span class="lineno"> 6556</span>&#160;</div><div class="line"><a name="l06557"></a><span class="lineno"> 6557</span>&#160;<span class="comment">/* Bit 31 : Keep retention on RAM section S15 when RAM section is switched off */</span></div><div class="line"><a name="l06558"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5a3af6fcb64f902313da445c3f69715b"> 6558</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S15RETENTION_Pos (31UL) </span></div><div class="line"><a name="l06559"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac835a489541c752e65aede561fc683ac"> 6559</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S15RETENTION_Msk (0x1UL &lt;&lt; POWER_RAM_POWERSET_S15RETENTION_Pos) </span></div><div class="line"><a name="l06560"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afe8ee314642be471146df8bad10878c8"> 6560</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S15RETENTION_On (1UL) </span></div><div class="line"><a name="l06562"></a><span class="lineno"> 6562</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 30 : Keep retention on RAM section S14 when RAM section is switched off */</span><span class="preprocessor"></span></div><div class="line"><a name="l06563"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af463a0a368763b88b959688cfacb0047"> 6563</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S14RETENTION_Pos (30UL) </span></div><div class="line"><a name="l06564"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1196dac8cf7258e67615917310bbf5ca"> 6564</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S14RETENTION_Msk (0x1UL &lt;&lt; POWER_RAM_POWERSET_S14RETENTION_Pos) </span></div><div class="line"><a name="l06565"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac06063c51c879e00c044c41d74a116f6"> 6565</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S14RETENTION_On (1UL) </span></div><div class="line"><a name="l06567"></a><span class="lineno"> 6567</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 29 : Keep retention on RAM section S13 when RAM section is switched off */</span><span class="preprocessor"></span></div><div class="line"><a name="l06568"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a91dca6a15463f6aadcf6edcf24aac546"> 6568</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S13RETENTION_Pos (29UL) </span></div><div class="line"><a name="l06569"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab66533f1585237c2b55c9208b31841a8"> 6569</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S13RETENTION_Msk (0x1UL &lt;&lt; POWER_RAM_POWERSET_S13RETENTION_Pos) </span></div><div class="line"><a name="l06570"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a277fce8dcb78f340d88101248b410897"> 6570</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S13RETENTION_On (1UL) </span></div><div class="line"><a name="l06572"></a><span class="lineno"> 6572</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 28 : Keep retention on RAM section S12 when RAM section is switched off */</span><span class="preprocessor"></span></div><div class="line"><a name="l06573"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a54653af1ea5c42e352b68282c6ff55b1"> 6573</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S12RETENTION_Pos (28UL) </span></div><div class="line"><a name="l06574"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6fc1911fd177be4b0ec90b94758bd31f"> 6574</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S12RETENTION_Msk (0x1UL &lt;&lt; POWER_RAM_POWERSET_S12RETENTION_Pos) </span></div><div class="line"><a name="l06575"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab3933d4065bee4fe3276d7b127cadf08"> 6575</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S12RETENTION_On (1UL) </span></div><div class="line"><a name="l06577"></a><span class="lineno"> 6577</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 27 : Keep retention on RAM section S11 when RAM section is switched off */</span><span class="preprocessor"></span></div><div class="line"><a name="l06578"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9905ad52a6e84f4296456683e77a607c"> 6578</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S11RETENTION_Pos (27UL) </span></div><div class="line"><a name="l06579"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6b92defde5d858aaa1162310e97a5521"> 6579</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S11RETENTION_Msk (0x1UL &lt;&lt; POWER_RAM_POWERSET_S11RETENTION_Pos) </span></div><div class="line"><a name="l06580"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adc21dd50922a3f2dca901eb0f86004bb"> 6580</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S11RETENTION_On (1UL) </span></div><div class="line"><a name="l06582"></a><span class="lineno"> 6582</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 26 : Keep retention on RAM section S10 when RAM section is switched off */</span><span class="preprocessor"></span></div><div class="line"><a name="l06583"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a97d58793b2403509ad935cc32b5c5e07"> 6583</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S10RETENTION_Pos (26UL) </span></div><div class="line"><a name="l06584"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a99b037ac78efc1e56c3e12a1e890529d"> 6584</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S10RETENTION_Msk (0x1UL &lt;&lt; POWER_RAM_POWERSET_S10RETENTION_Pos) </span></div><div class="line"><a name="l06585"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1573e3726f5c88cb03477dc9d84bf214"> 6585</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S10RETENTION_On (1UL) </span></div><div class="line"><a name="l06587"></a><span class="lineno"> 6587</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 25 : Keep retention on RAM section S9 when RAM section is switched off */</span><span class="preprocessor"></span></div><div class="line"><a name="l06588"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6f43b8dfa271cfaf7e66f1debd209969"> 6588</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S9RETENTION_Pos (25UL) </span></div><div class="line"><a name="l06589"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac85f1e168f964f5c15243181937b2052"> 6589</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S9RETENTION_Msk (0x1UL &lt;&lt; POWER_RAM_POWERSET_S9RETENTION_Pos) </span></div><div class="line"><a name="l06590"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a74aef834c2ed32010114b3aa838aa43c"> 6590</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S9RETENTION_On (1UL) </span></div><div class="line"><a name="l06592"></a><span class="lineno"> 6592</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 24 : Keep retention on RAM section S8 when RAM section is switched off */</span><span class="preprocessor"></span></div><div class="line"><a name="l06593"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab83a05dd228277a26f9971022f0c0df2"> 6593</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S8RETENTION_Pos (24UL) </span></div><div class="line"><a name="l06594"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad833fee176d72e9d0e14671b8f5fe797"> 6594</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S8RETENTION_Msk (0x1UL &lt;&lt; POWER_RAM_POWERSET_S8RETENTION_Pos) </span></div><div class="line"><a name="l06595"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acba9ce30517c328f7a62137aa12035ec"> 6595</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S8RETENTION_On (1UL) </span></div><div class="line"><a name="l06597"></a><span class="lineno"> 6597</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 23 : Keep retention on RAM section S7 when RAM section is switched off */</span><span class="preprocessor"></span></div><div class="line"><a name="l06598"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7950199ded7a724ed07bc5d225cb51c1"> 6598</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S7RETENTION_Pos (23UL) </span></div><div class="line"><a name="l06599"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa5412e0ce8b02965156c8fa5e5f732de"> 6599</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S7RETENTION_Msk (0x1UL &lt;&lt; POWER_RAM_POWERSET_S7RETENTION_Pos) </span></div><div class="line"><a name="l06600"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9e1660b8cb5bd6c7fed557de11c2831b"> 6600</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S7RETENTION_On (1UL) </span></div><div class="line"><a name="l06602"></a><span class="lineno"> 6602</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 22 : Keep retention on RAM section S6 when RAM section is switched off */</span><span class="preprocessor"></span></div><div class="line"><a name="l06603"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4e064540e02892a61d24386c6710b54d"> 6603</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S6RETENTION_Pos (22UL) </span></div><div class="line"><a name="l06604"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a18ef4931264062f456bc7d9dcf4f5798"> 6604</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S6RETENTION_Msk (0x1UL &lt;&lt; POWER_RAM_POWERSET_S6RETENTION_Pos) </span></div><div class="line"><a name="l06605"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0e6dd35a4f1178a6df0a64073139b155"> 6605</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S6RETENTION_On (1UL) </span></div><div class="line"><a name="l06607"></a><span class="lineno"> 6607</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 21 : Keep retention on RAM section S5 when RAM section is switched off */</span><span class="preprocessor"></span></div><div class="line"><a name="l06608"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af50b3ffe08ff245121ae81e343900ead"> 6608</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S5RETENTION_Pos (21UL) </span></div><div class="line"><a name="l06609"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4800e8cfa8235fc595a15a5f96a03787"> 6609</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S5RETENTION_Msk (0x1UL &lt;&lt; POWER_RAM_POWERSET_S5RETENTION_Pos) </span></div><div class="line"><a name="l06610"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a50ec7942442805f4cdae873e3934de27"> 6610</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S5RETENTION_On (1UL) </span></div><div class="line"><a name="l06612"></a><span class="lineno"> 6612</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 20 : Keep retention on RAM section S4 when RAM section is switched off */</span><span class="preprocessor"></span></div><div class="line"><a name="l06613"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ace5adb90bbbc1d217242e4aa609c20c7"> 6613</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S4RETENTION_Pos (20UL) </span></div><div class="line"><a name="l06614"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afe258b752480c5b3a4dd5ce1b2104776"> 6614</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S4RETENTION_Msk (0x1UL &lt;&lt; POWER_RAM_POWERSET_S4RETENTION_Pos) </span></div><div class="line"><a name="l06615"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae8579e8f11fb9c4722af0938b691385d"> 6615</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S4RETENTION_On (1UL) </span></div><div class="line"><a name="l06617"></a><span class="lineno"> 6617</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 19 : Keep retention on RAM section S3 when RAM section is switched off */</span><span class="preprocessor"></span></div><div class="line"><a name="l06618"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aca0bc446777b14e0aff596ddfa739ccf"> 6618</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S3RETENTION_Pos (19UL) </span></div><div class="line"><a name="l06619"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2fd509a101681d153cf77acc12586e9a"> 6619</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S3RETENTION_Msk (0x1UL &lt;&lt; POWER_RAM_POWERSET_S3RETENTION_Pos) </span></div><div class="line"><a name="l06620"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac4792a3752f3d652a4c47cbc9e94665e"> 6620</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S3RETENTION_On (1UL) </span></div><div class="line"><a name="l06622"></a><span class="lineno"> 6622</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 18 : Keep retention on RAM section S2 when RAM section is switched off */</span><span class="preprocessor"></span></div><div class="line"><a name="l06623"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3e8165f4e899a72cd5be32a97b8c3d61"> 6623</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S2RETENTION_Pos (18UL) </span></div><div class="line"><a name="l06624"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4addcc3eaa96ea15d6aeb5ed427ddad8"> 6624</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S2RETENTION_Msk (0x1UL &lt;&lt; POWER_RAM_POWERSET_S2RETENTION_Pos) </span></div><div class="line"><a name="l06625"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae195fd24b89fef25dacf28ea5e0c5e9e"> 6625</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S2RETENTION_On (1UL) </span></div><div class="line"><a name="l06627"></a><span class="lineno"> 6627</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 17 : Keep retention on RAM section S1 when RAM section is switched off */</span><span class="preprocessor"></span></div><div class="line"><a name="l06628"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac5a47fd29085f2cc53e813201070ad13"> 6628</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S1RETENTION_Pos (17UL) </span></div><div class="line"><a name="l06629"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a72e1be54314f35aa67b2259700182753"> 6629</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S1RETENTION_Msk (0x1UL &lt;&lt; POWER_RAM_POWERSET_S1RETENTION_Pos) </span></div><div class="line"><a name="l06630"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2baa78e378bc75009086a40d0ee134a1"> 6630</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S1RETENTION_On (1UL) </span></div><div class="line"><a name="l06632"></a><span class="lineno"> 6632</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 16 : Keep retention on RAM section S0 when RAM section is switched off */</span><span class="preprocessor"></span></div><div class="line"><a name="l06633"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aebef932e46a79f5e00831d6917f8254e"> 6633</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S0RETENTION_Pos (16UL) </span></div><div class="line"><a name="l06634"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a411f26c98aaa7c95eaa698569deb7366"> 6634</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S0RETENTION_Msk (0x1UL &lt;&lt; POWER_RAM_POWERSET_S0RETENTION_Pos) </span></div><div class="line"><a name="l06635"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac657ae6b669c8dd97e58d511aca62e48"> 6635</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S0RETENTION_On (1UL) </span></div><div class="line"><a name="l06637"></a><span class="lineno"> 6637</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 15 : Keep RAM section S15 of RAM0 on or off in System ON mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l06638"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5343df22a36e8f68b038509be2f866de"> 6638</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S15POWER_Pos (15UL) </span></div><div class="line"><a name="l06639"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab11a97fc56b38a9a951c98c1f68923f9"> 6639</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S15POWER_Msk (0x1UL &lt;&lt; POWER_RAM_POWERSET_S15POWER_Pos) </span></div><div class="line"><a name="l06640"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a37ae3da2ed1eff31d2934805f15468b8"> 6640</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S15POWER_On (1UL) </span></div><div class="line"><a name="l06642"></a><span class="lineno"> 6642</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 14 : Keep RAM section S14 of RAM0 on or off in System ON mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l06643"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a307a78289fbcd6b0f81efb7a89a657f1"> 6643</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S14POWER_Pos (14UL) </span></div><div class="line"><a name="l06644"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa5d67d68fab4585b6e7d4b1a5831ef30"> 6644</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S14POWER_Msk (0x1UL &lt;&lt; POWER_RAM_POWERSET_S14POWER_Pos) </span></div><div class="line"><a name="l06645"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a296264125c2ff7e03a8056c9010a9c1d"> 6645</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S14POWER_On (1UL) </span></div><div class="line"><a name="l06647"></a><span class="lineno"> 6647</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 13 : Keep RAM section S13 of RAM0 on or off in System ON mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l06648"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a34fc8b46229679bab52e0eaf6276f86c"> 6648</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S13POWER_Pos (13UL) </span></div><div class="line"><a name="l06649"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a74f35265c5508e758e8bf8ffaaafff6d"> 6649</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S13POWER_Msk (0x1UL &lt;&lt; POWER_RAM_POWERSET_S13POWER_Pos) </span></div><div class="line"><a name="l06650"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aded5f91c82664f1b0fd299a231da1c2c"> 6650</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S13POWER_On (1UL) </span></div><div class="line"><a name="l06652"></a><span class="lineno"> 6652</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 12 : Keep RAM section S12 of RAM0 on or off in System ON mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l06653"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a648ac7bbe7b61b6e65ebee2bdbc05997"> 6653</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S12POWER_Pos (12UL) </span></div><div class="line"><a name="l06654"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a26b6de92dfd073cb019bd03ec220b7e9"> 6654</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S12POWER_Msk (0x1UL &lt;&lt; POWER_RAM_POWERSET_S12POWER_Pos) </span></div><div class="line"><a name="l06655"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a58705a3c817bb5c76d4ba7766a3938fd"> 6655</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S12POWER_On (1UL) </span></div><div class="line"><a name="l06657"></a><span class="lineno"> 6657</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 11 : Keep RAM section S11 of RAM0 on or off in System ON mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l06658"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a31a25a7da9a80088de5c847d6b674e69"> 6658</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S11POWER_Pos (11UL) </span></div><div class="line"><a name="l06659"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a673dad0af6576ad3a8a2244b3b9fa581"> 6659</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S11POWER_Msk (0x1UL &lt;&lt; POWER_RAM_POWERSET_S11POWER_Pos) </span></div><div class="line"><a name="l06660"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3057c4e4ac351932e462d8183d289d3a"> 6660</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S11POWER_On (1UL) </span></div><div class="line"><a name="l06662"></a><span class="lineno"> 6662</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 10 : Keep RAM section S10 of RAM0 on or off in System ON mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l06663"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0858a93da53448248c3bd057018c0cfa"> 6663</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S10POWER_Pos (10UL) </span></div><div class="line"><a name="l06664"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a05b15c0f68e319a2ebc7bab6e3280d97"> 6664</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S10POWER_Msk (0x1UL &lt;&lt; POWER_RAM_POWERSET_S10POWER_Pos) </span></div><div class="line"><a name="l06665"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4072807f09e03db6bbbeb0f2f5bdeccc"> 6665</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S10POWER_On (1UL) </span></div><div class="line"><a name="l06667"></a><span class="lineno"> 6667</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 9 : Keep RAM section S9 of RAM0 on or off in System ON mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l06668"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab271d1b086c0acb13b9b8a72c555c919"> 6668</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S9POWER_Pos (9UL) </span></div><div class="line"><a name="l06669"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af1bc92a6e87dc6a9fff4e926d8f5a0d6"> 6669</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S9POWER_Msk (0x1UL &lt;&lt; POWER_RAM_POWERSET_S9POWER_Pos) </span></div><div class="line"><a name="l06670"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afa77126a32230df738e7cfb215eab05f"> 6670</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S9POWER_On (1UL) </span></div><div class="line"><a name="l06672"></a><span class="lineno"> 6672</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 8 : Keep RAM section S8 of RAM0 on or off in System ON mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l06673"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa1670f00ace3378bc258369848c414d1"> 6673</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S8POWER_Pos (8UL) </span></div><div class="line"><a name="l06674"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad2dfa1f5b6bc10e04ac5d94f62c3cdb7"> 6674</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S8POWER_Msk (0x1UL &lt;&lt; POWER_RAM_POWERSET_S8POWER_Pos) </span></div><div class="line"><a name="l06675"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a45edfdee4737d83e3b270df95495ca38"> 6675</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S8POWER_On (1UL) </span></div><div class="line"><a name="l06677"></a><span class="lineno"> 6677</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 7 : Keep RAM section S7 of RAM0 on or off in System ON mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l06678"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8b50f52a5c05ccb636792b70d5762a2c"> 6678</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S7POWER_Pos (7UL) </span></div><div class="line"><a name="l06679"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7c0182ba9a9f1e932178da1665f94f46"> 6679</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S7POWER_Msk (0x1UL &lt;&lt; POWER_RAM_POWERSET_S7POWER_Pos) </span></div><div class="line"><a name="l06680"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a61c3c97db8c9ea42878a9b36934c364c"> 6680</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S7POWER_On (1UL) </span></div><div class="line"><a name="l06682"></a><span class="lineno"> 6682</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 6 : Keep RAM section S6 of RAM0 on or off in System ON mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l06683"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a413bdbaca2490168214f1e5d11679972"> 6683</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S6POWER_Pos (6UL) </span></div><div class="line"><a name="l06684"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad53f7ece263c5646250ee766bcd49a25"> 6684</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S6POWER_Msk (0x1UL &lt;&lt; POWER_RAM_POWERSET_S6POWER_Pos) </span></div><div class="line"><a name="l06685"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a503e7a6426c656506c79571e82ab5023"> 6685</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S6POWER_On (1UL) </span></div><div class="line"><a name="l06687"></a><span class="lineno"> 6687</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 5 : Keep RAM section S5 of RAM0 on or off in System ON mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l06688"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a29ae7599b94a03e93d14e7150ab19a03"> 6688</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S5POWER_Pos (5UL) </span></div><div class="line"><a name="l06689"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8cc14a2990b3b30d448f54ac697d2adb"> 6689</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S5POWER_Msk (0x1UL &lt;&lt; POWER_RAM_POWERSET_S5POWER_Pos) </span></div><div class="line"><a name="l06690"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abe1eaba37cb8c093da790f0290b13550"> 6690</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S5POWER_On (1UL) </span></div><div class="line"><a name="l06692"></a><span class="lineno"> 6692</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 4 : Keep RAM section S4 of RAM0 on or off in System ON mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l06693"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac287a74e824f3c684e68ea7ee7acfe0b"> 6693</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S4POWER_Pos (4UL) </span></div><div class="line"><a name="l06694"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aefdd1d5ed8ef5aa41347d8a3c23b9b18"> 6694</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S4POWER_Msk (0x1UL &lt;&lt; POWER_RAM_POWERSET_S4POWER_Pos) </span></div><div class="line"><a name="l06695"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7a1c3dcaf70cd52b67a41c5851062365"> 6695</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S4POWER_On (1UL) </span></div><div class="line"><a name="l06697"></a><span class="lineno"> 6697</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 3 : Keep RAM section S3 of RAM0 on or off in System ON mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l06698"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a648ca955bff59bfde4031f76f534f0f2"> 6698</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S3POWER_Pos (3UL) </span></div><div class="line"><a name="l06699"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9152fc70f0cc093809be617c8b9ce59e"> 6699</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S3POWER_Msk (0x1UL &lt;&lt; POWER_RAM_POWERSET_S3POWER_Pos) </span></div><div class="line"><a name="l06700"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9f9a9fa68fad934d8d251576be27f005"> 6700</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S3POWER_On (1UL) </span></div><div class="line"><a name="l06702"></a><span class="lineno"> 6702</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Keep RAM section S2 of RAM0 on or off in System ON mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l06703"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acc1a912754778451352ee174953632df"> 6703</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S2POWER_Pos (2UL) </span></div><div class="line"><a name="l06704"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2d84b20502b8429dbdc12abcdfaf9cd1"> 6704</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S2POWER_Msk (0x1UL &lt;&lt; POWER_RAM_POWERSET_S2POWER_Pos) </span></div><div class="line"><a name="l06705"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a418d343db8273b3f505f7d7e6b884351"> 6705</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S2POWER_On (1UL) </span></div><div class="line"><a name="l06707"></a><span class="lineno"> 6707</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Keep RAM section S1 of RAM0 on or off in System ON mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l06708"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a722f6ac0518207afcab25acd363fd317"> 6708</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S1POWER_Pos (1UL) </span></div><div class="line"><a name="l06709"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a792b4743c574ecb5594bfea6076f0b40"> 6709</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S1POWER_Msk (0x1UL &lt;&lt; POWER_RAM_POWERSET_S1POWER_Pos) </span></div><div class="line"><a name="l06710"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa474688764800b19bec5111d69076952"> 6710</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S1POWER_On (1UL) </span></div><div class="line"><a name="l06712"></a><span class="lineno"> 6712</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Keep RAM section S0 of RAM0 on or off in System ON mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l06713"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9e3d5b5264af0ed355da92b1a5b9bde1"> 6713</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S0POWER_Pos (0UL) </span></div><div class="line"><a name="l06714"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac234a62b3f7a8e40dea77a11a22ab3ee"> 6714</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S0POWER_Msk (0x1UL &lt;&lt; POWER_RAM_POWERSET_S0POWER_Pos) </span></div><div class="line"><a name="l06715"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a62e428e181324f73a5616a9473d25297"> 6715</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S0POWER_On (1UL) </span></div><div class="line"><a name="l06717"></a><span class="lineno"> 6717</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: POWER_RAM_POWERCLR */</span><span class="preprocessor"></span></div><div class="line"><a name="l06718"></a><span class="lineno"> 6718</span>&#160;<span class="comment">/* Description: Description cluster[0]:  RAM0 power control clear register */</span></div><div class="line"><a name="l06719"></a><span class="lineno"> 6719</span>&#160;</div><div class="line"><a name="l06720"></a><span class="lineno"> 6720</span>&#160;<span class="comment">/* Bit 31 : Keep retention on RAM section S15 when RAM section is switched off */</span></div><div class="line"><a name="l06721"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7a191c6f94bbd8ab0873f54f6d437103"> 6721</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S15RETENTION_Pos (31UL) </span></div><div class="line"><a name="l06722"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a432adf4babe370a50469849f4d05d1a2"> 6722</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S15RETENTION_Msk (0x1UL &lt;&lt; POWER_RAM_POWERCLR_S15RETENTION_Pos) </span></div><div class="line"><a name="l06723"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a20cf6ff1e7f27956f4407ed8c5a9a35f"> 6723</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S15RETENTION_Off (1UL) </span></div><div class="line"><a name="l06725"></a><span class="lineno"> 6725</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 30 : Keep retention on RAM section S14 when RAM section is switched off */</span><span class="preprocessor"></span></div><div class="line"><a name="l06726"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a32aea83630ee8aba703195dc091782e2"> 6726</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S14RETENTION_Pos (30UL) </span></div><div class="line"><a name="l06727"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1f79e6655630ff0d99eb0d517de84325"> 6727</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S14RETENTION_Msk (0x1UL &lt;&lt; POWER_RAM_POWERCLR_S14RETENTION_Pos) </span></div><div class="line"><a name="l06728"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a71d9293e1ab1729a77a4d69d268985e6"> 6728</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S14RETENTION_Off (1UL) </span></div><div class="line"><a name="l06730"></a><span class="lineno"> 6730</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 29 : Keep retention on RAM section S13 when RAM section is switched off */</span><span class="preprocessor"></span></div><div class="line"><a name="l06731"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a46bcd3cc39494738929d7298efd01c63"> 6731</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S13RETENTION_Pos (29UL) </span></div><div class="line"><a name="l06732"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2d74fea7a893027293a31c56d004ce75"> 6732</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S13RETENTION_Msk (0x1UL &lt;&lt; POWER_RAM_POWERCLR_S13RETENTION_Pos) </span></div><div class="line"><a name="l06733"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a89b09f519296c4eca75ecdda5230041d"> 6733</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S13RETENTION_Off (1UL) </span></div><div class="line"><a name="l06735"></a><span class="lineno"> 6735</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 28 : Keep retention on RAM section S12 when RAM section is switched off */</span><span class="preprocessor"></span></div><div class="line"><a name="l06736"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a91d7f6e1a05db8a2ea5cf93595777df7"> 6736</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S12RETENTION_Pos (28UL) </span></div><div class="line"><a name="l06737"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac4f22cc391f3fb37bbc7b0940589e548"> 6737</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S12RETENTION_Msk (0x1UL &lt;&lt; POWER_RAM_POWERCLR_S12RETENTION_Pos) </span></div><div class="line"><a name="l06738"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5420c5f6a0441f74864c588ae4688d11"> 6738</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S12RETENTION_Off (1UL) </span></div><div class="line"><a name="l06740"></a><span class="lineno"> 6740</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 27 : Keep retention on RAM section S11 when RAM section is switched off */</span><span class="preprocessor"></span></div><div class="line"><a name="l06741"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae4bb7619ca1941825f6c3c41eef576a4"> 6741</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S11RETENTION_Pos (27UL) </span></div><div class="line"><a name="l06742"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a102e8090de200a26727eaec7f2d72afe"> 6742</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S11RETENTION_Msk (0x1UL &lt;&lt; POWER_RAM_POWERCLR_S11RETENTION_Pos) </span></div><div class="line"><a name="l06743"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab8b37f5c9c884182befef110adff874a"> 6743</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S11RETENTION_Off (1UL) </span></div><div class="line"><a name="l06745"></a><span class="lineno"> 6745</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 26 : Keep retention on RAM section S10 when RAM section is switched off */</span><span class="preprocessor"></span></div><div class="line"><a name="l06746"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a71e8f528282d16879ada932734335e59"> 6746</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S10RETENTION_Pos (26UL) </span></div><div class="line"><a name="l06747"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aca54e2ebd0da77114f98c6d87875adb0"> 6747</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S10RETENTION_Msk (0x1UL &lt;&lt; POWER_RAM_POWERCLR_S10RETENTION_Pos) </span></div><div class="line"><a name="l06748"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acdedabe9a1c55d1918e52bae3855ab01"> 6748</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S10RETENTION_Off (1UL) </span></div><div class="line"><a name="l06750"></a><span class="lineno"> 6750</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 25 : Keep retention on RAM section S9 when RAM section is switched off */</span><span class="preprocessor"></span></div><div class="line"><a name="l06751"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa24aac8b848942b020f9a1cd9100a276"> 6751</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S9RETENTION_Pos (25UL) </span></div><div class="line"><a name="l06752"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad1c1a41ff9d38f593e6d4449cfb1e7b3"> 6752</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S9RETENTION_Msk (0x1UL &lt;&lt; POWER_RAM_POWERCLR_S9RETENTION_Pos) </span></div><div class="line"><a name="l06753"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a348d874a3e76a40b8d96c5c2f115f64b"> 6753</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S9RETENTION_Off (1UL) </span></div><div class="line"><a name="l06755"></a><span class="lineno"> 6755</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 24 : Keep retention on RAM section S8 when RAM section is switched off */</span><span class="preprocessor"></span></div><div class="line"><a name="l06756"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adb3366de3292434f66cef4d914d5885b"> 6756</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S8RETENTION_Pos (24UL) </span></div><div class="line"><a name="l06757"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0d5e5c8b94f6d4eed0ff6d369ca5ae09"> 6757</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S8RETENTION_Msk (0x1UL &lt;&lt; POWER_RAM_POWERCLR_S8RETENTION_Pos) </span></div><div class="line"><a name="l06758"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a989480e6335057632a4b36d2c762fba5"> 6758</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S8RETENTION_Off (1UL) </span></div><div class="line"><a name="l06760"></a><span class="lineno"> 6760</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 23 : Keep retention on RAM section S7 when RAM section is switched off */</span><span class="preprocessor"></span></div><div class="line"><a name="l06761"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a562bcb941b79b69bd1938533213bfa8f"> 6761</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S7RETENTION_Pos (23UL) </span></div><div class="line"><a name="l06762"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad78a5b424153ee696606712192fda786"> 6762</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S7RETENTION_Msk (0x1UL &lt;&lt; POWER_RAM_POWERCLR_S7RETENTION_Pos) </span></div><div class="line"><a name="l06763"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aeef507fcba17d0f47e093596ec1bd16b"> 6763</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S7RETENTION_Off (1UL) </span></div><div class="line"><a name="l06765"></a><span class="lineno"> 6765</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 22 : Keep retention on RAM section S6 when RAM section is switched off */</span><span class="preprocessor"></span></div><div class="line"><a name="l06766"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2de118d26c3e208cbc6bf3db49c0391c"> 6766</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S6RETENTION_Pos (22UL) </span></div><div class="line"><a name="l06767"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab97e23663a95f0751a961e10a8b6d9b7"> 6767</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S6RETENTION_Msk (0x1UL &lt;&lt; POWER_RAM_POWERCLR_S6RETENTION_Pos) </span></div><div class="line"><a name="l06768"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a75701572a7efb875a5fd30afd20464c4"> 6768</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S6RETENTION_Off (1UL) </span></div><div class="line"><a name="l06770"></a><span class="lineno"> 6770</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 21 : Keep retention on RAM section S5 when RAM section is switched off */</span><span class="preprocessor"></span></div><div class="line"><a name="l06771"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a22c6984dc651ea9e3e194513036d473a"> 6771</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S5RETENTION_Pos (21UL) </span></div><div class="line"><a name="l06772"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8742e83a15b077081196e1a514e50aaf"> 6772</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S5RETENTION_Msk (0x1UL &lt;&lt; POWER_RAM_POWERCLR_S5RETENTION_Pos) </span></div><div class="line"><a name="l06773"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4112b94388cf01e7efbef3f45524d1e1"> 6773</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S5RETENTION_Off (1UL) </span></div><div class="line"><a name="l06775"></a><span class="lineno"> 6775</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 20 : Keep retention on RAM section S4 when RAM section is switched off */</span><span class="preprocessor"></span></div><div class="line"><a name="l06776"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acd50cf9e2f81a3e8e5d68e37f2e56db9"> 6776</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S4RETENTION_Pos (20UL) </span></div><div class="line"><a name="l06777"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0b784328bf33a098648e4716a5f0115f"> 6777</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S4RETENTION_Msk (0x1UL &lt;&lt; POWER_RAM_POWERCLR_S4RETENTION_Pos) </span></div><div class="line"><a name="l06778"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0bbc95ea521b609740bc62d7fa06cbfb"> 6778</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S4RETENTION_Off (1UL) </span></div><div class="line"><a name="l06780"></a><span class="lineno"> 6780</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 19 : Keep retention on RAM section S3 when RAM section is switched off */</span><span class="preprocessor"></span></div><div class="line"><a name="l06781"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5acd6c943b4e5ba3e3386888d33e1edb"> 6781</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S3RETENTION_Pos (19UL) </span></div><div class="line"><a name="l06782"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7ae7ed073cbf8b4593a4e6290450c25e"> 6782</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S3RETENTION_Msk (0x1UL &lt;&lt; POWER_RAM_POWERCLR_S3RETENTION_Pos) </span></div><div class="line"><a name="l06783"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0a2979f9284c664e2407ea1ac8281676"> 6783</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S3RETENTION_Off (1UL) </span></div><div class="line"><a name="l06785"></a><span class="lineno"> 6785</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 18 : Keep retention on RAM section S2 when RAM section is switched off */</span><span class="preprocessor"></span></div><div class="line"><a name="l06786"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acbd700c5b24eebf52c7c17a00967cd9e"> 6786</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S2RETENTION_Pos (18UL) </span></div><div class="line"><a name="l06787"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af1b890e636a6d0a2b08bd1f419061c48"> 6787</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S2RETENTION_Msk (0x1UL &lt;&lt; POWER_RAM_POWERCLR_S2RETENTION_Pos) </span></div><div class="line"><a name="l06788"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1157dda57ed0e88d5012022816ff934b"> 6788</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S2RETENTION_Off (1UL) </span></div><div class="line"><a name="l06790"></a><span class="lineno"> 6790</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 17 : Keep retention on RAM section S1 when RAM section is switched off */</span><span class="preprocessor"></span></div><div class="line"><a name="l06791"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7c11506d0409cf8ac46c0cc7c915176f"> 6791</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S1RETENTION_Pos (17UL) </span></div><div class="line"><a name="l06792"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a95a749efa2aece67e92e0f88d37d6fec"> 6792</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S1RETENTION_Msk (0x1UL &lt;&lt; POWER_RAM_POWERCLR_S1RETENTION_Pos) </span></div><div class="line"><a name="l06793"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af78ebd6a8cdcb5599f3b944cdfd0efd0"> 6793</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S1RETENTION_Off (1UL) </span></div><div class="line"><a name="l06795"></a><span class="lineno"> 6795</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 16 : Keep retention on RAM section S0 when RAM section is switched off */</span><span class="preprocessor"></span></div><div class="line"><a name="l06796"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a335a09496af5ab70dedbf0029dcbfd74"> 6796</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S0RETENTION_Pos (16UL) </span></div><div class="line"><a name="l06797"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3a6781766954e3f277ca61f96ed1f39d"> 6797</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S0RETENTION_Msk (0x1UL &lt;&lt; POWER_RAM_POWERCLR_S0RETENTION_Pos) </span></div><div class="line"><a name="l06798"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a428379ab26077b77cd153504cd0f8e29"> 6798</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S0RETENTION_Off (1UL) </span></div><div class="line"><a name="l06800"></a><span class="lineno"> 6800</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 15 : Keep RAM section S15 of RAM0 on or off in System ON mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l06801"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a846faf0f8911c3c591670bf6611e41cb"> 6801</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S15POWER_Pos (15UL) </span></div><div class="line"><a name="l06802"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae77c0a34840d0d283579ba9f36ad1cbe"> 6802</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S15POWER_Msk (0x1UL &lt;&lt; POWER_RAM_POWERCLR_S15POWER_Pos) </span></div><div class="line"><a name="l06803"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1ebee5281e98469c8e0a1c07fbd4a552"> 6803</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S15POWER_Off (1UL) </span></div><div class="line"><a name="l06805"></a><span class="lineno"> 6805</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 14 : Keep RAM section S14 of RAM0 on or off in System ON mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l06806"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afbb6bb288bbb059d86db8b2e79ab1227"> 6806</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S14POWER_Pos (14UL) </span></div><div class="line"><a name="l06807"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a058ab4f31fff9ef2db442bf2792edc05"> 6807</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S14POWER_Msk (0x1UL &lt;&lt; POWER_RAM_POWERCLR_S14POWER_Pos) </span></div><div class="line"><a name="l06808"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3ea190ac894e1322c532754724bc919c"> 6808</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S14POWER_Off (1UL) </span></div><div class="line"><a name="l06810"></a><span class="lineno"> 6810</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 13 : Keep RAM section S13 of RAM0 on or off in System ON mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l06811"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#accbc9f3d611355a8b34937781da10aaa"> 6811</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S13POWER_Pos (13UL) </span></div><div class="line"><a name="l06812"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac66c42dd5da94c03d83241409491dfe0"> 6812</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S13POWER_Msk (0x1UL &lt;&lt; POWER_RAM_POWERCLR_S13POWER_Pos) </span></div><div class="line"><a name="l06813"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1a65f784d360656707fb5c6450aceb11"> 6813</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S13POWER_Off (1UL) </span></div><div class="line"><a name="l06815"></a><span class="lineno"> 6815</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 12 : Keep RAM section S12 of RAM0 on or off in System ON mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l06816"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a37ae2209e0694d1b84afe458b63530ce"> 6816</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S12POWER_Pos (12UL) </span></div><div class="line"><a name="l06817"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a30e736dfdee5e2e5bb4b6089bf2a9cb6"> 6817</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S12POWER_Msk (0x1UL &lt;&lt; POWER_RAM_POWERCLR_S12POWER_Pos) </span></div><div class="line"><a name="l06818"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a24951597b9ebadf939601aca55676a55"> 6818</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S12POWER_Off (1UL) </span></div><div class="line"><a name="l06820"></a><span class="lineno"> 6820</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 11 : Keep RAM section S11 of RAM0 on or off in System ON mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l06821"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afb0b619373cfa94174f57e286a8a3422"> 6821</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S11POWER_Pos (11UL) </span></div><div class="line"><a name="l06822"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a29008ee60b6d002d50914be13a124aa1"> 6822</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S11POWER_Msk (0x1UL &lt;&lt; POWER_RAM_POWERCLR_S11POWER_Pos) </span></div><div class="line"><a name="l06823"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1d9eff9a7c0dc2017fafaee7696e48c0"> 6823</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S11POWER_Off (1UL) </span></div><div class="line"><a name="l06825"></a><span class="lineno"> 6825</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 10 : Keep RAM section S10 of RAM0 on or off in System ON mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l06826"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a161c0a63b042911c44f57427c69a202c"> 6826</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S10POWER_Pos (10UL) </span></div><div class="line"><a name="l06827"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afcb13ded49b539a7f1f40a6a45bc782e"> 6827</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S10POWER_Msk (0x1UL &lt;&lt; POWER_RAM_POWERCLR_S10POWER_Pos) </span></div><div class="line"><a name="l06828"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab25cddae4c00891faa462d00722a735d"> 6828</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S10POWER_Off (1UL) </span></div><div class="line"><a name="l06830"></a><span class="lineno"> 6830</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 9 : Keep RAM section S9 of RAM0 on or off in System ON mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l06831"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7e8e560174f5e5d65e86cd50724b74b7"> 6831</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S9POWER_Pos (9UL) </span></div><div class="line"><a name="l06832"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a45d2de142fe11521604028ae42241c47"> 6832</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S9POWER_Msk (0x1UL &lt;&lt; POWER_RAM_POWERCLR_S9POWER_Pos) </span></div><div class="line"><a name="l06833"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a646734f74080cc14fca4e40f64d9d16c"> 6833</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S9POWER_Off (1UL) </span></div><div class="line"><a name="l06835"></a><span class="lineno"> 6835</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 8 : Keep RAM section S8 of RAM0 on or off in System ON mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l06836"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab701cf73c1f4fb3b022c532b882137de"> 6836</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S8POWER_Pos (8UL) </span></div><div class="line"><a name="l06837"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a797cad23f7c167f7746cb7b631b4dddd"> 6837</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S8POWER_Msk (0x1UL &lt;&lt; POWER_RAM_POWERCLR_S8POWER_Pos) </span></div><div class="line"><a name="l06838"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a282656420ba531e8c2bfce0e583b603c"> 6838</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S8POWER_Off (1UL) </span></div><div class="line"><a name="l06840"></a><span class="lineno"> 6840</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 7 : Keep RAM section S7 of RAM0 on or off in System ON mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l06841"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4f1ec837c8e1e187635ac80353fa2ed2"> 6841</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S7POWER_Pos (7UL) </span></div><div class="line"><a name="l06842"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3d0efb3dc40fa491bd37f4f3e6486955"> 6842</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S7POWER_Msk (0x1UL &lt;&lt; POWER_RAM_POWERCLR_S7POWER_Pos) </span></div><div class="line"><a name="l06843"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8a57ff4de88241f24e8c455ae67f5a32"> 6843</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S7POWER_Off (1UL) </span></div><div class="line"><a name="l06845"></a><span class="lineno"> 6845</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 6 : Keep RAM section S6 of RAM0 on or off in System ON mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l06846"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afb8175c11ed8abc2c8a850dacced43d9"> 6846</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S6POWER_Pos (6UL) </span></div><div class="line"><a name="l06847"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a785e68f7d0e9a632b45f6ae18a6f097a"> 6847</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S6POWER_Msk (0x1UL &lt;&lt; POWER_RAM_POWERCLR_S6POWER_Pos) </span></div><div class="line"><a name="l06848"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2d09179072b0995d60a1527d06817315"> 6848</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S6POWER_Off (1UL) </span></div><div class="line"><a name="l06850"></a><span class="lineno"> 6850</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 5 : Keep RAM section S5 of RAM0 on or off in System ON mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l06851"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a264995e8e94effe6ed646aa5617e7ab2"> 6851</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S5POWER_Pos (5UL) </span></div><div class="line"><a name="l06852"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7f204a001ecdbb34b7dbd26d8afadf39"> 6852</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S5POWER_Msk (0x1UL &lt;&lt; POWER_RAM_POWERCLR_S5POWER_Pos) </span></div><div class="line"><a name="l06853"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab983ecd41e898a7a501a599cdb0d72cd"> 6853</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S5POWER_Off (1UL) </span></div><div class="line"><a name="l06855"></a><span class="lineno"> 6855</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 4 : Keep RAM section S4 of RAM0 on or off in System ON mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l06856"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3539106237092c68d326844a283ae60d"> 6856</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S4POWER_Pos (4UL) </span></div><div class="line"><a name="l06857"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aafc173d337180a6566a214afef16b040"> 6857</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S4POWER_Msk (0x1UL &lt;&lt; POWER_RAM_POWERCLR_S4POWER_Pos) </span></div><div class="line"><a name="l06858"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae97d10d525a7ea6cebeafcc0bdc75abf"> 6858</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S4POWER_Off (1UL) </span></div><div class="line"><a name="l06860"></a><span class="lineno"> 6860</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 3 : Keep RAM section S3 of RAM0 on or off in System ON mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l06861"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5d8c91a035e755e99b4dbcd9c9e21140"> 6861</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S3POWER_Pos (3UL) </span></div><div class="line"><a name="l06862"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0bd0b263ff9f96761bd6bbf1ba69ee21"> 6862</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S3POWER_Msk (0x1UL &lt;&lt; POWER_RAM_POWERCLR_S3POWER_Pos) </span></div><div class="line"><a name="l06863"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aff0ffdc2683e7ce63a6add410c34f25f"> 6863</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S3POWER_Off (1UL) </span></div><div class="line"><a name="l06865"></a><span class="lineno"> 6865</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Keep RAM section S2 of RAM0 on or off in System ON mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l06866"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a18fa5eb343f8b60ce3382dc7b40e8630"> 6866</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S2POWER_Pos (2UL) </span></div><div class="line"><a name="l06867"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab30e40d592de3d7a061d66467bf66287"> 6867</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S2POWER_Msk (0x1UL &lt;&lt; POWER_RAM_POWERCLR_S2POWER_Pos) </span></div><div class="line"><a name="l06868"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af835ac3a0f95538d5e7f68c22afde2e9"> 6868</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S2POWER_Off (1UL) </span></div><div class="line"><a name="l06870"></a><span class="lineno"> 6870</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Keep RAM section S1 of RAM0 on or off in System ON mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l06871"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a67f741d746942b79d3ab61fbfbefd694"> 6871</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S1POWER_Pos (1UL) </span></div><div class="line"><a name="l06872"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa9399edde41ea8a81007c8169d65266a"> 6872</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S1POWER_Msk (0x1UL &lt;&lt; POWER_RAM_POWERCLR_S1POWER_Pos) </span></div><div class="line"><a name="l06873"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab034dcf634abc51a1b45ffc821cc3a12"> 6873</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S1POWER_Off (1UL) </span></div><div class="line"><a name="l06875"></a><span class="lineno"> 6875</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Keep RAM section S0 of RAM0 on or off in System ON mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l06876"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a654fffd76d97e7951014334b764e3983"> 6876</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S0POWER_Pos (0UL) </span></div><div class="line"><a name="l06877"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2b675c560d2e477cc42b93da0311a56c"> 6877</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S0POWER_Msk (0x1UL &lt;&lt; POWER_RAM_POWERCLR_S0POWER_Pos) </span></div><div class="line"><a name="l06878"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aba4c9dda4d6dc5b93cff627217e7240c"> 6878</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S0POWER_Off (1UL) </span></div><div class="line"><a name="l06881"></a><span class="lineno"> 6881</span>&#160;<span class="preprocessor"></span><span class="comment">/* Peripheral: PPI */</span><span class="preprocessor"></span></div><div class="line"><a name="l06882"></a><span class="lineno"> 6882</span>&#160;<span class="comment">/* Description: Programmable Peripheral Interconnect */</span></div><div class="line"><a name="l06883"></a><span class="lineno"> 6883</span>&#160;</div><div class="line"><a name="l06884"></a><span class="lineno"> 6884</span>&#160;<span class="comment">/* Register: PPI_CHEN */</span></div><div class="line"><a name="l06885"></a><span class="lineno"> 6885</span>&#160;<span class="comment">/* Description: Channel enable register */</span></div><div class="line"><a name="l06886"></a><span class="lineno"> 6886</span>&#160;</div><div class="line"><a name="l06887"></a><span class="lineno"> 6887</span>&#160;<span class="comment">/* Bit 31 : Enable or disable channel 31 */</span></div><div class="line"><a name="l06888"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2a6c61b3adf2b4865391938c08f100ec"> 6888</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH31_Pos (31UL) </span></div><div class="line"><a name="l06889"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab317ecb08a4fb6a3bdb9aeace4372309"> 6889</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH31_Msk (0x1UL &lt;&lt; PPI_CHEN_CH31_Pos) </span></div><div class="line"><a name="l06890"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4653b51a69b74b939bab03aca55c846e"> 6890</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH31_Disabled (0UL) </span></div><div class="line"><a name="l06891"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab413a059cbb5086683e512f43585131b"> 6891</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH31_Enabled (1UL) </span></div><div class="line"><a name="l06893"></a><span class="lineno"> 6893</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 30 : Enable or disable channel 30 */</span><span class="preprocessor"></span></div><div class="line"><a name="l06894"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae08ac259efea380947dfa674c440d29a"> 6894</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH30_Pos (30UL) </span></div><div class="line"><a name="l06895"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2a7bcbbbdf1759622a18a2f09f0b96bd"> 6895</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH30_Msk (0x1UL &lt;&lt; PPI_CHEN_CH30_Pos) </span></div><div class="line"><a name="l06896"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a694e4e05d4c1ff8b34c2e9080e9a22c6"> 6896</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH30_Disabled (0UL) </span></div><div class="line"><a name="l06897"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad8c567eaf653eedc779afd03e1116c3c"> 6897</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH30_Enabled (1UL) </span></div><div class="line"><a name="l06899"></a><span class="lineno"> 6899</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 29 : Enable or disable channel 29 */</span><span class="preprocessor"></span></div><div class="line"><a name="l06900"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a79df7cae67321fa5256a9868802320ae"> 6900</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH29_Pos (29UL) </span></div><div class="line"><a name="l06901"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa9c2d6586e641c4420bff3d422420bb1"> 6901</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH29_Msk (0x1UL &lt;&lt; PPI_CHEN_CH29_Pos) </span></div><div class="line"><a name="l06902"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aae87c104a0b30748876d9f1cfa17ba20"> 6902</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH29_Disabled (0UL) </span></div><div class="line"><a name="l06903"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aaa286e69dd4c87a64dbeabeaf1f72d9f"> 6903</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH29_Enabled (1UL) </span></div><div class="line"><a name="l06905"></a><span class="lineno"> 6905</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 28 : Enable or disable channel 28 */</span><span class="preprocessor"></span></div><div class="line"><a name="l06906"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8efc44e6b98dc1a51ded20c6a32e9a98"> 6906</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH28_Pos (28UL) </span></div><div class="line"><a name="l06907"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afaeba0a17cb0e9b1774ff8f3317b9994"> 6907</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH28_Msk (0x1UL &lt;&lt; PPI_CHEN_CH28_Pos) </span></div><div class="line"><a name="l06908"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a371b7163188cbe0c603cd596242b37f0"> 6908</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH28_Disabled (0UL) </span></div><div class="line"><a name="l06909"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5a04e2c47f988705cca249ff52f79390"> 6909</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH28_Enabled (1UL) </span></div><div class="line"><a name="l06911"></a><span class="lineno"> 6911</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 27 : Enable or disable channel 27 */</span><span class="preprocessor"></span></div><div class="line"><a name="l06912"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a893e094709ee1ec5a355dc0c33c63866"> 6912</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH27_Pos (27UL) </span></div><div class="line"><a name="l06913"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aadb6df1242b833d1c6f00e728d81c703"> 6913</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH27_Msk (0x1UL &lt;&lt; PPI_CHEN_CH27_Pos) </span></div><div class="line"><a name="l06914"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7ed6e54819da528568981b9369c9d2df"> 6914</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH27_Disabled (0UL) </span></div><div class="line"><a name="l06915"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3bf23b25fc60a95d10e804bdf26502e7"> 6915</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH27_Enabled (1UL) </span></div><div class="line"><a name="l06917"></a><span class="lineno"> 6917</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 26 : Enable or disable channel 26 */</span><span class="preprocessor"></span></div><div class="line"><a name="l06918"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a986ac175a7400240147911ba8f8b7f77"> 6918</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH26_Pos (26UL) </span></div><div class="line"><a name="l06919"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad3ab1c544ceb108e4f37a5d9c9505f68"> 6919</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH26_Msk (0x1UL &lt;&lt; PPI_CHEN_CH26_Pos) </span></div><div class="line"><a name="l06920"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adedb435f3460fdc548f52b2835b42d66"> 6920</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH26_Disabled (0UL) </span></div><div class="line"><a name="l06921"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2189ac907f262a9774d8f3481df7a438"> 6921</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH26_Enabled (1UL) </span></div><div class="line"><a name="l06923"></a><span class="lineno"> 6923</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 25 : Enable or disable channel 25 */</span><span class="preprocessor"></span></div><div class="line"><a name="l06924"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a10aa26ad5e43eb3d4befbd574ef0d423"> 6924</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH25_Pos (25UL) </span></div><div class="line"><a name="l06925"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3b6e9aa7091e4f0c9242bca34ddaba13"> 6925</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH25_Msk (0x1UL &lt;&lt; PPI_CHEN_CH25_Pos) </span></div><div class="line"><a name="l06926"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a17764169cbb7ea665c44d27ff0b877ff"> 6926</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH25_Disabled (0UL) </span></div><div class="line"><a name="l06927"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab771a949c790c42978a75560a64ecaad"> 6927</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH25_Enabled (1UL) </span></div><div class="line"><a name="l06929"></a><span class="lineno"> 6929</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 24 : Enable or disable channel 24 */</span><span class="preprocessor"></span></div><div class="line"><a name="l06930"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae8feb7965e4a880725241cdadbeae96e"> 6930</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH24_Pos (24UL) </span></div><div class="line"><a name="l06931"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9400098d1a617ca05c76ab8c96ee06f4"> 6931</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH24_Msk (0x1UL &lt;&lt; PPI_CHEN_CH24_Pos) </span></div><div class="line"><a name="l06932"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac1892988eb8004d8d727bbab5da72425"> 6932</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH24_Disabled (0UL) </span></div><div class="line"><a name="l06933"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae6869c3437824eb65baa25e0f13c690a"> 6933</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH24_Enabled (1UL) </span></div><div class="line"><a name="l06935"></a><span class="lineno"> 6935</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 23 : Enable or disable channel 23 */</span><span class="preprocessor"></span></div><div class="line"><a name="l06936"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1b83b1610175a9c35f115941975c85aa"> 6936</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH23_Pos (23UL) </span></div><div class="line"><a name="l06937"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a73e04a665375627d3c4cec987b8f213d"> 6937</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH23_Msk (0x1UL &lt;&lt; PPI_CHEN_CH23_Pos) </span></div><div class="line"><a name="l06938"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afe96386856776d3c1d6b19b849894186"> 6938</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH23_Disabled (0UL) </span></div><div class="line"><a name="l06939"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aad4d9e1a44398a73907b8c272d9841b6"> 6939</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH23_Enabled (1UL) </span></div><div class="line"><a name="l06941"></a><span class="lineno"> 6941</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 22 : Enable or disable channel 22 */</span><span class="preprocessor"></span></div><div class="line"><a name="l06942"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa5c61e5e83ff4055714636ace2fc1961"> 6942</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH22_Pos (22UL) </span></div><div class="line"><a name="l06943"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2e7651722d07a1b65eeddbdc6b3ba003"> 6943</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH22_Msk (0x1UL &lt;&lt; PPI_CHEN_CH22_Pos) </span></div><div class="line"><a name="l06944"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aaf88a573bd95a8ddb296ba3bc2adcf4f"> 6944</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH22_Disabled (0UL) </span></div><div class="line"><a name="l06945"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5bca819b66e1c7cd275426f0db22c607"> 6945</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH22_Enabled (1UL) </span></div><div class="line"><a name="l06947"></a><span class="lineno"> 6947</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 21 : Enable or disable channel 21 */</span><span class="preprocessor"></span></div><div class="line"><a name="l06948"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad1dc417e2fe855385dd87923f6b9b169"> 6948</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH21_Pos (21UL) </span></div><div class="line"><a name="l06949"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aac9cd633503083a1982370b63ca6a575"> 6949</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH21_Msk (0x1UL &lt;&lt; PPI_CHEN_CH21_Pos) </span></div><div class="line"><a name="l06950"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3ffb407aecd35b574b96f2441066732c"> 6950</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH21_Disabled (0UL) </span></div><div class="line"><a name="l06951"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2a83eeb65a83ebd9e71711ae282f73aa"> 6951</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH21_Enabled (1UL) </span></div><div class="line"><a name="l06953"></a><span class="lineno"> 6953</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 20 : Enable or disable channel 20 */</span><span class="preprocessor"></span></div><div class="line"><a name="l06954"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a831e538e4469c4d7ef403620efac12d8"> 6954</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH20_Pos (20UL) </span></div><div class="line"><a name="l06955"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aab4a66e201d83f57bcf251a6fbae2517"> 6955</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH20_Msk (0x1UL &lt;&lt; PPI_CHEN_CH20_Pos) </span></div><div class="line"><a name="l06956"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a17dabc9ee5cae23622e714b18d8801d9"> 6956</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH20_Disabled (0UL) </span></div><div class="line"><a name="l06957"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7b4e01c7f1b285d6e167edc28a2aacd9"> 6957</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH20_Enabled (1UL) </span></div><div class="line"><a name="l06959"></a><span class="lineno"> 6959</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 19 : Enable or disable channel 19 */</span><span class="preprocessor"></span></div><div class="line"><a name="l06960"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae694ac8b2f991af038d02de13697cd19"> 6960</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH19_Pos (19UL) </span></div><div class="line"><a name="l06961"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0c2c1c5506c9ea302f569c0c1b302df8"> 6961</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH19_Msk (0x1UL &lt;&lt; PPI_CHEN_CH19_Pos) </span></div><div class="line"><a name="l06962"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a80c6b0a5d52f944de83a613ccc2a0e7f"> 6962</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH19_Disabled (0UL) </span></div><div class="line"><a name="l06963"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8b8e26828f9014de7a2a629f8c7461cc"> 6963</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH19_Enabled (1UL) </span></div><div class="line"><a name="l06965"></a><span class="lineno"> 6965</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 18 : Enable or disable channel 18 */</span><span class="preprocessor"></span></div><div class="line"><a name="l06966"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2c4d13a9fa90b2b1731aefab508ebd27"> 6966</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH18_Pos (18UL) </span></div><div class="line"><a name="l06967"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7b7358a0eb46526457bdb445a2097d00"> 6967</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH18_Msk (0x1UL &lt;&lt; PPI_CHEN_CH18_Pos) </span></div><div class="line"><a name="l06968"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a93a05207b7c420cd6fe1eca2e6205923"> 6968</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH18_Disabled (0UL) </span></div><div class="line"><a name="l06969"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afc6505d7f16988beb0bc9cb9e72ebaa7"> 6969</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH18_Enabled (1UL) </span></div><div class="line"><a name="l06971"></a><span class="lineno"> 6971</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 17 : Enable or disable channel 17 */</span><span class="preprocessor"></span></div><div class="line"><a name="l06972"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac70eb23d67b227970a551431248fb0db"> 6972</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH17_Pos (17UL) </span></div><div class="line"><a name="l06973"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a40529f68d69953db1fc335a24eb3f6c4"> 6973</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH17_Msk (0x1UL &lt;&lt; PPI_CHEN_CH17_Pos) </span></div><div class="line"><a name="l06974"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a896e64f6fc20143922b0facca2998b64"> 6974</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH17_Disabled (0UL) </span></div><div class="line"><a name="l06975"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a16f89ac0e578797d1eabe56022b602c4"> 6975</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH17_Enabled (1UL) </span></div><div class="line"><a name="l06977"></a><span class="lineno"> 6977</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 16 : Enable or disable channel 16 */</span><span class="preprocessor"></span></div><div class="line"><a name="l06978"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ade79ea60fa7792c3c7a5b27f529a4982"> 6978</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH16_Pos (16UL) </span></div><div class="line"><a name="l06979"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a767c1849d86385d6a988b85ad21ac0e3"> 6979</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH16_Msk (0x1UL &lt;&lt; PPI_CHEN_CH16_Pos) </span></div><div class="line"><a name="l06980"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9daad9e3c602dbeccb2dcd9324a81238"> 6980</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH16_Disabled (0UL) </span></div><div class="line"><a name="l06981"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a26f0193499674125f057811780443c18"> 6981</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH16_Enabled (1UL) </span></div><div class="line"><a name="l06983"></a><span class="lineno"> 6983</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 15 : Enable or disable channel 15 */</span><span class="preprocessor"></span></div><div class="line"><a name="l06984"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6861561f72ae4563ec784812b08ad58b"> 6984</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH15_Pos (15UL) </span></div><div class="line"><a name="l06985"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adfeca7c0828b78dfb55649ea874b891d"> 6985</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH15_Msk (0x1UL &lt;&lt; PPI_CHEN_CH15_Pos) </span></div><div class="line"><a name="l06986"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa9214247f50e6f35f205fcb1e8777e2f"> 6986</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH15_Disabled (0UL) </span></div><div class="line"><a name="l06987"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a39cd9307e239425f4768f9c15e1e11b7"> 6987</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH15_Enabled (1UL) </span></div><div class="line"><a name="l06989"></a><span class="lineno"> 6989</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 14 : Enable or disable channel 14 */</span><span class="preprocessor"></span></div><div class="line"><a name="l06990"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aec6dfac9a253b35c63a63c8f322001b3"> 6990</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH14_Pos (14UL) </span></div><div class="line"><a name="l06991"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9f72eb06cf18f506264f6912ad996ec0"> 6991</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH14_Msk (0x1UL &lt;&lt; PPI_CHEN_CH14_Pos) </span></div><div class="line"><a name="l06992"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac042ef71d946b6176994c8a6efa643bf"> 6992</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH14_Disabled (0UL) </span></div><div class="line"><a name="l06993"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a425584e8e7374afcb0e1757657e1d48c"> 6993</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH14_Enabled (1UL) </span></div><div class="line"><a name="l06995"></a><span class="lineno"> 6995</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 13 : Enable or disable channel 13 */</span><span class="preprocessor"></span></div><div class="line"><a name="l06996"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3041da341632e2716ea2c2352c2e1646"> 6996</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH13_Pos (13UL) </span></div><div class="line"><a name="l06997"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab048a59230f07cc6e77c6834852f5491"> 6997</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH13_Msk (0x1UL &lt;&lt; PPI_CHEN_CH13_Pos) </span></div><div class="line"><a name="l06998"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae4ef7d13b2ed227215b4898e1c5c8c60"> 6998</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH13_Disabled (0UL) </span></div><div class="line"><a name="l06999"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aabdba03ba2bd159907f0cb53adaf35f9"> 6999</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH13_Enabled (1UL) </span></div><div class="line"><a name="l07001"></a><span class="lineno"> 7001</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 12 : Enable or disable channel 12 */</span><span class="preprocessor"></span></div><div class="line"><a name="l07002"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0fd25901d8da2edd2c2c0fd7f2190326"> 7002</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH12_Pos (12UL) </span></div><div class="line"><a name="l07003"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af104dc5f33b8e17c79dd9ec1cd7dd95b"> 7003</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH12_Msk (0x1UL &lt;&lt; PPI_CHEN_CH12_Pos) </span></div><div class="line"><a name="l07004"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abf08c1b9891791c06b55b42b47513f6c"> 7004</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH12_Disabled (0UL) </span></div><div class="line"><a name="l07005"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab4b30e604e962ee0083e38c306c7a0d1"> 7005</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH12_Enabled (1UL) </span></div><div class="line"><a name="l07007"></a><span class="lineno"> 7007</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 11 : Enable or disable channel 11 */</span><span class="preprocessor"></span></div><div class="line"><a name="l07008"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a990638dbc9c55c434a08cca03e9701de"> 7008</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH11_Pos (11UL) </span></div><div class="line"><a name="l07009"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1c11a28c3d6dcacd2463d9c35d364923"> 7009</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH11_Msk (0x1UL &lt;&lt; PPI_CHEN_CH11_Pos) </span></div><div class="line"><a name="l07010"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a416970386bea572af5400b820c086196"> 7010</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH11_Disabled (0UL) </span></div><div class="line"><a name="l07011"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac08b57a34f7a53a3231aaac6460314c8"> 7011</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH11_Enabled (1UL) </span></div><div class="line"><a name="l07013"></a><span class="lineno"> 7013</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 10 : Enable or disable channel 10 */</span><span class="preprocessor"></span></div><div class="line"><a name="l07014"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa0b9488589394fbec8cda5588741a4a7"> 7014</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH10_Pos (10UL) </span></div><div class="line"><a name="l07015"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a37f272a19a280c64fbfc60796784ecf9"> 7015</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH10_Msk (0x1UL &lt;&lt; PPI_CHEN_CH10_Pos) </span></div><div class="line"><a name="l07016"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a86143d21f0f71d24391cd694c6b50239"> 7016</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH10_Disabled (0UL) </span></div><div class="line"><a name="l07017"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae9d3803ec0116e3ce592412864c75538"> 7017</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH10_Enabled (1UL) </span></div><div class="line"><a name="l07019"></a><span class="lineno"> 7019</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 9 : Enable or disable channel 9 */</span><span class="preprocessor"></span></div><div class="line"><a name="l07020"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a18119834bf73b1db0e45aea257766785"> 7020</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH9_Pos (9UL) </span></div><div class="line"><a name="l07021"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a706b94f33dc58790d286aedb282df844"> 7021</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH9_Msk (0x1UL &lt;&lt; PPI_CHEN_CH9_Pos) </span></div><div class="line"><a name="l07022"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7cd3189bd2e717fd567ac7c6a38f857f"> 7022</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH9_Disabled (0UL) </span></div><div class="line"><a name="l07023"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2b8271536fae775d2578fadea358d631"> 7023</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH9_Enabled (1UL) </span></div><div class="line"><a name="l07025"></a><span class="lineno"> 7025</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 8 : Enable or disable channel 8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l07026"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac99a3f88beb2a026beb24f0a47ebc3fd"> 7026</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH8_Pos (8UL) </span></div><div class="line"><a name="l07027"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5b6bfb0a00cf0aaf55c2d3176e793865"> 7027</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH8_Msk (0x1UL &lt;&lt; PPI_CHEN_CH8_Pos) </span></div><div class="line"><a name="l07028"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa6789fdbf6cb6bd3d14ee102ed55d5a8"> 7028</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH8_Disabled (0UL) </span></div><div class="line"><a name="l07029"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a76137cd49674791cec41711e7303efeb"> 7029</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH8_Enabled (1UL) </span></div><div class="line"><a name="l07031"></a><span class="lineno"> 7031</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 7 : Enable or disable channel 7 */</span><span class="preprocessor"></span></div><div class="line"><a name="l07032"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7e4f350437ee09110018e414ee9b53ca"> 7032</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH7_Pos (7UL) </span></div><div class="line"><a name="l07033"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abdb4abc2f6fb9e3f88229e7c9b3690bd"> 7033</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH7_Msk (0x1UL &lt;&lt; PPI_CHEN_CH7_Pos) </span></div><div class="line"><a name="l07034"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a67c6bd380e5da1e45dbd9bf9c5d6c36d"> 7034</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH7_Disabled (0UL) </span></div><div class="line"><a name="l07035"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a987d1201c2e79b36295b37fdd0b9c329"> 7035</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH7_Enabled (1UL) </span></div><div class="line"><a name="l07037"></a><span class="lineno"> 7037</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 6 : Enable or disable channel 6 */</span><span class="preprocessor"></span></div><div class="line"><a name="l07038"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a44e6166b1cf8541e99b6ca386185454a"> 7038</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH6_Pos (6UL) </span></div><div class="line"><a name="l07039"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1a57df4545780d9eb0b815a4133c2196"> 7039</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH6_Msk (0x1UL &lt;&lt; PPI_CHEN_CH6_Pos) </span></div><div class="line"><a name="l07040"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a443d14d9db360e69027fcc86ce2eb7e1"> 7040</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH6_Disabled (0UL) </span></div><div class="line"><a name="l07041"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6d08b3d96013e26539757b179e81c303"> 7041</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH6_Enabled (1UL) </span></div><div class="line"><a name="l07043"></a><span class="lineno"> 7043</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 5 : Enable or disable channel 5 */</span><span class="preprocessor"></span></div><div class="line"><a name="l07044"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7209635ae9be54c3708fd7d509098811"> 7044</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH5_Pos (5UL) </span></div><div class="line"><a name="l07045"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a739b3d97c2bb48446c517281fa9250d0"> 7045</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH5_Msk (0x1UL &lt;&lt; PPI_CHEN_CH5_Pos) </span></div><div class="line"><a name="l07046"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a20da88f3e741fdabd3adfeecee2a0297"> 7046</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH5_Disabled (0UL) </span></div><div class="line"><a name="l07047"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9d8da5155b76a152d683834c8f8ad8cc"> 7047</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH5_Enabled (1UL) </span></div><div class="line"><a name="l07049"></a><span class="lineno"> 7049</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 4 : Enable or disable channel 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l07050"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3b38cf14644388b52a66c491a422fc86"> 7050</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH4_Pos (4UL) </span></div><div class="line"><a name="l07051"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6da08540a82642a2e48fcd3656bc38ec"> 7051</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH4_Msk (0x1UL &lt;&lt; PPI_CHEN_CH4_Pos) </span></div><div class="line"><a name="l07052"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad6a6284fa2ade76585f5295e69a3d842"> 7052</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH4_Disabled (0UL) </span></div><div class="line"><a name="l07053"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae4091f72adac8c0be7eca33f3cfb5fe2"> 7053</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH4_Enabled (1UL) </span></div><div class="line"><a name="l07055"></a><span class="lineno"> 7055</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 3 : Enable or disable channel 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l07056"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a77b0cb24b88440b899b3e3fdfde20870"> 7056</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH3_Pos (3UL) </span></div><div class="line"><a name="l07057"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a24fc9137793ac471d8f0c5bf1d0d5c07"> 7057</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH3_Msk (0x1UL &lt;&lt; PPI_CHEN_CH3_Pos) </span></div><div class="line"><a name="l07058"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac9823449b89be5e245b3536ade6e4d59"> 7058</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH3_Disabled (0UL) </span></div><div class="line"><a name="l07059"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a932dcbaea938209da3664acf7cfd4619"> 7059</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH3_Enabled (1UL) </span></div><div class="line"><a name="l07061"></a><span class="lineno"> 7061</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Enable or disable channel 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l07062"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acd908e6d1ce77b78293f25f5e6e222ef"> 7062</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH2_Pos (2UL) </span></div><div class="line"><a name="l07063"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aeb75f92328f5f2477132eb4024fcc33d"> 7063</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH2_Msk (0x1UL &lt;&lt; PPI_CHEN_CH2_Pos) </span></div><div class="line"><a name="l07064"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3f9022f394ceee1411440c13970cd181"> 7064</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH2_Disabled (0UL) </span></div><div class="line"><a name="l07065"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab8cb8076e9ee64d6b2e6abde5dbdeead"> 7065</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH2_Enabled (1UL) </span></div><div class="line"><a name="l07067"></a><span class="lineno"> 7067</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Enable or disable channel 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l07068"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1c8e2870f1cc0afb4f6bce019c432afe"> 7068</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH1_Pos (1UL) </span></div><div class="line"><a name="l07069"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a527973aed7ace0f79e1df3d2db2968d7"> 7069</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH1_Msk (0x1UL &lt;&lt; PPI_CHEN_CH1_Pos) </span></div><div class="line"><a name="l07070"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4bb13a44339978bfa947dbf7031340ab"> 7070</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH1_Disabled (0UL) </span></div><div class="line"><a name="l07071"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a72e64707fa0a74f4fe23f466263788e4"> 7071</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH1_Enabled (1UL) </span></div><div class="line"><a name="l07073"></a><span class="lineno"> 7073</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Enable or disable channel 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l07074"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5dcc8717d4b6b966409ec9765036ff4b"> 7074</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH0_Pos (0UL) </span></div><div class="line"><a name="l07075"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a674aa30fe9d1993f269fe5c5e3ef284b"> 7075</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH0_Msk (0x1UL &lt;&lt; PPI_CHEN_CH0_Pos) </span></div><div class="line"><a name="l07076"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aef3c2021308d3353395eb74c1f6237fa"> 7076</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH0_Disabled (0UL) </span></div><div class="line"><a name="l07077"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a477e44c54f3339b583389175d16e5c06"> 7077</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH0_Enabled (1UL) </span></div><div class="line"><a name="l07079"></a><span class="lineno"> 7079</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: PPI_CHENSET */</span><span class="preprocessor"></span></div><div class="line"><a name="l07080"></a><span class="lineno"> 7080</span>&#160;<span class="comment">/* Description: Channel enable set register */</span></div><div class="line"><a name="l07081"></a><span class="lineno"> 7081</span>&#160;</div><div class="line"><a name="l07082"></a><span class="lineno"> 7082</span>&#160;<span class="comment">/* Bit 31 : Channel 31 enable set register.  Writing &#39;0&#39; has no effect */</span></div><div class="line"><a name="l07083"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abe5fc143d19b9aabc50b9798cbed4d1a"> 7083</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH31_Pos (31UL) </span></div><div class="line"><a name="l07084"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af322c4536ea702305fe2b243d9309284"> 7084</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH31_Msk (0x1UL &lt;&lt; PPI_CHENSET_CH31_Pos) </span></div><div class="line"><a name="l07085"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a122dd9362c69387f9e702e03a4f513fe"> 7085</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH31_Disabled (0UL) </span></div><div class="line"><a name="l07086"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a14988c6224ffb1ec40668711fcaeb8cd"> 7086</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH31_Enabled (1UL) </span></div><div class="line"><a name="l07087"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a320c443b626f8d7ebfb9167bb47e6ead"> 7087</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH31_Set (1UL) </span></div><div class="line"><a name="l07089"></a><span class="lineno"> 7089</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 30 : Channel 30 enable set register.  Writing &#39;0&#39; has no effect */</span><span class="preprocessor"></span></div><div class="line"><a name="l07090"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab788d5078bbbcd494e50e7cdf631e02c"> 7090</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH30_Pos (30UL) </span></div><div class="line"><a name="l07091"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2bda32b34f4de80026da61ad532677e4"> 7091</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH30_Msk (0x1UL &lt;&lt; PPI_CHENSET_CH30_Pos) </span></div><div class="line"><a name="l07092"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae6985cf92ce411a3abd65ad798d0d702"> 7092</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH30_Disabled (0UL) </span></div><div class="line"><a name="l07093"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9bedad31cc2871b13da24a92149efe8a"> 7093</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH30_Enabled (1UL) </span></div><div class="line"><a name="l07094"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af0d3b15ad041287cab5512594a7bf730"> 7094</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH30_Set (1UL) </span></div><div class="line"><a name="l07096"></a><span class="lineno"> 7096</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 29 : Channel 29 enable set register.  Writing &#39;0&#39; has no effect */</span><span class="preprocessor"></span></div><div class="line"><a name="l07097"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad5d445c8cfe8a3e4d4cbe5fbfdd2b6db"> 7097</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH29_Pos (29UL) </span></div><div class="line"><a name="l07098"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a938825ff863c789b4ae49192219a0279"> 7098</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH29_Msk (0x1UL &lt;&lt; PPI_CHENSET_CH29_Pos) </span></div><div class="line"><a name="l07099"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a68e163e3a01004eb6cfb30b07d454b5c"> 7099</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH29_Disabled (0UL) </span></div><div class="line"><a name="l07100"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a808c4dc485c230f716246422ba90cbee"> 7100</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH29_Enabled (1UL) </span></div><div class="line"><a name="l07101"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4a5efed88e157504458272c84bc11139"> 7101</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH29_Set (1UL) </span></div><div class="line"><a name="l07103"></a><span class="lineno"> 7103</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 28 : Channel 28 enable set register.  Writing &#39;0&#39; has no effect */</span><span class="preprocessor"></span></div><div class="line"><a name="l07104"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a43dad157168737f2024fafcdf41e0cb8"> 7104</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH28_Pos (28UL) </span></div><div class="line"><a name="l07105"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4b97bf04af3c5f37127c0c32a8f6b5d4"> 7105</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH28_Msk (0x1UL &lt;&lt; PPI_CHENSET_CH28_Pos) </span></div><div class="line"><a name="l07106"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abe0d6871d296f26e7acf22af0b5c3aaa"> 7106</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH28_Disabled (0UL) </span></div><div class="line"><a name="l07107"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab858b6b15818d6c7a45e82fcb19daa1a"> 7107</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH28_Enabled (1UL) </span></div><div class="line"><a name="l07108"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9c0610b8524304b614202a5797d9795c"> 7108</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH28_Set (1UL) </span></div><div class="line"><a name="l07110"></a><span class="lineno"> 7110</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 27 : Channel 27 enable set register.  Writing &#39;0&#39; has no effect */</span><span class="preprocessor"></span></div><div class="line"><a name="l07111"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adc4baa473764e48ec3152353527a91b9"> 7111</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH27_Pos (27UL) </span></div><div class="line"><a name="l07112"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7536501d62777aa9babc4db4c7f5da65"> 7112</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH27_Msk (0x1UL &lt;&lt; PPI_CHENSET_CH27_Pos) </span></div><div class="line"><a name="l07113"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae9a4cd9167a7e592a8cd3801ba542586"> 7113</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH27_Disabled (0UL) </span></div><div class="line"><a name="l07114"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af4c5e0553c2c55e9bc31867136548235"> 7114</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH27_Enabled (1UL) </span></div><div class="line"><a name="l07115"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a356a5f55228d5e179bc33fb4b638e58b"> 7115</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH27_Set (1UL) </span></div><div class="line"><a name="l07117"></a><span class="lineno"> 7117</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 26 : Channel 26 enable set register.  Writing &#39;0&#39; has no effect */</span><span class="preprocessor"></span></div><div class="line"><a name="l07118"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a963910f11168c0520ddb59f24d3ca0c6"> 7118</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH26_Pos (26UL) </span></div><div class="line"><a name="l07119"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa01ac7c603792c0e1ed03983cdd317f2"> 7119</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH26_Msk (0x1UL &lt;&lt; PPI_CHENSET_CH26_Pos) </span></div><div class="line"><a name="l07120"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2abeb52910db8d67f79d2eb76382ba0c"> 7120</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH26_Disabled (0UL) </span></div><div class="line"><a name="l07121"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a69ff10e6f83a8c3db356b7d179fd158b"> 7121</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH26_Enabled (1UL) </span></div><div class="line"><a name="l07122"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a16a58bbd063de791fc0693b97e7e8d8c"> 7122</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH26_Set (1UL) </span></div><div class="line"><a name="l07124"></a><span class="lineno"> 7124</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 25 : Channel 25 enable set register.  Writing &#39;0&#39; has no effect */</span><span class="preprocessor"></span></div><div class="line"><a name="l07125"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a222bd69f70117c553aff9f2d1448c11d"> 7125</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH25_Pos (25UL) </span></div><div class="line"><a name="l07126"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa2795219ac86cd01f1b128e85c03e32a"> 7126</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH25_Msk (0x1UL &lt;&lt; PPI_CHENSET_CH25_Pos) </span></div><div class="line"><a name="l07127"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad2a6317ff52087cd625e90d54472d46e"> 7127</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH25_Disabled (0UL) </span></div><div class="line"><a name="l07128"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac33b4f00c1b27ede373bbf851d9075b0"> 7128</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH25_Enabled (1UL) </span></div><div class="line"><a name="l07129"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae6592b9c7fad2a20a7f9693d69f3c0e4"> 7129</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH25_Set (1UL) </span></div><div class="line"><a name="l07131"></a><span class="lineno"> 7131</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 24 : Channel 24 enable set register.  Writing &#39;0&#39; has no effect */</span><span class="preprocessor"></span></div><div class="line"><a name="l07132"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1ecb4d6a644e926f215ddf27ca37262d"> 7132</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH24_Pos (24UL) </span></div><div class="line"><a name="l07133"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad6ddf36d8359a8ec8f3f9c7a50f25801"> 7133</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH24_Msk (0x1UL &lt;&lt; PPI_CHENSET_CH24_Pos) </span></div><div class="line"><a name="l07134"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac2030138cf75ac9e167ca9692bd10c2a"> 7134</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH24_Disabled (0UL) </span></div><div class="line"><a name="l07135"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae214b902cfcf3bc6b62bfc204b3cbd24"> 7135</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH24_Enabled (1UL) </span></div><div class="line"><a name="l07136"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afb6683cda6fade1a2c5df45479f75197"> 7136</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH24_Set (1UL) </span></div><div class="line"><a name="l07138"></a><span class="lineno"> 7138</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 23 : Channel 23 enable set register.  Writing &#39;0&#39; has no effect */</span><span class="preprocessor"></span></div><div class="line"><a name="l07139"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6c47dcf0fde5f2dcd76ab3a288c471e7"> 7139</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH23_Pos (23UL) </span></div><div class="line"><a name="l07140"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2c7c62594fd1fe65359023676e59c69c"> 7140</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH23_Msk (0x1UL &lt;&lt; PPI_CHENSET_CH23_Pos) </span></div><div class="line"><a name="l07141"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#add378762e687d2cd8be047dee7ffc62f"> 7141</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH23_Disabled (0UL) </span></div><div class="line"><a name="l07142"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a298be3a374f66491ba74da0e7da713ce"> 7142</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH23_Enabled (1UL) </span></div><div class="line"><a name="l07143"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4c63c4de7e575f531eaa3ba599300a04"> 7143</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH23_Set (1UL) </span></div><div class="line"><a name="l07145"></a><span class="lineno"> 7145</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 22 : Channel 22 enable set register.  Writing &#39;0&#39; has no effect */</span><span class="preprocessor"></span></div><div class="line"><a name="l07146"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a41616aae26d82d742d014e2e6fbacc78"> 7146</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH22_Pos (22UL) </span></div><div class="line"><a name="l07147"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a25194d65c24760a2b8b80c14b104dd7a"> 7147</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH22_Msk (0x1UL &lt;&lt; PPI_CHENSET_CH22_Pos) </span></div><div class="line"><a name="l07148"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a530dcf71796fc001a27be6f2c4dd1d7f"> 7148</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH22_Disabled (0UL) </span></div><div class="line"><a name="l07149"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a238fc7543ce9b594255c0e9743bc0f0e"> 7149</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH22_Enabled (1UL) </span></div><div class="line"><a name="l07150"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acb32aa1afea2c6c08810bade11cd3fc6"> 7150</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH22_Set (1UL) </span></div><div class="line"><a name="l07152"></a><span class="lineno"> 7152</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 21 : Channel 21 enable set register.  Writing &#39;0&#39; has no effect */</span><span class="preprocessor"></span></div><div class="line"><a name="l07153"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a90f9c5e0e67ed68456620056d8261d79"> 7153</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH21_Pos (21UL) </span></div><div class="line"><a name="l07154"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5dc9a0a3e60ed034bb1452f5ca2609a4"> 7154</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH21_Msk (0x1UL &lt;&lt; PPI_CHENSET_CH21_Pos) </span></div><div class="line"><a name="l07155"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aea4d4f812eeaaa89735c53425f052a68"> 7155</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH21_Disabled (0UL) </span></div><div class="line"><a name="l07156"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a95c1f898ef0565638ff8f28ec45e3473"> 7156</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH21_Enabled (1UL) </span></div><div class="line"><a name="l07157"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae9967efeca838b1af665a9d9fdfcf5cf"> 7157</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH21_Set (1UL) </span></div><div class="line"><a name="l07159"></a><span class="lineno"> 7159</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 20 : Channel 20 enable set register.  Writing &#39;0&#39; has no effect */</span><span class="preprocessor"></span></div><div class="line"><a name="l07160"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a98c08cea427e11a4902644fd401a03bf"> 7160</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH20_Pos (20UL) </span></div><div class="line"><a name="l07161"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af04554685666e6832148388898f619b8"> 7161</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH20_Msk (0x1UL &lt;&lt; PPI_CHENSET_CH20_Pos) </span></div><div class="line"><a name="l07162"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3a5b253dec49c692da9e5748ecea8551"> 7162</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH20_Disabled (0UL) </span></div><div class="line"><a name="l07163"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a738822bea15c4b4a7cc922f4d708e47f"> 7163</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH20_Enabled (1UL) </span></div><div class="line"><a name="l07164"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a79bfb6d9a20e28de430bd39d170dfb18"> 7164</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH20_Set (1UL) </span></div><div class="line"><a name="l07166"></a><span class="lineno"> 7166</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 19 : Channel 19 enable set register.  Writing &#39;0&#39; has no effect */</span><span class="preprocessor"></span></div><div class="line"><a name="l07167"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a89b45872392dff259690e902a491e098"> 7167</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH19_Pos (19UL) </span></div><div class="line"><a name="l07168"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a93dc31e408f574c545e0dce97ca58aa6"> 7168</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH19_Msk (0x1UL &lt;&lt; PPI_CHENSET_CH19_Pos) </span></div><div class="line"><a name="l07169"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af0301a8161c7dd40a43179182d6bedf1"> 7169</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH19_Disabled (0UL) </span></div><div class="line"><a name="l07170"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aee2db7ed4fcf35c376ac89e074c6e438"> 7170</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH19_Enabled (1UL) </span></div><div class="line"><a name="l07171"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a92395139d8ccf2b40606493e027ab96d"> 7171</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH19_Set (1UL) </span></div><div class="line"><a name="l07173"></a><span class="lineno"> 7173</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 18 : Channel 18 enable set register.  Writing &#39;0&#39; has no effect */</span><span class="preprocessor"></span></div><div class="line"><a name="l07174"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9133654e96f71ed03355333af5044082"> 7174</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH18_Pos (18UL) </span></div><div class="line"><a name="l07175"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1cf11c63c7c36edd19c5dc086417e0d8"> 7175</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH18_Msk (0x1UL &lt;&lt; PPI_CHENSET_CH18_Pos) </span></div><div class="line"><a name="l07176"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3154c75eb5ce4a1250ab75485fa8844c"> 7176</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH18_Disabled (0UL) </span></div><div class="line"><a name="l07177"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a725a9dabed2230e49eb951f444bc2d11"> 7177</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH18_Enabled (1UL) </span></div><div class="line"><a name="l07178"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afb905f8c1f081202a2f9b8ed1d71633c"> 7178</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH18_Set (1UL) </span></div><div class="line"><a name="l07180"></a><span class="lineno"> 7180</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 17 : Channel 17 enable set register.  Writing &#39;0&#39; has no effect */</span><span class="preprocessor"></span></div><div class="line"><a name="l07181"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6c5b6bf85190c02c44d9e4a1482b9343"> 7181</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH17_Pos (17UL) </span></div><div class="line"><a name="l07182"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0971246ac751804a04695ba3a698e613"> 7182</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH17_Msk (0x1UL &lt;&lt; PPI_CHENSET_CH17_Pos) </span></div><div class="line"><a name="l07183"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae8a14dbd121698a9952b186b6da5e6d0"> 7183</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH17_Disabled (0UL) </span></div><div class="line"><a name="l07184"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a96a8c6794ff6dc09917ff8f6e10c917b"> 7184</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH17_Enabled (1UL) </span></div><div class="line"><a name="l07185"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aceee783747efe41fa137973fe7bfb900"> 7185</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH17_Set (1UL) </span></div><div class="line"><a name="l07187"></a><span class="lineno"> 7187</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 16 : Channel 16 enable set register.  Writing &#39;0&#39; has no effect */</span><span class="preprocessor"></span></div><div class="line"><a name="l07188"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a829fbcc60f8c09fdd17e104b6f6f2f79"> 7188</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH16_Pos (16UL) </span></div><div class="line"><a name="l07189"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0c7021964178a2a05637bafa39d0f7b7"> 7189</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH16_Msk (0x1UL &lt;&lt; PPI_CHENSET_CH16_Pos) </span></div><div class="line"><a name="l07190"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ace2e184e9f6cd649117d8894c7d7a0b7"> 7190</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH16_Disabled (0UL) </span></div><div class="line"><a name="l07191"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4c34bad5939935811cc4ae352884ec64"> 7191</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH16_Enabled (1UL) </span></div><div class="line"><a name="l07192"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0e9c3e3d61ee587a2df9fe5fdc2c5ae2"> 7192</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH16_Set (1UL) </span></div><div class="line"><a name="l07194"></a><span class="lineno"> 7194</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 15 : Channel 15 enable set register.  Writing &#39;0&#39; has no effect */</span><span class="preprocessor"></span></div><div class="line"><a name="l07195"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6185c83d438a624509dae9f071510821"> 7195</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH15_Pos (15UL) </span></div><div class="line"><a name="l07196"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2cbabbf840fc5d2561b45e95e6d2aa5a"> 7196</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH15_Msk (0x1UL &lt;&lt; PPI_CHENSET_CH15_Pos) </span></div><div class="line"><a name="l07197"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab5d96c15c0c3e511500367136c3a7570"> 7197</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH15_Disabled (0UL) </span></div><div class="line"><a name="l07198"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2b090da2992f9c15426754d0cb240990"> 7198</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH15_Enabled (1UL) </span></div><div class="line"><a name="l07199"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8705832ee412e384e30024dbf9565966"> 7199</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH15_Set (1UL) </span></div><div class="line"><a name="l07201"></a><span class="lineno"> 7201</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 14 : Channel 14 enable set register.  Writing &#39;0&#39; has no effect */</span><span class="preprocessor"></span></div><div class="line"><a name="l07202"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aaf5495fd2ff5e2ef65b65ca8a551168d"> 7202</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH14_Pos (14UL) </span></div><div class="line"><a name="l07203"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2dc808b8dfd479903f3c3a32f7ca298e"> 7203</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH14_Msk (0x1UL &lt;&lt; PPI_CHENSET_CH14_Pos) </span></div><div class="line"><a name="l07204"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8caf143ac20de6065ad0700c9168aa48"> 7204</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH14_Disabled (0UL) </span></div><div class="line"><a name="l07205"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8f89286943740e6e35b412fb5ee230a3"> 7205</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH14_Enabled (1UL) </span></div><div class="line"><a name="l07206"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a18ae86e7d60bc05f76e259e16486ffb7"> 7206</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH14_Set (1UL) </span></div><div class="line"><a name="l07208"></a><span class="lineno"> 7208</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 13 : Channel 13 enable set register.  Writing &#39;0&#39; has no effect */</span><span class="preprocessor"></span></div><div class="line"><a name="l07209"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abdf38d1e10ff57da10eb82fa604a1d5d"> 7209</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH13_Pos (13UL) </span></div><div class="line"><a name="l07210"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a20c850126811ab02860f99ed30e55723"> 7210</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH13_Msk (0x1UL &lt;&lt; PPI_CHENSET_CH13_Pos) </span></div><div class="line"><a name="l07211"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aec6eef364f3642f47d05f19da84e4851"> 7211</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH13_Disabled (0UL) </span></div><div class="line"><a name="l07212"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adb890908d2b54c69e7d7840575289da3"> 7212</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH13_Enabled (1UL) </span></div><div class="line"><a name="l07213"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af295e31c4cd892d24b9741decdab50c2"> 7213</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH13_Set (1UL) </span></div><div class="line"><a name="l07215"></a><span class="lineno"> 7215</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 12 : Channel 12 enable set register.  Writing &#39;0&#39; has no effect */</span><span class="preprocessor"></span></div><div class="line"><a name="l07216"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab53fc59f40ee0821fe6429a04a85b7f1"> 7216</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH12_Pos (12UL) </span></div><div class="line"><a name="l07217"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2791a89cde0104de14839c267605d5b4"> 7217</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH12_Msk (0x1UL &lt;&lt; PPI_CHENSET_CH12_Pos) </span></div><div class="line"><a name="l07218"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a41954862c406664c5c9184a46639e0a0"> 7218</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH12_Disabled (0UL) </span></div><div class="line"><a name="l07219"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a17128aba1e775c41d8d9861518fa1c82"> 7219</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH12_Enabled (1UL) </span></div><div class="line"><a name="l07220"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab4520d252cb823d16fbbd7a917019fb6"> 7220</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH12_Set (1UL) </span></div><div class="line"><a name="l07222"></a><span class="lineno"> 7222</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 11 : Channel 11 enable set register.  Writing &#39;0&#39; has no effect */</span><span class="preprocessor"></span></div><div class="line"><a name="l07223"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4f4dfae881acb235d62555fe65dd2fa2"> 7223</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH11_Pos (11UL) </span></div><div class="line"><a name="l07224"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9af4f7acb2a664ad322913943e4e0355"> 7224</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH11_Msk (0x1UL &lt;&lt; PPI_CHENSET_CH11_Pos) </span></div><div class="line"><a name="l07225"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a43d0765a9804be10da11a1fedbc61ce6"> 7225</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH11_Disabled (0UL) </span></div><div class="line"><a name="l07226"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af29d8bd5cb5b68abdc0386b36afe48ab"> 7226</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH11_Enabled (1UL) </span></div><div class="line"><a name="l07227"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aaefd27323128aa275f11b11e94eafe02"> 7227</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH11_Set (1UL) </span></div><div class="line"><a name="l07229"></a><span class="lineno"> 7229</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 10 : Channel 10 enable set register.  Writing &#39;0&#39; has no effect */</span><span class="preprocessor"></span></div><div class="line"><a name="l07230"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1eb9612576b5fb31c5b0762fdb0e34d6"> 7230</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH10_Pos (10UL) </span></div><div class="line"><a name="l07231"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a87177959ddb4c2041c0a9029d497a963"> 7231</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH10_Msk (0x1UL &lt;&lt; PPI_CHENSET_CH10_Pos) </span></div><div class="line"><a name="l07232"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aeee668dcf201cd5d003fec399bc20715"> 7232</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH10_Disabled (0UL) </span></div><div class="line"><a name="l07233"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9ebbde800b6fe07a356def9b8a41129f"> 7233</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH10_Enabled (1UL) </span></div><div class="line"><a name="l07234"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abe7204ce75871ef344abfe2806c3eaf8"> 7234</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH10_Set (1UL) </span></div><div class="line"><a name="l07236"></a><span class="lineno"> 7236</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 9 : Channel 9 enable set register.  Writing &#39;0&#39; has no effect */</span><span class="preprocessor"></span></div><div class="line"><a name="l07237"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac4b66dc356031edd624a401f67f04827"> 7237</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH9_Pos (9UL) </span></div><div class="line"><a name="l07238"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad8ce06d49c751e8bd163a825d7f44678"> 7238</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH9_Msk (0x1UL &lt;&lt; PPI_CHENSET_CH9_Pos) </span></div><div class="line"><a name="l07239"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aed59169a3f1be99884125214e017d6da"> 7239</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH9_Disabled (0UL) </span></div><div class="line"><a name="l07240"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6a78b6aeb81cedf3eb634726698e382f"> 7240</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH9_Enabled (1UL) </span></div><div class="line"><a name="l07241"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a86512fac2c56c3221ff1d5da7b3f3137"> 7241</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH9_Set (1UL) </span></div><div class="line"><a name="l07243"></a><span class="lineno"> 7243</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 8 : Channel 8 enable set register.  Writing &#39;0&#39; has no effect */</span><span class="preprocessor"></span></div><div class="line"><a name="l07244"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abaf1a66b9ae60a6a5b12560bc99c8e4d"> 7244</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH8_Pos (8UL) </span></div><div class="line"><a name="l07245"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa9355e5bc71837f3f544baf0be5131f7"> 7245</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH8_Msk (0x1UL &lt;&lt; PPI_CHENSET_CH8_Pos) </span></div><div class="line"><a name="l07246"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4a192856ead3d76e95d7050f39a9ddd8"> 7246</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH8_Disabled (0UL) </span></div><div class="line"><a name="l07247"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac033a555dc43c4b017a908ba2ea09754"> 7247</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH8_Enabled (1UL) </span></div><div class="line"><a name="l07248"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9ca3bb3ab92619725b91bdfc44c8ab99"> 7248</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH8_Set (1UL) </span></div><div class="line"><a name="l07250"></a><span class="lineno"> 7250</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 7 : Channel 7 enable set register.  Writing &#39;0&#39; has no effect */</span><span class="preprocessor"></span></div><div class="line"><a name="l07251"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a234aaba021d75622af83e5de84964df8"> 7251</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH7_Pos (7UL) </span></div><div class="line"><a name="l07252"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a557f627427b2fd3f13ddcceb36e40e11"> 7252</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH7_Msk (0x1UL &lt;&lt; PPI_CHENSET_CH7_Pos) </span></div><div class="line"><a name="l07253"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a066b0c8851a421c1ca3ed82638720dff"> 7253</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH7_Disabled (0UL) </span></div><div class="line"><a name="l07254"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad90d9279457f019261d736b390d64a01"> 7254</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH7_Enabled (1UL) </span></div><div class="line"><a name="l07255"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aff14e21240b4aafa49cc62a80998001b"> 7255</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH7_Set (1UL) </span></div><div class="line"><a name="l07257"></a><span class="lineno"> 7257</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 6 : Channel 6 enable set register.  Writing &#39;0&#39; has no effect */</span><span class="preprocessor"></span></div><div class="line"><a name="l07258"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aba6bdbc3814948d067321572018f7e25"> 7258</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH6_Pos (6UL) </span></div><div class="line"><a name="l07259"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a23b25d8e55d7bbaa3c7b62c857ea31b4"> 7259</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH6_Msk (0x1UL &lt;&lt; PPI_CHENSET_CH6_Pos) </span></div><div class="line"><a name="l07260"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a934941deb2fd1d1f64efa272d9828d16"> 7260</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH6_Disabled (0UL) </span></div><div class="line"><a name="l07261"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2633469f6ca2af8ddbe367f285311191"> 7261</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH6_Enabled (1UL) </span></div><div class="line"><a name="l07262"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8d008b9f699eb319e8c21d5c8756ddc6"> 7262</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH6_Set (1UL) </span></div><div class="line"><a name="l07264"></a><span class="lineno"> 7264</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 5 : Channel 5 enable set register.  Writing &#39;0&#39; has no effect */</span><span class="preprocessor"></span></div><div class="line"><a name="l07265"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6442e5c307ebbb1a22613dcbcace858c"> 7265</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH5_Pos (5UL) </span></div><div class="line"><a name="l07266"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9d896530c355af971968e1197866af59"> 7266</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH5_Msk (0x1UL &lt;&lt; PPI_CHENSET_CH5_Pos) </span></div><div class="line"><a name="l07267"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2b8edcf1b940fd8c98dbc4d247bc14e9"> 7267</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH5_Disabled (0UL) </span></div><div class="line"><a name="l07268"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6e60286a37a682ebc91914d6db0630a0"> 7268</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH5_Enabled (1UL) </span></div><div class="line"><a name="l07269"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a89dd6583e981f9d9a39f6312eec1bdc8"> 7269</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH5_Set (1UL) </span></div><div class="line"><a name="l07271"></a><span class="lineno"> 7271</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 4 : Channel 4 enable set register.  Writing &#39;0&#39; has no effect */</span><span class="preprocessor"></span></div><div class="line"><a name="l07272"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa3d9c91e3dcb6c3ac269e7bebea390cf"> 7272</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH4_Pos (4UL) </span></div><div class="line"><a name="l07273"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a72e37b0622e29af0c99427ff358947bb"> 7273</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH4_Msk (0x1UL &lt;&lt; PPI_CHENSET_CH4_Pos) </span></div><div class="line"><a name="l07274"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa06162f53b71cd64885aa049186ef0e0"> 7274</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH4_Disabled (0UL) </span></div><div class="line"><a name="l07275"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a93f621ab8089ca7d04571f549c2ae444"> 7275</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH4_Enabled (1UL) </span></div><div class="line"><a name="l07276"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad719bf301a58a7d0fe4c53fa24e522b8"> 7276</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH4_Set (1UL) </span></div><div class="line"><a name="l07278"></a><span class="lineno"> 7278</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 3 : Channel 3 enable set register.  Writing &#39;0&#39; has no effect */</span><span class="preprocessor"></span></div><div class="line"><a name="l07279"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac81a331852cc67b07edf93dfceaff06e"> 7279</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH3_Pos (3UL) </span></div><div class="line"><a name="l07280"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acc8b115579bac48d1e0596da340688e9"> 7280</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH3_Msk (0x1UL &lt;&lt; PPI_CHENSET_CH3_Pos) </span></div><div class="line"><a name="l07281"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7057372bedc18a8ef4361dd9ac864181"> 7281</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH3_Disabled (0UL) </span></div><div class="line"><a name="l07282"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1fe08f4cc43df16c5704353a4b19c1d5"> 7282</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH3_Enabled (1UL) </span></div><div class="line"><a name="l07283"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a46d14264fa330ff22449144049dc4c0d"> 7283</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH3_Set (1UL) </span></div><div class="line"><a name="l07285"></a><span class="lineno"> 7285</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Channel 2 enable set register.  Writing &#39;0&#39; has no effect */</span><span class="preprocessor"></span></div><div class="line"><a name="l07286"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1fd08c3700cd682d162e132e66a5e207"> 7286</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH2_Pos (2UL) </span></div><div class="line"><a name="l07287"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a920cb4da1e54288b8b91d3bcfb4967f8"> 7287</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH2_Msk (0x1UL &lt;&lt; PPI_CHENSET_CH2_Pos) </span></div><div class="line"><a name="l07288"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7293964029c515f9ee8637053d0f7127"> 7288</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH2_Disabled (0UL) </span></div><div class="line"><a name="l07289"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0fea11dc22e1dbd97310ff3547b042f1"> 7289</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH2_Enabled (1UL) </span></div><div class="line"><a name="l07290"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab1af70e048f72de735a19bc1e9e721f4"> 7290</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH2_Set (1UL) </span></div><div class="line"><a name="l07292"></a><span class="lineno"> 7292</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Channel 1 enable set register.  Writing &#39;0&#39; has no effect */</span><span class="preprocessor"></span></div><div class="line"><a name="l07293"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2c8b28db60bc7eeeaada0d7d7da05401"> 7293</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH1_Pos (1UL) </span></div><div class="line"><a name="l07294"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad7dbaef83b032bfbc3dfbff64652a82a"> 7294</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH1_Msk (0x1UL &lt;&lt; PPI_CHENSET_CH1_Pos) </span></div><div class="line"><a name="l07295"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acefe43d9c831422a1ec2cf840b050b5d"> 7295</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH1_Disabled (0UL) </span></div><div class="line"><a name="l07296"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a51dc0b48740b135db50f72f5325ac907"> 7296</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH1_Enabled (1UL) </span></div><div class="line"><a name="l07297"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0f25ce2b2664b0e916ed01abded7b809"> 7297</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH1_Set (1UL) </span></div><div class="line"><a name="l07299"></a><span class="lineno"> 7299</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Channel 0 enable set register.  Writing &#39;0&#39; has no effect */</span><span class="preprocessor"></span></div><div class="line"><a name="l07300"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aee9ea793a42b6d2159a5acd472ecd2ce"> 7300</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH0_Pos (0UL) </span></div><div class="line"><a name="l07301"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ada43d64aa22d2ac65a055ae17d3aaa8a"> 7301</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH0_Msk (0x1UL &lt;&lt; PPI_CHENSET_CH0_Pos) </span></div><div class="line"><a name="l07302"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8b57da4773771cb1d4f4deb29124dd80"> 7302</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH0_Disabled (0UL) </span></div><div class="line"><a name="l07303"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abf35bbc34799876e0d236f397ee0ecbc"> 7303</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH0_Enabled (1UL) </span></div><div class="line"><a name="l07304"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab0ebf20e171d240838e41716d72ce94e"> 7304</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH0_Set (1UL) </span></div><div class="line"><a name="l07306"></a><span class="lineno"> 7306</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: PPI_CHENCLR */</span><span class="preprocessor"></span></div><div class="line"><a name="l07307"></a><span class="lineno"> 7307</span>&#160;<span class="comment">/* Description: Channel enable clear register */</span></div><div class="line"><a name="l07308"></a><span class="lineno"> 7308</span>&#160;</div><div class="line"><a name="l07309"></a><span class="lineno"> 7309</span>&#160;<span class="comment">/* Bit 31 : Channel 31 enable clear register.  Writing &#39;0&#39; has no effect */</span></div><div class="line"><a name="l07310"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9f5011dc7313ea3ec7f67f109b6203a3"> 7310</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH31_Pos (31UL) </span></div><div class="line"><a name="l07311"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af1ada9bdd909b927abbf7a15eda5517a"> 7311</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH31_Msk (0x1UL &lt;&lt; PPI_CHENCLR_CH31_Pos) </span></div><div class="line"><a name="l07312"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0dec90b56f0670aa54bdc32eb280e9b1"> 7312</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH31_Disabled (0UL) </span></div><div class="line"><a name="l07313"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab4a7c2bdc0aaa91add432616739fc507"> 7313</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH31_Enabled (1UL) </span></div><div class="line"><a name="l07314"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2f86337afb52ea01ac057d17e87c73bb"> 7314</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH31_Clear (1UL) </span></div><div class="line"><a name="l07316"></a><span class="lineno"> 7316</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 30 : Channel 30 enable clear register.  Writing &#39;0&#39; has no effect */</span><span class="preprocessor"></span></div><div class="line"><a name="l07317"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8576becc6ebc220c0fe255d169e1732d"> 7317</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH30_Pos (30UL) </span></div><div class="line"><a name="l07318"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aee8a78323ca36c6bc57a39265ad166c0"> 7318</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH30_Msk (0x1UL &lt;&lt; PPI_CHENCLR_CH30_Pos) </span></div><div class="line"><a name="l07319"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a13de7b8975d4c955c1a39b5eb330f705"> 7319</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH30_Disabled (0UL) </span></div><div class="line"><a name="l07320"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a92cf1af7a7dd403d6f89358baf98ae26"> 7320</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH30_Enabled (1UL) </span></div><div class="line"><a name="l07321"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3f01781b5a5ab967b511d4b22553aa7c"> 7321</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH30_Clear (1UL) </span></div><div class="line"><a name="l07323"></a><span class="lineno"> 7323</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 29 : Channel 29 enable clear register.  Writing &#39;0&#39; has no effect */</span><span class="preprocessor"></span></div><div class="line"><a name="l07324"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a773bbd05bcc8b642d17660d2c63c5f2a"> 7324</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH29_Pos (29UL) </span></div><div class="line"><a name="l07325"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a048c90c8e0525a24138c886b0c664d34"> 7325</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH29_Msk (0x1UL &lt;&lt; PPI_CHENCLR_CH29_Pos) </span></div><div class="line"><a name="l07326"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af77883f0511d89465e97a40d629ac886"> 7326</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH29_Disabled (0UL) </span></div><div class="line"><a name="l07327"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7cb1abd98acbd1257f842b1dfa72ba8a"> 7327</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH29_Enabled (1UL) </span></div><div class="line"><a name="l07328"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a76e09b21d26cad12726273e41c6dc4ee"> 7328</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH29_Clear (1UL) </span></div><div class="line"><a name="l07330"></a><span class="lineno"> 7330</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 28 : Channel 28 enable clear register.  Writing &#39;0&#39; has no effect */</span><span class="preprocessor"></span></div><div class="line"><a name="l07331"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acfca5f4b52e1691d61a303bb40198a56"> 7331</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH28_Pos (28UL) </span></div><div class="line"><a name="l07332"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad03e270423c47440dfc46366fc54fbf0"> 7332</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH28_Msk (0x1UL &lt;&lt; PPI_CHENCLR_CH28_Pos) </span></div><div class="line"><a name="l07333"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aeaac8d177a9068fbe74fbcb67e721743"> 7333</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH28_Disabled (0UL) </span></div><div class="line"><a name="l07334"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af4574dc3ff8f592fb1d88e577af18075"> 7334</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH28_Enabled (1UL) </span></div><div class="line"><a name="l07335"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a37c59eb17184aafcf8e658dfca4d2199"> 7335</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH28_Clear (1UL) </span></div><div class="line"><a name="l07337"></a><span class="lineno"> 7337</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 27 : Channel 27 enable clear register.  Writing &#39;0&#39; has no effect */</span><span class="preprocessor"></span></div><div class="line"><a name="l07338"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5155de851a2bf8a4aba1592dfd0e1c4b"> 7338</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH27_Pos (27UL) </span></div><div class="line"><a name="l07339"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a43bde078462b0e0f6a0e93d1473b8f1b"> 7339</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH27_Msk (0x1UL &lt;&lt; PPI_CHENCLR_CH27_Pos) </span></div><div class="line"><a name="l07340"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9072f6e995b239d4ab633ab3c1c7bbd3"> 7340</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH27_Disabled (0UL) </span></div><div class="line"><a name="l07341"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7e4c58d8f6c7c9f32b4029b144a43fc0"> 7341</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH27_Enabled (1UL) </span></div><div class="line"><a name="l07342"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae4194a5da1a9147834d1d6ca9658dd01"> 7342</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH27_Clear (1UL) </span></div><div class="line"><a name="l07344"></a><span class="lineno"> 7344</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 26 : Channel 26 enable clear register.  Writing &#39;0&#39; has no effect */</span><span class="preprocessor"></span></div><div class="line"><a name="l07345"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1e033508d24dd7b8b88e691228972c2c"> 7345</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH26_Pos (26UL) </span></div><div class="line"><a name="l07346"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a71732534c4ba20c8ce0a5f9702b3b732"> 7346</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH26_Msk (0x1UL &lt;&lt; PPI_CHENCLR_CH26_Pos) </span></div><div class="line"><a name="l07347"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aaf76cead8edff1bfbd8f4ba676275551"> 7347</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH26_Disabled (0UL) </span></div><div class="line"><a name="l07348"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a38a9c56f097b081d4616b8a0944493c5"> 7348</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH26_Enabled (1UL) </span></div><div class="line"><a name="l07349"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a500dd651b7c2a35d09d5cb1a6b954f74"> 7349</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH26_Clear (1UL) </span></div><div class="line"><a name="l07351"></a><span class="lineno"> 7351</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 25 : Channel 25 enable clear register.  Writing &#39;0&#39; has no effect */</span><span class="preprocessor"></span></div><div class="line"><a name="l07352"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a06bf1dcba1cd13780ed6ce76923447d0"> 7352</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH25_Pos (25UL) </span></div><div class="line"><a name="l07353"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a72e78c389e959506789e8b4451504f26"> 7353</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH25_Msk (0x1UL &lt;&lt; PPI_CHENCLR_CH25_Pos) </span></div><div class="line"><a name="l07354"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3f707b1a2fb535f3e9f38f97a0dfce18"> 7354</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH25_Disabled (0UL) </span></div><div class="line"><a name="l07355"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4d4d61e8142d054f47c7ed5e668d2293"> 7355</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH25_Enabled (1UL) </span></div><div class="line"><a name="l07356"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6d24f1dfd8c24cdd07c39b8696219766"> 7356</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH25_Clear (1UL) </span></div><div class="line"><a name="l07358"></a><span class="lineno"> 7358</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 24 : Channel 24 enable clear register.  Writing &#39;0&#39; has no effect */</span><span class="preprocessor"></span></div><div class="line"><a name="l07359"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad76f88f05e29bd027d9aefb4750a1803"> 7359</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH24_Pos (24UL) </span></div><div class="line"><a name="l07360"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abacaa96e2670e2451a49e658ba9dfc15"> 7360</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH24_Msk (0x1UL &lt;&lt; PPI_CHENCLR_CH24_Pos) </span></div><div class="line"><a name="l07361"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a578341f4acd8fba608d107c4f15e546c"> 7361</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH24_Disabled (0UL) </span></div><div class="line"><a name="l07362"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a941a4aa78193d10f0b4c751f456fef24"> 7362</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH24_Enabled (1UL) </span></div><div class="line"><a name="l07363"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1da449cda3630d58a9e22ca0df3f6623"> 7363</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH24_Clear (1UL) </span></div><div class="line"><a name="l07365"></a><span class="lineno"> 7365</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 23 : Channel 23 enable clear register.  Writing &#39;0&#39; has no effect */</span><span class="preprocessor"></span></div><div class="line"><a name="l07366"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a15aba470f3c038ba160e958b1abf2387"> 7366</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH23_Pos (23UL) </span></div><div class="line"><a name="l07367"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae062b5a7d68b2207693ad22169b05ab7"> 7367</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH23_Msk (0x1UL &lt;&lt; PPI_CHENCLR_CH23_Pos) </span></div><div class="line"><a name="l07368"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa8a6f373c7362e0a6c658b7c11016e60"> 7368</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH23_Disabled (0UL) </span></div><div class="line"><a name="l07369"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0aaebdda9b5654d7a2ca5912da1de0ad"> 7369</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH23_Enabled (1UL) </span></div><div class="line"><a name="l07370"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abeafbc22697301c4775f5b5b84af1cd4"> 7370</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH23_Clear (1UL) </span></div><div class="line"><a name="l07372"></a><span class="lineno"> 7372</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 22 : Channel 22 enable clear register.  Writing &#39;0&#39; has no effect */</span><span class="preprocessor"></span></div><div class="line"><a name="l07373"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9c17f966360822e2d410601a8a33e068"> 7373</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH22_Pos (22UL) </span></div><div class="line"><a name="l07374"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a188829723a3730b3995fab4dd59222f7"> 7374</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH22_Msk (0x1UL &lt;&lt; PPI_CHENCLR_CH22_Pos) </span></div><div class="line"><a name="l07375"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae5868d4a42a713959142815038aa5585"> 7375</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH22_Disabled (0UL) </span></div><div class="line"><a name="l07376"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9756898301796599e00dbaa2f4b52e53"> 7376</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH22_Enabled (1UL) </span></div><div class="line"><a name="l07377"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a03d1d5173fd7c4601e503ad609e70dae"> 7377</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH22_Clear (1UL) </span></div><div class="line"><a name="l07379"></a><span class="lineno"> 7379</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 21 : Channel 21 enable clear register.  Writing &#39;0&#39; has no effect */</span><span class="preprocessor"></span></div><div class="line"><a name="l07380"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0677e9f13309ed96824fa22818866f40"> 7380</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH21_Pos (21UL) </span></div><div class="line"><a name="l07381"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1d281f95f18ff85106cf5994bbb06f76"> 7381</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH21_Msk (0x1UL &lt;&lt; PPI_CHENCLR_CH21_Pos) </span></div><div class="line"><a name="l07382"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aab5cdd707bcdbe7b747de14a453ac8bf"> 7382</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH21_Disabled (0UL) </span></div><div class="line"><a name="l07383"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a07ae024555ef602e62eb66d1e6ceb198"> 7383</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH21_Enabled (1UL) </span></div><div class="line"><a name="l07384"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa615d10218658613110062067dbc1e2c"> 7384</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH21_Clear (1UL) </span></div><div class="line"><a name="l07386"></a><span class="lineno"> 7386</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 20 : Channel 20 enable clear register.  Writing &#39;0&#39; has no effect */</span><span class="preprocessor"></span></div><div class="line"><a name="l07387"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af7defa6d52d8460bc0694a4cd3ee0804"> 7387</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH20_Pos (20UL) </span></div><div class="line"><a name="l07388"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a30b7da59c2544e877d1c7877307771d2"> 7388</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH20_Msk (0x1UL &lt;&lt; PPI_CHENCLR_CH20_Pos) </span></div><div class="line"><a name="l07389"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9931289165e2e6f7bb0f232ae95e5e43"> 7389</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH20_Disabled (0UL) </span></div><div class="line"><a name="l07390"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a74cd7a3ca029ce3d3d083eb368697826"> 7390</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH20_Enabled (1UL) </span></div><div class="line"><a name="l07391"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a15872add78bdb56b9837e3c24cf360a1"> 7391</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH20_Clear (1UL) </span></div><div class="line"><a name="l07393"></a><span class="lineno"> 7393</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 19 : Channel 19 enable clear register.  Writing &#39;0&#39; has no effect */</span><span class="preprocessor"></span></div><div class="line"><a name="l07394"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a253a4c7575a9acb4df830bd19dc4fa62"> 7394</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH19_Pos (19UL) </span></div><div class="line"><a name="l07395"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7ba4de6635ee0a078439f46a32af7ae7"> 7395</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH19_Msk (0x1UL &lt;&lt; PPI_CHENCLR_CH19_Pos) </span></div><div class="line"><a name="l07396"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a12dd66fd7b54c7a49130fd60001f0f30"> 7396</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH19_Disabled (0UL) </span></div><div class="line"><a name="l07397"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a941de07b3e1d3fde72d3b934dd6292e8"> 7397</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH19_Enabled (1UL) </span></div><div class="line"><a name="l07398"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4e4f5209f49d1f6fe0a32f9e0321432e"> 7398</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH19_Clear (1UL) </span></div><div class="line"><a name="l07400"></a><span class="lineno"> 7400</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 18 : Channel 18 enable clear register.  Writing &#39;0&#39; has no effect */</span><span class="preprocessor"></span></div><div class="line"><a name="l07401"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5118d3b4927037a21483e3e167f1cd49"> 7401</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH18_Pos (18UL) </span></div><div class="line"><a name="l07402"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8142b73e870ea5d8b4b958e32e089f66"> 7402</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH18_Msk (0x1UL &lt;&lt; PPI_CHENCLR_CH18_Pos) </span></div><div class="line"><a name="l07403"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9f6624b9ee8f42cd7970d91cd34816f3"> 7403</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH18_Disabled (0UL) </span></div><div class="line"><a name="l07404"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af083884f1da27121dbd910341a2c4300"> 7404</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH18_Enabled (1UL) </span></div><div class="line"><a name="l07405"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a10c94f896ce6a02374fce3f853740520"> 7405</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH18_Clear (1UL) </span></div><div class="line"><a name="l07407"></a><span class="lineno"> 7407</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 17 : Channel 17 enable clear register.  Writing &#39;0&#39; has no effect */</span><span class="preprocessor"></span></div><div class="line"><a name="l07408"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a30d965e3ecad83de71a36cde635e358b"> 7408</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH17_Pos (17UL) </span></div><div class="line"><a name="l07409"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a19f305a0df7c173bef3f744f3aa3eadb"> 7409</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH17_Msk (0x1UL &lt;&lt; PPI_CHENCLR_CH17_Pos) </span></div><div class="line"><a name="l07410"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a731dbd93babd4c95e72800514541ed9f"> 7410</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH17_Disabled (0UL) </span></div><div class="line"><a name="l07411"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a68e4d41aab616c464dac705466d5c5ea"> 7411</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH17_Enabled (1UL) </span></div><div class="line"><a name="l07412"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae8bef9866b664f477a1deda855e9755a"> 7412</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH17_Clear (1UL) </span></div><div class="line"><a name="l07414"></a><span class="lineno"> 7414</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 16 : Channel 16 enable clear register.  Writing &#39;0&#39; has no effect */</span><span class="preprocessor"></span></div><div class="line"><a name="l07415"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af6fa333d267634a92b4da1603aa17acd"> 7415</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH16_Pos (16UL) </span></div><div class="line"><a name="l07416"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7d1f81f59714288496ed6f3128f3e6cb"> 7416</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH16_Msk (0x1UL &lt;&lt; PPI_CHENCLR_CH16_Pos) </span></div><div class="line"><a name="l07417"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a25fc17dce8ef1a2e7fce3e9b81cdd085"> 7417</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH16_Disabled (0UL) </span></div><div class="line"><a name="l07418"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a20a8b8e3f8ba08fcf1c6b971303c52a1"> 7418</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH16_Enabled (1UL) </span></div><div class="line"><a name="l07419"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af41d442a8099c7105cd4ee94eb9cc0c7"> 7419</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH16_Clear (1UL) </span></div><div class="line"><a name="l07421"></a><span class="lineno"> 7421</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 15 : Channel 15 enable clear register.  Writing &#39;0&#39; has no effect */</span><span class="preprocessor"></span></div><div class="line"><a name="l07422"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a790856ad6ed8ca8a386ff0ad51937f79"> 7422</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH15_Pos (15UL) </span></div><div class="line"><a name="l07423"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae434b787f5d5cf413533daccbdc0a820"> 7423</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH15_Msk (0x1UL &lt;&lt; PPI_CHENCLR_CH15_Pos) </span></div><div class="line"><a name="l07424"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6a160d1ec5a4207f3572042cb59a334a"> 7424</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH15_Disabled (0UL) </span></div><div class="line"><a name="l07425"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a758ecfcb3aac5c2b7d6feb304d83daa9"> 7425</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH15_Enabled (1UL) </span></div><div class="line"><a name="l07426"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a80b2a9eb846945b6e26913c72a5c5bc0"> 7426</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH15_Clear (1UL) </span></div><div class="line"><a name="l07428"></a><span class="lineno"> 7428</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 14 : Channel 14 enable clear register.  Writing &#39;0&#39; has no effect */</span><span class="preprocessor"></span></div><div class="line"><a name="l07429"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a31e912a5dcace1b1edeae9259f0d8caa"> 7429</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH14_Pos (14UL) </span></div><div class="line"><a name="l07430"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5efa805d37cb42cc2351c6692af27a43"> 7430</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH14_Msk (0x1UL &lt;&lt; PPI_CHENCLR_CH14_Pos) </span></div><div class="line"><a name="l07431"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa8fa6bdcf2db9e99e1f5465bdecec908"> 7431</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH14_Disabled (0UL) </span></div><div class="line"><a name="l07432"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a495f53ec332535e687fe1850b70bc82a"> 7432</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH14_Enabled (1UL) </span></div><div class="line"><a name="l07433"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae9916f978aae6a39bc8212bf987acd9b"> 7433</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH14_Clear (1UL) </span></div><div class="line"><a name="l07435"></a><span class="lineno"> 7435</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 13 : Channel 13 enable clear register.  Writing &#39;0&#39; has no effect */</span><span class="preprocessor"></span></div><div class="line"><a name="l07436"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abcfdee97b31d52851d23fcb91db2f4fb"> 7436</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH13_Pos (13UL) </span></div><div class="line"><a name="l07437"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8d08a8eaf6e8759b963a0e6c9b0cc12e"> 7437</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH13_Msk (0x1UL &lt;&lt; PPI_CHENCLR_CH13_Pos) </span></div><div class="line"><a name="l07438"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a45d6a969efc122fba1256ccde935907d"> 7438</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH13_Disabled (0UL) </span></div><div class="line"><a name="l07439"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a61d42005cffe822c077ea01b951e3dea"> 7439</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH13_Enabled (1UL) </span></div><div class="line"><a name="l07440"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a277a66d4d35329cccef030ed394ebc42"> 7440</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH13_Clear (1UL) </span></div><div class="line"><a name="l07442"></a><span class="lineno"> 7442</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 12 : Channel 12 enable clear register.  Writing &#39;0&#39; has no effect */</span><span class="preprocessor"></span></div><div class="line"><a name="l07443"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7963f6b52db467a8ffbce209eb478816"> 7443</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH12_Pos (12UL) </span></div><div class="line"><a name="l07444"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad18aecccf0c9b0677edcccd71e477628"> 7444</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH12_Msk (0x1UL &lt;&lt; PPI_CHENCLR_CH12_Pos) </span></div><div class="line"><a name="l07445"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8db0d180f3f7d255d066247ded6e932b"> 7445</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH12_Disabled (0UL) </span></div><div class="line"><a name="l07446"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a46020dab85ed0fb6f872149f5411dc4d"> 7446</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH12_Enabled (1UL) </span></div><div class="line"><a name="l07447"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a14b2a1fa204a286b4a6ccdbdf29c9281"> 7447</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH12_Clear (1UL) </span></div><div class="line"><a name="l07449"></a><span class="lineno"> 7449</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 11 : Channel 11 enable clear register.  Writing &#39;0&#39; has no effect */</span><span class="preprocessor"></span></div><div class="line"><a name="l07450"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0a07b1f53a8f10ad71a42af10f20326a"> 7450</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH11_Pos (11UL) </span></div><div class="line"><a name="l07451"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9028907593c70c11e0c75e945e3508e5"> 7451</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH11_Msk (0x1UL &lt;&lt; PPI_CHENCLR_CH11_Pos) </span></div><div class="line"><a name="l07452"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af0761fad29d6c81e9539a51fcb69b9d5"> 7452</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH11_Disabled (0UL) </span></div><div class="line"><a name="l07453"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a423e26264ae86def32b9e0bd8c19617f"> 7453</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH11_Enabled (1UL) </span></div><div class="line"><a name="l07454"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8442db101f071ced7ff6ef2402258c07"> 7454</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH11_Clear (1UL) </span></div><div class="line"><a name="l07456"></a><span class="lineno"> 7456</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 10 : Channel 10 enable clear register.  Writing &#39;0&#39; has no effect */</span><span class="preprocessor"></span></div><div class="line"><a name="l07457"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae119f83a2b13394fc3dfbd428f4e9ea0"> 7457</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH10_Pos (10UL) </span></div><div class="line"><a name="l07458"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a78194448b721704377921edf781bff58"> 7458</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH10_Msk (0x1UL &lt;&lt; PPI_CHENCLR_CH10_Pos) </span></div><div class="line"><a name="l07459"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a46cd54eac1c3b5d78ae227b135209959"> 7459</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH10_Disabled (0UL) </span></div><div class="line"><a name="l07460"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac1817b660291a465fa48dcd079968a93"> 7460</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH10_Enabled (1UL) </span></div><div class="line"><a name="l07461"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ade89f30b8b62cbd719c192e6feb51f8e"> 7461</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH10_Clear (1UL) </span></div><div class="line"><a name="l07463"></a><span class="lineno"> 7463</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 9 : Channel 9 enable clear register.  Writing &#39;0&#39; has no effect */</span><span class="preprocessor"></span></div><div class="line"><a name="l07464"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9683864a86d10421c089eddeedd206f1"> 7464</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH9_Pos (9UL) </span></div><div class="line"><a name="l07465"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa8a0818b9ec9ecb92bc590531128c75e"> 7465</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH9_Msk (0x1UL &lt;&lt; PPI_CHENCLR_CH9_Pos) </span></div><div class="line"><a name="l07466"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0e7a895aa466fc624ee932162ec708d0"> 7466</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH9_Disabled (0UL) </span></div><div class="line"><a name="l07467"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac25532d4fdef73c9b081c33a2ca41759"> 7467</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH9_Enabled (1UL) </span></div><div class="line"><a name="l07468"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ace9b210a49d22c3a24ec70d26fe6bd22"> 7468</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH9_Clear (1UL) </span></div><div class="line"><a name="l07470"></a><span class="lineno"> 7470</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 8 : Channel 8 enable clear register.  Writing &#39;0&#39; has no effect */</span><span class="preprocessor"></span></div><div class="line"><a name="l07471"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a14969d9ec87396ca11215d78fa3ac017"> 7471</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH8_Pos (8UL) </span></div><div class="line"><a name="l07472"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a08edeadce784ff89c7d77e8db99da02d"> 7472</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH8_Msk (0x1UL &lt;&lt; PPI_CHENCLR_CH8_Pos) </span></div><div class="line"><a name="l07473"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8b4b5460492514c39f5da5f6cc6886fa"> 7473</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH8_Disabled (0UL) </span></div><div class="line"><a name="l07474"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a05627d4177d039806c15328f5f44cfee"> 7474</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH8_Enabled (1UL) </span></div><div class="line"><a name="l07475"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a621f70dbb07c795e246d6ca40813bbda"> 7475</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH8_Clear (1UL) </span></div><div class="line"><a name="l07477"></a><span class="lineno"> 7477</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 7 : Channel 7 enable clear register.  Writing &#39;0&#39; has no effect */</span><span class="preprocessor"></span></div><div class="line"><a name="l07478"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3018ba34c44c751a93a31b3949d319e3"> 7478</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH7_Pos (7UL) </span></div><div class="line"><a name="l07479"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afd709845ea5cd7a7984023d46ed50927"> 7479</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH7_Msk (0x1UL &lt;&lt; PPI_CHENCLR_CH7_Pos) </span></div><div class="line"><a name="l07480"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2a3f3a1ab244d1f9821d0213e8e6d435"> 7480</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH7_Disabled (0UL) </span></div><div class="line"><a name="l07481"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a43078512e70aaabf8b6b71c3e0190bf2"> 7481</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH7_Enabled (1UL) </span></div><div class="line"><a name="l07482"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae1e19c591dab909763cd060d3ae34ed8"> 7482</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH7_Clear (1UL) </span></div><div class="line"><a name="l07484"></a><span class="lineno"> 7484</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 6 : Channel 6 enable clear register.  Writing &#39;0&#39; has no effect */</span><span class="preprocessor"></span></div><div class="line"><a name="l07485"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a21f554d37deb48f03fdf93b2b7b5a24f"> 7485</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH6_Pos (6UL) </span></div><div class="line"><a name="l07486"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a31366e94e5ef23901ef9f29861a74879"> 7486</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH6_Msk (0x1UL &lt;&lt; PPI_CHENCLR_CH6_Pos) </span></div><div class="line"><a name="l07487"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aad0794ab8cc713c6e95d7de26b03f828"> 7487</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH6_Disabled (0UL) </span></div><div class="line"><a name="l07488"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad48321363393a39ed31f2a2959eea9b3"> 7488</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH6_Enabled (1UL) </span></div><div class="line"><a name="l07489"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab1d6b06026c3eeae38c56d929cf3ee77"> 7489</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH6_Clear (1UL) </span></div><div class="line"><a name="l07491"></a><span class="lineno"> 7491</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 5 : Channel 5 enable clear register.  Writing &#39;0&#39; has no effect */</span><span class="preprocessor"></span></div><div class="line"><a name="l07492"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4d03c4c7ed6c1fceedf677a6be48ee89"> 7492</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH5_Pos (5UL) </span></div><div class="line"><a name="l07493"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5cc62f3b20cf74c14bcede29ecfc42a5"> 7493</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH5_Msk (0x1UL &lt;&lt; PPI_CHENCLR_CH5_Pos) </span></div><div class="line"><a name="l07494"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#add4e357b5f8639dee922fa4eebbe6738"> 7494</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH5_Disabled (0UL) </span></div><div class="line"><a name="l07495"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aec874c5fb682b2d38461220d4776549f"> 7495</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH5_Enabled (1UL) </span></div><div class="line"><a name="l07496"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae04158e136e119fc1dcbdd3d8a970c22"> 7496</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH5_Clear (1UL) </span></div><div class="line"><a name="l07498"></a><span class="lineno"> 7498</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 4 : Channel 4 enable clear register.  Writing &#39;0&#39; has no effect */</span><span class="preprocessor"></span></div><div class="line"><a name="l07499"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab2786c77e3eef8c9125ce29262eef6bc"> 7499</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH4_Pos (4UL) </span></div><div class="line"><a name="l07500"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad0b50e13a088c56cafcbf729f808366f"> 7500</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH4_Msk (0x1UL &lt;&lt; PPI_CHENCLR_CH4_Pos) </span></div><div class="line"><a name="l07501"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a85881b22492416aafcf1382084c7cd48"> 7501</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH4_Disabled (0UL) </span></div><div class="line"><a name="l07502"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae96e73f75ec3b7bb92afe59a32138085"> 7502</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH4_Enabled (1UL) </span></div><div class="line"><a name="l07503"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa6ad6d81ea54f11b6846422282b69428"> 7503</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH4_Clear (1UL) </span></div><div class="line"><a name="l07505"></a><span class="lineno"> 7505</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 3 : Channel 3 enable clear register.  Writing &#39;0&#39; has no effect */</span><span class="preprocessor"></span></div><div class="line"><a name="l07506"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8b56bcd9010e2ab747f3b2be0a57f697"> 7506</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH3_Pos (3UL) </span></div><div class="line"><a name="l07507"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a045d4fa8b23afdb272b30d1dd0a2642f"> 7507</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH3_Msk (0x1UL &lt;&lt; PPI_CHENCLR_CH3_Pos) </span></div><div class="line"><a name="l07508"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa2078f0548057880c208cf772c7603c8"> 7508</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH3_Disabled (0UL) </span></div><div class="line"><a name="l07509"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3cb69d5a5d3878b29b8b18dd28349340"> 7509</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH3_Enabled (1UL) </span></div><div class="line"><a name="l07510"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac36dc1e19f82d1442917468edb9fb6ec"> 7510</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH3_Clear (1UL) </span></div><div class="line"><a name="l07512"></a><span class="lineno"> 7512</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Channel 2 enable clear register.  Writing &#39;0&#39; has no effect */</span><span class="preprocessor"></span></div><div class="line"><a name="l07513"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2f98cfb600ea784e365f376a803bc909"> 7513</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH2_Pos (2UL) </span></div><div class="line"><a name="l07514"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a77109e919945d680a65144493dac13ab"> 7514</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH2_Msk (0x1UL &lt;&lt; PPI_CHENCLR_CH2_Pos) </span></div><div class="line"><a name="l07515"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa9773aed887d9f09ebc8f33a2a3cdcaf"> 7515</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH2_Disabled (0UL) </span></div><div class="line"><a name="l07516"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a58d9565e254af2ed928165aba46abdb1"> 7516</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH2_Enabled (1UL) </span></div><div class="line"><a name="l07517"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a06a51ebf6a0a4515d6a50ebd4e1254c5"> 7517</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH2_Clear (1UL) </span></div><div class="line"><a name="l07519"></a><span class="lineno"> 7519</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Channel 1 enable clear register.  Writing &#39;0&#39; has no effect */</span><span class="preprocessor"></span></div><div class="line"><a name="l07520"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1f27d3b404ea3ddec30e7799334464dc"> 7520</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH1_Pos (1UL) </span></div><div class="line"><a name="l07521"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1387357c38a334b8fa4b67008b053236"> 7521</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH1_Msk (0x1UL &lt;&lt; PPI_CHENCLR_CH1_Pos) </span></div><div class="line"><a name="l07522"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7c2823eb9979ca9fec02f3506ba1dc7a"> 7522</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH1_Disabled (0UL) </span></div><div class="line"><a name="l07523"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a450b00c6428d0512d145d5a70092ebdb"> 7523</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH1_Enabled (1UL) </span></div><div class="line"><a name="l07524"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a99c2cf1b4edddc6c4f23e0bd4b8ce2b8"> 7524</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH1_Clear (1UL) </span></div><div class="line"><a name="l07526"></a><span class="lineno"> 7526</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Channel 0 enable clear register.  Writing &#39;0&#39; has no effect */</span><span class="preprocessor"></span></div><div class="line"><a name="l07527"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af6252942ef4c641f8f23f6b2b40bde41"> 7527</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH0_Pos (0UL) </span></div><div class="line"><a name="l07528"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a96e9b03aae5fa583468a5a3da3fedac0"> 7528</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH0_Msk (0x1UL &lt;&lt; PPI_CHENCLR_CH0_Pos) </span></div><div class="line"><a name="l07529"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad8dcec78e07075641539cb22c8871b2d"> 7529</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH0_Disabled (0UL) </span></div><div class="line"><a name="l07530"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a69bcd2edec867950569a5a2abcf18287"> 7530</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH0_Enabled (1UL) </span></div><div class="line"><a name="l07531"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7fed526745794dc956d41ddec9718fb6"> 7531</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH0_Clear (1UL) </span></div><div class="line"><a name="l07533"></a><span class="lineno"> 7533</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: PPI_CH_EEP */</span><span class="preprocessor"></span></div><div class="line"><a name="l07534"></a><span class="lineno"> 7534</span>&#160;<span class="comment">/* Description: Description cluster[0]:  Channel 0 event end-point */</span></div><div class="line"><a name="l07535"></a><span class="lineno"> 7535</span>&#160;</div><div class="line"><a name="l07536"></a><span class="lineno"> 7536</span>&#160;<span class="comment">/* Bits 31..0 : Pointer to event register. Accepts only addresses to registers from the Event group. */</span></div><div class="line"><a name="l07537"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac78d20f8644d64d11e7c6b58216cbe8d"> 7537</a></span>&#160;<span class="preprocessor">#define PPI_CH_EEP_EEP_Pos (0UL) </span></div><div class="line"><a name="l07538"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a97bd6bcf4e92585f4eec7b2944b5e5b4"> 7538</a></span>&#160;<span class="preprocessor">#define PPI_CH_EEP_EEP_Msk (0xFFFFFFFFUL &lt;&lt; PPI_CH_EEP_EEP_Pos) </span></div><div class="line"><a name="l07540"></a><span class="lineno"> 7540</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: PPI_CH_TEP */</span><span class="preprocessor"></span></div><div class="line"><a name="l07541"></a><span class="lineno"> 7541</span>&#160;<span class="comment">/* Description: Description cluster[0]:  Channel 0 task end-point */</span></div><div class="line"><a name="l07542"></a><span class="lineno"> 7542</span>&#160;</div><div class="line"><a name="l07543"></a><span class="lineno"> 7543</span>&#160;<span class="comment">/* Bits 31..0 : Pointer to task register. Accepts only addresses to registers from the Task group. */</span></div><div class="line"><a name="l07544"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae19ea06227f7e13fa50661ac58069d4d"> 7544</a></span>&#160;<span class="preprocessor">#define PPI_CH_TEP_TEP_Pos (0UL) </span></div><div class="line"><a name="l07545"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a945fc9f3c2e7a253474ad110097d8024"> 7545</a></span>&#160;<span class="preprocessor">#define PPI_CH_TEP_TEP_Msk (0xFFFFFFFFUL &lt;&lt; PPI_CH_TEP_TEP_Pos) </span></div><div class="line"><a name="l07547"></a><span class="lineno"> 7547</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: PPI_CHG */</span><span class="preprocessor"></span></div><div class="line"><a name="l07548"></a><span class="lineno"> 7548</span>&#160;<span class="comment">/* Description: Description collection[0]:  Channel group 0 */</span></div><div class="line"><a name="l07549"></a><span class="lineno"> 7549</span>&#160;</div><div class="line"><a name="l07550"></a><span class="lineno"> 7550</span>&#160;<span class="comment">/* Bit 31 : Include or exclude channel 31 */</span></div><div class="line"><a name="l07551"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4430e7f30c7c722c0dcc4b494927d1a9"> 7551</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH31_Pos (31UL) </span></div><div class="line"><a name="l07552"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a673f2ee5e4c0bad0c7c4d0cdab4d1c94"> 7552</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH31_Msk (0x1UL &lt;&lt; PPI_CHG_CH31_Pos) </span></div><div class="line"><a name="l07553"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a72445960ad1ad3826eff112b9475b79d"> 7553</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH31_Excluded (0UL) </span></div><div class="line"><a name="l07554"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aea8114c215eb8f9d09115898bcea4368"> 7554</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH31_Included (1UL) </span></div><div class="line"><a name="l07556"></a><span class="lineno"> 7556</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 30 : Include or exclude channel 30 */</span><span class="preprocessor"></span></div><div class="line"><a name="l07557"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2b9451554a8af79e21a3253c5fe56145"> 7557</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH30_Pos (30UL) </span></div><div class="line"><a name="l07558"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8f875b0e37924b135e19566faa4817ed"> 7558</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH30_Msk (0x1UL &lt;&lt; PPI_CHG_CH30_Pos) </span></div><div class="line"><a name="l07559"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa7fa750389b2d3d35bd7795679c9410c"> 7559</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH30_Excluded (0UL) </span></div><div class="line"><a name="l07560"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a906b660f632e9a0e2d6527323093e621"> 7560</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH30_Included (1UL) </span></div><div class="line"><a name="l07562"></a><span class="lineno"> 7562</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 29 : Include or exclude channel 29 */</span><span class="preprocessor"></span></div><div class="line"><a name="l07563"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6e97cea06a5df8ed444233af248d57de"> 7563</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH29_Pos (29UL) </span></div><div class="line"><a name="l07564"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aaed9fcefc88b7bb274e2fe8ca3a272fd"> 7564</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH29_Msk (0x1UL &lt;&lt; PPI_CHG_CH29_Pos) </span></div><div class="line"><a name="l07565"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a548572917b325700f73df25ac7f1d070"> 7565</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH29_Excluded (0UL) </span></div><div class="line"><a name="l07566"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5a6941379fa6656d304ee4cf46b502cd"> 7566</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH29_Included (1UL) </span></div><div class="line"><a name="l07568"></a><span class="lineno"> 7568</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 28 : Include or exclude channel 28 */</span><span class="preprocessor"></span></div><div class="line"><a name="l07569"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad0442ad6c24d5b83adcdcbae48ca6e97"> 7569</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH28_Pos (28UL) </span></div><div class="line"><a name="l07570"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a594fc4b1f4b81530850ede6fb3f89f88"> 7570</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH28_Msk (0x1UL &lt;&lt; PPI_CHG_CH28_Pos) </span></div><div class="line"><a name="l07571"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0b32a9b7c1f38d7d5ff3d8793a380f6e"> 7571</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH28_Excluded (0UL) </span></div><div class="line"><a name="l07572"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a154aa1a52f7ee78bafcaef7f6ea9faca"> 7572</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH28_Included (1UL) </span></div><div class="line"><a name="l07574"></a><span class="lineno"> 7574</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 27 : Include or exclude channel 27 */</span><span class="preprocessor"></span></div><div class="line"><a name="l07575"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6ecdc5004b94ba525fcd8e11ec7da60b"> 7575</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH27_Pos (27UL) </span></div><div class="line"><a name="l07576"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae07461afb6d037983eabe90f335bb046"> 7576</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH27_Msk (0x1UL &lt;&lt; PPI_CHG_CH27_Pos) </span></div><div class="line"><a name="l07577"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a51f22025d04a96a42488426d65bb4ad6"> 7577</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH27_Excluded (0UL) </span></div><div class="line"><a name="l07578"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac556c38dc171f641897c8bb5e411db49"> 7578</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH27_Included (1UL) </span></div><div class="line"><a name="l07580"></a><span class="lineno"> 7580</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 26 : Include or exclude channel 26 */</span><span class="preprocessor"></span></div><div class="line"><a name="l07581"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a848252dfae806f08deeedcd086a4cf8b"> 7581</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH26_Pos (26UL) </span></div><div class="line"><a name="l07582"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5da833a2d6e113a540f8b2cf5442562a"> 7582</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH26_Msk (0x1UL &lt;&lt; PPI_CHG_CH26_Pos) </span></div><div class="line"><a name="l07583"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7d5bc21b68fc003845fc141e5ad6e0a8"> 7583</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH26_Excluded (0UL) </span></div><div class="line"><a name="l07584"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa14b811bc03332e4108e56f9d8bc2d31"> 7584</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH26_Included (1UL) </span></div><div class="line"><a name="l07586"></a><span class="lineno"> 7586</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 25 : Include or exclude channel 25 */</span><span class="preprocessor"></span></div><div class="line"><a name="l07587"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6ab8598b2cad69029ad2278b067b2a9e"> 7587</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH25_Pos (25UL) </span></div><div class="line"><a name="l07588"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac1283a084fbe9bf0379523c463c4ce87"> 7588</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH25_Msk (0x1UL &lt;&lt; PPI_CHG_CH25_Pos) </span></div><div class="line"><a name="l07589"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac732e6be4e708b96747a4d7f7aa43374"> 7589</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH25_Excluded (0UL) </span></div><div class="line"><a name="l07590"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5789f11e699c805d5a190b0ba9983b0e"> 7590</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH25_Included (1UL) </span></div><div class="line"><a name="l07592"></a><span class="lineno"> 7592</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 24 : Include or exclude channel 24 */</span><span class="preprocessor"></span></div><div class="line"><a name="l07593"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7effffaaaa6e2ea7c8245ad7ec74fa5b"> 7593</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH24_Pos (24UL) </span></div><div class="line"><a name="l07594"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7270e531a00ce28ffc6bd7697a7e4eee"> 7594</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH24_Msk (0x1UL &lt;&lt; PPI_CHG_CH24_Pos) </span></div><div class="line"><a name="l07595"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8a1190cbda65db77cd4fe12f40ecd0b6"> 7595</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH24_Excluded (0UL) </span></div><div class="line"><a name="l07596"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a67424dd2a4896ddbe6c065d388f921f9"> 7596</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH24_Included (1UL) </span></div><div class="line"><a name="l07598"></a><span class="lineno"> 7598</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 23 : Include or exclude channel 23 */</span><span class="preprocessor"></span></div><div class="line"><a name="l07599"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a24eb99b096293e1622a023d3ab4cd5c3"> 7599</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH23_Pos (23UL) </span></div><div class="line"><a name="l07600"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a60d8360a1d46d0b4c03ba59eb35fa09b"> 7600</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH23_Msk (0x1UL &lt;&lt; PPI_CHG_CH23_Pos) </span></div><div class="line"><a name="l07601"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a69296fb0b0a57e1de91d11b7c435b1a1"> 7601</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH23_Excluded (0UL) </span></div><div class="line"><a name="l07602"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a179a86f5064f662da5f12893a6b806c3"> 7602</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH23_Included (1UL) </span></div><div class="line"><a name="l07604"></a><span class="lineno"> 7604</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 22 : Include or exclude channel 22 */</span><span class="preprocessor"></span></div><div class="line"><a name="l07605"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4f4c6706b81cbdd8241f9e4df5503244"> 7605</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH22_Pos (22UL) </span></div><div class="line"><a name="l07606"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa2d7ba7df6e47dad83520c22446d3402"> 7606</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH22_Msk (0x1UL &lt;&lt; PPI_CHG_CH22_Pos) </span></div><div class="line"><a name="l07607"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a442faf70fa68c5225c49a56603923346"> 7607</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH22_Excluded (0UL) </span></div><div class="line"><a name="l07608"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a847c6fbf551b8b8a6c05dcf5d2008dae"> 7608</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH22_Included (1UL) </span></div><div class="line"><a name="l07610"></a><span class="lineno"> 7610</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 21 : Include or exclude channel 21 */</span><span class="preprocessor"></span></div><div class="line"><a name="l07611"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aabc87e3971a4a114879aa75609d62aa9"> 7611</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH21_Pos (21UL) </span></div><div class="line"><a name="l07612"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a517c057b41a7021d675e78ef934f9351"> 7612</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH21_Msk (0x1UL &lt;&lt; PPI_CHG_CH21_Pos) </span></div><div class="line"><a name="l07613"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9684dea8ca7b75f962b6c66f005282b5"> 7613</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH21_Excluded (0UL) </span></div><div class="line"><a name="l07614"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1a6f4ab59cf53262797cc1f1c665d5ce"> 7614</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH21_Included (1UL) </span></div><div class="line"><a name="l07616"></a><span class="lineno"> 7616</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 20 : Include or exclude channel 20 */</span><span class="preprocessor"></span></div><div class="line"><a name="l07617"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a54f1ba5562f574609373a6a9e7840bf6"> 7617</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH20_Pos (20UL) </span></div><div class="line"><a name="l07618"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2768f8398ff04ec4b55d6ce17804e209"> 7618</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH20_Msk (0x1UL &lt;&lt; PPI_CHG_CH20_Pos) </span></div><div class="line"><a name="l07619"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a386abc6d5c3423561ceafaaa01db8d37"> 7619</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH20_Excluded (0UL) </span></div><div class="line"><a name="l07620"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3e7a099faab1e568de5ea8102e53ca7a"> 7620</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH20_Included (1UL) </span></div><div class="line"><a name="l07622"></a><span class="lineno"> 7622</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 19 : Include or exclude channel 19 */</span><span class="preprocessor"></span></div><div class="line"><a name="l07623"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad0d8b8d6a0a90f4cb43f6952dba08072"> 7623</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH19_Pos (19UL) </span></div><div class="line"><a name="l07624"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a51f812e8fd370a504323008258d8565d"> 7624</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH19_Msk (0x1UL &lt;&lt; PPI_CHG_CH19_Pos) </span></div><div class="line"><a name="l07625"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a610bff341bb9ca24a0753257e8c57a5a"> 7625</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH19_Excluded (0UL) </span></div><div class="line"><a name="l07626"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a207c8f6bc5dde5a3203a6a6c269e8499"> 7626</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH19_Included (1UL) </span></div><div class="line"><a name="l07628"></a><span class="lineno"> 7628</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 18 : Include or exclude channel 18 */</span><span class="preprocessor"></span></div><div class="line"><a name="l07629"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9eb6a1a1e35aa88bfb0af3d9d9763844"> 7629</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH18_Pos (18UL) </span></div><div class="line"><a name="l07630"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a086b055cc4663c207d608fdebedde6f5"> 7630</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH18_Msk (0x1UL &lt;&lt; PPI_CHG_CH18_Pos) </span></div><div class="line"><a name="l07631"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa950b3285ba3ec069a25c88b5beff1ed"> 7631</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH18_Excluded (0UL) </span></div><div class="line"><a name="l07632"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4032eb49af9ba1000e87c6f49060b758"> 7632</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH18_Included (1UL) </span></div><div class="line"><a name="l07634"></a><span class="lineno"> 7634</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 17 : Include or exclude channel 17 */</span><span class="preprocessor"></span></div><div class="line"><a name="l07635"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5ab8f84d835e82c45503e2778f1a36e7"> 7635</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH17_Pos (17UL) </span></div><div class="line"><a name="l07636"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a816d6043b18caea9936250b3d1936210"> 7636</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH17_Msk (0x1UL &lt;&lt; PPI_CHG_CH17_Pos) </span></div><div class="line"><a name="l07637"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a746900d2af779635a7ac1834eba2c52a"> 7637</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH17_Excluded (0UL) </span></div><div class="line"><a name="l07638"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a01b7878dd314eecd1af7f9953fad124e"> 7638</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH17_Included (1UL) </span></div><div class="line"><a name="l07640"></a><span class="lineno"> 7640</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 16 : Include or exclude channel 16 */</span><span class="preprocessor"></span></div><div class="line"><a name="l07641"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a377a11b663ac883e4644261bd1418d83"> 7641</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH16_Pos (16UL) </span></div><div class="line"><a name="l07642"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af4d503a74696c6e27cbecc90563b7b16"> 7642</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH16_Msk (0x1UL &lt;&lt; PPI_CHG_CH16_Pos) </span></div><div class="line"><a name="l07643"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adfc9288e8ac764a58cd4cc149ab59639"> 7643</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH16_Excluded (0UL) </span></div><div class="line"><a name="l07644"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad246287b6d8bc040082ee5e2878a1876"> 7644</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH16_Included (1UL) </span></div><div class="line"><a name="l07646"></a><span class="lineno"> 7646</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 15 : Include or exclude channel 15 */</span><span class="preprocessor"></span></div><div class="line"><a name="l07647"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a786edb2127e750059baa240107a79cab"> 7647</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH15_Pos (15UL) </span></div><div class="line"><a name="l07648"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8780e42261f86fb7f8a4e55832ffca61"> 7648</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH15_Msk (0x1UL &lt;&lt; PPI_CHG_CH15_Pos) </span></div><div class="line"><a name="l07649"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abb0480139f5bb5a562aecec4089d1813"> 7649</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH15_Excluded (0UL) </span></div><div class="line"><a name="l07650"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6aa786ec212de04aebd0cc50cba6d05f"> 7650</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH15_Included (1UL) </span></div><div class="line"><a name="l07652"></a><span class="lineno"> 7652</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 14 : Include or exclude channel 14 */</span><span class="preprocessor"></span></div><div class="line"><a name="l07653"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad3c10740bcf19a917c1cd3f1fcc397ca"> 7653</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH14_Pos (14UL) </span></div><div class="line"><a name="l07654"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3c7fa0440a4f6a1ac5276bea8ae8432e"> 7654</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH14_Msk (0x1UL &lt;&lt; PPI_CHG_CH14_Pos) </span></div><div class="line"><a name="l07655"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aea9af26cd3c0e621b5659aa92a6c3b89"> 7655</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH14_Excluded (0UL) </span></div><div class="line"><a name="l07656"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4e8d8cfecb622862e98139f6d3f6178b"> 7656</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH14_Included (1UL) </span></div><div class="line"><a name="l07658"></a><span class="lineno"> 7658</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 13 : Include or exclude channel 13 */</span><span class="preprocessor"></span></div><div class="line"><a name="l07659"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af99b5eea385770397f56ee2692fd3af1"> 7659</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH13_Pos (13UL) </span></div><div class="line"><a name="l07660"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a240cac6d1d36acb85a9c76264f878fc7"> 7660</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH13_Msk (0x1UL &lt;&lt; PPI_CHG_CH13_Pos) </span></div><div class="line"><a name="l07661"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a303eaf88f7c4dc432a0de6d5140897ca"> 7661</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH13_Excluded (0UL) </span></div><div class="line"><a name="l07662"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a062f297769090ce8324035dbb8da6639"> 7662</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH13_Included (1UL) </span></div><div class="line"><a name="l07664"></a><span class="lineno"> 7664</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 12 : Include or exclude channel 12 */</span><span class="preprocessor"></span></div><div class="line"><a name="l07665"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a43ecee96310f519870b467add94cbc53"> 7665</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH12_Pos (12UL) </span></div><div class="line"><a name="l07666"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a720df3cc62cc8ab7f86591cd0b82233e"> 7666</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH12_Msk (0x1UL &lt;&lt; PPI_CHG_CH12_Pos) </span></div><div class="line"><a name="l07667"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2ddd84dbbb6e583a8f097c2ae4d9fa58"> 7667</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH12_Excluded (0UL) </span></div><div class="line"><a name="l07668"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a03b72d3cb9000f55487e42f345d67b6d"> 7668</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH12_Included (1UL) </span></div><div class="line"><a name="l07670"></a><span class="lineno"> 7670</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 11 : Include or exclude channel 11 */</span><span class="preprocessor"></span></div><div class="line"><a name="l07671"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2d0767ad793b4ff5707fe242e7602578"> 7671</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH11_Pos (11UL) </span></div><div class="line"><a name="l07672"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a19aef81fc34af9a54d941083960255e2"> 7672</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH11_Msk (0x1UL &lt;&lt; PPI_CHG_CH11_Pos) </span></div><div class="line"><a name="l07673"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6d6040c18102ce229e57b4c8f8ef7643"> 7673</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH11_Excluded (0UL) </span></div><div class="line"><a name="l07674"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a99bb1db8bc6a4f07a50c3306211f0513"> 7674</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH11_Included (1UL) </span></div><div class="line"><a name="l07676"></a><span class="lineno"> 7676</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 10 : Include or exclude channel 10 */</span><span class="preprocessor"></span></div><div class="line"><a name="l07677"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a61bbf8be85959e09072bfa3f66f48a45"> 7677</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH10_Pos (10UL) </span></div><div class="line"><a name="l07678"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad406b485ad8fb9728a3f90ca97dca7fc"> 7678</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH10_Msk (0x1UL &lt;&lt; PPI_CHG_CH10_Pos) </span></div><div class="line"><a name="l07679"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a663806f634c422c08656a23d4330da7e"> 7679</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH10_Excluded (0UL) </span></div><div class="line"><a name="l07680"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae81636ccaab20bca97f21e8ea14747cf"> 7680</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH10_Included (1UL) </span></div><div class="line"><a name="l07682"></a><span class="lineno"> 7682</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 9 : Include or exclude channel 9 */</span><span class="preprocessor"></span></div><div class="line"><a name="l07683"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3fbc54979b4a447125095117388334ee"> 7683</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH9_Pos (9UL) </span></div><div class="line"><a name="l07684"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a80c037ff815938e9ecd67294d11d4050"> 7684</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH9_Msk (0x1UL &lt;&lt; PPI_CHG_CH9_Pos) </span></div><div class="line"><a name="l07685"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4b60452977c4c48f71b69c6163ca413e"> 7685</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH9_Excluded (0UL) </span></div><div class="line"><a name="l07686"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acfc46c5e92ff5a5adc5a06d8a8702e83"> 7686</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH9_Included (1UL) </span></div><div class="line"><a name="l07688"></a><span class="lineno"> 7688</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 8 : Include or exclude channel 8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l07689"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afdafc91ae06455ed72bf46f0b0be567b"> 7689</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH8_Pos (8UL) </span></div><div class="line"><a name="l07690"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6a71afe7d8759f390f40c0538786f226"> 7690</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH8_Msk (0x1UL &lt;&lt; PPI_CHG_CH8_Pos) </span></div><div class="line"><a name="l07691"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a73df20918bf63b2b1f112e68d1b73781"> 7691</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH8_Excluded (0UL) </span></div><div class="line"><a name="l07692"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a34cef4a6378e7dbf682b7f5b586de412"> 7692</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH8_Included (1UL) </span></div><div class="line"><a name="l07694"></a><span class="lineno"> 7694</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 7 : Include or exclude channel 7 */</span><span class="preprocessor"></span></div><div class="line"><a name="l07695"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab488cb4b88692ddde2030c7382178e14"> 7695</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH7_Pos (7UL) </span></div><div class="line"><a name="l07696"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5045b389acf162c2c35561d5a67b92bc"> 7696</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH7_Msk (0x1UL &lt;&lt; PPI_CHG_CH7_Pos) </span></div><div class="line"><a name="l07697"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad45e443688b455ea3f621bbd72a7f55f"> 7697</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH7_Excluded (0UL) </span></div><div class="line"><a name="l07698"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af709e8704ae78a5ac4960fd14ee76626"> 7698</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH7_Included (1UL) </span></div><div class="line"><a name="l07700"></a><span class="lineno"> 7700</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 6 : Include or exclude channel 6 */</span><span class="preprocessor"></span></div><div class="line"><a name="l07701"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abe4fae8c2932f15ff27258fcf94b2c3d"> 7701</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH6_Pos (6UL) </span></div><div class="line"><a name="l07702"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9023819af722779e1e49abcf5d6ceb56"> 7702</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH6_Msk (0x1UL &lt;&lt; PPI_CHG_CH6_Pos) </span></div><div class="line"><a name="l07703"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a48f766ca7ae31bd9bae47b7cd56083f8"> 7703</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH6_Excluded (0UL) </span></div><div class="line"><a name="l07704"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aca8ebc52c900113f55f99916e1c75ec8"> 7704</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH6_Included (1UL) </span></div><div class="line"><a name="l07706"></a><span class="lineno"> 7706</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 5 : Include or exclude channel 5 */</span><span class="preprocessor"></span></div><div class="line"><a name="l07707"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a25db933273d2a2bedcc4c799b5bc06d5"> 7707</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH5_Pos (5UL) </span></div><div class="line"><a name="l07708"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afd350aabf161b41cbc1c63f82169f100"> 7708</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH5_Msk (0x1UL &lt;&lt; PPI_CHG_CH5_Pos) </span></div><div class="line"><a name="l07709"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a22f86a25f34e4db5a1102796829c564a"> 7709</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH5_Excluded (0UL) </span></div><div class="line"><a name="l07710"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0098db186f5cdd10fcf61c78b129278c"> 7710</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH5_Included (1UL) </span></div><div class="line"><a name="l07712"></a><span class="lineno"> 7712</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 4 : Include or exclude channel 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l07713"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4f0997366b573f17e7a878b86c399adc"> 7713</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH4_Pos (4UL) </span></div><div class="line"><a name="l07714"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3eba086a1b0561f619a75e3171c19177"> 7714</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH4_Msk (0x1UL &lt;&lt; PPI_CHG_CH4_Pos) </span></div><div class="line"><a name="l07715"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af7c6e18984b005c05e2f0ea2f5e2f18e"> 7715</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH4_Excluded (0UL) </span></div><div class="line"><a name="l07716"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a455ff6870562890c2e10c2342ad21531"> 7716</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH4_Included (1UL) </span></div><div class="line"><a name="l07718"></a><span class="lineno"> 7718</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 3 : Include or exclude channel 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l07719"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4937d9ce5a2c54a3ce0bc029f62b10e8"> 7719</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH3_Pos (3UL) </span></div><div class="line"><a name="l07720"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8edd3278cd24666ba6df72a2865cf458"> 7720</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH3_Msk (0x1UL &lt;&lt; PPI_CHG_CH3_Pos) </span></div><div class="line"><a name="l07721"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3da6c40fd22a3dd61ebeda7ffd940862"> 7721</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH3_Excluded (0UL) </span></div><div class="line"><a name="l07722"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af57ad986a8860250f9e79d4ebc21ae27"> 7722</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH3_Included (1UL) </span></div><div class="line"><a name="l07724"></a><span class="lineno"> 7724</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Include or exclude channel 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l07725"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a513f5b1227c5e150817b7f646b3f89b8"> 7725</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH2_Pos (2UL) </span></div><div class="line"><a name="l07726"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af7950b7c8cb07bc28adfb88e8808da61"> 7726</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH2_Msk (0x1UL &lt;&lt; PPI_CHG_CH2_Pos) </span></div><div class="line"><a name="l07727"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7251e5a7732a7b04d8242b409e14fdfe"> 7727</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH2_Excluded (0UL) </span></div><div class="line"><a name="l07728"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a89edd10d03522c6f63188f8ba819fa76"> 7728</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH2_Included (1UL) </span></div><div class="line"><a name="l07730"></a><span class="lineno"> 7730</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Include or exclude channel 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l07731"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a85633ea0ae7bb7b526a0f274b36df508"> 7731</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH1_Pos (1UL) </span></div><div class="line"><a name="l07732"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a24cd700c216cde48de6334b6eb9a5f2d"> 7732</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH1_Msk (0x1UL &lt;&lt; PPI_CHG_CH1_Pos) </span></div><div class="line"><a name="l07733"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aaaf23952c4ccf35c7c6f4d5e522ea6a0"> 7733</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH1_Excluded (0UL) </span></div><div class="line"><a name="l07734"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a46074ae084e56825479d88d07017ac7e"> 7734</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH1_Included (1UL) </span></div><div class="line"><a name="l07736"></a><span class="lineno"> 7736</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Include or exclude channel 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l07737"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adfbb95e5f61758f87edda601a54b592d"> 7737</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH0_Pos (0UL) </span></div><div class="line"><a name="l07738"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3f3f6eee84445a808c4c054a51b14d0d"> 7738</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH0_Msk (0x1UL &lt;&lt; PPI_CHG_CH0_Pos) </span></div><div class="line"><a name="l07739"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa6806681536bfb2665ab55bbe93af538"> 7739</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH0_Excluded (0UL) </span></div><div class="line"><a name="l07740"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a583d60d623b8d56e99a5e2716a880f4b"> 7740</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH0_Included (1UL) </span></div><div class="line"><a name="l07742"></a><span class="lineno"> 7742</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: PPI_FORK_TEP */</span><span class="preprocessor"></span></div><div class="line"><a name="l07743"></a><span class="lineno"> 7743</span>&#160;<span class="comment">/* Description: Description cluster[0]:  Channel 0 task end-point */</span></div><div class="line"><a name="l07744"></a><span class="lineno"> 7744</span>&#160;</div><div class="line"><a name="l07745"></a><span class="lineno"> 7745</span>&#160;<span class="comment">/* Bits 31..0 : Pointer to task register */</span></div><div class="line"><a name="l07746"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a57e7a22590a0d43d686579be8c495034"> 7746</a></span>&#160;<span class="preprocessor">#define PPI_FORK_TEP_TEP_Pos (0UL) </span></div><div class="line"><a name="l07747"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aacc044cca39a053c9292d546dcd33278"> 7747</a></span>&#160;<span class="preprocessor">#define PPI_FORK_TEP_TEP_Msk (0xFFFFFFFFUL &lt;&lt; PPI_FORK_TEP_TEP_Pos) </span></div><div class="line"><a name="l07750"></a><span class="lineno"> 7750</span>&#160;<span class="preprocessor"></span><span class="comment">/* Peripheral: PWM */</span><span class="preprocessor"></span></div><div class="line"><a name="l07751"></a><span class="lineno"> 7751</span>&#160;<span class="comment">/* Description: Pulse Width Modulation Unit 0 */</span></div><div class="line"><a name="l07752"></a><span class="lineno"> 7752</span>&#160;</div><div class="line"><a name="l07753"></a><span class="lineno"> 7753</span>&#160;<span class="comment">/* Register: PWM_SHORTS */</span></div><div class="line"><a name="l07754"></a><span class="lineno"> 7754</span>&#160;<span class="comment">/* Description: Shortcut register */</span></div><div class="line"><a name="l07755"></a><span class="lineno"> 7755</span>&#160;</div><div class="line"><a name="l07756"></a><span class="lineno"> 7756</span>&#160;<span class="comment">/* Bit 4 : Shortcut between LOOPSDONE event and STOP task */</span></div><div class="line"><a name="l07757"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab3b0b6330b59a3376dc214ef460bfccb"> 7757</a></span>&#160;<span class="preprocessor">#define PWM_SHORTS_LOOPSDONE_STOP_Pos (4UL) </span></div><div class="line"><a name="l07758"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af6600d674dbb1c72401c4aa25dbafe0d"> 7758</a></span>&#160;<span class="preprocessor">#define PWM_SHORTS_LOOPSDONE_STOP_Msk (0x1UL &lt;&lt; PWM_SHORTS_LOOPSDONE_STOP_Pos) </span></div><div class="line"><a name="l07759"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6c446c02190f2fc8c82c3a0e144de5d2"> 7759</a></span>&#160;<span class="preprocessor">#define PWM_SHORTS_LOOPSDONE_STOP_Disabled (0UL) </span></div><div class="line"><a name="l07760"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a795f2187dc8f3d34f1363a9ac35e78e5"> 7760</a></span>&#160;<span class="preprocessor">#define PWM_SHORTS_LOOPSDONE_STOP_Enabled (1UL) </span></div><div class="line"><a name="l07762"></a><span class="lineno"> 7762</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 3 : Shortcut between LOOPSDONE event and SEQSTART[1] task */</span><span class="preprocessor"></span></div><div class="line"><a name="l07763"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9081a7a80f89e8a6e95520dcadc72914"> 7763</a></span>&#160;<span class="preprocessor">#define PWM_SHORTS_LOOPSDONE_SEQSTART1_Pos (3UL) </span></div><div class="line"><a name="l07764"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a75d212a7bcded2be271f42f30d308723"> 7764</a></span>&#160;<span class="preprocessor">#define PWM_SHORTS_LOOPSDONE_SEQSTART1_Msk (0x1UL &lt;&lt; PWM_SHORTS_LOOPSDONE_SEQSTART1_Pos) </span></div><div class="line"><a name="l07765"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9613d524154f24ac50ce39d4ec45efc8"> 7765</a></span>&#160;<span class="preprocessor">#define PWM_SHORTS_LOOPSDONE_SEQSTART1_Disabled (0UL) </span></div><div class="line"><a name="l07766"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abd3135273097d195abf8a87a4858ff6b"> 7766</a></span>&#160;<span class="preprocessor">#define PWM_SHORTS_LOOPSDONE_SEQSTART1_Enabled (1UL) </span></div><div class="line"><a name="l07768"></a><span class="lineno"> 7768</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Shortcut between LOOPSDONE event and SEQSTART[0] task */</span><span class="preprocessor"></span></div><div class="line"><a name="l07769"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a806aaa87b05f461b8ee7876c56f69373"> 7769</a></span>&#160;<span class="preprocessor">#define PWM_SHORTS_LOOPSDONE_SEQSTART0_Pos (2UL) </span></div><div class="line"><a name="l07770"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af493b76fa73cb04cc8a2b9e65cacc94f"> 7770</a></span>&#160;<span class="preprocessor">#define PWM_SHORTS_LOOPSDONE_SEQSTART0_Msk (0x1UL &lt;&lt; PWM_SHORTS_LOOPSDONE_SEQSTART0_Pos) </span></div><div class="line"><a name="l07771"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3f085f0ee10ae65d15d8500456984164"> 7771</a></span>&#160;<span class="preprocessor">#define PWM_SHORTS_LOOPSDONE_SEQSTART0_Disabled (0UL) </span></div><div class="line"><a name="l07772"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7e4ed50364bbea7194ce3b829be02c4f"> 7772</a></span>&#160;<span class="preprocessor">#define PWM_SHORTS_LOOPSDONE_SEQSTART0_Enabled (1UL) </span></div><div class="line"><a name="l07774"></a><span class="lineno"> 7774</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Shortcut between SEQEND[1] event and STOP task */</span><span class="preprocessor"></span></div><div class="line"><a name="l07775"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a980ce037ce23cd0128f783e66cfa7aa8"> 7775</a></span>&#160;<span class="preprocessor">#define PWM_SHORTS_SEQEND1_STOP_Pos (1UL) </span></div><div class="line"><a name="l07776"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7ff8abb2d786eeb24908265ca649dbed"> 7776</a></span>&#160;<span class="preprocessor">#define PWM_SHORTS_SEQEND1_STOP_Msk (0x1UL &lt;&lt; PWM_SHORTS_SEQEND1_STOP_Pos) </span></div><div class="line"><a name="l07777"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aeb6b032c93bd0bab8c22db56a5256b24"> 7777</a></span>&#160;<span class="preprocessor">#define PWM_SHORTS_SEQEND1_STOP_Disabled (0UL) </span></div><div class="line"><a name="l07778"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a945bbfedceffbfde807d7ad26dfe9c10"> 7778</a></span>&#160;<span class="preprocessor">#define PWM_SHORTS_SEQEND1_STOP_Enabled (1UL) </span></div><div class="line"><a name="l07780"></a><span class="lineno"> 7780</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Shortcut between SEQEND[0] event and STOP task */</span><span class="preprocessor"></span></div><div class="line"><a name="l07781"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4b864582a36a3ff69f9d907fa6884414"> 7781</a></span>&#160;<span class="preprocessor">#define PWM_SHORTS_SEQEND0_STOP_Pos (0UL) </span></div><div class="line"><a name="l07782"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af3439d1df98dc176f63bb035b17d91f5"> 7782</a></span>&#160;<span class="preprocessor">#define PWM_SHORTS_SEQEND0_STOP_Msk (0x1UL &lt;&lt; PWM_SHORTS_SEQEND0_STOP_Pos) </span></div><div class="line"><a name="l07783"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae9ba0686720de016365557dc75f2015b"> 7783</a></span>&#160;<span class="preprocessor">#define PWM_SHORTS_SEQEND0_STOP_Disabled (0UL) </span></div><div class="line"><a name="l07784"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af90009c3e829d06890cab34f1827c1ac"> 7784</a></span>&#160;<span class="preprocessor">#define PWM_SHORTS_SEQEND0_STOP_Enabled (1UL) </span></div><div class="line"><a name="l07786"></a><span class="lineno"> 7786</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: PWM_INTEN */</span><span class="preprocessor"></span></div><div class="line"><a name="l07787"></a><span class="lineno"> 7787</span>&#160;<span class="comment">/* Description: Enable or disable interrupt */</span></div><div class="line"><a name="l07788"></a><span class="lineno"> 7788</span>&#160;</div><div class="line"><a name="l07789"></a><span class="lineno"> 7789</span>&#160;<span class="comment">/* Bit 7 : Enable or disable interrupt for LOOPSDONE event */</span></div><div class="line"><a name="l07790"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4b31d9c5aea9ed8d5ef1cd61dfc37644"> 7790</a></span>&#160;<span class="preprocessor">#define PWM_INTEN_LOOPSDONE_Pos (7UL) </span></div><div class="line"><a name="l07791"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a95e5df6879deef19874d376e5ab1fcde"> 7791</a></span>&#160;<span class="preprocessor">#define PWM_INTEN_LOOPSDONE_Msk (0x1UL &lt;&lt; PWM_INTEN_LOOPSDONE_Pos) </span></div><div class="line"><a name="l07792"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3746dca29de00ba5d670d6d8cb77d77e"> 7792</a></span>&#160;<span class="preprocessor">#define PWM_INTEN_LOOPSDONE_Disabled (0UL) </span></div><div class="line"><a name="l07793"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4f3449adf9c2c74eb1cb657b32586c74"> 7793</a></span>&#160;<span class="preprocessor">#define PWM_INTEN_LOOPSDONE_Enabled (1UL) </span></div><div class="line"><a name="l07795"></a><span class="lineno"> 7795</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 6 : Enable or disable interrupt for PWMPERIODEND event */</span><span class="preprocessor"></span></div><div class="line"><a name="l07796"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a76b99c8242af450518ecffe6dbc0583c"> 7796</a></span>&#160;<span class="preprocessor">#define PWM_INTEN_PWMPERIODEND_Pos (6UL) </span></div><div class="line"><a name="l07797"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5942a71a739dfb81cc8091d3db211d43"> 7797</a></span>&#160;<span class="preprocessor">#define PWM_INTEN_PWMPERIODEND_Msk (0x1UL &lt;&lt; PWM_INTEN_PWMPERIODEND_Pos) </span></div><div class="line"><a name="l07798"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a70cad21e3dd68c6ecd4b264a5799bc3a"> 7798</a></span>&#160;<span class="preprocessor">#define PWM_INTEN_PWMPERIODEND_Disabled (0UL) </span></div><div class="line"><a name="l07799"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae150237579002818bb2b9ce0bd994cf4"> 7799</a></span>&#160;<span class="preprocessor">#define PWM_INTEN_PWMPERIODEND_Enabled (1UL) </span></div><div class="line"><a name="l07801"></a><span class="lineno"> 7801</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 5 : Enable or disable interrupt for SEQEND[1] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l07802"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a65189b6bbe25d8af7e98fc0870303bc6"> 7802</a></span>&#160;<span class="preprocessor">#define PWM_INTEN_SEQEND1_Pos (5UL) </span></div><div class="line"><a name="l07803"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa974203fce0d472d7e8a7d10c92730fe"> 7803</a></span>&#160;<span class="preprocessor">#define PWM_INTEN_SEQEND1_Msk (0x1UL &lt;&lt; PWM_INTEN_SEQEND1_Pos) </span></div><div class="line"><a name="l07804"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1e73f40b9ed0c3149ed9a714ee009918"> 7804</a></span>&#160;<span class="preprocessor">#define PWM_INTEN_SEQEND1_Disabled (0UL) </span></div><div class="line"><a name="l07805"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8238f6422e92cf28b990bed6a0963635"> 7805</a></span>&#160;<span class="preprocessor">#define PWM_INTEN_SEQEND1_Enabled (1UL) </span></div><div class="line"><a name="l07807"></a><span class="lineno"> 7807</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 4 : Enable or disable interrupt for SEQEND[0] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l07808"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7d7767269dd54587337cb53beae36db1"> 7808</a></span>&#160;<span class="preprocessor">#define PWM_INTEN_SEQEND0_Pos (4UL) </span></div><div class="line"><a name="l07809"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1388a38973d553131014ca79626f146a"> 7809</a></span>&#160;<span class="preprocessor">#define PWM_INTEN_SEQEND0_Msk (0x1UL &lt;&lt; PWM_INTEN_SEQEND0_Pos) </span></div><div class="line"><a name="l07810"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae77291d485e0fb580921911594e70022"> 7810</a></span>&#160;<span class="preprocessor">#define PWM_INTEN_SEQEND0_Disabled (0UL) </span></div><div class="line"><a name="l07811"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a481e4f79ce7f97c2c87f22f1f8c9aa4f"> 7811</a></span>&#160;<span class="preprocessor">#define PWM_INTEN_SEQEND0_Enabled (1UL) </span></div><div class="line"><a name="l07813"></a><span class="lineno"> 7813</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 3 : Enable or disable interrupt for SEQSTARTED[1] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l07814"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a53bab9dd82f3f13136cd981d8f81cd7e"> 7814</a></span>&#160;<span class="preprocessor">#define PWM_INTEN_SEQSTARTED1_Pos (3UL) </span></div><div class="line"><a name="l07815"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8b81c085483d13d07a42dc02fbd0d217"> 7815</a></span>&#160;<span class="preprocessor">#define PWM_INTEN_SEQSTARTED1_Msk (0x1UL &lt;&lt; PWM_INTEN_SEQSTARTED1_Pos) </span></div><div class="line"><a name="l07816"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a649143cd13251bfc27e0a30ab9144925"> 7816</a></span>&#160;<span class="preprocessor">#define PWM_INTEN_SEQSTARTED1_Disabled (0UL) </span></div><div class="line"><a name="l07817"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acb39138434f6545d2812b2d9e119c5df"> 7817</a></span>&#160;<span class="preprocessor">#define PWM_INTEN_SEQSTARTED1_Enabled (1UL) </span></div><div class="line"><a name="l07819"></a><span class="lineno"> 7819</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Enable or disable interrupt for SEQSTARTED[0] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l07820"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab61e857f33b06b5cbf7f37722152e794"> 7820</a></span>&#160;<span class="preprocessor">#define PWM_INTEN_SEQSTARTED0_Pos (2UL) </span></div><div class="line"><a name="l07821"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abd2383df0e78393d9b9b21dd79084083"> 7821</a></span>&#160;<span class="preprocessor">#define PWM_INTEN_SEQSTARTED0_Msk (0x1UL &lt;&lt; PWM_INTEN_SEQSTARTED0_Pos) </span></div><div class="line"><a name="l07822"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a812e0076b441ca5c0f0b63a4f8d82dd6"> 7822</a></span>&#160;<span class="preprocessor">#define PWM_INTEN_SEQSTARTED0_Disabled (0UL) </span></div><div class="line"><a name="l07823"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad70893b02b70598bd18b90ab10fc529e"> 7823</a></span>&#160;<span class="preprocessor">#define PWM_INTEN_SEQSTARTED0_Enabled (1UL) </span></div><div class="line"><a name="l07825"></a><span class="lineno"> 7825</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Enable or disable interrupt for STOPPED event */</span><span class="preprocessor"></span></div><div class="line"><a name="l07826"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a96c31223fb873830e249fdb2dad4a139"> 7826</a></span>&#160;<span class="preprocessor">#define PWM_INTEN_STOPPED_Pos (1UL) </span></div><div class="line"><a name="l07827"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af0dbce71e188bb70a1b2cfaa8dfbe8e2"> 7827</a></span>&#160;<span class="preprocessor">#define PWM_INTEN_STOPPED_Msk (0x1UL &lt;&lt; PWM_INTEN_STOPPED_Pos) </span></div><div class="line"><a name="l07828"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9012cfb4caaecf4315a6df37c9644eee"> 7828</a></span>&#160;<span class="preprocessor">#define PWM_INTEN_STOPPED_Disabled (0UL) </span></div><div class="line"><a name="l07829"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae1f90df5e2f7f893bbe554744fb4049f"> 7829</a></span>&#160;<span class="preprocessor">#define PWM_INTEN_STOPPED_Enabled (1UL) </span></div><div class="line"><a name="l07831"></a><span class="lineno"> 7831</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: PWM_INTENSET */</span><span class="preprocessor"></span></div><div class="line"><a name="l07832"></a><span class="lineno"> 7832</span>&#160;<span class="comment">/* Description: Enable interrupt */</span></div><div class="line"><a name="l07833"></a><span class="lineno"> 7833</span>&#160;</div><div class="line"><a name="l07834"></a><span class="lineno"> 7834</span>&#160;<span class="comment">/* Bit 7 : Write &#39;1&#39; to Enable interrupt for LOOPSDONE event */</span></div><div class="line"><a name="l07835"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac239e9b784d3cd4d75cdfa1f34665df6"> 7835</a></span>&#160;<span class="preprocessor">#define PWM_INTENSET_LOOPSDONE_Pos (7UL) </span></div><div class="line"><a name="l07836"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a34c5eec41734cbceaa00c0427d3ad658"> 7836</a></span>&#160;<span class="preprocessor">#define PWM_INTENSET_LOOPSDONE_Msk (0x1UL &lt;&lt; PWM_INTENSET_LOOPSDONE_Pos) </span></div><div class="line"><a name="l07837"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a61ac0a7e66d5227b763b410766e2c428"> 7837</a></span>&#160;<span class="preprocessor">#define PWM_INTENSET_LOOPSDONE_Disabled (0UL) </span></div><div class="line"><a name="l07838"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a327f8d807ad77ce838222d46ddf721e4"> 7838</a></span>&#160;<span class="preprocessor">#define PWM_INTENSET_LOOPSDONE_Enabled (1UL) </span></div><div class="line"><a name="l07839"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8c133a6232d127e965634d5b92f8007f"> 7839</a></span>&#160;<span class="preprocessor">#define PWM_INTENSET_LOOPSDONE_Set (1UL) </span></div><div class="line"><a name="l07841"></a><span class="lineno"> 7841</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 6 : Write &#39;1&#39; to Enable interrupt for PWMPERIODEND event */</span><span class="preprocessor"></span></div><div class="line"><a name="l07842"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3120f175b61aa2a7fdaf916e83282c8a"> 7842</a></span>&#160;<span class="preprocessor">#define PWM_INTENSET_PWMPERIODEND_Pos (6UL) </span></div><div class="line"><a name="l07843"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a10ea53590610651db27085b20ae53d16"> 7843</a></span>&#160;<span class="preprocessor">#define PWM_INTENSET_PWMPERIODEND_Msk (0x1UL &lt;&lt; PWM_INTENSET_PWMPERIODEND_Pos) </span></div><div class="line"><a name="l07844"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac26e4a6bcd0a6cb8da63dc42b99e7d4f"> 7844</a></span>&#160;<span class="preprocessor">#define PWM_INTENSET_PWMPERIODEND_Disabled (0UL) </span></div><div class="line"><a name="l07845"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a229d2ee11a65ce0c0592c2ed75695340"> 7845</a></span>&#160;<span class="preprocessor">#define PWM_INTENSET_PWMPERIODEND_Enabled (1UL) </span></div><div class="line"><a name="l07846"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0335496f65606b784c8b0445fa115c27"> 7846</a></span>&#160;<span class="preprocessor">#define PWM_INTENSET_PWMPERIODEND_Set (1UL) </span></div><div class="line"><a name="l07848"></a><span class="lineno"> 7848</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 5 : Write &#39;1&#39; to Enable interrupt for SEQEND[1] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l07849"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af4c5286945dc80a80ad853579bda1ad2"> 7849</a></span>&#160;<span class="preprocessor">#define PWM_INTENSET_SEQEND1_Pos (5UL) </span></div><div class="line"><a name="l07850"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa44c9d4bf830e9018ae3783cdb1c1e6e"> 7850</a></span>&#160;<span class="preprocessor">#define PWM_INTENSET_SEQEND1_Msk (0x1UL &lt;&lt; PWM_INTENSET_SEQEND1_Pos) </span></div><div class="line"><a name="l07851"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af965c00aa03302c236a6d13468d532ea"> 7851</a></span>&#160;<span class="preprocessor">#define PWM_INTENSET_SEQEND1_Disabled (0UL) </span></div><div class="line"><a name="l07852"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a814e125837e131c9ab1612f552b059b5"> 7852</a></span>&#160;<span class="preprocessor">#define PWM_INTENSET_SEQEND1_Enabled (1UL) </span></div><div class="line"><a name="l07853"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adc38019754b8b899c62da32d5d4c4f86"> 7853</a></span>&#160;<span class="preprocessor">#define PWM_INTENSET_SEQEND1_Set (1UL) </span></div><div class="line"><a name="l07855"></a><span class="lineno"> 7855</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 4 : Write &#39;1&#39; to Enable interrupt for SEQEND[0] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l07856"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac70e45fcdd2cb0398985339c1577623b"> 7856</a></span>&#160;<span class="preprocessor">#define PWM_INTENSET_SEQEND0_Pos (4UL) </span></div><div class="line"><a name="l07857"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad811856f2ea7f7fb6b52b0798d4e014f"> 7857</a></span>&#160;<span class="preprocessor">#define PWM_INTENSET_SEQEND0_Msk (0x1UL &lt;&lt; PWM_INTENSET_SEQEND0_Pos) </span></div><div class="line"><a name="l07858"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8224dcc97d353707c0664e7023201413"> 7858</a></span>&#160;<span class="preprocessor">#define PWM_INTENSET_SEQEND0_Disabled (0UL) </span></div><div class="line"><a name="l07859"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab470b03a3555c6f7d434a9ec27f15cb4"> 7859</a></span>&#160;<span class="preprocessor">#define PWM_INTENSET_SEQEND0_Enabled (1UL) </span></div><div class="line"><a name="l07860"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac47457415fd7070b093218e2a96889e3"> 7860</a></span>&#160;<span class="preprocessor">#define PWM_INTENSET_SEQEND0_Set (1UL) </span></div><div class="line"><a name="l07862"></a><span class="lineno"> 7862</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 3 : Write &#39;1&#39; to Enable interrupt for SEQSTARTED[1] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l07863"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a80ef6e9416f44a8e0fe83ef1d9636aa1"> 7863</a></span>&#160;<span class="preprocessor">#define PWM_INTENSET_SEQSTARTED1_Pos (3UL) </span></div><div class="line"><a name="l07864"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa0fef59c3622b40bf4dcb1014b7e6942"> 7864</a></span>&#160;<span class="preprocessor">#define PWM_INTENSET_SEQSTARTED1_Msk (0x1UL &lt;&lt; PWM_INTENSET_SEQSTARTED1_Pos) </span></div><div class="line"><a name="l07865"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aaa0c032b040c7a8e59a4bb6aff69ab47"> 7865</a></span>&#160;<span class="preprocessor">#define PWM_INTENSET_SEQSTARTED1_Disabled (0UL) </span></div><div class="line"><a name="l07866"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2972cbc8c15944a08d033f1291fcbad8"> 7866</a></span>&#160;<span class="preprocessor">#define PWM_INTENSET_SEQSTARTED1_Enabled (1UL) </span></div><div class="line"><a name="l07867"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3f9395861150f67090b733025b0ba2ab"> 7867</a></span>&#160;<span class="preprocessor">#define PWM_INTENSET_SEQSTARTED1_Set (1UL) </span></div><div class="line"><a name="l07869"></a><span class="lineno"> 7869</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Write &#39;1&#39; to Enable interrupt for SEQSTARTED[0] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l07870"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a73ba5caf1b430c5dd37ccf680302be6f"> 7870</a></span>&#160;<span class="preprocessor">#define PWM_INTENSET_SEQSTARTED0_Pos (2UL) </span></div><div class="line"><a name="l07871"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4c9439b368bacaeda0c479a3a5f3d534"> 7871</a></span>&#160;<span class="preprocessor">#define PWM_INTENSET_SEQSTARTED0_Msk (0x1UL &lt;&lt; PWM_INTENSET_SEQSTARTED0_Pos) </span></div><div class="line"><a name="l07872"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af92a0f42880cd714ed9d13d7545492f4"> 7872</a></span>&#160;<span class="preprocessor">#define PWM_INTENSET_SEQSTARTED0_Disabled (0UL) </span></div><div class="line"><a name="l07873"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afe0f7808a71a7d6520885044c0fc877d"> 7873</a></span>&#160;<span class="preprocessor">#define PWM_INTENSET_SEQSTARTED0_Enabled (1UL) </span></div><div class="line"><a name="l07874"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab885a5beae0618ee2e2c78b5623979eb"> 7874</a></span>&#160;<span class="preprocessor">#define PWM_INTENSET_SEQSTARTED0_Set (1UL) </span></div><div class="line"><a name="l07876"></a><span class="lineno"> 7876</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Write &#39;1&#39; to Enable interrupt for STOPPED event */</span><span class="preprocessor"></span></div><div class="line"><a name="l07877"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a758c64044a52c474eb8736c5b9c0018e"> 7877</a></span>&#160;<span class="preprocessor">#define PWM_INTENSET_STOPPED_Pos (1UL) </span></div><div class="line"><a name="l07878"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a85dcbfd4e7f905fc0f7a8fce87ea62d9"> 7878</a></span>&#160;<span class="preprocessor">#define PWM_INTENSET_STOPPED_Msk (0x1UL &lt;&lt; PWM_INTENSET_STOPPED_Pos) </span></div><div class="line"><a name="l07879"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aee031da701470ec500e57bee291705f1"> 7879</a></span>&#160;<span class="preprocessor">#define PWM_INTENSET_STOPPED_Disabled (0UL) </span></div><div class="line"><a name="l07880"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adbd18c5756990c9fb3fbfc8845a5a887"> 7880</a></span>&#160;<span class="preprocessor">#define PWM_INTENSET_STOPPED_Enabled (1UL) </span></div><div class="line"><a name="l07881"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a12cfd2a02fa2c088d1455efb2fcfe1ef"> 7881</a></span>&#160;<span class="preprocessor">#define PWM_INTENSET_STOPPED_Set (1UL) </span></div><div class="line"><a name="l07883"></a><span class="lineno"> 7883</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: PWM_INTENCLR */</span><span class="preprocessor"></span></div><div class="line"><a name="l07884"></a><span class="lineno"> 7884</span>&#160;<span class="comment">/* Description: Disable interrupt */</span></div><div class="line"><a name="l07885"></a><span class="lineno"> 7885</span>&#160;</div><div class="line"><a name="l07886"></a><span class="lineno"> 7886</span>&#160;<span class="comment">/* Bit 7 : Write &#39;1&#39; to Disable interrupt for LOOPSDONE event */</span></div><div class="line"><a name="l07887"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab792d9b22a19d7e9237b5ea04878f99c"> 7887</a></span>&#160;<span class="preprocessor">#define PWM_INTENCLR_LOOPSDONE_Pos (7UL) </span></div><div class="line"><a name="l07888"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac509128997e93159e9dea5767d9b538b"> 7888</a></span>&#160;<span class="preprocessor">#define PWM_INTENCLR_LOOPSDONE_Msk (0x1UL &lt;&lt; PWM_INTENCLR_LOOPSDONE_Pos) </span></div><div class="line"><a name="l07889"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afbd691469538b0f736212605a7348a45"> 7889</a></span>&#160;<span class="preprocessor">#define PWM_INTENCLR_LOOPSDONE_Disabled (0UL) </span></div><div class="line"><a name="l07890"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a315a5a14979ae9cb60662b0f63698c0e"> 7890</a></span>&#160;<span class="preprocessor">#define PWM_INTENCLR_LOOPSDONE_Enabled (1UL) </span></div><div class="line"><a name="l07891"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aab02953f3adcbe1914671cbd7e637038"> 7891</a></span>&#160;<span class="preprocessor">#define PWM_INTENCLR_LOOPSDONE_Clear (1UL) </span></div><div class="line"><a name="l07893"></a><span class="lineno"> 7893</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 6 : Write &#39;1&#39; to Disable interrupt for PWMPERIODEND event */</span><span class="preprocessor"></span></div><div class="line"><a name="l07894"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a385a3e86ae9644d281a6c6360dbcad37"> 7894</a></span>&#160;<span class="preprocessor">#define PWM_INTENCLR_PWMPERIODEND_Pos (6UL) </span></div><div class="line"><a name="l07895"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a27a52efb93c3a3e50224f7a37a3ef0bf"> 7895</a></span>&#160;<span class="preprocessor">#define PWM_INTENCLR_PWMPERIODEND_Msk (0x1UL &lt;&lt; PWM_INTENCLR_PWMPERIODEND_Pos) </span></div><div class="line"><a name="l07896"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a58755f6cada68683275a65b68d98e7f3"> 7896</a></span>&#160;<span class="preprocessor">#define PWM_INTENCLR_PWMPERIODEND_Disabled (0UL) </span></div><div class="line"><a name="l07897"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a603453be92fa5b9ec4e5775744c9a8fd"> 7897</a></span>&#160;<span class="preprocessor">#define PWM_INTENCLR_PWMPERIODEND_Enabled (1UL) </span></div><div class="line"><a name="l07898"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a53e8b90847bd1984c982e041768b2290"> 7898</a></span>&#160;<span class="preprocessor">#define PWM_INTENCLR_PWMPERIODEND_Clear (1UL) </span></div><div class="line"><a name="l07900"></a><span class="lineno"> 7900</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 5 : Write &#39;1&#39; to Disable interrupt for SEQEND[1] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l07901"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ababd06729010a58c0491d62871f33216"> 7901</a></span>&#160;<span class="preprocessor">#define PWM_INTENCLR_SEQEND1_Pos (5UL) </span></div><div class="line"><a name="l07902"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a91908bf0305d3d4a127f386ce9015ffd"> 7902</a></span>&#160;<span class="preprocessor">#define PWM_INTENCLR_SEQEND1_Msk (0x1UL &lt;&lt; PWM_INTENCLR_SEQEND1_Pos) </span></div><div class="line"><a name="l07903"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0816c51c5f2b317fd325f7c63dd5d4fa"> 7903</a></span>&#160;<span class="preprocessor">#define PWM_INTENCLR_SEQEND1_Disabled (0UL) </span></div><div class="line"><a name="l07904"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acd82a53182e7eccfadecbbbc55a7695c"> 7904</a></span>&#160;<span class="preprocessor">#define PWM_INTENCLR_SEQEND1_Enabled (1UL) </span></div><div class="line"><a name="l07905"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1be26bb1373a908ebc5508ba0dbec8cc"> 7905</a></span>&#160;<span class="preprocessor">#define PWM_INTENCLR_SEQEND1_Clear (1UL) </span></div><div class="line"><a name="l07907"></a><span class="lineno"> 7907</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 4 : Write &#39;1&#39; to Disable interrupt for SEQEND[0] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l07908"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa5507fe36cdfef1fae50e8e463ab6e74"> 7908</a></span>&#160;<span class="preprocessor">#define PWM_INTENCLR_SEQEND0_Pos (4UL) </span></div><div class="line"><a name="l07909"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac53cfda108e1764b6f19ef7c4173f7ad"> 7909</a></span>&#160;<span class="preprocessor">#define PWM_INTENCLR_SEQEND0_Msk (0x1UL &lt;&lt; PWM_INTENCLR_SEQEND0_Pos) </span></div><div class="line"><a name="l07910"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af2729ac99f0822813a5bed6a18542f32"> 7910</a></span>&#160;<span class="preprocessor">#define PWM_INTENCLR_SEQEND0_Disabled (0UL) </span></div><div class="line"><a name="l07911"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aacf6973ef78ebc7e9047538d8e199a5d"> 7911</a></span>&#160;<span class="preprocessor">#define PWM_INTENCLR_SEQEND0_Enabled (1UL) </span></div><div class="line"><a name="l07912"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a96312ddcbebcd2475313453a09ec820f"> 7912</a></span>&#160;<span class="preprocessor">#define PWM_INTENCLR_SEQEND0_Clear (1UL) </span></div><div class="line"><a name="l07914"></a><span class="lineno"> 7914</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 3 : Write &#39;1&#39; to Disable interrupt for SEQSTARTED[1] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l07915"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4dd2c043888a062ebf2237e795328d43"> 7915</a></span>&#160;<span class="preprocessor">#define PWM_INTENCLR_SEQSTARTED1_Pos (3UL) </span></div><div class="line"><a name="l07916"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5165280a600dc2d1283d73a72e176862"> 7916</a></span>&#160;<span class="preprocessor">#define PWM_INTENCLR_SEQSTARTED1_Msk (0x1UL &lt;&lt; PWM_INTENCLR_SEQSTARTED1_Pos) </span></div><div class="line"><a name="l07917"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0bf17117640f690e0ad9e365fdf3c2e4"> 7917</a></span>&#160;<span class="preprocessor">#define PWM_INTENCLR_SEQSTARTED1_Disabled (0UL) </span></div><div class="line"><a name="l07918"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a755fa0d8d205eef656c26e27d194b0ce"> 7918</a></span>&#160;<span class="preprocessor">#define PWM_INTENCLR_SEQSTARTED1_Enabled (1UL) </span></div><div class="line"><a name="l07919"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5b3f29a886846805f3203c0d96b9991c"> 7919</a></span>&#160;<span class="preprocessor">#define PWM_INTENCLR_SEQSTARTED1_Clear (1UL) </span></div><div class="line"><a name="l07921"></a><span class="lineno"> 7921</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Write &#39;1&#39; to Disable interrupt for SEQSTARTED[0] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l07922"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aed4cafe931343268a0cb28d41130bbbd"> 7922</a></span>&#160;<span class="preprocessor">#define PWM_INTENCLR_SEQSTARTED0_Pos (2UL) </span></div><div class="line"><a name="l07923"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8affeade95037b9ed3ddc5fa45a477e0"> 7923</a></span>&#160;<span class="preprocessor">#define PWM_INTENCLR_SEQSTARTED0_Msk (0x1UL &lt;&lt; PWM_INTENCLR_SEQSTARTED0_Pos) </span></div><div class="line"><a name="l07924"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1c8bb9426d246b040d094d50d8eb013a"> 7924</a></span>&#160;<span class="preprocessor">#define PWM_INTENCLR_SEQSTARTED0_Disabled (0UL) </span></div><div class="line"><a name="l07925"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a324f180596f9f269e2bdd45d2136e657"> 7925</a></span>&#160;<span class="preprocessor">#define PWM_INTENCLR_SEQSTARTED0_Enabled (1UL) </span></div><div class="line"><a name="l07926"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1691b33c78ce0e42de6efd6a5284c118"> 7926</a></span>&#160;<span class="preprocessor">#define PWM_INTENCLR_SEQSTARTED0_Clear (1UL) </span></div><div class="line"><a name="l07928"></a><span class="lineno"> 7928</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Write &#39;1&#39; to Disable interrupt for STOPPED event */</span><span class="preprocessor"></span></div><div class="line"><a name="l07929"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adea019c35641b7405e90c05cca7c8f33"> 7929</a></span>&#160;<span class="preprocessor">#define PWM_INTENCLR_STOPPED_Pos (1UL) </span></div><div class="line"><a name="l07930"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a63f640f0337e4d7d8b7e0b8b1ba7d703"> 7930</a></span>&#160;<span class="preprocessor">#define PWM_INTENCLR_STOPPED_Msk (0x1UL &lt;&lt; PWM_INTENCLR_STOPPED_Pos) </span></div><div class="line"><a name="l07931"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af7479b692d2a3472893459de69cc925f"> 7931</a></span>&#160;<span class="preprocessor">#define PWM_INTENCLR_STOPPED_Disabled (0UL) </span></div><div class="line"><a name="l07932"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4ded34243445c494651421f44b297ab4"> 7932</a></span>&#160;<span class="preprocessor">#define PWM_INTENCLR_STOPPED_Enabled (1UL) </span></div><div class="line"><a name="l07933"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a85c6966b0ee91345c3144de41b559c07"> 7933</a></span>&#160;<span class="preprocessor">#define PWM_INTENCLR_STOPPED_Clear (1UL) </span></div><div class="line"><a name="l07935"></a><span class="lineno"> 7935</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: PWM_ENABLE */</span><span class="preprocessor"></span></div><div class="line"><a name="l07936"></a><span class="lineno"> 7936</span>&#160;<span class="comment">/* Description: PWM module enable register */</span></div><div class="line"><a name="l07937"></a><span class="lineno"> 7937</span>&#160;</div><div class="line"><a name="l07938"></a><span class="lineno"> 7938</span>&#160;<span class="comment">/* Bit 0 : Enable or disable PWM module */</span></div><div class="line"><a name="l07939"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aae974bed3ad99831b6b8f08d3e5f6d0c"> 7939</a></span>&#160;<span class="preprocessor">#define PWM_ENABLE_ENABLE_Pos (0UL) </span></div><div class="line"><a name="l07940"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae0062e63360081a7e95609bcfda30410"> 7940</a></span>&#160;<span class="preprocessor">#define PWM_ENABLE_ENABLE_Msk (0x1UL &lt;&lt; PWM_ENABLE_ENABLE_Pos) </span></div><div class="line"><a name="l07941"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae00b9fe4e47f977dbdbfa761ccccce19"> 7941</a></span>&#160;<span class="preprocessor">#define PWM_ENABLE_ENABLE_Disabled (0UL) </span></div><div class="line"><a name="l07942"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afc13303998c90cc4c8509771b17407f2"> 7942</a></span>&#160;<span class="preprocessor">#define PWM_ENABLE_ENABLE_Enabled (1UL) </span></div><div class="line"><a name="l07944"></a><span class="lineno"> 7944</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: PWM_MODE */</span><span class="preprocessor"></span></div><div class="line"><a name="l07945"></a><span class="lineno"> 7945</span>&#160;<span class="comment">/* Description: Selects operating mode of the wave counter */</span></div><div class="line"><a name="l07946"></a><span class="lineno"> 7946</span>&#160;</div><div class="line"><a name="l07947"></a><span class="lineno"> 7947</span>&#160;<span class="comment">/* Bit 0 : Selects up or up and down as wave counter mode */</span></div><div class="line"><a name="l07948"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0c944fc3a0e9c7f440aa277d02c4fc9e"> 7948</a></span>&#160;<span class="preprocessor">#define PWM_MODE_UPDOWN_Pos (0UL) </span></div><div class="line"><a name="l07949"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1f99424ff986f2fe23d09bd70033eae0"> 7949</a></span>&#160;<span class="preprocessor">#define PWM_MODE_UPDOWN_Msk (0x1UL &lt;&lt; PWM_MODE_UPDOWN_Pos) </span></div><div class="line"><a name="l07950"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1c40be35c6ff11bcdda3ef3d83912ad1"> 7950</a></span>&#160;<span class="preprocessor">#define PWM_MODE_UPDOWN_Up (0UL) </span></div><div class="line"><a name="l07951"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad4f3c7f276252c7c712eaed5fe9ac727"> 7951</a></span>&#160;<span class="preprocessor">#define PWM_MODE_UPDOWN_UpAndDown (1UL) </span></div><div class="line"><a name="l07953"></a><span class="lineno"> 7953</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: PWM_COUNTERTOP */</span><span class="preprocessor"></span></div><div class="line"><a name="l07954"></a><span class="lineno"> 7954</span>&#160;<span class="comment">/* Description: Value up to which the pulse generator counter counts */</span></div><div class="line"><a name="l07955"></a><span class="lineno"> 7955</span>&#160;</div><div class="line"><a name="l07956"></a><span class="lineno"> 7956</span>&#160;<span class="comment">/* Bits 14..0 : Value up to which the pulse generator counter counts. This register is ignored when DECODER.MODE=WaveForm and only values from RAM will be used. */</span></div><div class="line"><a name="l07957"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aefcef1f83baacb07ad9d59885187f3cc"> 7957</a></span>&#160;<span class="preprocessor">#define PWM_COUNTERTOP_COUNTERTOP_Pos (0UL) </span></div><div class="line"><a name="l07958"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acd92f40c477a3f5ac20dff459f64dbd1"> 7958</a></span>&#160;<span class="preprocessor">#define PWM_COUNTERTOP_COUNTERTOP_Msk (0x7FFFUL &lt;&lt; PWM_COUNTERTOP_COUNTERTOP_Pos) </span></div><div class="line"><a name="l07960"></a><span class="lineno"> 7960</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: PWM_PRESCALER */</span><span class="preprocessor"></span></div><div class="line"><a name="l07961"></a><span class="lineno"> 7961</span>&#160;<span class="comment">/* Description: Configuration for PWM_CLK */</span></div><div class="line"><a name="l07962"></a><span class="lineno"> 7962</span>&#160;</div><div class="line"><a name="l07963"></a><span class="lineno"> 7963</span>&#160;<span class="comment">/* Bits 2..0 : Pre-scaler of PWM_CLK */</span></div><div class="line"><a name="l07964"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aafdfab3b7aec2dfb3a181398f56fa809"> 7964</a></span>&#160;<span class="preprocessor">#define PWM_PRESCALER_PRESCALER_Pos (0UL) </span></div><div class="line"><a name="l07965"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8a3d7a9a3ec41b1330771cd745880b5a"> 7965</a></span>&#160;<span class="preprocessor">#define PWM_PRESCALER_PRESCALER_Msk (0x7UL &lt;&lt; PWM_PRESCALER_PRESCALER_Pos) </span></div><div class="line"><a name="l07966"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a736bbcbdd2b6d8369031dff71d6ca6d0"> 7966</a></span>&#160;<span class="preprocessor">#define PWM_PRESCALER_PRESCALER_DIV_1 (0UL) </span></div><div class="line"><a name="l07967"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab3f3f679457d25eb72941f07fb12ab4f"> 7967</a></span>&#160;<span class="preprocessor">#define PWM_PRESCALER_PRESCALER_DIV_2 (1UL) </span></div><div class="line"><a name="l07968"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa97a5bea50af868992ab0697362cfb44"> 7968</a></span>&#160;<span class="preprocessor">#define PWM_PRESCALER_PRESCALER_DIV_4 (2UL) </span></div><div class="line"><a name="l07969"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a89506967ee9e95316e8e150d90a1412d"> 7969</a></span>&#160;<span class="preprocessor">#define PWM_PRESCALER_PRESCALER_DIV_8 (3UL) </span></div><div class="line"><a name="l07970"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a815e1649c58426e468eea6354efefcab"> 7970</a></span>&#160;<span class="preprocessor">#define PWM_PRESCALER_PRESCALER_DIV_16 (4UL) </span></div><div class="line"><a name="l07971"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aaeaf9790f3db6a714f886eb4e198cab8"> 7971</a></span>&#160;<span class="preprocessor">#define PWM_PRESCALER_PRESCALER_DIV_32 (5UL) </span></div><div class="line"><a name="l07972"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a63cf4c4550048181b0841ea4b9960488"> 7972</a></span>&#160;<span class="preprocessor">#define PWM_PRESCALER_PRESCALER_DIV_64 (6UL) </span></div><div class="line"><a name="l07973"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7d86cbc6841a3879da0e70f298769d51"> 7973</a></span>&#160;<span class="preprocessor">#define PWM_PRESCALER_PRESCALER_DIV_128 (7UL) </span></div><div class="line"><a name="l07975"></a><span class="lineno"> 7975</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: PWM_DECODER */</span><span class="preprocessor"></span></div><div class="line"><a name="l07976"></a><span class="lineno"> 7976</span>&#160;<span class="comment">/* Description: Configuration of the decoder */</span></div><div class="line"><a name="l07977"></a><span class="lineno"> 7977</span>&#160;</div><div class="line"><a name="l07978"></a><span class="lineno"> 7978</span>&#160;<span class="comment">/* Bit 8 : Selects source for advancing the active sequence */</span></div><div class="line"><a name="l07979"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4e67509a906158645e932fa6ce478a19"> 7979</a></span>&#160;<span class="preprocessor">#define PWM_DECODER_MODE_Pos (8UL) </span></div><div class="line"><a name="l07980"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3ccebd4369cf0a8a51612fe15823c28a"> 7980</a></span>&#160;<span class="preprocessor">#define PWM_DECODER_MODE_Msk (0x1UL &lt;&lt; PWM_DECODER_MODE_Pos) </span></div><div class="line"><a name="l07981"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a22be718d42893dcedc9e4fdaa8a8bb41"> 7981</a></span>&#160;<span class="preprocessor">#define PWM_DECODER_MODE_RefreshCount (0UL) </span></div><div class="line"><a name="l07982"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a32f8ada07ead34b1987732dc0dd5228a"> 7982</a></span>&#160;<span class="preprocessor">#define PWM_DECODER_MODE_NextStep (1UL) </span></div><div class="line"><a name="l07984"></a><span class="lineno"> 7984</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 2..0 : How a sequence is read from RAM and spread to the compare register */</span><span class="preprocessor"></span></div><div class="line"><a name="l07985"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7be54b792e74477e6ab8c0242722dca1"> 7985</a></span>&#160;<span class="preprocessor">#define PWM_DECODER_LOAD_Pos (0UL) </span></div><div class="line"><a name="l07986"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acd1cdd627bd8d7d230919c7fd984a998"> 7986</a></span>&#160;<span class="preprocessor">#define PWM_DECODER_LOAD_Msk (0x7UL &lt;&lt; PWM_DECODER_LOAD_Pos) </span></div><div class="line"><a name="l07987"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8dfe9a40b0e4745120bb7d900b67aa1f"> 7987</a></span>&#160;<span class="preprocessor">#define PWM_DECODER_LOAD_Common (0UL) </span></div><div class="line"><a name="l07988"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4a65f4c2e45a2d824d2952d8f26203d5"> 7988</a></span>&#160;<span class="preprocessor">#define PWM_DECODER_LOAD_Grouped (1UL) </span></div><div class="line"><a name="l07989"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af43729180c59fbf781ebce5252a6469d"> 7989</a></span>&#160;<span class="preprocessor">#define PWM_DECODER_LOAD_Individual (2UL) </span></div><div class="line"><a name="l07990"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0188efef08990aeeacf1572b3cef6e09"> 7990</a></span>&#160;<span class="preprocessor">#define PWM_DECODER_LOAD_WaveForm (3UL) </span></div><div class="line"><a name="l07992"></a><span class="lineno"> 7992</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: PWM_LOOP */</span><span class="preprocessor"></span></div><div class="line"><a name="l07993"></a><span class="lineno"> 7993</span>&#160;<span class="comment">/* Description: Amount of playback of a loop */</span></div><div class="line"><a name="l07994"></a><span class="lineno"> 7994</span>&#160;</div><div class="line"><a name="l07995"></a><span class="lineno"> 7995</span>&#160;<span class="comment">/* Bits 15..0 : Amount of playback of pattern cycles */</span></div><div class="line"><a name="l07996"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a36d63cde211f4bd3b2fdf2b2fb3bc134"> 7996</a></span>&#160;<span class="preprocessor">#define PWM_LOOP_CNT_Pos (0UL) </span></div><div class="line"><a name="l07997"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2d07a8b16e8396ad112bb3ccb0c339ba"> 7997</a></span>&#160;<span class="preprocessor">#define PWM_LOOP_CNT_Msk (0xFFFFUL &lt;&lt; PWM_LOOP_CNT_Pos) </span></div><div class="line"><a name="l07998"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2cbed041741aa1a7badc6b30afbf8b78"> 7998</a></span>&#160;<span class="preprocessor">#define PWM_LOOP_CNT_Disabled (0UL) </span></div><div class="line"><a name="l08000"></a><span class="lineno"> 8000</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: PWM_SEQ_PTR */</span><span class="preprocessor"></span></div><div class="line"><a name="l08001"></a><span class="lineno"> 8001</span>&#160;<span class="comment">/* Description: Description cluster[0]:  Beginning address in Data RAM of sequence A */</span></div><div class="line"><a name="l08002"></a><span class="lineno"> 8002</span>&#160;</div><div class="line"><a name="l08003"></a><span class="lineno"> 8003</span>&#160;<span class="comment">/* Bits 31..0 : Beginning address in Data RAM of sequence A */</span></div><div class="line"><a name="l08004"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aca1fdad7c54ead4fb39458df2a918be7"> 8004</a></span>&#160;<span class="preprocessor">#define PWM_SEQ_PTR_PTR_Pos (0UL) </span></div><div class="line"><a name="l08005"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4ff9f8002b42cc002b0860d59b0062e6"> 8005</a></span>&#160;<span class="preprocessor">#define PWM_SEQ_PTR_PTR_Msk (0xFFFFFFFFUL &lt;&lt; PWM_SEQ_PTR_PTR_Pos) </span></div><div class="line"><a name="l08007"></a><span class="lineno"> 8007</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: PWM_SEQ_CNT */</span><span class="preprocessor"></span></div><div class="line"><a name="l08008"></a><span class="lineno"> 8008</span>&#160;<span class="comment">/* Description: Description cluster[0]:  Amount of values (duty cycles) in sequence A */</span></div><div class="line"><a name="l08009"></a><span class="lineno"> 8009</span>&#160;</div><div class="line"><a name="l08010"></a><span class="lineno"> 8010</span>&#160;<span class="comment">/* Bits 14..0 : Amount of values (duty cycles) in sequence A */</span></div><div class="line"><a name="l08011"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a72e7064210c7063efcdf3595761f6287"> 8011</a></span>&#160;<span class="preprocessor">#define PWM_SEQ_CNT_CNT_Pos (0UL) </span></div><div class="line"><a name="l08012"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad92998c57af52c80a701ca34cf2a64b7"> 8012</a></span>&#160;<span class="preprocessor">#define PWM_SEQ_CNT_CNT_Msk (0x7FFFUL &lt;&lt; PWM_SEQ_CNT_CNT_Pos) </span></div><div class="line"><a name="l08013"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac5ce0449dc3f9f6749822bad64fbd2fe"> 8013</a></span>&#160;<span class="preprocessor">#define PWM_SEQ_CNT_CNT_Disabled (0UL) </span></div><div class="line"><a name="l08015"></a><span class="lineno"> 8015</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: PWM_SEQ_REFRESH */</span><span class="preprocessor"></span></div><div class="line"><a name="l08016"></a><span class="lineno"> 8016</span>&#160;<span class="comment">/* Description: Description cluster[0]:  Amount of additional PWM periods between samples loaded to compare register (load every CNT+1 PWM periods) */</span></div><div class="line"><a name="l08017"></a><span class="lineno"> 8017</span>&#160;</div><div class="line"><a name="l08018"></a><span class="lineno"> 8018</span>&#160;<span class="comment">/* Bits 23..0 : Amount of additional PWM periods between samples loaded to compare register (load every CNT+1 PWM periods) */</span></div><div class="line"><a name="l08019"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a112459ece491b3879dcb5d6ffa2c0591"> 8019</a></span>&#160;<span class="preprocessor">#define PWM_SEQ_REFRESH_CNT_Pos (0UL) </span></div><div class="line"><a name="l08020"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6f93de195bb568d591a1772b47498a7e"> 8020</a></span>&#160;<span class="preprocessor">#define PWM_SEQ_REFRESH_CNT_Msk (0xFFFFFFUL &lt;&lt; PWM_SEQ_REFRESH_CNT_Pos) </span></div><div class="line"><a name="l08021"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acf2d6930de612480f2d16e49bbb728c1"> 8021</a></span>&#160;<span class="preprocessor">#define PWM_SEQ_REFRESH_CNT_Continuous (0UL) </span></div><div class="line"><a name="l08023"></a><span class="lineno"> 8023</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: PWM_SEQ_ENDDELAY */</span><span class="preprocessor"></span></div><div class="line"><a name="l08024"></a><span class="lineno"> 8024</span>&#160;<span class="comment">/* Description: Description cluster[0]:  Time added after the sequence */</span></div><div class="line"><a name="l08025"></a><span class="lineno"> 8025</span>&#160;</div><div class="line"><a name="l08026"></a><span class="lineno"> 8026</span>&#160;<span class="comment">/* Bits 23..0 : Time added after the sequence in PWM periods */</span></div><div class="line"><a name="l08027"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2df5d49964492ac50bdf2b164feb94a6"> 8027</a></span>&#160;<span class="preprocessor">#define PWM_SEQ_ENDDELAY_CNT_Pos (0UL) </span></div><div class="line"><a name="l08028"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac1e671407b8d31e21fea0f7e08ad3277"> 8028</a></span>&#160;<span class="preprocessor">#define PWM_SEQ_ENDDELAY_CNT_Msk (0xFFFFFFUL &lt;&lt; PWM_SEQ_ENDDELAY_CNT_Pos) </span></div><div class="line"><a name="l08030"></a><span class="lineno"> 8030</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: PWM_PSEL_OUT */</span><span class="preprocessor"></span></div><div class="line"><a name="l08031"></a><span class="lineno"> 8031</span>&#160;<span class="comment">/* Description: Description collection[0]:  Output pin select for PWM channel 0 */</span></div><div class="line"><a name="l08032"></a><span class="lineno"> 8032</span>&#160;</div><div class="line"><a name="l08033"></a><span class="lineno"> 8033</span>&#160;<span class="comment">/* Bit 31 : Connection */</span></div><div class="line"><a name="l08034"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4cc42791dce429a999488a7e29a1c732"> 8034</a></span>&#160;<span class="preprocessor">#define PWM_PSEL_OUT_CONNECT_Pos (31UL) </span></div><div class="line"><a name="l08035"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a64560363df990e5e3374f4361fb48842"> 8035</a></span>&#160;<span class="preprocessor">#define PWM_PSEL_OUT_CONNECT_Msk (0x1UL &lt;&lt; PWM_PSEL_OUT_CONNECT_Pos) </span></div><div class="line"><a name="l08036"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a65574ba117fa2a967217aef642e950c3"> 8036</a></span>&#160;<span class="preprocessor">#define PWM_PSEL_OUT_CONNECT_Connected (0UL) </span></div><div class="line"><a name="l08037"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8db9a626a3575b2ff5d41d7f5e3133fd"> 8037</a></span>&#160;<span class="preprocessor">#define PWM_PSEL_OUT_CONNECT_Disconnected (1UL) </span></div><div class="line"><a name="l08039"></a><span class="lineno"> 8039</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 9..8 : Port number */</span><span class="preprocessor"></span></div><div class="line"><a name="l08040"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af2da3ed415fea4fbb8dbfe1c014f8066"> 8040</a></span>&#160;<span class="preprocessor">#define PWM_PSEL_OUT_PORT_Pos (8UL) </span></div><div class="line"><a name="l08041"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a785d35f3fac9f4cc108151b33cbac6cf"> 8041</a></span>&#160;<span class="preprocessor">#define PWM_PSEL_OUT_PORT_Msk (0x3UL &lt;&lt; PWM_PSEL_OUT_PORT_Pos) </span></div><div class="line"><a name="l08043"></a><span class="lineno"> 8043</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 4..0 : Pin number */</span><span class="preprocessor"></span></div><div class="line"><a name="l08044"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1146796113e370da04c23e0062d9caa5"> 8044</a></span>&#160;<span class="preprocessor">#define PWM_PSEL_OUT_PIN_Pos (0UL) </span></div><div class="line"><a name="l08045"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a891e7b1efbc2db70b6d396ef2d924ee7"> 8045</a></span>&#160;<span class="preprocessor">#define PWM_PSEL_OUT_PIN_Msk (0x1FUL &lt;&lt; PWM_PSEL_OUT_PIN_Pos) </span></div><div class="line"><a name="l08048"></a><span class="lineno"> 8048</span>&#160;<span class="preprocessor"></span><span class="comment">/* Peripheral: QDEC */</span><span class="preprocessor"></span></div><div class="line"><a name="l08049"></a><span class="lineno"> 8049</span>&#160;<span class="comment">/* Description: Quadrature Decoder */</span></div><div class="line"><a name="l08050"></a><span class="lineno"> 8050</span>&#160;</div><div class="line"><a name="l08051"></a><span class="lineno"> 8051</span>&#160;<span class="comment">/* Register: QDEC_SHORTS */</span></div><div class="line"><a name="l08052"></a><span class="lineno"> 8052</span>&#160;<span class="comment">/* Description: Shortcut register */</span></div><div class="line"><a name="l08053"></a><span class="lineno"> 8053</span>&#160;</div><div class="line"><a name="l08054"></a><span class="lineno"> 8054</span>&#160;<span class="comment">/* Bit 6 : Shortcut between SAMPLERDY event and READCLRACC task */</span></div><div class="line"><a name="l08055"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab3e9934ace41529fb6588d3ffe0d41e7"> 8055</a></span>&#160;<span class="preprocessor">#define QDEC_SHORTS_SAMPLERDY_READCLRACC_Pos (6UL) </span></div><div class="line"><a name="l08056"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad68dcc61ba2902e0bdc7dc2aca8c66cc"> 8056</a></span>&#160;<span class="preprocessor">#define QDEC_SHORTS_SAMPLERDY_READCLRACC_Msk (0x1UL &lt;&lt; QDEC_SHORTS_SAMPLERDY_READCLRACC_Pos) </span></div><div class="line"><a name="l08057"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a291353c5af5a8d898a3670e82299e49a"> 8057</a></span>&#160;<span class="preprocessor">#define QDEC_SHORTS_SAMPLERDY_READCLRACC_Disabled (0UL) </span></div><div class="line"><a name="l08058"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a378298d6e38a3f592344a77f72b640c9"> 8058</a></span>&#160;<span class="preprocessor">#define QDEC_SHORTS_SAMPLERDY_READCLRACC_Enabled (1UL) </span></div><div class="line"><a name="l08060"></a><span class="lineno"> 8060</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 5 : Shortcut between DBLRDY event and STOP task */</span><span class="preprocessor"></span></div><div class="line"><a name="l08061"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aaae234d5ac8b577c980947f194fc99fa"> 8061</a></span>&#160;<span class="preprocessor">#define QDEC_SHORTS_DBLRDY_STOP_Pos (5UL) </span></div><div class="line"><a name="l08062"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6d10677033e50d872edd3d065054892e"> 8062</a></span>&#160;<span class="preprocessor">#define QDEC_SHORTS_DBLRDY_STOP_Msk (0x1UL &lt;&lt; QDEC_SHORTS_DBLRDY_STOP_Pos) </span></div><div class="line"><a name="l08063"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae5016feba493df4bd3e99f9acb9b78fa"> 8063</a></span>&#160;<span class="preprocessor">#define QDEC_SHORTS_DBLRDY_STOP_Disabled (0UL) </span></div><div class="line"><a name="l08064"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aeeb9704e46acc2970c266c0f8bef1bd4"> 8064</a></span>&#160;<span class="preprocessor">#define QDEC_SHORTS_DBLRDY_STOP_Enabled (1UL) </span></div><div class="line"><a name="l08066"></a><span class="lineno"> 8066</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 4 : Shortcut between DBLRDY event and RDCLRDBL task */</span><span class="preprocessor"></span></div><div class="line"><a name="l08067"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a18aee8015ddefea91bd720aeb7feeceb"> 8067</a></span>&#160;<span class="preprocessor">#define QDEC_SHORTS_DBLRDY_RDCLRDBL_Pos (4UL) </span></div><div class="line"><a name="l08068"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a977af50e7470630f30a6b9fc2a059ab6"> 8068</a></span>&#160;<span class="preprocessor">#define QDEC_SHORTS_DBLRDY_RDCLRDBL_Msk (0x1UL &lt;&lt; QDEC_SHORTS_DBLRDY_RDCLRDBL_Pos) </span></div><div class="line"><a name="l08069"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3930615ac9426f50d390cc9b91aedb3b"> 8069</a></span>&#160;<span class="preprocessor">#define QDEC_SHORTS_DBLRDY_RDCLRDBL_Disabled (0UL) </span></div><div class="line"><a name="l08070"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad2edb7e50f2c9aa13a2dacdf0b1cbf9c"> 8070</a></span>&#160;<span class="preprocessor">#define QDEC_SHORTS_DBLRDY_RDCLRDBL_Enabled (1UL) </span></div><div class="line"><a name="l08072"></a><span class="lineno"> 8072</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 3 : Shortcut between REPORTRDY event and STOP task */</span><span class="preprocessor"></span></div><div class="line"><a name="l08073"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab07c9391b93681e798f19be6b21af0ff"> 8073</a></span>&#160;<span class="preprocessor">#define QDEC_SHORTS_REPORTRDY_STOP_Pos (3UL) </span></div><div class="line"><a name="l08074"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7292605e1d8118c8354574c906aee71a"> 8074</a></span>&#160;<span class="preprocessor">#define QDEC_SHORTS_REPORTRDY_STOP_Msk (0x1UL &lt;&lt; QDEC_SHORTS_REPORTRDY_STOP_Pos) </span></div><div class="line"><a name="l08075"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aab17dcd74da08bccdb51575e71208afd"> 8075</a></span>&#160;<span class="preprocessor">#define QDEC_SHORTS_REPORTRDY_STOP_Disabled (0UL) </span></div><div class="line"><a name="l08076"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aca723b6b96e7655971aaf5a708a65971"> 8076</a></span>&#160;<span class="preprocessor">#define QDEC_SHORTS_REPORTRDY_STOP_Enabled (1UL) </span></div><div class="line"><a name="l08078"></a><span class="lineno"> 8078</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Shortcut between REPORTRDY event and RDCLRACC task */</span><span class="preprocessor"></span></div><div class="line"><a name="l08079"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9cf33d279baf0629ead3320cd6e12c33"> 8079</a></span>&#160;<span class="preprocessor">#define QDEC_SHORTS_REPORTRDY_RDCLRACC_Pos (2UL) </span></div><div class="line"><a name="l08080"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a59d5660b2258c6d75d78e162e6b10ae2"> 8080</a></span>&#160;<span class="preprocessor">#define QDEC_SHORTS_REPORTRDY_RDCLRACC_Msk (0x1UL &lt;&lt; QDEC_SHORTS_REPORTRDY_RDCLRACC_Pos) </span></div><div class="line"><a name="l08081"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a976d0da88822cc015d04a7d370e1dec1"> 8081</a></span>&#160;<span class="preprocessor">#define QDEC_SHORTS_REPORTRDY_RDCLRACC_Disabled (0UL) </span></div><div class="line"><a name="l08082"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a04026eaac9abc44d3f21f226e71fc4c9"> 8082</a></span>&#160;<span class="preprocessor">#define QDEC_SHORTS_REPORTRDY_RDCLRACC_Enabled (1UL) </span></div><div class="line"><a name="l08084"></a><span class="lineno"> 8084</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Shortcut between SAMPLERDY event and STOP task */</span><span class="preprocessor"></span></div><div class="line"><a name="l08085"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac7ff30fedd23c804b4bb357a2b68abd4"> 8085</a></span>&#160;<span class="preprocessor">#define QDEC_SHORTS_SAMPLERDY_STOP_Pos (1UL) </span></div><div class="line"><a name="l08086"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adaea601adbd9513badf789db25b8c6d6"> 8086</a></span>&#160;<span class="preprocessor">#define QDEC_SHORTS_SAMPLERDY_STOP_Msk (0x1UL &lt;&lt; QDEC_SHORTS_SAMPLERDY_STOP_Pos) </span></div><div class="line"><a name="l08087"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a84c9e896ff3d4e711ab8e10cfa33b2e6"> 8087</a></span>&#160;<span class="preprocessor">#define QDEC_SHORTS_SAMPLERDY_STOP_Disabled (0UL) </span></div><div class="line"><a name="l08088"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af269cf623e12a4a02681b9ea81ec8dcf"> 8088</a></span>&#160;<span class="preprocessor">#define QDEC_SHORTS_SAMPLERDY_STOP_Enabled (1UL) </span></div><div class="line"><a name="l08090"></a><span class="lineno"> 8090</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Shortcut between REPORTRDY event and READCLRACC task */</span><span class="preprocessor"></span></div><div class="line"><a name="l08091"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae36eb3bc70248033ac6f81fa92e95e0a"> 8091</a></span>&#160;<span class="preprocessor">#define QDEC_SHORTS_REPORTRDY_READCLRACC_Pos (0UL) </span></div><div class="line"><a name="l08092"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a285a3aa58400353b5757a097ad62933f"> 8092</a></span>&#160;<span class="preprocessor">#define QDEC_SHORTS_REPORTRDY_READCLRACC_Msk (0x1UL &lt;&lt; QDEC_SHORTS_REPORTRDY_READCLRACC_Pos) </span></div><div class="line"><a name="l08093"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5fbb274e98c63ab2a23f045c75d0012e"> 8093</a></span>&#160;<span class="preprocessor">#define QDEC_SHORTS_REPORTRDY_READCLRACC_Disabled (0UL) </span></div><div class="line"><a name="l08094"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad79a7929378a4d3b6010225f14fea6b0"> 8094</a></span>&#160;<span class="preprocessor">#define QDEC_SHORTS_REPORTRDY_READCLRACC_Enabled (1UL) </span></div><div class="line"><a name="l08096"></a><span class="lineno"> 8096</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: QDEC_INTENSET */</span><span class="preprocessor"></span></div><div class="line"><a name="l08097"></a><span class="lineno"> 8097</span>&#160;<span class="comment">/* Description: Enable interrupt */</span></div><div class="line"><a name="l08098"></a><span class="lineno"> 8098</span>&#160;</div><div class="line"><a name="l08099"></a><span class="lineno"> 8099</span>&#160;<span class="comment">/* Bit 4 : Write &#39;1&#39; to Enable interrupt for STOPPED event */</span></div><div class="line"><a name="l08100"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6a65152b4d34f4a1f675a3761b4b4d7e"> 8100</a></span>&#160;<span class="preprocessor">#define QDEC_INTENSET_STOPPED_Pos (4UL) </span></div><div class="line"><a name="l08101"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa6750d31904e110499ae1a63d13f80ce"> 8101</a></span>&#160;<span class="preprocessor">#define QDEC_INTENSET_STOPPED_Msk (0x1UL &lt;&lt; QDEC_INTENSET_STOPPED_Pos) </span></div><div class="line"><a name="l08102"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a30f28fc0f3754748816873cbed551e81"> 8102</a></span>&#160;<span class="preprocessor">#define QDEC_INTENSET_STOPPED_Disabled (0UL) </span></div><div class="line"><a name="l08103"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ada56784d859121cf97dd04c01c3c03e9"> 8103</a></span>&#160;<span class="preprocessor">#define QDEC_INTENSET_STOPPED_Enabled (1UL) </span></div><div class="line"><a name="l08104"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a51cb021acb6b3099693d9117a02bdd4d"> 8104</a></span>&#160;<span class="preprocessor">#define QDEC_INTENSET_STOPPED_Set (1UL) </span></div><div class="line"><a name="l08106"></a><span class="lineno"> 8106</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 3 : Write &#39;1&#39; to Enable interrupt for DBLRDY event */</span><span class="preprocessor"></span></div><div class="line"><a name="l08107"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abf41d3cadb9c1ca83a51a6175697ae38"> 8107</a></span>&#160;<span class="preprocessor">#define QDEC_INTENSET_DBLRDY_Pos (3UL) </span></div><div class="line"><a name="l08108"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a12cce3e303e3581a4ca0d54286d87fb3"> 8108</a></span>&#160;<span class="preprocessor">#define QDEC_INTENSET_DBLRDY_Msk (0x1UL &lt;&lt; QDEC_INTENSET_DBLRDY_Pos) </span></div><div class="line"><a name="l08109"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ade9d9f8b8c82bc1104afdf1194347137"> 8109</a></span>&#160;<span class="preprocessor">#define QDEC_INTENSET_DBLRDY_Disabled (0UL) </span></div><div class="line"><a name="l08110"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9f5fd8763181b0dc7c6f16ddd65816d2"> 8110</a></span>&#160;<span class="preprocessor">#define QDEC_INTENSET_DBLRDY_Enabled (1UL) </span></div><div class="line"><a name="l08111"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a703ca09b326e7599db0fdb20d04551db"> 8111</a></span>&#160;<span class="preprocessor">#define QDEC_INTENSET_DBLRDY_Set (1UL) </span></div><div class="line"><a name="l08113"></a><span class="lineno"> 8113</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Write &#39;1&#39; to Enable interrupt for ACCOF event */</span><span class="preprocessor"></span></div><div class="line"><a name="l08114"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3a50751ca88702cd9885820593c04f3a"> 8114</a></span>&#160;<span class="preprocessor">#define QDEC_INTENSET_ACCOF_Pos (2UL) </span></div><div class="line"><a name="l08115"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a575eaf68f6e6472dc6c94393a0ecda5e"> 8115</a></span>&#160;<span class="preprocessor">#define QDEC_INTENSET_ACCOF_Msk (0x1UL &lt;&lt; QDEC_INTENSET_ACCOF_Pos) </span></div><div class="line"><a name="l08116"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad0f3112569fa18d440e20b1c933edd1c"> 8116</a></span>&#160;<span class="preprocessor">#define QDEC_INTENSET_ACCOF_Disabled (0UL) </span></div><div class="line"><a name="l08117"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5b14845a1ffbbd88172feb06cb594246"> 8117</a></span>&#160;<span class="preprocessor">#define QDEC_INTENSET_ACCOF_Enabled (1UL) </span></div><div class="line"><a name="l08118"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aac0a52ccbf3d10295475aa250c3efb83"> 8118</a></span>&#160;<span class="preprocessor">#define QDEC_INTENSET_ACCOF_Set (1UL) </span></div><div class="line"><a name="l08120"></a><span class="lineno"> 8120</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Write &#39;1&#39; to Enable interrupt for REPORTRDY event */</span><span class="preprocessor"></span></div><div class="line"><a name="l08121"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a31a74c6bda9051b79d28f62fed695f12"> 8121</a></span>&#160;<span class="preprocessor">#define QDEC_INTENSET_REPORTRDY_Pos (1UL) </span></div><div class="line"><a name="l08122"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aad83227254999b4eab75b71315bf67b7"> 8122</a></span>&#160;<span class="preprocessor">#define QDEC_INTENSET_REPORTRDY_Msk (0x1UL &lt;&lt; QDEC_INTENSET_REPORTRDY_Pos) </span></div><div class="line"><a name="l08123"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aaff1326d1bfb95437e6fdb8ff29700c5"> 8123</a></span>&#160;<span class="preprocessor">#define QDEC_INTENSET_REPORTRDY_Disabled (0UL) </span></div><div class="line"><a name="l08124"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af83eca86d18f71cc3fe6e6d3bfc4dc78"> 8124</a></span>&#160;<span class="preprocessor">#define QDEC_INTENSET_REPORTRDY_Enabled (1UL) </span></div><div class="line"><a name="l08125"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a71df367e996ddb90488c93c38bbd704a"> 8125</a></span>&#160;<span class="preprocessor">#define QDEC_INTENSET_REPORTRDY_Set (1UL) </span></div><div class="line"><a name="l08127"></a><span class="lineno"> 8127</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Write &#39;1&#39; to Enable interrupt for SAMPLERDY event */</span><span class="preprocessor"></span></div><div class="line"><a name="l08128"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a59d2b71125c196cb658e8099bd96d1ac"> 8128</a></span>&#160;<span class="preprocessor">#define QDEC_INTENSET_SAMPLERDY_Pos (0UL) </span></div><div class="line"><a name="l08129"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8c7950622d48a12e7d5a6e163cffbcfa"> 8129</a></span>&#160;<span class="preprocessor">#define QDEC_INTENSET_SAMPLERDY_Msk (0x1UL &lt;&lt; QDEC_INTENSET_SAMPLERDY_Pos) </span></div><div class="line"><a name="l08130"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1f1c772ed5c366542d7aed6e99a5204a"> 8130</a></span>&#160;<span class="preprocessor">#define QDEC_INTENSET_SAMPLERDY_Disabled (0UL) </span></div><div class="line"><a name="l08131"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af6c4a58dd8c740ea832f29b37f74d97a"> 8131</a></span>&#160;<span class="preprocessor">#define QDEC_INTENSET_SAMPLERDY_Enabled (1UL) </span></div><div class="line"><a name="l08132"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af684f196f19e3166a44230ac687b79ca"> 8132</a></span>&#160;<span class="preprocessor">#define QDEC_INTENSET_SAMPLERDY_Set (1UL) </span></div><div class="line"><a name="l08134"></a><span class="lineno"> 8134</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: QDEC_INTENCLR */</span><span class="preprocessor"></span></div><div class="line"><a name="l08135"></a><span class="lineno"> 8135</span>&#160;<span class="comment">/* Description: Disable interrupt */</span></div><div class="line"><a name="l08136"></a><span class="lineno"> 8136</span>&#160;</div><div class="line"><a name="l08137"></a><span class="lineno"> 8137</span>&#160;<span class="comment">/* Bit 4 : Write &#39;1&#39; to Disable interrupt for STOPPED event */</span></div><div class="line"><a name="l08138"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac2527595d4f3d8e88ab979b7a98a1605"> 8138</a></span>&#160;<span class="preprocessor">#define QDEC_INTENCLR_STOPPED_Pos (4UL) </span></div><div class="line"><a name="l08139"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a109b86cfcfe52b80000cf0e2daece96c"> 8139</a></span>&#160;<span class="preprocessor">#define QDEC_INTENCLR_STOPPED_Msk (0x1UL &lt;&lt; QDEC_INTENCLR_STOPPED_Pos) </span></div><div class="line"><a name="l08140"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a88a84823d492b83b7f1c06d0793ad086"> 8140</a></span>&#160;<span class="preprocessor">#define QDEC_INTENCLR_STOPPED_Disabled (0UL) </span></div><div class="line"><a name="l08141"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab43fdef530eb6f103064f0a210799bc2"> 8141</a></span>&#160;<span class="preprocessor">#define QDEC_INTENCLR_STOPPED_Enabled (1UL) </span></div><div class="line"><a name="l08142"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac3f70a41fa766ec69c8aa8c867815eda"> 8142</a></span>&#160;<span class="preprocessor">#define QDEC_INTENCLR_STOPPED_Clear (1UL) </span></div><div class="line"><a name="l08144"></a><span class="lineno"> 8144</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 3 : Write &#39;1&#39; to Disable interrupt for DBLRDY event */</span><span class="preprocessor"></span></div><div class="line"><a name="l08145"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad0677ea7ce78a9ab94fe7f220a855b0f"> 8145</a></span>&#160;<span class="preprocessor">#define QDEC_INTENCLR_DBLRDY_Pos (3UL) </span></div><div class="line"><a name="l08146"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abc80989a986aab7a61f5e8eff3bf9b65"> 8146</a></span>&#160;<span class="preprocessor">#define QDEC_INTENCLR_DBLRDY_Msk (0x1UL &lt;&lt; QDEC_INTENCLR_DBLRDY_Pos) </span></div><div class="line"><a name="l08147"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8dac291b6e3cf3ecc603f573cee79782"> 8147</a></span>&#160;<span class="preprocessor">#define QDEC_INTENCLR_DBLRDY_Disabled (0UL) </span></div><div class="line"><a name="l08148"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a427e8ab4fbaaf7a109bbb29b9bcd3368"> 8148</a></span>&#160;<span class="preprocessor">#define QDEC_INTENCLR_DBLRDY_Enabled (1UL) </span></div><div class="line"><a name="l08149"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aff649470a65e9db57b1481edc119e857"> 8149</a></span>&#160;<span class="preprocessor">#define QDEC_INTENCLR_DBLRDY_Clear (1UL) </span></div><div class="line"><a name="l08151"></a><span class="lineno"> 8151</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Write &#39;1&#39; to Disable interrupt for ACCOF event */</span><span class="preprocessor"></span></div><div class="line"><a name="l08152"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a24a13d4558e57da42e6b48b0a289f702"> 8152</a></span>&#160;<span class="preprocessor">#define QDEC_INTENCLR_ACCOF_Pos (2UL) </span></div><div class="line"><a name="l08153"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a329e6ebd89e89b2f47d939b181318e96"> 8153</a></span>&#160;<span class="preprocessor">#define QDEC_INTENCLR_ACCOF_Msk (0x1UL &lt;&lt; QDEC_INTENCLR_ACCOF_Pos) </span></div><div class="line"><a name="l08154"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad1a0111c2abe3f7b41b50bc6c87b084e"> 8154</a></span>&#160;<span class="preprocessor">#define QDEC_INTENCLR_ACCOF_Disabled (0UL) </span></div><div class="line"><a name="l08155"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0b865afe46517c5039f1557661c7a6b4"> 8155</a></span>&#160;<span class="preprocessor">#define QDEC_INTENCLR_ACCOF_Enabled (1UL) </span></div><div class="line"><a name="l08156"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6984ba3a9e3900d30ac7f7c379f6c33b"> 8156</a></span>&#160;<span class="preprocessor">#define QDEC_INTENCLR_ACCOF_Clear (1UL) </span></div><div class="line"><a name="l08158"></a><span class="lineno"> 8158</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Write &#39;1&#39; to Disable interrupt for REPORTRDY event */</span><span class="preprocessor"></span></div><div class="line"><a name="l08159"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2d3bdfaff731fe5d3bf2dd3fbb2d9dbc"> 8159</a></span>&#160;<span class="preprocessor">#define QDEC_INTENCLR_REPORTRDY_Pos (1UL) </span></div><div class="line"><a name="l08160"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3c1218bb911b4fbebfe95d629c899b64"> 8160</a></span>&#160;<span class="preprocessor">#define QDEC_INTENCLR_REPORTRDY_Msk (0x1UL &lt;&lt; QDEC_INTENCLR_REPORTRDY_Pos) </span></div><div class="line"><a name="l08161"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4fece4541e99bb79a0ec8aec61bca512"> 8161</a></span>&#160;<span class="preprocessor">#define QDEC_INTENCLR_REPORTRDY_Disabled (0UL) </span></div><div class="line"><a name="l08162"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a81c3e36d4061e41ca7ceba05bbd350ff"> 8162</a></span>&#160;<span class="preprocessor">#define QDEC_INTENCLR_REPORTRDY_Enabled (1UL) </span></div><div class="line"><a name="l08163"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa172412b68d6cdf16dfa75cb626e373f"> 8163</a></span>&#160;<span class="preprocessor">#define QDEC_INTENCLR_REPORTRDY_Clear (1UL) </span></div><div class="line"><a name="l08165"></a><span class="lineno"> 8165</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Write &#39;1&#39; to Disable interrupt for SAMPLERDY event */</span><span class="preprocessor"></span></div><div class="line"><a name="l08166"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8e7f663fc733a41fa07ad88c9b8a0fad"> 8166</a></span>&#160;<span class="preprocessor">#define QDEC_INTENCLR_SAMPLERDY_Pos (0UL) </span></div><div class="line"><a name="l08167"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a324e23657065c00fa577313f5c75f63b"> 8167</a></span>&#160;<span class="preprocessor">#define QDEC_INTENCLR_SAMPLERDY_Msk (0x1UL &lt;&lt; QDEC_INTENCLR_SAMPLERDY_Pos) </span></div><div class="line"><a name="l08168"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af33fd083d51126adb95db9d7e18cd103"> 8168</a></span>&#160;<span class="preprocessor">#define QDEC_INTENCLR_SAMPLERDY_Disabled (0UL) </span></div><div class="line"><a name="l08169"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7b72ac3356d78d04460aa3b83de4a12e"> 8169</a></span>&#160;<span class="preprocessor">#define QDEC_INTENCLR_SAMPLERDY_Enabled (1UL) </span></div><div class="line"><a name="l08170"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa0942002d16c61d2865b27d686b238a9"> 8170</a></span>&#160;<span class="preprocessor">#define QDEC_INTENCLR_SAMPLERDY_Clear (1UL) </span></div><div class="line"><a name="l08172"></a><span class="lineno"> 8172</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: QDEC_ENABLE */</span><span class="preprocessor"></span></div><div class="line"><a name="l08173"></a><span class="lineno"> 8173</span>&#160;<span class="comment">/* Description: Enable the quadrature decoder */</span></div><div class="line"><a name="l08174"></a><span class="lineno"> 8174</span>&#160;</div><div class="line"><a name="l08175"></a><span class="lineno"> 8175</span>&#160;<span class="comment">/* Bit 0 : Enable or disable the quadrature decoder */</span></div><div class="line"><a name="l08176"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aafbaff80ed4d46887e2b82fbf34a0d82"> 8176</a></span>&#160;<span class="preprocessor">#define QDEC_ENABLE_ENABLE_Pos (0UL) </span></div><div class="line"><a name="l08177"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8b308df3c18d47ebb1d29dd006ee0910"> 8177</a></span>&#160;<span class="preprocessor">#define QDEC_ENABLE_ENABLE_Msk (0x1UL &lt;&lt; QDEC_ENABLE_ENABLE_Pos) </span></div><div class="line"><a name="l08178"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a09a3b6c610bbea679a11e17e24c65a1c"> 8178</a></span>&#160;<span class="preprocessor">#define QDEC_ENABLE_ENABLE_Disabled (0UL) </span></div><div class="line"><a name="l08179"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#affcc63937096d08e69df08b1f941bd1c"> 8179</a></span>&#160;<span class="preprocessor">#define QDEC_ENABLE_ENABLE_Enabled (1UL) </span></div><div class="line"><a name="l08181"></a><span class="lineno"> 8181</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: QDEC_LEDPOL */</span><span class="preprocessor"></span></div><div class="line"><a name="l08182"></a><span class="lineno"> 8182</span>&#160;<span class="comment">/* Description: LED output pin polarity */</span></div><div class="line"><a name="l08183"></a><span class="lineno"> 8183</span>&#160;</div><div class="line"><a name="l08184"></a><span class="lineno"> 8184</span>&#160;<span class="comment">/* Bit 0 : LED output pin polarity */</span></div><div class="line"><a name="l08185"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a275f98fa9552f65231dff5e9d0c33467"> 8185</a></span>&#160;<span class="preprocessor">#define QDEC_LEDPOL_LEDPOL_Pos (0UL) </span></div><div class="line"><a name="l08186"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7afaf375b191228bf137ffe27c16d683"> 8186</a></span>&#160;<span class="preprocessor">#define QDEC_LEDPOL_LEDPOL_Msk (0x1UL &lt;&lt; QDEC_LEDPOL_LEDPOL_Pos) </span></div><div class="line"><a name="l08187"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a529c3e88fa58bf1deee2c78811482bba"> 8187</a></span>&#160;<span class="preprocessor">#define QDEC_LEDPOL_LEDPOL_ActiveLow (0UL) </span></div><div class="line"><a name="l08188"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab545ddc567ad01d18bc0a62c363c8267"> 8188</a></span>&#160;<span class="preprocessor">#define QDEC_LEDPOL_LEDPOL_ActiveHigh (1UL) </span></div><div class="line"><a name="l08190"></a><span class="lineno"> 8190</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: QDEC_SAMPLEPER */</span><span class="preprocessor"></span></div><div class="line"><a name="l08191"></a><span class="lineno"> 8191</span>&#160;<span class="comment">/* Description: Sample period */</span></div><div class="line"><a name="l08192"></a><span class="lineno"> 8192</span>&#160;</div><div class="line"><a name="l08193"></a><span class="lineno"> 8193</span>&#160;<span class="comment">/* Bits 3..0 : Sample period. The SAMPLE register will be updated for every new sample */</span></div><div class="line"><a name="l08194"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a09860bfebf5e884b06fbc466fb928b31"> 8194</a></span>&#160;<span class="preprocessor">#define QDEC_SAMPLEPER_SAMPLEPER_Pos (0UL) </span></div><div class="line"><a name="l08195"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a071b667823ef00b5f2d70fa0641d7c62"> 8195</a></span>&#160;<span class="preprocessor">#define QDEC_SAMPLEPER_SAMPLEPER_Msk (0xFUL &lt;&lt; QDEC_SAMPLEPER_SAMPLEPER_Pos) </span></div><div class="line"><a name="l08196"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab36bb62c5149a6fb2c1abe4751e73524"> 8196</a></span>&#160;<span class="preprocessor">#define QDEC_SAMPLEPER_SAMPLEPER_128us (0UL) </span></div><div class="line"><a name="l08197"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3ce3ffe02116e2538ba207ef6096f03c"> 8197</a></span>&#160;<span class="preprocessor">#define QDEC_SAMPLEPER_SAMPLEPER_256us (1UL) </span></div><div class="line"><a name="l08198"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a831a19ee0b3dab0e3a548d3a6484e0cb"> 8198</a></span>&#160;<span class="preprocessor">#define QDEC_SAMPLEPER_SAMPLEPER_512us (2UL) </span></div><div class="line"><a name="l08199"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a413e8d1d7f17109899e2890d112a7396"> 8199</a></span>&#160;<span class="preprocessor">#define QDEC_SAMPLEPER_SAMPLEPER_1024us (3UL) </span></div><div class="line"><a name="l08200"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9ee172b46838ece9a4c90d943fe9cfa3"> 8200</a></span>&#160;<span class="preprocessor">#define QDEC_SAMPLEPER_SAMPLEPER_2048us (4UL) </span></div><div class="line"><a name="l08201"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae53f2a3874263df6f1d4bab6877b0d50"> 8201</a></span>&#160;<span class="preprocessor">#define QDEC_SAMPLEPER_SAMPLEPER_4096us (5UL) </span></div><div class="line"><a name="l08202"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a146b80b3862fe984e0d4c4600f5a2cd6"> 8202</a></span>&#160;<span class="preprocessor">#define QDEC_SAMPLEPER_SAMPLEPER_8192us (6UL) </span></div><div class="line"><a name="l08203"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab6838fe07dd30381df1120836af17710"> 8203</a></span>&#160;<span class="preprocessor">#define QDEC_SAMPLEPER_SAMPLEPER_16384us (7UL) </span></div><div class="line"><a name="l08204"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af93848760437e99d42b89de607a12221"> 8204</a></span>&#160;<span class="preprocessor">#define QDEC_SAMPLEPER_SAMPLEPER_32ms (8UL) </span></div><div class="line"><a name="l08205"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6141a05c800fc54c021e4621ff319774"> 8205</a></span>&#160;<span class="preprocessor">#define QDEC_SAMPLEPER_SAMPLEPER_65ms (9UL) </span></div><div class="line"><a name="l08206"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa93cdf7600a9bed1a1f8a63584ed71b9"> 8206</a></span>&#160;<span class="preprocessor">#define QDEC_SAMPLEPER_SAMPLEPER_131ms (10UL) </span></div><div class="line"><a name="l08208"></a><span class="lineno"> 8208</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: QDEC_SAMPLE */</span><span class="preprocessor"></span></div><div class="line"><a name="l08209"></a><span class="lineno"> 8209</span>&#160;<span class="comment">/* Description: Motion sample value */</span></div><div class="line"><a name="l08210"></a><span class="lineno"> 8210</span>&#160;</div><div class="line"><a name="l08211"></a><span class="lineno"> 8211</span>&#160;<span class="comment">/* Bits 31..0 : Last motion sample */</span></div><div class="line"><a name="l08212"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a329959bbbf5f9b0c80d91d3c759917df"> 8212</a></span>&#160;<span class="preprocessor">#define QDEC_SAMPLE_SAMPLE_Pos (0UL) </span></div><div class="line"><a name="l08213"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a75ce234aaccd84f6766fff3901168f2c"> 8213</a></span>&#160;<span class="preprocessor">#define QDEC_SAMPLE_SAMPLE_Msk (0xFFFFFFFFUL &lt;&lt; QDEC_SAMPLE_SAMPLE_Pos) </span></div><div class="line"><a name="l08215"></a><span class="lineno"> 8215</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: QDEC_REPORTPER */</span><span class="preprocessor"></span></div><div class="line"><a name="l08216"></a><span class="lineno"> 8216</span>&#160;<span class="comment">/* Description: Number of samples to be taken before REPORTRDY and DBLRDY events can be generated */</span></div><div class="line"><a name="l08217"></a><span class="lineno"> 8217</span>&#160;</div><div class="line"><a name="l08218"></a><span class="lineno"> 8218</span>&#160;<span class="comment">/* Bits 3..0 : Specifies the number of samples to be accumulated in the ACC register before the REPORTRDY and DBLRDY events can be generated */</span></div><div class="line"><a name="l08219"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3f1368c9dead05bc24dcca6780d19654"> 8219</a></span>&#160;<span class="preprocessor">#define QDEC_REPORTPER_REPORTPER_Pos (0UL) </span></div><div class="line"><a name="l08220"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abe6289e0c002eb196a0e8748abf8e750"> 8220</a></span>&#160;<span class="preprocessor">#define QDEC_REPORTPER_REPORTPER_Msk (0xFUL &lt;&lt; QDEC_REPORTPER_REPORTPER_Pos) </span></div><div class="line"><a name="l08221"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac19dad7693220384c86ddc130855f1a4"> 8221</a></span>&#160;<span class="preprocessor">#define QDEC_REPORTPER_REPORTPER_10Smpl (0UL) </span></div><div class="line"><a name="l08222"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adb0cbda89e2715c1ec660f1dbe789a41"> 8222</a></span>&#160;<span class="preprocessor">#define QDEC_REPORTPER_REPORTPER_40Smpl (1UL) </span></div><div class="line"><a name="l08223"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a382b904ac86593b2b99c9672689bc607"> 8223</a></span>&#160;<span class="preprocessor">#define QDEC_REPORTPER_REPORTPER_80Smpl (2UL) </span></div><div class="line"><a name="l08224"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5905b53cedc0a608518d553dd18c748c"> 8224</a></span>&#160;<span class="preprocessor">#define QDEC_REPORTPER_REPORTPER_120Smpl (3UL) </span></div><div class="line"><a name="l08225"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab150e52a2e5deb4734c99e9ba1d72534"> 8225</a></span>&#160;<span class="preprocessor">#define QDEC_REPORTPER_REPORTPER_160Smpl (4UL) </span></div><div class="line"><a name="l08226"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a952f32ecaa370031990121cc8cd26185"> 8226</a></span>&#160;<span class="preprocessor">#define QDEC_REPORTPER_REPORTPER_200Smpl (5UL) </span></div><div class="line"><a name="l08227"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a693ffa646c8ebb4a63c7aa5a83d22de8"> 8227</a></span>&#160;<span class="preprocessor">#define QDEC_REPORTPER_REPORTPER_240Smpl (6UL) </span></div><div class="line"><a name="l08228"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a228e7b7c4121c22dea9a38933486d10e"> 8228</a></span>&#160;<span class="preprocessor">#define QDEC_REPORTPER_REPORTPER_280Smpl (7UL) </span></div><div class="line"><a name="l08229"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adcb6cccf74796e18d33a77b7310901f1"> 8229</a></span>&#160;<span class="preprocessor">#define QDEC_REPORTPER_REPORTPER_1Smpl (8UL) </span></div><div class="line"><a name="l08231"></a><span class="lineno"> 8231</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: QDEC_ACC */</span><span class="preprocessor"></span></div><div class="line"><a name="l08232"></a><span class="lineno"> 8232</span>&#160;<span class="comment">/* Description: Register accumulating the valid transitions */</span></div><div class="line"><a name="l08233"></a><span class="lineno"> 8233</span>&#160;</div><div class="line"><a name="l08234"></a><span class="lineno"> 8234</span>&#160;<span class="comment">/* Bits 31..0 : Register accumulating all valid samples (not double transition) read from the SAMPLE register */</span></div><div class="line"><a name="l08235"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7869795ebe593efc84ad9ab974301242"> 8235</a></span>&#160;<span class="preprocessor">#define QDEC_ACC_ACC_Pos (0UL) </span></div><div class="line"><a name="l08236"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af3ad8fe3f55e24682605822431a92e1a"> 8236</a></span>&#160;<span class="preprocessor">#define QDEC_ACC_ACC_Msk (0xFFFFFFFFUL &lt;&lt; QDEC_ACC_ACC_Pos) </span></div><div class="line"><a name="l08238"></a><span class="lineno"> 8238</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: QDEC_ACCREAD */</span><span class="preprocessor"></span></div><div class="line"><a name="l08239"></a><span class="lineno"> 8239</span>&#160;<span class="comment">/* Description: Snapshot of the ACC register, updated by the READCLRACC or RDCLRACC task */</span></div><div class="line"><a name="l08240"></a><span class="lineno"> 8240</span>&#160;</div><div class="line"><a name="l08241"></a><span class="lineno"> 8241</span>&#160;<span class="comment">/* Bits 31..0 : Snapshot of the ACC register. */</span></div><div class="line"><a name="l08242"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acd3215aafe7815b131dd543de8e7cb00"> 8242</a></span>&#160;<span class="preprocessor">#define QDEC_ACCREAD_ACCREAD_Pos (0UL) </span></div><div class="line"><a name="l08243"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aacb32dee81175e4b9b80379c070694c7"> 8243</a></span>&#160;<span class="preprocessor">#define QDEC_ACCREAD_ACCREAD_Msk (0xFFFFFFFFUL &lt;&lt; QDEC_ACCREAD_ACCREAD_Pos) </span></div><div class="line"><a name="l08245"></a><span class="lineno"> 8245</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: QDEC_PSEL_LED */</span><span class="preprocessor"></span></div><div class="line"><a name="l08246"></a><span class="lineno"> 8246</span>&#160;<span class="comment">/* Description: Pin select for LED signal */</span></div><div class="line"><a name="l08247"></a><span class="lineno"> 8247</span>&#160;</div><div class="line"><a name="l08248"></a><span class="lineno"> 8248</span>&#160;<span class="comment">/* Bit 31 : Connection */</span></div><div class="line"><a name="l08249"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aea10a22cfaa65eeea639d12d45a51c41"> 8249</a></span>&#160;<span class="preprocessor">#define QDEC_PSEL_LED_CONNECT_Pos (31UL) </span></div><div class="line"><a name="l08250"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4c053eb30c00bfc7075ad7eae034d68f"> 8250</a></span>&#160;<span class="preprocessor">#define QDEC_PSEL_LED_CONNECT_Msk (0x1UL &lt;&lt; QDEC_PSEL_LED_CONNECT_Pos) </span></div><div class="line"><a name="l08251"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa31a296590f49fdde87af78fe872a46a"> 8251</a></span>&#160;<span class="preprocessor">#define QDEC_PSEL_LED_CONNECT_Connected (0UL) </span></div><div class="line"><a name="l08252"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a132715dcc35cfb0abad81f286aba4d13"> 8252</a></span>&#160;<span class="preprocessor">#define QDEC_PSEL_LED_CONNECT_Disconnected (1UL) </span></div><div class="line"><a name="l08254"></a><span class="lineno"> 8254</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 6..5 : Port number */</span><span class="preprocessor"></span></div><div class="line"><a name="l08255"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac626cb238265eed6ad5d0959d74ddefb"> 8255</a></span>&#160;<span class="preprocessor">#define QDEC_PSEL_LED_PORT_Pos (5UL) </span></div><div class="line"><a name="l08256"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aabab505eb4247b077cd9c6adfc2a9f63"> 8256</a></span>&#160;<span class="preprocessor">#define QDEC_PSEL_LED_PORT_Msk (0x3UL &lt;&lt; QDEC_PSEL_LED_PORT_Pos) </span></div><div class="line"><a name="l08258"></a><span class="lineno"> 8258</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 4..0 : Pin number */</span><span class="preprocessor"></span></div><div class="line"><a name="l08259"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1f897a32f0b107d4c51786333595e9a8"> 8259</a></span>&#160;<span class="preprocessor">#define QDEC_PSEL_LED_PIN_Pos (0UL) </span></div><div class="line"><a name="l08260"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad26f3bc0f04e9d73761d92ba23995831"> 8260</a></span>&#160;<span class="preprocessor">#define QDEC_PSEL_LED_PIN_Msk (0x1FUL &lt;&lt; QDEC_PSEL_LED_PIN_Pos) </span></div><div class="line"><a name="l08262"></a><span class="lineno"> 8262</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: QDEC_PSEL_A */</span><span class="preprocessor"></span></div><div class="line"><a name="l08263"></a><span class="lineno"> 8263</span>&#160;<span class="comment">/* Description: Pin select for A signal */</span></div><div class="line"><a name="l08264"></a><span class="lineno"> 8264</span>&#160;</div><div class="line"><a name="l08265"></a><span class="lineno"> 8265</span>&#160;<span class="comment">/* Bit 31 : Connection */</span></div><div class="line"><a name="l08266"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acd83f10e84178f5ff40476717ca2e8e6"> 8266</a></span>&#160;<span class="preprocessor">#define QDEC_PSEL_A_CONNECT_Pos (31UL) </span></div><div class="line"><a name="l08267"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae37d1f5bb1661e3e0ff926627ec49633"> 8267</a></span>&#160;<span class="preprocessor">#define QDEC_PSEL_A_CONNECT_Msk (0x1UL &lt;&lt; QDEC_PSEL_A_CONNECT_Pos) </span></div><div class="line"><a name="l08268"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af7f1f288168994bb7f84d4e82efbbc95"> 8268</a></span>&#160;<span class="preprocessor">#define QDEC_PSEL_A_CONNECT_Connected (0UL) </span></div><div class="line"><a name="l08269"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2744aeece6369dc0ed2a65f724da707c"> 8269</a></span>&#160;<span class="preprocessor">#define QDEC_PSEL_A_CONNECT_Disconnected (1UL) </span></div><div class="line"><a name="l08271"></a><span class="lineno"> 8271</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 6..5 : Port number */</span><span class="preprocessor"></span></div><div class="line"><a name="l08272"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3dcced09a7848129e3598b8ccafaf5c0"> 8272</a></span>&#160;<span class="preprocessor">#define QDEC_PSEL_A_PORT_Pos (5UL) </span></div><div class="line"><a name="l08273"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a59f26837aa837c1a795ed5078585f509"> 8273</a></span>&#160;<span class="preprocessor">#define QDEC_PSEL_A_PORT_Msk (0x3UL &lt;&lt; QDEC_PSEL_A_PORT_Pos) </span></div><div class="line"><a name="l08275"></a><span class="lineno"> 8275</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 4..0 : Pin number */</span><span class="preprocessor"></span></div><div class="line"><a name="l08276"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a486b09ff8f476081e08ae47492236633"> 8276</a></span>&#160;<span class="preprocessor">#define QDEC_PSEL_A_PIN_Pos (0UL) </span></div><div class="line"><a name="l08277"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac436b76cd1ab1f23fe0afe010fc8cca2"> 8277</a></span>&#160;<span class="preprocessor">#define QDEC_PSEL_A_PIN_Msk (0x1FUL &lt;&lt; QDEC_PSEL_A_PIN_Pos) </span></div><div class="line"><a name="l08279"></a><span class="lineno"> 8279</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: QDEC_PSEL_B */</span><span class="preprocessor"></span></div><div class="line"><a name="l08280"></a><span class="lineno"> 8280</span>&#160;<span class="comment">/* Description: Pin select for B signal */</span></div><div class="line"><a name="l08281"></a><span class="lineno"> 8281</span>&#160;</div><div class="line"><a name="l08282"></a><span class="lineno"> 8282</span>&#160;<span class="comment">/* Bit 31 : Connection */</span></div><div class="line"><a name="l08283"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab12db008008349e9a13c1d54fd6ddd05"> 8283</a></span>&#160;<span class="preprocessor">#define QDEC_PSEL_B_CONNECT_Pos (31UL) </span></div><div class="line"><a name="l08284"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab74fe2b04a1f0ee7a20801b3ec098eb1"> 8284</a></span>&#160;<span class="preprocessor">#define QDEC_PSEL_B_CONNECT_Msk (0x1UL &lt;&lt; QDEC_PSEL_B_CONNECT_Pos) </span></div><div class="line"><a name="l08285"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab5ab4197aee2cbc2ea0546f4664b374b"> 8285</a></span>&#160;<span class="preprocessor">#define QDEC_PSEL_B_CONNECT_Connected (0UL) </span></div><div class="line"><a name="l08286"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a570a7c8b8d0e6c28d5d16daf26883050"> 8286</a></span>&#160;<span class="preprocessor">#define QDEC_PSEL_B_CONNECT_Disconnected (1UL) </span></div><div class="line"><a name="l08288"></a><span class="lineno"> 8288</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 6..5 : Port number */</span><span class="preprocessor"></span></div><div class="line"><a name="l08289"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9aae4e571175fdd0160ba3111fbc49c6"> 8289</a></span>&#160;<span class="preprocessor">#define QDEC_PSEL_B_PORT_Pos (5UL) </span></div><div class="line"><a name="l08290"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac3d16ffd923d84503226cb240f928ed7"> 8290</a></span>&#160;<span class="preprocessor">#define QDEC_PSEL_B_PORT_Msk (0x3UL &lt;&lt; QDEC_PSEL_B_PORT_Pos) </span></div><div class="line"><a name="l08292"></a><span class="lineno"> 8292</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 4..0 : Pin number */</span><span class="preprocessor"></span></div><div class="line"><a name="l08293"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a573863e281cb77f9b34e17a0251f8439"> 8293</a></span>&#160;<span class="preprocessor">#define QDEC_PSEL_B_PIN_Pos (0UL) </span></div><div class="line"><a name="l08294"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7872cdb255cc7b33a2a8b63e61b5cd15"> 8294</a></span>&#160;<span class="preprocessor">#define QDEC_PSEL_B_PIN_Msk (0x1FUL &lt;&lt; QDEC_PSEL_B_PIN_Pos) </span></div><div class="line"><a name="l08296"></a><span class="lineno"> 8296</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: QDEC_DBFEN */</span><span class="preprocessor"></span></div><div class="line"><a name="l08297"></a><span class="lineno"> 8297</span>&#160;<span class="comment">/* Description: Enable input debounce filters */</span></div><div class="line"><a name="l08298"></a><span class="lineno"> 8298</span>&#160;</div><div class="line"><a name="l08299"></a><span class="lineno"> 8299</span>&#160;<span class="comment">/* Bit 0 : Enable input debounce filters */</span></div><div class="line"><a name="l08300"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5211df148b53ee0c80c908b9ad744d75"> 8300</a></span>&#160;<span class="preprocessor">#define QDEC_DBFEN_DBFEN_Pos (0UL) </span></div><div class="line"><a name="l08301"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a99f0910e3c62fca9b8139c428ca2ff1c"> 8301</a></span>&#160;<span class="preprocessor">#define QDEC_DBFEN_DBFEN_Msk (0x1UL &lt;&lt; QDEC_DBFEN_DBFEN_Pos) </span></div><div class="line"><a name="l08302"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5cb4253741e153146df0f6847e916cf3"> 8302</a></span>&#160;<span class="preprocessor">#define QDEC_DBFEN_DBFEN_Disabled (0UL) </span></div><div class="line"><a name="l08303"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a801ae34ac4cd572381baac821ccc2271"> 8303</a></span>&#160;<span class="preprocessor">#define QDEC_DBFEN_DBFEN_Enabled (1UL) </span></div><div class="line"><a name="l08305"></a><span class="lineno"> 8305</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: QDEC_LEDPRE */</span><span class="preprocessor"></span></div><div class="line"><a name="l08306"></a><span class="lineno"> 8306</span>&#160;<span class="comment">/* Description: Time period the LED is switched ON prior to sampling */</span></div><div class="line"><a name="l08307"></a><span class="lineno"> 8307</span>&#160;</div><div class="line"><a name="l08308"></a><span class="lineno"> 8308</span>&#160;<span class="comment">/* Bits 8..0 : Period in us the LED is switched on prior to sampling */</span></div><div class="line"><a name="l08309"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa4304e95f6758438a4bd130817c61b6a"> 8309</a></span>&#160;<span class="preprocessor">#define QDEC_LEDPRE_LEDPRE_Pos (0UL) </span></div><div class="line"><a name="l08310"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aefb2293989377636324347e4f4a0d696"> 8310</a></span>&#160;<span class="preprocessor">#define QDEC_LEDPRE_LEDPRE_Msk (0x1FFUL &lt;&lt; QDEC_LEDPRE_LEDPRE_Pos) </span></div><div class="line"><a name="l08312"></a><span class="lineno"> 8312</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: QDEC_ACCDBL */</span><span class="preprocessor"></span></div><div class="line"><a name="l08313"></a><span class="lineno"> 8313</span>&#160;<span class="comment">/* Description: Register accumulating the number of detected double transitions */</span></div><div class="line"><a name="l08314"></a><span class="lineno"> 8314</span>&#160;</div><div class="line"><a name="l08315"></a><span class="lineno"> 8315</span>&#160;<span class="comment">/* Bits 3..0 : Register accumulating the number of detected double or illegal transitions. ( SAMPLE = 2 ). */</span></div><div class="line"><a name="l08316"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8ca55e104e6d6b64a9158077e22be060"> 8316</a></span>&#160;<span class="preprocessor">#define QDEC_ACCDBL_ACCDBL_Pos (0UL) </span></div><div class="line"><a name="l08317"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acc2c555c717dbed58dfe4693c7773fc8"> 8317</a></span>&#160;<span class="preprocessor">#define QDEC_ACCDBL_ACCDBL_Msk (0xFUL &lt;&lt; QDEC_ACCDBL_ACCDBL_Pos) </span></div><div class="line"><a name="l08319"></a><span class="lineno"> 8319</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: QDEC_ACCDBLREAD */</span><span class="preprocessor"></span></div><div class="line"><a name="l08320"></a><span class="lineno"> 8320</span>&#160;<span class="comment">/* Description: Snapshot of the ACCDBL, updated by the READCLRACC or RDCLRDBL task */</span></div><div class="line"><a name="l08321"></a><span class="lineno"> 8321</span>&#160;</div><div class="line"><a name="l08322"></a><span class="lineno"> 8322</span>&#160;<span class="comment">/* Bits 3..0 : Snapshot of the ACCDBL register. This field is updated when the READCLRACC or RDCLRDBL task is triggered. */</span></div><div class="line"><a name="l08323"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae996a08fd258f8db61acde28997ad6ef"> 8323</a></span>&#160;<span class="preprocessor">#define QDEC_ACCDBLREAD_ACCDBLREAD_Pos (0UL) </span></div><div class="line"><a name="l08324"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab5df4e79872bd0c8b3e86c0ebca5b8cc"> 8324</a></span>&#160;<span class="preprocessor">#define QDEC_ACCDBLREAD_ACCDBLREAD_Msk (0xFUL &lt;&lt; QDEC_ACCDBLREAD_ACCDBLREAD_Pos) </span></div><div class="line"><a name="l08327"></a><span class="lineno"> 8327</span>&#160;<span class="preprocessor"></span><span class="comment">/* Peripheral: QSPI */</span><span class="preprocessor"></span></div><div class="line"><a name="l08328"></a><span class="lineno"> 8328</span>&#160;<span class="comment">/* Description: External flash interface */</span></div><div class="line"><a name="l08329"></a><span class="lineno"> 8329</span>&#160;</div><div class="line"><a name="l08330"></a><span class="lineno"> 8330</span>&#160;<span class="comment">/* Register: QSPI_INTEN */</span></div><div class="line"><a name="l08331"></a><span class="lineno"> 8331</span>&#160;<span class="comment">/* Description: Enable or disable interrupt */</span></div><div class="line"><a name="l08332"></a><span class="lineno"> 8332</span>&#160;</div><div class="line"><a name="l08333"></a><span class="lineno"> 8333</span>&#160;<span class="comment">/* Bit 0 : Enable or disable interrupt for READY event */</span></div><div class="line"><a name="l08334"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af99489fbead3edaa0d160d8bfe2a1f0e"> 8334</a></span>&#160;<span class="preprocessor">#define QSPI_INTEN_READY_Pos (0UL) </span></div><div class="line"><a name="l08335"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a476c09f928a484cecfc961b18105933e"> 8335</a></span>&#160;<span class="preprocessor">#define QSPI_INTEN_READY_Msk (0x1UL &lt;&lt; QSPI_INTEN_READY_Pos) </span></div><div class="line"><a name="l08336"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aec7b9fd355ced44a0dfcaaa85c712f44"> 8336</a></span>&#160;<span class="preprocessor">#define QSPI_INTEN_READY_Disabled (0UL) </span></div><div class="line"><a name="l08337"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a394e20d2db058cd6425a0c357378bd1a"> 8337</a></span>&#160;<span class="preprocessor">#define QSPI_INTEN_READY_Enabled (1UL) </span></div><div class="line"><a name="l08339"></a><span class="lineno"> 8339</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: QSPI_INTENSET */</span><span class="preprocessor"></span></div><div class="line"><a name="l08340"></a><span class="lineno"> 8340</span>&#160;<span class="comment">/* Description: Enable interrupt */</span></div><div class="line"><a name="l08341"></a><span class="lineno"> 8341</span>&#160;</div><div class="line"><a name="l08342"></a><span class="lineno"> 8342</span>&#160;<span class="comment">/* Bit 0 : Write &#39;1&#39; to Enable interrupt for READY event */</span></div><div class="line"><a name="l08343"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0e2f96b1188198b8b74cff2eca3d505f"> 8343</a></span>&#160;<span class="preprocessor">#define QSPI_INTENSET_READY_Pos (0UL) </span></div><div class="line"><a name="l08344"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a924e7ce84b07aafa478426a477ce3dd2"> 8344</a></span>&#160;<span class="preprocessor">#define QSPI_INTENSET_READY_Msk (0x1UL &lt;&lt; QSPI_INTENSET_READY_Pos) </span></div><div class="line"><a name="l08345"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a38835123e0cfd5565ac273263ed7537b"> 8345</a></span>&#160;<span class="preprocessor">#define QSPI_INTENSET_READY_Disabled (0UL) </span></div><div class="line"><a name="l08346"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a53b6bc5fc26730bd8e73a03deecdcd01"> 8346</a></span>&#160;<span class="preprocessor">#define QSPI_INTENSET_READY_Enabled (1UL) </span></div><div class="line"><a name="l08347"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af114192815ecc27f195f71a8609e0fe8"> 8347</a></span>&#160;<span class="preprocessor">#define QSPI_INTENSET_READY_Set (1UL) </span></div><div class="line"><a name="l08349"></a><span class="lineno"> 8349</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: QSPI_INTENCLR */</span><span class="preprocessor"></span></div><div class="line"><a name="l08350"></a><span class="lineno"> 8350</span>&#160;<span class="comment">/* Description: Disable interrupt */</span></div><div class="line"><a name="l08351"></a><span class="lineno"> 8351</span>&#160;</div><div class="line"><a name="l08352"></a><span class="lineno"> 8352</span>&#160;<span class="comment">/* Bit 0 : Write &#39;1&#39; to Disable interrupt for READY event */</span></div><div class="line"><a name="l08353"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a09d43b4f113d27ada93065f3ad77cca1"> 8353</a></span>&#160;<span class="preprocessor">#define QSPI_INTENCLR_READY_Pos (0UL) </span></div><div class="line"><a name="l08354"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adbd749f9737e91e51e25f8783194be42"> 8354</a></span>&#160;<span class="preprocessor">#define QSPI_INTENCLR_READY_Msk (0x1UL &lt;&lt; QSPI_INTENCLR_READY_Pos) </span></div><div class="line"><a name="l08355"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae5870fcad30a19aa46e19e9870e41559"> 8355</a></span>&#160;<span class="preprocessor">#define QSPI_INTENCLR_READY_Disabled (0UL) </span></div><div class="line"><a name="l08356"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3b90e2859b2b83189ee8a88c1650a2f7"> 8356</a></span>&#160;<span class="preprocessor">#define QSPI_INTENCLR_READY_Enabled (1UL) </span></div><div class="line"><a name="l08357"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa662a36b9ba1ed8df9d4f591877f2e77"> 8357</a></span>&#160;<span class="preprocessor">#define QSPI_INTENCLR_READY_Clear (1UL) </span></div><div class="line"><a name="l08359"></a><span class="lineno"> 8359</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: QSPI_ENABLE */</span><span class="preprocessor"></span></div><div class="line"><a name="l08360"></a><span class="lineno"> 8360</span>&#160;<span class="comment">/* Description: Enable QSPI peripheral and acquire the pins selected in PSELn registers */</span></div><div class="line"><a name="l08361"></a><span class="lineno"> 8361</span>&#160;</div><div class="line"><a name="l08362"></a><span class="lineno"> 8362</span>&#160;<span class="comment">/* Bit 0 : Enable or disable QSPI */</span></div><div class="line"><a name="l08363"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abd96b375011c41ec99f06ec67b9acfef"> 8363</a></span>&#160;<span class="preprocessor">#define QSPI_ENABLE_ENABLE_Pos (0UL) </span></div><div class="line"><a name="l08364"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab1cc0409bb0845f694e80f1517b02bdc"> 8364</a></span>&#160;<span class="preprocessor">#define QSPI_ENABLE_ENABLE_Msk (0x1UL &lt;&lt; QSPI_ENABLE_ENABLE_Pos) </span></div><div class="line"><a name="l08365"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a779c38e5477acbac5eb87aa3e4113383"> 8365</a></span>&#160;<span class="preprocessor">#define QSPI_ENABLE_ENABLE_Disabled (0UL) </span></div><div class="line"><a name="l08366"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aebdefe66a25c7ce0c8b91ae6636a18e8"> 8366</a></span>&#160;<span class="preprocessor">#define QSPI_ENABLE_ENABLE_Enabled (1UL) </span></div><div class="line"><a name="l08368"></a><span class="lineno"> 8368</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: QSPI_READ_SRC */</span><span class="preprocessor"></span></div><div class="line"><a name="l08369"></a><span class="lineno"> 8369</span>&#160;<span class="comment">/* Description: Flash memory source address */</span></div><div class="line"><a name="l08370"></a><span class="lineno"> 8370</span>&#160;</div><div class="line"><a name="l08371"></a><span class="lineno"> 8371</span>&#160;<span class="comment">/* Bits 31..0 : Word-aligned flash memory source address. */</span></div><div class="line"><a name="l08372"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa1c6c68bc32ac557cb443dd9635c65c5"> 8372</a></span>&#160;<span class="preprocessor">#define QSPI_READ_SRC_SRC_Pos (0UL) </span></div><div class="line"><a name="l08373"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae033e46bcd15a245a91b3bec8e7063ed"> 8373</a></span>&#160;<span class="preprocessor">#define QSPI_READ_SRC_SRC_Msk (0xFFFFFFFFUL &lt;&lt; QSPI_READ_SRC_SRC_Pos) </span></div><div class="line"><a name="l08375"></a><span class="lineno"> 8375</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: QSPI_READ_DST */</span><span class="preprocessor"></span></div><div class="line"><a name="l08376"></a><span class="lineno"> 8376</span>&#160;<span class="comment">/* Description: RAM destination address */</span></div><div class="line"><a name="l08377"></a><span class="lineno"> 8377</span>&#160;</div><div class="line"><a name="l08378"></a><span class="lineno"> 8378</span>&#160;<span class="comment">/* Bits 31..0 : Word-aligned RAM destination address. */</span></div><div class="line"><a name="l08379"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a49a0b6ecd476614429bbbf2ff39ad08c"> 8379</a></span>&#160;<span class="preprocessor">#define QSPI_READ_DST_DST_Pos (0UL) </span></div><div class="line"><a name="l08380"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3592af724c92bcf7690a0222f89f24ea"> 8380</a></span>&#160;<span class="preprocessor">#define QSPI_READ_DST_DST_Msk (0xFFFFFFFFUL &lt;&lt; QSPI_READ_DST_DST_Pos) </span></div><div class="line"><a name="l08382"></a><span class="lineno"> 8382</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: QSPI_READ_CNT */</span><span class="preprocessor"></span></div><div class="line"><a name="l08383"></a><span class="lineno"> 8383</span>&#160;<span class="comment">/* Description: Read transfer length */</span></div><div class="line"><a name="l08384"></a><span class="lineno"> 8384</span>&#160;</div><div class="line"><a name="l08385"></a><span class="lineno"> 8385</span>&#160;<span class="comment">/* Bits 20..0 : Read transfer length in number of bytes. The length must be a multiple of 4 bytes. */</span></div><div class="line"><a name="l08386"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a55b92db7b0e5d40864be719ee52cc44b"> 8386</a></span>&#160;<span class="preprocessor">#define QSPI_READ_CNT_CNT_Pos (0UL) </span></div><div class="line"><a name="l08387"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6d8583a24c3dba2f6551ac99eb2c083c"> 8387</a></span>&#160;<span class="preprocessor">#define QSPI_READ_CNT_CNT_Msk (0x1FFFFFUL &lt;&lt; QSPI_READ_CNT_CNT_Pos) </span></div><div class="line"><a name="l08389"></a><span class="lineno"> 8389</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: QSPI_WRITE_DST */</span><span class="preprocessor"></span></div><div class="line"><a name="l08390"></a><span class="lineno"> 8390</span>&#160;<span class="comment">/* Description: Flash destination address */</span></div><div class="line"><a name="l08391"></a><span class="lineno"> 8391</span>&#160;</div><div class="line"><a name="l08392"></a><span class="lineno"> 8392</span>&#160;<span class="comment">/* Bits 31..0 : Word-aligned flash destination address. */</span></div><div class="line"><a name="l08393"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aaf244a47bcae864199c741f8e2835ab3"> 8393</a></span>&#160;<span class="preprocessor">#define QSPI_WRITE_DST_DST_Pos (0UL) </span></div><div class="line"><a name="l08394"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac92e4ff2a0368c6f379c2f7975671f3c"> 8394</a></span>&#160;<span class="preprocessor">#define QSPI_WRITE_DST_DST_Msk (0xFFFFFFFFUL &lt;&lt; QSPI_WRITE_DST_DST_Pos) </span></div><div class="line"><a name="l08396"></a><span class="lineno"> 8396</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: QSPI_WRITE_SRC */</span><span class="preprocessor"></span></div><div class="line"><a name="l08397"></a><span class="lineno"> 8397</span>&#160;<span class="comment">/* Description: RAM source address */</span></div><div class="line"><a name="l08398"></a><span class="lineno"> 8398</span>&#160;</div><div class="line"><a name="l08399"></a><span class="lineno"> 8399</span>&#160;<span class="comment">/* Bits 31..0 : Word-aligned RAM source address. */</span></div><div class="line"><a name="l08400"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a33100245f2d228bcbf6f29a2b7c93de0"> 8400</a></span>&#160;<span class="preprocessor">#define QSPI_WRITE_SRC_SRC_Pos (0UL) </span></div><div class="line"><a name="l08401"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a88fcbd885182e23f58e498148b5f3141"> 8401</a></span>&#160;<span class="preprocessor">#define QSPI_WRITE_SRC_SRC_Msk (0xFFFFFFFFUL &lt;&lt; QSPI_WRITE_SRC_SRC_Pos) </span></div><div class="line"><a name="l08403"></a><span class="lineno"> 8403</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: QSPI_WRITE_CNT */</span><span class="preprocessor"></span></div><div class="line"><a name="l08404"></a><span class="lineno"> 8404</span>&#160;<span class="comment">/* Description: Write transfer length */</span></div><div class="line"><a name="l08405"></a><span class="lineno"> 8405</span>&#160;</div><div class="line"><a name="l08406"></a><span class="lineno"> 8406</span>&#160;<span class="comment">/* Bits 20..0 : Write transfer length in number of bytes. The length must be a multiple of 4 bytes. */</span></div><div class="line"><a name="l08407"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afdfddac143ca3e74e3ea3cf57fa625ec"> 8407</a></span>&#160;<span class="preprocessor">#define QSPI_WRITE_CNT_CNT_Pos (0UL) </span></div><div class="line"><a name="l08408"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aea700275de0295dd64e1ea5593a9fc18"> 8408</a></span>&#160;<span class="preprocessor">#define QSPI_WRITE_CNT_CNT_Msk (0x1FFFFFUL &lt;&lt; QSPI_WRITE_CNT_CNT_Pos) </span></div><div class="line"><a name="l08410"></a><span class="lineno"> 8410</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: QSPI_ERASE_PTR */</span><span class="preprocessor"></span></div><div class="line"><a name="l08411"></a><span class="lineno"> 8411</span>&#160;<span class="comment">/* Description: Start address of flash block to be erased */</span></div><div class="line"><a name="l08412"></a><span class="lineno"> 8412</span>&#160;</div><div class="line"><a name="l08413"></a><span class="lineno"> 8413</span>&#160;<span class="comment">/* Bits 31..0 : Word-aligned start address of block to be erased. */</span></div><div class="line"><a name="l08414"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a525a5a1413a0bc1f70ec0add78c6df54"> 8414</a></span>&#160;<span class="preprocessor">#define QSPI_ERASE_PTR_PTR_Pos (0UL) </span></div><div class="line"><a name="l08415"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a069303b0873c11c8f7c99cfd97f1e453"> 8415</a></span>&#160;<span class="preprocessor">#define QSPI_ERASE_PTR_PTR_Msk (0xFFFFFFFFUL &lt;&lt; QSPI_ERASE_PTR_PTR_Pos) </span></div><div class="line"><a name="l08417"></a><span class="lineno"> 8417</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: QSPI_ERASE_LEN */</span><span class="preprocessor"></span></div><div class="line"><a name="l08418"></a><span class="lineno"> 8418</span>&#160;<span class="comment">/* Description: Size of block to be erased. */</span></div><div class="line"><a name="l08419"></a><span class="lineno"> 8419</span>&#160;</div><div class="line"><a name="l08420"></a><span class="lineno"> 8420</span>&#160;<span class="comment">/* Bits 1..0 : LEN */</span></div><div class="line"><a name="l08421"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad8457cde416dd430fc31ec184486e6f3"> 8421</a></span>&#160;<span class="preprocessor">#define QSPI_ERASE_LEN_LEN_Pos (0UL) </span></div><div class="line"><a name="l08422"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afb3d1ee498cc2aefb9e7a92b605e8728"> 8422</a></span>&#160;<span class="preprocessor">#define QSPI_ERASE_LEN_LEN_Msk (0x3UL &lt;&lt; QSPI_ERASE_LEN_LEN_Pos) </span></div><div class="line"><a name="l08423"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab0037b1c73d3ae6ca7dc06eb6b419139"> 8423</a></span>&#160;<span class="preprocessor">#define QSPI_ERASE_LEN_LEN_4KB (0UL) </span></div><div class="line"><a name="l08424"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afa3d6f0c268353a0419445ec73f2e4f4"> 8424</a></span>&#160;<span class="preprocessor">#define QSPI_ERASE_LEN_LEN_64KB (1UL) </span></div><div class="line"><a name="l08425"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4e487a0f607b8cca2d1b7bc356415801"> 8425</a></span>&#160;<span class="preprocessor">#define QSPI_ERASE_LEN_LEN_All (2UL) </span></div><div class="line"><a name="l08427"></a><span class="lineno"> 8427</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: QSPI_PSEL_SCK */</span><span class="preprocessor"></span></div><div class="line"><a name="l08428"></a><span class="lineno"> 8428</span>&#160;<span class="comment">/* Description: Pin select for serial clock SCK */</span></div><div class="line"><a name="l08429"></a><span class="lineno"> 8429</span>&#160;</div><div class="line"><a name="l08430"></a><span class="lineno"> 8430</span>&#160;<span class="comment">/* Bit 31 : Connection */</span></div><div class="line"><a name="l08431"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2329ec1c70764bdde067ae14cf9363f2"> 8431</a></span>&#160;<span class="preprocessor">#define QSPI_PSEL_SCK_CONNECT_Pos (31UL) </span></div><div class="line"><a name="l08432"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3c904f160674d626dba973d4fe75fe39"> 8432</a></span>&#160;<span class="preprocessor">#define QSPI_PSEL_SCK_CONNECT_Msk (0x1UL &lt;&lt; QSPI_PSEL_SCK_CONNECT_Pos) </span></div><div class="line"><a name="l08433"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a613b5cd73363b4265156c42732481a82"> 8433</a></span>&#160;<span class="preprocessor">#define QSPI_PSEL_SCK_CONNECT_Connected (0UL) </span></div><div class="line"><a name="l08434"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a55e5a796bc061e54ffdaf2d61bac81d8"> 8434</a></span>&#160;<span class="preprocessor">#define QSPI_PSEL_SCK_CONNECT_Disconnected (1UL) </span></div><div class="line"><a name="l08436"></a><span class="lineno"> 8436</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 6..5 : Port number */</span><span class="preprocessor"></span></div><div class="line"><a name="l08437"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3a518ca312c51f253dbebff4ee3b8517"> 8437</a></span>&#160;<span class="preprocessor">#define QSPI_PSEL_SCK_PORT_Pos (5UL) </span></div><div class="line"><a name="l08438"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6d360b2ea5237bb8b87bf3223d8a902b"> 8438</a></span>&#160;<span class="preprocessor">#define QSPI_PSEL_SCK_PORT_Msk (0x3UL &lt;&lt; QSPI_PSEL_SCK_PORT_Pos) </span></div><div class="line"><a name="l08440"></a><span class="lineno"> 8440</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 4..0 : Pin number */</span><span class="preprocessor"></span></div><div class="line"><a name="l08441"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af159760f5cdc0b4e8b3d3a6e96469107"> 8441</a></span>&#160;<span class="preprocessor">#define QSPI_PSEL_SCK_PIN_Pos (0UL) </span></div><div class="line"><a name="l08442"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6848af557e330920a48afa812c212069"> 8442</a></span>&#160;<span class="preprocessor">#define QSPI_PSEL_SCK_PIN_Msk (0x1FUL &lt;&lt; QSPI_PSEL_SCK_PIN_Pos) </span></div><div class="line"><a name="l08444"></a><span class="lineno"> 8444</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: QSPI_PSEL_CSN */</span><span class="preprocessor"></span></div><div class="line"><a name="l08445"></a><span class="lineno"> 8445</span>&#160;<span class="comment">/* Description: Pin select for chip select signal CSN. */</span></div><div class="line"><a name="l08446"></a><span class="lineno"> 8446</span>&#160;</div><div class="line"><a name="l08447"></a><span class="lineno"> 8447</span>&#160;<span class="comment">/* Bit 31 : Connection */</span></div><div class="line"><a name="l08448"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af672599469bf86dc02e4285242e62981"> 8448</a></span>&#160;<span class="preprocessor">#define QSPI_PSEL_CSN_CONNECT_Pos (31UL) </span></div><div class="line"><a name="l08449"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adfba26c42f8c08901d39568f8c4f674d"> 8449</a></span>&#160;<span class="preprocessor">#define QSPI_PSEL_CSN_CONNECT_Msk (0x1UL &lt;&lt; QSPI_PSEL_CSN_CONNECT_Pos) </span></div><div class="line"><a name="l08450"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aefca82310fc13a9a4097242b74ff03a2"> 8450</a></span>&#160;<span class="preprocessor">#define QSPI_PSEL_CSN_CONNECT_Connected (0UL) </span></div><div class="line"><a name="l08451"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad7f1d91313df0c084437598cc19cca4f"> 8451</a></span>&#160;<span class="preprocessor">#define QSPI_PSEL_CSN_CONNECT_Disconnected (1UL) </span></div><div class="line"><a name="l08453"></a><span class="lineno"> 8453</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 6..5 : Port number */</span><span class="preprocessor"></span></div><div class="line"><a name="l08454"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adee5ad8b4af0ce25bc995452685a04e0"> 8454</a></span>&#160;<span class="preprocessor">#define QSPI_PSEL_CSN_PORT_Pos (5UL) </span></div><div class="line"><a name="l08455"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abdd702e921dfffc26b47df100f1dca9e"> 8455</a></span>&#160;<span class="preprocessor">#define QSPI_PSEL_CSN_PORT_Msk (0x3UL &lt;&lt; QSPI_PSEL_CSN_PORT_Pos) </span></div><div class="line"><a name="l08457"></a><span class="lineno"> 8457</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 4..0 : Pin number */</span><span class="preprocessor"></span></div><div class="line"><a name="l08458"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4ad346e179249e0dd6cfa7f8f870229e"> 8458</a></span>&#160;<span class="preprocessor">#define QSPI_PSEL_CSN_PIN_Pos (0UL) </span></div><div class="line"><a name="l08459"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7770b471429cbf5e6c3455833cd6ea14"> 8459</a></span>&#160;<span class="preprocessor">#define QSPI_PSEL_CSN_PIN_Msk (0x1FUL &lt;&lt; QSPI_PSEL_CSN_PIN_Pos) </span></div><div class="line"><a name="l08461"></a><span class="lineno"> 8461</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: QSPI_PSEL_IO0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l08462"></a><span class="lineno"> 8462</span>&#160;<span class="comment">/* Description: Pin select for serial data MOSI/IO0. */</span></div><div class="line"><a name="l08463"></a><span class="lineno"> 8463</span>&#160;</div><div class="line"><a name="l08464"></a><span class="lineno"> 8464</span>&#160;<span class="comment">/* Bit 31 : Connection */</span></div><div class="line"><a name="l08465"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3760c40f4fe8e2ded6c8e31fa69c53ba"> 8465</a></span>&#160;<span class="preprocessor">#define QSPI_PSEL_IO0_CONNECT_Pos (31UL) </span></div><div class="line"><a name="l08466"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9865959e0403d58f1381ee6f00524d45"> 8466</a></span>&#160;<span class="preprocessor">#define QSPI_PSEL_IO0_CONNECT_Msk (0x1UL &lt;&lt; QSPI_PSEL_IO0_CONNECT_Pos) </span></div><div class="line"><a name="l08467"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a15391c0fb40300ebe9e2a61b8b97be2f"> 8467</a></span>&#160;<span class="preprocessor">#define QSPI_PSEL_IO0_CONNECT_Connected (0UL) </span></div><div class="line"><a name="l08468"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa402d645d607ccbb06598f09f66dca7f"> 8468</a></span>&#160;<span class="preprocessor">#define QSPI_PSEL_IO0_CONNECT_Disconnected (1UL) </span></div><div class="line"><a name="l08470"></a><span class="lineno"> 8470</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 6..5 : Port number */</span><span class="preprocessor"></span></div><div class="line"><a name="l08471"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a24dd15c96ebd456f97a62bd575e21b6a"> 8471</a></span>&#160;<span class="preprocessor">#define QSPI_PSEL_IO0_PORT_Pos (5UL) </span></div><div class="line"><a name="l08472"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7eb96482bdd0c9c395fae0a5a56c439f"> 8472</a></span>&#160;<span class="preprocessor">#define QSPI_PSEL_IO0_PORT_Msk (0x3UL &lt;&lt; QSPI_PSEL_IO0_PORT_Pos) </span></div><div class="line"><a name="l08474"></a><span class="lineno"> 8474</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 4..0 : Pin number */</span><span class="preprocessor"></span></div><div class="line"><a name="l08475"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a39d94b2c7d94642a500113bbea4ddac6"> 8475</a></span>&#160;<span class="preprocessor">#define QSPI_PSEL_IO0_PIN_Pos (0UL) </span></div><div class="line"><a name="l08476"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a871e95a5f420680b9500a7472ceb1a14"> 8476</a></span>&#160;<span class="preprocessor">#define QSPI_PSEL_IO0_PIN_Msk (0x1FUL &lt;&lt; QSPI_PSEL_IO0_PIN_Pos) </span></div><div class="line"><a name="l08478"></a><span class="lineno"> 8478</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: QSPI_PSEL_IO1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l08479"></a><span class="lineno"> 8479</span>&#160;<span class="comment">/* Description: Pin select for serial data MISO/IO1. */</span></div><div class="line"><a name="l08480"></a><span class="lineno"> 8480</span>&#160;</div><div class="line"><a name="l08481"></a><span class="lineno"> 8481</span>&#160;<span class="comment">/* Bit 31 : Connection */</span></div><div class="line"><a name="l08482"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae3c576059828285aa28fad257ef2e64d"> 8482</a></span>&#160;<span class="preprocessor">#define QSPI_PSEL_IO1_CONNECT_Pos (31UL) </span></div><div class="line"><a name="l08483"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab4048d55e9f9ef3b4181eee5834e1d1a"> 8483</a></span>&#160;<span class="preprocessor">#define QSPI_PSEL_IO1_CONNECT_Msk (0x1UL &lt;&lt; QSPI_PSEL_IO1_CONNECT_Pos) </span></div><div class="line"><a name="l08484"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a85384998f5480c607e4a6f82d00fe4c9"> 8484</a></span>&#160;<span class="preprocessor">#define QSPI_PSEL_IO1_CONNECT_Connected (0UL) </span></div><div class="line"><a name="l08485"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6c96c5dff660db160b0963b4fde3a400"> 8485</a></span>&#160;<span class="preprocessor">#define QSPI_PSEL_IO1_CONNECT_Disconnected (1UL) </span></div><div class="line"><a name="l08487"></a><span class="lineno"> 8487</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 6..5 : Port number */</span><span class="preprocessor"></span></div><div class="line"><a name="l08488"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6bae38846b736a4e210129d6cca8e1ab"> 8488</a></span>&#160;<span class="preprocessor">#define QSPI_PSEL_IO1_PORT_Pos (5UL) </span></div><div class="line"><a name="l08489"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a62629492df5be6ac2e193e6f9834817a"> 8489</a></span>&#160;<span class="preprocessor">#define QSPI_PSEL_IO1_PORT_Msk (0x3UL &lt;&lt; QSPI_PSEL_IO1_PORT_Pos) </span></div><div class="line"><a name="l08491"></a><span class="lineno"> 8491</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 4..0 : Pin number */</span><span class="preprocessor"></span></div><div class="line"><a name="l08492"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2e4e7565c7d45f9be237e0cf296daab7"> 8492</a></span>&#160;<span class="preprocessor">#define QSPI_PSEL_IO1_PIN_Pos (0UL) </span></div><div class="line"><a name="l08493"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1aee24f54b0f7d4f732d942e23155db8"> 8493</a></span>&#160;<span class="preprocessor">#define QSPI_PSEL_IO1_PIN_Msk (0x1FUL &lt;&lt; QSPI_PSEL_IO1_PIN_Pos) </span></div><div class="line"><a name="l08495"></a><span class="lineno"> 8495</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: QSPI_PSEL_IO2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l08496"></a><span class="lineno"> 8496</span>&#160;<span class="comment">/* Description: Pin select for serial data IO2. */</span></div><div class="line"><a name="l08497"></a><span class="lineno"> 8497</span>&#160;</div><div class="line"><a name="l08498"></a><span class="lineno"> 8498</span>&#160;<span class="comment">/* Bit 31 : Connection */</span></div><div class="line"><a name="l08499"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa410ebb81e3263b991822b3b778b0abd"> 8499</a></span>&#160;<span class="preprocessor">#define QSPI_PSEL_IO2_CONNECT_Pos (31UL) </span></div><div class="line"><a name="l08500"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9ce5807eaec00b2a62246827703b7eec"> 8500</a></span>&#160;<span class="preprocessor">#define QSPI_PSEL_IO2_CONNECT_Msk (0x1UL &lt;&lt; QSPI_PSEL_IO2_CONNECT_Pos) </span></div><div class="line"><a name="l08501"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6ebd4f1d64c552a9c05accfd7a62b781"> 8501</a></span>&#160;<span class="preprocessor">#define QSPI_PSEL_IO2_CONNECT_Connected (0UL) </span></div><div class="line"><a name="l08502"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1a0ad16c65e12ee9e4e7950bc24aeb11"> 8502</a></span>&#160;<span class="preprocessor">#define QSPI_PSEL_IO2_CONNECT_Disconnected (1UL) </span></div><div class="line"><a name="l08504"></a><span class="lineno"> 8504</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 6..5 : Port number */</span><span class="preprocessor"></span></div><div class="line"><a name="l08505"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa5539982d4bc3e292bb668c2d2f008ca"> 8505</a></span>&#160;<span class="preprocessor">#define QSPI_PSEL_IO2_PORT_Pos (5UL) </span></div><div class="line"><a name="l08506"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a23f8fe7aaa543a7f2c4439c68b686272"> 8506</a></span>&#160;<span class="preprocessor">#define QSPI_PSEL_IO2_PORT_Msk (0x3UL &lt;&lt; QSPI_PSEL_IO2_PORT_Pos) </span></div><div class="line"><a name="l08508"></a><span class="lineno"> 8508</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 4..0 : Pin number */</span><span class="preprocessor"></span></div><div class="line"><a name="l08509"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a24078f053c369c95864277ebb1b1c593"> 8509</a></span>&#160;<span class="preprocessor">#define QSPI_PSEL_IO2_PIN_Pos (0UL) </span></div><div class="line"><a name="l08510"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2eeea948938deb5a69e993f01bf0f88b"> 8510</a></span>&#160;<span class="preprocessor">#define QSPI_PSEL_IO2_PIN_Msk (0x1FUL &lt;&lt; QSPI_PSEL_IO2_PIN_Pos) </span></div><div class="line"><a name="l08512"></a><span class="lineno"> 8512</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: QSPI_PSEL_IO3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l08513"></a><span class="lineno"> 8513</span>&#160;<span class="comment">/* Description: Pin select for serial data IO3. */</span></div><div class="line"><a name="l08514"></a><span class="lineno"> 8514</span>&#160;</div><div class="line"><a name="l08515"></a><span class="lineno"> 8515</span>&#160;<span class="comment">/* Bit 31 : Connection */</span></div><div class="line"><a name="l08516"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abd489ea3b6ef5f7e59a8a3cd9eb476f0"> 8516</a></span>&#160;<span class="preprocessor">#define QSPI_PSEL_IO3_CONNECT_Pos (31UL) </span></div><div class="line"><a name="l08517"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2b552fe7584c72ca30f88ed71e61a608"> 8517</a></span>&#160;<span class="preprocessor">#define QSPI_PSEL_IO3_CONNECT_Msk (0x1UL &lt;&lt; QSPI_PSEL_IO3_CONNECT_Pos) </span></div><div class="line"><a name="l08518"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae423f9b6af5fdc6c93ab977e938deea3"> 8518</a></span>&#160;<span class="preprocessor">#define QSPI_PSEL_IO3_CONNECT_Connected (0UL) </span></div><div class="line"><a name="l08519"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8ed03d25672d370343c034ef31557173"> 8519</a></span>&#160;<span class="preprocessor">#define QSPI_PSEL_IO3_CONNECT_Disconnected (1UL) </span></div><div class="line"><a name="l08521"></a><span class="lineno"> 8521</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 6..5 : Port number */</span><span class="preprocessor"></span></div><div class="line"><a name="l08522"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5c1476a289812defa4ccd35507647710"> 8522</a></span>&#160;<span class="preprocessor">#define QSPI_PSEL_IO3_PORT_Pos (5UL) </span></div><div class="line"><a name="l08523"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6922b57239bb28a5d983becfa05ff701"> 8523</a></span>&#160;<span class="preprocessor">#define QSPI_PSEL_IO3_PORT_Msk (0x3UL &lt;&lt; QSPI_PSEL_IO3_PORT_Pos) </span></div><div class="line"><a name="l08525"></a><span class="lineno"> 8525</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 4..0 : Pin number */</span><span class="preprocessor"></span></div><div class="line"><a name="l08526"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa94f346e8d90d4e6d9e164edb569b5c2"> 8526</a></span>&#160;<span class="preprocessor">#define QSPI_PSEL_IO3_PIN_Pos (0UL) </span></div><div class="line"><a name="l08527"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a59a0ef8846b1322cb27204d4500150c1"> 8527</a></span>&#160;<span class="preprocessor">#define QSPI_PSEL_IO3_PIN_Msk (0x1FUL &lt;&lt; QSPI_PSEL_IO3_PIN_Pos) </span></div><div class="line"><a name="l08529"></a><span class="lineno"> 8529</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: QSPI_XIPOFFSET */</span><span class="preprocessor"></span></div><div class="line"><a name="l08530"></a><span class="lineno"> 8530</span>&#160;<span class="comment">/* Description: Address offset into the external memory for Execute in Place operation. */</span></div><div class="line"><a name="l08531"></a><span class="lineno"> 8531</span>&#160;</div><div class="line"><a name="l08532"></a><span class="lineno"> 8532</span>&#160;<span class="comment">/* Bits 31..0 : Address offset into the external memory for Execute in Place operation. Value must be a multiple of 4. */</span></div><div class="line"><a name="l08533"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2058acef85ef67bdd0e6df2485442eb7"> 8533</a></span>&#160;<span class="preprocessor">#define QSPI_XIPOFFSET_XIPOFFSET_Pos (0UL) </span></div><div class="line"><a name="l08534"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a939117d0df15edabda0ec40c86944a1d"> 8534</a></span>&#160;<span class="preprocessor">#define QSPI_XIPOFFSET_XIPOFFSET_Msk (0xFFFFFFFFUL &lt;&lt; QSPI_XIPOFFSET_XIPOFFSET_Pos) </span></div><div class="line"><a name="l08536"></a><span class="lineno"> 8536</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: QSPI_IFCONFIG0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l08537"></a><span class="lineno"> 8537</span>&#160;<span class="comment">/* Description: Interface configuration. */</span></div><div class="line"><a name="l08538"></a><span class="lineno"> 8538</span>&#160;</div><div class="line"><a name="l08539"></a><span class="lineno"> 8539</span>&#160;<span class="comment">/* Bit 7 : Enable deep power-down mode (DPM) feature. */</span></div><div class="line"><a name="l08540"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af1e31bd485c0995e95e3c42e3bb2e9f4"> 8540</a></span>&#160;<span class="preprocessor">#define QSPI_IFCONFIG0_DPMENABLE_Pos (7UL) </span></div><div class="line"><a name="l08541"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3245d37b19606ceea11f00744568d57c"> 8541</a></span>&#160;<span class="preprocessor">#define QSPI_IFCONFIG0_DPMENABLE_Msk (0x1UL &lt;&lt; QSPI_IFCONFIG0_DPMENABLE_Pos) </span></div><div class="line"><a name="l08542"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae0eb7cfa24054a0fc22617590f7b6f18"> 8542</a></span>&#160;<span class="preprocessor">#define QSPI_IFCONFIG0_DPMENABLE_Disable (0UL) </span></div><div class="line"><a name="l08543"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a462222db54715e61432c8520b05ee9d1"> 8543</a></span>&#160;<span class="preprocessor">#define QSPI_IFCONFIG0_DPMENABLE_Enable (1UL) </span></div><div class="line"><a name="l08545"></a><span class="lineno"> 8545</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 6 : Addressing mode. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08546"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a09d1270d5cee2a7f71ca72c91c8e40e7"> 8546</a></span>&#160;<span class="preprocessor">#define QSPI_IFCONFIG0_ADDRMODE_Pos (6UL) </span></div><div class="line"><a name="l08547"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa88a9be49b478288371fcede0560bdb3"> 8547</a></span>&#160;<span class="preprocessor">#define QSPI_IFCONFIG0_ADDRMODE_Msk (0x1UL &lt;&lt; QSPI_IFCONFIG0_ADDRMODE_Pos) </span></div><div class="line"><a name="l08548"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a21370f768bdf769c66c3e0a776576eaf"> 8548</a></span>&#160;<span class="preprocessor">#define QSPI_IFCONFIG0_ADDRMODE_24BIT (0UL) </span></div><div class="line"><a name="l08549"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7d02f09275ba48d86aad0e6c416dd4bb"> 8549</a></span>&#160;<span class="preprocessor">#define QSPI_IFCONFIG0_ADDRMODE_32BIT (1UL) </span></div><div class="line"><a name="l08551"></a><span class="lineno"> 8551</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 5..3 : Configure number of data lines and opcode used for writing. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08552"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4bb2c3f9359649fe76f14ec3ec8f8760"> 8552</a></span>&#160;<span class="preprocessor">#define QSPI_IFCONFIG0_WRITEOC_Pos (3UL) </span></div><div class="line"><a name="l08553"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1b215c96b44bc9d88d7ff9081c28a6fc"> 8553</a></span>&#160;<span class="preprocessor">#define QSPI_IFCONFIG0_WRITEOC_Msk (0x7UL &lt;&lt; QSPI_IFCONFIG0_WRITEOC_Pos) </span></div><div class="line"><a name="l08554"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0826f93938129a9bb3f9a6557665c040"> 8554</a></span>&#160;<span class="preprocessor">#define QSPI_IFCONFIG0_WRITEOC_PP (0UL) </span></div><div class="line"><a name="l08555"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0192583af6674e803862eec00583a29a"> 8555</a></span>&#160;<span class="preprocessor">#define QSPI_IFCONFIG0_WRITEOC_PP2O (1UL) </span></div><div class="line"><a name="l08556"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a11a487f0c1a8e6af1648ea1b3a351141"> 8556</a></span>&#160;<span class="preprocessor">#define QSPI_IFCONFIG0_WRITEOC_PP4O (2UL) </span></div><div class="line"><a name="l08557"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a38a7ec54bdcad4abb1682620fbbbf677"> 8557</a></span>&#160;<span class="preprocessor">#define QSPI_IFCONFIG0_WRITEOC_PP4IO (3UL) </span></div><div class="line"><a name="l08559"></a><span class="lineno"> 8559</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 2..0 : Configure number of data lines and opcode used for reading. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08560"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a54c62da836c73d7658ccb4181ba95017"> 8560</a></span>&#160;<span class="preprocessor">#define QSPI_IFCONFIG0_READOC_Pos (0UL) </span></div><div class="line"><a name="l08561"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aeef7ed19d032b094cfa940a6433df5d9"> 8561</a></span>&#160;<span class="preprocessor">#define QSPI_IFCONFIG0_READOC_Msk (0x7UL &lt;&lt; QSPI_IFCONFIG0_READOC_Pos) </span></div><div class="line"><a name="l08562"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a353216c7c328baf2489f3f9516f68eb6"> 8562</a></span>&#160;<span class="preprocessor">#define QSPI_IFCONFIG0_READOC_FASTREAD (0UL) </span></div><div class="line"><a name="l08563"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7b431a3a26cb7a383c8354e4123bd2b9"> 8563</a></span>&#160;<span class="preprocessor">#define QSPI_IFCONFIG0_READOC_READ2O (1UL) </span></div><div class="line"><a name="l08564"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8c6c1a5ac6b6cb290f10c23ee2a0f25d"> 8564</a></span>&#160;<span class="preprocessor">#define QSPI_IFCONFIG0_READOC_READ2IO (2UL) </span></div><div class="line"><a name="l08565"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4739c372c4175e5a025c8aa088ff0b0f"> 8565</a></span>&#160;<span class="preprocessor">#define QSPI_IFCONFIG0_READOC_READ4O (3UL) </span></div><div class="line"><a name="l08566"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab2150cbfa69f2f72330a42277fc34134"> 8566</a></span>&#160;<span class="preprocessor">#define QSPI_IFCONFIG0_READOC_READ4IO (4UL) </span></div><div class="line"><a name="l08568"></a><span class="lineno"> 8568</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: QSPI_IFCONFIG1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l08569"></a><span class="lineno"> 8569</span>&#160;<span class="comment">/* Description: Interface configuration. */</span></div><div class="line"><a name="l08570"></a><span class="lineno"> 8570</span>&#160;</div><div class="line"><a name="l08571"></a><span class="lineno"> 8571</span>&#160;<span class="comment">/* Bits 31..28 : SCK frequency is given as 32 MHz / (SCKFREQ + 1). */</span></div><div class="line"><a name="l08572"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a410d7a874a2e3a2eaa91390e21eb389a"> 8572</a></span>&#160;<span class="preprocessor">#define QSPI_IFCONFIG1_SCKFREQ_Pos (28UL) </span></div><div class="line"><a name="l08573"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3d15dde855fd242fc6f910dfd583dd46"> 8573</a></span>&#160;<span class="preprocessor">#define QSPI_IFCONFIG1_SCKFREQ_Msk (0xFUL &lt;&lt; QSPI_IFCONFIG1_SCKFREQ_Pos) </span></div><div class="line"><a name="l08575"></a><span class="lineno"> 8575</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 25 : Select SPI mode. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08576"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a799080aff7f06146ef8170358c047c29"> 8576</a></span>&#160;<span class="preprocessor">#define QSPI_IFCONFIG1_SPIMODE_Pos (25UL) </span></div><div class="line"><a name="l08577"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6f1a7f2cb9277a03dae9fbc3e443694c"> 8577</a></span>&#160;<span class="preprocessor">#define QSPI_IFCONFIG1_SPIMODE_Msk (0x1UL &lt;&lt; QSPI_IFCONFIG1_SPIMODE_Pos) </span></div><div class="line"><a name="l08578"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a172f7792ac66a86adecebf4a44e23b36"> 8578</a></span>&#160;<span class="preprocessor">#define QSPI_IFCONFIG1_SPIMODE_MODE0 (0UL) </span></div><div class="line"><a name="l08579"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a67e828dc13b40f5eaa018c38c3f4825c"> 8579</a></span>&#160;<span class="preprocessor">#define QSPI_IFCONFIG1_SPIMODE_MODE3 (1UL) </span></div><div class="line"><a name="l08581"></a><span class="lineno"> 8581</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 24 : Enter/exit deep power-down mode (DPM) for external flash memory. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08582"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab4c243537a716d068a726cb47bbd96a4"> 8582</a></span>&#160;<span class="preprocessor">#define QSPI_IFCONFIG1_DPMEN_Pos (24UL) </span></div><div class="line"><a name="l08583"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa2b01d5573fe2ac17929500920d4549d"> 8583</a></span>&#160;<span class="preprocessor">#define QSPI_IFCONFIG1_DPMEN_Msk (0x1UL &lt;&lt; QSPI_IFCONFIG1_DPMEN_Pos) </span></div><div class="line"><a name="l08584"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af1b0015565659cf8fb933e725ac2feeb"> 8584</a></span>&#160;<span class="preprocessor">#define QSPI_IFCONFIG1_DPMEN_Exit (0UL) </span></div><div class="line"><a name="l08585"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acc4bba4be88b370945d1db4b561b830f"> 8585</a></span>&#160;<span class="preprocessor">#define QSPI_IFCONFIG1_DPMEN_Enter (1UL) </span></div><div class="line"><a name="l08587"></a><span class="lineno"> 8587</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 7..0 : Minimum amount of time that the CSN pin must stay high before it can go low again. Value is specified in number of 16 MHz periods (62.5 ns). */</span><span class="preprocessor"></span></div><div class="line"><a name="l08588"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5ac5bc4a6ed8eb19f5a456fe94e0d285"> 8588</a></span>&#160;<span class="preprocessor">#define QSPI_IFCONFIG1_SCKDELAY_Pos (0UL) </span></div><div class="line"><a name="l08589"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9ac3ea70342f6826f6cf2d7a50ce0d8b"> 8589</a></span>&#160;<span class="preprocessor">#define QSPI_IFCONFIG1_SCKDELAY_Msk (0xFFUL &lt;&lt; QSPI_IFCONFIG1_SCKDELAY_Pos) </span></div><div class="line"><a name="l08591"></a><span class="lineno"> 8591</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: QSPI_STATUS */</span><span class="preprocessor"></span></div><div class="line"><a name="l08592"></a><span class="lineno"> 8592</span>&#160;<span class="comment">/* Description: Status register. */</span></div><div class="line"><a name="l08593"></a><span class="lineno"> 8593</span>&#160;</div><div class="line"><a name="l08594"></a><span class="lineno"> 8594</span>&#160;<span class="comment">/* Bits 31..24 : Value of external flash devices Status Register. When the external flash has two bytes status register this field includes the value of the low byte. */</span></div><div class="line"><a name="l08595"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a696bb66838e7c8b08ebfbb28ae9ba45c"> 8595</a></span>&#160;<span class="preprocessor">#define QSPI_STATUS_SREG_Pos (24UL) </span></div><div class="line"><a name="l08596"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5d8ffdc69c1dbf8104434a1858ac75a7"> 8596</a></span>&#160;<span class="preprocessor">#define QSPI_STATUS_SREG_Msk (0xFFUL &lt;&lt; QSPI_STATUS_SREG_Pos) </span></div><div class="line"><a name="l08598"></a><span class="lineno"> 8598</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 3 : Ready status. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08599"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a38bd350f47e350ca4230c031971065f7"> 8599</a></span>&#160;<span class="preprocessor">#define QSPI_STATUS_READY_Pos (3UL) </span></div><div class="line"><a name="l08600"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae9f180211b867ae1bc009b7bc37ab7d5"> 8600</a></span>&#160;<span class="preprocessor">#define QSPI_STATUS_READY_Msk (0x1UL &lt;&lt; QSPI_STATUS_READY_Pos) </span></div><div class="line"><a name="l08601"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af6122b909a57586592b82fef057af9a8"> 8601</a></span>&#160;<span class="preprocessor">#define QSPI_STATUS_READY_BUSY (0UL) </span></div><div class="line"><a name="l08602"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad3a0abbf7f6cfec56c056772b5f1c635"> 8602</a></span>&#160;<span class="preprocessor">#define QSPI_STATUS_READY_READY (1UL) </span></div><div class="line"><a name="l08604"></a><span class="lineno"> 8604</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Deep power-down mode (DPM) status of external flash. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08605"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0b0c5e844b361c1788173587603af65f"> 8605</a></span>&#160;<span class="preprocessor">#define QSPI_STATUS_DPM_Pos (2UL) </span></div><div class="line"><a name="l08606"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae76dfdfcddb1ea7e4012974b079ae984"> 8606</a></span>&#160;<span class="preprocessor">#define QSPI_STATUS_DPM_Msk (0x1UL &lt;&lt; QSPI_STATUS_DPM_Pos) </span></div><div class="line"><a name="l08607"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8813f4062774d5468c63add44bd3bcd7"> 8607</a></span>&#160;<span class="preprocessor">#define QSPI_STATUS_DPM_Disabled (0UL) </span></div><div class="line"><a name="l08608"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac1d011fbd3ce581a8f6b2ec4c0a39f2d"> 8608</a></span>&#160;<span class="preprocessor">#define QSPI_STATUS_DPM_Enabled (1UL) </span></div><div class="line"><a name="l08610"></a><span class="lineno"> 8610</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: QSPI_DPMDUR */</span><span class="preprocessor"></span></div><div class="line"><a name="l08611"></a><span class="lineno"> 8611</span>&#160;<span class="comment">/* Description: Set the duration required to enter/exit deep power-down mode (DPM). */</span></div><div class="line"><a name="l08612"></a><span class="lineno"> 8612</span>&#160;</div><div class="line"><a name="l08613"></a><span class="lineno"> 8613</span>&#160;<span class="comment">/* Bits 31..16 : Duration needed by external flash to exit DPM. Duration is given as EXIT * 256 * 62.5 ns. */</span></div><div class="line"><a name="l08614"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a51a8ff4667423d8c0214c03f168d9dc8"> 8614</a></span>&#160;<span class="preprocessor">#define QSPI_DPMDUR_EXIT_Pos (16UL) </span></div><div class="line"><a name="l08615"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9a0226b7cac3de6ae771a75b15b3577b"> 8615</a></span>&#160;<span class="preprocessor">#define QSPI_DPMDUR_EXIT_Msk (0xFFFFUL &lt;&lt; QSPI_DPMDUR_EXIT_Pos) </span></div><div class="line"><a name="l08617"></a><span class="lineno"> 8617</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 15..0 : Duration needed by external flash to enter DPM. Duration is given as ENTER * 256 * 62.5 ns. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08618"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a534ca1142e9b4f5aa80b1036bee1ac6b"> 8618</a></span>&#160;<span class="preprocessor">#define QSPI_DPMDUR_ENTER_Pos (0UL) </span></div><div class="line"><a name="l08619"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a543b0f21526bc7dfca220eabce1c144f"> 8619</a></span>&#160;<span class="preprocessor">#define QSPI_DPMDUR_ENTER_Msk (0xFFFFUL &lt;&lt; QSPI_DPMDUR_ENTER_Pos) </span></div><div class="line"><a name="l08621"></a><span class="lineno"> 8621</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: QSPI_ADDRCONF */</span><span class="preprocessor"></span></div><div class="line"><a name="l08622"></a><span class="lineno"> 8622</span>&#160;<span class="comment">/* Description: Extended address configuration. */</span></div><div class="line"><a name="l08623"></a><span class="lineno"> 8623</span>&#160;</div><div class="line"><a name="l08624"></a><span class="lineno"> 8624</span>&#160;<span class="comment">/* Bit 27 : Send WREN (write enable opcode 0x06) before instruction. */</span></div><div class="line"><a name="l08625"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1c2e4023387bd93d863120ba0eb62695"> 8625</a></span>&#160;<span class="preprocessor">#define QSPI_ADDRCONF_WREN_Pos (27UL) </span></div><div class="line"><a name="l08626"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac2e11e1c58e485de01788e9008b0f0d2"> 8626</a></span>&#160;<span class="preprocessor">#define QSPI_ADDRCONF_WREN_Msk (0x1UL &lt;&lt; QSPI_ADDRCONF_WREN_Pos) </span></div><div class="line"><a name="l08627"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a91702f6b050d3766b68a6274592f8df9"> 8627</a></span>&#160;<span class="preprocessor">#define QSPI_ADDRCONF_WREN_Disable (0UL) </span></div><div class="line"><a name="l08628"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a26d5c0a6574652ad0ec35aab0b939980"> 8628</a></span>&#160;<span class="preprocessor">#define QSPI_ADDRCONF_WREN_Enable (1UL) </span></div><div class="line"><a name="l08630"></a><span class="lineno"> 8630</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 26 : Wait for write complete before sending command. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08631"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8de31709b0138a2af9420744fd57ebe7"> 8631</a></span>&#160;<span class="preprocessor">#define QSPI_ADDRCONF_WIPWAIT_Pos (26UL) </span></div><div class="line"><a name="l08632"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab0d6bcf6bd36c1c5ff5b150714c16ea6"> 8632</a></span>&#160;<span class="preprocessor">#define QSPI_ADDRCONF_WIPWAIT_Msk (0x1UL &lt;&lt; QSPI_ADDRCONF_WIPWAIT_Pos) </span></div><div class="line"><a name="l08633"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa8d9861a75c9f10203031e68b43d75d8"> 8633</a></span>&#160;<span class="preprocessor">#define QSPI_ADDRCONF_WIPWAIT_Disable (0UL) </span></div><div class="line"><a name="l08634"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4d1711eabb3ef8cc418ab561b68f8761"> 8634</a></span>&#160;<span class="preprocessor">#define QSPI_ADDRCONF_WIPWAIT_Enable (1UL) </span></div><div class="line"><a name="l08636"></a><span class="lineno"> 8636</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 25..24 : Extended addressing mode. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08637"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a08e217a305832063ee3464259143819a"> 8637</a></span>&#160;<span class="preprocessor">#define QSPI_ADDRCONF_MODE_Pos (24UL) </span></div><div class="line"><a name="l08638"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a03df35a8ee606fe3a65d5bb46e041a6c"> 8638</a></span>&#160;<span class="preprocessor">#define QSPI_ADDRCONF_MODE_Msk (0x3UL &lt;&lt; QSPI_ADDRCONF_MODE_Pos) </span></div><div class="line"><a name="l08639"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1ec853d5346502008ea6b7e5a921cde2"> 8639</a></span>&#160;<span class="preprocessor">#define QSPI_ADDRCONF_MODE_NoInstr (0UL) </span></div><div class="line"><a name="l08640"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a935e6e68cc1ad04a222040d6539c2a0b"> 8640</a></span>&#160;<span class="preprocessor">#define QSPI_ADDRCONF_MODE_Opcode (1UL) </span></div><div class="line"><a name="l08641"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac945f63cc50c18b5845ce53f72cb5e94"> 8641</a></span>&#160;<span class="preprocessor">#define QSPI_ADDRCONF_MODE_OpByte0 (2UL) </span></div><div class="line"><a name="l08642"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac71e903062c3519a8f3232b76937c14a"> 8642</a></span>&#160;<span class="preprocessor">#define QSPI_ADDRCONF_MODE_All (3UL) </span></div><div class="line"><a name="l08644"></a><span class="lineno"> 8644</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 23..16 : Byte 1 following byte 0. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08645"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae84b2d0a5d96e616345e93494c7c4910"> 8645</a></span>&#160;<span class="preprocessor">#define QSPI_ADDRCONF_BYTE1_Pos (16UL) </span></div><div class="line"><a name="l08646"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a250056ac309aa2841fdb606602b10dae"> 8646</a></span>&#160;<span class="preprocessor">#define QSPI_ADDRCONF_BYTE1_Msk (0xFFUL &lt;&lt; QSPI_ADDRCONF_BYTE1_Pos) </span></div><div class="line"><a name="l08648"></a><span class="lineno"> 8648</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 15..8 : Byte 0 following opcode. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08649"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acb054d5853069c073611d8bb8890a6c5"> 8649</a></span>&#160;<span class="preprocessor">#define QSPI_ADDRCONF_BYTE0_Pos (8UL) </span></div><div class="line"><a name="l08650"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1ddea16bd1ab8743c0363f045d387a2a"> 8650</a></span>&#160;<span class="preprocessor">#define QSPI_ADDRCONF_BYTE0_Msk (0xFFUL &lt;&lt; QSPI_ADDRCONF_BYTE0_Pos) </span></div><div class="line"><a name="l08652"></a><span class="lineno"> 8652</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 7..0 : Opcode that enters the 32-bit addressing mode. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08653"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad207bf88402db8236a993b9009991bef"> 8653</a></span>&#160;<span class="preprocessor">#define QSPI_ADDRCONF_OPCODE_Pos (0UL) </span></div><div class="line"><a name="l08654"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6021c19f487065605e21d0da081408c4"> 8654</a></span>&#160;<span class="preprocessor">#define QSPI_ADDRCONF_OPCODE_Msk (0xFFUL &lt;&lt; QSPI_ADDRCONF_OPCODE_Pos) </span></div><div class="line"><a name="l08656"></a><span class="lineno"> 8656</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: QSPI_CINSTRCONF */</span><span class="preprocessor"></span></div><div class="line"><a name="l08657"></a><span class="lineno"> 8657</span>&#160;<span class="comment">/* Description: Custom instruction configuration register. */</span></div><div class="line"><a name="l08658"></a><span class="lineno"> 8658</span>&#160;</div><div class="line"><a name="l08659"></a><span class="lineno"> 8659</span>&#160;<span class="comment">/* Bit 15 : Send WREN (write enable opcode 0x06) before instruction. */</span></div><div class="line"><a name="l08660"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2078b3ab319fe36ec391471f56bf2ecd"> 8660</a></span>&#160;<span class="preprocessor">#define QSPI_CINSTRCONF_WREN_Pos (15UL) </span></div><div class="line"><a name="l08661"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6632d4026f11e11134aeb77ec75d9e1f"> 8661</a></span>&#160;<span class="preprocessor">#define QSPI_CINSTRCONF_WREN_Msk (0x1UL &lt;&lt; QSPI_CINSTRCONF_WREN_Pos) </span></div><div class="line"><a name="l08662"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a24e1dc3bb20a82320451dd8fbeede965"> 8662</a></span>&#160;<span class="preprocessor">#define QSPI_CINSTRCONF_WREN_Disable (0UL) </span></div><div class="line"><a name="l08663"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1fac3da3489c7cc9109d2e0f6a9709e2"> 8663</a></span>&#160;<span class="preprocessor">#define QSPI_CINSTRCONF_WREN_Enable (1UL) </span></div><div class="line"><a name="l08665"></a><span class="lineno"> 8665</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 14 : Wait for write complete before sending command. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08666"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a466465feb4eb782e14b74c2910e5532a"> 8666</a></span>&#160;<span class="preprocessor">#define QSPI_CINSTRCONF_WIPWAIT_Pos (14UL) </span></div><div class="line"><a name="l08667"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a03c4d5880c44ead9ff1e5ad1fc6a5072"> 8667</a></span>&#160;<span class="preprocessor">#define QSPI_CINSTRCONF_WIPWAIT_Msk (0x1UL &lt;&lt; QSPI_CINSTRCONF_WIPWAIT_Pos) </span></div><div class="line"><a name="l08668"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a84c30203996f2487608c0ea4d50b1d71"> 8668</a></span>&#160;<span class="preprocessor">#define QSPI_CINSTRCONF_WIPWAIT_Disable (0UL) </span></div><div class="line"><a name="l08669"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a78b86c18a396d6081e8967bdc0508e82"> 8669</a></span>&#160;<span class="preprocessor">#define QSPI_CINSTRCONF_WIPWAIT_Enable (1UL) </span></div><div class="line"><a name="l08671"></a><span class="lineno"> 8671</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 13 : Level of the IO3 pin (if connected) during transmission of custom instruction. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08672"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a05ad29d571890f2175869717a29b0d6c"> 8672</a></span>&#160;<span class="preprocessor">#define QSPI_CINSTRCONF_LIO3_Pos (13UL) </span></div><div class="line"><a name="l08673"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac8afc92224e5499224eb111fe2ff0ae8"> 8673</a></span>&#160;<span class="preprocessor">#define QSPI_CINSTRCONF_LIO3_Msk (0x1UL &lt;&lt; QSPI_CINSTRCONF_LIO3_Pos) </span></div><div class="line"><a name="l08675"></a><span class="lineno"> 8675</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 12 : Level of the IO2 pin (if connected) during transmission of custom instruction. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08676"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a371942ac30122485df18a844b099cbd1"> 8676</a></span>&#160;<span class="preprocessor">#define QSPI_CINSTRCONF_LIO2_Pos (12UL) </span></div><div class="line"><a name="l08677"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afb8f04d69d20c7d9251e7a777416361e"> 8677</a></span>&#160;<span class="preprocessor">#define QSPI_CINSTRCONF_LIO2_Msk (0x1UL &lt;&lt; QSPI_CINSTRCONF_LIO2_Pos) </span></div><div class="line"><a name="l08679"></a><span class="lineno"> 8679</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 11..8 : Length of custom instruction in number of bytes. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08680"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9fbb358735645c25a848acac7bf88c36"> 8680</a></span>&#160;<span class="preprocessor">#define QSPI_CINSTRCONF_LENGTH_Pos (8UL) </span></div><div class="line"><a name="l08681"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7f01cf2face5ef39fe24bb173b84af27"> 8681</a></span>&#160;<span class="preprocessor">#define QSPI_CINSTRCONF_LENGTH_Msk (0xFUL &lt;&lt; QSPI_CINSTRCONF_LENGTH_Pos) </span></div><div class="line"><a name="l08682"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a446085716e4d72ff4ddb218c3f92cd19"> 8682</a></span>&#160;<span class="preprocessor">#define QSPI_CINSTRCONF_LENGTH_1B (1UL) </span></div><div class="line"><a name="l08683"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a99e7b0e94c2991af98a70c6adb1132e9"> 8683</a></span>&#160;<span class="preprocessor">#define QSPI_CINSTRCONF_LENGTH_2B (2UL) </span></div><div class="line"><a name="l08684"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ace326c3bce49045fa29c3d2ba05897e9"> 8684</a></span>&#160;<span class="preprocessor">#define QSPI_CINSTRCONF_LENGTH_3B (3UL) </span></div><div class="line"><a name="l08685"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acecd2f6b94f9ae3da6bca3854e9d34b5"> 8685</a></span>&#160;<span class="preprocessor">#define QSPI_CINSTRCONF_LENGTH_4B (4UL) </span></div><div class="line"><a name="l08686"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a019f8b4ab69df0d458b3dd656677565a"> 8686</a></span>&#160;<span class="preprocessor">#define QSPI_CINSTRCONF_LENGTH_5B (5UL) </span></div><div class="line"><a name="l08687"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3a385ec8e4f2749004398cf28c36e604"> 8687</a></span>&#160;<span class="preprocessor">#define QSPI_CINSTRCONF_LENGTH_6B (6UL) </span></div><div class="line"><a name="l08688"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a651e105124e5b85cd26f305906195452"> 8688</a></span>&#160;<span class="preprocessor">#define QSPI_CINSTRCONF_LENGTH_7B (7UL) </span></div><div class="line"><a name="l08689"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa390fceb63d077676ed88ea1e2add69d"> 8689</a></span>&#160;<span class="preprocessor">#define QSPI_CINSTRCONF_LENGTH_8B (8UL) </span></div><div class="line"><a name="l08690"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a69782603294dc5e2d8fbbefb0764e0dc"> 8690</a></span>&#160;<span class="preprocessor">#define QSPI_CINSTRCONF_LENGTH_9B (9UL) </span></div><div class="line"><a name="l08692"></a><span class="lineno"> 8692</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 7..0 : Opcode of Custom instruction. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08693"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1771de12c08da1e2db7acf176353af8e"> 8693</a></span>&#160;<span class="preprocessor">#define QSPI_CINSTRCONF_OPCODE_Pos (0UL) </span></div><div class="line"><a name="l08694"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af8c99bb5d7de63cdafbd59148a1d6209"> 8694</a></span>&#160;<span class="preprocessor">#define QSPI_CINSTRCONF_OPCODE_Msk (0xFFUL &lt;&lt; QSPI_CINSTRCONF_OPCODE_Pos) </span></div><div class="line"><a name="l08696"></a><span class="lineno"> 8696</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: QSPI_CINSTRDAT0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l08697"></a><span class="lineno"> 8697</span>&#160;<span class="comment">/* Description: Custom instruction data register 0. */</span></div><div class="line"><a name="l08698"></a><span class="lineno"> 8698</span>&#160;</div><div class="line"><a name="l08699"></a><span class="lineno"> 8699</span>&#160;<span class="comment">/* Bits 31..24 : Data byte 3 */</span></div><div class="line"><a name="l08700"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a05d2214eee7a1724971e73f6963af4f8"> 8700</a></span>&#160;<span class="preprocessor">#define QSPI_CINSTRDAT0_BYTE3_Pos (24UL) </span></div><div class="line"><a name="l08701"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a06f823da65ac5e3207c823ec925dfaad"> 8701</a></span>&#160;<span class="preprocessor">#define QSPI_CINSTRDAT0_BYTE3_Msk (0xFFUL &lt;&lt; QSPI_CINSTRDAT0_BYTE3_Pos) </span></div><div class="line"><a name="l08703"></a><span class="lineno"> 8703</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 23..16 : Data byte 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l08704"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a307a34374c64d7a7a81ad4c4c4ee3ea3"> 8704</a></span>&#160;<span class="preprocessor">#define QSPI_CINSTRDAT0_BYTE2_Pos (16UL) </span></div><div class="line"><a name="l08705"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a616af05d562cfc3e22123f96a734f429"> 8705</a></span>&#160;<span class="preprocessor">#define QSPI_CINSTRDAT0_BYTE2_Msk (0xFFUL &lt;&lt; QSPI_CINSTRDAT0_BYTE2_Pos) </span></div><div class="line"><a name="l08707"></a><span class="lineno"> 8707</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 15..8 : Data byte 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l08708"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8c060b09523cb1f94c8e7c087b832b94"> 8708</a></span>&#160;<span class="preprocessor">#define QSPI_CINSTRDAT0_BYTE1_Pos (8UL) </span></div><div class="line"><a name="l08709"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a294c9b0f647836268f3390fbf0dd349e"> 8709</a></span>&#160;<span class="preprocessor">#define QSPI_CINSTRDAT0_BYTE1_Msk (0xFFUL &lt;&lt; QSPI_CINSTRDAT0_BYTE1_Pos) </span></div><div class="line"><a name="l08711"></a><span class="lineno"> 8711</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 7..0 : Data byte 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l08712"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2673e8f05e2e10f843f2596f68c93438"> 8712</a></span>&#160;<span class="preprocessor">#define QSPI_CINSTRDAT0_BYTE0_Pos (0UL) </span></div><div class="line"><a name="l08713"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a03e9621a46fb8c4315e763ec5c584174"> 8713</a></span>&#160;<span class="preprocessor">#define QSPI_CINSTRDAT0_BYTE0_Msk (0xFFUL &lt;&lt; QSPI_CINSTRDAT0_BYTE0_Pos) </span></div><div class="line"><a name="l08715"></a><span class="lineno"> 8715</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: QSPI_CINSTRDAT1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l08716"></a><span class="lineno"> 8716</span>&#160;<span class="comment">/* Description: Custom instruction data register 1. */</span></div><div class="line"><a name="l08717"></a><span class="lineno"> 8717</span>&#160;</div><div class="line"><a name="l08718"></a><span class="lineno"> 8718</span>&#160;<span class="comment">/* Bits 31..24 : Data byte 7 */</span></div><div class="line"><a name="l08719"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad3309501b6fef8b8480b9ae9e9bea1a8"> 8719</a></span>&#160;<span class="preprocessor">#define QSPI_CINSTRDAT1_BYTE7_Pos (24UL) </span></div><div class="line"><a name="l08720"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a671ca671ad403ff6360993a4fc3d4aac"> 8720</a></span>&#160;<span class="preprocessor">#define QSPI_CINSTRDAT1_BYTE7_Msk (0xFFUL &lt;&lt; QSPI_CINSTRDAT1_BYTE7_Pos) </span></div><div class="line"><a name="l08722"></a><span class="lineno"> 8722</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 23..16 : Data byte 6 */</span><span class="preprocessor"></span></div><div class="line"><a name="l08723"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a16bfa6c8f2ff28bc4f2a8ce7fb0109df"> 8723</a></span>&#160;<span class="preprocessor">#define QSPI_CINSTRDAT1_BYTE6_Pos (16UL) </span></div><div class="line"><a name="l08724"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a76afb16eaa320386b06ef20ef31f16e2"> 8724</a></span>&#160;<span class="preprocessor">#define QSPI_CINSTRDAT1_BYTE6_Msk (0xFFUL &lt;&lt; QSPI_CINSTRDAT1_BYTE6_Pos) </span></div><div class="line"><a name="l08726"></a><span class="lineno"> 8726</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 15..8 : Data byte 5 */</span><span class="preprocessor"></span></div><div class="line"><a name="l08727"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a12bc4eb69929142d233034cec695422b"> 8727</a></span>&#160;<span class="preprocessor">#define QSPI_CINSTRDAT1_BYTE5_Pos (8UL) </span></div><div class="line"><a name="l08728"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a812f2d39bcf5fc94ca649492cbdd622b"> 8728</a></span>&#160;<span class="preprocessor">#define QSPI_CINSTRDAT1_BYTE5_Msk (0xFFUL &lt;&lt; QSPI_CINSTRDAT1_BYTE5_Pos) </span></div><div class="line"><a name="l08730"></a><span class="lineno"> 8730</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 7..0 : Data byte 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l08731"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a39fa59382df8dd9b806a01afcfa87a85"> 8731</a></span>&#160;<span class="preprocessor">#define QSPI_CINSTRDAT1_BYTE4_Pos (0UL) </span></div><div class="line"><a name="l08732"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0d66f411a6ce3eaa0cbeb18fd47afdd0"> 8732</a></span>&#160;<span class="preprocessor">#define QSPI_CINSTRDAT1_BYTE4_Msk (0xFFUL &lt;&lt; QSPI_CINSTRDAT1_BYTE4_Pos) </span></div><div class="line"><a name="l08734"></a><span class="lineno"> 8734</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: QSPI_IFTIMING */</span><span class="preprocessor"></span></div><div class="line"><a name="l08735"></a><span class="lineno"> 8735</span>&#160;<span class="comment">/* Description: SPI interface timing. */</span></div><div class="line"><a name="l08736"></a><span class="lineno"> 8736</span>&#160;</div><div class="line"><a name="l08737"></a><span class="lineno"> 8737</span>&#160;<span class="comment">/* Bits 10..8 : Timing related to sampling of the input serial data. The value of RXDELAY specifies the number of 64 MHz cycles (15.625 ns) delay from the the rising edge of the SPI Clock (SCK) until the input serial data is sampled. As en example, if set to 0 the input serial data is sampled on the rising edge of SCK. */</span></div><div class="line"><a name="l08738"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a888b76254f51529681a9d572872f2061"> 8738</a></span>&#160;<span class="preprocessor">#define QSPI_IFTIMING_RXDELAY_Pos (8UL) </span></div><div class="line"><a name="l08739"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a687d39286ecc588012abeec855eeb7c9"> 8739</a></span>&#160;<span class="preprocessor">#define QSPI_IFTIMING_RXDELAY_Msk (0x7UL &lt;&lt; QSPI_IFTIMING_RXDELAY_Pos) </span></div><div class="line"><a name="l08742"></a><span class="lineno"> 8742</span>&#160;<span class="preprocessor"></span><span class="comment">/* Peripheral: RADIO */</span><span class="preprocessor"></span></div><div class="line"><a name="l08743"></a><span class="lineno"> 8743</span>&#160;<span class="comment">/* Description: 2.4 GHz Radio */</span></div><div class="line"><a name="l08744"></a><span class="lineno"> 8744</span>&#160;</div><div class="line"><a name="l08745"></a><span class="lineno"> 8745</span>&#160;<span class="comment">/* Register: RADIO_SHORTS */</span></div><div class="line"><a name="l08746"></a><span class="lineno"> 8746</span>&#160;<span class="comment">/* Description: Shortcut register */</span></div><div class="line"><a name="l08747"></a><span class="lineno"> 8747</span>&#160;</div><div class="line"><a name="l08748"></a><span class="lineno"> 8748</span>&#160;<span class="comment">/* Bit 19 : Shortcut between RXREADY event and START task */</span></div><div class="line"><a name="l08749"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa55070192da1d7042b3ec394192ff4c4"> 8749</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_RXREADY_START_Pos (19UL) </span></div><div class="line"><a name="l08750"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a03818f812b695574bb9e970a01bc4162"> 8750</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_RXREADY_START_Msk (0x1UL &lt;&lt; RADIO_SHORTS_RXREADY_START_Pos) </span></div><div class="line"><a name="l08751"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adff8cb4342fa4f503c8070b9ea5e728c"> 8751</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_RXREADY_START_Disabled (0UL) </span></div><div class="line"><a name="l08752"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a34b1baf4f8745063dd21bf68479e9d54"> 8752</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_RXREADY_START_Enabled (1UL) </span></div><div class="line"><a name="l08754"></a><span class="lineno"> 8754</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 18 : Shortcut between TXREADY event and START task */</span><span class="preprocessor"></span></div><div class="line"><a name="l08755"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5ec542cf16949e4c24c2ae1785b5d728"> 8755</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_TXREADY_START_Pos (18UL) </span></div><div class="line"><a name="l08756"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aceddb5f09df8fd16e94f3e1a118bf28c"> 8756</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_TXREADY_START_Msk (0x1UL &lt;&lt; RADIO_SHORTS_TXREADY_START_Pos) </span></div><div class="line"><a name="l08757"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0fe449cfc07caba3766f4e7088886797"> 8757</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_TXREADY_START_Disabled (0UL) </span></div><div class="line"><a name="l08758"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3acd03903fefb6b70ed286f262def6e5"> 8758</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_TXREADY_START_Enabled (1UL) </span></div><div class="line"><a name="l08760"></a><span class="lineno"> 8760</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 17 : Shortcut between CCAIDLE event and STOP task */</span><span class="preprocessor"></span></div><div class="line"><a name="l08761"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab87a5e6c40fc4140c42ee62402de0a27"> 8761</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_CCAIDLE_STOP_Pos (17UL) </span></div><div class="line"><a name="l08762"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a59cb4339725a33e94b1f25fd740d4792"> 8762</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_CCAIDLE_STOP_Msk (0x1UL &lt;&lt; RADIO_SHORTS_CCAIDLE_STOP_Pos) </span></div><div class="line"><a name="l08763"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aac9aaadd98b15272863e280fb66301f6"> 8763</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_CCAIDLE_STOP_Disabled (0UL) </span></div><div class="line"><a name="l08764"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adfbba070466c8d5c2b0365abadda9b3e"> 8764</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_CCAIDLE_STOP_Enabled (1UL) </span></div><div class="line"><a name="l08766"></a><span class="lineno"> 8766</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 16 : Shortcut between EDEND event and DISABLE task */</span><span class="preprocessor"></span></div><div class="line"><a name="l08767"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a623ea15e596b1e7bc562b3dc2dc28bfb"> 8767</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_EDEND_DISABLE_Pos (16UL) </span></div><div class="line"><a name="l08768"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aaed7944ef943b158bcc019d74fe04af2"> 8768</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_EDEND_DISABLE_Msk (0x1UL &lt;&lt; RADIO_SHORTS_EDEND_DISABLE_Pos) </span></div><div class="line"><a name="l08769"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aac64bb9a0b15fdf6c1ce38dabaffb0fa"> 8769</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_EDEND_DISABLE_Disabled (0UL) </span></div><div class="line"><a name="l08770"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8b61c27b2050ac8e504813b4cb765bbc"> 8770</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_EDEND_DISABLE_Enabled (1UL) </span></div><div class="line"><a name="l08772"></a><span class="lineno"> 8772</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 15 : Shortcut between READY event and EDSTART task */</span><span class="preprocessor"></span></div><div class="line"><a name="l08773"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6391a07dce3218765af607b0d5adabf5"> 8773</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_READY_EDSTART_Pos (15UL) </span></div><div class="line"><a name="l08774"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aabb7304190eb0e4f6c0706e6bdabde2f"> 8774</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_READY_EDSTART_Msk (0x1UL &lt;&lt; RADIO_SHORTS_READY_EDSTART_Pos) </span></div><div class="line"><a name="l08775"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a20a9dba1c577e2218c6fe70d87daaee7"> 8775</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_READY_EDSTART_Disabled (0UL) </span></div><div class="line"><a name="l08776"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3a659bbd51ec8ad882d25df0a57694b4"> 8776</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_READY_EDSTART_Enabled (1UL) </span></div><div class="line"><a name="l08778"></a><span class="lineno"> 8778</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 14 : Shortcut between FRAMESTART event and BCSTART task */</span><span class="preprocessor"></span></div><div class="line"><a name="l08779"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3a0f6ade797a2f37594812005f2636df"> 8779</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_FRAMESTART_BCSTART_Pos (14UL) </span></div><div class="line"><a name="l08780"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a205bfbfb69b8f85b3b6e6dcc80173f09"> 8780</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_FRAMESTART_BCSTART_Msk (0x1UL &lt;&lt; RADIO_SHORTS_FRAMESTART_BCSTART_Pos) </span></div><div class="line"><a name="l08781"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad9a3a0aba2f7da56351d308ec61356fa"> 8781</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_FRAMESTART_BCSTART_Disabled (0UL) </span></div><div class="line"><a name="l08782"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9b7ca23f8f44f2ed9b8a20e0668ca8ea"> 8782</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_FRAMESTART_BCSTART_Enabled (1UL) </span></div><div class="line"><a name="l08784"></a><span class="lineno"> 8784</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 13 : Shortcut between CCABUSY event and DISABLE task */</span><span class="preprocessor"></span></div><div class="line"><a name="l08785"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afeb36edc9d99470615a819de937ed66b"> 8785</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_CCABUSY_DISABLE_Pos (13UL) </span></div><div class="line"><a name="l08786"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4136bd5bb91f345033cd35ea0dae879e"> 8786</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_CCABUSY_DISABLE_Msk (0x1UL &lt;&lt; RADIO_SHORTS_CCABUSY_DISABLE_Pos) </span></div><div class="line"><a name="l08787"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abe55915734e17b8ea9316caed3d4b95f"> 8787</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_CCABUSY_DISABLE_Disabled (0UL) </span></div><div class="line"><a name="l08788"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac808261fdd71ed791b7f73f2d7b92790"> 8788</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_CCABUSY_DISABLE_Enabled (1UL) </span></div><div class="line"><a name="l08790"></a><span class="lineno"> 8790</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 12 : Shortcut between CCAIDLE event and TXEN task */</span><span class="preprocessor"></span></div><div class="line"><a name="l08791"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af42ce89f3a001d59f7d51a0af358e9a7"> 8791</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_CCAIDLE_TXEN_Pos (12UL) </span></div><div class="line"><a name="l08792"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7cfd728db4a109721861d855baca5636"> 8792</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_CCAIDLE_TXEN_Msk (0x1UL &lt;&lt; RADIO_SHORTS_CCAIDLE_TXEN_Pos) </span></div><div class="line"><a name="l08793"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7bb04ab45c4106ac4f7a7b9bf4f4c661"> 8793</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_CCAIDLE_TXEN_Disabled (0UL) </span></div><div class="line"><a name="l08794"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3973ccf9f6a6fabf38f41aa05a9aa294"> 8794</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_CCAIDLE_TXEN_Enabled (1UL) </span></div><div class="line"><a name="l08796"></a><span class="lineno"> 8796</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 11 : Shortcut between RXREADY event and CCASTART task */</span><span class="preprocessor"></span></div><div class="line"><a name="l08797"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acd24b80fe56f2d0092903b87f39d3b2b"> 8797</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_RXREADY_CCASTART_Pos (11UL) </span></div><div class="line"><a name="l08798"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a111dc0bbdc1b495be43784e50e0f343a"> 8798</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_RXREADY_CCASTART_Msk (0x1UL &lt;&lt; RADIO_SHORTS_RXREADY_CCASTART_Pos) </span></div><div class="line"><a name="l08799"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa3632f3bd940c85464eb806c2fc37e25"> 8799</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_RXREADY_CCASTART_Disabled (0UL) </span></div><div class="line"><a name="l08800"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aba83bda0cbd5e6053883f41baadf5113"> 8800</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_RXREADY_CCASTART_Enabled (1UL) </span></div><div class="line"><a name="l08802"></a><span class="lineno"> 8802</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 8 : Shortcut between DISABLED event and RSSISTOP task */</span><span class="preprocessor"></span></div><div class="line"><a name="l08803"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ada43b69f467cb687533612de3d81a5cf"> 8803</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_DISABLED_RSSISTOP_Pos (8UL) </span></div><div class="line"><a name="l08804"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9cc1f7ad52883121f04dcb074326a3e5"> 8804</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_DISABLED_RSSISTOP_Msk (0x1UL &lt;&lt; RADIO_SHORTS_DISABLED_RSSISTOP_Pos) </span></div><div class="line"><a name="l08805"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac441b366aa18352e533ab58802c14443"> 8805</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_DISABLED_RSSISTOP_Disabled (0UL) </span></div><div class="line"><a name="l08806"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af5e88fc2516411754a6873aa47179a83"> 8806</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_DISABLED_RSSISTOP_Enabled (1UL) </span></div><div class="line"><a name="l08808"></a><span class="lineno"> 8808</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 6 : Shortcut between ADDRESS event and BCSTART task */</span><span class="preprocessor"></span></div><div class="line"><a name="l08809"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a04b163f62db0185cec85c5b3d90d158e"> 8809</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_ADDRESS_BCSTART_Pos (6UL) </span></div><div class="line"><a name="l08810"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1f46f77cdd2cc997ab385a5d579c2a09"> 8810</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_ADDRESS_BCSTART_Msk (0x1UL &lt;&lt; RADIO_SHORTS_ADDRESS_BCSTART_Pos) </span></div><div class="line"><a name="l08811"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8e141abf299eeb39f2a43a24404683a1"> 8811</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_ADDRESS_BCSTART_Disabled (0UL) </span></div><div class="line"><a name="l08812"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0395dc6ba317f6fe24b49516a042aaa9"> 8812</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_ADDRESS_BCSTART_Enabled (1UL) </span></div><div class="line"><a name="l08814"></a><span class="lineno"> 8814</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 5 : Shortcut between END event and START task */</span><span class="preprocessor"></span></div><div class="line"><a name="l08815"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a223beb040dc5b480750441e01f74276f"> 8815</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_END_START_Pos (5UL) </span></div><div class="line"><a name="l08816"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6adec080a86746d64ebdfe6544884797"> 8816</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_END_START_Msk (0x1UL &lt;&lt; RADIO_SHORTS_END_START_Pos) </span></div><div class="line"><a name="l08817"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa717d1673e6a280b2aa22898b2cb84a9"> 8817</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_END_START_Disabled (0UL) </span></div><div class="line"><a name="l08818"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afa2f9bd544847ec9a99e47b64d2b800d"> 8818</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_END_START_Enabled (1UL) </span></div><div class="line"><a name="l08820"></a><span class="lineno"> 8820</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 4 : Shortcut between ADDRESS event and RSSISTART task */</span><span class="preprocessor"></span></div><div class="line"><a name="l08821"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac6bbaf605e43271707add7387a335d70"> 8821</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_ADDRESS_RSSISTART_Pos (4UL) </span></div><div class="line"><a name="l08822"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9ba56ea9b242cdca3b4f2a8289b970f1"> 8822</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_ADDRESS_RSSISTART_Msk (0x1UL &lt;&lt; RADIO_SHORTS_ADDRESS_RSSISTART_Pos) </span></div><div class="line"><a name="l08823"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9e9abcd29c68ed564fda4c56a269c1b7"> 8823</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_ADDRESS_RSSISTART_Disabled (0UL) </span></div><div class="line"><a name="l08824"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a677a173419303fa98bca60a415030d9d"> 8824</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_ADDRESS_RSSISTART_Enabled (1UL) </span></div><div class="line"><a name="l08826"></a><span class="lineno"> 8826</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 3 : Shortcut between DISABLED event and RXEN task */</span><span class="preprocessor"></span></div><div class="line"><a name="l08827"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac84747067dc7ff1e36b52ec69f91ea43"> 8827</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_DISABLED_RXEN_Pos (3UL) </span></div><div class="line"><a name="l08828"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af612d299947490ec863c6cf77f185915"> 8828</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_DISABLED_RXEN_Msk (0x1UL &lt;&lt; RADIO_SHORTS_DISABLED_RXEN_Pos) </span></div><div class="line"><a name="l08829"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adc0f563682d3d8c097d9f570755fcaa7"> 8829</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_DISABLED_RXEN_Disabled (0UL) </span></div><div class="line"><a name="l08830"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5bd0d1d6eefc3c55a14993cc4da03415"> 8830</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_DISABLED_RXEN_Enabled (1UL) </span></div><div class="line"><a name="l08832"></a><span class="lineno"> 8832</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Shortcut between DISABLED event and TXEN task */</span><span class="preprocessor"></span></div><div class="line"><a name="l08833"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab87a507e2846422f4fdada9236d8ee32"> 8833</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_DISABLED_TXEN_Pos (2UL) </span></div><div class="line"><a name="l08834"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1f6ba8bff2f928d31ebbdea4bf4a1bbb"> 8834</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_DISABLED_TXEN_Msk (0x1UL &lt;&lt; RADIO_SHORTS_DISABLED_TXEN_Pos) </span></div><div class="line"><a name="l08835"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adf726d0ffea94729f7ec50b47e70973c"> 8835</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_DISABLED_TXEN_Disabled (0UL) </span></div><div class="line"><a name="l08836"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4a471ff288eab00be001e76124f747fe"> 8836</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_DISABLED_TXEN_Enabled (1UL) </span></div><div class="line"><a name="l08838"></a><span class="lineno"> 8838</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Shortcut between END event and DISABLE task */</span><span class="preprocessor"></span></div><div class="line"><a name="l08839"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a79b0f8cad4d993213752b730ca204804"> 8839</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_END_DISABLE_Pos (1UL) </span></div><div class="line"><a name="l08840"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9a1edfb054212a863bdfffe676901dd3"> 8840</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_END_DISABLE_Msk (0x1UL &lt;&lt; RADIO_SHORTS_END_DISABLE_Pos) </span></div><div class="line"><a name="l08841"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2ceddd5d5c44d13a03146c5b401b7996"> 8841</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_END_DISABLE_Disabled (0UL) </span></div><div class="line"><a name="l08842"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abf495678e9a7dc32ddf30113a7f8343c"> 8842</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_END_DISABLE_Enabled (1UL) </span></div><div class="line"><a name="l08844"></a><span class="lineno"> 8844</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Shortcut between READY event and START task */</span><span class="preprocessor"></span></div><div class="line"><a name="l08845"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a38f66816b52ce5dccb8a312524288c54"> 8845</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_READY_START_Pos (0UL) </span></div><div class="line"><a name="l08846"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af86715ed5de19941c59fcc272202513d"> 8846</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_READY_START_Msk (0x1UL &lt;&lt; RADIO_SHORTS_READY_START_Pos) </span></div><div class="line"><a name="l08847"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a23aec1f64ad18ed1b9b41c86f05d0e11"> 8847</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_READY_START_Disabled (0UL) </span></div><div class="line"><a name="l08848"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a691ff2fe180f40717fd5a0a1f7a9e372"> 8848</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_READY_START_Enabled (1UL) </span></div><div class="line"><a name="l08850"></a><span class="lineno"> 8850</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: RADIO_INTENSET */</span><span class="preprocessor"></span></div><div class="line"><a name="l08851"></a><span class="lineno"> 8851</span>&#160;<span class="comment">/* Description: Enable interrupt */</span></div><div class="line"><a name="l08852"></a><span class="lineno"> 8852</span>&#160;</div><div class="line"><a name="l08853"></a><span class="lineno"> 8853</span>&#160;<span class="comment">/* Bit 23 : Write &#39;1&#39; to Enable interrupt for MHRMATCH event */</span></div><div class="line"><a name="l08854"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2d579894fef1ac50daea103ca6ee954c"> 8854</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_MHRMATCH_Pos (23UL) </span></div><div class="line"><a name="l08855"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abe4f1ed21e31bd57517cd8fedc3f0239"> 8855</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_MHRMATCH_Msk (0x1UL &lt;&lt; RADIO_INTENSET_MHRMATCH_Pos) </span></div><div class="line"><a name="l08856"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a26e40db3f64fab2f1e6225bba268877a"> 8856</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_MHRMATCH_Disabled (0UL) </span></div><div class="line"><a name="l08857"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2512e22aac669742b241d552dedfce8f"> 8857</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_MHRMATCH_Enabled (1UL) </span></div><div class="line"><a name="l08858"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acb9cdb61c6edf2b425842b51aa8fbb01"> 8858</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_MHRMATCH_Set (1UL) </span></div><div class="line"><a name="l08860"></a><span class="lineno"> 8860</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 22 : Write &#39;1&#39; to Enable interrupt for RXREADY event */</span><span class="preprocessor"></span></div><div class="line"><a name="l08861"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a377c3c38ccf2a447c9ee30bce02d40bb"> 8861</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_RXREADY_Pos (22UL) </span></div><div class="line"><a name="l08862"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7d346560465cdf05e25e9532c1e911b5"> 8862</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_RXREADY_Msk (0x1UL &lt;&lt; RADIO_INTENSET_RXREADY_Pos) </span></div><div class="line"><a name="l08863"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5ff4702dac69bef9bde65240ccacc274"> 8863</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_RXREADY_Disabled (0UL) </span></div><div class="line"><a name="l08864"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a097f3ff4ea6c4e0c809abdf4ef5aaf5a"> 8864</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_RXREADY_Enabled (1UL) </span></div><div class="line"><a name="l08865"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1573c5e7070264a3922460ebedcb2f33"> 8865</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_RXREADY_Set (1UL) </span></div><div class="line"><a name="l08867"></a><span class="lineno"> 8867</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 21 : Write &#39;1&#39; to Enable interrupt for TXREADY event */</span><span class="preprocessor"></span></div><div class="line"><a name="l08868"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acdddc7980830077b74151862ba19f191"> 8868</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_TXREADY_Pos (21UL) </span></div><div class="line"><a name="l08869"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa61905c094d9399611778d18738c71ea"> 8869</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_TXREADY_Msk (0x1UL &lt;&lt; RADIO_INTENSET_TXREADY_Pos) </span></div><div class="line"><a name="l08870"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad6f6d0475fb3be7ea749ba58ece4b658"> 8870</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_TXREADY_Disabled (0UL) </span></div><div class="line"><a name="l08871"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a14f19220fe8f642f7d9210c2a3854a29"> 8871</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_TXREADY_Enabled (1UL) </span></div><div class="line"><a name="l08872"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a143bd94d45099c6a21b7bdb3e2611d14"> 8872</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_TXREADY_Set (1UL) </span></div><div class="line"><a name="l08874"></a><span class="lineno"> 8874</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 20 : Write &#39;1&#39; to Enable interrupt for RATEBOOST event */</span><span class="preprocessor"></span></div><div class="line"><a name="l08875"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a715187c74bec44394c63ad6fa2283f04"> 8875</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_RATEBOOST_Pos (20UL) </span></div><div class="line"><a name="l08876"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8949d3a54b57e3e72d2bf947fb8e0217"> 8876</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_RATEBOOST_Msk (0x1UL &lt;&lt; RADIO_INTENSET_RATEBOOST_Pos) </span></div><div class="line"><a name="l08877"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6182be3a34c7673346436ecef5d74e74"> 8877</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_RATEBOOST_Disabled (0UL) </span></div><div class="line"><a name="l08878"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a11a59dc0e24fae28f14da463a1812648"> 8878</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_RATEBOOST_Enabled (1UL) </span></div><div class="line"><a name="l08879"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8a0c3d997db79c64c7d4e3b339dbe136"> 8879</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_RATEBOOST_Set (1UL) </span></div><div class="line"><a name="l08881"></a><span class="lineno"> 8881</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 19 : Write &#39;1&#39; to Enable interrupt for CCASTOPPED event */</span><span class="preprocessor"></span></div><div class="line"><a name="l08882"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae2e1383da35c6e578d4a97111c906c1f"> 8882</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_CCASTOPPED_Pos (19UL) </span></div><div class="line"><a name="l08883"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5a4035a940864deed487a3764b7e9c94"> 8883</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_CCASTOPPED_Msk (0x1UL &lt;&lt; RADIO_INTENSET_CCASTOPPED_Pos) </span></div><div class="line"><a name="l08884"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad1115b64934fcb3e43463b64f9b5dd53"> 8884</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_CCASTOPPED_Disabled (0UL) </span></div><div class="line"><a name="l08885"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aca00a843cd6fd5760682fb65648ca957"> 8885</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_CCASTOPPED_Enabled (1UL) </span></div><div class="line"><a name="l08886"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae52a1021b8e3ca94c693dc6754471d66"> 8886</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_CCASTOPPED_Set (1UL) </span></div><div class="line"><a name="l08888"></a><span class="lineno"> 8888</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 18 : Write &#39;1&#39; to Enable interrupt for CCABUSY event */</span><span class="preprocessor"></span></div><div class="line"><a name="l08889"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af4fde371132813e7331031e166bf04cb"> 8889</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_CCABUSY_Pos (18UL) </span></div><div class="line"><a name="l08890"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3fa3cfdb248eed371ded0bdfcd1ade18"> 8890</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_CCABUSY_Msk (0x1UL &lt;&lt; RADIO_INTENSET_CCABUSY_Pos) </span></div><div class="line"><a name="l08891"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8491cc6b5a88d8ce8c1c2cd1f373a93e"> 8891</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_CCABUSY_Disabled (0UL) </span></div><div class="line"><a name="l08892"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa003788921af2249bdc4778264ebc308"> 8892</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_CCABUSY_Enabled (1UL) </span></div><div class="line"><a name="l08893"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4467aadb058af8e9d08c589a5acffe17"> 8893</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_CCABUSY_Set (1UL) </span></div><div class="line"><a name="l08895"></a><span class="lineno"> 8895</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 17 : Write &#39;1&#39; to Enable interrupt for CCAIDLE event */</span><span class="preprocessor"></span></div><div class="line"><a name="l08896"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa7d0b985b54e9ac033abdc113d428e67"> 8896</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_CCAIDLE_Pos (17UL) </span></div><div class="line"><a name="l08897"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1cec65f57ed6ef4dc18efd48880822f9"> 8897</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_CCAIDLE_Msk (0x1UL &lt;&lt; RADIO_INTENSET_CCAIDLE_Pos) </span></div><div class="line"><a name="l08898"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af3c6c8c2cec6911e582f1af6620334c5"> 8898</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_CCAIDLE_Disabled (0UL) </span></div><div class="line"><a name="l08899"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5955af1661c26209a088859352a0fa36"> 8899</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_CCAIDLE_Enabled (1UL) </span></div><div class="line"><a name="l08900"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad6466bbe2ca530f2258ac08430356e9a"> 8900</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_CCAIDLE_Set (1UL) </span></div><div class="line"><a name="l08902"></a><span class="lineno"> 8902</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 16 : Write &#39;1&#39; to Enable interrupt for EDSTOPPED event */</span><span class="preprocessor"></span></div><div class="line"><a name="l08903"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab63bc59b7713c605e552f2a8b3880aed"> 8903</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_EDSTOPPED_Pos (16UL) </span></div><div class="line"><a name="l08904"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a41387b2d5ed543b78bb8dc8f6fd983ad"> 8904</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_EDSTOPPED_Msk (0x1UL &lt;&lt; RADIO_INTENSET_EDSTOPPED_Pos) </span></div><div class="line"><a name="l08905"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a77141b4615a64a1254a08cddf0e5cbc9"> 8905</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_EDSTOPPED_Disabled (0UL) </span></div><div class="line"><a name="l08906"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a35fe6c2b34d4acd2accbf076d4b4f2bd"> 8906</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_EDSTOPPED_Enabled (1UL) </span></div><div class="line"><a name="l08907"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abb03cbf149f9b566c0520eb8cb637ea4"> 8907</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_EDSTOPPED_Set (1UL) </span></div><div class="line"><a name="l08909"></a><span class="lineno"> 8909</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 15 : Write &#39;1&#39; to Enable interrupt for EDEND event */</span><span class="preprocessor"></span></div><div class="line"><a name="l08910"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1c97881af88321b33099a6aadf955de2"> 8910</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_EDEND_Pos (15UL) </span></div><div class="line"><a name="l08911"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a64ddc9ff25548f3c9190c6da8e8e29a1"> 8911</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_EDEND_Msk (0x1UL &lt;&lt; RADIO_INTENSET_EDEND_Pos) </span></div><div class="line"><a name="l08912"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae7bf7e91bc2353bd4ad32ae61e2282bf"> 8912</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_EDEND_Disabled (0UL) </span></div><div class="line"><a name="l08913"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab0f62d0b982d876938d450cd65a5bf9f"> 8913</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_EDEND_Enabled (1UL) </span></div><div class="line"><a name="l08914"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a61b2abdc3ba8f671b78737f6d035d5cc"> 8914</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_EDEND_Set (1UL) </span></div><div class="line"><a name="l08916"></a><span class="lineno"> 8916</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 14 : Write &#39;1&#39; to Enable interrupt for FRAMESTART event */</span><span class="preprocessor"></span></div><div class="line"><a name="l08917"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a35678aab021400ebfb3fe90c33c2c4cb"> 8917</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_FRAMESTART_Pos (14UL) </span></div><div class="line"><a name="l08918"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a63ef828a6c7f92f977bca5c5a924b0c0"> 8918</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_FRAMESTART_Msk (0x1UL &lt;&lt; RADIO_INTENSET_FRAMESTART_Pos) </span></div><div class="line"><a name="l08919"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a10b5f05845359e8e1ed714bb6858e944"> 8919</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_FRAMESTART_Disabled (0UL) </span></div><div class="line"><a name="l08920"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8dc07b2020f5ba35229fcfdc3e59e065"> 8920</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_FRAMESTART_Enabled (1UL) </span></div><div class="line"><a name="l08921"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a84a76005913cd594ae9a3d477d568996"> 8921</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_FRAMESTART_Set (1UL) </span></div><div class="line"><a name="l08923"></a><span class="lineno"> 8923</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 13 : Write &#39;1&#39; to Enable interrupt for CRCERROR event */</span><span class="preprocessor"></span></div><div class="line"><a name="l08924"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adac1638d7eba1ea5c114ca5c4f7befc7"> 8924</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_CRCERROR_Pos (13UL) </span></div><div class="line"><a name="l08925"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a122e7da501566466b8b4963d8a0f573c"> 8925</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_CRCERROR_Msk (0x1UL &lt;&lt; RADIO_INTENSET_CRCERROR_Pos) </span></div><div class="line"><a name="l08926"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a66886473effe8b7e54b17959161ee55f"> 8926</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_CRCERROR_Disabled (0UL) </span></div><div class="line"><a name="l08927"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0b4ecf2a595c72441fff1e1ea5582959"> 8927</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_CRCERROR_Enabled (1UL) </span></div><div class="line"><a name="l08928"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a88fa4a48be323584f97db0432a005cb9"> 8928</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_CRCERROR_Set (1UL) </span></div><div class="line"><a name="l08930"></a><span class="lineno"> 8930</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 12 : Write &#39;1&#39; to Enable interrupt for CRCOK event */</span><span class="preprocessor"></span></div><div class="line"><a name="l08931"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3b86629802345a0145cdd5975dfc1880"> 8931</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_CRCOK_Pos (12UL) </span></div><div class="line"><a name="l08932"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a61c6370e647a3339a101438dc329eedc"> 8932</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_CRCOK_Msk (0x1UL &lt;&lt; RADIO_INTENSET_CRCOK_Pos) </span></div><div class="line"><a name="l08933"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2f0932afe5215f3e99dc5a56224bdf09"> 8933</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_CRCOK_Disabled (0UL) </span></div><div class="line"><a name="l08934"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ade6f028057178c291279647d46a328a5"> 8934</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_CRCOK_Enabled (1UL) </span></div><div class="line"><a name="l08935"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa1d00f9284a63efe67defe81b89acd27"> 8935</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_CRCOK_Set (1UL) </span></div><div class="line"><a name="l08937"></a><span class="lineno"> 8937</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 10 : Write &#39;1&#39; to Enable interrupt for BCMATCH event */</span><span class="preprocessor"></span></div><div class="line"><a name="l08938"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac88aa4672faecfcb8d75df737fff061f"> 8938</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_BCMATCH_Pos (10UL) </span></div><div class="line"><a name="l08939"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac1bf753d8353790f77d27a66a0ac341a"> 8939</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_BCMATCH_Msk (0x1UL &lt;&lt; RADIO_INTENSET_BCMATCH_Pos) </span></div><div class="line"><a name="l08940"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ace8bd0e62085b47903298953b7fa60eb"> 8940</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_BCMATCH_Disabled (0UL) </span></div><div class="line"><a name="l08941"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a78dc0494d2635fdb04a35a7b039d2ccb"> 8941</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_BCMATCH_Enabled (1UL) </span></div><div class="line"><a name="l08942"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9749846e89da58b8304c2a9542e9447d"> 8942</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_BCMATCH_Set (1UL) </span></div><div class="line"><a name="l08944"></a><span class="lineno"> 8944</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 7 : Write &#39;1&#39; to Enable interrupt for RSSIEND event */</span><span class="preprocessor"></span></div><div class="line"><a name="l08945"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a253a6842e01300fa412a13a11882bd64"> 8945</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_RSSIEND_Pos (7UL) </span></div><div class="line"><a name="l08946"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae4d5ce80425d98f13347e5ff02755f86"> 8946</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_RSSIEND_Msk (0x1UL &lt;&lt; RADIO_INTENSET_RSSIEND_Pos) </span></div><div class="line"><a name="l08947"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1b97f5eae72e2b4479ed46e0e7879e78"> 8947</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_RSSIEND_Disabled (0UL) </span></div><div class="line"><a name="l08948"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a19a1c655df3ba012bd299b43f4ae4dec"> 8948</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_RSSIEND_Enabled (1UL) </span></div><div class="line"><a name="l08949"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a57c9f8234bcc92ee173e7f74f1b0f60a"> 8949</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_RSSIEND_Set (1UL) </span></div><div class="line"><a name="l08951"></a><span class="lineno"> 8951</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 6 : Write &#39;1&#39; to Enable interrupt for DEVMISS event */</span><span class="preprocessor"></span></div><div class="line"><a name="l08952"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a088bc2cf71e6819884d16bff421e1ed3"> 8952</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_DEVMISS_Pos (6UL) </span></div><div class="line"><a name="l08953"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a56156d450ba087e5324603beba5a6303"> 8953</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_DEVMISS_Msk (0x1UL &lt;&lt; RADIO_INTENSET_DEVMISS_Pos) </span></div><div class="line"><a name="l08954"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6891f4638a9542bd63f069a876250b53"> 8954</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_DEVMISS_Disabled (0UL) </span></div><div class="line"><a name="l08955"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adb1e3ca963e69215bd60b0d1cbae74f0"> 8955</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_DEVMISS_Enabled (1UL) </span></div><div class="line"><a name="l08956"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1c365aabf4376b09d441915436070408"> 8956</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_DEVMISS_Set (1UL) </span></div><div class="line"><a name="l08958"></a><span class="lineno"> 8958</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 5 : Write &#39;1&#39; to Enable interrupt for DEVMATCH event */</span><span class="preprocessor"></span></div><div class="line"><a name="l08959"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abde95942ebe954a35ac97947a8535132"> 8959</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_DEVMATCH_Pos (5UL) </span></div><div class="line"><a name="l08960"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3552131b47ed3d9cddf78296c6826f20"> 8960</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_DEVMATCH_Msk (0x1UL &lt;&lt; RADIO_INTENSET_DEVMATCH_Pos) </span></div><div class="line"><a name="l08961"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7273c20a8b6dac3dad1168fad8a8901c"> 8961</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_DEVMATCH_Disabled (0UL) </span></div><div class="line"><a name="l08962"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aea2bb2204e8975a8e83326b65451f226"> 8962</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_DEVMATCH_Enabled (1UL) </span></div><div class="line"><a name="l08963"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a345654c96a541e29ea8303c4d6a991dc"> 8963</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_DEVMATCH_Set (1UL) </span></div><div class="line"><a name="l08965"></a><span class="lineno"> 8965</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 4 : Write &#39;1&#39; to Enable interrupt for DISABLED event */</span><span class="preprocessor"></span></div><div class="line"><a name="l08966"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2328b2c33bc74c8a01d44f2cba7841de"> 8966</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_DISABLED_Pos (4UL) </span></div><div class="line"><a name="l08967"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a77923ed8c3fadf14e488a99987dac4a6"> 8967</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_DISABLED_Msk (0x1UL &lt;&lt; RADIO_INTENSET_DISABLED_Pos) </span></div><div class="line"><a name="l08968"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5c61dea0f75a8d657b975caef09388ea"> 8968</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_DISABLED_Disabled (0UL) </span></div><div class="line"><a name="l08969"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a407fa0db2efc6a7ea8a874bcb168a4dd"> 8969</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_DISABLED_Enabled (1UL) </span></div><div class="line"><a name="l08970"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1cca873e6427bd41fa4fba922527c92a"> 8970</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_DISABLED_Set (1UL) </span></div><div class="line"><a name="l08972"></a><span class="lineno"> 8972</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 3 : Write &#39;1&#39; to Enable interrupt for END event */</span><span class="preprocessor"></span></div><div class="line"><a name="l08973"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a217c4208510cbaa5abd04a47634dd594"> 8973</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_END_Pos (3UL) </span></div><div class="line"><a name="l08974"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8dbe00adee365f17d964cfa8c89b24e4"> 8974</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_END_Msk (0x1UL &lt;&lt; RADIO_INTENSET_END_Pos) </span></div><div class="line"><a name="l08975"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa5be5c3627cb0b19d2593479d45efdb6"> 8975</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_END_Disabled (0UL) </span></div><div class="line"><a name="l08976"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#add8d83c732a1e481a9fea933582f6185"> 8976</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_END_Enabled (1UL) </span></div><div class="line"><a name="l08977"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7db652c66d31170e748885e2ce0a45e5"> 8977</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_END_Set (1UL) </span></div><div class="line"><a name="l08979"></a><span class="lineno"> 8979</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Write &#39;1&#39; to Enable interrupt for PAYLOAD event */</span><span class="preprocessor"></span></div><div class="line"><a name="l08980"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abc5745955569a894d5fcd168319628c5"> 8980</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_PAYLOAD_Pos (2UL) </span></div><div class="line"><a name="l08981"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1d502b3e163cd2faea4bbbeac829008f"> 8981</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_PAYLOAD_Msk (0x1UL &lt;&lt; RADIO_INTENSET_PAYLOAD_Pos) </span></div><div class="line"><a name="l08982"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8374baae33316d380232a0fb4d3bbf30"> 8982</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_PAYLOAD_Disabled (0UL) </span></div><div class="line"><a name="l08983"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0012a60614f03a65b92badcba20e0fe2"> 8983</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_PAYLOAD_Enabled (1UL) </span></div><div class="line"><a name="l08984"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aee075de8295d315b040b8e089305bd65"> 8984</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_PAYLOAD_Set (1UL) </span></div><div class="line"><a name="l08986"></a><span class="lineno"> 8986</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Write &#39;1&#39; to Enable interrupt for ADDRESS event */</span><span class="preprocessor"></span></div><div class="line"><a name="l08987"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a09fb38a8878aee16b68f202549613402"> 8987</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_ADDRESS_Pos (1UL) </span></div><div class="line"><a name="l08988"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2b765a5c0f28eacd2c17d1905895ad3a"> 8988</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_ADDRESS_Msk (0x1UL &lt;&lt; RADIO_INTENSET_ADDRESS_Pos) </span></div><div class="line"><a name="l08989"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae5ed0973747f25d4335a6316ef4947f9"> 8989</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_ADDRESS_Disabled (0UL) </span></div><div class="line"><a name="l08990"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1bcaae284197128ebddd3d20aee2249c"> 8990</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_ADDRESS_Enabled (1UL) </span></div><div class="line"><a name="l08991"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2c57d15b0363621754e6018ce00ec16c"> 8991</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_ADDRESS_Set (1UL) </span></div><div class="line"><a name="l08993"></a><span class="lineno"> 8993</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Write &#39;1&#39; to Enable interrupt for READY event */</span><span class="preprocessor"></span></div><div class="line"><a name="l08994"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9b0714136a8b383ec97b9a988355e939"> 8994</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_READY_Pos (0UL) </span></div><div class="line"><a name="l08995"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad06cc148a832bff90a3674ce66b85a02"> 8995</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_READY_Msk (0x1UL &lt;&lt; RADIO_INTENSET_READY_Pos) </span></div><div class="line"><a name="l08996"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a467eb825e7d6018cd6a1dfae83e3fcd5"> 8996</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_READY_Disabled (0UL) </span></div><div class="line"><a name="l08997"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3a5ce0fb70b1ac4e4f5b5145fd171f9c"> 8997</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_READY_Enabled (1UL) </span></div><div class="line"><a name="l08998"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7b157a79d0faf210b6c7d79d28c3ef43"> 8998</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_READY_Set (1UL) </span></div><div class="line"><a name="l09000"></a><span class="lineno"> 9000</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: RADIO_INTENCLR */</span><span class="preprocessor"></span></div><div class="line"><a name="l09001"></a><span class="lineno"> 9001</span>&#160;<span class="comment">/* Description: Disable interrupt */</span></div><div class="line"><a name="l09002"></a><span class="lineno"> 9002</span>&#160;</div><div class="line"><a name="l09003"></a><span class="lineno"> 9003</span>&#160;<span class="comment">/* Bit 23 : Write &#39;1&#39; to Disable interrupt for MHRMATCH event */</span></div><div class="line"><a name="l09004"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa3dc67ca9298aab8cd200011abb69088"> 9004</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_MHRMATCH_Pos (23UL) </span></div><div class="line"><a name="l09005"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa397808618897ce1c09436de20285c5a"> 9005</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_MHRMATCH_Msk (0x1UL &lt;&lt; RADIO_INTENCLR_MHRMATCH_Pos) </span></div><div class="line"><a name="l09006"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a726ce81bf5146884e26b5993504789b4"> 9006</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_MHRMATCH_Disabled (0UL) </span></div><div class="line"><a name="l09007"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a621d018fe46b35d36257c16d8931aef5"> 9007</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_MHRMATCH_Enabled (1UL) </span></div><div class="line"><a name="l09008"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa876c4938410fa7fc487523a3da8bfd2"> 9008</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_MHRMATCH_Clear (1UL) </span></div><div class="line"><a name="l09010"></a><span class="lineno"> 9010</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 22 : Write &#39;1&#39; to Disable interrupt for RXREADY event */</span><span class="preprocessor"></span></div><div class="line"><a name="l09011"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad63b416ff62487d5cdf0739815cb2ee5"> 9011</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_RXREADY_Pos (22UL) </span></div><div class="line"><a name="l09012"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a093a0454fe34490ee212730822ba5c87"> 9012</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_RXREADY_Msk (0x1UL &lt;&lt; RADIO_INTENCLR_RXREADY_Pos) </span></div><div class="line"><a name="l09013"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a620636fabcb5b64d541acf3d75063c2d"> 9013</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_RXREADY_Disabled (0UL) </span></div><div class="line"><a name="l09014"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a725c4d2bfcbfb64f7b699b9babc62602"> 9014</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_RXREADY_Enabled (1UL) </span></div><div class="line"><a name="l09015"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a07173404f03aed9b218f44d54d36e1c2"> 9015</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_RXREADY_Clear (1UL) </span></div><div class="line"><a name="l09017"></a><span class="lineno"> 9017</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 21 : Write &#39;1&#39; to Disable interrupt for TXREADY event */</span><span class="preprocessor"></span></div><div class="line"><a name="l09018"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a35ab345a7d2e8b9d8d651a845def6a27"> 9018</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_TXREADY_Pos (21UL) </span></div><div class="line"><a name="l09019"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a75c50ead0f20c155dba2047bbedb6ab5"> 9019</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_TXREADY_Msk (0x1UL &lt;&lt; RADIO_INTENCLR_TXREADY_Pos) </span></div><div class="line"><a name="l09020"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa2849d58fbe1ddae22856c95abcfc728"> 9020</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_TXREADY_Disabled (0UL) </span></div><div class="line"><a name="l09021"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad7376542f15b04a27700bbf1f6ce07b3"> 9021</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_TXREADY_Enabled (1UL) </span></div><div class="line"><a name="l09022"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4b0d999011ad6d1200dacdbaa08f34da"> 9022</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_TXREADY_Clear (1UL) </span></div><div class="line"><a name="l09024"></a><span class="lineno"> 9024</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 20 : Write &#39;1&#39; to Disable interrupt for RATEBOOST event */</span><span class="preprocessor"></span></div><div class="line"><a name="l09025"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5013f07a7a5f645394172c694f999777"> 9025</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_RATEBOOST_Pos (20UL) </span></div><div class="line"><a name="l09026"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a02b7a0a96cee2026217d682625410f0d"> 9026</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_RATEBOOST_Msk (0x1UL &lt;&lt; RADIO_INTENCLR_RATEBOOST_Pos) </span></div><div class="line"><a name="l09027"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a84ad5f39c9a71a29f8e26f8cbe146bc4"> 9027</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_RATEBOOST_Disabled (0UL) </span></div><div class="line"><a name="l09028"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a92d7955cc2954fe626518c4bf9a9b72c"> 9028</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_RATEBOOST_Enabled (1UL) </span></div><div class="line"><a name="l09029"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8983922bba006d80a4f8d8be14dd6226"> 9029</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_RATEBOOST_Clear (1UL) </span></div><div class="line"><a name="l09031"></a><span class="lineno"> 9031</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 19 : Write &#39;1&#39; to Disable interrupt for CCASTOPPED event */</span><span class="preprocessor"></span></div><div class="line"><a name="l09032"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab53e16c0b902599f4de04fac46c76e15"> 9032</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_CCASTOPPED_Pos (19UL) </span></div><div class="line"><a name="l09033"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2bf2750646b030fb45616ec62ec6a4ed"> 9033</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_CCASTOPPED_Msk (0x1UL &lt;&lt; RADIO_INTENCLR_CCASTOPPED_Pos) </span></div><div class="line"><a name="l09034"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af02619dc71252d985659852628237b3f"> 9034</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_CCASTOPPED_Disabled (0UL) </span></div><div class="line"><a name="l09035"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a57b4acac0b0a53ae683e6498d11f42c1"> 9035</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_CCASTOPPED_Enabled (1UL) </span></div><div class="line"><a name="l09036"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae7f5efeea65a1c34285254dc341fb440"> 9036</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_CCASTOPPED_Clear (1UL) </span></div><div class="line"><a name="l09038"></a><span class="lineno"> 9038</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 18 : Write &#39;1&#39; to Disable interrupt for CCABUSY event */</span><span class="preprocessor"></span></div><div class="line"><a name="l09039"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5ad017c64b3bd1771586d6d362acf978"> 9039</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_CCABUSY_Pos (18UL) </span></div><div class="line"><a name="l09040"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab9a95920d121bd471d1906f3711de34b"> 9040</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_CCABUSY_Msk (0x1UL &lt;&lt; RADIO_INTENCLR_CCABUSY_Pos) </span></div><div class="line"><a name="l09041"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa74ed54e5389b0cb16b1f6faf033feee"> 9041</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_CCABUSY_Disabled (0UL) </span></div><div class="line"><a name="l09042"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab31e9ce7e3570f00e1d9db0fbac55741"> 9042</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_CCABUSY_Enabled (1UL) </span></div><div class="line"><a name="l09043"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6b8a5737717479677ad03182d0783d21"> 9043</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_CCABUSY_Clear (1UL) </span></div><div class="line"><a name="l09045"></a><span class="lineno"> 9045</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 17 : Write &#39;1&#39; to Disable interrupt for CCAIDLE event */</span><span class="preprocessor"></span></div><div class="line"><a name="l09046"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab51766c9037f0ccf956922e423fde825"> 9046</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_CCAIDLE_Pos (17UL) </span></div><div class="line"><a name="l09047"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af693bad6709aff8196e2f8a434bf815e"> 9047</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_CCAIDLE_Msk (0x1UL &lt;&lt; RADIO_INTENCLR_CCAIDLE_Pos) </span></div><div class="line"><a name="l09048"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9c1ea25da4d82207c88c5824edb69a7f"> 9048</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_CCAIDLE_Disabled (0UL) </span></div><div class="line"><a name="l09049"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af69ce7e64fec3e27a55330d180867b9b"> 9049</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_CCAIDLE_Enabled (1UL) </span></div><div class="line"><a name="l09050"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aaf28bc137efed9220839352f2bddfc05"> 9050</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_CCAIDLE_Clear (1UL) </span></div><div class="line"><a name="l09052"></a><span class="lineno"> 9052</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 16 : Write &#39;1&#39; to Disable interrupt for EDSTOPPED event */</span><span class="preprocessor"></span></div><div class="line"><a name="l09053"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a537b9bf0a8a7793a2f71e0e0a2d2281e"> 9053</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_EDSTOPPED_Pos (16UL) </span></div><div class="line"><a name="l09054"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a439f66a354ceb6b504b531aa3ec72728"> 9054</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_EDSTOPPED_Msk (0x1UL &lt;&lt; RADIO_INTENCLR_EDSTOPPED_Pos) </span></div><div class="line"><a name="l09055"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3593602679a8346b14bd0781bc0c989c"> 9055</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_EDSTOPPED_Disabled (0UL) </span></div><div class="line"><a name="l09056"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab9c2fd3c24e6fffca758c2f14f492121"> 9056</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_EDSTOPPED_Enabled (1UL) </span></div><div class="line"><a name="l09057"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad83396de960141e3377b98b55463050d"> 9057</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_EDSTOPPED_Clear (1UL) </span></div><div class="line"><a name="l09059"></a><span class="lineno"> 9059</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 15 : Write &#39;1&#39; to Disable interrupt for EDEND event */</span><span class="preprocessor"></span></div><div class="line"><a name="l09060"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aab9e7d81beecf9d24b6e64f3faba8212"> 9060</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_EDEND_Pos (15UL) </span></div><div class="line"><a name="l09061"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad96a4e84b98d3617a24d1101635777cf"> 9061</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_EDEND_Msk (0x1UL &lt;&lt; RADIO_INTENCLR_EDEND_Pos) </span></div><div class="line"><a name="l09062"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abfa8c92273142dae68d2a5a11a0fb583"> 9062</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_EDEND_Disabled (0UL) </span></div><div class="line"><a name="l09063"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9f667b8e819feef739560e4447e4489e"> 9063</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_EDEND_Enabled (1UL) </span></div><div class="line"><a name="l09064"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1b72ee071b5c592bc3a0765530c36a63"> 9064</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_EDEND_Clear (1UL) </span></div><div class="line"><a name="l09066"></a><span class="lineno"> 9066</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 14 : Write &#39;1&#39; to Disable interrupt for FRAMESTART event */</span><span class="preprocessor"></span></div><div class="line"><a name="l09067"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a185bd01f87e508a2ffe934cb068dab41"> 9067</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_FRAMESTART_Pos (14UL) </span></div><div class="line"><a name="l09068"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a45421c52c713852e0bce0f0e77f1f14f"> 9068</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_FRAMESTART_Msk (0x1UL &lt;&lt; RADIO_INTENCLR_FRAMESTART_Pos) </span></div><div class="line"><a name="l09069"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a81c3df081e1eecaa1a6b7da74d279930"> 9069</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_FRAMESTART_Disabled (0UL) </span></div><div class="line"><a name="l09070"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1b35d97a2e5f4f5524957dd5b74bacee"> 9070</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_FRAMESTART_Enabled (1UL) </span></div><div class="line"><a name="l09071"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4368e0f292a64542b70232187e11d885"> 9071</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_FRAMESTART_Clear (1UL) </span></div><div class="line"><a name="l09073"></a><span class="lineno"> 9073</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 13 : Write &#39;1&#39; to Disable interrupt for CRCERROR event */</span><span class="preprocessor"></span></div><div class="line"><a name="l09074"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aaa2c7e5fde1e8a259be07e0455d4826a"> 9074</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_CRCERROR_Pos (13UL) </span></div><div class="line"><a name="l09075"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4cd620b6e1abf2b9b7b4c37b23eaa1fa"> 9075</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_CRCERROR_Msk (0x1UL &lt;&lt; RADIO_INTENCLR_CRCERROR_Pos) </span></div><div class="line"><a name="l09076"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adc74c29f98d1f9be55102a922bb28ca0"> 9076</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_CRCERROR_Disabled (0UL) </span></div><div class="line"><a name="l09077"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae0c8320b693ee2604355ea9b92882faf"> 9077</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_CRCERROR_Enabled (1UL) </span></div><div class="line"><a name="l09078"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a88a3a698e58e2f107d2421ebfc08387b"> 9078</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_CRCERROR_Clear (1UL) </span></div><div class="line"><a name="l09080"></a><span class="lineno"> 9080</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 12 : Write &#39;1&#39; to Disable interrupt for CRCOK event */</span><span class="preprocessor"></span></div><div class="line"><a name="l09081"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a48a6fbf9d4cf50ca6b8737682e10b754"> 9081</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_CRCOK_Pos (12UL) </span></div><div class="line"><a name="l09082"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aad657ab6173b33790d30bf52cc146c09"> 9082</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_CRCOK_Msk (0x1UL &lt;&lt; RADIO_INTENCLR_CRCOK_Pos) </span></div><div class="line"><a name="l09083"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aea40c1fe791cbbb71422feb02240d305"> 9083</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_CRCOK_Disabled (0UL) </span></div><div class="line"><a name="l09084"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6eb3b625da7ee904138e86c41628571e"> 9084</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_CRCOK_Enabled (1UL) </span></div><div class="line"><a name="l09085"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0f8a1895b5447a6a3d89af447717589b"> 9085</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_CRCOK_Clear (1UL) </span></div><div class="line"><a name="l09087"></a><span class="lineno"> 9087</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 10 : Write &#39;1&#39; to Disable interrupt for BCMATCH event */</span><span class="preprocessor"></span></div><div class="line"><a name="l09088"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a38121cd9107f0c91013805e6d0e77dd3"> 9088</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_BCMATCH_Pos (10UL) </span></div><div class="line"><a name="l09089"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#accfec3ffdd585e0a6856d73fac0b52d8"> 9089</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_BCMATCH_Msk (0x1UL &lt;&lt; RADIO_INTENCLR_BCMATCH_Pos) </span></div><div class="line"><a name="l09090"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5be3e1f654084bd88dd4f86be1a92092"> 9090</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_BCMATCH_Disabled (0UL) </span></div><div class="line"><a name="l09091"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a084ff06a2100de984ee9ea3fb3ca5395"> 9091</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_BCMATCH_Enabled (1UL) </span></div><div class="line"><a name="l09092"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2eb0bb8deea6953f3cbc9e557cb41dc4"> 9092</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_BCMATCH_Clear (1UL) </span></div><div class="line"><a name="l09094"></a><span class="lineno"> 9094</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 7 : Write &#39;1&#39; to Disable interrupt for RSSIEND event */</span><span class="preprocessor"></span></div><div class="line"><a name="l09095"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab59a4c40de9cccb9e3e6fa4958ebf25d"> 9095</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_RSSIEND_Pos (7UL) </span></div><div class="line"><a name="l09096"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac33192539c985d39b900c53771aad4ce"> 9096</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_RSSIEND_Msk (0x1UL &lt;&lt; RADIO_INTENCLR_RSSIEND_Pos) </span></div><div class="line"><a name="l09097"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a641731cf49e4aa2f6e4944ed1bceeccf"> 9097</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_RSSIEND_Disabled (0UL) </span></div><div class="line"><a name="l09098"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae17e37afe0a0880265e8cb9810f85843"> 9098</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_RSSIEND_Enabled (1UL) </span></div><div class="line"><a name="l09099"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adbe2cebb4af3d618c075d0d712b9f640"> 9099</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_RSSIEND_Clear (1UL) </span></div><div class="line"><a name="l09101"></a><span class="lineno"> 9101</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 6 : Write &#39;1&#39; to Disable interrupt for DEVMISS event */</span><span class="preprocessor"></span></div><div class="line"><a name="l09102"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abce83aecfaf7741b95033cec30220238"> 9102</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_DEVMISS_Pos (6UL) </span></div><div class="line"><a name="l09103"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab9223353aadd81492cc9770f0b74d360"> 9103</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_DEVMISS_Msk (0x1UL &lt;&lt; RADIO_INTENCLR_DEVMISS_Pos) </span></div><div class="line"><a name="l09104"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5d816f27a4403acf558ef3644e8e0267"> 9104</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_DEVMISS_Disabled (0UL) </span></div><div class="line"><a name="l09105"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a606dfd45f82cf69eda6698540f585673"> 9105</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_DEVMISS_Enabled (1UL) </span></div><div class="line"><a name="l09106"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a39710c5f8b2f4d851242ba42a81d01ed"> 9106</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_DEVMISS_Clear (1UL) </span></div><div class="line"><a name="l09108"></a><span class="lineno"> 9108</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 5 : Write &#39;1&#39; to Disable interrupt for DEVMATCH event */</span><span class="preprocessor"></span></div><div class="line"><a name="l09109"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0b07bb599f35d64c8587fa98013f4688"> 9109</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_DEVMATCH_Pos (5UL) </span></div><div class="line"><a name="l09110"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#accc7b1fd9772f1f3ef932426099a0b6b"> 9110</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_DEVMATCH_Msk (0x1UL &lt;&lt; RADIO_INTENCLR_DEVMATCH_Pos) </span></div><div class="line"><a name="l09111"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a45d20dc23a2dde49b7a0b1611b479cb4"> 9111</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_DEVMATCH_Disabled (0UL) </span></div><div class="line"><a name="l09112"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9a214beeac6f66ee2b0282662535c894"> 9112</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_DEVMATCH_Enabled (1UL) </span></div><div class="line"><a name="l09113"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a57963813171772351f3129b4d3da2a00"> 9113</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_DEVMATCH_Clear (1UL) </span></div><div class="line"><a name="l09115"></a><span class="lineno"> 9115</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 4 : Write &#39;1&#39; to Disable interrupt for DISABLED event */</span><span class="preprocessor"></span></div><div class="line"><a name="l09116"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6a2e8d88ba3ff0e2d2b660eba0831c2b"> 9116</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_DISABLED_Pos (4UL) </span></div><div class="line"><a name="l09117"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afaec8c4dd339d18cf6af327ea65424fe"> 9117</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_DISABLED_Msk (0x1UL &lt;&lt; RADIO_INTENCLR_DISABLED_Pos) </span></div><div class="line"><a name="l09118"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7012c055aa5e3dedbe38f68ddc596d03"> 9118</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_DISABLED_Disabled (0UL) </span></div><div class="line"><a name="l09119"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a50c2b43828fc075336833da3bed6b24a"> 9119</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_DISABLED_Enabled (1UL) </span></div><div class="line"><a name="l09120"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#accb9a266f25bcce7e606d5d0824db911"> 9120</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_DISABLED_Clear (1UL) </span></div><div class="line"><a name="l09122"></a><span class="lineno"> 9122</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 3 : Write &#39;1&#39; to Disable interrupt for END event */</span><span class="preprocessor"></span></div><div class="line"><a name="l09123"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae7744bbd4574b5d9eb721cbed4376e57"> 9123</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_END_Pos (3UL) </span></div><div class="line"><a name="l09124"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af1b88898c6e07c3e818fb7e5060481fb"> 9124</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_END_Msk (0x1UL &lt;&lt; RADIO_INTENCLR_END_Pos) </span></div><div class="line"><a name="l09125"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad3dbe434cf3a83271fdaf89b57bcc849"> 9125</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_END_Disabled (0UL) </span></div><div class="line"><a name="l09126"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5748a28eb557e7dd00d8fe16005634e7"> 9126</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_END_Enabled (1UL) </span></div><div class="line"><a name="l09127"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1586ee0f02047ad0ba3fca8db12bc76b"> 9127</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_END_Clear (1UL) </span></div><div class="line"><a name="l09129"></a><span class="lineno"> 9129</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Write &#39;1&#39; to Disable interrupt for PAYLOAD event */</span><span class="preprocessor"></span></div><div class="line"><a name="l09130"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae03b963f2378af999abcfa7d8a664d0d"> 9130</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_PAYLOAD_Pos (2UL) </span></div><div class="line"><a name="l09131"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5394cc945e019c7fc13e7c6a258c64f9"> 9131</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_PAYLOAD_Msk (0x1UL &lt;&lt; RADIO_INTENCLR_PAYLOAD_Pos) </span></div><div class="line"><a name="l09132"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a06a1583f0031f0678b6be25325238658"> 9132</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_PAYLOAD_Disabled (0UL) </span></div><div class="line"><a name="l09133"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9273d73399110a45bb2525d21a68d3ac"> 9133</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_PAYLOAD_Enabled (1UL) </span></div><div class="line"><a name="l09134"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac326981fac0d158a7468cc8f5a5e9315"> 9134</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_PAYLOAD_Clear (1UL) </span></div><div class="line"><a name="l09136"></a><span class="lineno"> 9136</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Write &#39;1&#39; to Disable interrupt for ADDRESS event */</span><span class="preprocessor"></span></div><div class="line"><a name="l09137"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9d5eb5e9e988740d3ef4841fb1cf9a63"> 9137</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_ADDRESS_Pos (1UL) </span></div><div class="line"><a name="l09138"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6498b89325c927a574d372965524e990"> 9138</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_ADDRESS_Msk (0x1UL &lt;&lt; RADIO_INTENCLR_ADDRESS_Pos) </span></div><div class="line"><a name="l09139"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4202faced0b32f1d4909deeee3cb8e5a"> 9139</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_ADDRESS_Disabled (0UL) </span></div><div class="line"><a name="l09140"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a24dcdd33411d34b692f23598ead98134"> 9140</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_ADDRESS_Enabled (1UL) </span></div><div class="line"><a name="l09141"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0893eb5dada3088b9b85c62633a705d6"> 9141</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_ADDRESS_Clear (1UL) </span></div><div class="line"><a name="l09143"></a><span class="lineno"> 9143</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Write &#39;1&#39; to Disable interrupt for READY event */</span><span class="preprocessor"></span></div><div class="line"><a name="l09144"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a13a15ef79c581f51ccaf5eab24098875"> 9144</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_READY_Pos (0UL) </span></div><div class="line"><a name="l09145"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7777ec0302669a6687ed33a5d40a2a51"> 9145</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_READY_Msk (0x1UL &lt;&lt; RADIO_INTENCLR_READY_Pos) </span></div><div class="line"><a name="l09146"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af83385f25c96ea741e4b8ad2be4341e5"> 9146</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_READY_Disabled (0UL) </span></div><div class="line"><a name="l09147"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a981d2935cddbf57e0d6d31fd790b222f"> 9147</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_READY_Enabled (1UL) </span></div><div class="line"><a name="l09148"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae5a211f1e9ca590fd3dd4c501281c8ad"> 9148</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_READY_Clear (1UL) </span></div><div class="line"><a name="l09150"></a><span class="lineno"> 9150</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: RADIO_CRCSTATUS */</span><span class="preprocessor"></span></div><div class="line"><a name="l09151"></a><span class="lineno"> 9151</span>&#160;<span class="comment">/* Description: CRC status */</span></div><div class="line"><a name="l09152"></a><span class="lineno"> 9152</span>&#160;</div><div class="line"><a name="l09153"></a><span class="lineno"> 9153</span>&#160;<span class="comment">/* Bit 0 : CRC status of packet received */</span></div><div class="line"><a name="l09154"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a42dbb01040e4f112de65d58b90d9ee24"> 9154</a></span>&#160;<span class="preprocessor">#define RADIO_CRCSTATUS_CRCSTATUS_Pos (0UL) </span></div><div class="line"><a name="l09155"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a29ea2c2bc4db4fa955d0d6b346f3c32c"> 9155</a></span>&#160;<span class="preprocessor">#define RADIO_CRCSTATUS_CRCSTATUS_Msk (0x1UL &lt;&lt; RADIO_CRCSTATUS_CRCSTATUS_Pos) </span></div><div class="line"><a name="l09156"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a067b625669517d93314ba312a5a08608"> 9156</a></span>&#160;<span class="preprocessor">#define RADIO_CRCSTATUS_CRCSTATUS_CRCError (0UL) </span></div><div class="line"><a name="l09157"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7cd51481127fe71bbce06701e23bfff7"> 9157</a></span>&#160;<span class="preprocessor">#define RADIO_CRCSTATUS_CRCSTATUS_CRCOk (1UL) </span></div><div class="line"><a name="l09159"></a><span class="lineno"> 9159</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: RADIO_RXMATCH */</span><span class="preprocessor"></span></div><div class="line"><a name="l09160"></a><span class="lineno"> 9160</span>&#160;<span class="comment">/* Description: Received address */</span></div><div class="line"><a name="l09161"></a><span class="lineno"> 9161</span>&#160;</div><div class="line"><a name="l09162"></a><span class="lineno"> 9162</span>&#160;<span class="comment">/* Bits 2..0 : Received address */</span></div><div class="line"><a name="l09163"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a98de1ebba077e099f159c6ff77f0afc9"> 9163</a></span>&#160;<span class="preprocessor">#define RADIO_RXMATCH_RXMATCH_Pos (0UL) </span></div><div class="line"><a name="l09164"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab2f19796e4550318cc45fbfc802a6102"> 9164</a></span>&#160;<span class="preprocessor">#define RADIO_RXMATCH_RXMATCH_Msk (0x7UL &lt;&lt; RADIO_RXMATCH_RXMATCH_Pos) </span></div><div class="line"><a name="l09166"></a><span class="lineno"> 9166</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: RADIO_RXCRC */</span><span class="preprocessor"></span></div><div class="line"><a name="l09167"></a><span class="lineno"> 9167</span>&#160;<span class="comment">/* Description: CRC field of previously received packet */</span></div><div class="line"><a name="l09168"></a><span class="lineno"> 9168</span>&#160;</div><div class="line"><a name="l09169"></a><span class="lineno"> 9169</span>&#160;<span class="comment">/* Bits 23..0 : CRC field of previously received packet */</span></div><div class="line"><a name="l09170"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afc07a0478d49fe12e231e9b5b9bf9436"> 9170</a></span>&#160;<span class="preprocessor">#define RADIO_RXCRC_RXCRC_Pos (0UL) </span></div><div class="line"><a name="l09171"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa81d38069a704bc27f0188f06c743b94"> 9171</a></span>&#160;<span class="preprocessor">#define RADIO_RXCRC_RXCRC_Msk (0xFFFFFFUL &lt;&lt; RADIO_RXCRC_RXCRC_Pos) </span></div><div class="line"><a name="l09173"></a><span class="lineno"> 9173</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: RADIO_DAI */</span><span class="preprocessor"></span></div><div class="line"><a name="l09174"></a><span class="lineno"> 9174</span>&#160;<span class="comment">/* Description: Device address match index */</span></div><div class="line"><a name="l09175"></a><span class="lineno"> 9175</span>&#160;</div><div class="line"><a name="l09176"></a><span class="lineno"> 9176</span>&#160;<span class="comment">/* Bits 2..0 : Device address match index */</span></div><div class="line"><a name="l09177"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a424247e1227b6933ee82b421d4c954f7"> 9177</a></span>&#160;<span class="preprocessor">#define RADIO_DAI_DAI_Pos (0UL) </span></div><div class="line"><a name="l09178"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afd68ff92266060edb158a8ccdcdaa7b2"> 9178</a></span>&#160;<span class="preprocessor">#define RADIO_DAI_DAI_Msk (0x7UL &lt;&lt; RADIO_DAI_DAI_Pos) </span></div><div class="line"><a name="l09180"></a><span class="lineno"> 9180</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: RADIO_PACKETPTR */</span><span class="preprocessor"></span></div><div class="line"><a name="l09181"></a><span class="lineno"> 9181</span>&#160;<span class="comment">/* Description: Packet pointer */</span></div><div class="line"><a name="l09182"></a><span class="lineno"> 9182</span>&#160;</div><div class="line"><a name="l09183"></a><span class="lineno"> 9183</span>&#160;<span class="comment">/* Bits 31..0 : Packet pointer */</span></div><div class="line"><a name="l09184"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad4e7db2ad68bc87b2d112068b85728b5"> 9184</a></span>&#160;<span class="preprocessor">#define RADIO_PACKETPTR_PACKETPTR_Pos (0UL) </span></div><div class="line"><a name="l09185"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2e48031fc5346367771310aa8052d63a"> 9185</a></span>&#160;<span class="preprocessor">#define RADIO_PACKETPTR_PACKETPTR_Msk (0xFFFFFFFFUL &lt;&lt; RADIO_PACKETPTR_PACKETPTR_Pos) </span></div><div class="line"><a name="l09187"></a><span class="lineno"> 9187</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: RADIO_FREQUENCY */</span><span class="preprocessor"></span></div><div class="line"><a name="l09188"></a><span class="lineno"> 9188</span>&#160;<span class="comment">/* Description: Frequency */</span></div><div class="line"><a name="l09189"></a><span class="lineno"> 9189</span>&#160;</div><div class="line"><a name="l09190"></a><span class="lineno"> 9190</span>&#160;<span class="comment">/* Bit 8 : Channel map selection. */</span></div><div class="line"><a name="l09191"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5e2e06feb3090d74d03d7c07232e87a7"> 9191</a></span>&#160;<span class="preprocessor">#define RADIO_FREQUENCY_MAP_Pos (8UL) </span></div><div class="line"><a name="l09192"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8d1aaa6e1c783e90eb9ace03b6565c35"> 9192</a></span>&#160;<span class="preprocessor">#define RADIO_FREQUENCY_MAP_Msk (0x1UL &lt;&lt; RADIO_FREQUENCY_MAP_Pos) </span></div><div class="line"><a name="l09193"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8d4f448ac26ea643d7080cd7d28b4737"> 9193</a></span>&#160;<span class="preprocessor">#define RADIO_FREQUENCY_MAP_Default (0UL) </span></div><div class="line"><a name="l09194"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a97ab7ec0be69307397bffa070b1593db"> 9194</a></span>&#160;<span class="preprocessor">#define RADIO_FREQUENCY_MAP_Low (1UL) </span></div><div class="line"><a name="l09196"></a><span class="lineno"> 9196</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 6..0 : Radio channel frequency */</span><span class="preprocessor"></span></div><div class="line"><a name="l09197"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a95b393bdd1e6afef2b5cb8d6471c6fa9"> 9197</a></span>&#160;<span class="preprocessor">#define RADIO_FREQUENCY_FREQUENCY_Pos (0UL) </span></div><div class="line"><a name="l09198"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a344b082dbbf7598f28729970e9ac14aa"> 9198</a></span>&#160;<span class="preprocessor">#define RADIO_FREQUENCY_FREQUENCY_Msk (0x7FUL &lt;&lt; RADIO_FREQUENCY_FREQUENCY_Pos) </span></div><div class="line"><a name="l09200"></a><span class="lineno"> 9200</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: RADIO_TXPOWER */</span><span class="preprocessor"></span></div><div class="line"><a name="l09201"></a><span class="lineno"> 9201</span>&#160;<span class="comment">/* Description: Output power */</span></div><div class="line"><a name="l09202"></a><span class="lineno"> 9202</span>&#160;</div><div class="line"><a name="l09203"></a><span class="lineno"> 9203</span>&#160;<span class="comment">/* Bits 7..0 : RADIO output power. */</span></div><div class="line"><a name="l09204"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8709c04d5cdb75b16ba86b1cd93fabf0"> 9204</a></span>&#160;<span class="preprocessor">#define RADIO_TXPOWER_TXPOWER_Pos (0UL) </span></div><div class="line"><a name="l09205"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1938d452fa2129c5319765f0948eedea"> 9205</a></span>&#160;<span class="preprocessor">#define RADIO_TXPOWER_TXPOWER_Msk (0xFFUL &lt;&lt; RADIO_TXPOWER_TXPOWER_Pos) </span></div><div class="line"><a name="l09206"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5cd0476db3db8c7224e29ffc2c177036"> 9206</a></span>&#160;<span class="preprocessor">#define RADIO_TXPOWER_TXPOWER_0dBm (0x0UL) </span></div><div class="line"><a name="l09207"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac2346474483f7b5f99366ed386c89481"> 9207</a></span>&#160;<span class="preprocessor">#define RADIO_TXPOWER_TXPOWER_Pos2dBm (0x2UL) </span></div><div class="line"><a name="l09208"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0f3a3d1feb07b953d268a30ee7b6c084"> 9208</a></span>&#160;<span class="preprocessor">#define RADIO_TXPOWER_TXPOWER_Pos3dBm (0x3UL) </span></div><div class="line"><a name="l09209"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aab144f486d82c1693271db5681ecdcd4"> 9209</a></span>&#160;<span class="preprocessor">#define RADIO_TXPOWER_TXPOWER_Pos4dBm (0x4UL) </span></div><div class="line"><a name="l09210"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afed47225dc580c7a28aa361de5ac63f1"> 9210</a></span>&#160;<span class="preprocessor">#define RADIO_TXPOWER_TXPOWER_Pos5dBm (0x5UL) </span></div><div class="line"><a name="l09211"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2bba02088f3c076e91162be4e8863c78"> 9211</a></span>&#160;<span class="preprocessor">#define RADIO_TXPOWER_TXPOWER_Pos6dBm (0x6UL) </span></div><div class="line"><a name="l09212"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a65b8a718996543abfc004f5fbb92760a"> 9212</a></span>&#160;<span class="preprocessor">#define RADIO_TXPOWER_TXPOWER_Pos7dBm (0x7UL) </span></div><div class="line"><a name="l09213"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a891299d96326a0033ccc7d5552115ba5"> 9213</a></span>&#160;<span class="preprocessor">#define RADIO_TXPOWER_TXPOWER_Pos8dBm (0x8UL) </span></div><div class="line"><a name="l09214"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af26d4399103c54740dd7cde52c1d0680"> 9214</a></span>&#160;<span class="preprocessor">#define RADIO_TXPOWER_TXPOWER_Pos9dBm (0x9UL) </span></div><div class="line"><a name="l09215"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a52df4a7ec9c32f111fcfc6321f5ce97e"> 9215</a></span>&#160;<span class="preprocessor">#define RADIO_TXPOWER_TXPOWER_Neg30dBm (0xD8UL) </span></div><div class="line"><a name="l09216"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab36c8b4497fa5e0f81ecefdcfb078b46"> 9216</a></span>&#160;<span class="preprocessor">#define RADIO_TXPOWER_TXPOWER_Neg40dBm (0xD8UL) </span></div><div class="line"><a name="l09217"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a07ea2015c86f6977a398b7df84bb26f1"> 9217</a></span>&#160;<span class="preprocessor">#define RADIO_TXPOWER_TXPOWER_Neg20dBm (0xECUL) </span></div><div class="line"><a name="l09218"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a984c6c9c3ca15944ca995c497809ac5e"> 9218</a></span>&#160;<span class="preprocessor">#define RADIO_TXPOWER_TXPOWER_Neg16dBm (0xF0UL) </span></div><div class="line"><a name="l09219"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#affa36187a9efb7e5539c83af54d94022"> 9219</a></span>&#160;<span class="preprocessor">#define RADIO_TXPOWER_TXPOWER_Neg12dBm (0xF4UL) </span></div><div class="line"><a name="l09220"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a69f2e9e36ab8e037febcf172882283aa"> 9220</a></span>&#160;<span class="preprocessor">#define RADIO_TXPOWER_TXPOWER_Neg8dBm (0xF8UL) </span></div><div class="line"><a name="l09221"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acebd139d4832abf0f0552232d89d6b95"> 9221</a></span>&#160;<span class="preprocessor">#define RADIO_TXPOWER_TXPOWER_Neg4dBm (0xFCUL) </span></div><div class="line"><a name="l09223"></a><span class="lineno"> 9223</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: RADIO_MODE */</span><span class="preprocessor"></span></div><div class="line"><a name="l09224"></a><span class="lineno"> 9224</span>&#160;<span class="comment">/* Description: Data rate and modulation */</span></div><div class="line"><a name="l09225"></a><span class="lineno"> 9225</span>&#160;</div><div class="line"><a name="l09226"></a><span class="lineno"> 9226</span>&#160;<span class="comment">/* Bits 3..0 : Radio data rate and modulation setting. The radio supports Frequency-shift Keying (FSK) modulation. */</span></div><div class="line"><a name="l09227"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6e20851b60abd92a67cd0b27d8247887"> 9227</a></span>&#160;<span class="preprocessor">#define RADIO_MODE_MODE_Pos (0UL) </span></div><div class="line"><a name="l09228"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9aa5c617446624875a1def2a35eb028b"> 9228</a></span>&#160;<span class="preprocessor">#define RADIO_MODE_MODE_Msk (0xFUL &lt;&lt; RADIO_MODE_MODE_Pos) </span></div><div class="line"><a name="l09229"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7318ce7766500f3ff3ba5062bfda1413"> 9229</a></span>&#160;<span class="preprocessor">#define RADIO_MODE_MODE_Nrf_1Mbit (0UL) </span></div><div class="line"><a name="l09230"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aacbbe95a770bdc8238b4da36d3bc7512"> 9230</a></span>&#160;<span class="preprocessor">#define RADIO_MODE_MODE_Nrf_2Mbit (1UL) </span></div><div class="line"><a name="l09231"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0195d51696da7b4323456b757d1e260d"> 9231</a></span>&#160;<span class="preprocessor">#define RADIO_MODE_MODE_Nrf_250Kbit (2UL) </span></div><div class="line"><a name="l09232"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9b0e2e4e28b47a3d31c65017d4b95c3c"> 9232</a></span>&#160;<span class="preprocessor">#define RADIO_MODE_MODE_Ble_1Mbit (3UL) </span></div><div class="line"><a name="l09233"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7247e25ea085d5b5d479fd9378ba18ed"> 9233</a></span>&#160;<span class="preprocessor">#define RADIO_MODE_MODE_Ble_2Mbit (4UL) </span></div><div class="line"><a name="l09234"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5b6266eeeff9b5ef5ede391a558147a8"> 9234</a></span>&#160;<span class="preprocessor">#define RADIO_MODE_MODE_Ble_LR125Kbit (5UL) </span></div><div class="line"><a name="l09235"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a57eb0ae9d9bdcbb2cf0371d935c3b6fe"> 9235</a></span>&#160;<span class="preprocessor">#define RADIO_MODE_MODE_Ble_LR500Kbit (6UL) </span></div><div class="line"><a name="l09236"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#add66108572a3c98091ad07a1fc65649c"> 9236</a></span>&#160;<span class="preprocessor">#define RADIO_MODE_MODE_Ieee802154_250Kbit (15UL) </span></div><div class="line"><a name="l09238"></a><span class="lineno"> 9238</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: RADIO_PCNF0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l09239"></a><span class="lineno"> 9239</span>&#160;<span class="comment">/* Description: Packet configuration register 0 */</span></div><div class="line"><a name="l09240"></a><span class="lineno"> 9240</span>&#160;</div><div class="line"><a name="l09241"></a><span class="lineno"> 9241</span>&#160;<span class="comment">/* Bits 30..29 : Length of TERM field in Long Range operation */</span></div><div class="line"><a name="l09242"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae706fe9e8d353d86e3bded47ca55399a"> 9242</a></span>&#160;<span class="preprocessor">#define RADIO_PCNF0_TERMLEN_Pos (29UL) </span></div><div class="line"><a name="l09243"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad35fabef5b7b5bf4c7ac3f71432f333c"> 9243</a></span>&#160;<span class="preprocessor">#define RADIO_PCNF0_TERMLEN_Msk (0x3UL &lt;&lt; RADIO_PCNF0_TERMLEN_Pos) </span></div><div class="line"><a name="l09245"></a><span class="lineno"> 9245</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 26 : Indicates if LENGTH field contains CRC or not */</span><span class="preprocessor"></span></div><div class="line"><a name="l09246"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a313dac9ee0f9e841703b5129db55ed23"> 9246</a></span>&#160;<span class="preprocessor">#define RADIO_PCNF0_CRCINC_Pos (26UL) </span></div><div class="line"><a name="l09247"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af4bc0997a8a962ddc2f7efadb85dc94b"> 9247</a></span>&#160;<span class="preprocessor">#define RADIO_PCNF0_CRCINC_Msk (0x1UL &lt;&lt; RADIO_PCNF0_CRCINC_Pos) </span></div><div class="line"><a name="l09248"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aeed378d3963a50d99882765e56e10c3f"> 9248</a></span>&#160;<span class="preprocessor">#define RADIO_PCNF0_CRCINC_Exclude (0UL) </span></div><div class="line"><a name="l09249"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0ec75d679eab7dfe21df004cb6814338"> 9249</a></span>&#160;<span class="preprocessor">#define RADIO_PCNF0_CRCINC_Include (1UL) </span></div><div class="line"><a name="l09251"></a><span class="lineno"> 9251</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 25..24 : Length of preamble on air. Decision point: TASKS_START task */</span><span class="preprocessor"></span></div><div class="line"><a name="l09252"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac4bc9f96b1d71cd0a4b6e0e1dc8f4c42"> 9252</a></span>&#160;<span class="preprocessor">#define RADIO_PCNF0_PLEN_Pos (24UL) </span></div><div class="line"><a name="l09253"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a71b0019c85a80796e0d71018f6de10c7"> 9253</a></span>&#160;<span class="preprocessor">#define RADIO_PCNF0_PLEN_Msk (0x3UL &lt;&lt; RADIO_PCNF0_PLEN_Pos) </span></div><div class="line"><a name="l09254"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2d9732a9ceb0f583c8090226b7e6d502"> 9254</a></span>&#160;<span class="preprocessor">#define RADIO_PCNF0_PLEN_8bit (0UL) </span></div><div class="line"><a name="l09255"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3da9e0752f588d54d84e8d36bcddff43"> 9255</a></span>&#160;<span class="preprocessor">#define RADIO_PCNF0_PLEN_16bit (1UL) </span></div><div class="line"><a name="l09256"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6d54a6a4349ccdcc86c718decca876af"> 9256</a></span>&#160;<span class="preprocessor">#define RADIO_PCNF0_PLEN_32bitZero (2UL) </span></div><div class="line"><a name="l09257"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5e58556756e86ceb6a53768a1503f960"> 9257</a></span>&#160;<span class="preprocessor">#define RADIO_PCNF0_PLEN_LongRange (3UL) </span></div><div class="line"><a name="l09259"></a><span class="lineno"> 9259</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 23..22 : Length of Code Indicator - Long Range */</span><span class="preprocessor"></span></div><div class="line"><a name="l09260"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af7877f412f8f56538b260e27b5fdf476"> 9260</a></span>&#160;<span class="preprocessor">#define RADIO_PCNF0_CILEN_Pos (22UL) </span></div><div class="line"><a name="l09261"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3579b5bc2394d25eb98be11a039e5692"> 9261</a></span>&#160;<span class="preprocessor">#define RADIO_PCNF0_CILEN_Msk (0x3UL &lt;&lt; RADIO_PCNF0_CILEN_Pos) </span></div><div class="line"><a name="l09263"></a><span class="lineno"> 9263</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 20 : Include or exclude S1 field in RAM */</span><span class="preprocessor"></span></div><div class="line"><a name="l09264"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7dcc45a833d47df9e96fe6a41f4b08ee"> 9264</a></span>&#160;<span class="preprocessor">#define RADIO_PCNF0_S1INCL_Pos (20UL) </span></div><div class="line"><a name="l09265"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9c833e5a37ae3b8827f4cdd1c0687a9b"> 9265</a></span>&#160;<span class="preprocessor">#define RADIO_PCNF0_S1INCL_Msk (0x1UL &lt;&lt; RADIO_PCNF0_S1INCL_Pos) </span></div><div class="line"><a name="l09266"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a218f67d3795a93c3db4f6cbf024c374f"> 9266</a></span>&#160;<span class="preprocessor">#define RADIO_PCNF0_S1INCL_Automatic (0UL) </span></div><div class="line"><a name="l09267"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7affda17b62ad810cf561f32d8c089fe"> 9267</a></span>&#160;<span class="preprocessor">#define RADIO_PCNF0_S1INCL_Include (1UL) </span></div><div class="line"><a name="l09269"></a><span class="lineno"> 9269</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 19..16 : Length on air of S1 field in number of bits. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09270"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a02d1c8700f250376c47f876a43e16b80"> 9270</a></span>&#160;<span class="preprocessor">#define RADIO_PCNF0_S1LEN_Pos (16UL) </span></div><div class="line"><a name="l09271"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac95edb85ccab41c8bc983be0aee891f9"> 9271</a></span>&#160;<span class="preprocessor">#define RADIO_PCNF0_S1LEN_Msk (0xFUL &lt;&lt; RADIO_PCNF0_S1LEN_Pos) </span></div><div class="line"><a name="l09273"></a><span class="lineno"> 9273</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 8 : Length on air of S0 field in number of bytes. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09274"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5d3bd1265d79a752ff946a4fc46267cd"> 9274</a></span>&#160;<span class="preprocessor">#define RADIO_PCNF0_S0LEN_Pos (8UL) </span></div><div class="line"><a name="l09275"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac9b8e1606032611e1ef3410327b62d7a"> 9275</a></span>&#160;<span class="preprocessor">#define RADIO_PCNF0_S0LEN_Msk (0x1UL &lt;&lt; RADIO_PCNF0_S0LEN_Pos) </span></div><div class="line"><a name="l09277"></a><span class="lineno"> 9277</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 3..0 : Length on air of LENGTH field in number of bits. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09278"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aaa4878c05c427907eb7b051ed800e86c"> 9278</a></span>&#160;<span class="preprocessor">#define RADIO_PCNF0_LFLEN_Pos (0UL) </span></div><div class="line"><a name="l09279"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a061cad5db7746bd2099db48c37df63d0"> 9279</a></span>&#160;<span class="preprocessor">#define RADIO_PCNF0_LFLEN_Msk (0xFUL &lt;&lt; RADIO_PCNF0_LFLEN_Pos) </span></div><div class="line"><a name="l09281"></a><span class="lineno"> 9281</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: RADIO_PCNF1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l09282"></a><span class="lineno"> 9282</span>&#160;<span class="comment">/* Description: Packet configuration register 1 */</span></div><div class="line"><a name="l09283"></a><span class="lineno"> 9283</span>&#160;</div><div class="line"><a name="l09284"></a><span class="lineno"> 9284</span>&#160;<span class="comment">/* Bit 25 : Enable or disable packet whitening */</span></div><div class="line"><a name="l09285"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8630636a23aeb3a9a84504ec1255b843"> 9285</a></span>&#160;<span class="preprocessor">#define RADIO_PCNF1_WHITEEN_Pos (25UL) </span></div><div class="line"><a name="l09286"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a724ebe9f1f4b399cd87a3f937bf3a36e"> 9286</a></span>&#160;<span class="preprocessor">#define RADIO_PCNF1_WHITEEN_Msk (0x1UL &lt;&lt; RADIO_PCNF1_WHITEEN_Pos) </span></div><div class="line"><a name="l09287"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aaec97a698c9f25d64429503979de1c34"> 9287</a></span>&#160;<span class="preprocessor">#define RADIO_PCNF1_WHITEEN_Disabled (0UL) </span></div><div class="line"><a name="l09288"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af612dd69427fc17a9cc4c988bef132ff"> 9288</a></span>&#160;<span class="preprocessor">#define RADIO_PCNF1_WHITEEN_Enabled (1UL) </span></div><div class="line"><a name="l09290"></a><span class="lineno"> 9290</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 24 : On air endianness of packet, this applies to the S0, LENGTH, S1 and the PAYLOAD fields. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09291"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af45084783916195d052364856c933cd6"> 9291</a></span>&#160;<span class="preprocessor">#define RADIO_PCNF1_ENDIAN_Pos (24UL) </span></div><div class="line"><a name="l09292"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a87a954361361db944d80f4b90c00fece"> 9292</a></span>&#160;<span class="preprocessor">#define RADIO_PCNF1_ENDIAN_Msk (0x1UL &lt;&lt; RADIO_PCNF1_ENDIAN_Pos) </span></div><div class="line"><a name="l09293"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acd0e7455bfdc8fa04006adf9b6e06c5b"> 9293</a></span>&#160;<span class="preprocessor">#define RADIO_PCNF1_ENDIAN_Little (0UL) </span></div><div class="line"><a name="l09294"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2de33d439cafc555f8cdaba5cd3ce2fb"> 9294</a></span>&#160;<span class="preprocessor">#define RADIO_PCNF1_ENDIAN_Big (1UL) </span></div><div class="line"><a name="l09296"></a><span class="lineno"> 9296</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 18..16 : Base address length in number of bytes */</span><span class="preprocessor"></span></div><div class="line"><a name="l09297"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9180cca97391f799844fd44a3b818695"> 9297</a></span>&#160;<span class="preprocessor">#define RADIO_PCNF1_BALEN_Pos (16UL) </span></div><div class="line"><a name="l09298"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6292b9388987272247ccf73f79b3bd12"> 9298</a></span>&#160;<span class="preprocessor">#define RADIO_PCNF1_BALEN_Msk (0x7UL &lt;&lt; RADIO_PCNF1_BALEN_Pos) </span></div><div class="line"><a name="l09300"></a><span class="lineno"> 9300</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 15..8 : Static length in number of bytes */</span><span class="preprocessor"></span></div><div class="line"><a name="l09301"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae25b0e3b34390a1f4d57815b828f6f82"> 9301</a></span>&#160;<span class="preprocessor">#define RADIO_PCNF1_STATLEN_Pos (8UL) </span></div><div class="line"><a name="l09302"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad834d813232718a2dbba18b7ae3a7cf0"> 9302</a></span>&#160;<span class="preprocessor">#define RADIO_PCNF1_STATLEN_Msk (0xFFUL &lt;&lt; RADIO_PCNF1_STATLEN_Pos) </span></div><div class="line"><a name="l09304"></a><span class="lineno"> 9304</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 7..0 : Maximum length of packet payload. If the packet payload is larger than MAXLEN, the radio will truncate the payload to MAXLEN. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09305"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae8d40c0dc320bede3c9b07ca08c13096"> 9305</a></span>&#160;<span class="preprocessor">#define RADIO_PCNF1_MAXLEN_Pos (0UL) </span></div><div class="line"><a name="l09306"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a21988a6b296dedd6228cc5aa99e29abc"> 9306</a></span>&#160;<span class="preprocessor">#define RADIO_PCNF1_MAXLEN_Msk (0xFFUL &lt;&lt; RADIO_PCNF1_MAXLEN_Pos) </span></div><div class="line"><a name="l09308"></a><span class="lineno"> 9308</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: RADIO_BASE0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l09309"></a><span class="lineno"> 9309</span>&#160;<span class="comment">/* Description: Base address 0 */</span></div><div class="line"><a name="l09310"></a><span class="lineno"> 9310</span>&#160;</div><div class="line"><a name="l09311"></a><span class="lineno"> 9311</span>&#160;<span class="comment">/* Bits 31..0 : Base address 0 */</span></div><div class="line"><a name="l09312"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a83929a0b39330b6b4c639a7ee1272477"> 9312</a></span>&#160;<span class="preprocessor">#define RADIO_BASE0_BASE0_Pos (0UL) </span></div><div class="line"><a name="l09313"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af5587071f2705dfa8f43da09ced55d27"> 9313</a></span>&#160;<span class="preprocessor">#define RADIO_BASE0_BASE0_Msk (0xFFFFFFFFUL &lt;&lt; RADIO_BASE0_BASE0_Pos) </span></div><div class="line"><a name="l09315"></a><span class="lineno"> 9315</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: RADIO_BASE1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l09316"></a><span class="lineno"> 9316</span>&#160;<span class="comment">/* Description: Base address 1 */</span></div><div class="line"><a name="l09317"></a><span class="lineno"> 9317</span>&#160;</div><div class="line"><a name="l09318"></a><span class="lineno"> 9318</span>&#160;<span class="comment">/* Bits 31..0 : Base address 1 */</span></div><div class="line"><a name="l09319"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aed1d90ba71c7a5620e093b0a12efdf3d"> 9319</a></span>&#160;<span class="preprocessor">#define RADIO_BASE1_BASE1_Pos (0UL) </span></div><div class="line"><a name="l09320"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afafe7c8af4a4f481b5ca25874a61569a"> 9320</a></span>&#160;<span class="preprocessor">#define RADIO_BASE1_BASE1_Msk (0xFFFFFFFFUL &lt;&lt; RADIO_BASE1_BASE1_Pos) </span></div><div class="line"><a name="l09322"></a><span class="lineno"> 9322</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: RADIO_PREFIX0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l09323"></a><span class="lineno"> 9323</span>&#160;<span class="comment">/* Description: Prefixes bytes for logical addresses 0-3 */</span></div><div class="line"><a name="l09324"></a><span class="lineno"> 9324</span>&#160;</div><div class="line"><a name="l09325"></a><span class="lineno"> 9325</span>&#160;<span class="comment">/* Bits 31..24 : Address prefix 3. */</span></div><div class="line"><a name="l09326"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad394223b369b298725c046a795aef6b1"> 9326</a></span>&#160;<span class="preprocessor">#define RADIO_PREFIX0_AP3_Pos (24UL) </span></div><div class="line"><a name="l09327"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acc9f8a3a970bfdeead080c6546bb18c9"> 9327</a></span>&#160;<span class="preprocessor">#define RADIO_PREFIX0_AP3_Msk (0xFFUL &lt;&lt; RADIO_PREFIX0_AP3_Pos) </span></div><div class="line"><a name="l09329"></a><span class="lineno"> 9329</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 23..16 : Address prefix 2. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09330"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a85865c414b831e7403ee213b428766ef"> 9330</a></span>&#160;<span class="preprocessor">#define RADIO_PREFIX0_AP2_Pos (16UL) </span></div><div class="line"><a name="l09331"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae93662cc0ca3c8516c9a0c9a4dcee84b"> 9331</a></span>&#160;<span class="preprocessor">#define RADIO_PREFIX0_AP2_Msk (0xFFUL &lt;&lt; RADIO_PREFIX0_AP2_Pos) </span></div><div class="line"><a name="l09333"></a><span class="lineno"> 9333</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 15..8 : Address prefix 1. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09334"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1e974f5d9f9542b40a77b94679d49b56"> 9334</a></span>&#160;<span class="preprocessor">#define RADIO_PREFIX0_AP1_Pos (8UL) </span></div><div class="line"><a name="l09335"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af4f9dca82433a0ef48407ecb68b9946d"> 9335</a></span>&#160;<span class="preprocessor">#define RADIO_PREFIX0_AP1_Msk (0xFFUL &lt;&lt; RADIO_PREFIX0_AP1_Pos) </span></div><div class="line"><a name="l09337"></a><span class="lineno"> 9337</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 7..0 : Address prefix 0. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09338"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0a44ad0de7b8ba874186bd61f4f5b7f6"> 9338</a></span>&#160;<span class="preprocessor">#define RADIO_PREFIX0_AP0_Pos (0UL) </span></div><div class="line"><a name="l09339"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3595bf45dc8746183a94e05a41136b7a"> 9339</a></span>&#160;<span class="preprocessor">#define RADIO_PREFIX0_AP0_Msk (0xFFUL &lt;&lt; RADIO_PREFIX0_AP0_Pos) </span></div><div class="line"><a name="l09341"></a><span class="lineno"> 9341</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: RADIO_PREFIX1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l09342"></a><span class="lineno"> 9342</span>&#160;<span class="comment">/* Description: Prefixes bytes for logical addresses 4-7 */</span></div><div class="line"><a name="l09343"></a><span class="lineno"> 9343</span>&#160;</div><div class="line"><a name="l09344"></a><span class="lineno"> 9344</span>&#160;<span class="comment">/* Bits 31..24 : Address prefix 7. */</span></div><div class="line"><a name="l09345"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0419d193c5e478c4ceccdea32bda83a3"> 9345</a></span>&#160;<span class="preprocessor">#define RADIO_PREFIX1_AP7_Pos (24UL) </span></div><div class="line"><a name="l09346"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad0c031f87e4fee0e072754a13a6aebd5"> 9346</a></span>&#160;<span class="preprocessor">#define RADIO_PREFIX1_AP7_Msk (0xFFUL &lt;&lt; RADIO_PREFIX1_AP7_Pos) </span></div><div class="line"><a name="l09348"></a><span class="lineno"> 9348</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 23..16 : Address prefix 6. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09349"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5a878291a75b61f60b410e90dd0dd4f5"> 9349</a></span>&#160;<span class="preprocessor">#define RADIO_PREFIX1_AP6_Pos (16UL) </span></div><div class="line"><a name="l09350"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2886599efd2e55ebd9991fc864a02cf9"> 9350</a></span>&#160;<span class="preprocessor">#define RADIO_PREFIX1_AP6_Msk (0xFFUL &lt;&lt; RADIO_PREFIX1_AP6_Pos) </span></div><div class="line"><a name="l09352"></a><span class="lineno"> 9352</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 15..8 : Address prefix 5. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09353"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a143d315a1b9eb62ca528eecabcdd185b"> 9353</a></span>&#160;<span class="preprocessor">#define RADIO_PREFIX1_AP5_Pos (8UL) </span></div><div class="line"><a name="l09354"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a452f8597a535c19652263e20149edfdf"> 9354</a></span>&#160;<span class="preprocessor">#define RADIO_PREFIX1_AP5_Msk (0xFFUL &lt;&lt; RADIO_PREFIX1_AP5_Pos) </span></div><div class="line"><a name="l09356"></a><span class="lineno"> 9356</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 7..0 : Address prefix 4. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09357"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a57c5e1f7f18150ac68dbf562ef0f07eb"> 9357</a></span>&#160;<span class="preprocessor">#define RADIO_PREFIX1_AP4_Pos (0UL) </span></div><div class="line"><a name="l09358"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afae1c5f47142d519f21914c7111be286"> 9358</a></span>&#160;<span class="preprocessor">#define RADIO_PREFIX1_AP4_Msk (0xFFUL &lt;&lt; RADIO_PREFIX1_AP4_Pos) </span></div><div class="line"><a name="l09360"></a><span class="lineno"> 9360</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: RADIO_TXADDRESS */</span><span class="preprocessor"></span></div><div class="line"><a name="l09361"></a><span class="lineno"> 9361</span>&#160;<span class="comment">/* Description: Transmit address select */</span></div><div class="line"><a name="l09362"></a><span class="lineno"> 9362</span>&#160;</div><div class="line"><a name="l09363"></a><span class="lineno"> 9363</span>&#160;<span class="comment">/* Bits 2..0 : Transmit address select */</span></div><div class="line"><a name="l09364"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6b0bdaed9cf3141f6438c3d5614837f8"> 9364</a></span>&#160;<span class="preprocessor">#define RADIO_TXADDRESS_TXADDRESS_Pos (0UL) </span></div><div class="line"><a name="l09365"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a992ec275cce2a3c633435120104ab1a0"> 9365</a></span>&#160;<span class="preprocessor">#define RADIO_TXADDRESS_TXADDRESS_Msk (0x7UL &lt;&lt; RADIO_TXADDRESS_TXADDRESS_Pos) </span></div><div class="line"><a name="l09367"></a><span class="lineno"> 9367</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: RADIO_RXADDRESSES */</span><span class="preprocessor"></span></div><div class="line"><a name="l09368"></a><span class="lineno"> 9368</span>&#160;<span class="comment">/* Description: Receive address select */</span></div><div class="line"><a name="l09369"></a><span class="lineno"> 9369</span>&#160;</div><div class="line"><a name="l09370"></a><span class="lineno"> 9370</span>&#160;<span class="comment">/* Bit 7 : Enable or disable reception on logical address 7. */</span></div><div class="line"><a name="l09371"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a15bde5be166dcb5c0f852608f2bb361f"> 9371</a></span>&#160;<span class="preprocessor">#define RADIO_RXADDRESSES_ADDR7_Pos (7UL) </span></div><div class="line"><a name="l09372"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9c58f68024a26fd71a0a78e55d0eaa5d"> 9372</a></span>&#160;<span class="preprocessor">#define RADIO_RXADDRESSES_ADDR7_Msk (0x1UL &lt;&lt; RADIO_RXADDRESSES_ADDR7_Pos) </span></div><div class="line"><a name="l09373"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a38b15b1bb522ab2665cdda9b66b81894"> 9373</a></span>&#160;<span class="preprocessor">#define RADIO_RXADDRESSES_ADDR7_Disabled (0UL) </span></div><div class="line"><a name="l09374"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4e0fc57ef6b99ebbcf8e069867afd579"> 9374</a></span>&#160;<span class="preprocessor">#define RADIO_RXADDRESSES_ADDR7_Enabled (1UL) </span></div><div class="line"><a name="l09376"></a><span class="lineno"> 9376</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 6 : Enable or disable reception on logical address 6. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09377"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a34e97f285726f1c30a2ee1a2249ae366"> 9377</a></span>&#160;<span class="preprocessor">#define RADIO_RXADDRESSES_ADDR6_Pos (6UL) </span></div><div class="line"><a name="l09378"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad67e1da7c2c204825f35d6e9d123ba1e"> 9378</a></span>&#160;<span class="preprocessor">#define RADIO_RXADDRESSES_ADDR6_Msk (0x1UL &lt;&lt; RADIO_RXADDRESSES_ADDR6_Pos) </span></div><div class="line"><a name="l09379"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a47c74732cb7796dc14b191c84a4d9d22"> 9379</a></span>&#160;<span class="preprocessor">#define RADIO_RXADDRESSES_ADDR6_Disabled (0UL) </span></div><div class="line"><a name="l09380"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a46abe2463c4b0f554072e0982666f899"> 9380</a></span>&#160;<span class="preprocessor">#define RADIO_RXADDRESSES_ADDR6_Enabled (1UL) </span></div><div class="line"><a name="l09382"></a><span class="lineno"> 9382</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 5 : Enable or disable reception on logical address 5. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09383"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a98bf0cd19b8ebbe4dea836fe1856bc15"> 9383</a></span>&#160;<span class="preprocessor">#define RADIO_RXADDRESSES_ADDR5_Pos (5UL) </span></div><div class="line"><a name="l09384"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#addff977039056588d1a5938363d515dd"> 9384</a></span>&#160;<span class="preprocessor">#define RADIO_RXADDRESSES_ADDR5_Msk (0x1UL &lt;&lt; RADIO_RXADDRESSES_ADDR5_Pos) </span></div><div class="line"><a name="l09385"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae3ab31c9375852d20420496edb7668fd"> 9385</a></span>&#160;<span class="preprocessor">#define RADIO_RXADDRESSES_ADDR5_Disabled (0UL) </span></div><div class="line"><a name="l09386"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2c0b780655a170bdfb0e9ba37327bc21"> 9386</a></span>&#160;<span class="preprocessor">#define RADIO_RXADDRESSES_ADDR5_Enabled (1UL) </span></div><div class="line"><a name="l09388"></a><span class="lineno"> 9388</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 4 : Enable or disable reception on logical address 4. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09389"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7f074c661b1bab7d5eaa5bdc58cb6c94"> 9389</a></span>&#160;<span class="preprocessor">#define RADIO_RXADDRESSES_ADDR4_Pos (4UL) </span></div><div class="line"><a name="l09390"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a081035347fc7a0792606362e1dd0a011"> 9390</a></span>&#160;<span class="preprocessor">#define RADIO_RXADDRESSES_ADDR4_Msk (0x1UL &lt;&lt; RADIO_RXADDRESSES_ADDR4_Pos) </span></div><div class="line"><a name="l09391"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aac616ddc8994d4d133ec77bf055d7f38"> 9391</a></span>&#160;<span class="preprocessor">#define RADIO_RXADDRESSES_ADDR4_Disabled (0UL) </span></div><div class="line"><a name="l09392"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a90f102cb7b75498a35268570c6ff9877"> 9392</a></span>&#160;<span class="preprocessor">#define RADIO_RXADDRESSES_ADDR4_Enabled (1UL) </span></div><div class="line"><a name="l09394"></a><span class="lineno"> 9394</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 3 : Enable or disable reception on logical address 3. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09395"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afe4e7fc11675f23524bbee8b1039f7d9"> 9395</a></span>&#160;<span class="preprocessor">#define RADIO_RXADDRESSES_ADDR3_Pos (3UL) </span></div><div class="line"><a name="l09396"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aaf522eadfe3d672bd2862769f6752e3d"> 9396</a></span>&#160;<span class="preprocessor">#define RADIO_RXADDRESSES_ADDR3_Msk (0x1UL &lt;&lt; RADIO_RXADDRESSES_ADDR3_Pos) </span></div><div class="line"><a name="l09397"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4d24a08f801faa167ca06080b7ace0d2"> 9397</a></span>&#160;<span class="preprocessor">#define RADIO_RXADDRESSES_ADDR3_Disabled (0UL) </span></div><div class="line"><a name="l09398"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5f7cdc92e7bc27fe12116be6c0479ea6"> 9398</a></span>&#160;<span class="preprocessor">#define RADIO_RXADDRESSES_ADDR3_Enabled (1UL) </span></div><div class="line"><a name="l09400"></a><span class="lineno"> 9400</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Enable or disable reception on logical address 2. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09401"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a88cb0242d7c428454c74d37fc6e718ec"> 9401</a></span>&#160;<span class="preprocessor">#define RADIO_RXADDRESSES_ADDR2_Pos (2UL) </span></div><div class="line"><a name="l09402"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3d59bd76d1b8ff10f288771d7fc5051a"> 9402</a></span>&#160;<span class="preprocessor">#define RADIO_RXADDRESSES_ADDR2_Msk (0x1UL &lt;&lt; RADIO_RXADDRESSES_ADDR2_Pos) </span></div><div class="line"><a name="l09403"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2e6d1e286f26461cc732902daa6f8fe8"> 9403</a></span>&#160;<span class="preprocessor">#define RADIO_RXADDRESSES_ADDR2_Disabled (0UL) </span></div><div class="line"><a name="l09404"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5e2b84a9e5974de122d0aac8eadf512a"> 9404</a></span>&#160;<span class="preprocessor">#define RADIO_RXADDRESSES_ADDR2_Enabled (1UL) </span></div><div class="line"><a name="l09406"></a><span class="lineno"> 9406</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Enable or disable reception on logical address 1. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09407"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1aa8c40688738dc660736b6473bc53f7"> 9407</a></span>&#160;<span class="preprocessor">#define RADIO_RXADDRESSES_ADDR1_Pos (1UL) </span></div><div class="line"><a name="l09408"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a59d45bed80bafd0487068fc04e8c9dc3"> 9408</a></span>&#160;<span class="preprocessor">#define RADIO_RXADDRESSES_ADDR1_Msk (0x1UL &lt;&lt; RADIO_RXADDRESSES_ADDR1_Pos) </span></div><div class="line"><a name="l09409"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abe2c36b10a9b825974663143f018f119"> 9409</a></span>&#160;<span class="preprocessor">#define RADIO_RXADDRESSES_ADDR1_Disabled (0UL) </span></div><div class="line"><a name="l09410"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a62fa4b47695dc3624b155fd03a7a5e19"> 9410</a></span>&#160;<span class="preprocessor">#define RADIO_RXADDRESSES_ADDR1_Enabled (1UL) </span></div><div class="line"><a name="l09412"></a><span class="lineno"> 9412</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Enable or disable reception on logical address 0. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09413"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a103a47acfc9695ce2e4862029884fdb9"> 9413</a></span>&#160;<span class="preprocessor">#define RADIO_RXADDRESSES_ADDR0_Pos (0UL) </span></div><div class="line"><a name="l09414"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa064817099fe49d3345fba7988aef849"> 9414</a></span>&#160;<span class="preprocessor">#define RADIO_RXADDRESSES_ADDR0_Msk (0x1UL &lt;&lt; RADIO_RXADDRESSES_ADDR0_Pos) </span></div><div class="line"><a name="l09415"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4d2d394dfc1384c3c65fb7ce49c8869c"> 9415</a></span>&#160;<span class="preprocessor">#define RADIO_RXADDRESSES_ADDR0_Disabled (0UL) </span></div><div class="line"><a name="l09416"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a827a66dde64bf56dd5c644ea7b6decb1"> 9416</a></span>&#160;<span class="preprocessor">#define RADIO_RXADDRESSES_ADDR0_Enabled (1UL) </span></div><div class="line"><a name="l09418"></a><span class="lineno"> 9418</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: RADIO_CRCCNF */</span><span class="preprocessor"></span></div><div class="line"><a name="l09419"></a><span class="lineno"> 9419</span>&#160;<span class="comment">/* Description: CRC configuration */</span></div><div class="line"><a name="l09420"></a><span class="lineno"> 9420</span>&#160;</div><div class="line"><a name="l09421"></a><span class="lineno"> 9421</span>&#160;<span class="comment">/* Bits 9..8 : Include or exclude packet address field out of CRC calculation. */</span></div><div class="line"><a name="l09422"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af0e2eb404932b2d35345caa620888f07"> 9422</a></span>&#160;<span class="preprocessor">#define RADIO_CRCCNF_SKIPADDR_Pos (8UL) </span></div><div class="line"><a name="l09423"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a584c47c7d154aa9ae152e2ac28401849"> 9423</a></span>&#160;<span class="preprocessor">#define RADIO_CRCCNF_SKIPADDR_Msk (0x3UL &lt;&lt; RADIO_CRCCNF_SKIPADDR_Pos) </span></div><div class="line"><a name="l09424"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aba9ece29792c8a9715502b9796480499"> 9424</a></span>&#160;<span class="preprocessor">#define RADIO_CRCCNF_SKIPADDR_Include (0UL) </span></div><div class="line"><a name="l09425"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abba2174ea9dd4a6a8af5e3a9b368a066"> 9425</a></span>&#160;<span class="preprocessor">#define RADIO_CRCCNF_SKIPADDR_Skip (1UL) </span></div><div class="line"><a name="l09426"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a90652e6698051c97e14fb003cb991cf7"> 9426</a></span>&#160;<span class="preprocessor">#define RADIO_CRCCNF_SKIPADDR_Ieee802154 (2UL) </span></div><div class="line"><a name="l09428"></a><span class="lineno"> 9428</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 1..0 : CRC length in number of bytes. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09429"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a31ae2c684aeaa99b82f934d59dc812da"> 9429</a></span>&#160;<span class="preprocessor">#define RADIO_CRCCNF_LEN_Pos (0UL) </span></div><div class="line"><a name="l09430"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0f15cc5a1d5035363e9b4cd7d36034bb"> 9430</a></span>&#160;<span class="preprocessor">#define RADIO_CRCCNF_LEN_Msk (0x3UL &lt;&lt; RADIO_CRCCNF_LEN_Pos) </span></div><div class="line"><a name="l09431"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab776649112d0ef2c024a4307b0518cad"> 9431</a></span>&#160;<span class="preprocessor">#define RADIO_CRCCNF_LEN_Disabled (0UL) </span></div><div class="line"><a name="l09432"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abba5e409052093d706dbba8bb3e7fb19"> 9432</a></span>&#160;<span class="preprocessor">#define RADIO_CRCCNF_LEN_One (1UL) </span></div><div class="line"><a name="l09433"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2e543fa89197ec4451f725b7947f13e6"> 9433</a></span>&#160;<span class="preprocessor">#define RADIO_CRCCNF_LEN_Two (2UL) </span></div><div class="line"><a name="l09434"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abd45dba9c9a06b04cf9b203d370aa3c9"> 9434</a></span>&#160;<span class="preprocessor">#define RADIO_CRCCNF_LEN_Three (3UL) </span></div><div class="line"><a name="l09436"></a><span class="lineno"> 9436</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: RADIO_CRCPOLY */</span><span class="preprocessor"></span></div><div class="line"><a name="l09437"></a><span class="lineno"> 9437</span>&#160;<span class="comment">/* Description: CRC polynomial */</span></div><div class="line"><a name="l09438"></a><span class="lineno"> 9438</span>&#160;</div><div class="line"><a name="l09439"></a><span class="lineno"> 9439</span>&#160;<span class="comment">/* Bits 23..0 : CRC polynomial */</span></div><div class="line"><a name="l09440"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abfdc675dab817b0db9d918761cf45324"> 9440</a></span>&#160;<span class="preprocessor">#define RADIO_CRCPOLY_CRCPOLY_Pos (0UL) </span></div><div class="line"><a name="l09441"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5df1f6a561352598e783ed1b6f9558ff"> 9441</a></span>&#160;<span class="preprocessor">#define RADIO_CRCPOLY_CRCPOLY_Msk (0xFFFFFFUL &lt;&lt; RADIO_CRCPOLY_CRCPOLY_Pos) </span></div><div class="line"><a name="l09443"></a><span class="lineno"> 9443</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: RADIO_CRCINIT */</span><span class="preprocessor"></span></div><div class="line"><a name="l09444"></a><span class="lineno"> 9444</span>&#160;<span class="comment">/* Description: CRC initial value */</span></div><div class="line"><a name="l09445"></a><span class="lineno"> 9445</span>&#160;</div><div class="line"><a name="l09446"></a><span class="lineno"> 9446</span>&#160;<span class="comment">/* Bits 23..0 : CRC initial value */</span></div><div class="line"><a name="l09447"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aac05ed1e12b183c2ad3a15ca2aba226e"> 9447</a></span>&#160;<span class="preprocessor">#define RADIO_CRCINIT_CRCINIT_Pos (0UL) </span></div><div class="line"><a name="l09448"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a25e8b68d9641776da2089c980bdf5cf0"> 9448</a></span>&#160;<span class="preprocessor">#define RADIO_CRCINIT_CRCINIT_Msk (0xFFFFFFUL &lt;&lt; RADIO_CRCINIT_CRCINIT_Pos) </span></div><div class="line"><a name="l09450"></a><span class="lineno"> 9450</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: RADIO_TIFS */</span><span class="preprocessor"></span></div><div class="line"><a name="l09451"></a><span class="lineno"> 9451</span>&#160;<span class="comment">/* Description: Inter Frame Spacing in us */</span></div><div class="line"><a name="l09452"></a><span class="lineno"> 9452</span>&#160;</div><div class="line"><a name="l09453"></a><span class="lineno"> 9453</span>&#160;<span class="comment">/* Bits 9..0 : Inter Frame Spacing in us */</span></div><div class="line"><a name="l09454"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa11a2e8bacc13bbca3a9b06443ef551d"> 9454</a></span>&#160;<span class="preprocessor">#define RADIO_TIFS_TIFS_Pos (0UL) </span></div><div class="line"><a name="l09455"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aac8de6fde034c10c7cd812e890974581"> 9455</a></span>&#160;<span class="preprocessor">#define RADIO_TIFS_TIFS_Msk (0x3FFUL &lt;&lt; RADIO_TIFS_TIFS_Pos) </span></div><div class="line"><a name="l09457"></a><span class="lineno"> 9457</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: RADIO_RSSISAMPLE */</span><span class="preprocessor"></span></div><div class="line"><a name="l09458"></a><span class="lineno"> 9458</span>&#160;<span class="comment">/* Description: RSSI sample */</span></div><div class="line"><a name="l09459"></a><span class="lineno"> 9459</span>&#160;</div><div class="line"><a name="l09460"></a><span class="lineno"> 9460</span>&#160;<span class="comment">/* Bits 6..0 : RSSI sample */</span></div><div class="line"><a name="l09461"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac5fe95f1ab2f69251ed0cfacf33bb435"> 9461</a></span>&#160;<span class="preprocessor">#define RADIO_RSSISAMPLE_RSSISAMPLE_Pos (0UL) </span></div><div class="line"><a name="l09462"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2d090b82b71e7f096dcdba5073cec543"> 9462</a></span>&#160;<span class="preprocessor">#define RADIO_RSSISAMPLE_RSSISAMPLE_Msk (0x7FUL &lt;&lt; RADIO_RSSISAMPLE_RSSISAMPLE_Pos) </span></div><div class="line"><a name="l09464"></a><span class="lineno"> 9464</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: RADIO_STATE */</span><span class="preprocessor"></span></div><div class="line"><a name="l09465"></a><span class="lineno"> 9465</span>&#160;<span class="comment">/* Description: Current radio state */</span></div><div class="line"><a name="l09466"></a><span class="lineno"> 9466</span>&#160;</div><div class="line"><a name="l09467"></a><span class="lineno"> 9467</span>&#160;<span class="comment">/* Bits 3..0 : Current radio state */</span></div><div class="line"><a name="l09468"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a86eed783937d0b6a07224d890880f07f"> 9468</a></span>&#160;<span class="preprocessor">#define RADIO_STATE_STATE_Pos (0UL) </span></div><div class="line"><a name="l09469"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac21c04a653459c54218781b9931e8904"> 9469</a></span>&#160;<span class="preprocessor">#define RADIO_STATE_STATE_Msk (0xFUL &lt;&lt; RADIO_STATE_STATE_Pos) </span></div><div class="line"><a name="l09470"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae5c741d2d3ebee46cddd8fb27b6ee2bc"> 9470</a></span>&#160;<span class="preprocessor">#define RADIO_STATE_STATE_Disabled (0UL) </span></div><div class="line"><a name="l09471"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8fdba7a2896fc73a7cacbeca2b81d5b4"> 9471</a></span>&#160;<span class="preprocessor">#define RADIO_STATE_STATE_RxRu (1UL) </span></div><div class="line"><a name="l09472"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4af6478e2fe19785ebe84a53da0d1efd"> 9472</a></span>&#160;<span class="preprocessor">#define RADIO_STATE_STATE_RxIdle (2UL) </span></div><div class="line"><a name="l09473"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9e05245643ea8657b3e9105646ea6cb3"> 9473</a></span>&#160;<span class="preprocessor">#define RADIO_STATE_STATE_Rx (3UL) </span></div><div class="line"><a name="l09474"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a00473bed414bf042bfbdd3959cdd094d"> 9474</a></span>&#160;<span class="preprocessor">#define RADIO_STATE_STATE_RxDisable (4UL) </span></div><div class="line"><a name="l09475"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a82b3cb2be9df38cc62b72f65c2186839"> 9475</a></span>&#160;<span class="preprocessor">#define RADIO_STATE_STATE_TxRu (9UL) </span></div><div class="line"><a name="l09476"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae1db7ee7fad6c43c82607680a58cdbf4"> 9476</a></span>&#160;<span class="preprocessor">#define RADIO_STATE_STATE_TxIdle (10UL) </span></div><div class="line"><a name="l09477"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3db108418d51a832267d1374d1d1f020"> 9477</a></span>&#160;<span class="preprocessor">#define RADIO_STATE_STATE_Tx (11UL) </span></div><div class="line"><a name="l09478"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a979a892a676f4341f1e73728e548c309"> 9478</a></span>&#160;<span class="preprocessor">#define RADIO_STATE_STATE_TxDisable (12UL) </span></div><div class="line"><a name="l09480"></a><span class="lineno"> 9480</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: RADIO_DATAWHITEIV */</span><span class="preprocessor"></span></div><div class="line"><a name="l09481"></a><span class="lineno"> 9481</span>&#160;<span class="comment">/* Description: Data whitening initial value */</span></div><div class="line"><a name="l09482"></a><span class="lineno"> 9482</span>&#160;</div><div class="line"><a name="l09483"></a><span class="lineno"> 9483</span>&#160;<span class="comment">/* Bits 6..0 : Data whitening initial value. Bit 6 is hard-wired to &#39;1&#39;, writing &#39;0&#39; to it has no effect, and it will always be read back and used by the device as &#39;1&#39;. */</span></div><div class="line"><a name="l09484"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a14fa5e16506a8a3df1922d2427af5bfd"> 9484</a></span>&#160;<span class="preprocessor">#define RADIO_DATAWHITEIV_DATAWHITEIV_Pos (0UL) </span></div><div class="line"><a name="l09485"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a49a3c065f8783bff6681f1be40d20546"> 9485</a></span>&#160;<span class="preprocessor">#define RADIO_DATAWHITEIV_DATAWHITEIV_Msk (0x7FUL &lt;&lt; RADIO_DATAWHITEIV_DATAWHITEIV_Pos) </span></div><div class="line"><a name="l09487"></a><span class="lineno"> 9487</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: RADIO_BCC */</span><span class="preprocessor"></span></div><div class="line"><a name="l09488"></a><span class="lineno"> 9488</span>&#160;<span class="comment">/* Description: Bit counter compare */</span></div><div class="line"><a name="l09489"></a><span class="lineno"> 9489</span>&#160;</div><div class="line"><a name="l09490"></a><span class="lineno"> 9490</span>&#160;<span class="comment">/* Bits 31..0 : Bit counter compare */</span></div><div class="line"><a name="l09491"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0b14da418e646e0dbe5439c7554f553b"> 9491</a></span>&#160;<span class="preprocessor">#define RADIO_BCC_BCC_Pos (0UL) </span></div><div class="line"><a name="l09492"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6497a1241ea3bc7ff9a35fdf41e03184"> 9492</a></span>&#160;<span class="preprocessor">#define RADIO_BCC_BCC_Msk (0xFFFFFFFFUL &lt;&lt; RADIO_BCC_BCC_Pos) </span></div><div class="line"><a name="l09494"></a><span class="lineno"> 9494</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: RADIO_DAB */</span><span class="preprocessor"></span></div><div class="line"><a name="l09495"></a><span class="lineno"> 9495</span>&#160;<span class="comment">/* Description: Description collection[0]:  Device address base segment 0 */</span></div><div class="line"><a name="l09496"></a><span class="lineno"> 9496</span>&#160;</div><div class="line"><a name="l09497"></a><span class="lineno"> 9497</span>&#160;<span class="comment">/* Bits 31..0 : Device address base segment 0 */</span></div><div class="line"><a name="l09498"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aba05f1d6fb6a908adc422b9ea756d205"> 9498</a></span>&#160;<span class="preprocessor">#define RADIO_DAB_DAB_Pos (0UL) </span></div><div class="line"><a name="l09499"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a26bd9fde9ffd2c9517e37c8eef897c37"> 9499</a></span>&#160;<span class="preprocessor">#define RADIO_DAB_DAB_Msk (0xFFFFFFFFUL &lt;&lt; RADIO_DAB_DAB_Pos) </span></div><div class="line"><a name="l09501"></a><span class="lineno"> 9501</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: RADIO_DAP */</span><span class="preprocessor"></span></div><div class="line"><a name="l09502"></a><span class="lineno"> 9502</span>&#160;<span class="comment">/* Description: Description collection[0]:  Device address prefix 0 */</span></div><div class="line"><a name="l09503"></a><span class="lineno"> 9503</span>&#160;</div><div class="line"><a name="l09504"></a><span class="lineno"> 9504</span>&#160;<span class="comment">/* Bits 15..0 : Device address prefix 0 */</span></div><div class="line"><a name="l09505"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1a0c0a10a46d00afac1bb24158c88f82"> 9505</a></span>&#160;<span class="preprocessor">#define RADIO_DAP_DAP_Pos (0UL) </span></div><div class="line"><a name="l09506"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a69f05885404ddf91710b003b5c918c29"> 9506</a></span>&#160;<span class="preprocessor">#define RADIO_DAP_DAP_Msk (0xFFFFUL &lt;&lt; RADIO_DAP_DAP_Pos) </span></div><div class="line"><a name="l09508"></a><span class="lineno"> 9508</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: RADIO_DACNF */</span><span class="preprocessor"></span></div><div class="line"><a name="l09509"></a><span class="lineno"> 9509</span>&#160;<span class="comment">/* Description: Device address match configuration */</span></div><div class="line"><a name="l09510"></a><span class="lineno"> 9510</span>&#160;</div><div class="line"><a name="l09511"></a><span class="lineno"> 9511</span>&#160;<span class="comment">/* Bit 15 : TxAdd for device address 7 */</span></div><div class="line"><a name="l09512"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a23ad81d87ac236962081e83fad803779"> 9512</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_TXADD7_Pos (15UL) </span></div><div class="line"><a name="l09513"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1ab3dd5c3810be704cf3570d5486825a"> 9513</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_TXADD7_Msk (0x1UL &lt;&lt; RADIO_DACNF_TXADD7_Pos) </span></div><div class="line"><a name="l09515"></a><span class="lineno"> 9515</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 14 : TxAdd for device address 6 */</span><span class="preprocessor"></span></div><div class="line"><a name="l09516"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a404f20262497ba1986d7a048656f5b0b"> 9516</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_TXADD6_Pos (14UL) </span></div><div class="line"><a name="l09517"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1bcd617d33611c763246c557db6b8d6f"> 9517</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_TXADD6_Msk (0x1UL &lt;&lt; RADIO_DACNF_TXADD6_Pos) </span></div><div class="line"><a name="l09519"></a><span class="lineno"> 9519</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 13 : TxAdd for device address 5 */</span><span class="preprocessor"></span></div><div class="line"><a name="l09520"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a541b2825ea3f209c97890329b1aec243"> 9520</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_TXADD5_Pos (13UL) </span></div><div class="line"><a name="l09521"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0b42925873966d11e429e0c6dc32bc1c"> 9521</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_TXADD5_Msk (0x1UL &lt;&lt; RADIO_DACNF_TXADD5_Pos) </span></div><div class="line"><a name="l09523"></a><span class="lineno"> 9523</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 12 : TxAdd for device address 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l09524"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a42aa761adecc194b9ed75ca0821a5bfd"> 9524</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_TXADD4_Pos (12UL) </span></div><div class="line"><a name="l09525"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0a18b140a857b59bc764105f879bd895"> 9525</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_TXADD4_Msk (0x1UL &lt;&lt; RADIO_DACNF_TXADD4_Pos) </span></div><div class="line"><a name="l09527"></a><span class="lineno"> 9527</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 11 : TxAdd for device address 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l09528"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac0d4e7042c0d8d15c3908c1bad88c08e"> 9528</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_TXADD3_Pos (11UL) </span></div><div class="line"><a name="l09529"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2ea376744bb1c1dd595e9bb6a9bc6cc5"> 9529</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_TXADD3_Msk (0x1UL &lt;&lt; RADIO_DACNF_TXADD3_Pos) </span></div><div class="line"><a name="l09531"></a><span class="lineno"> 9531</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 10 : TxAdd for device address 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l09532"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8433e187565be56143ed79747a2b77ea"> 9532</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_TXADD2_Pos (10UL) </span></div><div class="line"><a name="l09533"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7e6946169c96015bfe4f392be95cc633"> 9533</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_TXADD2_Msk (0x1UL &lt;&lt; RADIO_DACNF_TXADD2_Pos) </span></div><div class="line"><a name="l09535"></a><span class="lineno"> 9535</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 9 : TxAdd for device address 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l09536"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8763efdbf277dbb881d8dabf8257b71c"> 9536</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_TXADD1_Pos (9UL) </span></div><div class="line"><a name="l09537"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ace1b670284885bc98528b1f6efa23b1d"> 9537</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_TXADD1_Msk (0x1UL &lt;&lt; RADIO_DACNF_TXADD1_Pos) </span></div><div class="line"><a name="l09539"></a><span class="lineno"> 9539</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 8 : TxAdd for device address 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l09540"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8d95d0c760206afa51e884bfd48f7404"> 9540</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_TXADD0_Pos (8UL) </span></div><div class="line"><a name="l09541"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7b682596861a422fb41100a01b18ca84"> 9541</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_TXADD0_Msk (0x1UL &lt;&lt; RADIO_DACNF_TXADD0_Pos) </span></div><div class="line"><a name="l09543"></a><span class="lineno"> 9543</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 7 : Enable or disable device address matching using device address 7 */</span><span class="preprocessor"></span></div><div class="line"><a name="l09544"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a39f3e10243d37b90bba0ed3a0586ef6f"> 9544</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_ENA7_Pos (7UL) </span></div><div class="line"><a name="l09545"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a48b00e8c9a8e7c4f58d127b614c226c3"> 9545</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_ENA7_Msk (0x1UL &lt;&lt; RADIO_DACNF_ENA7_Pos) </span></div><div class="line"><a name="l09546"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2fd366a32a577f8c917b2403ee2f83f3"> 9546</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_ENA7_Disabled (0UL) </span></div><div class="line"><a name="l09547"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad0d55f3ac147b396f1cc374764610a2b"> 9547</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_ENA7_Enabled (1UL) </span></div><div class="line"><a name="l09549"></a><span class="lineno"> 9549</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 6 : Enable or disable device address matching using device address 6 */</span><span class="preprocessor"></span></div><div class="line"><a name="l09550"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a07a30fa10c9238e49ed5875fb364194a"> 9550</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_ENA6_Pos (6UL) </span></div><div class="line"><a name="l09551"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aad5ffae6c7b408594b345aecd421a841"> 9551</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_ENA6_Msk (0x1UL &lt;&lt; RADIO_DACNF_ENA6_Pos) </span></div><div class="line"><a name="l09552"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9d28f9e12658033e7d75a5918a988e6c"> 9552</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_ENA6_Disabled (0UL) </span></div><div class="line"><a name="l09553"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac1bfae85cc473eb7e00677ddd06dab14"> 9553</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_ENA6_Enabled (1UL) </span></div><div class="line"><a name="l09555"></a><span class="lineno"> 9555</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 5 : Enable or disable device address matching using device address 5 */</span><span class="preprocessor"></span></div><div class="line"><a name="l09556"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a05aacf5fbbe4ab0bea1d0dc59c37b685"> 9556</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_ENA5_Pos (5UL) </span></div><div class="line"><a name="l09557"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#add6fd420abc9e3d46a2b4c0c33cae089"> 9557</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_ENA5_Msk (0x1UL &lt;&lt; RADIO_DACNF_ENA5_Pos) </span></div><div class="line"><a name="l09558"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af1fa1d5a569b0a1da62a0d43197052c6"> 9558</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_ENA5_Disabled (0UL) </span></div><div class="line"><a name="l09559"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a88773acb611a40cef66b3b92294eaa53"> 9559</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_ENA5_Enabled (1UL) </span></div><div class="line"><a name="l09561"></a><span class="lineno"> 9561</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 4 : Enable or disable device address matching using device address 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l09562"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#add8f24564b61a0f70f907cf2dd76e45e"> 9562</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_ENA4_Pos (4UL) </span></div><div class="line"><a name="l09563"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af1b406b4a4971f2e5797c3693c7ef579"> 9563</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_ENA4_Msk (0x1UL &lt;&lt; RADIO_DACNF_ENA4_Pos) </span></div><div class="line"><a name="l09564"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9b8e748c0d47c5bc514025775032cbb7"> 9564</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_ENA4_Disabled (0UL) </span></div><div class="line"><a name="l09565"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a47c689b26e5e30db70a336f1e8e6f3f9"> 9565</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_ENA4_Enabled (1UL) </span></div><div class="line"><a name="l09567"></a><span class="lineno"> 9567</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 3 : Enable or disable device address matching using device address 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l09568"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af1e0c126c0d5db914b27727612dd5ff7"> 9568</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_ENA3_Pos (3UL) </span></div><div class="line"><a name="l09569"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae6db8e337ec2d48910bc2a2baaf4d1d8"> 9569</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_ENA3_Msk (0x1UL &lt;&lt; RADIO_DACNF_ENA3_Pos) </span></div><div class="line"><a name="l09570"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa0e5fa1c2cc444a9a6db8a085e035888"> 9570</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_ENA3_Disabled (0UL) </span></div><div class="line"><a name="l09571"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a91dd55bd99648f85d3ac42f64ae292c0"> 9571</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_ENA3_Enabled (1UL) </span></div><div class="line"><a name="l09573"></a><span class="lineno"> 9573</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Enable or disable device address matching using device address 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l09574"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3632cdc0e29dbc49a65e73080aac400b"> 9574</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_ENA2_Pos (2UL) </span></div><div class="line"><a name="l09575"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0054fe7ef05cda12ee55b19e502bdcba"> 9575</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_ENA2_Msk (0x1UL &lt;&lt; RADIO_DACNF_ENA2_Pos) </span></div><div class="line"><a name="l09576"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a064863c822c13bc96236e4fb781f6069"> 9576</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_ENA2_Disabled (0UL) </span></div><div class="line"><a name="l09577"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a90f6b1cab5a7d75ae05e81d58ef3e956"> 9577</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_ENA2_Enabled (1UL) </span></div><div class="line"><a name="l09579"></a><span class="lineno"> 9579</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Enable or disable device address matching using device address 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l09580"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afc89f5885294af7e53d7cd5149e80a6a"> 9580</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_ENA1_Pos (1UL) </span></div><div class="line"><a name="l09581"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a37b5cca785b716dc1f3a1b921b88fef0"> 9581</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_ENA1_Msk (0x1UL &lt;&lt; RADIO_DACNF_ENA1_Pos) </span></div><div class="line"><a name="l09582"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af536c830c703c9016c0235d5fa08b56c"> 9582</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_ENA1_Disabled (0UL) </span></div><div class="line"><a name="l09583"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1fa36575d8b5ba34ea599f587859aa08"> 9583</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_ENA1_Enabled (1UL) </span></div><div class="line"><a name="l09585"></a><span class="lineno"> 9585</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Enable or disable device address matching using device address 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l09586"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac4c1f49c84c95f61a30999910048abcc"> 9586</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_ENA0_Pos (0UL) </span></div><div class="line"><a name="l09587"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acb1fccade52b72c7d5354f76b471c169"> 9587</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_ENA0_Msk (0x1UL &lt;&lt; RADIO_DACNF_ENA0_Pos) </span></div><div class="line"><a name="l09588"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3193f3d9fdbba793692a8df398789081"> 9588</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_ENA0_Disabled (0UL) </span></div><div class="line"><a name="l09589"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2377fe06ca0f705dd296a8597c4da8df"> 9589</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_ENA0_Enabled (1UL) </span></div><div class="line"><a name="l09591"></a><span class="lineno"> 9591</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: RADIO_MODECNF0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l09592"></a><span class="lineno"> 9592</span>&#160;<span class="comment">/* Description: Radio mode configuration register 0 */</span></div><div class="line"><a name="l09593"></a><span class="lineno"> 9593</span>&#160;</div><div class="line"><a name="l09594"></a><span class="lineno"> 9594</span>&#160;<span class="comment">/* Bits 9..8 : Default TX value */</span></div><div class="line"><a name="l09595"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5bff1c331b4925e32df91631744c7d46"> 9595</a></span>&#160;<span class="preprocessor">#define RADIO_MODECNF0_DTX_Pos (8UL) </span></div><div class="line"><a name="l09596"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a67629830878d3659f06b565d6f5fdd17"> 9596</a></span>&#160;<span class="preprocessor">#define RADIO_MODECNF0_DTX_Msk (0x3UL &lt;&lt; RADIO_MODECNF0_DTX_Pos) </span></div><div class="line"><a name="l09597"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a22eb840f8ea26c2355867a4c9f095823"> 9597</a></span>&#160;<span class="preprocessor">#define RADIO_MODECNF0_DTX_B1 (0UL) </span></div><div class="line"><a name="l09598"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5689ebe0eb2a537fdaed5e22ef587804"> 9598</a></span>&#160;<span class="preprocessor">#define RADIO_MODECNF0_DTX_B0 (1UL) </span></div><div class="line"><a name="l09599"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5d029474ad18747b439082a687794b37"> 9599</a></span>&#160;<span class="preprocessor">#define RADIO_MODECNF0_DTX_Center (2UL) </span></div><div class="line"><a name="l09601"></a><span class="lineno"> 9601</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Radio ramp-up time */</span><span class="preprocessor"></span></div><div class="line"><a name="l09602"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ade1038c9d9e2bf895507d1da800170e0"> 9602</a></span>&#160;<span class="preprocessor">#define RADIO_MODECNF0_RU_Pos (0UL) </span></div><div class="line"><a name="l09603"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8ec923459ebbcbde82d90bad68de74bb"> 9603</a></span>&#160;<span class="preprocessor">#define RADIO_MODECNF0_RU_Msk (0x1UL &lt;&lt; RADIO_MODECNF0_RU_Pos) </span></div><div class="line"><a name="l09604"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab29d4d1aaebb8830c6baa851dab6458d"> 9604</a></span>&#160;<span class="preprocessor">#define RADIO_MODECNF0_RU_Default (0UL) </span></div><div class="line"><a name="l09605"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a059fb5b6cffe3023fee30522c4d550a9"> 9605</a></span>&#160;<span class="preprocessor">#define RADIO_MODECNF0_RU_Fast (1UL) </span></div><div class="line"><a name="l09607"></a><span class="lineno"> 9607</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: RADIO_SFD */</span><span class="preprocessor"></span></div><div class="line"><a name="l09608"></a><span class="lineno"> 9608</span>&#160;<span class="comment">/* Description: IEEE 802.15.4 Start of Frame Delimiter */</span></div><div class="line"><a name="l09609"></a><span class="lineno"> 9609</span>&#160;</div><div class="line"><a name="l09610"></a><span class="lineno"> 9610</span>&#160;<span class="comment">/* Bits 7..0 : IEEE 802.15.4 Start of Frame Delimiter */</span></div><div class="line"><a name="l09611"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aea92e5de7a2c7c53f7e47fee2ec67f24"> 9611</a></span>&#160;<span class="preprocessor">#define RADIO_SFD_SFD_Pos (0UL) </span></div><div class="line"><a name="l09612"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab6ab3398b46ad27e4583b5bc730491e8"> 9612</a></span>&#160;<span class="preprocessor">#define RADIO_SFD_SFD_Msk (0xFFUL &lt;&lt; RADIO_SFD_SFD_Pos) </span></div><div class="line"><a name="l09614"></a><span class="lineno"> 9614</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: RADIO_EDCNT */</span><span class="preprocessor"></span></div><div class="line"><a name="l09615"></a><span class="lineno"> 9615</span>&#160;<span class="comment">/* Description: IEEE 802.15.4 Energy Detect Loop Count */</span></div><div class="line"><a name="l09616"></a><span class="lineno"> 9616</span>&#160;</div><div class="line"><a name="l09617"></a><span class="lineno"> 9617</span>&#160;<span class="comment">/* Bits 20..0 : IEEE 802.15.4 Energy Detect Loop Count */</span></div><div class="line"><a name="l09618"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2a4b7ab1a4886ceb4b8740fe9f391257"> 9618</a></span>&#160;<span class="preprocessor">#define RADIO_EDCNT_EDCNT_Pos (0UL) </span></div><div class="line"><a name="l09619"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0a60cfce00589264b447e9da9c718ee5"> 9619</a></span>&#160;<span class="preprocessor">#define RADIO_EDCNT_EDCNT_Msk (0x1FFFFFUL &lt;&lt; RADIO_EDCNT_EDCNT_Pos) </span></div><div class="line"><a name="l09621"></a><span class="lineno"> 9621</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: RADIO_EDSAMPLE */</span><span class="preprocessor"></span></div><div class="line"><a name="l09622"></a><span class="lineno"> 9622</span>&#160;<span class="comment">/* Description: IEEE 802.15.4 Energy Detect Level */</span></div><div class="line"><a name="l09623"></a><span class="lineno"> 9623</span>&#160;</div><div class="line"><a name="l09624"></a><span class="lineno"> 9624</span>&#160;<span class="comment">/* Bits 7..0 : IEEE 802.15.4 Energy Detect Level */</span></div><div class="line"><a name="l09625"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa521f32eb1f2a6a40cecfb4e66f8b7eb"> 9625</a></span>&#160;<span class="preprocessor">#define RADIO_EDSAMPLE_EDLVL_Pos (0UL) </span></div><div class="line"><a name="l09626"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a57e8fc04d251729f06f649f87b9e71f5"> 9626</a></span>&#160;<span class="preprocessor">#define RADIO_EDSAMPLE_EDLVL_Msk (0xFFUL &lt;&lt; RADIO_EDSAMPLE_EDLVL_Pos) </span></div><div class="line"><a name="l09628"></a><span class="lineno"> 9628</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: RADIO_CCACTRL */</span><span class="preprocessor"></span></div><div class="line"><a name="l09629"></a><span class="lineno"> 9629</span>&#160;<span class="comment">/* Description: IEEE 802.15.4 Clear Channel Assessment Control */</span></div><div class="line"><a name="l09630"></a><span class="lineno"> 9630</span>&#160;</div><div class="line"><a name="l09631"></a><span class="lineno"> 9631</span>&#160;<span class="comment">/* Bits 31..24 : Limit for occurances above CCACORRTHRES. When not equal to zero the corrolator based signal detect is enabled. */</span></div><div class="line"><a name="l09632"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4e33e2e184b75559c9c8f710c1536f88"> 9632</a></span>&#160;<span class="preprocessor">#define RADIO_CCACTRL_CCACORRCNT_Pos (24UL) </span></div><div class="line"><a name="l09633"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2073bd6e3c7e624ac26c5b38143b8515"> 9633</a></span>&#160;<span class="preprocessor">#define RADIO_CCACTRL_CCACORRCNT_Msk (0xFFUL &lt;&lt; RADIO_CCACTRL_CCACORRCNT_Pos) </span></div><div class="line"><a name="l09635"></a><span class="lineno"> 9635</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 23..16 : CCA Correlator Busy Threshold. Only relevant to CarrierMode, CarrierAndEdMode and CarrierOrEdMode. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09636"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aca2cdc227b2206e20a397ef2f91282af"> 9636</a></span>&#160;<span class="preprocessor">#define RADIO_CCACTRL_CCACORRTHRES_Pos (16UL) </span></div><div class="line"><a name="l09637"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0d74bb2f92fc2af3743bd8c39da194f6"> 9637</a></span>&#160;<span class="preprocessor">#define RADIO_CCACTRL_CCACORRTHRES_Msk (0xFFUL &lt;&lt; RADIO_CCACTRL_CCACORRTHRES_Pos) </span></div><div class="line"><a name="l09639"></a><span class="lineno"> 9639</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 15..8 : CCA Energy Busy Threshold. Used in all the CCA modes except CarrierMode. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09640"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a18bd0289055ea235cc2d97a729603cc2"> 9640</a></span>&#160;<span class="preprocessor">#define RADIO_CCACTRL_CCAEDTHRES_Pos (8UL) </span></div><div class="line"><a name="l09641"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acb2ceb28752cdddc565909583aecf683"> 9641</a></span>&#160;<span class="preprocessor">#define RADIO_CCACTRL_CCAEDTHRES_Msk (0xFFUL &lt;&lt; RADIO_CCACTRL_CCAEDTHRES_Pos) </span></div><div class="line"><a name="l09643"></a><span class="lineno"> 9643</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 2..0 : CCA Mode Of Operation */</span><span class="preprocessor"></span></div><div class="line"><a name="l09644"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab24539f1da9cde8e21ea45a8e4e90e0a"> 9644</a></span>&#160;<span class="preprocessor">#define RADIO_CCACTRL_CCAMODE_Pos (0UL) </span></div><div class="line"><a name="l09645"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6d25d06c9ad8d2b102e247b2da63c456"> 9645</a></span>&#160;<span class="preprocessor">#define RADIO_CCACTRL_CCAMODE_Msk (0x7UL &lt;&lt; RADIO_CCACTRL_CCAMODE_Pos) </span></div><div class="line"><a name="l09646"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a08ed51a75d2b2e85c7c53a6365401860"> 9646</a></span>&#160;<span class="preprocessor">#define RADIO_CCACTRL_CCAMODE_EdMode (0UL) </span></div><div class="line"><a name="l09647"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a82661bb71df21d04a0e795f892b930f1"> 9647</a></span>&#160;<span class="preprocessor">#define RADIO_CCACTRL_CCAMODE_CarrierMode (1UL) </span></div><div class="line"><a name="l09648"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acc1eef560f58f81dccf2d5ddfeb556c4"> 9648</a></span>&#160;<span class="preprocessor">#define RADIO_CCACTRL_CCAMODE_CarrierAndEdMode (2UL) </span></div><div class="line"><a name="l09649"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2e4047284585e3300d0ebc7d1de48d25"> 9649</a></span>&#160;<span class="preprocessor">#define RADIO_CCACTRL_CCAMODE_CarrierOrEdMode (3UL) </span></div><div class="line"><a name="l09650"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a105cdfb21c13d69c626baffb2f9373f9"> 9650</a></span>&#160;<span class="preprocessor">#define RADIO_CCACTRL_CCAMODE_EdModeTest1 (4UL) </span></div><div class="line"><a name="l09652"></a><span class="lineno"> 9652</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: RADIO_POWER */</span><span class="preprocessor"></span></div><div class="line"><a name="l09653"></a><span class="lineno"> 9653</span>&#160;<span class="comment">/* Description: Peripheral power control */</span></div><div class="line"><a name="l09654"></a><span class="lineno"> 9654</span>&#160;</div><div class="line"><a name="l09655"></a><span class="lineno"> 9655</span>&#160;<span class="comment">/* Bit 0 : Peripheral power control. The peripheral and its registers will be reset to its initial state by switching the peripheral off and then back on again. */</span></div><div class="line"><a name="l09656"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0e77c1a0268f330a662892076557c54f"> 9656</a></span>&#160;<span class="preprocessor">#define RADIO_POWER_POWER_Pos (0UL) </span></div><div class="line"><a name="l09657"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a82ae7a7960ed76b33abc54bf73523cea"> 9657</a></span>&#160;<span class="preprocessor">#define RADIO_POWER_POWER_Msk (0x1UL &lt;&lt; RADIO_POWER_POWER_Pos) </span></div><div class="line"><a name="l09658"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2be238339b9348d53d539b01a960b2d7"> 9658</a></span>&#160;<span class="preprocessor">#define RADIO_POWER_POWER_Disabled (0UL) </span></div><div class="line"><a name="l09659"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aefc1796b5c13c693aac3110f63aa9033"> 9659</a></span>&#160;<span class="preprocessor">#define RADIO_POWER_POWER_Enabled (1UL) </span></div><div class="line"><a name="l09662"></a><span class="lineno"> 9662</span>&#160;<span class="preprocessor"></span><span class="comment">/* Peripheral: RNG */</span><span class="preprocessor"></span></div><div class="line"><a name="l09663"></a><span class="lineno"> 9663</span>&#160;<span class="comment">/* Description: Random Number Generator */</span></div><div class="line"><a name="l09664"></a><span class="lineno"> 9664</span>&#160;</div><div class="line"><a name="l09665"></a><span class="lineno"> 9665</span>&#160;<span class="comment">/* Register: RNG_SHORTS */</span></div><div class="line"><a name="l09666"></a><span class="lineno"> 9666</span>&#160;<span class="comment">/* Description: Shortcut register */</span></div><div class="line"><a name="l09667"></a><span class="lineno"> 9667</span>&#160;</div><div class="line"><a name="l09668"></a><span class="lineno"> 9668</span>&#160;<span class="comment">/* Bit 0 : Shortcut between VALRDY event and STOP task */</span></div><div class="line"><a name="l09669"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac2e97fa5d6d825f14ddb30c437794d14"> 9669</a></span>&#160;<span class="preprocessor">#define RNG_SHORTS_VALRDY_STOP_Pos (0UL) </span></div><div class="line"><a name="l09670"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afa132a4dd80c9fd01b1c2d5ab35f62aa"> 9670</a></span>&#160;<span class="preprocessor">#define RNG_SHORTS_VALRDY_STOP_Msk (0x1UL &lt;&lt; RNG_SHORTS_VALRDY_STOP_Pos) </span></div><div class="line"><a name="l09671"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2c84fa7da0f4ff6b1138d908fa6a4802"> 9671</a></span>&#160;<span class="preprocessor">#define RNG_SHORTS_VALRDY_STOP_Disabled (0UL) </span></div><div class="line"><a name="l09672"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae263896de13803fd685f77cf0607784f"> 9672</a></span>&#160;<span class="preprocessor">#define RNG_SHORTS_VALRDY_STOP_Enabled (1UL) </span></div><div class="line"><a name="l09674"></a><span class="lineno"> 9674</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: RNG_INTENSET */</span><span class="preprocessor"></span></div><div class="line"><a name="l09675"></a><span class="lineno"> 9675</span>&#160;<span class="comment">/* Description: Enable interrupt */</span></div><div class="line"><a name="l09676"></a><span class="lineno"> 9676</span>&#160;</div><div class="line"><a name="l09677"></a><span class="lineno"> 9677</span>&#160;<span class="comment">/* Bit 0 : Write &#39;1&#39; to Enable interrupt for VALRDY event */</span></div><div class="line"><a name="l09678"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a13a1ea4487e345d6c8ff00491b1ab76f"> 9678</a></span>&#160;<span class="preprocessor">#define RNG_INTENSET_VALRDY_Pos (0UL) </span></div><div class="line"><a name="l09679"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8880349adfccecc2f94c458919c7e3e8"> 9679</a></span>&#160;<span class="preprocessor">#define RNG_INTENSET_VALRDY_Msk (0x1UL &lt;&lt; RNG_INTENSET_VALRDY_Pos) </span></div><div class="line"><a name="l09680"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afdcdf59ee9e966715d81d4610f8a70d5"> 9680</a></span>&#160;<span class="preprocessor">#define RNG_INTENSET_VALRDY_Disabled (0UL) </span></div><div class="line"><a name="l09681"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae9c4d39cbc999abb34bf48c1b58f5ea8"> 9681</a></span>&#160;<span class="preprocessor">#define RNG_INTENSET_VALRDY_Enabled (1UL) </span></div><div class="line"><a name="l09682"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac5381886a42b9f5359283beb968fba9b"> 9682</a></span>&#160;<span class="preprocessor">#define RNG_INTENSET_VALRDY_Set (1UL) </span></div><div class="line"><a name="l09684"></a><span class="lineno"> 9684</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: RNG_INTENCLR */</span><span class="preprocessor"></span></div><div class="line"><a name="l09685"></a><span class="lineno"> 9685</span>&#160;<span class="comment">/* Description: Disable interrupt */</span></div><div class="line"><a name="l09686"></a><span class="lineno"> 9686</span>&#160;</div><div class="line"><a name="l09687"></a><span class="lineno"> 9687</span>&#160;<span class="comment">/* Bit 0 : Write &#39;1&#39; to Disable interrupt for VALRDY event */</span></div><div class="line"><a name="l09688"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac77d9db8017686628bbe8074c130f38e"> 9688</a></span>&#160;<span class="preprocessor">#define RNG_INTENCLR_VALRDY_Pos (0UL) </span></div><div class="line"><a name="l09689"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a83c54d9dee46db594aacec2a91694e97"> 9689</a></span>&#160;<span class="preprocessor">#define RNG_INTENCLR_VALRDY_Msk (0x1UL &lt;&lt; RNG_INTENCLR_VALRDY_Pos) </span></div><div class="line"><a name="l09690"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a32a10c17293eb7506ae6a17f3ea1146e"> 9690</a></span>&#160;<span class="preprocessor">#define RNG_INTENCLR_VALRDY_Disabled (0UL) </span></div><div class="line"><a name="l09691"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab64abed4fd133ec412c16650355f5f2a"> 9691</a></span>&#160;<span class="preprocessor">#define RNG_INTENCLR_VALRDY_Enabled (1UL) </span></div><div class="line"><a name="l09692"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad1a3c1b2f5c2b9ab93803667c20a75c7"> 9692</a></span>&#160;<span class="preprocessor">#define RNG_INTENCLR_VALRDY_Clear (1UL) </span></div><div class="line"><a name="l09694"></a><span class="lineno"> 9694</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: RNG_CONFIG */</span><span class="preprocessor"></span></div><div class="line"><a name="l09695"></a><span class="lineno"> 9695</span>&#160;<span class="comment">/* Description: Configuration register */</span></div><div class="line"><a name="l09696"></a><span class="lineno"> 9696</span>&#160;</div><div class="line"><a name="l09697"></a><span class="lineno"> 9697</span>&#160;<span class="comment">/* Bit 0 : Bias correction */</span></div><div class="line"><a name="l09698"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7df4bd541b28c60c365685e80a430aba"> 9698</a></span>&#160;<span class="preprocessor">#define RNG_CONFIG_DERCEN_Pos (0UL) </span></div><div class="line"><a name="l09699"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4d5f3734171b27e90c3ba057ec9e5770"> 9699</a></span>&#160;<span class="preprocessor">#define RNG_CONFIG_DERCEN_Msk (0x1UL &lt;&lt; RNG_CONFIG_DERCEN_Pos) </span></div><div class="line"><a name="l09700"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a06c2fcefeee7976d36145341dff676da"> 9700</a></span>&#160;<span class="preprocessor">#define RNG_CONFIG_DERCEN_Disabled (0UL) </span></div><div class="line"><a name="l09701"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4ba60cb0251ee90187f66e12ae379595"> 9701</a></span>&#160;<span class="preprocessor">#define RNG_CONFIG_DERCEN_Enabled (1UL) </span></div><div class="line"><a name="l09703"></a><span class="lineno"> 9703</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: RNG_VALUE */</span><span class="preprocessor"></span></div><div class="line"><a name="l09704"></a><span class="lineno"> 9704</span>&#160;<span class="comment">/* Description: Output random number */</span></div><div class="line"><a name="l09705"></a><span class="lineno"> 9705</span>&#160;</div><div class="line"><a name="l09706"></a><span class="lineno"> 9706</span>&#160;<span class="comment">/* Bits 7..0 : Generated random number */</span></div><div class="line"><a name="l09707"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a599daa96eff1aba59ef385700a202f3f"> 9707</a></span>&#160;<span class="preprocessor">#define RNG_VALUE_VALUE_Pos (0UL) </span></div><div class="line"><a name="l09708"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6e133e60b62b7bb0a2e94630a7841ddd"> 9708</a></span>&#160;<span class="preprocessor">#define RNG_VALUE_VALUE_Msk (0xFFUL &lt;&lt; RNG_VALUE_VALUE_Pos) </span></div><div class="line"><a name="l09711"></a><span class="lineno"> 9711</span>&#160;<span class="preprocessor"></span><span class="comment">/* Peripheral: RTC */</span><span class="preprocessor"></span></div><div class="line"><a name="l09712"></a><span class="lineno"> 9712</span>&#160;<span class="comment">/* Description: Real time counter 0 */</span></div><div class="line"><a name="l09713"></a><span class="lineno"> 9713</span>&#160;</div><div class="line"><a name="l09714"></a><span class="lineno"> 9714</span>&#160;<span class="comment">/* Register: RTC_INTENSET */</span></div><div class="line"><a name="l09715"></a><span class="lineno"> 9715</span>&#160;<span class="comment">/* Description: Enable interrupt */</span></div><div class="line"><a name="l09716"></a><span class="lineno"> 9716</span>&#160;</div><div class="line"><a name="l09717"></a><span class="lineno"> 9717</span>&#160;<span class="comment">/* Bit 19 : Write &#39;1&#39; to Enable interrupt for COMPARE[3] event */</span></div><div class="line"><a name="l09718"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a14a854f50b09650fb798890c7ceae1ef"> 9718</a></span>&#160;<span class="preprocessor">#define RTC_INTENSET_COMPARE3_Pos (19UL) </span></div><div class="line"><a name="l09719"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad43009d8e091fef2f72daaabc161ed95"> 9719</a></span>&#160;<span class="preprocessor">#define RTC_INTENSET_COMPARE3_Msk (0x1UL &lt;&lt; RTC_INTENSET_COMPARE3_Pos) </span></div><div class="line"><a name="l09720"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7bd02bda746958545e63272172039c38"> 9720</a></span>&#160;<span class="preprocessor">#define RTC_INTENSET_COMPARE3_Disabled (0UL) </span></div><div class="line"><a name="l09721"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acd78a839294703872c0567d9807cb8da"> 9721</a></span>&#160;<span class="preprocessor">#define RTC_INTENSET_COMPARE3_Enabled (1UL) </span></div><div class="line"><a name="l09722"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3c31fe5d86a6acd9921b63d8272b2d2f"> 9722</a></span>&#160;<span class="preprocessor">#define RTC_INTENSET_COMPARE3_Set (1UL) </span></div><div class="line"><a name="l09724"></a><span class="lineno"> 9724</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 18 : Write &#39;1&#39; to Enable interrupt for COMPARE[2] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l09725"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a757b009028778cd0f731c9d083fbc1c0"> 9725</a></span>&#160;<span class="preprocessor">#define RTC_INTENSET_COMPARE2_Pos (18UL) </span></div><div class="line"><a name="l09726"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1d8876809d345c41aba33d00216e945f"> 9726</a></span>&#160;<span class="preprocessor">#define RTC_INTENSET_COMPARE2_Msk (0x1UL &lt;&lt; RTC_INTENSET_COMPARE2_Pos) </span></div><div class="line"><a name="l09727"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adf48f11def9666e736e9a07ff5da5a16"> 9727</a></span>&#160;<span class="preprocessor">#define RTC_INTENSET_COMPARE2_Disabled (0UL) </span></div><div class="line"><a name="l09728"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aaf892a9fa9b9ae4a27ca5b9e89b1e923"> 9728</a></span>&#160;<span class="preprocessor">#define RTC_INTENSET_COMPARE2_Enabled (1UL) </span></div><div class="line"><a name="l09729"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acb3be251350319a4911b3dd40c22303c"> 9729</a></span>&#160;<span class="preprocessor">#define RTC_INTENSET_COMPARE2_Set (1UL) </span></div><div class="line"><a name="l09731"></a><span class="lineno"> 9731</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 17 : Write &#39;1&#39; to Enable interrupt for COMPARE[1] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l09732"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a88653a8aa06599922881ff9c4e9c0d78"> 9732</a></span>&#160;<span class="preprocessor">#define RTC_INTENSET_COMPARE1_Pos (17UL) </span></div><div class="line"><a name="l09733"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad941b8df1bb06c6a1f98026ff67dcf0c"> 9733</a></span>&#160;<span class="preprocessor">#define RTC_INTENSET_COMPARE1_Msk (0x1UL &lt;&lt; RTC_INTENSET_COMPARE1_Pos) </span></div><div class="line"><a name="l09734"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7f59a2e72da9c42880cae64c2ef00c74"> 9734</a></span>&#160;<span class="preprocessor">#define RTC_INTENSET_COMPARE1_Disabled (0UL) </span></div><div class="line"><a name="l09735"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a350aa947adfb185e6cbe8748aa32fa42"> 9735</a></span>&#160;<span class="preprocessor">#define RTC_INTENSET_COMPARE1_Enabled (1UL) </span></div><div class="line"><a name="l09736"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5fefe6a037f63187000060efb237835f"> 9736</a></span>&#160;<span class="preprocessor">#define RTC_INTENSET_COMPARE1_Set (1UL) </span></div><div class="line"><a name="l09738"></a><span class="lineno"> 9738</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 16 : Write &#39;1&#39; to Enable interrupt for COMPARE[0] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l09739"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7e5b37c9ea542765d4a82c7dab41040b"> 9739</a></span>&#160;<span class="preprocessor">#define RTC_INTENSET_COMPARE0_Pos (16UL) </span></div><div class="line"><a name="l09740"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abde0ced0feb85be1e34703033017da8b"> 9740</a></span>&#160;<span class="preprocessor">#define RTC_INTENSET_COMPARE0_Msk (0x1UL &lt;&lt; RTC_INTENSET_COMPARE0_Pos) </span></div><div class="line"><a name="l09741"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af84798b35e4ce815ef689cf903e431b7"> 9741</a></span>&#160;<span class="preprocessor">#define RTC_INTENSET_COMPARE0_Disabled (0UL) </span></div><div class="line"><a name="l09742"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8591b85110a24eb876157adb2a107017"> 9742</a></span>&#160;<span class="preprocessor">#define RTC_INTENSET_COMPARE0_Enabled (1UL) </span></div><div class="line"><a name="l09743"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a189426b48bafda80047271641038134c"> 9743</a></span>&#160;<span class="preprocessor">#define RTC_INTENSET_COMPARE0_Set (1UL) </span></div><div class="line"><a name="l09745"></a><span class="lineno"> 9745</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Write &#39;1&#39; to Enable interrupt for OVRFLW event */</span><span class="preprocessor"></span></div><div class="line"><a name="l09746"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab61d7758d4dbe0bed0b5aaa65c598430"> 9746</a></span>&#160;<span class="preprocessor">#define RTC_INTENSET_OVRFLW_Pos (1UL) </span></div><div class="line"><a name="l09747"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae9ad7bf344b5120fb3bacd72d3445f0d"> 9747</a></span>&#160;<span class="preprocessor">#define RTC_INTENSET_OVRFLW_Msk (0x1UL &lt;&lt; RTC_INTENSET_OVRFLW_Pos) </span></div><div class="line"><a name="l09748"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aef57f4b7c35ebfd63553db11908ecee5"> 9748</a></span>&#160;<span class="preprocessor">#define RTC_INTENSET_OVRFLW_Disabled (0UL) </span></div><div class="line"><a name="l09749"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae8b9132a9b6c519dcf9809b86af06f11"> 9749</a></span>&#160;<span class="preprocessor">#define RTC_INTENSET_OVRFLW_Enabled (1UL) </span></div><div class="line"><a name="l09750"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6a77abeb83600b896719475bc845fd01"> 9750</a></span>&#160;<span class="preprocessor">#define RTC_INTENSET_OVRFLW_Set (1UL) </span></div><div class="line"><a name="l09752"></a><span class="lineno"> 9752</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Write &#39;1&#39; to Enable interrupt for TICK event */</span><span class="preprocessor"></span></div><div class="line"><a name="l09753"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afd8515287b9f412d598686e5ca1b5c34"> 9753</a></span>&#160;<span class="preprocessor">#define RTC_INTENSET_TICK_Pos (0UL) </span></div><div class="line"><a name="l09754"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a080082628e716a05b9ab9cee3e812817"> 9754</a></span>&#160;<span class="preprocessor">#define RTC_INTENSET_TICK_Msk (0x1UL &lt;&lt; RTC_INTENSET_TICK_Pos) </span></div><div class="line"><a name="l09755"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a46ca84689702a62f5de9e05b33ec1661"> 9755</a></span>&#160;<span class="preprocessor">#define RTC_INTENSET_TICK_Disabled (0UL) </span></div><div class="line"><a name="l09756"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af87effee06b61811964b17edf6e92af1"> 9756</a></span>&#160;<span class="preprocessor">#define RTC_INTENSET_TICK_Enabled (1UL) </span></div><div class="line"><a name="l09757"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af431df282d3be06d041113c78be64ca2"> 9757</a></span>&#160;<span class="preprocessor">#define RTC_INTENSET_TICK_Set (1UL) </span></div><div class="line"><a name="l09759"></a><span class="lineno"> 9759</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: RTC_INTENCLR */</span><span class="preprocessor"></span></div><div class="line"><a name="l09760"></a><span class="lineno"> 9760</span>&#160;<span class="comment">/* Description: Disable interrupt */</span></div><div class="line"><a name="l09761"></a><span class="lineno"> 9761</span>&#160;</div><div class="line"><a name="l09762"></a><span class="lineno"> 9762</span>&#160;<span class="comment">/* Bit 19 : Write &#39;1&#39; to Disable interrupt for COMPARE[3] event */</span></div><div class="line"><a name="l09763"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a30db06b598384b5adc1ecadf47364401"> 9763</a></span>&#160;<span class="preprocessor">#define RTC_INTENCLR_COMPARE3_Pos (19UL) </span></div><div class="line"><a name="l09764"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aca61ad1eaea7decd2b30f4d8f19f758e"> 9764</a></span>&#160;<span class="preprocessor">#define RTC_INTENCLR_COMPARE3_Msk (0x1UL &lt;&lt; RTC_INTENCLR_COMPARE3_Pos) </span></div><div class="line"><a name="l09765"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a00762a076ebd5417613290fcf2aa6934"> 9765</a></span>&#160;<span class="preprocessor">#define RTC_INTENCLR_COMPARE3_Disabled (0UL) </span></div><div class="line"><a name="l09766"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a431fa4d77ef28283c17d641874126b41"> 9766</a></span>&#160;<span class="preprocessor">#define RTC_INTENCLR_COMPARE3_Enabled (1UL) </span></div><div class="line"><a name="l09767"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a504d6b074d27c6285505cc68a47fa16c"> 9767</a></span>&#160;<span class="preprocessor">#define RTC_INTENCLR_COMPARE3_Clear (1UL) </span></div><div class="line"><a name="l09769"></a><span class="lineno"> 9769</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 18 : Write &#39;1&#39; to Disable interrupt for COMPARE[2] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l09770"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a896e252eff9999df83bc4f4d0cb2f99d"> 9770</a></span>&#160;<span class="preprocessor">#define RTC_INTENCLR_COMPARE2_Pos (18UL) </span></div><div class="line"><a name="l09771"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2d9978087563556de06887ba1b185bc1"> 9771</a></span>&#160;<span class="preprocessor">#define RTC_INTENCLR_COMPARE2_Msk (0x1UL &lt;&lt; RTC_INTENCLR_COMPARE2_Pos) </span></div><div class="line"><a name="l09772"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8693f1c77aada4ab3640a0cc5b019776"> 9772</a></span>&#160;<span class="preprocessor">#define RTC_INTENCLR_COMPARE2_Disabled (0UL) </span></div><div class="line"><a name="l09773"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#accccac9eb5d5f5d582a8f53ea06e529a"> 9773</a></span>&#160;<span class="preprocessor">#define RTC_INTENCLR_COMPARE2_Enabled (1UL) </span></div><div class="line"><a name="l09774"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1341371868cdcd1454d6d3dce3489ed0"> 9774</a></span>&#160;<span class="preprocessor">#define RTC_INTENCLR_COMPARE2_Clear (1UL) </span></div><div class="line"><a name="l09776"></a><span class="lineno"> 9776</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 17 : Write &#39;1&#39; to Disable interrupt for COMPARE[1] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l09777"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac126b34b0a84933545ffd724a6e8e16b"> 9777</a></span>&#160;<span class="preprocessor">#define RTC_INTENCLR_COMPARE1_Pos (17UL) </span></div><div class="line"><a name="l09778"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4ddce72772ff9bd2a1fe3650fcfed43b"> 9778</a></span>&#160;<span class="preprocessor">#define RTC_INTENCLR_COMPARE1_Msk (0x1UL &lt;&lt; RTC_INTENCLR_COMPARE1_Pos) </span></div><div class="line"><a name="l09779"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3a0396846ecfece5120aa7d798fb4424"> 9779</a></span>&#160;<span class="preprocessor">#define RTC_INTENCLR_COMPARE1_Disabled (0UL) </span></div><div class="line"><a name="l09780"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad2d851bcb2f6d5a58ccafe5306eec2a2"> 9780</a></span>&#160;<span class="preprocessor">#define RTC_INTENCLR_COMPARE1_Enabled (1UL) </span></div><div class="line"><a name="l09781"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6127bc697d302776a5f925b0effd54f9"> 9781</a></span>&#160;<span class="preprocessor">#define RTC_INTENCLR_COMPARE1_Clear (1UL) </span></div><div class="line"><a name="l09783"></a><span class="lineno"> 9783</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 16 : Write &#39;1&#39; to Disable interrupt for COMPARE[0] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l09784"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aea5d39aa081cb758501f42fd63b84cca"> 9784</a></span>&#160;<span class="preprocessor">#define RTC_INTENCLR_COMPARE0_Pos (16UL) </span></div><div class="line"><a name="l09785"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6c7d6a9955d6ac924980ba8861af684e"> 9785</a></span>&#160;<span class="preprocessor">#define RTC_INTENCLR_COMPARE0_Msk (0x1UL &lt;&lt; RTC_INTENCLR_COMPARE0_Pos) </span></div><div class="line"><a name="l09786"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a919b836d4f70c7775bb18fec6da074e9"> 9786</a></span>&#160;<span class="preprocessor">#define RTC_INTENCLR_COMPARE0_Disabled (0UL) </span></div><div class="line"><a name="l09787"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac91d2979deecba4a2213898ed5d3599d"> 9787</a></span>&#160;<span class="preprocessor">#define RTC_INTENCLR_COMPARE0_Enabled (1UL) </span></div><div class="line"><a name="l09788"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a277f5ede01b52ef95bea7589516d1cda"> 9788</a></span>&#160;<span class="preprocessor">#define RTC_INTENCLR_COMPARE0_Clear (1UL) </span></div><div class="line"><a name="l09790"></a><span class="lineno"> 9790</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Write &#39;1&#39; to Disable interrupt for OVRFLW event */</span><span class="preprocessor"></span></div><div class="line"><a name="l09791"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abf241b74489811fcf9896f6afff5b9e4"> 9791</a></span>&#160;<span class="preprocessor">#define RTC_INTENCLR_OVRFLW_Pos (1UL) </span></div><div class="line"><a name="l09792"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad0a09e324a3754a05c0cd491cfddb047"> 9792</a></span>&#160;<span class="preprocessor">#define RTC_INTENCLR_OVRFLW_Msk (0x1UL &lt;&lt; RTC_INTENCLR_OVRFLW_Pos) </span></div><div class="line"><a name="l09793"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afdfe339cb090162caac42be73c0ebfa8"> 9793</a></span>&#160;<span class="preprocessor">#define RTC_INTENCLR_OVRFLW_Disabled (0UL) </span></div><div class="line"><a name="l09794"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a99b0720fe2f41482aa3e7c05814ed094"> 9794</a></span>&#160;<span class="preprocessor">#define RTC_INTENCLR_OVRFLW_Enabled (1UL) </span></div><div class="line"><a name="l09795"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae39327cf9281c957bf37fe0a0c308abb"> 9795</a></span>&#160;<span class="preprocessor">#define RTC_INTENCLR_OVRFLW_Clear (1UL) </span></div><div class="line"><a name="l09797"></a><span class="lineno"> 9797</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Write &#39;1&#39; to Disable interrupt for TICK event */</span><span class="preprocessor"></span></div><div class="line"><a name="l09798"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7aa6086bffc7cf8a7f33dc5a33312c92"> 9798</a></span>&#160;<span class="preprocessor">#define RTC_INTENCLR_TICK_Pos (0UL) </span></div><div class="line"><a name="l09799"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af61e64c094ec5f7e69724b467ca652a8"> 9799</a></span>&#160;<span class="preprocessor">#define RTC_INTENCLR_TICK_Msk (0x1UL &lt;&lt; RTC_INTENCLR_TICK_Pos) </span></div><div class="line"><a name="l09800"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a146b7f99cf4af88f48d26629177033d3"> 9800</a></span>&#160;<span class="preprocessor">#define RTC_INTENCLR_TICK_Disabled (0UL) </span></div><div class="line"><a name="l09801"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a38b98c1430f1b4ab59ea8e374136eaf1"> 9801</a></span>&#160;<span class="preprocessor">#define RTC_INTENCLR_TICK_Enabled (1UL) </span></div><div class="line"><a name="l09802"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abe102069df5224f595092f0db4bfdfcf"> 9802</a></span>&#160;<span class="preprocessor">#define RTC_INTENCLR_TICK_Clear (1UL) </span></div><div class="line"><a name="l09804"></a><span class="lineno"> 9804</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: RTC_EVTEN */</span><span class="preprocessor"></span></div><div class="line"><a name="l09805"></a><span class="lineno"> 9805</span>&#160;<span class="comment">/* Description: Enable or disable event routing */</span></div><div class="line"><a name="l09806"></a><span class="lineno"> 9806</span>&#160;</div><div class="line"><a name="l09807"></a><span class="lineno"> 9807</span>&#160;<span class="comment">/* Bit 19 : Enable or disable event routing for COMPARE[3] event */</span></div><div class="line"><a name="l09808"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a56cdd7e9033b25e5525bc47549cc71a7"> 9808</a></span>&#160;<span class="preprocessor">#define RTC_EVTEN_COMPARE3_Pos (19UL) </span></div><div class="line"><a name="l09809"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad1c36db068ce77a56e187fc2ce465601"> 9809</a></span>&#160;<span class="preprocessor">#define RTC_EVTEN_COMPARE3_Msk (0x1UL &lt;&lt; RTC_EVTEN_COMPARE3_Pos) </span></div><div class="line"><a name="l09810"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7613d49eaf7f32f0581a83e8e9dfa88a"> 9810</a></span>&#160;<span class="preprocessor">#define RTC_EVTEN_COMPARE3_Disabled (0UL) </span></div><div class="line"><a name="l09811"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a587ce099020e7abb3d766c8ae26796bf"> 9811</a></span>&#160;<span class="preprocessor">#define RTC_EVTEN_COMPARE3_Enabled (1UL) </span></div><div class="line"><a name="l09813"></a><span class="lineno"> 9813</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 18 : Enable or disable event routing for COMPARE[2] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l09814"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abcf5dc81ccd9a30263da91c70835a2e6"> 9814</a></span>&#160;<span class="preprocessor">#define RTC_EVTEN_COMPARE2_Pos (18UL) </span></div><div class="line"><a name="l09815"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a63712d37bbf3101307b3e8021d6cd965"> 9815</a></span>&#160;<span class="preprocessor">#define RTC_EVTEN_COMPARE2_Msk (0x1UL &lt;&lt; RTC_EVTEN_COMPARE2_Pos) </span></div><div class="line"><a name="l09816"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a88d2ca8fb5b7dfc52d3da4790239a82e"> 9816</a></span>&#160;<span class="preprocessor">#define RTC_EVTEN_COMPARE2_Disabled (0UL) </span></div><div class="line"><a name="l09817"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3a199520d35bbd0f9c1a9e10b5910806"> 9817</a></span>&#160;<span class="preprocessor">#define RTC_EVTEN_COMPARE2_Enabled (1UL) </span></div><div class="line"><a name="l09819"></a><span class="lineno"> 9819</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 17 : Enable or disable event routing for COMPARE[1] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l09820"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae2233d68a17acd6fddbea6e211a10136"> 9820</a></span>&#160;<span class="preprocessor">#define RTC_EVTEN_COMPARE1_Pos (17UL) </span></div><div class="line"><a name="l09821"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8dcb7f2fbfc67a5a568cecf9b214fa5c"> 9821</a></span>&#160;<span class="preprocessor">#define RTC_EVTEN_COMPARE1_Msk (0x1UL &lt;&lt; RTC_EVTEN_COMPARE1_Pos) </span></div><div class="line"><a name="l09822"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a737881374de1fa6bea880ecf5e420d65"> 9822</a></span>&#160;<span class="preprocessor">#define RTC_EVTEN_COMPARE1_Disabled (0UL) </span></div><div class="line"><a name="l09823"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acce4dba63e417942835456ccc1abf8e4"> 9823</a></span>&#160;<span class="preprocessor">#define RTC_EVTEN_COMPARE1_Enabled (1UL) </span></div><div class="line"><a name="l09825"></a><span class="lineno"> 9825</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 16 : Enable or disable event routing for COMPARE[0] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l09826"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a37e06845532460c15ac7bfc43f03dbf1"> 9826</a></span>&#160;<span class="preprocessor">#define RTC_EVTEN_COMPARE0_Pos (16UL) </span></div><div class="line"><a name="l09827"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a105cbf3b9511e466182fcf006018113e"> 9827</a></span>&#160;<span class="preprocessor">#define RTC_EVTEN_COMPARE0_Msk (0x1UL &lt;&lt; RTC_EVTEN_COMPARE0_Pos) </span></div><div class="line"><a name="l09828"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae068822a13baa690e517c6aeb8dd9353"> 9828</a></span>&#160;<span class="preprocessor">#define RTC_EVTEN_COMPARE0_Disabled (0UL) </span></div><div class="line"><a name="l09829"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1aacfcd79aeac4cf1b6b53e89973bdc4"> 9829</a></span>&#160;<span class="preprocessor">#define RTC_EVTEN_COMPARE0_Enabled (1UL) </span></div><div class="line"><a name="l09831"></a><span class="lineno"> 9831</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Enable or disable event routing for OVRFLW event */</span><span class="preprocessor"></span></div><div class="line"><a name="l09832"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac8c26bd9bc16db11295238b38a871ef5"> 9832</a></span>&#160;<span class="preprocessor">#define RTC_EVTEN_OVRFLW_Pos (1UL) </span></div><div class="line"><a name="l09833"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3e0ab033cafc46e29bc04cdc5694c836"> 9833</a></span>&#160;<span class="preprocessor">#define RTC_EVTEN_OVRFLW_Msk (0x1UL &lt;&lt; RTC_EVTEN_OVRFLW_Pos) </span></div><div class="line"><a name="l09834"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7d15bfcc4d21ab43d62420e6e19d0962"> 9834</a></span>&#160;<span class="preprocessor">#define RTC_EVTEN_OVRFLW_Disabled (0UL) </span></div><div class="line"><a name="l09835"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#add0007730dff3419ca5d4f9c56e5d746"> 9835</a></span>&#160;<span class="preprocessor">#define RTC_EVTEN_OVRFLW_Enabled (1UL) </span></div><div class="line"><a name="l09837"></a><span class="lineno"> 9837</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Enable or disable event routing for TICK event */</span><span class="preprocessor"></span></div><div class="line"><a name="l09838"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0394c0ae42931e96b6aaa4505cdea2db"> 9838</a></span>&#160;<span class="preprocessor">#define RTC_EVTEN_TICK_Pos (0UL) </span></div><div class="line"><a name="l09839"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6dc27cecbb69ff63ad9d46ef1de8fce9"> 9839</a></span>&#160;<span class="preprocessor">#define RTC_EVTEN_TICK_Msk (0x1UL &lt;&lt; RTC_EVTEN_TICK_Pos) </span></div><div class="line"><a name="l09840"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac2036c4b10b449bdcb2308175d5b0e52"> 9840</a></span>&#160;<span class="preprocessor">#define RTC_EVTEN_TICK_Disabled (0UL) </span></div><div class="line"><a name="l09841"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#addbbac04e43f0f7508fcdfa0bbb1627b"> 9841</a></span>&#160;<span class="preprocessor">#define RTC_EVTEN_TICK_Enabled (1UL) </span></div><div class="line"><a name="l09843"></a><span class="lineno"> 9843</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: RTC_EVTENSET */</span><span class="preprocessor"></span></div><div class="line"><a name="l09844"></a><span class="lineno"> 9844</span>&#160;<span class="comment">/* Description: Enable event routing */</span></div><div class="line"><a name="l09845"></a><span class="lineno"> 9845</span>&#160;</div><div class="line"><a name="l09846"></a><span class="lineno"> 9846</span>&#160;<span class="comment">/* Bit 19 : Write &#39;1&#39; to Enable event routing for COMPARE[3] event */</span></div><div class="line"><a name="l09847"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a22efb6a65591f6dbf33418594df5ba01"> 9847</a></span>&#160;<span class="preprocessor">#define RTC_EVTENSET_COMPARE3_Pos (19UL) </span></div><div class="line"><a name="l09848"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a761ce6c9e4d94ae66c78ac74ad4a2c23"> 9848</a></span>&#160;<span class="preprocessor">#define RTC_EVTENSET_COMPARE3_Msk (0x1UL &lt;&lt; RTC_EVTENSET_COMPARE3_Pos) </span></div><div class="line"><a name="l09849"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2f39555769aff0d0aa449f936ca64ebe"> 9849</a></span>&#160;<span class="preprocessor">#define RTC_EVTENSET_COMPARE3_Disabled (0UL) </span></div><div class="line"><a name="l09850"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a614b666d05d25f0901383c98ffb76e62"> 9850</a></span>&#160;<span class="preprocessor">#define RTC_EVTENSET_COMPARE3_Enabled (1UL) </span></div><div class="line"><a name="l09851"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9ecf5f4caa993587b72a2d6889f542d8"> 9851</a></span>&#160;<span class="preprocessor">#define RTC_EVTENSET_COMPARE3_Set (1UL) </span></div><div class="line"><a name="l09853"></a><span class="lineno"> 9853</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 18 : Write &#39;1&#39; to Enable event routing for COMPARE[2] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l09854"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9af2d18616e08862e145900c436b2598"> 9854</a></span>&#160;<span class="preprocessor">#define RTC_EVTENSET_COMPARE2_Pos (18UL) </span></div><div class="line"><a name="l09855"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a67009a698b84d21b72f66adad6b38c50"> 9855</a></span>&#160;<span class="preprocessor">#define RTC_EVTENSET_COMPARE2_Msk (0x1UL &lt;&lt; RTC_EVTENSET_COMPARE2_Pos) </span></div><div class="line"><a name="l09856"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af935de4b30f9708745ef07cace02c4ea"> 9856</a></span>&#160;<span class="preprocessor">#define RTC_EVTENSET_COMPARE2_Disabled (0UL) </span></div><div class="line"><a name="l09857"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abec4cbee97c1db3a763281d29856d501"> 9857</a></span>&#160;<span class="preprocessor">#define RTC_EVTENSET_COMPARE2_Enabled (1UL) </span></div><div class="line"><a name="l09858"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0a12041c75e664580f900698a215e17f"> 9858</a></span>&#160;<span class="preprocessor">#define RTC_EVTENSET_COMPARE2_Set (1UL) </span></div><div class="line"><a name="l09860"></a><span class="lineno"> 9860</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 17 : Write &#39;1&#39; to Enable event routing for COMPARE[1] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l09861"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a47950f31b0517f36c3e6a0051da86866"> 9861</a></span>&#160;<span class="preprocessor">#define RTC_EVTENSET_COMPARE1_Pos (17UL) </span></div><div class="line"><a name="l09862"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad2aa0b9d29234ae008dddb39f36b81c3"> 9862</a></span>&#160;<span class="preprocessor">#define RTC_EVTENSET_COMPARE1_Msk (0x1UL &lt;&lt; RTC_EVTENSET_COMPARE1_Pos) </span></div><div class="line"><a name="l09863"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3f5f1a7c118a64c7712bd1f9506c89c3"> 9863</a></span>&#160;<span class="preprocessor">#define RTC_EVTENSET_COMPARE1_Disabled (0UL) </span></div><div class="line"><a name="l09864"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a18854cfb479562bd91947fae0f5956aa"> 9864</a></span>&#160;<span class="preprocessor">#define RTC_EVTENSET_COMPARE1_Enabled (1UL) </span></div><div class="line"><a name="l09865"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a56c15c1bd7d8ad9522777737818f59fe"> 9865</a></span>&#160;<span class="preprocessor">#define RTC_EVTENSET_COMPARE1_Set (1UL) </span></div><div class="line"><a name="l09867"></a><span class="lineno"> 9867</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 16 : Write &#39;1&#39; to Enable event routing for COMPARE[0] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l09868"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a804f4db5eb792b4bb0e8c3963a931959"> 9868</a></span>&#160;<span class="preprocessor">#define RTC_EVTENSET_COMPARE0_Pos (16UL) </span></div><div class="line"><a name="l09869"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5248ba836c5991d7a651d9ae67873c47"> 9869</a></span>&#160;<span class="preprocessor">#define RTC_EVTENSET_COMPARE0_Msk (0x1UL &lt;&lt; RTC_EVTENSET_COMPARE0_Pos) </span></div><div class="line"><a name="l09870"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adf4dbf3a26c2f169d21c5278fd651ef8"> 9870</a></span>&#160;<span class="preprocessor">#define RTC_EVTENSET_COMPARE0_Disabled (0UL) </span></div><div class="line"><a name="l09871"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4169e2594a35c0b96cd6f282ce8adc6d"> 9871</a></span>&#160;<span class="preprocessor">#define RTC_EVTENSET_COMPARE0_Enabled (1UL) </span></div><div class="line"><a name="l09872"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0ec1502652fcfecf16ada3ed2300b340"> 9872</a></span>&#160;<span class="preprocessor">#define RTC_EVTENSET_COMPARE0_Set (1UL) </span></div><div class="line"><a name="l09874"></a><span class="lineno"> 9874</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Write &#39;1&#39; to Enable event routing for OVRFLW event */</span><span class="preprocessor"></span></div><div class="line"><a name="l09875"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae683563845329987161012c08b72264f"> 9875</a></span>&#160;<span class="preprocessor">#define RTC_EVTENSET_OVRFLW_Pos (1UL) </span></div><div class="line"><a name="l09876"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a291a6885a80228ccd22dea2392874e6c"> 9876</a></span>&#160;<span class="preprocessor">#define RTC_EVTENSET_OVRFLW_Msk (0x1UL &lt;&lt; RTC_EVTENSET_OVRFLW_Pos) </span></div><div class="line"><a name="l09877"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae0fae67b6bf71b534ddf8c0cc94252f0"> 9877</a></span>&#160;<span class="preprocessor">#define RTC_EVTENSET_OVRFLW_Disabled (0UL) </span></div><div class="line"><a name="l09878"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5d81a0d62d61e31ff34600332078c071"> 9878</a></span>&#160;<span class="preprocessor">#define RTC_EVTENSET_OVRFLW_Enabled (1UL) </span></div><div class="line"><a name="l09879"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae353ccb93b7a579d960598454d3ad9ca"> 9879</a></span>&#160;<span class="preprocessor">#define RTC_EVTENSET_OVRFLW_Set (1UL) </span></div><div class="line"><a name="l09881"></a><span class="lineno"> 9881</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Write &#39;1&#39; to Enable event routing for TICK event */</span><span class="preprocessor"></span></div><div class="line"><a name="l09882"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac0d2b5a95c72472a898a80d46adf3ed2"> 9882</a></span>&#160;<span class="preprocessor">#define RTC_EVTENSET_TICK_Pos (0UL) </span></div><div class="line"><a name="l09883"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae2557a1090b51d93ee5587592480da2e"> 9883</a></span>&#160;<span class="preprocessor">#define RTC_EVTENSET_TICK_Msk (0x1UL &lt;&lt; RTC_EVTENSET_TICK_Pos) </span></div><div class="line"><a name="l09884"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8fc924149713f9a863dff33b4ad59d31"> 9884</a></span>&#160;<span class="preprocessor">#define RTC_EVTENSET_TICK_Disabled (0UL) </span></div><div class="line"><a name="l09885"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a44de5946daf3a5f0c7bae133bd1fc513"> 9885</a></span>&#160;<span class="preprocessor">#define RTC_EVTENSET_TICK_Enabled (1UL) </span></div><div class="line"><a name="l09886"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a85c3a80221cedebb723b0c9363c6b008"> 9886</a></span>&#160;<span class="preprocessor">#define RTC_EVTENSET_TICK_Set (1UL) </span></div><div class="line"><a name="l09888"></a><span class="lineno"> 9888</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: RTC_EVTENCLR */</span><span class="preprocessor"></span></div><div class="line"><a name="l09889"></a><span class="lineno"> 9889</span>&#160;<span class="comment">/* Description: Disable event routing */</span></div><div class="line"><a name="l09890"></a><span class="lineno"> 9890</span>&#160;</div><div class="line"><a name="l09891"></a><span class="lineno"> 9891</span>&#160;<span class="comment">/* Bit 19 : Write &#39;1&#39; to Disable event routing for COMPARE[3] event */</span></div><div class="line"><a name="l09892"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa578d22c2a4ddce4329f8f43bd995ad2"> 9892</a></span>&#160;<span class="preprocessor">#define RTC_EVTENCLR_COMPARE3_Pos (19UL) </span></div><div class="line"><a name="l09893"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9ffe2b5f62b79d4d1d5f595d5ac00d67"> 9893</a></span>&#160;<span class="preprocessor">#define RTC_EVTENCLR_COMPARE3_Msk (0x1UL &lt;&lt; RTC_EVTENCLR_COMPARE3_Pos) </span></div><div class="line"><a name="l09894"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8787d18160272f2543f6bbd5928e120a"> 9894</a></span>&#160;<span class="preprocessor">#define RTC_EVTENCLR_COMPARE3_Disabled (0UL) </span></div><div class="line"><a name="l09895"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3fb0e0302789b72fc947faedf12383e4"> 9895</a></span>&#160;<span class="preprocessor">#define RTC_EVTENCLR_COMPARE3_Enabled (1UL) </span></div><div class="line"><a name="l09896"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afcff255bf9e5400f21092f0e26b7abdb"> 9896</a></span>&#160;<span class="preprocessor">#define RTC_EVTENCLR_COMPARE3_Clear (1UL) </span></div><div class="line"><a name="l09898"></a><span class="lineno"> 9898</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 18 : Write &#39;1&#39; to Disable event routing for COMPARE[2] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l09899"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2a06b48d98bf77b9fa4212a8f758bceb"> 9899</a></span>&#160;<span class="preprocessor">#define RTC_EVTENCLR_COMPARE2_Pos (18UL) </span></div><div class="line"><a name="l09900"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a481c1ccb17fad361c8772019a3d0ecfd"> 9900</a></span>&#160;<span class="preprocessor">#define RTC_EVTENCLR_COMPARE2_Msk (0x1UL &lt;&lt; RTC_EVTENCLR_COMPARE2_Pos) </span></div><div class="line"><a name="l09901"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8a68c0e3cc11e246651934d64cfd820e"> 9901</a></span>&#160;<span class="preprocessor">#define RTC_EVTENCLR_COMPARE2_Disabled (0UL) </span></div><div class="line"><a name="l09902"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a09a8e435f3e0fe8c7ba73251f383ac58"> 9902</a></span>&#160;<span class="preprocessor">#define RTC_EVTENCLR_COMPARE2_Enabled (1UL) </span></div><div class="line"><a name="l09903"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a22db6a4e53c50d7862a5a8fca2f54820"> 9903</a></span>&#160;<span class="preprocessor">#define RTC_EVTENCLR_COMPARE2_Clear (1UL) </span></div><div class="line"><a name="l09905"></a><span class="lineno"> 9905</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 17 : Write &#39;1&#39; to Disable event routing for COMPARE[1] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l09906"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7384fec77853d4ac66aa89e941bc1e8e"> 9906</a></span>&#160;<span class="preprocessor">#define RTC_EVTENCLR_COMPARE1_Pos (17UL) </span></div><div class="line"><a name="l09907"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a07b7f03ad25196ce9a242e5db6eda52f"> 9907</a></span>&#160;<span class="preprocessor">#define RTC_EVTENCLR_COMPARE1_Msk (0x1UL &lt;&lt; RTC_EVTENCLR_COMPARE1_Pos) </span></div><div class="line"><a name="l09908"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abfc2e0c7db70dbb32cb522d67f1300d2"> 9908</a></span>&#160;<span class="preprocessor">#define RTC_EVTENCLR_COMPARE1_Disabled (0UL) </span></div><div class="line"><a name="l09909"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a81446e91284c4d0b6e84240a58b61f27"> 9909</a></span>&#160;<span class="preprocessor">#define RTC_EVTENCLR_COMPARE1_Enabled (1UL) </span></div><div class="line"><a name="l09910"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a537b966d7534073d99546e63e86dff0d"> 9910</a></span>&#160;<span class="preprocessor">#define RTC_EVTENCLR_COMPARE1_Clear (1UL) </span></div><div class="line"><a name="l09912"></a><span class="lineno"> 9912</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 16 : Write &#39;1&#39; to Disable event routing for COMPARE[0] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l09913"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aef6fdb9318d7b5d6155e6312a0455188"> 9913</a></span>&#160;<span class="preprocessor">#define RTC_EVTENCLR_COMPARE0_Pos (16UL) </span></div><div class="line"><a name="l09914"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1181052be7e21f4b5dac7b10e7981ad1"> 9914</a></span>&#160;<span class="preprocessor">#define RTC_EVTENCLR_COMPARE0_Msk (0x1UL &lt;&lt; RTC_EVTENCLR_COMPARE0_Pos) </span></div><div class="line"><a name="l09915"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a58f71331d8fd3187f4e8a772acef61b7"> 9915</a></span>&#160;<span class="preprocessor">#define RTC_EVTENCLR_COMPARE0_Disabled (0UL) </span></div><div class="line"><a name="l09916"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac9f7e03aa99b6202888259d6a081492f"> 9916</a></span>&#160;<span class="preprocessor">#define RTC_EVTENCLR_COMPARE0_Enabled (1UL) </span></div><div class="line"><a name="l09917"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a12a7453be5a5ce1c8b7490e2b503bd27"> 9917</a></span>&#160;<span class="preprocessor">#define RTC_EVTENCLR_COMPARE0_Clear (1UL) </span></div><div class="line"><a name="l09919"></a><span class="lineno"> 9919</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Write &#39;1&#39; to Disable event routing for OVRFLW event */</span><span class="preprocessor"></span></div><div class="line"><a name="l09920"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8e90cc9837fefef5b75bae4ba3b44ef4"> 9920</a></span>&#160;<span class="preprocessor">#define RTC_EVTENCLR_OVRFLW_Pos (1UL) </span></div><div class="line"><a name="l09921"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a211ecdf718adf0933e79a108cdc66aa5"> 9921</a></span>&#160;<span class="preprocessor">#define RTC_EVTENCLR_OVRFLW_Msk (0x1UL &lt;&lt; RTC_EVTENCLR_OVRFLW_Pos) </span></div><div class="line"><a name="l09922"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a89a3fef4d3fe5ff15d43279a24944eff"> 9922</a></span>&#160;<span class="preprocessor">#define RTC_EVTENCLR_OVRFLW_Disabled (0UL) </span></div><div class="line"><a name="l09923"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9d8dabba129aa182139f4e5f1e2d3068"> 9923</a></span>&#160;<span class="preprocessor">#define RTC_EVTENCLR_OVRFLW_Enabled (1UL) </span></div><div class="line"><a name="l09924"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad59aae3517e670bc0c2c2c8b88ea4df2"> 9924</a></span>&#160;<span class="preprocessor">#define RTC_EVTENCLR_OVRFLW_Clear (1UL) </span></div><div class="line"><a name="l09926"></a><span class="lineno"> 9926</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Write &#39;1&#39; to Disable event routing for TICK event */</span><span class="preprocessor"></span></div><div class="line"><a name="l09927"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae97573e12a7abd24af67e6d657aba08e"> 9927</a></span>&#160;<span class="preprocessor">#define RTC_EVTENCLR_TICK_Pos (0UL) </span></div><div class="line"><a name="l09928"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a06dd447976c7f0665f52d9c8ff043547"> 9928</a></span>&#160;<span class="preprocessor">#define RTC_EVTENCLR_TICK_Msk (0x1UL &lt;&lt; RTC_EVTENCLR_TICK_Pos) </span></div><div class="line"><a name="l09929"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acb832227bdc0ce9edb6c8911707a87cd"> 9929</a></span>&#160;<span class="preprocessor">#define RTC_EVTENCLR_TICK_Disabled (0UL) </span></div><div class="line"><a name="l09930"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a34fa64d133112de945fa449060aeb652"> 9930</a></span>&#160;<span class="preprocessor">#define RTC_EVTENCLR_TICK_Enabled (1UL) </span></div><div class="line"><a name="l09931"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8e6da696d14a6dab567a1a6a592b623e"> 9931</a></span>&#160;<span class="preprocessor">#define RTC_EVTENCLR_TICK_Clear (1UL) </span></div><div class="line"><a name="l09933"></a><span class="lineno"> 9933</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: RTC_COUNTER */</span><span class="preprocessor"></span></div><div class="line"><a name="l09934"></a><span class="lineno"> 9934</span>&#160;<span class="comment">/* Description: Current COUNTER value */</span></div><div class="line"><a name="l09935"></a><span class="lineno"> 9935</span>&#160;</div><div class="line"><a name="l09936"></a><span class="lineno"> 9936</span>&#160;<span class="comment">/* Bits 23..0 : Counter value */</span></div><div class="line"><a name="l09937"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae6cab8fd6225476fa6debfc32a87b857"> 9937</a></span>&#160;<span class="preprocessor">#define RTC_COUNTER_COUNTER_Pos (0UL) </span></div><div class="line"><a name="l09938"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a41c30384fccc7f05509296eb18cb22d8"> 9938</a></span>&#160;<span class="preprocessor">#define RTC_COUNTER_COUNTER_Msk (0xFFFFFFUL &lt;&lt; RTC_COUNTER_COUNTER_Pos) </span></div><div class="line"><a name="l09940"></a><span class="lineno"> 9940</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: RTC_PRESCALER */</span><span class="preprocessor"></span></div><div class="line"><a name="l09941"></a><span class="lineno"> 9941</span>&#160;<span class="comment">/* Description: 12 bit prescaler for COUNTER frequency (32768/(PRESCALER+1)).Must be written when RTC is stopped */</span></div><div class="line"><a name="l09942"></a><span class="lineno"> 9942</span>&#160;</div><div class="line"><a name="l09943"></a><span class="lineno"> 9943</span>&#160;<span class="comment">/* Bits 11..0 : Prescaler value */</span></div><div class="line"><a name="l09944"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a800f3d18da4f3873adf8f1d793592f21"> 9944</a></span>&#160;<span class="preprocessor">#define RTC_PRESCALER_PRESCALER_Pos (0UL) </span></div><div class="line"><a name="l09945"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adde055d664d24207184c22c98689b968"> 9945</a></span>&#160;<span class="preprocessor">#define RTC_PRESCALER_PRESCALER_Msk (0xFFFUL &lt;&lt; RTC_PRESCALER_PRESCALER_Pos) </span></div><div class="line"><a name="l09947"></a><span class="lineno"> 9947</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: RTC_CC */</span><span class="preprocessor"></span></div><div class="line"><a name="l09948"></a><span class="lineno"> 9948</span>&#160;<span class="comment">/* Description: Description collection[0]:  Compare register 0 */</span></div><div class="line"><a name="l09949"></a><span class="lineno"> 9949</span>&#160;</div><div class="line"><a name="l09950"></a><span class="lineno"> 9950</span>&#160;<span class="comment">/* Bits 23..0 : Compare value */</span></div><div class="line"><a name="l09951"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a78b9ef8f389b45f714cdc55e7fcf78bd"> 9951</a></span>&#160;<span class="preprocessor">#define RTC_CC_COMPARE_Pos (0UL) </span></div><div class="line"><a name="l09952"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a33686621a55001286f2248a157f86293"> 9952</a></span>&#160;<span class="preprocessor">#define RTC_CC_COMPARE_Msk (0xFFFFFFUL &lt;&lt; RTC_CC_COMPARE_Pos) </span></div><div class="line"><a name="l09955"></a><span class="lineno"> 9955</span>&#160;<span class="preprocessor"></span><span class="comment">/* Peripheral: SAADC */</span><span class="preprocessor"></span></div><div class="line"><a name="l09956"></a><span class="lineno"> 9956</span>&#160;<span class="comment">/* Description: Analog to Digital Converter */</span></div><div class="line"><a name="l09957"></a><span class="lineno"> 9957</span>&#160;</div><div class="line"><a name="l09958"></a><span class="lineno"> 9958</span>&#160;<span class="comment">/* Register: SAADC_INTEN */</span></div><div class="line"><a name="l09959"></a><span class="lineno"> 9959</span>&#160;<span class="comment">/* Description: Enable or disable interrupt */</span></div><div class="line"><a name="l09960"></a><span class="lineno"> 9960</span>&#160;</div><div class="line"><a name="l09961"></a><span class="lineno"> 9961</span>&#160;<span class="comment">/* Bit 21 : Enable or disable interrupt for CH[7].LIMITL event */</span></div><div class="line"><a name="l09962"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a479e3824dc0b0a054858dd11fbd20049"> 9962</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH7LIMITL_Pos (21UL) </span></div><div class="line"><a name="l09963"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aea9f9c77b0fb469b77701f168cff9159"> 9963</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH7LIMITL_Msk (0x1UL &lt;&lt; SAADC_INTEN_CH7LIMITL_Pos) </span></div><div class="line"><a name="l09964"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af57e01d09de8f0a4be4181da2408ab05"> 9964</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH7LIMITL_Disabled (0UL) </span></div><div class="line"><a name="l09965"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af08d441aa929990fd95a114eb2f4ba31"> 9965</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH7LIMITL_Enabled (1UL) </span></div><div class="line"><a name="l09967"></a><span class="lineno"> 9967</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 20 : Enable or disable interrupt for CH[7].LIMITH event */</span><span class="preprocessor"></span></div><div class="line"><a name="l09968"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a99f6cd63717c59539972e79fbb6987b1"> 9968</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH7LIMITH_Pos (20UL) </span></div><div class="line"><a name="l09969"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1dd5cbcc7dc4f68e32aa4c299ed27855"> 9969</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH7LIMITH_Msk (0x1UL &lt;&lt; SAADC_INTEN_CH7LIMITH_Pos) </span></div><div class="line"><a name="l09970"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acff2f59d6f254ee336c87852dfdbe4bb"> 9970</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH7LIMITH_Disabled (0UL) </span></div><div class="line"><a name="l09971"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a181d06142c9358662aa81b028679e25d"> 9971</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH7LIMITH_Enabled (1UL) </span></div><div class="line"><a name="l09973"></a><span class="lineno"> 9973</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 19 : Enable or disable interrupt for CH[6].LIMITL event */</span><span class="preprocessor"></span></div><div class="line"><a name="l09974"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a173a1fc1dc9f09d224095473c53b29f8"> 9974</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH6LIMITL_Pos (19UL) </span></div><div class="line"><a name="l09975"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5aa26862ea93bc6a7ffa978d3b01a76b"> 9975</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH6LIMITL_Msk (0x1UL &lt;&lt; SAADC_INTEN_CH6LIMITL_Pos) </span></div><div class="line"><a name="l09976"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad72236b9e1498d49cf1fbf1c872fc78d"> 9976</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH6LIMITL_Disabled (0UL) </span></div><div class="line"><a name="l09977"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a25105055750f2503146283365df1211d"> 9977</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH6LIMITL_Enabled (1UL) </span></div><div class="line"><a name="l09979"></a><span class="lineno"> 9979</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 18 : Enable or disable interrupt for CH[6].LIMITH event */</span><span class="preprocessor"></span></div><div class="line"><a name="l09980"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a831c32788bc27bb5782dd2bedb80df1a"> 9980</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH6LIMITH_Pos (18UL) </span></div><div class="line"><a name="l09981"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8a127a095225fe823164d18077937fd6"> 9981</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH6LIMITH_Msk (0x1UL &lt;&lt; SAADC_INTEN_CH6LIMITH_Pos) </span></div><div class="line"><a name="l09982"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa665da1ed5c52cfa78497fd11341d4a5"> 9982</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH6LIMITH_Disabled (0UL) </span></div><div class="line"><a name="l09983"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aefbef6c50002d8328205126e15464cba"> 9983</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH6LIMITH_Enabled (1UL) </span></div><div class="line"><a name="l09985"></a><span class="lineno"> 9985</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 17 : Enable or disable interrupt for CH[5].LIMITL event */</span><span class="preprocessor"></span></div><div class="line"><a name="l09986"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a862cbf9a766766d0c91f1cf81c9d8d2a"> 9986</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH5LIMITL_Pos (17UL) </span></div><div class="line"><a name="l09987"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a361560e3ab831d0cca689610cb1d51d6"> 9987</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH5LIMITL_Msk (0x1UL &lt;&lt; SAADC_INTEN_CH5LIMITL_Pos) </span></div><div class="line"><a name="l09988"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a230dfee0adbb6693085a6c5ca43ed5f5"> 9988</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH5LIMITL_Disabled (0UL) </span></div><div class="line"><a name="l09989"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3f1e600502037e0a2431173fc99170ae"> 9989</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH5LIMITL_Enabled (1UL) </span></div><div class="line"><a name="l09991"></a><span class="lineno"> 9991</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 16 : Enable or disable interrupt for CH[5].LIMITH event */</span><span class="preprocessor"></span></div><div class="line"><a name="l09992"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a50a78f6d238ffb0df1b3c1573dbc3636"> 9992</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH5LIMITH_Pos (16UL) </span></div><div class="line"><a name="l09993"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab0838b0c2ed6a5fd6e0e01a1cbcd7f05"> 9993</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH5LIMITH_Msk (0x1UL &lt;&lt; SAADC_INTEN_CH5LIMITH_Pos) </span></div><div class="line"><a name="l09994"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aac3f8db1bb0ebb485ba248d91a273c31"> 9994</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH5LIMITH_Disabled (0UL) </span></div><div class="line"><a name="l09995"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae51350d6f2c77a2ec0882bc0218ed772"> 9995</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH5LIMITH_Enabled (1UL) </span></div><div class="line"><a name="l09997"></a><span class="lineno"> 9997</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 15 : Enable or disable interrupt for CH[4].LIMITL event */</span><span class="preprocessor"></span></div><div class="line"><a name="l09998"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac4882acaa44628166554a656376f395d"> 9998</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH4LIMITL_Pos (15UL) </span></div><div class="line"><a name="l09999"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a18ae5128d7975c71f09765a90cb3d980"> 9999</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH4LIMITL_Msk (0x1UL &lt;&lt; SAADC_INTEN_CH4LIMITL_Pos) </span></div><div class="line"><a name="l10000"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7eb10e5fa3a456ea6e17ecaa000f0264">10000</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH4LIMITL_Disabled (0UL) </span></div><div class="line"><a name="l10001"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a19107460717f41d47588fd2d1aacd00f">10001</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH4LIMITL_Enabled (1UL) </span></div><div class="line"><a name="l10003"></a><span class="lineno">10003</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 14 : Enable or disable interrupt for CH[4].LIMITH event */</span><span class="preprocessor"></span></div><div class="line"><a name="l10004"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aefdef2526ab3df41179cd656e1ca104c">10004</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH4LIMITH_Pos (14UL) </span></div><div class="line"><a name="l10005"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2ee44199c4475d3fb2466e5b2dc9730c">10005</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH4LIMITH_Msk (0x1UL &lt;&lt; SAADC_INTEN_CH4LIMITH_Pos) </span></div><div class="line"><a name="l10006"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a558609bc7f1ea438f4b3f27f85d5fa86">10006</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH4LIMITH_Disabled (0UL) </span></div><div class="line"><a name="l10007"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa669d67ed18c8c406ae8ced1dcbc33eb">10007</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH4LIMITH_Enabled (1UL) </span></div><div class="line"><a name="l10009"></a><span class="lineno">10009</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 13 : Enable or disable interrupt for CH[3].LIMITL event */</span><span class="preprocessor"></span></div><div class="line"><a name="l10010"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a204571735e44931ebd04af40bd4c9273">10010</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH3LIMITL_Pos (13UL) </span></div><div class="line"><a name="l10011"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2bd9f76a99152ca8c1ed2e8bee80e513">10011</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH3LIMITL_Msk (0x1UL &lt;&lt; SAADC_INTEN_CH3LIMITL_Pos) </span></div><div class="line"><a name="l10012"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab2caa0dce0fb0dbe93dd6acd08c4be66">10012</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH3LIMITL_Disabled (0UL) </span></div><div class="line"><a name="l10013"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a75c351c533ead0a72ce50d374e462cff">10013</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH3LIMITL_Enabled (1UL) </span></div><div class="line"><a name="l10015"></a><span class="lineno">10015</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 12 : Enable or disable interrupt for CH[3].LIMITH event */</span><span class="preprocessor"></span></div><div class="line"><a name="l10016"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac927e69e55525c46a87715e76cabc16c">10016</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH3LIMITH_Pos (12UL) </span></div><div class="line"><a name="l10017"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a35303446d44dcdfd0b0370fd781b0080">10017</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH3LIMITH_Msk (0x1UL &lt;&lt; SAADC_INTEN_CH3LIMITH_Pos) </span></div><div class="line"><a name="l10018"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad58b5d210f205904824c10f76864ca80">10018</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH3LIMITH_Disabled (0UL) </span></div><div class="line"><a name="l10019"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4651741b7d4e63d10d51edd60af3ba6a">10019</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH3LIMITH_Enabled (1UL) </span></div><div class="line"><a name="l10021"></a><span class="lineno">10021</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 11 : Enable or disable interrupt for CH[2].LIMITL event */</span><span class="preprocessor"></span></div><div class="line"><a name="l10022"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aaa743383cff8049cb639ed23aebd1d8a">10022</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH2LIMITL_Pos (11UL) </span></div><div class="line"><a name="l10023"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6a747fd1dd6a412792c1dd46446f1b39">10023</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH2LIMITL_Msk (0x1UL &lt;&lt; SAADC_INTEN_CH2LIMITL_Pos) </span></div><div class="line"><a name="l10024"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a101833044fad935e92df69c71f330db5">10024</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH2LIMITL_Disabled (0UL) </span></div><div class="line"><a name="l10025"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0ac5943fafe367774956c72c88fdc313">10025</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH2LIMITL_Enabled (1UL) </span></div><div class="line"><a name="l10027"></a><span class="lineno">10027</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 10 : Enable or disable interrupt for CH[2].LIMITH event */</span><span class="preprocessor"></span></div><div class="line"><a name="l10028"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2b4e291b9c0453cc2005992c369a68c5">10028</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH2LIMITH_Pos (10UL) </span></div><div class="line"><a name="l10029"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7615e39f13a46c046c359bbc6803b635">10029</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH2LIMITH_Msk (0x1UL &lt;&lt; SAADC_INTEN_CH2LIMITH_Pos) </span></div><div class="line"><a name="l10030"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a19ffd3ede54c29c55907c2c03427d8be">10030</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH2LIMITH_Disabled (0UL) </span></div><div class="line"><a name="l10031"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a78a9dc06bc7c94beea4c79d738b86153">10031</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH2LIMITH_Enabled (1UL) </span></div><div class="line"><a name="l10033"></a><span class="lineno">10033</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 9 : Enable or disable interrupt for CH[1].LIMITL event */</span><span class="preprocessor"></span></div><div class="line"><a name="l10034"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a299e3f6f4af40191b7c7ee9878a5147f">10034</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH1LIMITL_Pos (9UL) </span></div><div class="line"><a name="l10035"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0581e386bad793242884a76ccca5154c">10035</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH1LIMITL_Msk (0x1UL &lt;&lt; SAADC_INTEN_CH1LIMITL_Pos) </span></div><div class="line"><a name="l10036"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a996b5656cde9dc444b5a386971161bfb">10036</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH1LIMITL_Disabled (0UL) </span></div><div class="line"><a name="l10037"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adbc0e778d06991c3cb9361d1e1cbc158">10037</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH1LIMITL_Enabled (1UL) </span></div><div class="line"><a name="l10039"></a><span class="lineno">10039</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 8 : Enable or disable interrupt for CH[1].LIMITH event */</span><span class="preprocessor"></span></div><div class="line"><a name="l10040"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a26ce3c1fce82e02cf8b9031bdbe7ba61">10040</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH1LIMITH_Pos (8UL) </span></div><div class="line"><a name="l10041"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a637cd317ef83088153a4ab7ce098bf91">10041</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH1LIMITH_Msk (0x1UL &lt;&lt; SAADC_INTEN_CH1LIMITH_Pos) </span></div><div class="line"><a name="l10042"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a21cfed83dd3f36ca0f1365b01b8878c0">10042</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH1LIMITH_Disabled (0UL) </span></div><div class="line"><a name="l10043"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a86606507e661249dae0099d075f70ecf">10043</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH1LIMITH_Enabled (1UL) </span></div><div class="line"><a name="l10045"></a><span class="lineno">10045</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 7 : Enable or disable interrupt for CH[0].LIMITL event */</span><span class="preprocessor"></span></div><div class="line"><a name="l10046"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad1c2bef9ca0536cb83b00f44474764a1">10046</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH0LIMITL_Pos (7UL) </span></div><div class="line"><a name="l10047"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acff600e48725e6aad23ad84767a83f0d">10047</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH0LIMITL_Msk (0x1UL &lt;&lt; SAADC_INTEN_CH0LIMITL_Pos) </span></div><div class="line"><a name="l10048"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a62c8cc88d7b88d5d5ac4c01df91cd098">10048</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH0LIMITL_Disabled (0UL) </span></div><div class="line"><a name="l10049"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2fb07773bf788e1464d63246a6490be3">10049</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH0LIMITL_Enabled (1UL) </span></div><div class="line"><a name="l10051"></a><span class="lineno">10051</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 6 : Enable or disable interrupt for CH[0].LIMITH event */</span><span class="preprocessor"></span></div><div class="line"><a name="l10052"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a92b054e5d39a3d81a18cf50e11739415">10052</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH0LIMITH_Pos (6UL) </span></div><div class="line"><a name="l10053"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1730d0ec882f1f5b8aaea04c507d66e6">10053</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH0LIMITH_Msk (0x1UL &lt;&lt; SAADC_INTEN_CH0LIMITH_Pos) </span></div><div class="line"><a name="l10054"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9bcab052d032c15dfab33e77fd2c7b85">10054</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH0LIMITH_Disabled (0UL) </span></div><div class="line"><a name="l10055"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a80a78fa842e1e52d5d7d3caf34310af3">10055</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH0LIMITH_Enabled (1UL) </span></div><div class="line"><a name="l10057"></a><span class="lineno">10057</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 5 : Enable or disable interrupt for STOPPED event */</span><span class="preprocessor"></span></div><div class="line"><a name="l10058"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a89b63a05a04539fbc6cfa9352f0f10d7">10058</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_STOPPED_Pos (5UL) </span></div><div class="line"><a name="l10059"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa2ce6dfa35d17fc8287f1ce94e05273b">10059</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_STOPPED_Msk (0x1UL &lt;&lt; SAADC_INTEN_STOPPED_Pos) </span></div><div class="line"><a name="l10060"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac4c933f6a18e849d4f8c655032ea5e99">10060</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_STOPPED_Disabled (0UL) </span></div><div class="line"><a name="l10061"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4f4dd27577119e939cb1a452ee7fb4bf">10061</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_STOPPED_Enabled (1UL) </span></div><div class="line"><a name="l10063"></a><span class="lineno">10063</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 4 : Enable or disable interrupt for CALIBRATEDONE event */</span><span class="preprocessor"></span></div><div class="line"><a name="l10064"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af87bfa0a03c1380c25e5419d048152a0">10064</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CALIBRATEDONE_Pos (4UL) </span></div><div class="line"><a name="l10065"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a971e637ef07e058214e2276635048da3">10065</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CALIBRATEDONE_Msk (0x1UL &lt;&lt; SAADC_INTEN_CALIBRATEDONE_Pos) </span></div><div class="line"><a name="l10066"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#accac4a76493a2dac645b8b26faca184f">10066</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CALIBRATEDONE_Disabled (0UL) </span></div><div class="line"><a name="l10067"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acbbf3ccf3a8af2e024f3f7b594aec84a">10067</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CALIBRATEDONE_Enabled (1UL) </span></div><div class="line"><a name="l10069"></a><span class="lineno">10069</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 3 : Enable or disable interrupt for RESULTDONE event */</span><span class="preprocessor"></span></div><div class="line"><a name="l10070"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6a73355ba1ed47bd33edf2450829a0db">10070</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_RESULTDONE_Pos (3UL) </span></div><div class="line"><a name="l10071"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4ac711214c66ea0256f288970ac1bae2">10071</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_RESULTDONE_Msk (0x1UL &lt;&lt; SAADC_INTEN_RESULTDONE_Pos) </span></div><div class="line"><a name="l10072"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a50498a4ff121d419d6d4f6386c3a9f91">10072</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_RESULTDONE_Disabled (0UL) </span></div><div class="line"><a name="l10073"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acffab620c78e8f1e0e0e3bf5c8a99a44">10073</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_RESULTDONE_Enabled (1UL) </span></div><div class="line"><a name="l10075"></a><span class="lineno">10075</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Enable or disable interrupt for DONE event */</span><span class="preprocessor"></span></div><div class="line"><a name="l10076"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8fde8fe1eb2d659e2acd24e10dcbd02f">10076</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_DONE_Pos (2UL) </span></div><div class="line"><a name="l10077"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abad28b32019cedc46a1ae724a56c0692">10077</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_DONE_Msk (0x1UL &lt;&lt; SAADC_INTEN_DONE_Pos) </span></div><div class="line"><a name="l10078"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a26bcbb814b431ef1b87284899f5b6520">10078</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_DONE_Disabled (0UL) </span></div><div class="line"><a name="l10079"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5b663aa56eb1b5b053bbb210422d5739">10079</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_DONE_Enabled (1UL) </span></div><div class="line"><a name="l10081"></a><span class="lineno">10081</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Enable or disable interrupt for END event */</span><span class="preprocessor"></span></div><div class="line"><a name="l10082"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a33e683cb72bca95640bf3d1f97b5a7e0">10082</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_END_Pos (1UL) </span></div><div class="line"><a name="l10083"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aca2bc5bc50b31dc04d8b08285829b546">10083</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_END_Msk (0x1UL &lt;&lt; SAADC_INTEN_END_Pos) </span></div><div class="line"><a name="l10084"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9cb6bf718f77a337dcaebdbb4c805cda">10084</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_END_Disabled (0UL) </span></div><div class="line"><a name="l10085"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7aaef62d68b15f632efdf8d87cb4dbb9">10085</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_END_Enabled (1UL) </span></div><div class="line"><a name="l10087"></a><span class="lineno">10087</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Enable or disable interrupt for STARTED event */</span><span class="preprocessor"></span></div><div class="line"><a name="l10088"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a23d26b18a8eef939ae94e12c6540ea5d">10088</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_STARTED_Pos (0UL) </span></div><div class="line"><a name="l10089"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8634f52dda660760f66522f417aa5695">10089</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_STARTED_Msk (0x1UL &lt;&lt; SAADC_INTEN_STARTED_Pos) </span></div><div class="line"><a name="l10090"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6e421c6b77ce5c3d753a08308de80fc1">10090</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_STARTED_Disabled (0UL) </span></div><div class="line"><a name="l10091"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abdfcd2701ba196cfbd2415ea4a8d8248">10091</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_STARTED_Enabled (1UL) </span></div><div class="line"><a name="l10093"></a><span class="lineno">10093</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: SAADC_INTENSET */</span><span class="preprocessor"></span></div><div class="line"><a name="l10094"></a><span class="lineno">10094</span>&#160;<span class="comment">/* Description: Enable interrupt */</span></div><div class="line"><a name="l10095"></a><span class="lineno">10095</span>&#160;</div><div class="line"><a name="l10096"></a><span class="lineno">10096</span>&#160;<span class="comment">/* Bit 21 : Write &#39;1&#39; to Enable interrupt for CH[7].LIMITL event */</span></div><div class="line"><a name="l10097"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa182485b0185dcf2296106cc01c1f8d0">10097</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH7LIMITL_Pos (21UL) </span></div><div class="line"><a name="l10098"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5892aaeb1f1fc1479a1d4157e37e5c07">10098</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH7LIMITL_Msk (0x1UL &lt;&lt; SAADC_INTENSET_CH7LIMITL_Pos) </span></div><div class="line"><a name="l10099"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ace2fc9e74f9c5588688a14214c14cb75">10099</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH7LIMITL_Disabled (0UL) </span></div><div class="line"><a name="l10100"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a39fe54a7f3faf26cd44fb06c7c1a2cee">10100</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH7LIMITL_Enabled (1UL) </span></div><div class="line"><a name="l10101"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abf785c679043c3e692286c435b3b18ed">10101</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH7LIMITL_Set (1UL) </span></div><div class="line"><a name="l10103"></a><span class="lineno">10103</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 20 : Write &#39;1&#39; to Enable interrupt for CH[7].LIMITH event */</span><span class="preprocessor"></span></div><div class="line"><a name="l10104"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac45fca7e44bce5e37aa96e5561ccd3a7">10104</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH7LIMITH_Pos (20UL) </span></div><div class="line"><a name="l10105"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2f5b7d859a98c8b2b500314755b21bdd">10105</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH7LIMITH_Msk (0x1UL &lt;&lt; SAADC_INTENSET_CH7LIMITH_Pos) </span></div><div class="line"><a name="l10106"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a96f8dfa66ae27e59d64774453cb64713">10106</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH7LIMITH_Disabled (0UL) </span></div><div class="line"><a name="l10107"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1db33f92a196254bcfd06cfe2d834f75">10107</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH7LIMITH_Enabled (1UL) </span></div><div class="line"><a name="l10108"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0c5542221f85022a0fd14f5b4f15bc42">10108</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH7LIMITH_Set (1UL) </span></div><div class="line"><a name="l10110"></a><span class="lineno">10110</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 19 : Write &#39;1&#39; to Enable interrupt for CH[6].LIMITL event */</span><span class="preprocessor"></span></div><div class="line"><a name="l10111"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a159ce7acbf30c6e8dbb2a4cbe06e6d4e">10111</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH6LIMITL_Pos (19UL) </span></div><div class="line"><a name="l10112"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8d58092d5b1feedf26ffc31b01621f5e">10112</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH6LIMITL_Msk (0x1UL &lt;&lt; SAADC_INTENSET_CH6LIMITL_Pos) </span></div><div class="line"><a name="l10113"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a392bbb637a15c8192ca538f78872309f">10113</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH6LIMITL_Disabled (0UL) </span></div><div class="line"><a name="l10114"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8e413aff38a34256d41dc7f0c7795d6c">10114</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH6LIMITL_Enabled (1UL) </span></div><div class="line"><a name="l10115"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1b5a720a882d6daedf5bc77b1dcc2340">10115</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH6LIMITL_Set (1UL) </span></div><div class="line"><a name="l10117"></a><span class="lineno">10117</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 18 : Write &#39;1&#39; to Enable interrupt for CH[6].LIMITH event */</span><span class="preprocessor"></span></div><div class="line"><a name="l10118"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a49e988de7c918d7f9ac38770d0b14c56">10118</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH6LIMITH_Pos (18UL) </span></div><div class="line"><a name="l10119"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aeb26bd9b7dd9d7b893a5831f8c4999a2">10119</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH6LIMITH_Msk (0x1UL &lt;&lt; SAADC_INTENSET_CH6LIMITH_Pos) </span></div><div class="line"><a name="l10120"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae2f3fda8147addf7d3b6365ba3654356">10120</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH6LIMITH_Disabled (0UL) </span></div><div class="line"><a name="l10121"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a94f7d9b7ac1e9715458e0b6574ac9b30">10121</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH6LIMITH_Enabled (1UL) </span></div><div class="line"><a name="l10122"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af9187b59a4686e76dbf3190f1ad83cd2">10122</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH6LIMITH_Set (1UL) </span></div><div class="line"><a name="l10124"></a><span class="lineno">10124</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 17 : Write &#39;1&#39; to Enable interrupt for CH[5].LIMITL event */</span><span class="preprocessor"></span></div><div class="line"><a name="l10125"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a71f5e8b5320ef50087cc250fd196d96d">10125</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH5LIMITL_Pos (17UL) </span></div><div class="line"><a name="l10126"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3638bf8ca037ddce8d10bb7b05a51c0c">10126</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH5LIMITL_Msk (0x1UL &lt;&lt; SAADC_INTENSET_CH5LIMITL_Pos) </span></div><div class="line"><a name="l10127"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a63ad37ee481ecf1861a3b3af096965ca">10127</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH5LIMITL_Disabled (0UL) </span></div><div class="line"><a name="l10128"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7f6e5a950ef08f913100f756d8417f64">10128</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH5LIMITL_Enabled (1UL) </span></div><div class="line"><a name="l10129"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a05d12d00ab877ffb0512ff9b8b8abcc7">10129</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH5LIMITL_Set (1UL) </span></div><div class="line"><a name="l10131"></a><span class="lineno">10131</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 16 : Write &#39;1&#39; to Enable interrupt for CH[5].LIMITH event */</span><span class="preprocessor"></span></div><div class="line"><a name="l10132"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a817aac1065a8169924abd4bd3dd34bae">10132</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH5LIMITH_Pos (16UL) </span></div><div class="line"><a name="l10133"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8447db71410303312615a08fc992c908">10133</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH5LIMITH_Msk (0x1UL &lt;&lt; SAADC_INTENSET_CH5LIMITH_Pos) </span></div><div class="line"><a name="l10134"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac7e1971cd752cbc10e1d3f56ecc4e198">10134</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH5LIMITH_Disabled (0UL) </span></div><div class="line"><a name="l10135"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aef97ffa06326942941c299416fe1821a">10135</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH5LIMITH_Enabled (1UL) </span></div><div class="line"><a name="l10136"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8479fb1bebca044dfd0887b8b6e6d606">10136</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH5LIMITH_Set (1UL) </span></div><div class="line"><a name="l10138"></a><span class="lineno">10138</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 15 : Write &#39;1&#39; to Enable interrupt for CH[4].LIMITL event */</span><span class="preprocessor"></span></div><div class="line"><a name="l10139"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8ebc848f87ab1cb06adbe3a46744f2ab">10139</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH4LIMITL_Pos (15UL) </span></div><div class="line"><a name="l10140"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abe1ba64a5a26f170be29a00808f65716">10140</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH4LIMITL_Msk (0x1UL &lt;&lt; SAADC_INTENSET_CH4LIMITL_Pos) </span></div><div class="line"><a name="l10141"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a979a00b53ccc2a328d70d21b6ea14da4">10141</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH4LIMITL_Disabled (0UL) </span></div><div class="line"><a name="l10142"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6269c5f95c1d2d8b6bbeadf861a21359">10142</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH4LIMITL_Enabled (1UL) </span></div><div class="line"><a name="l10143"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a163f20471ad454e1ed6b27006b5cc922">10143</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH4LIMITL_Set (1UL) </span></div><div class="line"><a name="l10145"></a><span class="lineno">10145</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 14 : Write &#39;1&#39; to Enable interrupt for CH[4].LIMITH event */</span><span class="preprocessor"></span></div><div class="line"><a name="l10146"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afa41f13d911f516ec2e9053f7efffffb">10146</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH4LIMITH_Pos (14UL) </span></div><div class="line"><a name="l10147"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a56427f9056a1ca7059709ac5b0d683a7">10147</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH4LIMITH_Msk (0x1UL &lt;&lt; SAADC_INTENSET_CH4LIMITH_Pos) </span></div><div class="line"><a name="l10148"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af39292d9737c41e32a65174b2ecdf232">10148</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH4LIMITH_Disabled (0UL) </span></div><div class="line"><a name="l10149"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a57415bf0353f89db23b043b301fb0ff9">10149</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH4LIMITH_Enabled (1UL) </span></div><div class="line"><a name="l10150"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a86021e1460845a9a8b97d288227207a3">10150</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH4LIMITH_Set (1UL) </span></div><div class="line"><a name="l10152"></a><span class="lineno">10152</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 13 : Write &#39;1&#39; to Enable interrupt for CH[3].LIMITL event */</span><span class="preprocessor"></span></div><div class="line"><a name="l10153"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a586924c4591738c4f673ecf7afdc33b7">10153</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH3LIMITL_Pos (13UL) </span></div><div class="line"><a name="l10154"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3d360256f958829913c75e07ad673a6a">10154</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH3LIMITL_Msk (0x1UL &lt;&lt; SAADC_INTENSET_CH3LIMITL_Pos) </span></div><div class="line"><a name="l10155"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a54631c66af81b5bb7878edda174a368d">10155</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH3LIMITL_Disabled (0UL) </span></div><div class="line"><a name="l10156"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0834c0973f86ddb503afba225053d5c7">10156</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH3LIMITL_Enabled (1UL) </span></div><div class="line"><a name="l10157"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aada514441fbef378753c4285735f3326">10157</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH3LIMITL_Set (1UL) </span></div><div class="line"><a name="l10159"></a><span class="lineno">10159</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 12 : Write &#39;1&#39; to Enable interrupt for CH[3].LIMITH event */</span><span class="preprocessor"></span></div><div class="line"><a name="l10160"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a425c4da2ec2f59ed6901990865afe03f">10160</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH3LIMITH_Pos (12UL) </span></div><div class="line"><a name="l10161"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a79f72b70a7424329dc9cc28bea5c10e3">10161</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH3LIMITH_Msk (0x1UL &lt;&lt; SAADC_INTENSET_CH3LIMITH_Pos) </span></div><div class="line"><a name="l10162"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac9422cfee1d43e85f2fb5c7108d2f1d1">10162</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH3LIMITH_Disabled (0UL) </span></div><div class="line"><a name="l10163"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae0c6db371d3716258d6f31d0f74f48fa">10163</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH3LIMITH_Enabled (1UL) </span></div><div class="line"><a name="l10164"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a925fed767c4efe56a15147399b489503">10164</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH3LIMITH_Set (1UL) </span></div><div class="line"><a name="l10166"></a><span class="lineno">10166</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 11 : Write &#39;1&#39; to Enable interrupt for CH[2].LIMITL event */</span><span class="preprocessor"></span></div><div class="line"><a name="l10167"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aff633f74bb57072e8bfbabf77062cb94">10167</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH2LIMITL_Pos (11UL) </span></div><div class="line"><a name="l10168"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a362cb31470beaf94f4a68e1381896b10">10168</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH2LIMITL_Msk (0x1UL &lt;&lt; SAADC_INTENSET_CH2LIMITL_Pos) </span></div><div class="line"><a name="l10169"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8b38df8ee8151779a77a00305cf502ea">10169</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH2LIMITL_Disabled (0UL) </span></div><div class="line"><a name="l10170"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad02ac473328d2bc2f2eed144f6988184">10170</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH2LIMITL_Enabled (1UL) </span></div><div class="line"><a name="l10171"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1f2829b144c4c9ab33396f0b4c7adb49">10171</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH2LIMITL_Set (1UL) </span></div><div class="line"><a name="l10173"></a><span class="lineno">10173</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 10 : Write &#39;1&#39; to Enable interrupt for CH[2].LIMITH event */</span><span class="preprocessor"></span></div><div class="line"><a name="l10174"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a07c572484a24d8319ca8e8fbe9a68b36">10174</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH2LIMITH_Pos (10UL) </span></div><div class="line"><a name="l10175"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a520a38992b362150df8ad17cd7a40476">10175</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH2LIMITH_Msk (0x1UL &lt;&lt; SAADC_INTENSET_CH2LIMITH_Pos) </span></div><div class="line"><a name="l10176"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a881dbf34c9caac9120860610a775287c">10176</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH2LIMITH_Disabled (0UL) </span></div><div class="line"><a name="l10177"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aaaa85827616006930970e864b1b1e93f">10177</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH2LIMITH_Enabled (1UL) </span></div><div class="line"><a name="l10178"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8ee9979cc0cb0267c9f2fc954a17e569">10178</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH2LIMITH_Set (1UL) </span></div><div class="line"><a name="l10180"></a><span class="lineno">10180</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 9 : Write &#39;1&#39; to Enable interrupt for CH[1].LIMITL event */</span><span class="preprocessor"></span></div><div class="line"><a name="l10181"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4e530fee0f4ccae1a0fb7dda82535a9e">10181</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH1LIMITL_Pos (9UL) </span></div><div class="line"><a name="l10182"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1331654bf4b6d6123946a1dce83c1dbf">10182</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH1LIMITL_Msk (0x1UL &lt;&lt; SAADC_INTENSET_CH1LIMITL_Pos) </span></div><div class="line"><a name="l10183"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a32a4e2899d882c226bf35215ea3b30d9">10183</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH1LIMITL_Disabled (0UL) </span></div><div class="line"><a name="l10184"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a02dff455beb5539e64c6e3b9fc2e8900">10184</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH1LIMITL_Enabled (1UL) </span></div><div class="line"><a name="l10185"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9da03a09af69eb108997359cf55171c3">10185</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH1LIMITL_Set (1UL) </span></div><div class="line"><a name="l10187"></a><span class="lineno">10187</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 8 : Write &#39;1&#39; to Enable interrupt for CH[1].LIMITH event */</span><span class="preprocessor"></span></div><div class="line"><a name="l10188"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae0840b716c33ac6ed5516c0040da0f6c">10188</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH1LIMITH_Pos (8UL) </span></div><div class="line"><a name="l10189"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a518e12c861cd4d008c8ec9d683f4eb3b">10189</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH1LIMITH_Msk (0x1UL &lt;&lt; SAADC_INTENSET_CH1LIMITH_Pos) </span></div><div class="line"><a name="l10190"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0af26118a825939c276a0b8571d6c507">10190</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH1LIMITH_Disabled (0UL) </span></div><div class="line"><a name="l10191"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5d3956105b8a5576273e604cb1be6ef1">10191</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH1LIMITH_Enabled (1UL) </span></div><div class="line"><a name="l10192"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae3821c6f2dbe4b43f7043b1f29780b81">10192</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH1LIMITH_Set (1UL) </span></div><div class="line"><a name="l10194"></a><span class="lineno">10194</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 7 : Write &#39;1&#39; to Enable interrupt for CH[0].LIMITL event */</span><span class="preprocessor"></span></div><div class="line"><a name="l10195"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a70a31352d7248b6b338146b00acf0bab">10195</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH0LIMITL_Pos (7UL) </span></div><div class="line"><a name="l10196"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a26cbd077f86d22b052aea197b961b6d5">10196</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH0LIMITL_Msk (0x1UL &lt;&lt; SAADC_INTENSET_CH0LIMITL_Pos) </span></div><div class="line"><a name="l10197"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1a237be263fd04c31a8b6ad7eb661f42">10197</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH0LIMITL_Disabled (0UL) </span></div><div class="line"><a name="l10198"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af82ca3ca453f50b9a2d58aa30d5da801">10198</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH0LIMITL_Enabled (1UL) </span></div><div class="line"><a name="l10199"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad561bca22a832ed4f96289f9ac94f027">10199</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH0LIMITL_Set (1UL) </span></div><div class="line"><a name="l10201"></a><span class="lineno">10201</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 6 : Write &#39;1&#39; to Enable interrupt for CH[0].LIMITH event */</span><span class="preprocessor"></span></div><div class="line"><a name="l10202"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af97e920b039d24459312de52034fd49c">10202</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH0LIMITH_Pos (6UL) </span></div><div class="line"><a name="l10203"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae40d80890a10e796ffe69e668696bcde">10203</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH0LIMITH_Msk (0x1UL &lt;&lt; SAADC_INTENSET_CH0LIMITH_Pos) </span></div><div class="line"><a name="l10204"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a438a965cf48d15bae5c3c434a45f44e7">10204</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH0LIMITH_Disabled (0UL) </span></div><div class="line"><a name="l10205"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3be78fd23a87bd186c5d218eff973461">10205</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH0LIMITH_Enabled (1UL) </span></div><div class="line"><a name="l10206"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a23d42fd3669d96489448fbdd1bcac7f7">10206</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH0LIMITH_Set (1UL) </span></div><div class="line"><a name="l10208"></a><span class="lineno">10208</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 5 : Write &#39;1&#39; to Enable interrupt for STOPPED event */</span><span class="preprocessor"></span></div><div class="line"><a name="l10209"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab3dffd62e7547cc1e057b58174cfbf68">10209</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_STOPPED_Pos (5UL) </span></div><div class="line"><a name="l10210"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad084159c15a95e46300357d6b4a006ca">10210</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_STOPPED_Msk (0x1UL &lt;&lt; SAADC_INTENSET_STOPPED_Pos) </span></div><div class="line"><a name="l10211"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4b12309f4fbf2bc3bc1a133412de5bda">10211</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_STOPPED_Disabled (0UL) </span></div><div class="line"><a name="l10212"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab9ecb1a012999404586ce379755a6543">10212</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_STOPPED_Enabled (1UL) </span></div><div class="line"><a name="l10213"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a03e2454def017d34fcc05f18a42e06cf">10213</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_STOPPED_Set (1UL) </span></div><div class="line"><a name="l10215"></a><span class="lineno">10215</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 4 : Write &#39;1&#39; to Enable interrupt for CALIBRATEDONE event */</span><span class="preprocessor"></span></div><div class="line"><a name="l10216"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7134acb33e5ecc8da18e95096d0e0f47">10216</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CALIBRATEDONE_Pos (4UL) </span></div><div class="line"><a name="l10217"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a75d65e703fa7b5d4307a20ee7cfc74ec">10217</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CALIBRATEDONE_Msk (0x1UL &lt;&lt; SAADC_INTENSET_CALIBRATEDONE_Pos) </span></div><div class="line"><a name="l10218"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7ea1343af757a85f7dd366ec7f1cf2a5">10218</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CALIBRATEDONE_Disabled (0UL) </span></div><div class="line"><a name="l10219"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af27077ff057855a9a9546361b82b890b">10219</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CALIBRATEDONE_Enabled (1UL) </span></div><div class="line"><a name="l10220"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a08e41eea53b048557ec1c28372ab929b">10220</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CALIBRATEDONE_Set (1UL) </span></div><div class="line"><a name="l10222"></a><span class="lineno">10222</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 3 : Write &#39;1&#39; to Enable interrupt for RESULTDONE event */</span><span class="preprocessor"></span></div><div class="line"><a name="l10223"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a80eddda3b682564cbac0308160cbbd49">10223</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_RESULTDONE_Pos (3UL) </span></div><div class="line"><a name="l10224"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a63d99efbc23938eb24d026402b74e19d">10224</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_RESULTDONE_Msk (0x1UL &lt;&lt; SAADC_INTENSET_RESULTDONE_Pos) </span></div><div class="line"><a name="l10225"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acc27b321a00a7eb59d95efa13bef4a63">10225</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_RESULTDONE_Disabled (0UL) </span></div><div class="line"><a name="l10226"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a913f73183cf599865c7c3152ddf30ca4">10226</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_RESULTDONE_Enabled (1UL) </span></div><div class="line"><a name="l10227"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af01d8be3b32e2e9e2b46f5ee084f06e4">10227</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_RESULTDONE_Set (1UL) </span></div><div class="line"><a name="l10229"></a><span class="lineno">10229</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Write &#39;1&#39; to Enable interrupt for DONE event */</span><span class="preprocessor"></span></div><div class="line"><a name="l10230"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aee475e67c9ebaddd30512a8cf02a1ef1">10230</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_DONE_Pos (2UL) </span></div><div class="line"><a name="l10231"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7969d72361837fc4ad925ac83894e646">10231</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_DONE_Msk (0x1UL &lt;&lt; SAADC_INTENSET_DONE_Pos) </span></div><div class="line"><a name="l10232"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae4ab3af0982922a12240a576cc06ced2">10232</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_DONE_Disabled (0UL) </span></div><div class="line"><a name="l10233"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a84352b1ea69a5f004288960361a56ed8">10233</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_DONE_Enabled (1UL) </span></div><div class="line"><a name="l10234"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8ee34f336252442d1794a90b9f4638dd">10234</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_DONE_Set (1UL) </span></div><div class="line"><a name="l10236"></a><span class="lineno">10236</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Write &#39;1&#39; to Enable interrupt for END event */</span><span class="preprocessor"></span></div><div class="line"><a name="l10237"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae2f937a42e562670fda6c2ed935a2b11">10237</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_END_Pos (1UL) </span></div><div class="line"><a name="l10238"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afba2a6fe9dd77b32e89e7211a75951b0">10238</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_END_Msk (0x1UL &lt;&lt; SAADC_INTENSET_END_Pos) </span></div><div class="line"><a name="l10239"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abd9399c3c480c8eadd0b4a1a62037202">10239</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_END_Disabled (0UL) </span></div><div class="line"><a name="l10240"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9b4355ec68daa5d6adf3eaef22406245">10240</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_END_Enabled (1UL) </span></div><div class="line"><a name="l10241"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aef11f87b19084dbaf902f0e8aafe191a">10241</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_END_Set (1UL) </span></div><div class="line"><a name="l10243"></a><span class="lineno">10243</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Write &#39;1&#39; to Enable interrupt for STARTED event */</span><span class="preprocessor"></span></div><div class="line"><a name="l10244"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa57d380cd7a407a10811558fe42d592a">10244</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_STARTED_Pos (0UL) </span></div><div class="line"><a name="l10245"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3004217d167aac704aabfe33975a4137">10245</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_STARTED_Msk (0x1UL &lt;&lt; SAADC_INTENSET_STARTED_Pos) </span></div><div class="line"><a name="l10246"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac2d2b4bc1c40635a0033b44698d1ebad">10246</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_STARTED_Disabled (0UL) </span></div><div class="line"><a name="l10247"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac26b24b985e3140f730d1e87c1f79bce">10247</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_STARTED_Enabled (1UL) </span></div><div class="line"><a name="l10248"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a26b31ba9f7581d0528d5e47e3095c8ff">10248</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_STARTED_Set (1UL) </span></div><div class="line"><a name="l10250"></a><span class="lineno">10250</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: SAADC_INTENCLR */</span><span class="preprocessor"></span></div><div class="line"><a name="l10251"></a><span class="lineno">10251</span>&#160;<span class="comment">/* Description: Disable interrupt */</span></div><div class="line"><a name="l10252"></a><span class="lineno">10252</span>&#160;</div><div class="line"><a name="l10253"></a><span class="lineno">10253</span>&#160;<span class="comment">/* Bit 21 : Write &#39;1&#39; to Disable interrupt for CH[7].LIMITL event */</span></div><div class="line"><a name="l10254"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a11db37990192ab3000ed3acaef6855f3">10254</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH7LIMITL_Pos (21UL) </span></div><div class="line"><a name="l10255"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a247e7408e267701990abd2e1b2b074b1">10255</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH7LIMITL_Msk (0x1UL &lt;&lt; SAADC_INTENCLR_CH7LIMITL_Pos) </span></div><div class="line"><a name="l10256"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3ae0ccfed1ed4f7c7587cf505432d369">10256</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH7LIMITL_Disabled (0UL) </span></div><div class="line"><a name="l10257"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a40681bbef4864c2d0b895484021dff14">10257</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH7LIMITL_Enabled (1UL) </span></div><div class="line"><a name="l10258"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2c41dd0e06a9d4732ae83a803c2e233b">10258</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH7LIMITL_Clear (1UL) </span></div><div class="line"><a name="l10260"></a><span class="lineno">10260</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 20 : Write &#39;1&#39; to Disable interrupt for CH[7].LIMITH event */</span><span class="preprocessor"></span></div><div class="line"><a name="l10261"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2d95f440f08e079aef09af9888d71e89">10261</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH7LIMITH_Pos (20UL) </span></div><div class="line"><a name="l10262"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0465087bac1e915a8446d47f286a4ddb">10262</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH7LIMITH_Msk (0x1UL &lt;&lt; SAADC_INTENCLR_CH7LIMITH_Pos) </span></div><div class="line"><a name="l10263"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac523cb27d8f9709feb9451d5a80ea122">10263</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH7LIMITH_Disabled (0UL) </span></div><div class="line"><a name="l10264"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a59d800b4a48f3e1ab4b8629958939836">10264</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH7LIMITH_Enabled (1UL) </span></div><div class="line"><a name="l10265"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a03626bee8c67634f970e0abc678abd06">10265</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH7LIMITH_Clear (1UL) </span></div><div class="line"><a name="l10267"></a><span class="lineno">10267</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 19 : Write &#39;1&#39; to Disable interrupt for CH[6].LIMITL event */</span><span class="preprocessor"></span></div><div class="line"><a name="l10268"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6cb8e75cb8d6b4a37da8cb276bdaa226">10268</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH6LIMITL_Pos (19UL) </span></div><div class="line"><a name="l10269"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af46e487fecbb4bd0830e6be755ede6b3">10269</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH6LIMITL_Msk (0x1UL &lt;&lt; SAADC_INTENCLR_CH6LIMITL_Pos) </span></div><div class="line"><a name="l10270"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7dbbfb14e34ae76a20195735652ade15">10270</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH6LIMITL_Disabled (0UL) </span></div><div class="line"><a name="l10271"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a80be9d7b02a351ac8c1d437154d44eb0">10271</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH6LIMITL_Enabled (1UL) </span></div><div class="line"><a name="l10272"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae464b56be61ac760549870894f35e7e7">10272</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH6LIMITL_Clear (1UL) </span></div><div class="line"><a name="l10274"></a><span class="lineno">10274</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 18 : Write &#39;1&#39; to Disable interrupt for CH[6].LIMITH event */</span><span class="preprocessor"></span></div><div class="line"><a name="l10275"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a00906539c61b38609f82d784cefe4334">10275</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH6LIMITH_Pos (18UL) </span></div><div class="line"><a name="l10276"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6bb6df42cdc270d6a1e3ebf6ea769972">10276</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH6LIMITH_Msk (0x1UL &lt;&lt; SAADC_INTENCLR_CH6LIMITH_Pos) </span></div><div class="line"><a name="l10277"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa41805449b970be64865d62a08684e52">10277</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH6LIMITH_Disabled (0UL) </span></div><div class="line"><a name="l10278"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a56a862db923ee35c2726da904d7e3af1">10278</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH6LIMITH_Enabled (1UL) </span></div><div class="line"><a name="l10279"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab61a6992e67f857e6875780a212b2fa9">10279</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH6LIMITH_Clear (1UL) </span></div><div class="line"><a name="l10281"></a><span class="lineno">10281</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 17 : Write &#39;1&#39; to Disable interrupt for CH[5].LIMITL event */</span><span class="preprocessor"></span></div><div class="line"><a name="l10282"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6d2f80504e4edb85b338bde261446f11">10282</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH5LIMITL_Pos (17UL) </span></div><div class="line"><a name="l10283"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa8185e1b6a868e59738097e17b682af9">10283</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH5LIMITL_Msk (0x1UL &lt;&lt; SAADC_INTENCLR_CH5LIMITL_Pos) </span></div><div class="line"><a name="l10284"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9200d62583d17e3034e36205a143af8b">10284</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH5LIMITL_Disabled (0UL) </span></div><div class="line"><a name="l10285"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2aab87bd2d680806274e4baf1898d1ea">10285</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH5LIMITL_Enabled (1UL) </span></div><div class="line"><a name="l10286"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aebc8d9351203aea7d933ad135550bf11">10286</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH5LIMITL_Clear (1UL) </span></div><div class="line"><a name="l10288"></a><span class="lineno">10288</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 16 : Write &#39;1&#39; to Disable interrupt for CH[5].LIMITH event */</span><span class="preprocessor"></span></div><div class="line"><a name="l10289"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a88eb921ba7afb95a0be48a674067127c">10289</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH5LIMITH_Pos (16UL) </span></div><div class="line"><a name="l10290"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aca83ef6ec468dc784840957b1307b49f">10290</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH5LIMITH_Msk (0x1UL &lt;&lt; SAADC_INTENCLR_CH5LIMITH_Pos) </span></div><div class="line"><a name="l10291"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a22df759033d0573d4dd66836ee8385f0">10291</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH5LIMITH_Disabled (0UL) </span></div><div class="line"><a name="l10292"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7e90768bff501894c87daa2a14dc3d08">10292</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH5LIMITH_Enabled (1UL) </span></div><div class="line"><a name="l10293"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2417fbc0cc0e498cefa2cd6ac511cd33">10293</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH5LIMITH_Clear (1UL) </span></div><div class="line"><a name="l10295"></a><span class="lineno">10295</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 15 : Write &#39;1&#39; to Disable interrupt for CH[4].LIMITL event */</span><span class="preprocessor"></span></div><div class="line"><a name="l10296"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a855c82e348d5a738bc457d28df62dbcf">10296</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH4LIMITL_Pos (15UL) </span></div><div class="line"><a name="l10297"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad104817f55cfe6c0cd7693489a2d3bd4">10297</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH4LIMITL_Msk (0x1UL &lt;&lt; SAADC_INTENCLR_CH4LIMITL_Pos) </span></div><div class="line"><a name="l10298"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a16b207d050139d80c35bfa3630889514">10298</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH4LIMITL_Disabled (0UL) </span></div><div class="line"><a name="l10299"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a13af31ef506bd2b2c71591cd96221828">10299</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH4LIMITL_Enabled (1UL) </span></div><div class="line"><a name="l10300"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a14683ce51f0b357aacec04343bfdd63f">10300</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH4LIMITL_Clear (1UL) </span></div><div class="line"><a name="l10302"></a><span class="lineno">10302</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 14 : Write &#39;1&#39; to Disable interrupt for CH[4].LIMITH event */</span><span class="preprocessor"></span></div><div class="line"><a name="l10303"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad364a060d1c50f76b66586334d34584c">10303</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH4LIMITH_Pos (14UL) </span></div><div class="line"><a name="l10304"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a636e1ea4386890e3e01a82202f6911c4">10304</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH4LIMITH_Msk (0x1UL &lt;&lt; SAADC_INTENCLR_CH4LIMITH_Pos) </span></div><div class="line"><a name="l10305"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6adf748d2b6c0309cc1aa018f519f6ea">10305</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH4LIMITH_Disabled (0UL) </span></div><div class="line"><a name="l10306"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a92587c4bc9ba1f7a4997961c512219fa">10306</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH4LIMITH_Enabled (1UL) </span></div><div class="line"><a name="l10307"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3b6f59b588ec7336c34f7a99a92f33fe">10307</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH4LIMITH_Clear (1UL) </span></div><div class="line"><a name="l10309"></a><span class="lineno">10309</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 13 : Write &#39;1&#39; to Disable interrupt for CH[3].LIMITL event */</span><span class="preprocessor"></span></div><div class="line"><a name="l10310"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a71ffcb1d86ae4899a562fd9d15051c41">10310</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH3LIMITL_Pos (13UL) </span></div><div class="line"><a name="l10311"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9c3eb94319d669ecb818ea2b39a73e23">10311</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH3LIMITL_Msk (0x1UL &lt;&lt; SAADC_INTENCLR_CH3LIMITL_Pos) </span></div><div class="line"><a name="l10312"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abd3a87be3547542a2879d352133624e7">10312</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH3LIMITL_Disabled (0UL) </span></div><div class="line"><a name="l10313"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af23ed848be989933d2826573ba8197a2">10313</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH3LIMITL_Enabled (1UL) </span></div><div class="line"><a name="l10314"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5236bbc3afcaca5abd7ee1b287101d24">10314</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH3LIMITL_Clear (1UL) </span></div><div class="line"><a name="l10316"></a><span class="lineno">10316</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 12 : Write &#39;1&#39; to Disable interrupt for CH[3].LIMITH event */</span><span class="preprocessor"></span></div><div class="line"><a name="l10317"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2ae3d6eafa3ee76213f8ef995ac083ef">10317</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH3LIMITH_Pos (12UL) </span></div><div class="line"><a name="l10318"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a813ce48166ff6a317eabc524ed7120d1">10318</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH3LIMITH_Msk (0x1UL &lt;&lt; SAADC_INTENCLR_CH3LIMITH_Pos) </span></div><div class="line"><a name="l10319"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af1a8785b71b8954601ee0fc2e4db5948">10319</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH3LIMITH_Disabled (0UL) </span></div><div class="line"><a name="l10320"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af138e22fc558685d859723ec2928c734">10320</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH3LIMITH_Enabled (1UL) </span></div><div class="line"><a name="l10321"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab5f37341d9101a8114d656b4753188ca">10321</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH3LIMITH_Clear (1UL) </span></div><div class="line"><a name="l10323"></a><span class="lineno">10323</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 11 : Write &#39;1&#39; to Disable interrupt for CH[2].LIMITL event */</span><span class="preprocessor"></span></div><div class="line"><a name="l10324"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3a8b5014046166b1b062ab9b461fa5b3">10324</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH2LIMITL_Pos (11UL) </span></div><div class="line"><a name="l10325"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aaa94ef197c7cf90765b05e65537c8a90">10325</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH2LIMITL_Msk (0x1UL &lt;&lt; SAADC_INTENCLR_CH2LIMITL_Pos) </span></div><div class="line"><a name="l10326"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abc2a17a048b58667a1aeb6bae096c7d3">10326</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH2LIMITL_Disabled (0UL) </span></div><div class="line"><a name="l10327"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a49fd330274b57821d62dc59dc35f3577">10327</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH2LIMITL_Enabled (1UL) </span></div><div class="line"><a name="l10328"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab9bd1c6150c11d8fa41e7968bb121cdb">10328</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH2LIMITL_Clear (1UL) </span></div><div class="line"><a name="l10330"></a><span class="lineno">10330</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 10 : Write &#39;1&#39; to Disable interrupt for CH[2].LIMITH event */</span><span class="preprocessor"></span></div><div class="line"><a name="l10331"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae1c82eba6cebd62200d67fe2ff19dafe">10331</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH2LIMITH_Pos (10UL) </span></div><div class="line"><a name="l10332"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa04243ee84ce537983c1e7ae38ea0a45">10332</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH2LIMITH_Msk (0x1UL &lt;&lt; SAADC_INTENCLR_CH2LIMITH_Pos) </span></div><div class="line"><a name="l10333"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac4525da53d654d2d8312d185e565cf49">10333</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH2LIMITH_Disabled (0UL) </span></div><div class="line"><a name="l10334"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0f46db489b8dc230bd011f4ccf8a1b76">10334</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH2LIMITH_Enabled (1UL) </span></div><div class="line"><a name="l10335"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af43648dec450a7556419f69257059689">10335</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH2LIMITH_Clear (1UL) </span></div><div class="line"><a name="l10337"></a><span class="lineno">10337</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 9 : Write &#39;1&#39; to Disable interrupt for CH[1].LIMITL event */</span><span class="preprocessor"></span></div><div class="line"><a name="l10338"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9f125700ef55dffd71923127efadf690">10338</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH1LIMITL_Pos (9UL) </span></div><div class="line"><a name="l10339"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7667a6e4ce24f9e2c4d1b3f2ba223e3c">10339</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH1LIMITL_Msk (0x1UL &lt;&lt; SAADC_INTENCLR_CH1LIMITL_Pos) </span></div><div class="line"><a name="l10340"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adaa9da3aaa2cacfe816ea38197ae46ba">10340</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH1LIMITL_Disabled (0UL) </span></div><div class="line"><a name="l10341"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aac45dc6bd049d99213d3418e3943f555">10341</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH1LIMITL_Enabled (1UL) </span></div><div class="line"><a name="l10342"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a148db83f8640f86c4e4e1edbeee6ed70">10342</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH1LIMITL_Clear (1UL) </span></div><div class="line"><a name="l10344"></a><span class="lineno">10344</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 8 : Write &#39;1&#39; to Disable interrupt for CH[1].LIMITH event */</span><span class="preprocessor"></span></div><div class="line"><a name="l10345"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adaa148fec24eb0cf7ab859638dc25346">10345</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH1LIMITH_Pos (8UL) </span></div><div class="line"><a name="l10346"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a78de7ff0859b921a77902ff193f8644d">10346</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH1LIMITH_Msk (0x1UL &lt;&lt; SAADC_INTENCLR_CH1LIMITH_Pos) </span></div><div class="line"><a name="l10347"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5b65e3ce95448b5a8aa52229b95e6f1c">10347</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH1LIMITH_Disabled (0UL) </span></div><div class="line"><a name="l10348"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af2bf40bb604e54f971644cfd8c437fda">10348</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH1LIMITH_Enabled (1UL) </span></div><div class="line"><a name="l10349"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad6ca8a476a029019b56733c798577b27">10349</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH1LIMITH_Clear (1UL) </span></div><div class="line"><a name="l10351"></a><span class="lineno">10351</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 7 : Write &#39;1&#39; to Disable interrupt for CH[0].LIMITL event */</span><span class="preprocessor"></span></div><div class="line"><a name="l10352"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8035bb96650c7fd7451c590b4851c3c0">10352</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH0LIMITL_Pos (7UL) </span></div><div class="line"><a name="l10353"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a726137b8b88079db533bfdc9edc673a4">10353</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH0LIMITL_Msk (0x1UL &lt;&lt; SAADC_INTENCLR_CH0LIMITL_Pos) </span></div><div class="line"><a name="l10354"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a869926bd8f6a5844427c548be339e1c1">10354</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH0LIMITL_Disabled (0UL) </span></div><div class="line"><a name="l10355"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afed1f025fd444c6e481fadc77ab9f6b3">10355</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH0LIMITL_Enabled (1UL) </span></div><div class="line"><a name="l10356"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a74591a94917a189fd85ee1514a8c65a0">10356</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH0LIMITL_Clear (1UL) </span></div><div class="line"><a name="l10358"></a><span class="lineno">10358</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 6 : Write &#39;1&#39; to Disable interrupt for CH[0].LIMITH event */</span><span class="preprocessor"></span></div><div class="line"><a name="l10359"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acf98f2408a5b7ef92bf05c267739b15d">10359</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH0LIMITH_Pos (6UL) </span></div><div class="line"><a name="l10360"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#addb5e0e060285b884c9492efb8d9ab8e">10360</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH0LIMITH_Msk (0x1UL &lt;&lt; SAADC_INTENCLR_CH0LIMITH_Pos) </span></div><div class="line"><a name="l10361"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a83e381a84d2656efd829b97885bd05b0">10361</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH0LIMITH_Disabled (0UL) </span></div><div class="line"><a name="l10362"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af829ed540463fee63265439bfa7d9b35">10362</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH0LIMITH_Enabled (1UL) </span></div><div class="line"><a name="l10363"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3978c1621f476362db03e6d40427a4d5">10363</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH0LIMITH_Clear (1UL) </span></div><div class="line"><a name="l10365"></a><span class="lineno">10365</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 5 : Write &#39;1&#39; to Disable interrupt for STOPPED event */</span><span class="preprocessor"></span></div><div class="line"><a name="l10366"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4f5abac21442d4df157b3f32f317d164">10366</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_STOPPED_Pos (5UL) </span></div><div class="line"><a name="l10367"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa04fe22744a364c7737af6f27a7bef57">10367</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_STOPPED_Msk (0x1UL &lt;&lt; SAADC_INTENCLR_STOPPED_Pos) </span></div><div class="line"><a name="l10368"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a93b9a78607c09ec37334ca49a64f7af5">10368</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_STOPPED_Disabled (0UL) </span></div><div class="line"><a name="l10369"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa96f7ba5033c8e055db31ee5c4218e38">10369</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_STOPPED_Enabled (1UL) </span></div><div class="line"><a name="l10370"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6095e6abaa41f72e1adf3b14759f7f8d">10370</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_STOPPED_Clear (1UL) </span></div><div class="line"><a name="l10372"></a><span class="lineno">10372</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 4 : Write &#39;1&#39; to Disable interrupt for CALIBRATEDONE event */</span><span class="preprocessor"></span></div><div class="line"><a name="l10373"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa70c9f66392e37161b5585bbfdc8baf1">10373</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CALIBRATEDONE_Pos (4UL) </span></div><div class="line"><a name="l10374"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8464d11131695ce1e7593b3d23c913c1">10374</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CALIBRATEDONE_Msk (0x1UL &lt;&lt; SAADC_INTENCLR_CALIBRATEDONE_Pos) </span></div><div class="line"><a name="l10375"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab0b5e8d8e4a7bc66069f9aeeee7483d1">10375</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CALIBRATEDONE_Disabled (0UL) </span></div><div class="line"><a name="l10376"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a12611274dce7128c46dc66272dce79d8">10376</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CALIBRATEDONE_Enabled (1UL) </span></div><div class="line"><a name="l10377"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7bd8fb4f0b1e9f78e754d4dea68cc58e">10377</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CALIBRATEDONE_Clear (1UL) </span></div><div class="line"><a name="l10379"></a><span class="lineno">10379</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 3 : Write &#39;1&#39; to Disable interrupt for RESULTDONE event */</span><span class="preprocessor"></span></div><div class="line"><a name="l10380"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a037824b7c61ce9c1f813ccd7b29a7980">10380</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_RESULTDONE_Pos (3UL) </span></div><div class="line"><a name="l10381"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a321c0c28264b5bfbfa011c9462e288d1">10381</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_RESULTDONE_Msk (0x1UL &lt;&lt; SAADC_INTENCLR_RESULTDONE_Pos) </span></div><div class="line"><a name="l10382"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af6d7cadb2808015f002cd92f3bc6e078">10382</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_RESULTDONE_Disabled (0UL) </span></div><div class="line"><a name="l10383"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aaf382ed6da0f1a75b628146f9d437c21">10383</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_RESULTDONE_Enabled (1UL) </span></div><div class="line"><a name="l10384"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1ed188b85801fbaff972bc9c5201e153">10384</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_RESULTDONE_Clear (1UL) </span></div><div class="line"><a name="l10386"></a><span class="lineno">10386</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Write &#39;1&#39; to Disable interrupt for DONE event */</span><span class="preprocessor"></span></div><div class="line"><a name="l10387"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0e3b318adad2de94977edd102fa6004b">10387</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_DONE_Pos (2UL) </span></div><div class="line"><a name="l10388"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a581b9a67f8dc55d526458b57aa00d915">10388</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_DONE_Msk (0x1UL &lt;&lt; SAADC_INTENCLR_DONE_Pos) </span></div><div class="line"><a name="l10389"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4b36bd3f0e0563b84c5ec90c27fe68ba">10389</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_DONE_Disabled (0UL) </span></div><div class="line"><a name="l10390"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a79c745331d7bee66697f2f9a74f2a7d2">10390</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_DONE_Enabled (1UL) </span></div><div class="line"><a name="l10391"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a81d50589fe35433f9fc8d6a5b92885f6">10391</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_DONE_Clear (1UL) </span></div><div class="line"><a name="l10393"></a><span class="lineno">10393</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Write &#39;1&#39; to Disable interrupt for END event */</span><span class="preprocessor"></span></div><div class="line"><a name="l10394"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab4c16a43d085810235bb534e8313e857">10394</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_END_Pos (1UL) </span></div><div class="line"><a name="l10395"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acb8499e324943ca6f2cf0216b516042d">10395</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_END_Msk (0x1UL &lt;&lt; SAADC_INTENCLR_END_Pos) </span></div><div class="line"><a name="l10396"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aaee40d3a9866c5c5022bb334028c9467">10396</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_END_Disabled (0UL) </span></div><div class="line"><a name="l10397"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac0b8932403f01f7d2b080eb419a90b1d">10397</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_END_Enabled (1UL) </span></div><div class="line"><a name="l10398"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aad47d7df16408b5a4eadfacbe9fde932">10398</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_END_Clear (1UL) </span></div><div class="line"><a name="l10400"></a><span class="lineno">10400</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Write &#39;1&#39; to Disable interrupt for STARTED event */</span><span class="preprocessor"></span></div><div class="line"><a name="l10401"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a13e05bbd328708833ed001fe3bf960df">10401</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_STARTED_Pos (0UL) </span></div><div class="line"><a name="l10402"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a351163ec4e9b4b6771166dcf47f300f9">10402</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_STARTED_Msk (0x1UL &lt;&lt; SAADC_INTENCLR_STARTED_Pos) </span></div><div class="line"><a name="l10403"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae18c415145bce198b67c86f3f04b2875">10403</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_STARTED_Disabled (0UL) </span></div><div class="line"><a name="l10404"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9609f506da708492cf208b4f3f949ef7">10404</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_STARTED_Enabled (1UL) </span></div><div class="line"><a name="l10405"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1b9f72e6b07e4f2191bfa3c60bee1e75">10405</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_STARTED_Clear (1UL) </span></div><div class="line"><a name="l10407"></a><span class="lineno">10407</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: SAADC_STATUS */</span><span class="preprocessor"></span></div><div class="line"><a name="l10408"></a><span class="lineno">10408</span>&#160;<span class="comment">/* Description: Status */</span></div><div class="line"><a name="l10409"></a><span class="lineno">10409</span>&#160;</div><div class="line"><a name="l10410"></a><span class="lineno">10410</span>&#160;<span class="comment">/* Bit 0 : Status */</span></div><div class="line"><a name="l10411"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7ee991dee9c9ab3b979be9d80f798518">10411</a></span>&#160;<span class="preprocessor">#define SAADC_STATUS_STATUS_Pos (0UL) </span></div><div class="line"><a name="l10412"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af777b5cb31b02021a920751b334e5eea">10412</a></span>&#160;<span class="preprocessor">#define SAADC_STATUS_STATUS_Msk (0x1UL &lt;&lt; SAADC_STATUS_STATUS_Pos) </span></div><div class="line"><a name="l10413"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad82cb83074297cba4997a92a3df7f369">10413</a></span>&#160;<span class="preprocessor">#define SAADC_STATUS_STATUS_Ready (0UL) </span></div><div class="line"><a name="l10414"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a132836f757e521e7f917f86381459154">10414</a></span>&#160;<span class="preprocessor">#define SAADC_STATUS_STATUS_Busy (1UL) </span></div><div class="line"><a name="l10416"></a><span class="lineno">10416</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: SAADC_ENABLE */</span><span class="preprocessor"></span></div><div class="line"><a name="l10417"></a><span class="lineno">10417</span>&#160;<span class="comment">/* Description: Enable or disable ADC */</span></div><div class="line"><a name="l10418"></a><span class="lineno">10418</span>&#160;</div><div class="line"><a name="l10419"></a><span class="lineno">10419</span>&#160;<span class="comment">/* Bit 0 : Enable or disable ADC */</span></div><div class="line"><a name="l10420"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6837f190cfcd14ca3dbe47db5dcefa4b">10420</a></span>&#160;<span class="preprocessor">#define SAADC_ENABLE_ENABLE_Pos (0UL) </span></div><div class="line"><a name="l10421"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad8905f0d633a08f79aa11ba89a8ba02c">10421</a></span>&#160;<span class="preprocessor">#define SAADC_ENABLE_ENABLE_Msk (0x1UL &lt;&lt; SAADC_ENABLE_ENABLE_Pos) </span></div><div class="line"><a name="l10422"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa478f4ed47e2400f207bec573fcf674a">10422</a></span>&#160;<span class="preprocessor">#define SAADC_ENABLE_ENABLE_Disabled (0UL) </span></div><div class="line"><a name="l10423"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aef8adc045791948b1a38086a3969a2bd">10423</a></span>&#160;<span class="preprocessor">#define SAADC_ENABLE_ENABLE_Enabled (1UL) </span></div><div class="line"><a name="l10425"></a><span class="lineno">10425</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: SAADC_CH_PSELP */</span><span class="preprocessor"></span></div><div class="line"><a name="l10426"></a><span class="lineno">10426</span>&#160;<span class="comment">/* Description: Description cluster[0]:  Input positive pin selection for CH[0] */</span></div><div class="line"><a name="l10427"></a><span class="lineno">10427</span>&#160;</div><div class="line"><a name="l10428"></a><span class="lineno">10428</span>&#160;<span class="comment">/* Bits 4..0 : Analog positive input channel */</span></div><div class="line"><a name="l10429"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a12e6de5c3531e5dfaf00dac8e98b3811">10429</a></span>&#160;<span class="preprocessor">#define SAADC_CH_PSELP_PSELP_Pos (0UL) </span></div><div class="line"><a name="l10430"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aaf22e7d66996f4a06735c66eaa2279cf">10430</a></span>&#160;<span class="preprocessor">#define SAADC_CH_PSELP_PSELP_Msk (0x1FUL &lt;&lt; SAADC_CH_PSELP_PSELP_Pos) </span></div><div class="line"><a name="l10431"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab61e2c45856242476e7c957e7b90e3ff">10431</a></span>&#160;<span class="preprocessor">#define SAADC_CH_PSELP_PSELP_NC (0UL) </span></div><div class="line"><a name="l10432"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5593c8ecec93f55610d6893e13b47b1e">10432</a></span>&#160;<span class="preprocessor">#define SAADC_CH_PSELP_PSELP_AnalogInput0 (1UL) </span></div><div class="line"><a name="l10433"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac91fde611c0e26a6072a3a0344eb676f">10433</a></span>&#160;<span class="preprocessor">#define SAADC_CH_PSELP_PSELP_AnalogInput1 (2UL) </span></div><div class="line"><a name="l10434"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0ea274ce181a0f67685c9a500b48312f">10434</a></span>&#160;<span class="preprocessor">#define SAADC_CH_PSELP_PSELP_AnalogInput2 (3UL) </span></div><div class="line"><a name="l10435"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac0d8b827ce6ea82be0e776a8aea17faf">10435</a></span>&#160;<span class="preprocessor">#define SAADC_CH_PSELP_PSELP_AnalogInput3 (4UL) </span></div><div class="line"><a name="l10436"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#addd77f7ae634efca0a1a43230178e4c0">10436</a></span>&#160;<span class="preprocessor">#define SAADC_CH_PSELP_PSELP_AnalogInput4 (5UL) </span></div><div class="line"><a name="l10437"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2d91dfc34cb5dd771a50c2d919f809a8">10437</a></span>&#160;<span class="preprocessor">#define SAADC_CH_PSELP_PSELP_AnalogInput5 (6UL) </span></div><div class="line"><a name="l10438"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa050ed1505c34b757e189283fd4c2ab9">10438</a></span>&#160;<span class="preprocessor">#define SAADC_CH_PSELP_PSELP_AnalogInput6 (7UL) </span></div><div class="line"><a name="l10439"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a551d0552eed578c72ef40b10c245f955">10439</a></span>&#160;<span class="preprocessor">#define SAADC_CH_PSELP_PSELP_AnalogInput7 (8UL) </span></div><div class="line"><a name="l10440"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7def545faed22616ea0a53282caab6bb">10440</a></span>&#160;<span class="preprocessor">#define SAADC_CH_PSELP_PSELP_VDD (9UL) </span></div><div class="line"><a name="l10441"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae266a902de349f747bc1a6f5375a9285">10441</a></span>&#160;<span class="preprocessor">#define SAADC_CH_PSELP_PSELP_VDDHDIV5 (0x11UL) </span></div><div class="line"><a name="l10443"></a><span class="lineno">10443</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: SAADC_CH_PSELN */</span><span class="preprocessor"></span></div><div class="line"><a name="l10444"></a><span class="lineno">10444</span>&#160;<span class="comment">/* Description: Description cluster[0]:  Input negative pin selection for CH[0] */</span></div><div class="line"><a name="l10445"></a><span class="lineno">10445</span>&#160;</div><div class="line"><a name="l10446"></a><span class="lineno">10446</span>&#160;<span class="comment">/* Bits 4..0 : Analog negative input, enables differential channel */</span></div><div class="line"><a name="l10447"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a590e93ff718bba7ff99629fb0ccc06a5">10447</a></span>&#160;<span class="preprocessor">#define SAADC_CH_PSELN_PSELN_Pos (0UL) </span></div><div class="line"><a name="l10448"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad96fc323f6627d83bc888c8095930415">10448</a></span>&#160;<span class="preprocessor">#define SAADC_CH_PSELN_PSELN_Msk (0x1FUL &lt;&lt; SAADC_CH_PSELN_PSELN_Pos) </span></div><div class="line"><a name="l10449"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa5221cb9c8eea7e441821dc0d98f82c0">10449</a></span>&#160;<span class="preprocessor">#define SAADC_CH_PSELN_PSELN_NC (0UL) </span></div><div class="line"><a name="l10450"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a615bf35c01e772bc1d9599ca4980db56">10450</a></span>&#160;<span class="preprocessor">#define SAADC_CH_PSELN_PSELN_AnalogInput0 (1UL) </span></div><div class="line"><a name="l10451"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aaa045a1f13cd25ac95b5d14b5154abf3">10451</a></span>&#160;<span class="preprocessor">#define SAADC_CH_PSELN_PSELN_AnalogInput1 (2UL) </span></div><div class="line"><a name="l10452"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a60d6d0a3346f89fae5a3fb4015f19695">10452</a></span>&#160;<span class="preprocessor">#define SAADC_CH_PSELN_PSELN_AnalogInput2 (3UL) </span></div><div class="line"><a name="l10453"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aee2a4308ce07ef7d25bb4ea30dbed5c7">10453</a></span>&#160;<span class="preprocessor">#define SAADC_CH_PSELN_PSELN_AnalogInput3 (4UL) </span></div><div class="line"><a name="l10454"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af35540818d94fee3e276af8c32a76260">10454</a></span>&#160;<span class="preprocessor">#define SAADC_CH_PSELN_PSELN_AnalogInput4 (5UL) </span></div><div class="line"><a name="l10455"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae7d6e35a455cec2176795875b1dffeae">10455</a></span>&#160;<span class="preprocessor">#define SAADC_CH_PSELN_PSELN_AnalogInput5 (6UL) </span></div><div class="line"><a name="l10456"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa3e4460df874e12964f930b74c2c20be">10456</a></span>&#160;<span class="preprocessor">#define SAADC_CH_PSELN_PSELN_AnalogInput6 (7UL) </span></div><div class="line"><a name="l10457"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a74d427499137b46f911f1ecc1232e6ed">10457</a></span>&#160;<span class="preprocessor">#define SAADC_CH_PSELN_PSELN_AnalogInput7 (8UL) </span></div><div class="line"><a name="l10458"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a366babe9ba61c160412fbf0160e04ffc">10458</a></span>&#160;<span class="preprocessor">#define SAADC_CH_PSELN_PSELN_VDD (9UL) </span></div><div class="line"><a name="l10459"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af9fff8c4441df4ba97e0ab0661308845">10459</a></span>&#160;<span class="preprocessor">#define SAADC_CH_PSELN_PSELN_VDDHDIV5 (0x11UL) </span></div><div class="line"><a name="l10461"></a><span class="lineno">10461</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: SAADC_CH_CONFIG */</span><span class="preprocessor"></span></div><div class="line"><a name="l10462"></a><span class="lineno">10462</span>&#160;<span class="comment">/* Description: Description cluster[0]:  Input configuration for CH[0] */</span></div><div class="line"><a name="l10463"></a><span class="lineno">10463</span>&#160;</div><div class="line"><a name="l10464"></a><span class="lineno">10464</span>&#160;<span class="comment">/* Bit 24 : Enable burst mode */</span></div><div class="line"><a name="l10465"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5677f5681741e76b251b454e28e693b4">10465</a></span>&#160;<span class="preprocessor">#define SAADC_CH_CONFIG_BURST_Pos (24UL) </span></div><div class="line"><a name="l10466"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a198da48ba2cb812dd82d4b917a92da29">10466</a></span>&#160;<span class="preprocessor">#define SAADC_CH_CONFIG_BURST_Msk (0x1UL &lt;&lt; SAADC_CH_CONFIG_BURST_Pos) </span></div><div class="line"><a name="l10467"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae923f73025bd7419b3f2af712c83ef42">10467</a></span>&#160;<span class="preprocessor">#define SAADC_CH_CONFIG_BURST_Disabled (0UL) </span></div><div class="line"><a name="l10468"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a06aed7019b5b23bfa43e42bc8962bb08">10468</a></span>&#160;<span class="preprocessor">#define SAADC_CH_CONFIG_BURST_Enabled (1UL) </span></div><div class="line"><a name="l10470"></a><span class="lineno">10470</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 20 : Enable differential mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l10471"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a01138ab5ac51709a49de8422988aa372">10471</a></span>&#160;<span class="preprocessor">#define SAADC_CH_CONFIG_MODE_Pos (20UL) </span></div><div class="line"><a name="l10472"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a39af906913675fd5b0565dfd914119cf">10472</a></span>&#160;<span class="preprocessor">#define SAADC_CH_CONFIG_MODE_Msk (0x1UL &lt;&lt; SAADC_CH_CONFIG_MODE_Pos) </span></div><div class="line"><a name="l10473"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad15a4524a31336e6651d39c5bc53319e">10473</a></span>&#160;<span class="preprocessor">#define SAADC_CH_CONFIG_MODE_SE (0UL) </span></div><div class="line"><a name="l10474"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a468c475aed9b4f53b106e2ac8c4bd05d">10474</a></span>&#160;<span class="preprocessor">#define SAADC_CH_CONFIG_MODE_Diff (1UL) </span></div><div class="line"><a name="l10476"></a><span class="lineno">10476</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 18..16 : Acquisition time, the time the ADC uses to sample the input voltage */</span><span class="preprocessor"></span></div><div class="line"><a name="l10477"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4dba115d33b1b59933154a519a8211da">10477</a></span>&#160;<span class="preprocessor">#define SAADC_CH_CONFIG_TACQ_Pos (16UL) </span></div><div class="line"><a name="l10478"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac9a7f618b421387e94ee9466e9e46069">10478</a></span>&#160;<span class="preprocessor">#define SAADC_CH_CONFIG_TACQ_Msk (0x7UL &lt;&lt; SAADC_CH_CONFIG_TACQ_Pos) </span></div><div class="line"><a name="l10479"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a19bf88cee92a62d53274c8a776f1cdd3">10479</a></span>&#160;<span class="preprocessor">#define SAADC_CH_CONFIG_TACQ_3us (0UL) </span></div><div class="line"><a name="l10480"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afdff17041921b9a3ba4c4bea670c07ad">10480</a></span>&#160;<span class="preprocessor">#define SAADC_CH_CONFIG_TACQ_5us (1UL) </span></div><div class="line"><a name="l10481"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a64cd63ca332ae3416a126026d036aa0d">10481</a></span>&#160;<span class="preprocessor">#define SAADC_CH_CONFIG_TACQ_10us (2UL) </span></div><div class="line"><a name="l10482"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2270fd73e2623dd9990619480e7ca66b">10482</a></span>&#160;<span class="preprocessor">#define SAADC_CH_CONFIG_TACQ_15us (3UL) </span></div><div class="line"><a name="l10483"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9108eebc012d4ce126114bab6dc34f11">10483</a></span>&#160;<span class="preprocessor">#define SAADC_CH_CONFIG_TACQ_20us (4UL) </span></div><div class="line"><a name="l10484"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a983bbc91bee976b9c53d53147fd9f1b8">10484</a></span>&#160;<span class="preprocessor">#define SAADC_CH_CONFIG_TACQ_40us (5UL) </span></div><div class="line"><a name="l10486"></a><span class="lineno">10486</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 12 : Reference control */</span><span class="preprocessor"></span></div><div class="line"><a name="l10487"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad5f32a8ab00613b68e8bd23c91f2475f">10487</a></span>&#160;<span class="preprocessor">#define SAADC_CH_CONFIG_REFSEL_Pos (12UL) </span></div><div class="line"><a name="l10488"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab74d1d96adba907eb4263541498bbbe3">10488</a></span>&#160;<span class="preprocessor">#define SAADC_CH_CONFIG_REFSEL_Msk (0x1UL &lt;&lt; SAADC_CH_CONFIG_REFSEL_Pos) </span></div><div class="line"><a name="l10489"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acdcc5bd9a9b76aa2c8a3aef243f991dd">10489</a></span>&#160;<span class="preprocessor">#define SAADC_CH_CONFIG_REFSEL_Internal (0UL) </span></div><div class="line"><a name="l10490"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a56aeadac5a7ad8ebca90ded0410cc3d9">10490</a></span>&#160;<span class="preprocessor">#define SAADC_CH_CONFIG_REFSEL_VDD1_4 (1UL) </span></div><div class="line"><a name="l10492"></a><span class="lineno">10492</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 10..8 : Gain control */</span><span class="preprocessor"></span></div><div class="line"><a name="l10493"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8af43f3ece206429d80edc6af7543877">10493</a></span>&#160;<span class="preprocessor">#define SAADC_CH_CONFIG_GAIN_Pos (8UL) </span></div><div class="line"><a name="l10494"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adf4907094eb352ed9a4bfca28aa4b39c">10494</a></span>&#160;<span class="preprocessor">#define SAADC_CH_CONFIG_GAIN_Msk (0x7UL &lt;&lt; SAADC_CH_CONFIG_GAIN_Pos) </span></div><div class="line"><a name="l10495"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae66c690c58a67503999a7a92ad8d3e38">10495</a></span>&#160;<span class="preprocessor">#define SAADC_CH_CONFIG_GAIN_Gain1_6 (0UL) </span></div><div class="line"><a name="l10496"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abbe8173395076b9acc4f10a5d33dc67d">10496</a></span>&#160;<span class="preprocessor">#define SAADC_CH_CONFIG_GAIN_Gain1_5 (1UL) </span></div><div class="line"><a name="l10497"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adb74131381a42e2b20933856e59829d3">10497</a></span>&#160;<span class="preprocessor">#define SAADC_CH_CONFIG_GAIN_Gain1_4 (2UL) </span></div><div class="line"><a name="l10498"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a11e156f12b6cc7aa8186e7c0a64fa52e">10498</a></span>&#160;<span class="preprocessor">#define SAADC_CH_CONFIG_GAIN_Gain1_3 (3UL) </span></div><div class="line"><a name="l10499"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae3bdaa73e2d136c611a5b0babbdc7eff">10499</a></span>&#160;<span class="preprocessor">#define SAADC_CH_CONFIG_GAIN_Gain1_2 (4UL) </span></div><div class="line"><a name="l10500"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0b4dfdfe6a617adf9b47539450b9a876">10500</a></span>&#160;<span class="preprocessor">#define SAADC_CH_CONFIG_GAIN_Gain1 (5UL) </span></div><div class="line"><a name="l10501"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a33a906346b7026f4c9325677af9e5fe9">10501</a></span>&#160;<span class="preprocessor">#define SAADC_CH_CONFIG_GAIN_Gain2 (6UL) </span></div><div class="line"><a name="l10502"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a60e4e2576d9b4a3e699aa4490b6dd397">10502</a></span>&#160;<span class="preprocessor">#define SAADC_CH_CONFIG_GAIN_Gain4 (7UL) </span></div><div class="line"><a name="l10504"></a><span class="lineno">10504</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 5..4 : Negative channel resistor control */</span><span class="preprocessor"></span></div><div class="line"><a name="l10505"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acf43a40819502ee8f78bd85ded24f970">10505</a></span>&#160;<span class="preprocessor">#define SAADC_CH_CONFIG_RESN_Pos (4UL) </span></div><div class="line"><a name="l10506"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2d3c5689550b0116db176127829762eb">10506</a></span>&#160;<span class="preprocessor">#define SAADC_CH_CONFIG_RESN_Msk (0x3UL &lt;&lt; SAADC_CH_CONFIG_RESN_Pos) </span></div><div class="line"><a name="l10507"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4b4729cf18ea44b5e4c408b252bbb3bb">10507</a></span>&#160;<span class="preprocessor">#define SAADC_CH_CONFIG_RESN_Bypass (0UL) </span></div><div class="line"><a name="l10508"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a407a253f548a9afcbbaabdfdea623bb4">10508</a></span>&#160;<span class="preprocessor">#define SAADC_CH_CONFIG_RESN_Pulldown (1UL) </span></div><div class="line"><a name="l10509"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab9002408d1c8ea5dd6bcacaf3fa1c0d9">10509</a></span>&#160;<span class="preprocessor">#define SAADC_CH_CONFIG_RESN_Pullup (2UL) </span></div><div class="line"><a name="l10510"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab92043f76714bc479cdcd5fecc2988f6">10510</a></span>&#160;<span class="preprocessor">#define SAADC_CH_CONFIG_RESN_VDD1_2 (3UL) </span></div><div class="line"><a name="l10512"></a><span class="lineno">10512</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 1..0 : Positive channel resistor control */</span><span class="preprocessor"></span></div><div class="line"><a name="l10513"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ace12dcdd198add7ca74d77f6afd5e2bb">10513</a></span>&#160;<span class="preprocessor">#define SAADC_CH_CONFIG_RESP_Pos (0UL) </span></div><div class="line"><a name="l10514"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7115129a885b8674b213f3d80b647039">10514</a></span>&#160;<span class="preprocessor">#define SAADC_CH_CONFIG_RESP_Msk (0x3UL &lt;&lt; SAADC_CH_CONFIG_RESP_Pos) </span></div><div class="line"><a name="l10515"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a50655a98a787395e0244ddf910f08bfa">10515</a></span>&#160;<span class="preprocessor">#define SAADC_CH_CONFIG_RESP_Bypass (0UL) </span></div><div class="line"><a name="l10516"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9c7915de5d8808a44049d198f524ea39">10516</a></span>&#160;<span class="preprocessor">#define SAADC_CH_CONFIG_RESP_Pulldown (1UL) </span></div><div class="line"><a name="l10517"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae0f611a513985d67dad94868c3c0375c">10517</a></span>&#160;<span class="preprocessor">#define SAADC_CH_CONFIG_RESP_Pullup (2UL) </span></div><div class="line"><a name="l10518"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6c7a37c746d5ac92c5180937a9a17ea4">10518</a></span>&#160;<span class="preprocessor">#define SAADC_CH_CONFIG_RESP_VDD1_2 (3UL) </span></div><div class="line"><a name="l10520"></a><span class="lineno">10520</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: SAADC_CH_LIMIT */</span><span class="preprocessor"></span></div><div class="line"><a name="l10521"></a><span class="lineno">10521</span>&#160;<span class="comment">/* Description: Description cluster[0]:  High/low limits for event monitoring a channel */</span></div><div class="line"><a name="l10522"></a><span class="lineno">10522</span>&#160;</div><div class="line"><a name="l10523"></a><span class="lineno">10523</span>&#160;<span class="comment">/* Bits 31..16 : High level limit */</span></div><div class="line"><a name="l10524"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0f649afc089f64b0d93eb4991657c222">10524</a></span>&#160;<span class="preprocessor">#define SAADC_CH_LIMIT_HIGH_Pos (16UL) </span></div><div class="line"><a name="l10525"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a01230d669f261047f700eb0d237144b8">10525</a></span>&#160;<span class="preprocessor">#define SAADC_CH_LIMIT_HIGH_Msk (0xFFFFUL &lt;&lt; SAADC_CH_LIMIT_HIGH_Pos) </span></div><div class="line"><a name="l10527"></a><span class="lineno">10527</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 15..0 : Low level limit */</span><span class="preprocessor"></span></div><div class="line"><a name="l10528"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3e0ac8c2c660df993e1f83b6fd6b0f47">10528</a></span>&#160;<span class="preprocessor">#define SAADC_CH_LIMIT_LOW_Pos (0UL) </span></div><div class="line"><a name="l10529"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad7711767e5717d251f9da3a919cccf1d">10529</a></span>&#160;<span class="preprocessor">#define SAADC_CH_LIMIT_LOW_Msk (0xFFFFUL &lt;&lt; SAADC_CH_LIMIT_LOW_Pos) </span></div><div class="line"><a name="l10531"></a><span class="lineno">10531</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: SAADC_RESOLUTION */</span><span class="preprocessor"></span></div><div class="line"><a name="l10532"></a><span class="lineno">10532</span>&#160;<span class="comment">/* Description: Resolution configuration */</span></div><div class="line"><a name="l10533"></a><span class="lineno">10533</span>&#160;</div><div class="line"><a name="l10534"></a><span class="lineno">10534</span>&#160;<span class="comment">/* Bits 2..0 : Set the resolution */</span></div><div class="line"><a name="l10535"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5ed0e31fdf6436b25622fe4775dd38c4">10535</a></span>&#160;<span class="preprocessor">#define SAADC_RESOLUTION_VAL_Pos (0UL) </span></div><div class="line"><a name="l10536"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2daffa667198472909c93e652380739f">10536</a></span>&#160;<span class="preprocessor">#define SAADC_RESOLUTION_VAL_Msk (0x7UL &lt;&lt; SAADC_RESOLUTION_VAL_Pos) </span></div><div class="line"><a name="l10537"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5f7b4affd850f53439b2ab7d655f1faf">10537</a></span>&#160;<span class="preprocessor">#define SAADC_RESOLUTION_VAL_8bit (0UL) </span></div><div class="line"><a name="l10538"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a05ceb7524388fe06bc2a37bb77a8e09d">10538</a></span>&#160;<span class="preprocessor">#define SAADC_RESOLUTION_VAL_10bit (1UL) </span></div><div class="line"><a name="l10539"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a958810ad3ab152f2ffbf2464cf10cf3e">10539</a></span>&#160;<span class="preprocessor">#define SAADC_RESOLUTION_VAL_12bit (2UL) </span></div><div class="line"><a name="l10540"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a442c9e6d21b4370080aff07f4507d8b6">10540</a></span>&#160;<span class="preprocessor">#define SAADC_RESOLUTION_VAL_14bit (3UL) </span></div><div class="line"><a name="l10542"></a><span class="lineno">10542</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: SAADC_OVERSAMPLE */</span><span class="preprocessor"></span></div><div class="line"><a name="l10543"></a><span class="lineno">10543</span>&#160;<span class="comment">/* Description: Oversampling configuration. OVERSAMPLE should not be combined with SCAN. The RESOLUTION is applied before averaging, thus for high OVERSAMPLE a higher RESOLUTION should be used. */</span></div><div class="line"><a name="l10544"></a><span class="lineno">10544</span>&#160;</div><div class="line"><a name="l10545"></a><span class="lineno">10545</span>&#160;<span class="comment">/* Bits 3..0 : Oversample control */</span></div><div class="line"><a name="l10546"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2c957e929ec0632fc0d73dba53f3b2d3">10546</a></span>&#160;<span class="preprocessor">#define SAADC_OVERSAMPLE_OVERSAMPLE_Pos (0UL) </span></div><div class="line"><a name="l10547"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a035dd864258c31cf245cfc98b4b6c635">10547</a></span>&#160;<span class="preprocessor">#define SAADC_OVERSAMPLE_OVERSAMPLE_Msk (0xFUL &lt;&lt; SAADC_OVERSAMPLE_OVERSAMPLE_Pos) </span></div><div class="line"><a name="l10548"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab1b78fed350b28574b8ea7322aaf2d3f">10548</a></span>&#160;<span class="preprocessor">#define SAADC_OVERSAMPLE_OVERSAMPLE_Bypass (0UL) </span></div><div class="line"><a name="l10549"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aec2687bc9f9a10981b3f4361f5b55efc">10549</a></span>&#160;<span class="preprocessor">#define SAADC_OVERSAMPLE_OVERSAMPLE_Over2x (1UL) </span></div><div class="line"><a name="l10550"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0301cbf0fe1a4ba38863b075739b8a36">10550</a></span>&#160;<span class="preprocessor">#define SAADC_OVERSAMPLE_OVERSAMPLE_Over4x (2UL) </span></div><div class="line"><a name="l10551"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a594b603556b0b30f23054eeb79c23958">10551</a></span>&#160;<span class="preprocessor">#define SAADC_OVERSAMPLE_OVERSAMPLE_Over8x (3UL) </span></div><div class="line"><a name="l10552"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad6288a7b9efc8a3fdf287ea4578bfeaa">10552</a></span>&#160;<span class="preprocessor">#define SAADC_OVERSAMPLE_OVERSAMPLE_Over16x (4UL) </span></div><div class="line"><a name="l10553"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3b25d87a02fd5fcad0a60a9603368143">10553</a></span>&#160;<span class="preprocessor">#define SAADC_OVERSAMPLE_OVERSAMPLE_Over32x (5UL) </span></div><div class="line"><a name="l10554"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a98258b43cf7098b75cc8e149ad4685e8">10554</a></span>&#160;<span class="preprocessor">#define SAADC_OVERSAMPLE_OVERSAMPLE_Over64x (6UL) </span></div><div class="line"><a name="l10555"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aaeb0a3c3bf8cb7e0383c1f9155168edb">10555</a></span>&#160;<span class="preprocessor">#define SAADC_OVERSAMPLE_OVERSAMPLE_Over128x (7UL) </span></div><div class="line"><a name="l10556"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af6f960d1a95b4771fff62843e551990a">10556</a></span>&#160;<span class="preprocessor">#define SAADC_OVERSAMPLE_OVERSAMPLE_Over256x (8UL) </span></div><div class="line"><a name="l10558"></a><span class="lineno">10558</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: SAADC_SAMPLERATE */</span><span class="preprocessor"></span></div><div class="line"><a name="l10559"></a><span class="lineno">10559</span>&#160;<span class="comment">/* Description: Controls normal or continuous sample rate */</span></div><div class="line"><a name="l10560"></a><span class="lineno">10560</span>&#160;</div><div class="line"><a name="l10561"></a><span class="lineno">10561</span>&#160;<span class="comment">/* Bit 12 : Select mode for sample rate control */</span></div><div class="line"><a name="l10562"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab0ce2fc0e558c96d31af5471cdae6587">10562</a></span>&#160;<span class="preprocessor">#define SAADC_SAMPLERATE_MODE_Pos (12UL) </span></div><div class="line"><a name="l10563"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a485950080f308bc84f0437aa0d5b7e90">10563</a></span>&#160;<span class="preprocessor">#define SAADC_SAMPLERATE_MODE_Msk (0x1UL &lt;&lt; SAADC_SAMPLERATE_MODE_Pos) </span></div><div class="line"><a name="l10564"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a702ec473f56c1b7f097cd521e5c1186d">10564</a></span>&#160;<span class="preprocessor">#define SAADC_SAMPLERATE_MODE_Task (0UL) </span></div><div class="line"><a name="l10565"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa58b01f156c23b60521999214454d518">10565</a></span>&#160;<span class="preprocessor">#define SAADC_SAMPLERATE_MODE_Timers (1UL) </span></div><div class="line"><a name="l10567"></a><span class="lineno">10567</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 10..0 : Capture and compare value. Sample rate is 16 MHz/CC */</span><span class="preprocessor"></span></div><div class="line"><a name="l10568"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1a726ab0b0e3e325f9000d1069b920c3">10568</a></span>&#160;<span class="preprocessor">#define SAADC_SAMPLERATE_CC_Pos (0UL) </span></div><div class="line"><a name="l10569"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a70df2860ee242e4ccbb29b0b77703f64">10569</a></span>&#160;<span class="preprocessor">#define SAADC_SAMPLERATE_CC_Msk (0x7FFUL &lt;&lt; SAADC_SAMPLERATE_CC_Pos) </span></div><div class="line"><a name="l10571"></a><span class="lineno">10571</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: SAADC_RESULT_PTR */</span><span class="preprocessor"></span></div><div class="line"><a name="l10572"></a><span class="lineno">10572</span>&#160;<span class="comment">/* Description: Data pointer */</span></div><div class="line"><a name="l10573"></a><span class="lineno">10573</span>&#160;</div><div class="line"><a name="l10574"></a><span class="lineno">10574</span>&#160;<span class="comment">/* Bits 31..0 : Data pointer */</span></div><div class="line"><a name="l10575"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af569f3c8591f6975b825682e78b0ed59">10575</a></span>&#160;<span class="preprocessor">#define SAADC_RESULT_PTR_PTR_Pos (0UL) </span></div><div class="line"><a name="l10576"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a37efd42274c41da7e8ee45748a8fa7e6">10576</a></span>&#160;<span class="preprocessor">#define SAADC_RESULT_PTR_PTR_Msk (0xFFFFFFFFUL &lt;&lt; SAADC_RESULT_PTR_PTR_Pos) </span></div><div class="line"><a name="l10578"></a><span class="lineno">10578</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: SAADC_RESULT_MAXCNT */</span><span class="preprocessor"></span></div><div class="line"><a name="l10579"></a><span class="lineno">10579</span>&#160;<span class="comment">/* Description: Maximum number of buffer words to transfer */</span></div><div class="line"><a name="l10580"></a><span class="lineno">10580</span>&#160;</div><div class="line"><a name="l10581"></a><span class="lineno">10581</span>&#160;<span class="comment">/* Bits 14..0 : Maximum number of buffer words to transfer */</span></div><div class="line"><a name="l10582"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad18f7a314664e3b2da8b9f5b12166268">10582</a></span>&#160;<span class="preprocessor">#define SAADC_RESULT_MAXCNT_MAXCNT_Pos (0UL) </span></div><div class="line"><a name="l10583"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a530dc415e55d1f8626e14e8fd2d5319c">10583</a></span>&#160;<span class="preprocessor">#define SAADC_RESULT_MAXCNT_MAXCNT_Msk (0x7FFFUL &lt;&lt; SAADC_RESULT_MAXCNT_MAXCNT_Pos) </span></div><div class="line"><a name="l10585"></a><span class="lineno">10585</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: SAADC_RESULT_AMOUNT */</span><span class="preprocessor"></span></div><div class="line"><a name="l10586"></a><span class="lineno">10586</span>&#160;<span class="comment">/* Description: Number of buffer words transferred since last START */</span></div><div class="line"><a name="l10587"></a><span class="lineno">10587</span>&#160;</div><div class="line"><a name="l10588"></a><span class="lineno">10588</span>&#160;<span class="comment">/* Bits 14..0 : Number of buffer words transferred since last START. This register can be read after an END or STOPPED event. */</span></div><div class="line"><a name="l10589"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0d56c59ecf3fbaa91197803487e7f862">10589</a></span>&#160;<span class="preprocessor">#define SAADC_RESULT_AMOUNT_AMOUNT_Pos (0UL) </span></div><div class="line"><a name="l10590"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a816789a191b9822ff00cb3e217d2b12e">10590</a></span>&#160;<span class="preprocessor">#define SAADC_RESULT_AMOUNT_AMOUNT_Msk (0x7FFFUL &lt;&lt; SAADC_RESULT_AMOUNT_AMOUNT_Pos) </span></div><div class="line"><a name="l10593"></a><span class="lineno">10593</span>&#160;<span class="preprocessor"></span><span class="comment">/* Peripheral: SPI */</span><span class="preprocessor"></span></div><div class="line"><a name="l10594"></a><span class="lineno">10594</span>&#160;<span class="comment">/* Description: Serial Peripheral Interface 0 */</span></div><div class="line"><a name="l10595"></a><span class="lineno">10595</span>&#160;</div><div class="line"><a name="l10596"></a><span class="lineno">10596</span>&#160;<span class="comment">/* Register: SPI_INTENSET */</span></div><div class="line"><a name="l10597"></a><span class="lineno">10597</span>&#160;<span class="comment">/* Description: Enable interrupt */</span></div><div class="line"><a name="l10598"></a><span class="lineno">10598</span>&#160;</div><div class="line"><a name="l10599"></a><span class="lineno">10599</span>&#160;<span class="comment">/* Bit 2 : Write &#39;1&#39; to Enable interrupt for READY event */</span></div><div class="line"><a name="l10600"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a800fe8839aa823aa1ad41966574eb10c">10600</a></span>&#160;<span class="preprocessor">#define SPI_INTENSET_READY_Pos (2UL) </span></div><div class="line"><a name="l10601"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0fbd241977043c7e7ac1f2403a9cd2ec">10601</a></span>&#160;<span class="preprocessor">#define SPI_INTENSET_READY_Msk (0x1UL &lt;&lt; SPI_INTENSET_READY_Pos) </span></div><div class="line"><a name="l10602"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac1e149757813bbe8119a6799374b521e">10602</a></span>&#160;<span class="preprocessor">#define SPI_INTENSET_READY_Disabled (0UL) </span></div><div class="line"><a name="l10603"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a49a10aa8d836c9f04a4be423c79f93e2">10603</a></span>&#160;<span class="preprocessor">#define SPI_INTENSET_READY_Enabled (1UL) </span></div><div class="line"><a name="l10604"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abce0d9d17ae6928cdc229ea84995871b">10604</a></span>&#160;<span class="preprocessor">#define SPI_INTENSET_READY_Set (1UL) </span></div><div class="line"><a name="l10606"></a><span class="lineno">10606</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: SPI_INTENCLR */</span><span class="preprocessor"></span></div><div class="line"><a name="l10607"></a><span class="lineno">10607</span>&#160;<span class="comment">/* Description: Disable interrupt */</span></div><div class="line"><a name="l10608"></a><span class="lineno">10608</span>&#160;</div><div class="line"><a name="l10609"></a><span class="lineno">10609</span>&#160;<span class="comment">/* Bit 2 : Write &#39;1&#39; to Disable interrupt for READY event */</span></div><div class="line"><a name="l10610"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7b160f65ab4e81147306e2229aff0813">10610</a></span>&#160;<span class="preprocessor">#define SPI_INTENCLR_READY_Pos (2UL) </span></div><div class="line"><a name="l10611"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a321406e05ee42346781fbe8821e7b517">10611</a></span>&#160;<span class="preprocessor">#define SPI_INTENCLR_READY_Msk (0x1UL &lt;&lt; SPI_INTENCLR_READY_Pos) </span></div><div class="line"><a name="l10612"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a576af6c40b72cd9526985e5d8fe854e2">10612</a></span>&#160;<span class="preprocessor">#define SPI_INTENCLR_READY_Disabled (0UL) </span></div><div class="line"><a name="l10613"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac7b949868ac693129478d1af76b1931a">10613</a></span>&#160;<span class="preprocessor">#define SPI_INTENCLR_READY_Enabled (1UL) </span></div><div class="line"><a name="l10614"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7fb15273f8a2db04d5ea2a6c272699e4">10614</a></span>&#160;<span class="preprocessor">#define SPI_INTENCLR_READY_Clear (1UL) </span></div><div class="line"><a name="l10616"></a><span class="lineno">10616</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: SPI_ENABLE */</span><span class="preprocessor"></span></div><div class="line"><a name="l10617"></a><span class="lineno">10617</span>&#160;<span class="comment">/* Description: Enable SPI */</span></div><div class="line"><a name="l10618"></a><span class="lineno">10618</span>&#160;</div><div class="line"><a name="l10619"></a><span class="lineno">10619</span>&#160;<span class="comment">/* Bits 3..0 : Enable or disable SPI */</span></div><div class="line"><a name="l10620"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a68e12aaea08596b264d838af868558b7">10620</a></span>&#160;<span class="preprocessor">#define SPI_ENABLE_ENABLE_Pos (0UL) </span></div><div class="line"><a name="l10621"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a421a62b6dacbfc3453cc0fc47bd132da">10621</a></span>&#160;<span class="preprocessor">#define SPI_ENABLE_ENABLE_Msk (0xFUL &lt;&lt; SPI_ENABLE_ENABLE_Pos) </span></div><div class="line"><a name="l10622"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afcc6d9dda41ff90b390800097016fb11">10622</a></span>&#160;<span class="preprocessor">#define SPI_ENABLE_ENABLE_Disabled (0UL) </span></div><div class="line"><a name="l10623"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acfd4e716b0d960d5cd4c9ae8b1e83e7f">10623</a></span>&#160;<span class="preprocessor">#define SPI_ENABLE_ENABLE_Enabled (1UL) </span></div><div class="line"><a name="l10625"></a><span class="lineno">10625</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: SPI_PSEL_SCK */</span><span class="preprocessor"></span></div><div class="line"><a name="l10626"></a><span class="lineno">10626</span>&#160;<span class="comment">/* Description: Pin select for SCK */</span></div><div class="line"><a name="l10627"></a><span class="lineno">10627</span>&#160;</div><div class="line"><a name="l10628"></a><span class="lineno">10628</span>&#160;<span class="comment">/* Bit 31 : Connection */</span></div><div class="line"><a name="l10629"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a17961494064d1cf863b8aca51bf84d38">10629</a></span>&#160;<span class="preprocessor">#define SPI_PSEL_SCK_CONNECT_Pos (31UL) </span></div><div class="line"><a name="l10630"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4201e1d74e451790c7624ad41da03913">10630</a></span>&#160;<span class="preprocessor">#define SPI_PSEL_SCK_CONNECT_Msk (0x1UL &lt;&lt; SPI_PSEL_SCK_CONNECT_Pos) </span></div><div class="line"><a name="l10631"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a915dc023e3d950ceb6112462ab9802f1">10631</a></span>&#160;<span class="preprocessor">#define SPI_PSEL_SCK_CONNECT_Connected (0UL) </span></div><div class="line"><a name="l10632"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a53be9df3a82a5048d968d2fc391d5b74">10632</a></span>&#160;<span class="preprocessor">#define SPI_PSEL_SCK_CONNECT_Disconnected (1UL) </span></div><div class="line"><a name="l10634"></a><span class="lineno">10634</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 6..5 : Port number */</span><span class="preprocessor"></span></div><div class="line"><a name="l10635"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa21da67b3f4782867adbe7901e93269e">10635</a></span>&#160;<span class="preprocessor">#define SPI_PSEL_SCK_PORT_Pos (5UL) </span></div><div class="line"><a name="l10636"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae1e57456f5935da86ce1f7593de98090">10636</a></span>&#160;<span class="preprocessor">#define SPI_PSEL_SCK_PORT_Msk (0x3UL &lt;&lt; SPI_PSEL_SCK_PORT_Pos) </span></div><div class="line"><a name="l10638"></a><span class="lineno">10638</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 4..0 : Pin number */</span><span class="preprocessor"></span></div><div class="line"><a name="l10639"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0857a330f2791f179189b28aad68764e">10639</a></span>&#160;<span class="preprocessor">#define SPI_PSEL_SCK_PIN_Pos (0UL) </span></div><div class="line"><a name="l10640"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a251e15028ed5ff1d6f7345fbf5c2b9f6">10640</a></span>&#160;<span class="preprocessor">#define SPI_PSEL_SCK_PIN_Msk (0x1FUL &lt;&lt; SPI_PSEL_SCK_PIN_Pos) </span></div><div class="line"><a name="l10642"></a><span class="lineno">10642</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: SPI_PSEL_MOSI */</span><span class="preprocessor"></span></div><div class="line"><a name="l10643"></a><span class="lineno">10643</span>&#160;<span class="comment">/* Description: Pin select for MOSI signal */</span></div><div class="line"><a name="l10644"></a><span class="lineno">10644</span>&#160;</div><div class="line"><a name="l10645"></a><span class="lineno">10645</span>&#160;<span class="comment">/* Bit 31 : Connection */</span></div><div class="line"><a name="l10646"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae023a79ff3fb14e75867432b821afadb">10646</a></span>&#160;<span class="preprocessor">#define SPI_PSEL_MOSI_CONNECT_Pos (31UL) </span></div><div class="line"><a name="l10647"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aecfed9fc8ac724080402f5ce096c15d7">10647</a></span>&#160;<span class="preprocessor">#define SPI_PSEL_MOSI_CONNECT_Msk (0x1UL &lt;&lt; SPI_PSEL_MOSI_CONNECT_Pos) </span></div><div class="line"><a name="l10648"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7b2655480da1acb6d4083e4c4965b86d">10648</a></span>&#160;<span class="preprocessor">#define SPI_PSEL_MOSI_CONNECT_Connected (0UL) </span></div><div class="line"><a name="l10649"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a57f669259d815cf14d57ba4c8faeb677">10649</a></span>&#160;<span class="preprocessor">#define SPI_PSEL_MOSI_CONNECT_Disconnected (1UL) </span></div><div class="line"><a name="l10651"></a><span class="lineno">10651</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 6..5 : Port number */</span><span class="preprocessor"></span></div><div class="line"><a name="l10652"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9570f7ca0bf4b43cbc40518aa73f9d2f">10652</a></span>&#160;<span class="preprocessor">#define SPI_PSEL_MOSI_PORT_Pos (5UL) </span></div><div class="line"><a name="l10653"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac0577968c17e9eed3390f251d1eee11e">10653</a></span>&#160;<span class="preprocessor">#define SPI_PSEL_MOSI_PORT_Msk (0x3UL &lt;&lt; SPI_PSEL_MOSI_PORT_Pos) </span></div><div class="line"><a name="l10655"></a><span class="lineno">10655</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 4..0 : Pin number */</span><span class="preprocessor"></span></div><div class="line"><a name="l10656"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a511b4091f3c47c60bdb97d2d28095d83">10656</a></span>&#160;<span class="preprocessor">#define SPI_PSEL_MOSI_PIN_Pos (0UL) </span></div><div class="line"><a name="l10657"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a81417bd7b7c02d8bc94e1cfaa51e4b99">10657</a></span>&#160;<span class="preprocessor">#define SPI_PSEL_MOSI_PIN_Msk (0x1FUL &lt;&lt; SPI_PSEL_MOSI_PIN_Pos) </span></div><div class="line"><a name="l10659"></a><span class="lineno">10659</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: SPI_PSEL_MISO */</span><span class="preprocessor"></span></div><div class="line"><a name="l10660"></a><span class="lineno">10660</span>&#160;<span class="comment">/* Description: Pin select for MISO signal */</span></div><div class="line"><a name="l10661"></a><span class="lineno">10661</span>&#160;</div><div class="line"><a name="l10662"></a><span class="lineno">10662</span>&#160;<span class="comment">/* Bit 31 : Connection */</span></div><div class="line"><a name="l10663"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5a3f868567588ebb20266b29884b2d18">10663</a></span>&#160;<span class="preprocessor">#define SPI_PSEL_MISO_CONNECT_Pos (31UL) </span></div><div class="line"><a name="l10664"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a56a677cf23708ad9c944b5521fc579fd">10664</a></span>&#160;<span class="preprocessor">#define SPI_PSEL_MISO_CONNECT_Msk (0x1UL &lt;&lt; SPI_PSEL_MISO_CONNECT_Pos) </span></div><div class="line"><a name="l10665"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a59b083e5c58dcb41835f93242d1ea156">10665</a></span>&#160;<span class="preprocessor">#define SPI_PSEL_MISO_CONNECT_Connected (0UL) </span></div><div class="line"><a name="l10666"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a77d3366e9686d490b8197d16f8944ddc">10666</a></span>&#160;<span class="preprocessor">#define SPI_PSEL_MISO_CONNECT_Disconnected (1UL) </span></div><div class="line"><a name="l10668"></a><span class="lineno">10668</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 6..5 : Port number */</span><span class="preprocessor"></span></div><div class="line"><a name="l10669"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4a072033c2bfc200669b565050c1d957">10669</a></span>&#160;<span class="preprocessor">#define SPI_PSEL_MISO_PORT_Pos (5UL) </span></div><div class="line"><a name="l10670"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a57ae284987762b60161e9d2cd9095ec6">10670</a></span>&#160;<span class="preprocessor">#define SPI_PSEL_MISO_PORT_Msk (0x3UL &lt;&lt; SPI_PSEL_MISO_PORT_Pos) </span></div><div class="line"><a name="l10672"></a><span class="lineno">10672</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 4..0 : Pin number */</span><span class="preprocessor"></span></div><div class="line"><a name="l10673"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac8d2d38ca052650b2ee67ecd24d7db00">10673</a></span>&#160;<span class="preprocessor">#define SPI_PSEL_MISO_PIN_Pos (0UL) </span></div><div class="line"><a name="l10674"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a116dd6066e46ec983fb86570939ee17d">10674</a></span>&#160;<span class="preprocessor">#define SPI_PSEL_MISO_PIN_Msk (0x1FUL &lt;&lt; SPI_PSEL_MISO_PIN_Pos) </span></div><div class="line"><a name="l10676"></a><span class="lineno">10676</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: SPI_RXD */</span><span class="preprocessor"></span></div><div class="line"><a name="l10677"></a><span class="lineno">10677</span>&#160;<span class="comment">/* Description: RXD register */</span></div><div class="line"><a name="l10678"></a><span class="lineno">10678</span>&#160;</div><div class="line"><a name="l10679"></a><span class="lineno">10679</span>&#160;<span class="comment">/* Bits 7..0 : RX data received. Double buffered */</span></div><div class="line"><a name="l10680"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a578f550ce4ab208a1abbe1fe7a55a78c">10680</a></span>&#160;<span class="preprocessor">#define SPI_RXD_RXD_Pos (0UL) </span></div><div class="line"><a name="l10681"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8477855a048a7c60f9b58bcdf5a1e165">10681</a></span>&#160;<span class="preprocessor">#define SPI_RXD_RXD_Msk (0xFFUL &lt;&lt; SPI_RXD_RXD_Pos) </span></div><div class="line"><a name="l10683"></a><span class="lineno">10683</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: SPI_TXD */</span><span class="preprocessor"></span></div><div class="line"><a name="l10684"></a><span class="lineno">10684</span>&#160;<span class="comment">/* Description: TXD register */</span></div><div class="line"><a name="l10685"></a><span class="lineno">10685</span>&#160;</div><div class="line"><a name="l10686"></a><span class="lineno">10686</span>&#160;<span class="comment">/* Bits 7..0 : TX data to send. Double buffered */</span></div><div class="line"><a name="l10687"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7a8d912818ce0d590c6eff37de562ddb">10687</a></span>&#160;<span class="preprocessor">#define SPI_TXD_TXD_Pos (0UL) </span></div><div class="line"><a name="l10688"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af84aa487d08791ff022bb6e717bf4b02">10688</a></span>&#160;<span class="preprocessor">#define SPI_TXD_TXD_Msk (0xFFUL &lt;&lt; SPI_TXD_TXD_Pos) </span></div><div class="line"><a name="l10690"></a><span class="lineno">10690</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: SPI_FREQUENCY */</span><span class="preprocessor"></span></div><div class="line"><a name="l10691"></a><span class="lineno">10691</span>&#160;<span class="comment">/* Description: SPI frequency. Accuracy depends on the HFCLK source selected. */</span></div><div class="line"><a name="l10692"></a><span class="lineno">10692</span>&#160;</div><div class="line"><a name="l10693"></a><span class="lineno">10693</span>&#160;<span class="comment">/* Bits 31..0 : SPI master data rate */</span></div><div class="line"><a name="l10694"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a525ba8597f7a34b8839287e707891b11">10694</a></span>&#160;<span class="preprocessor">#define SPI_FREQUENCY_FREQUENCY_Pos (0UL) </span></div><div class="line"><a name="l10695"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac20cb03de643f2d8229423f2f943c8a1">10695</a></span>&#160;<span class="preprocessor">#define SPI_FREQUENCY_FREQUENCY_Msk (0xFFFFFFFFUL &lt;&lt; SPI_FREQUENCY_FREQUENCY_Pos) </span></div><div class="line"><a name="l10696"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8a87e9f72e22c4f79ae94214a1f498fa">10696</a></span>&#160;<span class="preprocessor">#define SPI_FREQUENCY_FREQUENCY_K125 (0x02000000UL) </span></div><div class="line"><a name="l10697"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a559a322be3a9ba00d2ba6120bc9c7cf0">10697</a></span>&#160;<span class="preprocessor">#define SPI_FREQUENCY_FREQUENCY_K250 (0x04000000UL) </span></div><div class="line"><a name="l10698"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a13afde3c6bf0693b731370414e1eb2c3">10698</a></span>&#160;<span class="preprocessor">#define SPI_FREQUENCY_FREQUENCY_K500 (0x08000000UL) </span></div><div class="line"><a name="l10699"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aecdbb9a7cb2bdb7e0e0bba5a57cb4266">10699</a></span>&#160;<span class="preprocessor">#define SPI_FREQUENCY_FREQUENCY_M1 (0x10000000UL) </span></div><div class="line"><a name="l10700"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad021ecf4ce34f7564b8b1c2847bf1cfd">10700</a></span>&#160;<span class="preprocessor">#define SPI_FREQUENCY_FREQUENCY_M2 (0x20000000UL) </span></div><div class="line"><a name="l10701"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9495ca0cf40c794edba1d2d0952bdede">10701</a></span>&#160;<span class="preprocessor">#define SPI_FREQUENCY_FREQUENCY_M4 (0x40000000UL) </span></div><div class="line"><a name="l10702"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae823863ce40aa314eb68428a73552bde">10702</a></span>&#160;<span class="preprocessor">#define SPI_FREQUENCY_FREQUENCY_M8 (0x80000000UL) </span></div><div class="line"><a name="l10704"></a><span class="lineno">10704</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: SPI_CONFIG */</span><span class="preprocessor"></span></div><div class="line"><a name="l10705"></a><span class="lineno">10705</span>&#160;<span class="comment">/* Description: Configuration register */</span></div><div class="line"><a name="l10706"></a><span class="lineno">10706</span>&#160;</div><div class="line"><a name="l10707"></a><span class="lineno">10707</span>&#160;<span class="comment">/* Bit 2 : Serial clock (SCK) polarity */</span></div><div class="line"><a name="l10708"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4b7d0687d82ec6f8a7e8e785db68f8f8">10708</a></span>&#160;<span class="preprocessor">#define SPI_CONFIG_CPOL_Pos (2UL) </span></div><div class="line"><a name="l10709"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a968ce7ca5991f2e2fdc3d12eb78dd787">10709</a></span>&#160;<span class="preprocessor">#define SPI_CONFIG_CPOL_Msk (0x1UL &lt;&lt; SPI_CONFIG_CPOL_Pos) </span></div><div class="line"><a name="l10710"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a31cf2f1494ebd512f99c8aac918ae625">10710</a></span>&#160;<span class="preprocessor">#define SPI_CONFIG_CPOL_ActiveHigh (0UL) </span></div><div class="line"><a name="l10711"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a466e201323107337f9c543a9c81a0689">10711</a></span>&#160;<span class="preprocessor">#define SPI_CONFIG_CPOL_ActiveLow (1UL) </span></div><div class="line"><a name="l10713"></a><span class="lineno">10713</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Serial clock (SCK) phase */</span><span class="preprocessor"></span></div><div class="line"><a name="l10714"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a58dd25cc3c307e3c7ccaea8e525b2537">10714</a></span>&#160;<span class="preprocessor">#define SPI_CONFIG_CPHA_Pos (1UL) </span></div><div class="line"><a name="l10715"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a35ccc89bb92c350fbe5898963c27c6d0">10715</a></span>&#160;<span class="preprocessor">#define SPI_CONFIG_CPHA_Msk (0x1UL &lt;&lt; SPI_CONFIG_CPHA_Pos) </span></div><div class="line"><a name="l10716"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab9c6ae7cf4a1168ace9524fb5e0b4819">10716</a></span>&#160;<span class="preprocessor">#define SPI_CONFIG_CPHA_Leading (0UL) </span></div><div class="line"><a name="l10717"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1be4bc893ef5812a191230204606d00e">10717</a></span>&#160;<span class="preprocessor">#define SPI_CONFIG_CPHA_Trailing (1UL) </span></div><div class="line"><a name="l10719"></a><span class="lineno">10719</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Bit order */</span><span class="preprocessor"></span></div><div class="line"><a name="l10720"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a019f57662631af1c296b486e33848536">10720</a></span>&#160;<span class="preprocessor">#define SPI_CONFIG_ORDER_Pos (0UL) </span></div><div class="line"><a name="l10721"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9387cd3a34fdd341ac77de59fc302b4d">10721</a></span>&#160;<span class="preprocessor">#define SPI_CONFIG_ORDER_Msk (0x1UL &lt;&lt; SPI_CONFIG_ORDER_Pos) </span></div><div class="line"><a name="l10722"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a96594a22074fa8f9abf8888ad285308a">10722</a></span>&#160;<span class="preprocessor">#define SPI_CONFIG_ORDER_MsbFirst (0UL) </span></div><div class="line"><a name="l10723"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac6826f14fab54b12e22ca4add748a1e2">10723</a></span>&#160;<span class="preprocessor">#define SPI_CONFIG_ORDER_LsbFirst (1UL) </span></div><div class="line"><a name="l10726"></a><span class="lineno">10726</span>&#160;<span class="preprocessor"></span><span class="comment">/* Peripheral: SPIM */</span><span class="preprocessor"></span></div><div class="line"><a name="l10727"></a><span class="lineno">10727</span>&#160;<span class="comment">/* Description: Serial Peripheral Interface Master with EasyDMA 0 */</span></div><div class="line"><a name="l10728"></a><span class="lineno">10728</span>&#160;</div><div class="line"><a name="l10729"></a><span class="lineno">10729</span>&#160;<span class="comment">/* Register: SPIM_SHORTS */</span></div><div class="line"><a name="l10730"></a><span class="lineno">10730</span>&#160;<span class="comment">/* Description: Shortcut register */</span></div><div class="line"><a name="l10731"></a><span class="lineno">10731</span>&#160;</div><div class="line"><a name="l10732"></a><span class="lineno">10732</span>&#160;<span class="comment">/* Bit 17 : Shortcut between END event and START task */</span></div><div class="line"><a name="l10733"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7bbdfec505df8bbd6eb30a4feeb523b4">10733</a></span>&#160;<span class="preprocessor">#define SPIM_SHORTS_END_START_Pos (17UL) </span></div><div class="line"><a name="l10734"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a698558d4ed8bdc2d21e3842475c46191">10734</a></span>&#160;<span class="preprocessor">#define SPIM_SHORTS_END_START_Msk (0x1UL &lt;&lt; SPIM_SHORTS_END_START_Pos) </span></div><div class="line"><a name="l10735"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa794ba94f4c23370c5b2999ea0f083af">10735</a></span>&#160;<span class="preprocessor">#define SPIM_SHORTS_END_START_Disabled (0UL) </span></div><div class="line"><a name="l10736"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6bd87ae24d5300ebb915539fdd282f11">10736</a></span>&#160;<span class="preprocessor">#define SPIM_SHORTS_END_START_Enabled (1UL) </span></div><div class="line"><a name="l10738"></a><span class="lineno">10738</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: SPIM_INTENSET */</span><span class="preprocessor"></span></div><div class="line"><a name="l10739"></a><span class="lineno">10739</span>&#160;<span class="comment">/* Description: Enable interrupt */</span></div><div class="line"><a name="l10740"></a><span class="lineno">10740</span>&#160;</div><div class="line"><a name="l10741"></a><span class="lineno">10741</span>&#160;<span class="comment">/* Bit 19 : Write &#39;1&#39; to Enable interrupt for STARTED event */</span></div><div class="line"><a name="l10742"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aeaff975527dc31720f448f213fe04349">10742</a></span>&#160;<span class="preprocessor">#define SPIM_INTENSET_STARTED_Pos (19UL) </span></div><div class="line"><a name="l10743"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab7a8847e68bde7581a6d1d382cd1444c">10743</a></span>&#160;<span class="preprocessor">#define SPIM_INTENSET_STARTED_Msk (0x1UL &lt;&lt; SPIM_INTENSET_STARTED_Pos) </span></div><div class="line"><a name="l10744"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4c01a651bc9edb4e51dc1f3f92c1dbc9">10744</a></span>&#160;<span class="preprocessor">#define SPIM_INTENSET_STARTED_Disabled (0UL) </span></div><div class="line"><a name="l10745"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a87377495479b51ab67ec6312fa21e01c">10745</a></span>&#160;<span class="preprocessor">#define SPIM_INTENSET_STARTED_Enabled (1UL) </span></div><div class="line"><a name="l10746"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acb8965efc4c6074cf2dd0918108571c8">10746</a></span>&#160;<span class="preprocessor">#define SPIM_INTENSET_STARTED_Set (1UL) </span></div><div class="line"><a name="l10748"></a><span class="lineno">10748</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 8 : Write &#39;1&#39; to Enable interrupt for ENDTX event */</span><span class="preprocessor"></span></div><div class="line"><a name="l10749"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3b4daa1021caea55243993fb07fcbe39">10749</a></span>&#160;<span class="preprocessor">#define SPIM_INTENSET_ENDTX_Pos (8UL) </span></div><div class="line"><a name="l10750"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4c39b09554cfcbcf56c62feffd6488e2">10750</a></span>&#160;<span class="preprocessor">#define SPIM_INTENSET_ENDTX_Msk (0x1UL &lt;&lt; SPIM_INTENSET_ENDTX_Pos) </span></div><div class="line"><a name="l10751"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab3ccbdc38c7596cf1d74b42647efa092">10751</a></span>&#160;<span class="preprocessor">#define SPIM_INTENSET_ENDTX_Disabled (0UL) </span></div><div class="line"><a name="l10752"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a95f2207799d264863a162395cd570c50">10752</a></span>&#160;<span class="preprocessor">#define SPIM_INTENSET_ENDTX_Enabled (1UL) </span></div><div class="line"><a name="l10753"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2b630920da5cd63ec9623277e2b0bd59">10753</a></span>&#160;<span class="preprocessor">#define SPIM_INTENSET_ENDTX_Set (1UL) </span></div><div class="line"><a name="l10755"></a><span class="lineno">10755</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 6 : Write &#39;1&#39; to Enable interrupt for END event */</span><span class="preprocessor"></span></div><div class="line"><a name="l10756"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a816ab36ef46c1da57944e5852c0b83a9">10756</a></span>&#160;<span class="preprocessor">#define SPIM_INTENSET_END_Pos (6UL) </span></div><div class="line"><a name="l10757"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a458667949d8eccd9238f422ec5a238e2">10757</a></span>&#160;<span class="preprocessor">#define SPIM_INTENSET_END_Msk (0x1UL &lt;&lt; SPIM_INTENSET_END_Pos) </span></div><div class="line"><a name="l10758"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a44c128f76bc31cc485bcde5d1373c6ac">10758</a></span>&#160;<span class="preprocessor">#define SPIM_INTENSET_END_Disabled (0UL) </span></div><div class="line"><a name="l10759"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a783c06e106c7697c0e311eb303bbf359">10759</a></span>&#160;<span class="preprocessor">#define SPIM_INTENSET_END_Enabled (1UL) </span></div><div class="line"><a name="l10760"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad0a80b64e37060344883d263cef7455e">10760</a></span>&#160;<span class="preprocessor">#define SPIM_INTENSET_END_Set (1UL) </span></div><div class="line"><a name="l10762"></a><span class="lineno">10762</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 4 : Write &#39;1&#39; to Enable interrupt for ENDRX event */</span><span class="preprocessor"></span></div><div class="line"><a name="l10763"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af1ae5ce12649c16ce09d02e844b16d80">10763</a></span>&#160;<span class="preprocessor">#define SPIM_INTENSET_ENDRX_Pos (4UL) </span></div><div class="line"><a name="l10764"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a601a811b8a92467b1f9ce4ed9a247986">10764</a></span>&#160;<span class="preprocessor">#define SPIM_INTENSET_ENDRX_Msk (0x1UL &lt;&lt; SPIM_INTENSET_ENDRX_Pos) </span></div><div class="line"><a name="l10765"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab60441784e5bea02526a463aa1517be1">10765</a></span>&#160;<span class="preprocessor">#define SPIM_INTENSET_ENDRX_Disabled (0UL) </span></div><div class="line"><a name="l10766"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa876296f0d6d515e9920933ccd1b7dfc">10766</a></span>&#160;<span class="preprocessor">#define SPIM_INTENSET_ENDRX_Enabled (1UL) </span></div><div class="line"><a name="l10767"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a29179ac82dc25eef1716314a22d22852">10767</a></span>&#160;<span class="preprocessor">#define SPIM_INTENSET_ENDRX_Set (1UL) </span></div><div class="line"><a name="l10769"></a><span class="lineno">10769</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Write &#39;1&#39; to Enable interrupt for STOPPED event */</span><span class="preprocessor"></span></div><div class="line"><a name="l10770"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abd1349e35302fb0315baa02ed06aebf3">10770</a></span>&#160;<span class="preprocessor">#define SPIM_INTENSET_STOPPED_Pos (1UL) </span></div><div class="line"><a name="l10771"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a29a1cf4b720e564cfdf9664d0fb8eb95">10771</a></span>&#160;<span class="preprocessor">#define SPIM_INTENSET_STOPPED_Msk (0x1UL &lt;&lt; SPIM_INTENSET_STOPPED_Pos) </span></div><div class="line"><a name="l10772"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7265b98842d1e6cdefd0fc5ce81504d8">10772</a></span>&#160;<span class="preprocessor">#define SPIM_INTENSET_STOPPED_Disabled (0UL) </span></div><div class="line"><a name="l10773"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a65c9b3c588f7c295807ba4d608424005">10773</a></span>&#160;<span class="preprocessor">#define SPIM_INTENSET_STOPPED_Enabled (1UL) </span></div><div class="line"><a name="l10774"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0eba5999bcebed94703844f577a5467e">10774</a></span>&#160;<span class="preprocessor">#define SPIM_INTENSET_STOPPED_Set (1UL) </span></div><div class="line"><a name="l10776"></a><span class="lineno">10776</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: SPIM_INTENCLR */</span><span class="preprocessor"></span></div><div class="line"><a name="l10777"></a><span class="lineno">10777</span>&#160;<span class="comment">/* Description: Disable interrupt */</span></div><div class="line"><a name="l10778"></a><span class="lineno">10778</span>&#160;</div><div class="line"><a name="l10779"></a><span class="lineno">10779</span>&#160;<span class="comment">/* Bit 19 : Write &#39;1&#39; to Disable interrupt for STARTED event */</span></div><div class="line"><a name="l10780"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a76e89e3ea7ba76565bd4bcf836007eba">10780</a></span>&#160;<span class="preprocessor">#define SPIM_INTENCLR_STARTED_Pos (19UL) </span></div><div class="line"><a name="l10781"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a245ad1c3c5ad3aa4c9765de93d873052">10781</a></span>&#160;<span class="preprocessor">#define SPIM_INTENCLR_STARTED_Msk (0x1UL &lt;&lt; SPIM_INTENCLR_STARTED_Pos) </span></div><div class="line"><a name="l10782"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a555f53a588b4377bbbd7b7091f107dee">10782</a></span>&#160;<span class="preprocessor">#define SPIM_INTENCLR_STARTED_Disabled (0UL) </span></div><div class="line"><a name="l10783"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3e05b648128ab7c59bb1d30660644212">10783</a></span>&#160;<span class="preprocessor">#define SPIM_INTENCLR_STARTED_Enabled (1UL) </span></div><div class="line"><a name="l10784"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5b904bff00fc7136517068ff6470f67f">10784</a></span>&#160;<span class="preprocessor">#define SPIM_INTENCLR_STARTED_Clear (1UL) </span></div><div class="line"><a name="l10786"></a><span class="lineno">10786</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 8 : Write &#39;1&#39; to Disable interrupt for ENDTX event */</span><span class="preprocessor"></span></div><div class="line"><a name="l10787"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aeaa1c1c530d1faff4e3acd0c97a3f8ff">10787</a></span>&#160;<span class="preprocessor">#define SPIM_INTENCLR_ENDTX_Pos (8UL) </span></div><div class="line"><a name="l10788"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a03cd4b8731edb29282be30fbf6a30a02">10788</a></span>&#160;<span class="preprocessor">#define SPIM_INTENCLR_ENDTX_Msk (0x1UL &lt;&lt; SPIM_INTENCLR_ENDTX_Pos) </span></div><div class="line"><a name="l10789"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab3ee2d5fdec2d2c16be075e16de13dbc">10789</a></span>&#160;<span class="preprocessor">#define SPIM_INTENCLR_ENDTX_Disabled (0UL) </span></div><div class="line"><a name="l10790"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad4390ff66682e967a40bd4db34befb4c">10790</a></span>&#160;<span class="preprocessor">#define SPIM_INTENCLR_ENDTX_Enabled (1UL) </span></div><div class="line"><a name="l10791"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6a4102143f00316a0c7c9b729206e7a0">10791</a></span>&#160;<span class="preprocessor">#define SPIM_INTENCLR_ENDTX_Clear (1UL) </span></div><div class="line"><a name="l10793"></a><span class="lineno">10793</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 6 : Write &#39;1&#39; to Disable interrupt for END event */</span><span class="preprocessor"></span></div><div class="line"><a name="l10794"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa5650aae60543ebf652655a6002d62dd">10794</a></span>&#160;<span class="preprocessor">#define SPIM_INTENCLR_END_Pos (6UL) </span></div><div class="line"><a name="l10795"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aea207572dedc77281e46eb793083f087">10795</a></span>&#160;<span class="preprocessor">#define SPIM_INTENCLR_END_Msk (0x1UL &lt;&lt; SPIM_INTENCLR_END_Pos) </span></div><div class="line"><a name="l10796"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3d5ef63d1afb67a37aadee68cd278ce4">10796</a></span>&#160;<span class="preprocessor">#define SPIM_INTENCLR_END_Disabled (0UL) </span></div><div class="line"><a name="l10797"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a11de84732fb7b30b3db3173e88a41e29">10797</a></span>&#160;<span class="preprocessor">#define SPIM_INTENCLR_END_Enabled (1UL) </span></div><div class="line"><a name="l10798"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a47d5814ac989be1682ff80374705b93b">10798</a></span>&#160;<span class="preprocessor">#define SPIM_INTENCLR_END_Clear (1UL) </span></div><div class="line"><a name="l10800"></a><span class="lineno">10800</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 4 : Write &#39;1&#39; to Disable interrupt for ENDRX event */</span><span class="preprocessor"></span></div><div class="line"><a name="l10801"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a254d996a7d6a0764704993ac4fb7f241">10801</a></span>&#160;<span class="preprocessor">#define SPIM_INTENCLR_ENDRX_Pos (4UL) </span></div><div class="line"><a name="l10802"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1ec9035156aecec6071647d834639ce4">10802</a></span>&#160;<span class="preprocessor">#define SPIM_INTENCLR_ENDRX_Msk (0x1UL &lt;&lt; SPIM_INTENCLR_ENDRX_Pos) </span></div><div class="line"><a name="l10803"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aee0ce6e107340ff47b4883155a3cde58">10803</a></span>&#160;<span class="preprocessor">#define SPIM_INTENCLR_ENDRX_Disabled (0UL) </span></div><div class="line"><a name="l10804"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a190bcdfe5c698c96d366d0fb3d645ee5">10804</a></span>&#160;<span class="preprocessor">#define SPIM_INTENCLR_ENDRX_Enabled (1UL) </span></div><div class="line"><a name="l10805"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1f29b7aa30886df840690f71f355bb09">10805</a></span>&#160;<span class="preprocessor">#define SPIM_INTENCLR_ENDRX_Clear (1UL) </span></div><div class="line"><a name="l10807"></a><span class="lineno">10807</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Write &#39;1&#39; to Disable interrupt for STOPPED event */</span><span class="preprocessor"></span></div><div class="line"><a name="l10808"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a32a2b0e6a50ce3914dacddd7c7a90c5e">10808</a></span>&#160;<span class="preprocessor">#define SPIM_INTENCLR_STOPPED_Pos (1UL) </span></div><div class="line"><a name="l10809"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a678815fce117c5373c58881beaf832cd">10809</a></span>&#160;<span class="preprocessor">#define SPIM_INTENCLR_STOPPED_Msk (0x1UL &lt;&lt; SPIM_INTENCLR_STOPPED_Pos) </span></div><div class="line"><a name="l10810"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adacd49059a31ada4f48329fdc8b14d4c">10810</a></span>&#160;<span class="preprocessor">#define SPIM_INTENCLR_STOPPED_Disabled (0UL) </span></div><div class="line"><a name="l10811"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a344b419e9b41a6a364772b0949d43d6b">10811</a></span>&#160;<span class="preprocessor">#define SPIM_INTENCLR_STOPPED_Enabled (1UL) </span></div><div class="line"><a name="l10812"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adf89c148436abe554530c89405b713da">10812</a></span>&#160;<span class="preprocessor">#define SPIM_INTENCLR_STOPPED_Clear (1UL) </span></div><div class="line"><a name="l10814"></a><span class="lineno">10814</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: SPIM_STALLSTAT */</span><span class="preprocessor"></span></div><div class="line"><a name="l10815"></a><span class="lineno">10815</span>&#160;<span class="comment">/* Description: Stall status for EasyDMA RAM accesses. The fields in this register is set to STALL by hardware whenever a stall occurres and can be cleared (set to NOSTALL) by the CPU. */</span></div><div class="line"><a name="l10816"></a><span class="lineno">10816</span>&#160;</div><div class="line"><a name="l10817"></a><span class="lineno">10817</span>&#160;<span class="comment">/* Bit 1 : Stall status for EasyDMA RAM writes */</span></div><div class="line"><a name="l10818"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab02502c1e1e4f3f977c997d7bc89733f">10818</a></span>&#160;<span class="preprocessor">#define SPIM_STALLSTAT_RX_Pos (1UL) </span></div><div class="line"><a name="l10819"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7686ed285657622c6b0d3922856349ce">10819</a></span>&#160;<span class="preprocessor">#define SPIM_STALLSTAT_RX_Msk (0x1UL &lt;&lt; SPIM_STALLSTAT_RX_Pos) </span></div><div class="line"><a name="l10820"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab539c093b408f741f17a0bff8cf6decd">10820</a></span>&#160;<span class="preprocessor">#define SPIM_STALLSTAT_RX_NOSTALL (0UL) </span></div><div class="line"><a name="l10821"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a849167a923ce1534186a7d271f269bb6">10821</a></span>&#160;<span class="preprocessor">#define SPIM_STALLSTAT_RX_STALL (1UL) </span></div><div class="line"><a name="l10823"></a><span class="lineno">10823</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Stall status for EasyDMA RAM reads */</span><span class="preprocessor"></span></div><div class="line"><a name="l10824"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a05e4e8ed09364ea54da1d52e08ad18b9">10824</a></span>&#160;<span class="preprocessor">#define SPIM_STALLSTAT_TX_Pos (0UL) </span></div><div class="line"><a name="l10825"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0a185f14787162b085c0fe84232b7821">10825</a></span>&#160;<span class="preprocessor">#define SPIM_STALLSTAT_TX_Msk (0x1UL &lt;&lt; SPIM_STALLSTAT_TX_Pos) </span></div><div class="line"><a name="l10826"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5d493cfef1e748ae2cababce0354820f">10826</a></span>&#160;<span class="preprocessor">#define SPIM_STALLSTAT_TX_NOSTALL (0UL) </span></div><div class="line"><a name="l10827"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4cf80c0859b67128846db56af80df1c6">10827</a></span>&#160;<span class="preprocessor">#define SPIM_STALLSTAT_TX_STALL (1UL) </span></div><div class="line"><a name="l10829"></a><span class="lineno">10829</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: SPIM_ENABLE */</span><span class="preprocessor"></span></div><div class="line"><a name="l10830"></a><span class="lineno">10830</span>&#160;<span class="comment">/* Description: Enable SPIM */</span></div><div class="line"><a name="l10831"></a><span class="lineno">10831</span>&#160;</div><div class="line"><a name="l10832"></a><span class="lineno">10832</span>&#160;<span class="comment">/* Bits 3..0 : Enable or disable SPIM */</span></div><div class="line"><a name="l10833"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a01cbd7cc64bf601c53dbe6d5870d4221">10833</a></span>&#160;<span class="preprocessor">#define SPIM_ENABLE_ENABLE_Pos (0UL) </span></div><div class="line"><a name="l10834"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4cb466b42b6f20357479084445c7f639">10834</a></span>&#160;<span class="preprocessor">#define SPIM_ENABLE_ENABLE_Msk (0xFUL &lt;&lt; SPIM_ENABLE_ENABLE_Pos) </span></div><div class="line"><a name="l10835"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5e46a0956827936dcd2f406f912c9788">10835</a></span>&#160;<span class="preprocessor">#define SPIM_ENABLE_ENABLE_Disabled (0UL) </span></div><div class="line"><a name="l10836"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a218548f547f50eae8a0940b8e12c0b64">10836</a></span>&#160;<span class="preprocessor">#define SPIM_ENABLE_ENABLE_Enabled (7UL) </span></div><div class="line"><a name="l10838"></a><span class="lineno">10838</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: SPIM_PSEL_SCK */</span><span class="preprocessor"></span></div><div class="line"><a name="l10839"></a><span class="lineno">10839</span>&#160;<span class="comment">/* Description: Pin select for SCK */</span></div><div class="line"><a name="l10840"></a><span class="lineno">10840</span>&#160;</div><div class="line"><a name="l10841"></a><span class="lineno">10841</span>&#160;<span class="comment">/* Bit 31 : Connection */</span></div><div class="line"><a name="l10842"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac847d9488f37e7c6e16a412a995d67a6">10842</a></span>&#160;<span class="preprocessor">#define SPIM_PSEL_SCK_CONNECT_Pos (31UL) </span></div><div class="line"><a name="l10843"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aec69fa906bf35188b3fd07f8fc8be60d">10843</a></span>&#160;<span class="preprocessor">#define SPIM_PSEL_SCK_CONNECT_Msk (0x1UL &lt;&lt; SPIM_PSEL_SCK_CONNECT_Pos) </span></div><div class="line"><a name="l10844"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a716577b6d434853961eaa89b87dc57b8">10844</a></span>&#160;<span class="preprocessor">#define SPIM_PSEL_SCK_CONNECT_Connected (0UL) </span></div><div class="line"><a name="l10845"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2b600b46f0a889b0c2efc3ceb8033a8e">10845</a></span>&#160;<span class="preprocessor">#define SPIM_PSEL_SCK_CONNECT_Disconnected (1UL) </span></div><div class="line"><a name="l10847"></a><span class="lineno">10847</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 6..5 : Port number */</span><span class="preprocessor"></span></div><div class="line"><a name="l10848"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4274c933235fccb00fabad694069ced3">10848</a></span>&#160;<span class="preprocessor">#define SPIM_PSEL_SCK_PORT_Pos (5UL) </span></div><div class="line"><a name="l10849"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a09e15b7486f69a029f20ad248be7df29">10849</a></span>&#160;<span class="preprocessor">#define SPIM_PSEL_SCK_PORT_Msk (0x3UL &lt;&lt; SPIM_PSEL_SCK_PORT_Pos) </span></div><div class="line"><a name="l10851"></a><span class="lineno">10851</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 4..0 : Pin number */</span><span class="preprocessor"></span></div><div class="line"><a name="l10852"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1758b87d0efc6dfd577b5f0ae53fc410">10852</a></span>&#160;<span class="preprocessor">#define SPIM_PSEL_SCK_PIN_Pos (0UL) </span></div><div class="line"><a name="l10853"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a31fe07549d321ea7d0e2aade5400759e">10853</a></span>&#160;<span class="preprocessor">#define SPIM_PSEL_SCK_PIN_Msk (0x1FUL &lt;&lt; SPIM_PSEL_SCK_PIN_Pos) </span></div><div class="line"><a name="l10855"></a><span class="lineno">10855</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: SPIM_PSEL_MOSI */</span><span class="preprocessor"></span></div><div class="line"><a name="l10856"></a><span class="lineno">10856</span>&#160;<span class="comment">/* Description: Pin select for MOSI signal */</span></div><div class="line"><a name="l10857"></a><span class="lineno">10857</span>&#160;</div><div class="line"><a name="l10858"></a><span class="lineno">10858</span>&#160;<span class="comment">/* Bit 31 : Connection */</span></div><div class="line"><a name="l10859"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4edc0c0ee6df0cfe01caa08804f11bef">10859</a></span>&#160;<span class="preprocessor">#define SPIM_PSEL_MOSI_CONNECT_Pos (31UL) </span></div><div class="line"><a name="l10860"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4a6ade33bb75cd405384d5b230929f4e">10860</a></span>&#160;<span class="preprocessor">#define SPIM_PSEL_MOSI_CONNECT_Msk (0x1UL &lt;&lt; SPIM_PSEL_MOSI_CONNECT_Pos) </span></div><div class="line"><a name="l10861"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad02429e76ffb40ae98bd1d41babd4d82">10861</a></span>&#160;<span class="preprocessor">#define SPIM_PSEL_MOSI_CONNECT_Connected (0UL) </span></div><div class="line"><a name="l10862"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a905d8a47827a55e12d3c70c0586a91da">10862</a></span>&#160;<span class="preprocessor">#define SPIM_PSEL_MOSI_CONNECT_Disconnected (1UL) </span></div><div class="line"><a name="l10864"></a><span class="lineno">10864</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 6..5 : Port number */</span><span class="preprocessor"></span></div><div class="line"><a name="l10865"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4e96cc022af10d21de45f10c35c34389">10865</a></span>&#160;<span class="preprocessor">#define SPIM_PSEL_MOSI_PORT_Pos (5UL) </span></div><div class="line"><a name="l10866"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae9744ac4e097f969a3c008b0d5ccebe9">10866</a></span>&#160;<span class="preprocessor">#define SPIM_PSEL_MOSI_PORT_Msk (0x3UL &lt;&lt; SPIM_PSEL_MOSI_PORT_Pos) </span></div><div class="line"><a name="l10868"></a><span class="lineno">10868</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 4..0 : Pin number */</span><span class="preprocessor"></span></div><div class="line"><a name="l10869"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aabe251e81921076d4fdc511401427636">10869</a></span>&#160;<span class="preprocessor">#define SPIM_PSEL_MOSI_PIN_Pos (0UL) </span></div><div class="line"><a name="l10870"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a025a2cbc2256209fb83c2701edd80845">10870</a></span>&#160;<span class="preprocessor">#define SPIM_PSEL_MOSI_PIN_Msk (0x1FUL &lt;&lt; SPIM_PSEL_MOSI_PIN_Pos) </span></div><div class="line"><a name="l10872"></a><span class="lineno">10872</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: SPIM_PSEL_MISO */</span><span class="preprocessor"></span></div><div class="line"><a name="l10873"></a><span class="lineno">10873</span>&#160;<span class="comment">/* Description: Pin select for MISO signal */</span></div><div class="line"><a name="l10874"></a><span class="lineno">10874</span>&#160;</div><div class="line"><a name="l10875"></a><span class="lineno">10875</span>&#160;<span class="comment">/* Bit 31 : Connection */</span></div><div class="line"><a name="l10876"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8ef4069188c9b6a318521a50976351b9">10876</a></span>&#160;<span class="preprocessor">#define SPIM_PSEL_MISO_CONNECT_Pos (31UL) </span></div><div class="line"><a name="l10877"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a00ce989518ff848b72cc24348343a680">10877</a></span>&#160;<span class="preprocessor">#define SPIM_PSEL_MISO_CONNECT_Msk (0x1UL &lt;&lt; SPIM_PSEL_MISO_CONNECT_Pos) </span></div><div class="line"><a name="l10878"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab3ca4766c25369f05332591d9f0fb286">10878</a></span>&#160;<span class="preprocessor">#define SPIM_PSEL_MISO_CONNECT_Connected (0UL) </span></div><div class="line"><a name="l10879"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5c3d1442307d29415bf8f6cb0b81a004">10879</a></span>&#160;<span class="preprocessor">#define SPIM_PSEL_MISO_CONNECT_Disconnected (1UL) </span></div><div class="line"><a name="l10881"></a><span class="lineno">10881</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 6..5 : Port number */</span><span class="preprocessor"></span></div><div class="line"><a name="l10882"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad497b081a62e9c85231a919e027b7e70">10882</a></span>&#160;<span class="preprocessor">#define SPIM_PSEL_MISO_PORT_Pos (5UL) </span></div><div class="line"><a name="l10883"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9149ab60aa864083c0ff5e2f245aa680">10883</a></span>&#160;<span class="preprocessor">#define SPIM_PSEL_MISO_PORT_Msk (0x3UL &lt;&lt; SPIM_PSEL_MISO_PORT_Pos) </span></div><div class="line"><a name="l10885"></a><span class="lineno">10885</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 4..0 : Pin number */</span><span class="preprocessor"></span></div><div class="line"><a name="l10886"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac8f73d55a4c0c34c8a83398148cdd00d">10886</a></span>&#160;<span class="preprocessor">#define SPIM_PSEL_MISO_PIN_Pos (0UL) </span></div><div class="line"><a name="l10887"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a32d839fd2cef1137cec9423b364c0510">10887</a></span>&#160;<span class="preprocessor">#define SPIM_PSEL_MISO_PIN_Msk (0x1FUL &lt;&lt; SPIM_PSEL_MISO_PIN_Pos) </span></div><div class="line"><a name="l10889"></a><span class="lineno">10889</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: SPIM_PSEL_CSN */</span><span class="preprocessor"></span></div><div class="line"><a name="l10890"></a><span class="lineno">10890</span>&#160;<span class="comment">/* Description: Pin select for CSN */</span></div><div class="line"><a name="l10891"></a><span class="lineno">10891</span>&#160;</div><div class="line"><a name="l10892"></a><span class="lineno">10892</span>&#160;<span class="comment">/* Bit 31 : Connection */</span></div><div class="line"><a name="l10893"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a55d3de587c69ad1eb2bcd858214a2bea">10893</a></span>&#160;<span class="preprocessor">#define SPIM_PSEL_CSN_CONNECT_Pos (31UL) </span></div><div class="line"><a name="l10894"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a921ddd2032f3a9ce2e9b7af0ffe5aaec">10894</a></span>&#160;<span class="preprocessor">#define SPIM_PSEL_CSN_CONNECT_Msk (0x1UL &lt;&lt; SPIM_PSEL_CSN_CONNECT_Pos) </span></div><div class="line"><a name="l10895"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2787d751cc16b29953bcb6ec28ca4289">10895</a></span>&#160;<span class="preprocessor">#define SPIM_PSEL_CSN_CONNECT_Connected (0UL) </span></div><div class="line"><a name="l10896"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab6daa0763cd832a689c6445bc53dd2a0">10896</a></span>&#160;<span class="preprocessor">#define SPIM_PSEL_CSN_CONNECT_Disconnected (1UL) </span></div><div class="line"><a name="l10898"></a><span class="lineno">10898</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 6..5 : Port number */</span><span class="preprocessor"></span></div><div class="line"><a name="l10899"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af54201241c59667b0004d9d5b264c77b">10899</a></span>&#160;<span class="preprocessor">#define SPIM_PSEL_CSN_PORT_Pos (5UL) </span></div><div class="line"><a name="l10900"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a52a5f00c337e16004eca847a36f7b25a">10900</a></span>&#160;<span class="preprocessor">#define SPIM_PSEL_CSN_PORT_Msk (0x3UL &lt;&lt; SPIM_PSEL_CSN_PORT_Pos) </span></div><div class="line"><a name="l10902"></a><span class="lineno">10902</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 4..0 : Pin number */</span><span class="preprocessor"></span></div><div class="line"><a name="l10903"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae900efd7bc4dd8a290ca36ea205e8ef5">10903</a></span>&#160;<span class="preprocessor">#define SPIM_PSEL_CSN_PIN_Pos (0UL) </span></div><div class="line"><a name="l10904"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a90b583208e5d6ea6873ff8ad7a394f35">10904</a></span>&#160;<span class="preprocessor">#define SPIM_PSEL_CSN_PIN_Msk (0x1FUL &lt;&lt; SPIM_PSEL_CSN_PIN_Pos) </span></div><div class="line"><a name="l10906"></a><span class="lineno">10906</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: SPIM_FREQUENCY */</span><span class="preprocessor"></span></div><div class="line"><a name="l10907"></a><span class="lineno">10907</span>&#160;<span class="comment">/* Description: SPI frequency. Accuracy depends on the HFCLK source selected. */</span></div><div class="line"><a name="l10908"></a><span class="lineno">10908</span>&#160;</div><div class="line"><a name="l10909"></a><span class="lineno">10909</span>&#160;<span class="comment">/* Bits 31..0 : SPI master data rate */</span></div><div class="line"><a name="l10910"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a797183c57d7abc508b925a05a59de0f1">10910</a></span>&#160;<span class="preprocessor">#define SPIM_FREQUENCY_FREQUENCY_Pos (0UL) </span></div><div class="line"><a name="l10911"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5ea8474bdef6f204fd197488421a55d4">10911</a></span>&#160;<span class="preprocessor">#define SPIM_FREQUENCY_FREQUENCY_Msk (0xFFFFFFFFUL &lt;&lt; SPIM_FREQUENCY_FREQUENCY_Pos) </span></div><div class="line"><a name="l10912"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af5fdda2d2cf61c6a09955d722448a30c">10912</a></span>&#160;<span class="preprocessor">#define SPIM_FREQUENCY_FREQUENCY_K125 (0x02000000UL) </span></div><div class="line"><a name="l10913"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa359e22808f648cf5f1ed827f5fa0923">10913</a></span>&#160;<span class="preprocessor">#define SPIM_FREQUENCY_FREQUENCY_K250 (0x04000000UL) </span></div><div class="line"><a name="l10914"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a876a7ca61b9635a4bdd324a53c680e89">10914</a></span>&#160;<span class="preprocessor">#define SPIM_FREQUENCY_FREQUENCY_K500 (0x08000000UL) </span></div><div class="line"><a name="l10915"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a50fcc91cf642579af20141095c180f37">10915</a></span>&#160;<span class="preprocessor">#define SPIM_FREQUENCY_FREQUENCY_M16 (0x0A000000UL) </span></div><div class="line"><a name="l10916"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a56dc6d82dd95a920cfa6d4dfadfaa5d2">10916</a></span>&#160;<span class="preprocessor">#define SPIM_FREQUENCY_FREQUENCY_M1 (0x10000000UL) </span></div><div class="line"><a name="l10917"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af298eaae5c028fe89ea8d4b5b3e63845">10917</a></span>&#160;<span class="preprocessor">#define SPIM_FREQUENCY_FREQUENCY_M32 (0x14000000UL) </span></div><div class="line"><a name="l10918"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9e9d4a79eb95cd0713315d3e1f69b01e">10918</a></span>&#160;<span class="preprocessor">#define SPIM_FREQUENCY_FREQUENCY_M2 (0x20000000UL) </span></div><div class="line"><a name="l10919"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6d690f19ce1d32bff5f972d6dcc68b1c">10919</a></span>&#160;<span class="preprocessor">#define SPIM_FREQUENCY_FREQUENCY_M4 (0x40000000UL) </span></div><div class="line"><a name="l10920"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac15e229cf01c45ce79586468707de299">10920</a></span>&#160;<span class="preprocessor">#define SPIM_FREQUENCY_FREQUENCY_M8 (0x80000000UL) </span></div><div class="line"><a name="l10922"></a><span class="lineno">10922</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: SPIM_RXD_PTR */</span><span class="preprocessor"></span></div><div class="line"><a name="l10923"></a><span class="lineno">10923</span>&#160;<span class="comment">/* Description: Data pointer */</span></div><div class="line"><a name="l10924"></a><span class="lineno">10924</span>&#160;</div><div class="line"><a name="l10925"></a><span class="lineno">10925</span>&#160;<span class="comment">/* Bits 31..0 : Data pointer */</span></div><div class="line"><a name="l10926"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6f6df02a266d7e21e750f4ff368cbc5c">10926</a></span>&#160;<span class="preprocessor">#define SPIM_RXD_PTR_PTR_Pos (0UL) </span></div><div class="line"><a name="l10927"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a719e25348fbbe31f0db13ff4d79f3641">10927</a></span>&#160;<span class="preprocessor">#define SPIM_RXD_PTR_PTR_Msk (0xFFFFFFFFUL &lt;&lt; SPIM_RXD_PTR_PTR_Pos) </span></div><div class="line"><a name="l10929"></a><span class="lineno">10929</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: SPIM_RXD_MAXCNT */</span><span class="preprocessor"></span></div><div class="line"><a name="l10930"></a><span class="lineno">10930</span>&#160;<span class="comment">/* Description: Maximum number of bytes in receive buffer */</span></div><div class="line"><a name="l10931"></a><span class="lineno">10931</span>&#160;</div><div class="line"><a name="l10932"></a><span class="lineno">10932</span>&#160;<span class="comment">/* Bits 15..0 : Maximum number of bytes in receive buffer */</span></div><div class="line"><a name="l10933"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae3873a91c29d8ebc73fae9e5715fb980">10933</a></span>&#160;<span class="preprocessor">#define SPIM_RXD_MAXCNT_MAXCNT_Pos (0UL) </span></div><div class="line"><a name="l10934"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a63702f8b205827c11d01710f7e3836b0">10934</a></span>&#160;<span class="preprocessor">#define SPIM_RXD_MAXCNT_MAXCNT_Msk (0xFFFFUL &lt;&lt; SPIM_RXD_MAXCNT_MAXCNT_Pos) </span></div><div class="line"><a name="l10936"></a><span class="lineno">10936</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: SPIM_RXD_AMOUNT */</span><span class="preprocessor"></span></div><div class="line"><a name="l10937"></a><span class="lineno">10937</span>&#160;<span class="comment">/* Description: Number of bytes transferred in the last transaction */</span></div><div class="line"><a name="l10938"></a><span class="lineno">10938</span>&#160;</div><div class="line"><a name="l10939"></a><span class="lineno">10939</span>&#160;<span class="comment">/* Bits 15..0 : Number of bytes transferred in the last transaction */</span></div><div class="line"><a name="l10940"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af68f16335c63038543e6e939b86035c9">10940</a></span>&#160;<span class="preprocessor">#define SPIM_RXD_AMOUNT_AMOUNT_Pos (0UL) </span></div><div class="line"><a name="l10941"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afb565256e319d8eca037d1107d26cf47">10941</a></span>&#160;<span class="preprocessor">#define SPIM_RXD_AMOUNT_AMOUNT_Msk (0xFFFFUL &lt;&lt; SPIM_RXD_AMOUNT_AMOUNT_Pos) </span></div><div class="line"><a name="l10943"></a><span class="lineno">10943</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: SPIM_RXD_LIST */</span><span class="preprocessor"></span></div><div class="line"><a name="l10944"></a><span class="lineno">10944</span>&#160;<span class="comment">/* Description: EasyDMA list type */</span></div><div class="line"><a name="l10945"></a><span class="lineno">10945</span>&#160;</div><div class="line"><a name="l10946"></a><span class="lineno">10946</span>&#160;<span class="comment">/* Bits 1..0 : List type */</span></div><div class="line"><a name="l10947"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ace7c81a5169fa25dd9310ff0500edc2c">10947</a></span>&#160;<span class="preprocessor">#define SPIM_RXD_LIST_LIST_Pos (0UL) </span></div><div class="line"><a name="l10948"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0cf64c3df6859cc60932ac1fde1b89b8">10948</a></span>&#160;<span class="preprocessor">#define SPIM_RXD_LIST_LIST_Msk (0x3UL &lt;&lt; SPIM_RXD_LIST_LIST_Pos) </span></div><div class="line"><a name="l10949"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abfd54a01b4ce5b57ce4023b8c6f5f4fe">10949</a></span>&#160;<span class="preprocessor">#define SPIM_RXD_LIST_LIST_Disabled (0UL) </span></div><div class="line"><a name="l10950"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5dfd6917125af9cdeca1aba9b56576b7">10950</a></span>&#160;<span class="preprocessor">#define SPIM_RXD_LIST_LIST_ArrayList (1UL) </span></div><div class="line"><a name="l10952"></a><span class="lineno">10952</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: SPIM_TXD_PTR */</span><span class="preprocessor"></span></div><div class="line"><a name="l10953"></a><span class="lineno">10953</span>&#160;<span class="comment">/* Description: Data pointer */</span></div><div class="line"><a name="l10954"></a><span class="lineno">10954</span>&#160;</div><div class="line"><a name="l10955"></a><span class="lineno">10955</span>&#160;<span class="comment">/* Bits 31..0 : Data pointer */</span></div><div class="line"><a name="l10956"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa18cc2ab1c75d966563515017e5503db">10956</a></span>&#160;<span class="preprocessor">#define SPIM_TXD_PTR_PTR_Pos (0UL) </span></div><div class="line"><a name="l10957"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af40290a4377c3681e930ebd261b294b6">10957</a></span>&#160;<span class="preprocessor">#define SPIM_TXD_PTR_PTR_Msk (0xFFFFFFFFUL &lt;&lt; SPIM_TXD_PTR_PTR_Pos) </span></div><div class="line"><a name="l10959"></a><span class="lineno">10959</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: SPIM_TXD_MAXCNT */</span><span class="preprocessor"></span></div><div class="line"><a name="l10960"></a><span class="lineno">10960</span>&#160;<span class="comment">/* Description: Number of bytes in transmit buffer */</span></div><div class="line"><a name="l10961"></a><span class="lineno">10961</span>&#160;</div><div class="line"><a name="l10962"></a><span class="lineno">10962</span>&#160;<span class="comment">/* Bits 15..0 : Maximum number of bytes in transmit buffer */</span></div><div class="line"><a name="l10963"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9e56e72ccc256bddb50de39a9d5df2f0">10963</a></span>&#160;<span class="preprocessor">#define SPIM_TXD_MAXCNT_MAXCNT_Pos (0UL) </span></div><div class="line"><a name="l10964"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab1ae776fa2947458bf7d3596c0bdc4ec">10964</a></span>&#160;<span class="preprocessor">#define SPIM_TXD_MAXCNT_MAXCNT_Msk (0xFFFFUL &lt;&lt; SPIM_TXD_MAXCNT_MAXCNT_Pos) </span></div><div class="line"><a name="l10966"></a><span class="lineno">10966</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: SPIM_TXD_AMOUNT */</span><span class="preprocessor"></span></div><div class="line"><a name="l10967"></a><span class="lineno">10967</span>&#160;<span class="comment">/* Description: Number of bytes transferred in the last transaction */</span></div><div class="line"><a name="l10968"></a><span class="lineno">10968</span>&#160;</div><div class="line"><a name="l10969"></a><span class="lineno">10969</span>&#160;<span class="comment">/* Bits 15..0 : Number of bytes transferred in the last transaction */</span></div><div class="line"><a name="l10970"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acd4317ea847d14b48e51b2c12467fc4c">10970</a></span>&#160;<span class="preprocessor">#define SPIM_TXD_AMOUNT_AMOUNT_Pos (0UL) </span></div><div class="line"><a name="l10971"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aeeb5a2e8717fd78286af7b00cbff772a">10971</a></span>&#160;<span class="preprocessor">#define SPIM_TXD_AMOUNT_AMOUNT_Msk (0xFFFFUL &lt;&lt; SPIM_TXD_AMOUNT_AMOUNT_Pos) </span></div><div class="line"><a name="l10973"></a><span class="lineno">10973</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: SPIM_TXD_LIST */</span><span class="preprocessor"></span></div><div class="line"><a name="l10974"></a><span class="lineno">10974</span>&#160;<span class="comment">/* Description: EasyDMA list type */</span></div><div class="line"><a name="l10975"></a><span class="lineno">10975</span>&#160;</div><div class="line"><a name="l10976"></a><span class="lineno">10976</span>&#160;<span class="comment">/* Bits 1..0 : List type */</span></div><div class="line"><a name="l10977"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa75658218cc349b3b132582df86d652c">10977</a></span>&#160;<span class="preprocessor">#define SPIM_TXD_LIST_LIST_Pos (0UL) </span></div><div class="line"><a name="l10978"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5b74aa1b4b26331b3ee71eb4b75d21da">10978</a></span>&#160;<span class="preprocessor">#define SPIM_TXD_LIST_LIST_Msk (0x3UL &lt;&lt; SPIM_TXD_LIST_LIST_Pos) </span></div><div class="line"><a name="l10979"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa71e56da8edfba483d6adb8e44f8b9c3">10979</a></span>&#160;<span class="preprocessor">#define SPIM_TXD_LIST_LIST_Disabled (0UL) </span></div><div class="line"><a name="l10980"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a79242c2128529b233698b2ac7613684f">10980</a></span>&#160;<span class="preprocessor">#define SPIM_TXD_LIST_LIST_ArrayList (1UL) </span></div><div class="line"><a name="l10982"></a><span class="lineno">10982</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: SPIM_CONFIG */</span><span class="preprocessor"></span></div><div class="line"><a name="l10983"></a><span class="lineno">10983</span>&#160;<span class="comment">/* Description: Configuration register */</span></div><div class="line"><a name="l10984"></a><span class="lineno">10984</span>&#160;</div><div class="line"><a name="l10985"></a><span class="lineno">10985</span>&#160;<span class="comment">/* Bit 2 : Serial clock (SCK) polarity */</span></div><div class="line"><a name="l10986"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0c849408fd91b080c5211bdec9703747">10986</a></span>&#160;<span class="preprocessor">#define SPIM_CONFIG_CPOL_Pos (2UL) </span></div><div class="line"><a name="l10987"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9be21ac7f99cbdb1d1e7c38a6c610b84">10987</a></span>&#160;<span class="preprocessor">#define SPIM_CONFIG_CPOL_Msk (0x1UL &lt;&lt; SPIM_CONFIG_CPOL_Pos) </span></div><div class="line"><a name="l10988"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1147ab5ec3582a87d5ee1e7371e1ddce">10988</a></span>&#160;<span class="preprocessor">#define SPIM_CONFIG_CPOL_ActiveHigh (0UL) </span></div><div class="line"><a name="l10989"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a999e541198abb1d671599a6c505a1969">10989</a></span>&#160;<span class="preprocessor">#define SPIM_CONFIG_CPOL_ActiveLow (1UL) </span></div><div class="line"><a name="l10991"></a><span class="lineno">10991</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Serial clock (SCK) phase */</span><span class="preprocessor"></span></div><div class="line"><a name="l10992"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a756de277990ba89a60ad6d3f3907fa05">10992</a></span>&#160;<span class="preprocessor">#define SPIM_CONFIG_CPHA_Pos (1UL) </span></div><div class="line"><a name="l10993"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa47adea84580eb99d8cf6931cd3cb133">10993</a></span>&#160;<span class="preprocessor">#define SPIM_CONFIG_CPHA_Msk (0x1UL &lt;&lt; SPIM_CONFIG_CPHA_Pos) </span></div><div class="line"><a name="l10994"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a25d0c06a8382690ee8a5ab8b06a88550">10994</a></span>&#160;<span class="preprocessor">#define SPIM_CONFIG_CPHA_Leading (0UL) </span></div><div class="line"><a name="l10995"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a34077ca81441d44d3af3acdc1f9951ad">10995</a></span>&#160;<span class="preprocessor">#define SPIM_CONFIG_CPHA_Trailing (1UL) </span></div><div class="line"><a name="l10997"></a><span class="lineno">10997</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Bit order */</span><span class="preprocessor"></span></div><div class="line"><a name="l10998"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7dade9a91aaf77d94f5fb3ddd7faceb8">10998</a></span>&#160;<span class="preprocessor">#define SPIM_CONFIG_ORDER_Pos (0UL) </span></div><div class="line"><a name="l10999"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a80c280e58fa8f217df5b7c7d2dd3323d">10999</a></span>&#160;<span class="preprocessor">#define SPIM_CONFIG_ORDER_Msk (0x1UL &lt;&lt; SPIM_CONFIG_ORDER_Pos) </span></div><div class="line"><a name="l11000"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a08b4ced23f371757a1da58fbaddc4e30">11000</a></span>&#160;<span class="preprocessor">#define SPIM_CONFIG_ORDER_MsbFirst (0UL) </span></div><div class="line"><a name="l11001"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a238b59da8db7e9ef3f6e7ae61bbb870c">11001</a></span>&#160;<span class="preprocessor">#define SPIM_CONFIG_ORDER_LsbFirst (1UL) </span></div><div class="line"><a name="l11003"></a><span class="lineno">11003</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: SPIM_IFTIMING_RXDELAY */</span><span class="preprocessor"></span></div><div class="line"><a name="l11004"></a><span class="lineno">11004</span>&#160;<span class="comment">/* Description: Sample delay for input serial data on MISO */</span></div><div class="line"><a name="l11005"></a><span class="lineno">11005</span>&#160;</div><div class="line"><a name="l11006"></a><span class="lineno">11006</span>&#160;<span class="comment">/* Bits 2..0 : Sample delay for input serial data on MISO. The value specifies the number of 64 MHz clock cycles (15.625 ns) delay from the the sampling edge of SCK (leading edge for CONFIG.CPHA = 0, trailing edge for CONFIG.CPHA = 1) until the input serial data is sampled. As en example, if RXDELAY = 0 and CONFIG.CPHA = 0, the input serial data is sampled on the rising edge of SCK. */</span></div><div class="line"><a name="l11007"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aab3fa1ad9221e3feb0c13fbbc08c812d">11007</a></span>&#160;<span class="preprocessor">#define SPIM_IFTIMING_RXDELAY_RXDELAY_Pos (0UL) </span></div><div class="line"><a name="l11008"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2ea6559d84d59241497fb37a5643c8bb">11008</a></span>&#160;<span class="preprocessor">#define SPIM_IFTIMING_RXDELAY_RXDELAY_Msk (0x7UL &lt;&lt; SPIM_IFTIMING_RXDELAY_RXDELAY_Pos) </span></div><div class="line"><a name="l11010"></a><span class="lineno">11010</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: SPIM_IFTIMING_CSNDUR */</span><span class="preprocessor"></span></div><div class="line"><a name="l11011"></a><span class="lineno">11011</span>&#160;<span class="comment">/* Description: Minimum duration between edge of CSN and edge of SCK and minimum duration CSN must stay high between transactions */</span></div><div class="line"><a name="l11012"></a><span class="lineno">11012</span>&#160;</div><div class="line"><a name="l11013"></a><span class="lineno">11013</span>&#160;<span class="comment">/* Bits 7..0 : Minimum duration between edge of CSN and edge of SCK and minimum duration CSN must stay high between transactions. The value is specified in number of 64 MHz clock cycles (15.625 ns). */</span></div><div class="line"><a name="l11014"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abb571dccd35e27f9a9fd2a7d940d4568">11014</a></span>&#160;<span class="preprocessor">#define SPIM_IFTIMING_CSNDUR_CSNDUR_Pos (0UL) </span></div><div class="line"><a name="l11015"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a77b80cda5ae7beb301f30558c2ec983c">11015</a></span>&#160;<span class="preprocessor">#define SPIM_IFTIMING_CSNDUR_CSNDUR_Msk (0xFFUL &lt;&lt; SPIM_IFTIMING_CSNDUR_CSNDUR_Pos) </span></div><div class="line"><a name="l11017"></a><span class="lineno">11017</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: SPIM_ORC */</span><span class="preprocessor"></span></div><div class="line"><a name="l11018"></a><span class="lineno">11018</span>&#160;<span class="comment">/* Description: Byte transmitted after TXD.MAXCNT bytes have been transmitted in the case when RXD.MAXCNT is greater than TXD.MAXCNT */</span></div><div class="line"><a name="l11019"></a><span class="lineno">11019</span>&#160;</div><div class="line"><a name="l11020"></a><span class="lineno">11020</span>&#160;<span class="comment">/* Bits 7..0 : Byte transmitted after TXD.MAXCNT bytes have been transmitted in the case when RXD.MAXCNT is greater than TXD.MAXCNT. */</span></div><div class="line"><a name="l11021"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af7fad17ede56a697c3df658f8e9cf0e8">11021</a></span>&#160;<span class="preprocessor">#define SPIM_ORC_ORC_Pos (0UL) </span></div><div class="line"><a name="l11022"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9a00675786b824c0d4f4eae6855c7bb4">11022</a></span>&#160;<span class="preprocessor">#define SPIM_ORC_ORC_Msk (0xFFUL &lt;&lt; SPIM_ORC_ORC_Pos) </span></div><div class="line"><a name="l11025"></a><span class="lineno">11025</span>&#160;<span class="preprocessor"></span><span class="comment">/* Peripheral: SPIS */</span><span class="preprocessor"></span></div><div class="line"><a name="l11026"></a><span class="lineno">11026</span>&#160;<span class="comment">/* Description: SPI Slave 0 */</span></div><div class="line"><a name="l11027"></a><span class="lineno">11027</span>&#160;</div><div class="line"><a name="l11028"></a><span class="lineno">11028</span>&#160;<span class="comment">/* Register: SPIS_SHORTS */</span></div><div class="line"><a name="l11029"></a><span class="lineno">11029</span>&#160;<span class="comment">/* Description: Shortcut register */</span></div><div class="line"><a name="l11030"></a><span class="lineno">11030</span>&#160;</div><div class="line"><a name="l11031"></a><span class="lineno">11031</span>&#160;<span class="comment">/* Bit 2 : Shortcut between END event and ACQUIRE task */</span></div><div class="line"><a name="l11032"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a23686576d8eae518c2789a7db900f4ff">11032</a></span>&#160;<span class="preprocessor">#define SPIS_SHORTS_END_ACQUIRE_Pos (2UL) </span></div><div class="line"><a name="l11033"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6514fb26cabfd39e5bd711191ab3fdfe">11033</a></span>&#160;<span class="preprocessor">#define SPIS_SHORTS_END_ACQUIRE_Msk (0x1UL &lt;&lt; SPIS_SHORTS_END_ACQUIRE_Pos) </span></div><div class="line"><a name="l11034"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a381e6adb9ebd6b6f587790094aa9db6b">11034</a></span>&#160;<span class="preprocessor">#define SPIS_SHORTS_END_ACQUIRE_Disabled (0UL) </span></div><div class="line"><a name="l11035"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0191883567587fdcbc0a3442cf66193b">11035</a></span>&#160;<span class="preprocessor">#define SPIS_SHORTS_END_ACQUIRE_Enabled (1UL) </span></div><div class="line"><a name="l11037"></a><span class="lineno">11037</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: SPIS_INTENSET */</span><span class="preprocessor"></span></div><div class="line"><a name="l11038"></a><span class="lineno">11038</span>&#160;<span class="comment">/* Description: Enable interrupt */</span></div><div class="line"><a name="l11039"></a><span class="lineno">11039</span>&#160;</div><div class="line"><a name="l11040"></a><span class="lineno">11040</span>&#160;<span class="comment">/* Bit 10 : Write &#39;1&#39; to Enable interrupt for ACQUIRED event */</span></div><div class="line"><a name="l11041"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a21b5df3ab51a674b549ec577ea54686c">11041</a></span>&#160;<span class="preprocessor">#define SPIS_INTENSET_ACQUIRED_Pos (10UL) </span></div><div class="line"><a name="l11042"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab80ae06ad03df24f40437b3c9f969a3a">11042</a></span>&#160;<span class="preprocessor">#define SPIS_INTENSET_ACQUIRED_Msk (0x1UL &lt;&lt; SPIS_INTENSET_ACQUIRED_Pos) </span></div><div class="line"><a name="l11043"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a967d61e66579921ada805b641270415d">11043</a></span>&#160;<span class="preprocessor">#define SPIS_INTENSET_ACQUIRED_Disabled (0UL) </span></div><div class="line"><a name="l11044"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9a3837d814727bf01bee7665a30909d0">11044</a></span>&#160;<span class="preprocessor">#define SPIS_INTENSET_ACQUIRED_Enabled (1UL) </span></div><div class="line"><a name="l11045"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af4b21bc9408f87e3970f68a0dc28262f">11045</a></span>&#160;<span class="preprocessor">#define SPIS_INTENSET_ACQUIRED_Set (1UL) </span></div><div class="line"><a name="l11047"></a><span class="lineno">11047</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 4 : Write &#39;1&#39; to Enable interrupt for ENDRX event */</span><span class="preprocessor"></span></div><div class="line"><a name="l11048"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a99bf3cc1652fa3621e5782bebee14465">11048</a></span>&#160;<span class="preprocessor">#define SPIS_INTENSET_ENDRX_Pos (4UL) </span></div><div class="line"><a name="l11049"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af364b36aba0deaf8204e9a894ecedd62">11049</a></span>&#160;<span class="preprocessor">#define SPIS_INTENSET_ENDRX_Msk (0x1UL &lt;&lt; SPIS_INTENSET_ENDRX_Pos) </span></div><div class="line"><a name="l11050"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a20cca751abcbe6e5c6a045a5afe13b1c">11050</a></span>&#160;<span class="preprocessor">#define SPIS_INTENSET_ENDRX_Disabled (0UL) </span></div><div class="line"><a name="l11051"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae6dbcb65729dea14a6c8708970b5fce7">11051</a></span>&#160;<span class="preprocessor">#define SPIS_INTENSET_ENDRX_Enabled (1UL) </span></div><div class="line"><a name="l11052"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac74e9e5591df02d9f45472afc6caec03">11052</a></span>&#160;<span class="preprocessor">#define SPIS_INTENSET_ENDRX_Set (1UL) </span></div><div class="line"><a name="l11054"></a><span class="lineno">11054</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Write &#39;1&#39; to Enable interrupt for END event */</span><span class="preprocessor"></span></div><div class="line"><a name="l11055"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afeba06844f97f1021dbfb1fac3849cd2">11055</a></span>&#160;<span class="preprocessor">#define SPIS_INTENSET_END_Pos (1UL) </span></div><div class="line"><a name="l11056"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af8e6612585ea19ee868b18e276a8fdb8">11056</a></span>&#160;<span class="preprocessor">#define SPIS_INTENSET_END_Msk (0x1UL &lt;&lt; SPIS_INTENSET_END_Pos) </span></div><div class="line"><a name="l11057"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5f9e989f42c6001f50b0f856985ba258">11057</a></span>&#160;<span class="preprocessor">#define SPIS_INTENSET_END_Disabled (0UL) </span></div><div class="line"><a name="l11058"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6d0672b6149ffb76ab78f3192e51f4c2">11058</a></span>&#160;<span class="preprocessor">#define SPIS_INTENSET_END_Enabled (1UL) </span></div><div class="line"><a name="l11059"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5a571bbbf7c7c69841292144ea1d32ab">11059</a></span>&#160;<span class="preprocessor">#define SPIS_INTENSET_END_Set (1UL) </span></div><div class="line"><a name="l11061"></a><span class="lineno">11061</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: SPIS_INTENCLR */</span><span class="preprocessor"></span></div><div class="line"><a name="l11062"></a><span class="lineno">11062</span>&#160;<span class="comment">/* Description: Disable interrupt */</span></div><div class="line"><a name="l11063"></a><span class="lineno">11063</span>&#160;</div><div class="line"><a name="l11064"></a><span class="lineno">11064</span>&#160;<span class="comment">/* Bit 10 : Write &#39;1&#39; to Disable interrupt for ACQUIRED event */</span></div><div class="line"><a name="l11065"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8a8c902e900746dd0e93dc6e9cfc48bf">11065</a></span>&#160;<span class="preprocessor">#define SPIS_INTENCLR_ACQUIRED_Pos (10UL) </span></div><div class="line"><a name="l11066"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab968d81969e6de48ca194ffca5421ff7">11066</a></span>&#160;<span class="preprocessor">#define SPIS_INTENCLR_ACQUIRED_Msk (0x1UL &lt;&lt; SPIS_INTENCLR_ACQUIRED_Pos) </span></div><div class="line"><a name="l11067"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a578f2d913f17f1fa0a80174fd9393b5d">11067</a></span>&#160;<span class="preprocessor">#define SPIS_INTENCLR_ACQUIRED_Disabled (0UL) </span></div><div class="line"><a name="l11068"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6166b69285a37926cc8676d7ba6a03d9">11068</a></span>&#160;<span class="preprocessor">#define SPIS_INTENCLR_ACQUIRED_Enabled (1UL) </span></div><div class="line"><a name="l11069"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2afbea7dee3b63e4eabab0b5177f3f79">11069</a></span>&#160;<span class="preprocessor">#define SPIS_INTENCLR_ACQUIRED_Clear (1UL) </span></div><div class="line"><a name="l11071"></a><span class="lineno">11071</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 4 : Write &#39;1&#39; to Disable interrupt for ENDRX event */</span><span class="preprocessor"></span></div><div class="line"><a name="l11072"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2fffd7014b3faf82e17127e98667073d">11072</a></span>&#160;<span class="preprocessor">#define SPIS_INTENCLR_ENDRX_Pos (4UL) </span></div><div class="line"><a name="l11073"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a12b758a6839608bdbca5f06f8e23fe3d">11073</a></span>&#160;<span class="preprocessor">#define SPIS_INTENCLR_ENDRX_Msk (0x1UL &lt;&lt; SPIS_INTENCLR_ENDRX_Pos) </span></div><div class="line"><a name="l11074"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a738cd0270a2aa156a65d8ee9c3ea1c9e">11074</a></span>&#160;<span class="preprocessor">#define SPIS_INTENCLR_ENDRX_Disabled (0UL) </span></div><div class="line"><a name="l11075"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afb61bbbfa2e5602b54ac77d570c8ba79">11075</a></span>&#160;<span class="preprocessor">#define SPIS_INTENCLR_ENDRX_Enabled (1UL) </span></div><div class="line"><a name="l11076"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2a6e16064e8d0daa31ae1646c833fd9f">11076</a></span>&#160;<span class="preprocessor">#define SPIS_INTENCLR_ENDRX_Clear (1UL) </span></div><div class="line"><a name="l11078"></a><span class="lineno">11078</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Write &#39;1&#39; to Disable interrupt for END event */</span><span class="preprocessor"></span></div><div class="line"><a name="l11079"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aff5caac08df8ec9510d4483b6b0d838c">11079</a></span>&#160;<span class="preprocessor">#define SPIS_INTENCLR_END_Pos (1UL) </span></div><div class="line"><a name="l11080"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5822970e13f2a0df97e2db1bb398041d">11080</a></span>&#160;<span class="preprocessor">#define SPIS_INTENCLR_END_Msk (0x1UL &lt;&lt; SPIS_INTENCLR_END_Pos) </span></div><div class="line"><a name="l11081"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3e884e3e50464b5d2e78ba658d04d7fb">11081</a></span>&#160;<span class="preprocessor">#define SPIS_INTENCLR_END_Disabled (0UL) </span></div><div class="line"><a name="l11082"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aea6840889048013dd449c0be032eaa47">11082</a></span>&#160;<span class="preprocessor">#define SPIS_INTENCLR_END_Enabled (1UL) </span></div><div class="line"><a name="l11083"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab42456061dc5a0c6ffd550204cc68330">11083</a></span>&#160;<span class="preprocessor">#define SPIS_INTENCLR_END_Clear (1UL) </span></div><div class="line"><a name="l11085"></a><span class="lineno">11085</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: SPIS_SEMSTAT */</span><span class="preprocessor"></span></div><div class="line"><a name="l11086"></a><span class="lineno">11086</span>&#160;<span class="comment">/* Description: Semaphore status register */</span></div><div class="line"><a name="l11087"></a><span class="lineno">11087</span>&#160;</div><div class="line"><a name="l11088"></a><span class="lineno">11088</span>&#160;<span class="comment">/* Bits 1..0 : Semaphore status */</span></div><div class="line"><a name="l11089"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aca48b104c7d672ad26f1331fb23a6dea">11089</a></span>&#160;<span class="preprocessor">#define SPIS_SEMSTAT_SEMSTAT_Pos (0UL) </span></div><div class="line"><a name="l11090"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa57e5467df7e911dd97e142a70649b9a">11090</a></span>&#160;<span class="preprocessor">#define SPIS_SEMSTAT_SEMSTAT_Msk (0x3UL &lt;&lt; SPIS_SEMSTAT_SEMSTAT_Pos) </span></div><div class="line"><a name="l11091"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4dd2512026e04542cb86ce85a152d7e1">11091</a></span>&#160;<span class="preprocessor">#define SPIS_SEMSTAT_SEMSTAT_Free (0UL) </span></div><div class="line"><a name="l11092"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2c5b88813ba24733a61905cb573adce0">11092</a></span>&#160;<span class="preprocessor">#define SPIS_SEMSTAT_SEMSTAT_CPU (1UL) </span></div><div class="line"><a name="l11093"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab8995fe62c22a85ddb6b8eba0149e80a">11093</a></span>&#160;<span class="preprocessor">#define SPIS_SEMSTAT_SEMSTAT_SPIS (2UL) </span></div><div class="line"><a name="l11094"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a605abeb2c96ba64170c0109db7d04cac">11094</a></span>&#160;<span class="preprocessor">#define SPIS_SEMSTAT_SEMSTAT_CPUPending (3UL) </span></div><div class="line"><a name="l11096"></a><span class="lineno">11096</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: SPIS_STATUS */</span><span class="preprocessor"></span></div><div class="line"><a name="l11097"></a><span class="lineno">11097</span>&#160;<span class="comment">/* Description: Status from last transaction */</span></div><div class="line"><a name="l11098"></a><span class="lineno">11098</span>&#160;</div><div class="line"><a name="l11099"></a><span class="lineno">11099</span>&#160;<span class="comment">/* Bit 1 : RX buffer overflow detected, and prevented */</span></div><div class="line"><a name="l11100"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac60373495e532e7e07b8ffc768b102d3">11100</a></span>&#160;<span class="preprocessor">#define SPIS_STATUS_OVERFLOW_Pos (1UL) </span></div><div class="line"><a name="l11101"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8dad58e399c5a6d9e94682e61a50b538">11101</a></span>&#160;<span class="preprocessor">#define SPIS_STATUS_OVERFLOW_Msk (0x1UL &lt;&lt; SPIS_STATUS_OVERFLOW_Pos) </span></div><div class="line"><a name="l11102"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae80718f6383ec04075d33647298dddaa">11102</a></span>&#160;<span class="preprocessor">#define SPIS_STATUS_OVERFLOW_NotPresent (0UL) </span></div><div class="line"><a name="l11103"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a478efb6cf8b8e67002c43d169618a82f">11103</a></span>&#160;<span class="preprocessor">#define SPIS_STATUS_OVERFLOW_Present (1UL) </span></div><div class="line"><a name="l11104"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af2923c2cceec3053f6a153dc364d382f">11104</a></span>&#160;<span class="preprocessor">#define SPIS_STATUS_OVERFLOW_Clear (1UL) </span></div><div class="line"><a name="l11106"></a><span class="lineno">11106</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : TX buffer over-read detected, and prevented */</span><span class="preprocessor"></span></div><div class="line"><a name="l11107"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad3514315287082fa4be7362fc8960115">11107</a></span>&#160;<span class="preprocessor">#define SPIS_STATUS_OVERREAD_Pos (0UL) </span></div><div class="line"><a name="l11108"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9039ea7c38af9d50ee94cdd4a84264d1">11108</a></span>&#160;<span class="preprocessor">#define SPIS_STATUS_OVERREAD_Msk (0x1UL &lt;&lt; SPIS_STATUS_OVERREAD_Pos) </span></div><div class="line"><a name="l11109"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a048cce138b20e6042be5d6dde4ada4b8">11109</a></span>&#160;<span class="preprocessor">#define SPIS_STATUS_OVERREAD_NotPresent (0UL) </span></div><div class="line"><a name="l11110"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a48de29696020cbc230cfe9cffbcd9514">11110</a></span>&#160;<span class="preprocessor">#define SPIS_STATUS_OVERREAD_Present (1UL) </span></div><div class="line"><a name="l11111"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a47b8a3b3dab50e2282688fc890b310fe">11111</a></span>&#160;<span class="preprocessor">#define SPIS_STATUS_OVERREAD_Clear (1UL) </span></div><div class="line"><a name="l11113"></a><span class="lineno">11113</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: SPIS_ENABLE */</span><span class="preprocessor"></span></div><div class="line"><a name="l11114"></a><span class="lineno">11114</span>&#160;<span class="comment">/* Description: Enable SPI slave */</span></div><div class="line"><a name="l11115"></a><span class="lineno">11115</span>&#160;</div><div class="line"><a name="l11116"></a><span class="lineno">11116</span>&#160;<span class="comment">/* Bits 3..0 : Enable or disable SPI slave */</span></div><div class="line"><a name="l11117"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a135977b1cc665d0e93672a38988e241d">11117</a></span>&#160;<span class="preprocessor">#define SPIS_ENABLE_ENABLE_Pos (0UL) </span></div><div class="line"><a name="l11118"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a79b47962a0ab6bf566e596af59bbfada">11118</a></span>&#160;<span class="preprocessor">#define SPIS_ENABLE_ENABLE_Msk (0xFUL &lt;&lt; SPIS_ENABLE_ENABLE_Pos) </span></div><div class="line"><a name="l11119"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1d57c457bf1c9d730b736fee7311666d">11119</a></span>&#160;<span class="preprocessor">#define SPIS_ENABLE_ENABLE_Disabled (0UL) </span></div><div class="line"><a name="l11120"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7448b14bad9996a7906a90d0f82ae080">11120</a></span>&#160;<span class="preprocessor">#define SPIS_ENABLE_ENABLE_Enabled (2UL) </span></div><div class="line"><a name="l11122"></a><span class="lineno">11122</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: SPIS_PSEL_SCK */</span><span class="preprocessor"></span></div><div class="line"><a name="l11123"></a><span class="lineno">11123</span>&#160;<span class="comment">/* Description: Pin select for SCK */</span></div><div class="line"><a name="l11124"></a><span class="lineno">11124</span>&#160;</div><div class="line"><a name="l11125"></a><span class="lineno">11125</span>&#160;<span class="comment">/* Bit 31 : Connection */</span></div><div class="line"><a name="l11126"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a60ccbdf6443093e1931b6139db03c603">11126</a></span>&#160;<span class="preprocessor">#define SPIS_PSEL_SCK_CONNECT_Pos (31UL) </span></div><div class="line"><a name="l11127"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a53943d8cc63482fd7aa7e16fc15e76af">11127</a></span>&#160;<span class="preprocessor">#define SPIS_PSEL_SCK_CONNECT_Msk (0x1UL &lt;&lt; SPIS_PSEL_SCK_CONNECT_Pos) </span></div><div class="line"><a name="l11128"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af8306485bf24b20d0477444f793cf3b3">11128</a></span>&#160;<span class="preprocessor">#define SPIS_PSEL_SCK_CONNECT_Connected (0UL) </span></div><div class="line"><a name="l11129"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac9b3288a9127e46991e46c0393c7ac0c">11129</a></span>&#160;<span class="preprocessor">#define SPIS_PSEL_SCK_CONNECT_Disconnected (1UL) </span></div><div class="line"><a name="l11131"></a><span class="lineno">11131</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 6..5 : Port number */</span><span class="preprocessor"></span></div><div class="line"><a name="l11132"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a794802d09a0b261721a6c45a1964272f">11132</a></span>&#160;<span class="preprocessor">#define SPIS_PSEL_SCK_PORT_Pos (5UL) </span></div><div class="line"><a name="l11133"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad3feae3d8d397a3ef867d79cfaf184af">11133</a></span>&#160;<span class="preprocessor">#define SPIS_PSEL_SCK_PORT_Msk (0x3UL &lt;&lt; SPIS_PSEL_SCK_PORT_Pos) </span></div><div class="line"><a name="l11135"></a><span class="lineno">11135</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 4..0 : Pin number */</span><span class="preprocessor"></span></div><div class="line"><a name="l11136"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a83382ca4f1befd3d018795d727e0a4a8">11136</a></span>&#160;<span class="preprocessor">#define SPIS_PSEL_SCK_PIN_Pos (0UL) </span></div><div class="line"><a name="l11137"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a348f28688e02bccca8b602b8b1ce8031">11137</a></span>&#160;<span class="preprocessor">#define SPIS_PSEL_SCK_PIN_Msk (0x1FUL &lt;&lt; SPIS_PSEL_SCK_PIN_Pos) </span></div><div class="line"><a name="l11139"></a><span class="lineno">11139</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: SPIS_PSEL_MISO */</span><span class="preprocessor"></span></div><div class="line"><a name="l11140"></a><span class="lineno">11140</span>&#160;<span class="comment">/* Description: Pin select for MISO signal */</span></div><div class="line"><a name="l11141"></a><span class="lineno">11141</span>&#160;</div><div class="line"><a name="l11142"></a><span class="lineno">11142</span>&#160;<span class="comment">/* Bit 31 : Connection */</span></div><div class="line"><a name="l11143"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af1ca98fff94a17ad12f9bd98d5450c2f">11143</a></span>&#160;<span class="preprocessor">#define SPIS_PSEL_MISO_CONNECT_Pos (31UL) </span></div><div class="line"><a name="l11144"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0e957973c11709cda39ae0595adb1e63">11144</a></span>&#160;<span class="preprocessor">#define SPIS_PSEL_MISO_CONNECT_Msk (0x1UL &lt;&lt; SPIS_PSEL_MISO_CONNECT_Pos) </span></div><div class="line"><a name="l11145"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae5f070f76c5235c78f561f361f7a2834">11145</a></span>&#160;<span class="preprocessor">#define SPIS_PSEL_MISO_CONNECT_Connected (0UL) </span></div><div class="line"><a name="l11146"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a83b2f01eb52b9fa3725d6f2a5044083e">11146</a></span>&#160;<span class="preprocessor">#define SPIS_PSEL_MISO_CONNECT_Disconnected (1UL) </span></div><div class="line"><a name="l11148"></a><span class="lineno">11148</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 6..5 : Port number */</span><span class="preprocessor"></span></div><div class="line"><a name="l11149"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab8da9a528e86fd8561204a41ff64c3fc">11149</a></span>&#160;<span class="preprocessor">#define SPIS_PSEL_MISO_PORT_Pos (5UL) </span></div><div class="line"><a name="l11150"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2db6b0ef3c122c3d4df2eb05d87278c4">11150</a></span>&#160;<span class="preprocessor">#define SPIS_PSEL_MISO_PORT_Msk (0x3UL &lt;&lt; SPIS_PSEL_MISO_PORT_Pos) </span></div><div class="line"><a name="l11152"></a><span class="lineno">11152</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 4..0 : Pin number */</span><span class="preprocessor"></span></div><div class="line"><a name="l11153"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab8a338d39093902dd3ff889c0b162503">11153</a></span>&#160;<span class="preprocessor">#define SPIS_PSEL_MISO_PIN_Pos (0UL) </span></div><div class="line"><a name="l11154"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a84eba8331f2f631a762daa7e98de594e">11154</a></span>&#160;<span class="preprocessor">#define SPIS_PSEL_MISO_PIN_Msk (0x1FUL &lt;&lt; SPIS_PSEL_MISO_PIN_Pos) </span></div><div class="line"><a name="l11156"></a><span class="lineno">11156</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: SPIS_PSEL_MOSI */</span><span class="preprocessor"></span></div><div class="line"><a name="l11157"></a><span class="lineno">11157</span>&#160;<span class="comment">/* Description: Pin select for MOSI signal */</span></div><div class="line"><a name="l11158"></a><span class="lineno">11158</span>&#160;</div><div class="line"><a name="l11159"></a><span class="lineno">11159</span>&#160;<span class="comment">/* Bit 31 : Connection */</span></div><div class="line"><a name="l11160"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aaa80d4e53911208da15b33be9fdc9589">11160</a></span>&#160;<span class="preprocessor">#define SPIS_PSEL_MOSI_CONNECT_Pos (31UL) </span></div><div class="line"><a name="l11161"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a08c74e9e9c9cb71c059a6c0e8f5acd09">11161</a></span>&#160;<span class="preprocessor">#define SPIS_PSEL_MOSI_CONNECT_Msk (0x1UL &lt;&lt; SPIS_PSEL_MOSI_CONNECT_Pos) </span></div><div class="line"><a name="l11162"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0be8f56c66ad6ecefc5d229d2115f580">11162</a></span>&#160;<span class="preprocessor">#define SPIS_PSEL_MOSI_CONNECT_Connected (0UL) </span></div><div class="line"><a name="l11163"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a480c9356586853f2004502b684187bac">11163</a></span>&#160;<span class="preprocessor">#define SPIS_PSEL_MOSI_CONNECT_Disconnected (1UL) </span></div><div class="line"><a name="l11165"></a><span class="lineno">11165</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 6..5 : Port number */</span><span class="preprocessor"></span></div><div class="line"><a name="l11166"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a710cd2e39861729f1c18f2a2a8751be0">11166</a></span>&#160;<span class="preprocessor">#define SPIS_PSEL_MOSI_PORT_Pos (5UL) </span></div><div class="line"><a name="l11167"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5de80edbac59fd9255cb005898202202">11167</a></span>&#160;<span class="preprocessor">#define SPIS_PSEL_MOSI_PORT_Msk (0x3UL &lt;&lt; SPIS_PSEL_MOSI_PORT_Pos) </span></div><div class="line"><a name="l11169"></a><span class="lineno">11169</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 4..0 : Pin number */</span><span class="preprocessor"></span></div><div class="line"><a name="l11170"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a41b05fb83a91e52f0f71a34353ea7659">11170</a></span>&#160;<span class="preprocessor">#define SPIS_PSEL_MOSI_PIN_Pos (0UL) </span></div><div class="line"><a name="l11171"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae816ac6a6d5b8d2cb4dfda9d20b95d37">11171</a></span>&#160;<span class="preprocessor">#define SPIS_PSEL_MOSI_PIN_Msk (0x1FUL &lt;&lt; SPIS_PSEL_MOSI_PIN_Pos) </span></div><div class="line"><a name="l11173"></a><span class="lineno">11173</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: SPIS_PSEL_CSN */</span><span class="preprocessor"></span></div><div class="line"><a name="l11174"></a><span class="lineno">11174</span>&#160;<span class="comment">/* Description: Pin select for CSN signal */</span></div><div class="line"><a name="l11175"></a><span class="lineno">11175</span>&#160;</div><div class="line"><a name="l11176"></a><span class="lineno">11176</span>&#160;<span class="comment">/* Bit 31 : Connection */</span></div><div class="line"><a name="l11177"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a728369d09228c6f8907c2f21b156d3b4">11177</a></span>&#160;<span class="preprocessor">#define SPIS_PSEL_CSN_CONNECT_Pos (31UL) </span></div><div class="line"><a name="l11178"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac73bae4a718391e38edf3ba3a17ca0ad">11178</a></span>&#160;<span class="preprocessor">#define SPIS_PSEL_CSN_CONNECT_Msk (0x1UL &lt;&lt; SPIS_PSEL_CSN_CONNECT_Pos) </span></div><div class="line"><a name="l11179"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad6f5ecf53abebd50319d67b9e9f6e3f6">11179</a></span>&#160;<span class="preprocessor">#define SPIS_PSEL_CSN_CONNECT_Connected (0UL) </span></div><div class="line"><a name="l11180"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abbdcb975d0579a9da559fa9b903ea9d4">11180</a></span>&#160;<span class="preprocessor">#define SPIS_PSEL_CSN_CONNECT_Disconnected (1UL) </span></div><div class="line"><a name="l11182"></a><span class="lineno">11182</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 6..5 : Port number */</span><span class="preprocessor"></span></div><div class="line"><a name="l11183"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad50c65acc5ba2548bf7fb2989073df8f">11183</a></span>&#160;<span class="preprocessor">#define SPIS_PSEL_CSN_PORT_Pos (5UL) </span></div><div class="line"><a name="l11184"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4eaa64eac1fb5cabacecfe934c6f7d59">11184</a></span>&#160;<span class="preprocessor">#define SPIS_PSEL_CSN_PORT_Msk (0x3UL &lt;&lt; SPIS_PSEL_CSN_PORT_Pos) </span></div><div class="line"><a name="l11186"></a><span class="lineno">11186</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 4..0 : Pin number */</span><span class="preprocessor"></span></div><div class="line"><a name="l11187"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0d8680584e2b25ccaf2602b16e755be8">11187</a></span>&#160;<span class="preprocessor">#define SPIS_PSEL_CSN_PIN_Pos (0UL) </span></div><div class="line"><a name="l11188"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adfd5cafc589671a3a00c12b118e70374">11188</a></span>&#160;<span class="preprocessor">#define SPIS_PSEL_CSN_PIN_Msk (0x1FUL &lt;&lt; SPIS_PSEL_CSN_PIN_Pos) </span></div><div class="line"><a name="l11190"></a><span class="lineno">11190</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: SPIS_RXD_PTR */</span><span class="preprocessor"></span></div><div class="line"><a name="l11191"></a><span class="lineno">11191</span>&#160;<span class="comment">/* Description: RXD data pointer */</span></div><div class="line"><a name="l11192"></a><span class="lineno">11192</span>&#160;</div><div class="line"><a name="l11193"></a><span class="lineno">11193</span>&#160;<span class="comment">/* Bits 31..0 : RXD data pointer */</span></div><div class="line"><a name="l11194"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a87a572baf1bb8ddbb23191a89d16e003">11194</a></span>&#160;<span class="preprocessor">#define SPIS_RXD_PTR_PTR_Pos (0UL) </span></div><div class="line"><a name="l11195"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a723b9163c9cc143489e417eb0fb7a4cd">11195</a></span>&#160;<span class="preprocessor">#define SPIS_RXD_PTR_PTR_Msk (0xFFFFFFFFUL &lt;&lt; SPIS_RXD_PTR_PTR_Pos) </span></div><div class="line"><a name="l11197"></a><span class="lineno">11197</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: SPIS_RXD_MAXCNT */</span><span class="preprocessor"></span></div><div class="line"><a name="l11198"></a><span class="lineno">11198</span>&#160;<span class="comment">/* Description: Maximum number of bytes in receive buffer */</span></div><div class="line"><a name="l11199"></a><span class="lineno">11199</span>&#160;</div><div class="line"><a name="l11200"></a><span class="lineno">11200</span>&#160;<span class="comment">/* Bits 7..0 : Maximum number of bytes in receive buffer */</span></div><div class="line"><a name="l11201"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0fb2ee7a86387f54d1b9a659ee205572">11201</a></span>&#160;<span class="preprocessor">#define SPIS_RXD_MAXCNT_MAXCNT_Pos (0UL) </span></div><div class="line"><a name="l11202"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae516c9fc3aea53c74706f639e09929c0">11202</a></span>&#160;<span class="preprocessor">#define SPIS_RXD_MAXCNT_MAXCNT_Msk (0xFFUL &lt;&lt; SPIS_RXD_MAXCNT_MAXCNT_Pos) </span></div><div class="line"><a name="l11204"></a><span class="lineno">11204</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: SPIS_RXD_AMOUNT */</span><span class="preprocessor"></span></div><div class="line"><a name="l11205"></a><span class="lineno">11205</span>&#160;<span class="comment">/* Description: Number of bytes received in last granted transaction */</span></div><div class="line"><a name="l11206"></a><span class="lineno">11206</span>&#160;</div><div class="line"><a name="l11207"></a><span class="lineno">11207</span>&#160;<span class="comment">/* Bits 7..0 : Number of bytes received in the last granted transaction */</span></div><div class="line"><a name="l11208"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae10ccb63db4c212cc302deed884b5846">11208</a></span>&#160;<span class="preprocessor">#define SPIS_RXD_AMOUNT_AMOUNT_Pos (0UL) </span></div><div class="line"><a name="l11209"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad080fc9012d3db8fdff43d518a38c658">11209</a></span>&#160;<span class="preprocessor">#define SPIS_RXD_AMOUNT_AMOUNT_Msk (0xFFUL &lt;&lt; SPIS_RXD_AMOUNT_AMOUNT_Pos) </span></div><div class="line"><a name="l11211"></a><span class="lineno">11211</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: SPIS_TXD_PTR */</span><span class="preprocessor"></span></div><div class="line"><a name="l11212"></a><span class="lineno">11212</span>&#160;<span class="comment">/* Description: TXD data pointer */</span></div><div class="line"><a name="l11213"></a><span class="lineno">11213</span>&#160;</div><div class="line"><a name="l11214"></a><span class="lineno">11214</span>&#160;<span class="comment">/* Bits 31..0 : TXD data pointer */</span></div><div class="line"><a name="l11215"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7a586229c64eb21751bff5c301e67b1a">11215</a></span>&#160;<span class="preprocessor">#define SPIS_TXD_PTR_PTR_Pos (0UL) </span></div><div class="line"><a name="l11216"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9dad7fd5034bcbf8121fabedfa0531c9">11216</a></span>&#160;<span class="preprocessor">#define SPIS_TXD_PTR_PTR_Msk (0xFFFFFFFFUL &lt;&lt; SPIS_TXD_PTR_PTR_Pos) </span></div><div class="line"><a name="l11218"></a><span class="lineno">11218</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: SPIS_TXD_MAXCNT */</span><span class="preprocessor"></span></div><div class="line"><a name="l11219"></a><span class="lineno">11219</span>&#160;<span class="comment">/* Description: Maximum number of bytes in transmit buffer */</span></div><div class="line"><a name="l11220"></a><span class="lineno">11220</span>&#160;</div><div class="line"><a name="l11221"></a><span class="lineno">11221</span>&#160;<span class="comment">/* Bits 7..0 : Maximum number of bytes in transmit buffer */</span></div><div class="line"><a name="l11222"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acfa46a4ef66ac71ec9c626e5cc4805f5">11222</a></span>&#160;<span class="preprocessor">#define SPIS_TXD_MAXCNT_MAXCNT_Pos (0UL) </span></div><div class="line"><a name="l11223"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abf4c51ba4fbdb31a9653e520e53a2e8a">11223</a></span>&#160;<span class="preprocessor">#define SPIS_TXD_MAXCNT_MAXCNT_Msk (0xFFUL &lt;&lt; SPIS_TXD_MAXCNT_MAXCNT_Pos) </span></div><div class="line"><a name="l11225"></a><span class="lineno">11225</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: SPIS_TXD_AMOUNT */</span><span class="preprocessor"></span></div><div class="line"><a name="l11226"></a><span class="lineno">11226</span>&#160;<span class="comment">/* Description: Number of bytes transmitted in last granted transaction */</span></div><div class="line"><a name="l11227"></a><span class="lineno">11227</span>&#160;</div><div class="line"><a name="l11228"></a><span class="lineno">11228</span>&#160;<span class="comment">/* Bits 7..0 : Number of bytes transmitted in last granted transaction */</span></div><div class="line"><a name="l11229"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1288a590858f3287f714050cb3381ffb">11229</a></span>&#160;<span class="preprocessor">#define SPIS_TXD_AMOUNT_AMOUNT_Pos (0UL) </span></div><div class="line"><a name="l11230"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af4bfe1af157db821d82f05cbe32ad467">11230</a></span>&#160;<span class="preprocessor">#define SPIS_TXD_AMOUNT_AMOUNT_Msk (0xFFUL &lt;&lt; SPIS_TXD_AMOUNT_AMOUNT_Pos) </span></div><div class="line"><a name="l11232"></a><span class="lineno">11232</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: SPIS_CONFIG */</span><span class="preprocessor"></span></div><div class="line"><a name="l11233"></a><span class="lineno">11233</span>&#160;<span class="comment">/* Description: Configuration register */</span></div><div class="line"><a name="l11234"></a><span class="lineno">11234</span>&#160;</div><div class="line"><a name="l11235"></a><span class="lineno">11235</span>&#160;<span class="comment">/* Bit 2 : Serial clock (SCK) polarity */</span></div><div class="line"><a name="l11236"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6a15c7f056b9a4f05b32984000344028">11236</a></span>&#160;<span class="preprocessor">#define SPIS_CONFIG_CPOL_Pos (2UL) </span></div><div class="line"><a name="l11237"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aecc2736f71b94ef3cbcc8acd44aabcc5">11237</a></span>&#160;<span class="preprocessor">#define SPIS_CONFIG_CPOL_Msk (0x1UL &lt;&lt; SPIS_CONFIG_CPOL_Pos) </span></div><div class="line"><a name="l11238"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a18d27703c5a136dcb4b66d3a2ed8c978">11238</a></span>&#160;<span class="preprocessor">#define SPIS_CONFIG_CPOL_ActiveHigh (0UL) </span></div><div class="line"><a name="l11239"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6cb0bb15186bbb0da1c17fc97b939310">11239</a></span>&#160;<span class="preprocessor">#define SPIS_CONFIG_CPOL_ActiveLow (1UL) </span></div><div class="line"><a name="l11241"></a><span class="lineno">11241</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Serial clock (SCK) phase */</span><span class="preprocessor"></span></div><div class="line"><a name="l11242"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aeaf3b80fb93f08c8e84c412439f0a1d7">11242</a></span>&#160;<span class="preprocessor">#define SPIS_CONFIG_CPHA_Pos (1UL) </span></div><div class="line"><a name="l11243"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a805729b65f13122d31c54c00c917dc90">11243</a></span>&#160;<span class="preprocessor">#define SPIS_CONFIG_CPHA_Msk (0x1UL &lt;&lt; SPIS_CONFIG_CPHA_Pos) </span></div><div class="line"><a name="l11244"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae21d5d7fe06675b6f72482030f821fb2">11244</a></span>&#160;<span class="preprocessor">#define SPIS_CONFIG_CPHA_Leading (0UL) </span></div><div class="line"><a name="l11245"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab791470cb6e148ef6796b515c3264752">11245</a></span>&#160;<span class="preprocessor">#define SPIS_CONFIG_CPHA_Trailing (1UL) </span></div><div class="line"><a name="l11247"></a><span class="lineno">11247</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Bit order */</span><span class="preprocessor"></span></div><div class="line"><a name="l11248"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abd3d27d109fb88023644900878864fbc">11248</a></span>&#160;<span class="preprocessor">#define SPIS_CONFIG_ORDER_Pos (0UL) </span></div><div class="line"><a name="l11249"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2b55c7cfaaebaa5f51215571aef67a67">11249</a></span>&#160;<span class="preprocessor">#define SPIS_CONFIG_ORDER_Msk (0x1UL &lt;&lt; SPIS_CONFIG_ORDER_Pos) </span></div><div class="line"><a name="l11250"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad53f580087070186cdd2c78d662df8f6">11250</a></span>&#160;<span class="preprocessor">#define SPIS_CONFIG_ORDER_MsbFirst (0UL) </span></div><div class="line"><a name="l11251"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab5e975408f4f83313c04bc3c74f5cb01">11251</a></span>&#160;<span class="preprocessor">#define SPIS_CONFIG_ORDER_LsbFirst (1UL) </span></div><div class="line"><a name="l11253"></a><span class="lineno">11253</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: SPIS_DEF */</span><span class="preprocessor"></span></div><div class="line"><a name="l11254"></a><span class="lineno">11254</span>&#160;<span class="comment">/* Description: Default character. Character clocked out in case of an ignored transaction. */</span></div><div class="line"><a name="l11255"></a><span class="lineno">11255</span>&#160;</div><div class="line"><a name="l11256"></a><span class="lineno">11256</span>&#160;<span class="comment">/* Bits 7..0 : Default character. Character clocked out in case of an ignored transaction. */</span></div><div class="line"><a name="l11257"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af60f4962f53b189e5f0a4278c4cbb63c">11257</a></span>&#160;<span class="preprocessor">#define SPIS_DEF_DEF_Pos (0UL) </span></div><div class="line"><a name="l11258"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a886bbfe481b50e72301d1aee49d854bc">11258</a></span>&#160;<span class="preprocessor">#define SPIS_DEF_DEF_Msk (0xFFUL &lt;&lt; SPIS_DEF_DEF_Pos) </span></div><div class="line"><a name="l11260"></a><span class="lineno">11260</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: SPIS_ORC */</span><span class="preprocessor"></span></div><div class="line"><a name="l11261"></a><span class="lineno">11261</span>&#160;<span class="comment">/* Description: Over-read character */</span></div><div class="line"><a name="l11262"></a><span class="lineno">11262</span>&#160;</div><div class="line"><a name="l11263"></a><span class="lineno">11263</span>&#160;<span class="comment">/* Bits 7..0 : Over-read character. Character clocked out after an over-read of the transmit buffer. */</span></div><div class="line"><a name="l11264"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae0a715088d1853ea39945bd2af0f923c">11264</a></span>&#160;<span class="preprocessor">#define SPIS_ORC_ORC_Pos (0UL) </span></div><div class="line"><a name="l11265"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab675cc489665144dddf915b60622672c">11265</a></span>&#160;<span class="preprocessor">#define SPIS_ORC_ORC_Msk (0xFFUL &lt;&lt; SPIS_ORC_ORC_Pos) </span></div><div class="line"><a name="l11268"></a><span class="lineno">11268</span>&#160;<span class="preprocessor"></span><span class="comment">/* Peripheral: TEMP */</span><span class="preprocessor"></span></div><div class="line"><a name="l11269"></a><span class="lineno">11269</span>&#160;<span class="comment">/* Description: Temperature Sensor */</span></div><div class="line"><a name="l11270"></a><span class="lineno">11270</span>&#160;</div><div class="line"><a name="l11271"></a><span class="lineno">11271</span>&#160;<span class="comment">/* Register: TEMP_INTENSET */</span></div><div class="line"><a name="l11272"></a><span class="lineno">11272</span>&#160;<span class="comment">/* Description: Enable interrupt */</span></div><div class="line"><a name="l11273"></a><span class="lineno">11273</span>&#160;</div><div class="line"><a name="l11274"></a><span class="lineno">11274</span>&#160;<span class="comment">/* Bit 0 : Write &#39;1&#39; to Enable interrupt for DATARDY event */</span></div><div class="line"><a name="l11275"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aadb45c5405fcfed6dfa0ba2b74c0f6c2">11275</a></span>&#160;<span class="preprocessor">#define TEMP_INTENSET_DATARDY_Pos (0UL) </span></div><div class="line"><a name="l11276"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acff24e707a8a6e9bb8d2a013ad0104de">11276</a></span>&#160;<span class="preprocessor">#define TEMP_INTENSET_DATARDY_Msk (0x1UL &lt;&lt; TEMP_INTENSET_DATARDY_Pos) </span></div><div class="line"><a name="l11277"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a39644776026d1eafd56bbbe49c431ba7">11277</a></span>&#160;<span class="preprocessor">#define TEMP_INTENSET_DATARDY_Disabled (0UL) </span></div><div class="line"><a name="l11278"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a77e0c9114074041c74178a67c3f61ad2">11278</a></span>&#160;<span class="preprocessor">#define TEMP_INTENSET_DATARDY_Enabled (1UL) </span></div><div class="line"><a name="l11279"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2a5298600f0ef14de9ba4d1375c592a0">11279</a></span>&#160;<span class="preprocessor">#define TEMP_INTENSET_DATARDY_Set (1UL) </span></div><div class="line"><a name="l11281"></a><span class="lineno">11281</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: TEMP_INTENCLR */</span><span class="preprocessor"></span></div><div class="line"><a name="l11282"></a><span class="lineno">11282</span>&#160;<span class="comment">/* Description: Disable interrupt */</span></div><div class="line"><a name="l11283"></a><span class="lineno">11283</span>&#160;</div><div class="line"><a name="l11284"></a><span class="lineno">11284</span>&#160;<span class="comment">/* Bit 0 : Write &#39;1&#39; to Disable interrupt for DATARDY event */</span></div><div class="line"><a name="l11285"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aefc15107ffcfa07300c4d0ae278318d1">11285</a></span>&#160;<span class="preprocessor">#define TEMP_INTENCLR_DATARDY_Pos (0UL) </span></div><div class="line"><a name="l11286"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6c4768164fc8dffa15217b7a4768632f">11286</a></span>&#160;<span class="preprocessor">#define TEMP_INTENCLR_DATARDY_Msk (0x1UL &lt;&lt; TEMP_INTENCLR_DATARDY_Pos) </span></div><div class="line"><a name="l11287"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6de477065c8fe9ae62cc973f8c43db5e">11287</a></span>&#160;<span class="preprocessor">#define TEMP_INTENCLR_DATARDY_Disabled (0UL) </span></div><div class="line"><a name="l11288"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a12d39e1733b7bd6a0d10d57b34fc186c">11288</a></span>&#160;<span class="preprocessor">#define TEMP_INTENCLR_DATARDY_Enabled (1UL) </span></div><div class="line"><a name="l11289"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4759991b842282b152c06ef4586e68e9">11289</a></span>&#160;<span class="preprocessor">#define TEMP_INTENCLR_DATARDY_Clear (1UL) </span></div><div class="line"><a name="l11291"></a><span class="lineno">11291</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: TEMP_TEMP */</span><span class="preprocessor"></span></div><div class="line"><a name="l11292"></a><span class="lineno">11292</span>&#160;<span class="comment">/* Description: Temperature in degC (0.25deg steps) */</span></div><div class="line"><a name="l11293"></a><span class="lineno">11293</span>&#160;</div><div class="line"><a name="l11294"></a><span class="lineno">11294</span>&#160;<span class="comment">/* Bits 31..0 : Temperature in degC (0.25deg steps) */</span></div><div class="line"><a name="l11295"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af645f612de5ccfebc5e41bbc3dc61c71">11295</a></span>&#160;<span class="preprocessor">#define TEMP_TEMP_TEMP_Pos (0UL) </span></div><div class="line"><a name="l11296"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aac1bd1895b2b29edfff392697c74962a">11296</a></span>&#160;<span class="preprocessor">#define TEMP_TEMP_TEMP_Msk (0xFFFFFFFFUL &lt;&lt; TEMP_TEMP_TEMP_Pos) </span></div><div class="line"><a name="l11298"></a><span class="lineno">11298</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: TEMP_A0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l11299"></a><span class="lineno">11299</span>&#160;<span class="comment">/* Description: Slope of 1st piece wise linear function */</span></div><div class="line"><a name="l11300"></a><span class="lineno">11300</span>&#160;</div><div class="line"><a name="l11301"></a><span class="lineno">11301</span>&#160;<span class="comment">/* Bits 11..0 : Slope of 1st piece wise linear function */</span></div><div class="line"><a name="l11302"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae960af5873865cdbd97466a48ce90584">11302</a></span>&#160;<span class="preprocessor">#define TEMP_A0_A0_Pos (0UL) </span></div><div class="line"><a name="l11303"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a373f629535fdb34fc46dab2d16520b10">11303</a></span>&#160;<span class="preprocessor">#define TEMP_A0_A0_Msk (0xFFFUL &lt;&lt; TEMP_A0_A0_Pos) </span></div><div class="line"><a name="l11305"></a><span class="lineno">11305</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: TEMP_A1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l11306"></a><span class="lineno">11306</span>&#160;<span class="comment">/* Description: Slope of 2nd piece wise linear function */</span></div><div class="line"><a name="l11307"></a><span class="lineno">11307</span>&#160;</div><div class="line"><a name="l11308"></a><span class="lineno">11308</span>&#160;<span class="comment">/* Bits 11..0 : Slope of 2nd piece wise linear function */</span></div><div class="line"><a name="l11309"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8c144843889902a7b2adae911dd35dbf">11309</a></span>&#160;<span class="preprocessor">#define TEMP_A1_A1_Pos (0UL) </span></div><div class="line"><a name="l11310"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5a0b011c2fc2116c15e8b639cdc8a435">11310</a></span>&#160;<span class="preprocessor">#define TEMP_A1_A1_Msk (0xFFFUL &lt;&lt; TEMP_A1_A1_Pos) </span></div><div class="line"><a name="l11312"></a><span class="lineno">11312</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: TEMP_A2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l11313"></a><span class="lineno">11313</span>&#160;<span class="comment">/* Description: Slope of 3rd piece wise linear function */</span></div><div class="line"><a name="l11314"></a><span class="lineno">11314</span>&#160;</div><div class="line"><a name="l11315"></a><span class="lineno">11315</span>&#160;<span class="comment">/* Bits 11..0 : Slope of 3rd piece wise linear function */</span></div><div class="line"><a name="l11316"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af86679ea46ae01e1af8345816da7ac78">11316</a></span>&#160;<span class="preprocessor">#define TEMP_A2_A2_Pos (0UL) </span></div><div class="line"><a name="l11317"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3a0a9b67ef8e5f50e465693cf16d6d23">11317</a></span>&#160;<span class="preprocessor">#define TEMP_A2_A2_Msk (0xFFFUL &lt;&lt; TEMP_A2_A2_Pos) </span></div><div class="line"><a name="l11319"></a><span class="lineno">11319</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: TEMP_A3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l11320"></a><span class="lineno">11320</span>&#160;<span class="comment">/* Description: Slope of 4th piece wise linear function */</span></div><div class="line"><a name="l11321"></a><span class="lineno">11321</span>&#160;</div><div class="line"><a name="l11322"></a><span class="lineno">11322</span>&#160;<span class="comment">/* Bits 11..0 : Slope of 4th piece wise linear function */</span></div><div class="line"><a name="l11323"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4c81223a7681caab1b6138aa4c347f32">11323</a></span>&#160;<span class="preprocessor">#define TEMP_A3_A3_Pos (0UL) </span></div><div class="line"><a name="l11324"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2b00967af12eb2295484f3f95934cf57">11324</a></span>&#160;<span class="preprocessor">#define TEMP_A3_A3_Msk (0xFFFUL &lt;&lt; TEMP_A3_A3_Pos) </span></div><div class="line"><a name="l11326"></a><span class="lineno">11326</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: TEMP_A4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l11327"></a><span class="lineno">11327</span>&#160;<span class="comment">/* Description: Slope of 5th piece wise linear function */</span></div><div class="line"><a name="l11328"></a><span class="lineno">11328</span>&#160;</div><div class="line"><a name="l11329"></a><span class="lineno">11329</span>&#160;<span class="comment">/* Bits 11..0 : Slope of 5th piece wise linear function */</span></div><div class="line"><a name="l11330"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aafca660670baa85328c162d289ae4db2">11330</a></span>&#160;<span class="preprocessor">#define TEMP_A4_A4_Pos (0UL) </span></div><div class="line"><a name="l11331"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae6dce60b501851f7a743ed9407df8eef">11331</a></span>&#160;<span class="preprocessor">#define TEMP_A4_A4_Msk (0xFFFUL &lt;&lt; TEMP_A4_A4_Pos) </span></div><div class="line"><a name="l11333"></a><span class="lineno">11333</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: TEMP_A5 */</span><span class="preprocessor"></span></div><div class="line"><a name="l11334"></a><span class="lineno">11334</span>&#160;<span class="comment">/* Description: Slope of 6th piece wise linear function */</span></div><div class="line"><a name="l11335"></a><span class="lineno">11335</span>&#160;</div><div class="line"><a name="l11336"></a><span class="lineno">11336</span>&#160;<span class="comment">/* Bits 11..0 : Slope of 6th piece wise linear function */</span></div><div class="line"><a name="l11337"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a417df946524cef0c0466bb1a1f24a14d">11337</a></span>&#160;<span class="preprocessor">#define TEMP_A5_A5_Pos (0UL) </span></div><div class="line"><a name="l11338"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a861b251b6db70ef1a728677e64cc6dc9">11338</a></span>&#160;<span class="preprocessor">#define TEMP_A5_A5_Msk (0xFFFUL &lt;&lt; TEMP_A5_A5_Pos) </span></div><div class="line"><a name="l11340"></a><span class="lineno">11340</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: TEMP_B0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l11341"></a><span class="lineno">11341</span>&#160;<span class="comment">/* Description: y-intercept of 1st piece wise linear function */</span></div><div class="line"><a name="l11342"></a><span class="lineno">11342</span>&#160;</div><div class="line"><a name="l11343"></a><span class="lineno">11343</span>&#160;<span class="comment">/* Bits 13..0 : y-intercept of 1st piece wise linear function */</span></div><div class="line"><a name="l11344"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af762eed030c348da0998bc7b8ba7e063">11344</a></span>&#160;<span class="preprocessor">#define TEMP_B0_B0_Pos (0UL) </span></div><div class="line"><a name="l11345"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a130bb4d0fe2fe2fb5d2f72f89fb2c106">11345</a></span>&#160;<span class="preprocessor">#define TEMP_B0_B0_Msk (0x3FFFUL &lt;&lt; TEMP_B0_B0_Pos) </span></div><div class="line"><a name="l11347"></a><span class="lineno">11347</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: TEMP_B1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l11348"></a><span class="lineno">11348</span>&#160;<span class="comment">/* Description: y-intercept of 2nd piece wise linear function */</span></div><div class="line"><a name="l11349"></a><span class="lineno">11349</span>&#160;</div><div class="line"><a name="l11350"></a><span class="lineno">11350</span>&#160;<span class="comment">/* Bits 13..0 : y-intercept of 2nd piece wise linear function */</span></div><div class="line"><a name="l11351"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3d94ab02c814cd201098a834ce203db5">11351</a></span>&#160;<span class="preprocessor">#define TEMP_B1_B1_Pos (0UL) </span></div><div class="line"><a name="l11352"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa1c24180d5b1a1f47e5e3229850dd2d3">11352</a></span>&#160;<span class="preprocessor">#define TEMP_B1_B1_Msk (0x3FFFUL &lt;&lt; TEMP_B1_B1_Pos) </span></div><div class="line"><a name="l11354"></a><span class="lineno">11354</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: TEMP_B2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l11355"></a><span class="lineno">11355</span>&#160;<span class="comment">/* Description: y-intercept of 3rd piece wise linear function */</span></div><div class="line"><a name="l11356"></a><span class="lineno">11356</span>&#160;</div><div class="line"><a name="l11357"></a><span class="lineno">11357</span>&#160;<span class="comment">/* Bits 13..0 : y-intercept of 3rd piece wise linear function */</span></div><div class="line"><a name="l11358"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab52db5c2fbcba40e1487ebd40f8fe84e">11358</a></span>&#160;<span class="preprocessor">#define TEMP_B2_B2_Pos (0UL) </span></div><div class="line"><a name="l11359"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af61722688fc10a23748f50b3debc0977">11359</a></span>&#160;<span class="preprocessor">#define TEMP_B2_B2_Msk (0x3FFFUL &lt;&lt; TEMP_B2_B2_Pos) </span></div><div class="line"><a name="l11361"></a><span class="lineno">11361</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: TEMP_B3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l11362"></a><span class="lineno">11362</span>&#160;<span class="comment">/* Description: y-intercept of 4th piece wise linear function */</span></div><div class="line"><a name="l11363"></a><span class="lineno">11363</span>&#160;</div><div class="line"><a name="l11364"></a><span class="lineno">11364</span>&#160;<span class="comment">/* Bits 13..0 : y-intercept of 4th piece wise linear function */</span></div><div class="line"><a name="l11365"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8e0fd2b98aa8dd7e7ed2893cc6855c5f">11365</a></span>&#160;<span class="preprocessor">#define TEMP_B3_B3_Pos (0UL) </span></div><div class="line"><a name="l11366"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afa4f16c769ac9680b372c5210b95622b">11366</a></span>&#160;<span class="preprocessor">#define TEMP_B3_B3_Msk (0x3FFFUL &lt;&lt; TEMP_B3_B3_Pos) </span></div><div class="line"><a name="l11368"></a><span class="lineno">11368</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: TEMP_B4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l11369"></a><span class="lineno">11369</span>&#160;<span class="comment">/* Description: y-intercept of 5th piece wise linear function */</span></div><div class="line"><a name="l11370"></a><span class="lineno">11370</span>&#160;</div><div class="line"><a name="l11371"></a><span class="lineno">11371</span>&#160;<span class="comment">/* Bits 13..0 : y-intercept of 5th piece wise linear function */</span></div><div class="line"><a name="l11372"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a11e261caf600e77b42702576820d7d13">11372</a></span>&#160;<span class="preprocessor">#define TEMP_B4_B4_Pos (0UL) </span></div><div class="line"><a name="l11373"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a34d04117013b86e8ece93cf7f5b10dad">11373</a></span>&#160;<span class="preprocessor">#define TEMP_B4_B4_Msk (0x3FFFUL &lt;&lt; TEMP_B4_B4_Pos) </span></div><div class="line"><a name="l11375"></a><span class="lineno">11375</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: TEMP_B5 */</span><span class="preprocessor"></span></div><div class="line"><a name="l11376"></a><span class="lineno">11376</span>&#160;<span class="comment">/* Description: y-intercept of 6th piece wise linear function */</span></div><div class="line"><a name="l11377"></a><span class="lineno">11377</span>&#160;</div><div class="line"><a name="l11378"></a><span class="lineno">11378</span>&#160;<span class="comment">/* Bits 13..0 : y-intercept of 6th piece wise linear function */</span></div><div class="line"><a name="l11379"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a850d87f535a710ebff9405f646c59713">11379</a></span>&#160;<span class="preprocessor">#define TEMP_B5_B5_Pos (0UL) </span></div><div class="line"><a name="l11380"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa479737fd65ddc8b6b18068cce576902">11380</a></span>&#160;<span class="preprocessor">#define TEMP_B5_B5_Msk (0x3FFFUL &lt;&lt; TEMP_B5_B5_Pos) </span></div><div class="line"><a name="l11382"></a><span class="lineno">11382</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: TEMP_T0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l11383"></a><span class="lineno">11383</span>&#160;<span class="comment">/* Description: End point of 1st piece wise linear function */</span></div><div class="line"><a name="l11384"></a><span class="lineno">11384</span>&#160;</div><div class="line"><a name="l11385"></a><span class="lineno">11385</span>&#160;<span class="comment">/* Bits 7..0 : End point of 1st piece wise linear function */</span></div><div class="line"><a name="l11386"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa9a48a7d6bdf27b800b23e35d841d17a">11386</a></span>&#160;<span class="preprocessor">#define TEMP_T0_T0_Pos (0UL) </span></div><div class="line"><a name="l11387"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aafc5ec73370dd05a30fe9a78b18a9194">11387</a></span>&#160;<span class="preprocessor">#define TEMP_T0_T0_Msk (0xFFUL &lt;&lt; TEMP_T0_T0_Pos) </span></div><div class="line"><a name="l11389"></a><span class="lineno">11389</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: TEMP_T1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l11390"></a><span class="lineno">11390</span>&#160;<span class="comment">/* Description: End point of 2nd piece wise linear function */</span></div><div class="line"><a name="l11391"></a><span class="lineno">11391</span>&#160;</div><div class="line"><a name="l11392"></a><span class="lineno">11392</span>&#160;<span class="comment">/* Bits 7..0 : End point of 2nd piece wise linear function */</span></div><div class="line"><a name="l11393"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae09a06d191832125cc2022824fb110bd">11393</a></span>&#160;<span class="preprocessor">#define TEMP_T1_T1_Pos (0UL) </span></div><div class="line"><a name="l11394"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adae179be661e0b51c60113af9972a1df">11394</a></span>&#160;<span class="preprocessor">#define TEMP_T1_T1_Msk (0xFFUL &lt;&lt; TEMP_T1_T1_Pos) </span></div><div class="line"><a name="l11396"></a><span class="lineno">11396</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: TEMP_T2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l11397"></a><span class="lineno">11397</span>&#160;<span class="comment">/* Description: End point of 3rd piece wise linear function */</span></div><div class="line"><a name="l11398"></a><span class="lineno">11398</span>&#160;</div><div class="line"><a name="l11399"></a><span class="lineno">11399</span>&#160;<span class="comment">/* Bits 7..0 : End point of 3rd piece wise linear function */</span></div><div class="line"><a name="l11400"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a99796984923bfcffc4c69c7a02a77ca1">11400</a></span>&#160;<span class="preprocessor">#define TEMP_T2_T2_Pos (0UL) </span></div><div class="line"><a name="l11401"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a032dfce55891ee29a2fcdb22de5cd42a">11401</a></span>&#160;<span class="preprocessor">#define TEMP_T2_T2_Msk (0xFFUL &lt;&lt; TEMP_T2_T2_Pos) </span></div><div class="line"><a name="l11403"></a><span class="lineno">11403</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: TEMP_T3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l11404"></a><span class="lineno">11404</span>&#160;<span class="comment">/* Description: End point of 4th piece wise linear function */</span></div><div class="line"><a name="l11405"></a><span class="lineno">11405</span>&#160;</div><div class="line"><a name="l11406"></a><span class="lineno">11406</span>&#160;<span class="comment">/* Bits 7..0 : End point of 4th piece wise linear function */</span></div><div class="line"><a name="l11407"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5d1292eb03b621618ae1e5c09b736f6a">11407</a></span>&#160;<span class="preprocessor">#define TEMP_T3_T3_Pos (0UL) </span></div><div class="line"><a name="l11408"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aae5e1a7b851b108d5838281d23335f06">11408</a></span>&#160;<span class="preprocessor">#define TEMP_T3_T3_Msk (0xFFUL &lt;&lt; TEMP_T3_T3_Pos) </span></div><div class="line"><a name="l11410"></a><span class="lineno">11410</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: TEMP_T4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l11411"></a><span class="lineno">11411</span>&#160;<span class="comment">/* Description: End point of 5th piece wise linear function */</span></div><div class="line"><a name="l11412"></a><span class="lineno">11412</span>&#160;</div><div class="line"><a name="l11413"></a><span class="lineno">11413</span>&#160;<span class="comment">/* Bits 7..0 : End point of 5th piece wise linear function */</span></div><div class="line"><a name="l11414"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac2d5b6b33fed0c466655f06d925924a9">11414</a></span>&#160;<span class="preprocessor">#define TEMP_T4_T4_Pos (0UL) </span></div><div class="line"><a name="l11415"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af494bc68fda96f2f23a0c5404cd7bcb3">11415</a></span>&#160;<span class="preprocessor">#define TEMP_T4_T4_Msk (0xFFUL &lt;&lt; TEMP_T4_T4_Pos) </span></div><div class="line"><a name="l11418"></a><span class="lineno">11418</span>&#160;<span class="preprocessor"></span><span class="comment">/* Peripheral: TIMER */</span><span class="preprocessor"></span></div><div class="line"><a name="l11419"></a><span class="lineno">11419</span>&#160;<span class="comment">/* Description: Timer/Counter 0 */</span></div><div class="line"><a name="l11420"></a><span class="lineno">11420</span>&#160;</div><div class="line"><a name="l11421"></a><span class="lineno">11421</span>&#160;<span class="comment">/* Register: TIMER_SHORTS */</span></div><div class="line"><a name="l11422"></a><span class="lineno">11422</span>&#160;<span class="comment">/* Description: Shortcut register */</span></div><div class="line"><a name="l11423"></a><span class="lineno">11423</span>&#160;</div><div class="line"><a name="l11424"></a><span class="lineno">11424</span>&#160;<span class="comment">/* Bit 13 : Shortcut between COMPARE[5] event and STOP task */</span></div><div class="line"><a name="l11425"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8f75a3ed7dbfd1cb069622c5b70fe8a9">11425</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE5_STOP_Pos (13UL) </span></div><div class="line"><a name="l11426"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a53e5a538991edb3bf0d3c5ead94257be">11426</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE5_STOP_Msk (0x1UL &lt;&lt; TIMER_SHORTS_COMPARE5_STOP_Pos) </span></div><div class="line"><a name="l11427"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abebfee6724317050dc11d78118611fd6">11427</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE5_STOP_Disabled (0UL) </span></div><div class="line"><a name="l11428"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1a781d6d000908661f851a09b1873b7d">11428</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE5_STOP_Enabled (1UL) </span></div><div class="line"><a name="l11430"></a><span class="lineno">11430</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 12 : Shortcut between COMPARE[4] event and STOP task */</span><span class="preprocessor"></span></div><div class="line"><a name="l11431"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7598a2c532b3828a77ae31f0346d3cb3">11431</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE4_STOP_Pos (12UL) </span></div><div class="line"><a name="l11432"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3bcef698e12471b72812e83b91f189f4">11432</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE4_STOP_Msk (0x1UL &lt;&lt; TIMER_SHORTS_COMPARE4_STOP_Pos) </span></div><div class="line"><a name="l11433"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afb52414f8894647e102c3013b4335bef">11433</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE4_STOP_Disabled (0UL) </span></div><div class="line"><a name="l11434"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa30a65d422b1ae3e0f5071b34ca85534">11434</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE4_STOP_Enabled (1UL) </span></div><div class="line"><a name="l11436"></a><span class="lineno">11436</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 11 : Shortcut between COMPARE[3] event and STOP task */</span><span class="preprocessor"></span></div><div class="line"><a name="l11437"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab1f6d05ca497929eaec0d36f02410ffa">11437</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE3_STOP_Pos (11UL) </span></div><div class="line"><a name="l11438"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5a1f7513240b152e13afa03bd2af4444">11438</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE3_STOP_Msk (0x1UL &lt;&lt; TIMER_SHORTS_COMPARE3_STOP_Pos) </span></div><div class="line"><a name="l11439"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7d26dee26bd5d44a7c357581c85aa54f">11439</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE3_STOP_Disabled (0UL) </span></div><div class="line"><a name="l11440"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a10785601500b9facdb40bfbcf2c2a7e8">11440</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE3_STOP_Enabled (1UL) </span></div><div class="line"><a name="l11442"></a><span class="lineno">11442</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 10 : Shortcut between COMPARE[2] event and STOP task */</span><span class="preprocessor"></span></div><div class="line"><a name="l11443"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1635d80f5eb822a163d9db71ccfd8067">11443</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE2_STOP_Pos (10UL) </span></div><div class="line"><a name="l11444"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adfeb27f5ee9195902ae0937f4589b282">11444</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE2_STOP_Msk (0x1UL &lt;&lt; TIMER_SHORTS_COMPARE2_STOP_Pos) </span></div><div class="line"><a name="l11445"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab16de8b3f1fbded5d2a8e08f6e6ddc71">11445</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE2_STOP_Disabled (0UL) </span></div><div class="line"><a name="l11446"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abd4af8073704c71b613f28f41e78814d">11446</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE2_STOP_Enabled (1UL) </span></div><div class="line"><a name="l11448"></a><span class="lineno">11448</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 9 : Shortcut between COMPARE[1] event and STOP task */</span><span class="preprocessor"></span></div><div class="line"><a name="l11449"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a88b38c3cbbde3e2612fb2d0013474086">11449</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE1_STOP_Pos (9UL) </span></div><div class="line"><a name="l11450"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad432ad1d9db58a41776d0eadbef6385d">11450</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE1_STOP_Msk (0x1UL &lt;&lt; TIMER_SHORTS_COMPARE1_STOP_Pos) </span></div><div class="line"><a name="l11451"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1a46a6a79318aff6b8a95a1e32326179">11451</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE1_STOP_Disabled (0UL) </span></div><div class="line"><a name="l11452"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a05e3df8766e9bd3f8043ab27c2d85647">11452</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE1_STOP_Enabled (1UL) </span></div><div class="line"><a name="l11454"></a><span class="lineno">11454</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 8 : Shortcut between COMPARE[0] event and STOP task */</span><span class="preprocessor"></span></div><div class="line"><a name="l11455"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3f962e144601bed0db7e1245b88c0441">11455</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE0_STOP_Pos (8UL) </span></div><div class="line"><a name="l11456"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad0f8b586362eb27c80970c4fe5d22509">11456</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE0_STOP_Msk (0x1UL &lt;&lt; TIMER_SHORTS_COMPARE0_STOP_Pos) </span></div><div class="line"><a name="l11457"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a79c615471a635aafaf31139ba6d3af01">11457</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE0_STOP_Disabled (0UL) </span></div><div class="line"><a name="l11458"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab253b3746aaa32ee7841b51a2ba9f3e1">11458</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE0_STOP_Enabled (1UL) </span></div><div class="line"><a name="l11460"></a><span class="lineno">11460</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 5 : Shortcut between COMPARE[5] event and CLEAR task */</span><span class="preprocessor"></span></div><div class="line"><a name="l11461"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8dd7ec1e46703769877465763ca5e6b5">11461</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE5_CLEAR_Pos (5UL) </span></div><div class="line"><a name="l11462"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acf01263e34b2bac12a962043856a4623">11462</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE5_CLEAR_Msk (0x1UL &lt;&lt; TIMER_SHORTS_COMPARE5_CLEAR_Pos) </span></div><div class="line"><a name="l11463"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a58d52c52539a6c82768036dbf9c99df3">11463</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE5_CLEAR_Disabled (0UL) </span></div><div class="line"><a name="l11464"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a82d88f821a7371f7fcc207029c8becd6">11464</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE5_CLEAR_Enabled (1UL) </span></div><div class="line"><a name="l11466"></a><span class="lineno">11466</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 4 : Shortcut between COMPARE[4] event and CLEAR task */</span><span class="preprocessor"></span></div><div class="line"><a name="l11467"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a07a4b0b145f00aea261b6454e9b76405">11467</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE4_CLEAR_Pos (4UL) </span></div><div class="line"><a name="l11468"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a94323dffa99ff7868ec4fab4f4aee722">11468</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE4_CLEAR_Msk (0x1UL &lt;&lt; TIMER_SHORTS_COMPARE4_CLEAR_Pos) </span></div><div class="line"><a name="l11469"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4b8867cb20a38b32855b4194b32d9e1a">11469</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE4_CLEAR_Disabled (0UL) </span></div><div class="line"><a name="l11470"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af1831c6cb8d35db28c37599df9323e93">11470</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE4_CLEAR_Enabled (1UL) </span></div><div class="line"><a name="l11472"></a><span class="lineno">11472</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 3 : Shortcut between COMPARE[3] event and CLEAR task */</span><span class="preprocessor"></span></div><div class="line"><a name="l11473"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1075d4648ee16f3bf27e9233046d7eef">11473</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE3_CLEAR_Pos (3UL) </span></div><div class="line"><a name="l11474"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac6252633590fefd68f907b50f0510d97">11474</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE3_CLEAR_Msk (0x1UL &lt;&lt; TIMER_SHORTS_COMPARE3_CLEAR_Pos) </span></div><div class="line"><a name="l11475"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab8a4f069d49c9964c1da785e6f139468">11475</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE3_CLEAR_Disabled (0UL) </span></div><div class="line"><a name="l11476"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a40cdd07afab824a07f5dd23049f089df">11476</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE3_CLEAR_Enabled (1UL) </span></div><div class="line"><a name="l11478"></a><span class="lineno">11478</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Shortcut between COMPARE[2] event and CLEAR task */</span><span class="preprocessor"></span></div><div class="line"><a name="l11479"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4c117d07684c9d3c5b13bc524d774aa7">11479</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE2_CLEAR_Pos (2UL) </span></div><div class="line"><a name="l11480"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a05e63ef71bcc3fb72e1ad3435917095f">11480</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE2_CLEAR_Msk (0x1UL &lt;&lt; TIMER_SHORTS_COMPARE2_CLEAR_Pos) </span></div><div class="line"><a name="l11481"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a21584a16925abbce238a716e7d3a57b3">11481</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE2_CLEAR_Disabled (0UL) </span></div><div class="line"><a name="l11482"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a446d2d357951711fc404d198667cac2c">11482</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE2_CLEAR_Enabled (1UL) </span></div><div class="line"><a name="l11484"></a><span class="lineno">11484</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Shortcut between COMPARE[1] event and CLEAR task */</span><span class="preprocessor"></span></div><div class="line"><a name="l11485"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4c24bb80dc1c9122e857974e91908d2f">11485</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE1_CLEAR_Pos (1UL) </span></div><div class="line"><a name="l11486"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af2f7efd37e04656c43c769f0d7e727ef">11486</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE1_CLEAR_Msk (0x1UL &lt;&lt; TIMER_SHORTS_COMPARE1_CLEAR_Pos) </span></div><div class="line"><a name="l11487"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a809f127f59ce9991687484a2223d1773">11487</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE1_CLEAR_Disabled (0UL) </span></div><div class="line"><a name="l11488"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3e319e4bc3ef7db87b2a786c1e55423a">11488</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE1_CLEAR_Enabled (1UL) </span></div><div class="line"><a name="l11490"></a><span class="lineno">11490</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Shortcut between COMPARE[0] event and CLEAR task */</span><span class="preprocessor"></span></div><div class="line"><a name="l11491"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac72ce40bc439037f091b7f9174b14dd4">11491</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE0_CLEAR_Pos (0UL) </span></div><div class="line"><a name="l11492"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aef0cb2f9602dbd64ecf3aedbc57a715f">11492</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE0_CLEAR_Msk (0x1UL &lt;&lt; TIMER_SHORTS_COMPARE0_CLEAR_Pos) </span></div><div class="line"><a name="l11493"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a67383059702b8f315d8cbffed2490a21">11493</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE0_CLEAR_Disabled (0UL) </span></div><div class="line"><a name="l11494"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a764c639631b65a8a026fa83a3f927da3">11494</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE0_CLEAR_Enabled (1UL) </span></div><div class="line"><a name="l11496"></a><span class="lineno">11496</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: TIMER_INTENSET */</span><span class="preprocessor"></span></div><div class="line"><a name="l11497"></a><span class="lineno">11497</span>&#160;<span class="comment">/* Description: Enable interrupt */</span></div><div class="line"><a name="l11498"></a><span class="lineno">11498</span>&#160;</div><div class="line"><a name="l11499"></a><span class="lineno">11499</span>&#160;<span class="comment">/* Bit 21 : Write &#39;1&#39; to Enable interrupt for COMPARE[5] event */</span></div><div class="line"><a name="l11500"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aff7332ee4c92af0fec469fa627df0484">11500</a></span>&#160;<span class="preprocessor">#define TIMER_INTENSET_COMPARE5_Pos (21UL) </span></div><div class="line"><a name="l11501"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac60db661a4ec76d29ac0b5383821f145">11501</a></span>&#160;<span class="preprocessor">#define TIMER_INTENSET_COMPARE5_Msk (0x1UL &lt;&lt; TIMER_INTENSET_COMPARE5_Pos) </span></div><div class="line"><a name="l11502"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae0d2d6a77d4a742762624c2230782bbd">11502</a></span>&#160;<span class="preprocessor">#define TIMER_INTENSET_COMPARE5_Disabled (0UL) </span></div><div class="line"><a name="l11503"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac653c71dcabbc51d60d1a46e795c383b">11503</a></span>&#160;<span class="preprocessor">#define TIMER_INTENSET_COMPARE5_Enabled (1UL) </span></div><div class="line"><a name="l11504"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab40cd2ffcf0c9b574a58642d3443e58d">11504</a></span>&#160;<span class="preprocessor">#define TIMER_INTENSET_COMPARE5_Set (1UL) </span></div><div class="line"><a name="l11506"></a><span class="lineno">11506</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 20 : Write &#39;1&#39; to Enable interrupt for COMPARE[4] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l11507"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa443cd4bedc39d2f751cc3e7edf63379">11507</a></span>&#160;<span class="preprocessor">#define TIMER_INTENSET_COMPARE4_Pos (20UL) </span></div><div class="line"><a name="l11508"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa32b128d3ab763036f8ef119b1e30776">11508</a></span>&#160;<span class="preprocessor">#define TIMER_INTENSET_COMPARE4_Msk (0x1UL &lt;&lt; TIMER_INTENSET_COMPARE4_Pos) </span></div><div class="line"><a name="l11509"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3a87ffc60566faf00bdf57cab4e3bb53">11509</a></span>&#160;<span class="preprocessor">#define TIMER_INTENSET_COMPARE4_Disabled (0UL) </span></div><div class="line"><a name="l11510"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9e4a133cd2f6fb4b1195308e2e31ab89">11510</a></span>&#160;<span class="preprocessor">#define TIMER_INTENSET_COMPARE4_Enabled (1UL) </span></div><div class="line"><a name="l11511"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad9c4a92d690d5475052992487741d71b">11511</a></span>&#160;<span class="preprocessor">#define TIMER_INTENSET_COMPARE4_Set (1UL) </span></div><div class="line"><a name="l11513"></a><span class="lineno">11513</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 19 : Write &#39;1&#39; to Enable interrupt for COMPARE[3] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l11514"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9d0fdd31d9e9bb311bb9985df3440a8f">11514</a></span>&#160;<span class="preprocessor">#define TIMER_INTENSET_COMPARE3_Pos (19UL) </span></div><div class="line"><a name="l11515"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afc370672c4bc89a5d549da127663cc0b">11515</a></span>&#160;<span class="preprocessor">#define TIMER_INTENSET_COMPARE3_Msk (0x1UL &lt;&lt; TIMER_INTENSET_COMPARE3_Pos) </span></div><div class="line"><a name="l11516"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad3ae101b26680f37ec803737f6fd5153">11516</a></span>&#160;<span class="preprocessor">#define TIMER_INTENSET_COMPARE3_Disabled (0UL) </span></div><div class="line"><a name="l11517"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6983d249856fd524bc437433e6e39885">11517</a></span>&#160;<span class="preprocessor">#define TIMER_INTENSET_COMPARE3_Enabled (1UL) </span></div><div class="line"><a name="l11518"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae09bd86f192a5c1abfa9373db23168a1">11518</a></span>&#160;<span class="preprocessor">#define TIMER_INTENSET_COMPARE3_Set (1UL) </span></div><div class="line"><a name="l11520"></a><span class="lineno">11520</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 18 : Write &#39;1&#39; to Enable interrupt for COMPARE[2] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l11521"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6fde887c372dcc3cf906e587e1f70e37">11521</a></span>&#160;<span class="preprocessor">#define TIMER_INTENSET_COMPARE2_Pos (18UL) </span></div><div class="line"><a name="l11522"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acecc19b2fb33ad6828f6f627df457d39">11522</a></span>&#160;<span class="preprocessor">#define TIMER_INTENSET_COMPARE2_Msk (0x1UL &lt;&lt; TIMER_INTENSET_COMPARE2_Pos) </span></div><div class="line"><a name="l11523"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0d78e3f848d72862acbb3dea97bb2d17">11523</a></span>&#160;<span class="preprocessor">#define TIMER_INTENSET_COMPARE2_Disabled (0UL) </span></div><div class="line"><a name="l11524"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a844c1b4f19cc1ab9ed75c236c49ca49a">11524</a></span>&#160;<span class="preprocessor">#define TIMER_INTENSET_COMPARE2_Enabled (1UL) </span></div><div class="line"><a name="l11525"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1f082a7c5f2380b2108177cc033a8372">11525</a></span>&#160;<span class="preprocessor">#define TIMER_INTENSET_COMPARE2_Set (1UL) </span></div><div class="line"><a name="l11527"></a><span class="lineno">11527</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 17 : Write &#39;1&#39; to Enable interrupt for COMPARE[1] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l11528"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a97d6b0ad19a398674ce3af0ba27ad369">11528</a></span>&#160;<span class="preprocessor">#define TIMER_INTENSET_COMPARE1_Pos (17UL) </span></div><div class="line"><a name="l11529"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad74fc5af31730308d172c34e884057f0">11529</a></span>&#160;<span class="preprocessor">#define TIMER_INTENSET_COMPARE1_Msk (0x1UL &lt;&lt; TIMER_INTENSET_COMPARE1_Pos) </span></div><div class="line"><a name="l11530"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa12e3925acfb0765eef08dc39ff76859">11530</a></span>&#160;<span class="preprocessor">#define TIMER_INTENSET_COMPARE1_Disabled (0UL) </span></div><div class="line"><a name="l11531"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6cc7f1daf4d18e5f6943e5c11edb5308">11531</a></span>&#160;<span class="preprocessor">#define TIMER_INTENSET_COMPARE1_Enabled (1UL) </span></div><div class="line"><a name="l11532"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9cabe10b830134059665a77e220ed34e">11532</a></span>&#160;<span class="preprocessor">#define TIMER_INTENSET_COMPARE1_Set (1UL) </span></div><div class="line"><a name="l11534"></a><span class="lineno">11534</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 16 : Write &#39;1&#39; to Enable interrupt for COMPARE[0] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l11535"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acd2e71b0f7a9a5fb658403ef7781fc69">11535</a></span>&#160;<span class="preprocessor">#define TIMER_INTENSET_COMPARE0_Pos (16UL) </span></div><div class="line"><a name="l11536"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac1f6cd49260b1ad602bd3e03c995e130">11536</a></span>&#160;<span class="preprocessor">#define TIMER_INTENSET_COMPARE0_Msk (0x1UL &lt;&lt; TIMER_INTENSET_COMPARE0_Pos) </span></div><div class="line"><a name="l11537"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af40a3ea171a848d945ca1101e271e862">11537</a></span>&#160;<span class="preprocessor">#define TIMER_INTENSET_COMPARE0_Disabled (0UL) </span></div><div class="line"><a name="l11538"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a380d59f8d9f2d5d055f3ebe079a129ba">11538</a></span>&#160;<span class="preprocessor">#define TIMER_INTENSET_COMPARE0_Enabled (1UL) </span></div><div class="line"><a name="l11539"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1efefe9867ab8c8143bb8685d7fc8641">11539</a></span>&#160;<span class="preprocessor">#define TIMER_INTENSET_COMPARE0_Set (1UL) </span></div><div class="line"><a name="l11541"></a><span class="lineno">11541</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: TIMER_INTENCLR */</span><span class="preprocessor"></span></div><div class="line"><a name="l11542"></a><span class="lineno">11542</span>&#160;<span class="comment">/* Description: Disable interrupt */</span></div><div class="line"><a name="l11543"></a><span class="lineno">11543</span>&#160;</div><div class="line"><a name="l11544"></a><span class="lineno">11544</span>&#160;<span class="comment">/* Bit 21 : Write &#39;1&#39; to Disable interrupt for COMPARE[5] event */</span></div><div class="line"><a name="l11545"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5d34e099c4ea851ab59af2974889b7ba">11545</a></span>&#160;<span class="preprocessor">#define TIMER_INTENCLR_COMPARE5_Pos (21UL) </span></div><div class="line"><a name="l11546"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0def043d801fc1a5aec452d878b9e66e">11546</a></span>&#160;<span class="preprocessor">#define TIMER_INTENCLR_COMPARE5_Msk (0x1UL &lt;&lt; TIMER_INTENCLR_COMPARE5_Pos) </span></div><div class="line"><a name="l11547"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a88cf1d82afcaf456696eabb65fe95e0b">11547</a></span>&#160;<span class="preprocessor">#define TIMER_INTENCLR_COMPARE5_Disabled (0UL) </span></div><div class="line"><a name="l11548"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a61194774a381c3b3178aa3976e3d796d">11548</a></span>&#160;<span class="preprocessor">#define TIMER_INTENCLR_COMPARE5_Enabled (1UL) </span></div><div class="line"><a name="l11549"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a80189653ea344b60acb9f976425396cc">11549</a></span>&#160;<span class="preprocessor">#define TIMER_INTENCLR_COMPARE5_Clear (1UL) </span></div><div class="line"><a name="l11551"></a><span class="lineno">11551</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 20 : Write &#39;1&#39; to Disable interrupt for COMPARE[4] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l11552"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a57a0f3fc200980b5ba2983b9aaffe369">11552</a></span>&#160;<span class="preprocessor">#define TIMER_INTENCLR_COMPARE4_Pos (20UL) </span></div><div class="line"><a name="l11553"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a30f74694ba045d7690a7967520c01046">11553</a></span>&#160;<span class="preprocessor">#define TIMER_INTENCLR_COMPARE4_Msk (0x1UL &lt;&lt; TIMER_INTENCLR_COMPARE4_Pos) </span></div><div class="line"><a name="l11554"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab56548140aef415b31ce7f2a7569ecfb">11554</a></span>&#160;<span class="preprocessor">#define TIMER_INTENCLR_COMPARE4_Disabled (0UL) </span></div><div class="line"><a name="l11555"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2687c2b8898d0c2bc52faaa152eb72f4">11555</a></span>&#160;<span class="preprocessor">#define TIMER_INTENCLR_COMPARE4_Enabled (1UL) </span></div><div class="line"><a name="l11556"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2952b4fdc67c912bc7d93d093b3adfd5">11556</a></span>&#160;<span class="preprocessor">#define TIMER_INTENCLR_COMPARE4_Clear (1UL) </span></div><div class="line"><a name="l11558"></a><span class="lineno">11558</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 19 : Write &#39;1&#39; to Disable interrupt for COMPARE[3] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l11559"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a531217cce2758c8476e2e8dca13e85f6">11559</a></span>&#160;<span class="preprocessor">#define TIMER_INTENCLR_COMPARE3_Pos (19UL) </span></div><div class="line"><a name="l11560"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6e639361d7b8157b11dd0c2b15090b81">11560</a></span>&#160;<span class="preprocessor">#define TIMER_INTENCLR_COMPARE3_Msk (0x1UL &lt;&lt; TIMER_INTENCLR_COMPARE3_Pos) </span></div><div class="line"><a name="l11561"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a13dbc381ae1f303f85b970997b1677fa">11561</a></span>&#160;<span class="preprocessor">#define TIMER_INTENCLR_COMPARE3_Disabled (0UL) </span></div><div class="line"><a name="l11562"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2e519f63463d9272d98c7d9acc06919a">11562</a></span>&#160;<span class="preprocessor">#define TIMER_INTENCLR_COMPARE3_Enabled (1UL) </span></div><div class="line"><a name="l11563"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab176b1c73c030acab0bcccf50e50c32b">11563</a></span>&#160;<span class="preprocessor">#define TIMER_INTENCLR_COMPARE3_Clear (1UL) </span></div><div class="line"><a name="l11565"></a><span class="lineno">11565</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 18 : Write &#39;1&#39; to Disable interrupt for COMPARE[2] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l11566"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9e2d8704ad68a3a3ad9b728db619628b">11566</a></span>&#160;<span class="preprocessor">#define TIMER_INTENCLR_COMPARE2_Pos (18UL) </span></div><div class="line"><a name="l11567"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0c825e14f8d40613ce8a08bd6a187659">11567</a></span>&#160;<span class="preprocessor">#define TIMER_INTENCLR_COMPARE2_Msk (0x1UL &lt;&lt; TIMER_INTENCLR_COMPARE2_Pos) </span></div><div class="line"><a name="l11568"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acf8a158eded903b2cbf242c372bfaf04">11568</a></span>&#160;<span class="preprocessor">#define TIMER_INTENCLR_COMPARE2_Disabled (0UL) </span></div><div class="line"><a name="l11569"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a38f65c6c1553a7bdace7e65353c2338a">11569</a></span>&#160;<span class="preprocessor">#define TIMER_INTENCLR_COMPARE2_Enabled (1UL) </span></div><div class="line"><a name="l11570"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad3b7fe9eacb7c264572db4157d2288dc">11570</a></span>&#160;<span class="preprocessor">#define TIMER_INTENCLR_COMPARE2_Clear (1UL) </span></div><div class="line"><a name="l11572"></a><span class="lineno">11572</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 17 : Write &#39;1&#39; to Disable interrupt for COMPARE[1] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l11573"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad9920e789a678735c39a9b0764539536">11573</a></span>&#160;<span class="preprocessor">#define TIMER_INTENCLR_COMPARE1_Pos (17UL) </span></div><div class="line"><a name="l11574"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acc18473ba425b9313c21877be1ddf4a6">11574</a></span>&#160;<span class="preprocessor">#define TIMER_INTENCLR_COMPARE1_Msk (0x1UL &lt;&lt; TIMER_INTENCLR_COMPARE1_Pos) </span></div><div class="line"><a name="l11575"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a90a5e2b7978dfd43f3ec3d4de649471b">11575</a></span>&#160;<span class="preprocessor">#define TIMER_INTENCLR_COMPARE1_Disabled (0UL) </span></div><div class="line"><a name="l11576"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a64a7d7ea3db1c64a3aeed1455bbacec1">11576</a></span>&#160;<span class="preprocessor">#define TIMER_INTENCLR_COMPARE1_Enabled (1UL) </span></div><div class="line"><a name="l11577"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acb9cb5f0268fc855dfd8ac9f0e91c748">11577</a></span>&#160;<span class="preprocessor">#define TIMER_INTENCLR_COMPARE1_Clear (1UL) </span></div><div class="line"><a name="l11579"></a><span class="lineno">11579</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 16 : Write &#39;1&#39; to Disable interrupt for COMPARE[0] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l11580"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a88f77b7104c267467b8a91c74dc8aad0">11580</a></span>&#160;<span class="preprocessor">#define TIMER_INTENCLR_COMPARE0_Pos (16UL) </span></div><div class="line"><a name="l11581"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a254c357db8da25fd80e908f5eeb7113a">11581</a></span>&#160;<span class="preprocessor">#define TIMER_INTENCLR_COMPARE0_Msk (0x1UL &lt;&lt; TIMER_INTENCLR_COMPARE0_Pos) </span></div><div class="line"><a name="l11582"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9f9f91004f42d5860ba9a1ce1eefe564">11582</a></span>&#160;<span class="preprocessor">#define TIMER_INTENCLR_COMPARE0_Disabled (0UL) </span></div><div class="line"><a name="l11583"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a507b6cced44503b01e998f8564b5ca3a">11583</a></span>&#160;<span class="preprocessor">#define TIMER_INTENCLR_COMPARE0_Enabled (1UL) </span></div><div class="line"><a name="l11584"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2894c3ef08646351665161ea516d79e1">11584</a></span>&#160;<span class="preprocessor">#define TIMER_INTENCLR_COMPARE0_Clear (1UL) </span></div><div class="line"><a name="l11586"></a><span class="lineno">11586</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: TIMER_STATUS */</span><span class="preprocessor"></span></div><div class="line"><a name="l11587"></a><span class="lineno">11587</span>&#160;<span class="comment">/* Description: Timer status */</span></div><div class="line"><a name="l11588"></a><span class="lineno">11588</span>&#160;</div><div class="line"><a name="l11589"></a><span class="lineno">11589</span>&#160;<span class="comment">/* Bit 0 : Timer status */</span></div><div class="line"><a name="l11590"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a91a506079a74d7b97ba4750394ad8b4f">11590</a></span>&#160;<span class="preprocessor">#define TIMER_STATUS_STATUS_Pos (0UL) </span></div><div class="line"><a name="l11591"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a153a1a143d0c9c918ba8f996937b39b1">11591</a></span>&#160;<span class="preprocessor">#define TIMER_STATUS_STATUS_Msk (0x1UL &lt;&lt; TIMER_STATUS_STATUS_Pos) </span></div><div class="line"><a name="l11592"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6927e6dec2e66e57cdf80f0a2c605fef">11592</a></span>&#160;<span class="preprocessor">#define TIMER_STATUS_STATUS_Stopped (0UL) </span></div><div class="line"><a name="l11593"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5f9355e0d8ec683336f3e1cdfc61746d">11593</a></span>&#160;<span class="preprocessor">#define TIMER_STATUS_STATUS_Started (1UL) </span></div><div class="line"><a name="l11595"></a><span class="lineno">11595</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: TIMER_MODE */</span><span class="preprocessor"></span></div><div class="line"><a name="l11596"></a><span class="lineno">11596</span>&#160;<span class="comment">/* Description: Timer mode selection */</span></div><div class="line"><a name="l11597"></a><span class="lineno">11597</span>&#160;</div><div class="line"><a name="l11598"></a><span class="lineno">11598</span>&#160;<span class="comment">/* Bits 1..0 : Timer mode */</span></div><div class="line"><a name="l11599"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6d9a198be0a8af284eb9a32dd9d930bb">11599</a></span>&#160;<span class="preprocessor">#define TIMER_MODE_MODE_Pos (0UL) </span></div><div class="line"><a name="l11600"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1419c031e13556a28dba9a89e71d93fd">11600</a></span>&#160;<span class="preprocessor">#define TIMER_MODE_MODE_Msk (0x3UL &lt;&lt; TIMER_MODE_MODE_Pos) </span></div><div class="line"><a name="l11601"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a58c51719a9b59e0b01c7bdc36c5bdd9d">11601</a></span>&#160;<span class="preprocessor">#define TIMER_MODE_MODE_Timer (0UL) </span></div><div class="line"><a name="l11602"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae29ece9aaa02c56387a88acf74433903">11602</a></span>&#160;<span class="preprocessor">#define TIMER_MODE_MODE_Counter (1UL) </span></div><div class="line"><a name="l11603"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a23b25a774a3e6b0b5aa10fd72b0db1ff">11603</a></span>&#160;<span class="preprocessor">#define TIMER_MODE_MODE_LowPowerCounter (2UL) </span></div><div class="line"><a name="l11605"></a><span class="lineno">11605</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: TIMER_BITMODE */</span><span class="preprocessor"></span></div><div class="line"><a name="l11606"></a><span class="lineno">11606</span>&#160;<span class="comment">/* Description: Configure the number of bits used by the TIMER */</span></div><div class="line"><a name="l11607"></a><span class="lineno">11607</span>&#160;</div><div class="line"><a name="l11608"></a><span class="lineno">11608</span>&#160;<span class="comment">/* Bits 1..0 : Timer bit width */</span></div><div class="line"><a name="l11609"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a90c5808529d46f627839e2a24be7842c">11609</a></span>&#160;<span class="preprocessor">#define TIMER_BITMODE_BITMODE_Pos (0UL) </span></div><div class="line"><a name="l11610"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8bfd156ace4d249c6c4e952bc1efab51">11610</a></span>&#160;<span class="preprocessor">#define TIMER_BITMODE_BITMODE_Msk (0x3UL &lt;&lt; TIMER_BITMODE_BITMODE_Pos) </span></div><div class="line"><a name="l11611"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad96e22c8e816aa267ab024f68d2183cc">11611</a></span>&#160;<span class="preprocessor">#define TIMER_BITMODE_BITMODE_16Bit (0UL) </span></div><div class="line"><a name="l11612"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac4595dc1005731bc2efec90775fbbec2">11612</a></span>&#160;<span class="preprocessor">#define TIMER_BITMODE_BITMODE_08Bit (1UL) </span></div><div class="line"><a name="l11613"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5516754f2f54c35fbfc4ea7210cc5d06">11613</a></span>&#160;<span class="preprocessor">#define TIMER_BITMODE_BITMODE_24Bit (2UL) </span></div><div class="line"><a name="l11614"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0c4a29afee1a6c1abe368e97bcb3a193">11614</a></span>&#160;<span class="preprocessor">#define TIMER_BITMODE_BITMODE_32Bit (3UL) </span></div><div class="line"><a name="l11616"></a><span class="lineno">11616</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: TIMER_PRESCALER */</span><span class="preprocessor"></span></div><div class="line"><a name="l11617"></a><span class="lineno">11617</span>&#160;<span class="comment">/* Description: Timer prescaler register */</span></div><div class="line"><a name="l11618"></a><span class="lineno">11618</span>&#160;</div><div class="line"><a name="l11619"></a><span class="lineno">11619</span>&#160;<span class="comment">/* Bits 3..0 : Prescaler value */</span></div><div class="line"><a name="l11620"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad14c988d8627d5f2214c167c8435ee59">11620</a></span>&#160;<span class="preprocessor">#define TIMER_PRESCALER_PRESCALER_Pos (0UL) </span></div><div class="line"><a name="l11621"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7b388a1d3d59fd558c828a5f3fa7a2fe">11621</a></span>&#160;<span class="preprocessor">#define TIMER_PRESCALER_PRESCALER_Msk (0xFUL &lt;&lt; TIMER_PRESCALER_PRESCALER_Pos) </span></div><div class="line"><a name="l11623"></a><span class="lineno">11623</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: TIMER_CC */</span><span class="preprocessor"></span></div><div class="line"><a name="l11624"></a><span class="lineno">11624</span>&#160;<span class="comment">/* Description: Description collection[0]:  Capture/Compare register 0 */</span></div><div class="line"><a name="l11625"></a><span class="lineno">11625</span>&#160;</div><div class="line"><a name="l11626"></a><span class="lineno">11626</span>&#160;<span class="comment">/* Bits 31..0 : Capture/Compare value */</span></div><div class="line"><a name="l11627"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0754f8367b46aad8c2c44458573cb747">11627</a></span>&#160;<span class="preprocessor">#define TIMER_CC_CC_Pos (0UL) </span></div><div class="line"><a name="l11628"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2b4a0795871dc8a39609329976e64d4b">11628</a></span>&#160;<span class="preprocessor">#define TIMER_CC_CC_Msk (0xFFFFFFFFUL &lt;&lt; TIMER_CC_CC_Pos) </span></div><div class="line"><a name="l11631"></a><span class="lineno">11631</span>&#160;<span class="preprocessor"></span><span class="comment">/* Peripheral: TWI */</span><span class="preprocessor"></span></div><div class="line"><a name="l11632"></a><span class="lineno">11632</span>&#160;<span class="comment">/* Description: I2C compatible Two-Wire Interface 0 */</span></div><div class="line"><a name="l11633"></a><span class="lineno">11633</span>&#160;</div><div class="line"><a name="l11634"></a><span class="lineno">11634</span>&#160;<span class="comment">/* Register: TWI_SHORTS */</span></div><div class="line"><a name="l11635"></a><span class="lineno">11635</span>&#160;<span class="comment">/* Description: Shortcut register */</span></div><div class="line"><a name="l11636"></a><span class="lineno">11636</span>&#160;</div><div class="line"><a name="l11637"></a><span class="lineno">11637</span>&#160;<span class="comment">/* Bit 1 : Shortcut between BB event and STOP task */</span></div><div class="line"><a name="l11638"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a872b3389b682ba2b5fb31f92c73c9432">11638</a></span>&#160;<span class="preprocessor">#define TWI_SHORTS_BB_STOP_Pos (1UL) </span></div><div class="line"><a name="l11639"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a94fdf06ba9ef0849ef0db2c33227b6c0">11639</a></span>&#160;<span class="preprocessor">#define TWI_SHORTS_BB_STOP_Msk (0x1UL &lt;&lt; TWI_SHORTS_BB_STOP_Pos) </span></div><div class="line"><a name="l11640"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aca1b3535e1067a13268d1f0bde6c8805">11640</a></span>&#160;<span class="preprocessor">#define TWI_SHORTS_BB_STOP_Disabled (0UL) </span></div><div class="line"><a name="l11641"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5fe5bc9697236dc5ecdae5c13c598e29">11641</a></span>&#160;<span class="preprocessor">#define TWI_SHORTS_BB_STOP_Enabled (1UL) </span></div><div class="line"><a name="l11643"></a><span class="lineno">11643</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Shortcut between BB event and SUSPEND task */</span><span class="preprocessor"></span></div><div class="line"><a name="l11644"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4d9ffccd89df73dc691dc3df764b0389">11644</a></span>&#160;<span class="preprocessor">#define TWI_SHORTS_BB_SUSPEND_Pos (0UL) </span></div><div class="line"><a name="l11645"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a31550edc2e41c142ed8a8513ac245a63">11645</a></span>&#160;<span class="preprocessor">#define TWI_SHORTS_BB_SUSPEND_Msk (0x1UL &lt;&lt; TWI_SHORTS_BB_SUSPEND_Pos) </span></div><div class="line"><a name="l11646"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7599fb9259a396badccda0bd13ae48bf">11646</a></span>&#160;<span class="preprocessor">#define TWI_SHORTS_BB_SUSPEND_Disabled (0UL) </span></div><div class="line"><a name="l11647"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a03b8ec93787c07d3f0efe6977b66ca6a">11647</a></span>&#160;<span class="preprocessor">#define TWI_SHORTS_BB_SUSPEND_Enabled (1UL) </span></div><div class="line"><a name="l11649"></a><span class="lineno">11649</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: TWI_INTENSET */</span><span class="preprocessor"></span></div><div class="line"><a name="l11650"></a><span class="lineno">11650</span>&#160;<span class="comment">/* Description: Enable interrupt */</span></div><div class="line"><a name="l11651"></a><span class="lineno">11651</span>&#160;</div><div class="line"><a name="l11652"></a><span class="lineno">11652</span>&#160;<span class="comment">/* Bit 18 : Write &#39;1&#39; to Enable interrupt for SUSPENDED event */</span></div><div class="line"><a name="l11653"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8ddaff256c40788119de100bec814a29">11653</a></span>&#160;<span class="preprocessor">#define TWI_INTENSET_SUSPENDED_Pos (18UL) </span></div><div class="line"><a name="l11654"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a75eb44334087d22663056cd576ee46af">11654</a></span>&#160;<span class="preprocessor">#define TWI_INTENSET_SUSPENDED_Msk (0x1UL &lt;&lt; TWI_INTENSET_SUSPENDED_Pos) </span></div><div class="line"><a name="l11655"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a03ab8c752f234aa16b26f41fbc73193e">11655</a></span>&#160;<span class="preprocessor">#define TWI_INTENSET_SUSPENDED_Disabled (0UL) </span></div><div class="line"><a name="l11656"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2aa7952a58e674f243b74112727a45f9">11656</a></span>&#160;<span class="preprocessor">#define TWI_INTENSET_SUSPENDED_Enabled (1UL) </span></div><div class="line"><a name="l11657"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abfdb225e91bb62b9e2a0fa418ea62c82">11657</a></span>&#160;<span class="preprocessor">#define TWI_INTENSET_SUSPENDED_Set (1UL) </span></div><div class="line"><a name="l11659"></a><span class="lineno">11659</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 14 : Write &#39;1&#39; to Enable interrupt for BB event */</span><span class="preprocessor"></span></div><div class="line"><a name="l11660"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aea938b73ff929a97019e8b3d200e5043">11660</a></span>&#160;<span class="preprocessor">#define TWI_INTENSET_BB_Pos (14UL) </span></div><div class="line"><a name="l11661"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abea9bfd025c1544810710552bd84fc00">11661</a></span>&#160;<span class="preprocessor">#define TWI_INTENSET_BB_Msk (0x1UL &lt;&lt; TWI_INTENSET_BB_Pos) </span></div><div class="line"><a name="l11662"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a16fcbc927f1d016c4e6e82828e058385">11662</a></span>&#160;<span class="preprocessor">#define TWI_INTENSET_BB_Disabled (0UL) </span></div><div class="line"><a name="l11663"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a11d62be8aef3e1153545f22a03fc201b">11663</a></span>&#160;<span class="preprocessor">#define TWI_INTENSET_BB_Enabled (1UL) </span></div><div class="line"><a name="l11664"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a923ad330d3a1955da5a91e37d47b7c6f">11664</a></span>&#160;<span class="preprocessor">#define TWI_INTENSET_BB_Set (1UL) </span></div><div class="line"><a name="l11666"></a><span class="lineno">11666</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 9 : Write &#39;1&#39; to Enable interrupt for ERROR event */</span><span class="preprocessor"></span></div><div class="line"><a name="l11667"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a84c82a0c794b674321042ce8364a9de1">11667</a></span>&#160;<span class="preprocessor">#define TWI_INTENSET_ERROR_Pos (9UL) </span></div><div class="line"><a name="l11668"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afb86ce86ed34563d39a9bb5ebfef0771">11668</a></span>&#160;<span class="preprocessor">#define TWI_INTENSET_ERROR_Msk (0x1UL &lt;&lt; TWI_INTENSET_ERROR_Pos) </span></div><div class="line"><a name="l11669"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8ed17f4f91c47706a0b4d9aec80d8a3a">11669</a></span>&#160;<span class="preprocessor">#define TWI_INTENSET_ERROR_Disabled (0UL) </span></div><div class="line"><a name="l11670"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7fc8068311ba102f2e8b856dfd2b1cad">11670</a></span>&#160;<span class="preprocessor">#define TWI_INTENSET_ERROR_Enabled (1UL) </span></div><div class="line"><a name="l11671"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae08dfd0811f93c09a841e1aa7a50a9a8">11671</a></span>&#160;<span class="preprocessor">#define TWI_INTENSET_ERROR_Set (1UL) </span></div><div class="line"><a name="l11673"></a><span class="lineno">11673</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 7 : Write &#39;1&#39; to Enable interrupt for TXDSENT event */</span><span class="preprocessor"></span></div><div class="line"><a name="l11674"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3e3921626e318d4f94168019e0490eb4">11674</a></span>&#160;<span class="preprocessor">#define TWI_INTENSET_TXDSENT_Pos (7UL) </span></div><div class="line"><a name="l11675"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a249269bc1b96c107b31736980508ef81">11675</a></span>&#160;<span class="preprocessor">#define TWI_INTENSET_TXDSENT_Msk (0x1UL &lt;&lt; TWI_INTENSET_TXDSENT_Pos) </span></div><div class="line"><a name="l11676"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a109c66df1ec981a961cb3d358576d839">11676</a></span>&#160;<span class="preprocessor">#define TWI_INTENSET_TXDSENT_Disabled (0UL) </span></div><div class="line"><a name="l11677"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a08ea8df10887191cbd6c7d2840ea5503">11677</a></span>&#160;<span class="preprocessor">#define TWI_INTENSET_TXDSENT_Enabled (1UL) </span></div><div class="line"><a name="l11678"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0f3a8ba83468e0147f22a74ad7c14ebc">11678</a></span>&#160;<span class="preprocessor">#define TWI_INTENSET_TXDSENT_Set (1UL) </span></div><div class="line"><a name="l11680"></a><span class="lineno">11680</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Write &#39;1&#39; to Enable interrupt for RXDREADY event */</span><span class="preprocessor"></span></div><div class="line"><a name="l11681"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2f7aff2f180a57921c8ed07f444903d6">11681</a></span>&#160;<span class="preprocessor">#define TWI_INTENSET_RXDREADY_Pos (2UL) </span></div><div class="line"><a name="l11682"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac5a1499db45d35c8960845c028e84a0a">11682</a></span>&#160;<span class="preprocessor">#define TWI_INTENSET_RXDREADY_Msk (0x1UL &lt;&lt; TWI_INTENSET_RXDREADY_Pos) </span></div><div class="line"><a name="l11683"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abde59e4a5cf08c7cef964e18c1b02ed8">11683</a></span>&#160;<span class="preprocessor">#define TWI_INTENSET_RXDREADY_Disabled (0UL) </span></div><div class="line"><a name="l11684"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af181c778e89e373b9024eb3742b71c5f">11684</a></span>&#160;<span class="preprocessor">#define TWI_INTENSET_RXDREADY_Enabled (1UL) </span></div><div class="line"><a name="l11685"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa92515229ca562b0d382d4ef5141e9bc">11685</a></span>&#160;<span class="preprocessor">#define TWI_INTENSET_RXDREADY_Set (1UL) </span></div><div class="line"><a name="l11687"></a><span class="lineno">11687</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Write &#39;1&#39; to Enable interrupt for STOPPED event */</span><span class="preprocessor"></span></div><div class="line"><a name="l11688"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa0cd1687129c5731dd2a9b36b5a2f382">11688</a></span>&#160;<span class="preprocessor">#define TWI_INTENSET_STOPPED_Pos (1UL) </span></div><div class="line"><a name="l11689"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a92bf524a6e70f9048bd30c2fab0b7c83">11689</a></span>&#160;<span class="preprocessor">#define TWI_INTENSET_STOPPED_Msk (0x1UL &lt;&lt; TWI_INTENSET_STOPPED_Pos) </span></div><div class="line"><a name="l11690"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac30f28ac34366c26f2c7c72fa6755c02">11690</a></span>&#160;<span class="preprocessor">#define TWI_INTENSET_STOPPED_Disabled (0UL) </span></div><div class="line"><a name="l11691"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af51f16cfd326d45a65e292e0f11e9d4e">11691</a></span>&#160;<span class="preprocessor">#define TWI_INTENSET_STOPPED_Enabled (1UL) </span></div><div class="line"><a name="l11692"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae77502d9a0d9d92319777ba93cc9eaf4">11692</a></span>&#160;<span class="preprocessor">#define TWI_INTENSET_STOPPED_Set (1UL) </span></div><div class="line"><a name="l11694"></a><span class="lineno">11694</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: TWI_INTENCLR */</span><span class="preprocessor"></span></div><div class="line"><a name="l11695"></a><span class="lineno">11695</span>&#160;<span class="comment">/* Description: Disable interrupt */</span></div><div class="line"><a name="l11696"></a><span class="lineno">11696</span>&#160;</div><div class="line"><a name="l11697"></a><span class="lineno">11697</span>&#160;<span class="comment">/* Bit 18 : Write &#39;1&#39; to Disable interrupt for SUSPENDED event */</span></div><div class="line"><a name="l11698"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aac175a3d6d7def54c0e684b5e4e55304">11698</a></span>&#160;<span class="preprocessor">#define TWI_INTENCLR_SUSPENDED_Pos (18UL) </span></div><div class="line"><a name="l11699"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0641b370ef08cf781d383c7cddd19142">11699</a></span>&#160;<span class="preprocessor">#define TWI_INTENCLR_SUSPENDED_Msk (0x1UL &lt;&lt; TWI_INTENCLR_SUSPENDED_Pos) </span></div><div class="line"><a name="l11700"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a48cad72124b0c8dc063a4151570fe487">11700</a></span>&#160;<span class="preprocessor">#define TWI_INTENCLR_SUSPENDED_Disabled (0UL) </span></div><div class="line"><a name="l11701"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aba74d697c173f55adccdddb581ea40d3">11701</a></span>&#160;<span class="preprocessor">#define TWI_INTENCLR_SUSPENDED_Enabled (1UL) </span></div><div class="line"><a name="l11702"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5b7f9c8395e0433c3817fc7e7d47b8a9">11702</a></span>&#160;<span class="preprocessor">#define TWI_INTENCLR_SUSPENDED_Clear (1UL) </span></div><div class="line"><a name="l11704"></a><span class="lineno">11704</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 14 : Write &#39;1&#39; to Disable interrupt for BB event */</span><span class="preprocessor"></span></div><div class="line"><a name="l11705"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a672984dca9db669aec82d32ccd46d923">11705</a></span>&#160;<span class="preprocessor">#define TWI_INTENCLR_BB_Pos (14UL) </span></div><div class="line"><a name="l11706"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8b583c941810aeced0326eeb6aa8a462">11706</a></span>&#160;<span class="preprocessor">#define TWI_INTENCLR_BB_Msk (0x1UL &lt;&lt; TWI_INTENCLR_BB_Pos) </span></div><div class="line"><a name="l11707"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a34185efdb60addc0215351c3aae62382">11707</a></span>&#160;<span class="preprocessor">#define TWI_INTENCLR_BB_Disabled (0UL) </span></div><div class="line"><a name="l11708"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae6e14b0380106fa66f6fb971344aa7f7">11708</a></span>&#160;<span class="preprocessor">#define TWI_INTENCLR_BB_Enabled (1UL) </span></div><div class="line"><a name="l11709"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7e959dc2cd99b3a3ae04cbd2b2aa7bf8">11709</a></span>&#160;<span class="preprocessor">#define TWI_INTENCLR_BB_Clear (1UL) </span></div><div class="line"><a name="l11711"></a><span class="lineno">11711</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 9 : Write &#39;1&#39; to Disable interrupt for ERROR event */</span><span class="preprocessor"></span></div><div class="line"><a name="l11712"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a707bd415d0ebf520ef32b6682910b141">11712</a></span>&#160;<span class="preprocessor">#define TWI_INTENCLR_ERROR_Pos (9UL) </span></div><div class="line"><a name="l11713"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6beef24e70c8daf86106ddfb0a2bbcc7">11713</a></span>&#160;<span class="preprocessor">#define TWI_INTENCLR_ERROR_Msk (0x1UL &lt;&lt; TWI_INTENCLR_ERROR_Pos) </span></div><div class="line"><a name="l11714"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a35bbe9c133ecc7684eef8a2ad26cacc7">11714</a></span>&#160;<span class="preprocessor">#define TWI_INTENCLR_ERROR_Disabled (0UL) </span></div><div class="line"><a name="l11715"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a098b65de2338fccaddb9df8f26b84cf5">11715</a></span>&#160;<span class="preprocessor">#define TWI_INTENCLR_ERROR_Enabled (1UL) </span></div><div class="line"><a name="l11716"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aba9d8123f1950e3a3a438593dd98e7b9">11716</a></span>&#160;<span class="preprocessor">#define TWI_INTENCLR_ERROR_Clear (1UL) </span></div><div class="line"><a name="l11718"></a><span class="lineno">11718</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 7 : Write &#39;1&#39; to Disable interrupt for TXDSENT event */</span><span class="preprocessor"></span></div><div class="line"><a name="l11719"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae535f3cebf535cd17ba62b5714f80800">11719</a></span>&#160;<span class="preprocessor">#define TWI_INTENCLR_TXDSENT_Pos (7UL) </span></div><div class="line"><a name="l11720"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1928710a1722cfb994fad51fef63d7b1">11720</a></span>&#160;<span class="preprocessor">#define TWI_INTENCLR_TXDSENT_Msk (0x1UL &lt;&lt; TWI_INTENCLR_TXDSENT_Pos) </span></div><div class="line"><a name="l11721"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a70f6eef8aa5623913d6f94a8f37e8ff3">11721</a></span>&#160;<span class="preprocessor">#define TWI_INTENCLR_TXDSENT_Disabled (0UL) </span></div><div class="line"><a name="l11722"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6d85fefbc1b817e65029fa8890f80755">11722</a></span>&#160;<span class="preprocessor">#define TWI_INTENCLR_TXDSENT_Enabled (1UL) </span></div><div class="line"><a name="l11723"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7b486e9bb84054a97a63127e34f9b7a4">11723</a></span>&#160;<span class="preprocessor">#define TWI_INTENCLR_TXDSENT_Clear (1UL) </span></div><div class="line"><a name="l11725"></a><span class="lineno">11725</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Write &#39;1&#39; to Disable interrupt for RXDREADY event */</span><span class="preprocessor"></span></div><div class="line"><a name="l11726"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2354b3164ce070ab4bf4d001e671c417">11726</a></span>&#160;<span class="preprocessor">#define TWI_INTENCLR_RXDREADY_Pos (2UL) </span></div><div class="line"><a name="l11727"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ade32e8cb64e70f40322dc5d59f00511e">11727</a></span>&#160;<span class="preprocessor">#define TWI_INTENCLR_RXDREADY_Msk (0x1UL &lt;&lt; TWI_INTENCLR_RXDREADY_Pos) </span></div><div class="line"><a name="l11728"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a815ebfc04224df65204e68c965c0e8e1">11728</a></span>&#160;<span class="preprocessor">#define TWI_INTENCLR_RXDREADY_Disabled (0UL) </span></div><div class="line"><a name="l11729"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6f7a5ed925a71295d5c4e25772b8db70">11729</a></span>&#160;<span class="preprocessor">#define TWI_INTENCLR_RXDREADY_Enabled (1UL) </span></div><div class="line"><a name="l11730"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a41b0e80391f5c77a8f02fd38f7699041">11730</a></span>&#160;<span class="preprocessor">#define TWI_INTENCLR_RXDREADY_Clear (1UL) </span></div><div class="line"><a name="l11732"></a><span class="lineno">11732</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Write &#39;1&#39; to Disable interrupt for STOPPED event */</span><span class="preprocessor"></span></div><div class="line"><a name="l11733"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a50a28ea20f0e740e5b45175e840b68f6">11733</a></span>&#160;<span class="preprocessor">#define TWI_INTENCLR_STOPPED_Pos (1UL) </span></div><div class="line"><a name="l11734"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2adcc6acfd7c3c4826bd14ffeeb27f08">11734</a></span>&#160;<span class="preprocessor">#define TWI_INTENCLR_STOPPED_Msk (0x1UL &lt;&lt; TWI_INTENCLR_STOPPED_Pos) </span></div><div class="line"><a name="l11735"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab7f3fa70fe675a50b1842df22a3d758d">11735</a></span>&#160;<span class="preprocessor">#define TWI_INTENCLR_STOPPED_Disabled (0UL) </span></div><div class="line"><a name="l11736"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af6d4bd3a54ccc7b8d9306712c1ad1bc2">11736</a></span>&#160;<span class="preprocessor">#define TWI_INTENCLR_STOPPED_Enabled (1UL) </span></div><div class="line"><a name="l11737"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5e660bc43afbc8e7397672f99f1e0c16">11737</a></span>&#160;<span class="preprocessor">#define TWI_INTENCLR_STOPPED_Clear (1UL) </span></div><div class="line"><a name="l11739"></a><span class="lineno">11739</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: TWI_ERRORSRC */</span><span class="preprocessor"></span></div><div class="line"><a name="l11740"></a><span class="lineno">11740</span>&#160;<span class="comment">/* Description: Error source */</span></div><div class="line"><a name="l11741"></a><span class="lineno">11741</span>&#160;</div><div class="line"><a name="l11742"></a><span class="lineno">11742</span>&#160;<span class="comment">/* Bit 2 : NACK received after sending a data byte (write &#39;1&#39; to clear) */</span></div><div class="line"><a name="l11743"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2d179175a460e9e5bea0e89bd89a1c3f">11743</a></span>&#160;<span class="preprocessor">#define TWI_ERRORSRC_DNACK_Pos (2UL) </span></div><div class="line"><a name="l11744"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4e89b963d500ac3a35fa081e22ffed72">11744</a></span>&#160;<span class="preprocessor">#define TWI_ERRORSRC_DNACK_Msk (0x1UL &lt;&lt; TWI_ERRORSRC_DNACK_Pos) </span></div><div class="line"><a name="l11745"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8eecccb196db6a5fd0a967ed7f4a0364">11745</a></span>&#160;<span class="preprocessor">#define TWI_ERRORSRC_DNACK_NotPresent (0UL) </span></div><div class="line"><a name="l11746"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1e63737194d72e0e7b1ceff5ea181eb1">11746</a></span>&#160;<span class="preprocessor">#define TWI_ERRORSRC_DNACK_Present (1UL) </span></div><div class="line"><a name="l11748"></a><span class="lineno">11748</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : NACK received after sending the address (write &#39;1&#39; to clear) */</span><span class="preprocessor"></span></div><div class="line"><a name="l11749"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af3995b95a20cec6be11c998c0549092e">11749</a></span>&#160;<span class="preprocessor">#define TWI_ERRORSRC_ANACK_Pos (1UL) </span></div><div class="line"><a name="l11750"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a94a854378be98b2ef34523322d57f6a2">11750</a></span>&#160;<span class="preprocessor">#define TWI_ERRORSRC_ANACK_Msk (0x1UL &lt;&lt; TWI_ERRORSRC_ANACK_Pos) </span></div><div class="line"><a name="l11751"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a767c407dfbfbf722f35558fdd06bf12a">11751</a></span>&#160;<span class="preprocessor">#define TWI_ERRORSRC_ANACK_NotPresent (0UL) </span></div><div class="line"><a name="l11752"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a81532afb41cae0a9c4416d7caf5b6f00">11752</a></span>&#160;<span class="preprocessor">#define TWI_ERRORSRC_ANACK_Present (1UL) </span></div><div class="line"><a name="l11754"></a><span class="lineno">11754</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Overrun error */</span><span class="preprocessor"></span></div><div class="line"><a name="l11755"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6359be551ff060e3dded6e5abe9c1cb2">11755</a></span>&#160;<span class="preprocessor">#define TWI_ERRORSRC_OVERRUN_Pos (0UL) </span></div><div class="line"><a name="l11756"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adee9032f6841bb3e39ba64cc3628fd5d">11756</a></span>&#160;<span class="preprocessor">#define TWI_ERRORSRC_OVERRUN_Msk (0x1UL &lt;&lt; TWI_ERRORSRC_OVERRUN_Pos) </span></div><div class="line"><a name="l11757"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5223aba6ab1b6fa5118a166047239d4f">11757</a></span>&#160;<span class="preprocessor">#define TWI_ERRORSRC_OVERRUN_NotPresent (0UL) </span></div><div class="line"><a name="l11758"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a90203b5caf0b3e15c14f53fc7fe5fa9d">11758</a></span>&#160;<span class="preprocessor">#define TWI_ERRORSRC_OVERRUN_Present (1UL) </span></div><div class="line"><a name="l11760"></a><span class="lineno">11760</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: TWI_ENABLE */</span><span class="preprocessor"></span></div><div class="line"><a name="l11761"></a><span class="lineno">11761</span>&#160;<span class="comment">/* Description: Enable TWI */</span></div><div class="line"><a name="l11762"></a><span class="lineno">11762</span>&#160;</div><div class="line"><a name="l11763"></a><span class="lineno">11763</span>&#160;<span class="comment">/* Bits 3..0 : Enable or disable TWI */</span></div><div class="line"><a name="l11764"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad0f00a0f1f0a1a6c5f8ded0fb410ddc5">11764</a></span>&#160;<span class="preprocessor">#define TWI_ENABLE_ENABLE_Pos (0UL) </span></div><div class="line"><a name="l11765"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acbde074db7510920ae02028c730f973d">11765</a></span>&#160;<span class="preprocessor">#define TWI_ENABLE_ENABLE_Msk (0xFUL &lt;&lt; TWI_ENABLE_ENABLE_Pos) </span></div><div class="line"><a name="l11766"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6e7c426e99c2c0986babf91b0ec9e530">11766</a></span>&#160;<span class="preprocessor">#define TWI_ENABLE_ENABLE_Disabled (0UL) </span></div><div class="line"><a name="l11767"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a68a6667e4f076f0d587f6e8623814ddd">11767</a></span>&#160;<span class="preprocessor">#define TWI_ENABLE_ENABLE_Enabled (5UL) </span></div><div class="line"><a name="l11769"></a><span class="lineno">11769</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: TWI_PSEL_SCL */</span><span class="preprocessor"></span></div><div class="line"><a name="l11770"></a><span class="lineno">11770</span>&#160;<span class="comment">/* Description: Pin select for SCL */</span></div><div class="line"><a name="l11771"></a><span class="lineno">11771</span>&#160;</div><div class="line"><a name="l11772"></a><span class="lineno">11772</span>&#160;<span class="comment">/* Bit 31 : Connection */</span></div><div class="line"><a name="l11773"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa283559518f817743a13a9622d2aa91d">11773</a></span>&#160;<span class="preprocessor">#define TWI_PSEL_SCL_CONNECT_Pos (31UL) </span></div><div class="line"><a name="l11774"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6d6df1aed24e157c2a81d9dc1293558d">11774</a></span>&#160;<span class="preprocessor">#define TWI_PSEL_SCL_CONNECT_Msk (0x1UL &lt;&lt; TWI_PSEL_SCL_CONNECT_Pos) </span></div><div class="line"><a name="l11775"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9b8080dc4b5f1e3c60ed788171a12b95">11775</a></span>&#160;<span class="preprocessor">#define TWI_PSEL_SCL_CONNECT_Connected (0UL) </span></div><div class="line"><a name="l11776"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adf5a658cb449e5f931dfd0003b72a320">11776</a></span>&#160;<span class="preprocessor">#define TWI_PSEL_SCL_CONNECT_Disconnected (1UL) </span></div><div class="line"><a name="l11778"></a><span class="lineno">11778</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 6..5 : Port number */</span><span class="preprocessor"></span></div><div class="line"><a name="l11779"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8f692f3a5fd0b89873cdd0c2c18b39fd">11779</a></span>&#160;<span class="preprocessor">#define TWI_PSEL_SCL_PORT_Pos (5UL) </span></div><div class="line"><a name="l11780"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9a51dfc826dd4e8b63b14cd63df570d4">11780</a></span>&#160;<span class="preprocessor">#define TWI_PSEL_SCL_PORT_Msk (0x3UL &lt;&lt; TWI_PSEL_SCL_PORT_Pos) </span></div><div class="line"><a name="l11782"></a><span class="lineno">11782</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 4..0 : Pin number */</span><span class="preprocessor"></span></div><div class="line"><a name="l11783"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa88cb8396e8f2ac5d26d1c28a56d2260">11783</a></span>&#160;<span class="preprocessor">#define TWI_PSEL_SCL_PIN_Pos (0UL) </span></div><div class="line"><a name="l11784"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a43a332cbf20e50763bb803366e91dd5d">11784</a></span>&#160;<span class="preprocessor">#define TWI_PSEL_SCL_PIN_Msk (0x1FUL &lt;&lt; TWI_PSEL_SCL_PIN_Pos) </span></div><div class="line"><a name="l11786"></a><span class="lineno">11786</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: TWI_PSEL_SDA */</span><span class="preprocessor"></span></div><div class="line"><a name="l11787"></a><span class="lineno">11787</span>&#160;<span class="comment">/* Description: Pin select for SDA */</span></div><div class="line"><a name="l11788"></a><span class="lineno">11788</span>&#160;</div><div class="line"><a name="l11789"></a><span class="lineno">11789</span>&#160;<span class="comment">/* Bit 31 : Connection */</span></div><div class="line"><a name="l11790"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1d82520192cae25976d1c279386ea6a9">11790</a></span>&#160;<span class="preprocessor">#define TWI_PSEL_SDA_CONNECT_Pos (31UL) </span></div><div class="line"><a name="l11791"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adfd35959c1c5de68d7caff283b5d0a71">11791</a></span>&#160;<span class="preprocessor">#define TWI_PSEL_SDA_CONNECT_Msk (0x1UL &lt;&lt; TWI_PSEL_SDA_CONNECT_Pos) </span></div><div class="line"><a name="l11792"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1b79de6957f9070169e2fc8d919248a5">11792</a></span>&#160;<span class="preprocessor">#define TWI_PSEL_SDA_CONNECT_Connected (0UL) </span></div><div class="line"><a name="l11793"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a773bdc4c8748d82f288e3390802cc38d">11793</a></span>&#160;<span class="preprocessor">#define TWI_PSEL_SDA_CONNECT_Disconnected (1UL) </span></div><div class="line"><a name="l11795"></a><span class="lineno">11795</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 6..5 : Port number */</span><span class="preprocessor"></span></div><div class="line"><a name="l11796"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aca4a7e0af925bf36391ad4599085f724">11796</a></span>&#160;<span class="preprocessor">#define TWI_PSEL_SDA_PORT_Pos (5UL) </span></div><div class="line"><a name="l11797"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac7638bbf4c51f4b6786da46477956c9c">11797</a></span>&#160;<span class="preprocessor">#define TWI_PSEL_SDA_PORT_Msk (0x3UL &lt;&lt; TWI_PSEL_SDA_PORT_Pos) </span></div><div class="line"><a name="l11799"></a><span class="lineno">11799</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 4..0 : Pin number */</span><span class="preprocessor"></span></div><div class="line"><a name="l11800"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a28c70282f1b5b40bbf316b2f92a19d41">11800</a></span>&#160;<span class="preprocessor">#define TWI_PSEL_SDA_PIN_Pos (0UL) </span></div><div class="line"><a name="l11801"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac7381214deec10dd17e9bbdeb2513f9f">11801</a></span>&#160;<span class="preprocessor">#define TWI_PSEL_SDA_PIN_Msk (0x1FUL &lt;&lt; TWI_PSEL_SDA_PIN_Pos) </span></div><div class="line"><a name="l11803"></a><span class="lineno">11803</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: TWI_RXD */</span><span class="preprocessor"></span></div><div class="line"><a name="l11804"></a><span class="lineno">11804</span>&#160;<span class="comment">/* Description: RXD register */</span></div><div class="line"><a name="l11805"></a><span class="lineno">11805</span>&#160;</div><div class="line"><a name="l11806"></a><span class="lineno">11806</span>&#160;<span class="comment">/* Bits 7..0 : RXD register */</span></div><div class="line"><a name="l11807"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6fd911e5a37471f28264c82db9136b56">11807</a></span>&#160;<span class="preprocessor">#define TWI_RXD_RXD_Pos (0UL) </span></div><div class="line"><a name="l11808"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0bb08831e4c3d2850ed288aaf264fc11">11808</a></span>&#160;<span class="preprocessor">#define TWI_RXD_RXD_Msk (0xFFUL &lt;&lt; TWI_RXD_RXD_Pos) </span></div><div class="line"><a name="l11810"></a><span class="lineno">11810</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: TWI_TXD */</span><span class="preprocessor"></span></div><div class="line"><a name="l11811"></a><span class="lineno">11811</span>&#160;<span class="comment">/* Description: TXD register */</span></div><div class="line"><a name="l11812"></a><span class="lineno">11812</span>&#160;</div><div class="line"><a name="l11813"></a><span class="lineno">11813</span>&#160;<span class="comment">/* Bits 7..0 : TXD register */</span></div><div class="line"><a name="l11814"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5d99b223c93ed016f0611aff92849cb0">11814</a></span>&#160;<span class="preprocessor">#define TWI_TXD_TXD_Pos (0UL) </span></div><div class="line"><a name="l11815"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a576ed919c3ce169bf0febb5309bb7bc1">11815</a></span>&#160;<span class="preprocessor">#define TWI_TXD_TXD_Msk (0xFFUL &lt;&lt; TWI_TXD_TXD_Pos) </span></div><div class="line"><a name="l11817"></a><span class="lineno">11817</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: TWI_FREQUENCY */</span><span class="preprocessor"></span></div><div class="line"><a name="l11818"></a><span class="lineno">11818</span>&#160;<span class="comment">/* Description: TWI frequency. Accuracy depends on the HFCLK source selected. */</span></div><div class="line"><a name="l11819"></a><span class="lineno">11819</span>&#160;</div><div class="line"><a name="l11820"></a><span class="lineno">11820</span>&#160;<span class="comment">/* Bits 31..0 : TWI master clock frequency */</span></div><div class="line"><a name="l11821"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a68878fc44ce959a571bd31811ee8ba7f">11821</a></span>&#160;<span class="preprocessor">#define TWI_FREQUENCY_FREQUENCY_Pos (0UL) </span></div><div class="line"><a name="l11822"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a08f32dc12733b1b9b7a5dcbbe7b75b9d">11822</a></span>&#160;<span class="preprocessor">#define TWI_FREQUENCY_FREQUENCY_Msk (0xFFFFFFFFUL &lt;&lt; TWI_FREQUENCY_FREQUENCY_Pos) </span></div><div class="line"><a name="l11823"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a73c6182a9a9a6bbba8b6f36ad6001e84">11823</a></span>&#160;<span class="preprocessor">#define TWI_FREQUENCY_FREQUENCY_K100 (0x01980000UL) </span></div><div class="line"><a name="l11824"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a635ab901bd513bb1e082aa113352cfe9">11824</a></span>&#160;<span class="preprocessor">#define TWI_FREQUENCY_FREQUENCY_K250 (0x04000000UL) </span></div><div class="line"><a name="l11825"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae9d717e576c9d0e247bcb630da0bd26c">11825</a></span>&#160;<span class="preprocessor">#define TWI_FREQUENCY_FREQUENCY_K400 (0x06680000UL) </span></div><div class="line"><a name="l11827"></a><span class="lineno">11827</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: TWI_ADDRESS */</span><span class="preprocessor"></span></div><div class="line"><a name="l11828"></a><span class="lineno">11828</span>&#160;<span class="comment">/* Description: Address used in the TWI transfer */</span></div><div class="line"><a name="l11829"></a><span class="lineno">11829</span>&#160;</div><div class="line"><a name="l11830"></a><span class="lineno">11830</span>&#160;<span class="comment">/* Bits 6..0 : Address used in the TWI transfer */</span></div><div class="line"><a name="l11831"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a97000fa2956e5309e13b8e6f4876399d">11831</a></span>&#160;<span class="preprocessor">#define TWI_ADDRESS_ADDRESS_Pos (0UL) </span></div><div class="line"><a name="l11832"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae6086a6d2c37d9091e4e29cd8118af2a">11832</a></span>&#160;<span class="preprocessor">#define TWI_ADDRESS_ADDRESS_Msk (0x7FUL &lt;&lt; TWI_ADDRESS_ADDRESS_Pos) </span></div><div class="line"><a name="l11835"></a><span class="lineno">11835</span>&#160;<span class="preprocessor"></span><span class="comment">/* Peripheral: TWIM */</span><span class="preprocessor"></span></div><div class="line"><a name="l11836"></a><span class="lineno">11836</span>&#160;<span class="comment">/* Description: I2C compatible Two-Wire Master Interface with EasyDMA 0 */</span></div><div class="line"><a name="l11837"></a><span class="lineno">11837</span>&#160;</div><div class="line"><a name="l11838"></a><span class="lineno">11838</span>&#160;<span class="comment">/* Register: TWIM_SHORTS */</span></div><div class="line"><a name="l11839"></a><span class="lineno">11839</span>&#160;<span class="comment">/* Description: Shortcut register */</span></div><div class="line"><a name="l11840"></a><span class="lineno">11840</span>&#160;</div><div class="line"><a name="l11841"></a><span class="lineno">11841</span>&#160;<span class="comment">/* Bit 12 : Shortcut between LASTRX event and STOP task */</span></div><div class="line"><a name="l11842"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afabdcf105456d2ddf2d3687cd040472c">11842</a></span>&#160;<span class="preprocessor">#define TWIM_SHORTS_LASTRX_STOP_Pos (12UL) </span></div><div class="line"><a name="l11843"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acb22ab2c09f2eb29a2f479d23c935400">11843</a></span>&#160;<span class="preprocessor">#define TWIM_SHORTS_LASTRX_STOP_Msk (0x1UL &lt;&lt; TWIM_SHORTS_LASTRX_STOP_Pos) </span></div><div class="line"><a name="l11844"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac0d0c65caf0d774d735bf4031a50dbd0">11844</a></span>&#160;<span class="preprocessor">#define TWIM_SHORTS_LASTRX_STOP_Disabled (0UL) </span></div><div class="line"><a name="l11845"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2fe9d9e5e35162fda450e8d08c44740e">11845</a></span>&#160;<span class="preprocessor">#define TWIM_SHORTS_LASTRX_STOP_Enabled (1UL) </span></div><div class="line"><a name="l11847"></a><span class="lineno">11847</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 10 : Shortcut between LASTRX event and STARTTX task */</span><span class="preprocessor"></span></div><div class="line"><a name="l11848"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9de9901eac9caa09cd9b315ac4d5ca51">11848</a></span>&#160;<span class="preprocessor">#define TWIM_SHORTS_LASTRX_STARTTX_Pos (10UL) </span></div><div class="line"><a name="l11849"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac186fa9f9126cc107b0e5b0afec91794">11849</a></span>&#160;<span class="preprocessor">#define TWIM_SHORTS_LASTRX_STARTTX_Msk (0x1UL &lt;&lt; TWIM_SHORTS_LASTRX_STARTTX_Pos) </span></div><div class="line"><a name="l11850"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a739a58d17ffcaf8cecbbe249701b4b5e">11850</a></span>&#160;<span class="preprocessor">#define TWIM_SHORTS_LASTRX_STARTTX_Disabled (0UL) </span></div><div class="line"><a name="l11851"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab01bab00e22db4f1581a902ee35d6c45">11851</a></span>&#160;<span class="preprocessor">#define TWIM_SHORTS_LASTRX_STARTTX_Enabled (1UL) </span></div><div class="line"><a name="l11853"></a><span class="lineno">11853</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 9 : Shortcut between LASTTX event and STOP task */</span><span class="preprocessor"></span></div><div class="line"><a name="l11854"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5fba869a3ed0ace477a7daa469b0702f">11854</a></span>&#160;<span class="preprocessor">#define TWIM_SHORTS_LASTTX_STOP_Pos (9UL) </span></div><div class="line"><a name="l11855"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a931bb9450709b74aa9055d2c5d8b1f46">11855</a></span>&#160;<span class="preprocessor">#define TWIM_SHORTS_LASTTX_STOP_Msk (0x1UL &lt;&lt; TWIM_SHORTS_LASTTX_STOP_Pos) </span></div><div class="line"><a name="l11856"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a397d61495e16a0346fb081a81981b6da">11856</a></span>&#160;<span class="preprocessor">#define TWIM_SHORTS_LASTTX_STOP_Disabled (0UL) </span></div><div class="line"><a name="l11857"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0c639db828621969391bb7aa22e4e4ef">11857</a></span>&#160;<span class="preprocessor">#define TWIM_SHORTS_LASTTX_STOP_Enabled (1UL) </span></div><div class="line"><a name="l11859"></a><span class="lineno">11859</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 8 : Shortcut between LASTTX event and SUSPEND task */</span><span class="preprocessor"></span></div><div class="line"><a name="l11860"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a401fce5bed0fbb14b7ab1d2ea5075a28">11860</a></span>&#160;<span class="preprocessor">#define TWIM_SHORTS_LASTTX_SUSPEND_Pos (8UL) </span></div><div class="line"><a name="l11861"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7db8631a9d0458b11dc9a388429b7438">11861</a></span>&#160;<span class="preprocessor">#define TWIM_SHORTS_LASTTX_SUSPEND_Msk (0x1UL &lt;&lt; TWIM_SHORTS_LASTTX_SUSPEND_Pos) </span></div><div class="line"><a name="l11862"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abf8405260cd9f7168f10ac990d48b5bc">11862</a></span>&#160;<span class="preprocessor">#define TWIM_SHORTS_LASTTX_SUSPEND_Disabled (0UL) </span></div><div class="line"><a name="l11863"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a129332951eee6cfba6ebaf1ccade15c1">11863</a></span>&#160;<span class="preprocessor">#define TWIM_SHORTS_LASTTX_SUSPEND_Enabled (1UL) </span></div><div class="line"><a name="l11865"></a><span class="lineno">11865</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 7 : Shortcut between LASTTX event and STARTRX task */</span><span class="preprocessor"></span></div><div class="line"><a name="l11866"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5503ce30123fd43e7dc3a0fe6d9d4774">11866</a></span>&#160;<span class="preprocessor">#define TWIM_SHORTS_LASTTX_STARTRX_Pos (7UL) </span></div><div class="line"><a name="l11867"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a34b5be22edfe1c909b496a828e08be66">11867</a></span>&#160;<span class="preprocessor">#define TWIM_SHORTS_LASTTX_STARTRX_Msk (0x1UL &lt;&lt; TWIM_SHORTS_LASTTX_STARTRX_Pos) </span></div><div class="line"><a name="l11868"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a13274a60194bb568b30ce3ad09231670">11868</a></span>&#160;<span class="preprocessor">#define TWIM_SHORTS_LASTTX_STARTRX_Disabled (0UL) </span></div><div class="line"><a name="l11869"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad1850fe6b4f6e538ac98c4d3c163dea2">11869</a></span>&#160;<span class="preprocessor">#define TWIM_SHORTS_LASTTX_STARTRX_Enabled (1UL) </span></div><div class="line"><a name="l11871"></a><span class="lineno">11871</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: TWIM_INTEN */</span><span class="preprocessor"></span></div><div class="line"><a name="l11872"></a><span class="lineno">11872</span>&#160;<span class="comment">/* Description: Enable or disable interrupt */</span></div><div class="line"><a name="l11873"></a><span class="lineno">11873</span>&#160;</div><div class="line"><a name="l11874"></a><span class="lineno">11874</span>&#160;<span class="comment">/* Bit 24 : Enable or disable interrupt for LASTTX event */</span></div><div class="line"><a name="l11875"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5b83be4ab112d308a7f9ce41ead0eed9">11875</a></span>&#160;<span class="preprocessor">#define TWIM_INTEN_LASTTX_Pos (24UL) </span></div><div class="line"><a name="l11876"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3e44e700dbe88538b622a0e8f66cdb43">11876</a></span>&#160;<span class="preprocessor">#define TWIM_INTEN_LASTTX_Msk (0x1UL &lt;&lt; TWIM_INTEN_LASTTX_Pos) </span></div><div class="line"><a name="l11877"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acd1ebca46dc11c0ffb687de58b224353">11877</a></span>&#160;<span class="preprocessor">#define TWIM_INTEN_LASTTX_Disabled (0UL) </span></div><div class="line"><a name="l11878"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a234836cfeca4b966d7fefbc30f2e5059">11878</a></span>&#160;<span class="preprocessor">#define TWIM_INTEN_LASTTX_Enabled (1UL) </span></div><div class="line"><a name="l11880"></a><span class="lineno">11880</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 23 : Enable or disable interrupt for LASTRX event */</span><span class="preprocessor"></span></div><div class="line"><a name="l11881"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af9936fe62582e7464a277926f2884b99">11881</a></span>&#160;<span class="preprocessor">#define TWIM_INTEN_LASTRX_Pos (23UL) </span></div><div class="line"><a name="l11882"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a439a4ffa6d5911fe4ae710c1d9c444f7">11882</a></span>&#160;<span class="preprocessor">#define TWIM_INTEN_LASTRX_Msk (0x1UL &lt;&lt; TWIM_INTEN_LASTRX_Pos) </span></div><div class="line"><a name="l11883"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae5ee1aa78c9afcc8e5bd498449e512e4">11883</a></span>&#160;<span class="preprocessor">#define TWIM_INTEN_LASTRX_Disabled (0UL) </span></div><div class="line"><a name="l11884"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad22942bb56737bf914c72e353b98eb9f">11884</a></span>&#160;<span class="preprocessor">#define TWIM_INTEN_LASTRX_Enabled (1UL) </span></div><div class="line"><a name="l11886"></a><span class="lineno">11886</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 20 : Enable or disable interrupt for TXSTARTED event */</span><span class="preprocessor"></span></div><div class="line"><a name="l11887"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a04e0e5f9c5339e22a023d3da54f5672e">11887</a></span>&#160;<span class="preprocessor">#define TWIM_INTEN_TXSTARTED_Pos (20UL) </span></div><div class="line"><a name="l11888"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9c634314d6ee14002e48b823e165eb62">11888</a></span>&#160;<span class="preprocessor">#define TWIM_INTEN_TXSTARTED_Msk (0x1UL &lt;&lt; TWIM_INTEN_TXSTARTED_Pos) </span></div><div class="line"><a name="l11889"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a313cd39da3c7b65e2088b74deed9f83c">11889</a></span>&#160;<span class="preprocessor">#define TWIM_INTEN_TXSTARTED_Disabled (0UL) </span></div><div class="line"><a name="l11890"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9beb53a09d8b91f62fec71f4e650ebfc">11890</a></span>&#160;<span class="preprocessor">#define TWIM_INTEN_TXSTARTED_Enabled (1UL) </span></div><div class="line"><a name="l11892"></a><span class="lineno">11892</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 19 : Enable or disable interrupt for RXSTARTED event */</span><span class="preprocessor"></span></div><div class="line"><a name="l11893"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a72678f01d45c8fc67b94cfb029960655">11893</a></span>&#160;<span class="preprocessor">#define TWIM_INTEN_RXSTARTED_Pos (19UL) </span></div><div class="line"><a name="l11894"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abf5a9baeed14eaeb07d182bea32f0d8d">11894</a></span>&#160;<span class="preprocessor">#define TWIM_INTEN_RXSTARTED_Msk (0x1UL &lt;&lt; TWIM_INTEN_RXSTARTED_Pos) </span></div><div class="line"><a name="l11895"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a91054ca8356edbeb794e6ac6c84ac0a5">11895</a></span>&#160;<span class="preprocessor">#define TWIM_INTEN_RXSTARTED_Disabled (0UL) </span></div><div class="line"><a name="l11896"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a47cd086707f0caef2a20804474aa5b5e">11896</a></span>&#160;<span class="preprocessor">#define TWIM_INTEN_RXSTARTED_Enabled (1UL) </span></div><div class="line"><a name="l11898"></a><span class="lineno">11898</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 18 : Enable or disable interrupt for SUSPENDED event */</span><span class="preprocessor"></span></div><div class="line"><a name="l11899"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afeac5aab6199f740169ec5e4c7c4b856">11899</a></span>&#160;<span class="preprocessor">#define TWIM_INTEN_SUSPENDED_Pos (18UL) </span></div><div class="line"><a name="l11900"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a209cf8b72146266e0362bdda2b8ad69e">11900</a></span>&#160;<span class="preprocessor">#define TWIM_INTEN_SUSPENDED_Msk (0x1UL &lt;&lt; TWIM_INTEN_SUSPENDED_Pos) </span></div><div class="line"><a name="l11901"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad231dcf9c7db7259b864fd0aec7987f4">11901</a></span>&#160;<span class="preprocessor">#define TWIM_INTEN_SUSPENDED_Disabled (0UL) </span></div><div class="line"><a name="l11902"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae622d6a1217f7ae1ba5251989bc154f1">11902</a></span>&#160;<span class="preprocessor">#define TWIM_INTEN_SUSPENDED_Enabled (1UL) </span></div><div class="line"><a name="l11904"></a><span class="lineno">11904</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 9 : Enable or disable interrupt for ERROR event */</span><span class="preprocessor"></span></div><div class="line"><a name="l11905"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa18867118fe59159e672dd87e5d9fc17">11905</a></span>&#160;<span class="preprocessor">#define TWIM_INTEN_ERROR_Pos (9UL) </span></div><div class="line"><a name="l11906"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a83389314f765bcfb130a91260ad5f285">11906</a></span>&#160;<span class="preprocessor">#define TWIM_INTEN_ERROR_Msk (0x1UL &lt;&lt; TWIM_INTEN_ERROR_Pos) </span></div><div class="line"><a name="l11907"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4e0adf3ada1c5608e76826d89da3c296">11907</a></span>&#160;<span class="preprocessor">#define TWIM_INTEN_ERROR_Disabled (0UL) </span></div><div class="line"><a name="l11908"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac00d5b18b38d3e513f94666f8e230beb">11908</a></span>&#160;<span class="preprocessor">#define TWIM_INTEN_ERROR_Enabled (1UL) </span></div><div class="line"><a name="l11910"></a><span class="lineno">11910</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Enable or disable interrupt for STOPPED event */</span><span class="preprocessor"></span></div><div class="line"><a name="l11911"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aaf093db9b4c55555e9d0f5860a860caf">11911</a></span>&#160;<span class="preprocessor">#define TWIM_INTEN_STOPPED_Pos (1UL) </span></div><div class="line"><a name="l11912"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acf929d67b43ba6183be186924cb864d6">11912</a></span>&#160;<span class="preprocessor">#define TWIM_INTEN_STOPPED_Msk (0x1UL &lt;&lt; TWIM_INTEN_STOPPED_Pos) </span></div><div class="line"><a name="l11913"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa2d4c2538617846cacbcc6f283b4f704">11913</a></span>&#160;<span class="preprocessor">#define TWIM_INTEN_STOPPED_Disabled (0UL) </span></div><div class="line"><a name="l11914"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad038dbc7ca614fd83e3a49f3c8d5cb56">11914</a></span>&#160;<span class="preprocessor">#define TWIM_INTEN_STOPPED_Enabled (1UL) </span></div><div class="line"><a name="l11916"></a><span class="lineno">11916</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: TWIM_INTENSET */</span><span class="preprocessor"></span></div><div class="line"><a name="l11917"></a><span class="lineno">11917</span>&#160;<span class="comment">/* Description: Enable interrupt */</span></div><div class="line"><a name="l11918"></a><span class="lineno">11918</span>&#160;</div><div class="line"><a name="l11919"></a><span class="lineno">11919</span>&#160;<span class="comment">/* Bit 24 : Write &#39;1&#39; to Enable interrupt for LASTTX event */</span></div><div class="line"><a name="l11920"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a67e187e9fac391a2aa5d6f5ad68b2df6">11920</a></span>&#160;<span class="preprocessor">#define TWIM_INTENSET_LASTTX_Pos (24UL) </span></div><div class="line"><a name="l11921"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad21f74923cc14a4d8a9a8b119d269bfc">11921</a></span>&#160;<span class="preprocessor">#define TWIM_INTENSET_LASTTX_Msk (0x1UL &lt;&lt; TWIM_INTENSET_LASTTX_Pos) </span></div><div class="line"><a name="l11922"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2a6d7871acd270e9c6dfd9e3aa0debe2">11922</a></span>&#160;<span class="preprocessor">#define TWIM_INTENSET_LASTTX_Disabled (0UL) </span></div><div class="line"><a name="l11923"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a312d3e32bc91c7af6adbe2af431d1a82">11923</a></span>&#160;<span class="preprocessor">#define TWIM_INTENSET_LASTTX_Enabled (1UL) </span></div><div class="line"><a name="l11924"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7645320bf3756104fe320035940fd0ab">11924</a></span>&#160;<span class="preprocessor">#define TWIM_INTENSET_LASTTX_Set (1UL) </span></div><div class="line"><a name="l11926"></a><span class="lineno">11926</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 23 : Write &#39;1&#39; to Enable interrupt for LASTRX event */</span><span class="preprocessor"></span></div><div class="line"><a name="l11927"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af054bb0714ed00c4ea9b30fe3b4d4564">11927</a></span>&#160;<span class="preprocessor">#define TWIM_INTENSET_LASTRX_Pos (23UL) </span></div><div class="line"><a name="l11928"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af73b2a9565c6e63d42e80ad003035311">11928</a></span>&#160;<span class="preprocessor">#define TWIM_INTENSET_LASTRX_Msk (0x1UL &lt;&lt; TWIM_INTENSET_LASTRX_Pos) </span></div><div class="line"><a name="l11929"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aeda8bc976c5dd706153f8999dc575f86">11929</a></span>&#160;<span class="preprocessor">#define TWIM_INTENSET_LASTRX_Disabled (0UL) </span></div><div class="line"><a name="l11930"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a77c3f1f2ac256c8c3d753855c0064a4f">11930</a></span>&#160;<span class="preprocessor">#define TWIM_INTENSET_LASTRX_Enabled (1UL) </span></div><div class="line"><a name="l11931"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a23064d659a1d867643a13a584d597c4b">11931</a></span>&#160;<span class="preprocessor">#define TWIM_INTENSET_LASTRX_Set (1UL) </span></div><div class="line"><a name="l11933"></a><span class="lineno">11933</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 20 : Write &#39;1&#39; to Enable interrupt for TXSTARTED event */</span><span class="preprocessor"></span></div><div class="line"><a name="l11934"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2db52f739f30e4c40c72627f1616ed61">11934</a></span>&#160;<span class="preprocessor">#define TWIM_INTENSET_TXSTARTED_Pos (20UL) </span></div><div class="line"><a name="l11935"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a30b6cd23bb94ca7d3c4002407877b0d2">11935</a></span>&#160;<span class="preprocessor">#define TWIM_INTENSET_TXSTARTED_Msk (0x1UL &lt;&lt; TWIM_INTENSET_TXSTARTED_Pos) </span></div><div class="line"><a name="l11936"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a57f38dfe557041d281ec9d93afce5c45">11936</a></span>&#160;<span class="preprocessor">#define TWIM_INTENSET_TXSTARTED_Disabled (0UL) </span></div><div class="line"><a name="l11937"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6ebc669552673335f28a695b20cf8066">11937</a></span>&#160;<span class="preprocessor">#define TWIM_INTENSET_TXSTARTED_Enabled (1UL) </span></div><div class="line"><a name="l11938"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa519d7f8b43c8c0635520a01e489bf02">11938</a></span>&#160;<span class="preprocessor">#define TWIM_INTENSET_TXSTARTED_Set (1UL) </span></div><div class="line"><a name="l11940"></a><span class="lineno">11940</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 19 : Write &#39;1&#39; to Enable interrupt for RXSTARTED event */</span><span class="preprocessor"></span></div><div class="line"><a name="l11941"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a74502922ed50b31f78d786da380bfaa7">11941</a></span>&#160;<span class="preprocessor">#define TWIM_INTENSET_RXSTARTED_Pos (19UL) </span></div><div class="line"><a name="l11942"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7227db70dc85e387eafd5b5110eeb586">11942</a></span>&#160;<span class="preprocessor">#define TWIM_INTENSET_RXSTARTED_Msk (0x1UL &lt;&lt; TWIM_INTENSET_RXSTARTED_Pos) </span></div><div class="line"><a name="l11943"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aec24f48dd8bffcf22317b9674255b7eb">11943</a></span>&#160;<span class="preprocessor">#define TWIM_INTENSET_RXSTARTED_Disabled (0UL) </span></div><div class="line"><a name="l11944"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4f0d207b06ee7203c9abdf53bc822d09">11944</a></span>&#160;<span class="preprocessor">#define TWIM_INTENSET_RXSTARTED_Enabled (1UL) </span></div><div class="line"><a name="l11945"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a67fdf6839b5294182293bd48895509c5">11945</a></span>&#160;<span class="preprocessor">#define TWIM_INTENSET_RXSTARTED_Set (1UL) </span></div><div class="line"><a name="l11947"></a><span class="lineno">11947</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 18 : Write &#39;1&#39; to Enable interrupt for SUSPENDED event */</span><span class="preprocessor"></span></div><div class="line"><a name="l11948"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6f955d1c6851b23a0bf8d0b464da5521">11948</a></span>&#160;<span class="preprocessor">#define TWIM_INTENSET_SUSPENDED_Pos (18UL) </span></div><div class="line"><a name="l11949"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a957ba1bd0bc6f8f7e4df493cca768b4d">11949</a></span>&#160;<span class="preprocessor">#define TWIM_INTENSET_SUSPENDED_Msk (0x1UL &lt;&lt; TWIM_INTENSET_SUSPENDED_Pos) </span></div><div class="line"><a name="l11950"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5b00d90ba794c23ceb1d13621ce0c758">11950</a></span>&#160;<span class="preprocessor">#define TWIM_INTENSET_SUSPENDED_Disabled (0UL) </span></div><div class="line"><a name="l11951"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8ba20257dd0ce6996b62ac45c51b6ec5">11951</a></span>&#160;<span class="preprocessor">#define TWIM_INTENSET_SUSPENDED_Enabled (1UL) </span></div><div class="line"><a name="l11952"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8fd32a7e2b46ed832e611b69420da9ab">11952</a></span>&#160;<span class="preprocessor">#define TWIM_INTENSET_SUSPENDED_Set (1UL) </span></div><div class="line"><a name="l11954"></a><span class="lineno">11954</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 9 : Write &#39;1&#39; to Enable interrupt for ERROR event */</span><span class="preprocessor"></span></div><div class="line"><a name="l11955"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a10996d220a0ad841d0aa682eeb9f94d5">11955</a></span>&#160;<span class="preprocessor">#define TWIM_INTENSET_ERROR_Pos (9UL) </span></div><div class="line"><a name="l11956"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aad15111e2306e35f0f5d546eaa060ddd">11956</a></span>&#160;<span class="preprocessor">#define TWIM_INTENSET_ERROR_Msk (0x1UL &lt;&lt; TWIM_INTENSET_ERROR_Pos) </span></div><div class="line"><a name="l11957"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab675c02cdcf39a9553781353af699802">11957</a></span>&#160;<span class="preprocessor">#define TWIM_INTENSET_ERROR_Disabled (0UL) </span></div><div class="line"><a name="l11958"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4bb5a82952d42a125d195df72aa8e7f3">11958</a></span>&#160;<span class="preprocessor">#define TWIM_INTENSET_ERROR_Enabled (1UL) </span></div><div class="line"><a name="l11959"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aee95baa64183daec77075cd0a99e6c66">11959</a></span>&#160;<span class="preprocessor">#define TWIM_INTENSET_ERROR_Set (1UL) </span></div><div class="line"><a name="l11961"></a><span class="lineno">11961</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Write &#39;1&#39; to Enable interrupt for STOPPED event */</span><span class="preprocessor"></span></div><div class="line"><a name="l11962"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a50bcd87ab0f71d953860f98bfdc08c70">11962</a></span>&#160;<span class="preprocessor">#define TWIM_INTENSET_STOPPED_Pos (1UL) </span></div><div class="line"><a name="l11963"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afbe530e573d24e0da697981c87b05b5a">11963</a></span>&#160;<span class="preprocessor">#define TWIM_INTENSET_STOPPED_Msk (0x1UL &lt;&lt; TWIM_INTENSET_STOPPED_Pos) </span></div><div class="line"><a name="l11964"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acb2e6729328b427f7aa3cdf9bd52be96">11964</a></span>&#160;<span class="preprocessor">#define TWIM_INTENSET_STOPPED_Disabled (0UL) </span></div><div class="line"><a name="l11965"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4549616304671db7b7e83a39635808b0">11965</a></span>&#160;<span class="preprocessor">#define TWIM_INTENSET_STOPPED_Enabled (1UL) </span></div><div class="line"><a name="l11966"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5e3e91f812694b15b01d87cc47463303">11966</a></span>&#160;<span class="preprocessor">#define TWIM_INTENSET_STOPPED_Set (1UL) </span></div><div class="line"><a name="l11968"></a><span class="lineno">11968</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: TWIM_INTENCLR */</span><span class="preprocessor"></span></div><div class="line"><a name="l11969"></a><span class="lineno">11969</span>&#160;<span class="comment">/* Description: Disable interrupt */</span></div><div class="line"><a name="l11970"></a><span class="lineno">11970</span>&#160;</div><div class="line"><a name="l11971"></a><span class="lineno">11971</span>&#160;<span class="comment">/* Bit 24 : Write &#39;1&#39; to Disable interrupt for LASTTX event */</span></div><div class="line"><a name="l11972"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a86fb90b4f74f3b1054b9cc900d77feae">11972</a></span>&#160;<span class="preprocessor">#define TWIM_INTENCLR_LASTTX_Pos (24UL) </span></div><div class="line"><a name="l11973"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac9379b1dd9f59236a669514ecccf7bf1">11973</a></span>&#160;<span class="preprocessor">#define TWIM_INTENCLR_LASTTX_Msk (0x1UL &lt;&lt; TWIM_INTENCLR_LASTTX_Pos) </span></div><div class="line"><a name="l11974"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a464007a20bb47777393d1daa41656a9b">11974</a></span>&#160;<span class="preprocessor">#define TWIM_INTENCLR_LASTTX_Disabled (0UL) </span></div><div class="line"><a name="l11975"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac13f33bf07ca228a57c45583693062fc">11975</a></span>&#160;<span class="preprocessor">#define TWIM_INTENCLR_LASTTX_Enabled (1UL) </span></div><div class="line"><a name="l11976"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad15269258119b167bf4df10eb6ec4f12">11976</a></span>&#160;<span class="preprocessor">#define TWIM_INTENCLR_LASTTX_Clear (1UL) </span></div><div class="line"><a name="l11978"></a><span class="lineno">11978</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 23 : Write &#39;1&#39; to Disable interrupt for LASTRX event */</span><span class="preprocessor"></span></div><div class="line"><a name="l11979"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aee49d40932d10acff862dd5aae825d6e">11979</a></span>&#160;<span class="preprocessor">#define TWIM_INTENCLR_LASTRX_Pos (23UL) </span></div><div class="line"><a name="l11980"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae086498628ec9e80dcb8454bd520303f">11980</a></span>&#160;<span class="preprocessor">#define TWIM_INTENCLR_LASTRX_Msk (0x1UL &lt;&lt; TWIM_INTENCLR_LASTRX_Pos) </span></div><div class="line"><a name="l11981"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7ddfa99cf7742522bce8cbc4ee2c2bcc">11981</a></span>&#160;<span class="preprocessor">#define TWIM_INTENCLR_LASTRX_Disabled (0UL) </span></div><div class="line"><a name="l11982"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af54381471368c49e1247a875d377a8ca">11982</a></span>&#160;<span class="preprocessor">#define TWIM_INTENCLR_LASTRX_Enabled (1UL) </span></div><div class="line"><a name="l11983"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acc6bc9067118d938d3b26556e81ace4a">11983</a></span>&#160;<span class="preprocessor">#define TWIM_INTENCLR_LASTRX_Clear (1UL) </span></div><div class="line"><a name="l11985"></a><span class="lineno">11985</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 20 : Write &#39;1&#39; to Disable interrupt for TXSTARTED event */</span><span class="preprocessor"></span></div><div class="line"><a name="l11986"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3571cc7423b257c2e3e71a44fcd5881a">11986</a></span>&#160;<span class="preprocessor">#define TWIM_INTENCLR_TXSTARTED_Pos (20UL) </span></div><div class="line"><a name="l11987"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad81616fcda208b8f60f0dbc7201814b9">11987</a></span>&#160;<span class="preprocessor">#define TWIM_INTENCLR_TXSTARTED_Msk (0x1UL &lt;&lt; TWIM_INTENCLR_TXSTARTED_Pos) </span></div><div class="line"><a name="l11988"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0a7b8ae091050b806a716b1f703d5ee6">11988</a></span>&#160;<span class="preprocessor">#define TWIM_INTENCLR_TXSTARTED_Disabled (0UL) </span></div><div class="line"><a name="l11989"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6a04c38d9df8769cc509359650d72dee">11989</a></span>&#160;<span class="preprocessor">#define TWIM_INTENCLR_TXSTARTED_Enabled (1UL) </span></div><div class="line"><a name="l11990"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aac4777778f628758523ff769a155521f">11990</a></span>&#160;<span class="preprocessor">#define TWIM_INTENCLR_TXSTARTED_Clear (1UL) </span></div><div class="line"><a name="l11992"></a><span class="lineno">11992</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 19 : Write &#39;1&#39; to Disable interrupt for RXSTARTED event */</span><span class="preprocessor"></span></div><div class="line"><a name="l11993"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a387ef3bc38a6b97a5180f14763f283f0">11993</a></span>&#160;<span class="preprocessor">#define TWIM_INTENCLR_RXSTARTED_Pos (19UL) </span></div><div class="line"><a name="l11994"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9bb9de85520980da82f14b5d7bb3bc7a">11994</a></span>&#160;<span class="preprocessor">#define TWIM_INTENCLR_RXSTARTED_Msk (0x1UL &lt;&lt; TWIM_INTENCLR_RXSTARTED_Pos) </span></div><div class="line"><a name="l11995"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a542ec31b98b423c436bc25da33c8ca76">11995</a></span>&#160;<span class="preprocessor">#define TWIM_INTENCLR_RXSTARTED_Disabled (0UL) </span></div><div class="line"><a name="l11996"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8e9f1b0e1ff990b3f3561ac0e17b5c67">11996</a></span>&#160;<span class="preprocessor">#define TWIM_INTENCLR_RXSTARTED_Enabled (1UL) </span></div><div class="line"><a name="l11997"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6d57cbd65f837b8af10fbae965e0f8a1">11997</a></span>&#160;<span class="preprocessor">#define TWIM_INTENCLR_RXSTARTED_Clear (1UL) </span></div><div class="line"><a name="l11999"></a><span class="lineno">11999</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 18 : Write &#39;1&#39; to Disable interrupt for SUSPENDED event */</span><span class="preprocessor"></span></div><div class="line"><a name="l12000"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af54f60a01abf4e49a19a9f4ddea0888b">12000</a></span>&#160;<span class="preprocessor">#define TWIM_INTENCLR_SUSPENDED_Pos (18UL) </span></div><div class="line"><a name="l12001"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a11fccb4ccd350dc5bc43d058bae2c1db">12001</a></span>&#160;<span class="preprocessor">#define TWIM_INTENCLR_SUSPENDED_Msk (0x1UL &lt;&lt; TWIM_INTENCLR_SUSPENDED_Pos) </span></div><div class="line"><a name="l12002"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6ac9d2fc622e80758b1b6f8275b25364">12002</a></span>&#160;<span class="preprocessor">#define TWIM_INTENCLR_SUSPENDED_Disabled (0UL) </span></div><div class="line"><a name="l12003"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4be9450ca5db6426d07e153a7315bf65">12003</a></span>&#160;<span class="preprocessor">#define TWIM_INTENCLR_SUSPENDED_Enabled (1UL) </span></div><div class="line"><a name="l12004"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a18d7f0a4efae63f999e0e9972a9ff62f">12004</a></span>&#160;<span class="preprocessor">#define TWIM_INTENCLR_SUSPENDED_Clear (1UL) </span></div><div class="line"><a name="l12006"></a><span class="lineno">12006</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 9 : Write &#39;1&#39; to Disable interrupt for ERROR event */</span><span class="preprocessor"></span></div><div class="line"><a name="l12007"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3481993277ad4de891a542b23543d1cb">12007</a></span>&#160;<span class="preprocessor">#define TWIM_INTENCLR_ERROR_Pos (9UL) </span></div><div class="line"><a name="l12008"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a51664ebae1033f7158b20f814a04ccec">12008</a></span>&#160;<span class="preprocessor">#define TWIM_INTENCLR_ERROR_Msk (0x1UL &lt;&lt; TWIM_INTENCLR_ERROR_Pos) </span></div><div class="line"><a name="l12009"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae5fffa016d011d576fb2e81d62cf1dd9">12009</a></span>&#160;<span class="preprocessor">#define TWIM_INTENCLR_ERROR_Disabled (0UL) </span></div><div class="line"><a name="l12010"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adb436a9aef47f64876a8171f345a0280">12010</a></span>&#160;<span class="preprocessor">#define TWIM_INTENCLR_ERROR_Enabled (1UL) </span></div><div class="line"><a name="l12011"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2457faa123cb860238184cc167815eab">12011</a></span>&#160;<span class="preprocessor">#define TWIM_INTENCLR_ERROR_Clear (1UL) </span></div><div class="line"><a name="l12013"></a><span class="lineno">12013</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Write &#39;1&#39; to Disable interrupt for STOPPED event */</span><span class="preprocessor"></span></div><div class="line"><a name="l12014"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0c92d57e2f93ef1aeb609286dc54963c">12014</a></span>&#160;<span class="preprocessor">#define TWIM_INTENCLR_STOPPED_Pos (1UL) </span></div><div class="line"><a name="l12015"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5ccfee39a3bf06ee1e60b6c0c101bd04">12015</a></span>&#160;<span class="preprocessor">#define TWIM_INTENCLR_STOPPED_Msk (0x1UL &lt;&lt; TWIM_INTENCLR_STOPPED_Pos) </span></div><div class="line"><a name="l12016"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0f84ebbb210bbab8588fdf0cc27d64f5">12016</a></span>&#160;<span class="preprocessor">#define TWIM_INTENCLR_STOPPED_Disabled (0UL) </span></div><div class="line"><a name="l12017"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4234093125226a31b34e314c6a2dd32c">12017</a></span>&#160;<span class="preprocessor">#define TWIM_INTENCLR_STOPPED_Enabled (1UL) </span></div><div class="line"><a name="l12018"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a72d21a19a2d0d167b0895a7c650e9f92">12018</a></span>&#160;<span class="preprocessor">#define TWIM_INTENCLR_STOPPED_Clear (1UL) </span></div><div class="line"><a name="l12020"></a><span class="lineno">12020</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: TWIM_ERRORSRC */</span><span class="preprocessor"></span></div><div class="line"><a name="l12021"></a><span class="lineno">12021</span>&#160;<span class="comment">/* Description: Error source */</span></div><div class="line"><a name="l12022"></a><span class="lineno">12022</span>&#160;</div><div class="line"><a name="l12023"></a><span class="lineno">12023</span>&#160;<span class="comment">/* Bit 2 : NACK received after sending a data byte (write &#39;1&#39; to clear) */</span></div><div class="line"><a name="l12024"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6e308901e604b464bc8e4b8a96a62e87">12024</a></span>&#160;<span class="preprocessor">#define TWIM_ERRORSRC_DNACK_Pos (2UL) </span></div><div class="line"><a name="l12025"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a332ce5d2da3fa0b86f6f0fb5b83e32da">12025</a></span>&#160;<span class="preprocessor">#define TWIM_ERRORSRC_DNACK_Msk (0x1UL &lt;&lt; TWIM_ERRORSRC_DNACK_Pos) </span></div><div class="line"><a name="l12026"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a43aa5370effe5a8516e8a62e0f4b7fbc">12026</a></span>&#160;<span class="preprocessor">#define TWIM_ERRORSRC_DNACK_NotReceived (0UL) </span></div><div class="line"><a name="l12027"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a06f911638c08f15e518feb6a30cd8288">12027</a></span>&#160;<span class="preprocessor">#define TWIM_ERRORSRC_DNACK_Received (1UL) </span></div><div class="line"><a name="l12029"></a><span class="lineno">12029</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : NACK received after sending the address (write &#39;1&#39; to clear) */</span><span class="preprocessor"></span></div><div class="line"><a name="l12030"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a07310d5c705ab77162b2ae2a726a5caa">12030</a></span>&#160;<span class="preprocessor">#define TWIM_ERRORSRC_ANACK_Pos (1UL) </span></div><div class="line"><a name="l12031"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#accbd810fd52c87ca324da3da1ae052ce">12031</a></span>&#160;<span class="preprocessor">#define TWIM_ERRORSRC_ANACK_Msk (0x1UL &lt;&lt; TWIM_ERRORSRC_ANACK_Pos) </span></div><div class="line"><a name="l12032"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ace1abdbb8b924763cfa980f3cd130617">12032</a></span>&#160;<span class="preprocessor">#define TWIM_ERRORSRC_ANACK_NotReceived (0UL) </span></div><div class="line"><a name="l12033"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#add18d7f2f77f128d32f34d2806934cee">12033</a></span>&#160;<span class="preprocessor">#define TWIM_ERRORSRC_ANACK_Received (1UL) </span></div><div class="line"><a name="l12035"></a><span class="lineno">12035</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Overrun error */</span><span class="preprocessor"></span></div><div class="line"><a name="l12036"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a11a89f7e524f9762288340237c49081f">12036</a></span>&#160;<span class="preprocessor">#define TWIM_ERRORSRC_OVERRUN_Pos (0UL) </span></div><div class="line"><a name="l12037"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3e3f915c47f305f7aaa97ff3bd0a19ff">12037</a></span>&#160;<span class="preprocessor">#define TWIM_ERRORSRC_OVERRUN_Msk (0x1UL &lt;&lt; TWIM_ERRORSRC_OVERRUN_Pos) </span></div><div class="line"><a name="l12038"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a649a53ef2ab7ae96c67fe67f5b6cbb5f">12038</a></span>&#160;<span class="preprocessor">#define TWIM_ERRORSRC_OVERRUN_NotReceived (0UL) </span></div><div class="line"><a name="l12039"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad20d8d7560bc33cb2f00dc359ee65541">12039</a></span>&#160;<span class="preprocessor">#define TWIM_ERRORSRC_OVERRUN_Received (1UL) </span></div><div class="line"><a name="l12041"></a><span class="lineno">12041</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: TWIM_ENABLE */</span><span class="preprocessor"></span></div><div class="line"><a name="l12042"></a><span class="lineno">12042</span>&#160;<span class="comment">/* Description: Enable TWIM */</span></div><div class="line"><a name="l12043"></a><span class="lineno">12043</span>&#160;</div><div class="line"><a name="l12044"></a><span class="lineno">12044</span>&#160;<span class="comment">/* Bits 3..0 : Enable or disable TWIM */</span></div><div class="line"><a name="l12045"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a286cd8a4beca1f7b2c069e3a30cf63bd">12045</a></span>&#160;<span class="preprocessor">#define TWIM_ENABLE_ENABLE_Pos (0UL) </span></div><div class="line"><a name="l12046"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a12f0a2a98ce63495c584f5678e99d893">12046</a></span>&#160;<span class="preprocessor">#define TWIM_ENABLE_ENABLE_Msk (0xFUL &lt;&lt; TWIM_ENABLE_ENABLE_Pos) </span></div><div class="line"><a name="l12047"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac291367631ea61ac1a366fc02b74db9f">12047</a></span>&#160;<span class="preprocessor">#define TWIM_ENABLE_ENABLE_Disabled (0UL) </span></div><div class="line"><a name="l12048"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ade93ba89f2837ceb890b1429270728c0">12048</a></span>&#160;<span class="preprocessor">#define TWIM_ENABLE_ENABLE_Enabled (6UL) </span></div><div class="line"><a name="l12050"></a><span class="lineno">12050</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: TWIM_PSEL_SCL */</span><span class="preprocessor"></span></div><div class="line"><a name="l12051"></a><span class="lineno">12051</span>&#160;<span class="comment">/* Description: Pin select for SCL signal */</span></div><div class="line"><a name="l12052"></a><span class="lineno">12052</span>&#160;</div><div class="line"><a name="l12053"></a><span class="lineno">12053</span>&#160;<span class="comment">/* Bit 31 : Connection */</span></div><div class="line"><a name="l12054"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a310b4eeded1f5fe3d5831507a87a9d49">12054</a></span>&#160;<span class="preprocessor">#define TWIM_PSEL_SCL_CONNECT_Pos (31UL) </span></div><div class="line"><a name="l12055"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6b5e423f9a71ec5ee2be977b073b889e">12055</a></span>&#160;<span class="preprocessor">#define TWIM_PSEL_SCL_CONNECT_Msk (0x1UL &lt;&lt; TWIM_PSEL_SCL_CONNECT_Pos) </span></div><div class="line"><a name="l12056"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a32da0401ea69d1d16f99c5d05c422ed0">12056</a></span>&#160;<span class="preprocessor">#define TWIM_PSEL_SCL_CONNECT_Connected (0UL) </span></div><div class="line"><a name="l12057"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa883d78f1afe6915265c4d3a43149c9c">12057</a></span>&#160;<span class="preprocessor">#define TWIM_PSEL_SCL_CONNECT_Disconnected (1UL) </span></div><div class="line"><a name="l12059"></a><span class="lineno">12059</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 6..5 : Port number */</span><span class="preprocessor"></span></div><div class="line"><a name="l12060"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a17778be1d1f48487749d97b90c7dc733">12060</a></span>&#160;<span class="preprocessor">#define TWIM_PSEL_SCL_PORT_Pos (5UL) </span></div><div class="line"><a name="l12061"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a81731f6fdd1acc231d8d803228b69f15">12061</a></span>&#160;<span class="preprocessor">#define TWIM_PSEL_SCL_PORT_Msk (0x3UL &lt;&lt; TWIM_PSEL_SCL_PORT_Pos) </span></div><div class="line"><a name="l12063"></a><span class="lineno">12063</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 4..0 : Pin number */</span><span class="preprocessor"></span></div><div class="line"><a name="l12064"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a950958812d8b8fb42f558850ff250fc6">12064</a></span>&#160;<span class="preprocessor">#define TWIM_PSEL_SCL_PIN_Pos (0UL) </span></div><div class="line"><a name="l12065"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab6801c0413dcf680a3c6e425084cb60b">12065</a></span>&#160;<span class="preprocessor">#define TWIM_PSEL_SCL_PIN_Msk (0x1FUL &lt;&lt; TWIM_PSEL_SCL_PIN_Pos) </span></div><div class="line"><a name="l12067"></a><span class="lineno">12067</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: TWIM_PSEL_SDA */</span><span class="preprocessor"></span></div><div class="line"><a name="l12068"></a><span class="lineno">12068</span>&#160;<span class="comment">/* Description: Pin select for SDA signal */</span></div><div class="line"><a name="l12069"></a><span class="lineno">12069</span>&#160;</div><div class="line"><a name="l12070"></a><span class="lineno">12070</span>&#160;<span class="comment">/* Bit 31 : Connection */</span></div><div class="line"><a name="l12071"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9510e430f6d16349ab45bdfaceaa55ad">12071</a></span>&#160;<span class="preprocessor">#define TWIM_PSEL_SDA_CONNECT_Pos (31UL) </span></div><div class="line"><a name="l12072"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1f906825cefb46ca3c0ba159c4e2b09b">12072</a></span>&#160;<span class="preprocessor">#define TWIM_PSEL_SDA_CONNECT_Msk (0x1UL &lt;&lt; TWIM_PSEL_SDA_CONNECT_Pos) </span></div><div class="line"><a name="l12073"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae8794cd8a16fe89a30657f03ae82b8e1">12073</a></span>&#160;<span class="preprocessor">#define TWIM_PSEL_SDA_CONNECT_Connected (0UL) </span></div><div class="line"><a name="l12074"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a42ba801485652365c1252cfda4480841">12074</a></span>&#160;<span class="preprocessor">#define TWIM_PSEL_SDA_CONNECT_Disconnected (1UL) </span></div><div class="line"><a name="l12076"></a><span class="lineno">12076</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 6..5 : Port number */</span><span class="preprocessor"></span></div><div class="line"><a name="l12077"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a16197f19c4a6ea528151db64bb13ad9a">12077</a></span>&#160;<span class="preprocessor">#define TWIM_PSEL_SDA_PORT_Pos (5UL) </span></div><div class="line"><a name="l12078"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a15d1b214559ffbade960bfdf4de733ac">12078</a></span>&#160;<span class="preprocessor">#define TWIM_PSEL_SDA_PORT_Msk (0x3UL &lt;&lt; TWIM_PSEL_SDA_PORT_Pos) </span></div><div class="line"><a name="l12080"></a><span class="lineno">12080</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 4..0 : Pin number */</span><span class="preprocessor"></span></div><div class="line"><a name="l12081"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a08fe5270d4681460e7c176e714746d40">12081</a></span>&#160;<span class="preprocessor">#define TWIM_PSEL_SDA_PIN_Pos (0UL) </span></div><div class="line"><a name="l12082"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abc8c84893746fd354d6d50cebe1702cd">12082</a></span>&#160;<span class="preprocessor">#define TWIM_PSEL_SDA_PIN_Msk (0x1FUL &lt;&lt; TWIM_PSEL_SDA_PIN_Pos) </span></div><div class="line"><a name="l12084"></a><span class="lineno">12084</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: TWIM_FREQUENCY */</span><span class="preprocessor"></span></div><div class="line"><a name="l12085"></a><span class="lineno">12085</span>&#160;<span class="comment">/* Description: TWI frequency. Accuracy depends on the HFCLK source selected. */</span></div><div class="line"><a name="l12086"></a><span class="lineno">12086</span>&#160;</div><div class="line"><a name="l12087"></a><span class="lineno">12087</span>&#160;<span class="comment">/* Bits 31..0 : TWI master clock frequency */</span></div><div class="line"><a name="l12088"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abad96831cf2fb82ea38bcaee1a45150d">12088</a></span>&#160;<span class="preprocessor">#define TWIM_FREQUENCY_FREQUENCY_Pos (0UL) </span></div><div class="line"><a name="l12089"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0a5e7c88eb97410baea3656c77643928">12089</a></span>&#160;<span class="preprocessor">#define TWIM_FREQUENCY_FREQUENCY_Msk (0xFFFFFFFFUL &lt;&lt; TWIM_FREQUENCY_FREQUENCY_Pos) </span></div><div class="line"><a name="l12090"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af65ef876f2e007ebd1dcb054a9cc324c">12090</a></span>&#160;<span class="preprocessor">#define TWIM_FREQUENCY_FREQUENCY_K100 (0x01980000UL) </span></div><div class="line"><a name="l12091"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a17ff6bbd069003aee2340ef4f3430072">12091</a></span>&#160;<span class="preprocessor">#define TWIM_FREQUENCY_FREQUENCY_K250 (0x04000000UL) </span></div><div class="line"><a name="l12092"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab05f8b9ec04cb346e6ed6303e7c2ac3a">12092</a></span>&#160;<span class="preprocessor">#define TWIM_FREQUENCY_FREQUENCY_K400 (0x06400000UL) </span></div><div class="line"><a name="l12094"></a><span class="lineno">12094</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: TWIM_RXD_PTR */</span><span class="preprocessor"></span></div><div class="line"><a name="l12095"></a><span class="lineno">12095</span>&#160;<span class="comment">/* Description: Data pointer */</span></div><div class="line"><a name="l12096"></a><span class="lineno">12096</span>&#160;</div><div class="line"><a name="l12097"></a><span class="lineno">12097</span>&#160;<span class="comment">/* Bits 31..0 : Data pointer */</span></div><div class="line"><a name="l12098"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acedb5b08c3e9919fb8ab819033697faa">12098</a></span>&#160;<span class="preprocessor">#define TWIM_RXD_PTR_PTR_Pos (0UL) </span></div><div class="line"><a name="l12099"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8fb089a5f72c8fa4a8fc2cf29c59df9a">12099</a></span>&#160;<span class="preprocessor">#define TWIM_RXD_PTR_PTR_Msk (0xFFFFFFFFUL &lt;&lt; TWIM_RXD_PTR_PTR_Pos) </span></div><div class="line"><a name="l12101"></a><span class="lineno">12101</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: TWIM_RXD_MAXCNT */</span><span class="preprocessor"></span></div><div class="line"><a name="l12102"></a><span class="lineno">12102</span>&#160;<span class="comment">/* Description: Maximum number of bytes in receive buffer */</span></div><div class="line"><a name="l12103"></a><span class="lineno">12103</span>&#160;</div><div class="line"><a name="l12104"></a><span class="lineno">12104</span>&#160;<span class="comment">/* Bits 7..0 : Maximum number of bytes in receive buffer */</span></div><div class="line"><a name="l12105"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a043042c2053ebdc3df315aa26d5a9cb2">12105</a></span>&#160;<span class="preprocessor">#define TWIM_RXD_MAXCNT_MAXCNT_Pos (0UL) </span></div><div class="line"><a name="l12106"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a754a001cbfaee0f438a57363fa8765b5">12106</a></span>&#160;<span class="preprocessor">#define TWIM_RXD_MAXCNT_MAXCNT_Msk (0xFFUL &lt;&lt; TWIM_RXD_MAXCNT_MAXCNT_Pos) </span></div><div class="line"><a name="l12108"></a><span class="lineno">12108</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: TWIM_RXD_AMOUNT */</span><span class="preprocessor"></span></div><div class="line"><a name="l12109"></a><span class="lineno">12109</span>&#160;<span class="comment">/* Description: Number of bytes transferred in the last transaction */</span></div><div class="line"><a name="l12110"></a><span class="lineno">12110</span>&#160;</div><div class="line"><a name="l12111"></a><span class="lineno">12111</span>&#160;<span class="comment">/* Bits 7..0 : Number of bytes transferred in the last transaction. In case of NACK error, includes the NACK&#39;ed byte. */</span></div><div class="line"><a name="l12112"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a939cd93353eca33bbf0cb08326643d39">12112</a></span>&#160;<span class="preprocessor">#define TWIM_RXD_AMOUNT_AMOUNT_Pos (0UL) </span></div><div class="line"><a name="l12113"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a689b11fc14f25fde59f46d5f549b4e63">12113</a></span>&#160;<span class="preprocessor">#define TWIM_RXD_AMOUNT_AMOUNT_Msk (0xFFUL &lt;&lt; TWIM_RXD_AMOUNT_AMOUNT_Pos) </span></div><div class="line"><a name="l12115"></a><span class="lineno">12115</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: TWIM_RXD_LIST */</span><span class="preprocessor"></span></div><div class="line"><a name="l12116"></a><span class="lineno">12116</span>&#160;<span class="comment">/* Description: EasyDMA list type */</span></div><div class="line"><a name="l12117"></a><span class="lineno">12117</span>&#160;</div><div class="line"><a name="l12118"></a><span class="lineno">12118</span>&#160;<span class="comment">/* Bits 2..0 : List type */</span></div><div class="line"><a name="l12119"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac9c0db54a504f9d46701a102df5c4875">12119</a></span>&#160;<span class="preprocessor">#define TWIM_RXD_LIST_LIST_Pos (0UL) </span></div><div class="line"><a name="l12120"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abcf09434d72c41f96a8aa32e82430d31">12120</a></span>&#160;<span class="preprocessor">#define TWIM_RXD_LIST_LIST_Msk (0x7UL &lt;&lt; TWIM_RXD_LIST_LIST_Pos) </span></div><div class="line"><a name="l12121"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a59c8d21348b3d0faa179bf5b32a2b0f4">12121</a></span>&#160;<span class="preprocessor">#define TWIM_RXD_LIST_LIST_Disabled (0UL) </span></div><div class="line"><a name="l12122"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a493fb4be9fb35320f009f2e2d23181ed">12122</a></span>&#160;<span class="preprocessor">#define TWIM_RXD_LIST_LIST_ArrayList (1UL) </span></div><div class="line"><a name="l12124"></a><span class="lineno">12124</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: TWIM_TXD_PTR */</span><span class="preprocessor"></span></div><div class="line"><a name="l12125"></a><span class="lineno">12125</span>&#160;<span class="comment">/* Description: Data pointer */</span></div><div class="line"><a name="l12126"></a><span class="lineno">12126</span>&#160;</div><div class="line"><a name="l12127"></a><span class="lineno">12127</span>&#160;<span class="comment">/* Bits 31..0 : Data pointer */</span></div><div class="line"><a name="l12128"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af801d86cb425a4c1d1b8e12228be3b59">12128</a></span>&#160;<span class="preprocessor">#define TWIM_TXD_PTR_PTR_Pos (0UL) </span></div><div class="line"><a name="l12129"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1d1b4d2e535e2e03d2b54be765ab9997">12129</a></span>&#160;<span class="preprocessor">#define TWIM_TXD_PTR_PTR_Msk (0xFFFFFFFFUL &lt;&lt; TWIM_TXD_PTR_PTR_Pos) </span></div><div class="line"><a name="l12131"></a><span class="lineno">12131</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: TWIM_TXD_MAXCNT */</span><span class="preprocessor"></span></div><div class="line"><a name="l12132"></a><span class="lineno">12132</span>&#160;<span class="comment">/* Description: Maximum number of bytes in transmit buffer */</span></div><div class="line"><a name="l12133"></a><span class="lineno">12133</span>&#160;</div><div class="line"><a name="l12134"></a><span class="lineno">12134</span>&#160;<span class="comment">/* Bits 7..0 : Maximum number of bytes in transmit buffer */</span></div><div class="line"><a name="l12135"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9f4930ef5c03c0b482343b24c8f92239">12135</a></span>&#160;<span class="preprocessor">#define TWIM_TXD_MAXCNT_MAXCNT_Pos (0UL) </span></div><div class="line"><a name="l12136"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a404b8f257dea26e4bce91c4da67288c8">12136</a></span>&#160;<span class="preprocessor">#define TWIM_TXD_MAXCNT_MAXCNT_Msk (0xFFUL &lt;&lt; TWIM_TXD_MAXCNT_MAXCNT_Pos) </span></div><div class="line"><a name="l12138"></a><span class="lineno">12138</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: TWIM_TXD_AMOUNT */</span><span class="preprocessor"></span></div><div class="line"><a name="l12139"></a><span class="lineno">12139</span>&#160;<span class="comment">/* Description: Number of bytes transferred in the last transaction */</span></div><div class="line"><a name="l12140"></a><span class="lineno">12140</span>&#160;</div><div class="line"><a name="l12141"></a><span class="lineno">12141</span>&#160;<span class="comment">/* Bits 7..0 : Number of bytes transferred in the last transaction. In case of NACK error, includes the NACK&#39;ed byte. */</span></div><div class="line"><a name="l12142"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8e1b2990aaf6a594c3c5d4cbfb8bcdaf">12142</a></span>&#160;<span class="preprocessor">#define TWIM_TXD_AMOUNT_AMOUNT_Pos (0UL) </span></div><div class="line"><a name="l12143"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2c50b04266336d8c98d5600f2113b64a">12143</a></span>&#160;<span class="preprocessor">#define TWIM_TXD_AMOUNT_AMOUNT_Msk (0xFFUL &lt;&lt; TWIM_TXD_AMOUNT_AMOUNT_Pos) </span></div><div class="line"><a name="l12145"></a><span class="lineno">12145</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: TWIM_TXD_LIST */</span><span class="preprocessor"></span></div><div class="line"><a name="l12146"></a><span class="lineno">12146</span>&#160;<span class="comment">/* Description: EasyDMA list type */</span></div><div class="line"><a name="l12147"></a><span class="lineno">12147</span>&#160;</div><div class="line"><a name="l12148"></a><span class="lineno">12148</span>&#160;<span class="comment">/* Bits 2..0 : List type */</span></div><div class="line"><a name="l12149"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afc105dca6d211da3fe5fcb6125cc0a68">12149</a></span>&#160;<span class="preprocessor">#define TWIM_TXD_LIST_LIST_Pos (0UL) </span></div><div class="line"><a name="l12150"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ade1a28ac085b42f2f7d2870cef8d2004">12150</a></span>&#160;<span class="preprocessor">#define TWIM_TXD_LIST_LIST_Msk (0x7UL &lt;&lt; TWIM_TXD_LIST_LIST_Pos) </span></div><div class="line"><a name="l12151"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afa68ed1815513811dc03cccc80e52504">12151</a></span>&#160;<span class="preprocessor">#define TWIM_TXD_LIST_LIST_Disabled (0UL) </span></div><div class="line"><a name="l12152"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a987cfe327f8f94d182bcda72fbae12db">12152</a></span>&#160;<span class="preprocessor">#define TWIM_TXD_LIST_LIST_ArrayList (1UL) </span></div><div class="line"><a name="l12154"></a><span class="lineno">12154</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: TWIM_ADDRESS */</span><span class="preprocessor"></span></div><div class="line"><a name="l12155"></a><span class="lineno">12155</span>&#160;<span class="comment">/* Description: Address used in the TWI transfer */</span></div><div class="line"><a name="l12156"></a><span class="lineno">12156</span>&#160;</div><div class="line"><a name="l12157"></a><span class="lineno">12157</span>&#160;<span class="comment">/* Bits 6..0 : Address used in the TWI transfer */</span></div><div class="line"><a name="l12158"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a50e0bb57b9b17fd472a69dbc9d1b2aa0">12158</a></span>&#160;<span class="preprocessor">#define TWIM_ADDRESS_ADDRESS_Pos (0UL) </span></div><div class="line"><a name="l12159"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af1909111da32401c461b4b7a59fdb9f5">12159</a></span>&#160;<span class="preprocessor">#define TWIM_ADDRESS_ADDRESS_Msk (0x7FUL &lt;&lt; TWIM_ADDRESS_ADDRESS_Pos) </span></div><div class="line"><a name="l12162"></a><span class="lineno">12162</span>&#160;<span class="preprocessor"></span><span class="comment">/* Peripheral: TWIS */</span><span class="preprocessor"></span></div><div class="line"><a name="l12163"></a><span class="lineno">12163</span>&#160;<span class="comment">/* Description: I2C compatible Two-Wire Slave Interface with EasyDMA 0 */</span></div><div class="line"><a name="l12164"></a><span class="lineno">12164</span>&#160;</div><div class="line"><a name="l12165"></a><span class="lineno">12165</span>&#160;<span class="comment">/* Register: TWIS_SHORTS */</span></div><div class="line"><a name="l12166"></a><span class="lineno">12166</span>&#160;<span class="comment">/* Description: Shortcut register */</span></div><div class="line"><a name="l12167"></a><span class="lineno">12167</span>&#160;</div><div class="line"><a name="l12168"></a><span class="lineno">12168</span>&#160;<span class="comment">/* Bit 14 : Shortcut between READ event and SUSPEND task */</span></div><div class="line"><a name="l12169"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a90150036d3a00d01eef129787248dd61">12169</a></span>&#160;<span class="preprocessor">#define TWIS_SHORTS_READ_SUSPEND_Pos (14UL) </span></div><div class="line"><a name="l12170"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acaffed6db9c19f2cf12a4c01fd9b0363">12170</a></span>&#160;<span class="preprocessor">#define TWIS_SHORTS_READ_SUSPEND_Msk (0x1UL &lt;&lt; TWIS_SHORTS_READ_SUSPEND_Pos) </span></div><div class="line"><a name="l12171"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a99607f4435b4cc5ab5ce454a5c0a2f47">12171</a></span>&#160;<span class="preprocessor">#define TWIS_SHORTS_READ_SUSPEND_Disabled (0UL) </span></div><div class="line"><a name="l12172"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a86675395091fd27d985f5b7e248e0623">12172</a></span>&#160;<span class="preprocessor">#define TWIS_SHORTS_READ_SUSPEND_Enabled (1UL) </span></div><div class="line"><a name="l12174"></a><span class="lineno">12174</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 13 : Shortcut between WRITE event and SUSPEND task */</span><span class="preprocessor"></span></div><div class="line"><a name="l12175"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2fe27ac53c429c6d5ce45d4e3664927b">12175</a></span>&#160;<span class="preprocessor">#define TWIS_SHORTS_WRITE_SUSPEND_Pos (13UL) </span></div><div class="line"><a name="l12176"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab8197ea153185f283ec4df6fc3894820">12176</a></span>&#160;<span class="preprocessor">#define TWIS_SHORTS_WRITE_SUSPEND_Msk (0x1UL &lt;&lt; TWIS_SHORTS_WRITE_SUSPEND_Pos) </span></div><div class="line"><a name="l12177"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7d38b9658959aa71e1f1a83df2166dbc">12177</a></span>&#160;<span class="preprocessor">#define TWIS_SHORTS_WRITE_SUSPEND_Disabled (0UL) </span></div><div class="line"><a name="l12178"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a62fccc8e9f8ce96830a1d78b05fa2327">12178</a></span>&#160;<span class="preprocessor">#define TWIS_SHORTS_WRITE_SUSPEND_Enabled (1UL) </span></div><div class="line"><a name="l12180"></a><span class="lineno">12180</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: TWIS_INTEN */</span><span class="preprocessor"></span></div><div class="line"><a name="l12181"></a><span class="lineno">12181</span>&#160;<span class="comment">/* Description: Enable or disable interrupt */</span></div><div class="line"><a name="l12182"></a><span class="lineno">12182</span>&#160;</div><div class="line"><a name="l12183"></a><span class="lineno">12183</span>&#160;<span class="comment">/* Bit 26 : Enable or disable interrupt for READ event */</span></div><div class="line"><a name="l12184"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aae04bf5e4afafbc17927019c87b6019b">12184</a></span>&#160;<span class="preprocessor">#define TWIS_INTEN_READ_Pos (26UL) </span></div><div class="line"><a name="l12185"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a53a2557278f14abfea4a1efc2eb73d94">12185</a></span>&#160;<span class="preprocessor">#define TWIS_INTEN_READ_Msk (0x1UL &lt;&lt; TWIS_INTEN_READ_Pos) </span></div><div class="line"><a name="l12186"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a14cb651fc7e91329b10c51bf264212c7">12186</a></span>&#160;<span class="preprocessor">#define TWIS_INTEN_READ_Disabled (0UL) </span></div><div class="line"><a name="l12187"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ada689a4fc69cc6aeb496452c11d89444">12187</a></span>&#160;<span class="preprocessor">#define TWIS_INTEN_READ_Enabled (1UL) </span></div><div class="line"><a name="l12189"></a><span class="lineno">12189</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 25 : Enable or disable interrupt for WRITE event */</span><span class="preprocessor"></span></div><div class="line"><a name="l12190"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acdd8ebe3811ad222ce40c72c5d11a4bb">12190</a></span>&#160;<span class="preprocessor">#define TWIS_INTEN_WRITE_Pos (25UL) </span></div><div class="line"><a name="l12191"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa438eefb5f4ae1e6be5b71641d4d89c4">12191</a></span>&#160;<span class="preprocessor">#define TWIS_INTEN_WRITE_Msk (0x1UL &lt;&lt; TWIS_INTEN_WRITE_Pos) </span></div><div class="line"><a name="l12192"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af17fc2c27dd7de8a592da6b66d45c518">12192</a></span>&#160;<span class="preprocessor">#define TWIS_INTEN_WRITE_Disabled (0UL) </span></div><div class="line"><a name="l12193"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a98287ab281f87406a097501ec5d1e979">12193</a></span>&#160;<span class="preprocessor">#define TWIS_INTEN_WRITE_Enabled (1UL) </span></div><div class="line"><a name="l12195"></a><span class="lineno">12195</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 20 : Enable or disable interrupt for TXSTARTED event */</span><span class="preprocessor"></span></div><div class="line"><a name="l12196"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af04fe2ef89c2f042d95d9b838b382748">12196</a></span>&#160;<span class="preprocessor">#define TWIS_INTEN_TXSTARTED_Pos (20UL) </span></div><div class="line"><a name="l12197"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa1331e3d7bfdc6a85031619f421f4b35">12197</a></span>&#160;<span class="preprocessor">#define TWIS_INTEN_TXSTARTED_Msk (0x1UL &lt;&lt; TWIS_INTEN_TXSTARTED_Pos) </span></div><div class="line"><a name="l12198"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a08a7bdfd3668d13462df81eb18b94b55">12198</a></span>&#160;<span class="preprocessor">#define TWIS_INTEN_TXSTARTED_Disabled (0UL) </span></div><div class="line"><a name="l12199"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abb676fd075557eb1308d3b3bd4ac2653">12199</a></span>&#160;<span class="preprocessor">#define TWIS_INTEN_TXSTARTED_Enabled (1UL) </span></div><div class="line"><a name="l12201"></a><span class="lineno">12201</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 19 : Enable or disable interrupt for RXSTARTED event */</span><span class="preprocessor"></span></div><div class="line"><a name="l12202"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aaa3f8749c93cb561bb1a74f401eae895">12202</a></span>&#160;<span class="preprocessor">#define TWIS_INTEN_RXSTARTED_Pos (19UL) </span></div><div class="line"><a name="l12203"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afb5ad3707cdf18c49a279adbd6097221">12203</a></span>&#160;<span class="preprocessor">#define TWIS_INTEN_RXSTARTED_Msk (0x1UL &lt;&lt; TWIS_INTEN_RXSTARTED_Pos) </span></div><div class="line"><a name="l12204"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8342f3b2c8a6e6645342a82f99980153">12204</a></span>&#160;<span class="preprocessor">#define TWIS_INTEN_RXSTARTED_Disabled (0UL) </span></div><div class="line"><a name="l12205"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a24383e0323b78553af646c95d5be6dad">12205</a></span>&#160;<span class="preprocessor">#define TWIS_INTEN_RXSTARTED_Enabled (1UL) </span></div><div class="line"><a name="l12207"></a><span class="lineno">12207</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 9 : Enable or disable interrupt for ERROR event */</span><span class="preprocessor"></span></div><div class="line"><a name="l12208"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a572fbe99ae55e382095234d8e284529f">12208</a></span>&#160;<span class="preprocessor">#define TWIS_INTEN_ERROR_Pos (9UL) </span></div><div class="line"><a name="l12209"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9586158681494cc43696a08fc880bb78">12209</a></span>&#160;<span class="preprocessor">#define TWIS_INTEN_ERROR_Msk (0x1UL &lt;&lt; TWIS_INTEN_ERROR_Pos) </span></div><div class="line"><a name="l12210"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af6e69fbd9713dfa7b792e61490c24000">12210</a></span>&#160;<span class="preprocessor">#define TWIS_INTEN_ERROR_Disabled (0UL) </span></div><div class="line"><a name="l12211"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab69e965e892a2b3a7708da8a7333e8e5">12211</a></span>&#160;<span class="preprocessor">#define TWIS_INTEN_ERROR_Enabled (1UL) </span></div><div class="line"><a name="l12213"></a><span class="lineno">12213</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Enable or disable interrupt for STOPPED event */</span><span class="preprocessor"></span></div><div class="line"><a name="l12214"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a283554470f6d50935b5552c0c3133f61">12214</a></span>&#160;<span class="preprocessor">#define TWIS_INTEN_STOPPED_Pos (1UL) </span></div><div class="line"><a name="l12215"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a62fd574126da3f094f01b1a0d0533838">12215</a></span>&#160;<span class="preprocessor">#define TWIS_INTEN_STOPPED_Msk (0x1UL &lt;&lt; TWIS_INTEN_STOPPED_Pos) </span></div><div class="line"><a name="l12216"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa53a5f956e1ce892ac9d709e8870df69">12216</a></span>&#160;<span class="preprocessor">#define TWIS_INTEN_STOPPED_Disabled (0UL) </span></div><div class="line"><a name="l12217"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a688e6aaf8b38ba4b601b93b7d81a3d89">12217</a></span>&#160;<span class="preprocessor">#define TWIS_INTEN_STOPPED_Enabled (1UL) </span></div><div class="line"><a name="l12219"></a><span class="lineno">12219</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: TWIS_INTENSET */</span><span class="preprocessor"></span></div><div class="line"><a name="l12220"></a><span class="lineno">12220</span>&#160;<span class="comment">/* Description: Enable interrupt */</span></div><div class="line"><a name="l12221"></a><span class="lineno">12221</span>&#160;</div><div class="line"><a name="l12222"></a><span class="lineno">12222</span>&#160;<span class="comment">/* Bit 26 : Write &#39;1&#39; to Enable interrupt for READ event */</span></div><div class="line"><a name="l12223"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a226a5de0640062fb73e1633f4e344cf7">12223</a></span>&#160;<span class="preprocessor">#define TWIS_INTENSET_READ_Pos (26UL) </span></div><div class="line"><a name="l12224"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab03421f42541e082a8f8f2f69b6b6981">12224</a></span>&#160;<span class="preprocessor">#define TWIS_INTENSET_READ_Msk (0x1UL &lt;&lt; TWIS_INTENSET_READ_Pos) </span></div><div class="line"><a name="l12225"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a915a06384d1bf389bf446b19f66fbd38">12225</a></span>&#160;<span class="preprocessor">#define TWIS_INTENSET_READ_Disabled (0UL) </span></div><div class="line"><a name="l12226"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a550e9aa5c24cab0bae305891b9dabfd3">12226</a></span>&#160;<span class="preprocessor">#define TWIS_INTENSET_READ_Enabled (1UL) </span></div><div class="line"><a name="l12227"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa95fd0b8970b20eff6237174586b7221">12227</a></span>&#160;<span class="preprocessor">#define TWIS_INTENSET_READ_Set (1UL) </span></div><div class="line"><a name="l12229"></a><span class="lineno">12229</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 25 : Write &#39;1&#39; to Enable interrupt for WRITE event */</span><span class="preprocessor"></span></div><div class="line"><a name="l12230"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa1d87ac4676a715b8f4a83bfffdf00e6">12230</a></span>&#160;<span class="preprocessor">#define TWIS_INTENSET_WRITE_Pos (25UL) </span></div><div class="line"><a name="l12231"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aeca84a5ced20e304f858d6e83b70fcc9">12231</a></span>&#160;<span class="preprocessor">#define TWIS_INTENSET_WRITE_Msk (0x1UL &lt;&lt; TWIS_INTENSET_WRITE_Pos) </span></div><div class="line"><a name="l12232"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a537af73fb40de5b1dea7a4af0e999fd0">12232</a></span>&#160;<span class="preprocessor">#define TWIS_INTENSET_WRITE_Disabled (0UL) </span></div><div class="line"><a name="l12233"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a84f2aa77cb6a14d5b77ee5ac3e407e47">12233</a></span>&#160;<span class="preprocessor">#define TWIS_INTENSET_WRITE_Enabled (1UL) </span></div><div class="line"><a name="l12234"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1585af6f185a56f4c6237858b1e2c09a">12234</a></span>&#160;<span class="preprocessor">#define TWIS_INTENSET_WRITE_Set (1UL) </span></div><div class="line"><a name="l12236"></a><span class="lineno">12236</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 20 : Write &#39;1&#39; to Enable interrupt for TXSTARTED event */</span><span class="preprocessor"></span></div><div class="line"><a name="l12237"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0d63f7ebe91679610bda57cd477c9a1a">12237</a></span>&#160;<span class="preprocessor">#define TWIS_INTENSET_TXSTARTED_Pos (20UL) </span></div><div class="line"><a name="l12238"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4639f81424128a39d7eb299066d95c5f">12238</a></span>&#160;<span class="preprocessor">#define TWIS_INTENSET_TXSTARTED_Msk (0x1UL &lt;&lt; TWIS_INTENSET_TXSTARTED_Pos) </span></div><div class="line"><a name="l12239"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9b7f793c5a0ab49fa490cf2c79eebe8a">12239</a></span>&#160;<span class="preprocessor">#define TWIS_INTENSET_TXSTARTED_Disabled (0UL) </span></div><div class="line"><a name="l12240"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a95aaabda7e27afab9bb6a7dd1fc6301b">12240</a></span>&#160;<span class="preprocessor">#define TWIS_INTENSET_TXSTARTED_Enabled (1UL) </span></div><div class="line"><a name="l12241"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6429d6362a340c8f9eb9be071100fa77">12241</a></span>&#160;<span class="preprocessor">#define TWIS_INTENSET_TXSTARTED_Set (1UL) </span></div><div class="line"><a name="l12243"></a><span class="lineno">12243</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 19 : Write &#39;1&#39; to Enable interrupt for RXSTARTED event */</span><span class="preprocessor"></span></div><div class="line"><a name="l12244"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a965c89e17c90370f7df15b7935299514">12244</a></span>&#160;<span class="preprocessor">#define TWIS_INTENSET_RXSTARTED_Pos (19UL) </span></div><div class="line"><a name="l12245"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa44c6bc9d877d8b5fb4ede618aa70811">12245</a></span>&#160;<span class="preprocessor">#define TWIS_INTENSET_RXSTARTED_Msk (0x1UL &lt;&lt; TWIS_INTENSET_RXSTARTED_Pos) </span></div><div class="line"><a name="l12246"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abf6124fd2fecfef49613f0dcb5de94f7">12246</a></span>&#160;<span class="preprocessor">#define TWIS_INTENSET_RXSTARTED_Disabled (0UL) </span></div><div class="line"><a name="l12247"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7770b73d2fd9c5ee4451900e8d99e390">12247</a></span>&#160;<span class="preprocessor">#define TWIS_INTENSET_RXSTARTED_Enabled (1UL) </span></div><div class="line"><a name="l12248"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adc37f98860df20285fdd9c655293d762">12248</a></span>&#160;<span class="preprocessor">#define TWIS_INTENSET_RXSTARTED_Set (1UL) </span></div><div class="line"><a name="l12250"></a><span class="lineno">12250</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 9 : Write &#39;1&#39; to Enable interrupt for ERROR event */</span><span class="preprocessor"></span></div><div class="line"><a name="l12251"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5a5f6e1904d5b704f8fad8e989742bc6">12251</a></span>&#160;<span class="preprocessor">#define TWIS_INTENSET_ERROR_Pos (9UL) </span></div><div class="line"><a name="l12252"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a906675967cf7aae6167a75b916a0aef5">12252</a></span>&#160;<span class="preprocessor">#define TWIS_INTENSET_ERROR_Msk (0x1UL &lt;&lt; TWIS_INTENSET_ERROR_Pos) </span></div><div class="line"><a name="l12253"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1d075527bea86ff0afea0b2132282269">12253</a></span>&#160;<span class="preprocessor">#define TWIS_INTENSET_ERROR_Disabled (0UL) </span></div><div class="line"><a name="l12254"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a66ad8f599253cd1a6ab907cf671ac9a7">12254</a></span>&#160;<span class="preprocessor">#define TWIS_INTENSET_ERROR_Enabled (1UL) </span></div><div class="line"><a name="l12255"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1a02c05974208e343b17eaafb9b71607">12255</a></span>&#160;<span class="preprocessor">#define TWIS_INTENSET_ERROR_Set (1UL) </span></div><div class="line"><a name="l12257"></a><span class="lineno">12257</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Write &#39;1&#39; to Enable interrupt for STOPPED event */</span><span class="preprocessor"></span></div><div class="line"><a name="l12258"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a188aad710886ed8a852fc65f34d5387c">12258</a></span>&#160;<span class="preprocessor">#define TWIS_INTENSET_STOPPED_Pos (1UL) </span></div><div class="line"><a name="l12259"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aaeef10748e738a11ae067d8cc022e82c">12259</a></span>&#160;<span class="preprocessor">#define TWIS_INTENSET_STOPPED_Msk (0x1UL &lt;&lt; TWIS_INTENSET_STOPPED_Pos) </span></div><div class="line"><a name="l12260"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abd2d26b1c17dcbee0c1b81e54f8026c4">12260</a></span>&#160;<span class="preprocessor">#define TWIS_INTENSET_STOPPED_Disabled (0UL) </span></div><div class="line"><a name="l12261"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a886a4c8325d3caa6adae76966e5fb231">12261</a></span>&#160;<span class="preprocessor">#define TWIS_INTENSET_STOPPED_Enabled (1UL) </span></div><div class="line"><a name="l12262"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adf5ad42e27958371a5448ec820fd7f12">12262</a></span>&#160;<span class="preprocessor">#define TWIS_INTENSET_STOPPED_Set (1UL) </span></div><div class="line"><a name="l12264"></a><span class="lineno">12264</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: TWIS_INTENCLR */</span><span class="preprocessor"></span></div><div class="line"><a name="l12265"></a><span class="lineno">12265</span>&#160;<span class="comment">/* Description: Disable interrupt */</span></div><div class="line"><a name="l12266"></a><span class="lineno">12266</span>&#160;</div><div class="line"><a name="l12267"></a><span class="lineno">12267</span>&#160;<span class="comment">/* Bit 26 : Write &#39;1&#39; to Disable interrupt for READ event */</span></div><div class="line"><a name="l12268"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9ddc059a48fef34f3e6c360bf2f2f965">12268</a></span>&#160;<span class="preprocessor">#define TWIS_INTENCLR_READ_Pos (26UL) </span></div><div class="line"><a name="l12269"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a564145f1f2f10f4827f13cc5ddc3ed91">12269</a></span>&#160;<span class="preprocessor">#define TWIS_INTENCLR_READ_Msk (0x1UL &lt;&lt; TWIS_INTENCLR_READ_Pos) </span></div><div class="line"><a name="l12270"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acf1704dd47436c70d66ca812eff67770">12270</a></span>&#160;<span class="preprocessor">#define TWIS_INTENCLR_READ_Disabled (0UL) </span></div><div class="line"><a name="l12271"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acd337a90b06166e79e921121dcd5d759">12271</a></span>&#160;<span class="preprocessor">#define TWIS_INTENCLR_READ_Enabled (1UL) </span></div><div class="line"><a name="l12272"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a362a0d4095a498152a9570e4f5c4576d">12272</a></span>&#160;<span class="preprocessor">#define TWIS_INTENCLR_READ_Clear (1UL) </span></div><div class="line"><a name="l12274"></a><span class="lineno">12274</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 25 : Write &#39;1&#39; to Disable interrupt for WRITE event */</span><span class="preprocessor"></span></div><div class="line"><a name="l12275"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad5e19ed59b3f80b67bd60dbb5b160ede">12275</a></span>&#160;<span class="preprocessor">#define TWIS_INTENCLR_WRITE_Pos (25UL) </span></div><div class="line"><a name="l12276"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac8268c0686b87171ac35d5421d587dc8">12276</a></span>&#160;<span class="preprocessor">#define TWIS_INTENCLR_WRITE_Msk (0x1UL &lt;&lt; TWIS_INTENCLR_WRITE_Pos) </span></div><div class="line"><a name="l12277"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a100927c986d6a125e366840b6f384ff0">12277</a></span>&#160;<span class="preprocessor">#define TWIS_INTENCLR_WRITE_Disabled (0UL) </span></div><div class="line"><a name="l12278"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac178f55eafd1fe6cf302d66370a3cc0a">12278</a></span>&#160;<span class="preprocessor">#define TWIS_INTENCLR_WRITE_Enabled (1UL) </span></div><div class="line"><a name="l12279"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae922abd3be9caa7378a62be9f6450bd8">12279</a></span>&#160;<span class="preprocessor">#define TWIS_INTENCLR_WRITE_Clear (1UL) </span></div><div class="line"><a name="l12281"></a><span class="lineno">12281</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 20 : Write &#39;1&#39; to Disable interrupt for TXSTARTED event */</span><span class="preprocessor"></span></div><div class="line"><a name="l12282"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0875f06bf8df20f3ac49f84d7d364c0e">12282</a></span>&#160;<span class="preprocessor">#define TWIS_INTENCLR_TXSTARTED_Pos (20UL) </span></div><div class="line"><a name="l12283"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a368cb92b85878f5b22e3df09fa15ddef">12283</a></span>&#160;<span class="preprocessor">#define TWIS_INTENCLR_TXSTARTED_Msk (0x1UL &lt;&lt; TWIS_INTENCLR_TXSTARTED_Pos) </span></div><div class="line"><a name="l12284"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad1a9e577b02d1a911ad5d9d9656ee5d0">12284</a></span>&#160;<span class="preprocessor">#define TWIS_INTENCLR_TXSTARTED_Disabled (0UL) </span></div><div class="line"><a name="l12285"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad2d4ac3c29e4e109b290db925750c955">12285</a></span>&#160;<span class="preprocessor">#define TWIS_INTENCLR_TXSTARTED_Enabled (1UL) </span></div><div class="line"><a name="l12286"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab5a43a30efb9dad0d0081d45df8b730a">12286</a></span>&#160;<span class="preprocessor">#define TWIS_INTENCLR_TXSTARTED_Clear (1UL) </span></div><div class="line"><a name="l12288"></a><span class="lineno">12288</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 19 : Write &#39;1&#39; to Disable interrupt for RXSTARTED event */</span><span class="preprocessor"></span></div><div class="line"><a name="l12289"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abcea9700b8facf03cbad23adbc4ba780">12289</a></span>&#160;<span class="preprocessor">#define TWIS_INTENCLR_RXSTARTED_Pos (19UL) </span></div><div class="line"><a name="l12290"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a35cb32cca29ea476344528602cf95976">12290</a></span>&#160;<span class="preprocessor">#define TWIS_INTENCLR_RXSTARTED_Msk (0x1UL &lt;&lt; TWIS_INTENCLR_RXSTARTED_Pos) </span></div><div class="line"><a name="l12291"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a20a7e61013e430df84c5d9e4fab97053">12291</a></span>&#160;<span class="preprocessor">#define TWIS_INTENCLR_RXSTARTED_Disabled (0UL) </span></div><div class="line"><a name="l12292"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a10de3e3ae715b1335007f7854a89d6be">12292</a></span>&#160;<span class="preprocessor">#define TWIS_INTENCLR_RXSTARTED_Enabled (1UL) </span></div><div class="line"><a name="l12293"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a292d4a1f0ee730384e4ae19f54053668">12293</a></span>&#160;<span class="preprocessor">#define TWIS_INTENCLR_RXSTARTED_Clear (1UL) </span></div><div class="line"><a name="l12295"></a><span class="lineno">12295</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 9 : Write &#39;1&#39; to Disable interrupt for ERROR event */</span><span class="preprocessor"></span></div><div class="line"><a name="l12296"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3e85418eda6087afe686c24ec87a8a8d">12296</a></span>&#160;<span class="preprocessor">#define TWIS_INTENCLR_ERROR_Pos (9UL) </span></div><div class="line"><a name="l12297"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a131190ed165bd870c5014b12798b7157">12297</a></span>&#160;<span class="preprocessor">#define TWIS_INTENCLR_ERROR_Msk (0x1UL &lt;&lt; TWIS_INTENCLR_ERROR_Pos) </span></div><div class="line"><a name="l12298"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1ac66f3bb1c105b75739351dd4d596a0">12298</a></span>&#160;<span class="preprocessor">#define TWIS_INTENCLR_ERROR_Disabled (0UL) </span></div><div class="line"><a name="l12299"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4b762570915b09013adf0802b2801379">12299</a></span>&#160;<span class="preprocessor">#define TWIS_INTENCLR_ERROR_Enabled (1UL) </span></div><div class="line"><a name="l12300"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a256baf3bc45e6dd79bfa9a068da9dea5">12300</a></span>&#160;<span class="preprocessor">#define TWIS_INTENCLR_ERROR_Clear (1UL) </span></div><div class="line"><a name="l12302"></a><span class="lineno">12302</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Write &#39;1&#39; to Disable interrupt for STOPPED event */</span><span class="preprocessor"></span></div><div class="line"><a name="l12303"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa10c2b15e976b858a211dcb48d0f927f">12303</a></span>&#160;<span class="preprocessor">#define TWIS_INTENCLR_STOPPED_Pos (1UL) </span></div><div class="line"><a name="l12304"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aec00cbb0d8865abfcbbf1cbc073cf473">12304</a></span>&#160;<span class="preprocessor">#define TWIS_INTENCLR_STOPPED_Msk (0x1UL &lt;&lt; TWIS_INTENCLR_STOPPED_Pos) </span></div><div class="line"><a name="l12305"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac4eb750d1e31e36595002cc6169ef441">12305</a></span>&#160;<span class="preprocessor">#define TWIS_INTENCLR_STOPPED_Disabled (0UL) </span></div><div class="line"><a name="l12306"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aaec0976856de6202b45d07dbb86ed727">12306</a></span>&#160;<span class="preprocessor">#define TWIS_INTENCLR_STOPPED_Enabled (1UL) </span></div><div class="line"><a name="l12307"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6de7acdedfc0ddb4dcafd2d84f8e3b74">12307</a></span>&#160;<span class="preprocessor">#define TWIS_INTENCLR_STOPPED_Clear (1UL) </span></div><div class="line"><a name="l12309"></a><span class="lineno">12309</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: TWIS_ERRORSRC */</span><span class="preprocessor"></span></div><div class="line"><a name="l12310"></a><span class="lineno">12310</span>&#160;<span class="comment">/* Description: Error source */</span></div><div class="line"><a name="l12311"></a><span class="lineno">12311</span>&#160;</div><div class="line"><a name="l12312"></a><span class="lineno">12312</span>&#160;<span class="comment">/* Bit 3 : TX buffer over-read detected, and prevented */</span></div><div class="line"><a name="l12313"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab061e6880d0d7f62f912211f1cd4e727">12313</a></span>&#160;<span class="preprocessor">#define TWIS_ERRORSRC_OVERREAD_Pos (3UL) </span></div><div class="line"><a name="l12314"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6919b0751898b7f3fc6a7ca07755bafe">12314</a></span>&#160;<span class="preprocessor">#define TWIS_ERRORSRC_OVERREAD_Msk (0x1UL &lt;&lt; TWIS_ERRORSRC_OVERREAD_Pos) </span></div><div class="line"><a name="l12315"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a96ebca1fb8857b5a889981e4ba9bc3f1">12315</a></span>&#160;<span class="preprocessor">#define TWIS_ERRORSRC_OVERREAD_NotDetected (0UL) </span></div><div class="line"><a name="l12316"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab093fa691e7c2441c255aef2332861e4">12316</a></span>&#160;<span class="preprocessor">#define TWIS_ERRORSRC_OVERREAD_Detected (1UL) </span></div><div class="line"><a name="l12318"></a><span class="lineno">12318</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : NACK sent after receiving a data byte */</span><span class="preprocessor"></span></div><div class="line"><a name="l12319"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a971a2d3a744950e6ea388bf011f222c7">12319</a></span>&#160;<span class="preprocessor">#define TWIS_ERRORSRC_DNACK_Pos (2UL) </span></div><div class="line"><a name="l12320"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac82a6d2c3f4b67b6619cbbcf6187dac5">12320</a></span>&#160;<span class="preprocessor">#define TWIS_ERRORSRC_DNACK_Msk (0x1UL &lt;&lt; TWIS_ERRORSRC_DNACK_Pos) </span></div><div class="line"><a name="l12321"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a858444b00042c1d701d9b023e4b406c2">12321</a></span>&#160;<span class="preprocessor">#define TWIS_ERRORSRC_DNACK_NotReceived (0UL) </span></div><div class="line"><a name="l12322"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5aa6ae6e2a7aaad99519823221afa4b1">12322</a></span>&#160;<span class="preprocessor">#define TWIS_ERRORSRC_DNACK_Received (1UL) </span></div><div class="line"><a name="l12324"></a><span class="lineno">12324</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : RX buffer overflow detected, and prevented */</span><span class="preprocessor"></span></div><div class="line"><a name="l12325"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adeed5cd75814c96c17824c05f7dd2fe3">12325</a></span>&#160;<span class="preprocessor">#define TWIS_ERRORSRC_OVERFLOW_Pos (0UL) </span></div><div class="line"><a name="l12326"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a170fdc1a9a5bd7fae5963a60a63f3a85">12326</a></span>&#160;<span class="preprocessor">#define TWIS_ERRORSRC_OVERFLOW_Msk (0x1UL &lt;&lt; TWIS_ERRORSRC_OVERFLOW_Pos) </span></div><div class="line"><a name="l12327"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a81b59ae44219fece903345a3a95ffefc">12327</a></span>&#160;<span class="preprocessor">#define TWIS_ERRORSRC_OVERFLOW_NotDetected (0UL) </span></div><div class="line"><a name="l12328"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad5c52ab2b19acff81a229f73b61c8010">12328</a></span>&#160;<span class="preprocessor">#define TWIS_ERRORSRC_OVERFLOW_Detected (1UL) </span></div><div class="line"><a name="l12330"></a><span class="lineno">12330</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: TWIS_MATCH */</span><span class="preprocessor"></span></div><div class="line"><a name="l12331"></a><span class="lineno">12331</span>&#160;<span class="comment">/* Description: Status register indicating which address had a match */</span></div><div class="line"><a name="l12332"></a><span class="lineno">12332</span>&#160;</div><div class="line"><a name="l12333"></a><span class="lineno">12333</span>&#160;<span class="comment">/* Bit 0 : Which of the addresses in {ADDRESS} matched the incoming address */</span></div><div class="line"><a name="l12334"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a356cf2badd76932186370f793fb49592">12334</a></span>&#160;<span class="preprocessor">#define TWIS_MATCH_MATCH_Pos (0UL) </span></div><div class="line"><a name="l12335"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa9b6fe24e6475fe9ddf86ae57e10734f">12335</a></span>&#160;<span class="preprocessor">#define TWIS_MATCH_MATCH_Msk (0x1UL &lt;&lt; TWIS_MATCH_MATCH_Pos) </span></div><div class="line"><a name="l12337"></a><span class="lineno">12337</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: TWIS_ENABLE */</span><span class="preprocessor"></span></div><div class="line"><a name="l12338"></a><span class="lineno">12338</span>&#160;<span class="comment">/* Description: Enable TWIS */</span></div><div class="line"><a name="l12339"></a><span class="lineno">12339</span>&#160;</div><div class="line"><a name="l12340"></a><span class="lineno">12340</span>&#160;<span class="comment">/* Bits 3..0 : Enable or disable TWIS */</span></div><div class="line"><a name="l12341"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af98aef04af7b4bbf348c756cf500437d">12341</a></span>&#160;<span class="preprocessor">#define TWIS_ENABLE_ENABLE_Pos (0UL) </span></div><div class="line"><a name="l12342"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5f292c610dcc8fc3387d1030fb0c3673">12342</a></span>&#160;<span class="preprocessor">#define TWIS_ENABLE_ENABLE_Msk (0xFUL &lt;&lt; TWIS_ENABLE_ENABLE_Pos) </span></div><div class="line"><a name="l12343"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1108a45dbce81e37954bbc1ecec16de2">12343</a></span>&#160;<span class="preprocessor">#define TWIS_ENABLE_ENABLE_Disabled (0UL) </span></div><div class="line"><a name="l12344"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2b8bfa34723bbbbdaea6bcef8c1fce09">12344</a></span>&#160;<span class="preprocessor">#define TWIS_ENABLE_ENABLE_Enabled (9UL) </span></div><div class="line"><a name="l12346"></a><span class="lineno">12346</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: TWIS_PSEL_SCL */</span><span class="preprocessor"></span></div><div class="line"><a name="l12347"></a><span class="lineno">12347</span>&#160;<span class="comment">/* Description: Pin select for SCL signal */</span></div><div class="line"><a name="l12348"></a><span class="lineno">12348</span>&#160;</div><div class="line"><a name="l12349"></a><span class="lineno">12349</span>&#160;<span class="comment">/* Bit 31 : Connection */</span></div><div class="line"><a name="l12350"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5186ee1415219fe5af984873e2d06edb">12350</a></span>&#160;<span class="preprocessor">#define TWIS_PSEL_SCL_CONNECT_Pos (31UL) </span></div><div class="line"><a name="l12351"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae321310858ec7c32958560754afdac2c">12351</a></span>&#160;<span class="preprocessor">#define TWIS_PSEL_SCL_CONNECT_Msk (0x1UL &lt;&lt; TWIS_PSEL_SCL_CONNECT_Pos) </span></div><div class="line"><a name="l12352"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a647e34fd76147225e35b2081db0eeca2">12352</a></span>&#160;<span class="preprocessor">#define TWIS_PSEL_SCL_CONNECT_Connected (0UL) </span></div><div class="line"><a name="l12353"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9b1ab25764f10ef1c63089674b23ae0b">12353</a></span>&#160;<span class="preprocessor">#define TWIS_PSEL_SCL_CONNECT_Disconnected (1UL) </span></div><div class="line"><a name="l12355"></a><span class="lineno">12355</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 6..5 : Port number */</span><span class="preprocessor"></span></div><div class="line"><a name="l12356"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a21fffac8f0179b5d5337529281c6013b">12356</a></span>&#160;<span class="preprocessor">#define TWIS_PSEL_SCL_PORT_Pos (5UL) </span></div><div class="line"><a name="l12357"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0aa900a2f54dabff1ad45305eff8a4f8">12357</a></span>&#160;<span class="preprocessor">#define TWIS_PSEL_SCL_PORT_Msk (0x3UL &lt;&lt; TWIS_PSEL_SCL_PORT_Pos) </span></div><div class="line"><a name="l12359"></a><span class="lineno">12359</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 4..0 : Pin number */</span><span class="preprocessor"></span></div><div class="line"><a name="l12360"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4f351f4780cfb11f5c582da9fd3ae38e">12360</a></span>&#160;<span class="preprocessor">#define TWIS_PSEL_SCL_PIN_Pos (0UL) </span></div><div class="line"><a name="l12361"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a36eda3a02bc479bf1b2fc42a7c0511e2">12361</a></span>&#160;<span class="preprocessor">#define TWIS_PSEL_SCL_PIN_Msk (0x1FUL &lt;&lt; TWIS_PSEL_SCL_PIN_Pos) </span></div><div class="line"><a name="l12363"></a><span class="lineno">12363</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: TWIS_PSEL_SDA */</span><span class="preprocessor"></span></div><div class="line"><a name="l12364"></a><span class="lineno">12364</span>&#160;<span class="comment">/* Description: Pin select for SDA signal */</span></div><div class="line"><a name="l12365"></a><span class="lineno">12365</span>&#160;</div><div class="line"><a name="l12366"></a><span class="lineno">12366</span>&#160;<span class="comment">/* Bit 31 : Connection */</span></div><div class="line"><a name="l12367"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4686d31f36c437179f8a2888d6994e8b">12367</a></span>&#160;<span class="preprocessor">#define TWIS_PSEL_SDA_CONNECT_Pos (31UL) </span></div><div class="line"><a name="l12368"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab8098388c045dcd4c5121eca4b593a02">12368</a></span>&#160;<span class="preprocessor">#define TWIS_PSEL_SDA_CONNECT_Msk (0x1UL &lt;&lt; TWIS_PSEL_SDA_CONNECT_Pos) </span></div><div class="line"><a name="l12369"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a567bebf7f03db1100c0c40b88160db6d">12369</a></span>&#160;<span class="preprocessor">#define TWIS_PSEL_SDA_CONNECT_Connected (0UL) </span></div><div class="line"><a name="l12370"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5b689df5171d79d0679348c9426aad8c">12370</a></span>&#160;<span class="preprocessor">#define TWIS_PSEL_SDA_CONNECT_Disconnected (1UL) </span></div><div class="line"><a name="l12372"></a><span class="lineno">12372</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 6..5 : Port number */</span><span class="preprocessor"></span></div><div class="line"><a name="l12373"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7817770bdc84a5be4d3daa2190a0781b">12373</a></span>&#160;<span class="preprocessor">#define TWIS_PSEL_SDA_PORT_Pos (5UL) </span></div><div class="line"><a name="l12374"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acc6df13f6c1362d41e5d6253da240613">12374</a></span>&#160;<span class="preprocessor">#define TWIS_PSEL_SDA_PORT_Msk (0x3UL &lt;&lt; TWIS_PSEL_SDA_PORT_Pos) </span></div><div class="line"><a name="l12376"></a><span class="lineno">12376</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 4..0 : Pin number */</span><span class="preprocessor"></span></div><div class="line"><a name="l12377"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2ed9faf48046a757498447d7fd9cffeb">12377</a></span>&#160;<span class="preprocessor">#define TWIS_PSEL_SDA_PIN_Pos (0UL) </span></div><div class="line"><a name="l12378"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae24b800c318c282f7132a93bf0259825">12378</a></span>&#160;<span class="preprocessor">#define TWIS_PSEL_SDA_PIN_Msk (0x1FUL &lt;&lt; TWIS_PSEL_SDA_PIN_Pos) </span></div><div class="line"><a name="l12380"></a><span class="lineno">12380</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: TWIS_RXD_PTR */</span><span class="preprocessor"></span></div><div class="line"><a name="l12381"></a><span class="lineno">12381</span>&#160;<span class="comment">/* Description: RXD Data pointer */</span></div><div class="line"><a name="l12382"></a><span class="lineno">12382</span>&#160;</div><div class="line"><a name="l12383"></a><span class="lineno">12383</span>&#160;<span class="comment">/* Bits 31..0 : RXD Data pointer */</span></div><div class="line"><a name="l12384"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9fc312f3a2f089276c466d802888469d">12384</a></span>&#160;<span class="preprocessor">#define TWIS_RXD_PTR_PTR_Pos (0UL) </span></div><div class="line"><a name="l12385"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a715d0a96d046bf2f43e1a176cfe95c27">12385</a></span>&#160;<span class="preprocessor">#define TWIS_RXD_PTR_PTR_Msk (0xFFFFFFFFUL &lt;&lt; TWIS_RXD_PTR_PTR_Pos) </span></div><div class="line"><a name="l12387"></a><span class="lineno">12387</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: TWIS_RXD_MAXCNT */</span><span class="preprocessor"></span></div><div class="line"><a name="l12388"></a><span class="lineno">12388</span>&#160;<span class="comment">/* Description: Maximum number of bytes in RXD buffer */</span></div><div class="line"><a name="l12389"></a><span class="lineno">12389</span>&#160;</div><div class="line"><a name="l12390"></a><span class="lineno">12390</span>&#160;<span class="comment">/* Bits 7..0 : Maximum number of bytes in RXD buffer */</span></div><div class="line"><a name="l12391"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aed8f0989ec16b086026e5b7b7d5ce06f">12391</a></span>&#160;<span class="preprocessor">#define TWIS_RXD_MAXCNT_MAXCNT_Pos (0UL) </span></div><div class="line"><a name="l12392"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa7f0f4f2bfdf423a91d5c3cb42ddab05">12392</a></span>&#160;<span class="preprocessor">#define TWIS_RXD_MAXCNT_MAXCNT_Msk (0xFFUL &lt;&lt; TWIS_RXD_MAXCNT_MAXCNT_Pos) </span></div><div class="line"><a name="l12394"></a><span class="lineno">12394</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: TWIS_RXD_AMOUNT */</span><span class="preprocessor"></span></div><div class="line"><a name="l12395"></a><span class="lineno">12395</span>&#160;<span class="comment">/* Description: Number of bytes transferred in the last RXD transaction */</span></div><div class="line"><a name="l12396"></a><span class="lineno">12396</span>&#160;</div><div class="line"><a name="l12397"></a><span class="lineno">12397</span>&#160;<span class="comment">/* Bits 7..0 : Number of bytes transferred in the last RXD transaction */</span></div><div class="line"><a name="l12398"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1deabe7812ff513e5f643cf47501312f">12398</a></span>&#160;<span class="preprocessor">#define TWIS_RXD_AMOUNT_AMOUNT_Pos (0UL) </span></div><div class="line"><a name="l12399"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a24ceaebaa585d51993ad37279983f53a">12399</a></span>&#160;<span class="preprocessor">#define TWIS_RXD_AMOUNT_AMOUNT_Msk (0xFFUL &lt;&lt; TWIS_RXD_AMOUNT_AMOUNT_Pos) </span></div><div class="line"><a name="l12401"></a><span class="lineno">12401</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: TWIS_TXD_PTR */</span><span class="preprocessor"></span></div><div class="line"><a name="l12402"></a><span class="lineno">12402</span>&#160;<span class="comment">/* Description: TXD Data pointer */</span></div><div class="line"><a name="l12403"></a><span class="lineno">12403</span>&#160;</div><div class="line"><a name="l12404"></a><span class="lineno">12404</span>&#160;<span class="comment">/* Bits 31..0 : TXD Data pointer */</span></div><div class="line"><a name="l12405"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac62ce92edb3845b8976517dccbf3e353">12405</a></span>&#160;<span class="preprocessor">#define TWIS_TXD_PTR_PTR_Pos (0UL) </span></div><div class="line"><a name="l12406"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab9ffe41d5cb3fb0352f968f7748584ac">12406</a></span>&#160;<span class="preprocessor">#define TWIS_TXD_PTR_PTR_Msk (0xFFFFFFFFUL &lt;&lt; TWIS_TXD_PTR_PTR_Pos) </span></div><div class="line"><a name="l12408"></a><span class="lineno">12408</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: TWIS_TXD_MAXCNT */</span><span class="preprocessor"></span></div><div class="line"><a name="l12409"></a><span class="lineno">12409</span>&#160;<span class="comment">/* Description: Maximum number of bytes in TXD buffer */</span></div><div class="line"><a name="l12410"></a><span class="lineno">12410</span>&#160;</div><div class="line"><a name="l12411"></a><span class="lineno">12411</span>&#160;<span class="comment">/* Bits 7..0 : Maximum number of bytes in TXD buffer */</span></div><div class="line"><a name="l12412"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3bbb4789bd75ab02316517ec2d16a4a7">12412</a></span>&#160;<span class="preprocessor">#define TWIS_TXD_MAXCNT_MAXCNT_Pos (0UL) </span></div><div class="line"><a name="l12413"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a01b3a7461f32320c4ac34b8d20bb91e2">12413</a></span>&#160;<span class="preprocessor">#define TWIS_TXD_MAXCNT_MAXCNT_Msk (0xFFUL &lt;&lt; TWIS_TXD_MAXCNT_MAXCNT_Pos) </span></div><div class="line"><a name="l12415"></a><span class="lineno">12415</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: TWIS_TXD_AMOUNT */</span><span class="preprocessor"></span></div><div class="line"><a name="l12416"></a><span class="lineno">12416</span>&#160;<span class="comment">/* Description: Number of bytes transferred in the last TXD transaction */</span></div><div class="line"><a name="l12417"></a><span class="lineno">12417</span>&#160;</div><div class="line"><a name="l12418"></a><span class="lineno">12418</span>&#160;<span class="comment">/* Bits 7..0 : Number of bytes transferred in the last TXD transaction */</span></div><div class="line"><a name="l12419"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3e7ead6e3ea0416a48e747dbc0704eb9">12419</a></span>&#160;<span class="preprocessor">#define TWIS_TXD_AMOUNT_AMOUNT_Pos (0UL) </span></div><div class="line"><a name="l12420"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4c7e3899b64c30b584277233cd5a15bd">12420</a></span>&#160;<span class="preprocessor">#define TWIS_TXD_AMOUNT_AMOUNT_Msk (0xFFUL &lt;&lt; TWIS_TXD_AMOUNT_AMOUNT_Pos) </span></div><div class="line"><a name="l12422"></a><span class="lineno">12422</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: TWIS_ADDRESS */</span><span class="preprocessor"></span></div><div class="line"><a name="l12423"></a><span class="lineno">12423</span>&#160;<span class="comment">/* Description: Description collection[0]:  TWI slave address 0 */</span></div><div class="line"><a name="l12424"></a><span class="lineno">12424</span>&#160;</div><div class="line"><a name="l12425"></a><span class="lineno">12425</span>&#160;<span class="comment">/* Bits 6..0 : TWI slave address */</span></div><div class="line"><a name="l12426"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3283863efc7ea6be038a720de3969619">12426</a></span>&#160;<span class="preprocessor">#define TWIS_ADDRESS_ADDRESS_Pos (0UL) </span></div><div class="line"><a name="l12427"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abded2318d78339dc13064cc3a3cb1235">12427</a></span>&#160;<span class="preprocessor">#define TWIS_ADDRESS_ADDRESS_Msk (0x7FUL &lt;&lt; TWIS_ADDRESS_ADDRESS_Pos) </span></div><div class="line"><a name="l12429"></a><span class="lineno">12429</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: TWIS_CONFIG */</span><span class="preprocessor"></span></div><div class="line"><a name="l12430"></a><span class="lineno">12430</span>&#160;<span class="comment">/* Description: Configuration register for the address match mechanism */</span></div><div class="line"><a name="l12431"></a><span class="lineno">12431</span>&#160;</div><div class="line"><a name="l12432"></a><span class="lineno">12432</span>&#160;<span class="comment">/* Bit 1 : Enable or disable address matching on ADDRESS[1] */</span></div><div class="line"><a name="l12433"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a52b9329050126d9fce78550d7f3f2157">12433</a></span>&#160;<span class="preprocessor">#define TWIS_CONFIG_ADDRESS1_Pos (1UL) </span></div><div class="line"><a name="l12434"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8eeacd224db817002ccf953fd1bd7f5c">12434</a></span>&#160;<span class="preprocessor">#define TWIS_CONFIG_ADDRESS1_Msk (0x1UL &lt;&lt; TWIS_CONFIG_ADDRESS1_Pos) </span></div><div class="line"><a name="l12435"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a64c9a48b7970303b4b20d157a3df1117">12435</a></span>&#160;<span class="preprocessor">#define TWIS_CONFIG_ADDRESS1_Disabled (0UL) </span></div><div class="line"><a name="l12436"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a94067679e9a3fa763dcc1f7b825b1023">12436</a></span>&#160;<span class="preprocessor">#define TWIS_CONFIG_ADDRESS1_Enabled (1UL) </span></div><div class="line"><a name="l12438"></a><span class="lineno">12438</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Enable or disable address matching on ADDRESS[0] */</span><span class="preprocessor"></span></div><div class="line"><a name="l12439"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6818f0f58077533f255319426bafebe5">12439</a></span>&#160;<span class="preprocessor">#define TWIS_CONFIG_ADDRESS0_Pos (0UL) </span></div><div class="line"><a name="l12440"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a204987d20ee5e23948237eb20ad4f006">12440</a></span>&#160;<span class="preprocessor">#define TWIS_CONFIG_ADDRESS0_Msk (0x1UL &lt;&lt; TWIS_CONFIG_ADDRESS0_Pos) </span></div><div class="line"><a name="l12441"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6cf30d16bc7f4567cb8ef7cad4adc246">12441</a></span>&#160;<span class="preprocessor">#define TWIS_CONFIG_ADDRESS0_Disabled (0UL) </span></div><div class="line"><a name="l12442"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a73b6d9dee19327d187b4067255128174">12442</a></span>&#160;<span class="preprocessor">#define TWIS_CONFIG_ADDRESS0_Enabled (1UL) </span></div><div class="line"><a name="l12444"></a><span class="lineno">12444</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: TWIS_ORC */</span><span class="preprocessor"></span></div><div class="line"><a name="l12445"></a><span class="lineno">12445</span>&#160;<span class="comment">/* Description: Over-read character. Character sent out in case of an over-read of the transmit buffer. */</span></div><div class="line"><a name="l12446"></a><span class="lineno">12446</span>&#160;</div><div class="line"><a name="l12447"></a><span class="lineno">12447</span>&#160;<span class="comment">/* Bits 7..0 : Over-read character. Character sent out in case of an over-read of the transmit buffer. */</span></div><div class="line"><a name="l12448"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a81b26b692dbc08f1b41f863ad65d3a30">12448</a></span>&#160;<span class="preprocessor">#define TWIS_ORC_ORC_Pos (0UL) </span></div><div class="line"><a name="l12449"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afcbfcb0d8e1e1ef1d4416dea7bbfb212">12449</a></span>&#160;<span class="preprocessor">#define TWIS_ORC_ORC_Msk (0xFFUL &lt;&lt; TWIS_ORC_ORC_Pos) </span></div><div class="line"><a name="l12452"></a><span class="lineno">12452</span>&#160;<span class="preprocessor"></span><span class="comment">/* Peripheral: UART */</span><span class="preprocessor"></span></div><div class="line"><a name="l12453"></a><span class="lineno">12453</span>&#160;<span class="comment">/* Description: Universal Asynchronous Receiver/Transmitter */</span></div><div class="line"><a name="l12454"></a><span class="lineno">12454</span>&#160;</div><div class="line"><a name="l12455"></a><span class="lineno">12455</span>&#160;<span class="comment">/* Register: UART_SHORTS */</span></div><div class="line"><a name="l12456"></a><span class="lineno">12456</span>&#160;<span class="comment">/* Description: Shortcut register */</span></div><div class="line"><a name="l12457"></a><span class="lineno">12457</span>&#160;</div><div class="line"><a name="l12458"></a><span class="lineno">12458</span>&#160;<span class="comment">/* Bit 4 : Shortcut between NCTS event and STOPRX task */</span></div><div class="line"><a name="l12459"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad6535bf5490a0a9af380db5eaf38222a">12459</a></span>&#160;<span class="preprocessor">#define UART_SHORTS_NCTS_STOPRX_Pos (4UL) </span></div><div class="line"><a name="l12460"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aac244df4b77415d5655d7169ca4a2ec2">12460</a></span>&#160;<span class="preprocessor">#define UART_SHORTS_NCTS_STOPRX_Msk (0x1UL &lt;&lt; UART_SHORTS_NCTS_STOPRX_Pos) </span></div><div class="line"><a name="l12461"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1b8e8f2fd4d4f3fa3bdf9bee6a16d7f5">12461</a></span>&#160;<span class="preprocessor">#define UART_SHORTS_NCTS_STOPRX_Disabled (0UL) </span></div><div class="line"><a name="l12462"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6546fd50f21fcc8d7b44f3f87776415c">12462</a></span>&#160;<span class="preprocessor">#define UART_SHORTS_NCTS_STOPRX_Enabled (1UL) </span></div><div class="line"><a name="l12464"></a><span class="lineno">12464</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 3 : Shortcut between CTS event and STARTRX task */</span><span class="preprocessor"></span></div><div class="line"><a name="l12465"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad887c0206485d19e9b1ffefad067183c">12465</a></span>&#160;<span class="preprocessor">#define UART_SHORTS_CTS_STARTRX_Pos (3UL) </span></div><div class="line"><a name="l12466"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4398a2e089d3bcc6d0cece28ff4595ee">12466</a></span>&#160;<span class="preprocessor">#define UART_SHORTS_CTS_STARTRX_Msk (0x1UL &lt;&lt; UART_SHORTS_CTS_STARTRX_Pos) </span></div><div class="line"><a name="l12467"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa986f179a5f8e39ae6f24510c7936a0f">12467</a></span>&#160;<span class="preprocessor">#define UART_SHORTS_CTS_STARTRX_Disabled (0UL) </span></div><div class="line"><a name="l12468"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4aadb5711de8ffc4af2dbd3be77d388e">12468</a></span>&#160;<span class="preprocessor">#define UART_SHORTS_CTS_STARTRX_Enabled (1UL) </span></div><div class="line"><a name="l12470"></a><span class="lineno">12470</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: UART_INTENSET */</span><span class="preprocessor"></span></div><div class="line"><a name="l12471"></a><span class="lineno">12471</span>&#160;<span class="comment">/* Description: Enable interrupt */</span></div><div class="line"><a name="l12472"></a><span class="lineno">12472</span>&#160;</div><div class="line"><a name="l12473"></a><span class="lineno">12473</span>&#160;<span class="comment">/* Bit 17 : Write &#39;1&#39; to Enable interrupt for RXTO event */</span></div><div class="line"><a name="l12474"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a103ead18ee13a5f783d843bcecc3e63d">12474</a></span>&#160;<span class="preprocessor">#define UART_INTENSET_RXTO_Pos (17UL) </span></div><div class="line"><a name="l12475"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4afbbf30411b4fc3a2ebd933a7a7c027">12475</a></span>&#160;<span class="preprocessor">#define UART_INTENSET_RXTO_Msk (0x1UL &lt;&lt; UART_INTENSET_RXTO_Pos) </span></div><div class="line"><a name="l12476"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a94777cfd340ecbf46ab2a7cbe74b1ca1">12476</a></span>&#160;<span class="preprocessor">#define UART_INTENSET_RXTO_Disabled (0UL) </span></div><div class="line"><a name="l12477"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a56ea8550da7c0fc34bb2e4350f41fad9">12477</a></span>&#160;<span class="preprocessor">#define UART_INTENSET_RXTO_Enabled (1UL) </span></div><div class="line"><a name="l12478"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa10eeef638fb697fd1663668ad471c4b">12478</a></span>&#160;<span class="preprocessor">#define UART_INTENSET_RXTO_Set (1UL) </span></div><div class="line"><a name="l12480"></a><span class="lineno">12480</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 9 : Write &#39;1&#39; to Enable interrupt for ERROR event */</span><span class="preprocessor"></span></div><div class="line"><a name="l12481"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aaf45bdcc4ad7912fe11ddccbf3ce63f8">12481</a></span>&#160;<span class="preprocessor">#define UART_INTENSET_ERROR_Pos (9UL) </span></div><div class="line"><a name="l12482"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a82b57b1682f79c97cafb48e8ea3efee6">12482</a></span>&#160;<span class="preprocessor">#define UART_INTENSET_ERROR_Msk (0x1UL &lt;&lt; UART_INTENSET_ERROR_Pos) </span></div><div class="line"><a name="l12483"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a06917ede33820304df6bb289aa650913">12483</a></span>&#160;<span class="preprocessor">#define UART_INTENSET_ERROR_Disabled (0UL) </span></div><div class="line"><a name="l12484"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aec752d9e5b4c1daa5e973418dbf20355">12484</a></span>&#160;<span class="preprocessor">#define UART_INTENSET_ERROR_Enabled (1UL) </span></div><div class="line"><a name="l12485"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abbaf5abc4ed472f60b47d68e07fe2528">12485</a></span>&#160;<span class="preprocessor">#define UART_INTENSET_ERROR_Set (1UL) </span></div><div class="line"><a name="l12487"></a><span class="lineno">12487</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 7 : Write &#39;1&#39; to Enable interrupt for TXDRDY event */</span><span class="preprocessor"></span></div><div class="line"><a name="l12488"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a18c91c730219dd245f5922af3586c580">12488</a></span>&#160;<span class="preprocessor">#define UART_INTENSET_TXDRDY_Pos (7UL) </span></div><div class="line"><a name="l12489"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a77cea9e7744881bc1705f4f2da300292">12489</a></span>&#160;<span class="preprocessor">#define UART_INTENSET_TXDRDY_Msk (0x1UL &lt;&lt; UART_INTENSET_TXDRDY_Pos) </span></div><div class="line"><a name="l12490"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af08211efa3c68aee1f835fde266cc030">12490</a></span>&#160;<span class="preprocessor">#define UART_INTENSET_TXDRDY_Disabled (0UL) </span></div><div class="line"><a name="l12491"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa615b617cbc7b28d1db1d9ee8f94b945">12491</a></span>&#160;<span class="preprocessor">#define UART_INTENSET_TXDRDY_Enabled (1UL) </span></div><div class="line"><a name="l12492"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a32da30250dc61e27d66ba3926afdcade">12492</a></span>&#160;<span class="preprocessor">#define UART_INTENSET_TXDRDY_Set (1UL) </span></div><div class="line"><a name="l12494"></a><span class="lineno">12494</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Write &#39;1&#39; to Enable interrupt for RXDRDY event */</span><span class="preprocessor"></span></div><div class="line"><a name="l12495"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1cf86d46c7200b674e465dcfadeb3eb3">12495</a></span>&#160;<span class="preprocessor">#define UART_INTENSET_RXDRDY_Pos (2UL) </span></div><div class="line"><a name="l12496"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae683daf1452d739388de70efcef87bc2">12496</a></span>&#160;<span class="preprocessor">#define UART_INTENSET_RXDRDY_Msk (0x1UL &lt;&lt; UART_INTENSET_RXDRDY_Pos) </span></div><div class="line"><a name="l12497"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0271865ca81beed7e354fc24e6070a59">12497</a></span>&#160;<span class="preprocessor">#define UART_INTENSET_RXDRDY_Disabled (0UL) </span></div><div class="line"><a name="l12498"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8c616d05103c2c40e52ff2652e81c75a">12498</a></span>&#160;<span class="preprocessor">#define UART_INTENSET_RXDRDY_Enabled (1UL) </span></div><div class="line"><a name="l12499"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0f5f88ad6878729512d978f37eb400f2">12499</a></span>&#160;<span class="preprocessor">#define UART_INTENSET_RXDRDY_Set (1UL) </span></div><div class="line"><a name="l12501"></a><span class="lineno">12501</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Write &#39;1&#39; to Enable interrupt for NCTS event */</span><span class="preprocessor"></span></div><div class="line"><a name="l12502"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a72025ee41024450c1bff722d5c618310">12502</a></span>&#160;<span class="preprocessor">#define UART_INTENSET_NCTS_Pos (1UL) </span></div><div class="line"><a name="l12503"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af84522911f1c4ebb90b218859e2d0ecc">12503</a></span>&#160;<span class="preprocessor">#define UART_INTENSET_NCTS_Msk (0x1UL &lt;&lt; UART_INTENSET_NCTS_Pos) </span></div><div class="line"><a name="l12504"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0a7ea596ad9c7c66ae5bbc4ada22d083">12504</a></span>&#160;<span class="preprocessor">#define UART_INTENSET_NCTS_Disabled (0UL) </span></div><div class="line"><a name="l12505"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6d6d591de5a1323e9fcde777700f1b7d">12505</a></span>&#160;<span class="preprocessor">#define UART_INTENSET_NCTS_Enabled (1UL) </span></div><div class="line"><a name="l12506"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aecc4b11807400f9e15bcd6f0c356ceae">12506</a></span>&#160;<span class="preprocessor">#define UART_INTENSET_NCTS_Set (1UL) </span></div><div class="line"><a name="l12508"></a><span class="lineno">12508</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Write &#39;1&#39; to Enable interrupt for CTS event */</span><span class="preprocessor"></span></div><div class="line"><a name="l12509"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a880bcc54bcb7f37cb75ff432cba0cb1f">12509</a></span>&#160;<span class="preprocessor">#define UART_INTENSET_CTS_Pos (0UL) </span></div><div class="line"><a name="l12510"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad6cbe7de769578aeddaf0eda9bac099b">12510</a></span>&#160;<span class="preprocessor">#define UART_INTENSET_CTS_Msk (0x1UL &lt;&lt; UART_INTENSET_CTS_Pos) </span></div><div class="line"><a name="l12511"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a67301f0843f4a1863290fc673c5a98be">12511</a></span>&#160;<span class="preprocessor">#define UART_INTENSET_CTS_Disabled (0UL) </span></div><div class="line"><a name="l12512"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a48e5c5116243625f963209ac5a2c40a9">12512</a></span>&#160;<span class="preprocessor">#define UART_INTENSET_CTS_Enabled (1UL) </span></div><div class="line"><a name="l12513"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a102aef31c0edc67ade28b79e3a6536b5">12513</a></span>&#160;<span class="preprocessor">#define UART_INTENSET_CTS_Set (1UL) </span></div><div class="line"><a name="l12515"></a><span class="lineno">12515</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: UART_INTENCLR */</span><span class="preprocessor"></span></div><div class="line"><a name="l12516"></a><span class="lineno">12516</span>&#160;<span class="comment">/* Description: Disable interrupt */</span></div><div class="line"><a name="l12517"></a><span class="lineno">12517</span>&#160;</div><div class="line"><a name="l12518"></a><span class="lineno">12518</span>&#160;<span class="comment">/* Bit 17 : Write &#39;1&#39; to Disable interrupt for RXTO event */</span></div><div class="line"><a name="l12519"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2cb9ba83314da8c2710bf49e29ca5d3c">12519</a></span>&#160;<span class="preprocessor">#define UART_INTENCLR_RXTO_Pos (17UL) </span></div><div class="line"><a name="l12520"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a491c6beae28c7fb6ef8329d0f333a6b8">12520</a></span>&#160;<span class="preprocessor">#define UART_INTENCLR_RXTO_Msk (0x1UL &lt;&lt; UART_INTENCLR_RXTO_Pos) </span></div><div class="line"><a name="l12521"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a93c85fef23456541f9d1a1911bda116e">12521</a></span>&#160;<span class="preprocessor">#define UART_INTENCLR_RXTO_Disabled (0UL) </span></div><div class="line"><a name="l12522"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a216d98089d649723acceb67c63f3d8c7">12522</a></span>&#160;<span class="preprocessor">#define UART_INTENCLR_RXTO_Enabled (1UL) </span></div><div class="line"><a name="l12523"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a666139bb1dc5f54ed446296d5cbb6a93">12523</a></span>&#160;<span class="preprocessor">#define UART_INTENCLR_RXTO_Clear (1UL) </span></div><div class="line"><a name="l12525"></a><span class="lineno">12525</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 9 : Write &#39;1&#39; to Disable interrupt for ERROR event */</span><span class="preprocessor"></span></div><div class="line"><a name="l12526"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad2cc69e42b4995fd5ecacacfa546a4b3">12526</a></span>&#160;<span class="preprocessor">#define UART_INTENCLR_ERROR_Pos (9UL) </span></div><div class="line"><a name="l12527"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4d042e879e1c76551077059820dcb19e">12527</a></span>&#160;<span class="preprocessor">#define UART_INTENCLR_ERROR_Msk (0x1UL &lt;&lt; UART_INTENCLR_ERROR_Pos) </span></div><div class="line"><a name="l12528"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adf9f9656692e8443c1f53ffbc4030b29">12528</a></span>&#160;<span class="preprocessor">#define UART_INTENCLR_ERROR_Disabled (0UL) </span></div><div class="line"><a name="l12529"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa13f874af9e97fc526c87791125e463d">12529</a></span>&#160;<span class="preprocessor">#define UART_INTENCLR_ERROR_Enabled (1UL) </span></div><div class="line"><a name="l12530"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a257e5e3ed1dbaaaf289d280eaacae345">12530</a></span>&#160;<span class="preprocessor">#define UART_INTENCLR_ERROR_Clear (1UL) </span></div><div class="line"><a name="l12532"></a><span class="lineno">12532</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 7 : Write &#39;1&#39; to Disable interrupt for TXDRDY event */</span><span class="preprocessor"></span></div><div class="line"><a name="l12533"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1b75f4a62c316a47451feb52d2534da5">12533</a></span>&#160;<span class="preprocessor">#define UART_INTENCLR_TXDRDY_Pos (7UL) </span></div><div class="line"><a name="l12534"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3e822e8877ee1b25947bfbb93ad9d962">12534</a></span>&#160;<span class="preprocessor">#define UART_INTENCLR_TXDRDY_Msk (0x1UL &lt;&lt; UART_INTENCLR_TXDRDY_Pos) </span></div><div class="line"><a name="l12535"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abffd70e7862528bf96279eb13749f0cd">12535</a></span>&#160;<span class="preprocessor">#define UART_INTENCLR_TXDRDY_Disabled (0UL) </span></div><div class="line"><a name="l12536"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5d6c3649b8d0ff74fd2a2f7b1e479a89">12536</a></span>&#160;<span class="preprocessor">#define UART_INTENCLR_TXDRDY_Enabled (1UL) </span></div><div class="line"><a name="l12537"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a26337b546a19bed30987ece6af32f64f">12537</a></span>&#160;<span class="preprocessor">#define UART_INTENCLR_TXDRDY_Clear (1UL) </span></div><div class="line"><a name="l12539"></a><span class="lineno">12539</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Write &#39;1&#39; to Disable interrupt for RXDRDY event */</span><span class="preprocessor"></span></div><div class="line"><a name="l12540"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab99b9e708558fdce4b34accfade36455">12540</a></span>&#160;<span class="preprocessor">#define UART_INTENCLR_RXDRDY_Pos (2UL) </span></div><div class="line"><a name="l12541"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#accc4a87c7b36c96b3b710e07e6bcd254">12541</a></span>&#160;<span class="preprocessor">#define UART_INTENCLR_RXDRDY_Msk (0x1UL &lt;&lt; UART_INTENCLR_RXDRDY_Pos) </span></div><div class="line"><a name="l12542"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4cd59bde601fc5deb7a20402ebe76a16">12542</a></span>&#160;<span class="preprocessor">#define UART_INTENCLR_RXDRDY_Disabled (0UL) </span></div><div class="line"><a name="l12543"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af5456b84f650fd6ce452eb362254d084">12543</a></span>&#160;<span class="preprocessor">#define UART_INTENCLR_RXDRDY_Enabled (1UL) </span></div><div class="line"><a name="l12544"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a362b5e2b4edc2c93217f67e37fd21e21">12544</a></span>&#160;<span class="preprocessor">#define UART_INTENCLR_RXDRDY_Clear (1UL) </span></div><div class="line"><a name="l12546"></a><span class="lineno">12546</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Write &#39;1&#39; to Disable interrupt for NCTS event */</span><span class="preprocessor"></span></div><div class="line"><a name="l12547"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aad56aca90134167dd781858286e07d75">12547</a></span>&#160;<span class="preprocessor">#define UART_INTENCLR_NCTS_Pos (1UL) </span></div><div class="line"><a name="l12548"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acb73c77390bbd12cc094a9b2f1ff7e70">12548</a></span>&#160;<span class="preprocessor">#define UART_INTENCLR_NCTS_Msk (0x1UL &lt;&lt; UART_INTENCLR_NCTS_Pos) </span></div><div class="line"><a name="l12549"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abcf2cfa612cda1e3cda099b6f0edcc87">12549</a></span>&#160;<span class="preprocessor">#define UART_INTENCLR_NCTS_Disabled (0UL) </span></div><div class="line"><a name="l12550"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9b23ceba8a1c50ee6a286f66a90446f9">12550</a></span>&#160;<span class="preprocessor">#define UART_INTENCLR_NCTS_Enabled (1UL) </span></div><div class="line"><a name="l12551"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8bfaf0488abe21bea6f9144d82ada694">12551</a></span>&#160;<span class="preprocessor">#define UART_INTENCLR_NCTS_Clear (1UL) </span></div><div class="line"><a name="l12553"></a><span class="lineno">12553</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Write &#39;1&#39; to Disable interrupt for CTS event */</span><span class="preprocessor"></span></div><div class="line"><a name="l12554"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9f8e2a8d775de55ab8b85bfed5cd6aed">12554</a></span>&#160;<span class="preprocessor">#define UART_INTENCLR_CTS_Pos (0UL) </span></div><div class="line"><a name="l12555"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9c03db6335a4d1cfce84bfe797ffa14b">12555</a></span>&#160;<span class="preprocessor">#define UART_INTENCLR_CTS_Msk (0x1UL &lt;&lt; UART_INTENCLR_CTS_Pos) </span></div><div class="line"><a name="l12556"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abd31564a8f8ef8905abf1c95d11320ca">12556</a></span>&#160;<span class="preprocessor">#define UART_INTENCLR_CTS_Disabled (0UL) </span></div><div class="line"><a name="l12557"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a14423a011c396064f1225d646af003ed">12557</a></span>&#160;<span class="preprocessor">#define UART_INTENCLR_CTS_Enabled (1UL) </span></div><div class="line"><a name="l12558"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8bc0849b5bd2cd82151be8d7110140b5">12558</a></span>&#160;<span class="preprocessor">#define UART_INTENCLR_CTS_Clear (1UL) </span></div><div class="line"><a name="l12560"></a><span class="lineno">12560</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: UART_ERRORSRC */</span><span class="preprocessor"></span></div><div class="line"><a name="l12561"></a><span class="lineno">12561</span>&#160;<span class="comment">/* Description: Error source */</span></div><div class="line"><a name="l12562"></a><span class="lineno">12562</span>&#160;</div><div class="line"><a name="l12563"></a><span class="lineno">12563</span>&#160;<span class="comment">/* Bit 3 : Break condition */</span></div><div class="line"><a name="l12564"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad12a4b9c217633c8ed5d61a41406c3c6">12564</a></span>&#160;<span class="preprocessor">#define UART_ERRORSRC_BREAK_Pos (3UL) </span></div><div class="line"><a name="l12565"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae93614124deecb5c338e1c25d68a0970">12565</a></span>&#160;<span class="preprocessor">#define UART_ERRORSRC_BREAK_Msk (0x1UL &lt;&lt; UART_ERRORSRC_BREAK_Pos) </span></div><div class="line"><a name="l12566"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a03622f45617dc23774482824e702aa96">12566</a></span>&#160;<span class="preprocessor">#define UART_ERRORSRC_BREAK_NotPresent (0UL) </span></div><div class="line"><a name="l12567"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9dcfda8181b6fb1e03773110c38dccad">12567</a></span>&#160;<span class="preprocessor">#define UART_ERRORSRC_BREAK_Present (1UL) </span></div><div class="line"><a name="l12569"></a><span class="lineno">12569</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Framing error occurred */</span><span class="preprocessor"></span></div><div class="line"><a name="l12570"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abcbfab91ed7cdf4511e09b6b07c3b1c7">12570</a></span>&#160;<span class="preprocessor">#define UART_ERRORSRC_FRAMING_Pos (2UL) </span></div><div class="line"><a name="l12571"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9025529e1511a0d14eb0e38512fcd3fa">12571</a></span>&#160;<span class="preprocessor">#define UART_ERRORSRC_FRAMING_Msk (0x1UL &lt;&lt; UART_ERRORSRC_FRAMING_Pos) </span></div><div class="line"><a name="l12572"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9733e5802998623478b9cf8949ba87bd">12572</a></span>&#160;<span class="preprocessor">#define UART_ERRORSRC_FRAMING_NotPresent (0UL) </span></div><div class="line"><a name="l12573"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9d9c495f270de9904ab178fd1fd2c18a">12573</a></span>&#160;<span class="preprocessor">#define UART_ERRORSRC_FRAMING_Present (1UL) </span></div><div class="line"><a name="l12575"></a><span class="lineno">12575</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Parity error */</span><span class="preprocessor"></span></div><div class="line"><a name="l12576"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a28cfc1bdae7d58ebd20d99c9870578fe">12576</a></span>&#160;<span class="preprocessor">#define UART_ERRORSRC_PARITY_Pos (1UL) </span></div><div class="line"><a name="l12577"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae71970d03bc4f448def397d354fe8d0b">12577</a></span>&#160;<span class="preprocessor">#define UART_ERRORSRC_PARITY_Msk (0x1UL &lt;&lt; UART_ERRORSRC_PARITY_Pos) </span></div><div class="line"><a name="l12578"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a837cb9be2cc0e1cc511579b64ebe5aaa">12578</a></span>&#160;<span class="preprocessor">#define UART_ERRORSRC_PARITY_NotPresent (0UL) </span></div><div class="line"><a name="l12579"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad19ce6ef9c7e5c497c2e764a245b7dd1">12579</a></span>&#160;<span class="preprocessor">#define UART_ERRORSRC_PARITY_Present (1UL) </span></div><div class="line"><a name="l12581"></a><span class="lineno">12581</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Overrun error */</span><span class="preprocessor"></span></div><div class="line"><a name="l12582"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae9e758b1a92b846f76a7f775531eab07">12582</a></span>&#160;<span class="preprocessor">#define UART_ERRORSRC_OVERRUN_Pos (0UL) </span></div><div class="line"><a name="l12583"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae4c0b9b7c64cf7a6eda5cd00e1b77bcb">12583</a></span>&#160;<span class="preprocessor">#define UART_ERRORSRC_OVERRUN_Msk (0x1UL &lt;&lt; UART_ERRORSRC_OVERRUN_Pos) </span></div><div class="line"><a name="l12584"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a51e32f687ac249376f06080ba90f5d3c">12584</a></span>&#160;<span class="preprocessor">#define UART_ERRORSRC_OVERRUN_NotPresent (0UL) </span></div><div class="line"><a name="l12585"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4236e61717e94202f366732c8c02e6bc">12585</a></span>&#160;<span class="preprocessor">#define UART_ERRORSRC_OVERRUN_Present (1UL) </span></div><div class="line"><a name="l12587"></a><span class="lineno">12587</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: UART_ENABLE */</span><span class="preprocessor"></span></div><div class="line"><a name="l12588"></a><span class="lineno">12588</span>&#160;<span class="comment">/* Description: Enable UART */</span></div><div class="line"><a name="l12589"></a><span class="lineno">12589</span>&#160;</div><div class="line"><a name="l12590"></a><span class="lineno">12590</span>&#160;<span class="comment">/* Bits 3..0 : Enable or disable UART */</span></div><div class="line"><a name="l12591"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a21f656ddd6c94fa3cbc5149da6f3a6d2">12591</a></span>&#160;<span class="preprocessor">#define UART_ENABLE_ENABLE_Pos (0UL) </span></div><div class="line"><a name="l12592"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a566d50939eb531ec5a4cf7fd9efdae42">12592</a></span>&#160;<span class="preprocessor">#define UART_ENABLE_ENABLE_Msk (0xFUL &lt;&lt; UART_ENABLE_ENABLE_Pos) </span></div><div class="line"><a name="l12593"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6af097af8e7021103e70f86c65a92f31">12593</a></span>&#160;<span class="preprocessor">#define UART_ENABLE_ENABLE_Disabled (0UL) </span></div><div class="line"><a name="l12594"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1253fe4c5b5c2e2cc8281b575da40506">12594</a></span>&#160;<span class="preprocessor">#define UART_ENABLE_ENABLE_Enabled (4UL) </span></div><div class="line"><a name="l12596"></a><span class="lineno">12596</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: UART_PSEL_RTS */</span><span class="preprocessor"></span></div><div class="line"><a name="l12597"></a><span class="lineno">12597</span>&#160;<span class="comment">/* Description: Pin select for RTS */</span></div><div class="line"><a name="l12598"></a><span class="lineno">12598</span>&#160;</div><div class="line"><a name="l12599"></a><span class="lineno">12599</span>&#160;<span class="comment">/* Bit 31 : Connection */</span></div><div class="line"><a name="l12600"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae3b50337180e70b1aee25467214e1eb2">12600</a></span>&#160;<span class="preprocessor">#define UART_PSEL_RTS_CONNECT_Pos (31UL) </span></div><div class="line"><a name="l12601"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a001f83d6a225a4f507625b555ef62f24">12601</a></span>&#160;<span class="preprocessor">#define UART_PSEL_RTS_CONNECT_Msk (0x1UL &lt;&lt; UART_PSEL_RTS_CONNECT_Pos) </span></div><div class="line"><a name="l12602"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aaac060aa08fc9ddf2df4a50f7a6b133a">12602</a></span>&#160;<span class="preprocessor">#define UART_PSEL_RTS_CONNECT_Connected (0UL) </span></div><div class="line"><a name="l12603"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a31c46353b12aa9739b24a3a4ead39025">12603</a></span>&#160;<span class="preprocessor">#define UART_PSEL_RTS_CONNECT_Disconnected (1UL) </span></div><div class="line"><a name="l12605"></a><span class="lineno">12605</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 6..5 : Port number */</span><span class="preprocessor"></span></div><div class="line"><a name="l12606"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab808e0a8e9268672b8c08e50ecb16192">12606</a></span>&#160;<span class="preprocessor">#define UART_PSEL_RTS_PORT_Pos (5UL) </span></div><div class="line"><a name="l12607"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3d4933f2b5a97e99cd0dbf3b436ccf9e">12607</a></span>&#160;<span class="preprocessor">#define UART_PSEL_RTS_PORT_Msk (0x3UL &lt;&lt; UART_PSEL_RTS_PORT_Pos) </span></div><div class="line"><a name="l12609"></a><span class="lineno">12609</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 4..0 : Pin number */</span><span class="preprocessor"></span></div><div class="line"><a name="l12610"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a28ad5520af0165d38f0636ebe0ca73a7">12610</a></span>&#160;<span class="preprocessor">#define UART_PSEL_RTS_PIN_Pos (0UL) </span></div><div class="line"><a name="l12611"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afada6e86eaa581fb3ed731b46602dc18">12611</a></span>&#160;<span class="preprocessor">#define UART_PSEL_RTS_PIN_Msk (0x1FUL &lt;&lt; UART_PSEL_RTS_PIN_Pos) </span></div><div class="line"><a name="l12613"></a><span class="lineno">12613</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: UART_PSEL_TXD */</span><span class="preprocessor"></span></div><div class="line"><a name="l12614"></a><span class="lineno">12614</span>&#160;<span class="comment">/* Description: Pin select for TXD */</span></div><div class="line"><a name="l12615"></a><span class="lineno">12615</span>&#160;</div><div class="line"><a name="l12616"></a><span class="lineno">12616</span>&#160;<span class="comment">/* Bit 31 : Connection */</span></div><div class="line"><a name="l12617"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae21bc443388ae64ca9eadd01d1c69c2e">12617</a></span>&#160;<span class="preprocessor">#define UART_PSEL_TXD_CONNECT_Pos (31UL) </span></div><div class="line"><a name="l12618"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8cee8b79dbab0a85c210ce8a4edcc7ef">12618</a></span>&#160;<span class="preprocessor">#define UART_PSEL_TXD_CONNECT_Msk (0x1UL &lt;&lt; UART_PSEL_TXD_CONNECT_Pos) </span></div><div class="line"><a name="l12619"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a95c62b11309abfd8d08db01eb9734911">12619</a></span>&#160;<span class="preprocessor">#define UART_PSEL_TXD_CONNECT_Connected (0UL) </span></div><div class="line"><a name="l12620"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4f6cc3866751e61ba4a39d0906a9e6b8">12620</a></span>&#160;<span class="preprocessor">#define UART_PSEL_TXD_CONNECT_Disconnected (1UL) </span></div><div class="line"><a name="l12622"></a><span class="lineno">12622</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 6..5 : Port number */</span><span class="preprocessor"></span></div><div class="line"><a name="l12623"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aff90b56bfa336413832793b0be77deca">12623</a></span>&#160;<span class="preprocessor">#define UART_PSEL_TXD_PORT_Pos (5UL) </span></div><div class="line"><a name="l12624"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afe4e1462f40584e757a636c1dbe6a560">12624</a></span>&#160;<span class="preprocessor">#define UART_PSEL_TXD_PORT_Msk (0x3UL &lt;&lt; UART_PSEL_TXD_PORT_Pos) </span></div><div class="line"><a name="l12626"></a><span class="lineno">12626</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 4..0 : Pin number */</span><span class="preprocessor"></span></div><div class="line"><a name="l12627"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abc11a963aa12d83afcbf59dde444d067">12627</a></span>&#160;<span class="preprocessor">#define UART_PSEL_TXD_PIN_Pos (0UL) </span></div><div class="line"><a name="l12628"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a49752b363ecfdb9612dfcfff7605823a">12628</a></span>&#160;<span class="preprocessor">#define UART_PSEL_TXD_PIN_Msk (0x1FUL &lt;&lt; UART_PSEL_TXD_PIN_Pos) </span></div><div class="line"><a name="l12630"></a><span class="lineno">12630</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: UART_PSEL_CTS */</span><span class="preprocessor"></span></div><div class="line"><a name="l12631"></a><span class="lineno">12631</span>&#160;<span class="comment">/* Description: Pin select for CTS */</span></div><div class="line"><a name="l12632"></a><span class="lineno">12632</span>&#160;</div><div class="line"><a name="l12633"></a><span class="lineno">12633</span>&#160;<span class="comment">/* Bit 31 : Connection */</span></div><div class="line"><a name="l12634"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4bd59d36f54ffdd6f9a67587e129426d">12634</a></span>&#160;<span class="preprocessor">#define UART_PSEL_CTS_CONNECT_Pos (31UL) </span></div><div class="line"><a name="l12635"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad4c63814bec747a1e3e9b99189b5ea68">12635</a></span>&#160;<span class="preprocessor">#define UART_PSEL_CTS_CONNECT_Msk (0x1UL &lt;&lt; UART_PSEL_CTS_CONNECT_Pos) </span></div><div class="line"><a name="l12636"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8ab9d7cf1c0db74504877287b567bc7e">12636</a></span>&#160;<span class="preprocessor">#define UART_PSEL_CTS_CONNECT_Connected (0UL) </span></div><div class="line"><a name="l12637"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a79141de003e6bbb2f1b7c77a72fbc8bc">12637</a></span>&#160;<span class="preprocessor">#define UART_PSEL_CTS_CONNECT_Disconnected (1UL) </span></div><div class="line"><a name="l12639"></a><span class="lineno">12639</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 6..5 : Port number */</span><span class="preprocessor"></span></div><div class="line"><a name="l12640"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4f8f4728f436b145f8c7532a0426ccc6">12640</a></span>&#160;<span class="preprocessor">#define UART_PSEL_CTS_PORT_Pos (5UL) </span></div><div class="line"><a name="l12641"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a17f9d8a3f6d03b1ef6873f0c06fd564f">12641</a></span>&#160;<span class="preprocessor">#define UART_PSEL_CTS_PORT_Msk (0x3UL &lt;&lt; UART_PSEL_CTS_PORT_Pos) </span></div><div class="line"><a name="l12643"></a><span class="lineno">12643</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 4..0 : Pin number */</span><span class="preprocessor"></span></div><div class="line"><a name="l12644"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a84938fca37e1112753a6563b74220df3">12644</a></span>&#160;<span class="preprocessor">#define UART_PSEL_CTS_PIN_Pos (0UL) </span></div><div class="line"><a name="l12645"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9b4a781504e7dc27ef26c3f83447a1c4">12645</a></span>&#160;<span class="preprocessor">#define UART_PSEL_CTS_PIN_Msk (0x1FUL &lt;&lt; UART_PSEL_CTS_PIN_Pos) </span></div><div class="line"><a name="l12647"></a><span class="lineno">12647</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: UART_PSEL_RXD */</span><span class="preprocessor"></span></div><div class="line"><a name="l12648"></a><span class="lineno">12648</span>&#160;<span class="comment">/* Description: Pin select for RXD */</span></div><div class="line"><a name="l12649"></a><span class="lineno">12649</span>&#160;</div><div class="line"><a name="l12650"></a><span class="lineno">12650</span>&#160;<span class="comment">/* Bit 31 : Connection */</span></div><div class="line"><a name="l12651"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0b82dcfa5b691785a3c01b85279e7506">12651</a></span>&#160;<span class="preprocessor">#define UART_PSEL_RXD_CONNECT_Pos (31UL) </span></div><div class="line"><a name="l12652"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3ffabc982949f00dc806a2cfd26d3429">12652</a></span>&#160;<span class="preprocessor">#define UART_PSEL_RXD_CONNECT_Msk (0x1UL &lt;&lt; UART_PSEL_RXD_CONNECT_Pos) </span></div><div class="line"><a name="l12653"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a336a3bfe158b345c4f6c5d084a8a3261">12653</a></span>&#160;<span class="preprocessor">#define UART_PSEL_RXD_CONNECT_Connected (0UL) </span></div><div class="line"><a name="l12654"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac8e51c91a74ed9264d9ee17b871be26a">12654</a></span>&#160;<span class="preprocessor">#define UART_PSEL_RXD_CONNECT_Disconnected (1UL) </span></div><div class="line"><a name="l12656"></a><span class="lineno">12656</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 6..5 : Port number */</span><span class="preprocessor"></span></div><div class="line"><a name="l12657"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a32b8d06c262c08b64ddb9d8bb2edb318">12657</a></span>&#160;<span class="preprocessor">#define UART_PSEL_RXD_PORT_Pos (5UL) </span></div><div class="line"><a name="l12658"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a53ff6e9e990ca0577356c179aa3b5010">12658</a></span>&#160;<span class="preprocessor">#define UART_PSEL_RXD_PORT_Msk (0x3UL &lt;&lt; UART_PSEL_RXD_PORT_Pos) </span></div><div class="line"><a name="l12660"></a><span class="lineno">12660</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 4..0 : Pin number */</span><span class="preprocessor"></span></div><div class="line"><a name="l12661"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#affb2c40646b25f83d29f50420273cfca">12661</a></span>&#160;<span class="preprocessor">#define UART_PSEL_RXD_PIN_Pos (0UL) </span></div><div class="line"><a name="l12662"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a16a2032bd1ce4e23ee961c63c2b6383c">12662</a></span>&#160;<span class="preprocessor">#define UART_PSEL_RXD_PIN_Msk (0x1FUL &lt;&lt; UART_PSEL_RXD_PIN_Pos) </span></div><div class="line"><a name="l12664"></a><span class="lineno">12664</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: UART_RXD */</span><span class="preprocessor"></span></div><div class="line"><a name="l12665"></a><span class="lineno">12665</span>&#160;<span class="comment">/* Description: RXD register */</span></div><div class="line"><a name="l12666"></a><span class="lineno">12666</span>&#160;</div><div class="line"><a name="l12667"></a><span class="lineno">12667</span>&#160;<span class="comment">/* Bits 7..0 : RX data received in previous transfers, double buffered */</span></div><div class="line"><a name="l12668"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab6d5fffce990f1cffda8ad69ff42c631">12668</a></span>&#160;<span class="preprocessor">#define UART_RXD_RXD_Pos (0UL) </span></div><div class="line"><a name="l12669"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aed16598e58f4009ae1fc94b5d973cc9a">12669</a></span>&#160;<span class="preprocessor">#define UART_RXD_RXD_Msk (0xFFUL &lt;&lt; UART_RXD_RXD_Pos) </span></div><div class="line"><a name="l12671"></a><span class="lineno">12671</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: UART_TXD */</span><span class="preprocessor"></span></div><div class="line"><a name="l12672"></a><span class="lineno">12672</span>&#160;<span class="comment">/* Description: TXD register */</span></div><div class="line"><a name="l12673"></a><span class="lineno">12673</span>&#160;</div><div class="line"><a name="l12674"></a><span class="lineno">12674</span>&#160;<span class="comment">/* Bits 7..0 : TX data to be transferred */</span></div><div class="line"><a name="l12675"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a393b52ebda4595273a52e5167a714de3">12675</a></span>&#160;<span class="preprocessor">#define UART_TXD_TXD_Pos (0UL) </span></div><div class="line"><a name="l12676"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aca093fa52a20b87e38e81243a4e4721d">12676</a></span>&#160;<span class="preprocessor">#define UART_TXD_TXD_Msk (0xFFUL &lt;&lt; UART_TXD_TXD_Pos) </span></div><div class="line"><a name="l12678"></a><span class="lineno">12678</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: UART_BAUDRATE */</span><span class="preprocessor"></span></div><div class="line"><a name="l12679"></a><span class="lineno">12679</span>&#160;<span class="comment">/* Description: Baud rate. Accuracy depends on the HFCLK source selected. */</span></div><div class="line"><a name="l12680"></a><span class="lineno">12680</span>&#160;</div><div class="line"><a name="l12681"></a><span class="lineno">12681</span>&#160;<span class="comment">/* Bits 31..0 : Baud rate */</span></div><div class="line"><a name="l12682"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a30ea30f68e8289e68fcbc3039101286c">12682</a></span>&#160;<span class="preprocessor">#define UART_BAUDRATE_BAUDRATE_Pos (0UL) </span></div><div class="line"><a name="l12683"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7d788cb4f29fc880820f55a26576c972">12683</a></span>&#160;<span class="preprocessor">#define UART_BAUDRATE_BAUDRATE_Msk (0xFFFFFFFFUL &lt;&lt; UART_BAUDRATE_BAUDRATE_Pos) </span></div><div class="line"><a name="l12684"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8f6a448a3b51982425c10e1bff54f66d">12684</a></span>&#160;<span class="preprocessor">#define UART_BAUDRATE_BAUDRATE_Baud1200 (0x0004F000UL) </span></div><div class="line"><a name="l12685"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac84e00fbee93f6fba42567331b15d2d1">12685</a></span>&#160;<span class="preprocessor">#define UART_BAUDRATE_BAUDRATE_Baud2400 (0x0009D000UL) </span></div><div class="line"><a name="l12686"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6a43c3d74a24e20bfc76cd0b90a8c71f">12686</a></span>&#160;<span class="preprocessor">#define UART_BAUDRATE_BAUDRATE_Baud4800 (0x0013B000UL) </span></div><div class="line"><a name="l12687"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a29b67106532a513546e9538fdf120eb4">12687</a></span>&#160;<span class="preprocessor">#define UART_BAUDRATE_BAUDRATE_Baud9600 (0x00275000UL) </span></div><div class="line"><a name="l12688"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae767431bec6b2d00fefd585581dd2c06">12688</a></span>&#160;<span class="preprocessor">#define UART_BAUDRATE_BAUDRATE_Baud14400 (0x003B0000UL) </span></div><div class="line"><a name="l12689"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a37758418c4aa082d0e354bb0465575b9">12689</a></span>&#160;<span class="preprocessor">#define UART_BAUDRATE_BAUDRATE_Baud19200 (0x004EA000UL) </span></div><div class="line"><a name="l12690"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a52849a202fd081b471a44c4a8ac7fe53">12690</a></span>&#160;<span class="preprocessor">#define UART_BAUDRATE_BAUDRATE_Baud28800 (0x0075F000UL) </span></div><div class="line"><a name="l12691"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a25adcbc5012ca25cd79ebad1c209c521">12691</a></span>&#160;<span class="preprocessor">#define UART_BAUDRATE_BAUDRATE_Baud31250 (0x00800000UL) </span></div><div class="line"><a name="l12692"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a90c49e90e7b8e248f26fdfdf9811ac30">12692</a></span>&#160;<span class="preprocessor">#define UART_BAUDRATE_BAUDRATE_Baud38400 (0x009D5000UL) </span></div><div class="line"><a name="l12693"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a01d7a128539f3c0c50f64d09fb93a2d9">12693</a></span>&#160;<span class="preprocessor">#define UART_BAUDRATE_BAUDRATE_Baud56000 (0x00E50000UL) </span></div><div class="line"><a name="l12694"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2028dd6628e0ab02b503a4e3b1b417a1">12694</a></span>&#160;<span class="preprocessor">#define UART_BAUDRATE_BAUDRATE_Baud57600 (0x00EBF000UL) </span></div><div class="line"><a name="l12695"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a923ecd9b8a2b57d805f202439bc7d284">12695</a></span>&#160;<span class="preprocessor">#define UART_BAUDRATE_BAUDRATE_Baud76800 (0x013A9000UL) </span></div><div class="line"><a name="l12696"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac70de1143e004033708e4943d52eaf6e">12696</a></span>&#160;<span class="preprocessor">#define UART_BAUDRATE_BAUDRATE_Baud115200 (0x01D7E000UL) </span></div><div class="line"><a name="l12697"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0e8173b6d54534312bb0ceb7d5214e2b">12697</a></span>&#160;<span class="preprocessor">#define UART_BAUDRATE_BAUDRATE_Baud230400 (0x03AFB000UL) </span></div><div class="line"><a name="l12698"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab93434a351944a072434d4ede2be3e8f">12698</a></span>&#160;<span class="preprocessor">#define UART_BAUDRATE_BAUDRATE_Baud250000 (0x04000000UL) </span></div><div class="line"><a name="l12699"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abd6942d4086ca5446511b3f7d8dc579f">12699</a></span>&#160;<span class="preprocessor">#define UART_BAUDRATE_BAUDRATE_Baud460800 (0x075F7000UL) </span></div><div class="line"><a name="l12700"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aee5a2c97390072d5c3970c7ea583c8e6">12700</a></span>&#160;<span class="preprocessor">#define UART_BAUDRATE_BAUDRATE_Baud921600 (0x0EBED000UL) </span></div><div class="line"><a name="l12701"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a261658e3ca87bdf2f8315584c668eeb8">12701</a></span>&#160;<span class="preprocessor">#define UART_BAUDRATE_BAUDRATE_Baud1M (0x10000000UL) </span></div><div class="line"><a name="l12703"></a><span class="lineno">12703</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: UART_CONFIG */</span><span class="preprocessor"></span></div><div class="line"><a name="l12704"></a><span class="lineno">12704</span>&#160;<span class="comment">/* Description: Configuration of parity and hardware flow control */</span></div><div class="line"><a name="l12705"></a><span class="lineno">12705</span>&#160;</div><div class="line"><a name="l12706"></a><span class="lineno">12706</span>&#160;<span class="comment">/* Bits 3..1 : Parity */</span></div><div class="line"><a name="l12707"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#add37421d191e1da7ef3af49c46fe7533">12707</a></span>&#160;<span class="preprocessor">#define UART_CONFIG_PARITY_Pos (1UL) </span></div><div class="line"><a name="l12708"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a344502322d0cefde7e71874091f5fb18">12708</a></span>&#160;<span class="preprocessor">#define UART_CONFIG_PARITY_Msk (0x7UL &lt;&lt; UART_CONFIG_PARITY_Pos) </span></div><div class="line"><a name="l12709"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad9c780f5e2217e7c63226456cf21be7a">12709</a></span>&#160;<span class="preprocessor">#define UART_CONFIG_PARITY_Excluded (0x0UL) </span></div><div class="line"><a name="l12710"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6b7c2b6a88725c776c00b4caa989e96c">12710</a></span>&#160;<span class="preprocessor">#define UART_CONFIG_PARITY_Included (0x7UL) </span></div><div class="line"><a name="l12712"></a><span class="lineno">12712</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Hardware flow control */</span><span class="preprocessor"></span></div><div class="line"><a name="l12713"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a47c8436c78fd3b404599023f065f7399">12713</a></span>&#160;<span class="preprocessor">#define UART_CONFIG_HWFC_Pos (0UL) </span></div><div class="line"><a name="l12714"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4c4c62463f445195f1b8fd685c2db459">12714</a></span>&#160;<span class="preprocessor">#define UART_CONFIG_HWFC_Msk (0x1UL &lt;&lt; UART_CONFIG_HWFC_Pos) </span></div><div class="line"><a name="l12715"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1b5ac8e5e198426ed59f52389d4fa2a4">12715</a></span>&#160;<span class="preprocessor">#define UART_CONFIG_HWFC_Disabled (0UL) </span></div><div class="line"><a name="l12716"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aaa1abea047424fd9fcd4982d365943fd">12716</a></span>&#160;<span class="preprocessor">#define UART_CONFIG_HWFC_Enabled (1UL) </span></div><div class="line"><a name="l12719"></a><span class="lineno">12719</span>&#160;<span class="preprocessor"></span><span class="comment">/* Peripheral: UARTE */</span><span class="preprocessor"></span></div><div class="line"><a name="l12720"></a><span class="lineno">12720</span>&#160;<span class="comment">/* Description: UART with EasyDMA 0 */</span></div><div class="line"><a name="l12721"></a><span class="lineno">12721</span>&#160;</div><div class="line"><a name="l12722"></a><span class="lineno">12722</span>&#160;<span class="comment">/* Register: UARTE_SHORTS */</span></div><div class="line"><a name="l12723"></a><span class="lineno">12723</span>&#160;<span class="comment">/* Description: Shortcut register */</span></div><div class="line"><a name="l12724"></a><span class="lineno">12724</span>&#160;</div><div class="line"><a name="l12725"></a><span class="lineno">12725</span>&#160;<span class="comment">/* Bit 6 : Shortcut between ENDRX event and STOPRX task */</span></div><div class="line"><a name="l12726"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a394e35c803b70bdd7327d33fdd1381a6">12726</a></span>&#160;<span class="preprocessor">#define UARTE_SHORTS_ENDRX_STOPRX_Pos (6UL) </span></div><div class="line"><a name="l12727"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad2c6676d9058186377c7fb5ca8c3c54b">12727</a></span>&#160;<span class="preprocessor">#define UARTE_SHORTS_ENDRX_STOPRX_Msk (0x1UL &lt;&lt; UARTE_SHORTS_ENDRX_STOPRX_Pos) </span></div><div class="line"><a name="l12728"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6649769bea14aacd3c2644ca5b39f526">12728</a></span>&#160;<span class="preprocessor">#define UARTE_SHORTS_ENDRX_STOPRX_Disabled (0UL) </span></div><div class="line"><a name="l12729"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a36856d656a4d122c89d1202f61a89818">12729</a></span>&#160;<span class="preprocessor">#define UARTE_SHORTS_ENDRX_STOPRX_Enabled (1UL) </span></div><div class="line"><a name="l12731"></a><span class="lineno">12731</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 5 : Shortcut between ENDRX event and STARTRX task */</span><span class="preprocessor"></span></div><div class="line"><a name="l12732"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0e08a0fd0e7d7fa5844c92e83d585cf5">12732</a></span>&#160;<span class="preprocessor">#define UARTE_SHORTS_ENDRX_STARTRX_Pos (5UL) </span></div><div class="line"><a name="l12733"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9e57e3fbb576ca899dddab714b1c989b">12733</a></span>&#160;<span class="preprocessor">#define UARTE_SHORTS_ENDRX_STARTRX_Msk (0x1UL &lt;&lt; UARTE_SHORTS_ENDRX_STARTRX_Pos) </span></div><div class="line"><a name="l12734"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a594cd1487bf67957cdead6971fd112c8">12734</a></span>&#160;<span class="preprocessor">#define UARTE_SHORTS_ENDRX_STARTRX_Disabled (0UL) </span></div><div class="line"><a name="l12735"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9cf706602c1825ea0235b879e1f81262">12735</a></span>&#160;<span class="preprocessor">#define UARTE_SHORTS_ENDRX_STARTRX_Enabled (1UL) </span></div><div class="line"><a name="l12737"></a><span class="lineno">12737</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: UARTE_INTEN */</span><span class="preprocessor"></span></div><div class="line"><a name="l12738"></a><span class="lineno">12738</span>&#160;<span class="comment">/* Description: Enable or disable interrupt */</span></div><div class="line"><a name="l12739"></a><span class="lineno">12739</span>&#160;</div><div class="line"><a name="l12740"></a><span class="lineno">12740</span>&#160;<span class="comment">/* Bit 22 : Enable or disable interrupt for TXSTOPPED event */</span></div><div class="line"><a name="l12741"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac031214eb64c03fb373599147dc60a4f">12741</a></span>&#160;<span class="preprocessor">#define UARTE_INTEN_TXSTOPPED_Pos (22UL) </span></div><div class="line"><a name="l12742"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af99ca7be0a7ab859cbdf9ddf7d882f33">12742</a></span>&#160;<span class="preprocessor">#define UARTE_INTEN_TXSTOPPED_Msk (0x1UL &lt;&lt; UARTE_INTEN_TXSTOPPED_Pos) </span></div><div class="line"><a name="l12743"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa0e3a63ed4d60c68088bd1a778af277b">12743</a></span>&#160;<span class="preprocessor">#define UARTE_INTEN_TXSTOPPED_Disabled (0UL) </span></div><div class="line"><a name="l12744"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad27c2d935cca492aa43ef6be25a1784b">12744</a></span>&#160;<span class="preprocessor">#define UARTE_INTEN_TXSTOPPED_Enabled (1UL) </span></div><div class="line"><a name="l12746"></a><span class="lineno">12746</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 20 : Enable or disable interrupt for TXSTARTED event */</span><span class="preprocessor"></span></div><div class="line"><a name="l12747"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8ce1f532f5df6f2be8ce35a58ec155d4">12747</a></span>&#160;<span class="preprocessor">#define UARTE_INTEN_TXSTARTED_Pos (20UL) </span></div><div class="line"><a name="l12748"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae3ea271bdae9f791a2095f71700836b4">12748</a></span>&#160;<span class="preprocessor">#define UARTE_INTEN_TXSTARTED_Msk (0x1UL &lt;&lt; UARTE_INTEN_TXSTARTED_Pos) </span></div><div class="line"><a name="l12749"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a56bb6f3cf5d1c750c511b9aa0f7357f9">12749</a></span>&#160;<span class="preprocessor">#define UARTE_INTEN_TXSTARTED_Disabled (0UL) </span></div><div class="line"><a name="l12750"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a05d14caad64c230b276a1f08cbc26ab9">12750</a></span>&#160;<span class="preprocessor">#define UARTE_INTEN_TXSTARTED_Enabled (1UL) </span></div><div class="line"><a name="l12752"></a><span class="lineno">12752</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 19 : Enable or disable interrupt for RXSTARTED event */</span><span class="preprocessor"></span></div><div class="line"><a name="l12753"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acaf69f3244aea14d24b744c594a9bb52">12753</a></span>&#160;<span class="preprocessor">#define UARTE_INTEN_RXSTARTED_Pos (19UL) </span></div><div class="line"><a name="l12754"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9d58f888804c6df511a92cb44f141a1c">12754</a></span>&#160;<span class="preprocessor">#define UARTE_INTEN_RXSTARTED_Msk (0x1UL &lt;&lt; UARTE_INTEN_RXSTARTED_Pos) </span></div><div class="line"><a name="l12755"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abe17fd8c11107b2b0454b21f20643fb5">12755</a></span>&#160;<span class="preprocessor">#define UARTE_INTEN_RXSTARTED_Disabled (0UL) </span></div><div class="line"><a name="l12756"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a992179669d4704303d0456bf684eeb6b">12756</a></span>&#160;<span class="preprocessor">#define UARTE_INTEN_RXSTARTED_Enabled (1UL) </span></div><div class="line"><a name="l12758"></a><span class="lineno">12758</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 17 : Enable or disable interrupt for RXTO event */</span><span class="preprocessor"></span></div><div class="line"><a name="l12759"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a695511ec54bcfaf0bf9d898fee10276a">12759</a></span>&#160;<span class="preprocessor">#define UARTE_INTEN_RXTO_Pos (17UL) </span></div><div class="line"><a name="l12760"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3e7813d78258b767f839031cd10691e5">12760</a></span>&#160;<span class="preprocessor">#define UARTE_INTEN_RXTO_Msk (0x1UL &lt;&lt; UARTE_INTEN_RXTO_Pos) </span></div><div class="line"><a name="l12761"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad083fcfaa8a96099cc9c32a81e2d0165">12761</a></span>&#160;<span class="preprocessor">#define UARTE_INTEN_RXTO_Disabled (0UL) </span></div><div class="line"><a name="l12762"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a967063026ba991091323031f46b8a047">12762</a></span>&#160;<span class="preprocessor">#define UARTE_INTEN_RXTO_Enabled (1UL) </span></div><div class="line"><a name="l12764"></a><span class="lineno">12764</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 9 : Enable or disable interrupt for ERROR event */</span><span class="preprocessor"></span></div><div class="line"><a name="l12765"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aff24f831324c1e3b84f6f7652ac920f1">12765</a></span>&#160;<span class="preprocessor">#define UARTE_INTEN_ERROR_Pos (9UL) </span></div><div class="line"><a name="l12766"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1604c680c8fe3da5e556681afa5b48c6">12766</a></span>&#160;<span class="preprocessor">#define UARTE_INTEN_ERROR_Msk (0x1UL &lt;&lt; UARTE_INTEN_ERROR_Pos) </span></div><div class="line"><a name="l12767"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a73beebec92a45da3f4105f6540c4d713">12767</a></span>&#160;<span class="preprocessor">#define UARTE_INTEN_ERROR_Disabled (0UL) </span></div><div class="line"><a name="l12768"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a746f715d1a065827d49873da914255b8">12768</a></span>&#160;<span class="preprocessor">#define UARTE_INTEN_ERROR_Enabled (1UL) </span></div><div class="line"><a name="l12770"></a><span class="lineno">12770</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 8 : Enable or disable interrupt for ENDTX event */</span><span class="preprocessor"></span></div><div class="line"><a name="l12771"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af87dbe2205316cef77bd34a7fec78ec3">12771</a></span>&#160;<span class="preprocessor">#define UARTE_INTEN_ENDTX_Pos (8UL) </span></div><div class="line"><a name="l12772"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af1e37493f541be71aff98ba725280c88">12772</a></span>&#160;<span class="preprocessor">#define UARTE_INTEN_ENDTX_Msk (0x1UL &lt;&lt; UARTE_INTEN_ENDTX_Pos) </span></div><div class="line"><a name="l12773"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a81a70b16a1c0bd795c3cf130aa5d9f60">12773</a></span>&#160;<span class="preprocessor">#define UARTE_INTEN_ENDTX_Disabled (0UL) </span></div><div class="line"><a name="l12774"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad089834330d806356d774fba247d8168">12774</a></span>&#160;<span class="preprocessor">#define UARTE_INTEN_ENDTX_Enabled (1UL) </span></div><div class="line"><a name="l12776"></a><span class="lineno">12776</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 7 : Enable or disable interrupt for TXDRDY event */</span><span class="preprocessor"></span></div><div class="line"><a name="l12777"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad190e34ec909d1d22c256f657fc3fb40">12777</a></span>&#160;<span class="preprocessor">#define UARTE_INTEN_TXDRDY_Pos (7UL) </span></div><div class="line"><a name="l12778"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abf5255b045003b37c3fdf09f0c3f5c7e">12778</a></span>&#160;<span class="preprocessor">#define UARTE_INTEN_TXDRDY_Msk (0x1UL &lt;&lt; UARTE_INTEN_TXDRDY_Pos) </span></div><div class="line"><a name="l12779"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5b163c213bbbdac62a004e2086bd7246">12779</a></span>&#160;<span class="preprocessor">#define UARTE_INTEN_TXDRDY_Disabled (0UL) </span></div><div class="line"><a name="l12780"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a91f3dd3df8af464c3ba3907fbc3cbbda">12780</a></span>&#160;<span class="preprocessor">#define UARTE_INTEN_TXDRDY_Enabled (1UL) </span></div><div class="line"><a name="l12782"></a><span class="lineno">12782</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 4 : Enable or disable interrupt for ENDRX event */</span><span class="preprocessor"></span></div><div class="line"><a name="l12783"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a04be45303bb4073cab06345f74130570">12783</a></span>&#160;<span class="preprocessor">#define UARTE_INTEN_ENDRX_Pos (4UL) </span></div><div class="line"><a name="l12784"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac8e029ecb27c57a3695e30310cc2ed81">12784</a></span>&#160;<span class="preprocessor">#define UARTE_INTEN_ENDRX_Msk (0x1UL &lt;&lt; UARTE_INTEN_ENDRX_Pos) </span></div><div class="line"><a name="l12785"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5582b0638515d3d182fa9c93dbf8d40c">12785</a></span>&#160;<span class="preprocessor">#define UARTE_INTEN_ENDRX_Disabled (0UL) </span></div><div class="line"><a name="l12786"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a03e4d7e5f62b7a9c4cb92ce2395666ae">12786</a></span>&#160;<span class="preprocessor">#define UARTE_INTEN_ENDRX_Enabled (1UL) </span></div><div class="line"><a name="l12788"></a><span class="lineno">12788</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Enable or disable interrupt for RXDRDY event */</span><span class="preprocessor"></span></div><div class="line"><a name="l12789"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad683afe792d19dc2eddeddbdda5bebc2">12789</a></span>&#160;<span class="preprocessor">#define UARTE_INTEN_RXDRDY_Pos (2UL) </span></div><div class="line"><a name="l12790"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1dcfda3e8baf0551551200a33837b507">12790</a></span>&#160;<span class="preprocessor">#define UARTE_INTEN_RXDRDY_Msk (0x1UL &lt;&lt; UARTE_INTEN_RXDRDY_Pos) </span></div><div class="line"><a name="l12791"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae1cf30d0c4ac79d41eaa60dec9588281">12791</a></span>&#160;<span class="preprocessor">#define UARTE_INTEN_RXDRDY_Disabled (0UL) </span></div><div class="line"><a name="l12792"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8a557cd5c533287c9b8413fe1536c870">12792</a></span>&#160;<span class="preprocessor">#define UARTE_INTEN_RXDRDY_Enabled (1UL) </span></div><div class="line"><a name="l12794"></a><span class="lineno">12794</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Enable or disable interrupt for NCTS event */</span><span class="preprocessor"></span></div><div class="line"><a name="l12795"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a402de478daedabbc99fa070bb1d7b677">12795</a></span>&#160;<span class="preprocessor">#define UARTE_INTEN_NCTS_Pos (1UL) </span></div><div class="line"><a name="l12796"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a310414f4cd9c3566809a33884cc57940">12796</a></span>&#160;<span class="preprocessor">#define UARTE_INTEN_NCTS_Msk (0x1UL &lt;&lt; UARTE_INTEN_NCTS_Pos) </span></div><div class="line"><a name="l12797"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a66805d8bfd9b20a3206ecc7df315cda1">12797</a></span>&#160;<span class="preprocessor">#define UARTE_INTEN_NCTS_Disabled (0UL) </span></div><div class="line"><a name="l12798"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ace63e147a98f210d49991a372f7b1233">12798</a></span>&#160;<span class="preprocessor">#define UARTE_INTEN_NCTS_Enabled (1UL) </span></div><div class="line"><a name="l12800"></a><span class="lineno">12800</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Enable or disable interrupt for CTS event */</span><span class="preprocessor"></span></div><div class="line"><a name="l12801"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5615d4b92ffcb397ec21cb8e4481f928">12801</a></span>&#160;<span class="preprocessor">#define UARTE_INTEN_CTS_Pos (0UL) </span></div><div class="line"><a name="l12802"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a56d984617396c6cf45e52741171d505a">12802</a></span>&#160;<span class="preprocessor">#define UARTE_INTEN_CTS_Msk (0x1UL &lt;&lt; UARTE_INTEN_CTS_Pos) </span></div><div class="line"><a name="l12803"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac60276fffac2df677976d77552629019">12803</a></span>&#160;<span class="preprocessor">#define UARTE_INTEN_CTS_Disabled (0UL) </span></div><div class="line"><a name="l12804"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af9e953adad94f83b67574ef19a960e4d">12804</a></span>&#160;<span class="preprocessor">#define UARTE_INTEN_CTS_Enabled (1UL) </span></div><div class="line"><a name="l12806"></a><span class="lineno">12806</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: UARTE_INTENSET */</span><span class="preprocessor"></span></div><div class="line"><a name="l12807"></a><span class="lineno">12807</span>&#160;<span class="comment">/* Description: Enable interrupt */</span></div><div class="line"><a name="l12808"></a><span class="lineno">12808</span>&#160;</div><div class="line"><a name="l12809"></a><span class="lineno">12809</span>&#160;<span class="comment">/* Bit 22 : Write &#39;1&#39; to Enable interrupt for TXSTOPPED event */</span></div><div class="line"><a name="l12810"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a20c7bf0d485564f0a51c50274fe483c5">12810</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_TXSTOPPED_Pos (22UL) </span></div><div class="line"><a name="l12811"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a891a5e1bd26be6326f3cf459c20f2ce9">12811</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_TXSTOPPED_Msk (0x1UL &lt;&lt; UARTE_INTENSET_TXSTOPPED_Pos) </span></div><div class="line"><a name="l12812"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad1b470d2941b24a5bcd374a9b1cfc950">12812</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_TXSTOPPED_Disabled (0UL) </span></div><div class="line"><a name="l12813"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aecde947b066e6ebee9f8397f7d27d3ba">12813</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_TXSTOPPED_Enabled (1UL) </span></div><div class="line"><a name="l12814"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7d3ccb8beb6d4bbb746cc16eda4ad071">12814</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_TXSTOPPED_Set (1UL) </span></div><div class="line"><a name="l12816"></a><span class="lineno">12816</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 20 : Write &#39;1&#39; to Enable interrupt for TXSTARTED event */</span><span class="preprocessor"></span></div><div class="line"><a name="l12817"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a80201fdce083aa6661bf62a9f363b585">12817</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_TXSTARTED_Pos (20UL) </span></div><div class="line"><a name="l12818"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa8a27de6e558ab1bbf5a7f7bd519f4f2">12818</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_TXSTARTED_Msk (0x1UL &lt;&lt; UARTE_INTENSET_TXSTARTED_Pos) </span></div><div class="line"><a name="l12819"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a486f20df9a6fee486f9c58aad0c6a8e9">12819</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_TXSTARTED_Disabled (0UL) </span></div><div class="line"><a name="l12820"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0006eb19b106f7f53192340a28a9ea09">12820</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_TXSTARTED_Enabled (1UL) </span></div><div class="line"><a name="l12821"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1935b02bf7572656ef5f29eceafaa314">12821</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_TXSTARTED_Set (1UL) </span></div><div class="line"><a name="l12823"></a><span class="lineno">12823</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 19 : Write &#39;1&#39; to Enable interrupt for RXSTARTED event */</span><span class="preprocessor"></span></div><div class="line"><a name="l12824"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9a7550b5a57432cb67270246e5bb6a48">12824</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_RXSTARTED_Pos (19UL) </span></div><div class="line"><a name="l12825"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2a6ab8a5111091688a56987da8e38a03">12825</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_RXSTARTED_Msk (0x1UL &lt;&lt; UARTE_INTENSET_RXSTARTED_Pos) </span></div><div class="line"><a name="l12826"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a651e957ec6cbc7543c2ef334e4baa9bd">12826</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_RXSTARTED_Disabled (0UL) </span></div><div class="line"><a name="l12827"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afe11e0ddcb05f5b9e494ad8c73ecc32b">12827</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_RXSTARTED_Enabled (1UL) </span></div><div class="line"><a name="l12828"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a253d538303508639a63093ac7fe4a956">12828</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_RXSTARTED_Set (1UL) </span></div><div class="line"><a name="l12830"></a><span class="lineno">12830</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 17 : Write &#39;1&#39; to Enable interrupt for RXTO event */</span><span class="preprocessor"></span></div><div class="line"><a name="l12831"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a98a16a4f5765c0c764ca046f43abd465">12831</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_RXTO_Pos (17UL) </span></div><div class="line"><a name="l12832"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4d90c2f409c869c2262389a39e50253b">12832</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_RXTO_Msk (0x1UL &lt;&lt; UARTE_INTENSET_RXTO_Pos) </span></div><div class="line"><a name="l12833"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1a1ad6ea9968870a5034c904342fcae2">12833</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_RXTO_Disabled (0UL) </span></div><div class="line"><a name="l12834"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a24f55f7377f24e442915bf78dd5d770e">12834</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_RXTO_Enabled (1UL) </span></div><div class="line"><a name="l12835"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa2d95c87efc8ae5d3fd2ec788d3a0d7d">12835</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_RXTO_Set (1UL) </span></div><div class="line"><a name="l12837"></a><span class="lineno">12837</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 9 : Write &#39;1&#39; to Enable interrupt for ERROR event */</span><span class="preprocessor"></span></div><div class="line"><a name="l12838"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afb532b68ed21e3903d0e9fc5d48d3aaf">12838</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_ERROR_Pos (9UL) </span></div><div class="line"><a name="l12839"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a05d6221a52bcf50af9f8a015ecf28c87">12839</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_ERROR_Msk (0x1UL &lt;&lt; UARTE_INTENSET_ERROR_Pos) </span></div><div class="line"><a name="l12840"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aebcb87456d782e6d96a7ca7c3d377bb2">12840</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_ERROR_Disabled (0UL) </span></div><div class="line"><a name="l12841"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad143b3b3f392103cc712099405fb5168">12841</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_ERROR_Enabled (1UL) </span></div><div class="line"><a name="l12842"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a88826a7625ba4240c6061ab97e27aa92">12842</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_ERROR_Set (1UL) </span></div><div class="line"><a name="l12844"></a><span class="lineno">12844</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 8 : Write &#39;1&#39; to Enable interrupt for ENDTX event */</span><span class="preprocessor"></span></div><div class="line"><a name="l12845"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aed13c8a834072ad5c208fdf5cf9e1e73">12845</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_ENDTX_Pos (8UL) </span></div><div class="line"><a name="l12846"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad7a82312ccb320211b5234a442d7f27a">12846</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_ENDTX_Msk (0x1UL &lt;&lt; UARTE_INTENSET_ENDTX_Pos) </span></div><div class="line"><a name="l12847"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0930cef79156005e541917812dddc2e7">12847</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_ENDTX_Disabled (0UL) </span></div><div class="line"><a name="l12848"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab01c9d533b2fd124979c569701177fca">12848</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_ENDTX_Enabled (1UL) </span></div><div class="line"><a name="l12849"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8a7166fdd8f686ab0152675cfb31fdc8">12849</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_ENDTX_Set (1UL) </span></div><div class="line"><a name="l12851"></a><span class="lineno">12851</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 7 : Write &#39;1&#39; to Enable interrupt for TXDRDY event */</span><span class="preprocessor"></span></div><div class="line"><a name="l12852"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a347eb4295d1779fa6896db22d08daf83">12852</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_TXDRDY_Pos (7UL) </span></div><div class="line"><a name="l12853"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab404330fc79567849b25c3865426e5e6">12853</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_TXDRDY_Msk (0x1UL &lt;&lt; UARTE_INTENSET_TXDRDY_Pos) </span></div><div class="line"><a name="l12854"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4d95e409c7014cec120f2507a318084c">12854</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_TXDRDY_Disabled (0UL) </span></div><div class="line"><a name="l12855"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aad314f70e54707b1eb14f6b7da6cb533">12855</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_TXDRDY_Enabled (1UL) </span></div><div class="line"><a name="l12856"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adddda3b9b1f5efed68ddf4efd27071c5">12856</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_TXDRDY_Set (1UL) </span></div><div class="line"><a name="l12858"></a><span class="lineno">12858</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 4 : Write &#39;1&#39; to Enable interrupt for ENDRX event */</span><span class="preprocessor"></span></div><div class="line"><a name="l12859"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a77795569110cce4e086e81cea008a61d">12859</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_ENDRX_Pos (4UL) </span></div><div class="line"><a name="l12860"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7e02572f313041d0fe006d159e108784">12860</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_ENDRX_Msk (0x1UL &lt;&lt; UARTE_INTENSET_ENDRX_Pos) </span></div><div class="line"><a name="l12861"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adb1c91df924934195d8cf506f66f3084">12861</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_ENDRX_Disabled (0UL) </span></div><div class="line"><a name="l12862"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad9197d538cadf3bb943c573dc608eed8">12862</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_ENDRX_Enabled (1UL) </span></div><div class="line"><a name="l12863"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a14e1f92c6b74ce08b1c65a051ee4f06a">12863</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_ENDRX_Set (1UL) </span></div><div class="line"><a name="l12865"></a><span class="lineno">12865</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Write &#39;1&#39; to Enable interrupt for RXDRDY event */</span><span class="preprocessor"></span></div><div class="line"><a name="l12866"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6093f82b40d54b9e24c517b39bfdabd2">12866</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_RXDRDY_Pos (2UL) </span></div><div class="line"><a name="l12867"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a93460268b99d3a1a3984ae033dbf63c2">12867</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_RXDRDY_Msk (0x1UL &lt;&lt; UARTE_INTENSET_RXDRDY_Pos) </span></div><div class="line"><a name="l12868"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a46b2af6dc9ad0516ce885b155aeda100">12868</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_RXDRDY_Disabled (0UL) </span></div><div class="line"><a name="l12869"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a52a90856d95e6738f5cee5d0c304df0d">12869</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_RXDRDY_Enabled (1UL) </span></div><div class="line"><a name="l12870"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a43958e5ab168e9a8864fdf6d9de1fce9">12870</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_RXDRDY_Set (1UL) </span></div><div class="line"><a name="l12872"></a><span class="lineno">12872</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Write &#39;1&#39; to Enable interrupt for NCTS event */</span><span class="preprocessor"></span></div><div class="line"><a name="l12873"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afebb2a42bc0fcdba354843111d72f9b2">12873</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_NCTS_Pos (1UL) </span></div><div class="line"><a name="l12874"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5d229977d3f6aae8d18dc12ab2667ba9">12874</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_NCTS_Msk (0x1UL &lt;&lt; UARTE_INTENSET_NCTS_Pos) </span></div><div class="line"><a name="l12875"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a49e6a994fa56fc8ca82925d9f9e3bafe">12875</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_NCTS_Disabled (0UL) </span></div><div class="line"><a name="l12876"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa777b059d23986409790de9d54995b56">12876</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_NCTS_Enabled (1UL) </span></div><div class="line"><a name="l12877"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad2fe107751f121da2fb5651f622e2d7f">12877</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_NCTS_Set (1UL) </span></div><div class="line"><a name="l12879"></a><span class="lineno">12879</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Write &#39;1&#39; to Enable interrupt for CTS event */</span><span class="preprocessor"></span></div><div class="line"><a name="l12880"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a02b0af4d204d4c39b176d1d6e6400a0f">12880</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_CTS_Pos (0UL) </span></div><div class="line"><a name="l12881"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a196867b97f284379956a1e47b37b9004">12881</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_CTS_Msk (0x1UL &lt;&lt; UARTE_INTENSET_CTS_Pos) </span></div><div class="line"><a name="l12882"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a58fbee4b2faa2305de2c0dd304db7439">12882</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_CTS_Disabled (0UL) </span></div><div class="line"><a name="l12883"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa506b719dc558abb173bd12985ebdaf6">12883</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_CTS_Enabled (1UL) </span></div><div class="line"><a name="l12884"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab9156ffbf21608352a9debd0c24557c5">12884</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_CTS_Set (1UL) </span></div><div class="line"><a name="l12886"></a><span class="lineno">12886</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: UARTE_INTENCLR */</span><span class="preprocessor"></span></div><div class="line"><a name="l12887"></a><span class="lineno">12887</span>&#160;<span class="comment">/* Description: Disable interrupt */</span></div><div class="line"><a name="l12888"></a><span class="lineno">12888</span>&#160;</div><div class="line"><a name="l12889"></a><span class="lineno">12889</span>&#160;<span class="comment">/* Bit 22 : Write &#39;1&#39; to Disable interrupt for TXSTOPPED event */</span></div><div class="line"><a name="l12890"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7e3e47e42c0436d40692d362f97b37cc">12890</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_TXSTOPPED_Pos (22UL) </span></div><div class="line"><a name="l12891"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac11ed93b924dd3c5deb00ed2f85a54e0">12891</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_TXSTOPPED_Msk (0x1UL &lt;&lt; UARTE_INTENCLR_TXSTOPPED_Pos) </span></div><div class="line"><a name="l12892"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad9241defadb25a1501ac8d06ff3e0e5e">12892</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_TXSTOPPED_Disabled (0UL) </span></div><div class="line"><a name="l12893"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a02dc1c9f714289ff973c2bbc8cba8d19">12893</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_TXSTOPPED_Enabled (1UL) </span></div><div class="line"><a name="l12894"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a63775e8cee6dc8e1184116ee82941d27">12894</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_TXSTOPPED_Clear (1UL) </span></div><div class="line"><a name="l12896"></a><span class="lineno">12896</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 20 : Write &#39;1&#39; to Disable interrupt for TXSTARTED event */</span><span class="preprocessor"></span></div><div class="line"><a name="l12897"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4827c7d6dea32562c30f64f08da49a3c">12897</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_TXSTARTED_Pos (20UL) </span></div><div class="line"><a name="l12898"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a69529232ace93b4045c2a447e6e5c982">12898</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_TXSTARTED_Msk (0x1UL &lt;&lt; UARTE_INTENCLR_TXSTARTED_Pos) </span></div><div class="line"><a name="l12899"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abb2542ac52cb9d5bdc2e4914ea0bbad1">12899</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_TXSTARTED_Disabled (0UL) </span></div><div class="line"><a name="l12900"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a05f158a772b05fb0fec0e7228a8cd960">12900</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_TXSTARTED_Enabled (1UL) </span></div><div class="line"><a name="l12901"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8db9c327f6c2c7076d949b6a3f4665f2">12901</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_TXSTARTED_Clear (1UL) </span></div><div class="line"><a name="l12903"></a><span class="lineno">12903</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 19 : Write &#39;1&#39; to Disable interrupt for RXSTARTED event */</span><span class="preprocessor"></span></div><div class="line"><a name="l12904"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a98ba60341b0112553f532a59c4d30efc">12904</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_RXSTARTED_Pos (19UL) </span></div><div class="line"><a name="l12905"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4235124e3f97d7ac738b780d87f9c2a2">12905</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_RXSTARTED_Msk (0x1UL &lt;&lt; UARTE_INTENCLR_RXSTARTED_Pos) </span></div><div class="line"><a name="l12906"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae56cb765357b86fa6f2228c6306a1e85">12906</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_RXSTARTED_Disabled (0UL) </span></div><div class="line"><a name="l12907"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afc4096d265ea50bfaa3f3b7f10829fb2">12907</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_RXSTARTED_Enabled (1UL) </span></div><div class="line"><a name="l12908"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8032efbb5f1be941ac0662334a796347">12908</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_RXSTARTED_Clear (1UL) </span></div><div class="line"><a name="l12910"></a><span class="lineno">12910</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 17 : Write &#39;1&#39; to Disable interrupt for RXTO event */</span><span class="preprocessor"></span></div><div class="line"><a name="l12911"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad74463739a9da1d160b870ee20e29975">12911</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_RXTO_Pos (17UL) </span></div><div class="line"><a name="l12912"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab706fe265d73f2727b1145f4b6b5f4ef">12912</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_RXTO_Msk (0x1UL &lt;&lt; UARTE_INTENCLR_RXTO_Pos) </span></div><div class="line"><a name="l12913"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a815de3873de7e454f2cadb17823f9ba1">12913</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_RXTO_Disabled (0UL) </span></div><div class="line"><a name="l12914"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9727b8d19eebbaa1817a4283473bc2c9">12914</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_RXTO_Enabled (1UL) </span></div><div class="line"><a name="l12915"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab8390e938943aa71e092ecdd3aa1df66">12915</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_RXTO_Clear (1UL) </span></div><div class="line"><a name="l12917"></a><span class="lineno">12917</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 9 : Write &#39;1&#39; to Disable interrupt for ERROR event */</span><span class="preprocessor"></span></div><div class="line"><a name="l12918"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a83eab3bbfec0ab00143025cb65261ea5">12918</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_ERROR_Pos (9UL) </span></div><div class="line"><a name="l12919"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afef6e9bf7b28cca8e4d4bb1f895f2b91">12919</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_ERROR_Msk (0x1UL &lt;&lt; UARTE_INTENCLR_ERROR_Pos) </span></div><div class="line"><a name="l12920"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aedcafa9890d3527b691f7d371ad03af3">12920</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_ERROR_Disabled (0UL) </span></div><div class="line"><a name="l12921"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a819f8ce9f1fdc2cfdd618a9d73905da3">12921</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_ERROR_Enabled (1UL) </span></div><div class="line"><a name="l12922"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3818f4654d4da4084a8689b260058d68">12922</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_ERROR_Clear (1UL) </span></div><div class="line"><a name="l12924"></a><span class="lineno">12924</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 8 : Write &#39;1&#39; to Disable interrupt for ENDTX event */</span><span class="preprocessor"></span></div><div class="line"><a name="l12925"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af9c727dd7f4120c17053bf89cf5bdb79">12925</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_ENDTX_Pos (8UL) </span></div><div class="line"><a name="l12926"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9e769395109ab8ca5cbe4f799315320b">12926</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_ENDTX_Msk (0x1UL &lt;&lt; UARTE_INTENCLR_ENDTX_Pos) </span></div><div class="line"><a name="l12927"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aadc4fb3ed20e412f414efdef713fb270">12927</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_ENDTX_Disabled (0UL) </span></div><div class="line"><a name="l12928"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae6410fd56d321ab8a4cafc6dc1a0f945">12928</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_ENDTX_Enabled (1UL) </span></div><div class="line"><a name="l12929"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a87c753042b7057bf12e672aa9875297f">12929</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_ENDTX_Clear (1UL) </span></div><div class="line"><a name="l12931"></a><span class="lineno">12931</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 7 : Write &#39;1&#39; to Disable interrupt for TXDRDY event */</span><span class="preprocessor"></span></div><div class="line"><a name="l12932"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9c32933284041a6179f897b536bc1955">12932</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_TXDRDY_Pos (7UL) </span></div><div class="line"><a name="l12933"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a22aabe6cde36679be5c7a0fee55b7274">12933</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_TXDRDY_Msk (0x1UL &lt;&lt; UARTE_INTENCLR_TXDRDY_Pos) </span></div><div class="line"><a name="l12934"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa64452675f4e29ceb52b6aee31e78947">12934</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_TXDRDY_Disabled (0UL) </span></div><div class="line"><a name="l12935"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0000ead5b9fa399c23132d5d27b23c0a">12935</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_TXDRDY_Enabled (1UL) </span></div><div class="line"><a name="l12936"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6d04889ddd55622d1ba739141e2ca74e">12936</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_TXDRDY_Clear (1UL) </span></div><div class="line"><a name="l12938"></a><span class="lineno">12938</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 4 : Write &#39;1&#39; to Disable interrupt for ENDRX event */</span><span class="preprocessor"></span></div><div class="line"><a name="l12939"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a471a446bce08a06ca61f1549610c6bdd">12939</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_ENDRX_Pos (4UL) </span></div><div class="line"><a name="l12940"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa3b2335ffa8bed29952ceb52b76b460f">12940</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_ENDRX_Msk (0x1UL &lt;&lt; UARTE_INTENCLR_ENDRX_Pos) </span></div><div class="line"><a name="l12941"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a77394e421b4c56693eaee96e54b2269a">12941</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_ENDRX_Disabled (0UL) </span></div><div class="line"><a name="l12942"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6dc9af4263a59cbd81dbe9cb61eaaeda">12942</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_ENDRX_Enabled (1UL) </span></div><div class="line"><a name="l12943"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a43a71bca83583b8bd1dbf245f0ef7f49">12943</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_ENDRX_Clear (1UL) </span></div><div class="line"><a name="l12945"></a><span class="lineno">12945</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Write &#39;1&#39; to Disable interrupt for RXDRDY event */</span><span class="preprocessor"></span></div><div class="line"><a name="l12946"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5cd59c3e5491fc07d13c5303bcd1a723">12946</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_RXDRDY_Pos (2UL) </span></div><div class="line"><a name="l12947"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3b9dbf2102a2835045f36f0dbfe4034e">12947</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_RXDRDY_Msk (0x1UL &lt;&lt; UARTE_INTENCLR_RXDRDY_Pos) </span></div><div class="line"><a name="l12948"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a00649944fb6e1a24368db6236bfeda95">12948</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_RXDRDY_Disabled (0UL) </span></div><div class="line"><a name="l12949"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae562c3b1a633bd82dc65cf5dd85e9816">12949</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_RXDRDY_Enabled (1UL) </span></div><div class="line"><a name="l12950"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5b613841adca57b99218a0cdfeaaa9f9">12950</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_RXDRDY_Clear (1UL) </span></div><div class="line"><a name="l12952"></a><span class="lineno">12952</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Write &#39;1&#39; to Disable interrupt for NCTS event */</span><span class="preprocessor"></span></div><div class="line"><a name="l12953"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a18ad1a0c0e3b55958fc922d263ce04a1">12953</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_NCTS_Pos (1UL) </span></div><div class="line"><a name="l12954"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a920a750bbce9fe3ef6e07f721b044a7f">12954</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_NCTS_Msk (0x1UL &lt;&lt; UARTE_INTENCLR_NCTS_Pos) </span></div><div class="line"><a name="l12955"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3e17f3771f566eb7b290ff54db035af5">12955</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_NCTS_Disabled (0UL) </span></div><div class="line"><a name="l12956"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a35c9e1706c61cc6f998acd0640302561">12956</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_NCTS_Enabled (1UL) </span></div><div class="line"><a name="l12957"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a82c491f378d94c04c7ccb64fe81de4e4">12957</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_NCTS_Clear (1UL) </span></div><div class="line"><a name="l12959"></a><span class="lineno">12959</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Write &#39;1&#39; to Disable interrupt for CTS event */</span><span class="preprocessor"></span></div><div class="line"><a name="l12960"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a95e1453dd33b2a0f4e3df18e172cc9dd">12960</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_CTS_Pos (0UL) </span></div><div class="line"><a name="l12961"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a29a343d1120dd2af856ee2457dd6f739">12961</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_CTS_Msk (0x1UL &lt;&lt; UARTE_INTENCLR_CTS_Pos) </span></div><div class="line"><a name="l12962"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aabba52947ff2fdfc27295d6ee399d5cf">12962</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_CTS_Disabled (0UL) </span></div><div class="line"><a name="l12963"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a89e9db875ca6d9ac7fa76804beca7ddb">12963</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_CTS_Enabled (1UL) </span></div><div class="line"><a name="l12964"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae5a55303fd8b550755e13fac8bf43494">12964</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_CTS_Clear (1UL) </span></div><div class="line"><a name="l12966"></a><span class="lineno">12966</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: UARTE_ERRORSRC */</span><span class="preprocessor"></span></div><div class="line"><a name="l12967"></a><span class="lineno">12967</span>&#160;<span class="comment">/* Description: Error source Note : this register is read / write one to clear. */</span></div><div class="line"><a name="l12968"></a><span class="lineno">12968</span>&#160;</div><div class="line"><a name="l12969"></a><span class="lineno">12969</span>&#160;<span class="comment">/* Bit 3 : Break condition */</span></div><div class="line"><a name="l12970"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a77001f7f53ffad29c70b7f871b4ad310">12970</a></span>&#160;<span class="preprocessor">#define UARTE_ERRORSRC_BREAK_Pos (3UL) </span></div><div class="line"><a name="l12971"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae667b498132006688df4f67c8c00d277">12971</a></span>&#160;<span class="preprocessor">#define UARTE_ERRORSRC_BREAK_Msk (0x1UL &lt;&lt; UARTE_ERRORSRC_BREAK_Pos) </span></div><div class="line"><a name="l12972"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ace353552acc7bae0b78e51e939281e8f">12972</a></span>&#160;<span class="preprocessor">#define UARTE_ERRORSRC_BREAK_NotPresent (0UL) </span></div><div class="line"><a name="l12973"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3ab584d2e032c30ebdc20959a103da70">12973</a></span>&#160;<span class="preprocessor">#define UARTE_ERRORSRC_BREAK_Present (1UL) </span></div><div class="line"><a name="l12975"></a><span class="lineno">12975</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Framing error occurred */</span><span class="preprocessor"></span></div><div class="line"><a name="l12976"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aab7424b63b72efe9f741829b3c0e4eb9">12976</a></span>&#160;<span class="preprocessor">#define UARTE_ERRORSRC_FRAMING_Pos (2UL) </span></div><div class="line"><a name="l12977"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af5369570373d57e6c3a733c3265db3d0">12977</a></span>&#160;<span class="preprocessor">#define UARTE_ERRORSRC_FRAMING_Msk (0x1UL &lt;&lt; UARTE_ERRORSRC_FRAMING_Pos) </span></div><div class="line"><a name="l12978"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad4b8140849bfe7c0fafccd3ffe84a2dc">12978</a></span>&#160;<span class="preprocessor">#define UARTE_ERRORSRC_FRAMING_NotPresent (0UL) </span></div><div class="line"><a name="l12979"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5475b7c769f9f916b45dead3a38f317f">12979</a></span>&#160;<span class="preprocessor">#define UARTE_ERRORSRC_FRAMING_Present (1UL) </span></div><div class="line"><a name="l12981"></a><span class="lineno">12981</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Parity error */</span><span class="preprocessor"></span></div><div class="line"><a name="l12982"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acba082f4df86fd0b13ed9b73449d6f34">12982</a></span>&#160;<span class="preprocessor">#define UARTE_ERRORSRC_PARITY_Pos (1UL) </span></div><div class="line"><a name="l12983"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a12b3ca9cdd17cc0a70b69c90e9de4351">12983</a></span>&#160;<span class="preprocessor">#define UARTE_ERRORSRC_PARITY_Msk (0x1UL &lt;&lt; UARTE_ERRORSRC_PARITY_Pos) </span></div><div class="line"><a name="l12984"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4e1d21eedc69c6405bf07bfee2bda8bb">12984</a></span>&#160;<span class="preprocessor">#define UARTE_ERRORSRC_PARITY_NotPresent (0UL) </span></div><div class="line"><a name="l12985"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a637a0b890dc82f96a79cd8725c35550c">12985</a></span>&#160;<span class="preprocessor">#define UARTE_ERRORSRC_PARITY_Present (1UL) </span></div><div class="line"><a name="l12987"></a><span class="lineno">12987</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Overrun error */</span><span class="preprocessor"></span></div><div class="line"><a name="l12988"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#affdd7b4aa79120b4001b5e785c37dd3c">12988</a></span>&#160;<span class="preprocessor">#define UARTE_ERRORSRC_OVERRUN_Pos (0UL) </span></div><div class="line"><a name="l12989"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5d00406e4c4d2a768369b531e8e35ff5">12989</a></span>&#160;<span class="preprocessor">#define UARTE_ERRORSRC_OVERRUN_Msk (0x1UL &lt;&lt; UARTE_ERRORSRC_OVERRUN_Pos) </span></div><div class="line"><a name="l12990"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aabd1dc08d607d67b7da83ac9ae757a74">12990</a></span>&#160;<span class="preprocessor">#define UARTE_ERRORSRC_OVERRUN_NotPresent (0UL) </span></div><div class="line"><a name="l12991"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae7cf8e4b5076222af58b0d8847b8ea62">12991</a></span>&#160;<span class="preprocessor">#define UARTE_ERRORSRC_OVERRUN_Present (1UL) </span></div><div class="line"><a name="l12993"></a><span class="lineno">12993</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: UARTE_ENABLE */</span><span class="preprocessor"></span></div><div class="line"><a name="l12994"></a><span class="lineno">12994</span>&#160;<span class="comment">/* Description: Enable UART */</span></div><div class="line"><a name="l12995"></a><span class="lineno">12995</span>&#160;</div><div class="line"><a name="l12996"></a><span class="lineno">12996</span>&#160;<span class="comment">/* Bits 3..0 : Enable or disable UARTE */</span></div><div class="line"><a name="l12997"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a615c2734c02c154ed7570bd59f9f3a2c">12997</a></span>&#160;<span class="preprocessor">#define UARTE_ENABLE_ENABLE_Pos (0UL) </span></div><div class="line"><a name="l12998"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aabcfe15bb349f2beeeff4b8cc2a07267">12998</a></span>&#160;<span class="preprocessor">#define UARTE_ENABLE_ENABLE_Msk (0xFUL &lt;&lt; UARTE_ENABLE_ENABLE_Pos) </span></div><div class="line"><a name="l12999"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a61ce4ed69af0b0051cf9c7c64738c40c">12999</a></span>&#160;<span class="preprocessor">#define UARTE_ENABLE_ENABLE_Disabled (0UL) </span></div><div class="line"><a name="l13000"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9b4a99cc66af3c8351aea9ef14d0f72c">13000</a></span>&#160;<span class="preprocessor">#define UARTE_ENABLE_ENABLE_Enabled (8UL) </span></div><div class="line"><a name="l13002"></a><span class="lineno">13002</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: UARTE_PSEL_RTS */</span><span class="preprocessor"></span></div><div class="line"><a name="l13003"></a><span class="lineno">13003</span>&#160;<span class="comment">/* Description: Pin select for RTS signal */</span></div><div class="line"><a name="l13004"></a><span class="lineno">13004</span>&#160;</div><div class="line"><a name="l13005"></a><span class="lineno">13005</span>&#160;<span class="comment">/* Bit 31 : Connection */</span></div><div class="line"><a name="l13006"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac0e4a35721caa09f9e08048bd79b3906">13006</a></span>&#160;<span class="preprocessor">#define UARTE_PSEL_RTS_CONNECT_Pos (31UL) </span></div><div class="line"><a name="l13007"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a368929ba12ba1234ca32fb8f76b18c27">13007</a></span>&#160;<span class="preprocessor">#define UARTE_PSEL_RTS_CONNECT_Msk (0x1UL &lt;&lt; UARTE_PSEL_RTS_CONNECT_Pos) </span></div><div class="line"><a name="l13008"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acf6f2435e4b83e6da83d9ef574514c1c">13008</a></span>&#160;<span class="preprocessor">#define UARTE_PSEL_RTS_CONNECT_Connected (0UL) </span></div><div class="line"><a name="l13009"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6ae78ae49550af231f61ea58981d21a3">13009</a></span>&#160;<span class="preprocessor">#define UARTE_PSEL_RTS_CONNECT_Disconnected (1UL) </span></div><div class="line"><a name="l13011"></a><span class="lineno">13011</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 6..5 : Port number */</span><span class="preprocessor"></span></div><div class="line"><a name="l13012"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aefdc015cbf3fd8d1b82f42b2986b0742">13012</a></span>&#160;<span class="preprocessor">#define UARTE_PSEL_RTS_PORT_Pos (5UL) </span></div><div class="line"><a name="l13013"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a169668baabd6ebd05a5b65486235343c">13013</a></span>&#160;<span class="preprocessor">#define UARTE_PSEL_RTS_PORT_Msk (0x3UL &lt;&lt; UARTE_PSEL_RTS_PORT_Pos) </span></div><div class="line"><a name="l13015"></a><span class="lineno">13015</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 4..0 : Pin number */</span><span class="preprocessor"></span></div><div class="line"><a name="l13016"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab98b13715f12aeac993ae23db4754a16">13016</a></span>&#160;<span class="preprocessor">#define UARTE_PSEL_RTS_PIN_Pos (0UL) </span></div><div class="line"><a name="l13017"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a67d556c0a8892c95ff191c4758205dfb">13017</a></span>&#160;<span class="preprocessor">#define UARTE_PSEL_RTS_PIN_Msk (0x1FUL &lt;&lt; UARTE_PSEL_RTS_PIN_Pos) </span></div><div class="line"><a name="l13019"></a><span class="lineno">13019</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: UARTE_PSEL_TXD */</span><span class="preprocessor"></span></div><div class="line"><a name="l13020"></a><span class="lineno">13020</span>&#160;<span class="comment">/* Description: Pin select for TXD signal */</span></div><div class="line"><a name="l13021"></a><span class="lineno">13021</span>&#160;</div><div class="line"><a name="l13022"></a><span class="lineno">13022</span>&#160;<span class="comment">/* Bit 31 : Connection */</span></div><div class="line"><a name="l13023"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab68cc18ef96170570017f79a89eab362">13023</a></span>&#160;<span class="preprocessor">#define UARTE_PSEL_TXD_CONNECT_Pos (31UL) </span></div><div class="line"><a name="l13024"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6b2f1bf9173de47ad68410cdd8f8fb7d">13024</a></span>&#160;<span class="preprocessor">#define UARTE_PSEL_TXD_CONNECT_Msk (0x1UL &lt;&lt; UARTE_PSEL_TXD_CONNECT_Pos) </span></div><div class="line"><a name="l13025"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aaff9eb17ac3b51dadfd74081daa0908b">13025</a></span>&#160;<span class="preprocessor">#define UARTE_PSEL_TXD_CONNECT_Connected (0UL) </span></div><div class="line"><a name="l13026"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab1b17cd0e59c76a665e6e733d69107dc">13026</a></span>&#160;<span class="preprocessor">#define UARTE_PSEL_TXD_CONNECT_Disconnected (1UL) </span></div><div class="line"><a name="l13028"></a><span class="lineno">13028</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 6..5 : Port number */</span><span class="preprocessor"></span></div><div class="line"><a name="l13029"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab86ca1fdc280617d0a260c1f57fe7acd">13029</a></span>&#160;<span class="preprocessor">#define UARTE_PSEL_TXD_PORT_Pos (5UL) </span></div><div class="line"><a name="l13030"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acccc1d64d7691844dd4b867fc2cb1ef0">13030</a></span>&#160;<span class="preprocessor">#define UARTE_PSEL_TXD_PORT_Msk (0x3UL &lt;&lt; UARTE_PSEL_TXD_PORT_Pos) </span></div><div class="line"><a name="l13032"></a><span class="lineno">13032</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 4..0 : Pin number */</span><span class="preprocessor"></span></div><div class="line"><a name="l13033"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad58bac90e9653860c5150d1594331907">13033</a></span>&#160;<span class="preprocessor">#define UARTE_PSEL_TXD_PIN_Pos (0UL) </span></div><div class="line"><a name="l13034"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2e23533d1e529675427eaaaff468f59c">13034</a></span>&#160;<span class="preprocessor">#define UARTE_PSEL_TXD_PIN_Msk (0x1FUL &lt;&lt; UARTE_PSEL_TXD_PIN_Pos) </span></div><div class="line"><a name="l13036"></a><span class="lineno">13036</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: UARTE_PSEL_CTS */</span><span class="preprocessor"></span></div><div class="line"><a name="l13037"></a><span class="lineno">13037</span>&#160;<span class="comment">/* Description: Pin select for CTS signal */</span></div><div class="line"><a name="l13038"></a><span class="lineno">13038</span>&#160;</div><div class="line"><a name="l13039"></a><span class="lineno">13039</span>&#160;<span class="comment">/* Bit 31 : Connection */</span></div><div class="line"><a name="l13040"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aec141b01f7382ba2ebaa06e5627f08e1">13040</a></span>&#160;<span class="preprocessor">#define UARTE_PSEL_CTS_CONNECT_Pos (31UL) </span></div><div class="line"><a name="l13041"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a93b6344b0e738ba3755e9c170d868864">13041</a></span>&#160;<span class="preprocessor">#define UARTE_PSEL_CTS_CONNECT_Msk (0x1UL &lt;&lt; UARTE_PSEL_CTS_CONNECT_Pos) </span></div><div class="line"><a name="l13042"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aed0d5875aa82610ce35d69869463de83">13042</a></span>&#160;<span class="preprocessor">#define UARTE_PSEL_CTS_CONNECT_Connected (0UL) </span></div><div class="line"><a name="l13043"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af80b66e6161c47825f279669b17daa46">13043</a></span>&#160;<span class="preprocessor">#define UARTE_PSEL_CTS_CONNECT_Disconnected (1UL) </span></div><div class="line"><a name="l13045"></a><span class="lineno">13045</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 6..5 : Port number */</span><span class="preprocessor"></span></div><div class="line"><a name="l13046"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1d5e5931e78d8f7c0ffda4ebe644ad9c">13046</a></span>&#160;<span class="preprocessor">#define UARTE_PSEL_CTS_PORT_Pos (5UL) </span></div><div class="line"><a name="l13047"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad9607427bb528e7d703ac4414c6f901e">13047</a></span>&#160;<span class="preprocessor">#define UARTE_PSEL_CTS_PORT_Msk (0x3UL &lt;&lt; UARTE_PSEL_CTS_PORT_Pos) </span></div><div class="line"><a name="l13049"></a><span class="lineno">13049</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 4..0 : Pin number */</span><span class="preprocessor"></span></div><div class="line"><a name="l13050"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7a9761bbefe5d887d4ca39b58256c208">13050</a></span>&#160;<span class="preprocessor">#define UARTE_PSEL_CTS_PIN_Pos (0UL) </span></div><div class="line"><a name="l13051"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2877a249758d814bf8d39cf31809586c">13051</a></span>&#160;<span class="preprocessor">#define UARTE_PSEL_CTS_PIN_Msk (0x1FUL &lt;&lt; UARTE_PSEL_CTS_PIN_Pos) </span></div><div class="line"><a name="l13053"></a><span class="lineno">13053</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: UARTE_PSEL_RXD */</span><span class="preprocessor"></span></div><div class="line"><a name="l13054"></a><span class="lineno">13054</span>&#160;<span class="comment">/* Description: Pin select for RXD signal */</span></div><div class="line"><a name="l13055"></a><span class="lineno">13055</span>&#160;</div><div class="line"><a name="l13056"></a><span class="lineno">13056</span>&#160;<span class="comment">/* Bit 31 : Connection */</span></div><div class="line"><a name="l13057"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4014ec0548925b101090332ae64a6377">13057</a></span>&#160;<span class="preprocessor">#define UARTE_PSEL_RXD_CONNECT_Pos (31UL) </span></div><div class="line"><a name="l13058"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8f0abbd91b64df2bfd44ec8426c52f3d">13058</a></span>&#160;<span class="preprocessor">#define UARTE_PSEL_RXD_CONNECT_Msk (0x1UL &lt;&lt; UARTE_PSEL_RXD_CONNECT_Pos) </span></div><div class="line"><a name="l13059"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2d2715a4660ce87f43e4b21ce7b05873">13059</a></span>&#160;<span class="preprocessor">#define UARTE_PSEL_RXD_CONNECT_Connected (0UL) </span></div><div class="line"><a name="l13060"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a94cd326e2b4859c1d6b26c1107956eb8">13060</a></span>&#160;<span class="preprocessor">#define UARTE_PSEL_RXD_CONNECT_Disconnected (1UL) </span></div><div class="line"><a name="l13062"></a><span class="lineno">13062</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 6..5 : Port number */</span><span class="preprocessor"></span></div><div class="line"><a name="l13063"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7b09c7fe0c2ca29f6673403b5ba1aba5">13063</a></span>&#160;<span class="preprocessor">#define UARTE_PSEL_RXD_PORT_Pos (5UL) </span></div><div class="line"><a name="l13064"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9bf6069ac541ece12656efb59f07ee3d">13064</a></span>&#160;<span class="preprocessor">#define UARTE_PSEL_RXD_PORT_Msk (0x3UL &lt;&lt; UARTE_PSEL_RXD_PORT_Pos) </span></div><div class="line"><a name="l13066"></a><span class="lineno">13066</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 4..0 : Pin number */</span><span class="preprocessor"></span></div><div class="line"><a name="l13067"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adcf2828da0875bd2752c959ceb153577">13067</a></span>&#160;<span class="preprocessor">#define UARTE_PSEL_RXD_PIN_Pos (0UL) </span></div><div class="line"><a name="l13068"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a62440f26addd01d6f2ddf35709ba5e1b">13068</a></span>&#160;<span class="preprocessor">#define UARTE_PSEL_RXD_PIN_Msk (0x1FUL &lt;&lt; UARTE_PSEL_RXD_PIN_Pos) </span></div><div class="line"><a name="l13070"></a><span class="lineno">13070</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: UARTE_BAUDRATE */</span><span class="preprocessor"></span></div><div class="line"><a name="l13071"></a><span class="lineno">13071</span>&#160;<span class="comment">/* Description: Baud rate. Accuracy depends on the HFCLK source selected. */</span></div><div class="line"><a name="l13072"></a><span class="lineno">13072</span>&#160;</div><div class="line"><a name="l13073"></a><span class="lineno">13073</span>&#160;<span class="comment">/* Bits 31..0 : Baud rate */</span></div><div class="line"><a name="l13074"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aea850759e1ede4ccd9cdb104e228bdff">13074</a></span>&#160;<span class="preprocessor">#define UARTE_BAUDRATE_BAUDRATE_Pos (0UL) </span></div><div class="line"><a name="l13075"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8d2566c842b33787827c88e070e6a016">13075</a></span>&#160;<span class="preprocessor">#define UARTE_BAUDRATE_BAUDRATE_Msk (0xFFFFFFFFUL &lt;&lt; UARTE_BAUDRATE_BAUDRATE_Pos) </span></div><div class="line"><a name="l13076"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1287f3d1526ace4defcd051b13b2569d">13076</a></span>&#160;<span class="preprocessor">#define UARTE_BAUDRATE_BAUDRATE_Baud1200 (0x0004F000UL) </span></div><div class="line"><a name="l13077"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae8370ed10cc5b632a581a47dfaaa4e03">13077</a></span>&#160;<span class="preprocessor">#define UARTE_BAUDRATE_BAUDRATE_Baud2400 (0x0009D000UL) </span></div><div class="line"><a name="l13078"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad21e6ac6a2f0a67119eef39afc43482a">13078</a></span>&#160;<span class="preprocessor">#define UARTE_BAUDRATE_BAUDRATE_Baud4800 (0x0013B000UL) </span></div><div class="line"><a name="l13079"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acd932a0748c24a4716f1087bcf60de39">13079</a></span>&#160;<span class="preprocessor">#define UARTE_BAUDRATE_BAUDRATE_Baud9600 (0x00275000UL) </span></div><div class="line"><a name="l13080"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a37771f2a69f102a2627813049b1e38ca">13080</a></span>&#160;<span class="preprocessor">#define UARTE_BAUDRATE_BAUDRATE_Baud14400 (0x003AF000UL) </span></div><div class="line"><a name="l13081"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa06d4b9e412a60095c689b05729b19b3">13081</a></span>&#160;<span class="preprocessor">#define UARTE_BAUDRATE_BAUDRATE_Baud19200 (0x004EA000UL) </span></div><div class="line"><a name="l13082"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac492ff693bc465864d5f531eca283a4a">13082</a></span>&#160;<span class="preprocessor">#define UARTE_BAUDRATE_BAUDRATE_Baud28800 (0x0075C000UL) </span></div><div class="line"><a name="l13083"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab8ee09543c0e7106662762d1cc69a4d5">13083</a></span>&#160;<span class="preprocessor">#define UARTE_BAUDRATE_BAUDRATE_Baud31250 (0x00800000UL) </span></div><div class="line"><a name="l13084"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abd11a58958806a7e31754049f20e165b">13084</a></span>&#160;<span class="preprocessor">#define UARTE_BAUDRATE_BAUDRATE_Baud38400 (0x009D0000UL) </span></div><div class="line"><a name="l13085"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2a95320c0ffd6975e8dcbfcee584417f">13085</a></span>&#160;<span class="preprocessor">#define UARTE_BAUDRATE_BAUDRATE_Baud56000 (0x00E50000UL) </span></div><div class="line"><a name="l13086"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae6e0dbd14b9dd0144f82433fd4a29344">13086</a></span>&#160;<span class="preprocessor">#define UARTE_BAUDRATE_BAUDRATE_Baud57600 (0x00EB0000UL) </span></div><div class="line"><a name="l13087"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a440ed083a1c8cc50fafe95b5a9bd9ee3">13087</a></span>&#160;<span class="preprocessor">#define UARTE_BAUDRATE_BAUDRATE_Baud76800 (0x013A9000UL) </span></div><div class="line"><a name="l13088"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae9d5515b29448538e73bee426ceb3daa">13088</a></span>&#160;<span class="preprocessor">#define UARTE_BAUDRATE_BAUDRATE_Baud115200 (0x01D60000UL) </span></div><div class="line"><a name="l13089"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa5f71c94eba80a58ad5c178afd9f0b20">13089</a></span>&#160;<span class="preprocessor">#define UARTE_BAUDRATE_BAUDRATE_Baud230400 (0x03B00000UL) </span></div><div class="line"><a name="l13090"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a178f9675b3e8a944044c42d4ba904fd1">13090</a></span>&#160;<span class="preprocessor">#define UARTE_BAUDRATE_BAUDRATE_Baud250000 (0x04000000UL) </span></div><div class="line"><a name="l13091"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae1928d4245ae7bd76d69e296fd424333">13091</a></span>&#160;<span class="preprocessor">#define UARTE_BAUDRATE_BAUDRATE_Baud460800 (0x07400000UL) </span></div><div class="line"><a name="l13092"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3fed8b57d9fb52b192af3b2a36c64749">13092</a></span>&#160;<span class="preprocessor">#define UARTE_BAUDRATE_BAUDRATE_Baud921600 (0x0F000000UL) </span></div><div class="line"><a name="l13093"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aaa8dc93a2365239adfb0df61abae8b26">13093</a></span>&#160;<span class="preprocessor">#define UARTE_BAUDRATE_BAUDRATE_Baud1M (0x10000000UL) </span></div><div class="line"><a name="l13095"></a><span class="lineno">13095</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: UARTE_RXD_PTR */</span><span class="preprocessor"></span></div><div class="line"><a name="l13096"></a><span class="lineno">13096</span>&#160;<span class="comment">/* Description: Data pointer */</span></div><div class="line"><a name="l13097"></a><span class="lineno">13097</span>&#160;</div><div class="line"><a name="l13098"></a><span class="lineno">13098</span>&#160;<span class="comment">/* Bits 31..0 : Data pointer */</span></div><div class="line"><a name="l13099"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a010e6f6b1879759b939fe090ded59705">13099</a></span>&#160;<span class="preprocessor">#define UARTE_RXD_PTR_PTR_Pos (0UL) </span></div><div class="line"><a name="l13100"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a650813f3ed039296a655465f238db4ec">13100</a></span>&#160;<span class="preprocessor">#define UARTE_RXD_PTR_PTR_Msk (0xFFFFFFFFUL &lt;&lt; UARTE_RXD_PTR_PTR_Pos) </span></div><div class="line"><a name="l13102"></a><span class="lineno">13102</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: UARTE_RXD_MAXCNT */</span><span class="preprocessor"></span></div><div class="line"><a name="l13103"></a><span class="lineno">13103</span>&#160;<span class="comment">/* Description: Maximum number of bytes in receive buffer */</span></div><div class="line"><a name="l13104"></a><span class="lineno">13104</span>&#160;</div><div class="line"><a name="l13105"></a><span class="lineno">13105</span>&#160;<span class="comment">/* Bits 9..0 : Maximum number of bytes in receive buffer */</span></div><div class="line"><a name="l13106"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a000dfdd30e5e90601da8f35dc9e17835">13106</a></span>&#160;<span class="preprocessor">#define UARTE_RXD_MAXCNT_MAXCNT_Pos (0UL) </span></div><div class="line"><a name="l13107"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aefe3f4049e197a889b1ceb25df5204a9">13107</a></span>&#160;<span class="preprocessor">#define UARTE_RXD_MAXCNT_MAXCNT_Msk (0x3FFUL &lt;&lt; UARTE_RXD_MAXCNT_MAXCNT_Pos) </span></div><div class="line"><a name="l13109"></a><span class="lineno">13109</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: UARTE_RXD_AMOUNT */</span><span class="preprocessor"></span></div><div class="line"><a name="l13110"></a><span class="lineno">13110</span>&#160;<span class="comment">/* Description: Number of bytes transferred in the last transaction */</span></div><div class="line"><a name="l13111"></a><span class="lineno">13111</span>&#160;</div><div class="line"><a name="l13112"></a><span class="lineno">13112</span>&#160;<span class="comment">/* Bits 9..0 : Number of bytes transferred in the last transaction */</span></div><div class="line"><a name="l13113"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af05ae355af35d3b170e42bd4656660f3">13113</a></span>&#160;<span class="preprocessor">#define UARTE_RXD_AMOUNT_AMOUNT_Pos (0UL) </span></div><div class="line"><a name="l13114"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aaed214174e54e2bd04b22676e61e50b9">13114</a></span>&#160;<span class="preprocessor">#define UARTE_RXD_AMOUNT_AMOUNT_Msk (0x3FFUL &lt;&lt; UARTE_RXD_AMOUNT_AMOUNT_Pos) </span></div><div class="line"><a name="l13116"></a><span class="lineno">13116</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: UARTE_TXD_PTR */</span><span class="preprocessor"></span></div><div class="line"><a name="l13117"></a><span class="lineno">13117</span>&#160;<span class="comment">/* Description: Data pointer */</span></div><div class="line"><a name="l13118"></a><span class="lineno">13118</span>&#160;</div><div class="line"><a name="l13119"></a><span class="lineno">13119</span>&#160;<span class="comment">/* Bits 31..0 : Data pointer */</span></div><div class="line"><a name="l13120"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a08f85408c9803be4217f0cc4f159f362">13120</a></span>&#160;<span class="preprocessor">#define UARTE_TXD_PTR_PTR_Pos (0UL) </span></div><div class="line"><a name="l13121"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a931db79205972143424f4c80b3bc44ef">13121</a></span>&#160;<span class="preprocessor">#define UARTE_TXD_PTR_PTR_Msk (0xFFFFFFFFUL &lt;&lt; UARTE_TXD_PTR_PTR_Pos) </span></div><div class="line"><a name="l13123"></a><span class="lineno">13123</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: UARTE_TXD_MAXCNT */</span><span class="preprocessor"></span></div><div class="line"><a name="l13124"></a><span class="lineno">13124</span>&#160;<span class="comment">/* Description: Maximum number of bytes in transmit buffer */</span></div><div class="line"><a name="l13125"></a><span class="lineno">13125</span>&#160;</div><div class="line"><a name="l13126"></a><span class="lineno">13126</span>&#160;<span class="comment">/* Bits 9..0 : Maximum number of bytes in transmit buffer */</span></div><div class="line"><a name="l13127"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af1116f3a98b3827a73146a1cff1e1743">13127</a></span>&#160;<span class="preprocessor">#define UARTE_TXD_MAXCNT_MAXCNT_Pos (0UL) </span></div><div class="line"><a name="l13128"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adc98690180754f224ab83bebb3ea02f9">13128</a></span>&#160;<span class="preprocessor">#define UARTE_TXD_MAXCNT_MAXCNT_Msk (0x3FFUL &lt;&lt; UARTE_TXD_MAXCNT_MAXCNT_Pos) </span></div><div class="line"><a name="l13130"></a><span class="lineno">13130</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: UARTE_TXD_AMOUNT */</span><span class="preprocessor"></span></div><div class="line"><a name="l13131"></a><span class="lineno">13131</span>&#160;<span class="comment">/* Description: Number of bytes transferred in the last transaction */</span></div><div class="line"><a name="l13132"></a><span class="lineno">13132</span>&#160;</div><div class="line"><a name="l13133"></a><span class="lineno">13133</span>&#160;<span class="comment">/* Bits 9..0 : Number of bytes transferred in the last transaction */</span></div><div class="line"><a name="l13134"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a041e28049c5ece770d61d2358b36c3bc">13134</a></span>&#160;<span class="preprocessor">#define UARTE_TXD_AMOUNT_AMOUNT_Pos (0UL) </span></div><div class="line"><a name="l13135"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0e52e385a06e6902571569f7878088b7">13135</a></span>&#160;<span class="preprocessor">#define UARTE_TXD_AMOUNT_AMOUNT_Msk (0x3FFUL &lt;&lt; UARTE_TXD_AMOUNT_AMOUNT_Pos) </span></div><div class="line"><a name="l13137"></a><span class="lineno">13137</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: UARTE_CONFIG */</span><span class="preprocessor"></span></div><div class="line"><a name="l13138"></a><span class="lineno">13138</span>&#160;<span class="comment">/* Description: Configuration of parity and hardware flow control */</span></div><div class="line"><a name="l13139"></a><span class="lineno">13139</span>&#160;</div><div class="line"><a name="l13140"></a><span class="lineno">13140</span>&#160;<span class="comment">/* Bit 4 : Stop bits */</span></div><div class="line"><a name="l13141"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aad3ea41a44621d4bb33c28ce7e155870">13141</a></span>&#160;<span class="preprocessor">#define UARTE_CONFIG_STOP_Pos (4UL) </span></div><div class="line"><a name="l13142"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a155dba6fadda178328a0762d3f5242be">13142</a></span>&#160;<span class="preprocessor">#define UARTE_CONFIG_STOP_Msk (0x1UL &lt;&lt; UARTE_CONFIG_STOP_Pos) </span></div><div class="line"><a name="l13143"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aee19bd6f815ae5c9f227aca667ea2cf8">13143</a></span>&#160;<span class="preprocessor">#define UARTE_CONFIG_STOP_One (0UL) </span></div><div class="line"><a name="l13144"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af5bf512d822adc8deae9ecc4d23bd38a">13144</a></span>&#160;<span class="preprocessor">#define UARTE_CONFIG_STOP_Two (1UL) </span></div><div class="line"><a name="l13146"></a><span class="lineno">13146</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 3..1 : Parity */</span><span class="preprocessor"></span></div><div class="line"><a name="l13147"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a522da35220e0bf3c45e5ab5cae229c82">13147</a></span>&#160;<span class="preprocessor">#define UARTE_CONFIG_PARITY_Pos (1UL) </span></div><div class="line"><a name="l13148"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4d21be76318a509dd3ac22269e1fd066">13148</a></span>&#160;<span class="preprocessor">#define UARTE_CONFIG_PARITY_Msk (0x7UL &lt;&lt; UARTE_CONFIG_PARITY_Pos) </span></div><div class="line"><a name="l13149"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a69b53a0788de665486e549a02f9bbbeb">13149</a></span>&#160;<span class="preprocessor">#define UARTE_CONFIG_PARITY_Excluded (0x0UL) </span></div><div class="line"><a name="l13150"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa37c32787a3baaf2d12e60bfbaaa789b">13150</a></span>&#160;<span class="preprocessor">#define UARTE_CONFIG_PARITY_Included (0x7UL) </span></div><div class="line"><a name="l13152"></a><span class="lineno">13152</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Hardware flow control */</span><span class="preprocessor"></span></div><div class="line"><a name="l13153"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a26bc0f3180eb5fa0dfbee81ad005a299">13153</a></span>&#160;<span class="preprocessor">#define UARTE_CONFIG_HWFC_Pos (0UL) </span></div><div class="line"><a name="l13154"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a562df510dc85a4ec4e6408d92e7e671e">13154</a></span>&#160;<span class="preprocessor">#define UARTE_CONFIG_HWFC_Msk (0x1UL &lt;&lt; UARTE_CONFIG_HWFC_Pos) </span></div><div class="line"><a name="l13155"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac85d6fafa9247f49b47893a5175cc38e">13155</a></span>&#160;<span class="preprocessor">#define UARTE_CONFIG_HWFC_Disabled (0UL) </span></div><div class="line"><a name="l13156"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a98dfc2042bf8147e7815ea0578d57856">13156</a></span>&#160;<span class="preprocessor">#define UARTE_CONFIG_HWFC_Enabled (1UL) </span></div><div class="line"><a name="l13159"></a><span class="lineno">13159</span>&#160;<span class="preprocessor"></span><span class="comment">/* Peripheral: UICR */</span><span class="preprocessor"></span></div><div class="line"><a name="l13160"></a><span class="lineno">13160</span>&#160;<span class="comment">/* Description: User Information Configuration Registers */</span></div><div class="line"><a name="l13161"></a><span class="lineno">13161</span>&#160;</div><div class="line"><a name="l13162"></a><span class="lineno">13162</span>&#160;<span class="comment">/* Register: UICR_NRFFW */</span></div><div class="line"><a name="l13163"></a><span class="lineno">13163</span>&#160;<span class="comment">/* Description: Description collection[0]:  Reserved for Nordic firmware design */</span></div><div class="line"><a name="l13164"></a><span class="lineno">13164</span>&#160;</div><div class="line"><a name="l13165"></a><span class="lineno">13165</span>&#160;<span class="comment">/* Bits 31..0 : Reserved for Nordic firmware design */</span></div><div class="line"><a name="l13166"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab430ee6ba6fe2db58c26567fde5c09e7">13166</a></span>&#160;<span class="preprocessor">#define UICR_NRFFW_NRFFW_Pos (0UL) </span></div><div class="line"><a name="l13167"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa2607b135a6c48776dc7ae1de48171ee">13167</a></span>&#160;<span class="preprocessor">#define UICR_NRFFW_NRFFW_Msk (0xFFFFFFFFUL &lt;&lt; UICR_NRFFW_NRFFW_Pos) </span></div><div class="line"><a name="l13169"></a><span class="lineno">13169</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: UICR_NRFHW */</span><span class="preprocessor"></span></div><div class="line"><a name="l13170"></a><span class="lineno">13170</span>&#160;<span class="comment">/* Description: Description collection[0]:  Reserved for Nordic hardware design */</span></div><div class="line"><a name="l13171"></a><span class="lineno">13171</span>&#160;</div><div class="line"><a name="l13172"></a><span class="lineno">13172</span>&#160;<span class="comment">/* Bits 31..0 : Reserved for Nordic hardware design */</span></div><div class="line"><a name="l13173"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abb693a23cfab024c2876b82a17d049c3">13173</a></span>&#160;<span class="preprocessor">#define UICR_NRFHW_NRFHW_Pos (0UL) </span></div><div class="line"><a name="l13174"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a179aed304338be64dc13bb55610f825d">13174</a></span>&#160;<span class="preprocessor">#define UICR_NRFHW_NRFHW_Msk (0xFFFFFFFFUL &lt;&lt; UICR_NRFHW_NRFHW_Pos) </span></div><div class="line"><a name="l13176"></a><span class="lineno">13176</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: UICR_CUSTOMER */</span><span class="preprocessor"></span></div><div class="line"><a name="l13177"></a><span class="lineno">13177</span>&#160;<span class="comment">/* Description: Description collection[0]:  Reserved for customer */</span></div><div class="line"><a name="l13178"></a><span class="lineno">13178</span>&#160;</div><div class="line"><a name="l13179"></a><span class="lineno">13179</span>&#160;<span class="comment">/* Bits 31..0 : Reserved for customer */</span></div><div class="line"><a name="l13180"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa1d0a03b6da8506df44779880886b0d3">13180</a></span>&#160;<span class="preprocessor">#define UICR_CUSTOMER_CUSTOMER_Pos (0UL) </span></div><div class="line"><a name="l13181"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1adb49ceb33b3790d260c7baf981e151">13181</a></span>&#160;<span class="preprocessor">#define UICR_CUSTOMER_CUSTOMER_Msk (0xFFFFFFFFUL &lt;&lt; UICR_CUSTOMER_CUSTOMER_Pos) </span></div><div class="line"><a name="l13183"></a><span class="lineno">13183</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: UICR_PSELRESET */</span><span class="preprocessor"></span></div><div class="line"><a name="l13184"></a><span class="lineno">13184</span>&#160;<span class="comment">/* Description: Description collection[0]:  Mapping of the nRESET function */</span></div><div class="line"><a name="l13185"></a><span class="lineno">13185</span>&#160;</div><div class="line"><a name="l13186"></a><span class="lineno">13186</span>&#160;<span class="comment">/* Bit 31 : Connection */</span></div><div class="line"><a name="l13187"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab479784eb0e28f3df0a30ff4a1d60201">13187</a></span>&#160;<span class="preprocessor">#define UICR_PSELRESET_CONNECT_Pos (31UL) </span></div><div class="line"><a name="l13188"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a013c8ac2ff73c9c1229edcd91cb6aeca">13188</a></span>&#160;<span class="preprocessor">#define UICR_PSELRESET_CONNECT_Msk (0x1UL &lt;&lt; UICR_PSELRESET_CONNECT_Pos) </span></div><div class="line"><a name="l13189"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3d1931459ec00da441eba2e2b6450d8d">13189</a></span>&#160;<span class="preprocessor">#define UICR_PSELRESET_CONNECT_Connected (0UL) </span></div><div class="line"><a name="l13190"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a679d831b1e54f9f925f494374d02bbc8">13190</a></span>&#160;<span class="preprocessor">#define UICR_PSELRESET_CONNECT_Disconnected (1UL) </span></div><div class="line"><a name="l13192"></a><span class="lineno">13192</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 6..5 : Port number onto which nRESET is exposed */</span><span class="preprocessor"></span></div><div class="line"><a name="l13193"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a432b2d99b470c3a5bbc5a41e684ea5af">13193</a></span>&#160;<span class="preprocessor">#define UICR_PSELRESET_PORT_Pos (5UL) </span></div><div class="line"><a name="l13194"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab681cd7a702e6551d978ce108579d5ae">13194</a></span>&#160;<span class="preprocessor">#define UICR_PSELRESET_PORT_Msk (0x3UL &lt;&lt; UICR_PSELRESET_PORT_Pos) </span></div><div class="line"><a name="l13196"></a><span class="lineno">13196</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 4..0 : Pin number of PORT onto which nRESET is exposed */</span><span class="preprocessor"></span></div><div class="line"><a name="l13197"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7b6116d08da5685251bcdb3c2fadc6ec">13197</a></span>&#160;<span class="preprocessor">#define UICR_PSELRESET_PIN_Pos (0UL) </span></div><div class="line"><a name="l13198"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a788c9a58628f92251ecb1063d675f21c">13198</a></span>&#160;<span class="preprocessor">#define UICR_PSELRESET_PIN_Msk (0x1FUL &lt;&lt; UICR_PSELRESET_PIN_Pos) </span></div><div class="line"><a name="l13200"></a><span class="lineno">13200</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: UICR_APPROTECT */</span><span class="preprocessor"></span></div><div class="line"><a name="l13201"></a><span class="lineno">13201</span>&#160;<span class="comment">/* Description: Access port protection */</span></div><div class="line"><a name="l13202"></a><span class="lineno">13202</span>&#160;</div><div class="line"><a name="l13203"></a><span class="lineno">13203</span>&#160;<span class="comment">/* Bits 7..0 : Enable or disable Access Port protection. */</span></div><div class="line"><a name="l13204"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a969e1787a9f11ce232a5e0700785496e">13204</a></span>&#160;<span class="preprocessor">#define UICR_APPROTECT_PALL_Pos (0UL) </span></div><div class="line"><a name="l13205"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac6d67307a1fde9ff2396bb0f6d0e47c2">13205</a></span>&#160;<span class="preprocessor">#define UICR_APPROTECT_PALL_Msk (0xFFUL &lt;&lt; UICR_APPROTECT_PALL_Pos) </span></div><div class="line"><a name="l13206"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a651be09c1964ba01efb51d9a03fd512a">13206</a></span>&#160;<span class="preprocessor">#define UICR_APPROTECT_PALL_Enabled (0x00UL) </span></div><div class="line"><a name="l13207"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a65ab8b002c4effa33307f283d20a2b05">13207</a></span>&#160;<span class="preprocessor">#define UICR_APPROTECT_PALL_Disabled (0xFFUL) </span></div><div class="line"><a name="l13209"></a><span class="lineno">13209</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: UICR_NFCPINS */</span><span class="preprocessor"></span></div><div class="line"><a name="l13210"></a><span class="lineno">13210</span>&#160;<span class="comment">/* Description: Setting of pins dedicated to NFC functionality: NFC antenna or GPIO */</span></div><div class="line"><a name="l13211"></a><span class="lineno">13211</span>&#160;</div><div class="line"><a name="l13212"></a><span class="lineno">13212</span>&#160;<span class="comment">/* Bit 0 : Setting of pins dedicated to NFC functionality */</span></div><div class="line"><a name="l13213"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1c6fb16e8af5970c7e54c4663625cbf5">13213</a></span>&#160;<span class="preprocessor">#define UICR_NFCPINS_PROTECT_Pos (0UL) </span></div><div class="line"><a name="l13214"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aafbcaa490296320f02ce0aa23221b238">13214</a></span>&#160;<span class="preprocessor">#define UICR_NFCPINS_PROTECT_Msk (0x1UL &lt;&lt; UICR_NFCPINS_PROTECT_Pos) </span></div><div class="line"><a name="l13215"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6ad1ae25b8de07bde43166cbf9d51a9c">13215</a></span>&#160;<span class="preprocessor">#define UICR_NFCPINS_PROTECT_Disabled (0UL) </span></div><div class="line"><a name="l13216"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa5f49eadaaa4064cd370d3cf8b8af14b">13216</a></span>&#160;<span class="preprocessor">#define UICR_NFCPINS_PROTECT_NFC (1UL) </span></div><div class="line"><a name="l13218"></a><span class="lineno">13218</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: UICR_EXTSUPPLY */</span><span class="preprocessor"></span></div><div class="line"><a name="l13219"></a><span class="lineno">13219</span>&#160;<span class="comment">/* Description: Enable external circuitry to be supplied from VDD pin. Applicable in &#39;High voltage mode&#39; only. */</span></div><div class="line"><a name="l13220"></a><span class="lineno">13220</span>&#160;</div><div class="line"><a name="l13221"></a><span class="lineno">13221</span>&#160;<span class="comment">/* Bit 0 : Enable external circuitry to be supplied from VDD pin (output of REG0 stage). */</span></div><div class="line"><a name="l13222"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1f08799e0590e025aec891afebc7b7a1">13222</a></span>&#160;<span class="preprocessor">#define UICR_EXTSUPPLY_EXTSUPPLY_Pos (0UL) </span></div><div class="line"><a name="l13223"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6adc055e1b408e62472c560bc5d5d933">13223</a></span>&#160;<span class="preprocessor">#define UICR_EXTSUPPLY_EXTSUPPLY_Msk (0x1UL &lt;&lt; UICR_EXTSUPPLY_EXTSUPPLY_Pos) </span></div><div class="line"><a name="l13224"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad307dfb2950e8f606d1ca4051efc0552">13224</a></span>&#160;<span class="preprocessor">#define UICR_EXTSUPPLY_EXTSUPPLY_Disabled (0UL) </span></div><div class="line"><a name="l13225"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afbc466cec3646e75fb41f28a5681bf31">13225</a></span>&#160;<span class="preprocessor">#define UICR_EXTSUPPLY_EXTSUPPLY_Enabled (1UL) </span></div><div class="line"><a name="l13227"></a><span class="lineno">13227</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: UICR_REGOUT0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l13228"></a><span class="lineno">13228</span>&#160;<span class="comment">/* Description: GPIO reference voltage / external output supply voltage in &#39;High voltage mode&#39;. */</span></div><div class="line"><a name="l13229"></a><span class="lineno">13229</span>&#160;</div><div class="line"><a name="l13230"></a><span class="lineno">13230</span>&#160;<span class="comment">/* Bits 2..0 : Output voltage from of REG0 regulator stage. The maximum output voltage from this stage is given as VDDH - VEXDIF. */</span></div><div class="line"><a name="l13231"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aafc053abb433dfcb6543299afaba84b2">13231</a></span>&#160;<span class="preprocessor">#define UICR_REGOUT0_VOUT_Pos (0UL) </span></div><div class="line"><a name="l13232"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a78a856905ad6cf88c8b1a775cd0b4f3d">13232</a></span>&#160;<span class="preprocessor">#define UICR_REGOUT0_VOUT_Msk (0x7UL &lt;&lt; UICR_REGOUT0_VOUT_Pos) </span></div><div class="line"><a name="l13233"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7e3d608b209fca0ffd37e5c2b4cfe967">13233</a></span>&#160;<span class="preprocessor">#define UICR_REGOUT0_VOUT_1V8 (0UL) </span></div><div class="line"><a name="l13234"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa83bfcfc1fd979cf980e0f713c740bfe">13234</a></span>&#160;<span class="preprocessor">#define UICR_REGOUT0_VOUT_2V1 (1UL) </span></div><div class="line"><a name="l13235"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7839e8e2ab8abaa19d89d50966dc21a7">13235</a></span>&#160;<span class="preprocessor">#define UICR_REGOUT0_VOUT_2V4 (2UL) </span></div><div class="line"><a name="l13236"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5bfad26b53ab60cbfcd5a1063fe8f9fe">13236</a></span>&#160;<span class="preprocessor">#define UICR_REGOUT0_VOUT_2V7 (3UL) </span></div><div class="line"><a name="l13237"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a03cb35471198bf89dc99ffefed8d31f7">13237</a></span>&#160;<span class="preprocessor">#define UICR_REGOUT0_VOUT_3V0 (4UL) </span></div><div class="line"><a name="l13238"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae247f6b6d261c4f595ef5106955da7ea">13238</a></span>&#160;<span class="preprocessor">#define UICR_REGOUT0_VOUT_3V3 (5UL) </span></div><div class="line"><a name="l13239"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a154408b5415ffc2769ed3ff646dcb4b9">13239</a></span>&#160;<span class="preprocessor">#define UICR_REGOUT0_VOUT_DEFAULT (7UL) </span></div><div class="line"><a name="l13242"></a><span class="lineno">13242</span>&#160;<span class="preprocessor"></span><span class="comment">/* Peripheral: USBD */</span><span class="preprocessor"></span></div><div class="line"><a name="l13243"></a><span class="lineno">13243</span>&#160;<span class="comment">/* Description: Universal Serial Bus device */</span></div><div class="line"><a name="l13244"></a><span class="lineno">13244</span>&#160;</div><div class="line"><a name="l13245"></a><span class="lineno">13245</span>&#160;<span class="comment">/* Register: USBD_SHORTS */</span></div><div class="line"><a name="l13246"></a><span class="lineno">13246</span>&#160;<span class="comment">/* Description: Shortcut register */</span></div><div class="line"><a name="l13247"></a><span class="lineno">13247</span>&#160;</div><div class="line"><a name="l13248"></a><span class="lineno">13248</span>&#160;<span class="comment">/* Bit 4 : Shortcut between ENDEPOUT[0] event and EP0RCVOUT task */</span></div><div class="line"><a name="l13249"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afc2625d20f8a15b1a6b903268906d54e">13249</a></span>&#160;<span class="preprocessor">#define USBD_SHORTS_ENDEPOUT0_EP0RCVOUT_Pos (4UL) </span></div><div class="line"><a name="l13250"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae1b10f9f27fc8dfbeeb49f8974d7cf62">13250</a></span>&#160;<span class="preprocessor">#define USBD_SHORTS_ENDEPOUT0_EP0RCVOUT_Msk (0x1UL &lt;&lt; USBD_SHORTS_ENDEPOUT0_EP0RCVOUT_Pos) </span></div><div class="line"><a name="l13251"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aec1efdb9531e19c56756e7ed0061760d">13251</a></span>&#160;<span class="preprocessor">#define USBD_SHORTS_ENDEPOUT0_EP0RCVOUT_Disabled (0UL) </span></div><div class="line"><a name="l13252"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a40eceabdce6e79a07f36fc8342cc3a9c">13252</a></span>&#160;<span class="preprocessor">#define USBD_SHORTS_ENDEPOUT0_EP0RCVOUT_Enabled (1UL) </span></div><div class="line"><a name="l13254"></a><span class="lineno">13254</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 3 : Shortcut between ENDEPOUT[0] event and EP0STATUS task */</span><span class="preprocessor"></span></div><div class="line"><a name="l13255"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5cb67123dc2f3a781c64873dc5e6776b">13255</a></span>&#160;<span class="preprocessor">#define USBD_SHORTS_ENDEPOUT0_EP0STATUS_Pos (3UL) </span></div><div class="line"><a name="l13256"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa2ea846ecd6a135b254d2592703929d3">13256</a></span>&#160;<span class="preprocessor">#define USBD_SHORTS_ENDEPOUT0_EP0STATUS_Msk (0x1UL &lt;&lt; USBD_SHORTS_ENDEPOUT0_EP0STATUS_Pos) </span></div><div class="line"><a name="l13257"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a461c68b336cca5baa270d36c2f78190c">13257</a></span>&#160;<span class="preprocessor">#define USBD_SHORTS_ENDEPOUT0_EP0STATUS_Disabled (0UL) </span></div><div class="line"><a name="l13258"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a224efd5eb6fd3907b6d6c054ae4f18da">13258</a></span>&#160;<span class="preprocessor">#define USBD_SHORTS_ENDEPOUT0_EP0STATUS_Enabled (1UL) </span></div><div class="line"><a name="l13260"></a><span class="lineno">13260</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Shortcut between EP0DATADONE event and EP0STATUS task */</span><span class="preprocessor"></span></div><div class="line"><a name="l13261"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8cac7d91b08e664c5ea88ef92331479e">13261</a></span>&#160;<span class="preprocessor">#define USBD_SHORTS_EP0DATADONE_EP0STATUS_Pos (2UL) </span></div><div class="line"><a name="l13262"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af72e18fb79c055c33bcf1eb03d5483f7">13262</a></span>&#160;<span class="preprocessor">#define USBD_SHORTS_EP0DATADONE_EP0STATUS_Msk (0x1UL &lt;&lt; USBD_SHORTS_EP0DATADONE_EP0STATUS_Pos) </span></div><div class="line"><a name="l13263"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a19bff4559b039ed6ba2ba1e9226ec42f">13263</a></span>&#160;<span class="preprocessor">#define USBD_SHORTS_EP0DATADONE_EP0STATUS_Disabled (0UL) </span></div><div class="line"><a name="l13264"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af0ad7fd09390b6ec85dbda8ff4a72cd5">13264</a></span>&#160;<span class="preprocessor">#define USBD_SHORTS_EP0DATADONE_EP0STATUS_Enabled (1UL) </span></div><div class="line"><a name="l13266"></a><span class="lineno">13266</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Shortcut between EP0DATADONE event and STARTEPOUT[0] task */</span><span class="preprocessor"></span></div><div class="line"><a name="l13267"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a76e1a221915af75fd15d622e6e7a5200">13267</a></span>&#160;<span class="preprocessor">#define USBD_SHORTS_EP0DATADONE_STARTEPOUT0_Pos (1UL) </span></div><div class="line"><a name="l13268"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a60a0e5976463961d4e60a93298c8f429">13268</a></span>&#160;<span class="preprocessor">#define USBD_SHORTS_EP0DATADONE_STARTEPOUT0_Msk (0x1UL &lt;&lt; USBD_SHORTS_EP0DATADONE_STARTEPOUT0_Pos) </span></div><div class="line"><a name="l13269"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afb363558f5a384e1c196a943eb3f0745">13269</a></span>&#160;<span class="preprocessor">#define USBD_SHORTS_EP0DATADONE_STARTEPOUT0_Disabled (0UL) </span></div><div class="line"><a name="l13270"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a22cc31f10841bc1e8e9ca3fbe36ffcac">13270</a></span>&#160;<span class="preprocessor">#define USBD_SHORTS_EP0DATADONE_STARTEPOUT0_Enabled (1UL) </span></div><div class="line"><a name="l13272"></a><span class="lineno">13272</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Shortcut between EP0DATADONE event and STARTEPIN[0] task */</span><span class="preprocessor"></span></div><div class="line"><a name="l13273"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a895204a841ce49221cd5bc32f18f4fe0">13273</a></span>&#160;<span class="preprocessor">#define USBD_SHORTS_EP0DATADONE_STARTEPIN0_Pos (0UL) </span></div><div class="line"><a name="l13274"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0a8459cfd5602a8c3115dca38b9243b3">13274</a></span>&#160;<span class="preprocessor">#define USBD_SHORTS_EP0DATADONE_STARTEPIN0_Msk (0x1UL &lt;&lt; USBD_SHORTS_EP0DATADONE_STARTEPIN0_Pos) </span></div><div class="line"><a name="l13275"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aae9c63f6c378aeabad8ac6377395b874">13275</a></span>&#160;<span class="preprocessor">#define USBD_SHORTS_EP0DATADONE_STARTEPIN0_Disabled (0UL) </span></div><div class="line"><a name="l13276"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a87a606ccdeb5adc2cdbe999d4b68f4a6">13276</a></span>&#160;<span class="preprocessor">#define USBD_SHORTS_EP0DATADONE_STARTEPIN0_Enabled (1UL) </span></div><div class="line"><a name="l13278"></a><span class="lineno">13278</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: USBD_INTEN */</span><span class="preprocessor"></span></div><div class="line"><a name="l13279"></a><span class="lineno">13279</span>&#160;<span class="comment">/* Description: Enable or disable interrupt */</span></div><div class="line"><a name="l13280"></a><span class="lineno">13280</span>&#160;</div><div class="line"><a name="l13281"></a><span class="lineno">13281</span>&#160;<span class="comment">/* Bit 25 : Enable or disable interrupt for ACCESSFAULT event */</span></div><div class="line"><a name="l13282"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad7450be213aa821730122902ea7aa4f5">13282</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_ACCESSFAULT_Pos (25UL) </span></div><div class="line"><a name="l13283"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a951b186052bcc7d285ca6a9d45d0f6a2">13283</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_ACCESSFAULT_Msk (0x1UL &lt;&lt; USBD_INTEN_ACCESSFAULT_Pos) </span></div><div class="line"><a name="l13284"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0cf18157b10bda7c83f933980bd619e9">13284</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_ACCESSFAULT_Disabled (0UL) </span></div><div class="line"><a name="l13285"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afb1bbd01976ca1349c65f2a77d6b893e">13285</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_ACCESSFAULT_Enabled (1UL) </span></div><div class="line"><a name="l13287"></a><span class="lineno">13287</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 24 : Enable or disable interrupt for EPDATA event */</span><span class="preprocessor"></span></div><div class="line"><a name="l13288"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac8d1e480a222607722c9421c9e7acaa7">13288</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_EPDATA_Pos (24UL) </span></div><div class="line"><a name="l13289"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7ceb46d24be869600ba3e23bd6a7de44">13289</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_EPDATA_Msk (0x1UL &lt;&lt; USBD_INTEN_EPDATA_Pos) </span></div><div class="line"><a name="l13290"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aeb45ffa1ecd445c5961dfc420388568b">13290</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_EPDATA_Disabled (0UL) </span></div><div class="line"><a name="l13291"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad4b33370d05c288e25bc0d5f6a887d5e">13291</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_EPDATA_Enabled (1UL) </span></div><div class="line"><a name="l13293"></a><span class="lineno">13293</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 23 : Enable or disable interrupt for EP0SETUP event */</span><span class="preprocessor"></span></div><div class="line"><a name="l13294"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7f62c8e1b90bce4daeb83291cff71f29">13294</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_EP0SETUP_Pos (23UL) </span></div><div class="line"><a name="l13295"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af21afba98d776e92c5188cade0aeacfb">13295</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_EP0SETUP_Msk (0x1UL &lt;&lt; USBD_INTEN_EP0SETUP_Pos) </span></div><div class="line"><a name="l13296"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aca02f9319f7bec0ba6009c65f49566cb">13296</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_EP0SETUP_Disabled (0UL) </span></div><div class="line"><a name="l13297"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0c577d6b3b9d870425399314c7ec5c72">13297</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_EP0SETUP_Enabled (1UL) </span></div><div class="line"><a name="l13299"></a><span class="lineno">13299</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 22 : Enable or disable interrupt for USBEVENT event */</span><span class="preprocessor"></span></div><div class="line"><a name="l13300"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a97b4a5309ec7c2a58b46b825caa94540">13300</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_USBEVENT_Pos (22UL) </span></div><div class="line"><a name="l13301"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa6b0fecf6848e324539c57ae702ecaa0">13301</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_USBEVENT_Msk (0x1UL &lt;&lt; USBD_INTEN_USBEVENT_Pos) </span></div><div class="line"><a name="l13302"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae97d5dfa71be6ac4a98b4978f830a9e5">13302</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_USBEVENT_Disabled (0UL) </span></div><div class="line"><a name="l13303"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aade153d3639dcbde6334f419a3d36f35">13303</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_USBEVENT_Enabled (1UL) </span></div><div class="line"><a name="l13305"></a><span class="lineno">13305</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 21 : Enable or disable interrupt for SOF event */</span><span class="preprocessor"></span></div><div class="line"><a name="l13306"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a025fb1cd3ae9292c209b545b1430650e">13306</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_SOF_Pos (21UL) </span></div><div class="line"><a name="l13307"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abe66ba6fea0964634cfd7193693bd20f">13307</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_SOF_Msk (0x1UL &lt;&lt; USBD_INTEN_SOF_Pos) </span></div><div class="line"><a name="l13308"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aee3f03b1f9aaa11b9daca3f51ac147de">13308</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_SOF_Disabled (0UL) </span></div><div class="line"><a name="l13309"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab839561e245c86eef02e94e33403668d">13309</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_SOF_Enabled (1UL) </span></div><div class="line"><a name="l13311"></a><span class="lineno">13311</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 20 : Enable or disable interrupt for ENDISOOUT event */</span><span class="preprocessor"></span></div><div class="line"><a name="l13312"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a59af64f69fea2e863c5025ccf3a7f551">13312</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_ENDISOOUT_Pos (20UL) </span></div><div class="line"><a name="l13313"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3bd7e247b510d42c8a5e0bb202feb19d">13313</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_ENDISOOUT_Msk (0x1UL &lt;&lt; USBD_INTEN_ENDISOOUT_Pos) </span></div><div class="line"><a name="l13314"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2e5568747736102dcb3a643bc5703fa7">13314</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_ENDISOOUT_Disabled (0UL) </span></div><div class="line"><a name="l13315"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af9be8bf0adb366fba5d19979389e6386">13315</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_ENDISOOUT_Enabled (1UL) </span></div><div class="line"><a name="l13317"></a><span class="lineno">13317</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 19 : Enable or disable interrupt for ENDEPOUT[7] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l13318"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8cb9d94bc6c56435a58d0d6de60b7f3b">13318</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_ENDEPOUT7_Pos (19UL) </span></div><div class="line"><a name="l13319"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afc6a94913fca529e61d057436e254eec">13319</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_ENDEPOUT7_Msk (0x1UL &lt;&lt; USBD_INTEN_ENDEPOUT7_Pos) </span></div><div class="line"><a name="l13320"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a124c2655c5489c371e9c8e787f7e4c27">13320</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_ENDEPOUT7_Disabled (0UL) </span></div><div class="line"><a name="l13321"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8aaece330c3cab09f284a6909accf26c">13321</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_ENDEPOUT7_Enabled (1UL) </span></div><div class="line"><a name="l13323"></a><span class="lineno">13323</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 18 : Enable or disable interrupt for ENDEPOUT[6] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l13324"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9dceb33ada3698061465a4a7a566058f">13324</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_ENDEPOUT6_Pos (18UL) </span></div><div class="line"><a name="l13325"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af42ace3c4003e1658318c08caf854638">13325</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_ENDEPOUT6_Msk (0x1UL &lt;&lt; USBD_INTEN_ENDEPOUT6_Pos) </span></div><div class="line"><a name="l13326"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9b76e6082644c0dead79d5611038d78d">13326</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_ENDEPOUT6_Disabled (0UL) </span></div><div class="line"><a name="l13327"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aaad5c43d6b88f2dd84866761b7e182a4">13327</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_ENDEPOUT6_Enabled (1UL) </span></div><div class="line"><a name="l13329"></a><span class="lineno">13329</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 17 : Enable or disable interrupt for ENDEPOUT[5] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l13330"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aba90ac4e96fe08531c83edfa1600fd6d">13330</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_ENDEPOUT5_Pos (17UL) </span></div><div class="line"><a name="l13331"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4eb624f28577945323959ec02c9e824b">13331</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_ENDEPOUT5_Msk (0x1UL &lt;&lt; USBD_INTEN_ENDEPOUT5_Pos) </span></div><div class="line"><a name="l13332"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a20d3db2c76727b893c8f475af5b8b717">13332</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_ENDEPOUT5_Disabled (0UL) </span></div><div class="line"><a name="l13333"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae6d83bb91312123ddf85b085c642e420">13333</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_ENDEPOUT5_Enabled (1UL) </span></div><div class="line"><a name="l13335"></a><span class="lineno">13335</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 16 : Enable or disable interrupt for ENDEPOUT[4] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l13336"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a138353d7c3bbd8dfaa218e625df3bb7d">13336</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_ENDEPOUT4_Pos (16UL) </span></div><div class="line"><a name="l13337"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a54ff323439239e4f1dbd75e8f2ca9d66">13337</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_ENDEPOUT4_Msk (0x1UL &lt;&lt; USBD_INTEN_ENDEPOUT4_Pos) </span></div><div class="line"><a name="l13338"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad1caaca510ca367ab42e576ff4c4bea7">13338</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_ENDEPOUT4_Disabled (0UL) </span></div><div class="line"><a name="l13339"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a083fc543c19128f643795c7f14f43c4c">13339</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_ENDEPOUT4_Enabled (1UL) </span></div><div class="line"><a name="l13341"></a><span class="lineno">13341</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 15 : Enable or disable interrupt for ENDEPOUT[3] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l13342"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7c03e53b9c81d7bde5e0bfcb21da6491">13342</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_ENDEPOUT3_Pos (15UL) </span></div><div class="line"><a name="l13343"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a70e4fbb05ca63d7ee5dd85313cb862f1">13343</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_ENDEPOUT3_Msk (0x1UL &lt;&lt; USBD_INTEN_ENDEPOUT3_Pos) </span></div><div class="line"><a name="l13344"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9f273aebf0fd4a4bd7b77299843bbc7b">13344</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_ENDEPOUT3_Disabled (0UL) </span></div><div class="line"><a name="l13345"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1820d9e5ebff6ec74831518b4ed43c78">13345</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_ENDEPOUT3_Enabled (1UL) </span></div><div class="line"><a name="l13347"></a><span class="lineno">13347</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 14 : Enable or disable interrupt for ENDEPOUT[2] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l13348"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aec29f7f2079516654aaeb35b93f64c34">13348</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_ENDEPOUT2_Pos (14UL) </span></div><div class="line"><a name="l13349"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a87e3014ab7b4c0c82e5c20a56245ca1c">13349</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_ENDEPOUT2_Msk (0x1UL &lt;&lt; USBD_INTEN_ENDEPOUT2_Pos) </span></div><div class="line"><a name="l13350"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9e0de079e10c3e838eab442de1dd7887">13350</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_ENDEPOUT2_Disabled (0UL) </span></div><div class="line"><a name="l13351"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a45ccebc3f72f56c7af15b4735df2561b">13351</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_ENDEPOUT2_Enabled (1UL) </span></div><div class="line"><a name="l13353"></a><span class="lineno">13353</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 13 : Enable or disable interrupt for ENDEPOUT[1] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l13354"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a03c2154385ab46ee7a18575c0e6705bf">13354</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_ENDEPOUT1_Pos (13UL) </span></div><div class="line"><a name="l13355"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a099bcbb46e45afb7b768ff9fd2196b50">13355</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_ENDEPOUT1_Msk (0x1UL &lt;&lt; USBD_INTEN_ENDEPOUT1_Pos) </span></div><div class="line"><a name="l13356"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acf16303f6179c5eec8e12ee41a5a7331">13356</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_ENDEPOUT1_Disabled (0UL) </span></div><div class="line"><a name="l13357"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab0401dbce1fda9de31d777d2f738a7bb">13357</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_ENDEPOUT1_Enabled (1UL) </span></div><div class="line"><a name="l13359"></a><span class="lineno">13359</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 12 : Enable or disable interrupt for ENDEPOUT[0] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l13360"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6fb6d54907a0f8dd70c2225aa59f6285">13360</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_ENDEPOUT0_Pos (12UL) </span></div><div class="line"><a name="l13361"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad25ea1a672b14dc1b3bd28533c5678f1">13361</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_ENDEPOUT0_Msk (0x1UL &lt;&lt; USBD_INTEN_ENDEPOUT0_Pos) </span></div><div class="line"><a name="l13362"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1fd6018ea22fc7c7bc8af4287f9c0e16">13362</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_ENDEPOUT0_Disabled (0UL) </span></div><div class="line"><a name="l13363"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2e11a2f36070385a4f41851c01eb570a">13363</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_ENDEPOUT0_Enabled (1UL) </span></div><div class="line"><a name="l13365"></a><span class="lineno">13365</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 11 : Enable or disable interrupt for ENDISOIN event */</span><span class="preprocessor"></span></div><div class="line"><a name="l13366"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac32632c8da71fc0e0136f1c6dd85ed7d">13366</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_ENDISOIN_Pos (11UL) </span></div><div class="line"><a name="l13367"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8c2ea5311ec3ad1dd35b9b4409b7d048">13367</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_ENDISOIN_Msk (0x1UL &lt;&lt; USBD_INTEN_ENDISOIN_Pos) </span></div><div class="line"><a name="l13368"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac6a083d74aa8ee3248dbc36fd76f8e53">13368</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_ENDISOIN_Disabled (0UL) </span></div><div class="line"><a name="l13369"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aab4d5921ed11973fcc0f77bc4fceee90">13369</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_ENDISOIN_Enabled (1UL) </span></div><div class="line"><a name="l13371"></a><span class="lineno">13371</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 10 : Enable or disable interrupt for EP0DATADONE event */</span><span class="preprocessor"></span></div><div class="line"><a name="l13372"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aee7b8d8f8524706d64d2fa90960b4721">13372</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_EP0DATADONE_Pos (10UL) </span></div><div class="line"><a name="l13373"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab728faf4d75cf7e988468c331a0bb6ad">13373</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_EP0DATADONE_Msk (0x1UL &lt;&lt; USBD_INTEN_EP0DATADONE_Pos) </span></div><div class="line"><a name="l13374"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a38161349b5c689946adbdb711403736a">13374</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_EP0DATADONE_Disabled (0UL) </span></div><div class="line"><a name="l13375"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a764bf9ea3b5dac3778ea638ac3ab8be0">13375</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_EP0DATADONE_Enabled (1UL) </span></div><div class="line"><a name="l13377"></a><span class="lineno">13377</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 9 : Enable or disable interrupt for ENDEPIN[7] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l13378"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2180d17b4189f2edcd214c7adf6b3cad">13378</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_ENDEPIN7_Pos (9UL) </span></div><div class="line"><a name="l13379"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a21771c6bbaa30fab68780ea364536c1b">13379</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_ENDEPIN7_Msk (0x1UL &lt;&lt; USBD_INTEN_ENDEPIN7_Pos) </span></div><div class="line"><a name="l13380"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2021a1552fc682d75bd54465d2c06457">13380</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_ENDEPIN7_Disabled (0UL) </span></div><div class="line"><a name="l13381"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab7bec0e17625ae246eba66e2d9710827">13381</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_ENDEPIN7_Enabled (1UL) </span></div><div class="line"><a name="l13383"></a><span class="lineno">13383</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 8 : Enable or disable interrupt for ENDEPIN[6] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l13384"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#accfd74ba8a630bc80290e742bf522c72">13384</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_ENDEPIN6_Pos (8UL) </span></div><div class="line"><a name="l13385"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3bc628e25f518aba9a5c331f204af1f2">13385</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_ENDEPIN6_Msk (0x1UL &lt;&lt; USBD_INTEN_ENDEPIN6_Pos) </span></div><div class="line"><a name="l13386"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a218dd1538bc0d60f9fa0416cf36cab74">13386</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_ENDEPIN6_Disabled (0UL) </span></div><div class="line"><a name="l13387"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad65f0667a935de7a0d75f03d1c629659">13387</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_ENDEPIN6_Enabled (1UL) </span></div><div class="line"><a name="l13389"></a><span class="lineno">13389</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 7 : Enable or disable interrupt for ENDEPIN[5] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l13390"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5e003a2d8749587ce814e8f572ec1e71">13390</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_ENDEPIN5_Pos (7UL) </span></div><div class="line"><a name="l13391"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a256ab44462a2664b4239794d8f3aba5b">13391</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_ENDEPIN5_Msk (0x1UL &lt;&lt; USBD_INTEN_ENDEPIN5_Pos) </span></div><div class="line"><a name="l13392"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0c71441138dd58510e12dc47d66fa59e">13392</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_ENDEPIN5_Disabled (0UL) </span></div><div class="line"><a name="l13393"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac23fecf0103fc3d8eea87eeaf1fd22d8">13393</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_ENDEPIN5_Enabled (1UL) </span></div><div class="line"><a name="l13395"></a><span class="lineno">13395</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 6 : Enable or disable interrupt for ENDEPIN[4] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l13396"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1838c8efc4b26644970d6739d8ed2d1c">13396</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_ENDEPIN4_Pos (6UL) </span></div><div class="line"><a name="l13397"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a56dec514b203185a9c4e3aa692c4f09e">13397</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_ENDEPIN4_Msk (0x1UL &lt;&lt; USBD_INTEN_ENDEPIN4_Pos) </span></div><div class="line"><a name="l13398"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a46ce0d424ba55b3a9384fcf28ef6e342">13398</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_ENDEPIN4_Disabled (0UL) </span></div><div class="line"><a name="l13399"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a15a2d3c0bb46d8a34be28b9b1d3d4bdd">13399</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_ENDEPIN4_Enabled (1UL) </span></div><div class="line"><a name="l13401"></a><span class="lineno">13401</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 5 : Enable or disable interrupt for ENDEPIN[3] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l13402"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aaafce401e5c2f0f710e0591c269de7a5">13402</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_ENDEPIN3_Pos (5UL) </span></div><div class="line"><a name="l13403"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9554356cff55be8ceeec327a17aa854e">13403</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_ENDEPIN3_Msk (0x1UL &lt;&lt; USBD_INTEN_ENDEPIN3_Pos) </span></div><div class="line"><a name="l13404"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acef875c899b75f60ae4d66ea1e33c2ba">13404</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_ENDEPIN3_Disabled (0UL) </span></div><div class="line"><a name="l13405"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1a0c2015165b7f64063b3f1f4706b123">13405</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_ENDEPIN3_Enabled (1UL) </span></div><div class="line"><a name="l13407"></a><span class="lineno">13407</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 4 : Enable or disable interrupt for ENDEPIN[2] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l13408"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a44ffefac78062d360308ecb31544bec0">13408</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_ENDEPIN2_Pos (4UL) </span></div><div class="line"><a name="l13409"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af0d676e86e6b58e4cbc55bad819720f6">13409</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_ENDEPIN2_Msk (0x1UL &lt;&lt; USBD_INTEN_ENDEPIN2_Pos) </span></div><div class="line"><a name="l13410"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aba5686966038dbd10f81a3a625a779a4">13410</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_ENDEPIN2_Disabled (0UL) </span></div><div class="line"><a name="l13411"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5b61a91204164fc74f49804003b41a28">13411</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_ENDEPIN2_Enabled (1UL) </span></div><div class="line"><a name="l13413"></a><span class="lineno">13413</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 3 : Enable or disable interrupt for ENDEPIN[1] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l13414"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adc6d2ac8a4db674f1e7717d2282c48b4">13414</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_ENDEPIN1_Pos (3UL) </span></div><div class="line"><a name="l13415"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a995f5ca9b98ab4e2dede88cf98863f2b">13415</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_ENDEPIN1_Msk (0x1UL &lt;&lt; USBD_INTEN_ENDEPIN1_Pos) </span></div><div class="line"><a name="l13416"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4c1c248fdee131dc0b3ebf5c525e9142">13416</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_ENDEPIN1_Disabled (0UL) </span></div><div class="line"><a name="l13417"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad44ae8f42ea4006ecf386a08349aa49b">13417</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_ENDEPIN1_Enabled (1UL) </span></div><div class="line"><a name="l13419"></a><span class="lineno">13419</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Enable or disable interrupt for ENDEPIN[0] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l13420"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6377b57b6336e1bbd0062e5e00ad5a73">13420</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_ENDEPIN0_Pos (2UL) </span></div><div class="line"><a name="l13421"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a875c44ff93563b1ed96de2dda70ce989">13421</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_ENDEPIN0_Msk (0x1UL &lt;&lt; USBD_INTEN_ENDEPIN0_Pos) </span></div><div class="line"><a name="l13422"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7e695d72a8f1b09e3a545916f158718e">13422</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_ENDEPIN0_Disabled (0UL) </span></div><div class="line"><a name="l13423"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1896f7efc7158054b229143395cb0017">13423</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_ENDEPIN0_Enabled (1UL) </span></div><div class="line"><a name="l13425"></a><span class="lineno">13425</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Enable or disable interrupt for STARTED event */</span><span class="preprocessor"></span></div><div class="line"><a name="l13426"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae60e2296f3914a1b55662959f308f424">13426</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_STARTED_Pos (1UL) </span></div><div class="line"><a name="l13427"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a34dabdc35a0eb4a7d377c4ebed3fb98e">13427</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_STARTED_Msk (0x1UL &lt;&lt; USBD_INTEN_STARTED_Pos) </span></div><div class="line"><a name="l13428"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0976034faeb95468e3c352b67f86d177">13428</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_STARTED_Disabled (0UL) </span></div><div class="line"><a name="l13429"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afe8d13df1eb9b95fcfd053be84026fe7">13429</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_STARTED_Enabled (1UL) </span></div><div class="line"><a name="l13431"></a><span class="lineno">13431</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Enable or disable interrupt for USBRESET event */</span><span class="preprocessor"></span></div><div class="line"><a name="l13432"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab312086989c9afe8d2ceaa9e620a4f83">13432</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_USBRESET_Pos (0UL) </span></div><div class="line"><a name="l13433"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#accb612ff943203a075e6401af6ee5039">13433</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_USBRESET_Msk (0x1UL &lt;&lt; USBD_INTEN_USBRESET_Pos) </span></div><div class="line"><a name="l13434"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab0f4890cb50687eb1e9dd7284b706c18">13434</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_USBRESET_Disabled (0UL) </span></div><div class="line"><a name="l13435"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8a71b20e58f972376da1963674bd07d1">13435</a></span>&#160;<span class="preprocessor">#define USBD_INTEN_USBRESET_Enabled (1UL) </span></div><div class="line"><a name="l13437"></a><span class="lineno">13437</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: USBD_INTENSET */</span><span class="preprocessor"></span></div><div class="line"><a name="l13438"></a><span class="lineno">13438</span>&#160;<span class="comment">/* Description: Enable interrupt */</span></div><div class="line"><a name="l13439"></a><span class="lineno">13439</span>&#160;</div><div class="line"><a name="l13440"></a><span class="lineno">13440</span>&#160;<span class="comment">/* Bit 25 : Write &#39;1&#39; to Enable interrupt for ACCESSFAULT event */</span></div><div class="line"><a name="l13441"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a26f948857dd57d9502944c3cf6cafebf">13441</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_ACCESSFAULT_Pos (25UL) </span></div><div class="line"><a name="l13442"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0b7c6aa520c1ce04674251979fb22149">13442</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_ACCESSFAULT_Msk (0x1UL &lt;&lt; USBD_INTENSET_ACCESSFAULT_Pos) </span></div><div class="line"><a name="l13443"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4c14f2b6919832de6251d5caaebc87a0">13443</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_ACCESSFAULT_Disabled (0UL) </span></div><div class="line"><a name="l13444"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a73593dc64d035b1d8ee31e0121b25951">13444</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_ACCESSFAULT_Enabled (1UL) </span></div><div class="line"><a name="l13445"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa2fffdda18a4c907dbc59bd7fe45184b">13445</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_ACCESSFAULT_Set (1UL) </span></div><div class="line"><a name="l13447"></a><span class="lineno">13447</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 24 : Write &#39;1&#39; to Enable interrupt for EPDATA event */</span><span class="preprocessor"></span></div><div class="line"><a name="l13448"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4f3bbb376c468cc1c23ed20caee6edcb">13448</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_EPDATA_Pos (24UL) </span></div><div class="line"><a name="l13449"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a65959c653578ff98f10d52814e10fdac">13449</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_EPDATA_Msk (0x1UL &lt;&lt; USBD_INTENSET_EPDATA_Pos) </span></div><div class="line"><a name="l13450"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad2c774f46a90e59f116c3f01070d4cf9">13450</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_EPDATA_Disabled (0UL) </span></div><div class="line"><a name="l13451"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a229efdf9cfe99677ff56e2a714ff221f">13451</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_EPDATA_Enabled (1UL) </span></div><div class="line"><a name="l13452"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aff1178367a5b8fa7f2c5257579c8fbd5">13452</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_EPDATA_Set (1UL) </span></div><div class="line"><a name="l13454"></a><span class="lineno">13454</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 23 : Write &#39;1&#39; to Enable interrupt for EP0SETUP event */</span><span class="preprocessor"></span></div><div class="line"><a name="l13455"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af9e789351b7dd8eb2ed72a5ad87bf02c">13455</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_EP0SETUP_Pos (23UL) </span></div><div class="line"><a name="l13456"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9ed9fe217a369530cbc1c238d3c93219">13456</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_EP0SETUP_Msk (0x1UL &lt;&lt; USBD_INTENSET_EP0SETUP_Pos) </span></div><div class="line"><a name="l13457"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a846da1fbd5cd5ae3a98f3af9d4361934">13457</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_EP0SETUP_Disabled (0UL) </span></div><div class="line"><a name="l13458"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa01163501d3248a734450c4089844dfe">13458</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_EP0SETUP_Enabled (1UL) </span></div><div class="line"><a name="l13459"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac1ff4bbf37bd174e13243f8b6a88f16f">13459</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_EP0SETUP_Set (1UL) </span></div><div class="line"><a name="l13461"></a><span class="lineno">13461</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 22 : Write &#39;1&#39; to Enable interrupt for USBEVENT event */</span><span class="preprocessor"></span></div><div class="line"><a name="l13462"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4961e86f1186b1affa472f2b0089b1d6">13462</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_USBEVENT_Pos (22UL) </span></div><div class="line"><a name="l13463"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab0133fa5bfaeb8b4d01f43cf5e5c6fd8">13463</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_USBEVENT_Msk (0x1UL &lt;&lt; USBD_INTENSET_USBEVENT_Pos) </span></div><div class="line"><a name="l13464"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a73a5e6a21518c432572ad53d2e7d2f5b">13464</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_USBEVENT_Disabled (0UL) </span></div><div class="line"><a name="l13465"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acf7d2f6c033024d5b139cb7273d70526">13465</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_USBEVENT_Enabled (1UL) </span></div><div class="line"><a name="l13466"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab54cba847f8e13f6e55009e8d2bb58c5">13466</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_USBEVENT_Set (1UL) </span></div><div class="line"><a name="l13468"></a><span class="lineno">13468</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 21 : Write &#39;1&#39; to Enable interrupt for SOF event */</span><span class="preprocessor"></span></div><div class="line"><a name="l13469"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab4a9adff8d71778793e47a8f2a45f726">13469</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_SOF_Pos (21UL) </span></div><div class="line"><a name="l13470"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a756d974b680ff8d7f1cf547a5138d671">13470</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_SOF_Msk (0x1UL &lt;&lt; USBD_INTENSET_SOF_Pos) </span></div><div class="line"><a name="l13471"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4a1ddd31edde0ee0f328069b6142d6d1">13471</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_SOF_Disabled (0UL) </span></div><div class="line"><a name="l13472"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abb1cdc20f902912a33fd14461b7fdebb">13472</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_SOF_Enabled (1UL) </span></div><div class="line"><a name="l13473"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0b6214aa0a2ccfc46c4bf5a1df029d65">13473</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_SOF_Set (1UL) </span></div><div class="line"><a name="l13475"></a><span class="lineno">13475</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 20 : Write &#39;1&#39; to Enable interrupt for ENDISOOUT event */</span><span class="preprocessor"></span></div><div class="line"><a name="l13476"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5ef60ab68bf0c8110b477d6265fa121e">13476</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_ENDISOOUT_Pos (20UL) </span></div><div class="line"><a name="l13477"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6da9a706d122e1e656623143d53dcf2d">13477</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_ENDISOOUT_Msk (0x1UL &lt;&lt; USBD_INTENSET_ENDISOOUT_Pos) </span></div><div class="line"><a name="l13478"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a168eef872c0a6a25ac5c20e6166bb121">13478</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_ENDISOOUT_Disabled (0UL) </span></div><div class="line"><a name="l13479"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6f415ae86454b2007a85e4bf29d33149">13479</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_ENDISOOUT_Enabled (1UL) </span></div><div class="line"><a name="l13480"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac811da6755eec4418ffa4b57c05f1462">13480</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_ENDISOOUT_Set (1UL) </span></div><div class="line"><a name="l13482"></a><span class="lineno">13482</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 19 : Write &#39;1&#39; to Enable interrupt for ENDEPOUT[7] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l13483"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aedcb78d584206ccb461d0bb86d4ed606">13483</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_ENDEPOUT7_Pos (19UL) </span></div><div class="line"><a name="l13484"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a07ee29c56db20c7576bb2a177e7d9933">13484</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_ENDEPOUT7_Msk (0x1UL &lt;&lt; USBD_INTENSET_ENDEPOUT7_Pos) </span></div><div class="line"><a name="l13485"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a90f6168282f6b1cc2f88c45488344600">13485</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_ENDEPOUT7_Disabled (0UL) </span></div><div class="line"><a name="l13486"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acf9f59d6f5e94b2f8ccb88fd2150f6cd">13486</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_ENDEPOUT7_Enabled (1UL) </span></div><div class="line"><a name="l13487"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5b39ab9b44232e7d752f9c70f35fb34b">13487</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_ENDEPOUT7_Set (1UL) </span></div><div class="line"><a name="l13489"></a><span class="lineno">13489</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 18 : Write &#39;1&#39; to Enable interrupt for ENDEPOUT[6] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l13490"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a10d1b2c3db9f708d4e4a07951271b411">13490</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_ENDEPOUT6_Pos (18UL) </span></div><div class="line"><a name="l13491"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a21179618d40abf4e1278181b3c07f4a3">13491</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_ENDEPOUT6_Msk (0x1UL &lt;&lt; USBD_INTENSET_ENDEPOUT6_Pos) </span></div><div class="line"><a name="l13492"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4724669a3a4dfdb915ce5371b970c9bb">13492</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_ENDEPOUT6_Disabled (0UL) </span></div><div class="line"><a name="l13493"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a229d5ebd22aec149418a6a3fac22bcfb">13493</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_ENDEPOUT6_Enabled (1UL) </span></div><div class="line"><a name="l13494"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae0247d58ba7c164ad9f95fbab3415304">13494</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_ENDEPOUT6_Set (1UL) </span></div><div class="line"><a name="l13496"></a><span class="lineno">13496</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 17 : Write &#39;1&#39; to Enable interrupt for ENDEPOUT[5] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l13497"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9611a630da4cfe51db263aba02ecae9d">13497</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_ENDEPOUT5_Pos (17UL) </span></div><div class="line"><a name="l13498"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2e8d9ff47b645a0ec56d228984194540">13498</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_ENDEPOUT5_Msk (0x1UL &lt;&lt; USBD_INTENSET_ENDEPOUT5_Pos) </span></div><div class="line"><a name="l13499"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab9d5b593cd7c534b1432a6446cc40798">13499</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_ENDEPOUT5_Disabled (0UL) </span></div><div class="line"><a name="l13500"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a52e49858f599211c856c2e539f3734ca">13500</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_ENDEPOUT5_Enabled (1UL) </span></div><div class="line"><a name="l13501"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a859aaa19172697fc855c069909342ef0">13501</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_ENDEPOUT5_Set (1UL) </span></div><div class="line"><a name="l13503"></a><span class="lineno">13503</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 16 : Write &#39;1&#39; to Enable interrupt for ENDEPOUT[4] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l13504"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5be400c95d23aad5935db39c5909e3f4">13504</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_ENDEPOUT4_Pos (16UL) </span></div><div class="line"><a name="l13505"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aaf8a829af35a18787f8027bf882f50fb">13505</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_ENDEPOUT4_Msk (0x1UL &lt;&lt; USBD_INTENSET_ENDEPOUT4_Pos) </span></div><div class="line"><a name="l13506"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad43ebd2fd77b9fae041025718d0b0380">13506</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_ENDEPOUT4_Disabled (0UL) </span></div><div class="line"><a name="l13507"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a97e92a0842a8246fb1f40a10e0dcb492">13507</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_ENDEPOUT4_Enabled (1UL) </span></div><div class="line"><a name="l13508"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2763aa45d0d9d9b2f24e69b5a3f50b2c">13508</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_ENDEPOUT4_Set (1UL) </span></div><div class="line"><a name="l13510"></a><span class="lineno">13510</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 15 : Write &#39;1&#39; to Enable interrupt for ENDEPOUT[3] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l13511"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adcffdd72bf0f31a9ec647e36b0d29f98">13511</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_ENDEPOUT3_Pos (15UL) </span></div><div class="line"><a name="l13512"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a49f325807ad9371270ecb242bd776034">13512</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_ENDEPOUT3_Msk (0x1UL &lt;&lt; USBD_INTENSET_ENDEPOUT3_Pos) </span></div><div class="line"><a name="l13513"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a66644f7f01676c237fdbc47d188d05fc">13513</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_ENDEPOUT3_Disabled (0UL) </span></div><div class="line"><a name="l13514"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aff8a3205a9ce131bbb325d1a833b4f5b">13514</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_ENDEPOUT3_Enabled (1UL) </span></div><div class="line"><a name="l13515"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abecba7505d1da856e0de7a89eae6348b">13515</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_ENDEPOUT3_Set (1UL) </span></div><div class="line"><a name="l13517"></a><span class="lineno">13517</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 14 : Write &#39;1&#39; to Enable interrupt for ENDEPOUT[2] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l13518"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a367959b1edea545e289256fc7c245cb7">13518</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_ENDEPOUT2_Pos (14UL) </span></div><div class="line"><a name="l13519"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad9c7829552758a92a7c2a92e85cdc642">13519</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_ENDEPOUT2_Msk (0x1UL &lt;&lt; USBD_INTENSET_ENDEPOUT2_Pos) </span></div><div class="line"><a name="l13520"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a86e7155b8bef8cb26ec104229b9053ef">13520</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_ENDEPOUT2_Disabled (0UL) </span></div><div class="line"><a name="l13521"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9095664a6b7d56f9d6b8e1b38ef18250">13521</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_ENDEPOUT2_Enabled (1UL) </span></div><div class="line"><a name="l13522"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8c89add36d4da7ad54b2c71b6d21190d">13522</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_ENDEPOUT2_Set (1UL) </span></div><div class="line"><a name="l13524"></a><span class="lineno">13524</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 13 : Write &#39;1&#39; to Enable interrupt for ENDEPOUT[1] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l13525"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aea25a5a2af1e5d275b8f171e57283621">13525</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_ENDEPOUT1_Pos (13UL) </span></div><div class="line"><a name="l13526"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abde45f44f4a4d70b331be50862fd6f8e">13526</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_ENDEPOUT1_Msk (0x1UL &lt;&lt; USBD_INTENSET_ENDEPOUT1_Pos) </span></div><div class="line"><a name="l13527"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac3826567eabd3a058b7ea38e062e1c7f">13527</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_ENDEPOUT1_Disabled (0UL) </span></div><div class="line"><a name="l13528"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa673676d491d182d3bd3c21268b62974">13528</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_ENDEPOUT1_Enabled (1UL) </span></div><div class="line"><a name="l13529"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a02be1472c6a3d97b3c001d3ff7975804">13529</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_ENDEPOUT1_Set (1UL) </span></div><div class="line"><a name="l13531"></a><span class="lineno">13531</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 12 : Write &#39;1&#39; to Enable interrupt for ENDEPOUT[0] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l13532"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1da3d565b69009fa5184a2e8ce946bef">13532</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_ENDEPOUT0_Pos (12UL) </span></div><div class="line"><a name="l13533"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aee289ce2cdf95fc0f6a6bdecc54c565b">13533</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_ENDEPOUT0_Msk (0x1UL &lt;&lt; USBD_INTENSET_ENDEPOUT0_Pos) </span></div><div class="line"><a name="l13534"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6c1abd0445be8dbecbced2f89e5c1b26">13534</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_ENDEPOUT0_Disabled (0UL) </span></div><div class="line"><a name="l13535"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7fa822b672e3fc032d76c4bbab61b344">13535</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_ENDEPOUT0_Enabled (1UL) </span></div><div class="line"><a name="l13536"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aaa1d8e4a6d58b0741731cc08a00ab40c">13536</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_ENDEPOUT0_Set (1UL) </span></div><div class="line"><a name="l13538"></a><span class="lineno">13538</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 11 : Write &#39;1&#39; to Enable interrupt for ENDISOIN event */</span><span class="preprocessor"></span></div><div class="line"><a name="l13539"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a05b3d0ee7561ddaab709a63eaf342f5c">13539</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_ENDISOIN_Pos (11UL) </span></div><div class="line"><a name="l13540"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a17879d56d7a0dc6238a3f46375496d5b">13540</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_ENDISOIN_Msk (0x1UL &lt;&lt; USBD_INTENSET_ENDISOIN_Pos) </span></div><div class="line"><a name="l13541"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9f8d92a1f2a6ccc854587dc6529834e9">13541</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_ENDISOIN_Disabled (0UL) </span></div><div class="line"><a name="l13542"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3af54a96a6a62de24901ba336ae173b7">13542</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_ENDISOIN_Enabled (1UL) </span></div><div class="line"><a name="l13543"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7f3b57e75813ee04192a178ba6de14df">13543</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_ENDISOIN_Set (1UL) </span></div><div class="line"><a name="l13545"></a><span class="lineno">13545</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 10 : Write &#39;1&#39; to Enable interrupt for EP0DATADONE event */</span><span class="preprocessor"></span></div><div class="line"><a name="l13546"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a871003c71e012bb377fbf67a2a9b50bc">13546</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_EP0DATADONE_Pos (10UL) </span></div><div class="line"><a name="l13547"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae92977ee2153b90d1597f791998d8195">13547</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_EP0DATADONE_Msk (0x1UL &lt;&lt; USBD_INTENSET_EP0DATADONE_Pos) </span></div><div class="line"><a name="l13548"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3d912ba253e02a41a8ba5aaf0d1548db">13548</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_EP0DATADONE_Disabled (0UL) </span></div><div class="line"><a name="l13549"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1f4692c2d618aadf5709d3bc0961f51d">13549</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_EP0DATADONE_Enabled (1UL) </span></div><div class="line"><a name="l13550"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6136dae0a65a8b1eac702d7242a7e08e">13550</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_EP0DATADONE_Set (1UL) </span></div><div class="line"><a name="l13552"></a><span class="lineno">13552</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 9 : Write &#39;1&#39; to Enable interrupt for ENDEPIN[7] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l13553"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a883736b0138360b1404be5a18bff8275">13553</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_ENDEPIN7_Pos (9UL) </span></div><div class="line"><a name="l13554"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a122b257397aae0b0ae4caaad8d972f7c">13554</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_ENDEPIN7_Msk (0x1UL &lt;&lt; USBD_INTENSET_ENDEPIN7_Pos) </span></div><div class="line"><a name="l13555"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a56fda20add06e430e31a352ab470eb6b">13555</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_ENDEPIN7_Disabled (0UL) </span></div><div class="line"><a name="l13556"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a779cd00d15530fd844cf1957e982b800">13556</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_ENDEPIN7_Enabled (1UL) </span></div><div class="line"><a name="l13557"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa10f2e8a031286c86b757e730ec7716d">13557</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_ENDEPIN7_Set (1UL) </span></div><div class="line"><a name="l13559"></a><span class="lineno">13559</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 8 : Write &#39;1&#39; to Enable interrupt for ENDEPIN[6] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l13560"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a767e14a0cbe3da1c72e6187e1ae6edd2">13560</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_ENDEPIN6_Pos (8UL) </span></div><div class="line"><a name="l13561"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a095e58fd5258cf1f04c99995ff258c51">13561</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_ENDEPIN6_Msk (0x1UL &lt;&lt; USBD_INTENSET_ENDEPIN6_Pos) </span></div><div class="line"><a name="l13562"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9531cb08b0de4083991d785191ba4d42">13562</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_ENDEPIN6_Disabled (0UL) </span></div><div class="line"><a name="l13563"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a58125cbcb815eced8d2dee00617dd80d">13563</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_ENDEPIN6_Enabled (1UL) </span></div><div class="line"><a name="l13564"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a11c34845ab066388d0178cf3f9cc8109">13564</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_ENDEPIN6_Set (1UL) </span></div><div class="line"><a name="l13566"></a><span class="lineno">13566</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 7 : Write &#39;1&#39; to Enable interrupt for ENDEPIN[5] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l13567"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abcff9d739d734de8f3b03271774c4bd1">13567</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_ENDEPIN5_Pos (7UL) </span></div><div class="line"><a name="l13568"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a53e15a3e59f7469b290f7157dc7c7f2d">13568</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_ENDEPIN5_Msk (0x1UL &lt;&lt; USBD_INTENSET_ENDEPIN5_Pos) </span></div><div class="line"><a name="l13569"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9128054dfa8ce7abbfb771ba0bca114e">13569</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_ENDEPIN5_Disabled (0UL) </span></div><div class="line"><a name="l13570"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af5043edff34158009c9ade82fcee9fc8">13570</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_ENDEPIN5_Enabled (1UL) </span></div><div class="line"><a name="l13571"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abe43ed10fa9254c460143ebe41ddf454">13571</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_ENDEPIN5_Set (1UL) </span></div><div class="line"><a name="l13573"></a><span class="lineno">13573</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 6 : Write &#39;1&#39; to Enable interrupt for ENDEPIN[4] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l13574"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af5427c414e57a3f9a5456fe50699fe30">13574</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_ENDEPIN4_Pos (6UL) </span></div><div class="line"><a name="l13575"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af2cf8373d7aee8b9b2fd0a079da6c2a6">13575</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_ENDEPIN4_Msk (0x1UL &lt;&lt; USBD_INTENSET_ENDEPIN4_Pos) </span></div><div class="line"><a name="l13576"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ade8d6f94309e0e91a4ad65fea5725a1d">13576</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_ENDEPIN4_Disabled (0UL) </span></div><div class="line"><a name="l13577"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abae42e40dbca85837aa19a8bc1218507">13577</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_ENDEPIN4_Enabled (1UL) </span></div><div class="line"><a name="l13578"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae39dd030eb904f690116a7417f670a4a">13578</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_ENDEPIN4_Set (1UL) </span></div><div class="line"><a name="l13580"></a><span class="lineno">13580</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 5 : Write &#39;1&#39; to Enable interrupt for ENDEPIN[3] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l13581"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acd0e10a8d7033a645290d17e55108cf8">13581</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_ENDEPIN3_Pos (5UL) </span></div><div class="line"><a name="l13582"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a94db28e72e3c6b7fb42b45d6e4af34a9">13582</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_ENDEPIN3_Msk (0x1UL &lt;&lt; USBD_INTENSET_ENDEPIN3_Pos) </span></div><div class="line"><a name="l13583"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6d802e19acf6340960e09c9c2b65395d">13583</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_ENDEPIN3_Disabled (0UL) </span></div><div class="line"><a name="l13584"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1f4f928d6490a05c7ac41446864deb55">13584</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_ENDEPIN3_Enabled (1UL) </span></div><div class="line"><a name="l13585"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad4e3c270fda072a2af6950c324deb22b">13585</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_ENDEPIN3_Set (1UL) </span></div><div class="line"><a name="l13587"></a><span class="lineno">13587</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 4 : Write &#39;1&#39; to Enable interrupt for ENDEPIN[2] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l13588"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af665327a19fcf2576f2982f2214fda65">13588</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_ENDEPIN2_Pos (4UL) </span></div><div class="line"><a name="l13589"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8162bdc0adf02fbb55c544f758ccf02f">13589</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_ENDEPIN2_Msk (0x1UL &lt;&lt; USBD_INTENSET_ENDEPIN2_Pos) </span></div><div class="line"><a name="l13590"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6b2df0e6c7fa56bd25fcd4e880e97fee">13590</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_ENDEPIN2_Disabled (0UL) </span></div><div class="line"><a name="l13591"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aacf8322b3b1936defe423a4ff54b1206">13591</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_ENDEPIN2_Enabled (1UL) </span></div><div class="line"><a name="l13592"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae237b9e64084438fc29f25765ae729ce">13592</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_ENDEPIN2_Set (1UL) </span></div><div class="line"><a name="l13594"></a><span class="lineno">13594</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 3 : Write &#39;1&#39; to Enable interrupt for ENDEPIN[1] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l13595"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acd39d676c138aa7f4ba40a552dfb2b26">13595</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_ENDEPIN1_Pos (3UL) </span></div><div class="line"><a name="l13596"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a287f584bb3b68f4428929647a934ba28">13596</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_ENDEPIN1_Msk (0x1UL &lt;&lt; USBD_INTENSET_ENDEPIN1_Pos) </span></div><div class="line"><a name="l13597"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab5448f491f5602dc3745ef58ec40ae65">13597</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_ENDEPIN1_Disabled (0UL) </span></div><div class="line"><a name="l13598"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8fbf0e510b8cf91c8c0c55cb40ee3202">13598</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_ENDEPIN1_Enabled (1UL) </span></div><div class="line"><a name="l13599"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3467054151f3356e01551c1b0d6edbe4">13599</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_ENDEPIN1_Set (1UL) </span></div><div class="line"><a name="l13601"></a><span class="lineno">13601</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Write &#39;1&#39; to Enable interrupt for ENDEPIN[0] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l13602"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa93b9fb54e4207636c67ccdf0eaa5154">13602</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_ENDEPIN0_Pos (2UL) </span></div><div class="line"><a name="l13603"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a62eb111898742a1bb121854e1225362d">13603</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_ENDEPIN0_Msk (0x1UL &lt;&lt; USBD_INTENSET_ENDEPIN0_Pos) </span></div><div class="line"><a name="l13604"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a44e9bba0b7e3fc0cb3a0bf7bc3ac1a18">13604</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_ENDEPIN0_Disabled (0UL) </span></div><div class="line"><a name="l13605"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1c8134142b0889d387e47e8ec67d4f06">13605</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_ENDEPIN0_Enabled (1UL) </span></div><div class="line"><a name="l13606"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac485d1c544f2e3fd23214e9b7802ba65">13606</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_ENDEPIN0_Set (1UL) </span></div><div class="line"><a name="l13608"></a><span class="lineno">13608</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Write &#39;1&#39; to Enable interrupt for STARTED event */</span><span class="preprocessor"></span></div><div class="line"><a name="l13609"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2c2555159f8cb7bff62128ab5bf55c9b">13609</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_STARTED_Pos (1UL) </span></div><div class="line"><a name="l13610"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a11308e08239048c7aee819a79223319f">13610</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_STARTED_Msk (0x1UL &lt;&lt; USBD_INTENSET_STARTED_Pos) </span></div><div class="line"><a name="l13611"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4d942c08034e1a0f29dd03c8b2aa017b">13611</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_STARTED_Disabled (0UL) </span></div><div class="line"><a name="l13612"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a550577e40ec3b8d673558d7d322b4ea0">13612</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_STARTED_Enabled (1UL) </span></div><div class="line"><a name="l13613"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ace1e0e50a42a4135c00a1239ae56fcb9">13613</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_STARTED_Set (1UL) </span></div><div class="line"><a name="l13615"></a><span class="lineno">13615</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Write &#39;1&#39; to Enable interrupt for USBRESET event */</span><span class="preprocessor"></span></div><div class="line"><a name="l13616"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3ecf089ac590e1949e09ddfd99006c83">13616</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_USBRESET_Pos (0UL) </span></div><div class="line"><a name="l13617"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa50ab3f639855416865398d2a7bf3ceb">13617</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_USBRESET_Msk (0x1UL &lt;&lt; USBD_INTENSET_USBRESET_Pos) </span></div><div class="line"><a name="l13618"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a039e33e36e9e61a5a53fb65c655d274a">13618</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_USBRESET_Disabled (0UL) </span></div><div class="line"><a name="l13619"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a500c250e5828243227be1b178564c6a9">13619</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_USBRESET_Enabled (1UL) </span></div><div class="line"><a name="l13620"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8df9afbeb26404c26454392fa93935ee">13620</a></span>&#160;<span class="preprocessor">#define USBD_INTENSET_USBRESET_Set (1UL) </span></div><div class="line"><a name="l13622"></a><span class="lineno">13622</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: USBD_INTENCLR */</span><span class="preprocessor"></span></div><div class="line"><a name="l13623"></a><span class="lineno">13623</span>&#160;<span class="comment">/* Description: Disable interrupt */</span></div><div class="line"><a name="l13624"></a><span class="lineno">13624</span>&#160;</div><div class="line"><a name="l13625"></a><span class="lineno">13625</span>&#160;<span class="comment">/* Bit 25 : Write &#39;1&#39; to Disable interrupt for ACCESSFAULT event */</span></div><div class="line"><a name="l13626"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4832fdc20f618f33b906da41a478f206">13626</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_ACCESSFAULT_Pos (25UL) </span></div><div class="line"><a name="l13627"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abff71219445c88b92ba13fdbde6221a0">13627</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_ACCESSFAULT_Msk (0x1UL &lt;&lt; USBD_INTENCLR_ACCESSFAULT_Pos) </span></div><div class="line"><a name="l13628"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5bb0fd8a81f3f3caaf0bdf3dc694d78b">13628</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_ACCESSFAULT_Disabled (0UL) </span></div><div class="line"><a name="l13629"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a635cd25dc3dca085df9730e97118d616">13629</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_ACCESSFAULT_Enabled (1UL) </span></div><div class="line"><a name="l13630"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a63b9ac985168610c982ef6cdfff19a02">13630</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_ACCESSFAULT_Clear (1UL) </span></div><div class="line"><a name="l13632"></a><span class="lineno">13632</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 24 : Write &#39;1&#39; to Disable interrupt for EPDATA event */</span><span class="preprocessor"></span></div><div class="line"><a name="l13633"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab904afbd0313ea52846efa20ad220c84">13633</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_EPDATA_Pos (24UL) </span></div><div class="line"><a name="l13634"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a58329a518a8f938027daf72d50ade712">13634</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_EPDATA_Msk (0x1UL &lt;&lt; USBD_INTENCLR_EPDATA_Pos) </span></div><div class="line"><a name="l13635"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9b73a9e3eef9f5c7dc8f0428b363a4a0">13635</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_EPDATA_Disabled (0UL) </span></div><div class="line"><a name="l13636"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac979a6aac62c981a8bb43fb573e5b3e1">13636</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_EPDATA_Enabled (1UL) </span></div><div class="line"><a name="l13637"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab737e149712f468b0828d18bebafff53">13637</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_EPDATA_Clear (1UL) </span></div><div class="line"><a name="l13639"></a><span class="lineno">13639</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 23 : Write &#39;1&#39; to Disable interrupt for EP0SETUP event */</span><span class="preprocessor"></span></div><div class="line"><a name="l13640"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a727b50744b1c59f198cae3df621fad1d">13640</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_EP0SETUP_Pos (23UL) </span></div><div class="line"><a name="l13641"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9c600e08789a76eed4f764c64efb27ac">13641</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_EP0SETUP_Msk (0x1UL &lt;&lt; USBD_INTENCLR_EP0SETUP_Pos) </span></div><div class="line"><a name="l13642"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac9e10644a68ea30d4f1d8e2f93661d7f">13642</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_EP0SETUP_Disabled (0UL) </span></div><div class="line"><a name="l13643"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab93ea6229cb99b9c35cc8afe3c9c4c24">13643</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_EP0SETUP_Enabled (1UL) </span></div><div class="line"><a name="l13644"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adc4b141d7f4a794420fedc2ba0c513ef">13644</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_EP0SETUP_Clear (1UL) </span></div><div class="line"><a name="l13646"></a><span class="lineno">13646</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 22 : Write &#39;1&#39; to Disable interrupt for USBEVENT event */</span><span class="preprocessor"></span></div><div class="line"><a name="l13647"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a54041c8b75c8d7b4ee53c8ecf030307d">13647</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_USBEVENT_Pos (22UL) </span></div><div class="line"><a name="l13648"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae026b232186317477f133a52ee852b0f">13648</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_USBEVENT_Msk (0x1UL &lt;&lt; USBD_INTENCLR_USBEVENT_Pos) </span></div><div class="line"><a name="l13649"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a02768e9f921c72bf60d76b139fc3583b">13649</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_USBEVENT_Disabled (0UL) </span></div><div class="line"><a name="l13650"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a01aef110c357949c98b8be184085cb85">13650</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_USBEVENT_Enabled (1UL) </span></div><div class="line"><a name="l13651"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a958ee53678f57a4bd2406bbeeaacb5bb">13651</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_USBEVENT_Clear (1UL) </span></div><div class="line"><a name="l13653"></a><span class="lineno">13653</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 21 : Write &#39;1&#39; to Disable interrupt for SOF event */</span><span class="preprocessor"></span></div><div class="line"><a name="l13654"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af28945d8724203aa71faac6a1b0347ff">13654</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_SOF_Pos (21UL) </span></div><div class="line"><a name="l13655"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac4c2fc8ab3a0013b58d14b2fbfd9e824">13655</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_SOF_Msk (0x1UL &lt;&lt; USBD_INTENCLR_SOF_Pos) </span></div><div class="line"><a name="l13656"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af487a6a2f4f222de23d31a78be806a06">13656</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_SOF_Disabled (0UL) </span></div><div class="line"><a name="l13657"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a720f1b1b5c6d21cf4e53a9de8e043c88">13657</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_SOF_Enabled (1UL) </span></div><div class="line"><a name="l13658"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a21f14076c562b71184fc908d428f39c1">13658</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_SOF_Clear (1UL) </span></div><div class="line"><a name="l13660"></a><span class="lineno">13660</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 20 : Write &#39;1&#39; to Disable interrupt for ENDISOOUT event */</span><span class="preprocessor"></span></div><div class="line"><a name="l13661"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a014a0a009acf445ef4d968db17215550">13661</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_ENDISOOUT_Pos (20UL) </span></div><div class="line"><a name="l13662"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a387eac846b434e69c161d890e06667e5">13662</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_ENDISOOUT_Msk (0x1UL &lt;&lt; USBD_INTENCLR_ENDISOOUT_Pos) </span></div><div class="line"><a name="l13663"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0c8c6155fc8bf8417368e998a96db3c8">13663</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_ENDISOOUT_Disabled (0UL) </span></div><div class="line"><a name="l13664"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abae76e7ff2e15fbf77293c9598860122">13664</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_ENDISOOUT_Enabled (1UL) </span></div><div class="line"><a name="l13665"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1a1a56246c38a05688630e6e8618f4fc">13665</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_ENDISOOUT_Clear (1UL) </span></div><div class="line"><a name="l13667"></a><span class="lineno">13667</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 19 : Write &#39;1&#39; to Disable interrupt for ENDEPOUT[7] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l13668"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7094ac53b141a3fa1d886579fb816735">13668</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_ENDEPOUT7_Pos (19UL) </span></div><div class="line"><a name="l13669"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a45f37f1fafbea66465d51b7afd6054c1">13669</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_ENDEPOUT7_Msk (0x1UL &lt;&lt; USBD_INTENCLR_ENDEPOUT7_Pos) </span></div><div class="line"><a name="l13670"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a24a5d23a13a97864603ceb582e49a197">13670</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_ENDEPOUT7_Disabled (0UL) </span></div><div class="line"><a name="l13671"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aaf11da5d55162948d741b026c143572f">13671</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_ENDEPOUT7_Enabled (1UL) </span></div><div class="line"><a name="l13672"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8ec425248be47c39b03a8845eedbc135">13672</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_ENDEPOUT7_Clear (1UL) </span></div><div class="line"><a name="l13674"></a><span class="lineno">13674</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 18 : Write &#39;1&#39; to Disable interrupt for ENDEPOUT[6] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l13675"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5617d8db59c69940e9d9ff2d51313e88">13675</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_ENDEPOUT6_Pos (18UL) </span></div><div class="line"><a name="l13676"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adbd103780e7fb24cf91ea746fd22fa3c">13676</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_ENDEPOUT6_Msk (0x1UL &lt;&lt; USBD_INTENCLR_ENDEPOUT6_Pos) </span></div><div class="line"><a name="l13677"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5046acb1ad278e03674600101945d307">13677</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_ENDEPOUT6_Disabled (0UL) </span></div><div class="line"><a name="l13678"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2767cbc2afe802ac9d828e495d86132a">13678</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_ENDEPOUT6_Enabled (1UL) </span></div><div class="line"><a name="l13679"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2fb036aeba78b822624f38c2ca7c0fee">13679</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_ENDEPOUT6_Clear (1UL) </span></div><div class="line"><a name="l13681"></a><span class="lineno">13681</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 17 : Write &#39;1&#39; to Disable interrupt for ENDEPOUT[5] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l13682"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae99257c90effa3252997651fbbd52243">13682</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_ENDEPOUT5_Pos (17UL) </span></div><div class="line"><a name="l13683"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2f3cab506c52156ed1beef1ec0aab8c3">13683</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_ENDEPOUT5_Msk (0x1UL &lt;&lt; USBD_INTENCLR_ENDEPOUT5_Pos) </span></div><div class="line"><a name="l13684"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac738bb56417c619051e968e37452a0fe">13684</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_ENDEPOUT5_Disabled (0UL) </span></div><div class="line"><a name="l13685"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a71b51fc21478d9b1fca308bb0f60625f">13685</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_ENDEPOUT5_Enabled (1UL) </span></div><div class="line"><a name="l13686"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3ce328d8ce5837cc1188192bd381749f">13686</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_ENDEPOUT5_Clear (1UL) </span></div><div class="line"><a name="l13688"></a><span class="lineno">13688</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 16 : Write &#39;1&#39; to Disable interrupt for ENDEPOUT[4] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l13689"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acc32610f14954b97c9c8a314b97ef97a">13689</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_ENDEPOUT4_Pos (16UL) </span></div><div class="line"><a name="l13690"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a21bdcc203c17f899bfdc29919198e6bf">13690</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_ENDEPOUT4_Msk (0x1UL &lt;&lt; USBD_INTENCLR_ENDEPOUT4_Pos) </span></div><div class="line"><a name="l13691"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aed8da7ee06e75b36870bbc781df308c7">13691</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_ENDEPOUT4_Disabled (0UL) </span></div><div class="line"><a name="l13692"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8edc585e9e26b0415ec740da72500a5b">13692</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_ENDEPOUT4_Enabled (1UL) </span></div><div class="line"><a name="l13693"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a369114e8defa0cc71d7c802edc7d7e6c">13693</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_ENDEPOUT4_Clear (1UL) </span></div><div class="line"><a name="l13695"></a><span class="lineno">13695</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 15 : Write &#39;1&#39; to Disable interrupt for ENDEPOUT[3] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l13696"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a25403f3dcb8e5b0976c672de8e848169">13696</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_ENDEPOUT3_Pos (15UL) </span></div><div class="line"><a name="l13697"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae7a0cfb008a7b0ec59c7167c36b80cef">13697</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_ENDEPOUT3_Msk (0x1UL &lt;&lt; USBD_INTENCLR_ENDEPOUT3_Pos) </span></div><div class="line"><a name="l13698"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac2fd15b1de379c81dc96ad18b4b5ac84">13698</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_ENDEPOUT3_Disabled (0UL) </span></div><div class="line"><a name="l13699"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae7209fc296d20a23a45da1f9e06631fa">13699</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_ENDEPOUT3_Enabled (1UL) </span></div><div class="line"><a name="l13700"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac68d1464ff1a184b0ad48b6f3be4cb0a">13700</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_ENDEPOUT3_Clear (1UL) </span></div><div class="line"><a name="l13702"></a><span class="lineno">13702</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 14 : Write &#39;1&#39; to Disable interrupt for ENDEPOUT[2] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l13703"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1f70e026a267ead41aab35b21494b0a0">13703</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_ENDEPOUT2_Pos (14UL) </span></div><div class="line"><a name="l13704"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a93266b909ef00c2973abe11a537eda92">13704</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_ENDEPOUT2_Msk (0x1UL &lt;&lt; USBD_INTENCLR_ENDEPOUT2_Pos) </span></div><div class="line"><a name="l13705"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5d1db09b9ce200728e88327017cb6b29">13705</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_ENDEPOUT2_Disabled (0UL) </span></div><div class="line"><a name="l13706"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9ff74b51d3be97931f416bcd297b280a">13706</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_ENDEPOUT2_Enabled (1UL) </span></div><div class="line"><a name="l13707"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adc635cc2b71e2591dd9477a55f7d5ed4">13707</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_ENDEPOUT2_Clear (1UL) </span></div><div class="line"><a name="l13709"></a><span class="lineno">13709</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 13 : Write &#39;1&#39; to Disable interrupt for ENDEPOUT[1] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l13710"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad56ebd930a40cf081dfa8fa03e1cda4e">13710</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_ENDEPOUT1_Pos (13UL) </span></div><div class="line"><a name="l13711"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2edc02e88c03bd199aa137d1b51ff09c">13711</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_ENDEPOUT1_Msk (0x1UL &lt;&lt; USBD_INTENCLR_ENDEPOUT1_Pos) </span></div><div class="line"><a name="l13712"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af8d9be1e2f826136ff4f4a4bbb8b5842">13712</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_ENDEPOUT1_Disabled (0UL) </span></div><div class="line"><a name="l13713"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8a2ce4e021eb1f666044162e152d663b">13713</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_ENDEPOUT1_Enabled (1UL) </span></div><div class="line"><a name="l13714"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a524cbd621cf1cd4dd2e86c0e670117bc">13714</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_ENDEPOUT1_Clear (1UL) </span></div><div class="line"><a name="l13716"></a><span class="lineno">13716</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 12 : Write &#39;1&#39; to Disable interrupt for ENDEPOUT[0] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l13717"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab27a2cc497fa64f773781e2a978d17f9">13717</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_ENDEPOUT0_Pos (12UL) </span></div><div class="line"><a name="l13718"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a331af00f78697f52b1933e31cbe1d853">13718</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_ENDEPOUT0_Msk (0x1UL &lt;&lt; USBD_INTENCLR_ENDEPOUT0_Pos) </span></div><div class="line"><a name="l13719"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a12933787e64f2882e7292038cec3b5ac">13719</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_ENDEPOUT0_Disabled (0UL) </span></div><div class="line"><a name="l13720"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a56e16ff5007b696b80c86d1006b2fab8">13720</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_ENDEPOUT0_Enabled (1UL) </span></div><div class="line"><a name="l13721"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1ea136b4545859187c854e46f42d3571">13721</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_ENDEPOUT0_Clear (1UL) </span></div><div class="line"><a name="l13723"></a><span class="lineno">13723</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 11 : Write &#39;1&#39; to Disable interrupt for ENDISOIN event */</span><span class="preprocessor"></span></div><div class="line"><a name="l13724"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa4077399d4bbe54b7734d312cf2d588a">13724</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_ENDISOIN_Pos (11UL) </span></div><div class="line"><a name="l13725"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a28f0da080806dd2dea195aebccebbb77">13725</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_ENDISOIN_Msk (0x1UL &lt;&lt; USBD_INTENCLR_ENDISOIN_Pos) </span></div><div class="line"><a name="l13726"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adcd65e9a6d543beaf27092504549dfaf">13726</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_ENDISOIN_Disabled (0UL) </span></div><div class="line"><a name="l13727"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ade0e13a4cc623fc13338f7167ae4e03b">13727</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_ENDISOIN_Enabled (1UL) </span></div><div class="line"><a name="l13728"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab8b64155f2655d3af11358b4f4cc59c7">13728</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_ENDISOIN_Clear (1UL) </span></div><div class="line"><a name="l13730"></a><span class="lineno">13730</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 10 : Write &#39;1&#39; to Disable interrupt for EP0DATADONE event */</span><span class="preprocessor"></span></div><div class="line"><a name="l13731"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0e914462e2084bec089c0a8d2999a43e">13731</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_EP0DATADONE_Pos (10UL) </span></div><div class="line"><a name="l13732"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afe622cff164995362ef14552191438fa">13732</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_EP0DATADONE_Msk (0x1UL &lt;&lt; USBD_INTENCLR_EP0DATADONE_Pos) </span></div><div class="line"><a name="l13733"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2d665aacc9903bfb7fc76ff596b38f8c">13733</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_EP0DATADONE_Disabled (0UL) </span></div><div class="line"><a name="l13734"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a199765196d7ab366a765e9aa843c300e">13734</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_EP0DATADONE_Enabled (1UL) </span></div><div class="line"><a name="l13735"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a56c12b189fdd74bd09d939a8e0a51f40">13735</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_EP0DATADONE_Clear (1UL) </span></div><div class="line"><a name="l13737"></a><span class="lineno">13737</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 9 : Write &#39;1&#39; to Disable interrupt for ENDEPIN[7] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l13738"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a34e89e1387176c6a95cbf72309303b46">13738</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_ENDEPIN7_Pos (9UL) </span></div><div class="line"><a name="l13739"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6b3cc37ebecf524dc2ec3b595b4cb61e">13739</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_ENDEPIN7_Msk (0x1UL &lt;&lt; USBD_INTENCLR_ENDEPIN7_Pos) </span></div><div class="line"><a name="l13740"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa9ff395e7967974fd25bbcc81cb34751">13740</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_ENDEPIN7_Disabled (0UL) </span></div><div class="line"><a name="l13741"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae663c96b1a1e26a9e5d1816b3a816f43">13741</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_ENDEPIN7_Enabled (1UL) </span></div><div class="line"><a name="l13742"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7c8354e8aee0d4966a27541ca213ea86">13742</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_ENDEPIN7_Clear (1UL) </span></div><div class="line"><a name="l13744"></a><span class="lineno">13744</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 8 : Write &#39;1&#39; to Disable interrupt for ENDEPIN[6] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l13745"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab1043251f0db67ea63812cbc0892bdfc">13745</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_ENDEPIN6_Pos (8UL) </span></div><div class="line"><a name="l13746"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9f2bfefd7a97c0b7b6ebea732d899782">13746</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_ENDEPIN6_Msk (0x1UL &lt;&lt; USBD_INTENCLR_ENDEPIN6_Pos) </span></div><div class="line"><a name="l13747"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abaa683bea751fe137528a095782e7ec2">13747</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_ENDEPIN6_Disabled (0UL) </span></div><div class="line"><a name="l13748"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac80d8c8b82d98577297fb1573e236d9d">13748</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_ENDEPIN6_Enabled (1UL) </span></div><div class="line"><a name="l13749"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7d211eff93131e8d3fbe3b2d4491cc98">13749</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_ENDEPIN6_Clear (1UL) </span></div><div class="line"><a name="l13751"></a><span class="lineno">13751</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 7 : Write &#39;1&#39; to Disable interrupt for ENDEPIN[5] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l13752"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae956757076155c35ac1c69741f2c3086">13752</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_ENDEPIN5_Pos (7UL) </span></div><div class="line"><a name="l13753"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab5b668c7c29b233fd033b81ccdc9a9d5">13753</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_ENDEPIN5_Msk (0x1UL &lt;&lt; USBD_INTENCLR_ENDEPIN5_Pos) </span></div><div class="line"><a name="l13754"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a263e313577b3c8f1f6cc1486fc020a41">13754</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_ENDEPIN5_Disabled (0UL) </span></div><div class="line"><a name="l13755"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6e187ddee696d28d329f78fcca51a83d">13755</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_ENDEPIN5_Enabled (1UL) </span></div><div class="line"><a name="l13756"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adbabffe8d1b488b78486b1a40512918f">13756</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_ENDEPIN5_Clear (1UL) </span></div><div class="line"><a name="l13758"></a><span class="lineno">13758</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 6 : Write &#39;1&#39; to Disable interrupt for ENDEPIN[4] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l13759"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aecff9ffce3cc24989823f3d7df27be43">13759</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_ENDEPIN4_Pos (6UL) </span></div><div class="line"><a name="l13760"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa92d21d5c50104c24fd937fcc3b22176">13760</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_ENDEPIN4_Msk (0x1UL &lt;&lt; USBD_INTENCLR_ENDEPIN4_Pos) </span></div><div class="line"><a name="l13761"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5af871c2fc8e785dba4e019d6d6beb6b">13761</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_ENDEPIN4_Disabled (0UL) </span></div><div class="line"><a name="l13762"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8b23170560468e48df8acf2d4b88d83f">13762</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_ENDEPIN4_Enabled (1UL) </span></div><div class="line"><a name="l13763"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6bb10fee1de58b90e32707437df98d5a">13763</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_ENDEPIN4_Clear (1UL) </span></div><div class="line"><a name="l13765"></a><span class="lineno">13765</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 5 : Write &#39;1&#39; to Disable interrupt for ENDEPIN[3] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l13766"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a145953614cb394e624f695fd5e8258d1">13766</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_ENDEPIN3_Pos (5UL) </span></div><div class="line"><a name="l13767"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3d15961853fffe565c13c1608c0db815">13767</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_ENDEPIN3_Msk (0x1UL &lt;&lt; USBD_INTENCLR_ENDEPIN3_Pos) </span></div><div class="line"><a name="l13768"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6c597915959ddea6af19c9026a0adf57">13768</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_ENDEPIN3_Disabled (0UL) </span></div><div class="line"><a name="l13769"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a33998634e6ae80285c721a4334efc33f">13769</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_ENDEPIN3_Enabled (1UL) </span></div><div class="line"><a name="l13770"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0bec59953f05dbde3b82997dc4a5ddcc">13770</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_ENDEPIN3_Clear (1UL) </span></div><div class="line"><a name="l13772"></a><span class="lineno">13772</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 4 : Write &#39;1&#39; to Disable interrupt for ENDEPIN[2] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l13773"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6c6bdaf95fa9a3dab628d8644ea82fde">13773</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_ENDEPIN2_Pos (4UL) </span></div><div class="line"><a name="l13774"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7793e1732c561039f1863703aff7951d">13774</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_ENDEPIN2_Msk (0x1UL &lt;&lt; USBD_INTENCLR_ENDEPIN2_Pos) </span></div><div class="line"><a name="l13775"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2326c11c81f23205c07be63f26c703f4">13775</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_ENDEPIN2_Disabled (0UL) </span></div><div class="line"><a name="l13776"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3c2a5e9b97b7c98ba67afe40afb9bae3">13776</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_ENDEPIN2_Enabled (1UL) </span></div><div class="line"><a name="l13777"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a910399e55b69e50a8a426f1f0960eb9c">13777</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_ENDEPIN2_Clear (1UL) </span></div><div class="line"><a name="l13779"></a><span class="lineno">13779</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 3 : Write &#39;1&#39; to Disable interrupt for ENDEPIN[1] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l13780"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a11b9ab4ee32e72fa8806bf0fc2a139c1">13780</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_ENDEPIN1_Pos (3UL) </span></div><div class="line"><a name="l13781"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa898102af1d87d9234d43f0e60af0fac">13781</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_ENDEPIN1_Msk (0x1UL &lt;&lt; USBD_INTENCLR_ENDEPIN1_Pos) </span></div><div class="line"><a name="l13782"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adda34963e8075016655dd75ed2ac9c3b">13782</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_ENDEPIN1_Disabled (0UL) </span></div><div class="line"><a name="l13783"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa59bfd6834c62e1d40fea77c915dbdf5">13783</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_ENDEPIN1_Enabled (1UL) </span></div><div class="line"><a name="l13784"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aadd5921108d4ed4bdf55d3b990458c38">13784</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_ENDEPIN1_Clear (1UL) </span></div><div class="line"><a name="l13786"></a><span class="lineno">13786</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Write &#39;1&#39; to Disable interrupt for ENDEPIN[0] event */</span><span class="preprocessor"></span></div><div class="line"><a name="l13787"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ace94e94918b2cac13171724ba025c1dc">13787</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_ENDEPIN0_Pos (2UL) </span></div><div class="line"><a name="l13788"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9a0d24f65362e611c47babda01c3ddbc">13788</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_ENDEPIN0_Msk (0x1UL &lt;&lt; USBD_INTENCLR_ENDEPIN0_Pos) </span></div><div class="line"><a name="l13789"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a19960128599e1826e7b5e231b471d4d0">13789</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_ENDEPIN0_Disabled (0UL) </span></div><div class="line"><a name="l13790"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac2f6c90e682f7934005203ed63464339">13790</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_ENDEPIN0_Enabled (1UL) </span></div><div class="line"><a name="l13791"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5ec79da2ac760ad18e4b8b1d55a25311">13791</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_ENDEPIN0_Clear (1UL) </span></div><div class="line"><a name="l13793"></a><span class="lineno">13793</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Write &#39;1&#39; to Disable interrupt for STARTED event */</span><span class="preprocessor"></span></div><div class="line"><a name="l13794"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a311bbd4badeacf1ea57f9c431bad847a">13794</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_STARTED_Pos (1UL) </span></div><div class="line"><a name="l13795"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afe8816b2751896ab9ce0842281422bd2">13795</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_STARTED_Msk (0x1UL &lt;&lt; USBD_INTENCLR_STARTED_Pos) </span></div><div class="line"><a name="l13796"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a091f74c373f6a0fb30f251d77d1f0d99">13796</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_STARTED_Disabled (0UL) </span></div><div class="line"><a name="l13797"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af2e17e12195fa047a4af60a1d620d799">13797</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_STARTED_Enabled (1UL) </span></div><div class="line"><a name="l13798"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a254ebe6e6cbebb74b7c6f8fc659671ab">13798</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_STARTED_Clear (1UL) </span></div><div class="line"><a name="l13800"></a><span class="lineno">13800</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Write &#39;1&#39; to Disable interrupt for USBRESET event */</span><span class="preprocessor"></span></div><div class="line"><a name="l13801"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af9dd5ed2628bb0ac43932b7b9bf6de9b">13801</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_USBRESET_Pos (0UL) </span></div><div class="line"><a name="l13802"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad6d2577be2697358f68a1270cf28f0dc">13802</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_USBRESET_Msk (0x1UL &lt;&lt; USBD_INTENCLR_USBRESET_Pos) </span></div><div class="line"><a name="l13803"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8e71ce46d683b5bb80747642f7e6ca75">13803</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_USBRESET_Disabled (0UL) </span></div><div class="line"><a name="l13804"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aaa63d52be1526fb011c95fd5737902f3">13804</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_USBRESET_Enabled (1UL) </span></div><div class="line"><a name="l13805"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aed72c524b871233e665b66b84fb35e1c">13805</a></span>&#160;<span class="preprocessor">#define USBD_INTENCLR_USBRESET_Clear (1UL) </span></div><div class="line"><a name="l13807"></a><span class="lineno">13807</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: USBD_EVENTCAUSE */</span><span class="preprocessor"></span></div><div class="line"><a name="l13808"></a><span class="lineno">13808</span>&#160;<span class="comment">/* Description: Details on event that caused the USBEVENT event */</span></div><div class="line"><a name="l13809"></a><span class="lineno">13809</span>&#160;</div><div class="line"><a name="l13810"></a><span class="lineno">13810</span>&#160;<span class="comment">/* Bit 11 : Wrapper has re-initialized SFRs to the proper values. MAC is ready for normal operation. Write &#39;1&#39; to clear. */</span></div><div class="line"><a name="l13811"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aaed693352b3b63589aa67a3b96b5774d">13811</a></span>&#160;<span class="preprocessor">#define USBD_EVENTCAUSE_READY_Pos (11UL) </span></div><div class="line"><a name="l13812"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a91871ecb4845cd543d30905902aeb49e">13812</a></span>&#160;<span class="preprocessor">#define USBD_EVENTCAUSE_READY_Msk (0x1UL &lt;&lt; USBD_EVENTCAUSE_READY_Pos) </span></div><div class="line"><a name="l13813"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a68c3e27f94cf109b7b91e782d8238359">13813</a></span>&#160;<span class="preprocessor">#define USBD_EVENTCAUSE_READY_NotDetected (0UL) </span></div><div class="line"><a name="l13814"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a88d819e4c10a373f6eab3e61eaa2f4d5">13814</a></span>&#160;<span class="preprocessor">#define USBD_EVENTCAUSE_READY_Ready (1UL) </span></div><div class="line"><a name="l13816"></a><span class="lineno">13816</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 9 : Signals that a RESUME condition (K state or activity restart) has been detected on the USB lines. Write &#39;1&#39; to clear. */</span><span class="preprocessor"></span></div><div class="line"><a name="l13817"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af0a31f39cb6ad8984fd3726d437cb97a">13817</a></span>&#160;<span class="preprocessor">#define USBD_EVENTCAUSE_RESUME_Pos (9UL) </span></div><div class="line"><a name="l13818"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a488b37d47d479da11ffbf5d8993dc81b">13818</a></span>&#160;<span class="preprocessor">#define USBD_EVENTCAUSE_RESUME_Msk (0x1UL &lt;&lt; USBD_EVENTCAUSE_RESUME_Pos) </span></div><div class="line"><a name="l13819"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a454ab96dc66d7817fc4626de1b816a24">13819</a></span>&#160;<span class="preprocessor">#define USBD_EVENTCAUSE_RESUME_NotDetected (0UL) </span></div><div class="line"><a name="l13820"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad4535f775642f15c886ec4ddb6e571d6">13820</a></span>&#160;<span class="preprocessor">#define USBD_EVENTCAUSE_RESUME_Detected (1UL) </span></div><div class="line"><a name="l13822"></a><span class="lineno">13822</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 8 : Signals that the USB lines have been seen idle long enough for the device to enter suspend. Write &#39;1&#39; to clear. */</span><span class="preprocessor"></span></div><div class="line"><a name="l13823"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4b834576f145188a347e64e9fa3b8161">13823</a></span>&#160;<span class="preprocessor">#define USBD_EVENTCAUSE_SUSPEND_Pos (8UL) </span></div><div class="line"><a name="l13824"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af04e7364669032e6157d7e32c20145ae">13824</a></span>&#160;<span class="preprocessor">#define USBD_EVENTCAUSE_SUSPEND_Msk (0x1UL &lt;&lt; USBD_EVENTCAUSE_SUSPEND_Pos) </span></div><div class="line"><a name="l13825"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aff8254ec1c1a7f622bab5f4c3829a86d">13825</a></span>&#160;<span class="preprocessor">#define USBD_EVENTCAUSE_SUSPEND_NotDetected (0UL) </span></div><div class="line"><a name="l13826"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4df79080ac3627c1c0048232e613aead">13826</a></span>&#160;<span class="preprocessor">#define USBD_EVENTCAUSE_SUSPEND_Detected (1UL) </span></div><div class="line"><a name="l13828"></a><span class="lineno">13828</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : CRC error was detected on isochronous OUT endpoint 8. Write &#39;1&#39; to clear. */</span><span class="preprocessor"></span></div><div class="line"><a name="l13829"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad4bfc479b1230061bfeaba9b61aafa2b">13829</a></span>&#160;<span class="preprocessor">#define USBD_EVENTCAUSE_ISOOUTCRC_Pos (0UL) </span></div><div class="line"><a name="l13830"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abff5527c3978e750321f7e21d7186456">13830</a></span>&#160;<span class="preprocessor">#define USBD_EVENTCAUSE_ISOOUTCRC_Msk (0x1UL &lt;&lt; USBD_EVENTCAUSE_ISOOUTCRC_Pos) </span></div><div class="line"><a name="l13831"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0276d6363ec007f2cc0ca875aeee0866">13831</a></span>&#160;<span class="preprocessor">#define USBD_EVENTCAUSE_ISOOUTCRC_NotDetected (0UL) </span></div><div class="line"><a name="l13832"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a87093efd69dfce2b37ba214fef58dce3">13832</a></span>&#160;<span class="preprocessor">#define USBD_EVENTCAUSE_ISOOUTCRC_Detected (1UL) </span></div><div class="line"><a name="l13834"></a><span class="lineno">13834</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: USBD_BUSSTATE */</span><span class="preprocessor"></span></div><div class="line"><a name="l13835"></a><span class="lineno">13835</span>&#160;<span class="comment">/* Description: Provides the logic state of the D+ and D- lines */</span></div><div class="line"><a name="l13836"></a><span class="lineno">13836</span>&#160;</div><div class="line"><a name="l13837"></a><span class="lineno">13837</span>&#160;<span class="comment">/* Bit 1 : State of the D+ line */</span></div><div class="line"><a name="l13838"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a101270dcbffec59822b6eff6b31cb4c5">13838</a></span>&#160;<span class="preprocessor">#define USBD_BUSSTATE_DP_Pos (1UL) </span></div><div class="line"><a name="l13839"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a776fea1ab9b3e4bd159f0292f5c44fec">13839</a></span>&#160;<span class="preprocessor">#define USBD_BUSSTATE_DP_Msk (0x1UL &lt;&lt; USBD_BUSSTATE_DP_Pos) </span></div><div class="line"><a name="l13840"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af335cb3f2e8208bde9efb8355435a1f8">13840</a></span>&#160;<span class="preprocessor">#define USBD_BUSSTATE_DP_Low (0UL) </span></div><div class="line"><a name="l13841"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad0581f02994f91a29ce03d9c00361b06">13841</a></span>&#160;<span class="preprocessor">#define USBD_BUSSTATE_DP_High (1UL) </span></div><div class="line"><a name="l13843"></a><span class="lineno">13843</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : State of the D- line */</span><span class="preprocessor"></span></div><div class="line"><a name="l13844"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8585c924f305d49945af2ddf1e62d80d">13844</a></span>&#160;<span class="preprocessor">#define USBD_BUSSTATE_DM_Pos (0UL) </span></div><div class="line"><a name="l13845"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0f90338c8a9db5bbd693cb3e403143c4">13845</a></span>&#160;<span class="preprocessor">#define USBD_BUSSTATE_DM_Msk (0x1UL &lt;&lt; USBD_BUSSTATE_DM_Pos) </span></div><div class="line"><a name="l13846"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad237f522d6a1ea2fb81f8fc6f63b852f">13846</a></span>&#160;<span class="preprocessor">#define USBD_BUSSTATE_DM_Low (0UL) </span></div><div class="line"><a name="l13847"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a681233c40504d2ca159797cfb1e5159a">13847</a></span>&#160;<span class="preprocessor">#define USBD_BUSSTATE_DM_High (1UL) </span></div><div class="line"><a name="l13849"></a><span class="lineno">13849</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: USBD_HALTED_EPIN */</span><span class="preprocessor"></span></div><div class="line"><a name="l13850"></a><span class="lineno">13850</span>&#160;<span class="comment">/* Description: Description collection[0]:  IN endpoint halted status. Can be used as is as response to a GetStatus() request to endpoint. */</span></div><div class="line"><a name="l13851"></a><span class="lineno">13851</span>&#160;</div><div class="line"><a name="l13852"></a><span class="lineno">13852</span>&#160;<span class="comment">/* Bits 15..0 : IN endpoint halted status. Can be used as is as response to a GetStatus() request to endpoint. */</span></div><div class="line"><a name="l13853"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1ef83fb9872411b8be32fff4ef94a4ed">13853</a></span>&#160;<span class="preprocessor">#define USBD_HALTED_EPIN_GETSTATUS_Pos (0UL) </span></div><div class="line"><a name="l13854"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5b4215cf17f0bca86001f29e7f891712">13854</a></span>&#160;<span class="preprocessor">#define USBD_HALTED_EPIN_GETSTATUS_Msk (0xFFFFUL &lt;&lt; USBD_HALTED_EPIN_GETSTATUS_Pos) </span></div><div class="line"><a name="l13855"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a412490ace27f44925a9c10ee92ad7b6a">13855</a></span>&#160;<span class="preprocessor">#define USBD_HALTED_EPIN_GETSTATUS_NotHalted (0UL) </span></div><div class="line"><a name="l13856"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a09ae1c0f3492fc792c01ccc2cf67e679">13856</a></span>&#160;<span class="preprocessor">#define USBD_HALTED_EPIN_GETSTATUS_Halted (1UL) </span></div><div class="line"><a name="l13858"></a><span class="lineno">13858</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: USBD_HALTED_EPOUT */</span><span class="preprocessor"></span></div><div class="line"><a name="l13859"></a><span class="lineno">13859</span>&#160;<span class="comment">/* Description: Description collection[0]:  OUT endpoint halted status. Can be used as is as response to a GetStatus() request to endpoint. */</span></div><div class="line"><a name="l13860"></a><span class="lineno">13860</span>&#160;</div><div class="line"><a name="l13861"></a><span class="lineno">13861</span>&#160;<span class="comment">/* Bits 15..0 : OUT endpoint halted status. Can be used as is as response to a GetStatus() request to endpoint. */</span></div><div class="line"><a name="l13862"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae68c9ad040faa569a932090ce2fb59f8">13862</a></span>&#160;<span class="preprocessor">#define USBD_HALTED_EPOUT_GETSTATUS_Pos (0UL) </span></div><div class="line"><a name="l13863"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a261292d6d3fbb66bd3e6164c0b1bb491">13863</a></span>&#160;<span class="preprocessor">#define USBD_HALTED_EPOUT_GETSTATUS_Msk (0xFFFFUL &lt;&lt; USBD_HALTED_EPOUT_GETSTATUS_Pos) </span></div><div class="line"><a name="l13864"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac0048f9e6b6f9cdb9d72c02b77ed5c24">13864</a></span>&#160;<span class="preprocessor">#define USBD_HALTED_EPOUT_GETSTATUS_NotHalted (0UL) </span></div><div class="line"><a name="l13865"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abf514f4909a06ef9dcc218fde9596a2c">13865</a></span>&#160;<span class="preprocessor">#define USBD_HALTED_EPOUT_GETSTATUS_Halted (1UL) </span></div><div class="line"><a name="l13867"></a><span class="lineno">13867</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: USBD_EPSTATUS */</span><span class="preprocessor"></span></div><div class="line"><a name="l13868"></a><span class="lineno">13868</span>&#160;<span class="comment">/* Description: Provides information on which endpoint&#39;s EasyDMA registers have been captured */</span></div><div class="line"><a name="l13869"></a><span class="lineno">13869</span>&#160;</div><div class="line"><a name="l13870"></a><span class="lineno">13870</span>&#160;<span class="comment">/* Bit 24 : Endpoint&#39;s EasyDMA registers captured state. Write &#39;1&#39; to clear. */</span></div><div class="line"><a name="l13871"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4501919e807aa1f143ed2fa03ecd6b34">13871</a></span>&#160;<span class="preprocessor">#define USBD_EPSTATUS_EPOUT8_Pos (24UL) </span></div><div class="line"><a name="l13872"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5ffa5e4a22ef12ecf6f2c6ed514fab50">13872</a></span>&#160;<span class="preprocessor">#define USBD_EPSTATUS_EPOUT8_Msk (0x1UL &lt;&lt; USBD_EPSTATUS_EPOUT8_Pos) </span></div><div class="line"><a name="l13873"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a088d8e7dbc666b88bc37a10fcb2cad1e">13873</a></span>&#160;<span class="preprocessor">#define USBD_EPSTATUS_EPOUT8_NoData (0UL) </span></div><div class="line"><a name="l13874"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afe20d23c9ec879755efcba37e1318901">13874</a></span>&#160;<span class="preprocessor">#define USBD_EPSTATUS_EPOUT8_DataDone (1UL) </span></div><div class="line"><a name="l13876"></a><span class="lineno">13876</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 23 : Endpoint&#39;s EasyDMA registers captured state. Write &#39;1&#39; to clear. */</span><span class="preprocessor"></span></div><div class="line"><a name="l13877"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a52b4024f18a4e3d230b5c51f329a828e">13877</a></span>&#160;<span class="preprocessor">#define USBD_EPSTATUS_EPOUT7_Pos (23UL) </span></div><div class="line"><a name="l13878"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad5402128a16f84e23735570ca8424137">13878</a></span>&#160;<span class="preprocessor">#define USBD_EPSTATUS_EPOUT7_Msk (0x1UL &lt;&lt; USBD_EPSTATUS_EPOUT7_Pos) </span></div><div class="line"><a name="l13879"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1056362c5ddadc8784292c26da2f809a">13879</a></span>&#160;<span class="preprocessor">#define USBD_EPSTATUS_EPOUT7_NoData (0UL) </span></div><div class="line"><a name="l13880"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a408d50da30a1f8e7f0ee80caa3164b06">13880</a></span>&#160;<span class="preprocessor">#define USBD_EPSTATUS_EPOUT7_DataDone (1UL) </span></div><div class="line"><a name="l13882"></a><span class="lineno">13882</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 22 : Endpoint&#39;s EasyDMA registers captured state. Write &#39;1&#39; to clear. */</span><span class="preprocessor"></span></div><div class="line"><a name="l13883"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad9a3a427b3bd00414386772834415c91">13883</a></span>&#160;<span class="preprocessor">#define USBD_EPSTATUS_EPOUT6_Pos (22UL) </span></div><div class="line"><a name="l13884"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab844f6fb3d77c576605a0a72421db605">13884</a></span>&#160;<span class="preprocessor">#define USBD_EPSTATUS_EPOUT6_Msk (0x1UL &lt;&lt; USBD_EPSTATUS_EPOUT6_Pos) </span></div><div class="line"><a name="l13885"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a173b9c19b00652364beecefd859ea6b3">13885</a></span>&#160;<span class="preprocessor">#define USBD_EPSTATUS_EPOUT6_NoData (0UL) </span></div><div class="line"><a name="l13886"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a83a35d4d4185a391a9693781e27b06cf">13886</a></span>&#160;<span class="preprocessor">#define USBD_EPSTATUS_EPOUT6_DataDone (1UL) </span></div><div class="line"><a name="l13888"></a><span class="lineno">13888</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 21 : Endpoint&#39;s EasyDMA registers captured state. Write &#39;1&#39; to clear. */</span><span class="preprocessor"></span></div><div class="line"><a name="l13889"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7a633f45518c70a098c73b62c189cfdb">13889</a></span>&#160;<span class="preprocessor">#define USBD_EPSTATUS_EPOUT5_Pos (21UL) </span></div><div class="line"><a name="l13890"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af26e7fbee3ac6c934f285b5ddd32f547">13890</a></span>&#160;<span class="preprocessor">#define USBD_EPSTATUS_EPOUT5_Msk (0x1UL &lt;&lt; USBD_EPSTATUS_EPOUT5_Pos) </span></div><div class="line"><a name="l13891"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac0d7cc50aae7299987c0d53c37746d43">13891</a></span>&#160;<span class="preprocessor">#define USBD_EPSTATUS_EPOUT5_NoData (0UL) </span></div><div class="line"><a name="l13892"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad9e1ce63be3da242a0b67109b9e4b8b0">13892</a></span>&#160;<span class="preprocessor">#define USBD_EPSTATUS_EPOUT5_DataDone (1UL) </span></div><div class="line"><a name="l13894"></a><span class="lineno">13894</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 20 : Endpoint&#39;s EasyDMA registers captured state. Write &#39;1&#39; to clear. */</span><span class="preprocessor"></span></div><div class="line"><a name="l13895"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4591802d2e2d6f2be3cb4b4a74876f9f">13895</a></span>&#160;<span class="preprocessor">#define USBD_EPSTATUS_EPOUT4_Pos (20UL) </span></div><div class="line"><a name="l13896"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a402d76050a9c180f9e8ed4b24cb6b99f">13896</a></span>&#160;<span class="preprocessor">#define USBD_EPSTATUS_EPOUT4_Msk (0x1UL &lt;&lt; USBD_EPSTATUS_EPOUT4_Pos) </span></div><div class="line"><a name="l13897"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae89e698922f02336bebd0e8fdf2c9ecf">13897</a></span>&#160;<span class="preprocessor">#define USBD_EPSTATUS_EPOUT4_NoData (0UL) </span></div><div class="line"><a name="l13898"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a43e90a364149badd6af248d759dc1b3f">13898</a></span>&#160;<span class="preprocessor">#define USBD_EPSTATUS_EPOUT4_DataDone (1UL) </span></div><div class="line"><a name="l13900"></a><span class="lineno">13900</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 19 : Endpoint&#39;s EasyDMA registers captured state. Write &#39;1&#39; to clear. */</span><span class="preprocessor"></span></div><div class="line"><a name="l13901"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa04c1ad58616c509b23a025f700d66f0">13901</a></span>&#160;<span class="preprocessor">#define USBD_EPSTATUS_EPOUT3_Pos (19UL) </span></div><div class="line"><a name="l13902"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad1c3e0eca07ace282abf83ce8ef965a9">13902</a></span>&#160;<span class="preprocessor">#define USBD_EPSTATUS_EPOUT3_Msk (0x1UL &lt;&lt; USBD_EPSTATUS_EPOUT3_Pos) </span></div><div class="line"><a name="l13903"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a38ee9014a81d64c718e8f871eea94fd0">13903</a></span>&#160;<span class="preprocessor">#define USBD_EPSTATUS_EPOUT3_NoData (0UL) </span></div><div class="line"><a name="l13904"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af444f7fc21be2becaead9c66567043cb">13904</a></span>&#160;<span class="preprocessor">#define USBD_EPSTATUS_EPOUT3_DataDone (1UL) </span></div><div class="line"><a name="l13906"></a><span class="lineno">13906</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 18 : Endpoint&#39;s EasyDMA registers captured state. Write &#39;1&#39; to clear. */</span><span class="preprocessor"></span></div><div class="line"><a name="l13907"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af0b2c2b0247a639be03461c0cdd2fa80">13907</a></span>&#160;<span class="preprocessor">#define USBD_EPSTATUS_EPOUT2_Pos (18UL) </span></div><div class="line"><a name="l13908"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2d403f3cfbca214279a3b1a6eb08bdcd">13908</a></span>&#160;<span class="preprocessor">#define USBD_EPSTATUS_EPOUT2_Msk (0x1UL &lt;&lt; USBD_EPSTATUS_EPOUT2_Pos) </span></div><div class="line"><a name="l13909"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad7755e744181f3d3d06472919cc88cb1">13909</a></span>&#160;<span class="preprocessor">#define USBD_EPSTATUS_EPOUT2_NoData (0UL) </span></div><div class="line"><a name="l13910"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac8fb8867c809d669dd355ab650c7cb4b">13910</a></span>&#160;<span class="preprocessor">#define USBD_EPSTATUS_EPOUT2_DataDone (1UL) </span></div><div class="line"><a name="l13912"></a><span class="lineno">13912</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 17 : Endpoint&#39;s EasyDMA registers captured state. Write &#39;1&#39; to clear. */</span><span class="preprocessor"></span></div><div class="line"><a name="l13913"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aaa91d2ecbdeb2ab0503f4a709018f905">13913</a></span>&#160;<span class="preprocessor">#define USBD_EPSTATUS_EPOUT1_Pos (17UL) </span></div><div class="line"><a name="l13914"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aaa3d3076c3e628e1f62509a67f4b1e0d">13914</a></span>&#160;<span class="preprocessor">#define USBD_EPSTATUS_EPOUT1_Msk (0x1UL &lt;&lt; USBD_EPSTATUS_EPOUT1_Pos) </span></div><div class="line"><a name="l13915"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af2d9872f5a9bef6bc78fcefe642d621f">13915</a></span>&#160;<span class="preprocessor">#define USBD_EPSTATUS_EPOUT1_NoData (0UL) </span></div><div class="line"><a name="l13916"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac1b168d421e3c8ad2867ae22deb32a8b">13916</a></span>&#160;<span class="preprocessor">#define USBD_EPSTATUS_EPOUT1_DataDone (1UL) </span></div><div class="line"><a name="l13918"></a><span class="lineno">13918</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 16 : Endpoint&#39;s EasyDMA registers captured state. Write &#39;1&#39; to clear. */</span><span class="preprocessor"></span></div><div class="line"><a name="l13919"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a85d9a40bedc981e7516a2b390ff650e5">13919</a></span>&#160;<span class="preprocessor">#define USBD_EPSTATUS_EPOUT0_Pos (16UL) </span></div><div class="line"><a name="l13920"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acd4c36cbdc365a07e54d067b66f1d77d">13920</a></span>&#160;<span class="preprocessor">#define USBD_EPSTATUS_EPOUT0_Msk (0x1UL &lt;&lt; USBD_EPSTATUS_EPOUT0_Pos) </span></div><div class="line"><a name="l13921"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acc3aa6e2a327bdc4f858233f780cc7f5">13921</a></span>&#160;<span class="preprocessor">#define USBD_EPSTATUS_EPOUT0_NoData (0UL) </span></div><div class="line"><a name="l13922"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae18dfa4826f6524cd8959c6d02ad8144">13922</a></span>&#160;<span class="preprocessor">#define USBD_EPSTATUS_EPOUT0_DataDone (1UL) </span></div><div class="line"><a name="l13924"></a><span class="lineno">13924</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 8 : Endpoint&#39;s EasyDMA registers captured state. Write &#39;1&#39; to clear. */</span><span class="preprocessor"></span></div><div class="line"><a name="l13925"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2b2020c332c83bb52e38af9b03b60bee">13925</a></span>&#160;<span class="preprocessor">#define USBD_EPSTATUS_EPIN8_Pos (8UL) </span></div><div class="line"><a name="l13926"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa0d59a5dddd04830b288735c797d1c0d">13926</a></span>&#160;<span class="preprocessor">#define USBD_EPSTATUS_EPIN8_Msk (0x1UL &lt;&lt; USBD_EPSTATUS_EPIN8_Pos) </span></div><div class="line"><a name="l13927"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3b2644eb44a2bd69c9c0e8988615236c">13927</a></span>&#160;<span class="preprocessor">#define USBD_EPSTATUS_EPIN8_NoData (0UL) </span></div><div class="line"><a name="l13928"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad7b1fd486e71072dad8a35aece616d83">13928</a></span>&#160;<span class="preprocessor">#define USBD_EPSTATUS_EPIN8_DataDone (1UL) </span></div><div class="line"><a name="l13930"></a><span class="lineno">13930</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 7 : Endpoint&#39;s EasyDMA registers captured state. Write &#39;1&#39; to clear. */</span><span class="preprocessor"></span></div><div class="line"><a name="l13931"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7ac822ec82ce4b23705263d10bd817e3">13931</a></span>&#160;<span class="preprocessor">#define USBD_EPSTATUS_EPIN7_Pos (7UL) </span></div><div class="line"><a name="l13932"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6a930c70adb7f43a8fde45736c6b3b4a">13932</a></span>&#160;<span class="preprocessor">#define USBD_EPSTATUS_EPIN7_Msk (0x1UL &lt;&lt; USBD_EPSTATUS_EPIN7_Pos) </span></div><div class="line"><a name="l13933"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae7f9c20ee594550463a1ed47e6f1b644">13933</a></span>&#160;<span class="preprocessor">#define USBD_EPSTATUS_EPIN7_NoData (0UL) </span></div><div class="line"><a name="l13934"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a482b22fdf91a5d0a9a0ec576b9c3e206">13934</a></span>&#160;<span class="preprocessor">#define USBD_EPSTATUS_EPIN7_DataDone (1UL) </span></div><div class="line"><a name="l13936"></a><span class="lineno">13936</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 6 : Endpoint&#39;s EasyDMA registers captured state. Write &#39;1&#39; to clear. */</span><span class="preprocessor"></span></div><div class="line"><a name="l13937"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa2a15eb11b0172a1f7e218429150f436">13937</a></span>&#160;<span class="preprocessor">#define USBD_EPSTATUS_EPIN6_Pos (6UL) </span></div><div class="line"><a name="l13938"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a09ad87e599b4d9423170c7c69adcc1ee">13938</a></span>&#160;<span class="preprocessor">#define USBD_EPSTATUS_EPIN6_Msk (0x1UL &lt;&lt; USBD_EPSTATUS_EPIN6_Pos) </span></div><div class="line"><a name="l13939"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a57f2442e2d8667cde7c28e7dcace097c">13939</a></span>&#160;<span class="preprocessor">#define USBD_EPSTATUS_EPIN6_NoData (0UL) </span></div><div class="line"><a name="l13940"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aaff423dc109cebc6d9e4619f5c9c288f">13940</a></span>&#160;<span class="preprocessor">#define USBD_EPSTATUS_EPIN6_DataDone (1UL) </span></div><div class="line"><a name="l13942"></a><span class="lineno">13942</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 5 : Endpoint&#39;s EasyDMA registers captured state. Write &#39;1&#39; to clear. */</span><span class="preprocessor"></span></div><div class="line"><a name="l13943"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4e7a6f3d9ef40ab312a32dd79fcdcdf9">13943</a></span>&#160;<span class="preprocessor">#define USBD_EPSTATUS_EPIN5_Pos (5UL) </span></div><div class="line"><a name="l13944"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a438cf963b1cb66177dbc6a21991d66a3">13944</a></span>&#160;<span class="preprocessor">#define USBD_EPSTATUS_EPIN5_Msk (0x1UL &lt;&lt; USBD_EPSTATUS_EPIN5_Pos) </span></div><div class="line"><a name="l13945"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a05612a2e1fe5a689b42376ac14626f13">13945</a></span>&#160;<span class="preprocessor">#define USBD_EPSTATUS_EPIN5_NoData (0UL) </span></div><div class="line"><a name="l13946"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac85f0f877de7779e54d98805829d1f6b">13946</a></span>&#160;<span class="preprocessor">#define USBD_EPSTATUS_EPIN5_DataDone (1UL) </span></div><div class="line"><a name="l13948"></a><span class="lineno">13948</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 4 : Endpoint&#39;s EasyDMA registers captured state. Write &#39;1&#39; to clear. */</span><span class="preprocessor"></span></div><div class="line"><a name="l13949"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a06d5f3856a63e9d31d87281a6029e7bc">13949</a></span>&#160;<span class="preprocessor">#define USBD_EPSTATUS_EPIN4_Pos (4UL) </span></div><div class="line"><a name="l13950"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abf93d2c911b5877a7b7032f83de998a3">13950</a></span>&#160;<span class="preprocessor">#define USBD_EPSTATUS_EPIN4_Msk (0x1UL &lt;&lt; USBD_EPSTATUS_EPIN4_Pos) </span></div><div class="line"><a name="l13951"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac85e0e2cb2b729140a7d871bc3fa5949">13951</a></span>&#160;<span class="preprocessor">#define USBD_EPSTATUS_EPIN4_NoData (0UL) </span></div><div class="line"><a name="l13952"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7f31d7c7260cc46f8a8463173b514980">13952</a></span>&#160;<span class="preprocessor">#define USBD_EPSTATUS_EPIN4_DataDone (1UL) </span></div><div class="line"><a name="l13954"></a><span class="lineno">13954</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 3 : Endpoint&#39;s EasyDMA registers captured state. Write &#39;1&#39; to clear. */</span><span class="preprocessor"></span></div><div class="line"><a name="l13955"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aba1b3ba1e11fd4931aa3828031c49478">13955</a></span>&#160;<span class="preprocessor">#define USBD_EPSTATUS_EPIN3_Pos (3UL) </span></div><div class="line"><a name="l13956"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab8f9ff01c0651f60ecf94ca06388ed1e">13956</a></span>&#160;<span class="preprocessor">#define USBD_EPSTATUS_EPIN3_Msk (0x1UL &lt;&lt; USBD_EPSTATUS_EPIN3_Pos) </span></div><div class="line"><a name="l13957"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a94bee4c1c88257fc2d72cd5351f49a1a">13957</a></span>&#160;<span class="preprocessor">#define USBD_EPSTATUS_EPIN3_NoData (0UL) </span></div><div class="line"><a name="l13958"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad8e172aca8d9bc17b56f1de3a7f7817c">13958</a></span>&#160;<span class="preprocessor">#define USBD_EPSTATUS_EPIN3_DataDone (1UL) </span></div><div class="line"><a name="l13960"></a><span class="lineno">13960</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Endpoint&#39;s EasyDMA registers captured state. Write &#39;1&#39; to clear. */</span><span class="preprocessor"></span></div><div class="line"><a name="l13961"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a61791566bec2a3764cf9176785ba0392">13961</a></span>&#160;<span class="preprocessor">#define USBD_EPSTATUS_EPIN2_Pos (2UL) </span></div><div class="line"><a name="l13962"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab8a9e93ef052cbc1b56807eb2762e420">13962</a></span>&#160;<span class="preprocessor">#define USBD_EPSTATUS_EPIN2_Msk (0x1UL &lt;&lt; USBD_EPSTATUS_EPIN2_Pos) </span></div><div class="line"><a name="l13963"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a014da44cdbf283580b5be54af0cbe8f0">13963</a></span>&#160;<span class="preprocessor">#define USBD_EPSTATUS_EPIN2_NoData (0UL) </span></div><div class="line"><a name="l13964"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8ebf113cf297a47889f657d2f4561da7">13964</a></span>&#160;<span class="preprocessor">#define USBD_EPSTATUS_EPIN2_DataDone (1UL) </span></div><div class="line"><a name="l13966"></a><span class="lineno">13966</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Endpoint&#39;s EasyDMA registers captured state. Write &#39;1&#39; to clear. */</span><span class="preprocessor"></span></div><div class="line"><a name="l13967"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6e66c556034583a803b022e0e12e9181">13967</a></span>&#160;<span class="preprocessor">#define USBD_EPSTATUS_EPIN1_Pos (1UL) </span></div><div class="line"><a name="l13968"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a57630dc7c39dac25c26e310a0b92b5db">13968</a></span>&#160;<span class="preprocessor">#define USBD_EPSTATUS_EPIN1_Msk (0x1UL &lt;&lt; USBD_EPSTATUS_EPIN1_Pos) </span></div><div class="line"><a name="l13969"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a69f7ad186d6759b69ee97840da84f2ad">13969</a></span>&#160;<span class="preprocessor">#define USBD_EPSTATUS_EPIN1_NoData (0UL) </span></div><div class="line"><a name="l13970"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a26fdc02c43325f921540f10879f813ce">13970</a></span>&#160;<span class="preprocessor">#define USBD_EPSTATUS_EPIN1_DataDone (1UL) </span></div><div class="line"><a name="l13972"></a><span class="lineno">13972</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Endpoint&#39;s EasyDMA registers captured state. Write &#39;1&#39; to clear. */</span><span class="preprocessor"></span></div><div class="line"><a name="l13973"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acca92d1fc7748b470de38d8a0c43cc20">13973</a></span>&#160;<span class="preprocessor">#define USBD_EPSTATUS_EPIN0_Pos (0UL) </span></div><div class="line"><a name="l13974"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab8085b3e8a78cb719a3de24bb44d01a4">13974</a></span>&#160;<span class="preprocessor">#define USBD_EPSTATUS_EPIN0_Msk (0x1UL &lt;&lt; USBD_EPSTATUS_EPIN0_Pos) </span></div><div class="line"><a name="l13975"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a696b3162a6da503c97076c49c5996bfe">13975</a></span>&#160;<span class="preprocessor">#define USBD_EPSTATUS_EPIN0_NoData (0UL) </span></div><div class="line"><a name="l13976"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac5ddb031198217789960e2967aab9441">13976</a></span>&#160;<span class="preprocessor">#define USBD_EPSTATUS_EPIN0_DataDone (1UL) </span></div><div class="line"><a name="l13978"></a><span class="lineno">13978</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: USBD_EPDATASTATUS */</span><span class="preprocessor"></span></div><div class="line"><a name="l13979"></a><span class="lineno">13979</span>&#160;<span class="comment">/* Description: Provides information on which endpoint(s) an acknowledged data transfer has occurred (EPDATA event) */</span></div><div class="line"><a name="l13980"></a><span class="lineno">13980</span>&#160;</div><div class="line"><a name="l13981"></a><span class="lineno">13981</span>&#160;<span class="comment">/* Bit 23 : Acknowledged data transfer on this OUT endpoint. Write &#39;1&#39; to clear. */</span></div><div class="line"><a name="l13982"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1bca40e494944cbda0ac5bd31a66e179">13982</a></span>&#160;<span class="preprocessor">#define USBD_EPDATASTATUS_EPOUT7_Pos (23UL) </span></div><div class="line"><a name="l13983"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa40f0d7e864c2420456dc5c75edd0a17">13983</a></span>&#160;<span class="preprocessor">#define USBD_EPDATASTATUS_EPOUT7_Msk (0x1UL &lt;&lt; USBD_EPDATASTATUS_EPOUT7_Pos) </span></div><div class="line"><a name="l13984"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3bd7e8865c256c90bc232e2f39c149e7">13984</a></span>&#160;<span class="preprocessor">#define USBD_EPDATASTATUS_EPOUT7_NotStarted (0UL) </span></div><div class="line"><a name="l13985"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa949a626c9d299914cca870487e90ca7">13985</a></span>&#160;<span class="preprocessor">#define USBD_EPDATASTATUS_EPOUT7_Started (1UL) </span></div><div class="line"><a name="l13987"></a><span class="lineno">13987</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 22 : Acknowledged data transfer on this OUT endpoint. Write &#39;1&#39; to clear. */</span><span class="preprocessor"></span></div><div class="line"><a name="l13988"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2c5313938f57cd83b4b05fa6cf4377be">13988</a></span>&#160;<span class="preprocessor">#define USBD_EPDATASTATUS_EPOUT6_Pos (22UL) </span></div><div class="line"><a name="l13989"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aac37ec9fe7df1679487a4a016ce715e4">13989</a></span>&#160;<span class="preprocessor">#define USBD_EPDATASTATUS_EPOUT6_Msk (0x1UL &lt;&lt; USBD_EPDATASTATUS_EPOUT6_Pos) </span></div><div class="line"><a name="l13990"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac4197769c8eb39555191f9720d1f4fee">13990</a></span>&#160;<span class="preprocessor">#define USBD_EPDATASTATUS_EPOUT6_NotStarted (0UL) </span></div><div class="line"><a name="l13991"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a742ea43480d4c55afd00911d1caf5cfe">13991</a></span>&#160;<span class="preprocessor">#define USBD_EPDATASTATUS_EPOUT6_Started (1UL) </span></div><div class="line"><a name="l13993"></a><span class="lineno">13993</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 21 : Acknowledged data transfer on this OUT endpoint. Write &#39;1&#39; to clear. */</span><span class="preprocessor"></span></div><div class="line"><a name="l13994"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7a7a9ad1404f29da1bff36005d85efd9">13994</a></span>&#160;<span class="preprocessor">#define USBD_EPDATASTATUS_EPOUT5_Pos (21UL) </span></div><div class="line"><a name="l13995"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af054a2f916ff3dda7e779aeead8f44f2">13995</a></span>&#160;<span class="preprocessor">#define USBD_EPDATASTATUS_EPOUT5_Msk (0x1UL &lt;&lt; USBD_EPDATASTATUS_EPOUT5_Pos) </span></div><div class="line"><a name="l13996"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a68262bf794d373bebd145215a6c7c427">13996</a></span>&#160;<span class="preprocessor">#define USBD_EPDATASTATUS_EPOUT5_NotStarted (0UL) </span></div><div class="line"><a name="l13997"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9ac091a3596141e10cb957b077ddae97">13997</a></span>&#160;<span class="preprocessor">#define USBD_EPDATASTATUS_EPOUT5_Started (1UL) </span></div><div class="line"><a name="l13999"></a><span class="lineno">13999</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 20 : Acknowledged data transfer on this OUT endpoint. Write &#39;1&#39; to clear. */</span><span class="preprocessor"></span></div><div class="line"><a name="l14000"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a23572217983bc11dc36f02c732ef2a15">14000</a></span>&#160;<span class="preprocessor">#define USBD_EPDATASTATUS_EPOUT4_Pos (20UL) </span></div><div class="line"><a name="l14001"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a28d29e7d486b9b328ce779fde0072acb">14001</a></span>&#160;<span class="preprocessor">#define USBD_EPDATASTATUS_EPOUT4_Msk (0x1UL &lt;&lt; USBD_EPDATASTATUS_EPOUT4_Pos) </span></div><div class="line"><a name="l14002"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abd0c5423fff6c9f082e3866632accc91">14002</a></span>&#160;<span class="preprocessor">#define USBD_EPDATASTATUS_EPOUT4_NotStarted (0UL) </span></div><div class="line"><a name="l14003"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a06f78db420810034d6fbc04ed8165ebc">14003</a></span>&#160;<span class="preprocessor">#define USBD_EPDATASTATUS_EPOUT4_Started (1UL) </span></div><div class="line"><a name="l14005"></a><span class="lineno">14005</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 19 : Acknowledged data transfer on this OUT endpoint. Write &#39;1&#39; to clear. */</span><span class="preprocessor"></span></div><div class="line"><a name="l14006"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1e8c92144b542df9c53da87c7ae29c6a">14006</a></span>&#160;<span class="preprocessor">#define USBD_EPDATASTATUS_EPOUT3_Pos (19UL) </span></div><div class="line"><a name="l14007"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7a361aa39c8f830d0c82c30853a2eca8">14007</a></span>&#160;<span class="preprocessor">#define USBD_EPDATASTATUS_EPOUT3_Msk (0x1UL &lt;&lt; USBD_EPDATASTATUS_EPOUT3_Pos) </span></div><div class="line"><a name="l14008"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6d06d778c28ef31125e02e234c9def98">14008</a></span>&#160;<span class="preprocessor">#define USBD_EPDATASTATUS_EPOUT3_NotStarted (0UL) </span></div><div class="line"><a name="l14009"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa4872acc071c5b7fc60f39b09f029bef">14009</a></span>&#160;<span class="preprocessor">#define USBD_EPDATASTATUS_EPOUT3_Started (1UL) </span></div><div class="line"><a name="l14011"></a><span class="lineno">14011</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 18 : Acknowledged data transfer on this OUT endpoint. Write &#39;1&#39; to clear. */</span><span class="preprocessor"></span></div><div class="line"><a name="l14012"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab24f8a3afe33c6ea20394f66eea82909">14012</a></span>&#160;<span class="preprocessor">#define USBD_EPDATASTATUS_EPOUT2_Pos (18UL) </span></div><div class="line"><a name="l14013"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9e9790e566c053e2755cef387d394be9">14013</a></span>&#160;<span class="preprocessor">#define USBD_EPDATASTATUS_EPOUT2_Msk (0x1UL &lt;&lt; USBD_EPDATASTATUS_EPOUT2_Pos) </span></div><div class="line"><a name="l14014"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a12bc54b5e1860d13b5ba240ba2a818a9">14014</a></span>&#160;<span class="preprocessor">#define USBD_EPDATASTATUS_EPOUT2_NotStarted (0UL) </span></div><div class="line"><a name="l14015"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa98ca9e006d063904ce0ee0bbaf13485">14015</a></span>&#160;<span class="preprocessor">#define USBD_EPDATASTATUS_EPOUT2_Started (1UL) </span></div><div class="line"><a name="l14017"></a><span class="lineno">14017</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 17 : Acknowledged data transfer on this OUT endpoint. Write &#39;1&#39; to clear. */</span><span class="preprocessor"></span></div><div class="line"><a name="l14018"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3f750ab9eef9da400fbd2a751ed7f095">14018</a></span>&#160;<span class="preprocessor">#define USBD_EPDATASTATUS_EPOUT1_Pos (17UL) </span></div><div class="line"><a name="l14019"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae4978b0cb8fe9d19be782b05a9b0d51b">14019</a></span>&#160;<span class="preprocessor">#define USBD_EPDATASTATUS_EPOUT1_Msk (0x1UL &lt;&lt; USBD_EPDATASTATUS_EPOUT1_Pos) </span></div><div class="line"><a name="l14020"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af0faa8a84ff14fe8fc13ac4e60a99be1">14020</a></span>&#160;<span class="preprocessor">#define USBD_EPDATASTATUS_EPOUT1_NotStarted (0UL) </span></div><div class="line"><a name="l14021"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a30890f19ce439b3c291db2c76d6cd9a0">14021</a></span>&#160;<span class="preprocessor">#define USBD_EPDATASTATUS_EPOUT1_Started (1UL) </span></div><div class="line"><a name="l14023"></a><span class="lineno">14023</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 7 : Acknowledged data transfer on this IN endpoint. Write &#39;1&#39; to clear. */</span><span class="preprocessor"></span></div><div class="line"><a name="l14024"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aba93ad1c7aff3ff3ec8a21a9559d6e01">14024</a></span>&#160;<span class="preprocessor">#define USBD_EPDATASTATUS_EPIN7_Pos (7UL) </span></div><div class="line"><a name="l14025"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a622a11a2dd9c7ca21da780f2bb27ee68">14025</a></span>&#160;<span class="preprocessor">#define USBD_EPDATASTATUS_EPIN7_Msk (0x1UL &lt;&lt; USBD_EPDATASTATUS_EPIN7_Pos) </span></div><div class="line"><a name="l14026"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a60299c64de2aa0555e86735f3a7eec56">14026</a></span>&#160;<span class="preprocessor">#define USBD_EPDATASTATUS_EPIN7_NotDone (0UL) </span></div><div class="line"><a name="l14027"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#accf2ca5736d340a991c1da6753480b6a">14027</a></span>&#160;<span class="preprocessor">#define USBD_EPDATASTATUS_EPIN7_DataDone (1UL) </span></div><div class="line"><a name="l14029"></a><span class="lineno">14029</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 6 : Acknowledged data transfer on this IN endpoint. Write &#39;1&#39; to clear. */</span><span class="preprocessor"></span></div><div class="line"><a name="l14030"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a01f0af289653176b58616c53ed2b43c9">14030</a></span>&#160;<span class="preprocessor">#define USBD_EPDATASTATUS_EPIN6_Pos (6UL) </span></div><div class="line"><a name="l14031"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa36cc5846205f1fb2a06fecaef0eeef9">14031</a></span>&#160;<span class="preprocessor">#define USBD_EPDATASTATUS_EPIN6_Msk (0x1UL &lt;&lt; USBD_EPDATASTATUS_EPIN6_Pos) </span></div><div class="line"><a name="l14032"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad97faa173d15182889d4924e0398afcd">14032</a></span>&#160;<span class="preprocessor">#define USBD_EPDATASTATUS_EPIN6_NotDone (0UL) </span></div><div class="line"><a name="l14033"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a620864c9bc387b3cadab1b51123d1089">14033</a></span>&#160;<span class="preprocessor">#define USBD_EPDATASTATUS_EPIN6_DataDone (1UL) </span></div><div class="line"><a name="l14035"></a><span class="lineno">14035</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 5 : Acknowledged data transfer on this IN endpoint. Write &#39;1&#39; to clear. */</span><span class="preprocessor"></span></div><div class="line"><a name="l14036"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1cf2ca32249876a3e3686367ad9947f1">14036</a></span>&#160;<span class="preprocessor">#define USBD_EPDATASTATUS_EPIN5_Pos (5UL) </span></div><div class="line"><a name="l14037"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a37219f9e577efad138a41413efe1020a">14037</a></span>&#160;<span class="preprocessor">#define USBD_EPDATASTATUS_EPIN5_Msk (0x1UL &lt;&lt; USBD_EPDATASTATUS_EPIN5_Pos) </span></div><div class="line"><a name="l14038"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab11a3cb8ee6d32dda91f91ee14a3d471">14038</a></span>&#160;<span class="preprocessor">#define USBD_EPDATASTATUS_EPIN5_NotDone (0UL) </span></div><div class="line"><a name="l14039"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a67f3beb4d59ea38609671396338ff90b">14039</a></span>&#160;<span class="preprocessor">#define USBD_EPDATASTATUS_EPIN5_DataDone (1UL) </span></div><div class="line"><a name="l14041"></a><span class="lineno">14041</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 4 : Acknowledged data transfer on this IN endpoint. Write &#39;1&#39; to clear. */</span><span class="preprocessor"></span></div><div class="line"><a name="l14042"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a990a0e296edabdd6ad185dc3adf12045">14042</a></span>&#160;<span class="preprocessor">#define USBD_EPDATASTATUS_EPIN4_Pos (4UL) </span></div><div class="line"><a name="l14043"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a033f6c62f2370e9e1b02f9e9ec9bd3c4">14043</a></span>&#160;<span class="preprocessor">#define USBD_EPDATASTATUS_EPIN4_Msk (0x1UL &lt;&lt; USBD_EPDATASTATUS_EPIN4_Pos) </span></div><div class="line"><a name="l14044"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad86c5710ea1150d75fda983f07a07213">14044</a></span>&#160;<span class="preprocessor">#define USBD_EPDATASTATUS_EPIN4_NotDone (0UL) </span></div><div class="line"><a name="l14045"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac97ea1ac33d979fd8629aaded7a98a1f">14045</a></span>&#160;<span class="preprocessor">#define USBD_EPDATASTATUS_EPIN4_DataDone (1UL) </span></div><div class="line"><a name="l14047"></a><span class="lineno">14047</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 3 : Acknowledged data transfer on this IN endpoint. Write &#39;1&#39; to clear. */</span><span class="preprocessor"></span></div><div class="line"><a name="l14048"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a549887216bd3015cf0f127ef4f4ae702">14048</a></span>&#160;<span class="preprocessor">#define USBD_EPDATASTATUS_EPIN3_Pos (3UL) </span></div><div class="line"><a name="l14049"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aee2d56ccca205d34f34eb092559a798a">14049</a></span>&#160;<span class="preprocessor">#define USBD_EPDATASTATUS_EPIN3_Msk (0x1UL &lt;&lt; USBD_EPDATASTATUS_EPIN3_Pos) </span></div><div class="line"><a name="l14050"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a51016ac634e34c8173cbe19f2fec6304">14050</a></span>&#160;<span class="preprocessor">#define USBD_EPDATASTATUS_EPIN3_NotDone (0UL) </span></div><div class="line"><a name="l14051"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8995b0cca34e0b0020d7dc7376032766">14051</a></span>&#160;<span class="preprocessor">#define USBD_EPDATASTATUS_EPIN3_DataDone (1UL) </span></div><div class="line"><a name="l14053"></a><span class="lineno">14053</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Acknowledged data transfer on this IN endpoint. Write &#39;1&#39; to clear. */</span><span class="preprocessor"></span></div><div class="line"><a name="l14054"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a61436fe022a7ea431f63477e054ede9a">14054</a></span>&#160;<span class="preprocessor">#define USBD_EPDATASTATUS_EPIN2_Pos (2UL) </span></div><div class="line"><a name="l14055"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9cb4cbfc1842fb1fc080f4d577c09c9a">14055</a></span>&#160;<span class="preprocessor">#define USBD_EPDATASTATUS_EPIN2_Msk (0x1UL &lt;&lt; USBD_EPDATASTATUS_EPIN2_Pos) </span></div><div class="line"><a name="l14056"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1a0ce4f44af9f88c048daeca0222ab4d">14056</a></span>&#160;<span class="preprocessor">#define USBD_EPDATASTATUS_EPIN2_NotDone (0UL) </span></div><div class="line"><a name="l14057"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad3a2d2106fd35614830a351c732dcc98">14057</a></span>&#160;<span class="preprocessor">#define USBD_EPDATASTATUS_EPIN2_DataDone (1UL) </span></div><div class="line"><a name="l14059"></a><span class="lineno">14059</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Acknowledged data transfer on this IN endpoint. Write &#39;1&#39; to clear. */</span><span class="preprocessor"></span></div><div class="line"><a name="l14060"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af34ac2f91b47d1b82b2905afedb3b167">14060</a></span>&#160;<span class="preprocessor">#define USBD_EPDATASTATUS_EPIN1_Pos (1UL) </span></div><div class="line"><a name="l14061"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aeb890ff8dfff978ccbba8cb45098c5c4">14061</a></span>&#160;<span class="preprocessor">#define USBD_EPDATASTATUS_EPIN1_Msk (0x1UL &lt;&lt; USBD_EPDATASTATUS_EPIN1_Pos) </span></div><div class="line"><a name="l14062"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a65c85ebc1a0cbb386949447f254ea56d">14062</a></span>&#160;<span class="preprocessor">#define USBD_EPDATASTATUS_EPIN1_NotDone (0UL) </span></div><div class="line"><a name="l14063"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a063ec574ea70c06a3d1ca3281330d935">14063</a></span>&#160;<span class="preprocessor">#define USBD_EPDATASTATUS_EPIN1_DataDone (1UL) </span></div><div class="line"><a name="l14065"></a><span class="lineno">14065</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: USBD_USBADDR */</span><span class="preprocessor"></span></div><div class="line"><a name="l14066"></a><span class="lineno">14066</span>&#160;<span class="comment">/* Description: Device USB address */</span></div><div class="line"><a name="l14067"></a><span class="lineno">14067</span>&#160;</div><div class="line"><a name="l14068"></a><span class="lineno">14068</span>&#160;<span class="comment">/* Bits 6..0 : Device USB address */</span></div><div class="line"><a name="l14069"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a108bbd1a7d22ae49496fb59b223545fb">14069</a></span>&#160;<span class="preprocessor">#define USBD_USBADDR_ADDR_Pos (0UL) </span></div><div class="line"><a name="l14070"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a90d1d844e48d8a184ef4984ce9f02a5b">14070</a></span>&#160;<span class="preprocessor">#define USBD_USBADDR_ADDR_Msk (0x7FUL &lt;&lt; USBD_USBADDR_ADDR_Pos) </span></div><div class="line"><a name="l14072"></a><span class="lineno">14072</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: USBD_BMREQUESTTYPE */</span><span class="preprocessor"></span></div><div class="line"><a name="l14073"></a><span class="lineno">14073</span>&#160;<span class="comment">/* Description: SETUP data, byte 0, bmRequestType */</span></div><div class="line"><a name="l14074"></a><span class="lineno">14074</span>&#160;</div><div class="line"><a name="l14075"></a><span class="lineno">14075</span>&#160;<span class="comment">/* Bit 7 : Data transfer direction */</span></div><div class="line"><a name="l14076"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac1b44986abc32a2ff5c4ed97a29ec5eb">14076</a></span>&#160;<span class="preprocessor">#define USBD_BMREQUESTTYPE_DIRECTION_Pos (7UL) </span></div><div class="line"><a name="l14077"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a693014500606c3cc1329b72e62753d67">14077</a></span>&#160;<span class="preprocessor">#define USBD_BMREQUESTTYPE_DIRECTION_Msk (0x1UL &lt;&lt; USBD_BMREQUESTTYPE_DIRECTION_Pos) </span></div><div class="line"><a name="l14078"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adf7eff0ca44131e7fc8a3f285e25dcbb">14078</a></span>&#160;<span class="preprocessor">#define USBD_BMREQUESTTYPE_DIRECTION_HostToDevice (0UL) </span></div><div class="line"><a name="l14079"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ade0712f6df262c18225603d52be5fc25">14079</a></span>&#160;<span class="preprocessor">#define USBD_BMREQUESTTYPE_DIRECTION_DeviceToHost (1UL) </span></div><div class="line"><a name="l14081"></a><span class="lineno">14081</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 6..5 : Data transfer type */</span><span class="preprocessor"></span></div><div class="line"><a name="l14082"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1a271c04986d04aed348eecb08cffd73">14082</a></span>&#160;<span class="preprocessor">#define USBD_BMREQUESTTYPE_TYPE_Pos (5UL) </span></div><div class="line"><a name="l14083"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3c44f2163d524ee3612e9e4dbe8953ae">14083</a></span>&#160;<span class="preprocessor">#define USBD_BMREQUESTTYPE_TYPE_Msk (0x3UL &lt;&lt; USBD_BMREQUESTTYPE_TYPE_Pos) </span></div><div class="line"><a name="l14084"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5fb5d0bb31b707fc31329feaba69cecc">14084</a></span>&#160;<span class="preprocessor">#define USBD_BMREQUESTTYPE_TYPE_Standard (0UL) </span></div><div class="line"><a name="l14085"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acce4d073d108f0d91c68145da9c1c1b5">14085</a></span>&#160;<span class="preprocessor">#define USBD_BMREQUESTTYPE_TYPE_Class (1UL) </span></div><div class="line"><a name="l14086"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9992000883e5b740440cef00cf2d6749">14086</a></span>&#160;<span class="preprocessor">#define USBD_BMREQUESTTYPE_TYPE_Vendor (2UL) </span></div><div class="line"><a name="l14088"></a><span class="lineno">14088</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 4..0 : Data transfer type */</span><span class="preprocessor"></span></div><div class="line"><a name="l14089"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8d4842cf9ca6f979e92a48444b879dc5">14089</a></span>&#160;<span class="preprocessor">#define USBD_BMREQUESTTYPE_RECIPIENT_Pos (0UL) </span></div><div class="line"><a name="l14090"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a056e72d126bcbde91f8a835e03dea38b">14090</a></span>&#160;<span class="preprocessor">#define USBD_BMREQUESTTYPE_RECIPIENT_Msk (0x1FUL &lt;&lt; USBD_BMREQUESTTYPE_RECIPIENT_Pos) </span></div><div class="line"><a name="l14091"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aef58e9179edf8c90ba19ab17a384373d">14091</a></span>&#160;<span class="preprocessor">#define USBD_BMREQUESTTYPE_RECIPIENT_Device (0UL) </span></div><div class="line"><a name="l14092"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af09ace78118a0141a4a46895c7f7bbd2">14092</a></span>&#160;<span class="preprocessor">#define USBD_BMREQUESTTYPE_RECIPIENT_Interface (1UL) </span></div><div class="line"><a name="l14093"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0d3d2c4797c7ebc00b49a0b720c50f57">14093</a></span>&#160;<span class="preprocessor">#define USBD_BMREQUESTTYPE_RECIPIENT_Endpoint (2UL) </span></div><div class="line"><a name="l14094"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae4b89907ef8d052783347b6cd27ec2a2">14094</a></span>&#160;<span class="preprocessor">#define USBD_BMREQUESTTYPE_RECIPIENT_Other (3UL) </span></div><div class="line"><a name="l14096"></a><span class="lineno">14096</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: USBD_BREQUEST */</span><span class="preprocessor"></span></div><div class="line"><a name="l14097"></a><span class="lineno">14097</span>&#160;<span class="comment">/* Description: SETUP data, byte 1, bRequest */</span></div><div class="line"><a name="l14098"></a><span class="lineno">14098</span>&#160;</div><div class="line"><a name="l14099"></a><span class="lineno">14099</span>&#160;<span class="comment">/* Bits 7..0 : SETUP data, byte 1, bRequest. Values provides for standard requests only, user must implement Class and Vendor values. */</span></div><div class="line"><a name="l14100"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0c54b5baf8806e851004cbc4eafabd53">14100</a></span>&#160;<span class="preprocessor">#define USBD_BREQUEST_BREQUEST_Pos (0UL) </span></div><div class="line"><a name="l14101"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3355e033d2f9f6545038c75dd836241c">14101</a></span>&#160;<span class="preprocessor">#define USBD_BREQUEST_BREQUEST_Msk (0xFFUL &lt;&lt; USBD_BREQUEST_BREQUEST_Pos) </span></div><div class="line"><a name="l14102"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af75de2ad35a27f8b5912a93509a90e43">14102</a></span>&#160;<span class="preprocessor">#define USBD_BREQUEST_BREQUEST_STD_GET_STATUS (0UL) </span></div><div class="line"><a name="l14103"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5dd3f634d374bf13cd3edfebb3fd80d8">14103</a></span>&#160;<span class="preprocessor">#define USBD_BREQUEST_BREQUEST_STD_CLEAR_FEATURE (1UL) </span></div><div class="line"><a name="l14104"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a786ddaa6f28ec757cb80f26db7370ccf">14104</a></span>&#160;<span class="preprocessor">#define USBD_BREQUEST_BREQUEST_STD_SET_FEATURE (3UL) </span></div><div class="line"><a name="l14105"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad61a6fe74a2767aa7b4a9bb3a6372b03">14105</a></span>&#160;<span class="preprocessor">#define USBD_BREQUEST_BREQUEST_STD_SET_ADDRESS (5UL) </span></div><div class="line"><a name="l14106"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab347be54385578f331f27cb2c059c6ba">14106</a></span>&#160;<span class="preprocessor">#define USBD_BREQUEST_BREQUEST_STD_GET_DESCRIPTOR (6UL) </span></div><div class="line"><a name="l14107"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af0b4069041f252abb43a1ba76be75a67">14107</a></span>&#160;<span class="preprocessor">#define USBD_BREQUEST_BREQUEST_STD_SET_DESCRIPTOR (7UL) </span></div><div class="line"><a name="l14108"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a43604bf096e66908054f8d854b347ffc">14108</a></span>&#160;<span class="preprocessor">#define USBD_BREQUEST_BREQUEST_STD_GET_CONFIGURATION (8UL) </span></div><div class="line"><a name="l14109"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9344c3da60ad1f241a8f5c796f29db2b">14109</a></span>&#160;<span class="preprocessor">#define USBD_BREQUEST_BREQUEST_STD_SET_CONFIGURATION (9UL) </span></div><div class="line"><a name="l14110"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7c8dfa75e7fd3268e3565e46dce78fd6">14110</a></span>&#160;<span class="preprocessor">#define USBD_BREQUEST_BREQUEST_STD_GET_INTERFACE (10UL) </span></div><div class="line"><a name="l14111"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adc2af4a0244ce17a973244201d041f70">14111</a></span>&#160;<span class="preprocessor">#define USBD_BREQUEST_BREQUEST_STD_SET_INTERFACE (11UL) </span></div><div class="line"><a name="l14112"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af381252f36794a61cbe4d007e5e843bf">14112</a></span>&#160;<span class="preprocessor">#define USBD_BREQUEST_BREQUEST_STD_SYNCH_FRAME (12UL) </span></div><div class="line"><a name="l14114"></a><span class="lineno">14114</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: USBD_WVALUEL */</span><span class="preprocessor"></span></div><div class="line"><a name="l14115"></a><span class="lineno">14115</span>&#160;<span class="comment">/* Description: SETUP data, byte 2, LSB of wValue */</span></div><div class="line"><a name="l14116"></a><span class="lineno">14116</span>&#160;</div><div class="line"><a name="l14117"></a><span class="lineno">14117</span>&#160;<span class="comment">/* Bits 7..0 : SETUP data, byte 2, LSB of wValue */</span></div><div class="line"><a name="l14118"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1e6d7851ef02192afa88d75142ed38a8">14118</a></span>&#160;<span class="preprocessor">#define USBD_WVALUEL_WVALUEL_Pos (0UL) </span></div><div class="line"><a name="l14119"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9577c988bae4579faebc96015607e00e">14119</a></span>&#160;<span class="preprocessor">#define USBD_WVALUEL_WVALUEL_Msk (0xFFUL &lt;&lt; USBD_WVALUEL_WVALUEL_Pos) </span></div><div class="line"><a name="l14121"></a><span class="lineno">14121</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: USBD_WVALUEH */</span><span class="preprocessor"></span></div><div class="line"><a name="l14122"></a><span class="lineno">14122</span>&#160;<span class="comment">/* Description: SETUP data, byte 3, MSB of wValue */</span></div><div class="line"><a name="l14123"></a><span class="lineno">14123</span>&#160;</div><div class="line"><a name="l14124"></a><span class="lineno">14124</span>&#160;<span class="comment">/* Bits 7..0 : SETUP data, byte 3, MSB of wValue */</span></div><div class="line"><a name="l14125"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a942e2f14bf9d0a9761846dd8a1698181">14125</a></span>&#160;<span class="preprocessor">#define USBD_WVALUEH_WVALUEH_Pos (0UL) </span></div><div class="line"><a name="l14126"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad6561b4a1714017497238d40fce0fb13">14126</a></span>&#160;<span class="preprocessor">#define USBD_WVALUEH_WVALUEH_Msk (0xFFUL &lt;&lt; USBD_WVALUEH_WVALUEH_Pos) </span></div><div class="line"><a name="l14128"></a><span class="lineno">14128</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: USBD_WINDEXL */</span><span class="preprocessor"></span></div><div class="line"><a name="l14129"></a><span class="lineno">14129</span>&#160;<span class="comment">/* Description: SETUP data, byte 4, LSB of wIndex */</span></div><div class="line"><a name="l14130"></a><span class="lineno">14130</span>&#160;</div><div class="line"><a name="l14131"></a><span class="lineno">14131</span>&#160;<span class="comment">/* Bits 7..0 : SETUP data, byte 4, LSB of wIndex */</span></div><div class="line"><a name="l14132"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2b6784f34deeebd4816f23febe2aee2b">14132</a></span>&#160;<span class="preprocessor">#define USBD_WINDEXL_WINDEXL_Pos (0UL) </span></div><div class="line"><a name="l14133"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a866720f61c9c4db3ca6b0b48a2dda439">14133</a></span>&#160;<span class="preprocessor">#define USBD_WINDEXL_WINDEXL_Msk (0xFFUL &lt;&lt; USBD_WINDEXL_WINDEXL_Pos) </span></div><div class="line"><a name="l14135"></a><span class="lineno">14135</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: USBD_WINDEXH */</span><span class="preprocessor"></span></div><div class="line"><a name="l14136"></a><span class="lineno">14136</span>&#160;<span class="comment">/* Description: SETUP data, byte 5, MSB of wIndex */</span></div><div class="line"><a name="l14137"></a><span class="lineno">14137</span>&#160;</div><div class="line"><a name="l14138"></a><span class="lineno">14138</span>&#160;<span class="comment">/* Bits 7..0 : SETUP data, byte 5, MSB of wIndex */</span></div><div class="line"><a name="l14139"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a14baa39bed24a5ad8ee9e2281eb77f3a">14139</a></span>&#160;<span class="preprocessor">#define USBD_WINDEXH_WINDEXH_Pos (0UL) </span></div><div class="line"><a name="l14140"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa018bca0207f78e701ba781e677129bd">14140</a></span>&#160;<span class="preprocessor">#define USBD_WINDEXH_WINDEXH_Msk (0xFFUL &lt;&lt; USBD_WINDEXH_WINDEXH_Pos) </span></div><div class="line"><a name="l14142"></a><span class="lineno">14142</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: USBD_WLENGTHL */</span><span class="preprocessor"></span></div><div class="line"><a name="l14143"></a><span class="lineno">14143</span>&#160;<span class="comment">/* Description: SETUP data, byte 6, LSB of wLength */</span></div><div class="line"><a name="l14144"></a><span class="lineno">14144</span>&#160;</div><div class="line"><a name="l14145"></a><span class="lineno">14145</span>&#160;<span class="comment">/* Bits 7..0 : SETUP data, byte 6, LSB of wLength */</span></div><div class="line"><a name="l14146"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a297ad7b82ffad9429dc75fd01a6f3251">14146</a></span>&#160;<span class="preprocessor">#define USBD_WLENGTHL_WLENGTHL_Pos (0UL) </span></div><div class="line"><a name="l14147"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a66bed3f404fb2825e3f9e69599f42b1c">14147</a></span>&#160;<span class="preprocessor">#define USBD_WLENGTHL_WLENGTHL_Msk (0xFFUL &lt;&lt; USBD_WLENGTHL_WLENGTHL_Pos) </span></div><div class="line"><a name="l14149"></a><span class="lineno">14149</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: USBD_WLENGTHH */</span><span class="preprocessor"></span></div><div class="line"><a name="l14150"></a><span class="lineno">14150</span>&#160;<span class="comment">/* Description: SETUP data, byte 7, MSB of wLength */</span></div><div class="line"><a name="l14151"></a><span class="lineno">14151</span>&#160;</div><div class="line"><a name="l14152"></a><span class="lineno">14152</span>&#160;<span class="comment">/* Bits 7..0 : SETUP data, byte 7, MSB of wLength */</span></div><div class="line"><a name="l14153"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab3d06f401ffe8cf43939b7e83d355af2">14153</a></span>&#160;<span class="preprocessor">#define USBD_WLENGTHH_WLENGTHH_Pos (0UL) </span></div><div class="line"><a name="l14154"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a245f1486f32185d671b74edd2f1fadc3">14154</a></span>&#160;<span class="preprocessor">#define USBD_WLENGTHH_WLENGTHH_Msk (0xFFUL &lt;&lt; USBD_WLENGTHH_WLENGTHH_Pos) </span></div><div class="line"><a name="l14156"></a><span class="lineno">14156</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: USBD_SIZE_EPOUT */</span><span class="preprocessor"></span></div><div class="line"><a name="l14157"></a><span class="lineno">14157</span>&#160;<span class="comment">/* Description: Description collection[0]:  Amount of bytes received last in the data stage of this OUT endpoint */</span></div><div class="line"><a name="l14158"></a><span class="lineno">14158</span>&#160;</div><div class="line"><a name="l14159"></a><span class="lineno">14159</span>&#160;<span class="comment">/* Bits 6..0 : Amount of bytes received last in the data stage of this OUT endpoint */</span></div><div class="line"><a name="l14160"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1597abba918cfa2b9aebce0e399c629a">14160</a></span>&#160;<span class="preprocessor">#define USBD_SIZE_EPOUT_SIZE_Pos (0UL) </span></div><div class="line"><a name="l14161"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#abd0459a17b25e7b48d24086d442f1de3">14161</a></span>&#160;<span class="preprocessor">#define USBD_SIZE_EPOUT_SIZE_Msk (0x7FUL &lt;&lt; USBD_SIZE_EPOUT_SIZE_Pos) </span></div><div class="line"><a name="l14163"></a><span class="lineno">14163</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: USBD_SIZE_ISOOUT */</span><span class="preprocessor"></span></div><div class="line"><a name="l14164"></a><span class="lineno">14164</span>&#160;<span class="comment">/* Description: Amount of bytes received last on this iso OUT data endpoint */</span></div><div class="line"><a name="l14165"></a><span class="lineno">14165</span>&#160;</div><div class="line"><a name="l14166"></a><span class="lineno">14166</span>&#160;<span class="comment">/* Bit 16 : Zero-length data packet received */</span></div><div class="line"><a name="l14167"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2945b4c98d83bbaf8788abd496138c8f">14167</a></span>&#160;<span class="preprocessor">#define USBD_SIZE_ISOOUT_ZERO_Pos (16UL) </span></div><div class="line"><a name="l14168"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a25c756b43b4c11a85a7b6ab079034666">14168</a></span>&#160;<span class="preprocessor">#define USBD_SIZE_ISOOUT_ZERO_Msk (0x1UL &lt;&lt; USBD_SIZE_ISOOUT_ZERO_Pos) </span></div><div class="line"><a name="l14169"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9ab140167da0f3e5b4f869127e5d9a1a">14169</a></span>&#160;<span class="preprocessor">#define USBD_SIZE_ISOOUT_ZERO_Normal (0UL) </span></div><div class="line"><a name="l14170"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0a66c018b22c27c8d6ae63638aa0955b">14170</a></span>&#160;<span class="preprocessor">#define USBD_SIZE_ISOOUT_ZERO_ZeroData (1UL) </span></div><div class="line"><a name="l14172"></a><span class="lineno">14172</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 9..0 : Amount of bytes received last on this iso OUT data endpoint */</span><span class="preprocessor"></span></div><div class="line"><a name="l14173"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab066455499e9c0e654409042d7de2bc4">14173</a></span>&#160;<span class="preprocessor">#define USBD_SIZE_ISOOUT_SIZE_Pos (0UL) </span></div><div class="line"><a name="l14174"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9308cbe080f24cf9284a985a8aef3c52">14174</a></span>&#160;<span class="preprocessor">#define USBD_SIZE_ISOOUT_SIZE_Msk (0x3FFUL &lt;&lt; USBD_SIZE_ISOOUT_SIZE_Pos) </span></div><div class="line"><a name="l14176"></a><span class="lineno">14176</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: USBD_ENABLE */</span><span class="preprocessor"></span></div><div class="line"><a name="l14177"></a><span class="lineno">14177</span>&#160;<span class="comment">/* Description: Enable USB */</span></div><div class="line"><a name="l14178"></a><span class="lineno">14178</span>&#160;</div><div class="line"><a name="l14179"></a><span class="lineno">14179</span>&#160;<span class="comment">/* Bit 0 : Enable USB */</span></div><div class="line"><a name="l14180"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8b4326b16b0820f81dd3737b1e4dae80">14180</a></span>&#160;<span class="preprocessor">#define USBD_ENABLE_ENABLE_Pos (0UL) </span></div><div class="line"><a name="l14181"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6fa310c67cea111b45d292586075fd99">14181</a></span>&#160;<span class="preprocessor">#define USBD_ENABLE_ENABLE_Msk (0x1UL &lt;&lt; USBD_ENABLE_ENABLE_Pos) </span></div><div class="line"><a name="l14182"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8ff6417d979dcb678dbc41c21bd1b892">14182</a></span>&#160;<span class="preprocessor">#define USBD_ENABLE_ENABLE_Disabled (0UL) </span></div><div class="line"><a name="l14183"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae4b8b2e4afde5d3c3dfd087e2f5dbf87">14183</a></span>&#160;<span class="preprocessor">#define USBD_ENABLE_ENABLE_Enabled (1UL) </span></div><div class="line"><a name="l14185"></a><span class="lineno">14185</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: USBD_USBPULLUP */</span><span class="preprocessor"></span></div><div class="line"><a name="l14186"></a><span class="lineno">14186</span>&#160;<span class="comment">/* Description: Control of the USB pull-up */</span></div><div class="line"><a name="l14187"></a><span class="lineno">14187</span>&#160;</div><div class="line"><a name="l14188"></a><span class="lineno">14188</span>&#160;<span class="comment">/* Bit 0 : Control of the USB pull-up on the D+ line */</span></div><div class="line"><a name="l14189"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1a44e06be719a63a8f240c60c327d321">14189</a></span>&#160;<span class="preprocessor">#define USBD_USBPULLUP_CONNECT_Pos (0UL) </span></div><div class="line"><a name="l14190"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a70cf1041d7765da81b0d52043a86aa28">14190</a></span>&#160;<span class="preprocessor">#define USBD_USBPULLUP_CONNECT_Msk (0x1UL &lt;&lt; USBD_USBPULLUP_CONNECT_Pos) </span></div><div class="line"><a name="l14191"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae0446190514a5ae0c0eab16b39948769">14191</a></span>&#160;<span class="preprocessor">#define USBD_USBPULLUP_CONNECT_Disabled (0UL) </span></div><div class="line"><a name="l14192"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a85c169079e404dad49f916cae9c53eab">14192</a></span>&#160;<span class="preprocessor">#define USBD_USBPULLUP_CONNECT_Enabled (1UL) </span></div><div class="line"><a name="l14194"></a><span class="lineno">14194</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: USBD_DPDMVALUE */</span><span class="preprocessor"></span></div><div class="line"><a name="l14195"></a><span class="lineno">14195</span>&#160;<span class="comment">/* Description: State at which the DPDMDRIVE task will force D+ and D-. The DPDMNODRIVE task reverts the control of the lines to MAC IP (no forcing). */</span></div><div class="line"><a name="l14196"></a><span class="lineno">14196</span>&#160;</div><div class="line"><a name="l14197"></a><span class="lineno">14197</span>&#160;<span class="comment">/* Bits 4..0 : State at which the DPDMDRIVE task will force D+ and D- */</span></div><div class="line"><a name="l14198"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a608f2c601d1961eecb6601129f8d704b">14198</a></span>&#160;<span class="preprocessor">#define USBD_DPDMVALUE_STATE_Pos (0UL) </span></div><div class="line"><a name="l14199"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a071e7d063a797722801cb5184b18858f">14199</a></span>&#160;<span class="preprocessor">#define USBD_DPDMVALUE_STATE_Msk (0x1FUL &lt;&lt; USBD_DPDMVALUE_STATE_Pos) </span></div><div class="line"><a name="l14200"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a46fbe44d44978d507578711329ad1cc6">14200</a></span>&#160;<span class="preprocessor">#define USBD_DPDMVALUE_STATE_Resume (1UL) </span></div><div class="line"><a name="l14201"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a842b19b6c4a8131c3a8122c94e72f08d">14201</a></span>&#160;<span class="preprocessor">#define USBD_DPDMVALUE_STATE_J (2UL) </span></div><div class="line"><a name="l14202"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adb9849e1105359ab0a7ea1971204e935">14202</a></span>&#160;<span class="preprocessor">#define USBD_DPDMVALUE_STATE_K (4UL) </span></div><div class="line"><a name="l14204"></a><span class="lineno">14204</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: USBD_DTOGGLE */</span><span class="preprocessor"></span></div><div class="line"><a name="l14205"></a><span class="lineno">14205</span>&#160;<span class="comment">/* Description: Data toggle control and status. */</span></div><div class="line"><a name="l14206"></a><span class="lineno">14206</span>&#160;</div><div class="line"><a name="l14207"></a><span class="lineno">14207</span>&#160;<span class="comment">/* Bits 9..8 : Data toggle value */</span></div><div class="line"><a name="l14208"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4fac676cf854b16d97aebf6390d40139">14208</a></span>&#160;<span class="preprocessor">#define USBD_DTOGGLE_VALUE_Pos (8UL) </span></div><div class="line"><a name="l14209"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0ab9d9d8ee9f1d46edeada9e721181b8">14209</a></span>&#160;<span class="preprocessor">#define USBD_DTOGGLE_VALUE_Msk (0x3UL &lt;&lt; USBD_DTOGGLE_VALUE_Pos) </span></div><div class="line"><a name="l14210"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a423e283791742d636f02e36d125cf0aa">14210</a></span>&#160;<span class="preprocessor">#define USBD_DTOGGLE_VALUE_Nop (0UL) </span></div><div class="line"><a name="l14211"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7b8768ebd3b6747b536df1c90625b516">14211</a></span>&#160;<span class="preprocessor">#define USBD_DTOGGLE_VALUE_Data0 (1UL) </span></div><div class="line"><a name="l14212"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af35e510406171771b44d7649b162ee9e">14212</a></span>&#160;<span class="preprocessor">#define USBD_DTOGGLE_VALUE_Data1 (2UL) </span></div><div class="line"><a name="l14214"></a><span class="lineno">14214</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 7 : Selects IN or OUT endpoint */</span><span class="preprocessor"></span></div><div class="line"><a name="l14215"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab6dc35d1362e585f49c58cfb346cff39">14215</a></span>&#160;<span class="preprocessor">#define USBD_DTOGGLE_IO_Pos (7UL) </span></div><div class="line"><a name="l14216"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad4906c7cf9ff28c88a2a35eaaa96ba0d">14216</a></span>&#160;<span class="preprocessor">#define USBD_DTOGGLE_IO_Msk (0x1UL &lt;&lt; USBD_DTOGGLE_IO_Pos) </span></div><div class="line"><a name="l14217"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5e515c31bad3a09c911c21dc25d04094">14217</a></span>&#160;<span class="preprocessor">#define USBD_DTOGGLE_IO_Out (0UL) </span></div><div class="line"><a name="l14218"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a34617f20d0e8836ff90d6cabea636d8d">14218</a></span>&#160;<span class="preprocessor">#define USBD_DTOGGLE_IO_In (1UL) </span></div><div class="line"><a name="l14220"></a><span class="lineno">14220</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 2..0 : Select bulk endpoint number */</span><span class="preprocessor"></span></div><div class="line"><a name="l14221"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab4434ccc14e50463cc4e8c7cf8bd1e5f">14221</a></span>&#160;<span class="preprocessor">#define USBD_DTOGGLE_EP_Pos (0UL) </span></div><div class="line"><a name="l14222"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3ac1418c6df9afcd812f1cc842a16927">14222</a></span>&#160;<span class="preprocessor">#define USBD_DTOGGLE_EP_Msk (0x7UL &lt;&lt; USBD_DTOGGLE_EP_Pos) </span></div><div class="line"><a name="l14224"></a><span class="lineno">14224</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: USBD_EPINEN */</span><span class="preprocessor"></span></div><div class="line"><a name="l14225"></a><span class="lineno">14225</span>&#160;<span class="comment">/* Description: Endpoint IN enable */</span></div><div class="line"><a name="l14226"></a><span class="lineno">14226</span>&#160;</div><div class="line"><a name="l14227"></a><span class="lineno">14227</span>&#160;<span class="comment">/* Bit 8 : Enable iso IN endpoint */</span></div><div class="line"><a name="l14228"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1d7a2b85a8e838be77d5f19214013575">14228</a></span>&#160;<span class="preprocessor">#define USBD_EPINEN_ISOIN_Pos (8UL) </span></div><div class="line"><a name="l14229"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac1462eab5e45fd7d9bc4c7ea989f79f6">14229</a></span>&#160;<span class="preprocessor">#define USBD_EPINEN_ISOIN_Msk (0x1UL &lt;&lt; USBD_EPINEN_ISOIN_Pos) </span></div><div class="line"><a name="l14230"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2084fb24cbb38e9e26039d1d40f04638">14230</a></span>&#160;<span class="preprocessor">#define USBD_EPINEN_ISOIN_Disable (0UL) </span></div><div class="line"><a name="l14231"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aaf28158444a9187ae3ef9685a0e39863">14231</a></span>&#160;<span class="preprocessor">#define USBD_EPINEN_ISOIN_Enable (1UL) </span></div><div class="line"><a name="l14233"></a><span class="lineno">14233</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 7 : Enable IN endpoint 7 */</span><span class="preprocessor"></span></div><div class="line"><a name="l14234"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa37a7e0ff622799063d58c471345d1da">14234</a></span>&#160;<span class="preprocessor">#define USBD_EPINEN_IN7_Pos (7UL) </span></div><div class="line"><a name="l14235"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4762e799fbd7070a34264a2c7aac221f">14235</a></span>&#160;<span class="preprocessor">#define USBD_EPINEN_IN7_Msk (0x1UL &lt;&lt; USBD_EPINEN_IN7_Pos) </span></div><div class="line"><a name="l14236"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4a103b5819f4a6869311e5f025a82b91">14236</a></span>&#160;<span class="preprocessor">#define USBD_EPINEN_IN7_Disable (0UL) </span></div><div class="line"><a name="l14237"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6407bb00d8f1b08487dbac6c26b09a9d">14237</a></span>&#160;<span class="preprocessor">#define USBD_EPINEN_IN7_Enable (1UL) </span></div><div class="line"><a name="l14239"></a><span class="lineno">14239</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 6 : Enable IN endpoint 6 */</span><span class="preprocessor"></span></div><div class="line"><a name="l14240"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aeaee8872c17481e4e9def2e4a42ab5f5">14240</a></span>&#160;<span class="preprocessor">#define USBD_EPINEN_IN6_Pos (6UL) </span></div><div class="line"><a name="l14241"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adccb23d05fbf6e252f7ca10ec63cfec9">14241</a></span>&#160;<span class="preprocessor">#define USBD_EPINEN_IN6_Msk (0x1UL &lt;&lt; USBD_EPINEN_IN6_Pos) </span></div><div class="line"><a name="l14242"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af30144ed599db8a205312e02e49b7518">14242</a></span>&#160;<span class="preprocessor">#define USBD_EPINEN_IN6_Disable (0UL) </span></div><div class="line"><a name="l14243"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a322f878108cd9b312cb66f6bab920dc5">14243</a></span>&#160;<span class="preprocessor">#define USBD_EPINEN_IN6_Enable (1UL) </span></div><div class="line"><a name="l14245"></a><span class="lineno">14245</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 5 : Enable IN endpoint 5 */</span><span class="preprocessor"></span></div><div class="line"><a name="l14246"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aeff80650e7918cb7ccca988c27abca8f">14246</a></span>&#160;<span class="preprocessor">#define USBD_EPINEN_IN5_Pos (5UL) </span></div><div class="line"><a name="l14247"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae2a92befed7d6af38f661ec29ec4665a">14247</a></span>&#160;<span class="preprocessor">#define USBD_EPINEN_IN5_Msk (0x1UL &lt;&lt; USBD_EPINEN_IN5_Pos) </span></div><div class="line"><a name="l14248"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae7cadf5f2d0852aabf452a7e51639f7e">14248</a></span>&#160;<span class="preprocessor">#define USBD_EPINEN_IN5_Disable (0UL) </span></div><div class="line"><a name="l14249"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a85352459174c6719cb7fb25908757cdd">14249</a></span>&#160;<span class="preprocessor">#define USBD_EPINEN_IN5_Enable (1UL) </span></div><div class="line"><a name="l14251"></a><span class="lineno">14251</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 4 : Enable IN endpoint 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l14252"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5aba7f1010b69f2de170d32eda4b2a94">14252</a></span>&#160;<span class="preprocessor">#define USBD_EPINEN_IN4_Pos (4UL) </span></div><div class="line"><a name="l14253"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7714b829634410cf0244d0c2dd77a880">14253</a></span>&#160;<span class="preprocessor">#define USBD_EPINEN_IN4_Msk (0x1UL &lt;&lt; USBD_EPINEN_IN4_Pos) </span></div><div class="line"><a name="l14254"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac4ace59ee7319a275d55affe10a9c6dd">14254</a></span>&#160;<span class="preprocessor">#define USBD_EPINEN_IN4_Disable (0UL) </span></div><div class="line"><a name="l14255"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae1efba0db0ac47562f26b85944112403">14255</a></span>&#160;<span class="preprocessor">#define USBD_EPINEN_IN4_Enable (1UL) </span></div><div class="line"><a name="l14257"></a><span class="lineno">14257</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 3 : Enable IN endpoint 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l14258"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af97cbd4f2b2cdbe1650087359d918374">14258</a></span>&#160;<span class="preprocessor">#define USBD_EPINEN_IN3_Pos (3UL) </span></div><div class="line"><a name="l14259"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7192f73f2b075a8e96f7becb2572be38">14259</a></span>&#160;<span class="preprocessor">#define USBD_EPINEN_IN3_Msk (0x1UL &lt;&lt; USBD_EPINEN_IN3_Pos) </span></div><div class="line"><a name="l14260"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#adcc062a985eda8d6cb89b347870de0b8">14260</a></span>&#160;<span class="preprocessor">#define USBD_EPINEN_IN3_Disable (0UL) </span></div><div class="line"><a name="l14261"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a334086d30fd6d6c1fb747bb09681413e">14261</a></span>&#160;<span class="preprocessor">#define USBD_EPINEN_IN3_Enable (1UL) </span></div><div class="line"><a name="l14263"></a><span class="lineno">14263</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Enable IN endpoint 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l14264"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9e929a3a0e161ca6321377c008b00068">14264</a></span>&#160;<span class="preprocessor">#define USBD_EPINEN_IN2_Pos (2UL) </span></div><div class="line"><a name="l14265"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0bc4961f9ad5c60ac9ebebc1212fcc9f">14265</a></span>&#160;<span class="preprocessor">#define USBD_EPINEN_IN2_Msk (0x1UL &lt;&lt; USBD_EPINEN_IN2_Pos) </span></div><div class="line"><a name="l14266"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad12a6112aabd6c813229ed92a39b2381">14266</a></span>&#160;<span class="preprocessor">#define USBD_EPINEN_IN2_Disable (0UL) </span></div><div class="line"><a name="l14267"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a829bcb3a573a78c5ecafae112f93bd82">14267</a></span>&#160;<span class="preprocessor">#define USBD_EPINEN_IN2_Enable (1UL) </span></div><div class="line"><a name="l14269"></a><span class="lineno">14269</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Enable IN endpoint 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l14270"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7bba2a99d5931d48495d8892ad100961">14270</a></span>&#160;<span class="preprocessor">#define USBD_EPINEN_IN1_Pos (1UL) </span></div><div class="line"><a name="l14271"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a44f3cf0c3a1330d78f2a41ac3760ecbf">14271</a></span>&#160;<span class="preprocessor">#define USBD_EPINEN_IN1_Msk (0x1UL &lt;&lt; USBD_EPINEN_IN1_Pos) </span></div><div class="line"><a name="l14272"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ace2fd9e863f0b15fc54c3f62e3f46ada">14272</a></span>&#160;<span class="preprocessor">#define USBD_EPINEN_IN1_Disable (0UL) </span></div><div class="line"><a name="l14273"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4c31eae48feba12eaf5a2c02c61587c2">14273</a></span>&#160;<span class="preprocessor">#define USBD_EPINEN_IN1_Enable (1UL) </span></div><div class="line"><a name="l14275"></a><span class="lineno">14275</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Enable IN endpoint 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l14276"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5167b958b61a81d7f722f5a1d5dd1940">14276</a></span>&#160;<span class="preprocessor">#define USBD_EPINEN_IN0_Pos (0UL) </span></div><div class="line"><a name="l14277"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a29225362c349657d04f34211fdd27e48">14277</a></span>&#160;<span class="preprocessor">#define USBD_EPINEN_IN0_Msk (0x1UL &lt;&lt; USBD_EPINEN_IN0_Pos) </span></div><div class="line"><a name="l14278"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4a8276d39206175c5daaf162ae04974e">14278</a></span>&#160;<span class="preprocessor">#define USBD_EPINEN_IN0_Disable (0UL) </span></div><div class="line"><a name="l14279"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1a233579fcc87def84b3a03a2302d37c">14279</a></span>&#160;<span class="preprocessor">#define USBD_EPINEN_IN0_Enable (1UL) </span></div><div class="line"><a name="l14281"></a><span class="lineno">14281</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: USBD_EPOUTEN */</span><span class="preprocessor"></span></div><div class="line"><a name="l14282"></a><span class="lineno">14282</span>&#160;<span class="comment">/* Description: Endpoint OUT enable */</span></div><div class="line"><a name="l14283"></a><span class="lineno">14283</span>&#160;</div><div class="line"><a name="l14284"></a><span class="lineno">14284</span>&#160;<span class="comment">/* Bit 8 : Enable iso OUT endpoint 8 */</span></div><div class="line"><a name="l14285"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae5b54b63a9afde6196ea51c374eddc85">14285</a></span>&#160;<span class="preprocessor">#define USBD_EPOUTEN_ISOOUT_Pos (8UL) </span></div><div class="line"><a name="l14286"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3286effa683e2fcf06e95ee6ff6b039e">14286</a></span>&#160;<span class="preprocessor">#define USBD_EPOUTEN_ISOOUT_Msk (0x1UL &lt;&lt; USBD_EPOUTEN_ISOOUT_Pos) </span></div><div class="line"><a name="l14287"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af8335ac4f728d8362b6bf30aee31d0c4">14287</a></span>&#160;<span class="preprocessor">#define USBD_EPOUTEN_ISOOUT_Disable (0UL) </span></div><div class="line"><a name="l14288"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2fc41faa8e6bdf917fd2964a3a7fdf9b">14288</a></span>&#160;<span class="preprocessor">#define USBD_EPOUTEN_ISOOUT_Enable (1UL) </span></div><div class="line"><a name="l14290"></a><span class="lineno">14290</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 7 : Enable OUT endpoint 7 */</span><span class="preprocessor"></span></div><div class="line"><a name="l14291"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2e333c216f8e311f5aa235b17fd67ef4">14291</a></span>&#160;<span class="preprocessor">#define USBD_EPOUTEN_OUT7_Pos (7UL) </span></div><div class="line"><a name="l14292"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad1f45ba600b14ad32949218612d8d941">14292</a></span>&#160;<span class="preprocessor">#define USBD_EPOUTEN_OUT7_Msk (0x1UL &lt;&lt; USBD_EPOUTEN_OUT7_Pos) </span></div><div class="line"><a name="l14293"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a04468f4e4ef89756264f66ef7343cc7c">14293</a></span>&#160;<span class="preprocessor">#define USBD_EPOUTEN_OUT7_Disable (0UL) </span></div><div class="line"><a name="l14294"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab9e9ed17a0b774d862604899031315dc">14294</a></span>&#160;<span class="preprocessor">#define USBD_EPOUTEN_OUT7_Enable (1UL) </span></div><div class="line"><a name="l14296"></a><span class="lineno">14296</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 6 : Enable OUT endpoint 6 */</span><span class="preprocessor"></span></div><div class="line"><a name="l14297"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab106642b1c3c9a6f3a9a8919cb317939">14297</a></span>&#160;<span class="preprocessor">#define USBD_EPOUTEN_OUT6_Pos (6UL) </span></div><div class="line"><a name="l14298"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a29b39fc7afc59155c6671477f0501276">14298</a></span>&#160;<span class="preprocessor">#define USBD_EPOUTEN_OUT6_Msk (0x1UL &lt;&lt; USBD_EPOUTEN_OUT6_Pos) </span></div><div class="line"><a name="l14299"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa59ca75d4db78f1db6e1427d6873edb3">14299</a></span>&#160;<span class="preprocessor">#define USBD_EPOUTEN_OUT6_Disable (0UL) </span></div><div class="line"><a name="l14300"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0183a12ce63a5d22d445425ee321c666">14300</a></span>&#160;<span class="preprocessor">#define USBD_EPOUTEN_OUT6_Enable (1UL) </span></div><div class="line"><a name="l14302"></a><span class="lineno">14302</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 5 : Enable OUT endpoint 5 */</span><span class="preprocessor"></span></div><div class="line"><a name="l14303"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a71b1ddba2efde25b43de9b0679cc62f0">14303</a></span>&#160;<span class="preprocessor">#define USBD_EPOUTEN_OUT5_Pos (5UL) </span></div><div class="line"><a name="l14304"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aeea87e0cdc7afb1ec3b04d82ff42f485">14304</a></span>&#160;<span class="preprocessor">#define USBD_EPOUTEN_OUT5_Msk (0x1UL &lt;&lt; USBD_EPOUTEN_OUT5_Pos) </span></div><div class="line"><a name="l14305"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad6bbae690d18cd037aefdc61f730766d">14305</a></span>&#160;<span class="preprocessor">#define USBD_EPOUTEN_OUT5_Disable (0UL) </span></div><div class="line"><a name="l14306"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a85a937d01d40c26a807ab26baeab4d71">14306</a></span>&#160;<span class="preprocessor">#define USBD_EPOUTEN_OUT5_Enable (1UL) </span></div><div class="line"><a name="l14308"></a><span class="lineno">14308</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 4 : Enable OUT endpoint 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l14309"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aaa1a5bb7d36791599a8df9e116554065">14309</a></span>&#160;<span class="preprocessor">#define USBD_EPOUTEN_OUT4_Pos (4UL) </span></div><div class="line"><a name="l14310"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af9f1e20e25fb3d4637ddad43d5729332">14310</a></span>&#160;<span class="preprocessor">#define USBD_EPOUTEN_OUT4_Msk (0x1UL &lt;&lt; USBD_EPOUTEN_OUT4_Pos) </span></div><div class="line"><a name="l14311"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aab5d998854413f00ef58968ea3bbb26d">14311</a></span>&#160;<span class="preprocessor">#define USBD_EPOUTEN_OUT4_Disable (0UL) </span></div><div class="line"><a name="l14312"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab1f558ffe532756796e627d823dfb5e7">14312</a></span>&#160;<span class="preprocessor">#define USBD_EPOUTEN_OUT4_Enable (1UL) </span></div><div class="line"><a name="l14314"></a><span class="lineno">14314</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 3 : Enable OUT endpoint 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l14315"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acdb432385587bde82a199721cea864f3">14315</a></span>&#160;<span class="preprocessor">#define USBD_EPOUTEN_OUT3_Pos (3UL) </span></div><div class="line"><a name="l14316"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a008d4dfb3398b4e30f4ebde718830f39">14316</a></span>&#160;<span class="preprocessor">#define USBD_EPOUTEN_OUT3_Msk (0x1UL &lt;&lt; USBD_EPOUTEN_OUT3_Pos) </span></div><div class="line"><a name="l14317"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3bea6ffed203e99f9bfb4fa0d9a0039c">14317</a></span>&#160;<span class="preprocessor">#define USBD_EPOUTEN_OUT3_Disable (0UL) </span></div><div class="line"><a name="l14318"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a58fd5442d92e39142238afca0f6b39db">14318</a></span>&#160;<span class="preprocessor">#define USBD_EPOUTEN_OUT3_Enable (1UL) </span></div><div class="line"><a name="l14320"></a><span class="lineno">14320</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Enable OUT endpoint 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l14321"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a25e11af7fb59bc297ae5d68e9279e03a">14321</a></span>&#160;<span class="preprocessor">#define USBD_EPOUTEN_OUT2_Pos (2UL) </span></div><div class="line"><a name="l14322"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae65d53d5d5c282ba2efdede3ce503ff2">14322</a></span>&#160;<span class="preprocessor">#define USBD_EPOUTEN_OUT2_Msk (0x1UL &lt;&lt; USBD_EPOUTEN_OUT2_Pos) </span></div><div class="line"><a name="l14323"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9c56a6d1783aec18c343ac83b9b70157">14323</a></span>&#160;<span class="preprocessor">#define USBD_EPOUTEN_OUT2_Disable (0UL) </span></div><div class="line"><a name="l14324"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4a617aa06335dae94dae7f892f81d923">14324</a></span>&#160;<span class="preprocessor">#define USBD_EPOUTEN_OUT2_Enable (1UL) </span></div><div class="line"><a name="l14326"></a><span class="lineno">14326</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Enable OUT endpoint 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l14327"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7cc6518867f02f34cedee6c5019254c0">14327</a></span>&#160;<span class="preprocessor">#define USBD_EPOUTEN_OUT1_Pos (1UL) </span></div><div class="line"><a name="l14328"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a454c362ebdbe0350fba4e293498b8e64">14328</a></span>&#160;<span class="preprocessor">#define USBD_EPOUTEN_OUT1_Msk (0x1UL &lt;&lt; USBD_EPOUTEN_OUT1_Pos) </span></div><div class="line"><a name="l14329"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2106a39174c6f915960e79bc556e66b9">14329</a></span>&#160;<span class="preprocessor">#define USBD_EPOUTEN_OUT1_Disable (0UL) </span></div><div class="line"><a name="l14330"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a647990c9f7aaf0d3dee0077dd4838e73">14330</a></span>&#160;<span class="preprocessor">#define USBD_EPOUTEN_OUT1_Enable (1UL) </span></div><div class="line"><a name="l14332"></a><span class="lineno">14332</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Enable OUT endpoint 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l14333"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a590a852c0f5a19180b26033794fbdf0e">14333</a></span>&#160;<span class="preprocessor">#define USBD_EPOUTEN_OUT0_Pos (0UL) </span></div><div class="line"><a name="l14334"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3569a4fa0fe2a7da203f290296d4284f">14334</a></span>&#160;<span class="preprocessor">#define USBD_EPOUTEN_OUT0_Msk (0x1UL &lt;&lt; USBD_EPOUTEN_OUT0_Pos) </span></div><div class="line"><a name="l14335"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a76d9e1809211366cb2bd6b5c4b173db2">14335</a></span>&#160;<span class="preprocessor">#define USBD_EPOUTEN_OUT0_Disable (0UL) </span></div><div class="line"><a name="l14336"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acf238cb2bf02a502739825949a66e9ce">14336</a></span>&#160;<span class="preprocessor">#define USBD_EPOUTEN_OUT0_Enable (1UL) </span></div><div class="line"><a name="l14338"></a><span class="lineno">14338</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: USBD_EPSTALL */</span><span class="preprocessor"></span></div><div class="line"><a name="l14339"></a><span class="lineno">14339</span>&#160;<span class="comment">/* Description: STALL endpoints */</span></div><div class="line"><a name="l14340"></a><span class="lineno">14340</span>&#160;</div><div class="line"><a name="l14341"></a><span class="lineno">14341</span>&#160;<span class="comment">/* Bit 8 : Stall selected endpoint */</span></div><div class="line"><a name="l14342"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa7f277478353962bc4d65888a7a03629">14342</a></span>&#160;<span class="preprocessor">#define USBD_EPSTALL_STALL_Pos (8UL) </span></div><div class="line"><a name="l14343"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aaef13d2d49b024a48e12cad6a85216c3">14343</a></span>&#160;<span class="preprocessor">#define USBD_EPSTALL_STALL_Msk (0x1UL &lt;&lt; USBD_EPSTALL_STALL_Pos) </span></div><div class="line"><a name="l14344"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a368bb2f5e79d6a31ded924e3056f7200">14344</a></span>&#160;<span class="preprocessor">#define USBD_EPSTALL_STALL_UnStall (0UL) </span></div><div class="line"><a name="l14345"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae717230315a324dc97a1c78f53876b98">14345</a></span>&#160;<span class="preprocessor">#define USBD_EPSTALL_STALL_Stall (1UL) </span></div><div class="line"><a name="l14347"></a><span class="lineno">14347</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 7 : Selects IN or OUT endpoint */</span><span class="preprocessor"></span></div><div class="line"><a name="l14348"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae8206ee819513f7695964f5860f0ab77">14348</a></span>&#160;<span class="preprocessor">#define USBD_EPSTALL_IO_Pos (7UL) </span></div><div class="line"><a name="l14349"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad266178036ff223a1700944d4476816c">14349</a></span>&#160;<span class="preprocessor">#define USBD_EPSTALL_IO_Msk (0x1UL &lt;&lt; USBD_EPSTALL_IO_Pos) </span></div><div class="line"><a name="l14350"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9f0515ff57b0c6eb460b4dd91a76761e">14350</a></span>&#160;<span class="preprocessor">#define USBD_EPSTALL_IO_Out (0UL) </span></div><div class="line"><a name="l14351"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac25efa352410162e7aa6f10b2fa3450b">14351</a></span>&#160;<span class="preprocessor">#define USBD_EPSTALL_IO_In (1UL) </span></div><div class="line"><a name="l14353"></a><span class="lineno">14353</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 2..0 : Select endpoint number */</span><span class="preprocessor"></span></div><div class="line"><a name="l14354"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0f41c53b6f43b15e17b0e8818c5e3780">14354</a></span>&#160;<span class="preprocessor">#define USBD_EPSTALL_EP_Pos (0UL) </span></div><div class="line"><a name="l14355"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a12bf7d55007e8f58abb3398b65111a85">14355</a></span>&#160;<span class="preprocessor">#define USBD_EPSTALL_EP_Msk (0x7UL &lt;&lt; USBD_EPSTALL_EP_Pos) </span></div><div class="line"><a name="l14357"></a><span class="lineno">14357</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: USBD_ISOSPLIT */</span><span class="preprocessor"></span></div><div class="line"><a name="l14358"></a><span class="lineno">14358</span>&#160;<span class="comment">/* Description: Controls the split of ISO buffers */</span></div><div class="line"><a name="l14359"></a><span class="lineno">14359</span>&#160;</div><div class="line"><a name="l14360"></a><span class="lineno">14360</span>&#160;<span class="comment">/* Bits 15..0 : Controls the split of ISO buffers */</span></div><div class="line"><a name="l14361"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3d7c461b3b008c0ec2ef9cf702228cbb">14361</a></span>&#160;<span class="preprocessor">#define USBD_ISOSPLIT_SPLIT_Pos (0UL) </span></div><div class="line"><a name="l14362"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a36d84eb1515b2c650e8d2a066cf00754">14362</a></span>&#160;<span class="preprocessor">#define USBD_ISOSPLIT_SPLIT_Msk (0xFFFFUL &lt;&lt; USBD_ISOSPLIT_SPLIT_Pos) </span></div><div class="line"><a name="l14363"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0d2e56f2bc49b01e9dea933556efcadb">14363</a></span>&#160;<span class="preprocessor">#define USBD_ISOSPLIT_SPLIT_OneDir (0x0000UL) </span></div><div class="line"><a name="l14364"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa6f770d8c7c7b1afb750b8dce82b2c59">14364</a></span>&#160;<span class="preprocessor">#define USBD_ISOSPLIT_SPLIT_HalfIN (0x0080UL) </span></div><div class="line"><a name="l14366"></a><span class="lineno">14366</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: USBD_FRAMECNTR */</span><span class="preprocessor"></span></div><div class="line"><a name="l14367"></a><span class="lineno">14367</span>&#160;<span class="comment">/* Description: Returns the current value of the start of frame counter */</span></div><div class="line"><a name="l14368"></a><span class="lineno">14368</span>&#160;</div><div class="line"><a name="l14369"></a><span class="lineno">14369</span>&#160;<span class="comment">/* Bits 10..0 : Returns the current value of the start of frame counter */</span></div><div class="line"><a name="l14370"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0e476cf522be5e8cf3aeece46fb1c41e">14370</a></span>&#160;<span class="preprocessor">#define USBD_FRAMECNTR_FRAMECNTR_Pos (0UL) </span></div><div class="line"><a name="l14371"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5bbff42700ce54248b2373689623a8a3">14371</a></span>&#160;<span class="preprocessor">#define USBD_FRAMECNTR_FRAMECNTR_Msk (0x7FFUL &lt;&lt; USBD_FRAMECNTR_FRAMECNTR_Pos) </span></div><div class="line"><a name="l14373"></a><span class="lineno">14373</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: USBD_ISOINCONFIG */</span><span class="preprocessor"></span></div><div class="line"><a name="l14374"></a><span class="lineno">14374</span>&#160;<span class="comment">/* Description: Controls the response of the ISO IN endpoint to an IN token when no data is ready to be sent */</span></div><div class="line"><a name="l14375"></a><span class="lineno">14375</span>&#160;</div><div class="line"><a name="l14376"></a><span class="lineno">14376</span>&#160;<span class="comment">/* Bit 0 : Controls the response of the ISO IN endpoint to an IN token when no data is ready to be sent */</span></div><div class="line"><a name="l14377"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a90bc8fb0ee1e9301264cee3f86a3b469">14377</a></span>&#160;<span class="preprocessor">#define USBD_ISOINCONFIG_RESPONSE_Pos (0UL) </span></div><div class="line"><a name="l14378"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a52d858e530f3d34217a4645f3c429fbd">14378</a></span>&#160;<span class="preprocessor">#define USBD_ISOINCONFIG_RESPONSE_Msk (0x1UL &lt;&lt; USBD_ISOINCONFIG_RESPONSE_Pos) </span></div><div class="line"><a name="l14379"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad8af3e22244d6391bc791d1e2728ada2">14379</a></span>&#160;<span class="preprocessor">#define USBD_ISOINCONFIG_RESPONSE_NoResp (0UL) </span></div><div class="line"><a name="l14380"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6a0ac79e27d8faec7aa589d9e52a6408">14380</a></span>&#160;<span class="preprocessor">#define USBD_ISOINCONFIG_RESPONSE_ZeroData (1UL) </span></div><div class="line"><a name="l14382"></a><span class="lineno">14382</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: USBD_EPIN_PTR */</span><span class="preprocessor"></span></div><div class="line"><a name="l14383"></a><span class="lineno">14383</span>&#160;<span class="comment">/* Description: Description cluster[0]:  Data pointer */</span></div><div class="line"><a name="l14384"></a><span class="lineno">14384</span>&#160;</div><div class="line"><a name="l14385"></a><span class="lineno">14385</span>&#160;<span class="comment">/* Bits 31..0 : Data pointer. Accepts any address in Data RAM. */</span></div><div class="line"><a name="l14386"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a84c23679f9e16937fe07d7bb56633525">14386</a></span>&#160;<span class="preprocessor">#define USBD_EPIN_PTR_PTR_Pos (0UL) </span></div><div class="line"><a name="l14387"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a88401b712500b14767a808233b368361">14387</a></span>&#160;<span class="preprocessor">#define USBD_EPIN_PTR_PTR_Msk (0xFFFFFFFFUL &lt;&lt; USBD_EPIN_PTR_PTR_Pos) </span></div><div class="line"><a name="l14389"></a><span class="lineno">14389</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: USBD_EPIN_MAXCNT */</span><span class="preprocessor"></span></div><div class="line"><a name="l14390"></a><span class="lineno">14390</span>&#160;<span class="comment">/* Description: Description cluster[0]:  Maximum number of bytes to transfer */</span></div><div class="line"><a name="l14391"></a><span class="lineno">14391</span>&#160;</div><div class="line"><a name="l14392"></a><span class="lineno">14392</span>&#160;<span class="comment">/* Bits 6..0 : Maximum number of bytes to transfer */</span></div><div class="line"><a name="l14393"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a01c462b38e094478f2b0a6e3939f5238">14393</a></span>&#160;<span class="preprocessor">#define USBD_EPIN_MAXCNT_MAXCNT_Pos (0UL) </span></div><div class="line"><a name="l14394"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a56d311f28ad10633462ece96cc6c3cd6">14394</a></span>&#160;<span class="preprocessor">#define USBD_EPIN_MAXCNT_MAXCNT_Msk (0x7FUL &lt;&lt; USBD_EPIN_MAXCNT_MAXCNT_Pos) </span></div><div class="line"><a name="l14396"></a><span class="lineno">14396</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: USBD_EPIN_AMOUNT */</span><span class="preprocessor"></span></div><div class="line"><a name="l14397"></a><span class="lineno">14397</span>&#160;<span class="comment">/* Description: Description cluster[0]:  Number of bytes transferred in the last transaction */</span></div><div class="line"><a name="l14398"></a><span class="lineno">14398</span>&#160;</div><div class="line"><a name="l14399"></a><span class="lineno">14399</span>&#160;<span class="comment">/* Bits 6..0 : Number of bytes transferred in the last transaction */</span></div><div class="line"><a name="l14400"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6de141bacfa9facbf05a5d6ae2ddb9a7">14400</a></span>&#160;<span class="preprocessor">#define USBD_EPIN_AMOUNT_AMOUNT_Pos (0UL) </span></div><div class="line"><a name="l14401"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1175dde455c2b88cde7e4d44c0f15cbe">14401</a></span>&#160;<span class="preprocessor">#define USBD_EPIN_AMOUNT_AMOUNT_Msk (0x7FUL &lt;&lt; USBD_EPIN_AMOUNT_AMOUNT_Pos) </span></div><div class="line"><a name="l14403"></a><span class="lineno">14403</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: USBD_ISOIN_PTR */</span><span class="preprocessor"></span></div><div class="line"><a name="l14404"></a><span class="lineno">14404</span>&#160;<span class="comment">/* Description: Data pointer */</span></div><div class="line"><a name="l14405"></a><span class="lineno">14405</span>&#160;</div><div class="line"><a name="l14406"></a><span class="lineno">14406</span>&#160;<span class="comment">/* Bits 31..0 : Data pointer. Accepts any address in Data RAM. */</span></div><div class="line"><a name="l14407"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0272b79890321d5ec068987f06c17b3d">14407</a></span>&#160;<span class="preprocessor">#define USBD_ISOIN_PTR_PTR_Pos (0UL) </span></div><div class="line"><a name="l14408"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a48acdfe3d2fc635686e61ad5fb275c4c">14408</a></span>&#160;<span class="preprocessor">#define USBD_ISOIN_PTR_PTR_Msk (0xFFFFFFFFUL &lt;&lt; USBD_ISOIN_PTR_PTR_Pos) </span></div><div class="line"><a name="l14410"></a><span class="lineno">14410</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: USBD_ISOIN_MAXCNT */</span><span class="preprocessor"></span></div><div class="line"><a name="l14411"></a><span class="lineno">14411</span>&#160;<span class="comment">/* Description: Maximum number of bytes to transfer */</span></div><div class="line"><a name="l14412"></a><span class="lineno">14412</span>&#160;</div><div class="line"><a name="l14413"></a><span class="lineno">14413</span>&#160;<span class="comment">/* Bits 9..0 : Maximum number of bytes to transfer */</span></div><div class="line"><a name="l14414"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad6bfa6e72c05a479dc272cb1081cce5a">14414</a></span>&#160;<span class="preprocessor">#define USBD_ISOIN_MAXCNT_MAXCNT_Pos (0UL) </span></div><div class="line"><a name="l14415"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0f5663f24a6bf19be204c341155da02f">14415</a></span>&#160;<span class="preprocessor">#define USBD_ISOIN_MAXCNT_MAXCNT_Msk (0x3FFUL &lt;&lt; USBD_ISOIN_MAXCNT_MAXCNT_Pos) </span></div><div class="line"><a name="l14417"></a><span class="lineno">14417</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: USBD_ISOIN_AMOUNT */</span><span class="preprocessor"></span></div><div class="line"><a name="l14418"></a><span class="lineno">14418</span>&#160;<span class="comment">/* Description: Number of bytes transferred in the last transaction */</span></div><div class="line"><a name="l14419"></a><span class="lineno">14419</span>&#160;</div><div class="line"><a name="l14420"></a><span class="lineno">14420</span>&#160;<span class="comment">/* Bits 9..0 : Number of bytes transferred in the last transaction */</span></div><div class="line"><a name="l14421"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0f98c687025b63e699ddc437658e8f69">14421</a></span>&#160;<span class="preprocessor">#define USBD_ISOIN_AMOUNT_AMOUNT_Pos (0UL) </span></div><div class="line"><a name="l14422"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aebfb39d813c64bebb55ca7ad9d1da20f">14422</a></span>&#160;<span class="preprocessor">#define USBD_ISOIN_AMOUNT_AMOUNT_Msk (0x3FFUL &lt;&lt; USBD_ISOIN_AMOUNT_AMOUNT_Pos) </span></div><div class="line"><a name="l14424"></a><span class="lineno">14424</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: USBD_EPOUT_PTR */</span><span class="preprocessor"></span></div><div class="line"><a name="l14425"></a><span class="lineno">14425</span>&#160;<span class="comment">/* Description: Description cluster[0]:  Data pointer */</span></div><div class="line"><a name="l14426"></a><span class="lineno">14426</span>&#160;</div><div class="line"><a name="l14427"></a><span class="lineno">14427</span>&#160;<span class="comment">/* Bits 31..0 : Data pointer. Accepts any address in Data RAM. */</span></div><div class="line"><a name="l14428"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afe94c96d2b86328c460439ef7a5ca898">14428</a></span>&#160;<span class="preprocessor">#define USBD_EPOUT_PTR_PTR_Pos (0UL) </span></div><div class="line"><a name="l14429"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4375327b0f13f7276f5ef2870ade9f8b">14429</a></span>&#160;<span class="preprocessor">#define USBD_EPOUT_PTR_PTR_Msk (0xFFFFFFFFUL &lt;&lt; USBD_EPOUT_PTR_PTR_Pos) </span></div><div class="line"><a name="l14431"></a><span class="lineno">14431</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: USBD_EPOUT_MAXCNT */</span><span class="preprocessor"></span></div><div class="line"><a name="l14432"></a><span class="lineno">14432</span>&#160;<span class="comment">/* Description: Description cluster[0]:  Maximum number of bytes to transfer */</span></div><div class="line"><a name="l14433"></a><span class="lineno">14433</span>&#160;</div><div class="line"><a name="l14434"></a><span class="lineno">14434</span>&#160;<span class="comment">/* Bits 6..0 : Maximum number of bytes to transfer */</span></div><div class="line"><a name="l14435"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac8772f6e224e3faded2926adb6bf157a">14435</a></span>&#160;<span class="preprocessor">#define USBD_EPOUT_MAXCNT_MAXCNT_Pos (0UL) </span></div><div class="line"><a name="l14436"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae99ea8ce24fe7a0adcc58a98c415798c">14436</a></span>&#160;<span class="preprocessor">#define USBD_EPOUT_MAXCNT_MAXCNT_Msk (0x7FUL &lt;&lt; USBD_EPOUT_MAXCNT_MAXCNT_Pos) </span></div><div class="line"><a name="l14438"></a><span class="lineno">14438</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: USBD_EPOUT_AMOUNT */</span><span class="preprocessor"></span></div><div class="line"><a name="l14439"></a><span class="lineno">14439</span>&#160;<span class="comment">/* Description: Description cluster[0]:  Number of bytes transferred in the last transaction */</span></div><div class="line"><a name="l14440"></a><span class="lineno">14440</span>&#160;</div><div class="line"><a name="l14441"></a><span class="lineno">14441</span>&#160;<span class="comment">/* Bits 6..0 : Number of bytes transferred in the last transaction */</span></div><div class="line"><a name="l14442"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a33a7ff1c333e558f11a6ed009b2b927b">14442</a></span>&#160;<span class="preprocessor">#define USBD_EPOUT_AMOUNT_AMOUNT_Pos (0UL) </span></div><div class="line"><a name="l14443"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae6326fdb70dc1a4e0f4c6025db0e46e1">14443</a></span>&#160;<span class="preprocessor">#define USBD_EPOUT_AMOUNT_AMOUNT_Msk (0x7FUL &lt;&lt; USBD_EPOUT_AMOUNT_AMOUNT_Pos) </span></div><div class="line"><a name="l14445"></a><span class="lineno">14445</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: USBD_ISOOUT_PTR */</span><span class="preprocessor"></span></div><div class="line"><a name="l14446"></a><span class="lineno">14446</span>&#160;<span class="comment">/* Description: Data pointer */</span></div><div class="line"><a name="l14447"></a><span class="lineno">14447</span>&#160;</div><div class="line"><a name="l14448"></a><span class="lineno">14448</span>&#160;<span class="comment">/* Bits 31..0 : Data pointer. Accepts any address in Data RAM. */</span></div><div class="line"><a name="l14449"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aef1add09196a18e18ef80ae3fb64a93c">14449</a></span>&#160;<span class="preprocessor">#define USBD_ISOOUT_PTR_PTR_Pos (0UL) </span></div><div class="line"><a name="l14450"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a94191c38d00d39049a5b58af164e8a69">14450</a></span>&#160;<span class="preprocessor">#define USBD_ISOOUT_PTR_PTR_Msk (0xFFFFFFFFUL &lt;&lt; USBD_ISOOUT_PTR_PTR_Pos) </span></div><div class="line"><a name="l14452"></a><span class="lineno">14452</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: USBD_ISOOUT_MAXCNT */</span><span class="preprocessor"></span></div><div class="line"><a name="l14453"></a><span class="lineno">14453</span>&#160;<span class="comment">/* Description: Maximum number of bytes to transfer */</span></div><div class="line"><a name="l14454"></a><span class="lineno">14454</span>&#160;</div><div class="line"><a name="l14455"></a><span class="lineno">14455</span>&#160;<span class="comment">/* Bits 9..0 : Maximum number of bytes to transfer */</span></div><div class="line"><a name="l14456"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5da1817b57e500583479531208ab12da">14456</a></span>&#160;<span class="preprocessor">#define USBD_ISOOUT_MAXCNT_MAXCNT_Pos (0UL) </span></div><div class="line"><a name="l14457"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aaee447f778066dcb7b7a604b5ad631d4">14457</a></span>&#160;<span class="preprocessor">#define USBD_ISOOUT_MAXCNT_MAXCNT_Msk (0x3FFUL &lt;&lt; USBD_ISOOUT_MAXCNT_MAXCNT_Pos) </span></div><div class="line"><a name="l14459"></a><span class="lineno">14459</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: USBD_ISOOUT_AMOUNT */</span><span class="preprocessor"></span></div><div class="line"><a name="l14460"></a><span class="lineno">14460</span>&#160;<span class="comment">/* Description: Number of bytes transferred in the last transaction */</span></div><div class="line"><a name="l14461"></a><span class="lineno">14461</span>&#160;</div><div class="line"><a name="l14462"></a><span class="lineno">14462</span>&#160;<span class="comment">/* Bits 9..0 : Number of bytes transferred in the last transaction */</span></div><div class="line"><a name="l14463"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6333128a5d33b885776e742e109d0b71">14463</a></span>&#160;<span class="preprocessor">#define USBD_ISOOUT_AMOUNT_AMOUNT_Pos (0UL) </span></div><div class="line"><a name="l14464"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a43efe50c3d6b5fbf69d3358a0f9a2288">14464</a></span>&#160;<span class="preprocessor">#define USBD_ISOOUT_AMOUNT_AMOUNT_Msk (0x3FFUL &lt;&lt; USBD_ISOOUT_AMOUNT_AMOUNT_Pos) </span></div><div class="line"><a name="l14467"></a><span class="lineno">14467</span>&#160;<span class="preprocessor"></span><span class="comment">/* Peripheral: WDT */</span><span class="preprocessor"></span></div><div class="line"><a name="l14468"></a><span class="lineno">14468</span>&#160;<span class="comment">/* Description: Watchdog Timer */</span></div><div class="line"><a name="l14469"></a><span class="lineno">14469</span>&#160;</div><div class="line"><a name="l14470"></a><span class="lineno">14470</span>&#160;<span class="comment">/* Register: WDT_INTENSET */</span></div><div class="line"><a name="l14471"></a><span class="lineno">14471</span>&#160;<span class="comment">/* Description: Enable interrupt */</span></div><div class="line"><a name="l14472"></a><span class="lineno">14472</span>&#160;</div><div class="line"><a name="l14473"></a><span class="lineno">14473</span>&#160;<span class="comment">/* Bit 0 : Write &#39;1&#39; to Enable interrupt for TIMEOUT event */</span></div><div class="line"><a name="l14474"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0faa9c78323ce93f02b2c3ceacb2073e">14474</a></span>&#160;<span class="preprocessor">#define WDT_INTENSET_TIMEOUT_Pos (0UL) </span></div><div class="line"><a name="l14475"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af750a2f41ce5669353dd15051ed663e2">14475</a></span>&#160;<span class="preprocessor">#define WDT_INTENSET_TIMEOUT_Msk (0x1UL &lt;&lt; WDT_INTENSET_TIMEOUT_Pos) </span></div><div class="line"><a name="l14476"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a74edb09c0c0c0e48976b2a74c2a84283">14476</a></span>&#160;<span class="preprocessor">#define WDT_INTENSET_TIMEOUT_Disabled (0UL) </span></div><div class="line"><a name="l14477"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad9649d2a2806c62ad07eeaca788e8747">14477</a></span>&#160;<span class="preprocessor">#define WDT_INTENSET_TIMEOUT_Enabled (1UL) </span></div><div class="line"><a name="l14478"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0753631a6342e547cd78d4fd7df5aee3">14478</a></span>&#160;<span class="preprocessor">#define WDT_INTENSET_TIMEOUT_Set (1UL) </span></div><div class="line"><a name="l14480"></a><span class="lineno">14480</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: WDT_INTENCLR */</span><span class="preprocessor"></span></div><div class="line"><a name="l14481"></a><span class="lineno">14481</span>&#160;<span class="comment">/* Description: Disable interrupt */</span></div><div class="line"><a name="l14482"></a><span class="lineno">14482</span>&#160;</div><div class="line"><a name="l14483"></a><span class="lineno">14483</span>&#160;<span class="comment">/* Bit 0 : Write &#39;1&#39; to Disable interrupt for TIMEOUT event */</span></div><div class="line"><a name="l14484"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a57000189d6a9b38452845d3ed70befac">14484</a></span>&#160;<span class="preprocessor">#define WDT_INTENCLR_TIMEOUT_Pos (0UL) </span></div><div class="line"><a name="l14485"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#acea9559d13ac9ba3bf046730c66af414">14485</a></span>&#160;<span class="preprocessor">#define WDT_INTENCLR_TIMEOUT_Msk (0x1UL &lt;&lt; WDT_INTENCLR_TIMEOUT_Pos) </span></div><div class="line"><a name="l14486"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac4b0d1400fdfdac9f63639c9dd865931">14486</a></span>&#160;<span class="preprocessor">#define WDT_INTENCLR_TIMEOUT_Disabled (0UL) </span></div><div class="line"><a name="l14487"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aae6242d3fc4716340c20e1448b2c2f17">14487</a></span>&#160;<span class="preprocessor">#define WDT_INTENCLR_TIMEOUT_Enabled (1UL) </span></div><div class="line"><a name="l14488"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a001a7c9ea74b64806f193ada33bd2f00">14488</a></span>&#160;<span class="preprocessor">#define WDT_INTENCLR_TIMEOUT_Clear (1UL) </span></div><div class="line"><a name="l14490"></a><span class="lineno">14490</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: WDT_RUNSTATUS */</span><span class="preprocessor"></span></div><div class="line"><a name="l14491"></a><span class="lineno">14491</span>&#160;<span class="comment">/* Description: Run status */</span></div><div class="line"><a name="l14492"></a><span class="lineno">14492</span>&#160;</div><div class="line"><a name="l14493"></a><span class="lineno">14493</span>&#160;<span class="comment">/* Bit 0 : Indicates whether or not the watchdog is running */</span></div><div class="line"><a name="l14494"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa5e613f001fd769b1def199103ba5faa">14494</a></span>&#160;<span class="preprocessor">#define WDT_RUNSTATUS_RUNSTATUS_Pos (0UL) </span></div><div class="line"><a name="l14495"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afa0512d83f9f7226dbe6064c301ce730">14495</a></span>&#160;<span class="preprocessor">#define WDT_RUNSTATUS_RUNSTATUS_Msk (0x1UL &lt;&lt; WDT_RUNSTATUS_RUNSTATUS_Pos) </span></div><div class="line"><a name="l14496"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1babde999d10093c9566d03223540055">14496</a></span>&#160;<span class="preprocessor">#define WDT_RUNSTATUS_RUNSTATUS_NotRunning (0UL) </span></div><div class="line"><a name="l14497"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a80e4930c3cac51a00d9a04426aa9e3a6">14497</a></span>&#160;<span class="preprocessor">#define WDT_RUNSTATUS_RUNSTATUS_Running (1UL) </span></div><div class="line"><a name="l14499"></a><span class="lineno">14499</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: WDT_REQSTATUS */</span><span class="preprocessor"></span></div><div class="line"><a name="l14500"></a><span class="lineno">14500</span>&#160;<span class="comment">/* Description: Request status */</span></div><div class="line"><a name="l14501"></a><span class="lineno">14501</span>&#160;</div><div class="line"><a name="l14502"></a><span class="lineno">14502</span>&#160;<span class="comment">/* Bit 7 : Request status for RR[7] register */</span></div><div class="line"><a name="l14503"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4f955b7dff667623945eddfa277c79d1">14503</a></span>&#160;<span class="preprocessor">#define WDT_REQSTATUS_RR7_Pos (7UL) </span></div><div class="line"><a name="l14504"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad0cc7fddc4738f1a0cd1c89f74445e39">14504</a></span>&#160;<span class="preprocessor">#define WDT_REQSTATUS_RR7_Msk (0x1UL &lt;&lt; WDT_REQSTATUS_RR7_Pos) </span></div><div class="line"><a name="l14505"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a651e7b3acaaf3d6addcafc7dc35b4452">14505</a></span>&#160;<span class="preprocessor">#define WDT_REQSTATUS_RR7_DisabledOrRequested (0UL) </span></div><div class="line"><a name="l14506"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1f76192bfe54073fceb55283632fb836">14506</a></span>&#160;<span class="preprocessor">#define WDT_REQSTATUS_RR7_EnabledAndUnrequested (1UL) </span></div><div class="line"><a name="l14508"></a><span class="lineno">14508</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 6 : Request status for RR[6] register */</span><span class="preprocessor"></span></div><div class="line"><a name="l14509"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac6ac3afa08bfd9c482467178028765c0">14509</a></span>&#160;<span class="preprocessor">#define WDT_REQSTATUS_RR6_Pos (6UL) </span></div><div class="line"><a name="l14510"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#afa727722e3b74c986951b68e1d07b971">14510</a></span>&#160;<span class="preprocessor">#define WDT_REQSTATUS_RR6_Msk (0x1UL &lt;&lt; WDT_REQSTATUS_RR6_Pos) </span></div><div class="line"><a name="l14511"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a8d9031100a340b56c91f0962186910f0">14511</a></span>&#160;<span class="preprocessor">#define WDT_REQSTATUS_RR6_DisabledOrRequested (0UL) </span></div><div class="line"><a name="l14512"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae8048af68222bd6730221de486815985">14512</a></span>&#160;<span class="preprocessor">#define WDT_REQSTATUS_RR6_EnabledAndUnrequested (1UL) </span></div><div class="line"><a name="l14514"></a><span class="lineno">14514</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 5 : Request status for RR[5] register */</span><span class="preprocessor"></span></div><div class="line"><a name="l14515"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0c3e9c0b28af5a8f78fa59f6623dacc3">14515</a></span>&#160;<span class="preprocessor">#define WDT_REQSTATUS_RR5_Pos (5UL) </span></div><div class="line"><a name="l14516"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9ca4605fbd044f0eb228e4bcc1364791">14516</a></span>&#160;<span class="preprocessor">#define WDT_REQSTATUS_RR5_Msk (0x1UL &lt;&lt; WDT_REQSTATUS_RR5_Pos) </span></div><div class="line"><a name="l14517"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aea7065644da132f63bab95c986d22781">14517</a></span>&#160;<span class="preprocessor">#define WDT_REQSTATUS_RR5_DisabledOrRequested (0UL) </span></div><div class="line"><a name="l14518"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2e009408b5c11ad6e84b411f98930bd2">14518</a></span>&#160;<span class="preprocessor">#define WDT_REQSTATUS_RR5_EnabledAndUnrequested (1UL) </span></div><div class="line"><a name="l14520"></a><span class="lineno">14520</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 4 : Request status for RR[4] register */</span><span class="preprocessor"></span></div><div class="line"><a name="l14521"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a53247a437d97f14260897f3b80b94128">14521</a></span>&#160;<span class="preprocessor">#define WDT_REQSTATUS_RR4_Pos (4UL) </span></div><div class="line"><a name="l14522"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a352ed19e46d0973912a3de97df81ec6e">14522</a></span>&#160;<span class="preprocessor">#define WDT_REQSTATUS_RR4_Msk (0x1UL &lt;&lt; WDT_REQSTATUS_RR4_Pos) </span></div><div class="line"><a name="l14523"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad168388ddbfd218cd4a38166df417a38">14523</a></span>&#160;<span class="preprocessor">#define WDT_REQSTATUS_RR4_DisabledOrRequested (0UL) </span></div><div class="line"><a name="l14524"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad8e86f6ad00a6af796b458c9fe76eb19">14524</a></span>&#160;<span class="preprocessor">#define WDT_REQSTATUS_RR4_EnabledAndUnrequested (1UL) </span></div><div class="line"><a name="l14526"></a><span class="lineno">14526</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 3 : Request status for RR[3] register */</span><span class="preprocessor"></span></div><div class="line"><a name="l14527"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7525472b3ee07db88aa8f12fb5a260d6">14527</a></span>&#160;<span class="preprocessor">#define WDT_REQSTATUS_RR3_Pos (3UL) </span></div><div class="line"><a name="l14528"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa761ed553d56f295cba4cb639c30b95c">14528</a></span>&#160;<span class="preprocessor">#define WDT_REQSTATUS_RR3_Msk (0x1UL &lt;&lt; WDT_REQSTATUS_RR3_Pos) </span></div><div class="line"><a name="l14529"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a19ff755fb769178b2a5766499b68da4a">14529</a></span>&#160;<span class="preprocessor">#define WDT_REQSTATUS_RR3_DisabledOrRequested (0UL) </span></div><div class="line"><a name="l14530"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a05ad04430c0da9d781bc86027e89efd9">14530</a></span>&#160;<span class="preprocessor">#define WDT_REQSTATUS_RR3_EnabledAndUnrequested (1UL) </span></div><div class="line"><a name="l14532"></a><span class="lineno">14532</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Request status for RR[2] register */</span><span class="preprocessor"></span></div><div class="line"><a name="l14533"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a141dc7a3f99df5391e1453daf040f87c">14533</a></span>&#160;<span class="preprocessor">#define WDT_REQSTATUS_RR2_Pos (2UL) </span></div><div class="line"><a name="l14534"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a64e6c97d11309ca9d1b9ddab2e6e2b64">14534</a></span>&#160;<span class="preprocessor">#define WDT_REQSTATUS_RR2_Msk (0x1UL &lt;&lt; WDT_REQSTATUS_RR2_Pos) </span></div><div class="line"><a name="l14535"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5896101a9ba142aa02066ad165bfcb70">14535</a></span>&#160;<span class="preprocessor">#define WDT_REQSTATUS_RR2_DisabledOrRequested (0UL) </span></div><div class="line"><a name="l14536"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a5d20faba19b27ad6b7cbb151bfc9a034">14536</a></span>&#160;<span class="preprocessor">#define WDT_REQSTATUS_RR2_EnabledAndUnrequested (1UL) </span></div><div class="line"><a name="l14538"></a><span class="lineno">14538</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Request status for RR[1] register */</span><span class="preprocessor"></span></div><div class="line"><a name="l14539"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab2ce7d2d312d7d24506422d8e235ab29">14539</a></span>&#160;<span class="preprocessor">#define WDT_REQSTATUS_RR1_Pos (1UL) </span></div><div class="line"><a name="l14540"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aefded0fc98d44c066c677a204a9932c2">14540</a></span>&#160;<span class="preprocessor">#define WDT_REQSTATUS_RR1_Msk (0x1UL &lt;&lt; WDT_REQSTATUS_RR1_Pos) </span></div><div class="line"><a name="l14541"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1e69de45c96450b64fde6722881c7a6c">14541</a></span>&#160;<span class="preprocessor">#define WDT_REQSTATUS_RR1_DisabledOrRequested (0UL) </span></div><div class="line"><a name="l14542"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3fafe61b129c462640737feed70d587d">14542</a></span>&#160;<span class="preprocessor">#define WDT_REQSTATUS_RR1_EnabledAndUnrequested (1UL) </span></div><div class="line"><a name="l14544"></a><span class="lineno">14544</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Request status for RR[0] register */</span><span class="preprocessor"></span></div><div class="line"><a name="l14545"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae53820cb58835ab5353c45f66adb89c1">14545</a></span>&#160;<span class="preprocessor">#define WDT_REQSTATUS_RR0_Pos (0UL) </span></div><div class="line"><a name="l14546"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab311e57afce0edda9b88e351b3039ffa">14546</a></span>&#160;<span class="preprocessor">#define WDT_REQSTATUS_RR0_Msk (0x1UL &lt;&lt; WDT_REQSTATUS_RR0_Pos) </span></div><div class="line"><a name="l14547"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af930e05740616ebc08864d42062fcec1">14547</a></span>&#160;<span class="preprocessor">#define WDT_REQSTATUS_RR0_DisabledOrRequested (0UL) </span></div><div class="line"><a name="l14548"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3daeea6af4767d541a7d02dac5887986">14548</a></span>&#160;<span class="preprocessor">#define WDT_REQSTATUS_RR0_EnabledAndUnrequested (1UL) </span></div><div class="line"><a name="l14550"></a><span class="lineno">14550</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: WDT_CRV */</span><span class="preprocessor"></span></div><div class="line"><a name="l14551"></a><span class="lineno">14551</span>&#160;<span class="comment">/* Description: Counter reload value */</span></div><div class="line"><a name="l14552"></a><span class="lineno">14552</span>&#160;</div><div class="line"><a name="l14553"></a><span class="lineno">14553</span>&#160;<span class="comment">/* Bits 31..0 : Counter reload value in number of cycles of the 32.768 kHz clock */</span></div><div class="line"><a name="l14554"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a9fee812aef5261b7fc078baa1c620105">14554</a></span>&#160;<span class="preprocessor">#define WDT_CRV_CRV_Pos (0UL) </span></div><div class="line"><a name="l14555"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ac2c2c60727fecb9c77317b654c33925f">14555</a></span>&#160;<span class="preprocessor">#define WDT_CRV_CRV_Msk (0xFFFFFFFFUL &lt;&lt; WDT_CRV_CRV_Pos) </span></div><div class="line"><a name="l14557"></a><span class="lineno">14557</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: WDT_RREN */</span><span class="preprocessor"></span></div><div class="line"><a name="l14558"></a><span class="lineno">14558</span>&#160;<span class="comment">/* Description: Enable register for reload request registers */</span></div><div class="line"><a name="l14559"></a><span class="lineno">14559</span>&#160;</div><div class="line"><a name="l14560"></a><span class="lineno">14560</span>&#160;<span class="comment">/* Bit 7 : Enable or disable RR[7] register */</span></div><div class="line"><a name="l14561"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad975063f90022e4b113c5f5ad6a88b4e">14561</a></span>&#160;<span class="preprocessor">#define WDT_RREN_RR7_Pos (7UL) </span></div><div class="line"><a name="l14562"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a73dc09468920d79ae460d1a2c25e714e">14562</a></span>&#160;<span class="preprocessor">#define WDT_RREN_RR7_Msk (0x1UL &lt;&lt; WDT_RREN_RR7_Pos) </span></div><div class="line"><a name="l14563"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a62aec8be84111bd37ac7c277592c5276">14563</a></span>&#160;<span class="preprocessor">#define WDT_RREN_RR7_Disabled (0UL) </span></div><div class="line"><a name="l14564"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ad6464a7ca1641243708cbc62d46e4d13">14564</a></span>&#160;<span class="preprocessor">#define WDT_RREN_RR7_Enabled (1UL) </span></div><div class="line"><a name="l14566"></a><span class="lineno">14566</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 6 : Enable or disable RR[6] register */</span><span class="preprocessor"></span></div><div class="line"><a name="l14567"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a1e27e831491ca87ed2cad2192fc35f66">14567</a></span>&#160;<span class="preprocessor">#define WDT_RREN_RR6_Pos (6UL) </span></div><div class="line"><a name="l14568"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6ff35058e2fc1f137b0e30bd3d5d6e69">14568</a></span>&#160;<span class="preprocessor">#define WDT_RREN_RR6_Msk (0x1UL &lt;&lt; WDT_RREN_RR6_Pos) </span></div><div class="line"><a name="l14569"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae7ab6b6c1bcb9e65c5144acc4525e292">14569</a></span>&#160;<span class="preprocessor">#define WDT_RREN_RR6_Disabled (0UL) </span></div><div class="line"><a name="l14570"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa7a704f21021280f27d4c15589246ace">14570</a></span>&#160;<span class="preprocessor">#define WDT_RREN_RR6_Enabled (1UL) </span></div><div class="line"><a name="l14572"></a><span class="lineno">14572</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 5 : Enable or disable RR[5] register */</span><span class="preprocessor"></span></div><div class="line"><a name="l14573"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a27184b94c9afad562e23bbca11cad5b3">14573</a></span>&#160;<span class="preprocessor">#define WDT_RREN_RR5_Pos (5UL) </span></div><div class="line"><a name="l14574"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a2811c7dca7ca6577d89b2d7de1925077">14574</a></span>&#160;<span class="preprocessor">#define WDT_RREN_RR5_Msk (0x1UL &lt;&lt; WDT_RREN_RR5_Pos) </span></div><div class="line"><a name="l14575"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a73b9cf6b19e192f346e6d4f329edcc48">14575</a></span>&#160;<span class="preprocessor">#define WDT_RREN_RR5_Disabled (0UL) </span></div><div class="line"><a name="l14576"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae53d817530b25b44eb416705d66acd71">14576</a></span>&#160;<span class="preprocessor">#define WDT_RREN_RR5_Enabled (1UL) </span></div><div class="line"><a name="l14578"></a><span class="lineno">14578</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 4 : Enable or disable RR[4] register */</span><span class="preprocessor"></span></div><div class="line"><a name="l14579"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4dfaad325e66adb1f161f79abc51bb41">14579</a></span>&#160;<span class="preprocessor">#define WDT_RREN_RR4_Pos (4UL) </span></div><div class="line"><a name="l14580"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a16f7d3bec13345e19ad1ff6094832e30">14580</a></span>&#160;<span class="preprocessor">#define WDT_RREN_RR4_Msk (0x1UL &lt;&lt; WDT_RREN_RR4_Pos) </span></div><div class="line"><a name="l14581"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a16f0871ffda6bd9c512b7d98725667cd">14581</a></span>&#160;<span class="preprocessor">#define WDT_RREN_RR4_Disabled (0UL) </span></div><div class="line"><a name="l14582"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4eb3c2b3a7db4a73c270a6a59226eee5">14582</a></span>&#160;<span class="preprocessor">#define WDT_RREN_RR4_Enabled (1UL) </span></div><div class="line"><a name="l14584"></a><span class="lineno">14584</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 3 : Enable or disable RR[3] register */</span><span class="preprocessor"></span></div><div class="line"><a name="l14585"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a53a77e33703547f036d9f76edba0ee77">14585</a></span>&#160;<span class="preprocessor">#define WDT_RREN_RR3_Pos (3UL) </span></div><div class="line"><a name="l14586"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a22dac4f2c6fada49d0d3b3530f97f403">14586</a></span>&#160;<span class="preprocessor">#define WDT_RREN_RR3_Msk (0x1UL &lt;&lt; WDT_RREN_RR3_Pos) </span></div><div class="line"><a name="l14587"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a01ebc92a7d34f6d80c68c203e725a97d">14587</a></span>&#160;<span class="preprocessor">#define WDT_RREN_RR3_Disabled (0UL) </span></div><div class="line"><a name="l14588"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab903cf0a1f5727bd86e6d9c156c06db5">14588</a></span>&#160;<span class="preprocessor">#define WDT_RREN_RR3_Enabled (1UL) </span></div><div class="line"><a name="l14590"></a><span class="lineno">14590</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Enable or disable RR[2] register */</span><span class="preprocessor"></span></div><div class="line"><a name="l14591"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7d2ca5437a83ea0ea78d63e4b8398b39">14591</a></span>&#160;<span class="preprocessor">#define WDT_RREN_RR2_Pos (2UL) </span></div><div class="line"><a name="l14592"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ab32a51b2b578873b0841965f40d566b6">14592</a></span>&#160;<span class="preprocessor">#define WDT_RREN_RR2_Msk (0x1UL &lt;&lt; WDT_RREN_RR2_Pos) </span></div><div class="line"><a name="l14593"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6389b37dc52c33bb01e29e3efc6d2b1e">14593</a></span>&#160;<span class="preprocessor">#define WDT_RREN_RR2_Disabled (0UL) </span></div><div class="line"><a name="l14594"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a97ce7b6fb66dda226ba02790fa3811c8">14594</a></span>&#160;<span class="preprocessor">#define WDT_RREN_RR2_Enabled (1UL) </span></div><div class="line"><a name="l14596"></a><span class="lineno">14596</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Enable or disable RR[1] register */</span><span class="preprocessor"></span></div><div class="line"><a name="l14597"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a7aa13a28f9db4445c36463c909cfe7e0">14597</a></span>&#160;<span class="preprocessor">#define WDT_RREN_RR1_Pos (1UL) </span></div><div class="line"><a name="l14598"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a3112b5bf31b478f83970849ede9f5a0f">14598</a></span>&#160;<span class="preprocessor">#define WDT_RREN_RR1_Msk (0x1UL &lt;&lt; WDT_RREN_RR1_Pos) </span></div><div class="line"><a name="l14599"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a07c4a53f1e5416d73bc72dcf5e40b0b4">14599</a></span>&#160;<span class="preprocessor">#define WDT_RREN_RR1_Disabled (0UL) </span></div><div class="line"><a name="l14600"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a613e9966845010ee5809f908b60b7167">14600</a></span>&#160;<span class="preprocessor">#define WDT_RREN_RR1_Enabled (1UL) </span></div><div class="line"><a name="l14602"></a><span class="lineno">14602</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Enable or disable RR[0] register */</span><span class="preprocessor"></span></div><div class="line"><a name="l14603"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a851d826d41516b0a85c505ecabcfc060">14603</a></span>&#160;<span class="preprocessor">#define WDT_RREN_RR0_Pos (0UL) </span></div><div class="line"><a name="l14604"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a6d2e7a8999fc34c4d6b774599ce5a0de">14604</a></span>&#160;<span class="preprocessor">#define WDT_RREN_RR0_Msk (0x1UL &lt;&lt; WDT_RREN_RR0_Pos) </span></div><div class="line"><a name="l14605"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a705c270841442bb5507cef8e57a72d49">14605</a></span>&#160;<span class="preprocessor">#define WDT_RREN_RR0_Disabled (0UL) </span></div><div class="line"><a name="l14606"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a4b8708dd5ca64bdb9f3f64eb599b22fd">14606</a></span>&#160;<span class="preprocessor">#define WDT_RREN_RR0_Enabled (1UL) </span></div><div class="line"><a name="l14608"></a><span class="lineno">14608</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: WDT_CONFIG */</span><span class="preprocessor"></span></div><div class="line"><a name="l14609"></a><span class="lineno">14609</span>&#160;<span class="comment">/* Description: Configuration register */</span></div><div class="line"><a name="l14610"></a><span class="lineno">14610</span>&#160;</div><div class="line"><a name="l14611"></a><span class="lineno">14611</span>&#160;<span class="comment">/* Bit 3 : Configure the watchdog to either be paused, or kept running, while the CPU is halted by the debugger */</span></div><div class="line"><a name="l14612"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a513cc6e8ed6523e20bbdb16bb5ea0232">14612</a></span>&#160;<span class="preprocessor">#define WDT_CONFIG_HALT_Pos (3UL) </span></div><div class="line"><a name="l14613"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#ae61ac68a2ce8a3ea0a45eb9d9bf5f3a7">14613</a></span>&#160;<span class="preprocessor">#define WDT_CONFIG_HALT_Msk (0x1UL &lt;&lt; WDT_CONFIG_HALT_Pos) </span></div><div class="line"><a name="l14614"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#aa6511572612fc4719ea2b72e1e072c38">14614</a></span>&#160;<span class="preprocessor">#define WDT_CONFIG_HALT_Pause (0UL) </span></div><div class="line"><a name="l14615"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a0fc64ba4a5ad803f111580a0029ca019">14615</a></span>&#160;<span class="preprocessor">#define WDT_CONFIG_HALT_Run (1UL) </span></div><div class="line"><a name="l14617"></a><span class="lineno">14617</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Configure the watchdog to either be paused, or kept running, while the CPU is sleeping */</span><span class="preprocessor"></span></div><div class="line"><a name="l14618"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a871484c480a2e35e1fba9621608e0313">14618</a></span>&#160;<span class="preprocessor">#define WDT_CONFIG_SLEEP_Pos (0UL) </span></div><div class="line"><a name="l14619"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#af162879aecb3d6b12fb2e0f5ad8bcd13">14619</a></span>&#160;<span class="preprocessor">#define WDT_CONFIG_SLEEP_Msk (0x1UL &lt;&lt; WDT_CONFIG_SLEEP_Pos) </span></div><div class="line"><a name="l14620"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a64c54b53568b31044073c4b57d95dcf4">14620</a></span>&#160;<span class="preprocessor">#define WDT_CONFIG_SLEEP_Pause (0UL) </span></div><div class="line"><a name="l14621"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a28c9677fe02002dc7e277599c809537c">14621</a></span>&#160;<span class="preprocessor">#define WDT_CONFIG_SLEEP_Run (1UL) </span></div><div class="line"><a name="l14623"></a><span class="lineno">14623</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: WDT_RR */</span><span class="preprocessor"></span></div><div class="line"><a name="l14624"></a><span class="lineno">14624</span>&#160;<span class="comment">/* Description: Description collection[0]:  Reload request 0 */</span></div><div class="line"><a name="l14625"></a><span class="lineno">14625</span>&#160;</div><div class="line"><a name="l14626"></a><span class="lineno">14626</span>&#160;<span class="comment">/* Bits 31..0 : Reload request register */</span></div><div class="line"><a name="l14627"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a555abfc4080a89b61ca320f0d1837f50">14627</a></span>&#160;<span class="preprocessor">#define WDT_RR_RR_Pos (0UL) </span></div><div class="line"><a name="l14628"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a13823becbfeba5c6c60a8a69745b134b">14628</a></span>&#160;<span class="preprocessor">#define WDT_RR_RR_Msk (0xFFFFFFFFUL &lt;&lt; WDT_RR_RR_Pos) </span></div><div class="line"><a name="l14629"></a><span class="lineno"><a class="line" href="nrf52840__bitfields_8h.html#a76063ed945fc5b4d908f1dc8b9bf5415">14629</a></span>&#160;<span class="preprocessor">#define WDT_RR_RR_Reload (0x6E524635UL) </span></div><div class="line"><a name="l14632"></a><span class="lineno">14632</span>&#160;<span class="preprocessor"></span><span class="comment">/*lint --flb &quot;Leave library region&quot; */</span><span class="preprocessor"></span></div><div class="line"><a name="l14633"></a><span class="lineno">14633</span>&#160;<span class="preprocessor">#endif</span></div></div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:32:28 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
