
*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: link_design -top top -part xc7k325tffg900-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'D:/Project/1_prj/net/net_test/net_test.runs/impl_1/.Xil/Vivado-23348-LAPTOP-62TT0BEG/vio_cfg/vio_cfg.dcp' for cell 'u_vio_cfg'
INFO: [Project 1-454] Reading design checkpoint 'D:/Project/1_prj/net/net_test/net_test.runs/impl_1/.Xil/Vivado-23348-LAPTOP-62TT0BEG/axi_10g_ethernet_0/axi_10g_ethernet_0.dcp' for cell 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i'
INFO: [Project 1-454] Reading design checkpoint 'D:/Project/1_prj/net/net_test/net_test.runs/impl_1/.Xil/Vivado-23348-LAPTOP-62TT0BEG/axi_10g_ethernet_0/bd_0/ip/ip_0/bd_efdb_0_xmac_0.dcp' for cell 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac'
INFO: [Project 1-454] Reading design checkpoint 'D:/Project/1_prj/net/net_test/net_test.runs/impl_1/.Xil/Vivado-23348-LAPTOP-62TT0BEG/axi_10g_ethernet_0/bd_0/ip/ip_1/bd_efdb_0_xpcs_0.dcp' for cell 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs'
INFO: [Netlist 29-17] Analyzing 289 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: u_vio_cfg UUID: cc5d49fb-774c-525e-84e4-1cf4052dd6e6 
Parsing XDC File [d:/Project/1_prj/net/net_test/net_test.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_0/synth/bd_efdb_0_xmac_0.xdc] for cell 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst'
Finished Parsing XDC File [d:/Project/1_prj/net/net_test/net_test.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_0/synth/bd_efdb_0_xmac_0.xdc] for cell 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst'
Parsing XDC File [d:/Project/1_prj/net/net_test/net_test.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_0_xpcs_0.xdc] for cell 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/Project/1_prj/net/net_test/net_test.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_0_xpcs_0.xdc:69]
all_fanout: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1415.273 ; gain = 616.438
Finished Parsing XDC File [d:/Project/1_prj/net/net_test/net_test.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_0_xpcs_0.xdc] for cell 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst'
Parsing XDC File [d:/Project/1_prj/net/net_test/net_test.srcs/sources_1/ip/vio_cfg/vio_cfg.xdc] for cell 'u_vio_cfg'
Finished Parsing XDC File [d:/Project/1_prj/net/net_test/net_test.srcs/sources_1/ip/vio_cfg/vio_cfg.xdc] for cell 'u_vio_cfg'
Parsing XDC File [D:/Project/1_prj/net/net_test/net_test.srcs/constrs_1/new/eth_cons.xdc]
Finished Parsing XDC File [D:/Project/1_prj/net/net_test/net_test.srcs/constrs_1/new/eth_cons.xdc]
Parsing XDC File [D:/Project/1_prj/net/net_test/net_test.srcs/constrs_1/new/timing.xdc]
Finished Parsing XDC File [D:/Project/1_prj/net/net_test/net_test.srcs/constrs_1/new/timing.xdc]
Parsing XDC File [d:/Project/1_prj/net/net_test/net_test.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_0/synth/bd_efdb_0_xmac_0_clocks.xdc] for cell 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst'
Finished Parsing XDC File [d:/Project/1_prj/net/net_test/net_test.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_0/synth/bd_efdb_0_xmac_0_clocks.xdc] for cell 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst'
Parsing XDC File [d:/Project/1_prj/net/net_test/net_test.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_0_xpcs_0_clocks.xdc] for cell 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst'
Finished Parsing XDC File [d:/Project/1_prj/net/net_test/net_test.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_0_xpcs_0_clocks.xdc] for cell 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1420.426 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 83 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 39 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 44 instances

13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1420.426 ; gain = 1048.766
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1420.426 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2485d54b9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1420.426 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "b8e013e808cdffcc".
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.062 . Memory (MB): peak = 1488.289 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 22911844d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 1488.289 ; gain = 15.465

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 18 inverter(s) to 20 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1c8f957d3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:27 . Memory (MB): peak = 1488.289 ; gain = 15.465
INFO: [Opt 31-389] Phase Retarget created 138 cells and removed 208 cells
INFO: [Opt 31-1021] In phase Retarget, 261 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 1ab5724fa

Time (s): cpu = 00:00:06 ; elapsed = 00:00:28 . Memory (MB): peak = 1488.289 ; gain = 15.465
INFO: [Opt 31-389] Phase Constant propagation created 147 cells and removed 925 cells
INFO: [Opt 31-1021] In phase Constant propagation, 386 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
INFO: [Opt 31-120] Instance u_test_axis_data_gen (test_axis_data_gen) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
Phase 4 Sweep | Checksum: 141ed5ecc

Time (s): cpu = 00:00:08 ; elapsed = 00:00:31 . Memory (MB): peak = 1488.289 ; gain = 15.465
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1976 cells
INFO: [Opt 31-1021] In phase Sweep, 1711 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 141ed5ecc

Time (s): cpu = 00:00:08 ; elapsed = 00:00:31 . Memory (MB): peak = 1488.289 ; gain = 15.465
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 25544e195

Time (s): cpu = 00:00:10 ; elapsed = 00:00:33 . Memory (MB): peak = 1488.289 ; gain = 15.465
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 21a3c8e31

Time (s): cpu = 00:00:11 ; elapsed = 00:00:33 . Memory (MB): peak = 1488.289 ; gain = 15.465
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 100 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             138  |             208  |                                            261  |
|  Constant propagation         |             147  |             925  |                                            386  |
|  Sweep                        |               0  |            1976  |                                           1711  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               1  |                                            100  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 1488.289 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1f27f4dee

Time (s): cpu = 00:00:11 ; elapsed = 00:00:33 . Memory (MB): peak = 1488.289 ; gain = 15.465

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.381 | TNS=-17.252 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 3 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 6
Ending PowerOpt Patch Enables Task | Checksum: 1f27f4dee

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.118 . Memory (MB): peak = 1727.066 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1f27f4dee

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1727.066 ; gain = 238.777

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1f27f4dee

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1727.066 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1727.066 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1f27f4dee

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1727.066 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:46 . Memory (MB): peak = 1727.066 ; gain = 306.641
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1727.066 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.101 . Memory (MB): peak = 1727.066 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1727.066 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Project/1_prj/net/net_test/net_test.runs/impl_1/top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Project/1_prj/net/net_test/net_test.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1727.066 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1dce91b75

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1727.066 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1727.066 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 16cead7c9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1727.066 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1a9a081e7

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1727.066 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1a9a081e7

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1727.066 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1a9a081e7

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1727.066 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1badf58db

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1727.066 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1727.066 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           5  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 19319bef2

Time (s): cpu = 00:00:45 ; elapsed = 00:00:31 . Memory (MB): peak = 1727.066 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1a07e7069

Time (s): cpu = 00:00:46 ; elapsed = 00:00:31 . Memory (MB): peak = 1727.066 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1a07e7069

Time (s): cpu = 00:00:46 ; elapsed = 00:00:31 . Memory (MB): peak = 1727.066 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 10097f623

Time (s): cpu = 00:00:50 ; elapsed = 00:00:34 . Memory (MB): peak = 1727.066 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: eed450df

Time (s): cpu = 00:00:50 ; elapsed = 00:00:34 . Memory (MB): peak = 1727.066 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 104fdd220

Time (s): cpu = 00:00:50 ; elapsed = 00:00:34 . Memory (MB): peak = 1727.066 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1d35854e5

Time (s): cpu = 00:00:54 ; elapsed = 00:00:36 . Memory (MB): peak = 1727.066 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 2346eceda

Time (s): cpu = 00:01:01 ; elapsed = 00:00:43 . Memory (MB): peak = 1727.066 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 203254a3e

Time (s): cpu = 00:01:02 ; elapsed = 00:00:44 . Memory (MB): peak = 1727.066 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 18cce292e

Time (s): cpu = 00:01:02 ; elapsed = 00:00:44 . Memory (MB): peak = 1727.066 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 20524c74c

Time (s): cpu = 00:01:06 ; elapsed = 00:00:48 . Memory (MB): peak = 1727.066 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 20524c74c

Time (s): cpu = 00:01:06 ; elapsed = 00:00:48 . Memory (MB): peak = 1727.066 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1f032e276

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1f032e276

Time (s): cpu = 00:01:12 ; elapsed = 00:00:52 . Memory (MB): peak = 1727.066 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-3.157. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1744f792d

Time (s): cpu = 00:01:33 ; elapsed = 00:01:11 . Memory (MB): peak = 1727.066 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1744f792d

Time (s): cpu = 00:01:33 ; elapsed = 00:01:11 . Memory (MB): peak = 1727.066 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1744f792d

Time (s): cpu = 00:01:33 ; elapsed = 00:01:11 . Memory (MB): peak = 1727.066 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1744f792d

Time (s): cpu = 00:01:34 ; elapsed = 00:01:11 . Memory (MB): peak = 1727.066 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1727.066 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 16821e08d

Time (s): cpu = 00:01:34 ; elapsed = 00:01:11 . Memory (MB): peak = 1727.066 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 16821e08d

Time (s): cpu = 00:01:34 ; elapsed = 00:01:11 . Memory (MB): peak = 1727.066 ; gain = 0.000
Ending Placer Task | Checksum: f22abcd3

Time (s): cpu = 00:01:34 ; elapsed = 00:01:11 . Memory (MB): peak = 1727.066 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
77 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:39 ; elapsed = 00:01:14 . Memory (MB): peak = 1727.066 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1727.066 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1727.066 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 1727.066 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Project/1_prj/net/net_test/net_test.runs/impl_1/top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.164 . Memory (MB): peak = 1727.066 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.096 . Memory (MB): peak = 1727.066 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: c2fff390 ConstDB: 0 ShapeSum: 2f2ac943 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: f63f87f7

Time (s): cpu = 00:01:19 ; elapsed = 00:00:53 . Memory (MB): peak = 1893.297 ; gain = 166.230
Post Restoration Checksum: NetGraph: b57559cb NumContArr: 40ca2e2c Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: f63f87f7

Time (s): cpu = 00:01:19 ; elapsed = 00:00:54 . Memory (MB): peak = 1920.711 ; gain = 193.645

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: f63f87f7

Time (s): cpu = 00:01:19 ; elapsed = 00:00:54 . Memory (MB): peak = 1928.750 ; gain = 201.684

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: f63f87f7

Time (s): cpu = 00:01:19 ; elapsed = 00:00:54 . Memory (MB): peak = 1928.750 ; gain = 201.684
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 13b722f92

Time (s): cpu = 00:01:30 ; elapsed = 00:01:02 . Memory (MB): peak = 2009.270 ; gain = 282.203
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.141 | TNS=-15.704| WHS=-0.382 | THS=-488.487|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 8ed3876f

Time (s): cpu = 00:01:36 ; elapsed = 00:01:05 . Memory (MB): peak = 2009.270 ; gain = 282.203
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.141 | TNS=-15.704| WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 15b4f75af

Time (s): cpu = 00:01:36 ; elapsed = 00:01:05 . Memory (MB): peak = 2009.270 ; gain = 282.203
Phase 2 Router Initialization | Checksum: cbd80a88

Time (s): cpu = 00:01:36 ; elapsed = 00:01:05 . Memory (MB): peak = 2009.270 ; gain = 282.203

Phase 3 Initial Routing

Phase 3.1 Initial Routing Verification

Post Initial-Routing Verification
---------------------------------
CRITICAL WARNING: [Route 35-54] Net: u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/txn is not completely routed.
Resolution: Run report_route_status for more information.
CRITICAL WARNING: [Route 35-54] Net: u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/txp is not completely routed.
Resolution: Run report_route_status for more information.

Unroutable connection Types:
----------------------------
Type 1 : GTXE2_CHANNEL.GTXTXN->GTXE2_CHANNEL.GTXRXN
-----Num Open nets: 1
-----Representative Net: Net[37] u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/txn
-----GTXE2_CHANNEL_X0Y13.GTXTXN -> GTXE2_CHANNEL_X0Y13.GTXRXN
-----Driver Term: u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/GTXTXN Load Term [2389]: u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/GTXRXN
Type 2 : GTXE2_CHANNEL.GTXTXP->GTXE2_CHANNEL.GTXRXP
-----Num Open nets: 1
-----Representative Net: Net[38] u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/txp
-----GTXE2_CHANNEL_X0Y13.GTXTXP -> GTXE2_CHANNEL_X0Y13.GTXRXP
-----Driver Term: u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/GTXTXP Load Term [2392]: u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/GTXRXP
Phase 3.1 Initial Routing Verification | Checksum: 2dd561bef

Time (s): cpu = 00:01:41 ; elapsed = 00:01:08 . Memory (MB): peak = 2009.270 ; gain = 282.203
Phase 3 Initial Routing | Checksum: 2dd561bef

Time (s): cpu = 00:01:41 ; elapsed = 00:01:09 . Memory (MB): peak = 2009.270 ; gain = 282.203

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1130
 Number of Nodes with overlaps = 94
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.149 | TNS=-15.744| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 132d4b995

Time (s): cpu = 00:01:56 ; elapsed = 00:01:19 . Memory (MB): peak = 2009.270 ; gain = 282.203

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 65
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.149 | TNS=-15.744| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 237c21d11

Time (s): cpu = 00:02:00 ; elapsed = 00:01:24 . Memory (MB): peak = 2009.270 ; gain = 282.203
Phase 4 Rip-up And Reroute | Checksum: 237c21d11

Time (s): cpu = 00:02:01 ; elapsed = 00:01:24 . Memory (MB): peak = 2009.270 ; gain = 282.203

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 162bb4286

Time (s): cpu = 00:02:02 ; elapsed = 00:01:25 . Memory (MB): peak = 2009.270 ; gain = 282.203
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.149 | TNS=-15.744| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1df70923c

Time (s): cpu = 00:02:02 ; elapsed = 00:01:25 . Memory (MB): peak = 2009.270 ; gain = 282.203

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1df70923c

Time (s): cpu = 00:02:02 ; elapsed = 00:01:25 . Memory (MB): peak = 2009.270 ; gain = 282.203
Phase 5 Delay and Skew Optimization | Checksum: 1df70923c

Time (s): cpu = 00:02:02 ; elapsed = 00:01:25 . Memory (MB): peak = 2009.270 ; gain = 282.203

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1a96da5b2

Time (s): cpu = 00:02:04 ; elapsed = 00:01:26 . Memory (MB): peak = 2009.270 ; gain = 282.203
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.149 | TNS=-15.744| WHS=0.038  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 152442f55

Time (s): cpu = 00:02:04 ; elapsed = 00:01:26 . Memory (MB): peak = 2009.270 ; gain = 282.203
Phase 6 Post Hold Fix | Checksum: 152442f55

Time (s): cpu = 00:02:04 ; elapsed = 00:01:26 . Memory (MB): peak = 2009.270 ; gain = 282.203

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.443839 %
  Global Horizontal Routing Utilization  = 0.624525 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 2
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 46.8468%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 39.6396%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 50%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 55.8824%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1adb0e045

Time (s): cpu = 00:02:05 ; elapsed = 00:01:27 . Memory (MB): peak = 2009.270 ; gain = 282.203

Phase 8 Verifying routed nets
CRITICAL WARNING: [Route 35-54] Net: u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/txn is not completely routed.
Resolution: Run report_route_status for more information.
CRITICAL WARNING: [Route 35-54] Net: u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/txp is not completely routed.
Resolution: Run report_route_status for more information.
CRITICAL WARNING: [Route 35-7] Design has 2 unroutable pins, potentially caused by placement issues.

 Verification failed
Phase 8 Verifying routed nets | Checksum: 1adb0e045

Time (s): cpu = 00:02:05 ; elapsed = 00:01:27 . Memory (MB): peak = 2009.270 ; gain = 282.203
CRITICAL WARNING: [Route 35-1] Design is not completely routed. There are  2  nets that are not completely routed.

Phase 9 Depositing Routes
INFO: [Route 35-467] Router swapped GT pin u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/gt_common_block_i/gtxe2_common_0_i/GTREFCLK0 to physical pin GTXE2_COMMON_X0Y3/GTREFCLK1
Phase 9 Depositing Routes | Checksum: 1e4b8972d

Time (s): cpu = 00:02:07 ; elapsed = 00:01:29 . Memory (MB): peak = 2009.270 ; gain = 282.203
INFO: [Route 35-77] Router completed with failures. Please check the log file for Critical Warnings and run report_route_status for a summary of routing status.

Time (s): cpu = 00:02:07 ; elapsed = 00:01:29 . Memory (MB): peak = 2009.270 ; gain = 282.203

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
96 Infos, 0 Warnings, 6 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:14 ; elapsed = 00:01:32 . Memory (MB): peak = 2009.270 ; gain = 282.203
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2009.270 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2009.270 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2009.270 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Project/1_prj/net/net_test/net_test.runs/impl_1/top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Project/1_prj/net/net_test/net_test.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2009.270 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/Project/1_prj/net/net_test/net_test.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2009.270 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
108 Infos, 1 Warnings, 6 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2010.484 ; gain = 1.215
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Sep 21 13:37:12 2021...
