
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.119138                       # Number of seconds simulated
sim_ticks                                119138394945                       # Number of ticks simulated
final_tick                               688969688079                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 147038                       # Simulator instruction rate (inst/s)
host_op_rate                                   191061                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                7621236                       # Simulator tick rate (ticks/s)
host_mem_usage                               16904860                       # Number of bytes of host memory used
host_seconds                                 15632.42                       # Real time elapsed on the host
sim_insts                                  2298565022                       # Number of instructions simulated
sim_ops                                    2986739386                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      3260160                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      6542720                       # Number of bytes read from this memory
system.physmem.bytes_read::total              9806336                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1229952                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1229952                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        25470                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        51115                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 76612                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9609                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9609                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        15041                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     27364478                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        13967                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     54916973                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                82310459                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        15041                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        13967                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              29008                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          10323725                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               10323725                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          10323725                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        15041                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     27364478                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        13967                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     54916973                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               92634184                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               285703586                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21149386                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18785627                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1827645                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11108553                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10829822                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1338676                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        52391                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    228138606                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             119742333                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21149386                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12168498                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24198815                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5607960                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2701817                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         13960590                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1820843                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    258810089                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.521060                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.770223                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       234611274     90.65%     90.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1095962      0.42%     91.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2036704      0.79%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1764846      0.68%     92.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3586873      1.39%     93.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4340388      1.68%     95.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1041853      0.40%     96.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          566290      0.22%     96.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         9765899      3.77%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    258810089                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.074026                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.419114                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       226225604                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4631497                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24161701                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        25289                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3765997                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2062180                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         4831                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     134782040                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1306                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3765997                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       226509047                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2429222                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1298365                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         23896488                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       910968                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     134643098                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           40                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         87813                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       596411                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    177721989                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    608733657                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    608733657                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    146711191                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        31010790                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        18460                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9240                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2717395                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23484323                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4142789                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        73641                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       926383                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         134139386                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        18460                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        127362545                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        80466                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20447394                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     42748130                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           20                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    258810089                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.492108                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.175033                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    204277024     78.93%     78.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22884078      8.84%     87.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11737148      4.54%     92.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6732034      2.60%     94.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7499688      2.90%     97.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3755437      1.45%     99.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1507024      0.58%     99.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       351260      0.14%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        66396      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    258810089                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         233503     47.40%     47.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     47.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     47.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     47.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     47.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     47.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     47.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     47.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     47.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     47.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     47.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     47.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     47.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     47.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     47.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     47.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     47.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     47.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     47.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     47.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     47.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     47.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     47.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     47.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     47.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     47.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     47.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     47.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     47.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        184286     37.41%     84.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        74834     15.19%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     99955186     78.48%     78.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1005886      0.79%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9220      0.01%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     22270732     17.49%     96.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4121521      3.24%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     127362545                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.445786                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             492623                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.003868                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    514108268                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    154605543                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    124407126                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     127855168                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       224595                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3958514                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          237                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          303                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       113881                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3765997                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1705741                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        71558                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    134157847                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         6143                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23484323                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4142789                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9240                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         37280                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          609                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          303                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       820082                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1105489                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1925571                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    126246396                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     21998033                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1116149                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            26119503                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19516579                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4121470                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.441879                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             124441256                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            124407126                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         71135733                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        164079086                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.435441                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.433545                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000007                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    112649212                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     21512516                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        18440                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1832065                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    255044092                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.441685                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.291467                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    212836841     83.45%     83.45% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     15993958      6.27%     89.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     12502607      4.90%     94.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2471526      0.97%     95.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3114238      1.22%     96.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1055911      0.41%     97.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4523563      1.77%     99.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1006007      0.39%     99.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1539441      0.60%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    255044092                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000007                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     112649212                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23554717                       # Number of memory references committed
system.switch_cpus0.commit.loads             19525809                       # Number of loads committed
system.switch_cpus0.commit.membars               9220                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17774062                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         97983637                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1421934                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1539441                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           387666379                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          272089526                       # The number of ROB writes
system.switch_cpus0.timesIdled                6064547                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               26893497                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000007                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            112649212                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000007                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.857036                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.857036                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.350013                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.350013                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       584632809                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      162235853                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      142616535                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         18440                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               285703586                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        25228328                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20433422                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2309781                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9944120                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9500326                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2830148                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect       104211                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    213002074                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             140274423                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           25228328                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12330474                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             30715643                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        7096328                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5528628                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         13328898                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2306886                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    253982164                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.678617                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.051080                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       223266521     87.91%     87.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2858849      1.13%     89.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2242101      0.88%     89.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5290418      2.08%     92.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1140374      0.45%     92.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1771101      0.70%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1360528      0.54%     93.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          855968      0.34%     94.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15196304      5.98%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    253982164                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.088302                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.490979                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       210615575                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7985808                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         30588058                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       105178                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4687544                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4354872                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        48997                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     172009937                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        90695                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4687544                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       211201423                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        2117949                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      4192601                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         30070780                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1711859                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     171848130                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        44806                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        319731                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       620000                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents       261676                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    241764208                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    801903537                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    801903537                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    196164381                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        45599797                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        41757                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22750                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5483855                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16697090                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8296212                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       155028                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1848345                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         170620548                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        41730                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        160245697                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       165983                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     28545219                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     59464071                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         3734                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    253982164                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.630933                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.302147                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    184907755     72.80%     72.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     29594048     11.65%     84.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     14357404      5.65%     90.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9600110      3.78%     93.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8875328      3.49%     97.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2982399      1.17%     98.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3080952      1.21%     99.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       435852      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       148316      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    253982164                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         459766     59.26%     59.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        158134     20.38%     79.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       157896     20.35%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    134599409     84.00%     84.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2427928      1.52%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        18998      0.01%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14969172      9.34%     94.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8230190      5.14%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     160245697                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.560881                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             775796                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004841                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    575415336                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    199208052                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    156135353                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     161021493                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       405999                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3788572                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1113                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          555                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       223612                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4687544                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1223287                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       112152                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    170662278                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        12159                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16697090                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8296212                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22732                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         94325                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            3                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          555                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1253279                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1311137                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2564416                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    157327710                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14451774                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2917986                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            22680485                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22308791                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8228711                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.550668                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             156136017                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            156135353                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         92462890                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        255283413                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.546494                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.362197                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    114917137                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    141127111                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     29536890                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        37996                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2311857                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    249294620                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.566106                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.371052                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    190049415     76.23%     76.23% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     27880453     11.18%     87.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     12171216      4.88%     92.30% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      6913035      2.77%     95.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      5010250      2.01%     97.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1965868      0.79%     97.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1521756      0.61%     98.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1096771      0.44%     98.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2685856      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    249294620                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    114917137                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     141127111                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              20981115                       # Number of memory references committed
system.switch_cpus1.commit.loads             12908515                       # Number of loads committed
system.switch_cpus1.commit.membars              18998                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          20276917                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        127160505                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2872810                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2685856                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           417272765                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          346015688                       # The number of ROB writes
system.switch_cpus1.timesIdled                3451666                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               31721422                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          114917137                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            141127111                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    114917137                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.486170                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.486170                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.402225                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.402225                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       708616367                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      217445326                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      158861250                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         37996                       # number of misc regfile writes
system.l20.replacements                         25508                       # number of replacements
system.l20.tagsinuse                             1024                       # Cycle average of tags in use
system.l20.total_refs                           48201                       # Total number of references to valid blocks.
system.l20.sampled_refs                         26532                       # Sample count of references to valid blocks.
system.l20.avg_refs                          1.816712                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           11.521575                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     0.352412                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   934.453801                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data            77.672212                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.011252                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000344                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.912553                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.075852                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        25855                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  25855                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            5920                       # number of Writeback hits
system.l20.Writeback_hits::total                 5920                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        25855                       # number of demand (read+write) hits
system.l20.demand_hits::total                   25855                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        25855                       # number of overall hits
system.l20.overall_hits::total                  25855                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        25470                       # number of ReadReq misses
system.l20.ReadReq_misses::total                25484                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        25470                       # number of demand (read+write) misses
system.l20.demand_misses::total                 25484                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        25470                       # number of overall misses
system.l20.overall_misses::total                25484                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3185451                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   5253140853                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     5256326304                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3185451                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   5253140853                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      5256326304                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3185451                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   5253140853                       # number of overall miss cycles
system.l20.overall_miss_latency::total     5256326304                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        51325                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              51339                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         5920                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             5920                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        51325                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               51339                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        51325                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              51339                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.496249                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.496387                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.496249                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.496387                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.496249                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.496387                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 227532.214286                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 206248.168551                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 206259.861246                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 227532.214286                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 206248.168551                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 206259.861246                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 227532.214286                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 206248.168551                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 206259.861246                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3191                       # number of writebacks
system.l20.writebacks::total                     3191                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        25470                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           25484                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        25470                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            25484                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        25470                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           25484                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2345902                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   3725488736                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   3727834638                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2345902                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   3725488736                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   3727834638                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2345902                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   3725488736                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   3727834638                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.496249                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.496387                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.496249                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.496387                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.496249                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.496387                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 167564.428571                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 146269.679466                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 146281.378041                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 167564.428571                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 146269.679466                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 146281.378041                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 167564.428571                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 146269.679466                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 146281.378041                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         51143                       # number of replacements
system.l21.tagsinuse                             1024                       # Cycle average of tags in use
system.l21.total_refs                           49025                       # Total number of references to valid blocks.
system.l21.sampled_refs                         52167                       # Sample count of references to valid blocks.
system.l21.avg_refs                          0.939770                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks            4.263985                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     0.224269                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   963.488136                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data            56.023610                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.004164                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000219                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.940906                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.054711                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        33195                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  33195                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            8840                       # number of Writeback hits
system.l21.Writeback_hits::total                 8840                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        33195                       # number of demand (read+write) hits
system.l21.demand_hits::total                   33195                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        33195                       # number of overall hits
system.l21.overall_hits::total                  33195                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        51115                       # number of ReadReq misses
system.l21.ReadReq_misses::total                51128                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        51115                       # number of demand (read+write) misses
system.l21.demand_misses::total                 51128                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        51115                       # number of overall misses
system.l21.overall_misses::total                51128                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2719510                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data  11019391789                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total    11022111299                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2719510                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data  11019391789                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total     11022111299                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2719510                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data  11019391789                       # number of overall miss cycles
system.l21.overall_miss_latency::total    11022111299                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        84310                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              84323                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         8840                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             8840                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        84310                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               84323                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        84310                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              84323                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.606274                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.606335                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.606274                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.606335                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.606274                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.606335                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 209193.076923                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 215580.393016                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 215578.768952                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 209193.076923                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 215580.393016                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 215578.768952                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 209193.076923                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 215580.393016                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 215578.768952                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                6418                       # number of writebacks
system.l21.writebacks::total                     6418                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        51115                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           51128                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        51115                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            51128                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        51115                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           51128                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1939004                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   7945541184                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   7947480188                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1939004                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   7945541184                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   7947480188                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1939004                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   7945541184                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   7947480188                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.606274                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.606335                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.606274                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.606335                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.606274                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.606335                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 149154.153846                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 155444.413264                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 155442.813879                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 149154.153846                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 155444.413264                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 155442.813879                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 149154.153846                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 155444.413264                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 155442.813879                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.992014                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013992691                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1874293.329020                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.992014                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022423                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866974                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13960575                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13960575                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13960575                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13960575                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13960575                       # number of overall hits
system.cpu0.icache.overall_hits::total       13960575                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3572722                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3572722                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3572722                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3572722                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3572722                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3572722                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13960590                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13960590                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13960590                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13960590                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13960590                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13960590                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 238181.466667                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 238181.466667                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 238181.466667                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 238181.466667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 238181.466667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 238181.466667                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3301651                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3301651                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3301651                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3301651                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3301651                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3301651                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 235832.214286                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 235832.214286                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 235832.214286                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 235832.214286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 235832.214286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 235832.214286                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 51325                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246985427                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 51581                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4788.302418                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   207.988654                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    48.011346                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.812456                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.187544                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20076130                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20076130                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4010434                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4010434                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9243                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9243                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9220                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9220                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     24086564                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        24086564                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     24086564                       # number of overall hits
system.cpu0.dcache.overall_hits::total       24086564                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       201847                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       201847                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       201847                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        201847                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       201847                       # number of overall misses
system.cpu0.dcache.overall_misses::total       201847                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  30225309158                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  30225309158                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  30225309158                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  30225309158                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  30225309158                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  30225309158                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20277977                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20277977                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9243                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9243                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     24288411                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24288411                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     24288411                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     24288411                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009954                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009954                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008310                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008310                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008310                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008310                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 149743.663062                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 149743.663062                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 149743.663062                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 149743.663062                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 149743.663062                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 149743.663062                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         5920                       # number of writebacks
system.cpu0.dcache.writebacks::total             5920                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       150522                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       150522                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       150522                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       150522                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       150522                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       150522                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        51325                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        51325                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        51325                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        51325                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        51325                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        51325                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   7153067376                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   7153067376                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   7153067376                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7153067376                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   7153067376                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7153067376                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002531                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002531                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002113                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002113                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002113                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002113                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 139368.093054                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 139368.093054                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 139368.093054                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 139368.093054                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 139368.093054                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 139368.093054                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               490.997538                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1096984384                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2234184.081466                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997538                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          478                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.766026                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.786855                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13328883                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13328883                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13328883                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13328883                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13328883                       # number of overall hits
system.cpu1.icache.overall_hits::total       13328883                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3342810                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3342810                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3342810                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3342810                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3342810                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3342810                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13328898                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13328898                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13328898                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13328898                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13328898                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13328898                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst       222854                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total       222854                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst       222854                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total       222854                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst       222854                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total       222854                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2827410                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2827410                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2827410                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2827410                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2827410                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2827410                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 217493.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 217493.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 217493.076923                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 217493.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 217493.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 217493.076923                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 84310                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               194667257                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 84566                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2301.956543                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   232.309925                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    23.690075                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.907461                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.092539                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10823130                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10823130                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      8034604                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       8034604                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        22458                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        22458                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        18998                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        18998                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     18857734                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18857734                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     18857734                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18857734                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       205101                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       205101                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       205101                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        205101                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       205101                       # number of overall misses
system.cpu1.dcache.overall_misses::total       205101                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  33358157943                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  33358157943                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  33358157943                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  33358157943                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  33358157943                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  33358157943                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     11028231                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11028231                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      8034604                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8034604                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        22458                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        22458                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        18998                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        18998                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     19062835                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     19062835                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     19062835                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     19062835                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.018598                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018598                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010759                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010759                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010759                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010759                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 162642.590446                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 162642.590446                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 162642.590446                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 162642.590446                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 162642.590446                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 162642.590446                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8840                       # number of writebacks
system.cpu1.dcache.writebacks::total             8840                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       120791                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       120791                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       120791                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       120791                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       120791                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       120791                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        84310                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        84310                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        84310                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        84310                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        84310                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        84310                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  13622406328                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  13622406328                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  13622406328                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  13622406328                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  13622406328                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  13622406328                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007645                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007645                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004423                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004423                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004423                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004423                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 161575.214423                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 161575.214423                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 161575.214423                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 161575.214423                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 161575.214423                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 161575.214423                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
