
"C:/lscc/radiant/2023.1/tcltk/windows/bin/tclsh" "camera_output_impl_1_synthesize.tcl"

cpe -f camera_output_impl_1.cprj mypll.cprj -a iCE40UP -o camera_output_impl_1_cpe.ldc
WARNING <35831026> - No user LDC/SDC file specified in the project.
WARNING <35935050> - input port TRIM9 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM8 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM7 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM6 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM5 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM4 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM3 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM2 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM1 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM0 is not connected on this instance. VDB-5050
WARNING <35935050> - input port I is not connected on this instance. VDB-5050
Top module name (Verilog): mypll
INFO <35901018> - Z:/senior_design/0v7670_Verilog/camera_output/mypll/rtl/mypll.v(11): compiling module mypll. VERI-1018
INFO <35901018> - Z:/senior_design/0v7670_Verilog/camera_output/mypll/rtl/mypll.v(105): compiling module mypll_ipgen_lscc_pll(DIVR=&quot;0&quot;,DIVF=&quot;66&quot;,DIVQ=&quot;5&quot;,FILTER_RANGE=&quot;1&quot;,PLLOUT_SELECT_PORTA=&quot;GENCLK&quot;,PLLOUT_SELECT_PORTB=&quot;GENCLK&quot;,FREQUENCY_PIN_REFERENCECLK=&quot;12.000000&quot;). VERI-1018
INFO <35901018> - C:/lscc/radiant/2023.1/ispfpga/../cae_library/synthesis/verilog/iCE40UP.v(428): compiling module PLL_B(PLLOUT_SELECT_PORTA=&quot;GENCLK&quot;,PLLOUT_SELECT_PORTB=&quot;GENCLK&quot;,DIVF=&quot;66&quot;,DIVQ=&quot;5&quot;,FILTER_RANGE=&quot;1&quot;,FREQUENCY_PIN_REFERENCECLK=&quot;12.000000&quot;). VERI-1018
WARNING <35935049> - input port sclk_i remains unconnected for this instance. VDB-5049
WARNING <35935049> - input port sdi_i remains unconnected for this instance. VDB-5049
Last elaborated design is mypll()
Source compile complete.
INFO <35831038> - Setting top as top module.
WARNING <35831026> - No user LDC/SDC file specified in the project.
WARNING <35935050> - input port TRIM9 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM8 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM7 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM6 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM5 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM4 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM3 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM2 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM1 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM0 is not connected on this instance. VDB-5050
WARNING <35935050> - input port I is not connected on this instance. VDB-5050
Top module name (Verilog): top
INFO <35901018> - Z:/senior_design/0v7670_Verilog/camera_output/source/impl_1/single_capture.v(3): compiling module top. VERI-1018
INFO <35901018> - Z:/senior_design/0v7670_Verilog/camera_output/source/impl_1/OV7670_config_rom.v(23): compiling module OV7670_config_rom. VERI-1018
INFO <35901018> - Z:/senior_design/0v7670_Verilog/camera_output/source/impl_1/OV7670_config.v(1): compiling module OV7670_config. VERI-1018
INFO <35901018> - Z:/senior_design/0v7670_Verilog/camera_output/source/impl_1/SCCB_interface.v(3): compiling module SCCB_interface. VERI-1018
INFO <35901018> - mypll.v(63): compiling module mypll. VERI-1018
INFO <35901018> - Z:/senior_design/0v7670_Verilog/camera_output/source/impl_1/camera_read.v(21): compiling module camera_read. VERI-1018
INFO <35901018> - Z:/senior_design/0v7670_Verilog/camera_output/source/impl_1/vga.v(1): compiling module vga. VERI-1018
INFO <35901018> - C:/lscc/radiant/2023.1/ispfpga/../cae_library/synthesis/verilog/iCE40UP.v(742): compiling module SP256K. VERI-1018
Last elaborated design is top()
Source compile complete.
Starting IP constraint check for mypll.
Writing output files.
CPE Completed. camera_output_impl_1_cpe.ldc and CPEReport.txt produced.


synpwrap -prj camera_output_impl_1_synplify.tcl -log camera_output_impl_1.srf
Copyright (C) 1992-2023 Lattice Semiconductor Corporation. All rights reserved.
Lattice Radiant Software Version 2023.1.0.43.3
INFO <2011000> - Synplify synthesis engine is launched.

==contents of camera_output_impl_1.srf
#Build: Synplify Pro (R) U-2023.03LR-1, Build 098R, May 29 2023
#install: C:\lscc\radiant\2023.1\synpbase
#OS: Windows 10 or later
#Hostname: H109W18

# Mon Apr 14 23:47:26 2025

#Implementation: impl_1


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03LR-1
Install: C:\lscc\radiant\2023.1\synpbase
OS: Windows 10 or later
Hostname: H109W18

Implementation : impl_1
Synopsys HDL Compiler, Version comp202303synp1, Build 100R, Built May 29 2023 11:23:06, @

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03LR-1
Install: C:\lscc\radiant\2023.1\synpbase
OS: Windows 10 or later
Hostname: H109W18

Implementation : impl_1
Synopsys VHDL Compiler, Version comp202303synp1, Build 100R, Built May 29 2023 11:23:06, @

@N|Running in 64-bit mode
@N:Can't find top module!
Top entity isn't set yet!
@N: CD140 :	| Using the VHDL 1993 Standard for file 'C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.vhd'.
VHDL syntax check successful!

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 87MB peak: 88MB)


Process completed successfully.
# Mon Apr 14 23:47:26 2025

###########################################################]
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03LR-1
Install: C:\lscc\radiant\2023.1\synpbase
OS: Windows 10 or later
Hostname: H109W18

Implementation : impl_1
Synopsys Verilog Compiler, Version comp202303synp1, Build 100R, Built May 29 2023 11:23:06, @

@N|Running in 64-bit mode
@I::"C:\lscc\radiant\2023.1\synpbase\lib\generic\ice40up.v" (library work)
@I::"C:\lscc\radiant\2023.1\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\radiant\2023.1\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\radiant\2023.1\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_addsub.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_addsub.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v":313:13:313:25|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v":333:13:333:24|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_add.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_add.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/adder/rtl\lscc_adder.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_complex_mult.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_complex_mult.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/complex_mult/rtl\lscc_complex_mult.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_complex_mult.v":92:11:92:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_complex_mult.v":101:11:101:22|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_counter.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_counter.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/counter/rtl\lscc_cntr.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../common/counter/rtl\lscc_cntr.v":129:13:129:25|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../common/counter/rtl\lscc_cntr.v":143:13:143:24|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_fifo.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_fifo.v":"C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo/rtl\lscc_fifo.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo/rtl\lscc_fifo.v":3267:17:3267:29|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo/rtl\lscc_fifo.v":3274:17:3274:28|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_fifo_dc.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_fifo_dc.v":"C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v":4907:25:4907:37|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v":4911:25:4911:36|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v":4942:29:4942:41|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v":4946:29:4946:40|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_mac.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_mac.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/mult_accumulate/rtl\lscc_mult_accumulate.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_mac.v":94:11:94:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_mac.v":109:11:109:22|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsubsum.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsubsum.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v":210:13:210:25|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v":227:13:227:24|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsubsum.v":84:11:84:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsubsum.v":93:11:93:22|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsub.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsub.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/mult_add_sub/rtl\lscc_mult_add_sub.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsub.v":91:11:91:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsub.v":100:11:100:22|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_mult.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_mult.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/multiplier/rtl\lscc_multiplier.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_mult.v":87:11:87:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_mult.v":96:11:96:22|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp.v":"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp/rtl\lscc_ram_dp.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp/rtl\lscc_ram_dp.v":1059:25:1059:37|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp/rtl\lscc_ram_dp.v":1063:25:1063:36|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp/rtl\lscc_ram_dp.v":1094:29:1094:41|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp/rtl\lscc_ram_dp.v":1098:29:1098:40|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq.v":"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dq/rtl\lscc_ram_dq.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dq/rtl\lscc_ram_dq.v":1481:25:1481:37|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dq/rtl\lscc_ram_dq.v":1487:25:1487:36|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_rom.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_rom.v":"C:\lscc\radiant\2023.1\ip\pmi\../avant/rom/rtl\lscc_rom.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/rom/rtl\lscc_rom.v":969:25:969:37|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/rom/rtl\lscc_rom.v":975:25:975:36|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_sub.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_sub.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/subtractor/rtl\lscc_subtractor.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp_be.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp_be.v":146:11:146:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp_be.v":155:11:155:22|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq_be.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq_be.v":87:11:87:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq_be.v":95:11:95:22|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_dsp.v" (library work)
@I::"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\my_pll.v" (library work)
@I::"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\vga.v" (library work)
@I::"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\camera_read.v" (library work)
@I::"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\OV7670_config.v" (library work)
@I::"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\OV7670_config_rom.v" (library work)
@I::"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\SCCB_interface.v" (library work)
@I::"Z:\senior_design\0v7670_Verilog\camera_output\mypll\rtl\mypll.v" (library work)
@I::"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\pattern_gen.v" (library work)
@I::"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\single_capture.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 111MB)


Process completed successfully.
# Mon Apr 14 23:47:27 2025

###########################################################]
###########################################################[
@I::"C:\lscc\radiant\2023.1\synpbase\lib\generic\ice40up.v" (library work)
@I::"C:\lscc\radiant\2023.1\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\radiant\2023.1\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\radiant\2023.1\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_addsub.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_addsub.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v":313:13:313:25|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v":333:13:333:24|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_add.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_add.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/adder/rtl\lscc_adder.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_complex_mult.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_complex_mult.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/complex_mult/rtl\lscc_complex_mult.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_complex_mult.v":92:11:92:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_complex_mult.v":101:11:101:22|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_counter.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_counter.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/counter/rtl\lscc_cntr.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../common/counter/rtl\lscc_cntr.v":129:13:129:25|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../common/counter/rtl\lscc_cntr.v":143:13:143:24|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_fifo.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_fifo.v":"C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo/rtl\lscc_fifo.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo/rtl\lscc_fifo.v":3267:17:3267:29|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo/rtl\lscc_fifo.v":3274:17:3274:28|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_fifo_dc.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_fifo_dc.v":"C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v":4907:25:4907:37|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v":4911:25:4911:36|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v":4942:29:4942:41|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v":4946:29:4946:40|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_mac.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_mac.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/mult_accumulate/rtl\lscc_mult_accumulate.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_mac.v":94:11:94:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_mac.v":109:11:109:22|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsubsum.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsubsum.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v":210:13:210:25|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v":227:13:227:24|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsubsum.v":84:11:84:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsubsum.v":93:11:93:22|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsub.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsub.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/mult_add_sub/rtl\lscc_mult_add_sub.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsub.v":91:11:91:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsub.v":100:11:100:22|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_mult.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_mult.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/multiplier/rtl\lscc_multiplier.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_mult.v":87:11:87:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_mult.v":96:11:96:22|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp.v":"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp/rtl\lscc_ram_dp.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp/rtl\lscc_ram_dp.v":1059:25:1059:37|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp/rtl\lscc_ram_dp.v":1063:25:1063:36|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp/rtl\lscc_ram_dp.v":1094:29:1094:41|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp/rtl\lscc_ram_dp.v":1098:29:1098:40|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq.v":"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dq/rtl\lscc_ram_dq.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dq/rtl\lscc_ram_dq.v":1481:25:1481:37|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dq/rtl\lscc_ram_dq.v":1487:25:1487:36|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_rom.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_rom.v":"C:\lscc\radiant\2023.1\ip\pmi\../avant/rom/rtl\lscc_rom.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/rom/rtl\lscc_rom.v":969:25:969:37|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/rom/rtl\lscc_rom.v":975:25:975:36|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_sub.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_sub.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/subtractor/rtl\lscc_subtractor.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp_be.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp_be.v":146:11:146:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp_be.v":155:11:155:22|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq_be.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq_be.v":87:11:87:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq_be.v":95:11:95:22|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_dsp.v" (library work)
@I::"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\my_pll.v" (library work)
@I::"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\vga.v" (library work)
@I::"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\camera_read.v" (library work)
@I::"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\OV7670_config.v" (library work)
@I::"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\OV7670_config_rom.v" (library work)
@I::"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\SCCB_interface.v" (library work)
@I::"Z:\senior_design\0v7670_Verilog\camera_output\mypll\rtl\mypll.v" (library work)
@I::"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\pattern_gen.v" (library work)
@I::"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\single_capture.v" (library work)
Verilog syntax check successful!
File Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\SCCB_interface.v changed - recompiling
File Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\single_capture.v changed - recompiling
@N: CG364 :"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\OV7670_config_rom.v":23:7:23:23|Synthesizing module OV7670_config_rom in library work.
Running optimization stage 1 on OV7670_config_rom .......
Finished optimization stage 1 on OV7670_config_rom (CPU Time 0h:00m:00s, Memory Used current: 113MB peak: 113MB)
@N: CG364 :"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\OV7670_config.v":1:7:1:19|Synthesizing module OV7670_config in library work.

	CLK_FREQ=32'b00000001011111010111100001000000
	FSM_IDLE=32'b00000000000000000000000000000000
	FSM_SEND_CMD=32'b00000000000000000000000000000001
	FSM_DONE=32'b00000000000000000000000000000010
	FSM_TIMER=32'b00000000000000000000000000000011
   Generated name = OV7670_config_25000000s_0s_1s_2s_3s
@W: CG532 :"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\OV7670_config.v":17:4:17:10|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on OV7670_config_25000000s_0s_1s_2s_3s .......
Finished optimization stage 1 on OV7670_config_25000000s_0s_1s_2s_3s (CPU Time 0h:00m:00s, Memory Used current: 113MB peak: 114MB)
@N: CG364 :"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\SCCB_interface.v":3:7:3:20|Synthesizing module SCCB_interface in library work.

	CLK_FREQ=32'b00000001011111010111100001000000
	SCCB_FREQ=32'b00000000000000011000011010100000
	CAMERA_ADDR=8'b01000010
	FSM_IDLE=32'b00000000000000000000000000000000
	FSM_START_SIGNAL=32'b00000000000000000000000000000001
	FSM_LOAD_BYTE=32'b00000000000000000000000000000010
	FSM_TX_BYTE_1=32'b00000000000000000000000000000011
	FSM_TX_BYTE_2=32'b00000000000000000000000000000100
	FSM_TX_BYTE_3=32'b00000000000000000000000000000101
	FSM_TX_BYTE_4=32'b00000000000000000000000000000110
	FSM_END_SIGNAL_1=32'b00000000000000000000000000000111
	FSM_END_SIGNAL_2=32'b00000000000000000000000000001000
	FSM_END_SIGNAL_3=32'b00000000000000000000000000001001
	FSM_END_SIGNAL_4=32'b00000000000000000000000000001010
	FSM_DONE=32'b00000000000000000000000000001011
	FSM_TIMER=32'b00000000000000000000000000001100
   Generated name = SCCB_interface_Z1_layer0
@W: CG532 :"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\SCCB_interface.v":34:4:34:10|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on SCCB_interface_Z1_layer0 .......
Finished optimization stage 1 on SCCB_interface_Z1_layer0 (CPU Time 0h:00m:00s, Memory Used current: 114MB peak: 114MB)
@N: CG364 :"C:\lscc\radiant\2023.1\synpbase\lib\generic\ice40up.v":438:7:438:11|Synthesizing module PLL_B in library work.
Running optimization stage 1 on PLL_B .......
Finished optimization stage 1 on PLL_B (CPU Time 0h:00m:00s, Memory Used current: 114MB peak: 114MB)
@N: CG364 :"Z:\senior_design\0v7670_Verilog\camera_output\mypll\rtl\mypll.v":105:7:105:26|Synthesizing module mypll_ipgen_lscc_pll in library work.

	DIVR=8'b00110000
	DIVF=16'b0011011000110110
	DIVQ=8'b00110101
	DELAY_PORT_WIDTH=32'b00000000000000000000000000000100
	FEEDBACK_PATH=48'b010100110100100101001101010100000100110001000101
	FILTER_RANGE=8'b00110001
	DELAY_ADJUSTMENT_MODE_FEEDBACK=40'b0100011001001001010110000100010101000100
	FDA_FEEDBACK=8'b00110000
	DELAY_ADJUSTMENT_MODE_RELATIVE=40'b0100011001001001010110000100010101000100
	FDA_RELATIVE=8'b00110000
	SHIFTREG_DIV_MODE=8'b00110000
	PLLOUT_SELECT_PORTA=48'b010001110100010101001110010000110100110001001011
	PLLOUT_SELECT_PORTB=48'b010001110100010101001110010000110100110001001011
	EXTERNAL_DIVIDE_FACTOR=32'b01001110010011110100111001000101
	ENABLE_ICEGATE_PORTA=8'b00110000
	ENABLE_ICEGATE_PORTB=8'b00110000
	FREQUENCY_PIN_REFERENCECLK=72'b001100010011001000101110001100000011000000110000001100000011000000110000
   Generated name = mypll_ipgen_lscc_pll_Z2_layer0
Running optimization stage 1 on mypll_ipgen_lscc_pll_Z2_layer0 .......
Finished optimization stage 1 on mypll_ipgen_lscc_pll_Z2_layer0 (CPU Time 0h:00m:00s, Memory Used current: 114MB peak: 114MB)
@N: CG364 :"Z:\senior_design\0v7670_Verilog\camera_output\mypll\rtl\mypll.v":11:7:11:11|Synthesizing module mypll in library work.
@W: CG781 :"Z:\senior_design\0v7670_Verilog\camera_output\mypll\rtl\mypll.v":46:23:46:23|Input sclk_i on instance lscc_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"Z:\senior_design\0v7670_Verilog\camera_output\mypll\rtl\mypll.v":47:22:47:22|Input sdi_i on instance lscc_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
Running optimization stage 1 on mypll .......
Finished optimization stage 1 on mypll (CPU Time 0h:00m:00s, Memory Used current: 114MB peak: 114MB)
@N: CG364 :"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\camera_read.v":21:7:21:17|Synthesizing module camera_read in library work.
Running optimization stage 1 on camera_read .......
Finished optimization stage 1 on camera_read (CPU Time 0h:00m:00s, Memory Used current: 114MB peak: 115MB)
@N: CG364 :"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\vga.v":1:7:1:9|Synthesizing module vga in library work.
Running optimization stage 1 on vga .......
Finished optimization stage 1 on vga (CPU Time 0h:00m:00s, Memory Used current: 114MB peak: 115MB)
@N: CG364 :"C:\lscc\radiant\2023.1\synpbase\lib\generic\ice40up.v":753:7:753:12|Synthesizing module SP256K in library work.
Running optimization stage 1 on SP256K .......
Finished optimization stage 1 on SP256K (CPU Time 0h:00m:00s, Memory Used current: 114MB peak: 115MB)
@N: CG364 :"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\single_capture.v":3:7:3:9|Synthesizing module top in library work.
@W: CG360 :"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\single_capture.v":30:15:30:18|Removing wire TEST, as there is no assignment to it.
@W: CG360 :"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\single_capture.v":60:16:60:23|Removing wire data_out, as there is no assignment to it.
Running optimization stage 1 on top .......
@W: CL318 :"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\single_capture.v":30:15:30:18|*Output TEST has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
Finished optimization stage 1 on top (CPU Time 0h:00m:00s, Memory Used current: 115MB peak: 115MB)
Running optimization stage 2 on top .......
@N: CL201 :"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\single_capture.v":223:4:223:9|Trying to extract state machine for register fsm_state.
@W: CL260 :"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\single_capture.v":223:4:223:9|Pruning register bit 3 of spram_maskwe[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\single_capture.v":223:4:223:9|Pruning register bit 1 of spram_maskwe[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Finished optimization stage 2 on top (CPU Time 0h:00m:00s, Memory Used current: 116MB peak: 117MB)
Running optimization stage 2 on SP256K .......
Finished optimization stage 2 on SP256K (CPU Time 0h:00m:00s, Memory Used current: 116MB peak: 117MB)
Running optimization stage 2 on vga .......
Finished optimization stage 2 on vga (CPU Time 0h:00m:00s, Memory Used current: 116MB peak: 117MB)
Running optimization stage 2 on camera_read .......
@N: CL201 :"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\camera_read.v":38:1:38:6|Trying to extract state machine for register FSM_state.
Finished optimization stage 2 on camera_read (CPU Time 0h:00m:00s, Memory Used current: 116MB peak: 117MB)
Running optimization stage 2 on mypll .......
Finished optimization stage 2 on mypll (CPU Time 0h:00m:00s, Memory Used current: 116MB peak: 117MB)
Running optimization stage 2 on mypll_ipgen_lscc_pll_Z2_layer0 .......
@N: CL159 :"Z:\senior_design\0v7670_Verilog\camera_output\mypll\rtl\mypll.v":130:10:130:19|Input feedback_i is unused.
@N: CL159 :"Z:\senior_design\0v7670_Verilog\camera_output\mypll\rtl\mypll.v":131:37:131:51|Input dynamic_delay_i is unused.
Finished optimization stage 2 on mypll_ipgen_lscc_pll_Z2_layer0 (CPU Time 0h:00m:00s, Memory Used current: 116MB peak: 117MB)
Running optimization stage 2 on PLL_B .......
Finished optimization stage 2 on PLL_B (CPU Time 0h:00m:00s, Memory Used current: 116MB peak: 117MB)
Running optimization stage 2 on SCCB_interface_Z1_layer0 .......
@N: CL189 :"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\SCCB_interface.v":50:4:50:9|Register bit timer[31] is always 0.
@W: CL260 :"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\SCCB_interface.v":50:4:50:9|Pruning register bit 31 of timer[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\SCCB_interface.v":50:4:50:9|Register bit timer[30] is always 0.
@W: CL260 :"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\SCCB_interface.v":50:4:50:9|Pruning register bit 30 of timer[30:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\SCCB_interface.v":50:4:50:9|Register bit timer[29] is always 0.
@W: CL260 :"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\SCCB_interface.v":50:4:50:9|Pruning register bit 29 of timer[29:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\SCCB_interface.v":50:4:50:9|Trying to extract state machine for register FSM_state.
@N: CL189 :"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\SCCB_interface.v":50:4:50:9|Register bit timer[28] is always 0.
@W: CL260 :"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\SCCB_interface.v":50:4:50:9|Pruning register bit 28 of timer[28:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Finished optimization stage 2 on SCCB_interface_Z1_layer0 (CPU Time 0h:00m:00s, Memory Used current: 116MB peak: 117MB)
Running optimization stage 2 on OV7670_config_25000000s_0s_1s_2s_3s .......
@N: CL189 :"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\OV7670_config.v":34:4:34:9|Register bit FSM_return_state[0] is always 1.
@N: CL189 :"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\OV7670_config.v":34:4:34:9|Register bit FSM_return_state[1] is always 0.
@N: CL189 :"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\OV7670_config.v":34:4:34:9|Register bit FSM_return_state[2] is always 0.
@N: CL189 :"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\OV7670_config.v":34:4:34:9|Register bit timer[31] is always 0.
@W: CL260 :"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\OV7670_config.v":34:4:34:9|Pruning register bit 31 of timer[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\OV7670_config.v":34:4:34:9|Register bit timer[30] is always 0.
@W: CL260 :"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\OV7670_config.v":34:4:34:9|Pruning register bit 30 of timer[30:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\OV7670_config.v":34:4:34:9|Register bit timer[29] is always 0.
@W: CL260 :"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\OV7670_config.v":34:4:34:9|Pruning register bit 29 of timer[29:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\OV7670_config.v":34:4:34:9|Trying to extract state machine for register FSM_state.
Finished optimization stage 2 on OV7670_config_25000000s_0s_1s_2s_3s (CPU Time 0h:00m:00s, Memory Used current: 116MB peak: 117MB)
Running optimization stage 2 on OV7670_config_rom .......
Finished optimization stage 2 on OV7670_config_rom (CPU Time 0h:00m:00s, Memory Used current: 116MB peak: 117MB)

For a summary of runtime per design unit, please see file:
==========================================================
@L: Z:\senior_design\0v7670_Verilog\camera_output\impl_1\synwork\layer0.duruntime



At c_ver Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 116MB peak: 117MB)


Process completed successfully.
# Mon Apr 14 23:47:29 2025

###########################################################]
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03LR-1
Install: C:\lscc\radiant\2023.1\synpbase
OS: Windows 10 or later
Hostname: H109W18

Implementation : impl_1
Synopsys Synopsys Netlist Linker, Version comp202303synp1, Build 100R, Built May 29 2023 11:23:06, @

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 91MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 14 23:47:30 2025

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: Z:\senior_design\0v7670_Verilog\camera_output\impl_1\synwork\camera_output_impl_1_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 23MB peak: 24MB)

Process took 0h:00m:03s realtime, 0h:00m:02s cputime

Process completed successfully.
# Mon Apr 14 23:47:30 2025

###########################################################]
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03LR-1
Install: C:\lscc\radiant\2023.1\synpbase
OS: Windows 10 or later
Hostname: H109W18

Implementation : impl_1
Synopsys Synopsys Netlist Linker, Version comp202303synp1, Build 100R, Built May 29 2023 11:23:06, @

@N|Running in 64-bit mode
File Z:\senior_design\0v7670_Verilog\camera_output\impl_1\synwork\camera_output_impl_1_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 14 23:47:32 2025

###########################################################]
# Mon Apr 14 23:47:32 2025


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03LR-1
Install: C:\lscc\radiant\2023.1\synpbase
OS: Windows 10 or later
Hostname: H109W18

Implementation : impl_1
Synopsys Lattice Technology Pre-mapping, Version map202303lat, Build 062R, Built May 29 2023 11:06:50, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 124MB peak: 124MB)


Done reading skeleton netlist (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 128MB peak: 138MB)

Reading constraint file: Z:\senior_design\0v7670_Verilog\camera_output\impl_1\camera_output_impl_1_cpe.ldc
@L: Z:\senior_design\0v7670_Verilog\camera_output\impl_1\camera_output_impl_1_scck.rpt 
See clock summary report "Z:\senior_design\0v7670_Verilog\camera_output\impl_1\camera_output_impl_1_scck.rpt"
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 138MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 138MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 138MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 138MB)

NConnInternalConnection caching is on
@W: FX1172 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\ov7670_config.v":34:4:34:9|User-specified initial value defined for instance config_1.FSM_state[2:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\ov7670_config.v":34:4:34:9|User-specified initial value defined for instance config_1.rom_addr[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\ov7670_config.v":34:4:34:9|User-specified initial value defined for instance config_1.timer[28:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\ov7670_config.v":34:4:34:9|User-specified initial value defined for instance config_1.SCCB_interface_start is being ignored due to limitations in architecture. 
@W: FX1172 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\ov7670_config.v":34:4:34:9|User-specified initial value defined for instance config_1.SCCB_interface_data[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\ov7670_config.v":34:4:34:9|User-specified initial value defined for instance config_1.SCCB_interface_addr[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\ov7670_config.v":34:4:34:9|User-specified initial value defined for instance config_1.done is being ignored due to limitations in architecture. 
@W: FX1172 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\sccb_interface.v":50:4:50:9|User-specified initial value defined for instance SCCB1.timer[27:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\sccb_interface.v":50:4:50:9|User-specified initial value defined for instance SCCB1.SIOC_oe is being ignored due to limitations in architecture. 
@W: FX1172 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\sccb_interface.v":50:4:50:9|User-specified initial value defined for instance SCCB1.FSM_state[3:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\sccb_interface.v":50:4:50:9|User-specified initial value defined for instance SCCB1.byte_index[3:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\sccb_interface.v":50:4:50:9|User-specified initial value defined for instance SCCB1.SIOD_oe is being ignored due to limitations in architecture. 
@W: FX1172 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\sccb_interface.v":50:4:50:9|User-specified initial value defined for instance SCCB1.byte_counter[1:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\sccb_interface.v":50:4:50:9|User-specified initial value defined for instance SCCB1.tx_byte[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\sccb_interface.v":50:4:50:9|User-specified initial value defined for instance SCCB1.FSM_return_state[3:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\sccb_interface.v":50:4:50:9|User-specified initial value defined for instance SCCB1.ready is being ignored due to limitations in architecture. 
@W: FX1172 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\camera_read.v":38:1:38:6|User-specified initial value defined for instance reader.FSM_state[1:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\camera_read.v":38:1:38:6|User-specified initial value defined for instance reader.pixel_data[15:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\camera_read.v":38:1:38:6|User-specified initial value defined for instance reader.pixel_half is being ignored due to limitations in architecture. 
@W: FX1172 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\camera_read.v":38:1:38:6|User-specified initial value defined for instance reader.frame_done is being ignored due to limitations in architecture. 
@W: FX1172 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\camera_read.v":38:1:38:6|User-specified initial value defined for instance reader.pixel_valid is being ignored due to limitations in architecture. 
@W: FX1172 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\single_capture.v":223:4:223:9|User-specified initial value defined for instance fsm_state[2:0] is being ignored due to limitations in architecture. 

Starting HSTDM IP insertion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 188MB peak: 188MB)


Finished HSTDM IP insertion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 188MB peak: 188MB)

@N: MO111 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\single_capture.v":30:15:30:18|Tristate driver TEST (in view: work.top(verilog)) on net TEST (in view: work.top(verilog)) has its enable tied to GND.

Started DisTri Cleanup (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 188MB peak: 188MB)


Finished DisTri Cleanup (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 188MB peak: 188MB)


Starting clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 190MB peak: 190MB)


Finished clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 190MB peak: 190MB)

@N: FX1184 |Applying syn_allowed_resources blockrams=30 on top level netlist top 

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 190MB peak: 191MB)



Clock Summary
******************

          Start                                                       Requested     Requested     Clock        Clock                     Clock
Level     Clock                                                       Frequency     Period        Type         Group                     Load 
----------------------------------------------------------------------------------------------------------------------------------------------
0 -       System                                                      200.0 MHz     5.000         system       system_clkgroup           0    
                                                                                                                                              
0 -       mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock     200.0 MHz     5.000         inferred     Inferred_clkgroup_0_1     205  
                                                                                                                                              
0 -       top|CAMERA_PCLOCK                                           200.0 MHz     5.000         inferred     Inferred_clkgroup_0_2     21   
==============================================================================================================================================



Clock Load Summary
***********************

                                                            Clock     Source                                          Clock Pin                Non-clock Pin     Non-clock Pin
Clock                                                       Load      Pin                                             Seq Example              Seq Example       Comb Example 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                      0         -                                               -                        -                 -            
                                                                                                                                                                              
mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock     205       my_pll.lscc_pll_inst.u_PLL_B.OUTCORE(PLL_B)     start_config.C           -                 -            
                                                                                                                                                                              
top|CAMERA_PCLOCK                                           21        CAMERA_PCLOCK(port)                             reader.pixel_valid.C     -                 -            
==============================================================================================================================================================================

@W: MT530 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\ov7670_config_rom.v":29:4:29:9|Found inferred clock mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock which controls 205 sequential elements including rom1.dout[15:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\camera_read.v":38:1:38:6|Found inferred clock top|CAMERA_PCLOCK which controls 21 sequential elements including reader.FSM_state[1:0]. This clock has no specified timing constraint which may adversely impact design performance. 

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 21 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 205 clock pin(s) of sequential element(s)
0 instances converted, 205 sequential instances remain driven by gated/generated clocks

============================== Non-Gated/Non-Generated Clocks ===============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance      
---------------------------------------------------------------------------------------------
@KP:ckid0_5       CAMERA_PCLOCK       port                   21         reader.FSM_state[1:0]
=============================================================================================
==================================================================== Gated/Generated Clocks =====================================================================
Clock Tree ID     Driving Element                          Drive Element Type     Unconverted Fanout     Sample Instance           Explanation                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_4       my_pll.lscc_pll_inst.u_PLL_B.OUTCORE     PLL_B                  205                    address_counter[15:0]     Clock Optimization not enabled
=================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.
@N: MO111 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\single_capture.v":30:15:30:18|Tristate driver TEST (in view: work.top(verilog)) on net TEST (in view: work.top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file Z:\senior_design\0v7670_Verilog\camera_output\impl_1\camera_output_impl_1.sap.

Starting constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 191MB peak: 191MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 191MB peak: 191MB)


Finished constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 192MB peak: 192MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 108MB peak: 194MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Mon Apr 14 23:47:35 2025

###########################################################]
Map & Optimize Report

# Mon Apr 14 23:47:35 2025


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03LR-1
Install: C:\lscc\radiant\2023.1\synpbase
OS: Windows 10 or later
Hostname: H109W18

Implementation : impl_1
Synopsys Lattice Technology Mapper, Version map202303lat, Build 062R, Built May 29 2023 11:06:50, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 124MB peak: 124MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 126MB peak: 138MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 126MB peak: 138MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 127MB peak: 138MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 138MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 185MB peak: 185MB)

@N: MO111 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\single_capture.v":30:15:30:18|Tristate driver TEST (in view: work.top(verilog)) on net TEST (in view: work.top(verilog)) has its enable tied to GND.
@W: BN132 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\vga.v":10:4:10:9|Removing sequential instance vga_inst.row_rep[9:0] because it is equivalent to instance vga_inst.row[9:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 190MB peak: 190MB)

@N: BN362 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\ov7670_config.v":34:4:34:9|Removing sequential instance FSM_state[2] (in view: work.OV7670_config_25000000s_0s_1s_2s_3s(verilog)) because it does not drive other instances.
@N: MO231 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\sccb_interface.v":50:4:50:9|Found counter in view:work.SCCB_interface_Z1_layer0(verilog) instance timer[27:0] 
@N: BN362 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\camera_read.v":38:1:38:6|Removing sequential instance FSM_state[1] (in view: work.camera_read(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 192MB peak: 192MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 196MB peak: 196MB)


Available hyper_sources - for debug and ip models
	None Found

NConnInternalConnection caching is on
@W: BN132 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\vga.v":10:4:10:9|Removing sequential instance vga_inst.row_rep[9:0] because it is equivalent to instance vga_inst.row[9:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 196MB peak: 196MB)

@N: BN362 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\camera_read.v":38:1:38:6|Removing sequential instance reader.pixel_data[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\camera_read.v":38:1:38:6|Removing sequential instance reader.pixel_data[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\camera_read.v":38:1:38:6|Removing sequential instance reader.pixel_data[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\camera_read.v":38:1:38:6|Removing sequential instance reader.pixel_data[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\camera_read.v":38:1:38:6|Removing sequential instance reader.pixel_data[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\camera_read.v":38:1:38:6|Removing sequential instance reader.pixel_data[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\camera_read.v":38:1:38:6|Removing sequential instance reader.pixel_data[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\camera_read.v":38:1:38:6|Removing sequential instance reader.pixel_data[11] (in view: work.top(verilog)) because it does not drive other instances.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 196MB peak: 196MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 196MB peak: 197MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 196MB peak: 197MB)

@W: FX553 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\ov7670_config_rom.v":30:4:30:7|Could not implement Block ROM for rom1.dout_2_0[15:0].
@N: MO106 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\ov7670_config_rom.v":30:4:30:7|Found ROM rom1.dout_2_0[15:0] (in view: work.top(verilog)) with 15 words by 16 bits.

Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 197MB peak: 197MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 202MB peak: 208MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -7.75ns		 439 /       216
   2		0h:00m:01s		    -7.75ns		 437 /       216
   3		0h:00m:01s		    -7.75ns		 437 /       216

   4		0h:00m:01s		    -7.75ns		 455 /       216
   5		0h:00m:01s		    -7.75ns		 456 /       216
   6		0h:00m:01s		    -4.98ns		 456 /       216
   7		0h:00m:01s		    -4.98ns		 456 /       216
@N: FX271 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\sccb_interface.v":50:4:50:9|Replicating instance SCCB1.FSM_state[3] (in view: work.top(verilog)) with 26 loads 2 times to improve timing.
@N: FX271 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\sccb_interface.v":50:4:50:9|Replicating instance SCCB1.FSM_state[0] (in view: work.top(verilog)) with 23 loads 2 times to improve timing.
@N: FX271 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\sccb_interface.v":50:4:50:9|Replicating instance SCCB1.FSM_state[1] (in view: work.top(verilog)) with 25 loads 2 times to improve timing.
Timing driven replication report
Added 6 Registers via timing driven replication
Added 6 LUTs via timing driven replication


   8		0h:00m:02s		    -4.98ns		 468 /       222

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 204MB peak: 208MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 204MB peak: 208MB)


Starting CDBProcessSetClockGroups... (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 204MB peak: 208MB)


Finished with CDBProcessSetClockGroups (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 204MB peak: 208MB)


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 155MB peak: 208MB)

Writing Analyst data base Z:\senior_design\0v7670_Verilog\camera_output\impl_1\synwork\camera_output_impl_1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 203MB peak: 208MB)

Writing Verilog Simulation files

Writing scf file... (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 204MB peak: 208MB)

@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 204MB peak: 208MB)


Finished Writing Netlists (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 204MB peak: 208MB)


Start final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 202MB peak: 208MB)

@W: MT246 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\single_capture.v":149:29:149:46|Blackbox MAC16 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\single_capture.v":197:11:197:16|Blackbox SP256K is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"z:\senior_design\0v7670_verilog\camera_output\mypll\rtl\mypll.v":202:69:202:75|Blackbox PLL_B is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock with period 5.00ns. Please declare a user-defined clock on net my_pll.lscc_pll_inst.clk_25MHz_c.
@W: MT420 |Found inferred clock top|CAMERA_PCLOCK with period 5.00ns. Please declare a user-defined clock on port CAMERA_PCLOCK.


##### START OF TIMING REPORT #####[
# Timing report written on Mon Apr 14 23:47:39 2025
#


Top view:               top
Requested Frequency:    200.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    Z:\senior_design\0v7670_Verilog\camera_output\impl_1\camera_output_impl_1_cpe.ldc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -9.028

                                                            Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock                                              Frequency     Frequency     Period        Period        Slack      Type         Group                
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock     200.0 MHz     88.9 MHz      5.000         11.244        -6.244     inferred     Inferred_clkgroup_0_1
top|CAMERA_PCLOCK                                           200.0 MHz     NA            5.000         NA            NA         inferred     Inferred_clkgroup_0_2
System                                                      200.0 MHz     82.6 MHz      5.000         12.107        -7.107     system       system_clkgroup      
=================================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks                                                                                                            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                 Ending                                                   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                   System                                                   |  5.000       -7.107  |  No paths    -      |  No paths    -      |  No paths    -    
System                                                   mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock  |  5.000       -6.001  |  No paths    -      |  No paths    -      |  No paths    -    
mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock  System                                                   |  5.000       -9.029  |  No paths    -      |  No paths    -      |  No paths    -    
mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock  mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock  |  5.000       -6.244  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                    Starting                                                                                   Arrival           
Instance            Reference                                                   Type        Pin     Net        Time        Slack 
                    Clock                                                                                                        
---------------------------------------------------------------------------------------------------------------------------------
vga_inst.col[6]     mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock     FD1P3DZ     Q       col[6]     0.796       -9.028
vga_inst.row[0]     mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock     FD1P3DZ     Q       row[0]     0.796       -9.028
vga_inst.col[7]     mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock     FD1P3DZ     Q       col[7]     0.796       -8.736
vga_inst.col[8]     mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock     FD1P3DZ     Q       col[8]     0.796       -8.736
vga_inst.row[1]     mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock     FD1P3DZ     Q       row[1]     0.796       -8.736
vga_inst.col[9]     mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock     FD1P3DZ     Q       col[9]     0.796       -8.444
vga_inst.row[5]     mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock     FD1P3DZ     Q       row[5]     0.796       -7.132
vga_inst.row[6]     mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock     FD1P3DZ     Q       row[6]     0.796       -7.111
vga_inst.row[7]     mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock     FD1P3DZ     Q       row[7]     0.796       -7.070
vga_inst.row[8]     mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock     FD1P3DZ     Q       row[8]     0.796       -6.977
=================================================================================================================================


Ending Points with Worst Slack
******************************

                       Starting                                                                                        Required           
Instance               Reference                                                   Type        Pin     Net             Time         Slack 
                       Clock                                                                                                              
------------------------------------------------------------------------------------------------------------------------------------------
RGB_obuf[0]            mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock     OB          I       RGB_c[0]        5.000        -9.028
RGB_obuf[1]            mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock     OB          I       RGB_c[1]        5.000        -9.028
RGB_obuf[2]            mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock     OB          I       RGB_c[2]        5.000        -9.028
RGB_obuf[3]            mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock     OB          I       RGB_c[3]        5.000        -9.028
RGB_obuf[4]            mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock     OB          I       RGB_c[4]        5.000        -9.028
RGB_obuf[5]            mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock     OB          I       RGB_c[5]        5.000        -9.028
config_1.timer[27]     mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock     FD1P3IZ     D       timer_5[27]     4.845        -6.244
config_1.timer[25]     mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock     FD1P3IZ     D       timer_5[25]     4.845        -5.952
config_1.timer[26]     mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock     FD1P3IZ     D       timer_5[26]     4.845        -5.952
fsm_state[0]           mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock     FD1P3DZ     D       fsm_state_1     4.845        -5.713
==========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.000

    - Propagation time:                      14.028
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -9.028

    Number of logic level(s):                10
    Starting point:                          vga_inst.col[6] / Q
    Ending point:                            RGB_obuf[2] / I
    The start point is clocked by            mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            System [rising]

Instance / Net                                     Pin      Pin               Arrival      No. of    
Name                                   Type        Name     Dir     Delay     Time         Fan Out(s)
-----------------------------------------------------------------------------------------------------
vga_inst.col[6]                        FD1P3DZ     Q        Out     0.796     0.796 r      -         
col[6]                                 Net         -        -       0.834     -            5         
vga_read_address_cry_0_c_0             CCU2_B      B1       In      -         1.630 r      -         
vga_read_address_cry_0_c_0             CCU2_B      COUT     Out     0.358     1.988 r      -         
carry_pack.vga_read_address_cry_0      Net         -        -       0.014     -            1         
vga_read_address_cry_1_c_0             CCU2_B      CIN      In      -         2.002 r      -         
vga_read_address_cry_1_c_0             CCU2_B      COUT     Out     0.278     2.280 r      -         
carry_pack.vga_read_address_cry_2      Net         -        -       0.014     -            1         
vga_read_address_cry_3_c_0             CCU2_B      CIN      In      -         2.294 r      -         
vga_read_address_cry_3_c_0             CCU2_B      COUT     Out     0.278     2.572 r      -         
carry_pack.vga_read_address_cry_4      Net         -        -       0.014     -            1         
vga_read_address_cry_5_c_0             CCU2_B      CIN      In      -         2.586 r      -         
vga_read_address_cry_5_c_0             CCU2_B      COUT     Out     0.278     2.864 r      -         
carry_pack.vga_read_address_cry_6      Net         -        -       0.014     -            1         
vga_read_address_cry_7_c_0             CCU2_B      CIN      In      -         2.878 r      -         
vga_read_address_cry_7_c_0             CCU2_B      COUT     Out     0.278     3.156 r      -         
carry_pack.vga_read_address_cry_8      Net         -        -       0.014     -            1         
vga_read_address_cry_7_c_0_RNIS839     CCU2_B      CIN      In      -         3.170 r      -         
vga_read_address_cry_7_c_0_RNIS839     CCU2_B      S0       Out     0.477     3.647 r      -         
vga_read_address[15]                   Net         -        -       0.386     -            8         
config_1.grayscale_value_1[0]          LUT4        C        In      -         4.033 r      -         
config_1.grayscale_value_1[0]          LUT4        Z        Out     0.558     4.591 r      -         
N_291                                  Net         -        -       1.371     -            1         
vga_inst.grayscale_value_3[0]          LUT4        A        In      -         5.962 r      -         
vga_inst.grayscale_value_3[0]          LUT4        Z        Out     0.661     6.623 r      -         
N_37                                   Net         -        -       1.371     -            1         
vga_inst.col_RNIS94F2_0[1]             LUT4        A        In      -         7.995 r      -         
vga_inst.col_RNIS94F2_0[1]             LUT4        Z        Out     0.661     8.656 r      -         
grayscale_value[0]                     Net         -        -       1.371     -            3         
vga_inst.col_RNI0AOT4[1]               LUT4        A        In      -         10.027 r     -         
vga_inst.col_RNI0AOT4[1]               LUT4        Z        Out     0.661     10.688 r     -         
RGB_c[2]                               Net         -        -       3.340     -            1         
RGB_obuf[2]                            OB          I        In      -         14.028 r     -         
=====================================================================================================
Total path delay (propagation time + setup) of 14.028 is 5.286(37.7%) logic and 8.743(62.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.000

    - Propagation time:                      14.028
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -9.028

    Number of logic level(s):                10
    Starting point:                          vga_inst.row[0] / Q
    Ending point:                            RGB_obuf[2] / I
    The start point is clocked by            mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            System [rising]

Instance / Net                                     Pin      Pin               Arrival      No. of    
Name                                   Type        Name     Dir     Delay     Time         Fan Out(s)
-----------------------------------------------------------------------------------------------------
vga_inst.row[0]                        FD1P3DZ     Q        Out     0.796     0.796 r      -         
row[0]                                 Net         -        -       0.834     -            7         
vga_read_address_cry_0_c_0             CCU2_B      C1       In      -         1.630 r      -         
vga_read_address_cry_0_c_0             CCU2_B      COUT     Out     0.358     1.988 r      -         
carry_pack.vga_read_address_cry_0      Net         -        -       0.014     -            1         
vga_read_address_cry_1_c_0             CCU2_B      CIN      In      -         2.002 r      -         
vga_read_address_cry_1_c_0             CCU2_B      COUT     Out     0.278     2.280 r      -         
carry_pack.vga_read_address_cry_2      Net         -        -       0.014     -            1         
vga_read_address_cry_3_c_0             CCU2_B      CIN      In      -         2.294 r      -         
vga_read_address_cry_3_c_0             CCU2_B      COUT     Out     0.278     2.572 r      -         
carry_pack.vga_read_address_cry_4      Net         -        -       0.014     -            1         
vga_read_address_cry_5_c_0             CCU2_B      CIN      In      -         2.586 r      -         
vga_read_address_cry_5_c_0             CCU2_B      COUT     Out     0.278     2.864 r      -         
carry_pack.vga_read_address_cry_6      Net         -        -       0.014     -            1         
vga_read_address_cry_7_c_0             CCU2_B      CIN      In      -         2.878 r      -         
vga_read_address_cry_7_c_0             CCU2_B      COUT     Out     0.278     3.156 r      -         
carry_pack.vga_read_address_cry_8      Net         -        -       0.014     -            1         
vga_read_address_cry_7_c_0_RNIS839     CCU2_B      CIN      In      -         3.170 r      -         
vga_read_address_cry_7_c_0_RNIS839     CCU2_B      S0       Out     0.477     3.647 r      -         
vga_read_address[15]                   Net         -        -       0.386     -            8         
config_1.grayscale_value_1[0]          LUT4        C        In      -         4.033 r      -         
config_1.grayscale_value_1[0]          LUT4        Z        Out     0.558     4.591 r      -         
N_291                                  Net         -        -       1.371     -            1         
vga_inst.grayscale_value_3[0]          LUT4        A        In      -         5.962 r      -         
vga_inst.grayscale_value_3[0]          LUT4        Z        Out     0.661     6.623 r      -         
N_37                                   Net         -        -       1.371     -            1         
vga_inst.col_RNIS94F2_0[1]             LUT4        A        In      -         7.995 r      -         
vga_inst.col_RNIS94F2_0[1]             LUT4        Z        Out     0.661     8.656 r      -         
grayscale_value[0]                     Net         -        -       1.371     -            3         
vga_inst.col_RNI0AOT4[1]               LUT4        A        In      -         10.027 r     -         
vga_inst.col_RNI0AOT4[1]               LUT4        Z        Out     0.661     10.688 r     -         
RGB_c[2]                               Net         -        -       3.340     -            1         
RGB_obuf[2]                            OB          I        In      -         14.028 r     -         
=====================================================================================================
Total path delay (propagation time + setup) of 14.028 is 5.286(37.7%) logic and 8.743(62.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.000

    - Propagation time:                      14.028
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -9.028

    Number of logic level(s):                10
    Starting point:                          vga_inst.col[6] / Q
    Ending point:                            RGB_obuf[3] / I
    The start point is clocked by            mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            System [rising]

Instance / Net                                     Pin      Pin               Arrival      No. of    
Name                                   Type        Name     Dir     Delay     Time         Fan Out(s)
-----------------------------------------------------------------------------------------------------
vga_inst.col[6]                        FD1P3DZ     Q        Out     0.796     0.796 r      -         
col[6]                                 Net         -        -       0.834     -            5         
vga_read_address_cry_0_c_0             CCU2_B      B1       In      -         1.630 r      -         
vga_read_address_cry_0_c_0             CCU2_B      COUT     Out     0.358     1.988 r      -         
carry_pack.vga_read_address_cry_0      Net         -        -       0.014     -            1         
vga_read_address_cry_1_c_0             CCU2_B      CIN      In      -         2.002 r      -         
vga_read_address_cry_1_c_0             CCU2_B      COUT     Out     0.278     2.280 r      -         
carry_pack.vga_read_address_cry_2      Net         -        -       0.014     -            1         
vga_read_address_cry_3_c_0             CCU2_B      CIN      In      -         2.294 r      -         
vga_read_address_cry_3_c_0             CCU2_B      COUT     Out     0.278     2.572 r      -         
carry_pack.vga_read_address_cry_4      Net         -        -       0.014     -            1         
vga_read_address_cry_5_c_0             CCU2_B      CIN      In      -         2.586 r      -         
vga_read_address_cry_5_c_0             CCU2_B      COUT     Out     0.278     2.864 r      -         
carry_pack.vga_read_address_cry_6      Net         -        -       0.014     -            1         
vga_read_address_cry_7_c_0             CCU2_B      CIN      In      -         2.878 r      -         
vga_read_address_cry_7_c_0             CCU2_B      COUT     Out     0.278     3.156 r      -         
carry_pack.vga_read_address_cry_8      Net         -        -       0.014     -            1         
vga_read_address_cry_7_c_0_RNIS839     CCU2_B      CIN      In      -         3.170 r      -         
vga_read_address_cry_7_c_0_RNIS839     CCU2_B      S0       Out     0.477     3.647 r      -         
vga_read_address[15]                   Net         -        -       0.386     -            8         
config_1.grayscale_value_1[1]          LUT4        C        In      -         4.033 r      -         
config_1.grayscale_value_1[1]          LUT4        Z        Out     0.558     4.591 r      -         
N_292                                  Net         -        -       1.371     -            1         
vga_inst.grayscale_value_3[1]          LUT4        A        In      -         5.962 r      -         
vga_inst.grayscale_value_3[1]          LUT4        Z        Out     0.661     6.623 r      -         
N_38                                   Net         -        -       1.371     -            1         
vga_inst.col_RNIS94F2[1]               LUT4        A        In      -         7.995 r      -         
vga_inst.col_RNIS94F2[1]               LUT4        Z        Out     0.661     8.656 r      -         
grayscale_value[1]                     Net         -        -       1.371     -            3         
vga_inst.col_RNI0AOT4_0[1]             LUT4        A        In      -         10.027 r     -         
vga_inst.col_RNI0AOT4_0[1]             LUT4        Z        Out     0.661     10.688 r     -         
RGB_c[3]                               Net         -        -       3.340     -            1         
RGB_obuf[3]                            OB          I        In      -         14.028 r     -         
=====================================================================================================
Total path delay (propagation time + setup) of 14.028 is 5.286(37.7%) logic and 8.743(62.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.000

    - Propagation time:                      14.028
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -9.028

    Number of logic level(s):                10
    Starting point:                          vga_inst.col[6] / Q
    Ending point:                            RGB_obuf[4] / I
    The start point is clocked by            mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            System [rising]

Instance / Net                                     Pin      Pin               Arrival      No. of    
Name                                   Type        Name     Dir     Delay     Time         Fan Out(s)
-----------------------------------------------------------------------------------------------------
vga_inst.col[6]                        FD1P3DZ     Q        Out     0.796     0.796 r      -         
col[6]                                 Net         -        -       0.834     -            5         
vga_read_address_cry_0_c_0             CCU2_B      B1       In      -         1.630 r      -         
vga_read_address_cry_0_c_0             CCU2_B      COUT     Out     0.358     1.988 r      -         
carry_pack.vga_read_address_cry_0      Net         -        -       0.014     -            1         
vga_read_address_cry_1_c_0             CCU2_B      CIN      In      -         2.002 r      -         
vga_read_address_cry_1_c_0             CCU2_B      COUT     Out     0.278     2.280 r      -         
carry_pack.vga_read_address_cry_2      Net         -        -       0.014     -            1         
vga_read_address_cry_3_c_0             CCU2_B      CIN      In      -         2.294 r      -         
vga_read_address_cry_3_c_0             CCU2_B      COUT     Out     0.278     2.572 r      -         
carry_pack.vga_read_address_cry_4      Net         -        -       0.014     -            1         
vga_read_address_cry_5_c_0             CCU2_B      CIN      In      -         2.586 r      -         
vga_read_address_cry_5_c_0             CCU2_B      COUT     Out     0.278     2.864 r      -         
carry_pack.vga_read_address_cry_6      Net         -        -       0.014     -            1         
vga_read_address_cry_7_c_0             CCU2_B      CIN      In      -         2.878 r      -         
vga_read_address_cry_7_c_0             CCU2_B      COUT     Out     0.278     3.156 r      -         
carry_pack.vga_read_address_cry_8      Net         -        -       0.014     -            1         
vga_read_address_cry_7_c_0_RNIS839     CCU2_B      CIN      In      -         3.170 r      -         
vga_read_address_cry_7_c_0_RNIS839     CCU2_B      S0       Out     0.477     3.647 r      -         
vga_read_address[15]                   Net         -        -       0.386     -            8         
config_1.grayscale_value_1[0]          LUT4        C        In      -         4.033 r      -         
config_1.grayscale_value_1[0]          LUT4        Z        Out     0.558     4.591 r      -         
N_291                                  Net         -        -       1.371     -            1         
vga_inst.grayscale_value_3[0]          LUT4        A        In      -         5.962 r      -         
vga_inst.grayscale_value_3[0]          LUT4        Z        Out     0.661     6.623 r      -         
N_37                                   Net         -        -       1.371     -            1         
vga_inst.col_RNIS94F2_0[1]             LUT4        A        In      -         7.995 r      -         
vga_inst.col_RNIS94F2_0[1]             LUT4        Z        Out     0.661     8.656 r      -         
grayscale_value[0]                     Net         -        -       1.371     -            3         
vga_inst.col_RNIJQ4O4[1]               LUT4        A        In      -         10.027 r     -         
vga_inst.col_RNIJQ4O4[1]               LUT4        Z        Out     0.661     10.688 r     -         
RGB_c[4]                               Net         -        -       3.340     -            1         
RGB_obuf[4]                            OB          I        In      -         14.028 r     -         
=====================================================================================================
Total path delay (propagation time + setup) of 14.028 is 5.286(37.7%) logic and 8.743(62.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.000

    - Propagation time:                      14.028
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -9.028

    Number of logic level(s):                10
    Starting point:                          vga_inst.col[6] / Q
    Ending point:                            RGB_obuf[0] / I
    The start point is clocked by            mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            System [rising]

Instance / Net                                     Pin      Pin               Arrival      No. of    
Name                                   Type        Name     Dir     Delay     Time         Fan Out(s)
-----------------------------------------------------------------------------------------------------
vga_inst.col[6]                        FD1P3DZ     Q        Out     0.796     0.796 r      -         
col[6]                                 Net         -        -       0.834     -            5         
vga_read_address_cry_0_c_0             CCU2_B      B1       In      -         1.630 r      -         
vga_read_address_cry_0_c_0             CCU2_B      COUT     Out     0.358     1.988 r      -         
carry_pack.vga_read_address_cry_0      Net         -        -       0.014     -            1         
vga_read_address_cry_1_c_0             CCU2_B      CIN      In      -         2.002 r      -         
vga_read_address_cry_1_c_0             CCU2_B      COUT     Out     0.278     2.280 r      -         
carry_pack.vga_read_address_cry_2      Net         -        -       0.014     -            1         
vga_read_address_cry_3_c_0             CCU2_B      CIN      In      -         2.294 r      -         
vga_read_address_cry_3_c_0             CCU2_B      COUT     Out     0.278     2.572 r      -         
carry_pack.vga_read_address_cry_4      Net         -        -       0.014     -            1         
vga_read_address_cry_5_c_0             CCU2_B      CIN      In      -         2.586 r      -         
vga_read_address_cry_5_c_0             CCU2_B      COUT     Out     0.278     2.864 r      -         
carry_pack.vga_read_address_cry_6      Net         -        -       0.014     -            1         
vga_read_address_cry_7_c_0             CCU2_B      CIN      In      -         2.878 r      -         
vga_read_address_cry_7_c_0             CCU2_B      COUT     Out     0.278     3.156 r      -         
carry_pack.vga_read_address_cry_8      Net         -        -       0.014     -            1         
vga_read_address_cry_7_c_0_RNIS839     CCU2_B      CIN      In      -         3.170 r      -         
vga_read_address_cry_7_c_0_RNIS839     CCU2_B      S0       Out     0.477     3.647 r      -         
vga_read_address[15]                   Net         -        -       0.386     -            8         
config_1.grayscale_value_1[0]          LUT4        C        In      -         4.033 r      -         
config_1.grayscale_value_1[0]          LUT4        Z        Out     0.558     4.591 r      -         
N_291                                  Net         -        -       1.371     -            1         
vga_inst.grayscale_value_3[0]          LUT4        A        In      -         5.962 r      -         
vga_inst.grayscale_value_3[0]          LUT4        Z        Out     0.661     6.623 r      -         
N_37                                   Net         -        -       1.371     -            1         
vga_inst.col_RNIS94F2_0[1]             LUT4        A        In      -         7.995 r      -         
vga_inst.col_RNIS94F2_0[1]             LUT4        Z        Out     0.661     8.656 r      -         
grayscale_value[0]                     Net         -        -       1.371     -            3         
vga_inst.col_RNIU9EM3[1]               LUT4        A        In      -         10.027 r     -         
vga_inst.col_RNIU9EM3[1]               LUT4        Z        Out     0.661     10.688 r     -         
RGB_c[0]                               Net         -        -       3.340     -            1         
RGB_obuf[0]                            OB          I        In      -         14.028 r     -         
=====================================================================================================
Total path delay (propagation time + setup) of 14.028 is 5.286(37.7%) logic and 8.743(62.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                        Starting                                              Arrival           
Instance                                Reference     Type      Pin     Net                   Time        Slack 
                                        Clock                                                                   
----------------------------------------------------------------------------------------------------------------
un1_vga_read_address_mulonly_0[9:0]     System        MAC16     O2      O2                    0.000       -7.107
un1_vga_read_address_mulonly_0[9:0]     System        MAC16     O3      O3                    0.000       -6.815
un1_vga_read_address_mulonly_0[9:0]     System        MAC16     O4      O4                    0.000       -6.815
un1_vga_read_address_mulonly_0[9:0]     System        MAC16     O5      O5                    0.000       -6.523
un1_vga_read_address_mulonly_0[9:0]     System        MAC16     O6      O6                    0.000       -6.523
un1_vga_read_address_mulonly_0[9:0]     System        MAC16     O7      O7                    0.000       -6.231
un1_vga_read_address_mulonly_0[9:0]     System        MAC16     O8      O8                    0.000       -6.231
start_ibuf                              System        IB        O       start_c               0.000       -6.001
CAMERA_VSYNC_IN_ibuf                    System        IB        O       CAMERA_VSYNC_IN_c     0.000       -5.928
un1_vga_read_address_mulonly_0[9:0]     System        MAC16     O9      O9                    0.000       -5.859
================================================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                                         Required           
Instance                Reference     Type        Pin     Net                            Time         Slack 
                        Clock                                                                               
------------------------------------------------------------------------------------------------------------
RGB_obuf[0]             System        OB          I       RGB_c[0]                       5.000        -7.107
RGB_obuf[1]             System        OB          I       RGB_c[1]                       5.000        -7.107
RGB_obuf[2]             System        OB          I       RGB_c[2]                       5.000        -7.107
RGB_obuf[3]             System        OB          I       RGB_c[3]                       5.000        -7.107
RGB_obuf[4]             System        OB          I       RGB_c[4]                       5.000        -7.107
RGB_obuf[5]             System        OB          I       RGB_c[5]                       5.000        -7.107
fsm_state[1]            System        FD1P3DZ     D       fsm_state_0                    4.845        -6.001
fsm_state[0]            System        FD1P3DZ     D       fsm_state_1                    4.845        -5.928
fsm_state[2]            System        FD1P3DZ     D       fsm_state                      4.845        -5.804
address_counter[15]     System        FD1P3IZ     D       address_counter_RNO_S0[15]     4.845        -4.444
============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.000

    - Propagation time:                      12.107
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -7.107

    Number of logic level(s):                9
    Starting point:                          un1_vga_read_address_mulonly_0[9:0] / O2
    Ending point:                            RGB_obuf[2] / I
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                     Pin      Pin               Arrival      No. of    
Name                                    Type       Name     Dir     Delay     Time         Fan Out(s)
-----------------------------------------------------------------------------------------------------
un1_vga_read_address_mulonly_0[9:0]     MAC16      O2       Out     0.000     0.000 r      -         
O2                                      Net        -        -       0.000     -            1         
vga_read_address_cry_1_c_0              CCU2_B     C1       In      -         0.000 r      -         
vga_read_address_cry_1_c_0              CCU2_B     COUT     Out     0.358     0.358 r      -         
carry_pack.vga_read_address_cry_2       Net        -        -       0.014     -            1         
vga_read_address_cry_3_c_0              CCU2_B     CIN      In      -         0.372 r      -         
vga_read_address_cry_3_c_0              CCU2_B     COUT     Out     0.278     0.650 r      -         
carry_pack.vga_read_address_cry_4       Net        -        -       0.014     -            1         
vga_read_address_cry_5_c_0              CCU2_B     CIN      In      -         0.664 r      -         
vga_read_address_cry_5_c_0              CCU2_B     COUT     Out     0.278     0.942 r      -         
carry_pack.vga_read_address_cry_6       Net        -        -       0.014     -            1         
vga_read_address_cry_7_c_0              CCU2_B     CIN      In      -         0.956 r      -         
vga_read_address_cry_7_c_0              CCU2_B     COUT     Out     0.278     1.234 r      -         
carry_pack.vga_read_address_cry_8       Net        -        -       0.014     -            1         
vga_read_address_cry_7_c_0_RNIS839      CCU2_B     CIN      In      -         1.248 r      -         
vga_read_address_cry_7_c_0_RNIS839      CCU2_B     S0       Out     0.477     1.725 r      -         
vga_read_address[15]                    Net        -        -       0.386     -            8         
config_1.grayscale_value_1[0]           LUT4       C        In      -         2.111 r      -         
config_1.grayscale_value_1[0]           LUT4       Z        Out     0.558     2.669 r      -         
N_291                                   Net        -        -       1.371     -            1         
vga_inst.grayscale_value_3[0]           LUT4       A        In      -         4.040 r      -         
vga_inst.grayscale_value_3[0]           LUT4       Z        Out     0.661     4.702 r      -         
N_37                                    Net        -        -       1.371     -            1         
vga_inst.col_RNIS94F2_0[1]              LUT4       A        In      -         6.073 r      -         
vga_inst.col_RNIS94F2_0[1]              LUT4       Z        Out     0.661     6.734 r      -         
grayscale_value[0]                      Net        -        -       1.371     -            3         
vga_inst.col_RNI0AOT4[1]                LUT4       A        In      -         8.105 r      -         
vga_inst.col_RNI0AOT4[1]                LUT4       Z        Out     0.661     8.767 r      -         
RGB_c[2]                                Net        -        -       3.340     -            1         
RGB_obuf[2]                             OB         I        In      -         12.107 r     -         
=====================================================================================================
Total path delay (propagation time + setup) of 12.107 is 4.212(34.8%) logic and 7.895(65.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.000

    - Propagation time:                      12.107
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -7.107

    Number of logic level(s):                9
    Starting point:                          un1_vga_read_address_mulonly_0[9:0] / O2
    Ending point:                            RGB_obuf[3] / I
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                     Pin      Pin               Arrival      No. of    
Name                                    Type       Name     Dir     Delay     Time         Fan Out(s)
-----------------------------------------------------------------------------------------------------
un1_vga_read_address_mulonly_0[9:0]     MAC16      O2       Out     0.000     0.000 r      -         
O2                                      Net        -        -       0.000     -            1         
vga_read_address_cry_1_c_0              CCU2_B     C1       In      -         0.000 r      -         
vga_read_address_cry_1_c_0              CCU2_B     COUT     Out     0.358     0.358 r      -         
carry_pack.vga_read_address_cry_2       Net        -        -       0.014     -            1         
vga_read_address_cry_3_c_0              CCU2_B     CIN      In      -         0.372 r      -         
vga_read_address_cry_3_c_0              CCU2_B     COUT     Out     0.278     0.650 r      -         
carry_pack.vga_read_address_cry_4       Net        -        -       0.014     -            1         
vga_read_address_cry_5_c_0              CCU2_B     CIN      In      -         0.664 r      -         
vga_read_address_cry_5_c_0              CCU2_B     COUT     Out     0.278     0.942 r      -         
carry_pack.vga_read_address_cry_6       Net        -        -       0.014     -            1         
vga_read_address_cry_7_c_0              CCU2_B     CIN      In      -         0.956 r      -         
vga_read_address_cry_7_c_0              CCU2_B     COUT     Out     0.278     1.234 r      -         
carry_pack.vga_read_address_cry_8       Net        -        -       0.014     -            1         
vga_read_address_cry_7_c_0_RNIS839      CCU2_B     CIN      In      -         1.248 r      -         
vga_read_address_cry_7_c_0_RNIS839      CCU2_B     S0       Out     0.477     1.725 r      -         
vga_read_address[15]                    Net        -        -       0.386     -            8         
config_1.grayscale_value_1[1]           LUT4       C        In      -         2.111 r      -         
config_1.grayscale_value_1[1]           LUT4       Z        Out     0.558     2.669 r      -         
N_292                                   Net        -        -       1.371     -            1         
vga_inst.grayscale_value_3[1]           LUT4       A        In      -         4.040 r      -         
vga_inst.grayscale_value_3[1]           LUT4       Z        Out     0.661     4.702 r      -         
N_38                                    Net        -        -       1.371     -            1         
vga_inst.col_RNIS94F2[1]                LUT4       A        In      -         6.073 r      -         
vga_inst.col_RNIS94F2[1]                LUT4       Z        Out     0.661     6.734 r      -         
grayscale_value[1]                      Net        -        -       1.371     -            3         
vga_inst.col_RNI0AOT4_0[1]              LUT4       A        In      -         8.105 r      -         
vga_inst.col_RNI0AOT4_0[1]              LUT4       Z        Out     0.661     8.767 r      -         
RGB_c[3]                                Net        -        -       3.340     -            1         
RGB_obuf[3]                             OB         I        In      -         12.107 r     -         
=====================================================================================================
Total path delay (propagation time + setup) of 12.107 is 4.212(34.8%) logic and 7.895(65.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.000

    - Propagation time:                      12.107
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -7.107

    Number of logic level(s):                9
    Starting point:                          un1_vga_read_address_mulonly_0[9:0] / O2
    Ending point:                            RGB_obuf[4] / I
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                     Pin      Pin               Arrival      No. of    
Name                                    Type       Name     Dir     Delay     Time         Fan Out(s)
-----------------------------------------------------------------------------------------------------
un1_vga_read_address_mulonly_0[9:0]     MAC16      O2       Out     0.000     0.000 r      -         
O2                                      Net        -        -       0.000     -            1         
vga_read_address_cry_1_c_0              CCU2_B     C1       In      -         0.000 r      -         
vga_read_address_cry_1_c_0              CCU2_B     COUT     Out     0.358     0.358 r      -         
carry_pack.vga_read_address_cry_2       Net        -        -       0.014     -            1         
vga_read_address_cry_3_c_0              CCU2_B     CIN      In      -         0.372 r      -         
vga_read_address_cry_3_c_0              CCU2_B     COUT     Out     0.278     0.650 r      -         
carry_pack.vga_read_address_cry_4       Net        -        -       0.014     -            1         
vga_read_address_cry_5_c_0              CCU2_B     CIN      In      -         0.664 r      -         
vga_read_address_cry_5_c_0              CCU2_B     COUT     Out     0.278     0.942 r      -         
carry_pack.vga_read_address_cry_6       Net        -        -       0.014     -            1         
vga_read_address_cry_7_c_0              CCU2_B     CIN      In      -         0.956 r      -         
vga_read_address_cry_7_c_0              CCU2_B     COUT     Out     0.278     1.234 r      -         
carry_pack.vga_read_address_cry_8       Net        -        -       0.014     -            1         
vga_read_address_cry_7_c_0_RNIS839      CCU2_B     CIN      In      -         1.248 r      -         
vga_read_address_cry_7_c_0_RNIS839      CCU2_B     S0       Out     0.477     1.725 r      -         
vga_read_address[15]                    Net        -        -       0.386     -            8         
config_1.grayscale_value_1[0]           LUT4       C        In      -         2.111 r      -         
config_1.grayscale_value_1[0]           LUT4       Z        Out     0.558     2.669 r      -         
N_291                                   Net        -        -       1.371     -            1         
vga_inst.grayscale_value_3[0]           LUT4       A        In      -         4.040 r      -         
vga_inst.grayscale_value_3[0]           LUT4       Z        Out     0.661     4.702 r      -         
N_37                                    Net        -        -       1.371     -            1         
vga_inst.col_RNIS94F2_0[1]              LUT4       A        In      -         6.073 r      -         
vga_inst.col_RNIS94F2_0[1]              LUT4       Z        Out     0.661     6.734 r      -         
grayscale_value[0]                      Net        -        -       1.371     -            3         
vga_inst.col_RNIJQ4O4[1]                LUT4       A        In      -         8.105 r      -         
vga_inst.col_RNIJQ4O4[1]                LUT4       Z        Out     0.661     8.767 r      -         
RGB_c[4]                                Net        -        -       3.340     -            1         
RGB_obuf[4]                             OB         I        In      -         12.107 r     -         
=====================================================================================================
Total path delay (propagation time + setup) of 12.107 is 4.212(34.8%) logic and 7.895(65.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.000

    - Propagation time:                      12.107
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -7.107

    Number of logic level(s):                9
    Starting point:                          un1_vga_read_address_mulonly_0[9:0] / O2
    Ending point:                            RGB_obuf[0] / I
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                     Pin      Pin               Arrival      No. of    
Name                                    Type       Name     Dir     Delay     Time         Fan Out(s)
-----------------------------------------------------------------------------------------------------
un1_vga_read_address_mulonly_0[9:0]     MAC16      O2       Out     0.000     0.000 r      -         
O2                                      Net        -        -       0.000     -            1         
vga_read_address_cry_1_c_0              CCU2_B     C1       In      -         0.000 r      -         
vga_read_address_cry_1_c_0              CCU2_B     COUT     Out     0.358     0.358 r      -         
carry_pack.vga_read_address_cry_2       Net        -        -       0.014     -            1         
vga_read_address_cry_3_c_0              CCU2_B     CIN      In      -         0.372 r      -         
vga_read_address_cry_3_c_0              CCU2_B     COUT     Out     0.278     0.650 r      -         
carry_pack.vga_read_address_cry_4       Net        -        -       0.014     -            1         
vga_read_address_cry_5_c_0              CCU2_B     CIN      In      -         0.664 r      -         
vga_read_address_cry_5_c_0              CCU2_B     COUT     Out     0.278     0.942 r      -         
carry_pack.vga_read_address_cry_6       Net        -        -       0.014     -            1         
vga_read_address_cry_7_c_0              CCU2_B     CIN      In      -         0.956 r      -         
vga_read_address_cry_7_c_0              CCU2_B     COUT     Out     0.278     1.234 r      -         
carry_pack.vga_read_address_cry_8       Net        -        -       0.014     -            1         
vga_read_address_cry_7_c_0_RNIS839      CCU2_B     CIN      In      -         1.248 r      -         
vga_read_address_cry_7_c_0_RNIS839      CCU2_B     S0       Out     0.477     1.725 r      -         
vga_read_address[15]                    Net        -        -       0.386     -            8         
config_1.grayscale_value_1[0]           LUT4       C        In      -         2.111 r      -         
config_1.grayscale_value_1[0]           LUT4       Z        Out     0.558     2.669 r      -         
N_291                                   Net        -        -       1.371     -            1         
vga_inst.grayscale_value_3[0]           LUT4       A        In      -         4.040 r      -         
vga_inst.grayscale_value_3[0]           LUT4       Z        Out     0.661     4.702 r      -         
N_37                                    Net        -        -       1.371     -            1         
vga_inst.col_RNIS94F2_0[1]              LUT4       A        In      -         6.073 r      -         
vga_inst.col_RNIS94F2_0[1]              LUT4       Z        Out     0.661     6.734 r      -         
grayscale_value[0]                      Net        -        -       1.371     -            3         
vga_inst.col_RNIU9EM3[1]                LUT4       A        In      -         8.105 r      -         
vga_inst.col_RNIU9EM3[1]                LUT4       Z        Out     0.661     8.767 r      -         
RGB_c[0]                                Net        -        -       3.340     -            1         
RGB_obuf[0]                             OB         I        In      -         12.107 r     -         
=====================================================================================================
Total path delay (propagation time + setup) of 12.107 is 4.212(34.8%) logic and 7.895(65.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.000

    - Propagation time:                      12.107
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -7.107

    Number of logic level(s):                9
    Starting point:                          un1_vga_read_address_mulonly_0[9:0] / O2
    Ending point:                            RGB_obuf[5] / I
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                     Pin      Pin               Arrival      No. of    
Name                                    Type       Name     Dir     Delay     Time         Fan Out(s)
-----------------------------------------------------------------------------------------------------
un1_vga_read_address_mulonly_0[9:0]     MAC16      O2       Out     0.000     0.000 r      -         
O2                                      Net        -        -       0.000     -            1         
vga_read_address_cry_1_c_0              CCU2_B     C1       In      -         0.000 r      -         
vga_read_address_cry_1_c_0              CCU2_B     COUT     Out     0.358     0.358 r      -         
carry_pack.vga_read_address_cry_2       Net        -        -       0.014     -            1         
vga_read_address_cry_3_c_0              CCU2_B     CIN      In      -         0.372 r      -         
vga_read_address_cry_3_c_0              CCU2_B     COUT     Out     0.278     0.650 r      -         
carry_pack.vga_read_address_cry_4       Net        -        -       0.014     -            1         
vga_read_address_cry_5_c_0              CCU2_B     CIN      In      -         0.664 r      -         
vga_read_address_cry_5_c_0              CCU2_B     COUT     Out     0.278     0.942 r      -         
carry_pack.vga_read_address_cry_6       Net        -        -       0.014     -            1         
vga_read_address_cry_7_c_0              CCU2_B     CIN      In      -         0.956 r      -         
vga_read_address_cry_7_c_0              CCU2_B     COUT     Out     0.278     1.234 r      -         
carry_pack.vga_read_address_cry_8       Net        -        -       0.014     -            1         
vga_read_address_cry_7_c_0_RNIS839      CCU2_B     CIN      In      -         1.248 r      -         
vga_read_address_cry_7_c_0_RNIS839      CCU2_B     S0       Out     0.477     1.725 r      -         
vga_read_address[15]                    Net        -        -       0.386     -            8         
config_1.grayscale_value_1[1]           LUT4       C        In      -         2.111 r      -         
config_1.grayscale_value_1[1]           LUT4       Z        Out     0.558     2.669 r      -         
N_292                                   Net        -        -       1.371     -            1         
vga_inst.grayscale_value_3[1]           LUT4       A        In      -         4.040 r      -         
vga_inst.grayscale_value_3[1]           LUT4       Z        Out     0.661     4.702 r      -         
N_38                                    Net        -        -       1.371     -            1         
vga_inst.col_RNIS94F2[1]                LUT4       A        In      -         6.073 r      -         
vga_inst.col_RNIS94F2[1]                LUT4       Z        Out     0.661     6.734 r      -         
grayscale_value[1]                      Net        -        -       1.371     -            3         
vga_inst.col_RNIJQ4O4_0[1]              LUT4       A        In      -         8.105 r      -         
vga_inst.col_RNIJQ4O4_0[1]              LUT4       Z        Out     0.661     8.767 r      -         
RGB_c[5]                                Net        -        -       3.340     -            1         
RGB_obuf[5]                             OB         I        In      -         12.107 r     -         
=====================================================================================================
Total path delay (propagation time + setup) of 12.107 is 4.212(34.8%) logic and 7.895(65.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 202MB peak: 208MB)


Finished timing report (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 202MB peak: 208MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40up5ksg48i-6
Cell usage:
CCU2_B          54 uses
FD1P3DZ         169 uses
FD1P3IZ         46 uses
FD1P3JZ         7 uses
INV             2 uses
PLL_B           1 use
SP256K          3 uses
VHI             8 uses
VLO             8 uses
MAC16           1 use
LUT4            387 uses

I/O ports: 30
I/O primitives: 30
IB             13 uses
OB             14 uses
OBZ_B          3 uses

I/O Register bits:                  0
Register bits not including I/Os:   222 of 5280 (4%)
Total load per clock:
   mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock: 214
   top|CAMERA_PCLOCK: 1

@S |Mapping Summary:
Total  LUTs: 387 (7%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed LUTs 387 = 387 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 67MB peak: 208MB)

Process took 0h:00m:04s realtime, 0h:00m:03s cputime
# Mon Apr 14 23:47:40 2025

###########################################################]


Synthesis exit by 0.


postsyn -a iCE40UP -p iCE40UP5K -t SG48 -sp High-Performance_1.2V -oc Industrial -top -w -o camera_output_impl_1_syn.udb camera_output_impl_1.vm -ldc Z:/senior_design/0v7670_Verilog/camera_output/impl_1/camera_output_impl_1.ldc
POSTSYN: Post Synthesis Process Radiant Software (64-bit) 2023.1.0.43.3
Command Line: postsyn -a iCE40UP -p iCE40UP5K -t SG48 -sp High-Performance_1.2V -oc Industrial -top -w -o camera_output_impl_1_syn.udb -ldc Z:/senior_design/0v7670_Verilog/camera_output/impl_1/camera_output_impl_1.ldc -gui -msgset Z:/senior_design/0v7670_Verilog/camera_output/promote.xml camera_output_impl_1.vm 
   Architecture:     iCE40UP
   Device:           iCE40UP5K
   Package:          SG48
   Performance:      High-Performance_1.2V
Reading input file 'camera_output_impl_1.vm' ...
CPU Time to convert: 0.125
REAL Time to convert: 0
convert PEAK Memory Usage: 31 MB
convert CURRENT Memory Usage: 31 MB
Reading constraint file 'Z:/senior_design/0v7670_Verilog/camera_output/impl_1/camera_output_impl_1.ldc' ...
Removing unused logic ...
INFO <35811146> - Signal config_1/un1_timer_cry_0_0_c_0.CIN undriven or does not drive anything - clipped
INFO <35811146> - Signal SCCB1/timer_cry_c_0[0].CIN undriven or does not drive anything - clipped
INFO <35811146> - Signal vga_inst/un3_row_1_cry_1_c_0.CIN undriven or does not drive anything - clipped
INFO <35811146> - Signal vga_inst/un2_col_cry_1_c_0.CIN undriven or does not drive anything - clipped
INFO <35811146> - Signal vga_read_address_cry_0_c_0.CIN undriven or does not drive anything - clipped
INFO <35811146> - Signal un1_address_counter_4_cry_0_c_0.CIN undriven or does not drive anything - clipped
Starting design annotation....
WARNING <70001944> - No master clock for
	generated clock	create_generated_clock -name {clk_25MHz_c} -source [get_pins {my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {my_pll/lscc_pll_inst/u_PLL_B/OUTCORE }] .
 
Constraint Summary:
   Total number of constraints: 1
   Total number of constraints dropped: 0
 
Writing output file 'camera_output_impl_1_syn.udb'.
POSTSYN finished successfully.
Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 39 MB


map -i "camera_output_impl_1_syn.udb" -pdc "Z:/senior_design/0v7670_Verilog/camera_output/pins.pdc" -o "camera_output_impl_1_map.udb" -mp "camera_output_impl_1.mrp" -hierrpt     
map:  version Radiant Software (64-bit) 2023.1.0.43.3

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Command line:   map -i camera_output_impl_1_syn.udb -pdc Z:/senior_design/0v7670_Verilog/camera_output/pins.pdc -o camera_output_impl_1_map.udb -mp camera_output_impl_1.mrp -hierrpt -gui 

Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/lscc/radiant/2023.1/ispfpga.
Package Status:                     Preliminary    Version 1.5.



   Remove unused logic

   Do not produce over sized UDBs.

Design:  top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:  High-Performance_1.2V

Running general design DRC...

Removing unused logic...

Optimizing...




Design Summary:
   Number of slice registers: 222 out of  5280 (4%)
   Number of I/O registers:      0 out of   117 (0%)
   Number of LUT4s:           539 out of  5280 (10%)
      Number of logic LUT4s:             390
      Number of inserted feedthru LUT4s:  41
      Number of ripple logic:             54 (108 LUT4s)
   Number of IO sites used:   30 out of 39 (77%)
      Number of IO sites used for general PIO: 30
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 30 out of 36 (83%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 30 out of 39 (77%)
   Number of DSPs:             1 out of 8 (12%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  0 out of 1 (0%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            3 out of 4 (75%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             1 out of 1 (100%)
   Number of Clocks:  3
      Net clk_25MHz_c: 198 loads, 198 rising, 0 falling (Driver: Pin my_pll.lscc_pll_inst.u_PLL_B/OUTCORE)
      Net clk_12MHz_c: 1 loads, 1 rising, 0 falling (Driver: Port clk_12MHz)
      Net CAMERA_PCLOCK_c: 12 loads, 12 rising, 0 falling (Driver: Port CAMERA_PCLOCK)
   Number of Clock Enables:  18
      Net pixel_toggle_0_sqmuxa: 1 loads, 1 SLICEs
      Net spram_maskwe[2]: 6 loads, 0 SLICEs
      Net VCC: 1 loads, 0 SLICEs
      Net config_1.timer_2_sqmuxa: 16 loads, 16 SLICEs
      Net WR2: 1 loads, 0 SLICEs
      Net WR1: 1 loads, 0 SLICEs
      Net WR0: 1 loads, 0 SLICEs
      Net SCCB1.latched_address_0_sqmuxa: 16 loads, 16 SLICEs
      Net SCCB1.un1_FSM_state_18_0_i: 8 loads, 8 SLICEs
      Net SCCB1.un1_FSM_state_26_0: 1 loads, 1 SLICEs
      Net SCCB1.un1_FSM_state_22_0_i: 1 loads, 1 SLICEs
      Net SCCB1.un1_FSM_state_21_0_i: 1 loads, 1 SLICEs
      Net SCCB1.timere_0_i: 28 loads, 28 SLICEs
      Net reader.FSM_state[0]: 1 loads, 1 SLICEs
      Net reader.pixel_half_RNIKJ0O: 8 loads, 8 SLICEs
      Net vga_inst.col11: 5 loads, 5 SLICEs
      Net un1_start_config9_3_0: 17 loads, 17 SLICEs
      Net spram_maskwe[0]: 6 loads, 0 SLICEs
   Number of LSRs:  3
      Net config_1.FSM_state_RNI5NH1_0[0]: 8 loads, 8 SLICEs
      Net un1_fsm_state_2: 9 loads, 9 SLICEs
      Net config_1.timer_1_sqmuxa: 29 loads, 29 SLICEs
   Top 10 highest fanout non-clock nets:
      Net debug_state_c[1]: 47 loads
      Net config_1.timer_2_sqmuxa: 45 loads
      Net config_1.FSM_state[1]: 44 loads
      Net config_1.FSM_state[0]: 40 loads
      Net VCC: 39 loads
      Net SCCB1.FSM_state[2]: 33 loads
      Net config_1.un32_FSM_state_0_sqmuxa: 30 loads
      Net config_1.timer_1_sqmuxa: 29 loads
      Net rom_addr[2]: 29 loads
      Net SCCB1.N_198_i: 28 loads
Running physical design DRC...

CRITICAL <71003005> - The clock port [CAMERA_PCLOCK] is assigned to a non clock dedicated pin [11], which might affect the clock performance. Use dedicated clock resources for the port.
 

   Number of warnings:  0
   Number of errors:    0

Constraint Summary:
   Total number of constraints: 29
   Total number of constraints dropped: 0


Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 65 MB


par -f "camera_output_impl_1.p2t" "camera_output_impl_1_map.udb" "camera_output_impl_1.udb"

Lattice Place and Route Report for Design "camera_output_impl_1_map.udb"
Mon Apr 14 23:47:43 2025

PAR: Place And Route Radiant Software (64-bit) 2023.1.0.43.3.
Command Line: par -w -t 1 -cores 1 -exp parPathBased=ON \
	camera_output_impl_1_map.udb camera_output_impl_1_par.dir/5_1.udb 

Loading camera_output_impl_1_map.udb ...
Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/lscc/radiant/2023.1/ispfpga.
Package Status:                     Preliminary    Version 1.5.
Performance Hardware Data Status:   Advanced       Version 1.0.



Design:  top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V
WARNING <70001944> - No master clock for
	generated clock	create_generated_clock -name {clk_25MHz_c} -source [get_pins {my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {my_pll/lscc_pll_inst/u_PLL_B/OUTCORE }] .

WARNING: Database constraint "create_generated_clock -name {clk_25MHz_c} -source [get_pins my_pll.lscc_pll_inst.u_PLL_B/REFERENCECLK] -divide_by 32 -multiply_by 67 [get_pins my_pll.lscc_pll_inst.u_PLL_B/OUTCORE]" does not have corresponding timing constraint. Please check if the resource objects of the constraint are valid carefully!
CRITICAL <71003005> - The clock port [CAMERA_PCLOCK] is assigned to a non clock dedicated pin [11], which might affect the clock performance. Use dedicated clock resources for the port.
Number of Signals: 891
Number of Connections: 2444
Device utilization summary:

   SLICE (est.)     284/2640         11% used
     LUT            540/5280         10% used
     REG            222/5280          4% used
   PIO               30/56           54% used
                     30/36           83% bonded
   IOLOGIC            0/56            0% used
   DSP                1/8            13% used
   I2C                0/2             0% used
   HFOSC              0/1             0% used
   LFOSC              0/1             0% used
   LEDDA_IP           0/1             0% used
   RGBA_DRV           0/1             0% used
   FILTER             0/2             0% used
   SRAM               3/4            75% used
   WARMBOOT           0/1             0% used
   SPI                0/2             0% used
   EBR                0/30            0% used
   PLL                1/1           100% used
   RGBOUTBUF          0/3             0% used
   I3C                0/2             0% used
   OPENDRAIN          0/3             0% used

Pin Constraint Summary:
   28 out of 30 pins locked (93% locked).
.
............
Finished Placer Phase 0 (HIER). CPU time: 0 secs , REAL time: 0 secs 


................
Finished Placer Phase 0 (AP).  CPU time: 1 secs , REAL time: 2 secs 

Starting Placer Phase 1. CPU time: 1 secs , REAL time: 2 secs 
..  ..
....................

Placer score = 165303.

Device SLICE utilization summary after final SLICE packing:
   SLICE            281/2640         10% used

WARNING <70001944> - No master clock for
	generated clock	create_generated_clock -name {clk_25MHz_c} -source [get_pins {my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {my_pll/lscc_pll_inst/u_PLL_B/OUTCORE }] .
Finished Placer Phase 1. CPU time: 7 secs , REAL time: 8 secs 

Starting Placer Phase 2.
.

Placer score =  176080
Finished Placer Phase 2.  CPU time: 7 secs , REAL time: 8 secs 


------------------ Clock Report ------------------

Global Clocks :
  PRIMARY "clk_25MHz_c" from OUTCORE on comp "my_pll.lscc_pll_inst.u_PLL_B" on site "PLL_R13C32", clk load = 120, ce load = 0, sr load = 0
  PRIMARY "CAMERA_PCLOCK_c" from comp "CAMERA_PCLOCK" on PIO site "11 (PL18A)", clk load = 7, ce load = 0, sr load = 0

  PRIMARY  : 2 out of 8 (25%)

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   30 out of 56 (53.6%) I/O sites used.
   30 out of 36 (83.3%) bonded I/O sites used.
   Number of I/O components: 30; differential: 0
   Number of Vref pins used: 0

I/O Bank Usage Summary:
+----------+----------------+------------+------------+------------+
| I/O Bank | Usage          | Bank Vccio | Bank Vref1 | Bank Vref2 |
+----------+----------------+------------+------------+------------+
| 0        | 13 / 14 ( 92%) | 3.3V       |            |            |
| 1        | 9 / 14 ( 64%)  | 3.3V       |            |            |
| 2        | 8 / 8 (100%)   | 3.3V       |            |            |
+----------+----------------+------------+------------+------------+

Total Placer CPU time: 7 secs , REAL time: 8 secs 

Writing design to file camera_output_impl_1_par.dir/5_1.udb ...


Start NBR router at 23:47:50 04/14/25

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in timing report. You should always run the timing    
      tool to verify your design.                                
*****************************************************************

Starting routing resource preassignment
Preassignment Summary:
--------------------------------------------------------------------------------
314 connections routed with dedicated routing resources
2 global clock signals routed
441 connections routed (of 2298 total) (19.19%)
---------------------------------------------------------
Clock routing summary:
Primary clocks (2 used out of 8 available):
#0  Signal "clk_25MHz_c"
       Clock   loads: 120   out of   120 routed (100.00%)
       Data    loads: 0     out of     1 routed (  0.00%)
#7  Signal "CAMERA_PCLOCK_c"
       Clock   loads: 7     out of     7 routed (100.00%)
Other clocks:
    Signal "clk_12MHz_c"
       Clock   loads: 0     out of     1 routed (  0.00%)
    Signal "my_pll.lscc_pll_inst.intfbout_w"
       Clock   loads: 1     out of     1 routed (100.00%)
---------------------------------------------------------
--------------------------------------------------------------------------------
Completed routing resource preassignment
WARNING <70001944> - No master clock for
	generated clock	create_generated_clock -name {clk_25MHz_c} -source [get_pins {my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {my_pll/lscc_pll_inst/u_PLL_B/OUTCORE }] .
    TimerIf::skewscore 0
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Routing in Serial Mode ......
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Start NBR section for initial routing at 23:47:51 04/14/25
Level 4, iteration 1
49(0.02%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 2 secs 

Info: Initial congestion level at 75.00% usage is 0
Info: Initial congestion area  at 75.00% usage is 0 (0.00%)

Start NBR section for normal routing at 23:47:52 04/14/25
Level 4, iteration 1
7(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 2 secs 
Level 4, iteration 2
6(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 2 secs 
Level 4, iteration 3
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 2 secs 

Start NBR section for post-routing at 23:47:52 04/14/25

End NBR router with 0 unrouted connection
WARNING <70001944> - No master clock for
	generated clock	create_generated_clock -name {clk_25MHz_c} -source [get_pins {my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {my_pll/lscc_pll_inst/u_PLL_B/OUTCORE }] .
Requested speed is the same as database speed
Changing speed to M

Starting full timing analysis...
Changing speed to M;   changing temperature to -40
Changing speed to 6;   changing temperature to 100

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Estimated worst slack<setup> : <n/a>
  Estimated worst slack<hold > : <n/a>
  Timing score<setup> : 0
  Timing score<hold > : 0
  Number of connections with timing violations<setup> : 0 (0.00%)
  Number of connections with timing violations<hold > : 0 (0.00%)
-----------


Total CPU time 3 secs 
Total REAL time: 3 secs 
Completely routed.
End of route.  2298 routed (100.00%); 0 unrouted.

Writing design to file camera_output_impl_1_par.dir/5_1.udb ...


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = <n/a>
PAR_SUMMARY::Timing score<setup/<ns>> = <n/a>
PAR_SUMMARY::Worst  slack<hold /<ns>> = <n/a>
PAR_SUMMARY::Timing score<hold /<ns>> = <n/a>
PAR_SUMMARY::Number of errors = 0

Total CPU  Time: 10 secs 
Total REAL Time: 11 secs 
Peak Memory Usage: 123.79 MB


par done!

Note: user must run 'timing' for timing closure signoff.

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m   -pwrprd -html -rpt "camera_output_impl_1.twr" "camera_output_impl_1.udb" 
timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt camera_output_impl_1.twr camera_output_impl_1.udb -gui
Starting design reading...
Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/lscc/radiant/2023.1/ispfpga.
Package Status:                     Preliminary    Version 1.5.
Performance Hardware Data Status:   Advanced       Version 1.0.
Loading udb::Database ...
Design:  top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V



Successfully loading udb, 0.06 seconds

Initializing timer
Starting design annotation....
WARNING <70001944> - No master clock for
	generated clock	create_generated_clock -name {clk_25MHz_c} -source [get_pins {my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {my_pll/lscc_pll_inst/u_PLL_B/OUTCORE }] .
High-Performance_1.2V

Starting full timing analysis...
Performance Hardware Data Status:   Advanced       Version 1.0.
Connections ignored  129  counted  2128  covered  0
Changing speed to m;   changing temperature to -40

STA Runtime and Peak Memory Usage :
Total CPU Time: 1 secs 
Total REAL Time: 2 secs 
Peak Memory Usage: 97 MB

 2.126966s wall, 1.546875s user + 0.062500s system = 1.609375s CPU (75.7%)


tmcheck -par "camera_output_impl_1.par" 

bitgen -w "camera_output_impl_1.udb" -f "camera_output_impl_1.t2b" 
Loading camera_output_impl_1.udb ...
Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/lscc/radiant/2023.1/ispfpga.
Package Status:                     Preliminary    Version 1.5.
Performance Hardware Data Status:   Advanced       Version 1.0.



Design:  top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V
Successfully loading design udb and device data from disks and to up-layer in CPU time: 0 secs , REAL time: 0 secs 



BITGEN: Bitstream Generator Radiant Software (64-bit) 2023.1.0.43.3
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.


Running DRC.
DRC detected 0 errors and 0 warnings.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
Saving bit stream in "Z:\senior_design\0v7670_Verilog\camera_output\impl_1\camera_output_impl_1.bin".
INFO <1081100> - Bitstream authenticated.
Bitstream generation complete!

Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 116 MB


ibisgen "camera_output_impl_1.udb" "C:/lscc/radiant/2023.1/cae_library/ibis/iCE40UP.ibs"
IBIS Models Generator: Lattice Radiant Software (64-bit) 2023.1.0.43.3

Mon Apr 14 23:47:57 2025

Loading camera_output_impl_1.udb ...
Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/lscc/radiant/2023.1/ispfpga.
Package Status:                     Preliminary    Version 1.5.
Performance Hardware Data Status:   Advanced       Version 1.0.



Design:  top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V
Successfully loading design udb and device data from disks and to up-layer in CPU time: 0 secs , REAL time: 0 secs 

Created design models.


Generating: Z:\senior_design\0v7670_Verilog\camera_output\impl_1\IBIS\camera_output_impl_1.ibs


INFO <1191031> - Design IBIS models are generated for board level analysis.


backanno "camera_output_impl_1.udb"  -o "camera_output_impl_1_vo.vo"      -sp "High-Performance_1.2V"  -w -neg
backanno: version Radiant Software (64-bit) 2023.1.0.43.3
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/lscc/radiant/2023.1/ispfpga.
Package Status:                     Preliminary    Version 1.5.
Loading udb::Database ...
Design:  top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V
Performance Hardware Data Status:   Advanced       Version 1.0.



Writing a verilog netlist based on the camera_output_impl_1 design file.

Writing Verilog netlist to file camera_output_impl_1_vo.vo
Writing SDF timing to file camera_output_impl_1_vo.sdf
Backanno finished with 0 posted error messages.
Total CPU Time: 1 secs 
Total REAL Time: 2 secs 
Peak Memory Usage: 101 MB
