{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1493687171505 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1493687171508 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May  2 03:06:11 2017 " "Processing started: Tue May  2 03:06:11 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1493687171508 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1493687171508 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off nios2_test -c nios2_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off nios2_test -c nios2_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1493687171510 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1493687172304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios1/synthesis/nios1.v 1 1 " "Found 1 design units, including 1 entities, in source file nios1/synthesis/nios1.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios1 " "Found entity 1: nios1" {  } { { "nios1/synthesis/nios1.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/nios1.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687172490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687172490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios1/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios1/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios1/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687172493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687172493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios1/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios1/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios1/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687172494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687172494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios1/synthesis/submodules/nios1_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios1/synthesis/submodules/nios1_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios1_irq_mapper " "Found entity 1: nios1_irq_mapper" {  } { { "nios1/synthesis/submodules/nios1_irq_mapper.sv" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687172495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687172495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios1/synthesis/submodules/nios1_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios1/synthesis/submodules/nios1_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios1_mm_interconnect_0 " "Found entity 1: nios1_mm_interconnect_0" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687172504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687172504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios1/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios1/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "nios1/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687172509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687172509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios1/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios1/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "nios1/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687172511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687172511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios1/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios1/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios1/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687172513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687172513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios1/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios1/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios1/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687172515 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios1/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687172515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687172515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios1/synthesis/submodules/nios1_mm_interconnect_0_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios1/synthesis/submodules/nios1_mm_interconnect_0_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios1_mm_interconnect_0_rsp_xbar_mux_001 " "Found entity 1: nios1_mm_interconnect_0_rsp_xbar_mux_001" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0_rsp_xbar_mux_001.sv" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687172521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687172521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios1/synthesis/submodules/nios1_mm_interconnect_0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios1/synthesis/submodules/nios1_mm_interconnect_0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios1_mm_interconnect_0_rsp_xbar_mux " "Found entity 1: nios1_mm_interconnect_0_rsp_xbar_mux" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687172523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687172523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios1/synthesis/submodules/nios1_mm_interconnect_0_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios1/synthesis/submodules/nios1_mm_interconnect_0_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios1_mm_interconnect_0_rsp_xbar_demux_002 " "Found entity 1: nios1_mm_interconnect_0_rsp_xbar_demux_002" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0_rsp_xbar_demux_002.sv" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687172524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687172524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios1/synthesis/submodules/nios1_mm_interconnect_0_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios1/synthesis/submodules/nios1_mm_interconnect_0_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios1_mm_interconnect_0_rsp_xbar_demux " "Found entity 1: nios1_mm_interconnect_0_rsp_xbar_demux" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0_rsp_xbar_demux.sv" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687172525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687172525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios1/synthesis/submodules/nios1_mm_interconnect_0_cmd_xbar_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios1/synthesis/submodules/nios1_mm_interconnect_0_cmd_xbar_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios1_mm_interconnect_0_cmd_xbar_mux_002 " "Found entity 1: nios1_mm_interconnect_0_cmd_xbar_mux_002" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0_cmd_xbar_mux_002.sv" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0_cmd_xbar_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687172527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687172527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios1/synthesis/submodules/nios1_mm_interconnect_0_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios1/synthesis/submodules/nios1_mm_interconnect_0_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios1_mm_interconnect_0_cmd_xbar_mux " "Found entity 1: nios1_mm_interconnect_0_cmd_xbar_mux" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687172529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687172529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios1/synthesis/submodules/nios1_mm_interconnect_0_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios1/synthesis/submodules/nios1_mm_interconnect_0_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios1_mm_interconnect_0_cmd_xbar_demux_001 " "Found entity 1: nios1_mm_interconnect_0_cmd_xbar_demux_001" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0_cmd_xbar_demux_001.sv" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687172530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687172530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios1/synthesis/submodules/nios1_mm_interconnect_0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios1/synthesis/submodules/nios1_mm_interconnect_0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios1_mm_interconnect_0_cmd_xbar_demux " "Found entity 1: nios1_mm_interconnect_0_cmd_xbar_demux" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687172531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687172531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios1/synthesis/submodules/altera_merlin_burst_adapter.sv 7 7 " "Found 7 design units, including 7 entities, in source file nios1/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "nios1/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/altera_merlin_burst_adapter.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687172537 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "nios1/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/altera_merlin_burst_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687172537 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "nios1/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/altera_merlin_burst_adapter.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687172537 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "nios1/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/altera_merlin_burst_adapter.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687172537 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "nios1/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/altera_merlin_burst_adapter.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687172537 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "nios1/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/altera_merlin_burst_adapter.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687172537 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "nios1/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/altera_merlin_burst_adapter.sv" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687172537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687172537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios1/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios1/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "nios1/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687172541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687172541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios1/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios1/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "nios1/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687172544 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "nios1/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/altera_merlin_reorder_memory.sv" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687172544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687172544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios1/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios1/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios1/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687172547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687172547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios1/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file nios1/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "nios1/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687172549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687172549 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios1_mm_interconnect_0_id_router_002.sv(48) " "Verilog HDL Declaration information at nios1_mm_interconnect_0_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0_id_router_002.sv" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493687172550 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios1_mm_interconnect_0_id_router_002.sv(49) " "Verilog HDL Declaration information at nios1_mm_interconnect_0_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0_id_router_002.sv" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493687172551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios1/synthesis/submodules/nios1_mm_interconnect_0_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios1/synthesis/submodules/nios1_mm_interconnect_0_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios1_mm_interconnect_0_id_router_002_default_decode " "Found entity 1: nios1_mm_interconnect_0_id_router_002_default_decode" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0_id_router_002.sv" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687172551 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios1_mm_interconnect_0_id_router_002 " "Found entity 2: nios1_mm_interconnect_0_id_router_002" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0_id_router_002.sv" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687172551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687172551 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios1_mm_interconnect_0_id_router_001.sv(48) " "Verilog HDL Declaration information at nios1_mm_interconnect_0_id_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0_id_router_001.sv" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0_id_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493687172553 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios1_mm_interconnect_0_id_router_001.sv(49) " "Verilog HDL Declaration information at nios1_mm_interconnect_0_id_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0_id_router_001.sv" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0_id_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493687172553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios1/synthesis/submodules/nios1_mm_interconnect_0_id_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios1/synthesis/submodules/nios1_mm_interconnect_0_id_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios1_mm_interconnect_0_id_router_001_default_decode " "Found entity 1: nios1_mm_interconnect_0_id_router_001_default_decode" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0_id_router_001.sv" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0_id_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687172554 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios1_mm_interconnect_0_id_router_001 " "Found entity 2: nios1_mm_interconnect_0_id_router_001" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0_id_router_001.sv" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0_id_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687172554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687172554 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios1_mm_interconnect_0_id_router.sv(48) " "Verilog HDL Declaration information at nios1_mm_interconnect_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0_id_router.sv" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493687172555 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios1_mm_interconnect_0_id_router.sv(49) " "Verilog HDL Declaration information at nios1_mm_interconnect_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0_id_router.sv" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493687172555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios1/synthesis/submodules/nios1_mm_interconnect_0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios1/synthesis/submodules/nios1_mm_interconnect_0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios1_mm_interconnect_0_id_router_default_decode " "Found entity 1: nios1_mm_interconnect_0_id_router_default_decode" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0_id_router.sv" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687172556 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios1_mm_interconnect_0_id_router " "Found entity 2: nios1_mm_interconnect_0_id_router" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0_id_router.sv" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687172556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687172556 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios1_mm_interconnect_0_addr_router_001.sv(48) " "Verilog HDL Declaration information at nios1_mm_interconnect_0_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0_addr_router_001.sv" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493687172557 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios1_mm_interconnect_0_addr_router_001.sv(49) " "Verilog HDL Declaration information at nios1_mm_interconnect_0_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0_addr_router_001.sv" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493687172557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios1/synthesis/submodules/nios1_mm_interconnect_0_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios1/synthesis/submodules/nios1_mm_interconnect_0_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios1_mm_interconnect_0_addr_router_001_default_decode " "Found entity 1: nios1_mm_interconnect_0_addr_router_001_default_decode" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0_addr_router_001.sv" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687172559 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios1_mm_interconnect_0_addr_router_001 " "Found entity 2: nios1_mm_interconnect_0_addr_router_001" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0_addr_router_001.sv" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687172559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687172559 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios1_mm_interconnect_0_addr_router.sv(48) " "Verilog HDL Declaration information at nios1_mm_interconnect_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0_addr_router.sv" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493687172560 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios1_mm_interconnect_0_addr_router.sv(49) " "Verilog HDL Declaration information at nios1_mm_interconnect_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0_addr_router.sv" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493687172561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios1/synthesis/submodules/nios1_mm_interconnect_0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios1/synthesis/submodules/nios1_mm_interconnect_0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios1_mm_interconnect_0_addr_router_default_decode " "Found entity 1: nios1_mm_interconnect_0_addr_router_default_decode" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0_addr_router.sv" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687172561 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios1_mm_interconnect_0_addr_router " "Found entity 2: nios1_mm_interconnect_0_addr_router" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0_addr_router.sv" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687172561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687172561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios1/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios1/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios1/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687172565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687172565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios1/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios1/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios1/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687172568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687172568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios1/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios1/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios1/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687172571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687172571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios1/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios1/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios1/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687172574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687172574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios1/synthesis/submodules/nios1_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file nios1/synthesis/submodules/nios1_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios1_jtag_uart_0_sim_scfifo_w " "Found entity 1: nios1_jtag_uart_0_sim_scfifo_w" {  } { { "nios1/synthesis/submodules/nios1_jtag_uart_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687172578 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios1_jtag_uart_0_scfifo_w " "Found entity 2: nios1_jtag_uart_0_scfifo_w" {  } { { "nios1/synthesis/submodules/nios1_jtag_uart_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687172578 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios1_jtag_uart_0_sim_scfifo_r " "Found entity 3: nios1_jtag_uart_0_sim_scfifo_r" {  } { { "nios1/synthesis/submodules/nios1_jtag_uart_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687172578 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios1_jtag_uart_0_scfifo_r " "Found entity 4: nios1_jtag_uart_0_scfifo_r" {  } { { "nios1/synthesis/submodules/nios1_jtag_uart_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687172578 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios1_jtag_uart_0 " "Found entity 5: nios1_jtag_uart_0" {  } { { "nios1/synthesis/submodules/nios1_jtag_uart_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687172578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687172578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios1/synthesis/submodules/nios1_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios1/synthesis/submodules/nios1_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios1_onchip_memory2_0 " "Found entity 1: nios1_onchip_memory2_0" {  } { { "nios1/synthesis/submodules/nios1_onchip_memory2_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687172581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687172581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios1/synthesis/submodules/nios1_nios2_qsys_0.v 27 27 " "Found 27 design units, including 27 entities, in source file nios1/synthesis/submodules/nios1_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios1_nios2_qsys_0_ic_data_module " "Found entity 1: nios1_nios2_qsys_0_ic_data_module" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687173939 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios1_nios2_qsys_0_ic_tag_module " "Found entity 2: nios1_nios2_qsys_0_ic_tag_module" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687173939 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios1_nios2_qsys_0_bht_module " "Found entity 3: nios1_nios2_qsys_0_bht_module" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687173939 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios1_nios2_qsys_0_register_bank_a_module " "Found entity 4: nios1_nios2_qsys_0_register_bank_a_module" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687173939 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios1_nios2_qsys_0_register_bank_b_module " "Found entity 5: nios1_nios2_qsys_0_register_bank_b_module" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687173939 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios1_nios2_qsys_0_dc_tag_module " "Found entity 6: nios1_nios2_qsys_0_dc_tag_module" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 354 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687173939 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios1_nios2_qsys_0_dc_data_module " "Found entity 7: nios1_nios2_qsys_0_dc_data_module" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 419 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687173939 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios1_nios2_qsys_0_dc_victim_module " "Found entity 8: nios1_nios2_qsys_0_dc_victim_module" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 483 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687173939 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios1_nios2_qsys_0_nios2_oci_debug " "Found entity 9: nios1_nios2_qsys_0_nios2_oci_debug" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 550 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687173939 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios1_nios2_qsys_0_ociram_sp_ram_module " "Found entity 10: nios1_nios2_qsys_0_ociram_sp_ram_module" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 691 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687173939 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios1_nios2_qsys_0_nios2_ocimem " "Found entity 11: nios1_nios2_qsys_0_nios2_ocimem" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 754 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687173939 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios1_nios2_qsys_0_nios2_avalon_reg " "Found entity 12: nios1_nios2_qsys_0_nios2_avalon_reg" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 935 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687173939 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios1_nios2_qsys_0_nios2_oci_break " "Found entity 13: nios1_nios2_qsys_0_nios2_oci_break" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 1027 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687173939 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios1_nios2_qsys_0_nios2_oci_xbrk " "Found entity 14: nios1_nios2_qsys_0_nios2_oci_xbrk" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 1321 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687173939 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios1_nios2_qsys_0_nios2_oci_dbrk " "Found entity 15: nios1_nios2_qsys_0_nios2_oci_dbrk" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 1581 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687173939 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios1_nios2_qsys_0_nios2_oci_itrace " "Found entity 16: nios1_nios2_qsys_0_nios2_oci_itrace" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 1769 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687173939 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios1_nios2_qsys_0_nios2_oci_td_mode " "Found entity 17: nios1_nios2_qsys_0_nios2_oci_td_mode" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 2152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687173939 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios1_nios2_qsys_0_nios2_oci_dtrace " "Found entity 18: nios1_nios2_qsys_0_nios2_oci_dtrace" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 2219 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687173939 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios1_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Found entity 19: nios1_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 2313 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687173939 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios1_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Found entity 20: nios1_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 2384 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687173939 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios1_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Found entity 21: nios1_nios2_qsys_0_nios2_oci_fifo_cnt_inc" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 2426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687173939 ""} { "Info" "ISGN_ENTITY_NAME" "22 nios1_nios2_qsys_0_nios2_oci_fifo " "Found entity 22: nios1_nios2_qsys_0_nios2_oci_fifo" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 2472 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687173939 ""} { "Info" "ISGN_ENTITY_NAME" "23 nios1_nios2_qsys_0_nios2_oci_pib " "Found entity 23: nios1_nios2_qsys_0_nios2_oci_pib" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 2973 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687173939 ""} { "Info" "ISGN_ENTITY_NAME" "24 nios1_nios2_qsys_0_nios2_oci_im " "Found entity 24: nios1_nios2_qsys_0_nios2_oci_im" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 3041 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687173939 ""} { "Info" "ISGN_ENTITY_NAME" "25 nios1_nios2_qsys_0_nios2_performance_monitors " "Found entity 25: nios1_nios2_qsys_0_nios2_performance_monitors" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 3157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687173939 ""} { "Info" "ISGN_ENTITY_NAME" "26 nios1_nios2_qsys_0_nios2_oci " "Found entity 26: nios1_nios2_qsys_0_nios2_oci" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 3173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687173939 ""} { "Info" "ISGN_ENTITY_NAME" "27 nios1_nios2_qsys_0 " "Found entity 27: nios1_nios2_qsys_0" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 3746 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687173939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687173939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios1/synthesis/submodules/nios1_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios1/synthesis/submodules/nios1_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios1_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: nios1_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687173943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687173943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios1/synthesis/submodules/nios1_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios1/synthesis/submodules/nios1_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios1_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: nios1_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687173945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687173945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios1/synthesis/submodules/nios1_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios1/synthesis/submodules/nios1_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios1_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: nios1_nios2_qsys_0_jtag_debug_module_tck" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687173947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687173947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios1/synthesis/submodules/nios1_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios1/synthesis/submodules/nios1_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios1_nios2_qsys_0_oci_test_bench " "Found entity 1: nios1_nios2_qsys_0_oci_test_bench" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0_oci_test_bench.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687173949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687173949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios1/synthesis/submodules/nios1_nios2_qsys_0_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file nios1/synthesis/submodules/nios1_nios2_qsys_0_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios1_nios2_qsys_0_mult_cell " "Found entity 1: nios1_nios2_qsys_0_mult_cell" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0_mult_cell.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687173951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687173951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios1/synthesis/submodules/nios1_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios1/synthesis/submodules/nios1_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios1_nios2_qsys_0_test_bench " "Found entity 1: nios1_nios2_qsys_0_test_bench" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0_test_bench.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687173954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687173954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file nios2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 nios2 " "Found entity 1: nios2" {  } { { "nios2.bdf" "" { Schematic "/home/greblus/fpga_fun/nios2_cpu/nios2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687173956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687173956 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios1_nios2_qsys_0.v(2120) " "Verilog HDL or VHDL warning at nios1_nios2_qsys_0.v(2120): conditional expression evaluates to a constant" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 2120 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1493687173991 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios1_nios2_qsys_0.v(2122) " "Verilog HDL or VHDL warning at nios1_nios2_qsys_0.v(2122): conditional expression evaluates to a constant" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 2122 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1493687173991 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios1_nios2_qsys_0.v(2278) " "Verilog HDL or VHDL warning at nios1_nios2_qsys_0.v(2278): conditional expression evaluates to a constant" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 2278 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1493687173992 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios1_nios2_qsys_0.v(3102) " "Verilog HDL or VHDL warning at nios1_nios2_qsys_0.v(3102): conditional expression evaluates to a constant" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 3102 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1493687173997 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "nios2 " "Elaborating entity \"nios2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1493687174172 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst1 " "Primitive \"VCC\" of instance \"inst1\" not used" {  } { { "nios2.bdf" "" { Schematic "/home/greblus/fpga_fun/nios2_cpu/nios2.bdf" { { 400 312 344 416 "inst1" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1493687174177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1 nios1:inst " "Elaborating entity \"nios1\" for hierarchy \"nios1:inst\"" {  } { { "nios2.bdf" "inst" { Schematic "/home/greblus/fpga_fun/nios2_cpu/nios2.bdf" { { 200 400 624 344 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687174186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_nios2_qsys_0 nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"nios1_nios2_qsys_0\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\"" {  } { { "nios1/synthesis/nios1.v" "nios2_qsys_0" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/nios1.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687174246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_nios2_qsys_0_test_bench nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_test_bench:the_nios1_nios2_qsys_0_test_bench " "Elaborating entity \"nios1_nios2_qsys_0_test_bench\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_test_bench:the_nios1_nios2_qsys_0_test_bench\"" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "the_nios1_nios2_qsys_0_test_bench" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 6095 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687174867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_nios2_qsys_0_ic_data_module nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_ic_data_module:nios1_nios2_qsys_0_ic_data " "Elaborating entity \"nios1_nios2_qsys_0_ic_data_module\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_ic_data_module:nios1_nios2_qsys_0_ic_data\"" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "nios1_nios2_qsys_0_ic_data" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 7120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687174893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_ic_data_module:nios1_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_ic_data_module:nios1_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\"" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "the_altsyncram" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687175199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "/home/greblus/fpga_fun/nios2_cpu/db/altsyncram_cjd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687175314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687175314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_ic_data_module:nios1_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_ic_data_module:nios1_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/greblus/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687175315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_nios2_qsys_0_ic_tag_module nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_ic_tag_module:nios1_nios2_qsys_0_ic_tag " "Elaborating entity \"nios1_nios2_qsys_0_ic_tag_module\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_ic_tag_module:nios1_nios2_qsys_0_ic_tag\"" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "nios1_nios2_qsys_0_ic_tag" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 7186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687175383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_ic_tag_module:nios1_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_ic_tag_module:nios1_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "the_altsyncram" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687175394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oih1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_oih1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oih1 " "Found entity 1: altsyncram_oih1" {  } { { "db/altsyncram_oih1.tdf" "" { Text "/home/greblus/fpga_fun/nios2_cpu/db/altsyncram_oih1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687175488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687175488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_oih1 nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_ic_tag_module:nios1_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_oih1:auto_generated " "Elaborating entity \"altsyncram_oih1\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_ic_tag_module:nios1_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_oih1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/greblus/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687175489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_nios2_qsys_0_bht_module nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_bht_module:nios1_nios2_qsys_0_bht " "Elaborating entity \"nios1_nios2_qsys_0_bht_module\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_bht_module:nios1_nios2_qsys_0_bht\"" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "nios1_nios2_qsys_0_bht" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 7390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687175526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_bht_module:nios1_nios2_qsys_0_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_bht_module:nios1_nios2_qsys_0_bht\|altsyncram:the_altsyncram\"" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "the_altsyncram" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687175536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l6h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l6h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l6h1 " "Found entity 1: altsyncram_l6h1" {  } { { "db/altsyncram_l6h1.tdf" "" { Text "/home/greblus/fpga_fun/nios2_cpu/db/altsyncram_l6h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687175629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687175629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l6h1 nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_bht_module:nios1_nios2_qsys_0_bht\|altsyncram:the_altsyncram\|altsyncram_l6h1:auto_generated " "Elaborating entity \"altsyncram_l6h1\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_bht_module:nios1_nios2_qsys_0_bht\|altsyncram:the_altsyncram\|altsyncram_l6h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/greblus/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687175630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_nios2_qsys_0_register_bank_a_module nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_register_bank_a_module:nios1_nios2_qsys_0_register_bank_a " "Elaborating entity \"nios1_nios2_qsys_0_register_bank_a_module\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_register_bank_a_module:nios1_nios2_qsys_0_register_bank_a\"" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "nios1_nios2_qsys_0_register_bank_a" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 7565 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687175644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_register_bank_a_module:nios1_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_register_bank_a_module:nios1_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "the_altsyncram" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687175656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lkg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lkg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lkg1 " "Found entity 1: altsyncram_lkg1" {  } { { "db/altsyncram_lkg1.tdf" "" { Text "/home/greblus/fpga_fun/nios2_cpu/db/altsyncram_lkg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687175758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687175758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lkg1 nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_register_bank_a_module:nios1_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_lkg1:auto_generated " "Elaborating entity \"altsyncram_lkg1\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_register_bank_a_module:nios1_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_lkg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/greblus/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687175759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_nios2_qsys_0_register_bank_b_module nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_register_bank_b_module:nios1_nios2_qsys_0_register_bank_b " "Elaborating entity \"nios1_nios2_qsys_0_register_bank_b_module\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_register_bank_b_module:nios1_nios2_qsys_0_register_bank_b\"" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "nios1_nios2_qsys_0_register_bank_b" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 7586 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687175833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_register_bank_b_module:nios1_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_register_bank_b_module:nios1_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "the_altsyncram" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687175847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mkg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mkg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mkg1 " "Found entity 1: altsyncram_mkg1" {  } { { "db/altsyncram_mkg1.tdf" "" { Text "/home/greblus/fpga_fun/nios2_cpu/db/altsyncram_mkg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687175950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687175950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mkg1 nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_register_bank_b_module:nios1_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_mkg1:auto_generated " "Elaborating entity \"altsyncram_mkg1\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_register_bank_b_module:nios1_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_mkg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/greblus/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687175951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_nios2_qsys_0_dc_tag_module nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_dc_tag_module:nios1_nios2_qsys_0_dc_tag " "Elaborating entity \"nios1_nios2_qsys_0_dc_tag_module\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_dc_tag_module:nios1_nios2_qsys_0_dc_tag\"" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "nios1_nios2_qsys_0_dc_tag" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 7905 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687176025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_dc_tag_module:nios1_nios2_qsys_0_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_dc_tag_module:nios1_nios2_qsys_0_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "the_altsyncram" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687176036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eog1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eog1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eog1 " "Found entity 1: altsyncram_eog1" {  } { { "db/altsyncram_eog1.tdf" "" { Text "/home/greblus/fpga_fun/nios2_cpu/db/altsyncram_eog1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687176128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687176128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_eog1 nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_dc_tag_module:nios1_nios2_qsys_0_dc_tag\|altsyncram:the_altsyncram\|altsyncram_eog1:auto_generated " "Elaborating entity \"altsyncram_eog1\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_dc_tag_module:nios1_nios2_qsys_0_dc_tag\|altsyncram:the_altsyncram\|altsyncram_eog1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/greblus/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687176130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_nios2_qsys_0_dc_data_module nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_dc_data_module:nios1_nios2_qsys_0_dc_data " "Elaborating entity \"nios1_nios2_qsys_0_dc_data_module\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_dc_data_module:nios1_nios2_qsys_0_dc_data\"" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "nios1_nios2_qsys_0_dc_data" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 7962 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687176150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_dc_data_module:nios1_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_dc_data_module:nios1_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\"" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "the_altsyncram" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687176162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kpc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kpc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kpc1 " "Found entity 1: altsyncram_kpc1" {  } { { "db/altsyncram_kpc1.tdf" "" { Text "/home/greblus/fpga_fun/nios2_cpu/db/altsyncram_kpc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687176265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687176265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kpc1 nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_dc_data_module:nios1_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_kpc1:auto_generated " "Elaborating entity \"altsyncram_kpc1\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_dc_data_module:nios1_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_kpc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/greblus/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687176267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_nios2_qsys_0_dc_victim_module nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_dc_victim_module:nios1_nios2_qsys_0_dc_victim " "Elaborating entity \"nios1_nios2_qsys_0_dc_victim_module\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_dc_victim_module:nios1_nios2_qsys_0_dc_victim\"" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "nios1_nios2_qsys_0_dc_victim" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 8092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687176323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_dc_victim_module:nios1_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_dc_victim_module:nios1_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "the_altsyncram" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 522 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687176336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3d1 " "Found entity 1: altsyncram_r3d1" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "/home/greblus/fpga_fun/nios2_cpu/db/altsyncram_r3d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687176438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687176438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3d1 nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_dc_victim_module:nios1_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated " "Elaborating entity \"altsyncram_r3d1\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_dc_victim_module:nios1_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/greblus/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687176439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_nios2_qsys_0_mult_cell nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_mult_cell:the_nios1_nios2_qsys_0_mult_cell " "Elaborating entity \"nios1_nios2_qsys_0_mult_cell\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_mult_cell:the_nios1_nios2_qsys_0_mult_cell\"" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "the_nios1_nios2_qsys_0_mult_cell" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 9761 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687176490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_mult_cell:the_nios1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_mult_cell:the_nios1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\"" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0_mult_cell.v" "the_altmult_add_part_1" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0_mult_cell.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687176530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_q1u2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_q1u2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_q1u2 " "Found entity 1: altera_mult_add_q1u2" {  } { { "db/altera_mult_add_q1u2.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/db/altera_mult_add_q1u2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687176627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687176627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_q1u2 nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_mult_cell:the_nios1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated " "Elaborating entity \"altera_mult_add_q1u2\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_mult_cell:the_nios1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "/home/greblus/altera/13.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 355 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687176630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_mult_cell:the_nios1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_mult_cell:the_nios1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_q1u2.v" "altera_mult_add_rtl1" { Text "/home/greblus/fpga_fun/nios2_cpu/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687176680 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "systolic_adder_output altera_mult_add_rtl.v(695) " "Verilog HDL warning at altera_mult_add_rtl.v(695): object systolic_adder_output used but never assigned" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/greblus/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 695 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1493687176707 "|nios2|nios1:inst|nios1_nios2_qsys_0:nios2_qsys_0|nios1_nios2_qsys_0_mult_cell:the_nios1_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_mult_cell:the_nios1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_mult_cell:the_nios1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "/home/greblus/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687176776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_mult_cell:the_nios1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_mult_cell:the_nios1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "/home/greblus/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687176787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_mult_cell:the_nios1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_mult_cell:the_nios1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/home/greblus/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687176806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_mult_cell:the_nios1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_mult_cell:the_nios1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "/home/greblus/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687176821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_mult_cell:the_nios1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_mult_cell:the_nios1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "/home/greblus/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 810 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687176859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_mult_cell:the_nios1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_mult_cell:the_nios1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/home/greblus/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687176880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_mult_cell:the_nios1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_mult_cell:the_nios1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "/home/greblus/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687176897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_scanchain nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_mult_cell:the_nios1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block " "Elaborating entity \"ama_scanchain\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_mult_cell:the_nios1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block\"" {  } { { "altera_mult_add_rtl.v" "scanchain_block" { Text "/home/greblus/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687176912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_with_ext_function nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_mult_cell:the_nios1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block\|ama_register_with_ext_function:scanchain_register_block_0 " "Elaborating entity \"ama_register_with_ext_function\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_mult_cell:the_nios1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block\|ama_register_with_ext_function:scanchain_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "scanchain_register_block_0" { Text "/home/greblus/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2699 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687176927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_mult_cell:the_nios1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_mult_cell:the_nios1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "/home/greblus/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 837 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687176963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_mult_cell:the_nios1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_mult_cell:the_nios1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "/home/greblus/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687176988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_mult_cell:the_nios1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_mult_cell:the_nios1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/home/greblus/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687177004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_mult_cell:the_nios1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_mult_cell:the_nios1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/home/greblus/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687177019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_mult_cell:the_nios1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_mult_cell:the_nios1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "/home/greblus/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 845 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687177115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_mult_cell:the_nios1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_mult_cell:the_nios1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "/home/greblus/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2030 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687177158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_mult_cell:the_nios1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_mult_cell:the_nios1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "/home/greblus/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2033 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687177171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_mult_cell:the_nios1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_mult_cell:the_nios1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "/home/greblus/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 853 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687177188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_mult_cell:the_nios1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_mult_cell:the_nios1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/home/greblus/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687177211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_mult_cell:the_nios1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_mult_cell:the_nios1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/home/greblus/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687177226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_accumulator_function nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_mult_cell:the_nios1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block " "Elaborating entity \"ama_accumulator_function\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_mult_cell:the_nios1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block\"" {  } { { "altera_mult_add_rtl.v" "accumulator_block" { Text "/home/greblus/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 874 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687177241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_mult_cell:the_nios1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_mult_cell:the_nios1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "/home/greblus/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 901 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687177254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_mult_cell:the_nios1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2 " "Elaborating entity \"altera_mult_add\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_mult_cell:the_nios1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\"" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0_mult_cell.v" "the_altmult_add_part_2" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0_mult_cell.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687177283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_s1u2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_s1u2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_s1u2 " "Found entity 1: altera_mult_add_s1u2" {  } { { "db/altera_mult_add_s1u2.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/db/altera_mult_add_s1u2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687177379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687177379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_s1u2 nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_mult_cell:the_nios1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated " "Elaborating entity \"altera_mult_add_s1u2\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_mult_cell:the_nios1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "/home/greblus/altera/13.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 355 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687177382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_mult_cell:the_nios1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_mult_cell:the_nios1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_s1u2.v" "altera_mult_add_rtl1" { Text "/home/greblus/fpga_fun/nios2_cpu/db/altera_mult_add_s1u2.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687177414 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "systolic_adder_output altera_mult_add_rtl.v(695) " "Verilog HDL warning at altera_mult_add_rtl.v(695): object systolic_adder_output used but never assigned" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/greblus/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 695 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1493687177440 "|nios2|nios1:inst|nios1_nios2_qsys_0:nios2_qsys_0|nios1_nios2_qsys_0_mult_cell:the_nios1_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_accumulator_function nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_mult_cell:the_nios1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block " "Elaborating entity \"ama_accumulator_function\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_mult_cell:the_nios1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block\"" {  } { { "altera_mult_add_rtl.v" "accumulator_block" { Text "/home/greblus/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 874 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687177772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_nios2_qsys_0_nios2_oci nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci " "Elaborating entity \"nios1_nios2_qsys_0_nios2_oci\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\"" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "the_nios1_nios2_qsys_0_nios2_oci" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 10049 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687177787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_nios2_qsys_0_nios2_oci_debug nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_nios2_oci_debug:the_nios1_nios2_qsys_0_nios2_oci_debug " "Elaborating entity \"nios1_nios2_qsys_0_nios2_oci_debug\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_nios2_oci_debug:the_nios1_nios2_qsys_0_nios2_oci_debug\"" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "the_nios1_nios2_qsys_0_nios2_oci_debug" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 3393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687177836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_nios2_oci_debug:the_nios1_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_nios2_oci_debug:the_nios1_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "the_altera_std_synchronizer" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687177849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_nios2_qsys_0_nios2_ocimem nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_nios2_ocimem:the_nios1_nios2_qsys_0_nios2_ocimem " "Elaborating entity \"nios1_nios2_qsys_0_nios2_ocimem\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_nios2_ocimem:the_nios1_nios2_qsys_0_nios2_ocimem\"" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "the_nios1_nios2_qsys_0_nios2_ocimem" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 3413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687177856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_nios2_qsys_0_ociram_sp_ram_module nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_nios2_ocimem:the_nios1_nios2_qsys_0_nios2_ocimem\|nios1_nios2_qsys_0_ociram_sp_ram_module:nios1_nios2_qsys_0_ociram_sp_ram " "Elaborating entity \"nios1_nios2_qsys_0_ociram_sp_ram_module\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_nios2_ocimem:the_nios1_nios2_qsys_0_nios2_ocimem\|nios1_nios2_qsys_0_ociram_sp_ram_module:nios1_nios2_qsys_0_ociram_sp_ram\"" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "nios1_nios2_qsys_0_ociram_sp_ram" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 902 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687177884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_nios2_ocimem:the_nios1_nios2_qsys_0_nios2_ocimem\|nios1_nios2_qsys_0_ociram_sp_ram_module:nios1_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_nios2_ocimem:the_nios1_nios2_qsys_0_nios2_ocimem\|nios1_nios2_qsys_0_ociram_sp_ram_module:nios1_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "the_altsyncram" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687177899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vu81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vu81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vu81 " "Found entity 1: altsyncram_vu81" {  } { { "db/altsyncram_vu81.tdf" "" { Text "/home/greblus/fpga_fun/nios2_cpu/db/altsyncram_vu81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687178001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687178001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vu81 nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_nios2_ocimem:the_nios1_nios2_qsys_0_nios2_ocimem\|nios1_nios2_qsys_0_ociram_sp_ram_module:nios1_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_vu81:auto_generated " "Elaborating entity \"altsyncram_vu81\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_nios2_ocimem:the_nios1_nios2_qsys_0_nios2_ocimem\|nios1_nios2_qsys_0_ociram_sp_ram_module:nios1_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_vu81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/greblus/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687178003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_nios2_qsys_0_nios2_avalon_reg nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_nios2_avalon_reg:the_nios1_nios2_qsys_0_nios2_avalon_reg " "Elaborating entity \"nios1_nios2_qsys_0_nios2_avalon_reg\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_nios2_avalon_reg:the_nios1_nios2_qsys_0_nios2_avalon_reg\"" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "the_nios1_nios2_qsys_0_nios2_avalon_reg" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 3432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687178082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_nios2_qsys_0_nios2_oci_break nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_nios2_oci_break:the_nios1_nios2_qsys_0_nios2_oci_break " "Elaborating entity \"nios1_nios2_qsys_0_nios2_oci_break\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_nios2_oci_break:the_nios1_nios2_qsys_0_nios2_oci_break\"" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "the_nios1_nios2_qsys_0_nios2_oci_break" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 3463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687178094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_nios2_qsys_0_nios2_oci_xbrk nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_nios2_oci_xbrk:the_nios1_nios2_qsys_0_nios2_oci_xbrk " "Elaborating entity \"nios1_nios2_qsys_0_nios2_oci_xbrk\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_nios2_oci_xbrk:the_nios1_nios2_qsys_0_nios2_oci_xbrk\"" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "the_nios1_nios2_qsys_0_nios2_oci_xbrk" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 3486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687178120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_nios2_qsys_0_nios2_oci_dbrk nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_nios2_oci_dbrk:the_nios1_nios2_qsys_0_nios2_oci_dbrk " "Elaborating entity \"nios1_nios2_qsys_0_nios2_oci_dbrk\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_nios2_oci_dbrk:the_nios1_nios2_qsys_0_nios2_oci_dbrk\"" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "the_nios1_nios2_qsys_0_nios2_oci_dbrk" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 3513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687178129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_nios2_qsys_0_nios2_oci_itrace nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_nios2_oci_itrace:the_nios1_nios2_qsys_0_nios2_oci_itrace " "Elaborating entity \"nios1_nios2_qsys_0_nios2_oci_itrace\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_nios2_oci_itrace:the_nios1_nios2_qsys_0_nios2_oci_itrace\"" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "the_nios1_nios2_qsys_0_nios2_oci_itrace" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 3554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687178139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_nios2_qsys_0_nios2_oci_dtrace nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_nios2_oci_dtrace:the_nios1_nios2_qsys_0_nios2_oci_dtrace " "Elaborating entity \"nios1_nios2_qsys_0_nios2_oci_dtrace\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_nios2_oci_dtrace:the_nios1_nios2_qsys_0_nios2_oci_dtrace\"" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "the_nios1_nios2_qsys_0_nios2_oci_dtrace" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 3569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687178163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_nios2_qsys_0_nios2_oci_td_mode nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_nios2_oci_dtrace:the_nios1_nios2_qsys_0_nios2_oci_dtrace\|nios1_nios2_qsys_0_nios2_oci_td_mode:nios1_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios1_nios2_qsys_0_nios2_oci_td_mode\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_nios2_oci_dtrace:the_nios1_nios2_qsys_0_nios2_oci_dtrace\|nios1_nios2_qsys_0_nios2_oci_td_mode:nios1_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "nios1_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 2267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687178183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_nios2_qsys_0_nios2_oci_fifo nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_nios2_oci_fifo:the_nios1_nios2_qsys_0_nios2_oci_fifo " "Elaborating entity \"nios1_nios2_qsys_0_nios2_oci_fifo\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_nios2_oci_fifo:the_nios1_nios2_qsys_0_nios2_oci_fifo\"" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "the_nios1_nios2_qsys_0_nios2_oci_fifo" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 3588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687178189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_nios2_qsys_0_nios2_oci_compute_input_tm_cnt nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_nios2_oci_fifo:the_nios1_nios2_qsys_0_nios2_oci_fifo\|nios1_nios2_qsys_0_nios2_oci_compute_input_tm_cnt:the_nios1_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"nios1_nios2_qsys_0_nios2_oci_compute_input_tm_cnt\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_nios2_oci_fifo:the_nios1_nios2_qsys_0_nios2_oci_fifo\|nios1_nios2_qsys_0_nios2_oci_compute_input_tm_cnt:the_nios1_nios2_qsys_0_nios2_oci_compute_input_tm_cnt\"" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "the_nios1_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 2598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687178246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_nios2_qsys_0_nios2_oci_fifo_wrptr_inc nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_nios2_oci_fifo:the_nios1_nios2_qsys_0_nios2_oci_fifo\|nios1_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_nios1_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"nios1_nios2_qsys_0_nios2_oci_fifo_wrptr_inc\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_nios2_oci_fifo:the_nios1_nios2_qsys_0_nios2_oci_fifo\|nios1_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_nios1_nios2_qsys_0_nios2_oci_fifo_wrptr_inc\"" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "the_nios1_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 2607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687178251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_nios2_qsys_0_nios2_oci_fifo_cnt_inc nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_nios2_oci_fifo:the_nios1_nios2_qsys_0_nios2_oci_fifo\|nios1_nios2_qsys_0_nios2_oci_fifo_cnt_inc:the_nios1_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Elaborating entity \"nios1_nios2_qsys_0_nios2_oci_fifo_cnt_inc\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_nios2_oci_fifo:the_nios1_nios2_qsys_0_nios2_oci_fifo\|nios1_nios2_qsys_0_nios2_oci_fifo_cnt_inc:the_nios1_nios2_qsys_0_nios2_oci_fifo_cnt_inc\"" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "the_nios1_nios2_qsys_0_nios2_oci_fifo_cnt_inc" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 2616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687178256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_nios2_qsys_0_oci_test_bench nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_nios2_oci_fifo:the_nios1_nios2_qsys_0_nios2_oci_fifo\|nios1_nios2_qsys_0_oci_test_bench:the_nios1_nios2_qsys_0_oci_test_bench " "Elaborating entity \"nios1_nios2_qsys_0_oci_test_bench\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_nios2_oci_fifo:the_nios1_nios2_qsys_0_nios2_oci_fifo\|nios1_nios2_qsys_0_oci_test_bench:the_nios1_nios2_qsys_0_oci_test_bench\"" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "the_nios1_nios2_qsys_0_oci_test_bench" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687178261 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "nios1_nios2_qsys_0_oci_test_bench " "Entity \"nios1_nios2_qsys_0_oci_test_bench\" contains only dangling pins" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "the_nios1_nios2_qsys_0_oci_test_bench" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 2624 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1493687178262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_nios2_qsys_0_nios2_oci_pib nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_nios2_oci_pib:the_nios1_nios2_qsys_0_nios2_oci_pib " "Elaborating entity \"nios1_nios2_qsys_0_nios2_oci_pib\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_nios2_oci_pib:the_nios1_nios2_qsys_0_nios2_oci_pib\"" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "the_nios1_nios2_qsys_0_nios2_oci_pib" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 3598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687178266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_nios2_qsys_0_nios2_oci_im nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_nios2_oci_im:the_nios1_nios2_qsys_0_nios2_oci_im " "Elaborating entity \"nios1_nios2_qsys_0_nios2_oci_im\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_nios2_oci_im:the_nios1_nios2_qsys_0_nios2_oci_im\"" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "the_nios1_nios2_qsys_0_nios2_oci_im" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 3619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687178272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_nios2_qsys_0_jtag_debug_module_wrapper nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_jtag_debug_module_wrapper:the_nios1_nios2_qsys_0_jtag_debug_module_wrapper " "Elaborating entity \"nios1_nios2_qsys_0_jtag_debug_module_wrapper\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_jtag_debug_module_wrapper:the_nios1_nios2_qsys_0_jtag_debug_module_wrapper\"" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "the_nios1_nios2_qsys_0_jtag_debug_module_wrapper" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 3724 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687178282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_nios2_qsys_0_jtag_debug_module_tck nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_jtag_debug_module_wrapper:the_nios1_nios2_qsys_0_jtag_debug_module_wrapper\|nios1_nios2_qsys_0_jtag_debug_module_tck:the_nios1_nios2_qsys_0_jtag_debug_module_tck " "Elaborating entity \"nios1_nios2_qsys_0_jtag_debug_module_tck\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_jtag_debug_module_wrapper:the_nios1_nios2_qsys_0_jtag_debug_module_wrapper\|nios1_nios2_qsys_0_jtag_debug_module_tck:the_nios1_nios2_qsys_0_jtag_debug_module_tck\"" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_nios1_nios2_qsys_0_jtag_debug_module_tck" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687178295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_nios2_qsys_0_jtag_debug_module_sysclk nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_jtag_debug_module_wrapper:the_nios1_nios2_qsys_0_jtag_debug_module_wrapper\|nios1_nios2_qsys_0_jtag_debug_module_sysclk:the_nios1_nios2_qsys_0_jtag_debug_module_sysclk " "Elaborating entity \"nios1_nios2_qsys_0_jtag_debug_module_sysclk\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_jtag_debug_module_wrapper:the_nios1_nios2_qsys_0_jtag_debug_module_wrapper\|nios1_nios2_qsys_0_jtag_debug_module_sysclk:the_nios1_nios2_qsys_0_jtag_debug_module_sysclk\"" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_nios1_nios2_qsys_0_jtag_debug_module_sysclk" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687178324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_jtag_debug_module_wrapper:the_nios1_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios1_nios2_qsys_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_jtag_debug_module_wrapper:the_nios1_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios1_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0_jtag_debug_module_wrapper.v" "nios1_nios2_qsys_0_jtag_debug_module_phy" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687178350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_jtag_debug_module_wrapper:the_nios1_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios1_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_jtag_debug_module_wrapper:the_nios1_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios1_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/greblus/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687178356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_onchip_memory2_0 nios1:inst\|nios1_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"nios1_onchip_memory2_0\" for hierarchy \"nios1:inst\|nios1_onchip_memory2_0:onchip_memory2_0\"" {  } { { "nios1/synthesis/nios1.v" "onchip_memory2_0" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/nios1.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687178366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios1:inst\|nios1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios1:inst\|nios1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "nios1/synthesis/submodules/nios1_onchip_memory2_0.v" "the_altsyncram" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687178379 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios1:inst\|nios1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios1:inst\|nios1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "nios1/synthesis/submodules/nios1_onchip_memory2_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493687178399 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios1:inst\|nios1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios1:inst\|nios1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687178400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios1_onchip_memory2_0.hex " "Parameter \"init_file\" = \"nios1_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687178400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687178400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687178400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687178400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687178400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687178400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687178400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687178400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687178400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687178400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687178400 ""}  } { { "nios1/synthesis/submodules/nios1_onchip_memory2_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493687178400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4rc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4rc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4rc1 " "Found entity 1: altsyncram_4rc1" {  } { { "db/altsyncram_4rc1.tdf" "" { Text "/home/greblus/fpga_fun/nios2_cpu/db/altsyncram_4rc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687178479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687178479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4rc1 nios1:inst\|nios1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_4rc1:auto_generated " "Elaborating entity \"altsyncram_4rc1\" for hierarchy \"nios1:inst\|nios1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_4rc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/greblus/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687178481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_jtag_uart_0 nios1:inst\|nios1_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"nios1_jtag_uart_0\" for hierarchy \"nios1:inst\|nios1_jtag_uart_0:jtag_uart_0\"" {  } { { "nios1/synthesis/nios1.v" "jtag_uart_0" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/nios1.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687178590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_jtag_uart_0_scfifo_w nios1:inst\|nios1_jtag_uart_0:jtag_uart_0\|nios1_jtag_uart_0_scfifo_w:the_nios1_jtag_uart_0_scfifo_w " "Elaborating entity \"nios1_jtag_uart_0_scfifo_w\" for hierarchy \"nios1:inst\|nios1_jtag_uart_0:jtag_uart_0\|nios1_jtag_uart_0_scfifo_w:the_nios1_jtag_uart_0_scfifo_w\"" {  } { { "nios1/synthesis/submodules/nios1_jtag_uart_0.v" "the_nios1_jtag_uart_0_scfifo_w" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687178604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios1:inst\|nios1_jtag_uart_0:jtag_uart_0\|nios1_jtag_uart_0_scfifo_w:the_nios1_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios1:inst\|nios1_jtag_uart_0:jtag_uart_0\|nios1_jtag_uart_0_scfifo_w:the_nios1_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "nios1/synthesis/submodules/nios1_jtag_uart_0.v" "wfifo" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687178739 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios1:inst\|nios1_jtag_uart_0:jtag_uart_0\|nios1_jtag_uart_0_scfifo_w:the_nios1_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios1:inst\|nios1_jtag_uart_0:jtag_uart_0\|nios1_jtag_uart_0_scfifo_w:the_nios1_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "nios1/synthesis/submodules/nios1_jtag_uart_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493687178746 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios1:inst\|nios1_jtag_uart_0:jtag_uart_0\|nios1_jtag_uart_0_scfifo_w:the_nios1_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios1:inst\|nios1_jtag_uart_0:jtag_uart_0\|nios1_jtag_uart_0_scfifo_w:the_nios1_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687178746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687178746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687178746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687178746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687178746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687178746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687178746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687178746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687178746 ""}  } { { "nios1/synthesis/submodules/nios1_jtag_uart_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493687178746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "/home/greblus/fpga_fun/nios2_cpu/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687178818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687178818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 nios1:inst\|nios1_jtag_uart_0:jtag_uart_0\|nios1_jtag_uart_0_scfifo_w:the_nios1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"nios1:inst\|nios1_jtag_uart_0:jtag_uart_0\|nios1_jtag_uart_0_scfifo_w:the_nios1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/greblus/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687178819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "/home/greblus/fpga_fun/nios2_cpu/db/a_dpfifo_q131.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687178829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687178829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 nios1:inst\|nios1_jtag_uart_0:jtag_uart_0\|nios1_jtag_uart_0_scfifo_w:the_nios1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Elaborating entity \"a_dpfifo_q131\" for hierarchy \"nios1:inst\|nios1_jtag_uart_0:jtag_uart_0\|nios1_jtag_uart_0_scfifo_w:the_nios1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "/home/greblus/fpga_fun/nios2_cpu/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687178830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/greblus/fpga_fun/nios2_cpu/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687178840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687178840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios1:inst\|nios1_jtag_uart_0:jtag_uart_0\|nios1_jtag_uart_0_scfifo_w:the_nios1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios1:inst\|nios1_jtag_uart_0:jtag_uart_0\|nios1_jtag_uart_0_scfifo_w:the_nios1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "/home/greblus/fpga_fun/nios2_cpu/db/a_dpfifo_q131.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687178842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "/home/greblus/fpga_fun/nios2_cpu/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687178919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687178919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 nios1:inst\|nios1_jtag_uart_0:jtag_uart_0\|nios1_jtag_uart_0_scfifo_w:the_nios1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"nios1:inst\|nios1_jtag_uart_0:jtag_uart_0\|nios1_jtag_uart_0_scfifo_w:the_nios1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/greblus/fpga_fun/nios2_cpu/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687178920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "/home/greblus/fpga_fun/nios2_cpu/db/dpram_nl21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687178999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687178999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 nios1:inst\|nios1_jtag_uart_0:jtag_uart_0\|nios1_jtag_uart_0_scfifo_w:the_nios1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Elaborating entity \"dpram_nl21\" for hierarchy \"nios1:inst\|nios1_jtag_uart_0:jtag_uart_0\|nios1_jtag_uart_0_scfifo_w:the_nios1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "/home/greblus/fpga_fun/nios2_cpu/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687179001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "/home/greblus/fpga_fun/nios2_cpu/db/altsyncram_r1m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687179078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687179078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 nios1:inst\|nios1_jtag_uart_0:jtag_uart_0\|nios1_jtag_uart_0_scfifo_w:the_nios1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Elaborating entity \"altsyncram_r1m1\" for hierarchy \"nios1:inst\|nios1_jtag_uart_0:jtag_uart_0\|nios1_jtag_uart_0_scfifo_w:the_nios1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "/home/greblus/fpga_fun/nios2_cpu/db/dpram_nl21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687179080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "/home/greblus/fpga_fun/nios2_cpu/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687179166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687179166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob nios1:inst\|nios1_jtag_uart_0:jtag_uart_0\|nios1_jtag_uart_0_scfifo_w:the_nios1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"nios1:inst\|nios1_jtag_uart_0:jtag_uart_0\|nios1_jtag_uart_0_scfifo_w:the_nios1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "/home/greblus/fpga_fun/nios2_cpu/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687179168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_jtag_uart_0_scfifo_r nios1:inst\|nios1_jtag_uart_0:jtag_uart_0\|nios1_jtag_uart_0_scfifo_r:the_nios1_jtag_uart_0_scfifo_r " "Elaborating entity \"nios1_jtag_uart_0_scfifo_r\" for hierarchy \"nios1:inst\|nios1_jtag_uart_0:jtag_uart_0\|nios1_jtag_uart_0_scfifo_r:the_nios1_jtag_uart_0_scfifo_r\"" {  } { { "nios1/synthesis/submodules/nios1_jtag_uart_0.v" "the_nios1_jtag_uart_0_scfifo_r" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687179180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios1:inst\|nios1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios1_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios1:inst\|nios1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios1_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "nios1/synthesis/submodules/nios1_jtag_uart_0.v" "nios1_jtag_uart_0_alt_jtag_atlantic" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687179333 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios1:inst\|nios1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios1_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios1:inst\|nios1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios1_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "nios1/synthesis/submodules/nios1_jtag_uart_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493687179356 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios1:inst\|nios1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios1_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"nios1:inst\|nios1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios1_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687179356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687179356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687179356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687179356 ""}  } { { "nios1/synthesis/submodules/nios1_jtag_uart_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493687179356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_mm_interconnect_0 nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nios1_mm_interconnect_0\" for hierarchy \"nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\"" {  } { { "nios1/synthesis/nios1.v" "mm_interconnect_0" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/nios1.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687179366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_translator" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0.v" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687179645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0.v" "nios2_qsys_0_data_master_translator" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0.v" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687179664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0.v" "nios2_qsys_0_jtag_debug_module_translator" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0.v" 520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687179684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0.v" 586 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687179708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0.v" 652 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687179727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0.v" 734 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687179750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0.v" "nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0.v" 816 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687179769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0.v" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0.v" 899 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687179788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios1/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/altera_merlin_slave_agent.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687179814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0.v" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0.v" 940 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687179832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0.v" "onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687179880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios1/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/altera_merlin_slave_agent.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687179903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0.v" "onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0.v" 1064 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687179921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_mm_interconnect_0_addr_router nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|nios1_mm_interconnect_0_addr_router:addr_router " "Elaborating entity \"nios1_mm_interconnect_0_addr_router\" for hierarchy \"nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|nios1_mm_interconnect_0_addr_router:addr_router\"" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0.v" "addr_router" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0.v" 1204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687179968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_mm_interconnect_0_addr_router_default_decode nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|nios1_mm_interconnect_0_addr_router:addr_router\|nios1_mm_interconnect_0_addr_router_default_decode:the_default_decode " "Elaborating entity \"nios1_mm_interconnect_0_addr_router_default_decode\" for hierarchy \"nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|nios1_mm_interconnect_0_addr_router:addr_router\|nios1_mm_interconnect_0_addr_router_default_decode:the_default_decode\"" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0_addr_router.sv" "the_default_decode" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0_addr_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687179995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_mm_interconnect_0_addr_router_001 nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|nios1_mm_interconnect_0_addr_router_001:addr_router_001 " "Elaborating entity \"nios1_mm_interconnect_0_addr_router_001\" for hierarchy \"nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|nios1_mm_interconnect_0_addr_router_001:addr_router_001\"" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0.v" "addr_router_001" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0.v" 1220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687180001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_mm_interconnect_0_addr_router_001_default_decode nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|nios1_mm_interconnect_0_addr_router_001:addr_router_001\|nios1_mm_interconnect_0_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"nios1_mm_interconnect_0_addr_router_001_default_decode\" for hierarchy \"nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|nios1_mm_interconnect_0_addr_router_001:addr_router_001\|nios1_mm_interconnect_0_addr_router_001_default_decode:the_default_decode\"" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0_addr_router_001.sv" "the_default_decode" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0_addr_router_001.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687180027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_mm_interconnect_0_id_router nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|nios1_mm_interconnect_0_id_router:id_router " "Elaborating entity \"nios1_mm_interconnect_0_id_router\" for hierarchy \"nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|nios1_mm_interconnect_0_id_router:id_router\"" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0.v" "id_router" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0.v" 1236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687180032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_mm_interconnect_0_id_router_default_decode nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|nios1_mm_interconnect_0_id_router:id_router\|nios1_mm_interconnect_0_id_router_default_decode:the_default_decode " "Elaborating entity \"nios1_mm_interconnect_0_id_router_default_decode\" for hierarchy \"nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|nios1_mm_interconnect_0_id_router:id_router\|nios1_mm_interconnect_0_id_router_default_decode:the_default_decode\"" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0_id_router.sv" "the_default_decode" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0_id_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687180042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_mm_interconnect_0_id_router_001 nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|nios1_mm_interconnect_0_id_router_001:id_router_001 " "Elaborating entity \"nios1_mm_interconnect_0_id_router_001\" for hierarchy \"nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|nios1_mm_interconnect_0_id_router_001:id_router_001\"" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0.v" "id_router_001" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0.v" 1252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687180047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_mm_interconnect_0_id_router_001_default_decode nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|nios1_mm_interconnect_0_id_router_001:id_router_001\|nios1_mm_interconnect_0_id_router_001_default_decode:the_default_decode " "Elaborating entity \"nios1_mm_interconnect_0_id_router_001_default_decode\" for hierarchy \"nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|nios1_mm_interconnect_0_id_router_001:id_router_001\|nios1_mm_interconnect_0_id_router_001_default_decode:the_default_decode\"" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0_id_router_001.sv" "the_default_decode" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0_id_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687180057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_mm_interconnect_0_id_router_002 nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|nios1_mm_interconnect_0_id_router_002:id_router_002 " "Elaborating entity \"nios1_mm_interconnect_0_id_router_002\" for hierarchy \"nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|nios1_mm_interconnect_0_id_router_002:id_router_002\"" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0.v" "id_router_002" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0.v" 1268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687180062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_mm_interconnect_0_id_router_002_default_decode nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|nios1_mm_interconnect_0_id_router_002:id_router_002\|nios1_mm_interconnect_0_id_router_002_default_decode:the_default_decode " "Elaborating entity \"nios1_mm_interconnect_0_id_router_002_default_decode\" for hierarchy \"nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|nios1_mm_interconnect_0_id_router_002:id_router_002\|nios1_mm_interconnect_0_id_router_002_default_decode:the_default_decode\"" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0_id_router_002.sv" "the_default_decode" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687180072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:limiter\"" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0.v" "limiter" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0.v" 1316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687180077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\"" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0.v" "burst_adapter" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0.v" 1412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687180105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba\"" {  } { { "nios1/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.the_ba" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/altera_merlin_burst_adapter.sv" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687180115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_mm_interconnect_0_cmd_xbar_demux nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|nios1_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"nios1_mm_interconnect_0_cmd_xbar_demux\" for hierarchy \"nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|nios1_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0.v" "cmd_xbar_demux" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0.v" 1435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687180123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_mm_interconnect_0_cmd_xbar_demux_001 nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|nios1_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"nios1_mm_interconnect_0_cmd_xbar_demux_001\" for hierarchy \"nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|nios1_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0.v" "cmd_xbar_demux_001" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0.v" 1464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687180133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_mm_interconnect_0_cmd_xbar_mux nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|nios1_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"nios1_mm_interconnect_0_cmd_xbar_mux\" for hierarchy \"nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|nios1_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0.v" "cmd_xbar_mux" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0.v" 1487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687180145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|nios1_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|nios1_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0_cmd_xbar_mux.sv" "arb" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687180165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|nios1_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|nios1_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios1/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687180172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_mm_interconnect_0_cmd_xbar_mux_002 nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|nios1_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002 " "Elaborating entity \"nios1_mm_interconnect_0_cmd_xbar_mux_002\" for hierarchy \"nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|nios1_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002\"" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0.v" "cmd_xbar_mux_002" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0.v" 1527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687180182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_mm_interconnect_0_rsp_xbar_demux nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|nios1_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"nios1_mm_interconnect_0_rsp_xbar_demux\" for hierarchy \"nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|nios1_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0.v" "rsp_xbar_demux" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0.v" 1550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687180190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_mm_interconnect_0_rsp_xbar_demux_002 nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|nios1_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"nios1_mm_interconnect_0_rsp_xbar_demux_002\" for hierarchy \"nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|nios1_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0.v" "rsp_xbar_demux_002" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0.v" 1590 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687180203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_mm_interconnect_0_rsp_xbar_mux nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|nios1_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"nios1_mm_interconnect_0_rsp_xbar_mux\" for hierarchy \"nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|nios1_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0.v" "rsp_xbar_mux" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0.v" 1613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687180211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|nios1_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|nios1_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0_rsp_xbar_mux.sv" "arb" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0_rsp_xbar_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687180229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_mm_interconnect_0_rsp_xbar_mux_001 nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|nios1_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"nios1_mm_interconnect_0_rsp_xbar_mux_001\" for hierarchy \"nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|nios1_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0.v" "rsp_xbar_mux_001" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0.v" 1642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687180236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|nios1_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|nios1_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0_rsp_xbar_mux_001.sv" "arb" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0_rsp_xbar_mux_001.sv" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687180260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|nios1_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|nios1_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios1/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687180266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:width_adapter\"" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0.v" "width_adapter" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0.v" 1706 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687180274 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(728) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(728): object \"aligned_addr\" assigned a value but never read" {  } { { "nios1/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/altera_merlin_width_adapter.sv" 728 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1493687180295 "|nios2|nios1:inst|nios1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(729) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(729): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "nios1/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/altera_merlin_width_adapter.sv" 729 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1493687180295 "|nios2|nios1:inst|nios1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:width_adapter_001 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:width_adapter_001\"" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0.v" "width_adapter_001" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0.v" 1770 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687180350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_irq_mapper nios1:inst\|nios1_irq_mapper:irq_mapper " "Elaborating entity \"nios1_irq_mapper\" for hierarchy \"nios1:inst\|nios1_irq_mapper:irq_mapper\"" {  } { { "nios1/synthesis/nios1.v" "irq_mapper" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/nios1.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687180403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios1:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios1:inst\|altera_reset_controller:rst_controller\"" {  } { { "nios1/synthesis/nios1.v" "rst_controller" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/nios1.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687180409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios1:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios1:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "nios1/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687180419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios1:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios1:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "nios1/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687180424 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_nios1_nios2_qsys_0_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_nios1_nios2_qsys_0_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "the_nios1_nios2_qsys_0_nios2_oci_itrace" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 3554 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1493687182015 "|nios2|nios1:inst|nios1_nios2_qsys_0:nios2_qsys_0|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci|nios1_nios2_qsys_0_nios2_oci_itrace:the_nios1_nios2_qsys_0_nios2_oci_itrace"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|Add17 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|Add17\"" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "Add17" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 8673 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493687189817 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_mult_cell:the_nios1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_mult_cell:the_nios1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "/home/greblus/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1990 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493687189817 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_mult_cell:the_nios1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_mult_cell:the_nios1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "/home/greblus/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1990 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493687189817 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1493687189817 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|lpm_add_sub:Add17 " "Elaborated megafunction instantiation \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|lpm_add_sub:Add17\"" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 8673 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493687189876 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|lpm_add_sub:Add17 " "Instantiated megafunction \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|lpm_add_sub:Add17\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 33 " "Parameter \"LPM_WIDTH\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687189877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687189877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687189877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687189877 ""}  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 8673 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493687189877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qvi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qvi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qvi " "Found entity 1: add_sub_qvi" {  } { { "db/add_sub_qvi.tdf" "" { Text "/home/greblus/fpga_fun/nios2_cpu/db/add_sub_qvi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687189950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687189950 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_mult_cell:the_nios1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_mult_cell:the_nios1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/greblus/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1990 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493687190003 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_mult_cell:the_nios1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_mult_cell:the_nios1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687190004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687190004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687190004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687190004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687190004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687190004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687190004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687190004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687190004 ""}  } { { "altera_mult_add_rtl.v" "" { Text "/home/greblus/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1990 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493687190004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jp01 " "Found entity 1: mult_jp01" {  } { { "db/mult_jp01.tdf" "" { Text "/home/greblus/fpga_fun/nios2_cpu/db/mult_jp01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687190075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687190075 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_mult_cell:the_nios1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_mult_cell:the_nios1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/greblus/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1990 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493687190103 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_mult_cell:the_nios1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_mult_cell:the_nios1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687190103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687190103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687190103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687190103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687190103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687190103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687190103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687190103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687190103 ""}  } { { "altera_mult_add_rtl.v" "" { Text "/home/greblus/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1990 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493687190103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j011 " "Found entity 1: mult_j011" {  } { { "db/mult_j011.tdf" "" { Text "/home/greblus/fpga_fun/nios2_cpu/db/mult_j011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687190175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687190175 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Quartus II" 0 -1 1493687191667 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Quartus II" 0 -1 1493687191667 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports OpenCore Plus feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Quartus II" 0 -1 1493687191875 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Quartus II" 0 -1 1493687191875 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Quartus II" 0 -1 1493687191875 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Quartus II" 0 -1 1493687191876 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Quartus II" 0 -1 1493687191876 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1493687191897 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "/home/greblus/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 5990 -1 0 } } { "nios1/synthesis/submodules/nios1_jtag_uart_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_jtag_uart_0.v" 393 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/home/greblus/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 5580 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/home/greblus/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 223 -1 0 } } { "nios1/synthesis/submodules/nios1_jtag_uart_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_jtag_uart_0.v" 348 -1 0 } } { "nios1/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 6022 -1 0 } } { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 9163 -1 0 } } { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 1010 -1 0 } } { "nios1/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 5954 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1493687192163 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1493687192164 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493687196343 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "82 " "82 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1493687199708 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493687200152 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "/home/greblus/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "/home/greblus/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1493687200394 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1493687200394 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "/home/greblus/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493687200524 "|nios2|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1493687200524 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493687200736 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/greblus/fpga_fun/nios2_cpu/output_files/nios2_test.map.smsg " "Generated suppressed messages file /home/greblus/fpga_fun/nios2_cpu/output_files/nios2_test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1493687201251 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1493687202816 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493687202816 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3999 " "Implemented 3999 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1493687204027 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1493687204027 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3745 " "Implemented 3745 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1493687204027 ""} { "Info" "ICUT_CUT_TM_RAMS" "243 " "Implemented 243 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1493687204027 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1493687204027 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1493687204027 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "884 " "Peak virtual memory: 884 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1493687204134 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May  2 03:06:44 2017 " "Processing ended: Tue May  2 03:06:44 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1493687204134 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1493687204134 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1493687204134 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1493687204134 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1493687211966 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1493687211968 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May  2 03:06:50 2017 " "Processing started: Tue May  2 03:06:50 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1493687211968 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1493687211968 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off nios2_test -c nios2_test " "Command: quartus_fit --read_settings_files=off --write_settings_files=off nios2_test -c nios2_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1493687211969 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1493687212010 ""}
{ "Info" "0" "" "Project  = nios2_test" {  } {  } 0 0 "Project  = nios2_test" 0 0 "Fitter" 0 0 1493687212012 ""}
{ "Info" "0" "" "Revision = nios2_test" {  } {  } 0 0 "Revision = nios2_test" 0 0 "Fitter" 0 0 1493687212012 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1493687212580 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "nios2_test EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"nios2_test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1493687212628 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1493687212715 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1493687212715 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1493687213234 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1493687213259 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1493687213814 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1493687213814 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1493687213814 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1493687213814 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "/home/greblus/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/greblus/altera/13.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "/home/greblus/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/greblus/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/greblus/fpga_fun/nios2_cpu/" { { 0 { 0 ""} 0 12545 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1493687213844 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "/home/greblus/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/greblus/altera/13.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "/home/greblus/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/greblus/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/greblus/fpga_fun/nios2_cpu/" { { 0 { 0 ""} 0 12547 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1493687213844 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "/home/greblus/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/greblus/altera/13.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/home/greblus/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/greblus/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/greblus/fpga_fun/nios2_cpu/" { { 0 { 0 ""} 0 12549 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1493687213844 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "/home/greblus/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/greblus/altera/13.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/home/greblus/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/greblus/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/greblus/fpga_fun/nios2_cpu/" { { 0 { 0 ""} 0 12551 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1493687213844 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "/home/greblus/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/greblus/altera/13.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "/home/greblus/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/greblus/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/greblus/fpga_fun/nios2_cpu/" { { 0 { 0 ""} 0 12553 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1493687213844 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1493687213844 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1493687213853 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1493687213906 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 2 " "No exact pin location assignment(s) for 2 pins of 2 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLOCK " "Pin CLOCK not assigned to an exact location on the device" {  } { { "/home/greblus/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/greblus/altera/13.1/quartus/linux64/pin_planner.ppl" { CLOCK } } } { "nios2.bdf" "" { Schematic "/home/greblus/fpga_fun/nios2_cpu/nios2.bdf" { { 264 232 400 280 "CLOCK" "" } } } } { "/home/greblus/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/greblus/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/greblus/fpga_fun/nios2_cpu/" { { 0 { 0 ""} 0 356 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493687214563 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset_reset_n " "Pin reset_reset_n not assigned to an exact location on the device" {  } { { "/home/greblus/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/greblus/altera/13.1/quartus/linux64/pin_planner.ppl" { reset_reset_n } } } { "nios2.bdf" "" { Schematic "/home/greblus/fpga_fun/nios2_cpu/nios2.bdf" { { 304 224 400 320 "reset_reset_n" "" } } } } { "/home/greblus/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/greblus/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reset_reset_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/greblus/fpga_fun/nios2_cpu/" { { 0 { 0 ""} 0 357 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493687214563 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1493687214563 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical AMGP4450_0\] " "set_disable_timing \[get_cells -hierarchical AMGP4450_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1493687215791 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_0\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1493687215791 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_1\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1493687215791 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_2\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1493687215791 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_3\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1493687215791 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_4\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1493687215791 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_5\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1493687215791 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_6\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1493687215791 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_7\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1493687215791 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\] " "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1493687215791 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1493687215791 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1493687215791 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1493687215791 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1493687215791 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1493687215791 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1493687215791 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1493687215791 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1493687215791 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1493687215791 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1493687215791 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1493687215791 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1493687215791 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1493687215791 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1493687215791 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1493687215791 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1493687215791 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1493687215791 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1493687215791 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1493687215791 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1493687215791 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1493687215791 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1493687215791 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1493687215791 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1493687215791 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1493687215791 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1493687215791 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1493687215791 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1493687215791 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1493687215791 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1493687215791 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1493687215791 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1493687215791 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1493687215791 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1493687215791 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1493687215791 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1493687215791 ""}
{ "Info" "ISTA_SDC_FOUND" "nios1/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'nios1/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1493687215922 ""}
{ "Info" "ISTA_SDC_FOUND" "nios1/synthesis/submodules/nios1_nios2_qsys_0.sdc " "Reading SDC File: 'nios1/synthesis/submodules/nios1_nios2_qsys_0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1493687215943 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK " "Node: CLOCK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1493687216020 "|nios2|CLOCK"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1493687216109 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1493687216109 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1493687216109 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1493687216109 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1493687216110 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1493687216110 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1493687216110 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1493687216110 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1493687216110 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node CLOCK~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1493687216700 ""}  } { { "nios2.bdf" "" { Schematic "/home/greblus/fpga_fun/nios2_cpu/nios2.bdf" { { 264 232 400 280 "CLOCK" "" } } } } { "/home/greblus/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/greblus/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLOCK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/greblus/fpga_fun/nios2_cpu/" { { 0 { 0 ""} 0 12533 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1493687216700 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1493687216700 ""}  } { { "/home/greblus/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/greblus/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/greblus/fpga_fun/nios2_cpu/" { { 0 { 0 ""} 0 11849 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1493687216700 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|TPOO7242_7  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|TPOO7242_7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1493687216700 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|TPOO7242_7~0 " "Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|TPOO7242_7~0" {  } { { "pzdyqx.vhd" "" { Text "/home/greblus/altera/13.1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "/home/greblus/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/greblus/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1|TPOO7242_7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/greblus/fpga_fun/nios2_cpu/" { { 0 { 0 ""} 0 12095 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1493687216700 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1493687216700 ""}  } { { "pzdyqx.vhd" "" { Text "/home/greblus/altera/13.1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "/home/greblus/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/greblus/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|TPOO7242_7" } } } } { "/home/greblus/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/greblus/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1|TPOO7242_7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/greblus/fpga_fun/nios2_cpu/" { { 0 { 0 ""} 0 11933 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1493687216700 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|ZNXJ5711_0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|ZNXJ5711_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1493687216701 ""}  } { { "pzdyqx.vhd" "" { Text "/home/greblus/altera/13.1/quartus/libraries/megafunctions/pzdyqx.vhd" 828 -1 0 } } { "/home/greblus/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/greblus/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|ZNXJ5711_0" } } } } { "/home/greblus/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/greblus/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1|ZNXJ5711_0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/greblus/fpga_fun/nios2_cpu/" { { 0 { 0 ""} 0 11955 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1493687216701 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|hq3myc14108phmpo7y7qmhbp98hy0vq~0  " "Automatically promoted node nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1493687216701 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_nios2_oci_debug:the_nios1_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_nios2_oci_debug:the_nios1_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "/home/greblus/altera/13.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "/home/greblus/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/greblus/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_nios2_oci_debug:the_nios1_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "/home/greblus/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/greblus/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { nios1:inst|nios1_nios2_qsys_0:nios2_qsys_0|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci|nios1_nios2_qsys_0_nios2_oci_debug:the_nios1_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/greblus/fpga_fun/nios2_cpu/" { { 0 { 0 ""} 0 1781 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1493687216701 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1493687216701 ""}  } { { "/home/greblus/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/greblus/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { nios1:inst|nios1_nios2_qsys_0:nios2_qsys_0|hq3myc14108phmpo7y7qmhbp98hy0vq~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/greblus/fpga_fun/nios2_cpu/" { { 0 { 0 ""} 0 4973 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1493687216701 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios1:inst\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node nios1:inst\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1493687216701 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " "Destination node nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|hq3myc14108phmpo7y7qmhbp98hy0vq~0" {  } { { "/home/greblus/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/greblus/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { nios1:inst|nios1_nios2_qsys_0:nios2_qsys_0|hq3myc14108phmpo7y7qmhbp98hy0vq~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/greblus/fpga_fun/nios2_cpu/" { { 0 { 0 ""} 0 4973 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1493687216701 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios1:inst\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node nios1:inst\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "nios1/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "/home/greblus/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/greblus/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { nios1:inst|altera_reset_controller:rst_controller|WideOr0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/greblus/fpga_fun/nios2_cpu/" { { 0 { 0 ""} 0 5563 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1493687216701 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1493687216701 ""}  } { { "nios1/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "/home/greblus/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/greblus/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { nios1:inst|altera_reset_controller:rst_controller|r_sync_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/greblus/fpga_fun/nios2_cpu/" { { 0 { 0 ""} 0 432 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1493687216701 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios1:inst\|altera_reset_controller:rst_controller\|merged_reset~0  " "Automatically promoted node nios1:inst\|altera_reset_controller:rst_controller\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1493687216702 ""}  } { { "nios1/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "/home/greblus/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/greblus/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { nios1:inst|altera_reset_controller:rst_controller|merged_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/greblus/fpga_fun/nios2_cpu/" { { 0 { 0 ""} 0 7563 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1493687216702 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1493687218301 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1493687218318 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1493687218319 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1493687218338 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1493687218360 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1493687218377 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1493687218559 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "10 EC " "Packed 10 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1493687218576 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier block " "Packed 64 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1493687218576 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "48 Embedded multiplier output " "Packed 48 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1493687218576 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "32 " "Created 32 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1493687218576 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1493687218576 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 1 0 0 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 1 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1493687218620 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1493687218620 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1493687218620 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 9 6 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 9 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1493687218623 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1493687218623 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1493687218623 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1493687218623 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1493687218623 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1493687218623 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1493687218623 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1493687218623 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1493687218623 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1493687218623 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1493687219013 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1493687220976 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1493687222785 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1493687222858 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1493687224805 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1493687224805 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1493687226603 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "12 " "Router estimated average interconnect usage is 12% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "30 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "/home/greblus/fpga_fun/nios2_cpu/" { { 1 { 0 "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1493687229842 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1493687229842 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1493687230996 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1493687230999 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1493687230999 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1493687230999 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.61 " "Total time spent on timing analysis during the Fitter is 1.61 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1493687231256 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1493687231372 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1493687232992 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1493687233095 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1493687235026 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1493687236800 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/greblus/fpga_fun/nios2_cpu/output_files/nios2_test.fit.smsg " "Generated suppressed messages file /home/greblus/fpga_fun/nios2_cpu/output_files/nios2_test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1493687238377 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "974 " "Peak virtual memory: 974 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1493687240469 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May  2 03:07:20 2017 " "Processing ended: Tue May  2 03:07:20 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1493687240469 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1493687240469 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1493687240469 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1493687240469 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1493687248600 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1493687248603 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May  2 03:07:28 2017 " "Processing started: Tue May  2 03:07:28 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1493687248603 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1493687248603 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off nios2_test -c nios2_test " "Command: quartus_asm --read_settings_files=off --write_settings_files=off nios2_test -c nios2_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1493687248604 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1493687250402 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1493687250437 ""}
{ "Info" "IASM_ASM_USED_TIME_LIMITED_CORE" "" "Design contains a time-limited core -- only a single, time-limited programming file can be generated" {  } {  } 0 115017 "Design contains a time-limited core -- only a single, time-limited programming file can be generated" 0 0 "Assembler" 0 -1 1493687250438 ""}
{ "Warning" "WPGMIO_CAN_NOT_CONVERT_TIME_LIMITED_SOF" "" "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" {  } {  } 0 210042 "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" 0 0 "Assembler" 0 -1 1493687250590 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "629 " "Peak virtual memory: 629 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1493687250906 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May  2 03:07:30 2017 " "Processing ended: Tue May  2 03:07:30 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1493687250906 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1493687250906 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1493687250906 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1493687250906 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1493687255094 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1493687258680 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1493687258682 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May  2 03:07:38 2017 " "Processing started: Tue May  2 03:07:38 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1493687258682 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1493687258682 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta nios2_test -c nios2_test " "Command: quartus_sta nios2_test -c nios2_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1493687258683 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1493687258733 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1493687259403 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1493687259515 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1493687259515 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical AMGP4450_0\] " "set_disable_timing \[get_cells -hierarchical AMGP4450_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1493687260422 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_0\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1493687260422 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_1\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1493687260422 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_2\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1493687260422 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_3\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1493687260422 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_4\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1493687260422 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_5\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1493687260422 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_6\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1493687260422 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_7\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1493687260422 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\] " "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1493687260422 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1493687260422 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1493687260422 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1493687260422 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1493687260422 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1493687260422 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1493687260422 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1493687260422 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1493687260422 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1493687260422 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1493687260422 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1493687260422 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1493687260422 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1493687260422 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1493687260422 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1493687260422 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1493687260422 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1493687260422 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1493687260422 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1493687260422 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1493687260422 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1493687260422 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1493687260422 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1493687260422 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1493687260422 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1493687260422 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1493687260422 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1493687260422 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1493687260422 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1493687260422 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1493687260422 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1493687260422 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1493687260422 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1493687260422 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1493687260422 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1493687260422 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1493687260422 ""}
{ "Info" "ISTA_SDC_FOUND" "nios1/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'nios1/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1493687260530 ""}
{ "Info" "ISTA_SDC_FOUND" "nios1/synthesis/submodules/nios1_nios2_qsys_0.sdc " "Reading SDC File: 'nios1/synthesis/submodules/nios1_nios2_qsys_0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1493687260551 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK " "Node: CLOCK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1493687260595 "|nios2|CLOCK"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1493687260777 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1493687260777 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1493687260777 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1493687260777 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1493687260778 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1493687260796 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 43.212 " "Worst-case setup slack is 43.212" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493687260826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493687260826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.212               0.000 altera_reserved_tck  " "   43.212               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493687260826 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1493687260826 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.453 " "Worst-case hold slack is 0.453" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493687260831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493687260831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 altera_reserved_tck  " "    0.453               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493687260831 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1493687260831 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 46.750 " "Worst-case recovery slack is 46.750" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493687260834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493687260834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.750               0.000 altera_reserved_tck  " "   46.750               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493687260834 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1493687260834 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.632 " "Worst-case removal slack is 1.632" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493687260836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493687260836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.632               0.000 altera_reserved_tck  " "    1.632               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493687260836 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1493687260836 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.505 " "Worst-case minimum pulse width slack is 49.505" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493687260838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493687260838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.505               0.000 altera_reserved_tck  " "   49.505               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493687260838 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1493687260838 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1493687260964 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1493687260964 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1493687260964 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1493687260964 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 196.585 ns " "Worst Case Available Settling Time: 196.585 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1493687260964 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1493687260964 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1493687260964 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1493687260964 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1493687260964 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1493687260971 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1493687261035 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1493687264321 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK " "Node: CLOCK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1493687265038 "|nios2|CLOCK"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1493687265052 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1493687265052 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1493687265052 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1493687265052 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 43.673 " "Worst-case setup slack is 43.673" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493687265111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493687265111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.673               0.000 altera_reserved_tck  " "   43.673               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493687265111 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1493687265111 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.401 " "Worst-case hold slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493687265121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493687265121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 altera_reserved_tck  " "    0.401               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493687265121 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1493687265121 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.049 " "Worst-case recovery slack is 47.049" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493687265131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493687265131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.049               0.000 altera_reserved_tck  " "   47.049               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493687265131 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1493687265131 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.456 " "Worst-case removal slack is 1.456" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493687265142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493687265142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.456               0.000 altera_reserved_tck  " "    1.456               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493687265142 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1493687265142 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.381 " "Worst-case minimum pulse width slack is 49.381" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493687265146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493687265146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.381               0.000 altera_reserved_tck  " "   49.381               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493687265146 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1493687265146 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1493687265333 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1493687265333 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1493687265333 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1493687265333 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 196.818 ns " "Worst Case Available Settling Time: 196.818 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1493687265333 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1493687265333 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1493687265333 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1493687265333 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1493687265333 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1493687265343 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK " "Node: CLOCK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1493687265920 "|nios2|CLOCK"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1493687265934 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1493687265934 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1493687265934 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1493687265934 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.055 " "Worst-case setup slack is 47.055" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493687265948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493687265948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.055               0.000 altera_reserved_tck  " "   47.055               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493687265948 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1493687265948 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.185 " "Worst-case hold slack is 0.185" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493687265960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493687265960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 altera_reserved_tck  " "    0.185               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493687265960 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1493687265960 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.660 " "Worst-case recovery slack is 48.660" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493687265968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493687265968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.660               0.000 altera_reserved_tck  " "   48.660               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493687265968 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1493687265968 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.675 " "Worst-case removal slack is 0.675" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493687265977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493687265977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.675               0.000 altera_reserved_tck  " "    0.675               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493687265977 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1493687265977 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.470 " "Worst-case minimum pulse width slack is 49.470" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493687265984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493687265984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.470               0.000 altera_reserved_tck  " "   49.470               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493687265984 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1493687265984 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1493687266116 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1493687266116 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1493687266116 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1493687266116 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.558 ns " "Worst Case Available Settling Time: 198.558 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1493687266116 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1493687266116 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1493687266116 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1493687266116 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1493687266116 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1493687266764 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1493687266765 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "700 " "Peak virtual memory: 700 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1493687267252 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May  2 03:07:47 2017 " "Processing ended: Tue May  2 03:07:47 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1493687267252 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1493687267252 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1493687267252 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1493687267252 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 40 s " "Quartus II Full Compilation was successful. 0 errors, 40 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1493687271843 ""}
