// Seed: 3600683700
module module_0 (
    output supply0 id_0,
    output logic id_1,
    output supply0 id_2,
    input wor id_3,
    input wand id_4,
    input tri id_5,
    input tri1 id_6,
    output logic id_7
);
  assign id_0 = id_5 * -1;
  always @(-1, id_5 ^ id_5) id_1 = id_5;
  generate
    if (1)
      always @(negedge id_5) begin : LABEL_0
        id_7 <= id_3;
        disable id_9;
      end
    else begin : LABEL_1
      assign id_7 = -1;
      assign id_1 = -1'h0;
    end
  endgenerate
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    output logic id_0,
    output wire id_1,
    output logic id_2,
    input wire id_3,
    input wor id_4,
    input tri1 id_5,
    input supply0 id_6,
    input uwire id_7,
    input supply1 id_8
);
  wire id_10;
  wire id_11;
  always @(posedge id_8) for (id_1 = 1; -1; id_0 = -1) id_2 = id_10;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_1,
      id_8,
      id_6,
      id_5,
      id_7,
      id_0
  );
endmodule
