{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1496656775976 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1496656775978 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun  5 10:59:35 2017 " "Processing started: Mon Jun  5 10:59:35 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1496656775978 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1496656775978 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Proyecto_libre -c caminocompleto " "Command: quartus_map --read_settings_files=on --write_settings_files=off Proyecto_libre -c caminocompleto" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1496656775979 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1496656777921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sin_table2.v 1 1 " "Found 1 design units, including 1 entities, in source file sin_table2.v" { { "Info" "ISGN_ENTITY_NAME" "1 sin_table2 " "Found entity 1: sin_table2" {  } { { "sin_table2.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1496656778108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1496656778108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switch.v 1 1 " "Found 1 design units, including 1 entities, in source file switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 switch " "Found entity 1: switch" {  } { { "switch.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/switch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1496656778113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1496656778113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sin_table.v 1 1 " "Found 1 design units, including 1 entities, in source file sin_table.v" { { "Info" "ISGN_ENTITY_NAME" "1 sin_table " "Found entity 1: sin_table" {  } { { "sin_table.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1496656778133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1496656778133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_codec.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_codec.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_codec " "Found entity 1: audio_codec" {  } { { "audio_codec.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/audio_codec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1496656778155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1496656778155 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "SEG7_LUT_4.v " "Can't analyze file -- file SEG7_LUT_4.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1496656778178 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "SEG7_LUT.v " "Can't analyze file -- file SEG7_LUT.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1496656778202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "I2C_Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file I2C_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "I2C_Controller.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1496656778228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1496656778228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "I2C_AV_Config.v 1 1 " "Found 1 design units, including 1 entities, in source file I2C_AV_Config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_AV_Config " "Found entity 1: I2C_AV_Config" {  } { { "I2C_AV_Config.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/I2C_AV_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1496656778253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1496656778253 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(20) " "Verilog HDL warning at alu.v(20): extended using \"x\" or \"z\"" {  } { { "alu.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/alu.v" 20 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1496656778279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1496656778280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1496656778280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "caminocompleto.v 1 1 " "Found 1 design units, including 1 entities, in source file caminocompleto.v" { { "Info" "ISGN_ENTITY_NAME" "1 caminocompleto " "Found entity 1: caminocompleto" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1496656778308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1496656778308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cc_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file cc_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 micro_tb " "Found entity 1: micro_tb" {  } { { "cc_tb.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/cc_tb.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1496656778338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1496656778338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes.v 7 7 " "Found 7 design units, including 7 entities, in source file componentes.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1496656778458 ""} { "Info" "ISGN_ENTITY_NAME" "2 sum " "Found entity 2: sum" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1496656778458 ""} { "Info" "ISGN_ENTITY_NAME" "3 registro " "Found entity 3: registro" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1496656778458 ""} { "Info" "ISGN_ENTITY_NAME" "4 registroCE " "Found entity 4: registroCE" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1496656778458 ""} { "Info" "ISGN_ENTITY_NAME" "5 mux2 " "Found entity 5: mux2" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1496656778458 ""} { "Info" "ISGN_ENTITY_NAME" "6 mux4 " "Found entity 6: mux4" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1496656778458 ""} { "Info" "ISGN_ENTITY_NAME" "7 dec2 " "Found entity 7: dec2" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1496656778458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1496656778458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memprog.v 1 1 " "Found 1 design units, including 1 entities, in source file memprog.v" { { "Info" "ISGN_ENTITY_NAME" "1 memprog " "Found entity 1: memprog" {  } { { "memprog.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/memprog.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1496656779822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1496656779822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microc.v 1 1 " "Found 1 design units, including 1 entities, in source file microc.v" { { "Info" "ISGN_ENTITY_NAME" "1 microc " "Found entity 1: microc" {  } { { "microc.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/microc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1496656779859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1496656779859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc.v 1 1 " "Found 1 design units, including 1 entities, in source file uc.v" { { "Info" "ISGN_ENTITY_NAME" "1 uc " "Found entity 1: uc" {  } { { "uc.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/uc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1496656779888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1496656779888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Aud_PLL.v 1 1 " "Found 1 design units, including 1 entities, in source file Aud_PLL.v" { { "Info" "ISGN_ENTITY_NAME" "1 Aud_PLL " "Found entity 1: Aud_PLL" {  } { { "Aud_PLL.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/Aud_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1496656779918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1496656779918 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "caminocompleto " "Elaborating entity \"caminocompleto\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1496656780477 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 caminocompleto.v(10) " "Verilog HDL assignment warning at caminocompleto.v(10): truncated value with size 8 to match size of target (7)" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656780488 "|caminocompleto"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 caminocompleto.v(11) " "Verilog HDL assignment warning at caminocompleto.v(11): truncated value with size 8 to match size of target (7)" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656780488 "|caminocompleto"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "AUD_ADCLRCK AUD_DACLRCK caminocompleto.v(1) " "Bidirectional port \"AUD_DACLRCK\" at caminocompleto.v(1) has a one-way connection to bidirectional port \"AUD_ADCLRCK\"" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "" 0 -1 1496656780488 "|caminocompleto"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microc microc:micro1 " "Elaborating entity \"microc\" for hierarchy \"microc:micro1\"" {  } { { "caminocompleto.v" "micro1" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1496656780491 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c_jr microc.v(11) " "Verilog HDL Always Construct warning at microc.v(11): variable \"c_jr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "microc.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/microc.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1496656780498 "|caminocompleto|microc:micro1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SalSum microc.v(12) " "Verilog HDL Always Construct warning at microc.v(12): variable \"SalSum\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "microc.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/microc.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1496656780498 "|caminocompleto|microc:micro1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegJr microc.v(10) " "Verilog HDL Always Construct warning at microc.v(10): inferring latch(es) for variable \"RegJr\", which holds its previous value in one or more paths through the always construct" {  } { { "microc.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/microc.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1496656780498 "|caminocompleto|microc:micro1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SalR2 microc.v(32) " "Verilog HDL Always Construct warning at microc.v(32): variable \"SalR2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "microc.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/microc.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1496656780498 "|caminocompleto|microc:micro1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SalMem microc.v(38) " "Verilog HDL Always Construct warning at microc.v(38): variable \"SalMem\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "microc.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/microc.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1496656780498 "|caminocompleto|microc:micro1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegJr\[0\] microc.v(11) " "Inferred latch for \"RegJr\[0\]\" at microc.v(11)" {  } { { "microc.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/microc.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1496656780498 "|caminocompleto|microc:micro1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegJr\[1\] microc.v(11) " "Inferred latch for \"RegJr\[1\]\" at microc.v(11)" {  } { { "microc.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/microc.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1496656780498 "|caminocompleto|microc:micro1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegJr\[2\] microc.v(11) " "Inferred latch for \"RegJr\[2\]\" at microc.v(11)" {  } { { "microc.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/microc.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1496656780498 "|caminocompleto|microc:micro1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegJr\[3\] microc.v(11) " "Inferred latch for \"RegJr\[3\]\" at microc.v(11)" {  } { { "microc.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/microc.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1496656780498 "|caminocompleto|microc:micro1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegJr\[4\] microc.v(11) " "Inferred latch for \"RegJr\[4\]\" at microc.v(11)" {  } { { "microc.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/microc.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1496656780498 "|caminocompleto|microc:micro1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegJr\[5\] microc.v(11) " "Inferred latch for \"RegJr\[5\]\" at microc.v(11)" {  } { { "microc.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/microc.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1496656780498 "|caminocompleto|microc:micro1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegJr\[6\] microc.v(11) " "Inferred latch for \"RegJr\[6\]\" at microc.v(11)" {  } { { "microc.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/microc.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1496656780498 "|caminocompleto|microc:micro1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegJr\[7\] microc.v(11) " "Inferred latch for \"RegJr\[7\]\" at microc.v(11)" {  } { { "microc.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/microc.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1496656780498 "|caminocompleto|microc:micro1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegJr\[8\] microc.v(11) " "Inferred latch for \"RegJr\[8\]\" at microc.v(11)" {  } { { "microc.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/microc.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1496656780499 "|caminocompleto|microc:micro1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegJr\[9\] microc.v(11) " "Inferred latch for \"RegJr\[9\]\" at microc.v(11)" {  } { { "microc.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/microc.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1496656780499 "|caminocompleto|microc:micro1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro microc:micro1\|registro:jr " "Elaborating entity \"registro\" for hierarchy \"microc:micro1\|registro:jr\"" {  } { { "microc.v" "jr" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/microc.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1496656780500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 microc:micro1\|mux2:mux10jr " "Elaborating entity \"mux2\" for hierarchy \"microc:micro1\|mux2:mux10jr\"" {  } { { "microc.v" "mux10jr" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/microc.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1496656780504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum microc:micro1\|sum:pc1 " "Elaborating entity \"sum\" for hierarchy \"microc:micro1\|sum:pc1\"" {  } { { "microc.v" "pc1" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/microc.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1496656780515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memprog microc:micro1\|memprog:meminst " "Elaborating entity \"memprog\" for hierarchy \"microc:micro1\|memprog:meminst\"" {  } { { "microc.v" "meminst" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/microc.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1496656780520 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "38 0 1023 memprog.v(11) " "Verilog HDL warning at memprog.v(11): number of words (38) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "memprog.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/memprog.v" 11 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "" 0 -1 1496656780524 "|caminocompleto|microc:micro1|memprog:meminst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 memprog.v(7) " "Net \"mem.data_a\" at memprog.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "memprog.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/memprog.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1496656780524 "|caminocompleto|microc:micro1|memprog:meminst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 memprog.v(7) " "Net \"mem.waddr_a\" at memprog.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "memprog.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/memprog.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1496656780524 "|caminocompleto|microc:micro1|memprog:meminst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 memprog.v(7) " "Net \"mem.we_a\" at memprog.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "memprog.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/memprog.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1496656780524 "|caminocompleto|microc:micro1|memprog:meminst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile microc:micro1\|regfile:banreg " "Elaborating entity \"regfile\" for hierarchy \"microc:micro1\|regfile:banreg\"" {  } { { "microc.v" "banreg" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/microc.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1496656780526 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 componentes.v(18) " "Verilog HDL assignment warning at componentes.v(18): truncated value with size 32 to match size of target (8)" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656780530 "|caminocompleto|microc:micro1|regfile:banreg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 componentes.v(19) " "Verilog HDL assignment warning at componentes.v(19): truncated value with size 32 to match size of target (8)" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656780530 "|caminocompleto|microc:micro1|regfile:banreg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 microc:micro1\|mux2:mux8alu " "Elaborating entity \"mux2\" for hierarchy \"microc:micro1\|mux2:mux8alu\"" {  } { { "microc.v" "mux8alu" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/microc.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1496656780531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu microc:micro1\|alu:alu8 " "Elaborating entity \"alu\" for hierarchy \"microc:micro1\|alu:alu8\"" {  } { { "microc.v" "alu8" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/microc.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1496656780534 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alu.v(20) " "Verilog HDL assignment warning at alu.v(20): truncated value with size 32 to match size of target (8)" {  } { { "alu.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/alu.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656780537 "|caminocompleto|microc:micro1|alu:alu8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 microc:micro1\|mux4:mux8sent " "Elaborating entity \"mux4\" for hierarchy \"microc:micro1\|mux4:mux8sent\"" {  } { { "microc.v" "mux8sent" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/microc.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1496656780538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registroCE microc:micro1\|registroCE:sal1 " "Elaborating entity \"registroCE\" for hierarchy \"microc:micro1\|registroCE:sal1\"" {  } { { "microc.v" "sal1" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/microc.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1496656780544 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "d componentes.v(50) " "Verilog HDL Always Construct warning at componentes.v(50): variable \"d\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1496656780547 "|caminocompleto|microc:micro1|registroCE:sal1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q componentes.v(45) " "Verilog HDL Always Construct warning at componentes.v(45): inferring latch(es) for variable \"q\", which holds its previous value in one or more paths through the always construct" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1496656780547 "|caminocompleto|microc:micro1|registroCE:sal1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] componentes.v(45) " "Inferred latch for \"q\[0\]\" at componentes.v(45)" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1496656780547 "|caminocompleto|microc:micro1|registroCE:sal1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] componentes.v(45) " "Inferred latch for \"q\[1\]\" at componentes.v(45)" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1496656780547 "|caminocompleto|microc:micro1|registroCE:sal1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\] componentes.v(45) " "Inferred latch for \"q\[2\]\" at componentes.v(45)" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1496656780547 "|caminocompleto|microc:micro1|registroCE:sal1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\] componentes.v(45) " "Inferred latch for \"q\[3\]\" at componentes.v(45)" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1496656780547 "|caminocompleto|microc:micro1|registroCE:sal1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[4\] componentes.v(45) " "Inferred latch for \"q\[4\]\" at componentes.v(45)" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1496656780547 "|caminocompleto|microc:micro1|registroCE:sal1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[5\] componentes.v(45) " "Inferred latch for \"q\[5\]\" at componentes.v(45)" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1496656780547 "|caminocompleto|microc:micro1|registroCE:sal1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[6\] componentes.v(45) " "Inferred latch for \"q\[6\]\" at componentes.v(45)" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1496656780547 "|caminocompleto|microc:micro1|registroCE:sal1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[7\] componentes.v(45) " "Inferred latch for \"q\[7\]\" at componentes.v(45)" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1496656780547 "|caminocompleto|microc:micro1|registroCE:sal1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec2 microc:micro1\|dec2:dec8ssal " "Elaborating entity \"dec2\" for hierarchy \"microc:micro1\|dec2:dec8ssal\"" {  } { { "microc.v" "dec8ssal" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/microc.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1496656780551 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 componentes.v(75) " "Verilog HDL assignment warning at componentes.v(75): truncated value with size 32 to match size of target (1)" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656780554 "|caminocompleto|microc:micro1|dec2:dec8ssal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 componentes.v(76) " "Verilog HDL assignment warning at componentes.v(76): truncated value with size 32 to match size of target (1)" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656780554 "|caminocompleto|microc:micro1|dec2:dec8ssal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 componentes.v(77) " "Verilog HDL assignment warning at componentes.v(77): truncated value with size 32 to match size of target (1)" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656780554 "|caminocompleto|microc:micro1|dec2:dec8ssal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 componentes.v(78) " "Verilog HDL assignment warning at componentes.v(78): truncated value with size 32 to match size of target (1)" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656780554 "|caminocompleto|microc:micro1|dec2:dec8ssal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uc uc:uc1 " "Elaborating entity \"uc\" for hierarchy \"uc:uc1\"" {  } { { "caminocompleto.v" "uc1" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1496656780555 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "s_inc uc.v(10) " "Verilog HDL Always Construct warning at uc.v(10): variable \"s_inc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "uc.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/uc.v" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1496656780558 "|caminocompleto|uc:uc1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rz uc.v(8) " "Verilog HDL Always Construct warning at uc.v(8): inferring latch(es) for variable \"rz\", which holds its previous value in one or more paths through the always construct" {  } { { "uc.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/uc.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1496656780558 "|caminocompleto|uc:uc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uc.v(13) " "Verilog HDL assignment warning at uc.v(13): truncated value with size 32 to match size of target (1)" {  } { { "uc.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/uc.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656780559 "|caminocompleto|uc:uc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uc.v(14) " "Verilog HDL assignment warning at uc.v(14): truncated value with size 32 to match size of target (1)" {  } { { "uc.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/uc.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656780559 "|caminocompleto|uc:uc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uc.v(15) " "Verilog HDL assignment warning at uc.v(15): truncated value with size 32 to match size of target (1)" {  } { { "uc.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/uc.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656780559 "|caminocompleto|uc:uc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uc.v(17) " "Verilog HDL assignment warning at uc.v(17): truncated value with size 32 to match size of target (1)" {  } { { "uc.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/uc.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656780559 "|caminocompleto|uc:uc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uc.v(18) " "Verilog HDL assignment warning at uc.v(18): truncated value with size 32 to match size of target (1)" {  } { { "uc.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/uc.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656780559 "|caminocompleto|uc:uc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uc.v(19) " "Verilog HDL assignment warning at uc.v(19): truncated value with size 32 to match size of target (1)" {  } { { "uc.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/uc.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656780559 "|caminocompleto|uc:uc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uc.v(20) " "Verilog HDL assignment warning at uc.v(20): truncated value with size 32 to match size of target (1)" {  } { { "uc.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/uc.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656780559 "|caminocompleto|uc:uc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uc.v(21) " "Verilog HDL assignment warning at uc.v(21): truncated value with size 32 to match size of target (1)" {  } { { "uc.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/uc.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656780559 "|caminocompleto|uc:uc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uc.v(22) " "Verilog HDL assignment warning at uc.v(22): truncated value with size 32 to match size of target (1)" {  } { { "uc.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/uc.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656780559 "|caminocompleto|uc:uc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rz uc.v(9) " "Inferred latch for \"rz\" at uc.v(9)" {  } { { "uc.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/uc.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1496656780559 "|caminocompleto|uc:uc1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Aud_PLL Aud_PLL:pll " "Elaborating entity \"Aud_PLL\" for hierarchy \"Aud_PLL:pll\"" {  } { { "caminocompleto.v" "pll" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1496656780561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Aud_PLL:pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"Aud_PLL:pll\|altpll:altpll_component\"" {  } { { "Aud_PLL.v" "altpll_component" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/Aud_PLL.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1496656780935 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Aud_PLL:pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"Aud_PLL:pll\|altpll:altpll_component\"" {  } { { "Aud_PLL.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/Aud_PLL.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1496656780955 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Aud_PLL:pll\|altpll:altpll_component " "Instantiated megafunction \"Aud_PLL:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25 " "Parameter \"clk0_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656780959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656780959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 9 " "Parameter \"clk0_multiply_by\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656780959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656780959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656780959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656780959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656780959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656780959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656780959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=Aud_PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=Aud_PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656780959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656780959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656780959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656780959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656780959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656780959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656780959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656780959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656780959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656780959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656780959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656780959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656780959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656780959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656780959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656780959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656780959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656780959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656780959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656780959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656780959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656780959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656780959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656780959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656780959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656780959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656780959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656780959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656780959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656780959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656780959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656780959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656780959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656780959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656780959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656780959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656780959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656780959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656780959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656780959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656780959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656780959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656780959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656780959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656780959 ""}  } { { "Aud_PLL.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/Aud_PLL.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1496656780959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_AV_Config I2C_AV_Config:AV_Config " "Elaborating entity \"I2C_AV_Config\" for hierarchy \"I2C_AV_Config:AV_Config\"" {  } { { "caminocompleto.v" "AV_Config" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1496656780964 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 I2C_AV_Config.v(56) " "Verilog HDL assignment warning at I2C_AV_Config.v(56): truncated value with size 32 to match size of target (16)" {  } { { "I2C_AV_Config.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/I2C_AV_Config.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656780968 "|caminocompleto|I2C_AV_Config:AV_Config"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 I2C_AV_Config.v(105) " "Verilog HDL assignment warning at I2C_AV_Config.v(105): truncated value with size 32 to match size of target (4)" {  } { { "I2C_AV_Config.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/I2C_AV_Config.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656780968 "|caminocompleto|I2C_AV_Config:AV_Config"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller I2C_AV_Config:AV_Config\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"I2C_AV_Config:AV_Config\|I2C_Controller:u0\"" {  } { { "I2C_AV_Config.v" "u0" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/I2C_AV_Config.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1496656780969 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(78) " "Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1)" {  } { { "I2C_Controller.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/I2C_Controller.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656780972 "|caminocompleto|I2C_AV_Config:AV_Config|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(77) " "Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1)" {  } { { "I2C_Controller.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/I2C_Controller.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656780973 "|caminocompleto|I2C_AV_Config:AV_Config|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_Controller.v(90) " "Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6)" {  } { { "I2C_Controller.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/I2C_Controller.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656780973 "|caminocompleto|I2C_AV_Config:AV_Config|I2C_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_codec audio_codec:AC " "Elaborating entity \"audio_codec\" for hierarchy \"audio_codec:AC\"" {  } { { "caminocompleto.v" "AC" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1496656780974 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 audio_codec.v(56) " "Verilog HDL assignment warning at audio_codec.v(56): truncated value with size 32 to match size of target (4)" {  } { { "audio_codec.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/audio_codec.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656780990 "|caminocompleto|audio_codec:AC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 audio_codec.v(82) " "Verilog HDL assignment warning at audio_codec.v(82): truncated value with size 32 to match size of target (9)" {  } { { "audio_codec.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/audio_codec.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656780991 "|caminocompleto|audio_codec:AC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 audio_codec.v(90) " "Verilog HDL assignment warning at audio_codec.v(90): truncated value with size 32 to match size of target (8)" {  } { { "audio_codec.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/audio_codec.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656780992 "|caminocompleto|audio_codec:AC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 audio_codec.v(98) " "Verilog HDL assignment warning at audio_codec.v(98): truncated value with size 32 to match size of target (7)" {  } { { "audio_codec.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/audio_codec.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656780992 "|caminocompleto|audio_codec:AC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 audio_codec.v(105) " "Verilog HDL assignment warning at audio_codec.v(105): truncated value with size 32 to match size of target (16)" {  } { { "audio_codec.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/audio_codec.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656780993 "|caminocompleto|audio_codec:AC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 audio_codec.v(112) " "Verilog HDL assignment warning at audio_codec.v(112): truncated value with size 32 to match size of target (4)" {  } { { "audio_codec.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/audio_codec.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656780993 "|caminocompleto|audio_codec:AC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 audio_codec.v(130) " "Verilog HDL assignment warning at audio_codec.v(130): truncated value with size 32 to match size of target (6)" {  } { { "audio_codec.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/audio_codec.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656780994 "|caminocompleto|audio_codec:AC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 audio_codec.v(133) " "Verilog HDL assignment warning at audio_codec.v(133): truncated value with size 32 to match size of target (10)" {  } { { "audio_codec.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/audio_codec.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656780994 "|caminocompleto|audio_codec:AC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 audio_codec.v(152) " "Verilog HDL assignment warning at audio_codec.v(152): truncated value with size 32 to match size of target (6)" {  } { { "audio_codec.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/audio_codec.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656780995 "|caminocompleto|audio_codec:AC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 audio_codec.v(155) " "Verilog HDL assignment warning at audio_codec.v(155): truncated value with size 32 to match size of target (10)" {  } { { "audio_codec.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/audio_codec.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656780996 "|caminocompleto|audio_codec:AC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sin_table audio_codec:AC\|sin_table:Stable " "Elaborating entity \"sin_table\" for hierarchy \"audio_codec:AC\|sin_table:Stable\"" {  } { { "audio_codec.v" "Stable" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/audio_codec.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1496656781027 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table.v(38) " "Verilog HDL assignment warning at sin_table.v(38): truncated value with size 32 to match size of target (16)" {  } { { "sin_table.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656781052 "|caminocompleto|audio_codec:AC|sin_table:Stable"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table.v(39) " "Verilog HDL assignment warning at sin_table.v(39): truncated value with size 32 to match size of target (16)" {  } { { "sin_table.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656781052 "|caminocompleto|audio_codec:AC|sin_table:Stable"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table.v(40) " "Verilog HDL assignment warning at sin_table.v(40): truncated value with size 32 to match size of target (16)" {  } { { "sin_table.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656781052 "|caminocompleto|audio_codec:AC|sin_table:Stable"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table.v(41) " "Verilog HDL assignment warning at sin_table.v(41): truncated value with size 32 to match size of target (16)" {  } { { "sin_table.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656781052 "|caminocompleto|audio_codec:AC|sin_table:Stable"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table.v(42) " "Verilog HDL assignment warning at sin_table.v(42): truncated value with size 32 to match size of target (16)" {  } { { "sin_table.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656781052 "|caminocompleto|audio_codec:AC|sin_table:Stable"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table.v(43) " "Verilog HDL assignment warning at sin_table.v(43): truncated value with size 32 to match size of target (16)" {  } { { "sin_table.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656781052 "|caminocompleto|audio_codec:AC|sin_table:Stable"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table.v(44) " "Verilog HDL assignment warning at sin_table.v(44): truncated value with size 32 to match size of target (16)" {  } { { "sin_table.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656781052 "|caminocompleto|audio_codec:AC|sin_table:Stable"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table.v(45) " "Verilog HDL assignment warning at sin_table.v(45): truncated value with size 32 to match size of target (16)" {  } { { "sin_table.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656781052 "|caminocompleto|audio_codec:AC|sin_table:Stable"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table.v(46) " "Verilog HDL assignment warning at sin_table.v(46): truncated value with size 32 to match size of target (16)" {  } { { "sin_table.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656781052 "|caminocompleto|audio_codec:AC|sin_table:Stable"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table.v(47) " "Verilog HDL assignment warning at sin_table.v(47): truncated value with size 32 to match size of target (16)" {  } { { "sin_table.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656781052 "|caminocompleto|audio_codec:AC|sin_table:Stable"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table.v(48) " "Verilog HDL assignment warning at sin_table.v(48): truncated value with size 32 to match size of target (16)" {  } { { "sin_table.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656781052 "|caminocompleto|audio_codec:AC|sin_table:Stable"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table.v(49) " "Verilog HDL assignment warning at sin_table.v(49): truncated value with size 32 to match size of target (16)" {  } { { "sin_table.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656781053 "|caminocompleto|audio_codec:AC|sin_table:Stable"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table.v(50) " "Verilog HDL assignment warning at sin_table.v(50): truncated value with size 32 to match size of target (16)" {  } { { "sin_table.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656781053 "|caminocompleto|audio_codec:AC|sin_table:Stable"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table.v(51) " "Verilog HDL assignment warning at sin_table.v(51): truncated value with size 32 to match size of target (16)" {  } { { "sin_table.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656781053 "|caminocompleto|audio_codec:AC|sin_table:Stable"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table.v(52) " "Verilog HDL assignment warning at sin_table.v(52): truncated value with size 32 to match size of target (16)" {  } { { "sin_table.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656781053 "|caminocompleto|audio_codec:AC|sin_table:Stable"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table.v(53) " "Verilog HDL assignment warning at sin_table.v(53): truncated value with size 32 to match size of target (16)" {  } { { "sin_table.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656781053 "|caminocompleto|audio_codec:AC|sin_table:Stable"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table.v(54) " "Verilog HDL assignment warning at sin_table.v(54): truncated value with size 32 to match size of target (16)" {  } { { "sin_table.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656781053 "|caminocompleto|audio_codec:AC|sin_table:Stable"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table.v(55) " "Verilog HDL assignment warning at sin_table.v(55): truncated value with size 32 to match size of target (16)" {  } { { "sin_table.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656781053 "|caminocompleto|audio_codec:AC|sin_table:Stable"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table.v(56) " "Verilog HDL assignment warning at sin_table.v(56): truncated value with size 32 to match size of target (16)" {  } { { "sin_table.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656781053 "|caminocompleto|audio_codec:AC|sin_table:Stable"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table.v(57) " "Verilog HDL assignment warning at sin_table.v(57): truncated value with size 32 to match size of target (16)" {  } { { "sin_table.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656781053 "|caminocompleto|audio_codec:AC|sin_table:Stable"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table.v(58) " "Verilog HDL assignment warning at sin_table.v(58): truncated value with size 32 to match size of target (16)" {  } { { "sin_table.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656781053 "|caminocompleto|audio_codec:AC|sin_table:Stable"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table.v(59) " "Verilog HDL assignment warning at sin_table.v(59): truncated value with size 32 to match size of target (16)" {  } { { "sin_table.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656781053 "|caminocompleto|audio_codec:AC|sin_table:Stable"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table.v(60) " "Verilog HDL assignment warning at sin_table.v(60): truncated value with size 32 to match size of target (16)" {  } { { "sin_table.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656781053 "|caminocompleto|audio_codec:AC|sin_table:Stable"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table.v(61) " "Verilog HDL assignment warning at sin_table.v(61): truncated value with size 32 to match size of target (16)" {  } { { "sin_table.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656781053 "|caminocompleto|audio_codec:AC|sin_table:Stable"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table.v(62) " "Verilog HDL assignment warning at sin_table.v(62): truncated value with size 32 to match size of target (16)" {  } { { "sin_table.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656781053 "|caminocompleto|audio_codec:AC|sin_table:Stable"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table.v(63) " "Verilog HDL assignment warning at sin_table.v(63): truncated value with size 32 to match size of target (16)" {  } { { "sin_table.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656781053 "|caminocompleto|audio_codec:AC|sin_table:Stable"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table.v(64) " "Verilog HDL assignment warning at sin_table.v(64): truncated value with size 32 to match size of target (16)" {  } { { "sin_table.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656781053 "|caminocompleto|audio_codec:AC|sin_table:Stable"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table.v(65) " "Verilog HDL assignment warning at sin_table.v(65): truncated value with size 32 to match size of target (16)" {  } { { "sin_table.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656781053 "|caminocompleto|audio_codec:AC|sin_table:Stable"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table.v(66) " "Verilog HDL assignment warning at sin_table.v(66): truncated value with size 32 to match size of target (16)" {  } { { "sin_table.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656781054 "|caminocompleto|audio_codec:AC|sin_table:Stable"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table.v(67) " "Verilog HDL assignment warning at sin_table.v(67): truncated value with size 32 to match size of target (16)" {  } { { "sin_table.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656781054 "|caminocompleto|audio_codec:AC|sin_table:Stable"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table.v(68) " "Verilog HDL assignment warning at sin_table.v(68): truncated value with size 32 to match size of target (16)" {  } { { "sin_table.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656781054 "|caminocompleto|audio_codec:AC|sin_table:Stable"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sin_table2 audio_codec:AC\|sin_table2:S1table " "Elaborating entity \"sin_table2\" for hierarchy \"audio_codec:AC\|sin_table2:S1table\"" {  } { { "audio_codec.v" "S1table" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/audio_codec.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1496656781055 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table2.v(31) " "Verilog HDL assignment warning at sin_table2.v(31): truncated value with size 32 to match size of target (16)" {  } { { "sin_table2.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table2.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656781059 "|caminocompleto|audio_codec:AC|sin_table2:S1table"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table2.v(32) " "Verilog HDL assignment warning at sin_table2.v(32): truncated value with size 32 to match size of target (16)" {  } { { "sin_table2.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table2.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656781059 "|caminocompleto|audio_codec:AC|sin_table2:S1table"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table2.v(33) " "Verilog HDL assignment warning at sin_table2.v(33): truncated value with size 32 to match size of target (16)" {  } { { "sin_table2.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table2.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656781059 "|caminocompleto|audio_codec:AC|sin_table2:S1table"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table2.v(34) " "Verilog HDL assignment warning at sin_table2.v(34): truncated value with size 32 to match size of target (16)" {  } { { "sin_table2.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table2.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656781059 "|caminocompleto|audio_codec:AC|sin_table2:S1table"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table2.v(35) " "Verilog HDL assignment warning at sin_table2.v(35): truncated value with size 32 to match size of target (16)" {  } { { "sin_table2.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table2.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656781059 "|caminocompleto|audio_codec:AC|sin_table2:S1table"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table2.v(36) " "Verilog HDL assignment warning at sin_table2.v(36): truncated value with size 32 to match size of target (16)" {  } { { "sin_table2.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table2.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656781059 "|caminocompleto|audio_codec:AC|sin_table2:S1table"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table2.v(37) " "Verilog HDL assignment warning at sin_table2.v(37): truncated value with size 32 to match size of target (16)" {  } { { "sin_table2.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table2.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656781059 "|caminocompleto|audio_codec:AC|sin_table2:S1table"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table2.v(38) " "Verilog HDL assignment warning at sin_table2.v(38): truncated value with size 32 to match size of target (16)" {  } { { "sin_table2.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table2.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656781060 "|caminocompleto|audio_codec:AC|sin_table2:S1table"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table2.v(39) " "Verilog HDL assignment warning at sin_table2.v(39): truncated value with size 32 to match size of target (16)" {  } { { "sin_table2.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table2.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656781060 "|caminocompleto|audio_codec:AC|sin_table2:S1table"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table2.v(40) " "Verilog HDL assignment warning at sin_table2.v(40): truncated value with size 32 to match size of target (16)" {  } { { "sin_table2.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table2.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656781060 "|caminocompleto|audio_codec:AC|sin_table2:S1table"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table2.v(41) " "Verilog HDL assignment warning at sin_table2.v(41): truncated value with size 32 to match size of target (16)" {  } { { "sin_table2.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table2.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656781060 "|caminocompleto|audio_codec:AC|sin_table2:S1table"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table2.v(42) " "Verilog HDL assignment warning at sin_table2.v(42): truncated value with size 32 to match size of target (16)" {  } { { "sin_table2.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table2.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656781060 "|caminocompleto|audio_codec:AC|sin_table2:S1table"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table2.v(43) " "Verilog HDL assignment warning at sin_table2.v(43): truncated value with size 32 to match size of target (16)" {  } { { "sin_table2.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table2.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656781060 "|caminocompleto|audio_codec:AC|sin_table2:S1table"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table2.v(44) " "Verilog HDL assignment warning at sin_table2.v(44): truncated value with size 32 to match size of target (16)" {  } { { "sin_table2.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table2.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656781060 "|caminocompleto|audio_codec:AC|sin_table2:S1table"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table2.v(45) " "Verilog HDL assignment warning at sin_table2.v(45): truncated value with size 32 to match size of target (16)" {  } { { "sin_table2.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table2.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656781060 "|caminocompleto|audio_codec:AC|sin_table2:S1table"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table2.v(46) " "Verilog HDL assignment warning at sin_table2.v(46): truncated value with size 32 to match size of target (16)" {  } { { "sin_table2.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table2.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656781060 "|caminocompleto|audio_codec:AC|sin_table2:S1table"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table2.v(47) " "Verilog HDL assignment warning at sin_table2.v(47): truncated value with size 32 to match size of target (16)" {  } { { "sin_table2.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table2.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656781060 "|caminocompleto|audio_codec:AC|sin_table2:S1table"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table2.v(48) " "Verilog HDL assignment warning at sin_table2.v(48): truncated value with size 32 to match size of target (16)" {  } { { "sin_table2.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table2.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656781060 "|caminocompleto|audio_codec:AC|sin_table2:S1table"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table2.v(49) " "Verilog HDL assignment warning at sin_table2.v(49): truncated value with size 32 to match size of target (16)" {  } { { "sin_table2.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table2.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656781060 "|caminocompleto|audio_codec:AC|sin_table2:S1table"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table2.v(50) " "Verilog HDL assignment warning at sin_table2.v(50): truncated value with size 32 to match size of target (16)" {  } { { "sin_table2.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table2.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656781060 "|caminocompleto|audio_codec:AC|sin_table2:S1table"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table2.v(51) " "Verilog HDL assignment warning at sin_table2.v(51): truncated value with size 32 to match size of target (16)" {  } { { "sin_table2.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table2.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656781060 "|caminocompleto|audio_codec:AC|sin_table2:S1table"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table2.v(52) " "Verilog HDL assignment warning at sin_table2.v(52): truncated value with size 32 to match size of target (16)" {  } { { "sin_table2.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table2.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656781060 "|caminocompleto|audio_codec:AC|sin_table2:S1table"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sin_table2.v(53) " "Verilog HDL assignment warning at sin_table2.v(53): truncated value with size 32 to match size of target (16)" {  } { { "sin_table2.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table2.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1496656781060 "|caminocompleto|audio_codec:AC|sin_table2:S1table"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switch switch:sw " "Elaborating entity \"switch\" for hierarchy \"switch:sw\"" {  } { { "caminocompleto.v" "sw" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1496656781062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hv14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hv14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hv14 " "Found entity 1: altsyncram_hv14" {  } { { "db/altsyncram_hv14.tdf" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/db/altsyncram_hv14.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1496656785061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1496656785061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pjq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pjq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pjq1 " "Found entity 1: altsyncram_pjq1" {  } { { "db/altsyncram_pjq1.tdf" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/db/altsyncram_pjq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1496656785320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1496656785320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7oc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7oc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7oc " "Found entity 1: mux_7oc" {  } { { "db/mux_7oc.tdf" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/db/mux_7oc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1496656785541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1496656785541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/db/decode_rqf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1496656785667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1496656785667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_idi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_idi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_idi " "Found entity 1: cntr_idi" {  } { { "db/cntr_idi.tdf" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/db/cntr_idi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1496656785780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1496656785780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ccc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ccc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ccc " "Found entity 1: cmpr_ccc" {  } { { "db/cmpr_ccc.tdf" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/db/cmpr_ccc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1496656785862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1496656785862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_m4j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_m4j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_m4j " "Found entity 1: cntr_m4j" {  } { { "db/cntr_m4j.tdf" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/db/cntr_m4j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1496656785948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1496656785948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qbi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qbi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qbi " "Found entity 1: cntr_qbi" {  } { { "db/cntr_qbi.tdf" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/db/cntr_qbi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1496656786044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1496656786044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_9cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_9cc " "Found entity 1: cmpr_9cc" {  } { { "db/cmpr_9cc.tdf" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/db/cmpr_9cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1496656786118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1496656786118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/db/cntr_gui.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1496656786202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1496656786202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Found entity 1: cmpr_5cc" {  } { { "db/cmpr_5cc.tdf" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1496656786276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1496656786276 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "" 0 -1 1496656786619 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "microc:micro1\|regfile:banreg\|regb " "RAM logic \"microc:micro1\|regfile:banreg\|regb\" is uninferred due to asynchronous read logic" {  } { { "componentes.v" "regb" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1 1496656788400 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1 1496656788400 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/db/Proyecto_libre.ram0_memprog_5f24dd89.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/db/Proyecto_libre.ram0_memprog_5f24dd89.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1 1496656788428 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "audio_codec:AC\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"audio_codec:AC\|Div0\"" {  } { { "audio_codec.v" "Div0" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/audio_codec.v" 127 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1496656789054 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "audio_codec:AC\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"audio_codec:AC\|Div1\"" {  } { { "audio_codec.v" "Div1" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/audio_codec.v" 149 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1496656789054 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1 1496656789054 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_codec:AC\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"audio_codec:AC\|lpm_divide:Div0\"" {  } { { "audio_codec.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/audio_codec.v" 127 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1496656789839 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_codec:AC\|lpm_divide:Div0 " "Instantiated megafunction \"audio_codec:AC\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 25 " "Parameter \"LPM_WIDTHN\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656789840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 22 " "Parameter \"LPM_WIDTHD\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656789840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656789840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656789840 ""}  } { { "audio_codec.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/audio_codec.v" 127 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1496656789840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0gm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0gm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0gm " "Found entity 1: lpm_divide_0gm" {  } { { "db/lpm_divide_0gm.tdf" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/db/lpm_divide_0gm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1496656789910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1496656789910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_anh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_anh " "Found entity 1: sign_div_unsign_anh" {  } { { "db/sign_div_unsign_anh.tdf" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/db/sign_div_unsign_anh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1496656789940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1496656789940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_m5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_m5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_m5f " "Found entity 1: alt_u_div_m5f" {  } { { "db/alt_u_div_m5f.tdf" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/db/alt_u_div_m5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1496656790015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1496656790015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1496656790109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1496656790109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1496656790186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1496656790186 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_codec:AC\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"audio_codec:AC\|lpm_divide:Div1\"" {  } { { "audio_codec.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/audio_codec.v" 149 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1496656790218 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_codec:AC\|lpm_divide:Div1 " "Instantiated megafunction \"audio_codec:AC\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 25 " "Parameter \"LPM_WIDTHN\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656790218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 22 " "Parameter \"LPM_WIDTHD\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656790218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656790218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1496656790218 ""}  } { { "audio_codec.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/audio_codec.v" 149 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1496656790218 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1496656791369 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_DACLRCK " "Inserted always-enabled tri-state buffer between \"AUD_DACLRCK\" and its non-tri-state driver." {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1496656791552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_BCLK " "Inserted always-enabled tri-state buffer between \"AUD_BCLK\" and its non-tri-state driver." {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1496656791552 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "" 0 -1 1496656791552 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "I2C_SDAT I2C_SDAT " "Removed fan-out from the always-disabled I/O buffer \"I2C_SDAT\" to the node \"I2C_SDAT\"" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1 1496656791572 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "" 0 -1 1496656791572 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "AUD_DACLRCK " "Fan-out of permanently enabled tri-state buffer feeding bidir \"AUD_DACLRCK\" is moved to its source" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1496656791586 ""}  } {  } 0 13060 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "" 0 -1 1496656791586 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "microc:micro1\|registroCE:sal1\|q\[0\] " "Latch microc:micro1\|registroCE:sal1\|q\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA microc:micro1\|registro:pc\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal microc:micro1\|registro:pc\|q\[9\]" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1496656791605 ""}  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1496656791605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "microc:micro1\|registroCE:sal1\|q\[1\] " "Latch microc:micro1\|registroCE:sal1\|q\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA microc:micro1\|registro:pc\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal microc:micro1\|registro:pc\|q\[9\]" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1496656791605 ""}  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1496656791605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "microc:micro1\|registroCE:sal1\|q\[2\] " "Latch microc:micro1\|registroCE:sal1\|q\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA microc:micro1\|registro:pc\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal microc:micro1\|registro:pc\|q\[9\]" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1496656791606 ""}  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1496656791606 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "microc:micro1\|registroCE:sal1\|q\[3\] " "Latch microc:micro1\|registroCE:sal1\|q\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA microc:micro1\|registro:pc\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal microc:micro1\|registro:pc\|q\[9\]" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1496656791606 ""}  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1496656791606 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "microc:micro1\|registroCE:sal1\|q\[4\] " "Latch microc:micro1\|registroCE:sal1\|q\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA microc:micro1\|registro:pc\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal microc:micro1\|registro:pc\|q\[9\]" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1496656791606 ""}  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1496656791606 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "microc:micro1\|registroCE:sal1\|q\[5\] " "Latch microc:micro1\|registroCE:sal1\|q\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA microc:micro1\|registro:pc\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal microc:micro1\|registro:pc\|q\[9\]" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1496656791606 ""}  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1496656791606 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "microc:micro1\|registroCE:sal1\|q\[6\] " "Latch microc:micro1\|registroCE:sal1\|q\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA microc:micro1\|registro:pc\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal microc:micro1\|registro:pc\|q\[9\]" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1496656791607 ""}  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1496656791607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "microc:micro1\|registroCE:sal1\|q\[7\] " "Latch microc:micro1\|registroCE:sal1\|q\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA microc:micro1\|registro:pc\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal microc:micro1\|registro:pc\|q\[9\]" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1496656791607 ""}  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1496656791607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "microc:micro1\|registroCE:sal2\|q\[0\] " "Latch microc:micro1\|registroCE:sal2\|q\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA microc:micro1\|registro:pc\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal microc:micro1\|registro:pc\|q\[9\]" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1496656791607 ""}  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1496656791607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "microc:micro1\|registroCE:sal2\|q\[1\] " "Latch microc:micro1\|registroCE:sal2\|q\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA microc:micro1\|registro:pc\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal microc:micro1\|registro:pc\|q\[9\]" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1496656791608 ""}  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1496656791608 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "microc:micro1\|registroCE:sal2\|q\[2\] " "Latch microc:micro1\|registroCE:sal2\|q\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA microc:micro1\|registro:pc\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal microc:micro1\|registro:pc\|q\[9\]" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1496656791608 ""}  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1496656791608 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "microc:micro1\|registroCE:sal2\|q\[3\] " "Latch microc:micro1\|registroCE:sal2\|q\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA microc:micro1\|registro:pc\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal microc:micro1\|registro:pc\|q\[9\]" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1496656791608 ""}  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1496656791608 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "microc:micro1\|registroCE:sal2\|q\[4\] " "Latch microc:micro1\|registroCE:sal2\|q\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA microc:micro1\|registro:pc\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal microc:micro1\|registro:pc\|q\[9\]" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1496656791608 ""}  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1496656791608 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "microc:micro1\|registroCE:sal2\|q\[5\] " "Latch microc:micro1\|registroCE:sal2\|q\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA microc:micro1\|registro:pc\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal microc:micro1\|registro:pc\|q\[9\]" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1496656791609 ""}  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1496656791609 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "microc:micro1\|registroCE:sal2\|q\[6\] " "Latch microc:micro1\|registroCE:sal2\|q\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA microc:micro1\|registro:pc\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal microc:micro1\|registro:pc\|q\[9\]" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1496656791609 ""}  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1496656791609 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "microc:micro1\|registroCE:sal2\|q\[7\] " "Latch microc:micro1\|registroCE:sal2\|q\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA microc:micro1\|registro:pc\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal microc:micro1\|registro:pc\|q\[9\]" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1496656791609 ""}  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1496656791609 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "microc:micro1\|registroCE:sal3\|q\[0\] " "Latch microc:micro1\|registroCE:sal3\|q\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA microc:micro1\|registro:pc\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal microc:micro1\|registro:pc\|q\[9\]" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1496656791610 ""}  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1496656791610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "microc:micro1\|registroCE:sal3\|q\[1\] " "Latch microc:micro1\|registroCE:sal3\|q\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA microc:micro1\|registro:pc\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal microc:micro1\|registro:pc\|q\[9\]" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1496656791610 ""}  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1496656791610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "microc:micro1\|registroCE:sal3\|q\[2\] " "Latch microc:micro1\|registroCE:sal3\|q\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA microc:micro1\|registro:pc\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal microc:micro1\|registro:pc\|q\[9\]" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1496656791610 ""}  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1496656791610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "microc:micro1\|registroCE:sal3\|q\[3\] " "Latch microc:micro1\|registroCE:sal3\|q\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA microc:micro1\|registro:pc\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal microc:micro1\|registro:pc\|q\[9\]" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1496656791610 ""}  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1496656791610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "microc:micro1\|registroCE:sal3\|q\[4\] " "Latch microc:micro1\|registroCE:sal3\|q\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA microc:micro1\|registro:pc\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal microc:micro1\|registro:pc\|q\[9\]" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1496656791611 ""}  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1496656791611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "microc:micro1\|registroCE:sal3\|q\[5\] " "Latch microc:micro1\|registroCE:sal3\|q\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA microc:micro1\|registro:pc\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal microc:micro1\|registro:pc\|q\[9\]" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1496656791611 ""}  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1496656791611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "microc:micro1\|registroCE:sal3\|q\[6\] " "Latch microc:micro1\|registroCE:sal3\|q\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA microc:micro1\|registro:pc\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal microc:micro1\|registro:pc\|q\[9\]" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1496656791611 ""}  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1496656791611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "microc:micro1\|registroCE:sal3\|q\[7\] " "Latch microc:micro1\|registroCE:sal3\|q\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA microc:micro1\|registro:pc\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal microc:micro1\|registro:pc\|q\[9\]" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1496656791612 ""}  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1496656791612 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "microc:micro1\|registroCE:sal4\|q\[0\] " "Latch microc:micro1\|registroCE:sal4\|q\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA microc:micro1\|registro:pc\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal microc:micro1\|registro:pc\|q\[9\]" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1496656791612 ""}  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1496656791612 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "microc:micro1\|registroCE:sal4\|q\[1\] " "Latch microc:micro1\|registroCE:sal4\|q\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA microc:micro1\|registro:pc\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal microc:micro1\|registro:pc\|q\[9\]" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1496656791612 ""}  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1496656791612 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "microc:micro1\|registroCE:sal4\|q\[2\] " "Latch microc:micro1\|registroCE:sal4\|q\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA microc:micro1\|registro:pc\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal microc:micro1\|registro:pc\|q\[9\]" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1496656791612 ""}  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1496656791612 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "microc:micro1\|registroCE:sal4\|q\[3\] " "Latch microc:micro1\|registroCE:sal4\|q\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA microc:micro1\|registro:pc\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal microc:micro1\|registro:pc\|q\[9\]" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1496656791613 ""}  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1496656791613 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "microc:micro1\|registroCE:sal4\|q\[4\] " "Latch microc:micro1\|registroCE:sal4\|q\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA microc:micro1\|registro:pc\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal microc:micro1\|registro:pc\|q\[9\]" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1496656791613 ""}  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1496656791613 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "microc:micro1\|registroCE:sal4\|q\[5\] " "Latch microc:micro1\|registroCE:sal4\|q\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA microc:micro1\|registro:pc\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal microc:micro1\|registro:pc\|q\[9\]" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1496656791613 ""}  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1496656791613 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "microc:micro1\|registroCE:sal4\|q\[6\] " "Latch microc:micro1\|registroCE:sal4\|q\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA microc:micro1\|registro:pc\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal microc:micro1\|registro:pc\|q\[9\]" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1496656791614 ""}  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1496656791614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "microc:micro1\|registroCE:sal4\|q\[7\] " "Latch microc:micro1\|registroCE:sal4\|q\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA microc:micro1\|registro:pc\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal microc:micro1\|registro:pc\|q\[9\]" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1496656791614 ""}  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1496656791614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uc:uc1\|rz " "Latch uc:uc1\|rz has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA microc:micro1\|registro:pc\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal microc:micro1\|registro:pc\|q\[9\]" {  } { { "componentes.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1496656791614 ""}  } { { "uc.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/uc.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1496656791614 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "I2C_Controller.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/I2C_Controller.v" 72 -1 0 } } { "I2C_Controller.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/I2C_Controller.v" 63 -1 0 } } { "I2C_Controller.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/I2C_Controller.v" 68 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1496656791624 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1496656791624 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "AUD_ADCLRCK~synth " "Node \"AUD_ADCLRCK~synth\"" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1496656802974 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_DACLRCK~synth " "Node \"AUD_DACLRCK~synth\"" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1496656802974 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_BCLK~synth " "Node \"AUD_BCLK~synth\"" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1496656802974 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0 -1 1496656802974 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Pin \"HEX0\[0\]\" is stuck at VCC" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1496656802977 "|caminocompleto|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] VCC " "Pin \"HEX0\[1\]\" is stuck at VCC" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1496656802977 "|caminocompleto|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] VCC " "Pin \"HEX0\[2\]\" is stuck at VCC" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1496656802977 "|caminocompleto|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] VCC " "Pin \"HEX0\[3\]\" is stuck at VCC" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1496656802977 "|caminocompleto|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] VCC " "Pin \"HEX0\[4\]\" is stuck at VCC" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1496656802977 "|caminocompleto|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] VCC " "Pin \"HEX0\[5\]\" is stuck at VCC" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1496656802977 "|caminocompleto|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1496656802977 "|caminocompleto|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1496656802977 "|caminocompleto|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1496656802977 "|caminocompleto|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1496656802977 "|caminocompleto|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1496656802977 "|caminocompleto|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1496656802977 "|caminocompleto|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1496656802977 "|caminocompleto|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1496656802977 "|caminocompleto|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sample_rate\[0\] GND " "Pin \"sample_rate\[0\]\" is stuck at GND" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1496656802977 "|caminocompleto|sample_rate[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sample_rate\[3\] GND " "Pin \"sample_rate\[3\]\" is stuck at GND" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1496656802977 "|caminocompleto|sample_rate[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sample_rate\[9\] GND " "Pin \"sample_rate\[9\]\" is stuck at GND" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1496656802977 "|caminocompleto|sample_rate[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sample_rate\[11\] GND " "Pin \"sample_rate\[11\]\" is stuck at GND" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1496656802977 "|caminocompleto|sample_rate[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sample_rate\[12\] GND " "Pin \"sample_rate\[12\]\" is stuck at GND" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1496656802977 "|caminocompleto|sample_rate[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sample_rate\[13\] GND " "Pin \"sample_rate\[13\]\" is stuck at GND" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1496656802977 "|caminocompleto|sample_rate[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sample_rate\[14\] GND " "Pin \"sample_rate\[14\]\" is stuck at GND" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1496656802977 "|caminocompleto|sample_rate[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sample_rate\[15\] GND " "Pin \"sample_rate\[15\]\" is stuck at GND" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1496656802977 "|caminocompleto|sample_rate[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1496656802977 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "audio_codec:AC\|lpm_divide:Div0\|lpm_divide_0gm:auto_generated\|sign_div_unsign_anh:divider\|alt_u_div_m5f:divider\|op_2~10 " "Logic cell \"audio_codec:AC\|lpm_divide:Div0\|lpm_divide_0gm:auto_generated\|sign_div_unsign_anh:divider\|alt_u_div_m5f:divider\|op_2~10\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1496656804970 ""} { "Info" "ISCL_SCL_CELL_NAME" "audio_codec:AC\|lpm_divide:Div0\|lpm_divide_0gm:auto_generated\|sign_div_unsign_anh:divider\|alt_u_div_m5f:divider\|op_3~12 " "Logic cell \"audio_codec:AC\|lpm_divide:Div0\|lpm_divide_0gm:auto_generated\|sign_div_unsign_anh:divider\|alt_u_div_m5f:divider\|op_3~12\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1496656804970 ""} { "Info" "ISCL_SCL_CELL_NAME" "audio_codec:AC\|lpm_divide:Div0\|lpm_divide_0gm:auto_generated\|sign_div_unsign_anh:divider\|alt_u_div_m5f:divider\|op_6~18 " "Logic cell \"audio_codec:AC\|lpm_divide:Div0\|lpm_divide_0gm:auto_generated\|sign_div_unsign_anh:divider\|alt_u_div_m5f:divider\|op_6~18\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1496656804970 ""} { "Info" "ISCL_SCL_CELL_NAME" "audio_codec:AC\|lpm_divide:Div0\|lpm_divide_0gm:auto_generated\|sign_div_unsign_anh:divider\|alt_u_div_m5f:divider\|op_8~22 " "Logic cell \"audio_codec:AC\|lpm_divide:Div0\|lpm_divide_0gm:auto_generated\|sign_div_unsign_anh:divider\|alt_u_div_m5f:divider\|op_8~22\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1496656804970 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "" 0 -1 1496656804970 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "/opt/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 346 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "/opt/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 479 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1496656805062 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1496656805062 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "/opt/altera/12.1sp1/quartus/libraries/megafunctions/sld_hub.vhd" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1496656805187 "|caminocompleto|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1496656805187 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/output_files/caminocompleto.map.smsg " "Generated suppressed messages file /media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/output_files/caminocompleto.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1496656805641 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 303 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 303 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "" 0 -1 1496656806631 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1496656806848 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1496656806848 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "21 " "Design contains 21 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1496656807712 "|caminocompleto|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EntS2\[4\] " "No output dependent on input pin \"EntS2\[4\]\"" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1496656807712 "|caminocompleto|EntS2[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EntS2\[5\] " "No output dependent on input pin \"EntS2\[5\]\"" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1496656807712 "|caminocompleto|EntS2[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EntS2\[6\] " "No output dependent on input pin \"EntS2\[6\]\"" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1496656807712 "|caminocompleto|EntS2[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EntS2\[7\] " "No output dependent on input pin \"EntS2\[7\]\"" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1496656807712 "|caminocompleto|EntS2[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EntS3\[0\] " "No output dependent on input pin \"EntS3\[0\]\"" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1496656807712 "|caminocompleto|EntS3[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EntS4\[0\] " "No output dependent on input pin \"EntS4\[0\]\"" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1496656807712 "|caminocompleto|EntS4[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EntS3\[1\] " "No output dependent on input pin \"EntS3\[1\]\"" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1496656807712 "|caminocompleto|EntS3[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EntS4\[1\] " "No output dependent on input pin \"EntS4\[1\]\"" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1496656807712 "|caminocompleto|EntS4[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EntS3\[2\] " "No output dependent on input pin \"EntS3\[2\]\"" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1496656807712 "|caminocompleto|EntS3[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EntS4\[2\] " "No output dependent on input pin \"EntS4\[2\]\"" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1496656807712 "|caminocompleto|EntS4[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EntS3\[3\] " "No output dependent on input pin \"EntS3\[3\]\"" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1496656807712 "|caminocompleto|EntS3[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EntS4\[3\] " "No output dependent on input pin \"EntS4\[3\]\"" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1496656807712 "|caminocompleto|EntS4[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EntS3\[4\] " "No output dependent on input pin \"EntS3\[4\]\"" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1496656807712 "|caminocompleto|EntS3[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EntS4\[4\] " "No output dependent on input pin \"EntS4\[4\]\"" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1496656807712 "|caminocompleto|EntS4[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EntS3\[5\] " "No output dependent on input pin \"EntS3\[5\]\"" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1496656807712 "|caminocompleto|EntS3[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EntS4\[5\] " "No output dependent on input pin \"EntS4\[5\]\"" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1496656807712 "|caminocompleto|EntS4[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EntS3\[6\] " "No output dependent on input pin \"EntS3\[6\]\"" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1496656807712 "|caminocompleto|EntS3[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EntS4\[6\] " "No output dependent on input pin \"EntS4\[6\]\"" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1496656807712 "|caminocompleto|EntS4[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EntS3\[7\] " "No output dependent on input pin \"EntS3\[7\]\"" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1496656807712 "|caminocompleto|EntS3[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EntS4\[7\] " "No output dependent on input pin \"EntS4\[7\]\"" {  } { { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1496656807712 "|caminocompleto|EntS4[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1496656807712 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4662 " "Implemented 4662 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "38 " "Implemented 38 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1496656807714 ""} { "Info" "ICUT_CUT_TM_OPINS" "90 " "Implemented 90 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1496656807714 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "4 " "Implemented 4 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1496656807714 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4377 " "Implemented 4377 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1496656807714 ""} { "Info" "ICUT_CUT_TM_RAMS" "151 " "Implemented 151 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1496656807714 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1 1496656807714 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1496656807714 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 227 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 227 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "405 " "Peak virtual memory: 405 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1496656807853 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun  5 11:00:07 2017 " "Processing ended: Mon Jun  5 11:00:07 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1496656807853 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1496656807853 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1496656807853 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1496656807853 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1496656812587 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1496656812589 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun  5 11:00:12 2017 " "Processing started: Mon Jun  5 11:00:12 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1496656812589 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1496656812589 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Proyecto_libre -c caminocompleto " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Proyecto_libre -c caminocompleto" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1496656812589 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1496656813066 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "caminocompleto EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"caminocompleto\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1496656813125 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1496656813153 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1496656813154 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Aud_PLL:pll\|altpll:altpll_component\|pll Cyclone II PLL " "Implemented PLL \"Aud_PLL:pll\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Aud_PLL:pll\|altpll:altpll_component\|_clk0 9 25 0 0 " "Implementing clock multiplication of 9, clock division of 25, and phase shift of 0 degrees (0 ps) for Aud_PLL:pll\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "/opt/altera/12.1sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 639 8336 9085 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1496656813297 ""}  } { { "altpll.tdf" "" { Text "/opt/altera/12.1sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 639 8336 9085 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1496656813297 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1496656814358 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1496656814414 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1496656815144 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1496656815144 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1496656815144 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1496656815144 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ~ASDO~ } } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 12009 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1496656815186 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ~nCSO~ } } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 12010 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1496656815186 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 12011 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1496656815186 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1496656815186 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1496656815234 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "64 128 " "No exact pin location assignment(s) for 64 pins of 128 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I2C_SDAT " "Pin I2C_SDAT not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { I2C_SDAT } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 253 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656815437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I2C_SCLK " "Pin I2C_SCLK not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { I2C_SCLK } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { I2C_SCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 261 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656815437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EntS2\[4\] " "Pin EntS2\[4\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { EntS2[4] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { EntS2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 146 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656815437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EntS2\[5\] " "Pin EntS2\[5\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { EntS2[5] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { EntS2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 147 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656815437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EntS2\[6\] " "Pin EntS2\[6\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { EntS2[6] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { EntS2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 148 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656815437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EntS2\[7\] " "Pin EntS2\[7\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { EntS2[7] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { EntS2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 149 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656815437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ESal1\[0\] " "Pin ESal1\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ESal1[0] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ESal1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 166 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656815437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ESal1\[1\] " "Pin ESal1\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ESal1[1] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ESal1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 167 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656815437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ESal1\[2\] " "Pin ESal1\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ESal1[2] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ESal1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 168 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656815437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ESal1\[3\] " "Pin ESal1\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ESal1[3] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ESal1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 169 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656815437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ESal1\[4\] " "Pin ESal1\[4\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ESal1[4] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ESal1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 170 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656815437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ESal1\[5\] " "Pin ESal1\[5\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ESal1[5] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ESal1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 171 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656815437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ESal1\[6\] " "Pin ESal1\[6\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ESal1[6] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ESal1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 172 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656815437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ESal1\[7\] " "Pin ESal1\[7\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ESal1[7] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ESal1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 173 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656815437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ESal2\[0\] " "Pin ESal2\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ESal2[0] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ESal2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 174 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656815437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ESal2\[1\] " "Pin ESal2\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ESal2[1] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ESal2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 175 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656815437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ESal2\[2\] " "Pin ESal2\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ESal2[2] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ESal2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 176 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656815437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ESal2\[3\] " "Pin ESal2\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ESal2[3] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ESal2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 177 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656815437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ESal2\[4\] " "Pin ESal2\[4\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ESal2[4] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ESal2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 178 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656815437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ESal2\[5\] " "Pin ESal2\[5\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ESal2[5] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ESal2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 179 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656815437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ESal2\[6\] " "Pin ESal2\[6\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ESal2[6] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ESal2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 180 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656815437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ESal2\[7\] " "Pin ESal2\[7\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ESal2[7] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ESal2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 181 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656815437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ESal3\[0\] " "Pin ESal3\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ESal3[0] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ESal3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 182 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656815437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ESal3\[1\] " "Pin ESal3\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ESal3[1] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ESal3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 183 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656815437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ESal3\[2\] " "Pin ESal3\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ESal3[2] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ESal3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 184 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656815437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ESal3\[3\] " "Pin ESal3\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ESal3[3] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ESal3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 185 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656815437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ESal3\[4\] " "Pin ESal3\[4\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ESal3[4] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ESal3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 186 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656815437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ESal3\[5\] " "Pin ESal3\[5\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ESal3[5] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ESal3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 187 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656815437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ESal3\[6\] " "Pin ESal3\[6\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ESal3[6] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ESal3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 188 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656815437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ESal3\[7\] " "Pin ESal3\[7\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ESal3[7] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ESal3[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 189 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656815437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ESal4\[0\] " "Pin ESal4\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ESal4[0] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ESal4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 190 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656815437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ESal4\[1\] " "Pin ESal4\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ESal4[1] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ESal4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 191 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656815437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ESal4\[2\] " "Pin ESal4\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ESal4[2] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ESal4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 192 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656815437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ESal4\[3\] " "Pin ESal4\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ESal4[3] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ESal4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 193 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656815437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ESal4\[4\] " "Pin ESal4\[4\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ESal4[4] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ESal4[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 194 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656815437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ESal4\[5\] " "Pin ESal4\[5\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ESal4[5] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ESal4[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 195 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656815437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ESal4\[6\] " "Pin ESal4\[6\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ESal4[6] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ESal4[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 196 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656815437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ESal4\[7\] " "Pin ESal4\[7\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ESal4[7] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ESal4[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 197 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656815437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SalPC\[0\] " "Pin SalPC\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SalPC[0] } } } { "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SalPC\[0\]" } } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SalPC[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 198 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656815437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SalPC\[1\] " "Pin SalPC\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SalPC[1] } } } { "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SalPC\[1\]" } } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SalPC[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 199 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656815437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SalPC\[2\] " "Pin SalPC\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SalPC[2] } } } { "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SalPC\[2\]" } } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SalPC[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 200 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656815437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SalPC\[3\] " "Pin SalPC\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SalPC[3] } } } { "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SalPC\[3\]" } } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SalPC[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 201 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656815437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SalPC\[4\] " "Pin SalPC\[4\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SalPC[4] } } } { "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SalPC\[4\]" } } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SalPC[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 202 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656815437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SalPC\[5\] " "Pin SalPC\[5\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SalPC[5] } } } { "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SalPC\[5\]" } } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SalPC[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 203 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656815437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SalPC\[6\] " "Pin SalPC\[6\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SalPC[6] } } } { "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SalPC\[6\]" } } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SalPC[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 204 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656815437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SalPC\[7\] " "Pin SalPC\[7\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SalPC[7] } } } { "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SalPC\[7\]" } } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SalPC[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 205 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656815437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SalPC\[8\] " "Pin SalPC\[8\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SalPC[8] } } } { "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SalPC\[8\]" } } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SalPC[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 206 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656815437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SalPC\[9\] " "Pin SalPC\[9\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SalPC[9] } } } { "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SalPC\[9\]" } } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SalPC[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 207 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656815437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EntS3\[0\] " "Pin EntS3\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { EntS3[0] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { EntS3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 150 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656815437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EntS4\[0\] " "Pin EntS4\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { EntS4[0] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { EntS4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 158 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656815437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EntS3\[1\] " "Pin EntS3\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { EntS3[1] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { EntS3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 151 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656815437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EntS4\[1\] " "Pin EntS4\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { EntS4[1] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { EntS4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 159 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656815437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EntS3\[2\] " "Pin EntS3\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { EntS3[2] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { EntS3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 152 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656815437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EntS4\[2\] " "Pin EntS4\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { EntS4[2] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { EntS4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 160 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656815437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EntS3\[3\] " "Pin EntS3\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { EntS3[3] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { EntS3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 153 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656815437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EntS4\[3\] " "Pin EntS4\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { EntS4[3] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { EntS4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 161 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656815437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EntS3\[4\] " "Pin EntS3\[4\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { EntS3[4] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { EntS3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 154 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656815437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EntS4\[4\] " "Pin EntS4\[4\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { EntS4[4] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { EntS4[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 162 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656815437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EntS3\[5\] " "Pin EntS3\[5\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { EntS3[5] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { EntS3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 155 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656815437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EntS4\[5\] " "Pin EntS4\[5\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { EntS4[5] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { EntS4[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 163 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656815437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EntS3\[6\] " "Pin EntS3\[6\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { EntS3[6] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { EntS3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 156 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656815437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EntS4\[6\] " "Pin EntS4\[6\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { EntS4[6] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { EntS4[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 164 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656815437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EntS3\[7\] " "Pin EntS3\[7\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { EntS3[7] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { EntS3[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 157 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656815437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EntS4\[7\] " "Pin EntS4\[7\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { EntS4[7] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { EntS4[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 165 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656815437 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1496656815437 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "43 " "TimeQuest Timing Analyzer is analyzing 43 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1496656816028 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1496656816048 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1496656816048 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1496656816048 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1496656816048 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "caminocompleto.sdc " "Synopsys Design Constraints File file not found: 'caminocompleto.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1496656816138 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1496656816175 "|caminocompleto|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_AV_Config:AV_Config\|mI2C_CTRL_CLK " "Node: I2C_AV_Config:AV_Config\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1496656816175 "|caminocompleto|I2C_AV_Config:AV_Config|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "microc:micro1\|registro:pc\|q\[0\] " "Node: microc:micro1\|registro:pc\|q\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1496656816175 "|caminocompleto|microc:micro1|registro:pc|q[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "audio_codec:AC\|oAUD_BCK " "Node: audio_codec:AC\|oAUD_BCK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1496656816175 "|caminocompleto|audio_codec:AC|oAUD_BCK"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1496656816252 ""}  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1496656816252 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1 1496656816253 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1496656816253 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1496656816253 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1496656816253 ""}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1496656816253 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Aud_PLL:pll\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1) " "Automatically promoted node Aud_PLL:pll\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1496656816573 ""}  } { { "altpll.tdf" "" { Text "/opt/altera/12.1sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Aud_PLL:pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 639 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1496656816573 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1496656816573 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "microc:micro1\|registroCE:sal1\|always0~0 " "Destination node microc:micro1\|registroCE:sal1\|always0~0" {  } { { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { microc:micro1|registroCE:sal1|always0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 3153 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1496656816573 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "microc:micro1\|registroCE:sal2\|always0~0 " "Destination node microc:micro1\|registroCE:sal2\|always0~0" {  } { { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { microc:micro1|registroCE:sal2|always0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 3154 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1496656816573 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "microc:micro1\|registroCE:sal3\|always0~0 " "Destination node microc:micro1\|registroCE:sal3\|always0~0" {  } { { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { microc:micro1|registroCE:sal3|always0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 3155 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1496656816573 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "microc:micro1\|registroCE:sal4\|always0~0 " "Destination node microc:micro1\|registroCE:sal4\|always0~0" {  } { { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { microc:micro1|registroCE:sal4|always0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 3156 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1496656816573 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1496656816573 ""}  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { clk } } } { "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 254 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1496656816573 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1496656816574 ""}  } { { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 3580 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1496656816574 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "I2C_AV_Config:AV_Config\|mI2C_CTRL_CLK  " "Automatically promoted node I2C_AV_Config:AV_Config\|mI2C_CTRL_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1496656816574 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_AV_Config:AV_Config\|I2C_Controller:u0\|I2C_SCLK~2 " "Destination node I2C_AV_Config:AV_Config\|I2C_Controller:u0\|I2C_SCLK~2" {  } { { "I2C_Controller.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/I2C_Controller.v" 62 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { I2C_AV_Config:AV_Config|I2C_Controller:u0|I2C_SCLK~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 1541 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1496656816574 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_AV_Config:AV_Config\|mI2C_CTRL_CLK~0 " "Destination node I2C_AV_Config:AV_Config\|mI2C_CTRL_CLK~0" {  } { { "I2C_AV_Config.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/I2C_AV_Config.v" 18 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { I2C_AV_Config:AV_Config|mI2C_CTRL_CLK~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 3147 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1496656816574 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1496656816574 ""}  } { { "I2C_AV_Config.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/I2C_AV_Config.v" 18 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { I2C_AV_Config:AV_Config|mI2C_CTRL_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 617 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1496656816574 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "uc:uc1\|c_jr~2  " "Automatically promoted node uc:uc1\|c_jr~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1496656816574 ""}  } { { "uc.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/uc.v" 1 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { uc:uc1|c_jr~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 3539 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1496656816574 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "microc:micro1\|registroCE:sal1\|always0~0  " "Automatically promoted node microc:micro1\|registroCE:sal1\|always0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1496656816574 ""}  } { { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { microc:micro1|registroCE:sal1|always0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 3153 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1496656816574 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "microc:micro1\|registroCE:sal2\|always0~0  " "Automatically promoted node microc:micro1\|registroCE:sal2\|always0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1496656816574 ""}  } { { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { microc:micro1|registroCE:sal2|always0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 3154 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1496656816574 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "microc:micro1\|registroCE:sal3\|always0~0  " "Automatically promoted node microc:micro1\|registroCE:sal3\|always0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1496656816574 ""}  } { { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { microc:micro1|registroCE:sal3|always0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 3155 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1496656816574 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "microc:micro1\|registroCE:sal4\|always0~0  " "Automatically promoted node microc:micro1\|registroCE:sal4\|always0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1496656816575 ""}  } { { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { microc:micro1|registroCE:sal4|always0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 3156 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1496656816575 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "audio_codec:AC\|oAUD_BCK  " "Automatically promoted node audio_codec:AC\|oAUD_BCK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1496656816575 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AUD_BCLK " "Destination node AUD_BCLK" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { AUD_BCLK } } } { "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 258 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1496656816575 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_codec:AC\|oAUD_BCK~0 " "Destination node audio_codec:AC\|oAUD_BCK~0" {  } { { "audio_codec.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/audio_codec.v" 4 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { audio_codec:AC|oAUD_BCK~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 3261 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1496656816575 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1496656816575 ""}  } { { "audio_codec.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/audio_codec.v" 4 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { audio_codec:AC|oAUD_BCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 549 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1496656816575 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN L2 (CLK1, LVDSCLK0n, Input)) " "Automatically promoted node reset (placed in PIN L2 (CLK1, LVDSCLK0n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1496656816575 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_codec:AC\|Add6~14 " "Destination node audio_codec:AC\|Add6~14" {  } { { "audio_codec.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/audio_codec.v" 149 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { audio_codec:AC|Add6~14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 1911 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1496656816575 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_codec:AC\|lpm_divide:Div0\|lpm_divide_0gm:auto_generated\|sign_div_unsign_anh:divider\|alt_u_div_m5f:divider\|add_sub_8_result_int\[7\]~0 " "Destination node audio_codec:AC\|lpm_divide:Div0\|lpm_divide_0gm:auto_generated\|sign_div_unsign_anh:divider\|alt_u_div_m5f:divider\|add_sub_8_result_int\[7\]~0" {  } { { "db/alt_u_div_m5f.tdf" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/db/alt_u_div_m5f.tdf" 141 22 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { audio_codec:AC|lpm_divide:Div0|lpm_divide_0gm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_m5f:divider|add_sub_8_result_int[7]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 2579 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1496656816575 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "switch:sw\|WideOr2~1 " "Destination node switch:sw\|WideOr2~1" {  } { { "switch.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/switch.v" 12 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { switch:sw|WideOr2~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 1543 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1496656816575 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "switch:sw\|WideOr0~1 " "Destination node switch:sw\|WideOr0~1" {  } { { "switch.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/switch.v" 12 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { switch:sw|WideOr0~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 1545 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1496656816575 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "switch:sw\|WideOr1~1 " "Destination node switch:sw\|WideOr1~1" {  } { { "switch.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/switch.v" 12 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { switch:sw|WideOr1~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 1547 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1496656816575 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "switch:sw\|sample_rate~1 " "Destination node switch:sw\|sample_rate~1" {  } { { "switch.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/switch.v" 1 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { switch:sw|sample_rate~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 1549 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1496656816575 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "switch:sw\|sample_rate\[7\]~2 " "Destination node switch:sw\|sample_rate\[7\]~2" {  } { { "switch.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/switch.v" 1 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { switch:sw|sample_rate[7]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 1550 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1496656816575 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "switch:sw\|arm_Rate~1 " "Destination node switch:sw\|arm_Rate~1" {  } { { "switch.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/switch.v" 1 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { switch:sw|arm_Rate~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 1891 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1496656816575 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "switch:sw\|arm_Rate\[8\]~2 " "Destination node switch:sw\|arm_Rate\[8\]~2" {  } { { "switch.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/switch.v" 1 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { switch:sw|arm_Rate[8]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 1892 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1496656816575 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "switch:sw\|WideOr3~1 " "Destination node switch:sw\|WideOr3~1" {  } { { "switch.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/switch.v" 12 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { switch:sw|WideOr3~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 1894 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1496656816575 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1 1496656816575 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1496656816575 ""}  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { reset } } } { "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 255 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1496656816575 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1496656816576 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "/opt/altera/12.1sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 7525 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1496656816576 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "/opt/altera/12.1sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 4268 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1496656816576 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1496656816576 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "/opt/altera/12.1sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 821 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 5873 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1496656816576 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1496656816578 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "/opt/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 335 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 3929 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1496656816578 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~0" {  } { { "sld_signaltap_impl.vhd" "" { Text "/opt/altera/12.1sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 821 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 7336 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1496656816578 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1496656816578 ""}  } { { "sld_jtag_hub.vhd" "" { Text "/opt/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 335 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 3705 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1496656816578 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1496656816579 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_jtag_hub.vhd" "" { Text "/opt/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1076 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 3818 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1496656816579 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_jtag_hub.vhd" "" { Text "/opt/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1076 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 3819 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1496656816579 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "/opt/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1090 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 3930 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1496656816579 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1496656816579 ""}  } { { "sld_jtag_hub.vhd" "" { Text "/opt/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1090 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 3604 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1496656816579 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1496656817314 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1496656817328 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1496656817329 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1496656817344 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1496656817364 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1496656817377 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1496656817378 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1496656817391 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1496656817464 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1496656817479 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1496656817479 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "64 unused 3.3V 20 43 1 " "Number of I/O pins in group: 64 (unused VREF, 3.3V VCCIO, 20 input, 43 output, 1 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1496656817493 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1496656817493 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1496656817493 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 40 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1496656817495 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 36 1 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 36 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1496656817495 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 6 37 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 6 total pin(s) used --  37 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1496656817495 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1496656817495 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 37 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  37 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1496656817495 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 22 14 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 22 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1496656817495 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 2 38 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1496656817495 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 2 41 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1496656817495 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1496656817495 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1496656817495 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "Aud_PLL:pll\|altpll:altpll_component\|pll clk\[0\] AUD_XCK " "PLL \"Aud_PLL:pll\|altpll:altpll_component\|pll\" output port clk\[0\] feeds output pin \"AUD_XCK\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "/opt/altera/12.1sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "Aud_PLL.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/Aud_PLL.v" 103 0 0 } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 25 0 0 } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1 1496656817562 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1496656817672 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1496656818789 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1496656820128 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1496656820169 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1496656821428 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1496656821428 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1496656822457 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X12_Y14 X24_Y27 " "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27" {  } { { "loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 1 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27"} 12 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1496656824904 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1496656824904 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1496656825620 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1496656825624 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1 1496656825624 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1496656825624 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1496656825794 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "93 " "Found 93 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_ADCLRCK 0 " "Pin \"AUD_ADCLRCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656825943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACLRCK 0 " "Pin \"AUD_DACLRCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656825943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_BCLK 0 " "Pin \"AUD_BCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656825943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SDAT 0 " "Pin \"I2C_SDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656825943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACDAT 0 " "Pin \"AUD_DACDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656825943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_XCK 0 " "Pin \"AUD_XCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656825943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SCLK 0 " "Pin \"I2C_SCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656825943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ESal1\[0\] 0 " "Pin \"ESal1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656825943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ESal1\[1\] 0 " "Pin \"ESal1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656825943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ESal1\[2\] 0 " "Pin \"ESal1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656825943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ESal1\[3\] 0 " "Pin \"ESal1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656825943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ESal1\[4\] 0 " "Pin \"ESal1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656825943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ESal1\[5\] 0 " "Pin \"ESal1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656825943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ESal1\[6\] 0 " "Pin \"ESal1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656825943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ESal1\[7\] 0 " "Pin \"ESal1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656825943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ESal2\[0\] 0 " "Pin \"ESal2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656825943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ESal2\[1\] 0 " "Pin \"ESal2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656825943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ESal2\[2\] 0 " "Pin \"ESal2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656825943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ESal2\[3\] 0 " "Pin \"ESal2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656825943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ESal2\[4\] 0 " "Pin \"ESal2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656825943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ESal2\[5\] 0 " "Pin \"ESal2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656825943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ESal2\[6\] 0 " "Pin \"ESal2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656825943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ESal2\[7\] 0 " "Pin \"ESal2\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656825943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ESal3\[0\] 0 " "Pin \"ESal3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656825943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ESal3\[1\] 0 " "Pin \"ESal3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656825943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ESal3\[2\] 0 " "Pin \"ESal3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656825943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ESal3\[3\] 0 " "Pin \"ESal3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656825943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ESal3\[4\] 0 " "Pin \"ESal3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656825943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ESal3\[5\] 0 " "Pin \"ESal3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656825943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ESal3\[6\] 0 " "Pin \"ESal3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656825943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ESal3\[7\] 0 " "Pin \"ESal3\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656825943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ESal4\[0\] 0 " "Pin \"ESal4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656825943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ESal4\[1\] 0 " "Pin \"ESal4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656825943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ESal4\[2\] 0 " "Pin \"ESal4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656825943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ESal4\[3\] 0 " "Pin \"ESal4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656825943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ESal4\[4\] 0 " "Pin \"ESal4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656825943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ESal4\[5\] 0 " "Pin \"ESal4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656825943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ESal4\[6\] 0 " "Pin \"ESal4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656825943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ESal4\[7\] 0 " "Pin \"ESal4\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656825943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SalPC\[0\] 0 " "Pin \"SalPC\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656825943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SalPC\[1\] 0 " "Pin \"SalPC\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656825943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SalPC\[2\] 0 " "Pin \"SalPC\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656825943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SalPC\[3\] 0 " "Pin \"SalPC\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656825943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SalPC\[4\] 0 " "Pin \"SalPC\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656825943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SalPC\[5\] 0 " "Pin \"SalPC\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656825943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SalPC\[6\] 0 " "Pin \"SalPC\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656825943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SalPC\[7\] 0 " "Pin \"SalPC\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656825943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SalPC\[8\] 0 " "Pin \"SalPC\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656825943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SalPC\[9\] 0 " "Pin \"SalPC\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656825943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656825943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656825943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656825943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656825943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656825943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656825943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656825943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656825943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656825943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656825943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656825943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656825943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656825943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656825943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[0\] 0 " "Pin \"HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656825943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[1\] 0 " "Pin \"HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656825943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[2\] 0 " "Pin \"HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656825943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[3\] 0 " "Pin \"HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656825943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[4\] 0 " "Pin \"HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656825943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[5\] 0 " "Pin \"HEX2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656825943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[6\] 0 " "Pin \"HEX2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656825943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[0\] 0 " "Pin \"HEX3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656825943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[1\] 0 " "Pin \"HEX3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656825943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[2\] 0 " "Pin \"HEX3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656825943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[3\] 0 " "Pin \"HEX3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656825943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[4\] 0 " "Pin \"HEX3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656825943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[5\] 0 " "Pin \"HEX3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656825943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[6\] 0 " "Pin \"HEX3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656825943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sample_rate\[0\] 0 " "Pin \"sample_rate\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656825943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sample_rate\[1\] 0 " "Pin \"sample_rate\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656825943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sample_rate\[2\] 0 " "Pin \"sample_rate\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656825943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sample_rate\[3\] 0 " "Pin \"sample_rate\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656825943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sample_rate\[4\] 0 " "Pin \"sample_rate\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656825943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sample_rate\[5\] 0 " "Pin \"sample_rate\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656825943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sample_rate\[6\] 0 " "Pin \"sample_rate\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656825943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sample_rate\[7\] 0 " "Pin \"sample_rate\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656825943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sample_rate\[8\] 0 " "Pin \"sample_rate\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656825943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sample_rate\[9\] 0 " "Pin \"sample_rate\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656825943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sample_rate\[10\] 0 " "Pin \"sample_rate\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656825943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sample_rate\[11\] 0 " "Pin \"sample_rate\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656825943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sample_rate\[12\] 0 " "Pin \"sample_rate\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656825943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sample_rate\[13\] 0 " "Pin \"sample_rate\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656825943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sample_rate\[14\] 0 " "Pin \"sample_rate\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656825943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sample_rate\[15\] 0 " "Pin \"sample_rate\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656825943 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1496656825943 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1496656826733 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1496656827147 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1496656828048 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1496656828568 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1496656828645 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "3 " "Following 3 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently enabled " "Pin AUD_ADCLRCK has a permanently enabled output enable" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { AUD_ADCLRCK } } } { "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 252 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1496656828766 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently enabled " "Pin AUD_DACLRCK has a permanently enabled output enable" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { AUD_DACLRCK } } } { "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 257 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1496656828766 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently enabled " "Pin AUD_BCLK has a permanently enabled output enable" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { AUD_BCLK } } } { "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 258 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1496656828766 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1 1496656828766 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1496656828767 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/output_files/caminocompleto.fit.smsg " "Generated suppressed messages file /media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/output_files/caminocompleto.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1496656829707 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 14 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "485 " "Peak virtual memory: 485 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1496656831522 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun  5 11:00:31 2017 " "Processing ended: Mon Jun  5 11:00:31 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1496656831522 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1496656831522 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1496656831522 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1496656831522 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1496656836405 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1496656836407 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun  5 11:00:36 2017 " "Processing started: Mon Jun  5 11:00:36 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1496656836407 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1496656836407 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Proyecto_libre -c caminocompleto " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Proyecto_libre -c caminocompleto" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1496656836408 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1496656838134 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1496656838182 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "351 " "Peak virtual memory: 351 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1496656838996 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun  5 11:00:38 2017 " "Processing ended: Mon Jun  5 11:00:38 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1496656838996 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1496656838996 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1496656838996 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1496656838996 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1496656841702 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1496656843048 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1496656843049 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun  5 11:00:42 2017 " "Processing started: Mon Jun  5 11:00:42 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1496656843049 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1496656843049 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Proyecto_libre -c caminocompleto " "Command: quartus_sta Proyecto_libre -c caminocompleto" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1496656843050 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1496656843107 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1496656843496 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1496656843520 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1496656843520 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "43 " "TimeQuest Timing Analyzer is analyzing 43 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1496656843905 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1496656844038 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1496656844038 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1496656844038 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1496656844038 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "caminocompleto.sdc " "Synopsys Design Constraints File file not found: 'caminocompleto.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1496656844093 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1496656844110 "|caminocompleto|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_AV_Config:AV_Config\|mI2C_CTRL_CLK " "Node: I2C_AV_Config:AV_Config\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1496656844110 "|caminocompleto|I2C_AV_Config:AV_Config|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "microc:micro1\|registro:pc\|q\[0\] " "Node: microc:micro1\|registro:pc\|q\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1496656844110 "|caminocompleto|microc:micro1|registro:pc|q[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "audio_codec:AC\|oAUD_BCK " "Node: audio_codec:AC\|oAUD_BCK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1496656844110 "|caminocompleto|audio_codec:AC|oAUD_BCK"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1496656844142 ""}  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1496656844142 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1496656844143 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 0 1496656844164 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1496656844167 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1496656844204 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1496656844230 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1496656844240 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1496656844257 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.531 " "Worst-case minimum pulse width slack is 97.531" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1496656844262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1496656844262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.531         0.000 altera_reserved_tck  " "   97.531         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1496656844262 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1496656844262 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1496656844337 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 0 1496656844340 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1496656844513 "|caminocompleto|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_AV_Config:AV_Config\|mI2C_CTRL_CLK " "Node: I2C_AV_Config:AV_Config\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1496656844513 "|caminocompleto|I2C_AV_Config:AV_Config|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "microc:micro1\|registro:pc\|q\[0\] " "Node: microc:micro1\|registro:pc\|q\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1496656844514 "|caminocompleto|microc:micro1|registro:pc|q[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "audio_codec:AC\|oAUD_BCK " "Node: audio_codec:AC\|oAUD_BCK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1496656844514 "|caminocompleto|audio_codec:AC|oAUD_BCK"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1496656844536 ""}  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1496656844536 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1496656844545 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1496656844550 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1496656844575 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1496656844582 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.778 " "Worst-case minimum pulse width slack is 97.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1496656844605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1496656844605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1496656844605 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1496656844605 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1496656844637 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1496656844735 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1496656844736 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 14 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "349 " "Peak virtual memory: 349 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1496656844995 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun  5 11:00:44 2017 " "Processing ended: Mon Jun  5 11:00:44 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1496656844995 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1496656844995 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1496656844995 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1496656844995 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1496656849339 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1496656849341 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun  5 11:00:49 2017 " "Processing started: Mon Jun  5 11:00:49 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1496656849341 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1496656849341 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Proyecto_libre -c caminocompleto " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Proyecto_libre -c caminocompleto" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1496656849341 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "caminocompleto.vho\", \"caminocompleto_fast.vho caminocompleto_vhd.sdo caminocompleto_vhd_fast.sdo /media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/simulation/modelsim/ simulation " "Generated files \"caminocompleto.vho\", \"caminocompleto_fast.vho\", \"caminocompleto_vhd.sdo\" and \"caminocompleto_vhd_fast.sdo\" in directory \"/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "" 0 -1 1496656871611 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "338 " "Peak virtual memory: 338 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1496656872417 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun  5 11:01:12 2017 " "Processing ended: Mon Jun  5 11:01:12 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1496656872417 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1496656872417 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1496656872417 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1496656872417 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 255 s " "Quartus II Full Compilation was successful. 0 errors, 255 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1496656875091 ""}
