$date
	Mon Jul 25 13:32:55 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module full_adder_tb $end
$var wire 1 ! sum $end
$var wire 1 " carry $end
$var reg 1 # A $end
$var reg 1 $ B $end
$var reg 1 % C $end
$scope module uut $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 % C $end
$var wire 1 " carry $end
$var wire 1 ! sum $end
$var wire 1 & halfcarry_2 $end
$var wire 1 ' halfcarry_1 $end
$var wire 1 ( half_sum $end
$scope module HA1 $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 ' C $end
$var wire 1 ( S $end
$upscope $end
$scope module HA2 $end
$var wire 1 ( A $end
$var wire 1 % B $end
$var wire 1 & C $end
$var wire 1 ! S $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#20
1!
1%
#40
1(
0%
1$
#60
1"
0!
1&
1%
#80
0"
1!
0&
0%
0$
1#
#100
1"
0!
1&
1%
#120
0&
0(
1'
0%
1$
#140
1!
1%
#160
