
eclipse.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002b2c  080000b8  080000b8  000100b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e8  08002be4  08002be4  00012be4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002ccc  08002ccc  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08002ccc  08002ccc  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002ccc  08002ccc  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002ccc  08002ccc  00012ccc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002cd0  08002cd0  00012cd0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08002cd4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000070  2000000c  08002ce0  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000007c  08002ce0  0002007c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000880a  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001b63  00000000  00000000  0002883e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000808  00000000  00000000  0002a3a8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000700  00000000  00000000  0002abb0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00014b80  00000000  00000000  0002b2b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00008a0b  00000000  00000000  0003fe30  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0007f5f9  00000000  00000000  0004883b  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000c7e34  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001a14  00000000  00000000  000c7eb0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000b8 <__do_global_dtors_aux>:
 80000b8:	b510      	push	{r4, lr}
 80000ba:	4c06      	ldr	r4, [pc, #24]	; (80000d4 <__do_global_dtors_aux+0x1c>)
 80000bc:	7823      	ldrb	r3, [r4, #0]
 80000be:	2b00      	cmp	r3, #0
 80000c0:	d107      	bne.n	80000d2 <__do_global_dtors_aux+0x1a>
 80000c2:	4b05      	ldr	r3, [pc, #20]	; (80000d8 <__do_global_dtors_aux+0x20>)
 80000c4:	2b00      	cmp	r3, #0
 80000c6:	d002      	beq.n	80000ce <__do_global_dtors_aux+0x16>
 80000c8:	4804      	ldr	r0, [pc, #16]	; (80000dc <__do_global_dtors_aux+0x24>)
 80000ca:	e000      	b.n	80000ce <__do_global_dtors_aux+0x16>
 80000cc:	bf00      	nop
 80000ce:	2301      	movs	r3, #1
 80000d0:	7023      	strb	r3, [r4, #0]
 80000d2:	bd10      	pop	{r4, pc}
 80000d4:	2000000c 	.word	0x2000000c
 80000d8:	00000000 	.word	0x00000000
 80000dc:	08002bcc 	.word	0x08002bcc

080000e0 <frame_dummy>:
 80000e0:	4b04      	ldr	r3, [pc, #16]	; (80000f4 <frame_dummy+0x14>)
 80000e2:	b510      	push	{r4, lr}
 80000e4:	2b00      	cmp	r3, #0
 80000e6:	d003      	beq.n	80000f0 <frame_dummy+0x10>
 80000e8:	4903      	ldr	r1, [pc, #12]	; (80000f8 <frame_dummy+0x18>)
 80000ea:	4804      	ldr	r0, [pc, #16]	; (80000fc <frame_dummy+0x1c>)
 80000ec:	e000      	b.n	80000f0 <frame_dummy+0x10>
 80000ee:	bf00      	nop
 80000f0:	bd10      	pop	{r4, pc}
 80000f2:	46c0      	nop			; (mov r8, r8)
 80000f4:	00000000 	.word	0x00000000
 80000f8:	20000010 	.word	0x20000010
 80000fc:	08002bcc 	.word	0x08002bcc

08000100 <__udivsi3>:
 8000100:	2200      	movs	r2, #0
 8000102:	0843      	lsrs	r3, r0, #1
 8000104:	428b      	cmp	r3, r1
 8000106:	d374      	bcc.n	80001f2 <__udivsi3+0xf2>
 8000108:	0903      	lsrs	r3, r0, #4
 800010a:	428b      	cmp	r3, r1
 800010c:	d35f      	bcc.n	80001ce <__udivsi3+0xce>
 800010e:	0a03      	lsrs	r3, r0, #8
 8000110:	428b      	cmp	r3, r1
 8000112:	d344      	bcc.n	800019e <__udivsi3+0x9e>
 8000114:	0b03      	lsrs	r3, r0, #12
 8000116:	428b      	cmp	r3, r1
 8000118:	d328      	bcc.n	800016c <__udivsi3+0x6c>
 800011a:	0c03      	lsrs	r3, r0, #16
 800011c:	428b      	cmp	r3, r1
 800011e:	d30d      	bcc.n	800013c <__udivsi3+0x3c>
 8000120:	22ff      	movs	r2, #255	; 0xff
 8000122:	0209      	lsls	r1, r1, #8
 8000124:	ba12      	rev	r2, r2
 8000126:	0c03      	lsrs	r3, r0, #16
 8000128:	428b      	cmp	r3, r1
 800012a:	d302      	bcc.n	8000132 <__udivsi3+0x32>
 800012c:	1212      	asrs	r2, r2, #8
 800012e:	0209      	lsls	r1, r1, #8
 8000130:	d065      	beq.n	80001fe <__udivsi3+0xfe>
 8000132:	0b03      	lsrs	r3, r0, #12
 8000134:	428b      	cmp	r3, r1
 8000136:	d319      	bcc.n	800016c <__udivsi3+0x6c>
 8000138:	e000      	b.n	800013c <__udivsi3+0x3c>
 800013a:	0a09      	lsrs	r1, r1, #8
 800013c:	0bc3      	lsrs	r3, r0, #15
 800013e:	428b      	cmp	r3, r1
 8000140:	d301      	bcc.n	8000146 <__udivsi3+0x46>
 8000142:	03cb      	lsls	r3, r1, #15
 8000144:	1ac0      	subs	r0, r0, r3
 8000146:	4152      	adcs	r2, r2
 8000148:	0b83      	lsrs	r3, r0, #14
 800014a:	428b      	cmp	r3, r1
 800014c:	d301      	bcc.n	8000152 <__udivsi3+0x52>
 800014e:	038b      	lsls	r3, r1, #14
 8000150:	1ac0      	subs	r0, r0, r3
 8000152:	4152      	adcs	r2, r2
 8000154:	0b43      	lsrs	r3, r0, #13
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x5e>
 800015a:	034b      	lsls	r3, r1, #13
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b03      	lsrs	r3, r0, #12
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x6a>
 8000166:	030b      	lsls	r3, r1, #12
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0ac3      	lsrs	r3, r0, #11
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x76>
 8000172:	02cb      	lsls	r3, r1, #11
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0a83      	lsrs	r3, r0, #10
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x82>
 800017e:	028b      	lsls	r3, r1, #10
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0a43      	lsrs	r3, r0, #9
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x8e>
 800018a:	024b      	lsls	r3, r1, #9
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a03      	lsrs	r3, r0, #8
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x9a>
 8000196:	020b      	lsls	r3, r1, #8
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	d2cd      	bcs.n	800013a <__udivsi3+0x3a>
 800019e:	09c3      	lsrs	r3, r0, #7
 80001a0:	428b      	cmp	r3, r1
 80001a2:	d301      	bcc.n	80001a8 <__udivsi3+0xa8>
 80001a4:	01cb      	lsls	r3, r1, #7
 80001a6:	1ac0      	subs	r0, r0, r3
 80001a8:	4152      	adcs	r2, r2
 80001aa:	0983      	lsrs	r3, r0, #6
 80001ac:	428b      	cmp	r3, r1
 80001ae:	d301      	bcc.n	80001b4 <__udivsi3+0xb4>
 80001b0:	018b      	lsls	r3, r1, #6
 80001b2:	1ac0      	subs	r0, r0, r3
 80001b4:	4152      	adcs	r2, r2
 80001b6:	0943      	lsrs	r3, r0, #5
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xc0>
 80001bc:	014b      	lsls	r3, r1, #5
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0903      	lsrs	r3, r0, #4
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xcc>
 80001c8:	010b      	lsls	r3, r1, #4
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	08c3      	lsrs	r3, r0, #3
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xd8>
 80001d4:	00cb      	lsls	r3, r1, #3
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0883      	lsrs	r3, r0, #2
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xe4>
 80001e0:	008b      	lsls	r3, r1, #2
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0843      	lsrs	r3, r0, #1
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xf0>
 80001ec:	004b      	lsls	r3, r1, #1
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	1a41      	subs	r1, r0, r1
 80001f4:	d200      	bcs.n	80001f8 <__udivsi3+0xf8>
 80001f6:	4601      	mov	r1, r0
 80001f8:	4152      	adcs	r2, r2
 80001fa:	4610      	mov	r0, r2
 80001fc:	4770      	bx	lr
 80001fe:	e7ff      	b.n	8000200 <__udivsi3+0x100>
 8000200:	b501      	push	{r0, lr}
 8000202:	2000      	movs	r0, #0
 8000204:	f000 f806 	bl	8000214 <__aeabi_idiv0>
 8000208:	bd02      	pop	{r1, pc}
 800020a:	46c0      	nop			; (mov r8, r8)

0800020c <__aeabi_uidivmod>:
 800020c:	2900      	cmp	r1, #0
 800020e:	d0f7      	beq.n	8000200 <__udivsi3+0x100>
 8000210:	e776      	b.n	8000100 <__udivsi3>
 8000212:	4770      	bx	lr

08000214 <__aeabi_idiv0>:
 8000214:	4770      	bx	lr
 8000216:	46c0      	nop			; (mov r8, r8)

08000218 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000218:	b580      	push	{r7, lr}
 800021a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800021c:	f000 fed6 	bl	8000fcc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000220:	f000 f87a 	bl	8000318 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000224:	f000 f960 	bl	80004e8 <MX_GPIO_Init>
  MX_RTC_Init();
 8000228:	f000 f8e4 	bl	80003f4 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
	rtcInit();
 800022c:	f000 fe5a 	bl	8000ee4 <rtcInit>
	while (1) {




		if (mode == MODE_NORMAL) {
 8000230:	4b34      	ldr	r3, [pc, #208]	; (8000304 <main+0xec>)
 8000232:	781b      	ldrb	r3, [r3, #0]
 8000234:	b2db      	uxtb	r3, r3
 8000236:	2b00      	cmp	r3, #0
 8000238:	d111      	bne.n	800025e <main+0x46>

			rtcGetTime();
 800023a:	f000 fe63 	bl	8000f04 <rtcGetTime>
			displayShowTime(hours, minutes, 50, 15);
 800023e:	4b32      	ldr	r3, [pc, #200]	; (8000308 <main+0xf0>)
 8000240:	781b      	ldrb	r3, [r3, #0]
 8000242:	b25b      	sxtb	r3, r3
 8000244:	b2d8      	uxtb	r0, r3
 8000246:	4b31      	ldr	r3, [pc, #196]	; (800030c <main+0xf4>)
 8000248:	881b      	ldrh	r3, [r3, #0]
 800024a:	b21b      	sxth	r3, r3
 800024c:	b2d9      	uxtb	r1, r3
 800024e:	230f      	movs	r3, #15
 8000250:	2232      	movs	r2, #50	; 0x32
 8000252:	f000 fb25 	bl	80008a0 <displayShowTime>
			dontSleepFlag = 0;
 8000256:	4b2e      	ldr	r3, [pc, #184]	; (8000310 <main+0xf8>)
 8000258:	2200      	movs	r2, #0
 800025a:	701a      	strb	r2, [r3, #0]
 800025c:	e038      	b.n	80002d0 <main+0xb8>
		}else if(mode == MODE_SETTINGS_H || mode == MODE_SETTINGS_M){
 800025e:	4b29      	ldr	r3, [pc, #164]	; (8000304 <main+0xec>)
 8000260:	781b      	ldrb	r3, [r3, #0]
 8000262:	b2db      	uxtb	r3, r3
 8000264:	2b01      	cmp	r3, #1
 8000266:	d004      	beq.n	8000272 <main+0x5a>
 8000268:	4b26      	ldr	r3, [pc, #152]	; (8000304 <main+0xec>)
 800026a:	781b      	ldrb	r3, [r3, #0]
 800026c:	b2db      	uxtb	r3, r3
 800026e:	2b02      	cmp	r3, #2
 8000270:	d11a      	bne.n	80002a8 <main+0x90>

			displayTurnOff();
 8000272:	f000 fae8 	bl	8000846 <displayTurnOff>
			displayTurnMinutesLED(minutes/2, 1);
 8000276:	4b25      	ldr	r3, [pc, #148]	; (800030c <main+0xf4>)
 8000278:	881b      	ldrh	r3, [r3, #0]
 800027a:	b21b      	sxth	r3, r3
 800027c:	2b00      	cmp	r3, #0
 800027e:	da00      	bge.n	8000282 <main+0x6a>
 8000280:	3301      	adds	r3, #1
 8000282:	105b      	asrs	r3, r3, #1
 8000284:	b21b      	sxth	r3, r3
 8000286:	b2db      	uxtb	r3, r3
 8000288:	2101      	movs	r1, #1
 800028a:	0018      	movs	r0, r3
 800028c:	f000 fc6e 	bl	8000b6c <displayTurnMinutesLED>
			displayTurnHoursLED(hours, 1);
 8000290:	4b1d      	ldr	r3, [pc, #116]	; (8000308 <main+0xf0>)
 8000292:	781b      	ldrb	r3, [r3, #0]
 8000294:	b25b      	sxtb	r3, r3
 8000296:	b2db      	uxtb	r3, r3
 8000298:	2101      	movs	r1, #1
 800029a:	0018      	movs	r0, r3
 800029c:	f000 fbdc 	bl	8000a58 <displayTurnHoursLED>
			HAL_Delay(50);
 80002a0:	2032      	movs	r0, #50	; 0x32
 80002a2:	f000 ff19 	bl	80010d8 <HAL_Delay>
 80002a6:	e013      	b.n	80002d0 <main+0xb8>

		}else if(mode == MODE_SLEEP){
 80002a8:	4b16      	ldr	r3, [pc, #88]	; (8000304 <main+0xec>)
 80002aa:	781b      	ldrb	r3, [r3, #0]
 80002ac:	b2db      	uxtb	r3, r3
 80002ae:	2b03      	cmp	r3, #3
 80002b0:	d10e      	bne.n	80002d0 <main+0xb8>
			HAL_GPIO_WritePin(WORK_GPIO_Port, WORK_Pin, 1);
 80002b2:	4b18      	ldr	r3, [pc, #96]	; (8000314 <main+0xfc>)
 80002b4:	2201      	movs	r2, #1
 80002b6:	2110      	movs	r1, #16
 80002b8:	0018      	movs	r0, r3
 80002ba:	f001 f987 	bl	80015cc <HAL_GPIO_WritePin>
			HAL_Delay(50);
 80002be:	2032      	movs	r0, #50	; 0x32
 80002c0:	f000 ff0a 	bl	80010d8 <HAL_Delay>
			HAL_GPIO_WritePin(WORK_GPIO_Port, WORK_Pin, 0);
 80002c4:	4b13      	ldr	r3, [pc, #76]	; (8000314 <main+0xfc>)
 80002c6:	2200      	movs	r2, #0
 80002c8:	2110      	movs	r1, #16
 80002ca:	0018      	movs	r0, r3
 80002cc:	f001 f97e 	bl	80015cc <HAL_GPIO_WritePin>
		}

		if((mode == MODE_NORMAL || mode == MODE_SLEEP)&& dontSleepFlag == 0){
 80002d0:	4b0c      	ldr	r3, [pc, #48]	; (8000304 <main+0xec>)
 80002d2:	781b      	ldrb	r3, [r3, #0]
 80002d4:	b2db      	uxtb	r3, r3
 80002d6:	2b00      	cmp	r3, #0
 80002d8:	d004      	beq.n	80002e4 <main+0xcc>
 80002da:	4b0a      	ldr	r3, [pc, #40]	; (8000304 <main+0xec>)
 80002dc:	781b      	ldrb	r3, [r3, #0]
 80002de:	b2db      	uxtb	r3, r3
 80002e0:	2b03      	cmp	r3, #3
 80002e2:	d1a5      	bne.n	8000230 <main+0x18>
 80002e4:	4b0a      	ldr	r3, [pc, #40]	; (8000310 <main+0xf8>)
 80002e6:	781b      	ldrb	r3, [r3, #0]
 80002e8:	b2db      	uxtb	r3, r3
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	d1a0      	bne.n	8000230 <main+0x18>
			mode = MODE_SLEEP;
 80002ee:	4b05      	ldr	r3, [pc, #20]	; (8000304 <main+0xec>)
 80002f0:	2203      	movs	r2, #3
 80002f2:	701a      	strb	r2, [r3, #0]
			HAL_PWR_EnterSTOPMode(PWR_LOWPOWERREGULATOR_ON, PWR_STOPENTRY_WFI);
 80002f4:	2380      	movs	r3, #128	; 0x80
 80002f6:	01db      	lsls	r3, r3, #7
 80002f8:	2101      	movs	r1, #1
 80002fa:	0018      	movs	r0, r3
 80002fc:	f001 f9bc 	bl	8001678 <HAL_PWR_EnterSTOPMode>
		if (mode == MODE_NORMAL) {
 8000300:	e796      	b.n	8000230 <main+0x18>
 8000302:	46c0      	nop			; (mov r8, r8)
 8000304:	2000003d 	.word	0x2000003d
 8000308:	20000074 	.word	0x20000074
 800030c:	20000072 	.word	0x20000072
 8000310:	2000003c 	.word	0x2000003c
 8000314:	50000400 	.word	0x50000400

08000318 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000318:	b590      	push	{r4, r7, lr}
 800031a:	b099      	sub	sp, #100	; 0x64
 800031c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800031e:	242c      	movs	r4, #44	; 0x2c
 8000320:	193b      	adds	r3, r7, r4
 8000322:	0018      	movs	r0, r3
 8000324:	2334      	movs	r3, #52	; 0x34
 8000326:	001a      	movs	r2, r3
 8000328:	2100      	movs	r1, #0
 800032a:	f002 fc47 	bl	8002bbc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800032e:	231c      	movs	r3, #28
 8000330:	18fb      	adds	r3, r7, r3
 8000332:	0018      	movs	r0, r3
 8000334:	2310      	movs	r3, #16
 8000336:	001a      	movs	r2, r3
 8000338:	2100      	movs	r1, #0
 800033a:	f002 fc3f 	bl	8002bbc <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800033e:	003b      	movs	r3, r7
 8000340:	0018      	movs	r0, r3
 8000342:	231c      	movs	r3, #28
 8000344:	001a      	movs	r2, r3
 8000346:	2100      	movs	r1, #0
 8000348:	f002 fc38 	bl	8002bbc <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800034c:	2380      	movs	r3, #128	; 0x80
 800034e:	009b      	lsls	r3, r3, #2
 8000350:	0018      	movs	r0, r3
 8000352:	f001 f9c9 	bl	80016e8 <HAL_PWREx_ControlVoltageScaling>
  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000356:	f001 f981 	bl	800165c <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 800035a:	4b25      	ldr	r3, [pc, #148]	; (80003f0 <SystemClock_Config+0xd8>)
 800035c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800035e:	4b24      	ldr	r3, [pc, #144]	; (80003f0 <SystemClock_Config+0xd8>)
 8000360:	2118      	movs	r1, #24
 8000362:	438a      	bics	r2, r1
 8000364:	65da      	str	r2, [r3, #92]	; 0x5c
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 8000366:	193b      	adds	r3, r7, r4
 8000368:	2206      	movs	r2, #6
 800036a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800036c:	193b      	adds	r3, r7, r4
 800036e:	2201      	movs	r2, #1
 8000370:	609a      	str	r2, [r3, #8]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000372:	193b      	adds	r3, r7, r4
 8000374:	2280      	movs	r2, #128	; 0x80
 8000376:	0052      	lsls	r2, r2, #1
 8000378:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 800037a:	193b      	adds	r3, r7, r4
 800037c:	2200      	movs	r2, #0
 800037e:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000380:	193b      	adds	r3, r7, r4
 8000382:	2240      	movs	r2, #64	; 0x40
 8000384:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000386:	193b      	adds	r3, r7, r4
 8000388:	2200      	movs	r2, #0
 800038a:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800038c:	193b      	adds	r3, r7, r4
 800038e:	0018      	movs	r0, r3
 8000390:	f001 f9ea 	bl	8001768 <HAL_RCC_OscConfig>
 8000394:	1e03      	subs	r3, r0, #0
 8000396:	d001      	beq.n	800039c <SystemClock_Config+0x84>
  {
    Error_Handler();
 8000398:	f000 f990 	bl	80006bc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800039c:	211c      	movs	r1, #28
 800039e:	187b      	adds	r3, r7, r1
 80003a0:	2207      	movs	r2, #7
 80003a2:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80003a4:	187b      	adds	r3, r7, r1
 80003a6:	2200      	movs	r2, #0
 80003a8:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80003aa:	187b      	adds	r3, r7, r1
 80003ac:	2200      	movs	r2, #0
 80003ae:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80003b0:	187b      	adds	r3, r7, r1
 80003b2:	2200      	movs	r2, #0
 80003b4:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80003b6:	187b      	adds	r3, r7, r1
 80003b8:	2100      	movs	r1, #0
 80003ba:	0018      	movs	r0, r3
 80003bc:	f001 fcea 	bl	8001d94 <HAL_RCC_ClockConfig>
 80003c0:	1e03      	subs	r3, r0, #0
 80003c2:	d001      	beq.n	80003c8 <SystemClock_Config+0xb0>
  {
    Error_Handler();
 80003c4:	f000 f97a 	bl	80006bc <Error_Handler>
  }
  /** Initializes the peripherals clocks
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80003c8:	003b      	movs	r3, r7
 80003ca:	2280      	movs	r2, #128	; 0x80
 80003cc:	0292      	lsls	r2, r2, #10
 80003ce:	601a      	str	r2, [r3, #0]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80003d0:	003b      	movs	r3, r7
 80003d2:	2280      	movs	r2, #128	; 0x80
 80003d4:	0052      	lsls	r2, r2, #1
 80003d6:	619a      	str	r2, [r3, #24]

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80003d8:	003b      	movs	r3, r7
 80003da:	0018      	movs	r0, r3
 80003dc:	f001 fe64 	bl	80020a8 <HAL_RCCEx_PeriphCLKConfig>
 80003e0:	1e03      	subs	r3, r0, #0
 80003e2:	d001      	beq.n	80003e8 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 80003e4:	f000 f96a 	bl	80006bc <Error_Handler>
  }
}
 80003e8:	46c0      	nop			; (mov r8, r8)
 80003ea:	46bd      	mov	sp, r7
 80003ec:	b019      	add	sp, #100	; 0x64
 80003ee:	bd90      	pop	{r4, r7, pc}
 80003f0:	40021000 	.word	0x40021000

080003f4 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80003f4:	b580      	push	{r7, lr}
 80003f6:	b086      	sub	sp, #24
 80003f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80003fa:	1d3b      	adds	r3, r7, #4
 80003fc:	0018      	movs	r0, r3
 80003fe:	2314      	movs	r3, #20
 8000400:	001a      	movs	r2, r3
 8000402:	2100      	movs	r1, #0
 8000404:	f002 fbda 	bl	8002bbc <memset>
  RTC_DateTypeDef sDate = {0};
 8000408:	003b      	movs	r3, r7
 800040a:	2200      	movs	r2, #0
 800040c:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800040e:	4b33      	ldr	r3, [pc, #204]	; (80004dc <MX_RTC_Init+0xe8>)
 8000410:	4a33      	ldr	r2, [pc, #204]	; (80004e0 <MX_RTC_Init+0xec>)
 8000412:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_12;
 8000414:	4b31      	ldr	r3, [pc, #196]	; (80004dc <MX_RTC_Init+0xe8>)
 8000416:	2240      	movs	r2, #64	; 0x40
 8000418:	609a      	str	r2, [r3, #8]
  hrtc.Init.AsynchPrediv = 127;
 800041a:	4b30      	ldr	r3, [pc, #192]	; (80004dc <MX_RTC_Init+0xe8>)
 800041c:	227f      	movs	r2, #127	; 0x7f
 800041e:	60da      	str	r2, [r3, #12]
  hrtc.Init.SynchPrediv = 255;
 8000420:	4b2e      	ldr	r3, [pc, #184]	; (80004dc <MX_RTC_Init+0xe8>)
 8000422:	22ff      	movs	r2, #255	; 0xff
 8000424:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000426:	4b2d      	ldr	r3, [pc, #180]	; (80004dc <MX_RTC_Init+0xe8>)
 8000428:	2200      	movs	r2, #0
 800042a:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 800042c:	4b2b      	ldr	r3, [pc, #172]	; (80004dc <MX_RTC_Init+0xe8>)
 800042e:	2200      	movs	r2, #0
 8000430:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000432:	4b2a      	ldr	r3, [pc, #168]	; (80004dc <MX_RTC_Init+0xe8>)
 8000434:	2200      	movs	r2, #0
 8000436:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000438:	4b28      	ldr	r3, [pc, #160]	; (80004dc <MX_RTC_Init+0xe8>)
 800043a:	2280      	movs	r2, #128	; 0x80
 800043c:	05d2      	lsls	r2, r2, #23
 800043e:	621a      	str	r2, [r3, #32]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8000440:	4b26      	ldr	r3, [pc, #152]	; (80004dc <MX_RTC_Init+0xe8>)
 8000442:	2200      	movs	r2, #0
 8000444:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000446:	4b25      	ldr	r3, [pc, #148]	; (80004dc <MX_RTC_Init+0xe8>)
 8000448:	0018      	movs	r0, r3
 800044a:	f001 ff63 	bl	8002314 <HAL_RTC_Init>
 800044e:	1e03      	subs	r3, r0, #0
 8000450:	d001      	beq.n	8000456 <MX_RTC_Init+0x62>
  {
    Error_Handler();
 8000452:	f000 f933 	bl	80006bc <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 11;
 8000456:	1d3b      	adds	r3, r7, #4
 8000458:	220b      	movs	r2, #11
 800045a:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 59;
 800045c:	1d3b      	adds	r3, r7, #4
 800045e:	223b      	movs	r2, #59	; 0x3b
 8000460:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0;
 8000462:	1d3b      	adds	r3, r7, #4
 8000464:	2200      	movs	r2, #0
 8000466:	709a      	strb	r2, [r3, #2]
  sTime.SubSeconds = 0;
 8000468:	1d3b      	adds	r3, r7, #4
 800046a:	2200      	movs	r2, #0
 800046c:	605a      	str	r2, [r3, #4]
  sTime.TimeFormat = RTC_HOURFORMAT12_AM;
 800046e:	1d3b      	adds	r3, r7, #4
 8000470:	2200      	movs	r2, #0
 8000472:	70da      	strb	r2, [r3, #3]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000474:	1d3b      	adds	r3, r7, #4
 8000476:	2200      	movs	r2, #0
 8000478:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800047a:	1d3b      	adds	r3, r7, #4
 800047c:	2200      	movs	r2, #0
 800047e:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8000480:	1d39      	adds	r1, r7, #4
 8000482:	4b16      	ldr	r3, [pc, #88]	; (80004dc <MX_RTC_Init+0xe8>)
 8000484:	2200      	movs	r2, #0
 8000486:	0018      	movs	r0, r3
 8000488:	f001 ffda 	bl	8002440 <HAL_RTC_SetTime>
 800048c:	1e03      	subs	r3, r0, #0
 800048e:	d001      	beq.n	8000494 <MX_RTC_Init+0xa0>
  {
    Error_Handler();
 8000490:	f000 f914 	bl	80006bc <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8000494:	003b      	movs	r3, r7
 8000496:	2201      	movs	r2, #1
 8000498:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 800049a:	003b      	movs	r3, r7
 800049c:	2201      	movs	r2, #1
 800049e:	705a      	strb	r2, [r3, #1]
  sDate.Date = 1;
 80004a0:	003b      	movs	r3, r7
 80004a2:	2201      	movs	r2, #1
 80004a4:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0;
 80004a6:	003b      	movs	r3, r7
 80004a8:	2200      	movs	r2, #0
 80004aa:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 80004ac:	0039      	movs	r1, r7
 80004ae:	4b0b      	ldr	r3, [pc, #44]	; (80004dc <MX_RTC_Init+0xe8>)
 80004b0:	2200      	movs	r2, #0
 80004b2:	0018      	movs	r0, r3
 80004b4:	f002 f8c8 	bl	8002648 <HAL_RTC_SetDate>
 80004b8:	1e03      	subs	r3, r0, #0
 80004ba:	d001      	beq.n	80004c0 <MX_RTC_Init+0xcc>
  {
    Error_Handler();
 80004bc:	f000 f8fe 	bl	80006bc <Error_Handler>
  }
  /** Enable the WakeUp
  */
  if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, 65535, RTC_WAKEUPCLOCK_RTCCLK_DIV16) != HAL_OK)
 80004c0:	4908      	ldr	r1, [pc, #32]	; (80004e4 <MX_RTC_Init+0xf0>)
 80004c2:	4b06      	ldr	r3, [pc, #24]	; (80004dc <MX_RTC_Init+0xe8>)
 80004c4:	2200      	movs	r2, #0
 80004c6:	0018      	movs	r0, r3
 80004c8:	f002 fa94 	bl	80029f4 <HAL_RTCEx_SetWakeUpTimer_IT>
 80004cc:	1e03      	subs	r3, r0, #0
 80004ce:	d001      	beq.n	80004d4 <MX_RTC_Init+0xe0>
  {
    Error_Handler();
 80004d0:	f000 f8f4 	bl	80006bc <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80004d4:	46c0      	nop			; (mov r8, r8)
 80004d6:	46bd      	mov	sp, r7
 80004d8:	b006      	add	sp, #24
 80004da:	bd80      	pop	{r7, pc}
 80004dc:	20000044 	.word	0x20000044
 80004e0:	40002800 	.word	0x40002800
 80004e4:	0000ffff 	.word	0x0000ffff

080004e8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80004e8:	b590      	push	{r4, r7, lr}
 80004ea:	b08b      	sub	sp, #44	; 0x2c
 80004ec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004ee:	2414      	movs	r4, #20
 80004f0:	193b      	adds	r3, r7, r4
 80004f2:	0018      	movs	r0, r3
 80004f4:	2314      	movs	r3, #20
 80004f6:	001a      	movs	r2, r3
 80004f8:	2100      	movs	r1, #0
 80004fa:	f002 fb5f 	bl	8002bbc <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80004fe:	4b66      	ldr	r3, [pc, #408]	; (8000698 <MX_GPIO_Init+0x1b0>)
 8000500:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000502:	4b65      	ldr	r3, [pc, #404]	; (8000698 <MX_GPIO_Init+0x1b0>)
 8000504:	2104      	movs	r1, #4
 8000506:	430a      	orrs	r2, r1
 8000508:	635a      	str	r2, [r3, #52]	; 0x34
 800050a:	4b63      	ldr	r3, [pc, #396]	; (8000698 <MX_GPIO_Init+0x1b0>)
 800050c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800050e:	2204      	movs	r2, #4
 8000510:	4013      	ands	r3, r2
 8000512:	613b      	str	r3, [r7, #16]
 8000514:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000516:	4b60      	ldr	r3, [pc, #384]	; (8000698 <MX_GPIO_Init+0x1b0>)
 8000518:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800051a:	4b5f      	ldr	r3, [pc, #380]	; (8000698 <MX_GPIO_Init+0x1b0>)
 800051c:	2101      	movs	r1, #1
 800051e:	430a      	orrs	r2, r1
 8000520:	635a      	str	r2, [r3, #52]	; 0x34
 8000522:	4b5d      	ldr	r3, [pc, #372]	; (8000698 <MX_GPIO_Init+0x1b0>)
 8000524:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000526:	2201      	movs	r2, #1
 8000528:	4013      	ands	r3, r2
 800052a:	60fb      	str	r3, [r7, #12]
 800052c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800052e:	4b5a      	ldr	r3, [pc, #360]	; (8000698 <MX_GPIO_Init+0x1b0>)
 8000530:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000532:	4b59      	ldr	r3, [pc, #356]	; (8000698 <MX_GPIO_Init+0x1b0>)
 8000534:	2102      	movs	r1, #2
 8000536:	430a      	orrs	r2, r1
 8000538:	635a      	str	r2, [r3, #52]	; 0x34
 800053a:	4b57      	ldr	r3, [pc, #348]	; (8000698 <MX_GPIO_Init+0x1b0>)
 800053c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800053e:	2202      	movs	r2, #2
 8000540:	4013      	ands	r3, r2
 8000542:	60bb      	str	r3, [r7, #8]
 8000544:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000546:	4b54      	ldr	r3, [pc, #336]	; (8000698 <MX_GPIO_Init+0x1b0>)
 8000548:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800054a:	4b53      	ldr	r3, [pc, #332]	; (8000698 <MX_GPIO_Init+0x1b0>)
 800054c:	2108      	movs	r1, #8
 800054e:	430a      	orrs	r2, r1
 8000550:	635a      	str	r2, [r3, #52]	; 0x34
 8000552:	4b51      	ldr	r3, [pc, #324]	; (8000698 <MX_GPIO_Init+0x1b0>)
 8000554:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000556:	2208      	movs	r2, #8
 8000558:	4013      	ands	r3, r2
 800055a:	607b      	str	r3, [r7, #4]
 800055c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, M23_Pin|H9_Pin|M22_Pin|M21_Pin
 800055e:	494f      	ldr	r1, [pc, #316]	; (800069c <MX_GPIO_Init+0x1b4>)
 8000560:	4b4f      	ldr	r3, [pc, #316]	; (80006a0 <MX_GPIO_Init+0x1b8>)
 8000562:	2200      	movs	r2, #0
 8000564:	0018      	movs	r0, r3
 8000566:	f001 f831 	bl	80015cc <HAL_GPIO_WritePin>
                          |M15_Pin|M14_Pin|M6_Pin|H2_Pin
                          |M0_Pin|M1_Pin|M24_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, M20_Pin|H8_Pin|M19_Pin|M18_Pin
 800056a:	494e      	ldr	r1, [pc, #312]	; (80006a4 <MX_GPIO_Init+0x1bc>)
 800056c:	23a0      	movs	r3, #160	; 0xa0
 800056e:	05db      	lsls	r3, r3, #23
 8000570:	2200      	movs	r2, #0
 8000572:	0018      	movs	r0, r3
 8000574:	f001 f82a 	bl	80015cc <HAL_GPIO_WritePin>
                          |H7_Pin|M17_Pin|M16_Pin|H6_Pin
                          |H3_Pin|M7_Pin|M4_Pin|M3_Pin
                          |H1_Pin|H0_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, M13_Pin|H5_Pin|M12_Pin|M11_Pin
 8000578:	494b      	ldr	r1, [pc, #300]	; (80006a8 <MX_GPIO_Init+0x1c0>)
 800057a:	4b4c      	ldr	r3, [pc, #304]	; (80006ac <MX_GPIO_Init+0x1c4>)
 800057c:	2200      	movs	r2, #0
 800057e:	0018      	movs	r0, r3
 8000580:	f001 f824 	bl	80015cc <HAL_GPIO_WritePin>
                          |M10_Pin|H4_Pin|M9_Pin|M8_Pin
                          |H10_Pin|WORK_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, M5_Pin|M2_Pin|M29_Pin|M28_Pin
 8000584:	2380      	movs	r3, #128	; 0x80
 8000586:	33ff      	adds	r3, #255	; 0xff
 8000588:	4849      	ldr	r0, [pc, #292]	; (80006b0 <MX_GPIO_Init+0x1c8>)
 800058a:	2200      	movs	r2, #0
 800058c:	0019      	movs	r1, r3
 800058e:	f001 f81d 	bl	80015cc <HAL_GPIO_WritePin>
                          |H11_Pin|M27_Pin|M26_Pin|M25_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : M23_Pin H9_Pin M22_Pin M21_Pin
                           M15_Pin M14_Pin M6_Pin H2_Pin
                           M0_Pin M1_Pin M24_Pin */
  GPIO_InitStruct.Pin = M23_Pin|H9_Pin|M22_Pin|M21_Pin
 8000592:	193b      	adds	r3, r7, r4
 8000594:	4a41      	ldr	r2, [pc, #260]	; (800069c <MX_GPIO_Init+0x1b4>)
 8000596:	601a      	str	r2, [r3, #0]
                          |M15_Pin|M14_Pin|M6_Pin|H2_Pin
                          |M0_Pin|M1_Pin|M24_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000598:	193b      	adds	r3, r7, r4
 800059a:	2201      	movs	r2, #1
 800059c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800059e:	193b      	adds	r3, r7, r4
 80005a0:	2200      	movs	r2, #0
 80005a2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005a4:	193b      	adds	r3, r7, r4
 80005a6:	2200      	movs	r2, #0
 80005a8:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80005aa:	193b      	adds	r3, r7, r4
 80005ac:	4a3c      	ldr	r2, [pc, #240]	; (80006a0 <MX_GPIO_Init+0x1b8>)
 80005ae:	0019      	movs	r1, r3
 80005b0:	0010      	movs	r0, r2
 80005b2:	f000 fea7 	bl	8001304 <HAL_GPIO_Init>

  /*Configure GPIO pin : TOUCH_Pin */
  GPIO_InitStruct.Pin = TOUCH_Pin;
 80005b6:	193b      	adds	r3, r7, r4
 80005b8:	2202      	movs	r2, #2
 80005ba:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80005bc:	193b      	adds	r3, r7, r4
 80005be:	4a3d      	ldr	r2, [pc, #244]	; (80006b4 <MX_GPIO_Init+0x1cc>)
 80005c0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005c2:	193b      	adds	r3, r7, r4
 80005c4:	2200      	movs	r2, #0
 80005c6:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(TOUCH_GPIO_Port, &GPIO_InitStruct);
 80005c8:	193b      	adds	r3, r7, r4
 80005ca:	4a35      	ldr	r2, [pc, #212]	; (80006a0 <MX_GPIO_Init+0x1b8>)
 80005cc:	0019      	movs	r1, r3
 80005ce:	0010      	movs	r0, r2
 80005d0:	f000 fe98 	bl	8001304 <HAL_GPIO_Init>

  /*Configure GPIO pins : M20_Pin H8_Pin M19_Pin M18_Pin
                           H7_Pin M17_Pin M16_Pin H6_Pin
                           H3_Pin M7_Pin M4_Pin M3_Pin
                           H1_Pin H0_Pin */
  GPIO_InitStruct.Pin = M20_Pin|H8_Pin|M19_Pin|M18_Pin
 80005d4:	193b      	adds	r3, r7, r4
 80005d6:	4a33      	ldr	r2, [pc, #204]	; (80006a4 <MX_GPIO_Init+0x1bc>)
 80005d8:	601a      	str	r2, [r3, #0]
                          |H7_Pin|M17_Pin|M16_Pin|H6_Pin
                          |H3_Pin|M7_Pin|M4_Pin|M3_Pin
                          |H1_Pin|H0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005da:	193b      	adds	r3, r7, r4
 80005dc:	2201      	movs	r2, #1
 80005de:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005e0:	193b      	adds	r3, r7, r4
 80005e2:	2200      	movs	r2, #0
 80005e4:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005e6:	193b      	adds	r3, r7, r4
 80005e8:	2200      	movs	r2, #0
 80005ea:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005ec:	193a      	adds	r2, r7, r4
 80005ee:	23a0      	movs	r3, #160	; 0xa0
 80005f0:	05db      	lsls	r3, r3, #23
 80005f2:	0011      	movs	r1, r2
 80005f4:	0018      	movs	r0, r3
 80005f6:	f000 fe85 	bl	8001304 <HAL_GPIO_Init>

  /*Configure GPIO pins : M13_Pin H5_Pin M12_Pin M11_Pin
                           M10_Pin H4_Pin M9_Pin M8_Pin
                           H10_Pin WORK_Pin */
  GPIO_InitStruct.Pin = M13_Pin|H5_Pin|M12_Pin|M11_Pin
 80005fa:	0021      	movs	r1, r4
 80005fc:	187b      	adds	r3, r7, r1
 80005fe:	4a2a      	ldr	r2, [pc, #168]	; (80006a8 <MX_GPIO_Init+0x1c0>)
 8000600:	601a      	str	r2, [r3, #0]
                          |M10_Pin|H4_Pin|M9_Pin|M8_Pin
                          |H10_Pin|WORK_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000602:	187b      	adds	r3, r7, r1
 8000604:	2201      	movs	r2, #1
 8000606:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000608:	187b      	adds	r3, r7, r1
 800060a:	2200      	movs	r2, #0
 800060c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800060e:	187b      	adds	r3, r7, r1
 8000610:	2200      	movs	r2, #0
 8000612:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000614:	000c      	movs	r4, r1
 8000616:	187b      	adds	r3, r7, r1
 8000618:	4a24      	ldr	r2, [pc, #144]	; (80006ac <MX_GPIO_Init+0x1c4>)
 800061a:	0019      	movs	r1, r3
 800061c:	0010      	movs	r0, r2
 800061e:	f000 fe71 	bl	8001304 <HAL_GPIO_Init>

  /*Configure GPIO pin : SET_Pin */
  GPIO_InitStruct.Pin = SET_Pin;
 8000622:	0021      	movs	r1, r4
 8000624:	187b      	adds	r3, r7, r1
 8000626:	2280      	movs	r2, #128	; 0x80
 8000628:	0212      	lsls	r2, r2, #8
 800062a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800062c:	187b      	adds	r3, r7, r1
 800062e:	4a22      	ldr	r2, [pc, #136]	; (80006b8 <MX_GPIO_Init+0x1d0>)
 8000630:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000632:	187b      	adds	r3, r7, r1
 8000634:	2201      	movs	r2, #1
 8000636:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(SET_GPIO_Port, &GPIO_InitStruct);
 8000638:	000c      	movs	r4, r1
 800063a:	187b      	adds	r3, r7, r1
 800063c:	4a1b      	ldr	r2, [pc, #108]	; (80006ac <MX_GPIO_Init+0x1c4>)
 800063e:	0019      	movs	r1, r3
 8000640:	0010      	movs	r0, r2
 8000642:	f000 fe5f 	bl	8001304 <HAL_GPIO_Init>

  /*Configure GPIO pins : M5_Pin M2_Pin M29_Pin M28_Pin
                           H11_Pin M27_Pin M26_Pin M25_Pin */
  GPIO_InitStruct.Pin = M5_Pin|M2_Pin|M29_Pin|M28_Pin
 8000646:	0021      	movs	r1, r4
 8000648:	187b      	adds	r3, r7, r1
 800064a:	2280      	movs	r2, #128	; 0x80
 800064c:	32ff      	adds	r2, #255	; 0xff
 800064e:	601a      	str	r2, [r3, #0]
                          |H11_Pin|M27_Pin|M26_Pin|M25_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000650:	187b      	adds	r3, r7, r1
 8000652:	2201      	movs	r2, #1
 8000654:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000656:	187b      	adds	r3, r7, r1
 8000658:	2200      	movs	r2, #0
 800065a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800065c:	187b      	adds	r3, r7, r1
 800065e:	2200      	movs	r2, #0
 8000660:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000662:	187b      	adds	r3, r7, r1
 8000664:	4a12      	ldr	r2, [pc, #72]	; (80006b0 <MX_GPIO_Init+0x1c8>)
 8000666:	0019      	movs	r1, r3
 8000668:	0010      	movs	r0, r2
 800066a:	f000 fe4b 	bl	8001304 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 0, 0);
 800066e:	2200      	movs	r2, #0
 8000670:	2100      	movs	r1, #0
 8000672:	2005      	movs	r0, #5
 8000674:	f000 fe14 	bl	80012a0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 8000678:	2005      	movs	r0, #5
 800067a:	f000 fe26 	bl	80012ca <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 800067e:	2200      	movs	r2, #0
 8000680:	2100      	movs	r1, #0
 8000682:	2007      	movs	r0, #7
 8000684:	f000 fe0c 	bl	80012a0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8000688:	2007      	movs	r0, #7
 800068a:	f000 fe1e 	bl	80012ca <HAL_NVIC_EnableIRQ>

}
 800068e:	46c0      	nop			; (mov r8, r8)
 8000690:	46bd      	mov	sp, r7
 8000692:	b00b      	add	sp, #44	; 0x2c
 8000694:	bd90      	pop	{r4, r7, pc}
 8000696:	46c0      	nop			; (mov r8, r8)
 8000698:	40021000 	.word	0x40021000
 800069c:	00001ffc 	.word	0x00001ffc
 80006a0:	50000800 	.word	0x50000800
 80006a4:	00009fff 	.word	0x00009fff
 80006a8:	00007c1f 	.word	0x00007c1f
 80006ac:	50000400 	.word	0x50000400
 80006b0:	50000c00 	.word	0x50000c00
 80006b4:	10310000 	.word	0x10310000
 80006b8:	10210000 	.word	0x10210000

080006bc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80006bc:	b580      	push	{r7, lr}
 80006be:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80006c0:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80006c2:	e7fe      	b.n	80006c2 <Error_Handler+0x6>

080006c4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80006c4:	b580      	push	{r7, lr}
 80006c6:	b082      	sub	sp, #8
 80006c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80006ca:	4b11      	ldr	r3, [pc, #68]	; (8000710 <HAL_MspInit+0x4c>)
 80006cc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80006ce:	4b10      	ldr	r3, [pc, #64]	; (8000710 <HAL_MspInit+0x4c>)
 80006d0:	2101      	movs	r1, #1
 80006d2:	430a      	orrs	r2, r1
 80006d4:	641a      	str	r2, [r3, #64]	; 0x40
 80006d6:	4b0e      	ldr	r3, [pc, #56]	; (8000710 <HAL_MspInit+0x4c>)
 80006d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006da:	2201      	movs	r2, #1
 80006dc:	4013      	ands	r3, r2
 80006de:	607b      	str	r3, [r7, #4]
 80006e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80006e2:	4b0b      	ldr	r3, [pc, #44]	; (8000710 <HAL_MspInit+0x4c>)
 80006e4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80006e6:	4b0a      	ldr	r3, [pc, #40]	; (8000710 <HAL_MspInit+0x4c>)
 80006e8:	2180      	movs	r1, #128	; 0x80
 80006ea:	0549      	lsls	r1, r1, #21
 80006ec:	430a      	orrs	r2, r1
 80006ee:	63da      	str	r2, [r3, #60]	; 0x3c
 80006f0:	4b07      	ldr	r3, [pc, #28]	; (8000710 <HAL_MspInit+0x4c>)
 80006f2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80006f4:	2380      	movs	r3, #128	; 0x80
 80006f6:	055b      	lsls	r3, r3, #21
 80006f8:	4013      	ands	r3, r2
 80006fa:	603b      	str	r3, [r7, #0]
 80006fc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 80006fe:	23c0      	movs	r3, #192	; 0xc0
 8000700:	00db      	lsls	r3, r3, #3
 8000702:	0018      	movs	r0, r3
 8000704:	f000 fd0a 	bl	800111c <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000708:	46c0      	nop			; (mov r8, r8)
 800070a:	46bd      	mov	sp, r7
 800070c:	b002      	add	sp, #8
 800070e:	bd80      	pop	{r7, pc}
 8000710:	40021000 	.word	0x40021000

08000714 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8000714:	b580      	push	{r7, lr}
 8000716:	b084      	sub	sp, #16
 8000718:	af00      	add	r7, sp, #0
 800071a:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 800071c:	687b      	ldr	r3, [r7, #4]
 800071e:	681b      	ldr	r3, [r3, #0]
 8000720:	4a11      	ldr	r2, [pc, #68]	; (8000768 <HAL_RTC_MspInit+0x54>)
 8000722:	4293      	cmp	r3, r2
 8000724:	d11c      	bne.n	8000760 <HAL_RTC_MspInit+0x4c>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000726:	4b11      	ldr	r3, [pc, #68]	; (800076c <HAL_RTC_MspInit+0x58>)
 8000728:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800072a:	4b10      	ldr	r3, [pc, #64]	; (800076c <HAL_RTC_MspInit+0x58>)
 800072c:	2180      	movs	r1, #128	; 0x80
 800072e:	0209      	lsls	r1, r1, #8
 8000730:	430a      	orrs	r2, r1
 8000732:	65da      	str	r2, [r3, #92]	; 0x5c
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8000734:	4b0d      	ldr	r3, [pc, #52]	; (800076c <HAL_RTC_MspInit+0x58>)
 8000736:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000738:	4b0c      	ldr	r3, [pc, #48]	; (800076c <HAL_RTC_MspInit+0x58>)
 800073a:	2180      	movs	r1, #128	; 0x80
 800073c:	00c9      	lsls	r1, r1, #3
 800073e:	430a      	orrs	r2, r1
 8000740:	63da      	str	r2, [r3, #60]	; 0x3c
 8000742:	4b0a      	ldr	r3, [pc, #40]	; (800076c <HAL_RTC_MspInit+0x58>)
 8000744:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000746:	2380      	movs	r3, #128	; 0x80
 8000748:	00db      	lsls	r3, r3, #3
 800074a:	4013      	ands	r3, r2
 800074c:	60fb      	str	r3, [r7, #12]
 800074e:	68fb      	ldr	r3, [r7, #12]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_TAMP_IRQn, 0, 0);
 8000750:	2200      	movs	r2, #0
 8000752:	2100      	movs	r1, #0
 8000754:	2002      	movs	r0, #2
 8000756:	f000 fda3 	bl	80012a0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_TAMP_IRQn);
 800075a:	2002      	movs	r0, #2
 800075c:	f000 fdb5 	bl	80012ca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8000760:	46c0      	nop			; (mov r8, r8)
 8000762:	46bd      	mov	sp, r7
 8000764:	b004      	add	sp, #16
 8000766:	bd80      	pop	{r7, pc}
 8000768:	40002800 	.word	0x40002800
 800076c:	40021000 	.word	0x40021000

08000770 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000774:	e7fe      	b.n	8000774 <NMI_Handler+0x4>

08000776 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000776:	b580      	push	{r7, lr}
 8000778:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800077a:	e7fe      	b.n	800077a <HardFault_Handler+0x4>

0800077c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800077c:	b580      	push	{r7, lr}
 800077e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000780:	46c0      	nop			; (mov r8, r8)
 8000782:	46bd      	mov	sp, r7
 8000784:	bd80      	pop	{r7, pc}

08000786 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000786:	b580      	push	{r7, lr}
 8000788:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800078a:	46c0      	nop			; (mov r8, r8)
 800078c:	46bd      	mov	sp, r7
 800078e:	bd80      	pop	{r7, pc}

08000790 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000794:	f000 fc84 	bl	80010a0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000798:	46c0      	nop			; (mov r8, r8)
 800079a:	46bd      	mov	sp, r7
 800079c:	bd80      	pop	{r7, pc}
	...

080007a0 <RTC_TAMP_IRQHandler>:

/**
  * @brief This function handles RTC and TAMP interrupts through EXTI lines 19 and 21.
  */
void RTC_TAMP_IRQHandler(void)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_TAMP_IRQn 0 */

  /* USER CODE END RTC_TAMP_IRQn 0 */
  HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 80007a4:	4b03      	ldr	r3, [pc, #12]	; (80007b4 <RTC_TAMP_IRQHandler+0x14>)
 80007a6:	0018      	movs	r0, r3
 80007a8:	f002 f9be 	bl	8002b28 <HAL_RTCEx_WakeUpTimerIRQHandler>
  /* USER CODE BEGIN RTC_TAMP_IRQn 1 */

  /* USER CODE END RTC_TAMP_IRQn 1 */
}
 80007ac:	46c0      	nop			; (mov r8, r8)
 80007ae:	46bd      	mov	sp, r7
 80007b0:	bd80      	pop	{r7, pc}
 80007b2:	46c0      	nop			; (mov r8, r8)
 80007b4:	20000044 	.word	0x20000044

080007b8 <EXTI0_1_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 and line 1 interrupts.
  */
void EXTI0_1_IRQHandler(void)
{
 80007b8:	b580      	push	{r7, lr}
 80007ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */

  /* USER CODE END EXTI0_1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 80007bc:	2002      	movs	r0, #2
 80007be:	f000 ff23 	bl	8001608 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_1_IRQn 1 */

  /* USER CODE END EXTI0_1_IRQn 1 */
}
 80007c2:	46c0      	nop			; (mov r8, r8)
 80007c4:	46bd      	mov	sp, r7
 80007c6:	bd80      	pop	{r7, pc}

080007c8 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 80007cc:	2380      	movs	r3, #128	; 0x80
 80007ce:	021b      	lsls	r3, r3, #8
 80007d0:	0018      	movs	r0, r3
 80007d2:	f000 ff19 	bl	8001608 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 80007d6:	46c0      	nop			; (mov r8, r8)
 80007d8:	46bd      	mov	sp, r7
 80007da:	bd80      	pop	{r7, pc}

080007dc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80007dc:	b580      	push	{r7, lr}
 80007de:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80007e0:	4b03      	ldr	r3, [pc, #12]	; (80007f0 <SystemInit+0x14>)
 80007e2:	2280      	movs	r2, #128	; 0x80
 80007e4:	0512      	lsls	r2, r2, #20
 80007e6:	609a      	str	r2, [r3, #8]
#endif
}
 80007e8:	46c0      	nop			; (mov r8, r8)
 80007ea:	46bd      	mov	sp, r7
 80007ec:	bd80      	pop	{r7, pc}
 80007ee:	46c0      	nop			; (mov r8, r8)
 80007f0:	e000ed00 	.word	0xe000ed00

080007f4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80007f4:	480d      	ldr	r0, [pc, #52]	; (800082c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80007f6:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80007f8:	f7ff fff0 	bl	80007dc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80007fc:	480c      	ldr	r0, [pc, #48]	; (8000830 <LoopForever+0x6>)
  ldr r1, =_edata
 80007fe:	490d      	ldr	r1, [pc, #52]	; (8000834 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000800:	4a0d      	ldr	r2, [pc, #52]	; (8000838 <LoopForever+0xe>)
  movs r3, #0
 8000802:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000804:	e002      	b.n	800080c <LoopCopyDataInit>

08000806 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000806:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000808:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800080a:	3304      	adds	r3, #4

0800080c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800080c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800080e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000810:	d3f9      	bcc.n	8000806 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000812:	4a0a      	ldr	r2, [pc, #40]	; (800083c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000814:	4c0a      	ldr	r4, [pc, #40]	; (8000840 <LoopForever+0x16>)
  movs r3, #0
 8000816:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000818:	e001      	b.n	800081e <LoopFillZerobss>

0800081a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800081a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800081c:	3204      	adds	r2, #4

0800081e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800081e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000820:	d3fb      	bcc.n	800081a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000822:	f002 f9a7 	bl	8002b74 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8000826:	f7ff fcf7 	bl	8000218 <main>

0800082a <LoopForever>:

LoopForever:
  b LoopForever
 800082a:	e7fe      	b.n	800082a <LoopForever>
  ldr   r0, =_estack
 800082c:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 8000830:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000834:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000838:	08002cd4 	.word	0x08002cd4
  ldr r2, =_sbss
 800083c:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000840:	2000007c 	.word	0x2000007c

08000844 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000844:	e7fe      	b.n	8000844 <ADC1_IRQHandler>

08000846 <displayTurnOff>:
 *      Author: bartosz
 */

#include "display.h"

void displayTurnOff(void) {
 8000846:	b580      	push	{r7, lr}
 8000848:	b082      	sub	sp, #8
 800084a:	af00      	add	r7, sp, #0
	for (uint8_t i = 0; i < 60; i++) {
 800084c:	1dfb      	adds	r3, r7, #7
 800084e:	2200      	movs	r2, #0
 8000850:	701a      	strb	r2, [r3, #0]
 8000852:	e00a      	b.n	800086a <displayTurnOff+0x24>
		displayTurnMinutesLED(i, 0);
 8000854:	1dfb      	adds	r3, r7, #7
 8000856:	781b      	ldrb	r3, [r3, #0]
 8000858:	2100      	movs	r1, #0
 800085a:	0018      	movs	r0, r3
 800085c:	f000 f986 	bl	8000b6c <displayTurnMinutesLED>
	for (uint8_t i = 0; i < 60; i++) {
 8000860:	1dfb      	adds	r3, r7, #7
 8000862:	781a      	ldrb	r2, [r3, #0]
 8000864:	1dfb      	adds	r3, r7, #7
 8000866:	3201      	adds	r2, #1
 8000868:	701a      	strb	r2, [r3, #0]
 800086a:	1dfb      	adds	r3, r7, #7
 800086c:	781b      	ldrb	r3, [r3, #0]
 800086e:	2b3b      	cmp	r3, #59	; 0x3b
 8000870:	d9f0      	bls.n	8000854 <displayTurnOff+0xe>
	}
	for (uint8_t i = 0; i < 12; i++) {
 8000872:	1dbb      	adds	r3, r7, #6
 8000874:	2200      	movs	r2, #0
 8000876:	701a      	strb	r2, [r3, #0]
 8000878:	e00a      	b.n	8000890 <displayTurnOff+0x4a>
		displayTurnHoursLED(i, 0);
 800087a:	1dbb      	adds	r3, r7, #6
 800087c:	781b      	ldrb	r3, [r3, #0]
 800087e:	2100      	movs	r1, #0
 8000880:	0018      	movs	r0, r3
 8000882:	f000 f8e9 	bl	8000a58 <displayTurnHoursLED>
	for (uint8_t i = 0; i < 12; i++) {
 8000886:	1dbb      	adds	r3, r7, #6
 8000888:	781a      	ldrb	r2, [r3, #0]
 800088a:	1dbb      	adds	r3, r7, #6
 800088c:	3201      	adds	r2, #1
 800088e:	701a      	strb	r2, [r3, #0]
 8000890:	1dbb      	adds	r3, r7, #6
 8000892:	781b      	ldrb	r3, [r3, #0]
 8000894:	2b0b      	cmp	r3, #11
 8000896:	d9f0      	bls.n	800087a <displayTurnOff+0x34>
	}
}
 8000898:	46c0      	nop			; (mov r8, r8)
 800089a:	46bd      	mov	sp, r7
 800089c:	b002      	add	sp, #8
 800089e:	bd80      	pop	{r7, pc}

080008a0 <displayShowTime>:

void displayShowTime(uint8_t hours, uint8_t minutes, uint8_t timeH,
		uint8_t timeM) {
 80008a0:	b5b0      	push	{r4, r5, r7, lr}
 80008a2:	b084      	sub	sp, #16
 80008a4:	af00      	add	r7, sp, #0
 80008a6:	0005      	movs	r5, r0
 80008a8:	000c      	movs	r4, r1
 80008aa:	0010      	movs	r0, r2
 80008ac:	0019      	movs	r1, r3
 80008ae:	1dfb      	adds	r3, r7, #7
 80008b0:	1c2a      	adds	r2, r5, #0
 80008b2:	701a      	strb	r2, [r3, #0]
 80008b4:	1dbb      	adds	r3, r7, #6
 80008b6:	1c22      	adds	r2, r4, #0
 80008b8:	701a      	strb	r2, [r3, #0]
 80008ba:	1d7b      	adds	r3, r7, #5
 80008bc:	1c02      	adds	r2, r0, #0
 80008be:	701a      	strb	r2, [r3, #0]
 80008c0:	1d3b      	adds	r3, r7, #4
 80008c2:	1c0a      	adds	r2, r1, #0
 80008c4:	701a      	strb	r2, [r3, #0]

	displaySplashMinutes(4);
 80008c6:	2004      	movs	r0, #4
 80008c8:	f000 f885 	bl	80009d6 <displaySplashMinutes>

	for (uint8_t i = 1; i < (minutes / 2) + 1; i++) {
 80008cc:	230f      	movs	r3, #15
 80008ce:	18fb      	adds	r3, r7, r3
 80008d0:	2201      	movs	r2, #1
 80008d2:	701a      	strb	r2, [r3, #0]
 80008d4:	e010      	b.n	80008f8 <displayShowTime+0x58>
		displayTurnMinutesLED(i, 1);
 80008d6:	240f      	movs	r4, #15
 80008d8:	193b      	adds	r3, r7, r4
 80008da:	781b      	ldrb	r3, [r3, #0]
 80008dc:	2101      	movs	r1, #1
 80008de:	0018      	movs	r0, r3
 80008e0:	f000 f944 	bl	8000b6c <displayTurnMinutesLED>
		HAL_Delay(timeM);
 80008e4:	1d3b      	adds	r3, r7, #4
 80008e6:	781b      	ldrb	r3, [r3, #0]
 80008e8:	0018      	movs	r0, r3
 80008ea:	f000 fbf5 	bl	80010d8 <HAL_Delay>
	for (uint8_t i = 1; i < (minutes / 2) + 1; i++) {
 80008ee:	193b      	adds	r3, r7, r4
 80008f0:	781a      	ldrb	r2, [r3, #0]
 80008f2:	193b      	adds	r3, r7, r4
 80008f4:	3201      	adds	r2, #1
 80008f6:	701a      	strb	r2, [r3, #0]
 80008f8:	230f      	movs	r3, #15
 80008fa:	18fb      	adds	r3, r7, r3
 80008fc:	781a      	ldrb	r2, [r3, #0]
 80008fe:	1dbb      	adds	r3, r7, #6
 8000900:	781b      	ldrb	r3, [r3, #0]
 8000902:	085b      	lsrs	r3, r3, #1
 8000904:	b2db      	uxtb	r3, r3
 8000906:	3301      	adds	r3, #1
 8000908:	429a      	cmp	r2, r3
 800090a:	dbe4      	blt.n	80008d6 <displayShowTime+0x36>
	}

//	displaySplashHours(10);

	for (uint8_t i = 1; i < hours + 1; i++) {
 800090c:	230e      	movs	r3, #14
 800090e:	18fb      	adds	r3, r7, r3
 8000910:	2201      	movs	r2, #1
 8000912:	701a      	strb	r2, [r3, #0]
 8000914:	e010      	b.n	8000938 <displayShowTime+0x98>
		displayTurnHoursLED(i, 1);
 8000916:	240e      	movs	r4, #14
 8000918:	193b      	adds	r3, r7, r4
 800091a:	781b      	ldrb	r3, [r3, #0]
 800091c:	2101      	movs	r1, #1
 800091e:	0018      	movs	r0, r3
 8000920:	f000 f89a 	bl	8000a58 <displayTurnHoursLED>
		HAL_Delay(timeH);
 8000924:	1d7b      	adds	r3, r7, #5
 8000926:	781b      	ldrb	r3, [r3, #0]
 8000928:	0018      	movs	r0, r3
 800092a:	f000 fbd5 	bl	80010d8 <HAL_Delay>
	for (uint8_t i = 1; i < hours + 1; i++) {
 800092e:	193b      	adds	r3, r7, r4
 8000930:	781a      	ldrb	r2, [r3, #0]
 8000932:	193b      	adds	r3, r7, r4
 8000934:	3201      	adds	r2, #1
 8000936:	701a      	strb	r2, [r3, #0]
 8000938:	230e      	movs	r3, #14
 800093a:	18fb      	adds	r3, r7, r3
 800093c:	781a      	ldrb	r2, [r3, #0]
 800093e:	1dfb      	adds	r3, r7, #7
 8000940:	781b      	ldrb	r3, [r3, #0]
 8000942:	3301      	adds	r3, #1
 8000944:	429a      	cmp	r2, r3
 8000946:	dbe6      	blt.n	8000916 <displayShowTime+0x76>
	}

	HAL_Delay(1200);
 8000948:	2396      	movs	r3, #150	; 0x96
 800094a:	00db      	lsls	r3, r3, #3
 800094c:	0018      	movs	r0, r3
 800094e:	f000 fbc3 	bl	80010d8 <HAL_Delay>

	for (uint8_t i = 1; i < (minutes / 2) + 1; i++) {
 8000952:	230d      	movs	r3, #13
 8000954:	18fb      	adds	r3, r7, r3
 8000956:	2201      	movs	r2, #1
 8000958:	701a      	strb	r2, [r3, #0]
 800095a:	e010      	b.n	800097e <displayShowTime+0xde>
		displayTurnMinutesLED(i, 0);
 800095c:	240d      	movs	r4, #13
 800095e:	193b      	adds	r3, r7, r4
 8000960:	781b      	ldrb	r3, [r3, #0]
 8000962:	2100      	movs	r1, #0
 8000964:	0018      	movs	r0, r3
 8000966:	f000 f901 	bl	8000b6c <displayTurnMinutesLED>
		HAL_Delay(timeM);
 800096a:	1d3b      	adds	r3, r7, #4
 800096c:	781b      	ldrb	r3, [r3, #0]
 800096e:	0018      	movs	r0, r3
 8000970:	f000 fbb2 	bl	80010d8 <HAL_Delay>
	for (uint8_t i = 1; i < (minutes / 2) + 1; i++) {
 8000974:	193b      	adds	r3, r7, r4
 8000976:	781a      	ldrb	r2, [r3, #0]
 8000978:	193b      	adds	r3, r7, r4
 800097a:	3201      	adds	r2, #1
 800097c:	701a      	strb	r2, [r3, #0]
 800097e:	230d      	movs	r3, #13
 8000980:	18fb      	adds	r3, r7, r3
 8000982:	781a      	ldrb	r2, [r3, #0]
 8000984:	1dbb      	adds	r3, r7, #6
 8000986:	781b      	ldrb	r3, [r3, #0]
 8000988:	085b      	lsrs	r3, r3, #1
 800098a:	b2db      	uxtb	r3, r3
 800098c:	3301      	adds	r3, #1
 800098e:	429a      	cmp	r2, r3
 8000990:	dbe4      	blt.n	800095c <displayShowTime+0xbc>
	}

	for (uint8_t i = 1; i < hours + 1; i++) {
 8000992:	230c      	movs	r3, #12
 8000994:	18fb      	adds	r3, r7, r3
 8000996:	2201      	movs	r2, #1
 8000998:	701a      	strb	r2, [r3, #0]
 800099a:	e010      	b.n	80009be <displayShowTime+0x11e>
		displayTurnHoursLED(i, 0);
 800099c:	240c      	movs	r4, #12
 800099e:	193b      	adds	r3, r7, r4
 80009a0:	781b      	ldrb	r3, [r3, #0]
 80009a2:	2100      	movs	r1, #0
 80009a4:	0018      	movs	r0, r3
 80009a6:	f000 f857 	bl	8000a58 <displayTurnHoursLED>
		HAL_Delay(timeH);
 80009aa:	1d7b      	adds	r3, r7, #5
 80009ac:	781b      	ldrb	r3, [r3, #0]
 80009ae:	0018      	movs	r0, r3
 80009b0:	f000 fb92 	bl	80010d8 <HAL_Delay>
	for (uint8_t i = 1; i < hours + 1; i++) {
 80009b4:	193b      	adds	r3, r7, r4
 80009b6:	781a      	ldrb	r2, [r3, #0]
 80009b8:	193b      	adds	r3, r7, r4
 80009ba:	3201      	adds	r2, #1
 80009bc:	701a      	strb	r2, [r3, #0]
 80009be:	230c      	movs	r3, #12
 80009c0:	18fb      	adds	r3, r7, r3
 80009c2:	781a      	ldrb	r2, [r3, #0]
 80009c4:	1dfb      	adds	r3, r7, #7
 80009c6:	781b      	ldrb	r3, [r3, #0]
 80009c8:	3301      	adds	r3, #1
 80009ca:	429a      	cmp	r2, r3
 80009cc:	dbe6      	blt.n	800099c <displayShowTime+0xfc>
	}
}
 80009ce:	46c0      	nop			; (mov r8, r8)
 80009d0:	46bd      	mov	sp, r7
 80009d2:	b004      	add	sp, #16
 80009d4:	bdb0      	pop	{r4, r5, r7, pc}

080009d6 <displaySplashMinutes>:

void displaySplashMinutes(uint8_t time) {
 80009d6:	b590      	push	{r4, r7, lr}
 80009d8:	b085      	sub	sp, #20
 80009da:	af00      	add	r7, sp, #0
 80009dc:	0002      	movs	r2, r0
 80009de:	1dfb      	adds	r3, r7, #7
 80009e0:	701a      	strb	r2, [r3, #0]
	for (uint8_t i = 0; i < 30; i++) {
 80009e2:	230f      	movs	r3, #15
 80009e4:	18fb      	adds	r3, r7, r3
 80009e6:	2200      	movs	r2, #0
 80009e8:	701a      	strb	r2, [r3, #0]
 80009ea:	e010      	b.n	8000a0e <displaySplashMinutes+0x38>
		displayTurnMinutesLED(i, 1);
 80009ec:	240f      	movs	r4, #15
 80009ee:	193b      	adds	r3, r7, r4
 80009f0:	781b      	ldrb	r3, [r3, #0]
 80009f2:	2101      	movs	r1, #1
 80009f4:	0018      	movs	r0, r3
 80009f6:	f000 f8b9 	bl	8000b6c <displayTurnMinutesLED>
		HAL_Delay(time);
 80009fa:	1dfb      	adds	r3, r7, #7
 80009fc:	781b      	ldrb	r3, [r3, #0]
 80009fe:	0018      	movs	r0, r3
 8000a00:	f000 fb6a 	bl	80010d8 <HAL_Delay>
	for (uint8_t i = 0; i < 30; i++) {
 8000a04:	193b      	adds	r3, r7, r4
 8000a06:	781a      	ldrb	r2, [r3, #0]
 8000a08:	193b      	adds	r3, r7, r4
 8000a0a:	3201      	adds	r2, #1
 8000a0c:	701a      	strb	r2, [r3, #0]
 8000a0e:	230f      	movs	r3, #15
 8000a10:	18fb      	adds	r3, r7, r3
 8000a12:	781b      	ldrb	r3, [r3, #0]
 8000a14:	2b1d      	cmp	r3, #29
 8000a16:	d9e9      	bls.n	80009ec <displaySplashMinutes+0x16>
	}

	for (uint8_t i = 0; i < 30; i++) {
 8000a18:	230e      	movs	r3, #14
 8000a1a:	18fb      	adds	r3, r7, r3
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	701a      	strb	r2, [r3, #0]
 8000a20:	e010      	b.n	8000a44 <displaySplashMinutes+0x6e>
		displayTurnMinutesLED(i, 0);
 8000a22:	240e      	movs	r4, #14
 8000a24:	193b      	adds	r3, r7, r4
 8000a26:	781b      	ldrb	r3, [r3, #0]
 8000a28:	2100      	movs	r1, #0
 8000a2a:	0018      	movs	r0, r3
 8000a2c:	f000 f89e 	bl	8000b6c <displayTurnMinutesLED>
		HAL_Delay(time);
 8000a30:	1dfb      	adds	r3, r7, #7
 8000a32:	781b      	ldrb	r3, [r3, #0]
 8000a34:	0018      	movs	r0, r3
 8000a36:	f000 fb4f 	bl	80010d8 <HAL_Delay>
	for (uint8_t i = 0; i < 30; i++) {
 8000a3a:	193b      	adds	r3, r7, r4
 8000a3c:	781a      	ldrb	r2, [r3, #0]
 8000a3e:	193b      	adds	r3, r7, r4
 8000a40:	3201      	adds	r2, #1
 8000a42:	701a      	strb	r2, [r3, #0]
 8000a44:	230e      	movs	r3, #14
 8000a46:	18fb      	adds	r3, r7, r3
 8000a48:	781b      	ldrb	r3, [r3, #0]
 8000a4a:	2b1d      	cmp	r3, #29
 8000a4c:	d9e9      	bls.n	8000a22 <displaySplashMinutes+0x4c>
	}
}
 8000a4e:	46c0      	nop			; (mov r8, r8)
 8000a50:	46bd      	mov	sp, r7
 8000a52:	b005      	add	sp, #20
 8000a54:	bd90      	pop	{r4, r7, pc}
	...

08000a58 <displayTurnHoursLED>:
		displayTurnHoursLED(i, 0);
		HAL_Delay(time);
	}
}

void displayTurnHoursLED(uint8_t led, uint8_t state) {
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	b082      	sub	sp, #8
 8000a5c:	af00      	add	r7, sp, #0
 8000a5e:	0002      	movs	r2, r0
 8000a60:	1dfb      	adds	r3, r7, #7
 8000a62:	701a      	strb	r2, [r3, #0]
 8000a64:	1dbb      	adds	r3, r7, #6
 8000a66:	1c0a      	adds	r2, r1, #0
 8000a68:	701a      	strb	r2, [r3, #0]

	switch (led) {
 8000a6a:	1dfb      	adds	r3, r7, #7
 8000a6c:	781b      	ldrb	r3, [r3, #0]
 8000a6e:	2b0b      	cmp	r3, #11
 8000a70:	d86f      	bhi.n	8000b52 <displayTurnHoursLED+0xfa>
 8000a72:	009a      	lsls	r2, r3, #2
 8000a74:	4b39      	ldr	r3, [pc, #228]	; (8000b5c <displayTurnHoursLED+0x104>)
 8000a76:	18d3      	adds	r3, r2, r3
 8000a78:	681b      	ldr	r3, [r3, #0]
 8000a7a:	469f      	mov	pc, r3

	case 0:
		HAL_GPIO_WritePin(H0_GPIO_Port, H0_Pin, state);
 8000a7c:	1dbb      	adds	r3, r7, #6
 8000a7e:	781a      	ldrb	r2, [r3, #0]
 8000a80:	2380      	movs	r3, #128	; 0x80
 8000a82:	0219      	lsls	r1, r3, #8
 8000a84:	23a0      	movs	r3, #160	; 0xa0
 8000a86:	05db      	lsls	r3, r3, #23
 8000a88:	0018      	movs	r0, r3
 8000a8a:	f000 fd9f 	bl	80015cc <HAL_GPIO_WritePin>
		break;
 8000a8e:	e060      	b.n	8000b52 <displayTurnHoursLED+0xfa>
	case 1:
		HAL_GPIO_WritePin(H1_GPIO_Port, H1_Pin, state);
 8000a90:	1dbb      	adds	r3, r7, #6
 8000a92:	781a      	ldrb	r2, [r3, #0]
 8000a94:	2380      	movs	r3, #128	; 0x80
 8000a96:	0159      	lsls	r1, r3, #5
 8000a98:	23a0      	movs	r3, #160	; 0xa0
 8000a9a:	05db      	lsls	r3, r3, #23
 8000a9c:	0018      	movs	r0, r3
 8000a9e:	f000 fd95 	bl	80015cc <HAL_GPIO_WritePin>
		break;
 8000aa2:	e056      	b.n	8000b52 <displayTurnHoursLED+0xfa>
	case 2:
		HAL_GPIO_WritePin(H2_GPIO_Port, H2_Pin, state);
 8000aa4:	1dbb      	adds	r3, r7, #6
 8000aa6:	781b      	ldrb	r3, [r3, #0]
 8000aa8:	482d      	ldr	r0, [pc, #180]	; (8000b60 <displayTurnHoursLED+0x108>)
 8000aaa:	001a      	movs	r2, r3
 8000aac:	2180      	movs	r1, #128	; 0x80
 8000aae:	f000 fd8d 	bl	80015cc <HAL_GPIO_WritePin>
		break;
 8000ab2:	e04e      	b.n	8000b52 <displayTurnHoursLED+0xfa>
	case 3:
		HAL_GPIO_WritePin(H3_GPIO_Port, H3_Pin, state);
 8000ab4:	1dbb      	adds	r3, r7, #6
 8000ab6:	781a      	ldrb	r2, [r3, #0]
 8000ab8:	2380      	movs	r3, #128	; 0x80
 8000aba:	0059      	lsls	r1, r3, #1
 8000abc:	23a0      	movs	r3, #160	; 0xa0
 8000abe:	05db      	lsls	r3, r3, #23
 8000ac0:	0018      	movs	r0, r3
 8000ac2:	f000 fd83 	bl	80015cc <HAL_GPIO_WritePin>
		break;
 8000ac6:	e044      	b.n	8000b52 <displayTurnHoursLED+0xfa>
	case 4:
		HAL_GPIO_WritePin(H4_GPIO_Port, H4_Pin, state);
 8000ac8:	1dbb      	adds	r3, r7, #6
 8000aca:	781a      	ldrb	r2, [r3, #0]
 8000acc:	2380      	movs	r3, #128	; 0x80
 8000ace:	015b      	lsls	r3, r3, #5
 8000ad0:	4824      	ldr	r0, [pc, #144]	; (8000b64 <displayTurnHoursLED+0x10c>)
 8000ad2:	0019      	movs	r1, r3
 8000ad4:	f000 fd7a 	bl	80015cc <HAL_GPIO_WritePin>
		break;
 8000ad8:	e03b      	b.n	8000b52 <displayTurnHoursLED+0xfa>
	case 5:
		HAL_GPIO_WritePin(H5_GPIO_Port, H5_Pin, state);
 8000ada:	1dbb      	adds	r3, r7, #6
 8000adc:	781b      	ldrb	r3, [r3, #0]
 8000ade:	4821      	ldr	r0, [pc, #132]	; (8000b64 <displayTurnHoursLED+0x10c>)
 8000ae0:	001a      	movs	r2, r3
 8000ae2:	2102      	movs	r1, #2
 8000ae4:	f000 fd72 	bl	80015cc <HAL_GPIO_WritePin>
		break;
 8000ae8:	e033      	b.n	8000b52 <displayTurnHoursLED+0xfa>
	case 6:
		HAL_GPIO_WritePin(H6_GPIO_Port, H6_Pin, state);
 8000aea:	1dbb      	adds	r3, r7, #6
 8000aec:	781a      	ldrb	r2, [r3, #0]
 8000aee:	23a0      	movs	r3, #160	; 0xa0
 8000af0:	05db      	lsls	r3, r3, #23
 8000af2:	2180      	movs	r1, #128	; 0x80
 8000af4:	0018      	movs	r0, r3
 8000af6:	f000 fd69 	bl	80015cc <HAL_GPIO_WritePin>
		break;
 8000afa:	e02a      	b.n	8000b52 <displayTurnHoursLED+0xfa>
	case 7:
		HAL_GPIO_WritePin(H7_GPIO_Port, H7_Pin, state);
 8000afc:	1dbb      	adds	r3, r7, #6
 8000afe:	781a      	ldrb	r2, [r3, #0]
 8000b00:	23a0      	movs	r3, #160	; 0xa0
 8000b02:	05db      	lsls	r3, r3, #23
 8000b04:	2110      	movs	r1, #16
 8000b06:	0018      	movs	r0, r3
 8000b08:	f000 fd60 	bl	80015cc <HAL_GPIO_WritePin>
		break;
 8000b0c:	e021      	b.n	8000b52 <displayTurnHoursLED+0xfa>
	case 8:
		HAL_GPIO_WritePin(H8_GPIO_Port, H8_Pin, state);
 8000b0e:	1dbb      	adds	r3, r7, #6
 8000b10:	781a      	ldrb	r2, [r3, #0]
 8000b12:	23a0      	movs	r3, #160	; 0xa0
 8000b14:	05db      	lsls	r3, r3, #23
 8000b16:	2102      	movs	r1, #2
 8000b18:	0018      	movs	r0, r3
 8000b1a:	f000 fd57 	bl	80015cc <HAL_GPIO_WritePin>
		break;
 8000b1e:	e018      	b.n	8000b52 <displayTurnHoursLED+0xfa>
	case 9:
		HAL_GPIO_WritePin(H9_GPIO_Port, H9_Pin, state);
 8000b20:	1dbb      	adds	r3, r7, #6
 8000b22:	781a      	ldrb	r2, [r3, #0]
 8000b24:	2380      	movs	r3, #128	; 0x80
 8000b26:	015b      	lsls	r3, r3, #5
 8000b28:	480d      	ldr	r0, [pc, #52]	; (8000b60 <displayTurnHoursLED+0x108>)
 8000b2a:	0019      	movs	r1, r3
 8000b2c:	f000 fd4e 	bl	80015cc <HAL_GPIO_WritePin>
		break;
 8000b30:	e00f      	b.n	8000b52 <displayTurnHoursLED+0xfa>
	case 10:
		HAL_GPIO_WritePin(H10_GPIO_Port, H10_Pin, state);
 8000b32:	1dbb      	adds	r3, r7, #6
 8000b34:	781b      	ldrb	r3, [r3, #0]
 8000b36:	480b      	ldr	r0, [pc, #44]	; (8000b64 <displayTurnHoursLED+0x10c>)
 8000b38:	001a      	movs	r2, r3
 8000b3a:	2108      	movs	r1, #8
 8000b3c:	f000 fd46 	bl	80015cc <HAL_GPIO_WritePin>
		break;
 8000b40:	e007      	b.n	8000b52 <displayTurnHoursLED+0xfa>
	case 11:
		HAL_GPIO_WritePin(H11_GPIO_Port, H11_Pin, state);
 8000b42:	1dbb      	adds	r3, r7, #6
 8000b44:	781b      	ldrb	r3, [r3, #0]
 8000b46:	4808      	ldr	r0, [pc, #32]	; (8000b68 <displayTurnHoursLED+0x110>)
 8000b48:	001a      	movs	r2, r3
 8000b4a:	2108      	movs	r1, #8
 8000b4c:	f000 fd3e 	bl	80015cc <HAL_GPIO_WritePin>
		break;
 8000b50:	46c0      	nop			; (mov r8, r8)

	}

}
 8000b52:	46c0      	nop			; (mov r8, r8)
 8000b54:	46bd      	mov	sp, r7
 8000b56:	b002      	add	sp, #8
 8000b58:	bd80      	pop	{r7, pc}
 8000b5a:	46c0      	nop			; (mov r8, r8)
 8000b5c:	08002c24 	.word	0x08002c24
 8000b60:	50000800 	.word	0x50000800
 8000b64:	50000400 	.word	0x50000400
 8000b68:	50000c00 	.word	0x50000c00

08000b6c <displayTurnMinutesLED>:

void displayTurnMinutesLED(uint8_t led, uint8_t state) {
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	b082      	sub	sp, #8
 8000b70:	af00      	add	r7, sp, #0
 8000b72:	0002      	movs	r2, r0
 8000b74:	1dfb      	adds	r3, r7, #7
 8000b76:	701a      	strb	r2, [r3, #0]
 8000b78:	1dbb      	adds	r3, r7, #6
 8000b7a:	1c0a      	adds	r2, r1, #0
 8000b7c:	701a      	strb	r2, [r3, #0]

	switch (led) {
 8000b7e:	1dfb      	adds	r3, r7, #7
 8000b80:	781b      	ldrb	r3, [r3, #0]
 8000b82:	2b1d      	cmp	r3, #29
 8000b84:	d900      	bls.n	8000b88 <displayTurnMinutesLED+0x1c>
 8000b86:	e108      	b.n	8000d9a <displayTurnMinutesLED+0x22e>
 8000b88:	009a      	lsls	r2, r3, #2
 8000b8a:	4b86      	ldr	r3, [pc, #536]	; (8000da4 <displayTurnMinutesLED+0x238>)
 8000b8c:	18d3      	adds	r3, r2, r3
 8000b8e:	681b      	ldr	r3, [r3, #0]
 8000b90:	469f      	mov	pc, r3

	case 0:
		HAL_GPIO_WritePin(M0_GPIO_Port, M0_Pin, state);
 8000b92:	1dbb      	adds	r3, r7, #6
 8000b94:	781a      	ldrb	r2, [r3, #0]
 8000b96:	2380      	movs	r3, #128	; 0x80
 8000b98:	005b      	lsls	r3, r3, #1
 8000b9a:	4883      	ldr	r0, [pc, #524]	; (8000da8 <displayTurnMinutesLED+0x23c>)
 8000b9c:	0019      	movs	r1, r3
 8000b9e:	f000 fd15 	bl	80015cc <HAL_GPIO_WritePin>
		break;
 8000ba2:	e0fa      	b.n	8000d9a <displayTurnMinutesLED+0x22e>
	case 1:
		HAL_GPIO_WritePin(M1_GPIO_Port, M1_Pin, state);
 8000ba4:	1dbb      	adds	r3, r7, #6
 8000ba6:	781a      	ldrb	r2, [r3, #0]
 8000ba8:	2380      	movs	r3, #128	; 0x80
 8000baa:	009b      	lsls	r3, r3, #2
 8000bac:	487e      	ldr	r0, [pc, #504]	; (8000da8 <displayTurnMinutesLED+0x23c>)
 8000bae:	0019      	movs	r1, r3
 8000bb0:	f000 fd0c 	bl	80015cc <HAL_GPIO_WritePin>
		break;
 8000bb4:	e0f1      	b.n	8000d9a <displayTurnMinutesLED+0x22e>
	case 2:
		HAL_GPIO_WritePin(M2_GPIO_Port, M2_Pin, state);
 8000bb6:	1dbb      	adds	r3, r7, #6
 8000bb8:	781b      	ldrb	r3, [r3, #0]
 8000bba:	487c      	ldr	r0, [pc, #496]	; (8000dac <displayTurnMinutesLED+0x240>)
 8000bbc:	001a      	movs	r2, r3
 8000bbe:	2101      	movs	r1, #1
 8000bc0:	f000 fd04 	bl	80015cc <HAL_GPIO_WritePin>
		break;
 8000bc4:	e0e9      	b.n	8000d9a <displayTurnMinutesLED+0x22e>
	case 3:
		HAL_GPIO_WritePin(M3_GPIO_Port, M3_Pin, state);
 8000bc6:	1dbb      	adds	r3, r7, #6
 8000bc8:	781a      	ldrb	r2, [r3, #0]
 8000bca:	2380      	movs	r3, #128	; 0x80
 8000bcc:	0119      	lsls	r1, r3, #4
 8000bce:	23a0      	movs	r3, #160	; 0xa0
 8000bd0:	05db      	lsls	r3, r3, #23
 8000bd2:	0018      	movs	r0, r3
 8000bd4:	f000 fcfa 	bl	80015cc <HAL_GPIO_WritePin>
		break;
 8000bd8:	e0df      	b.n	8000d9a <displayTurnMinutesLED+0x22e>
	case 4:
		HAL_GPIO_WritePin(M4_GPIO_Port, M4_Pin, state);
 8000bda:	1dbb      	adds	r3, r7, #6
 8000bdc:	781a      	ldrb	r2, [r3, #0]
 8000bde:	2380      	movs	r3, #128	; 0x80
 8000be0:	00d9      	lsls	r1, r3, #3
 8000be2:	23a0      	movs	r3, #160	; 0xa0
 8000be4:	05db      	lsls	r3, r3, #23
 8000be6:	0018      	movs	r0, r3
 8000be8:	f000 fcf0 	bl	80015cc <HAL_GPIO_WritePin>
		break;
 8000bec:	e0d5      	b.n	8000d9a <displayTurnMinutesLED+0x22e>
	case 5:
		HAL_GPIO_WritePin(M5_GPIO_Port, M5_Pin, state);
 8000bee:	1dbb      	adds	r3, r7, #6
 8000bf0:	781a      	ldrb	r2, [r3, #0]
 8000bf2:	2380      	movs	r3, #128	; 0x80
 8000bf4:	005b      	lsls	r3, r3, #1
 8000bf6:	486d      	ldr	r0, [pc, #436]	; (8000dac <displayTurnMinutesLED+0x240>)
 8000bf8:	0019      	movs	r1, r3
 8000bfa:	f000 fce7 	bl	80015cc <HAL_GPIO_WritePin>
		break;
 8000bfe:	e0cc      	b.n	8000d9a <displayTurnMinutesLED+0x22e>
	case 6:
		HAL_GPIO_WritePin(M6_GPIO_Port, M6_Pin, state);
 8000c00:	1dbb      	adds	r3, r7, #6
 8000c02:	781b      	ldrb	r3, [r3, #0]
 8000c04:	4868      	ldr	r0, [pc, #416]	; (8000da8 <displayTurnMinutesLED+0x23c>)
 8000c06:	001a      	movs	r2, r3
 8000c08:	2140      	movs	r1, #64	; 0x40
 8000c0a:	f000 fcdf 	bl	80015cc <HAL_GPIO_WritePin>
		break;
 8000c0e:	e0c4      	b.n	8000d9a <displayTurnMinutesLED+0x22e>
	case 7:
		HAL_GPIO_WritePin(M7_GPIO_Port, M7_Pin, state);
 8000c10:	1dbb      	adds	r3, r7, #6
 8000c12:	781a      	ldrb	r2, [r3, #0]
 8000c14:	2380      	movs	r3, #128	; 0x80
 8000c16:	0099      	lsls	r1, r3, #2
 8000c18:	23a0      	movs	r3, #160	; 0xa0
 8000c1a:	05db      	lsls	r3, r3, #23
 8000c1c:	0018      	movs	r0, r3
 8000c1e:	f000 fcd5 	bl	80015cc <HAL_GPIO_WritePin>
		break;
 8000c22:	e0ba      	b.n	8000d9a <displayTurnMinutesLED+0x22e>
	case 8:
		HAL_GPIO_WritePin(M8_GPIO_Port, M8_Pin, state);
 8000c24:	1dbb      	adds	r3, r7, #6
 8000c26:	781a      	ldrb	r2, [r3, #0]
 8000c28:	2380      	movs	r3, #128	; 0x80
 8000c2a:	01db      	lsls	r3, r3, #7
 8000c2c:	4860      	ldr	r0, [pc, #384]	; (8000db0 <displayTurnMinutesLED+0x244>)
 8000c2e:	0019      	movs	r1, r3
 8000c30:	f000 fccc 	bl	80015cc <HAL_GPIO_WritePin>
		break;
 8000c34:	e0b1      	b.n	8000d9a <displayTurnMinutesLED+0x22e>
	case 9:
		HAL_GPIO_WritePin(M9_GPIO_Port, M9_Pin, state);
 8000c36:	1dbb      	adds	r3, r7, #6
 8000c38:	781a      	ldrb	r2, [r3, #0]
 8000c3a:	2380      	movs	r3, #128	; 0x80
 8000c3c:	019b      	lsls	r3, r3, #6
 8000c3e:	485c      	ldr	r0, [pc, #368]	; (8000db0 <displayTurnMinutesLED+0x244>)
 8000c40:	0019      	movs	r1, r3
 8000c42:	f000 fcc3 	bl	80015cc <HAL_GPIO_WritePin>
		break;
 8000c46:	e0a8      	b.n	8000d9a <displayTurnMinutesLED+0x22e>
	case 10:
		HAL_GPIO_WritePin(M10_GPIO_Port, M10_Pin, state);
 8000c48:	1dbb      	adds	r3, r7, #6
 8000c4a:	781a      	ldrb	r2, [r3, #0]
 8000c4c:	2380      	movs	r3, #128	; 0x80
 8000c4e:	011b      	lsls	r3, r3, #4
 8000c50:	4857      	ldr	r0, [pc, #348]	; (8000db0 <displayTurnMinutesLED+0x244>)
 8000c52:	0019      	movs	r1, r3
 8000c54:	f000 fcba 	bl	80015cc <HAL_GPIO_WritePin>
		break;
 8000c58:	e09f      	b.n	8000d9a <displayTurnMinutesLED+0x22e>
	case 11:
		HAL_GPIO_WritePin(M11_GPIO_Port, M11_Pin, state);
 8000c5a:	1dbb      	adds	r3, r7, #6
 8000c5c:	781a      	ldrb	r2, [r3, #0]
 8000c5e:	2380      	movs	r3, #128	; 0x80
 8000c60:	00db      	lsls	r3, r3, #3
 8000c62:	4853      	ldr	r0, [pc, #332]	; (8000db0 <displayTurnMinutesLED+0x244>)
 8000c64:	0019      	movs	r1, r3
 8000c66:	f000 fcb1 	bl	80015cc <HAL_GPIO_WritePin>
		break;
 8000c6a:	e096      	b.n	8000d9a <displayTurnMinutesLED+0x22e>
	case 12:
		HAL_GPIO_WritePin(M12_GPIO_Port, M12_Pin, state);
 8000c6c:	1dbb      	adds	r3, r7, #6
 8000c6e:	781b      	ldrb	r3, [r3, #0]
 8000c70:	484f      	ldr	r0, [pc, #316]	; (8000db0 <displayTurnMinutesLED+0x244>)
 8000c72:	001a      	movs	r2, r3
 8000c74:	2104      	movs	r1, #4
 8000c76:	f000 fca9 	bl	80015cc <HAL_GPIO_WritePin>
		break;
 8000c7a:	e08e      	b.n	8000d9a <displayTurnMinutesLED+0x22e>
	case 13:
		HAL_GPIO_WritePin(M13_GPIO_Port, M13_Pin, state);
 8000c7c:	1dbb      	adds	r3, r7, #6
 8000c7e:	781b      	ldrb	r3, [r3, #0]
 8000c80:	484b      	ldr	r0, [pc, #300]	; (8000db0 <displayTurnMinutesLED+0x244>)
 8000c82:	001a      	movs	r2, r3
 8000c84:	2101      	movs	r1, #1
 8000c86:	f000 fca1 	bl	80015cc <HAL_GPIO_WritePin>
		break;
 8000c8a:	e086      	b.n	8000d9a <displayTurnMinutesLED+0x22e>
	case 14:
		HAL_GPIO_WritePin(M14_GPIO_Port, M14_Pin, state);
 8000c8c:	1dbb      	adds	r3, r7, #6
 8000c8e:	781b      	ldrb	r3, [r3, #0]
 8000c90:	4845      	ldr	r0, [pc, #276]	; (8000da8 <displayTurnMinutesLED+0x23c>)
 8000c92:	001a      	movs	r2, r3
 8000c94:	2120      	movs	r1, #32
 8000c96:	f000 fc99 	bl	80015cc <HAL_GPIO_WritePin>
		break;
 8000c9a:	e07e      	b.n	8000d9a <displayTurnMinutesLED+0x22e>
	case 15:
		HAL_GPIO_WritePin(M15_GPIO_Port, M15_Pin, state);
 8000c9c:	1dbb      	adds	r3, r7, #6
 8000c9e:	781b      	ldrb	r3, [r3, #0]
 8000ca0:	4841      	ldr	r0, [pc, #260]	; (8000da8 <displayTurnMinutesLED+0x23c>)
 8000ca2:	001a      	movs	r2, r3
 8000ca4:	2110      	movs	r1, #16
 8000ca6:	f000 fc91 	bl	80015cc <HAL_GPIO_WritePin>
		break;
 8000caa:	e076      	b.n	8000d9a <displayTurnMinutesLED+0x22e>
	case 16:
		HAL_GPIO_WritePin(M16_GPIO_Port, M16_Pin, state);
 8000cac:	1dbb      	adds	r3, r7, #6
 8000cae:	781a      	ldrb	r2, [r3, #0]
 8000cb0:	23a0      	movs	r3, #160	; 0xa0
 8000cb2:	05db      	lsls	r3, r3, #23
 8000cb4:	2140      	movs	r1, #64	; 0x40
 8000cb6:	0018      	movs	r0, r3
 8000cb8:	f000 fc88 	bl	80015cc <HAL_GPIO_WritePin>
		break;
 8000cbc:	e06d      	b.n	8000d9a <displayTurnMinutesLED+0x22e>
	case 17:
		HAL_GPIO_WritePin(M17_GPIO_Port, M17_Pin, state);
 8000cbe:	1dbb      	adds	r3, r7, #6
 8000cc0:	781a      	ldrb	r2, [r3, #0]
 8000cc2:	23a0      	movs	r3, #160	; 0xa0
 8000cc4:	05db      	lsls	r3, r3, #23
 8000cc6:	2120      	movs	r1, #32
 8000cc8:	0018      	movs	r0, r3
 8000cca:	f000 fc7f 	bl	80015cc <HAL_GPIO_WritePin>
		break;
 8000cce:	e064      	b.n	8000d9a <displayTurnMinutesLED+0x22e>
	case 18:
		HAL_GPIO_WritePin(M18_GPIO_Port, M18_Pin, state);
 8000cd0:	1dbb      	adds	r3, r7, #6
 8000cd2:	781a      	ldrb	r2, [r3, #0]
 8000cd4:	23a0      	movs	r3, #160	; 0xa0
 8000cd6:	05db      	lsls	r3, r3, #23
 8000cd8:	2108      	movs	r1, #8
 8000cda:	0018      	movs	r0, r3
 8000cdc:	f000 fc76 	bl	80015cc <HAL_GPIO_WritePin>
		break;
 8000ce0:	e05b      	b.n	8000d9a <displayTurnMinutesLED+0x22e>
	case 19:
		HAL_GPIO_WritePin(M19_GPIO_Port, M19_Pin, state);
 8000ce2:	1dbb      	adds	r3, r7, #6
 8000ce4:	781a      	ldrb	r2, [r3, #0]
 8000ce6:	23a0      	movs	r3, #160	; 0xa0
 8000ce8:	05db      	lsls	r3, r3, #23
 8000cea:	2104      	movs	r1, #4
 8000cec:	0018      	movs	r0, r3
 8000cee:	f000 fc6d 	bl	80015cc <HAL_GPIO_WritePin>
		break;
 8000cf2:	e052      	b.n	8000d9a <displayTurnMinutesLED+0x22e>
	case 20:
		HAL_GPIO_WritePin(M20_GPIO_Port, M20_Pin, state);
 8000cf4:	1dbb      	adds	r3, r7, #6
 8000cf6:	781a      	ldrb	r2, [r3, #0]
 8000cf8:	23a0      	movs	r3, #160	; 0xa0
 8000cfa:	05db      	lsls	r3, r3, #23
 8000cfc:	2101      	movs	r1, #1
 8000cfe:	0018      	movs	r0, r3
 8000d00:	f000 fc64 	bl	80015cc <HAL_GPIO_WritePin>
		break;
 8000d04:	e049      	b.n	8000d9a <displayTurnMinutesLED+0x22e>
	case 21:
		HAL_GPIO_WritePin(M21_GPIO_Port, M21_Pin, state);
 8000d06:	1dbb      	adds	r3, r7, #6
 8000d08:	781b      	ldrb	r3, [r3, #0]
 8000d0a:	4827      	ldr	r0, [pc, #156]	; (8000da8 <displayTurnMinutesLED+0x23c>)
 8000d0c:	001a      	movs	r2, r3
 8000d0e:	2108      	movs	r1, #8
 8000d10:	f000 fc5c 	bl	80015cc <HAL_GPIO_WritePin>
		break;
 8000d14:	e041      	b.n	8000d9a <displayTurnMinutesLED+0x22e>
	case 22:
		HAL_GPIO_WritePin(M22_GPIO_Port, M22_Pin, state);
 8000d16:	1dbb      	adds	r3, r7, #6
 8000d18:	781b      	ldrb	r3, [r3, #0]
 8000d1a:	4823      	ldr	r0, [pc, #140]	; (8000da8 <displayTurnMinutesLED+0x23c>)
 8000d1c:	001a      	movs	r2, r3
 8000d1e:	2104      	movs	r1, #4
 8000d20:	f000 fc54 	bl	80015cc <HAL_GPIO_WritePin>
		break;
 8000d24:	e039      	b.n	8000d9a <displayTurnMinutesLED+0x22e>
	case 23:
		HAL_GPIO_WritePin(M23_GPIO_Port, M23_Pin, state);
 8000d26:	1dbb      	adds	r3, r7, #6
 8000d28:	781a      	ldrb	r2, [r3, #0]
 8000d2a:	2380      	movs	r3, #128	; 0x80
 8000d2c:	011b      	lsls	r3, r3, #4
 8000d2e:	481e      	ldr	r0, [pc, #120]	; (8000da8 <displayTurnMinutesLED+0x23c>)
 8000d30:	0019      	movs	r1, r3
 8000d32:	f000 fc4b 	bl	80015cc <HAL_GPIO_WritePin>
		break;
 8000d36:	e030      	b.n	8000d9a <displayTurnMinutesLED+0x22e>
	case 24:
		HAL_GPIO_WritePin(M24_GPIO_Port, M24_Pin, state);
 8000d38:	1dbb      	adds	r3, r7, #6
 8000d3a:	781a      	ldrb	r2, [r3, #0]
 8000d3c:	2380      	movs	r3, #128	; 0x80
 8000d3e:	00db      	lsls	r3, r3, #3
 8000d40:	4819      	ldr	r0, [pc, #100]	; (8000da8 <displayTurnMinutesLED+0x23c>)
 8000d42:	0019      	movs	r1, r3
 8000d44:	f000 fc42 	bl	80015cc <HAL_GPIO_WritePin>
		break;
 8000d48:	e027      	b.n	8000d9a <displayTurnMinutesLED+0x22e>
	case 25:
		HAL_GPIO_WritePin(M25_GPIO_Port, M25_Pin, state);
 8000d4a:	1dbb      	adds	r3, r7, #6
 8000d4c:	781b      	ldrb	r3, [r3, #0]
 8000d4e:	4817      	ldr	r0, [pc, #92]	; (8000dac <displayTurnMinutesLED+0x240>)
 8000d50:	001a      	movs	r2, r3
 8000d52:	2140      	movs	r1, #64	; 0x40
 8000d54:	f000 fc3a 	bl	80015cc <HAL_GPIO_WritePin>
		break;
 8000d58:	e01f      	b.n	8000d9a <displayTurnMinutesLED+0x22e>
	case 26:
		HAL_GPIO_WritePin(M26_GPIO_Port, M26_Pin, state);
 8000d5a:	1dbb      	adds	r3, r7, #6
 8000d5c:	781b      	ldrb	r3, [r3, #0]
 8000d5e:	4813      	ldr	r0, [pc, #76]	; (8000dac <displayTurnMinutesLED+0x240>)
 8000d60:	001a      	movs	r2, r3
 8000d62:	2120      	movs	r1, #32
 8000d64:	f000 fc32 	bl	80015cc <HAL_GPIO_WritePin>
		break;
 8000d68:	e017      	b.n	8000d9a <displayTurnMinutesLED+0x22e>
	case 27:
		HAL_GPIO_WritePin(M27_GPIO_Port, M27_Pin, state);
 8000d6a:	1dbb      	adds	r3, r7, #6
 8000d6c:	781b      	ldrb	r3, [r3, #0]
 8000d6e:	480f      	ldr	r0, [pc, #60]	; (8000dac <displayTurnMinutesLED+0x240>)
 8000d70:	001a      	movs	r2, r3
 8000d72:	2110      	movs	r1, #16
 8000d74:	f000 fc2a 	bl	80015cc <HAL_GPIO_WritePin>
		break;
 8000d78:	e00f      	b.n	8000d9a <displayTurnMinutesLED+0x22e>
	case 28:
		HAL_GPIO_WritePin(M28_GPIO_Port, M28_Pin, state);
 8000d7a:	1dbb      	adds	r3, r7, #6
 8000d7c:	781b      	ldrb	r3, [r3, #0]
 8000d7e:	480b      	ldr	r0, [pc, #44]	; (8000dac <displayTurnMinutesLED+0x240>)
 8000d80:	001a      	movs	r2, r3
 8000d82:	2104      	movs	r1, #4
 8000d84:	f000 fc22 	bl	80015cc <HAL_GPIO_WritePin>
		break;
 8000d88:	e007      	b.n	8000d9a <displayTurnMinutesLED+0x22e>
	case 29:
		HAL_GPIO_WritePin(M29_GPIO_Port, M29_Pin, state);
 8000d8a:	1dbb      	adds	r3, r7, #6
 8000d8c:	781b      	ldrb	r3, [r3, #0]
 8000d8e:	4807      	ldr	r0, [pc, #28]	; (8000dac <displayTurnMinutesLED+0x240>)
 8000d90:	001a      	movs	r2, r3
 8000d92:	2102      	movs	r1, #2
 8000d94:	f000 fc1a 	bl	80015cc <HAL_GPIO_WritePin>
		break;
 8000d98:	46c0      	nop			; (mov r8, r8)

	}

}
 8000d9a:	46c0      	nop			; (mov r8, r8)
 8000d9c:	46bd      	mov	sp, r7
 8000d9e:	b002      	add	sp, #8
 8000da0:	bd80      	pop	{r7, pc}
 8000da2:	46c0      	nop			; (mov r8, r8)
 8000da4:	08002c54 	.word	0x08002c54
 8000da8:	50000800 	.word	0x50000800
 8000dac:	50000c00 	.word	0x50000c00
 8000db0:	50000400 	.word	0x50000400

08000db4 <extiCallback>:
 */

#include "interrupts.h"
#include "../rtc/rtc.h"

void extiCallback(uint16_t pin) {
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b082      	sub	sp, #8
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	0002      	movs	r2, r0
 8000dbc:	1dbb      	adds	r3, r7, #6
 8000dbe:	801a      	strh	r2, [r3, #0]

//	if(pin == 0){
//		pin = SET_Pin; // dunno why- SET pin is reading as - instead of 15
//	}
	dontSleepFlag = 1;
 8000dc0:	4b35      	ldr	r3, [pc, #212]	; (8000e98 <extiCallback+0xe4>)
 8000dc2:	2201      	movs	r2, #1
 8000dc4:	701a      	strb	r2, [r3, #0]

	if (pin == TOUCH_Pin) {
 8000dc6:	1dbb      	adds	r3, r7, #6
 8000dc8:	881b      	ldrh	r3, [r3, #0]
 8000dca:	2b02      	cmp	r3, #2
 8000dcc:	d136      	bne.n	8000e3c <extiCallback+0x88>

		if (mode == MODE_SLEEP) {
 8000dce:	4b33      	ldr	r3, [pc, #204]	; (8000e9c <extiCallback+0xe8>)
 8000dd0:	781b      	ldrb	r3, [r3, #0]
 8000dd2:	b2db      	uxtb	r3, r3
 8000dd4:	2b03      	cmp	r3, #3
 8000dd6:	d103      	bne.n	8000de0 <extiCallback+0x2c>
			mode= MODE_NORMAL;
 8000dd8:	4b30      	ldr	r3, [pc, #192]	; (8000e9c <extiCallback+0xe8>)
 8000dda:	2200      	movs	r2, #0
 8000ddc:	701a      	strb	r2, [r3, #0]
			mode = MODE_NORMAL;
		}

	}

}
 8000dde:	e056      	b.n	8000e8e <extiCallback+0xda>
		} else if (mode == MODE_SETTINGS_H) {
 8000de0:	4b2e      	ldr	r3, [pc, #184]	; (8000e9c <extiCallback+0xe8>)
 8000de2:	781b      	ldrb	r3, [r3, #0]
 8000de4:	b2db      	uxtb	r3, r3
 8000de6:	2b01      	cmp	r3, #1
 8000de8:	d111      	bne.n	8000e0e <extiCallback+0x5a>
			hours++;
 8000dea:	4b2d      	ldr	r3, [pc, #180]	; (8000ea0 <extiCallback+0xec>)
 8000dec:	781b      	ldrb	r3, [r3, #0]
 8000dee:	b25b      	sxtb	r3, r3
 8000df0:	b2db      	uxtb	r3, r3
 8000df2:	3301      	adds	r3, #1
 8000df4:	b2db      	uxtb	r3, r3
 8000df6:	b25a      	sxtb	r2, r3
 8000df8:	4b29      	ldr	r3, [pc, #164]	; (8000ea0 <extiCallback+0xec>)
 8000dfa:	701a      	strb	r2, [r3, #0]
			if (hours > 11)
 8000dfc:	4b28      	ldr	r3, [pc, #160]	; (8000ea0 <extiCallback+0xec>)
 8000dfe:	781b      	ldrb	r3, [r3, #0]
 8000e00:	b25b      	sxtb	r3, r3
 8000e02:	2b0b      	cmp	r3, #11
 8000e04:	dd43      	ble.n	8000e8e <extiCallback+0xda>
				hours = 0;
 8000e06:	4b26      	ldr	r3, [pc, #152]	; (8000ea0 <extiCallback+0xec>)
 8000e08:	2200      	movs	r2, #0
 8000e0a:	701a      	strb	r2, [r3, #0]
}
 8000e0c:	e03f      	b.n	8000e8e <extiCallback+0xda>
		} else if (mode == MODE_SETTINGS_M) {
 8000e0e:	4b23      	ldr	r3, [pc, #140]	; (8000e9c <extiCallback+0xe8>)
 8000e10:	781b      	ldrb	r3, [r3, #0]
 8000e12:	b2db      	uxtb	r3, r3
 8000e14:	2b02      	cmp	r3, #2
 8000e16:	d13a      	bne.n	8000e8e <extiCallback+0xda>
			minutes++;
 8000e18:	4b22      	ldr	r3, [pc, #136]	; (8000ea4 <extiCallback+0xf0>)
 8000e1a:	881b      	ldrh	r3, [r3, #0]
 8000e1c:	b21b      	sxth	r3, r3
 8000e1e:	b29b      	uxth	r3, r3
 8000e20:	3301      	adds	r3, #1
 8000e22:	b29b      	uxth	r3, r3
 8000e24:	b21a      	sxth	r2, r3
 8000e26:	4b1f      	ldr	r3, [pc, #124]	; (8000ea4 <extiCallback+0xf0>)
 8000e28:	801a      	strh	r2, [r3, #0]
			if (minutes > 59)
 8000e2a:	4b1e      	ldr	r3, [pc, #120]	; (8000ea4 <extiCallback+0xf0>)
 8000e2c:	881b      	ldrh	r3, [r3, #0]
 8000e2e:	b21b      	sxth	r3, r3
 8000e30:	2b3b      	cmp	r3, #59	; 0x3b
 8000e32:	dd2c      	ble.n	8000e8e <extiCallback+0xda>
				minutes = 0;
 8000e34:	4b1b      	ldr	r3, [pc, #108]	; (8000ea4 <extiCallback+0xf0>)
 8000e36:	2200      	movs	r2, #0
 8000e38:	801a      	strh	r2, [r3, #0]
}
 8000e3a:	e028      	b.n	8000e8e <extiCallback+0xda>
	else if (pin == SET_Pin) {
 8000e3c:	1dbb      	adds	r3, r7, #6
 8000e3e:	881a      	ldrh	r2, [r3, #0]
 8000e40:	2380      	movs	r3, #128	; 0x80
 8000e42:	021b      	lsls	r3, r3, #8
 8000e44:	429a      	cmp	r2, r3
 8000e46:	d122      	bne.n	8000e8e <extiCallback+0xda>
		if (mode == MODE_NORMAL || mode == MODE_SLEEP) {
 8000e48:	4b14      	ldr	r3, [pc, #80]	; (8000e9c <extiCallback+0xe8>)
 8000e4a:	781b      	ldrb	r3, [r3, #0]
 8000e4c:	b2db      	uxtb	r3, r3
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d004      	beq.n	8000e5c <extiCallback+0xa8>
 8000e52:	4b12      	ldr	r3, [pc, #72]	; (8000e9c <extiCallback+0xe8>)
 8000e54:	781b      	ldrb	r3, [r3, #0]
 8000e56:	b2db      	uxtb	r3, r3
 8000e58:	2b03      	cmp	r3, #3
 8000e5a:	d103      	bne.n	8000e64 <extiCallback+0xb0>
			mode = MODE_SETTINGS_H;
 8000e5c:	4b0f      	ldr	r3, [pc, #60]	; (8000e9c <extiCallback+0xe8>)
 8000e5e:	2201      	movs	r2, #1
 8000e60:	701a      	strb	r2, [r3, #0]
}
 8000e62:	e014      	b.n	8000e8e <extiCallback+0xda>
		} else if (mode == MODE_SETTINGS_H) {
 8000e64:	4b0d      	ldr	r3, [pc, #52]	; (8000e9c <extiCallback+0xe8>)
 8000e66:	781b      	ldrb	r3, [r3, #0]
 8000e68:	b2db      	uxtb	r3, r3
 8000e6a:	2b01      	cmp	r3, #1
 8000e6c:	d103      	bne.n	8000e76 <extiCallback+0xc2>
			mode = MODE_SETTINGS_M;
 8000e6e:	4b0b      	ldr	r3, [pc, #44]	; (8000e9c <extiCallback+0xe8>)
 8000e70:	2202      	movs	r2, #2
 8000e72:	701a      	strb	r2, [r3, #0]
}
 8000e74:	e00b      	b.n	8000e8e <extiCallback+0xda>
		} else if (mode == MODE_SETTINGS_M) {
 8000e76:	4b09      	ldr	r3, [pc, #36]	; (8000e9c <extiCallback+0xe8>)
 8000e78:	781b      	ldrb	r3, [r3, #0]
 8000e7a:	b2db      	uxtb	r3, r3
 8000e7c:	2b02      	cmp	r3, #2
 8000e7e:	d106      	bne.n	8000e8e <extiCallback+0xda>
			rtcSetTime();
 8000e80:	f000 f874 	bl	8000f6c <rtcSetTime>
			displayTurnOff();
 8000e84:	f7ff fcdf 	bl	8000846 <displayTurnOff>
			mode = MODE_NORMAL;
 8000e88:	4b04      	ldr	r3, [pc, #16]	; (8000e9c <extiCallback+0xe8>)
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	701a      	strb	r2, [r3, #0]
}
 8000e8e:	46c0      	nop			; (mov r8, r8)
 8000e90:	46bd      	mov	sp, r7
 8000e92:	b002      	add	sp, #8
 8000e94:	bd80      	pop	{r7, pc}
 8000e96:	46c0      	nop			; (mov r8, r8)
 8000e98:	2000003c 	.word	0x2000003c
 8000e9c:	2000003d 	.word	0x2000003d
 8000ea0:	20000074 	.word	0x20000074
 8000ea4:	20000072 	.word	0x20000072

08000ea8 <HAL_GPIO_EXTI_Rising_Callback>:

void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin) {
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b082      	sub	sp, #8
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	0002      	movs	r2, r0
 8000eb0:	1dbb      	adds	r3, r7, #6
 8000eb2:	801a      	strh	r2, [r3, #0]

	extiCallback(GPIO_Pin);
 8000eb4:	1dbb      	adds	r3, r7, #6
 8000eb6:	881b      	ldrh	r3, [r3, #0]
 8000eb8:	0018      	movs	r0, r3
 8000eba:	f7ff ff7b 	bl	8000db4 <extiCallback>

}
 8000ebe:	46c0      	nop			; (mov r8, r8)
 8000ec0:	46bd      	mov	sp, r7
 8000ec2:	b002      	add	sp, #8
 8000ec4:	bd80      	pop	{r7, pc}

08000ec6 <HAL_GPIO_EXTI_Falling_Callback>:

void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin) {
 8000ec6:	b580      	push	{r7, lr}
 8000ec8:	b082      	sub	sp, #8
 8000eca:	af00      	add	r7, sp, #0
 8000ecc:	0002      	movs	r2, r0
 8000ece:	1dbb      	adds	r3, r7, #6
 8000ed0:	801a      	strh	r2, [r3, #0]

	extiCallback(GPIO_Pin);
 8000ed2:	1dbb      	adds	r3, r7, #6
 8000ed4:	881b      	ldrh	r3, [r3, #0]
 8000ed6:	0018      	movs	r0, r3
 8000ed8:	f7ff ff6c 	bl	8000db4 <extiCallback>

}
 8000edc:	46c0      	nop			; (mov r8, r8)
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	b002      	add	sp, #8
 8000ee2:	bd80      	pop	{r7, pc}

08000ee4 <rtcInit>:
 *      Author: bartosz
 */

#include "rtc.h"

void rtcInit(void) {
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	af00      	add	r7, sp, #0
//	HAL_RTC_Init(&hrtc);
	mode = MODE_NORMAL
 8000ee8:	4b04      	ldr	r3, [pc, #16]	; (8000efc <rtcInit+0x18>)
 8000eea:	2200      	movs	r2, #0
 8000eec:	701a      	strb	r2, [r3, #0]
	;
	dontSleepFlag = 0;
 8000eee:	4b04      	ldr	r3, [pc, #16]	; (8000f00 <rtcInit+0x1c>)
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	701a      	strb	r2, [r3, #0]
}
 8000ef4:	46c0      	nop			; (mov r8, r8)
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	bd80      	pop	{r7, pc}
 8000efa:	46c0      	nop			; (mov r8, r8)
 8000efc:	2000003d 	.word	0x2000003d
 8000f00:	2000003c 	.word	0x2000003c

08000f04 <rtcGetTime>:

void rtcGetTime() {
 8000f04:	b580      	push	{r7, lr}
 8000f06:	af00      	add	r7, sp, #0

	HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8000f08:	4912      	ldr	r1, [pc, #72]	; (8000f54 <rtcGetTime+0x50>)
 8000f0a:	4b13      	ldr	r3, [pc, #76]	; (8000f58 <rtcGetTime+0x54>)
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	0018      	movs	r0, r3
 8000f10:	f001 fb3e 	bl	8002590 <HAL_RTC_GetTime>
	HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 8000f14:	4911      	ldr	r1, [pc, #68]	; (8000f5c <rtcGetTime+0x58>)
 8000f16:	4b10      	ldr	r3, [pc, #64]	; (8000f58 <rtcGetTime+0x54>)
 8000f18:	2200      	movs	r2, #0
 8000f1a:	0018      	movs	r0, r3
 8000f1c:	f001 fc26 	bl	800276c <HAL_RTC_GetDate>



	if(sTime.Hours == 12){
 8000f20:	4b0c      	ldr	r3, [pc, #48]	; (8000f54 <rtcGetTime+0x50>)
 8000f22:	781b      	ldrb	r3, [r3, #0]
 8000f24:	2b0c      	cmp	r3, #12
 8000f26:	d103      	bne.n	8000f30 <rtcGetTime+0x2c>
		hours = 0;
 8000f28:	4b0d      	ldr	r3, [pc, #52]	; (8000f60 <rtcGetTime+0x5c>)
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	701a      	strb	r2, [r3, #0]
 8000f2e:	e004      	b.n	8000f3a <rtcGetTime+0x36>
	}else{
		hours = sTime.Hours;
 8000f30:	4b08      	ldr	r3, [pc, #32]	; (8000f54 <rtcGetTime+0x50>)
 8000f32:	781b      	ldrb	r3, [r3, #0]
 8000f34:	b25a      	sxtb	r2, r3
 8000f36:	4b0a      	ldr	r3, [pc, #40]	; (8000f60 <rtcGetTime+0x5c>)
 8000f38:	701a      	strb	r2, [r3, #0]
	}
	minutes = sTime.Minutes;
 8000f3a:	4b06      	ldr	r3, [pc, #24]	; (8000f54 <rtcGetTime+0x50>)
 8000f3c:	785b      	ldrb	r3, [r3, #1]
 8000f3e:	b21a      	sxth	r2, r3
 8000f40:	4b08      	ldr	r3, [pc, #32]	; (8000f64 <rtcGetTime+0x60>)
 8000f42:	801a      	strh	r2, [r3, #0]
	seconds = sTime.Seconds;
 8000f44:	4b03      	ldr	r3, [pc, #12]	; (8000f54 <rtcGetTime+0x50>)
 8000f46:	789b      	ldrb	r3, [r3, #2]
 8000f48:	b25a      	sxtb	r2, r3
 8000f4a:	4b07      	ldr	r3, [pc, #28]	; (8000f68 <rtcGetTime+0x64>)
 8000f4c:	701a      	strb	r2, [r3, #0]

}
 8000f4e:	46c0      	nop			; (mov r8, r8)
 8000f50:	46bd      	mov	sp, r7
 8000f52:	bd80      	pop	{r7, pc}
 8000f54:	20000028 	.word	0x20000028
 8000f58:	20000044 	.word	0x20000044
 8000f5c:	20000040 	.word	0x20000040
 8000f60:	20000074 	.word	0x20000074
 8000f64:	20000072 	.word	0x20000072
 8000f68:	20000070 	.word	0x20000070

08000f6c <rtcSetTime>:

void rtcSetTime() {
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	af00      	add	r7, sp, #0

	sTime.Hours = hours;
 8000f70:	4b10      	ldr	r3, [pc, #64]	; (8000fb4 <rtcSetTime+0x48>)
 8000f72:	781b      	ldrb	r3, [r3, #0]
 8000f74:	b25b      	sxtb	r3, r3
 8000f76:	b2da      	uxtb	r2, r3
 8000f78:	4b0f      	ldr	r3, [pc, #60]	; (8000fb8 <rtcSetTime+0x4c>)
 8000f7a:	701a      	strb	r2, [r3, #0]
	sTime.Minutes = minutes;
 8000f7c:	4b0f      	ldr	r3, [pc, #60]	; (8000fbc <rtcSetTime+0x50>)
 8000f7e:	881b      	ldrh	r3, [r3, #0]
 8000f80:	b21b      	sxth	r3, r3
 8000f82:	b2da      	uxtb	r2, r3
 8000f84:	4b0c      	ldr	r3, [pc, #48]	; (8000fb8 <rtcSetTime+0x4c>)
 8000f86:	705a      	strb	r2, [r3, #1]
	sTime.Seconds = seconds;
 8000f88:	4b0d      	ldr	r3, [pc, #52]	; (8000fc0 <rtcSetTime+0x54>)
 8000f8a:	781b      	ldrb	r3, [r3, #0]
 8000f8c:	b25b      	sxtb	r3, r3
 8000f8e:	b2da      	uxtb	r2, r3
 8000f90:	4b09      	ldr	r3, [pc, #36]	; (8000fb8 <rtcSetTime+0x4c>)
 8000f92:	709a      	strb	r2, [r3, #2]
	HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8000f94:	4908      	ldr	r1, [pc, #32]	; (8000fb8 <rtcSetTime+0x4c>)
 8000f96:	4b0b      	ldr	r3, [pc, #44]	; (8000fc4 <rtcSetTime+0x58>)
 8000f98:	2200      	movs	r2, #0
 8000f9a:	0018      	movs	r0, r3
 8000f9c:	f001 fa50 	bl	8002440 <HAL_RTC_SetTime>
	HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 8000fa0:	4909      	ldr	r1, [pc, #36]	; (8000fc8 <rtcSetTime+0x5c>)
 8000fa2:	4b08      	ldr	r3, [pc, #32]	; (8000fc4 <rtcSetTime+0x58>)
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	0018      	movs	r0, r3
 8000fa8:	f001 fb4e 	bl	8002648 <HAL_RTC_SetDate>

//	HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR0);

}
 8000fac:	46c0      	nop			; (mov r8, r8)
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	bd80      	pop	{r7, pc}
 8000fb2:	46c0      	nop			; (mov r8, r8)
 8000fb4:	20000074 	.word	0x20000074
 8000fb8:	20000028 	.word	0x20000028
 8000fbc:	20000072 	.word	0x20000072
 8000fc0:	20000070 	.word	0x20000070
 8000fc4:	20000044 	.word	0x20000044
 8000fc8:	20000040 	.word	0x20000040

08000fcc <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b082      	sub	sp, #8
 8000fd0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000fd2:	1dfb      	adds	r3, r7, #7
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000fd8:	4b0b      	ldr	r3, [pc, #44]	; (8001008 <HAL_Init+0x3c>)
 8000fda:	681a      	ldr	r2, [r3, #0]
 8000fdc:	4b0a      	ldr	r3, [pc, #40]	; (8001008 <HAL_Init+0x3c>)
 8000fde:	2180      	movs	r1, #128	; 0x80
 8000fe0:	0049      	lsls	r1, r1, #1
 8000fe2:	430a      	orrs	r2, r1
 8000fe4:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000fe6:	2000      	movs	r0, #0
 8000fe8:	f000 f810 	bl	800100c <HAL_InitTick>
 8000fec:	1e03      	subs	r3, r0, #0
 8000fee:	d003      	beq.n	8000ff8 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000ff0:	1dfb      	adds	r3, r7, #7
 8000ff2:	2201      	movs	r2, #1
 8000ff4:	701a      	strb	r2, [r3, #0]
 8000ff6:	e001      	b.n	8000ffc <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8000ff8:	f7ff fb64 	bl	80006c4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000ffc:	1dfb      	adds	r3, r7, #7
 8000ffe:	781b      	ldrb	r3, [r3, #0]
}
 8001000:	0018      	movs	r0, r3
 8001002:	46bd      	mov	sp, r7
 8001004:	b002      	add	sp, #8
 8001006:	bd80      	pop	{r7, pc}
 8001008:	40022000 	.word	0x40022000

0800100c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800100c:	b590      	push	{r4, r7, lr}
 800100e:	b085      	sub	sp, #20
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001014:	230f      	movs	r3, #15
 8001016:	18fb      	adds	r3, r7, r3
 8001018:	2200      	movs	r2, #0
 800101a:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 800101c:	4b1d      	ldr	r3, [pc, #116]	; (8001094 <HAL_InitTick+0x88>)
 800101e:	781b      	ldrb	r3, [r3, #0]
 8001020:	2b00      	cmp	r3, #0
 8001022:	d02b      	beq.n	800107c <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8001024:	4b1c      	ldr	r3, [pc, #112]	; (8001098 <HAL_InitTick+0x8c>)
 8001026:	681c      	ldr	r4, [r3, #0]
 8001028:	4b1a      	ldr	r3, [pc, #104]	; (8001094 <HAL_InitTick+0x88>)
 800102a:	781b      	ldrb	r3, [r3, #0]
 800102c:	0019      	movs	r1, r3
 800102e:	23fa      	movs	r3, #250	; 0xfa
 8001030:	0098      	lsls	r0, r3, #2
 8001032:	f7ff f865 	bl	8000100 <__udivsi3>
 8001036:	0003      	movs	r3, r0
 8001038:	0019      	movs	r1, r3
 800103a:	0020      	movs	r0, r4
 800103c:	f7ff f860 	bl	8000100 <__udivsi3>
 8001040:	0003      	movs	r3, r0
 8001042:	0018      	movs	r0, r3
 8001044:	f000 f951 	bl	80012ea <HAL_SYSTICK_Config>
 8001048:	1e03      	subs	r3, r0, #0
 800104a:	d112      	bne.n	8001072 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	2b03      	cmp	r3, #3
 8001050:	d80a      	bhi.n	8001068 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001052:	6879      	ldr	r1, [r7, #4]
 8001054:	2301      	movs	r3, #1
 8001056:	425b      	negs	r3, r3
 8001058:	2200      	movs	r2, #0
 800105a:	0018      	movs	r0, r3
 800105c:	f000 f920 	bl	80012a0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001060:	4b0e      	ldr	r3, [pc, #56]	; (800109c <HAL_InitTick+0x90>)
 8001062:	687a      	ldr	r2, [r7, #4]
 8001064:	601a      	str	r2, [r3, #0]
 8001066:	e00d      	b.n	8001084 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8001068:	230f      	movs	r3, #15
 800106a:	18fb      	adds	r3, r7, r3
 800106c:	2201      	movs	r2, #1
 800106e:	701a      	strb	r2, [r3, #0]
 8001070:	e008      	b.n	8001084 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001072:	230f      	movs	r3, #15
 8001074:	18fb      	adds	r3, r7, r3
 8001076:	2201      	movs	r2, #1
 8001078:	701a      	strb	r2, [r3, #0]
 800107a:	e003      	b.n	8001084 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 800107c:	230f      	movs	r3, #15
 800107e:	18fb      	adds	r3, r7, r3
 8001080:	2201      	movs	r2, #1
 8001082:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8001084:	230f      	movs	r3, #15
 8001086:	18fb      	adds	r3, r7, r3
 8001088:	781b      	ldrb	r3, [r3, #0]
}
 800108a:	0018      	movs	r0, r3
 800108c:	46bd      	mov	sp, r7
 800108e:	b005      	add	sp, #20
 8001090:	bd90      	pop	{r4, r7, pc}
 8001092:	46c0      	nop			; (mov r8, r8)
 8001094:	20000008 	.word	0x20000008
 8001098:	20000000 	.word	0x20000000
 800109c:	20000004 	.word	0x20000004

080010a0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80010a4:	4b05      	ldr	r3, [pc, #20]	; (80010bc <HAL_IncTick+0x1c>)
 80010a6:	781b      	ldrb	r3, [r3, #0]
 80010a8:	001a      	movs	r2, r3
 80010aa:	4b05      	ldr	r3, [pc, #20]	; (80010c0 <HAL_IncTick+0x20>)
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	18d2      	adds	r2, r2, r3
 80010b0:	4b03      	ldr	r3, [pc, #12]	; (80010c0 <HAL_IncTick+0x20>)
 80010b2:	601a      	str	r2, [r3, #0]
}
 80010b4:	46c0      	nop			; (mov r8, r8)
 80010b6:	46bd      	mov	sp, r7
 80010b8:	bd80      	pop	{r7, pc}
 80010ba:	46c0      	nop			; (mov r8, r8)
 80010bc:	20000008 	.word	0x20000008
 80010c0:	20000078 	.word	0x20000078

080010c4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	af00      	add	r7, sp, #0
  return uwTick;
 80010c8:	4b02      	ldr	r3, [pc, #8]	; (80010d4 <HAL_GetTick+0x10>)
 80010ca:	681b      	ldr	r3, [r3, #0]
}
 80010cc:	0018      	movs	r0, r3
 80010ce:	46bd      	mov	sp, r7
 80010d0:	bd80      	pop	{r7, pc}
 80010d2:	46c0      	nop			; (mov r8, r8)
 80010d4:	20000078 	.word	0x20000078

080010d8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	b084      	sub	sp, #16
 80010dc:	af00      	add	r7, sp, #0
 80010de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80010e0:	f7ff fff0 	bl	80010c4 <HAL_GetTick>
 80010e4:	0003      	movs	r3, r0
 80010e6:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80010ec:	68fb      	ldr	r3, [r7, #12]
 80010ee:	3301      	adds	r3, #1
 80010f0:	d005      	beq.n	80010fe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80010f2:	4b09      	ldr	r3, [pc, #36]	; (8001118 <HAL_Delay+0x40>)
 80010f4:	781b      	ldrb	r3, [r3, #0]
 80010f6:	001a      	movs	r2, r3
 80010f8:	68fb      	ldr	r3, [r7, #12]
 80010fa:	189b      	adds	r3, r3, r2
 80010fc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80010fe:	46c0      	nop			; (mov r8, r8)
 8001100:	f7ff ffe0 	bl	80010c4 <HAL_GetTick>
 8001104:	0002      	movs	r2, r0
 8001106:	68bb      	ldr	r3, [r7, #8]
 8001108:	1ad3      	subs	r3, r2, r3
 800110a:	68fa      	ldr	r2, [r7, #12]
 800110c:	429a      	cmp	r2, r3
 800110e:	d8f7      	bhi.n	8001100 <HAL_Delay+0x28>
  {
  }
}
 8001110:	46c0      	nop			; (mov r8, r8)
 8001112:	46bd      	mov	sp, r7
 8001114:	b004      	add	sp, #16
 8001116:	bd80      	pop	{r7, pc}
 8001118:	20000008 	.word	0x20000008

0800111c <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	b082      	sub	sp, #8
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 8001124:	4b06      	ldr	r3, [pc, #24]	; (8001140 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	4a06      	ldr	r2, [pc, #24]	; (8001144 <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 800112a:	4013      	ands	r3, r2
 800112c:	0019      	movs	r1, r3
 800112e:	4b04      	ldr	r3, [pc, #16]	; (8001140 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8001130:	687a      	ldr	r2, [r7, #4]
 8001132:	430a      	orrs	r2, r1
 8001134:	601a      	str	r2, [r3, #0]
}
 8001136:	46c0      	nop			; (mov r8, r8)
 8001138:	46bd      	mov	sp, r7
 800113a:	b002      	add	sp, #8
 800113c:	bd80      	pop	{r7, pc}
 800113e:	46c0      	nop			; (mov r8, r8)
 8001140:	40010000 	.word	0x40010000
 8001144:	fffff9ff 	.word	0xfffff9ff

08001148 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	b082      	sub	sp, #8
 800114c:	af00      	add	r7, sp, #0
 800114e:	0002      	movs	r2, r0
 8001150:	1dfb      	adds	r3, r7, #7
 8001152:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001154:	1dfb      	adds	r3, r7, #7
 8001156:	781b      	ldrb	r3, [r3, #0]
 8001158:	2b7f      	cmp	r3, #127	; 0x7f
 800115a:	d809      	bhi.n	8001170 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800115c:	1dfb      	adds	r3, r7, #7
 800115e:	781b      	ldrb	r3, [r3, #0]
 8001160:	001a      	movs	r2, r3
 8001162:	231f      	movs	r3, #31
 8001164:	401a      	ands	r2, r3
 8001166:	4b04      	ldr	r3, [pc, #16]	; (8001178 <__NVIC_EnableIRQ+0x30>)
 8001168:	2101      	movs	r1, #1
 800116a:	4091      	lsls	r1, r2
 800116c:	000a      	movs	r2, r1
 800116e:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8001170:	46c0      	nop			; (mov r8, r8)
 8001172:	46bd      	mov	sp, r7
 8001174:	b002      	add	sp, #8
 8001176:	bd80      	pop	{r7, pc}
 8001178:	e000e100 	.word	0xe000e100

0800117c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800117c:	b590      	push	{r4, r7, lr}
 800117e:	b083      	sub	sp, #12
 8001180:	af00      	add	r7, sp, #0
 8001182:	0002      	movs	r2, r0
 8001184:	6039      	str	r1, [r7, #0]
 8001186:	1dfb      	adds	r3, r7, #7
 8001188:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800118a:	1dfb      	adds	r3, r7, #7
 800118c:	781b      	ldrb	r3, [r3, #0]
 800118e:	2b7f      	cmp	r3, #127	; 0x7f
 8001190:	d828      	bhi.n	80011e4 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001192:	4a2f      	ldr	r2, [pc, #188]	; (8001250 <__NVIC_SetPriority+0xd4>)
 8001194:	1dfb      	adds	r3, r7, #7
 8001196:	781b      	ldrb	r3, [r3, #0]
 8001198:	b25b      	sxtb	r3, r3
 800119a:	089b      	lsrs	r3, r3, #2
 800119c:	33c0      	adds	r3, #192	; 0xc0
 800119e:	009b      	lsls	r3, r3, #2
 80011a0:	589b      	ldr	r3, [r3, r2]
 80011a2:	1dfa      	adds	r2, r7, #7
 80011a4:	7812      	ldrb	r2, [r2, #0]
 80011a6:	0011      	movs	r1, r2
 80011a8:	2203      	movs	r2, #3
 80011aa:	400a      	ands	r2, r1
 80011ac:	00d2      	lsls	r2, r2, #3
 80011ae:	21ff      	movs	r1, #255	; 0xff
 80011b0:	4091      	lsls	r1, r2
 80011b2:	000a      	movs	r2, r1
 80011b4:	43d2      	mvns	r2, r2
 80011b6:	401a      	ands	r2, r3
 80011b8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80011ba:	683b      	ldr	r3, [r7, #0]
 80011bc:	019b      	lsls	r3, r3, #6
 80011be:	22ff      	movs	r2, #255	; 0xff
 80011c0:	401a      	ands	r2, r3
 80011c2:	1dfb      	adds	r3, r7, #7
 80011c4:	781b      	ldrb	r3, [r3, #0]
 80011c6:	0018      	movs	r0, r3
 80011c8:	2303      	movs	r3, #3
 80011ca:	4003      	ands	r3, r0
 80011cc:	00db      	lsls	r3, r3, #3
 80011ce:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80011d0:	481f      	ldr	r0, [pc, #124]	; (8001250 <__NVIC_SetPriority+0xd4>)
 80011d2:	1dfb      	adds	r3, r7, #7
 80011d4:	781b      	ldrb	r3, [r3, #0]
 80011d6:	b25b      	sxtb	r3, r3
 80011d8:	089b      	lsrs	r3, r3, #2
 80011da:	430a      	orrs	r2, r1
 80011dc:	33c0      	adds	r3, #192	; 0xc0
 80011de:	009b      	lsls	r3, r3, #2
 80011e0:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80011e2:	e031      	b.n	8001248 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80011e4:	4a1b      	ldr	r2, [pc, #108]	; (8001254 <__NVIC_SetPriority+0xd8>)
 80011e6:	1dfb      	adds	r3, r7, #7
 80011e8:	781b      	ldrb	r3, [r3, #0]
 80011ea:	0019      	movs	r1, r3
 80011ec:	230f      	movs	r3, #15
 80011ee:	400b      	ands	r3, r1
 80011f0:	3b08      	subs	r3, #8
 80011f2:	089b      	lsrs	r3, r3, #2
 80011f4:	3306      	adds	r3, #6
 80011f6:	009b      	lsls	r3, r3, #2
 80011f8:	18d3      	adds	r3, r2, r3
 80011fa:	3304      	adds	r3, #4
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	1dfa      	adds	r2, r7, #7
 8001200:	7812      	ldrb	r2, [r2, #0]
 8001202:	0011      	movs	r1, r2
 8001204:	2203      	movs	r2, #3
 8001206:	400a      	ands	r2, r1
 8001208:	00d2      	lsls	r2, r2, #3
 800120a:	21ff      	movs	r1, #255	; 0xff
 800120c:	4091      	lsls	r1, r2
 800120e:	000a      	movs	r2, r1
 8001210:	43d2      	mvns	r2, r2
 8001212:	401a      	ands	r2, r3
 8001214:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001216:	683b      	ldr	r3, [r7, #0]
 8001218:	019b      	lsls	r3, r3, #6
 800121a:	22ff      	movs	r2, #255	; 0xff
 800121c:	401a      	ands	r2, r3
 800121e:	1dfb      	adds	r3, r7, #7
 8001220:	781b      	ldrb	r3, [r3, #0]
 8001222:	0018      	movs	r0, r3
 8001224:	2303      	movs	r3, #3
 8001226:	4003      	ands	r3, r0
 8001228:	00db      	lsls	r3, r3, #3
 800122a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800122c:	4809      	ldr	r0, [pc, #36]	; (8001254 <__NVIC_SetPriority+0xd8>)
 800122e:	1dfb      	adds	r3, r7, #7
 8001230:	781b      	ldrb	r3, [r3, #0]
 8001232:	001c      	movs	r4, r3
 8001234:	230f      	movs	r3, #15
 8001236:	4023      	ands	r3, r4
 8001238:	3b08      	subs	r3, #8
 800123a:	089b      	lsrs	r3, r3, #2
 800123c:	430a      	orrs	r2, r1
 800123e:	3306      	adds	r3, #6
 8001240:	009b      	lsls	r3, r3, #2
 8001242:	18c3      	adds	r3, r0, r3
 8001244:	3304      	adds	r3, #4
 8001246:	601a      	str	r2, [r3, #0]
}
 8001248:	46c0      	nop			; (mov r8, r8)
 800124a:	46bd      	mov	sp, r7
 800124c:	b003      	add	sp, #12
 800124e:	bd90      	pop	{r4, r7, pc}
 8001250:	e000e100 	.word	0xe000e100
 8001254:	e000ed00 	.word	0xe000ed00

08001258 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	b082      	sub	sp, #8
 800125c:	af00      	add	r7, sp, #0
 800125e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	3b01      	subs	r3, #1
 8001264:	4a0c      	ldr	r2, [pc, #48]	; (8001298 <SysTick_Config+0x40>)
 8001266:	4293      	cmp	r3, r2
 8001268:	d901      	bls.n	800126e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800126a:	2301      	movs	r3, #1
 800126c:	e010      	b.n	8001290 <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800126e:	4b0b      	ldr	r3, [pc, #44]	; (800129c <SysTick_Config+0x44>)
 8001270:	687a      	ldr	r2, [r7, #4]
 8001272:	3a01      	subs	r2, #1
 8001274:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001276:	2301      	movs	r3, #1
 8001278:	425b      	negs	r3, r3
 800127a:	2103      	movs	r1, #3
 800127c:	0018      	movs	r0, r3
 800127e:	f7ff ff7d 	bl	800117c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001282:	4b06      	ldr	r3, [pc, #24]	; (800129c <SysTick_Config+0x44>)
 8001284:	2200      	movs	r2, #0
 8001286:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001288:	4b04      	ldr	r3, [pc, #16]	; (800129c <SysTick_Config+0x44>)
 800128a:	2207      	movs	r2, #7
 800128c:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800128e:	2300      	movs	r3, #0
}
 8001290:	0018      	movs	r0, r3
 8001292:	46bd      	mov	sp, r7
 8001294:	b002      	add	sp, #8
 8001296:	bd80      	pop	{r7, pc}
 8001298:	00ffffff 	.word	0x00ffffff
 800129c:	e000e010 	.word	0xe000e010

080012a0 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b084      	sub	sp, #16
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	60b9      	str	r1, [r7, #8]
 80012a8:	607a      	str	r2, [r7, #4]
 80012aa:	210f      	movs	r1, #15
 80012ac:	187b      	adds	r3, r7, r1
 80012ae:	1c02      	adds	r2, r0, #0
 80012b0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80012b2:	68ba      	ldr	r2, [r7, #8]
 80012b4:	187b      	adds	r3, r7, r1
 80012b6:	781b      	ldrb	r3, [r3, #0]
 80012b8:	b25b      	sxtb	r3, r3
 80012ba:	0011      	movs	r1, r2
 80012bc:	0018      	movs	r0, r3
 80012be:	f7ff ff5d 	bl	800117c <__NVIC_SetPriority>
}
 80012c2:	46c0      	nop			; (mov r8, r8)
 80012c4:	46bd      	mov	sp, r7
 80012c6:	b004      	add	sp, #16
 80012c8:	bd80      	pop	{r7, pc}

080012ca <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012ca:	b580      	push	{r7, lr}
 80012cc:	b082      	sub	sp, #8
 80012ce:	af00      	add	r7, sp, #0
 80012d0:	0002      	movs	r2, r0
 80012d2:	1dfb      	adds	r3, r7, #7
 80012d4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80012d6:	1dfb      	adds	r3, r7, #7
 80012d8:	781b      	ldrb	r3, [r3, #0]
 80012da:	b25b      	sxtb	r3, r3
 80012dc:	0018      	movs	r0, r3
 80012de:	f7ff ff33 	bl	8001148 <__NVIC_EnableIRQ>
}
 80012e2:	46c0      	nop			; (mov r8, r8)
 80012e4:	46bd      	mov	sp, r7
 80012e6:	b002      	add	sp, #8
 80012e8:	bd80      	pop	{r7, pc}

080012ea <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80012ea:	b580      	push	{r7, lr}
 80012ec:	b082      	sub	sp, #8
 80012ee:	af00      	add	r7, sp, #0
 80012f0:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	0018      	movs	r0, r3
 80012f6:	f7ff ffaf 	bl	8001258 <SysTick_Config>
 80012fa:	0003      	movs	r3, r0
}
 80012fc:	0018      	movs	r0, r3
 80012fe:	46bd      	mov	sp, r7
 8001300:	b002      	add	sp, #8
 8001302:	bd80      	pop	{r7, pc}

08001304 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	b086      	sub	sp, #24
 8001308:	af00      	add	r7, sp, #0
 800130a:	6078      	str	r0, [r7, #4]
 800130c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800130e:	2300      	movs	r3, #0
 8001310:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001312:	e147      	b.n	80015a4 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001314:	683b      	ldr	r3, [r7, #0]
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	2101      	movs	r1, #1
 800131a:	697a      	ldr	r2, [r7, #20]
 800131c:	4091      	lsls	r1, r2
 800131e:	000a      	movs	r2, r1
 8001320:	4013      	ands	r3, r2
 8001322:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001324:	68fb      	ldr	r3, [r7, #12]
 8001326:	2b00      	cmp	r3, #0
 8001328:	d100      	bne.n	800132c <HAL_GPIO_Init+0x28>
 800132a:	e138      	b.n	800159e <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800132c:	683b      	ldr	r3, [r7, #0]
 800132e:	685b      	ldr	r3, [r3, #4]
 8001330:	2b01      	cmp	r3, #1
 8001332:	d00b      	beq.n	800134c <HAL_GPIO_Init+0x48>
 8001334:	683b      	ldr	r3, [r7, #0]
 8001336:	685b      	ldr	r3, [r3, #4]
 8001338:	2b02      	cmp	r3, #2
 800133a:	d007      	beq.n	800134c <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800133c:	683b      	ldr	r3, [r7, #0]
 800133e:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001340:	2b11      	cmp	r3, #17
 8001342:	d003      	beq.n	800134c <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001344:	683b      	ldr	r3, [r7, #0]
 8001346:	685b      	ldr	r3, [r3, #4]
 8001348:	2b12      	cmp	r3, #18
 800134a:	d130      	bne.n	80013ae <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	689b      	ldr	r3, [r3, #8]
 8001350:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001352:	697b      	ldr	r3, [r7, #20]
 8001354:	005b      	lsls	r3, r3, #1
 8001356:	2203      	movs	r2, #3
 8001358:	409a      	lsls	r2, r3
 800135a:	0013      	movs	r3, r2
 800135c:	43da      	mvns	r2, r3
 800135e:	693b      	ldr	r3, [r7, #16]
 8001360:	4013      	ands	r3, r2
 8001362:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001364:	683b      	ldr	r3, [r7, #0]
 8001366:	68da      	ldr	r2, [r3, #12]
 8001368:	697b      	ldr	r3, [r7, #20]
 800136a:	005b      	lsls	r3, r3, #1
 800136c:	409a      	lsls	r2, r3
 800136e:	0013      	movs	r3, r2
 8001370:	693a      	ldr	r2, [r7, #16]
 8001372:	4313      	orrs	r3, r2
 8001374:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	693a      	ldr	r2, [r7, #16]
 800137a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	685b      	ldr	r3, [r3, #4]
 8001380:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001382:	2201      	movs	r2, #1
 8001384:	697b      	ldr	r3, [r7, #20]
 8001386:	409a      	lsls	r2, r3
 8001388:	0013      	movs	r3, r2
 800138a:	43da      	mvns	r2, r3
 800138c:	693b      	ldr	r3, [r7, #16]
 800138e:	4013      	ands	r3, r2
 8001390:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8001392:	683b      	ldr	r3, [r7, #0]
 8001394:	685b      	ldr	r3, [r3, #4]
 8001396:	091b      	lsrs	r3, r3, #4
 8001398:	2201      	movs	r2, #1
 800139a:	401a      	ands	r2, r3
 800139c:	697b      	ldr	r3, [r7, #20]
 800139e:	409a      	lsls	r2, r3
 80013a0:	0013      	movs	r3, r2
 80013a2:	693a      	ldr	r2, [r7, #16]
 80013a4:	4313      	orrs	r3, r2
 80013a6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	693a      	ldr	r2, [r7, #16]
 80013ac:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	68db      	ldr	r3, [r3, #12]
 80013b2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80013b4:	697b      	ldr	r3, [r7, #20]
 80013b6:	005b      	lsls	r3, r3, #1
 80013b8:	2203      	movs	r2, #3
 80013ba:	409a      	lsls	r2, r3
 80013bc:	0013      	movs	r3, r2
 80013be:	43da      	mvns	r2, r3
 80013c0:	693b      	ldr	r3, [r7, #16]
 80013c2:	4013      	ands	r3, r2
 80013c4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80013c6:	683b      	ldr	r3, [r7, #0]
 80013c8:	689a      	ldr	r2, [r3, #8]
 80013ca:	697b      	ldr	r3, [r7, #20]
 80013cc:	005b      	lsls	r3, r3, #1
 80013ce:	409a      	lsls	r2, r3
 80013d0:	0013      	movs	r3, r2
 80013d2:	693a      	ldr	r2, [r7, #16]
 80013d4:	4313      	orrs	r3, r2
 80013d6:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	693a      	ldr	r2, [r7, #16]
 80013dc:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80013de:	683b      	ldr	r3, [r7, #0]
 80013e0:	685b      	ldr	r3, [r3, #4]
 80013e2:	2b02      	cmp	r3, #2
 80013e4:	d003      	beq.n	80013ee <HAL_GPIO_Init+0xea>
 80013e6:	683b      	ldr	r3, [r7, #0]
 80013e8:	685b      	ldr	r3, [r3, #4]
 80013ea:	2b12      	cmp	r3, #18
 80013ec:	d123      	bne.n	8001436 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80013ee:	697b      	ldr	r3, [r7, #20]
 80013f0:	08da      	lsrs	r2, r3, #3
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	3208      	adds	r2, #8
 80013f6:	0092      	lsls	r2, r2, #2
 80013f8:	58d3      	ldr	r3, [r2, r3]
 80013fa:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80013fc:	697b      	ldr	r3, [r7, #20]
 80013fe:	2207      	movs	r2, #7
 8001400:	4013      	ands	r3, r2
 8001402:	009b      	lsls	r3, r3, #2
 8001404:	220f      	movs	r2, #15
 8001406:	409a      	lsls	r2, r3
 8001408:	0013      	movs	r3, r2
 800140a:	43da      	mvns	r2, r3
 800140c:	693b      	ldr	r3, [r7, #16]
 800140e:	4013      	ands	r3, r2
 8001410:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001412:	683b      	ldr	r3, [r7, #0]
 8001414:	691a      	ldr	r2, [r3, #16]
 8001416:	697b      	ldr	r3, [r7, #20]
 8001418:	2107      	movs	r1, #7
 800141a:	400b      	ands	r3, r1
 800141c:	009b      	lsls	r3, r3, #2
 800141e:	409a      	lsls	r2, r3
 8001420:	0013      	movs	r3, r2
 8001422:	693a      	ldr	r2, [r7, #16]
 8001424:	4313      	orrs	r3, r2
 8001426:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001428:	697b      	ldr	r3, [r7, #20]
 800142a:	08da      	lsrs	r2, r3, #3
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	3208      	adds	r2, #8
 8001430:	0092      	lsls	r2, r2, #2
 8001432:	6939      	ldr	r1, [r7, #16]
 8001434:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800143c:	697b      	ldr	r3, [r7, #20]
 800143e:	005b      	lsls	r3, r3, #1
 8001440:	2203      	movs	r2, #3
 8001442:	409a      	lsls	r2, r3
 8001444:	0013      	movs	r3, r2
 8001446:	43da      	mvns	r2, r3
 8001448:	693b      	ldr	r3, [r7, #16]
 800144a:	4013      	ands	r3, r2
 800144c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800144e:	683b      	ldr	r3, [r7, #0]
 8001450:	685b      	ldr	r3, [r3, #4]
 8001452:	2203      	movs	r2, #3
 8001454:	401a      	ands	r2, r3
 8001456:	697b      	ldr	r3, [r7, #20]
 8001458:	005b      	lsls	r3, r3, #1
 800145a:	409a      	lsls	r2, r3
 800145c:	0013      	movs	r3, r2
 800145e:	693a      	ldr	r2, [r7, #16]
 8001460:	4313      	orrs	r3, r2
 8001462:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	693a      	ldr	r2, [r7, #16]
 8001468:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800146a:	683b      	ldr	r3, [r7, #0]
 800146c:	685a      	ldr	r2, [r3, #4]
 800146e:	2380      	movs	r3, #128	; 0x80
 8001470:	055b      	lsls	r3, r3, #21
 8001472:	4013      	ands	r3, r2
 8001474:	d100      	bne.n	8001478 <HAL_GPIO_Init+0x174>
 8001476:	e092      	b.n	800159e <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8001478:	4a50      	ldr	r2, [pc, #320]	; (80015bc <HAL_GPIO_Init+0x2b8>)
 800147a:	697b      	ldr	r3, [r7, #20]
 800147c:	089b      	lsrs	r3, r3, #2
 800147e:	3318      	adds	r3, #24
 8001480:	009b      	lsls	r3, r3, #2
 8001482:	589b      	ldr	r3, [r3, r2]
 8001484:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8001486:	697b      	ldr	r3, [r7, #20]
 8001488:	2203      	movs	r2, #3
 800148a:	4013      	ands	r3, r2
 800148c:	00db      	lsls	r3, r3, #3
 800148e:	220f      	movs	r2, #15
 8001490:	409a      	lsls	r2, r3
 8001492:	0013      	movs	r3, r2
 8001494:	43da      	mvns	r2, r3
 8001496:	693b      	ldr	r3, [r7, #16]
 8001498:	4013      	ands	r3, r2
 800149a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 800149c:	687a      	ldr	r2, [r7, #4]
 800149e:	23a0      	movs	r3, #160	; 0xa0
 80014a0:	05db      	lsls	r3, r3, #23
 80014a2:	429a      	cmp	r2, r3
 80014a4:	d013      	beq.n	80014ce <HAL_GPIO_Init+0x1ca>
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	4a45      	ldr	r2, [pc, #276]	; (80015c0 <HAL_GPIO_Init+0x2bc>)
 80014aa:	4293      	cmp	r3, r2
 80014ac:	d00d      	beq.n	80014ca <HAL_GPIO_Init+0x1c6>
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	4a44      	ldr	r2, [pc, #272]	; (80015c4 <HAL_GPIO_Init+0x2c0>)
 80014b2:	4293      	cmp	r3, r2
 80014b4:	d007      	beq.n	80014c6 <HAL_GPIO_Init+0x1c2>
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	4a43      	ldr	r2, [pc, #268]	; (80015c8 <HAL_GPIO_Init+0x2c4>)
 80014ba:	4293      	cmp	r3, r2
 80014bc:	d101      	bne.n	80014c2 <HAL_GPIO_Init+0x1be>
 80014be:	2303      	movs	r3, #3
 80014c0:	e006      	b.n	80014d0 <HAL_GPIO_Init+0x1cc>
 80014c2:	2305      	movs	r3, #5
 80014c4:	e004      	b.n	80014d0 <HAL_GPIO_Init+0x1cc>
 80014c6:	2302      	movs	r3, #2
 80014c8:	e002      	b.n	80014d0 <HAL_GPIO_Init+0x1cc>
 80014ca:	2301      	movs	r3, #1
 80014cc:	e000      	b.n	80014d0 <HAL_GPIO_Init+0x1cc>
 80014ce:	2300      	movs	r3, #0
 80014d0:	697a      	ldr	r2, [r7, #20]
 80014d2:	2103      	movs	r1, #3
 80014d4:	400a      	ands	r2, r1
 80014d6:	00d2      	lsls	r2, r2, #3
 80014d8:	4093      	lsls	r3, r2
 80014da:	693a      	ldr	r2, [r7, #16]
 80014dc:	4313      	orrs	r3, r2
 80014de:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 80014e0:	4936      	ldr	r1, [pc, #216]	; (80015bc <HAL_GPIO_Init+0x2b8>)
 80014e2:	697b      	ldr	r3, [r7, #20]
 80014e4:	089b      	lsrs	r3, r3, #2
 80014e6:	3318      	adds	r3, #24
 80014e8:	009b      	lsls	r3, r3, #2
 80014ea:	693a      	ldr	r2, [r7, #16]
 80014ec:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80014ee:	4a33      	ldr	r2, [pc, #204]	; (80015bc <HAL_GPIO_Init+0x2b8>)
 80014f0:	2380      	movs	r3, #128	; 0x80
 80014f2:	58d3      	ldr	r3, [r2, r3]
 80014f4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80014f6:	68fb      	ldr	r3, [r7, #12]
 80014f8:	43da      	mvns	r2, r3
 80014fa:	693b      	ldr	r3, [r7, #16]
 80014fc:	4013      	ands	r3, r2
 80014fe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001500:	683b      	ldr	r3, [r7, #0]
 8001502:	685a      	ldr	r2, [r3, #4]
 8001504:	2380      	movs	r3, #128	; 0x80
 8001506:	025b      	lsls	r3, r3, #9
 8001508:	4013      	ands	r3, r2
 800150a:	d003      	beq.n	8001514 <HAL_GPIO_Init+0x210>
        {
          temp |= iocurrent;
 800150c:	693a      	ldr	r2, [r7, #16]
 800150e:	68fb      	ldr	r3, [r7, #12]
 8001510:	4313      	orrs	r3, r2
 8001512:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001514:	4929      	ldr	r1, [pc, #164]	; (80015bc <HAL_GPIO_Init+0x2b8>)
 8001516:	2280      	movs	r2, #128	; 0x80
 8001518:	693b      	ldr	r3, [r7, #16]
 800151a:	508b      	str	r3, [r1, r2]

        temp = EXTI->EMR1;
 800151c:	4a27      	ldr	r2, [pc, #156]	; (80015bc <HAL_GPIO_Init+0x2b8>)
 800151e:	2384      	movs	r3, #132	; 0x84
 8001520:	58d3      	ldr	r3, [r2, r3]
 8001522:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	43da      	mvns	r2, r3
 8001528:	693b      	ldr	r3, [r7, #16]
 800152a:	4013      	ands	r3, r2
 800152c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800152e:	683b      	ldr	r3, [r7, #0]
 8001530:	685a      	ldr	r2, [r3, #4]
 8001532:	2380      	movs	r3, #128	; 0x80
 8001534:	029b      	lsls	r3, r3, #10
 8001536:	4013      	ands	r3, r2
 8001538:	d003      	beq.n	8001542 <HAL_GPIO_Init+0x23e>
        {
          temp |= iocurrent;
 800153a:	693a      	ldr	r2, [r7, #16]
 800153c:	68fb      	ldr	r3, [r7, #12]
 800153e:	4313      	orrs	r3, r2
 8001540:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001542:	491e      	ldr	r1, [pc, #120]	; (80015bc <HAL_GPIO_Init+0x2b8>)
 8001544:	2284      	movs	r2, #132	; 0x84
 8001546:	693b      	ldr	r3, [r7, #16]
 8001548:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800154a:	4b1c      	ldr	r3, [pc, #112]	; (80015bc <HAL_GPIO_Init+0x2b8>)
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	43da      	mvns	r2, r3
 8001554:	693b      	ldr	r3, [r7, #16]
 8001556:	4013      	ands	r3, r2
 8001558:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800155a:	683b      	ldr	r3, [r7, #0]
 800155c:	685a      	ldr	r2, [r3, #4]
 800155e:	2380      	movs	r3, #128	; 0x80
 8001560:	035b      	lsls	r3, r3, #13
 8001562:	4013      	ands	r3, r2
 8001564:	d003      	beq.n	800156e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001566:	693a      	ldr	r2, [r7, #16]
 8001568:	68fb      	ldr	r3, [r7, #12]
 800156a:	4313      	orrs	r3, r2
 800156c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800156e:	4b13      	ldr	r3, [pc, #76]	; (80015bc <HAL_GPIO_Init+0x2b8>)
 8001570:	693a      	ldr	r2, [r7, #16]
 8001572:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8001574:	4b11      	ldr	r3, [pc, #68]	; (80015bc <HAL_GPIO_Init+0x2b8>)
 8001576:	685b      	ldr	r3, [r3, #4]
 8001578:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800157a:	68fb      	ldr	r3, [r7, #12]
 800157c:	43da      	mvns	r2, r3
 800157e:	693b      	ldr	r3, [r7, #16]
 8001580:	4013      	ands	r3, r2
 8001582:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001584:	683b      	ldr	r3, [r7, #0]
 8001586:	685a      	ldr	r2, [r3, #4]
 8001588:	2380      	movs	r3, #128	; 0x80
 800158a:	039b      	lsls	r3, r3, #14
 800158c:	4013      	ands	r3, r2
 800158e:	d003      	beq.n	8001598 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001590:	693a      	ldr	r2, [r7, #16]
 8001592:	68fb      	ldr	r3, [r7, #12]
 8001594:	4313      	orrs	r3, r2
 8001596:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001598:	4b08      	ldr	r3, [pc, #32]	; (80015bc <HAL_GPIO_Init+0x2b8>)
 800159a:	693a      	ldr	r2, [r7, #16]
 800159c:	605a      	str	r2, [r3, #4]
      }
    }

    position++;
 800159e:	697b      	ldr	r3, [r7, #20]
 80015a0:	3301      	adds	r3, #1
 80015a2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80015a4:	683b      	ldr	r3, [r7, #0]
 80015a6:	681a      	ldr	r2, [r3, #0]
 80015a8:	697b      	ldr	r3, [r7, #20]
 80015aa:	40da      	lsrs	r2, r3
 80015ac:	1e13      	subs	r3, r2, #0
 80015ae:	d000      	beq.n	80015b2 <HAL_GPIO_Init+0x2ae>
 80015b0:	e6b0      	b.n	8001314 <HAL_GPIO_Init+0x10>
  }
}
 80015b2:	46c0      	nop			; (mov r8, r8)
 80015b4:	46bd      	mov	sp, r7
 80015b6:	b006      	add	sp, #24
 80015b8:	bd80      	pop	{r7, pc}
 80015ba:	46c0      	nop			; (mov r8, r8)
 80015bc:	40021800 	.word	0x40021800
 80015c0:	50000400 	.word	0x50000400
 80015c4:	50000800 	.word	0x50000800
 80015c8:	50000c00 	.word	0x50000c00

080015cc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b082      	sub	sp, #8
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	6078      	str	r0, [r7, #4]
 80015d4:	0008      	movs	r0, r1
 80015d6:	0011      	movs	r1, r2
 80015d8:	1cbb      	adds	r3, r7, #2
 80015da:	1c02      	adds	r2, r0, #0
 80015dc:	801a      	strh	r2, [r3, #0]
 80015de:	1c7b      	adds	r3, r7, #1
 80015e0:	1c0a      	adds	r2, r1, #0
 80015e2:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80015e4:	1c7b      	adds	r3, r7, #1
 80015e6:	781b      	ldrb	r3, [r3, #0]
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d004      	beq.n	80015f6 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80015ec:	1cbb      	adds	r3, r7, #2
 80015ee:	881a      	ldrh	r2, [r3, #0]
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80015f4:	e003      	b.n	80015fe <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80015f6:	1cbb      	adds	r3, r7, #2
 80015f8:	881a      	ldrh	r2, [r3, #0]
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	629a      	str	r2, [r3, #40]	; 0x28
}
 80015fe:	46c0      	nop			; (mov r8, r8)
 8001600:	46bd      	mov	sp, r7
 8001602:	b002      	add	sp, #8
 8001604:	bd80      	pop	{r7, pc}
	...

08001608 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	b082      	sub	sp, #8
 800160c:	af00      	add	r7, sp, #0
 800160e:	0002      	movs	r2, r0
 8001610:	1dbb      	adds	r3, r7, #6
 8001612:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 8001614:	4b10      	ldr	r3, [pc, #64]	; (8001658 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8001616:	68db      	ldr	r3, [r3, #12]
 8001618:	1dba      	adds	r2, r7, #6
 800161a:	8812      	ldrh	r2, [r2, #0]
 800161c:	4013      	ands	r3, r2
 800161e:	d008      	beq.n	8001632 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8001620:	4b0d      	ldr	r3, [pc, #52]	; (8001658 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8001622:	1dba      	adds	r2, r7, #6
 8001624:	8812      	ldrh	r2, [r2, #0]
 8001626:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8001628:	1dbb      	adds	r3, r7, #6
 800162a:	881b      	ldrh	r3, [r3, #0]
 800162c:	0018      	movs	r0, r3
 800162e:	f7ff fc3b 	bl	8000ea8 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 8001632:	4b09      	ldr	r3, [pc, #36]	; (8001658 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8001634:	691b      	ldr	r3, [r3, #16]
 8001636:	1dba      	adds	r2, r7, #6
 8001638:	8812      	ldrh	r2, [r2, #0]
 800163a:	4013      	ands	r3, r2
 800163c:	d008      	beq.n	8001650 <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 800163e:	4b06      	ldr	r3, [pc, #24]	; (8001658 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8001640:	1dba      	adds	r2, r7, #6
 8001642:	8812      	ldrh	r2, [r2, #0]
 8001644:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 8001646:	1dbb      	adds	r3, r7, #6
 8001648:	881b      	ldrh	r3, [r3, #0]
 800164a:	0018      	movs	r0, r3
 800164c:	f7ff fc3b 	bl	8000ec6 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 8001650:	46c0      	nop			; (mov r8, r8)
 8001652:	46bd      	mov	sp, r7
 8001654:	b002      	add	sp, #8
 8001656:	bd80      	pop	{r7, pc}
 8001658:	40021800 	.word	0x40021800

0800165c <HAL_PWR_EnableBkUpAccess>:
  *         possible unwanted write accesses. All RTC & TAMP registers (backup
  *         registers included) and RCC BDCR register are concerned.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001660:	4b04      	ldr	r3, [pc, #16]	; (8001674 <HAL_PWR_EnableBkUpAccess+0x18>)
 8001662:	681a      	ldr	r2, [r3, #0]
 8001664:	4b03      	ldr	r3, [pc, #12]	; (8001674 <HAL_PWR_EnableBkUpAccess+0x18>)
 8001666:	2180      	movs	r1, #128	; 0x80
 8001668:	0049      	lsls	r1, r1, #1
 800166a:	430a      	orrs	r2, r1
 800166c:	601a      	str	r2, [r3, #0]
}
 800166e:	46c0      	nop			; (mov r8, r8)
 8001670:	46bd      	mov	sp, r7
 8001672:	bd80      	pop	{r7, pc}
 8001674:	40007000 	.word	0x40007000

08001678 <HAL_PWR_EnterSTOPMode>:
  *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop 0 or Stop 1 mode with WFE
  *                                         instruction.
  * @retval None
  */
void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	b082      	sub	sp, #8
 800167c:	af00      	add	r7, sp, #0
 800167e:	6078      	str	r0, [r7, #4]
 8001680:	000a      	movs	r2, r1
 8001682:	1cfb      	adds	r3, r7, #3
 8001684:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  if (Regulator != PWR_MAINREGULATOR_ON)
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	2b00      	cmp	r3, #0
 800168a:	d009      	beq.n	80016a0 <HAL_PWR_EnterSTOPMode+0x28>
  {
    /* Stop mode with Low-Power Regulator */
    MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STOP1);
 800168c:	4b14      	ldr	r3, [pc, #80]	; (80016e0 <HAL_PWR_EnterSTOPMode+0x68>)
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	2207      	movs	r2, #7
 8001692:	4393      	bics	r3, r2
 8001694:	001a      	movs	r2, r3
 8001696:	4b12      	ldr	r3, [pc, #72]	; (80016e0 <HAL_PWR_EnterSTOPMode+0x68>)
 8001698:	2101      	movs	r1, #1
 800169a:	430a      	orrs	r2, r1
 800169c:	601a      	str	r2, [r3, #0]
 800169e:	e005      	b.n	80016ac <HAL_PWR_EnterSTOPMode+0x34>
  }
  else
  {
    /* Stop mode with Main Regulator */
    MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STOP0);
 80016a0:	4b0f      	ldr	r3, [pc, #60]	; (80016e0 <HAL_PWR_EnterSTOPMode+0x68>)
 80016a2:	681a      	ldr	r2, [r3, #0]
 80016a4:	4b0e      	ldr	r3, [pc, #56]	; (80016e0 <HAL_PWR_EnterSTOPMode+0x68>)
 80016a6:	2107      	movs	r1, #7
 80016a8:	438a      	bics	r2, r1
 80016aa:	601a      	str	r2, [r3, #0]
  }

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80016ac:	4b0d      	ldr	r3, [pc, #52]	; (80016e4 <HAL_PWR_EnterSTOPMode+0x6c>)
 80016ae:	691a      	ldr	r2, [r3, #16]
 80016b0:	4b0c      	ldr	r3, [pc, #48]	; (80016e4 <HAL_PWR_EnterSTOPMode+0x6c>)
 80016b2:	2104      	movs	r1, #4
 80016b4:	430a      	orrs	r2, r1
 80016b6:	611a      	str	r2, [r3, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if(STOPEntry == PWR_STOPENTRY_WFI)
 80016b8:	1cfb      	adds	r3, r7, #3
 80016ba:	781b      	ldrb	r3, [r3, #0]
 80016bc:	2b01      	cmp	r3, #1
 80016be:	d101      	bne.n	80016c4 <HAL_PWR_EnterSTOPMode+0x4c>
  {
    /* Request Wait For Interrupt */
    __WFI();
 80016c0:	bf30      	wfi
 80016c2:	e002      	b.n	80016ca <HAL_PWR_EnterSTOPMode+0x52>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 80016c4:	bf40      	sev
    __WFE();
 80016c6:	bf20      	wfe
    __WFE();
 80016c8:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80016ca:	4b06      	ldr	r3, [pc, #24]	; (80016e4 <HAL_PWR_EnterSTOPMode+0x6c>)
 80016cc:	691a      	ldr	r2, [r3, #16]
 80016ce:	4b05      	ldr	r3, [pc, #20]	; (80016e4 <HAL_PWR_EnterSTOPMode+0x6c>)
 80016d0:	2104      	movs	r1, #4
 80016d2:	438a      	bics	r2, r1
 80016d4:	611a      	str	r2, [r3, #16]
}
 80016d6:	46c0      	nop			; (mov r8, r8)
 80016d8:	46bd      	mov	sp, r7
 80016da:	b002      	add	sp, #8
 80016dc:	bd80      	pop	{r7, pc}
 80016de:	46c0      	nop			; (mov r8, r8)
 80016e0:	40007000 	.word	0x40007000
 80016e4:	e000ed00 	.word	0xe000ed00

080016e8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b084      	sub	sp, #16
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 80016f0:	4b19      	ldr	r3, [pc, #100]	; (8001758 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	4a19      	ldr	r2, [pc, #100]	; (800175c <HAL_PWREx_ControlVoltageScaling+0x74>)
 80016f6:	4013      	ands	r3, r2
 80016f8:	0019      	movs	r1, r3
 80016fa:	4b17      	ldr	r3, [pc, #92]	; (8001758 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80016fc:	687a      	ldr	r2, [r7, #4]
 80016fe:	430a      	orrs	r2, r1
 8001700:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if(VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001702:	687a      	ldr	r2, [r7, #4]
 8001704:	2380      	movs	r3, #128	; 0x80
 8001706:	009b      	lsls	r3, r3, #2
 8001708:	429a      	cmp	r2, r3
 800170a:	d11f      	bne.n	800174c <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock ) / 1000000U) + 1U;
 800170c:	4b14      	ldr	r3, [pc, #80]	; (8001760 <HAL_PWREx_ControlVoltageScaling+0x78>)
 800170e:	681a      	ldr	r2, [r3, #0]
 8001710:	0013      	movs	r3, r2
 8001712:	005b      	lsls	r3, r3, #1
 8001714:	189b      	adds	r3, r3, r2
 8001716:	005b      	lsls	r3, r3, #1
 8001718:	4912      	ldr	r1, [pc, #72]	; (8001764 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 800171a:	0018      	movs	r0, r3
 800171c:	f7fe fcf0 	bl	8000100 <__udivsi3>
 8001720:	0003      	movs	r3, r0
 8001722:	3301      	adds	r3, #1
 8001724:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while(HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001726:	e008      	b.n	800173a <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if(wait_loop_index != 0U)
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	2b00      	cmp	r3, #0
 800172c:	d003      	beq.n	8001736 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 800172e:	68fb      	ldr	r3, [r7, #12]
 8001730:	3b01      	subs	r3, #1
 8001732:	60fb      	str	r3, [r7, #12]
 8001734:	e001      	b.n	800173a <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8001736:	2303      	movs	r3, #3
 8001738:	e009      	b.n	800174e <HAL_PWREx_ControlVoltageScaling+0x66>
    while(HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800173a:	4b07      	ldr	r3, [pc, #28]	; (8001758 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800173c:	695a      	ldr	r2, [r3, #20]
 800173e:	2380      	movs	r3, #128	; 0x80
 8001740:	00db      	lsls	r3, r3, #3
 8001742:	401a      	ands	r2, r3
 8001744:	2380      	movs	r3, #128	; 0x80
 8001746:	00db      	lsls	r3, r3, #3
 8001748:	429a      	cmp	r2, r3
 800174a:	d0ed      	beq.n	8001728 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 800174c:	2300      	movs	r3, #0
}
 800174e:	0018      	movs	r0, r3
 8001750:	46bd      	mov	sp, r7
 8001752:	b004      	add	sp, #16
 8001754:	bd80      	pop	{r7, pc}
 8001756:	46c0      	nop			; (mov r8, r8)
 8001758:	40007000 	.word	0x40007000
 800175c:	fffff9ff 	.word	0xfffff9ff
 8001760:	20000000 	.word	0x20000000
 8001764:	000f4240 	.word	0x000f4240

08001768 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	b088      	sub	sp, #32
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	2b00      	cmp	r3, #0
 8001774:	d101      	bne.n	800177a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001776:	2301      	movs	r3, #1
 8001778:	e2f9      	b.n	8001d6e <HAL_RCC_OscConfig+0x606>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	2201      	movs	r2, #1
 8001780:	4013      	ands	r3, r2
 8001782:	d100      	bne.n	8001786 <HAL_RCC_OscConfig+0x1e>
 8001784:	e07c      	b.n	8001880 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001786:	4bc3      	ldr	r3, [pc, #780]	; (8001a94 <HAL_RCC_OscConfig+0x32c>)
 8001788:	689b      	ldr	r3, [r3, #8]
 800178a:	2238      	movs	r2, #56	; 0x38
 800178c:	4013      	ands	r3, r2
 800178e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001790:	4bc0      	ldr	r3, [pc, #768]	; (8001a94 <HAL_RCC_OscConfig+0x32c>)
 8001792:	68db      	ldr	r3, [r3, #12]
 8001794:	2203      	movs	r2, #3
 8001796:	4013      	ands	r3, r2
 8001798:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 800179a:	69bb      	ldr	r3, [r7, #24]
 800179c:	2b10      	cmp	r3, #16
 800179e:	d102      	bne.n	80017a6 <HAL_RCC_OscConfig+0x3e>
 80017a0:	697b      	ldr	r3, [r7, #20]
 80017a2:	2b03      	cmp	r3, #3
 80017a4:	d002      	beq.n	80017ac <HAL_RCC_OscConfig+0x44>
 80017a6:	69bb      	ldr	r3, [r7, #24]
 80017a8:	2b08      	cmp	r3, #8
 80017aa:	d10b      	bne.n	80017c4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80017ac:	4bb9      	ldr	r3, [pc, #740]	; (8001a94 <HAL_RCC_OscConfig+0x32c>)
 80017ae:	681a      	ldr	r2, [r3, #0]
 80017b0:	2380      	movs	r3, #128	; 0x80
 80017b2:	029b      	lsls	r3, r3, #10
 80017b4:	4013      	ands	r3, r2
 80017b6:	d062      	beq.n	800187e <HAL_RCC_OscConfig+0x116>
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	685b      	ldr	r3, [r3, #4]
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d15e      	bne.n	800187e <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 80017c0:	2301      	movs	r3, #1
 80017c2:	e2d4      	b.n	8001d6e <HAL_RCC_OscConfig+0x606>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	685a      	ldr	r2, [r3, #4]
 80017c8:	2380      	movs	r3, #128	; 0x80
 80017ca:	025b      	lsls	r3, r3, #9
 80017cc:	429a      	cmp	r2, r3
 80017ce:	d107      	bne.n	80017e0 <HAL_RCC_OscConfig+0x78>
 80017d0:	4bb0      	ldr	r3, [pc, #704]	; (8001a94 <HAL_RCC_OscConfig+0x32c>)
 80017d2:	681a      	ldr	r2, [r3, #0]
 80017d4:	4baf      	ldr	r3, [pc, #700]	; (8001a94 <HAL_RCC_OscConfig+0x32c>)
 80017d6:	2180      	movs	r1, #128	; 0x80
 80017d8:	0249      	lsls	r1, r1, #9
 80017da:	430a      	orrs	r2, r1
 80017dc:	601a      	str	r2, [r3, #0]
 80017de:	e020      	b.n	8001822 <HAL_RCC_OscConfig+0xba>
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	685a      	ldr	r2, [r3, #4]
 80017e4:	23a0      	movs	r3, #160	; 0xa0
 80017e6:	02db      	lsls	r3, r3, #11
 80017e8:	429a      	cmp	r2, r3
 80017ea:	d10e      	bne.n	800180a <HAL_RCC_OscConfig+0xa2>
 80017ec:	4ba9      	ldr	r3, [pc, #676]	; (8001a94 <HAL_RCC_OscConfig+0x32c>)
 80017ee:	681a      	ldr	r2, [r3, #0]
 80017f0:	4ba8      	ldr	r3, [pc, #672]	; (8001a94 <HAL_RCC_OscConfig+0x32c>)
 80017f2:	2180      	movs	r1, #128	; 0x80
 80017f4:	02c9      	lsls	r1, r1, #11
 80017f6:	430a      	orrs	r2, r1
 80017f8:	601a      	str	r2, [r3, #0]
 80017fa:	4ba6      	ldr	r3, [pc, #664]	; (8001a94 <HAL_RCC_OscConfig+0x32c>)
 80017fc:	681a      	ldr	r2, [r3, #0]
 80017fe:	4ba5      	ldr	r3, [pc, #660]	; (8001a94 <HAL_RCC_OscConfig+0x32c>)
 8001800:	2180      	movs	r1, #128	; 0x80
 8001802:	0249      	lsls	r1, r1, #9
 8001804:	430a      	orrs	r2, r1
 8001806:	601a      	str	r2, [r3, #0]
 8001808:	e00b      	b.n	8001822 <HAL_RCC_OscConfig+0xba>
 800180a:	4ba2      	ldr	r3, [pc, #648]	; (8001a94 <HAL_RCC_OscConfig+0x32c>)
 800180c:	681a      	ldr	r2, [r3, #0]
 800180e:	4ba1      	ldr	r3, [pc, #644]	; (8001a94 <HAL_RCC_OscConfig+0x32c>)
 8001810:	49a1      	ldr	r1, [pc, #644]	; (8001a98 <HAL_RCC_OscConfig+0x330>)
 8001812:	400a      	ands	r2, r1
 8001814:	601a      	str	r2, [r3, #0]
 8001816:	4b9f      	ldr	r3, [pc, #636]	; (8001a94 <HAL_RCC_OscConfig+0x32c>)
 8001818:	681a      	ldr	r2, [r3, #0]
 800181a:	4b9e      	ldr	r3, [pc, #632]	; (8001a94 <HAL_RCC_OscConfig+0x32c>)
 800181c:	499f      	ldr	r1, [pc, #636]	; (8001a9c <HAL_RCC_OscConfig+0x334>)
 800181e:	400a      	ands	r2, r1
 8001820:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	685b      	ldr	r3, [r3, #4]
 8001826:	2b00      	cmp	r3, #0
 8001828:	d014      	beq.n	8001854 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800182a:	f7ff fc4b 	bl	80010c4 <HAL_GetTick>
 800182e:	0003      	movs	r3, r0
 8001830:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001832:	e008      	b.n	8001846 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001834:	f7ff fc46 	bl	80010c4 <HAL_GetTick>
 8001838:	0002      	movs	r2, r0
 800183a:	693b      	ldr	r3, [r7, #16]
 800183c:	1ad3      	subs	r3, r2, r3
 800183e:	2b64      	cmp	r3, #100	; 0x64
 8001840:	d901      	bls.n	8001846 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8001842:	2303      	movs	r3, #3
 8001844:	e293      	b.n	8001d6e <HAL_RCC_OscConfig+0x606>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001846:	4b93      	ldr	r3, [pc, #588]	; (8001a94 <HAL_RCC_OscConfig+0x32c>)
 8001848:	681a      	ldr	r2, [r3, #0]
 800184a:	2380      	movs	r3, #128	; 0x80
 800184c:	029b      	lsls	r3, r3, #10
 800184e:	4013      	ands	r3, r2
 8001850:	d0f0      	beq.n	8001834 <HAL_RCC_OscConfig+0xcc>
 8001852:	e015      	b.n	8001880 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001854:	f7ff fc36 	bl	80010c4 <HAL_GetTick>
 8001858:	0003      	movs	r3, r0
 800185a:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800185c:	e008      	b.n	8001870 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800185e:	f7ff fc31 	bl	80010c4 <HAL_GetTick>
 8001862:	0002      	movs	r2, r0
 8001864:	693b      	ldr	r3, [r7, #16]
 8001866:	1ad3      	subs	r3, r2, r3
 8001868:	2b64      	cmp	r3, #100	; 0x64
 800186a:	d901      	bls.n	8001870 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 800186c:	2303      	movs	r3, #3
 800186e:	e27e      	b.n	8001d6e <HAL_RCC_OscConfig+0x606>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001870:	4b88      	ldr	r3, [pc, #544]	; (8001a94 <HAL_RCC_OscConfig+0x32c>)
 8001872:	681a      	ldr	r2, [r3, #0]
 8001874:	2380      	movs	r3, #128	; 0x80
 8001876:	029b      	lsls	r3, r3, #10
 8001878:	4013      	ands	r3, r2
 800187a:	d1f0      	bne.n	800185e <HAL_RCC_OscConfig+0xf6>
 800187c:	e000      	b.n	8001880 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800187e:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	2202      	movs	r2, #2
 8001886:	4013      	ands	r3, r2
 8001888:	d100      	bne.n	800188c <HAL_RCC_OscConfig+0x124>
 800188a:	e099      	b.n	80019c0 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800188c:	4b81      	ldr	r3, [pc, #516]	; (8001a94 <HAL_RCC_OscConfig+0x32c>)
 800188e:	689b      	ldr	r3, [r3, #8]
 8001890:	2238      	movs	r2, #56	; 0x38
 8001892:	4013      	ands	r3, r2
 8001894:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001896:	4b7f      	ldr	r3, [pc, #508]	; (8001a94 <HAL_RCC_OscConfig+0x32c>)
 8001898:	68db      	ldr	r3, [r3, #12]
 800189a:	2203      	movs	r2, #3
 800189c:	4013      	ands	r3, r2
 800189e:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 80018a0:	69bb      	ldr	r3, [r7, #24]
 80018a2:	2b10      	cmp	r3, #16
 80018a4:	d102      	bne.n	80018ac <HAL_RCC_OscConfig+0x144>
 80018a6:	697b      	ldr	r3, [r7, #20]
 80018a8:	2b02      	cmp	r3, #2
 80018aa:	d002      	beq.n	80018b2 <HAL_RCC_OscConfig+0x14a>
 80018ac:	69bb      	ldr	r3, [r7, #24]
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d135      	bne.n	800191e <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80018b2:	4b78      	ldr	r3, [pc, #480]	; (8001a94 <HAL_RCC_OscConfig+0x32c>)
 80018b4:	681a      	ldr	r2, [r3, #0]
 80018b6:	2380      	movs	r3, #128	; 0x80
 80018b8:	00db      	lsls	r3, r3, #3
 80018ba:	4013      	ands	r3, r2
 80018bc:	d005      	beq.n	80018ca <HAL_RCC_OscConfig+0x162>
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	68db      	ldr	r3, [r3, #12]
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d101      	bne.n	80018ca <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 80018c6:	2301      	movs	r3, #1
 80018c8:	e251      	b.n	8001d6e <HAL_RCC_OscConfig+0x606>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018ca:	4b72      	ldr	r3, [pc, #456]	; (8001a94 <HAL_RCC_OscConfig+0x32c>)
 80018cc:	685b      	ldr	r3, [r3, #4]
 80018ce:	4a74      	ldr	r2, [pc, #464]	; (8001aa0 <HAL_RCC_OscConfig+0x338>)
 80018d0:	4013      	ands	r3, r2
 80018d2:	0019      	movs	r1, r3
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	695b      	ldr	r3, [r3, #20]
 80018d8:	021a      	lsls	r2, r3, #8
 80018da:	4b6e      	ldr	r3, [pc, #440]	; (8001a94 <HAL_RCC_OscConfig+0x32c>)
 80018dc:	430a      	orrs	r2, r1
 80018de:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80018e0:	69bb      	ldr	r3, [r7, #24]
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d112      	bne.n	800190c <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80018e6:	4b6b      	ldr	r3, [pc, #428]	; (8001a94 <HAL_RCC_OscConfig+0x32c>)
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	4a6e      	ldr	r2, [pc, #440]	; (8001aa4 <HAL_RCC_OscConfig+0x33c>)
 80018ec:	4013      	ands	r3, r2
 80018ee:	0019      	movs	r1, r3
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	691a      	ldr	r2, [r3, #16]
 80018f4:	4b67      	ldr	r3, [pc, #412]	; (8001a94 <HAL_RCC_OscConfig+0x32c>)
 80018f6:	430a      	orrs	r2, r1
 80018f8:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80018fa:	4b66      	ldr	r3, [pc, #408]	; (8001a94 <HAL_RCC_OscConfig+0x32c>)
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	0adb      	lsrs	r3, r3, #11
 8001900:	2207      	movs	r2, #7
 8001902:	4013      	ands	r3, r2
 8001904:	4a68      	ldr	r2, [pc, #416]	; (8001aa8 <HAL_RCC_OscConfig+0x340>)
 8001906:	40da      	lsrs	r2, r3
 8001908:	4b68      	ldr	r3, [pc, #416]	; (8001aac <HAL_RCC_OscConfig+0x344>)
 800190a:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800190c:	4b68      	ldr	r3, [pc, #416]	; (8001ab0 <HAL_RCC_OscConfig+0x348>)
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	0018      	movs	r0, r3
 8001912:	f7ff fb7b 	bl	800100c <HAL_InitTick>
 8001916:	1e03      	subs	r3, r0, #0
 8001918:	d051      	beq.n	80019be <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 800191a:	2301      	movs	r3, #1
 800191c:	e227      	b.n	8001d6e <HAL_RCC_OscConfig+0x606>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	68db      	ldr	r3, [r3, #12]
 8001922:	2b00      	cmp	r3, #0
 8001924:	d030      	beq.n	8001988 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001926:	4b5b      	ldr	r3, [pc, #364]	; (8001a94 <HAL_RCC_OscConfig+0x32c>)
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	4a5e      	ldr	r2, [pc, #376]	; (8001aa4 <HAL_RCC_OscConfig+0x33c>)
 800192c:	4013      	ands	r3, r2
 800192e:	0019      	movs	r1, r3
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	691a      	ldr	r2, [r3, #16]
 8001934:	4b57      	ldr	r3, [pc, #348]	; (8001a94 <HAL_RCC_OscConfig+0x32c>)
 8001936:	430a      	orrs	r2, r1
 8001938:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 800193a:	4b56      	ldr	r3, [pc, #344]	; (8001a94 <HAL_RCC_OscConfig+0x32c>)
 800193c:	681a      	ldr	r2, [r3, #0]
 800193e:	4b55      	ldr	r3, [pc, #340]	; (8001a94 <HAL_RCC_OscConfig+0x32c>)
 8001940:	2180      	movs	r1, #128	; 0x80
 8001942:	0049      	lsls	r1, r1, #1
 8001944:	430a      	orrs	r2, r1
 8001946:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001948:	f7ff fbbc 	bl	80010c4 <HAL_GetTick>
 800194c:	0003      	movs	r3, r0
 800194e:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001950:	e008      	b.n	8001964 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001952:	f7ff fbb7 	bl	80010c4 <HAL_GetTick>
 8001956:	0002      	movs	r2, r0
 8001958:	693b      	ldr	r3, [r7, #16]
 800195a:	1ad3      	subs	r3, r2, r3
 800195c:	2b02      	cmp	r3, #2
 800195e:	d901      	bls.n	8001964 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8001960:	2303      	movs	r3, #3
 8001962:	e204      	b.n	8001d6e <HAL_RCC_OscConfig+0x606>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001964:	4b4b      	ldr	r3, [pc, #300]	; (8001a94 <HAL_RCC_OscConfig+0x32c>)
 8001966:	681a      	ldr	r2, [r3, #0]
 8001968:	2380      	movs	r3, #128	; 0x80
 800196a:	00db      	lsls	r3, r3, #3
 800196c:	4013      	ands	r3, r2
 800196e:	d0f0      	beq.n	8001952 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001970:	4b48      	ldr	r3, [pc, #288]	; (8001a94 <HAL_RCC_OscConfig+0x32c>)
 8001972:	685b      	ldr	r3, [r3, #4]
 8001974:	4a4a      	ldr	r2, [pc, #296]	; (8001aa0 <HAL_RCC_OscConfig+0x338>)
 8001976:	4013      	ands	r3, r2
 8001978:	0019      	movs	r1, r3
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	695b      	ldr	r3, [r3, #20]
 800197e:	021a      	lsls	r2, r3, #8
 8001980:	4b44      	ldr	r3, [pc, #272]	; (8001a94 <HAL_RCC_OscConfig+0x32c>)
 8001982:	430a      	orrs	r2, r1
 8001984:	605a      	str	r2, [r3, #4]
 8001986:	e01b      	b.n	80019c0 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8001988:	4b42      	ldr	r3, [pc, #264]	; (8001a94 <HAL_RCC_OscConfig+0x32c>)
 800198a:	681a      	ldr	r2, [r3, #0]
 800198c:	4b41      	ldr	r3, [pc, #260]	; (8001a94 <HAL_RCC_OscConfig+0x32c>)
 800198e:	4949      	ldr	r1, [pc, #292]	; (8001ab4 <HAL_RCC_OscConfig+0x34c>)
 8001990:	400a      	ands	r2, r1
 8001992:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001994:	f7ff fb96 	bl	80010c4 <HAL_GetTick>
 8001998:	0003      	movs	r3, r0
 800199a:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800199c:	e008      	b.n	80019b0 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800199e:	f7ff fb91 	bl	80010c4 <HAL_GetTick>
 80019a2:	0002      	movs	r2, r0
 80019a4:	693b      	ldr	r3, [r7, #16]
 80019a6:	1ad3      	subs	r3, r2, r3
 80019a8:	2b02      	cmp	r3, #2
 80019aa:	d901      	bls.n	80019b0 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 80019ac:	2303      	movs	r3, #3
 80019ae:	e1de      	b.n	8001d6e <HAL_RCC_OscConfig+0x606>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80019b0:	4b38      	ldr	r3, [pc, #224]	; (8001a94 <HAL_RCC_OscConfig+0x32c>)
 80019b2:	681a      	ldr	r2, [r3, #0]
 80019b4:	2380      	movs	r3, #128	; 0x80
 80019b6:	00db      	lsls	r3, r3, #3
 80019b8:	4013      	ands	r3, r2
 80019ba:	d1f0      	bne.n	800199e <HAL_RCC_OscConfig+0x236>
 80019bc:	e000      	b.n	80019c0 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80019be:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	2208      	movs	r2, #8
 80019c6:	4013      	ands	r3, r2
 80019c8:	d047      	beq.n	8001a5a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80019ca:	4b32      	ldr	r3, [pc, #200]	; (8001a94 <HAL_RCC_OscConfig+0x32c>)
 80019cc:	689b      	ldr	r3, [r3, #8]
 80019ce:	2238      	movs	r2, #56	; 0x38
 80019d0:	4013      	ands	r3, r2
 80019d2:	2b18      	cmp	r3, #24
 80019d4:	d10a      	bne.n	80019ec <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 80019d6:	4b2f      	ldr	r3, [pc, #188]	; (8001a94 <HAL_RCC_OscConfig+0x32c>)
 80019d8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80019da:	2202      	movs	r2, #2
 80019dc:	4013      	ands	r3, r2
 80019de:	d03c      	beq.n	8001a5a <HAL_RCC_OscConfig+0x2f2>
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	699b      	ldr	r3, [r3, #24]
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d138      	bne.n	8001a5a <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 80019e8:	2301      	movs	r3, #1
 80019ea:	e1c0      	b.n	8001d6e <HAL_RCC_OscConfig+0x606>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	699b      	ldr	r3, [r3, #24]
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d019      	beq.n	8001a28 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 80019f4:	4b27      	ldr	r3, [pc, #156]	; (8001a94 <HAL_RCC_OscConfig+0x32c>)
 80019f6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80019f8:	4b26      	ldr	r3, [pc, #152]	; (8001a94 <HAL_RCC_OscConfig+0x32c>)
 80019fa:	2101      	movs	r1, #1
 80019fc:	430a      	orrs	r2, r1
 80019fe:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a00:	f7ff fb60 	bl	80010c4 <HAL_GetTick>
 8001a04:	0003      	movs	r3, r0
 8001a06:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001a08:	e008      	b.n	8001a1c <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a0a:	f7ff fb5b 	bl	80010c4 <HAL_GetTick>
 8001a0e:	0002      	movs	r2, r0
 8001a10:	693b      	ldr	r3, [r7, #16]
 8001a12:	1ad3      	subs	r3, r2, r3
 8001a14:	2b02      	cmp	r3, #2
 8001a16:	d901      	bls.n	8001a1c <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8001a18:	2303      	movs	r3, #3
 8001a1a:	e1a8      	b.n	8001d6e <HAL_RCC_OscConfig+0x606>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001a1c:	4b1d      	ldr	r3, [pc, #116]	; (8001a94 <HAL_RCC_OscConfig+0x32c>)
 8001a1e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001a20:	2202      	movs	r2, #2
 8001a22:	4013      	ands	r3, r2
 8001a24:	d0f1      	beq.n	8001a0a <HAL_RCC_OscConfig+0x2a2>
 8001a26:	e018      	b.n	8001a5a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8001a28:	4b1a      	ldr	r3, [pc, #104]	; (8001a94 <HAL_RCC_OscConfig+0x32c>)
 8001a2a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001a2c:	4b19      	ldr	r3, [pc, #100]	; (8001a94 <HAL_RCC_OscConfig+0x32c>)
 8001a2e:	2101      	movs	r1, #1
 8001a30:	438a      	bics	r2, r1
 8001a32:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a34:	f7ff fb46 	bl	80010c4 <HAL_GetTick>
 8001a38:	0003      	movs	r3, r0
 8001a3a:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001a3c:	e008      	b.n	8001a50 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a3e:	f7ff fb41 	bl	80010c4 <HAL_GetTick>
 8001a42:	0002      	movs	r2, r0
 8001a44:	693b      	ldr	r3, [r7, #16]
 8001a46:	1ad3      	subs	r3, r2, r3
 8001a48:	2b02      	cmp	r3, #2
 8001a4a:	d901      	bls.n	8001a50 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8001a4c:	2303      	movs	r3, #3
 8001a4e:	e18e      	b.n	8001d6e <HAL_RCC_OscConfig+0x606>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001a50:	4b10      	ldr	r3, [pc, #64]	; (8001a94 <HAL_RCC_OscConfig+0x32c>)
 8001a52:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001a54:	2202      	movs	r2, #2
 8001a56:	4013      	ands	r3, r2
 8001a58:	d1f1      	bne.n	8001a3e <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	2204      	movs	r2, #4
 8001a60:	4013      	ands	r3, r2
 8001a62:	d100      	bne.n	8001a66 <HAL_RCC_OscConfig+0x2fe>
 8001a64:	e0c6      	b.n	8001bf4 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001a66:	231f      	movs	r3, #31
 8001a68:	18fb      	adds	r3, r7, r3
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001a6e:	4b09      	ldr	r3, [pc, #36]	; (8001a94 <HAL_RCC_OscConfig+0x32c>)
 8001a70:	689b      	ldr	r3, [r3, #8]
 8001a72:	2238      	movs	r2, #56	; 0x38
 8001a74:	4013      	ands	r3, r2
 8001a76:	2b20      	cmp	r3, #32
 8001a78:	d11e      	bne.n	8001ab8 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8001a7a:	4b06      	ldr	r3, [pc, #24]	; (8001a94 <HAL_RCC_OscConfig+0x32c>)
 8001a7c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a7e:	2202      	movs	r2, #2
 8001a80:	4013      	ands	r3, r2
 8001a82:	d100      	bne.n	8001a86 <HAL_RCC_OscConfig+0x31e>
 8001a84:	e0b6      	b.n	8001bf4 <HAL_RCC_OscConfig+0x48c>
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	689b      	ldr	r3, [r3, #8]
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d000      	beq.n	8001a90 <HAL_RCC_OscConfig+0x328>
 8001a8e:	e0b1      	b.n	8001bf4 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8001a90:	2301      	movs	r3, #1
 8001a92:	e16c      	b.n	8001d6e <HAL_RCC_OscConfig+0x606>
 8001a94:	40021000 	.word	0x40021000
 8001a98:	fffeffff 	.word	0xfffeffff
 8001a9c:	fffbffff 	.word	0xfffbffff
 8001aa0:	ffff80ff 	.word	0xffff80ff
 8001aa4:	ffffc7ff 	.word	0xffffc7ff
 8001aa8:	00f42400 	.word	0x00f42400
 8001aac:	20000000 	.word	0x20000000
 8001ab0:	20000004 	.word	0x20000004
 8001ab4:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001ab8:	4baf      	ldr	r3, [pc, #700]	; (8001d78 <HAL_RCC_OscConfig+0x610>)
 8001aba:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001abc:	2380      	movs	r3, #128	; 0x80
 8001abe:	055b      	lsls	r3, r3, #21
 8001ac0:	4013      	ands	r3, r2
 8001ac2:	d101      	bne.n	8001ac8 <HAL_RCC_OscConfig+0x360>
 8001ac4:	2301      	movs	r3, #1
 8001ac6:	e000      	b.n	8001aca <HAL_RCC_OscConfig+0x362>
 8001ac8:	2300      	movs	r3, #0
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d011      	beq.n	8001af2 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8001ace:	4baa      	ldr	r3, [pc, #680]	; (8001d78 <HAL_RCC_OscConfig+0x610>)
 8001ad0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001ad2:	4ba9      	ldr	r3, [pc, #676]	; (8001d78 <HAL_RCC_OscConfig+0x610>)
 8001ad4:	2180      	movs	r1, #128	; 0x80
 8001ad6:	0549      	lsls	r1, r1, #21
 8001ad8:	430a      	orrs	r2, r1
 8001ada:	63da      	str	r2, [r3, #60]	; 0x3c
 8001adc:	4ba6      	ldr	r3, [pc, #664]	; (8001d78 <HAL_RCC_OscConfig+0x610>)
 8001ade:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001ae0:	2380      	movs	r3, #128	; 0x80
 8001ae2:	055b      	lsls	r3, r3, #21
 8001ae4:	4013      	ands	r3, r2
 8001ae6:	60fb      	str	r3, [r7, #12]
 8001ae8:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8001aea:	231f      	movs	r3, #31
 8001aec:	18fb      	adds	r3, r7, r3
 8001aee:	2201      	movs	r2, #1
 8001af0:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001af2:	4ba2      	ldr	r3, [pc, #648]	; (8001d7c <HAL_RCC_OscConfig+0x614>)
 8001af4:	681a      	ldr	r2, [r3, #0]
 8001af6:	2380      	movs	r3, #128	; 0x80
 8001af8:	005b      	lsls	r3, r3, #1
 8001afa:	4013      	ands	r3, r2
 8001afc:	d11a      	bne.n	8001b34 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001afe:	4b9f      	ldr	r3, [pc, #636]	; (8001d7c <HAL_RCC_OscConfig+0x614>)
 8001b00:	681a      	ldr	r2, [r3, #0]
 8001b02:	4b9e      	ldr	r3, [pc, #632]	; (8001d7c <HAL_RCC_OscConfig+0x614>)
 8001b04:	2180      	movs	r1, #128	; 0x80
 8001b06:	0049      	lsls	r1, r1, #1
 8001b08:	430a      	orrs	r2, r1
 8001b0a:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8001b0c:	f7ff fada 	bl	80010c4 <HAL_GetTick>
 8001b10:	0003      	movs	r3, r0
 8001b12:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001b14:	e008      	b.n	8001b28 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001b16:	f7ff fad5 	bl	80010c4 <HAL_GetTick>
 8001b1a:	0002      	movs	r2, r0
 8001b1c:	693b      	ldr	r3, [r7, #16]
 8001b1e:	1ad3      	subs	r3, r2, r3
 8001b20:	2b02      	cmp	r3, #2
 8001b22:	d901      	bls.n	8001b28 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8001b24:	2303      	movs	r3, #3
 8001b26:	e122      	b.n	8001d6e <HAL_RCC_OscConfig+0x606>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001b28:	4b94      	ldr	r3, [pc, #592]	; (8001d7c <HAL_RCC_OscConfig+0x614>)
 8001b2a:	681a      	ldr	r2, [r3, #0]
 8001b2c:	2380      	movs	r3, #128	; 0x80
 8001b2e:	005b      	lsls	r3, r3, #1
 8001b30:	4013      	ands	r3, r2
 8001b32:	d0f0      	beq.n	8001b16 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	689b      	ldr	r3, [r3, #8]
 8001b38:	2b01      	cmp	r3, #1
 8001b3a:	d106      	bne.n	8001b4a <HAL_RCC_OscConfig+0x3e2>
 8001b3c:	4b8e      	ldr	r3, [pc, #568]	; (8001d78 <HAL_RCC_OscConfig+0x610>)
 8001b3e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001b40:	4b8d      	ldr	r3, [pc, #564]	; (8001d78 <HAL_RCC_OscConfig+0x610>)
 8001b42:	2101      	movs	r1, #1
 8001b44:	430a      	orrs	r2, r1
 8001b46:	65da      	str	r2, [r3, #92]	; 0x5c
 8001b48:	e01c      	b.n	8001b84 <HAL_RCC_OscConfig+0x41c>
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	689b      	ldr	r3, [r3, #8]
 8001b4e:	2b05      	cmp	r3, #5
 8001b50:	d10c      	bne.n	8001b6c <HAL_RCC_OscConfig+0x404>
 8001b52:	4b89      	ldr	r3, [pc, #548]	; (8001d78 <HAL_RCC_OscConfig+0x610>)
 8001b54:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001b56:	4b88      	ldr	r3, [pc, #544]	; (8001d78 <HAL_RCC_OscConfig+0x610>)
 8001b58:	2104      	movs	r1, #4
 8001b5a:	430a      	orrs	r2, r1
 8001b5c:	65da      	str	r2, [r3, #92]	; 0x5c
 8001b5e:	4b86      	ldr	r3, [pc, #536]	; (8001d78 <HAL_RCC_OscConfig+0x610>)
 8001b60:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001b62:	4b85      	ldr	r3, [pc, #532]	; (8001d78 <HAL_RCC_OscConfig+0x610>)
 8001b64:	2101      	movs	r1, #1
 8001b66:	430a      	orrs	r2, r1
 8001b68:	65da      	str	r2, [r3, #92]	; 0x5c
 8001b6a:	e00b      	b.n	8001b84 <HAL_RCC_OscConfig+0x41c>
 8001b6c:	4b82      	ldr	r3, [pc, #520]	; (8001d78 <HAL_RCC_OscConfig+0x610>)
 8001b6e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001b70:	4b81      	ldr	r3, [pc, #516]	; (8001d78 <HAL_RCC_OscConfig+0x610>)
 8001b72:	2101      	movs	r1, #1
 8001b74:	438a      	bics	r2, r1
 8001b76:	65da      	str	r2, [r3, #92]	; 0x5c
 8001b78:	4b7f      	ldr	r3, [pc, #508]	; (8001d78 <HAL_RCC_OscConfig+0x610>)
 8001b7a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001b7c:	4b7e      	ldr	r3, [pc, #504]	; (8001d78 <HAL_RCC_OscConfig+0x610>)
 8001b7e:	2104      	movs	r1, #4
 8001b80:	438a      	bics	r2, r1
 8001b82:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	689b      	ldr	r3, [r3, #8]
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d014      	beq.n	8001bb6 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b8c:	f7ff fa9a 	bl	80010c4 <HAL_GetTick>
 8001b90:	0003      	movs	r3, r0
 8001b92:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001b94:	e009      	b.n	8001baa <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b96:	f7ff fa95 	bl	80010c4 <HAL_GetTick>
 8001b9a:	0002      	movs	r2, r0
 8001b9c:	693b      	ldr	r3, [r7, #16]
 8001b9e:	1ad3      	subs	r3, r2, r3
 8001ba0:	4a77      	ldr	r2, [pc, #476]	; (8001d80 <HAL_RCC_OscConfig+0x618>)
 8001ba2:	4293      	cmp	r3, r2
 8001ba4:	d901      	bls.n	8001baa <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8001ba6:	2303      	movs	r3, #3
 8001ba8:	e0e1      	b.n	8001d6e <HAL_RCC_OscConfig+0x606>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001baa:	4b73      	ldr	r3, [pc, #460]	; (8001d78 <HAL_RCC_OscConfig+0x610>)
 8001bac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001bae:	2202      	movs	r2, #2
 8001bb0:	4013      	ands	r3, r2
 8001bb2:	d0f0      	beq.n	8001b96 <HAL_RCC_OscConfig+0x42e>
 8001bb4:	e013      	b.n	8001bde <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bb6:	f7ff fa85 	bl	80010c4 <HAL_GetTick>
 8001bba:	0003      	movs	r3, r0
 8001bbc:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001bbe:	e009      	b.n	8001bd4 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001bc0:	f7ff fa80 	bl	80010c4 <HAL_GetTick>
 8001bc4:	0002      	movs	r2, r0
 8001bc6:	693b      	ldr	r3, [r7, #16]
 8001bc8:	1ad3      	subs	r3, r2, r3
 8001bca:	4a6d      	ldr	r2, [pc, #436]	; (8001d80 <HAL_RCC_OscConfig+0x618>)
 8001bcc:	4293      	cmp	r3, r2
 8001bce:	d901      	bls.n	8001bd4 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8001bd0:	2303      	movs	r3, #3
 8001bd2:	e0cc      	b.n	8001d6e <HAL_RCC_OscConfig+0x606>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001bd4:	4b68      	ldr	r3, [pc, #416]	; (8001d78 <HAL_RCC_OscConfig+0x610>)
 8001bd6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001bd8:	2202      	movs	r2, #2
 8001bda:	4013      	ands	r3, r2
 8001bdc:	d1f0      	bne.n	8001bc0 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8001bde:	231f      	movs	r3, #31
 8001be0:	18fb      	adds	r3, r7, r3
 8001be2:	781b      	ldrb	r3, [r3, #0]
 8001be4:	2b01      	cmp	r3, #1
 8001be6:	d105      	bne.n	8001bf4 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8001be8:	4b63      	ldr	r3, [pc, #396]	; (8001d78 <HAL_RCC_OscConfig+0x610>)
 8001bea:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001bec:	4b62      	ldr	r3, [pc, #392]	; (8001d78 <HAL_RCC_OscConfig+0x610>)
 8001bee:	4965      	ldr	r1, [pc, #404]	; (8001d84 <HAL_RCC_OscConfig+0x61c>)
 8001bf0:	400a      	ands	r2, r1
 8001bf2:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	69db      	ldr	r3, [r3, #28]
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d100      	bne.n	8001bfe <HAL_RCC_OscConfig+0x496>
 8001bfc:	e0b6      	b.n	8001d6c <HAL_RCC_OscConfig+0x604>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001bfe:	4b5e      	ldr	r3, [pc, #376]	; (8001d78 <HAL_RCC_OscConfig+0x610>)
 8001c00:	689b      	ldr	r3, [r3, #8]
 8001c02:	2238      	movs	r2, #56	; 0x38
 8001c04:	4013      	ands	r3, r2
 8001c06:	2b10      	cmp	r3, #16
 8001c08:	d100      	bne.n	8001c0c <HAL_RCC_OscConfig+0x4a4>
 8001c0a:	e07e      	b.n	8001d0a <HAL_RCC_OscConfig+0x5a2>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	69db      	ldr	r3, [r3, #28]
 8001c10:	2b02      	cmp	r3, #2
 8001c12:	d153      	bne.n	8001cbc <HAL_RCC_OscConfig+0x554>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c14:	4b58      	ldr	r3, [pc, #352]	; (8001d78 <HAL_RCC_OscConfig+0x610>)
 8001c16:	681a      	ldr	r2, [r3, #0]
 8001c18:	4b57      	ldr	r3, [pc, #348]	; (8001d78 <HAL_RCC_OscConfig+0x610>)
 8001c1a:	495b      	ldr	r1, [pc, #364]	; (8001d88 <HAL_RCC_OscConfig+0x620>)
 8001c1c:	400a      	ands	r2, r1
 8001c1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c20:	f7ff fa50 	bl	80010c4 <HAL_GetTick>
 8001c24:	0003      	movs	r3, r0
 8001c26:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001c28:	e008      	b.n	8001c3c <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c2a:	f7ff fa4b 	bl	80010c4 <HAL_GetTick>
 8001c2e:	0002      	movs	r2, r0
 8001c30:	693b      	ldr	r3, [r7, #16]
 8001c32:	1ad3      	subs	r3, r2, r3
 8001c34:	2b02      	cmp	r3, #2
 8001c36:	d901      	bls.n	8001c3c <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8001c38:	2303      	movs	r3, #3
 8001c3a:	e098      	b.n	8001d6e <HAL_RCC_OscConfig+0x606>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001c3c:	4b4e      	ldr	r3, [pc, #312]	; (8001d78 <HAL_RCC_OscConfig+0x610>)
 8001c3e:	681a      	ldr	r2, [r3, #0]
 8001c40:	2380      	movs	r3, #128	; 0x80
 8001c42:	049b      	lsls	r3, r3, #18
 8001c44:	4013      	ands	r3, r2
 8001c46:	d1f0      	bne.n	8001c2a <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001c48:	4b4b      	ldr	r3, [pc, #300]	; (8001d78 <HAL_RCC_OscConfig+0x610>)
 8001c4a:	68db      	ldr	r3, [r3, #12]
 8001c4c:	4a4f      	ldr	r2, [pc, #316]	; (8001d8c <HAL_RCC_OscConfig+0x624>)
 8001c4e:	4013      	ands	r3, r2
 8001c50:	0019      	movs	r1, r3
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	6a1a      	ldr	r2, [r3, #32]
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c5a:	431a      	orrs	r2, r3
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c60:	021b      	lsls	r3, r3, #8
 8001c62:	431a      	orrs	r2, r3
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c68:	431a      	orrs	r2, r3
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c6e:	431a      	orrs	r2, r3
 8001c70:	4b41      	ldr	r3, [pc, #260]	; (8001d78 <HAL_RCC_OscConfig+0x610>)
 8001c72:	430a      	orrs	r2, r1
 8001c74:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLQ,
#endif /* RCC_PLLQ_SUPPORT */
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001c76:	4b40      	ldr	r3, [pc, #256]	; (8001d78 <HAL_RCC_OscConfig+0x610>)
 8001c78:	681a      	ldr	r2, [r3, #0]
 8001c7a:	4b3f      	ldr	r3, [pc, #252]	; (8001d78 <HAL_RCC_OscConfig+0x610>)
 8001c7c:	2180      	movs	r1, #128	; 0x80
 8001c7e:	0449      	lsls	r1, r1, #17
 8001c80:	430a      	orrs	r2, r1
 8001c82:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8001c84:	4b3c      	ldr	r3, [pc, #240]	; (8001d78 <HAL_RCC_OscConfig+0x610>)
 8001c86:	68da      	ldr	r2, [r3, #12]
 8001c88:	4b3b      	ldr	r3, [pc, #236]	; (8001d78 <HAL_RCC_OscConfig+0x610>)
 8001c8a:	2180      	movs	r1, #128	; 0x80
 8001c8c:	0549      	lsls	r1, r1, #21
 8001c8e:	430a      	orrs	r2, r1
 8001c90:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c92:	f7ff fa17 	bl	80010c4 <HAL_GetTick>
 8001c96:	0003      	movs	r3, r0
 8001c98:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001c9a:	e008      	b.n	8001cae <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c9c:	f7ff fa12 	bl	80010c4 <HAL_GetTick>
 8001ca0:	0002      	movs	r2, r0
 8001ca2:	693b      	ldr	r3, [r7, #16]
 8001ca4:	1ad3      	subs	r3, r2, r3
 8001ca6:	2b02      	cmp	r3, #2
 8001ca8:	d901      	bls.n	8001cae <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 8001caa:	2303      	movs	r3, #3
 8001cac:	e05f      	b.n	8001d6e <HAL_RCC_OscConfig+0x606>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001cae:	4b32      	ldr	r3, [pc, #200]	; (8001d78 <HAL_RCC_OscConfig+0x610>)
 8001cb0:	681a      	ldr	r2, [r3, #0]
 8001cb2:	2380      	movs	r3, #128	; 0x80
 8001cb4:	049b      	lsls	r3, r3, #18
 8001cb6:	4013      	ands	r3, r2
 8001cb8:	d0f0      	beq.n	8001c9c <HAL_RCC_OscConfig+0x534>
 8001cba:	e057      	b.n	8001d6c <HAL_RCC_OscConfig+0x604>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001cbc:	4b2e      	ldr	r3, [pc, #184]	; (8001d78 <HAL_RCC_OscConfig+0x610>)
 8001cbe:	681a      	ldr	r2, [r3, #0]
 8001cc0:	4b2d      	ldr	r3, [pc, #180]	; (8001d78 <HAL_RCC_OscConfig+0x610>)
 8001cc2:	4931      	ldr	r1, [pc, #196]	; (8001d88 <HAL_RCC_OscConfig+0x620>)
 8001cc4:	400a      	ands	r2, r1
 8001cc6:	601a      	str	r2, [r3, #0]

        /* Disable all PLL outputs to save power */
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSOURCE_NONE);
 8001cc8:	4b2b      	ldr	r3, [pc, #172]	; (8001d78 <HAL_RCC_OscConfig+0x610>)
 8001cca:	68da      	ldr	r2, [r3, #12]
 8001ccc:	4b2a      	ldr	r3, [pc, #168]	; (8001d78 <HAL_RCC_OscConfig+0x610>)
 8001cce:	2103      	movs	r1, #3
 8001cd0:	438a      	bics	r2, r1
 8001cd2:	60da      	str	r2, [r3, #12]

#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 8001cd4:	4b28      	ldr	r3, [pc, #160]	; (8001d78 <HAL_RCC_OscConfig+0x610>)
 8001cd6:	68da      	ldr	r2, [r3, #12]
 8001cd8:	4b27      	ldr	r3, [pc, #156]	; (8001d78 <HAL_RCC_OscConfig+0x610>)
 8001cda:	492d      	ldr	r1, [pc, #180]	; (8001d90 <HAL_RCC_OscConfig+0x628>)
 8001cdc:	400a      	ands	r2, r1
 8001cde:	60da      	str	r2, [r3, #12]
#endif /* RCC_PLLQ_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ce0:	f7ff f9f0 	bl	80010c4 <HAL_GetTick>
 8001ce4:	0003      	movs	r3, r0
 8001ce6:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001ce8:	e008      	b.n	8001cfc <HAL_RCC_OscConfig+0x594>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001cea:	f7ff f9eb 	bl	80010c4 <HAL_GetTick>
 8001cee:	0002      	movs	r2, r0
 8001cf0:	693b      	ldr	r3, [r7, #16]
 8001cf2:	1ad3      	subs	r3, r2, r3
 8001cf4:	2b02      	cmp	r3, #2
 8001cf6:	d901      	bls.n	8001cfc <HAL_RCC_OscConfig+0x594>
          {
            return HAL_TIMEOUT;
 8001cf8:	2303      	movs	r3, #3
 8001cfa:	e038      	b.n	8001d6e <HAL_RCC_OscConfig+0x606>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001cfc:	4b1e      	ldr	r3, [pc, #120]	; (8001d78 <HAL_RCC_OscConfig+0x610>)
 8001cfe:	681a      	ldr	r2, [r3, #0]
 8001d00:	2380      	movs	r3, #128	; 0x80
 8001d02:	049b      	lsls	r3, r3, #18
 8001d04:	4013      	ands	r3, r2
 8001d06:	d1f0      	bne.n	8001cea <HAL_RCC_OscConfig+0x582>
 8001d08:	e030      	b.n	8001d6c <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	69db      	ldr	r3, [r3, #28]
 8001d0e:	2b01      	cmp	r3, #1
 8001d10:	d101      	bne.n	8001d16 <HAL_RCC_OscConfig+0x5ae>
      {
        return HAL_ERROR;
 8001d12:	2301      	movs	r3, #1
 8001d14:	e02b      	b.n	8001d6e <HAL_RCC_OscConfig+0x606>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8001d16:	4b18      	ldr	r3, [pc, #96]	; (8001d78 <HAL_RCC_OscConfig+0x610>)
 8001d18:	68db      	ldr	r3, [r3, #12]
 8001d1a:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d1c:	697b      	ldr	r3, [r7, #20]
 8001d1e:	2203      	movs	r2, #3
 8001d20:	401a      	ands	r2, r3
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	6a1b      	ldr	r3, [r3, #32]
 8001d26:	429a      	cmp	r2, r3
 8001d28:	d11e      	bne.n	8001d68 <HAL_RCC_OscConfig+0x600>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001d2a:	697b      	ldr	r3, [r7, #20]
 8001d2c:	2270      	movs	r2, #112	; 0x70
 8001d2e:	401a      	ands	r2, r3
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d34:	429a      	cmp	r2, r3
 8001d36:	d117      	bne.n	8001d68 <HAL_RCC_OscConfig+0x600>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001d38:	697a      	ldr	r2, [r7, #20]
 8001d3a:	23fe      	movs	r3, #254	; 0xfe
 8001d3c:	01db      	lsls	r3, r3, #7
 8001d3e:	401a      	ands	r2, r3
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d44:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001d46:	429a      	cmp	r2, r3
 8001d48:	d10e      	bne.n	8001d68 <HAL_RCC_OscConfig+0x600>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001d4a:	697a      	ldr	r2, [r7, #20]
 8001d4c:	23f8      	movs	r3, #248	; 0xf8
 8001d4e:	039b      	lsls	r3, r3, #14
 8001d50:	401a      	ands	r2, r3
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001d56:	429a      	cmp	r2, r3
 8001d58:	d106      	bne.n	8001d68 <HAL_RCC_OscConfig+0x600>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8001d5a:	697b      	ldr	r3, [r7, #20]
 8001d5c:	0f5b      	lsrs	r3, r3, #29
 8001d5e:	075a      	lsls	r2, r3, #29
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001d64:	429a      	cmp	r2, r3
 8001d66:	d001      	beq.n	8001d6c <HAL_RCC_OscConfig+0x604>
        {
          return HAL_ERROR;
 8001d68:	2301      	movs	r3, #1
 8001d6a:	e000      	b.n	8001d6e <HAL_RCC_OscConfig+0x606>
        }
      }
    }
  }
  return HAL_OK;
 8001d6c:	2300      	movs	r3, #0
}
 8001d6e:	0018      	movs	r0, r3
 8001d70:	46bd      	mov	sp, r7
 8001d72:	b008      	add	sp, #32
 8001d74:	bd80      	pop	{r7, pc}
 8001d76:	46c0      	nop			; (mov r8, r8)
 8001d78:	40021000 	.word	0x40021000
 8001d7c:	40007000 	.word	0x40007000
 8001d80:	00001388 	.word	0x00001388
 8001d84:	efffffff 	.word	0xefffffff
 8001d88:	feffffff 	.word	0xfeffffff
 8001d8c:	1fc1808c 	.word	0x1fc1808c
 8001d90:	effeffff 	.word	0xeffeffff

08001d94 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b084      	sub	sp, #16
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	6078      	str	r0, [r7, #4]
 8001d9c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d101      	bne.n	8001da8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001da4:	2301      	movs	r3, #1
 8001da6:	e0e9      	b.n	8001f7c <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001da8:	4b76      	ldr	r3, [pc, #472]	; (8001f84 <HAL_RCC_ClockConfig+0x1f0>)
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	2207      	movs	r2, #7
 8001dae:	4013      	ands	r3, r2
 8001db0:	683a      	ldr	r2, [r7, #0]
 8001db2:	429a      	cmp	r2, r3
 8001db4:	d91e      	bls.n	8001df4 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001db6:	4b73      	ldr	r3, [pc, #460]	; (8001f84 <HAL_RCC_ClockConfig+0x1f0>)
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	2207      	movs	r2, #7
 8001dbc:	4393      	bics	r3, r2
 8001dbe:	0019      	movs	r1, r3
 8001dc0:	4b70      	ldr	r3, [pc, #448]	; (8001f84 <HAL_RCC_ClockConfig+0x1f0>)
 8001dc2:	683a      	ldr	r2, [r7, #0]
 8001dc4:	430a      	orrs	r2, r1
 8001dc6:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001dc8:	f7ff f97c 	bl	80010c4 <HAL_GetTick>
 8001dcc:	0003      	movs	r3, r0
 8001dce:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001dd0:	e009      	b.n	8001de6 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001dd2:	f7ff f977 	bl	80010c4 <HAL_GetTick>
 8001dd6:	0002      	movs	r2, r0
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	1ad3      	subs	r3, r2, r3
 8001ddc:	4a6a      	ldr	r2, [pc, #424]	; (8001f88 <HAL_RCC_ClockConfig+0x1f4>)
 8001dde:	4293      	cmp	r3, r2
 8001de0:	d901      	bls.n	8001de6 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8001de2:	2303      	movs	r3, #3
 8001de4:	e0ca      	b.n	8001f7c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001de6:	4b67      	ldr	r3, [pc, #412]	; (8001f84 <HAL_RCC_ClockConfig+0x1f0>)
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	2207      	movs	r2, #7
 8001dec:	4013      	ands	r3, r2
 8001dee:	683a      	ldr	r2, [r7, #0]
 8001df0:	429a      	cmp	r2, r3
 8001df2:	d1ee      	bne.n	8001dd2 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	2202      	movs	r2, #2
 8001dfa:	4013      	ands	r3, r2
 8001dfc:	d015      	beq.n	8001e2a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	2204      	movs	r2, #4
 8001e04:	4013      	ands	r3, r2
 8001e06:	d006      	beq.n	8001e16 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001e08:	4b60      	ldr	r3, [pc, #384]	; (8001f8c <HAL_RCC_ClockConfig+0x1f8>)
 8001e0a:	689a      	ldr	r2, [r3, #8]
 8001e0c:	4b5f      	ldr	r3, [pc, #380]	; (8001f8c <HAL_RCC_ClockConfig+0x1f8>)
 8001e0e:	21e0      	movs	r1, #224	; 0xe0
 8001e10:	01c9      	lsls	r1, r1, #7
 8001e12:	430a      	orrs	r2, r1
 8001e14:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001e16:	4b5d      	ldr	r3, [pc, #372]	; (8001f8c <HAL_RCC_ClockConfig+0x1f8>)
 8001e18:	689b      	ldr	r3, [r3, #8]
 8001e1a:	4a5d      	ldr	r2, [pc, #372]	; (8001f90 <HAL_RCC_ClockConfig+0x1fc>)
 8001e1c:	4013      	ands	r3, r2
 8001e1e:	0019      	movs	r1, r3
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	689a      	ldr	r2, [r3, #8]
 8001e24:	4b59      	ldr	r3, [pc, #356]	; (8001f8c <HAL_RCC_ClockConfig+0x1f8>)
 8001e26:	430a      	orrs	r2, r1
 8001e28:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	2201      	movs	r2, #1
 8001e30:	4013      	ands	r3, r2
 8001e32:	d057      	beq.n	8001ee4 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	685b      	ldr	r3, [r3, #4]
 8001e38:	2b01      	cmp	r3, #1
 8001e3a:	d107      	bne.n	8001e4c <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001e3c:	4b53      	ldr	r3, [pc, #332]	; (8001f8c <HAL_RCC_ClockConfig+0x1f8>)
 8001e3e:	681a      	ldr	r2, [r3, #0]
 8001e40:	2380      	movs	r3, #128	; 0x80
 8001e42:	029b      	lsls	r3, r3, #10
 8001e44:	4013      	ands	r3, r2
 8001e46:	d12b      	bne.n	8001ea0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001e48:	2301      	movs	r3, #1
 8001e4a:	e097      	b.n	8001f7c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	685b      	ldr	r3, [r3, #4]
 8001e50:	2b02      	cmp	r3, #2
 8001e52:	d107      	bne.n	8001e64 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001e54:	4b4d      	ldr	r3, [pc, #308]	; (8001f8c <HAL_RCC_ClockConfig+0x1f8>)
 8001e56:	681a      	ldr	r2, [r3, #0]
 8001e58:	2380      	movs	r3, #128	; 0x80
 8001e5a:	049b      	lsls	r3, r3, #18
 8001e5c:	4013      	ands	r3, r2
 8001e5e:	d11f      	bne.n	8001ea0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001e60:	2301      	movs	r3, #1
 8001e62:	e08b      	b.n	8001f7c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	685b      	ldr	r3, [r3, #4]
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d107      	bne.n	8001e7c <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001e6c:	4b47      	ldr	r3, [pc, #284]	; (8001f8c <HAL_RCC_ClockConfig+0x1f8>)
 8001e6e:	681a      	ldr	r2, [r3, #0]
 8001e70:	2380      	movs	r3, #128	; 0x80
 8001e72:	00db      	lsls	r3, r3, #3
 8001e74:	4013      	ands	r3, r2
 8001e76:	d113      	bne.n	8001ea0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001e78:	2301      	movs	r3, #1
 8001e7a:	e07f      	b.n	8001f7c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	685b      	ldr	r3, [r3, #4]
 8001e80:	2b03      	cmp	r3, #3
 8001e82:	d106      	bne.n	8001e92 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001e84:	4b41      	ldr	r3, [pc, #260]	; (8001f8c <HAL_RCC_ClockConfig+0x1f8>)
 8001e86:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001e88:	2202      	movs	r2, #2
 8001e8a:	4013      	ands	r3, r2
 8001e8c:	d108      	bne.n	8001ea0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001e8e:	2301      	movs	r3, #1
 8001e90:	e074      	b.n	8001f7c <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001e92:	4b3e      	ldr	r3, [pc, #248]	; (8001f8c <HAL_RCC_ClockConfig+0x1f8>)
 8001e94:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e96:	2202      	movs	r2, #2
 8001e98:	4013      	ands	r3, r2
 8001e9a:	d101      	bne.n	8001ea0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001e9c:	2301      	movs	r3, #1
 8001e9e:	e06d      	b.n	8001f7c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001ea0:	4b3a      	ldr	r3, [pc, #232]	; (8001f8c <HAL_RCC_ClockConfig+0x1f8>)
 8001ea2:	689b      	ldr	r3, [r3, #8]
 8001ea4:	2207      	movs	r2, #7
 8001ea6:	4393      	bics	r3, r2
 8001ea8:	0019      	movs	r1, r3
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	685a      	ldr	r2, [r3, #4]
 8001eae:	4b37      	ldr	r3, [pc, #220]	; (8001f8c <HAL_RCC_ClockConfig+0x1f8>)
 8001eb0:	430a      	orrs	r2, r1
 8001eb2:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001eb4:	f7ff f906 	bl	80010c4 <HAL_GetTick>
 8001eb8:	0003      	movs	r3, r0
 8001eba:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ebc:	e009      	b.n	8001ed2 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ebe:	f7ff f901 	bl	80010c4 <HAL_GetTick>
 8001ec2:	0002      	movs	r2, r0
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	1ad3      	subs	r3, r2, r3
 8001ec8:	4a2f      	ldr	r2, [pc, #188]	; (8001f88 <HAL_RCC_ClockConfig+0x1f4>)
 8001eca:	4293      	cmp	r3, r2
 8001ecc:	d901      	bls.n	8001ed2 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8001ece:	2303      	movs	r3, #3
 8001ed0:	e054      	b.n	8001f7c <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ed2:	4b2e      	ldr	r3, [pc, #184]	; (8001f8c <HAL_RCC_ClockConfig+0x1f8>)
 8001ed4:	689b      	ldr	r3, [r3, #8]
 8001ed6:	2238      	movs	r2, #56	; 0x38
 8001ed8:	401a      	ands	r2, r3
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	685b      	ldr	r3, [r3, #4]
 8001ede:	00db      	lsls	r3, r3, #3
 8001ee0:	429a      	cmp	r2, r3
 8001ee2:	d1ec      	bne.n	8001ebe <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001ee4:	4b27      	ldr	r3, [pc, #156]	; (8001f84 <HAL_RCC_ClockConfig+0x1f0>)
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	2207      	movs	r2, #7
 8001eea:	4013      	ands	r3, r2
 8001eec:	683a      	ldr	r2, [r7, #0]
 8001eee:	429a      	cmp	r2, r3
 8001ef0:	d21e      	bcs.n	8001f30 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ef2:	4b24      	ldr	r3, [pc, #144]	; (8001f84 <HAL_RCC_ClockConfig+0x1f0>)
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	2207      	movs	r2, #7
 8001ef8:	4393      	bics	r3, r2
 8001efa:	0019      	movs	r1, r3
 8001efc:	4b21      	ldr	r3, [pc, #132]	; (8001f84 <HAL_RCC_ClockConfig+0x1f0>)
 8001efe:	683a      	ldr	r2, [r7, #0]
 8001f00:	430a      	orrs	r2, r1
 8001f02:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001f04:	f7ff f8de 	bl	80010c4 <HAL_GetTick>
 8001f08:	0003      	movs	r3, r0
 8001f0a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001f0c:	e009      	b.n	8001f22 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f0e:	f7ff f8d9 	bl	80010c4 <HAL_GetTick>
 8001f12:	0002      	movs	r2, r0
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	1ad3      	subs	r3, r2, r3
 8001f18:	4a1b      	ldr	r2, [pc, #108]	; (8001f88 <HAL_RCC_ClockConfig+0x1f4>)
 8001f1a:	4293      	cmp	r3, r2
 8001f1c:	d901      	bls.n	8001f22 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8001f1e:	2303      	movs	r3, #3
 8001f20:	e02c      	b.n	8001f7c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001f22:	4b18      	ldr	r3, [pc, #96]	; (8001f84 <HAL_RCC_ClockConfig+0x1f0>)
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	2207      	movs	r2, #7
 8001f28:	4013      	ands	r3, r2
 8001f2a:	683a      	ldr	r2, [r7, #0]
 8001f2c:	429a      	cmp	r2, r3
 8001f2e:	d1ee      	bne.n	8001f0e <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	2204      	movs	r2, #4
 8001f36:	4013      	ands	r3, r2
 8001f38:	d009      	beq.n	8001f4e <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001f3a:	4b14      	ldr	r3, [pc, #80]	; (8001f8c <HAL_RCC_ClockConfig+0x1f8>)
 8001f3c:	689b      	ldr	r3, [r3, #8]
 8001f3e:	4a15      	ldr	r2, [pc, #84]	; (8001f94 <HAL_RCC_ClockConfig+0x200>)
 8001f40:	4013      	ands	r3, r2
 8001f42:	0019      	movs	r1, r3
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	68da      	ldr	r2, [r3, #12]
 8001f48:	4b10      	ldr	r3, [pc, #64]	; (8001f8c <HAL_RCC_ClockConfig+0x1f8>)
 8001f4a:	430a      	orrs	r2, r1
 8001f4c:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8001f4e:	f000 f829 	bl	8001fa4 <HAL_RCC_GetSysClockFreq>
 8001f52:	0001      	movs	r1, r0
 8001f54:	4b0d      	ldr	r3, [pc, #52]	; (8001f8c <HAL_RCC_ClockConfig+0x1f8>)
 8001f56:	689b      	ldr	r3, [r3, #8]
 8001f58:	0a1b      	lsrs	r3, r3, #8
 8001f5a:	220f      	movs	r2, #15
 8001f5c:	401a      	ands	r2, r3
 8001f5e:	4b0e      	ldr	r3, [pc, #56]	; (8001f98 <HAL_RCC_ClockConfig+0x204>)
 8001f60:	0092      	lsls	r2, r2, #2
 8001f62:	58d3      	ldr	r3, [r2, r3]
 8001f64:	221f      	movs	r2, #31
 8001f66:	4013      	ands	r3, r2
 8001f68:	000a      	movs	r2, r1
 8001f6a:	40da      	lsrs	r2, r3
 8001f6c:	4b0b      	ldr	r3, [pc, #44]	; (8001f9c <HAL_RCC_ClockConfig+0x208>)
 8001f6e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001f70:	4b0b      	ldr	r3, [pc, #44]	; (8001fa0 <HAL_RCC_ClockConfig+0x20c>)
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	0018      	movs	r0, r3
 8001f76:	f7ff f849 	bl	800100c <HAL_InitTick>
 8001f7a:	0003      	movs	r3, r0
}
 8001f7c:	0018      	movs	r0, r3
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	b004      	add	sp, #16
 8001f82:	bd80      	pop	{r7, pc}
 8001f84:	40022000 	.word	0x40022000
 8001f88:	00001388 	.word	0x00001388
 8001f8c:	40021000 	.word	0x40021000
 8001f90:	fffff0ff 	.word	0xfffff0ff
 8001f94:	ffff8fff 	.word	0xffff8fff
 8001f98:	08002be4 	.word	0x08002be4
 8001f9c:	20000000 	.word	0x20000000
 8001fa0:	20000004 	.word	0x20000004

08001fa4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	b086      	sub	sp, #24
 8001fa8:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001faa:	4b3c      	ldr	r3, [pc, #240]	; (800209c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001fac:	689b      	ldr	r3, [r3, #8]
 8001fae:	2238      	movs	r2, #56	; 0x38
 8001fb0:	4013      	ands	r3, r2
 8001fb2:	d10f      	bne.n	8001fd4 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8001fb4:	4b39      	ldr	r3, [pc, #228]	; (800209c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	0adb      	lsrs	r3, r3, #11
 8001fba:	2207      	movs	r2, #7
 8001fbc:	4013      	ands	r3, r2
 8001fbe:	2201      	movs	r2, #1
 8001fc0:	409a      	lsls	r2, r3
 8001fc2:	0013      	movs	r3, r2
 8001fc4:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8001fc6:	6839      	ldr	r1, [r7, #0]
 8001fc8:	4835      	ldr	r0, [pc, #212]	; (80020a0 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001fca:	f7fe f899 	bl	8000100 <__udivsi3>
 8001fce:	0003      	movs	r3, r0
 8001fd0:	613b      	str	r3, [r7, #16]
 8001fd2:	e05d      	b.n	8002090 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001fd4:	4b31      	ldr	r3, [pc, #196]	; (800209c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001fd6:	689b      	ldr	r3, [r3, #8]
 8001fd8:	2238      	movs	r2, #56	; 0x38
 8001fda:	4013      	ands	r3, r2
 8001fdc:	2b08      	cmp	r3, #8
 8001fde:	d102      	bne.n	8001fe6 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001fe0:	4b30      	ldr	r3, [pc, #192]	; (80020a4 <HAL_RCC_GetSysClockFreq+0x100>)
 8001fe2:	613b      	str	r3, [r7, #16]
 8001fe4:	e054      	b.n	8002090 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001fe6:	4b2d      	ldr	r3, [pc, #180]	; (800209c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001fe8:	689b      	ldr	r3, [r3, #8]
 8001fea:	2238      	movs	r2, #56	; 0x38
 8001fec:	4013      	ands	r3, r2
 8001fee:	2b10      	cmp	r3, #16
 8001ff0:	d138      	bne.n	8002064 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8001ff2:	4b2a      	ldr	r3, [pc, #168]	; (800209c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001ff4:	68db      	ldr	r3, [r3, #12]
 8001ff6:	2203      	movs	r2, #3
 8001ff8:	4013      	ands	r3, r2
 8001ffa:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001ffc:	4b27      	ldr	r3, [pc, #156]	; (800209c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001ffe:	68db      	ldr	r3, [r3, #12]
 8002000:	091b      	lsrs	r3, r3, #4
 8002002:	2207      	movs	r2, #7
 8002004:	4013      	ands	r3, r2
 8002006:	3301      	adds	r3, #1
 8002008:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	2b03      	cmp	r3, #3
 800200e:	d10d      	bne.n	800202c <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002010:	68b9      	ldr	r1, [r7, #8]
 8002012:	4824      	ldr	r0, [pc, #144]	; (80020a4 <HAL_RCC_GetSysClockFreq+0x100>)
 8002014:	f7fe f874 	bl	8000100 <__udivsi3>
 8002018:	0003      	movs	r3, r0
 800201a:	0019      	movs	r1, r3
 800201c:	4b1f      	ldr	r3, [pc, #124]	; (800209c <HAL_RCC_GetSysClockFreq+0xf8>)
 800201e:	68db      	ldr	r3, [r3, #12]
 8002020:	0a1b      	lsrs	r3, r3, #8
 8002022:	227f      	movs	r2, #127	; 0x7f
 8002024:	4013      	ands	r3, r2
 8002026:	434b      	muls	r3, r1
 8002028:	617b      	str	r3, [r7, #20]
        break;
 800202a:	e00d      	b.n	8002048 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 800202c:	68b9      	ldr	r1, [r7, #8]
 800202e:	481c      	ldr	r0, [pc, #112]	; (80020a0 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002030:	f7fe f866 	bl	8000100 <__udivsi3>
 8002034:	0003      	movs	r3, r0
 8002036:	0019      	movs	r1, r3
 8002038:	4b18      	ldr	r3, [pc, #96]	; (800209c <HAL_RCC_GetSysClockFreq+0xf8>)
 800203a:	68db      	ldr	r3, [r3, #12]
 800203c:	0a1b      	lsrs	r3, r3, #8
 800203e:	227f      	movs	r2, #127	; 0x7f
 8002040:	4013      	ands	r3, r2
 8002042:	434b      	muls	r3, r1
 8002044:	617b      	str	r3, [r7, #20]
        break;
 8002046:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8002048:	4b14      	ldr	r3, [pc, #80]	; (800209c <HAL_RCC_GetSysClockFreq+0xf8>)
 800204a:	68db      	ldr	r3, [r3, #12]
 800204c:	0f5b      	lsrs	r3, r3, #29
 800204e:	2207      	movs	r2, #7
 8002050:	4013      	ands	r3, r2
 8002052:	3301      	adds	r3, #1
 8002054:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8002056:	6879      	ldr	r1, [r7, #4]
 8002058:	6978      	ldr	r0, [r7, #20]
 800205a:	f7fe f851 	bl	8000100 <__udivsi3>
 800205e:	0003      	movs	r3, r0
 8002060:	613b      	str	r3, [r7, #16]
 8002062:	e015      	b.n	8002090 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8002064:	4b0d      	ldr	r3, [pc, #52]	; (800209c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002066:	689b      	ldr	r3, [r3, #8]
 8002068:	2238      	movs	r2, #56	; 0x38
 800206a:	4013      	ands	r3, r2
 800206c:	2b20      	cmp	r3, #32
 800206e:	d103      	bne.n	8002078 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8002070:	2380      	movs	r3, #128	; 0x80
 8002072:	021b      	lsls	r3, r3, #8
 8002074:	613b      	str	r3, [r7, #16]
 8002076:	e00b      	b.n	8002090 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8002078:	4b08      	ldr	r3, [pc, #32]	; (800209c <HAL_RCC_GetSysClockFreq+0xf8>)
 800207a:	689b      	ldr	r3, [r3, #8]
 800207c:	2238      	movs	r2, #56	; 0x38
 800207e:	4013      	ands	r3, r2
 8002080:	2b18      	cmp	r3, #24
 8002082:	d103      	bne.n	800208c <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8002084:	23fa      	movs	r3, #250	; 0xfa
 8002086:	01db      	lsls	r3, r3, #7
 8002088:	613b      	str	r3, [r7, #16]
 800208a:	e001      	b.n	8002090 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 800208c:	2300      	movs	r3, #0
 800208e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002090:	693b      	ldr	r3, [r7, #16]
}
 8002092:	0018      	movs	r0, r3
 8002094:	46bd      	mov	sp, r7
 8002096:	b006      	add	sp, #24
 8002098:	bd80      	pop	{r7, pc}
 800209a:	46c0      	nop			; (mov r8, r8)
 800209c:	40021000 	.word	0x40021000
 80020a0:	00f42400 	.word	0x00f42400
 80020a4:	007a1200 	.word	0x007a1200

080020a8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	b086      	sub	sp, #24
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 80020b0:	2313      	movs	r3, #19
 80020b2:	18fb      	adds	r3, r7, r3
 80020b4:	2200      	movs	r2, #0
 80020b6:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80020b8:	2312      	movs	r3, #18
 80020ba:	18fb      	adds	r3, r7, r3
 80020bc:	2200      	movs	r2, #0
 80020be:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681a      	ldr	r2, [r3, #0]
 80020c4:	2380      	movs	r3, #128	; 0x80
 80020c6:	029b      	lsls	r3, r3, #10
 80020c8:	4013      	ands	r3, r2
 80020ca:	d100      	bne.n	80020ce <HAL_RCCEx_PeriphCLKConfig+0x26>
 80020cc:	e0a4      	b.n	8002218 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    FlagStatus       pwrclkchanged = RESET;
 80020ce:	2311      	movs	r3, #17
 80020d0:	18fb      	adds	r3, r7, r3
 80020d2:	2200      	movs	r2, #0
 80020d4:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80020d6:	4b87      	ldr	r3, [pc, #540]	; (80022f4 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 80020d8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80020da:	2380      	movs	r3, #128	; 0x80
 80020dc:	055b      	lsls	r3, r3, #21
 80020de:	4013      	ands	r3, r2
 80020e0:	d111      	bne.n	8002106 <HAL_RCCEx_PeriphCLKConfig+0x5e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80020e2:	4b84      	ldr	r3, [pc, #528]	; (80022f4 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 80020e4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80020e6:	4b83      	ldr	r3, [pc, #524]	; (80022f4 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 80020e8:	2180      	movs	r1, #128	; 0x80
 80020ea:	0549      	lsls	r1, r1, #21
 80020ec:	430a      	orrs	r2, r1
 80020ee:	63da      	str	r2, [r3, #60]	; 0x3c
 80020f0:	4b80      	ldr	r3, [pc, #512]	; (80022f4 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 80020f2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80020f4:	2380      	movs	r3, #128	; 0x80
 80020f6:	055b      	lsls	r3, r3, #21
 80020f8:	4013      	ands	r3, r2
 80020fa:	60bb      	str	r3, [r7, #8]
 80020fc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80020fe:	2311      	movs	r3, #17
 8002100:	18fb      	adds	r3, r7, r3
 8002102:	2201      	movs	r2, #1
 8002104:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002106:	4b7c      	ldr	r3, [pc, #496]	; (80022f8 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8002108:	681a      	ldr	r2, [r3, #0]
 800210a:	4b7b      	ldr	r3, [pc, #492]	; (80022f8 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 800210c:	2180      	movs	r1, #128	; 0x80
 800210e:	0049      	lsls	r1, r1, #1
 8002110:	430a      	orrs	r2, r1
 8002112:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002114:	f7fe ffd6 	bl	80010c4 <HAL_GetTick>
 8002118:	0003      	movs	r3, r0
 800211a:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800211c:	e00b      	b.n	8002136 <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800211e:	f7fe ffd1 	bl	80010c4 <HAL_GetTick>
 8002122:	0002      	movs	r2, r0
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	1ad3      	subs	r3, r2, r3
 8002128:	2b02      	cmp	r3, #2
 800212a:	d904      	bls.n	8002136 <HAL_RCCEx_PeriphCLKConfig+0x8e>
      {
        ret = HAL_TIMEOUT;
 800212c:	2313      	movs	r3, #19
 800212e:	18fb      	adds	r3, r7, r3
 8002130:	2203      	movs	r2, #3
 8002132:	701a      	strb	r2, [r3, #0]
        break;
 8002134:	e005      	b.n	8002142 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002136:	4b70      	ldr	r3, [pc, #448]	; (80022f8 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8002138:	681a      	ldr	r2, [r3, #0]
 800213a:	2380      	movs	r3, #128	; 0x80
 800213c:	005b      	lsls	r3, r3, #1
 800213e:	4013      	ands	r3, r2
 8002140:	d0ed      	beq.n	800211e <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }

    if (ret == HAL_OK)
 8002142:	2313      	movs	r3, #19
 8002144:	18fb      	adds	r3, r7, r3
 8002146:	781b      	ldrb	r3, [r3, #0]
 8002148:	2b00      	cmp	r3, #0
 800214a:	d154      	bne.n	80021f6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800214c:	4b69      	ldr	r3, [pc, #420]	; (80022f4 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 800214e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002150:	23c0      	movs	r3, #192	; 0xc0
 8002152:	009b      	lsls	r3, r3, #2
 8002154:	4013      	ands	r3, r2
 8002156:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002158:	697b      	ldr	r3, [r7, #20]
 800215a:	2b00      	cmp	r3, #0
 800215c:	d019      	beq.n	8002192 <HAL_RCCEx_PeriphCLKConfig+0xea>
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	699b      	ldr	r3, [r3, #24]
 8002162:	697a      	ldr	r2, [r7, #20]
 8002164:	429a      	cmp	r2, r3
 8002166:	d014      	beq.n	8002192 <HAL_RCCEx_PeriphCLKConfig+0xea>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002168:	4b62      	ldr	r3, [pc, #392]	; (80022f4 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 800216a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800216c:	4a63      	ldr	r2, [pc, #396]	; (80022fc <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800216e:	4013      	ands	r3, r2
 8002170:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002172:	4b60      	ldr	r3, [pc, #384]	; (80022f4 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8002174:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002176:	4b5f      	ldr	r3, [pc, #380]	; (80022f4 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8002178:	2180      	movs	r1, #128	; 0x80
 800217a:	0249      	lsls	r1, r1, #9
 800217c:	430a      	orrs	r2, r1
 800217e:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002180:	4b5c      	ldr	r3, [pc, #368]	; (80022f4 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8002182:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002184:	4b5b      	ldr	r3, [pc, #364]	; (80022f4 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8002186:	495e      	ldr	r1, [pc, #376]	; (8002300 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002188:	400a      	ands	r2, r1
 800218a:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800218c:	4b59      	ldr	r3, [pc, #356]	; (80022f4 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 800218e:	697a      	ldr	r2, [r7, #20]
 8002190:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002192:	697b      	ldr	r3, [r7, #20]
 8002194:	2201      	movs	r2, #1
 8002196:	4013      	ands	r3, r2
 8002198:	d016      	beq.n	80021c8 <HAL_RCCEx_PeriphCLKConfig+0x120>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800219a:	f7fe ff93 	bl	80010c4 <HAL_GetTick>
 800219e:	0003      	movs	r3, r0
 80021a0:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80021a2:	e00c      	b.n	80021be <HAL_RCCEx_PeriphCLKConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80021a4:	f7fe ff8e 	bl	80010c4 <HAL_GetTick>
 80021a8:	0002      	movs	r2, r0
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	1ad3      	subs	r3, r2, r3
 80021ae:	4a55      	ldr	r2, [pc, #340]	; (8002304 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80021b0:	4293      	cmp	r3, r2
 80021b2:	d904      	bls.n	80021be <HAL_RCCEx_PeriphCLKConfig+0x116>
          {
            ret = HAL_TIMEOUT;
 80021b4:	2313      	movs	r3, #19
 80021b6:	18fb      	adds	r3, r7, r3
 80021b8:	2203      	movs	r2, #3
 80021ba:	701a      	strb	r2, [r3, #0]
            break;
 80021bc:	e004      	b.n	80021c8 <HAL_RCCEx_PeriphCLKConfig+0x120>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80021be:	4b4d      	ldr	r3, [pc, #308]	; (80022f4 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 80021c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80021c2:	2202      	movs	r2, #2
 80021c4:	4013      	ands	r3, r2
 80021c6:	d0ed      	beq.n	80021a4 <HAL_RCCEx_PeriphCLKConfig+0xfc>
          }
        }
      }

      if (ret == HAL_OK)
 80021c8:	2313      	movs	r3, #19
 80021ca:	18fb      	adds	r3, r7, r3
 80021cc:	781b      	ldrb	r3, [r3, #0]
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d10a      	bne.n	80021e8 <HAL_RCCEx_PeriphCLKConfig+0x140>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80021d2:	4b48      	ldr	r3, [pc, #288]	; (80022f4 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 80021d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80021d6:	4a49      	ldr	r2, [pc, #292]	; (80022fc <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80021d8:	4013      	ands	r3, r2
 80021da:	0019      	movs	r1, r3
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	699a      	ldr	r2, [r3, #24]
 80021e0:	4b44      	ldr	r3, [pc, #272]	; (80022f4 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 80021e2:	430a      	orrs	r2, r1
 80021e4:	65da      	str	r2, [r3, #92]	; 0x5c
 80021e6:	e00c      	b.n	8002202 <HAL_RCCEx_PeriphCLKConfig+0x15a>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80021e8:	2312      	movs	r3, #18
 80021ea:	18fb      	adds	r3, r7, r3
 80021ec:	2213      	movs	r2, #19
 80021ee:	18ba      	adds	r2, r7, r2
 80021f0:	7812      	ldrb	r2, [r2, #0]
 80021f2:	701a      	strb	r2, [r3, #0]
 80021f4:	e005      	b.n	8002202 <HAL_RCCEx_PeriphCLKConfig+0x15a>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80021f6:	2312      	movs	r3, #18
 80021f8:	18fb      	adds	r3, r7, r3
 80021fa:	2213      	movs	r2, #19
 80021fc:	18ba      	adds	r2, r7, r2
 80021fe:	7812      	ldrb	r2, [r2, #0]
 8002200:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002202:	2311      	movs	r3, #17
 8002204:	18fb      	adds	r3, r7, r3
 8002206:	781b      	ldrb	r3, [r3, #0]
 8002208:	2b01      	cmp	r3, #1
 800220a:	d105      	bne.n	8002218 <HAL_RCCEx_PeriphCLKConfig+0x170>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800220c:	4b39      	ldr	r3, [pc, #228]	; (80022f4 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 800220e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002210:	4b38      	ldr	r3, [pc, #224]	; (80022f4 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8002212:	493d      	ldr	r1, [pc, #244]	; (8002308 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002214:	400a      	ands	r2, r1
 8002216:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	2201      	movs	r2, #1
 800221e:	4013      	ands	r3, r2
 8002220:	d009      	beq.n	8002236 <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002222:	4b34      	ldr	r3, [pc, #208]	; (80022f4 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8002224:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002226:	2203      	movs	r2, #3
 8002228:	4393      	bics	r3, r2
 800222a:	0019      	movs	r1, r3
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	685a      	ldr	r2, [r3, #4]
 8002230:	4b30      	ldr	r3, [pc, #192]	; (80022f4 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8002232:	430a      	orrs	r2, r1
 8002234:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	2202      	movs	r2, #2
 800223c:	4013      	ands	r3, r2
 800223e:	d009      	beq.n	8002254 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002240:	4b2c      	ldr	r3, [pc, #176]	; (80022f4 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8002242:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002244:	220c      	movs	r2, #12
 8002246:	4393      	bics	r3, r2
 8002248:	0019      	movs	r1, r3
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	689a      	ldr	r2, [r3, #8]
 800224e:	4b29      	ldr	r3, [pc, #164]	; (80022f4 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8002250:	430a      	orrs	r2, r1
 8002252:	655a      	str	r2, [r3, #84]	; 0x54
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	2220      	movs	r2, #32
 800225a:	4013      	ands	r3, r2
 800225c:	d009      	beq.n	8002272 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800225e:	4b25      	ldr	r3, [pc, #148]	; (80022f4 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8002260:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002262:	4a2a      	ldr	r2, [pc, #168]	; (800230c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002264:	4013      	ands	r3, r2
 8002266:	0019      	movs	r1, r3
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	68da      	ldr	r2, [r3, #12]
 800226c:	4b21      	ldr	r3, [pc, #132]	; (80022f4 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 800226e:	430a      	orrs	r2, r1
 8002270:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681a      	ldr	r2, [r3, #0]
 8002276:	2380      	movs	r3, #128	; 0x80
 8002278:	01db      	lsls	r3, r3, #7
 800227a:	4013      	ands	r3, r2
 800227c:	d015      	beq.n	80022aa <HAL_RCCEx_PeriphCLKConfig+0x202>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800227e:	4b1d      	ldr	r3, [pc, #116]	; (80022f4 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8002280:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002282:	009b      	lsls	r3, r3, #2
 8002284:	0899      	lsrs	r1, r3, #2
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	695a      	ldr	r2, [r3, #20]
 800228a:	4b1a      	ldr	r3, [pc, #104]	; (80022f4 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 800228c:	430a      	orrs	r2, r1
 800228e:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	695a      	ldr	r2, [r3, #20]
 8002294:	2380      	movs	r3, #128	; 0x80
 8002296:	05db      	lsls	r3, r3, #23
 8002298:	429a      	cmp	r2, r3
 800229a:	d106      	bne.n	80022aa <HAL_RCCEx_PeriphCLKConfig+0x202>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800229c:	4b15      	ldr	r3, [pc, #84]	; (80022f4 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 800229e:	68da      	ldr	r2, [r3, #12]
 80022a0:	4b14      	ldr	r3, [pc, #80]	; (80022f4 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 80022a2:	2180      	movs	r1, #128	; 0x80
 80022a4:	0249      	lsls	r1, r1, #9
 80022a6:	430a      	orrs	r2, r1
 80022a8:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681a      	ldr	r2, [r3, #0]
 80022ae:	2380      	movs	r3, #128	; 0x80
 80022b0:	011b      	lsls	r3, r3, #4
 80022b2:	4013      	ands	r3, r2
 80022b4:	d016      	beq.n	80022e4 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 80022b6:	4b0f      	ldr	r3, [pc, #60]	; (80022f4 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 80022b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80022ba:	4a15      	ldr	r2, [pc, #84]	; (8002310 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80022bc:	4013      	ands	r3, r2
 80022be:	0019      	movs	r1, r3
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	691a      	ldr	r2, [r3, #16]
 80022c4:	4b0b      	ldr	r3, [pc, #44]	; (80022f4 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 80022c6:	430a      	orrs	r2, r1
 80022c8:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	691a      	ldr	r2, [r3, #16]
 80022ce:	2380      	movs	r3, #128	; 0x80
 80022d0:	01db      	lsls	r3, r3, #7
 80022d2:	429a      	cmp	r2, r3
 80022d4:	d106      	bne.n	80022e4 <HAL_RCCEx_PeriphCLKConfig+0x23c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80022d6:	4b07      	ldr	r3, [pc, #28]	; (80022f4 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 80022d8:	68da      	ldr	r2, [r3, #12]
 80022da:	4b06      	ldr	r3, [pc, #24]	; (80022f4 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 80022dc:	2180      	movs	r1, #128	; 0x80
 80022de:	0249      	lsls	r1, r1, #9
 80022e0:	430a      	orrs	r2, r1
 80022e2:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 80022e4:	2312      	movs	r3, #18
 80022e6:	18fb      	adds	r3, r7, r3
 80022e8:	781b      	ldrb	r3, [r3, #0]
}
 80022ea:	0018      	movs	r0, r3
 80022ec:	46bd      	mov	sp, r7
 80022ee:	b006      	add	sp, #24
 80022f0:	bd80      	pop	{r7, pc}
 80022f2:	46c0      	nop			; (mov r8, r8)
 80022f4:	40021000 	.word	0x40021000
 80022f8:	40007000 	.word	0x40007000
 80022fc:	fffffcff 	.word	0xfffffcff
 8002300:	fffeffff 	.word	0xfffeffff
 8002304:	00001388 	.word	0x00001388
 8002308:	efffffff 	.word	0xefffffff
 800230c:	ffffcfff 	.word	0xffffcfff
 8002310:	ffff3fff 	.word	0xffff3fff

08002314 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8002314:	b5b0      	push	{r4, r5, r7, lr}
 8002316:	b084      	sub	sp, #16
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800231c:	230f      	movs	r3, #15
 800231e:	18fb      	adds	r3, r7, r3
 8002320:	2201      	movs	r2, #1
 8002322:	701a      	strb	r2, [r3, #0]

  /* Check the RTC peripheral state */
  if(hrtc != NULL)
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	2b00      	cmp	r3, #0
 8002328:	d100      	bne.n	800232c <HAL_RTC_Init+0x18>
 800232a:	e07f      	b.n	800242c <HAL_RTC_Init+0x118>
    assert_param(IS_RTC_OUTPUT_REMAP(hrtc->Init.OutPutRemap));
    assert_param(IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity));
    assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType));
    assert_param(IS_RTC_OUTPUT_PULLUP(hrtc->Init.OutPutPullUp));

  if(hrtc->State == HAL_RTC_STATE_RESET)
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	2229      	movs	r2, #41	; 0x29
 8002330:	5c9b      	ldrb	r3, [r3, r2]
 8002332:	b2db      	uxtb	r3, r3
 8002334:	2b00      	cmp	r3, #0
 8002336:	d10b      	bne.n	8002350 <HAL_RTC_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	2228      	movs	r2, #40	; 0x28
 800233c:	2100      	movs	r1, #0
 800233e:	5499      	strb	r1, [r3, r2]

    /* Process TAMP peripheral offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	2288      	movs	r2, #136	; 0x88
 8002344:	0212      	lsls	r2, r2, #8
 8002346:	605a      	str	r2, [r3, #4]
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
#else
    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	0018      	movs	r0, r3
 800234c:	f7fe f9e2 	bl	8000714 <HAL_RTC_MspInit>
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */
  }

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	2229      	movs	r2, #41	; 0x29
 8002354:	2102      	movs	r1, #2
 8002356:	5499      	strb	r1, [r3, r2]

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	22ca      	movs	r2, #202	; 0xca
 800235e:	625a      	str	r2, [r3, #36]	; 0x24
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	2253      	movs	r2, #83	; 0x53
 8002366:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8002368:	250f      	movs	r5, #15
 800236a:	197c      	adds	r4, r7, r5
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	0018      	movs	r0, r3
 8002370:	f000 fa71 	bl	8002856 <RTC_EnterInitMode>
 8002374:	0003      	movs	r3, r0
 8002376:	7023      	strb	r3, [r4, #0]
    if(status == HAL_OK)
 8002378:	197b      	adds	r3, r7, r5
 800237a:	781b      	ldrb	r3, [r3, #0]
 800237c:	2b00      	cmp	r3, #0
 800237e:	d148      	bne.n	8002412 <HAL_RTC_Init+0xfe>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	699a      	ldr	r2, [r3, #24]
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	492c      	ldr	r1, [pc, #176]	; (800243c <HAL_RTC_Init+0x128>)
 800238c:	400a      	ands	r2, r1
 800238e:	619a      	str	r2, [r3, #24]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	6999      	ldr	r1, [r3, #24]
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	689a      	ldr	r2, [r3, #8]
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	695b      	ldr	r3, [r3, #20]
 800239e:	431a      	orrs	r2, r3
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	69db      	ldr	r3, [r3, #28]
 80023a4:	431a      	orrs	r2, r3
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	430a      	orrs	r2, r1
 80023ac:	619a      	str	r2, [r3, #24]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	687a      	ldr	r2, [r7, #4]
 80023b4:	6912      	ldr	r2, [r2, #16]
 80023b6:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	6919      	ldr	r1, [r3, #16]
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	68db      	ldr	r3, [r3, #12]
 80023c2:	041a      	lsls	r2, r3, #16
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	430a      	orrs	r2, r1
 80023ca:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 80023cc:	250f      	movs	r5, #15
 80023ce:	197c      	adds	r4, r7, r5
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	0018      	movs	r0, r3
 80023d4:	f000 fa82 	bl	80028dc <RTC_ExitInitMode>
 80023d8:	0003      	movs	r3, r0
 80023da:	7023      	strb	r3, [r4, #0]
      if (status == HAL_OK)
 80023dc:	197b      	adds	r3, r7, r5
 80023de:	781b      	ldrb	r3, [r3, #0]
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d116      	bne.n	8002412 <HAL_RTC_Init+0xfe>
      {
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU |RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	699a      	ldr	r2, [r3, #24]
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	00d2      	lsls	r2, r2, #3
 80023f0:	08d2      	lsrs	r2, r2, #3
 80023f2:	619a      	str	r2, [r3, #24]
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	6999      	ldr	r1, [r3, #24]
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	6a1b      	ldr	r3, [r3, #32]
 8002402:	431a      	orrs	r2, r3
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	699b      	ldr	r3, [r3, #24]
 8002408:	431a      	orrs	r2, r3
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	430a      	orrs	r2, r1
 8002410:	619a      	str	r2, [r3, #24]
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	22ff      	movs	r2, #255	; 0xff
 8002418:	625a      	str	r2, [r3, #36]	; 0x24

    if (status == HAL_OK)
 800241a:	230f      	movs	r3, #15
 800241c:	18fb      	adds	r3, r7, r3
 800241e:	781b      	ldrb	r3, [r3, #0]
 8002420:	2b00      	cmp	r3, #0
 8002422:	d103      	bne.n	800242c <HAL_RTC_Init+0x118>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	2229      	movs	r2, #41	; 0x29
 8002428:	2101      	movs	r1, #1
 800242a:	5499      	strb	r1, [r3, r2]
    }
  }

  return status;
 800242c:	230f      	movs	r3, #15
 800242e:	18fb      	adds	r3, r7, r3
 8002430:	781b      	ldrb	r3, [r3, #0]
}
 8002432:	0018      	movs	r0, r3
 8002434:	46bd      	mov	sp, r7
 8002436:	b004      	add	sp, #16
 8002438:	bdb0      	pop	{r4, r5, r7, pc}
 800243a:	46c0      	nop			; (mov r8, r8)
 800243c:	fb8fffbf 	.word	0xfb8fffbf

08002440 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8002440:	b5b0      	push	{r4, r5, r7, lr}
 8002442:	b086      	sub	sp, #24
 8002444:	af00      	add	r7, sp, #0
 8002446:	60f8      	str	r0, [r7, #12]
 8002448:	60b9      	str	r1, [r7, #8]
 800244a:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	2228      	movs	r2, #40	; 0x28
 8002450:	5c9b      	ldrb	r3, [r3, r2]
 8002452:	2b01      	cmp	r3, #1
 8002454:	d101      	bne.n	800245a <HAL_RTC_SetTime+0x1a>
 8002456:	2302      	movs	r3, #2
 8002458:	e092      	b.n	8002580 <HAL_RTC_SetTime+0x140>
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	2228      	movs	r2, #40	; 0x28
 800245e:	2101      	movs	r1, #1
 8002460:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	2229      	movs	r2, #41	; 0x29
 8002466:	2102      	movs	r1, #2
 8002468:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	22ca      	movs	r2, #202	; 0xca
 8002470:	625a      	str	r2, [r3, #36]	; 0x24
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	2253      	movs	r2, #83	; 0x53
 8002478:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800247a:	2513      	movs	r5, #19
 800247c:	197c      	adds	r4, r7, r5
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	0018      	movs	r0, r3
 8002482:	f000 f9e8 	bl	8002856 <RTC_EnterInitMode>
 8002486:	0003      	movs	r3, r0
 8002488:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 800248a:	197b      	adds	r3, r7, r5
 800248c:	781b      	ldrb	r3, [r3, #0]
 800248e:	2b00      	cmp	r3, #0
 8002490:	d162      	bne.n	8002558 <HAL_RTC_SetTime+0x118>
  {
    if(Format == RTC_FORMAT_BIN)
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	2b00      	cmp	r3, #0
 8002496:	d125      	bne.n	80024e4 <HAL_RTC_SetTime+0xa4>
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	699b      	ldr	r3, [r3, #24]
 800249e:	2240      	movs	r2, #64	; 0x40
 80024a0:	4013      	ands	r3, r2
 80024a2:	d102      	bne.n	80024aa <HAL_RTC_SetTime+0x6a>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 80024a4:	68bb      	ldr	r3, [r7, #8]
 80024a6:	2200      	movs	r2, #0
 80024a8:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 80024aa:	68bb      	ldr	r3, [r7, #8]
 80024ac:	781b      	ldrb	r3, [r3, #0]
 80024ae:	0018      	movs	r0, r3
 80024b0:	f000 fa5a 	bl	8002968 <RTC_ByteToBcd2>
 80024b4:	0003      	movs	r3, r0
 80024b6:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80024b8:	68bb      	ldr	r3, [r7, #8]
 80024ba:	785b      	ldrb	r3, [r3, #1]
 80024bc:	0018      	movs	r0, r3
 80024be:	f000 fa53 	bl	8002968 <RTC_ByteToBcd2>
 80024c2:	0003      	movs	r3, r0
 80024c4:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 80024c6:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 80024c8:	68bb      	ldr	r3, [r7, #8]
 80024ca:	789b      	ldrb	r3, [r3, #2]
 80024cc:	0018      	movs	r0, r3
 80024ce:	f000 fa4b 	bl	8002968 <RTC_ByteToBcd2>
 80024d2:	0003      	movs	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80024d4:	0022      	movs	r2, r4
 80024d6:	431a      	orrs	r2, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 80024d8:	68bb      	ldr	r3, [r7, #8]
 80024da:	78db      	ldrb	r3, [r3, #3]
 80024dc:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 80024de:	4313      	orrs	r3, r2
 80024e0:	617b      	str	r3, [r7, #20]
 80024e2:	e017      	b.n	8002514 <HAL_RTC_SetTime+0xd4>
    }
    else
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	699b      	ldr	r3, [r3, #24]
 80024ea:	2240      	movs	r2, #64	; 0x40
 80024ec:	4013      	ands	r3, r2
 80024ee:	d102      	bne.n	80024f6 <HAL_RTC_SetTime+0xb6>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 80024f0:	68bb      	ldr	r3, [r7, #8]
 80024f2:	2200      	movs	r2, #0
 80024f4:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 80024f6:	68bb      	ldr	r3, [r7, #8]
 80024f8:	781b      	ldrb	r3, [r3, #0]
 80024fa:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80024fc:	68bb      	ldr	r3, [r7, #8]
 80024fe:	785b      	ldrb	r3, [r3, #1]
 8002500:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8002502:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8002504:	68ba      	ldr	r2, [r7, #8]
 8002506:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8002508:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800250a:	68bb      	ldr	r3, [r7, #8]
 800250c:	78db      	ldrb	r3, [r3, #3]
 800250e:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8002510:	4313      	orrs	r3, r2
 8002512:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	697a      	ldr	r2, [r7, #20]
 800251a:	491b      	ldr	r1, [pc, #108]	; (8002588 <HAL_RTC_SetTime+0x148>)
 800251c:	400a      	ands	r2, r1
 800251e:	601a      	str	r2, [r3, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	699a      	ldr	r2, [r3, #24]
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	4918      	ldr	r1, [pc, #96]	; (800258c <HAL_RTC_SetTime+0x14c>)
 800252c:	400a      	ands	r2, r1
 800252e:	619a      	str	r2, [r3, #24]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	6999      	ldr	r1, [r3, #24]
 8002536:	68bb      	ldr	r3, [r7, #8]
 8002538:	68da      	ldr	r2, [r3, #12]
 800253a:	68bb      	ldr	r3, [r7, #8]
 800253c:	691b      	ldr	r3, [r3, #16]
 800253e:	431a      	orrs	r2, r3
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	430a      	orrs	r2, r1
 8002546:	619a      	str	r2, [r3, #24]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8002548:	2313      	movs	r3, #19
 800254a:	18fc      	adds	r4, r7, r3
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	0018      	movs	r0, r3
 8002550:	f000 f9c4 	bl	80028dc <RTC_ExitInitMode>
 8002554:	0003      	movs	r3, r0
 8002556:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	22ff      	movs	r2, #255	; 0xff
 800255e:	625a      	str	r2, [r3, #36]	; 0x24
  
  if (status == HAL_OK)
 8002560:	2313      	movs	r3, #19
 8002562:	18fb      	adds	r3, r7, r3
 8002564:	781b      	ldrb	r3, [r3, #0]
 8002566:	2b00      	cmp	r3, #0
 8002568:	d103      	bne.n	8002572 <HAL_RTC_SetTime+0x132>
  {
   hrtc->State = HAL_RTC_STATE_READY;
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	2229      	movs	r2, #41	; 0x29
 800256e:	2101      	movs	r1, #1
 8002570:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	2228      	movs	r2, #40	; 0x28
 8002576:	2100      	movs	r1, #0
 8002578:	5499      	strb	r1, [r3, r2]

  return status;
 800257a:	2313      	movs	r3, #19
 800257c:	18fb      	adds	r3, r7, r3
 800257e:	781b      	ldrb	r3, [r3, #0]
}
 8002580:	0018      	movs	r0, r3
 8002582:	46bd      	mov	sp, r7
 8002584:	b006      	add	sp, #24
 8002586:	bdb0      	pop	{r4, r5, r7, pc}
 8002588:	007f7f7f 	.word	0x007f7f7f
 800258c:	fffbffff 	.word	0xfffbffff

08002590 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8002590:	b580      	push	{r7, lr}
 8002592:	b086      	sub	sp, #24
 8002594:	af00      	add	r7, sp, #0
 8002596:	60f8      	str	r0, [r7, #12]
 8002598:	60b9      	str	r1, [r7, #8]
 800259a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	689a      	ldr	r2, [r3, #8]
 80025a2:	68bb      	ldr	r3, [r7, #8]
 80025a4:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	691b      	ldr	r3, [r3, #16]
 80025ac:	045b      	lsls	r3, r3, #17
 80025ae:	0c5a      	lsrs	r2, r3, #17
 80025b0:	68bb      	ldr	r3, [r7, #8]
 80025b2:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	4a22      	ldr	r2, [pc, #136]	; (8002644 <HAL_RTC_GetTime+0xb4>)
 80025bc:	4013      	ands	r3, r2
 80025be:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 80025c0:	697b      	ldr	r3, [r7, #20]
 80025c2:	0c1b      	lsrs	r3, r3, #16
 80025c4:	b2db      	uxtb	r3, r3
 80025c6:	223f      	movs	r2, #63	; 0x3f
 80025c8:	4013      	ands	r3, r2
 80025ca:	b2da      	uxtb	r2, r3
 80025cc:	68bb      	ldr	r3, [r7, #8]
 80025ce:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 80025d0:	697b      	ldr	r3, [r7, #20]
 80025d2:	0a1b      	lsrs	r3, r3, #8
 80025d4:	b2db      	uxtb	r3, r3
 80025d6:	227f      	movs	r2, #127	; 0x7f
 80025d8:	4013      	ands	r3, r2
 80025da:	b2da      	uxtb	r2, r3
 80025dc:	68bb      	ldr	r3, [r7, #8]
 80025de:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 80025e0:	697b      	ldr	r3, [r7, #20]
 80025e2:	b2db      	uxtb	r3, r3
 80025e4:	227f      	movs	r2, #127	; 0x7f
 80025e6:	4013      	ands	r3, r2
 80025e8:	b2da      	uxtb	r2, r3
 80025ea:	68bb      	ldr	r3, [r7, #8]
 80025ec:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 80025ee:	697b      	ldr	r3, [r7, #20]
 80025f0:	0d9b      	lsrs	r3, r3, #22
 80025f2:	b2db      	uxtb	r3, r3
 80025f4:	2201      	movs	r2, #1
 80025f6:	4013      	ands	r3, r2
 80025f8:	b2da      	uxtb	r2, r3
 80025fa:	68bb      	ldr	r3, [r7, #8]
 80025fc:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	2b00      	cmp	r3, #0
 8002602:	d11a      	bne.n	800263a <HAL_RTC_GetTime+0xaa>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8002604:	68bb      	ldr	r3, [r7, #8]
 8002606:	781b      	ldrb	r3, [r3, #0]
 8002608:	0018      	movs	r0, r3
 800260a:	f000 f9d6 	bl	80029ba <RTC_Bcd2ToByte>
 800260e:	0003      	movs	r3, r0
 8002610:	001a      	movs	r2, r3
 8002612:	68bb      	ldr	r3, [r7, #8]
 8002614:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8002616:	68bb      	ldr	r3, [r7, #8]
 8002618:	785b      	ldrb	r3, [r3, #1]
 800261a:	0018      	movs	r0, r3
 800261c:	f000 f9cd 	bl	80029ba <RTC_Bcd2ToByte>
 8002620:	0003      	movs	r3, r0
 8002622:	001a      	movs	r2, r3
 8002624:	68bb      	ldr	r3, [r7, #8]
 8002626:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8002628:	68bb      	ldr	r3, [r7, #8]
 800262a:	789b      	ldrb	r3, [r3, #2]
 800262c:	0018      	movs	r0, r3
 800262e:	f000 f9c4 	bl	80029ba <RTC_Bcd2ToByte>
 8002632:	0003      	movs	r3, r0
 8002634:	001a      	movs	r2, r3
 8002636:	68bb      	ldr	r3, [r7, #8]
 8002638:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 800263a:	2300      	movs	r3, #0
}
 800263c:	0018      	movs	r0, r3
 800263e:	46bd      	mov	sp, r7
 8002640:	b006      	add	sp, #24
 8002642:	bd80      	pop	{r7, pc}
 8002644:	007f7f7f 	.word	0x007f7f7f

08002648 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8002648:	b5b0      	push	{r4, r5, r7, lr}
 800264a:	b086      	sub	sp, #24
 800264c:	af00      	add	r7, sp, #0
 800264e:	60f8      	str	r0, [r7, #12]
 8002650:	60b9      	str	r1, [r7, #8]
 8002652:	607a      	str	r2, [r7, #4]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	2228      	movs	r2, #40	; 0x28
 8002658:	5c9b      	ldrb	r3, [r3, r2]
 800265a:	2b01      	cmp	r3, #1
 800265c:	d101      	bne.n	8002662 <HAL_RTC_SetDate+0x1a>
 800265e:	2302      	movs	r3, #2
 8002660:	e07e      	b.n	8002760 <HAL_RTC_SetDate+0x118>
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	2228      	movs	r2, #40	; 0x28
 8002666:	2101      	movs	r1, #1
 8002668:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	2229      	movs	r2, #41	; 0x29
 800266e:	2102      	movs	r1, #2
 8002670:	5499      	strb	r1, [r3, r2]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	2b00      	cmp	r3, #0
 8002676:	d10e      	bne.n	8002696 <HAL_RTC_SetDate+0x4e>
 8002678:	68bb      	ldr	r3, [r7, #8]
 800267a:	785b      	ldrb	r3, [r3, #1]
 800267c:	001a      	movs	r2, r3
 800267e:	2310      	movs	r3, #16
 8002680:	4013      	ands	r3, r2
 8002682:	d008      	beq.n	8002696 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8002684:	68bb      	ldr	r3, [r7, #8]
 8002686:	785b      	ldrb	r3, [r3, #1]
 8002688:	2210      	movs	r2, #16
 800268a:	4393      	bics	r3, r2
 800268c:	b2db      	uxtb	r3, r3
 800268e:	330a      	adds	r3, #10
 8002690:	b2da      	uxtb	r2, r3
 8002692:	68bb      	ldr	r3, [r7, #8]
 8002694:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	2b00      	cmp	r3, #0
 800269a:	d11c      	bne.n	80026d6 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800269c:	68bb      	ldr	r3, [r7, #8]
 800269e:	78db      	ldrb	r3, [r3, #3]
 80026a0:	0018      	movs	r0, r3
 80026a2:	f000 f961 	bl	8002968 <RTC_ByteToBcd2>
 80026a6:	0003      	movs	r3, r0
 80026a8:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80026aa:	68bb      	ldr	r3, [r7, #8]
 80026ac:	785b      	ldrb	r3, [r3, #1]
 80026ae:	0018      	movs	r0, r3
 80026b0:	f000 f95a 	bl	8002968 <RTC_ByteToBcd2>
 80026b4:	0003      	movs	r3, r0
 80026b6:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80026b8:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)  << RTC_DR_DU_Pos) | \
 80026ba:	68bb      	ldr	r3, [r7, #8]
 80026bc:	789b      	ldrb	r3, [r3, #2]
 80026be:	0018      	movs	r0, r3
 80026c0:	f000 f952 	bl	8002968 <RTC_ByteToBcd2>
 80026c4:	0003      	movs	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80026c6:	0022      	movs	r2, r4
 80026c8:	431a      	orrs	r2, r3
                 ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 80026ca:	68bb      	ldr	r3, [r7, #8]
 80026cc:	781b      	ldrb	r3, [r3, #0]
 80026ce:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80026d0:	4313      	orrs	r3, r2
 80026d2:	617b      	str	r3, [r7, #20]
 80026d4:	e00e      	b.n	80026f4 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 80026d6:	68bb      	ldr	r3, [r7, #8]
 80026d8:	78db      	ldrb	r3, [r3, #3]
 80026da:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 80026dc:	68bb      	ldr	r3, [r7, #8]
 80026de:	785b      	ldrb	r3, [r3, #1]
 80026e0:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 80026e2:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos)| \
 80026e4:	68ba      	ldr	r2, [r7, #8]
 80026e6:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 80026e8:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 80026ea:	68bb      	ldr	r3, [r7, #8]
 80026ec:	781b      	ldrb	r3, [r3, #0]
 80026ee:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 80026f0:	4313      	orrs	r3, r2
 80026f2:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	22ca      	movs	r2, #202	; 0xca
 80026fa:	625a      	str	r2, [r3, #36]	; 0x24
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	2253      	movs	r2, #83	; 0x53
 8002702:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8002704:	2513      	movs	r5, #19
 8002706:	197c      	adds	r4, r7, r5
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	0018      	movs	r0, r3
 800270c:	f000 f8a3 	bl	8002856 <RTC_EnterInitMode>
 8002710:	0003      	movs	r3, r0
 8002712:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 8002714:	197b      	adds	r3, r7, r5
 8002716:	781b      	ldrb	r3, [r3, #0]
 8002718:	2b00      	cmp	r3, #0
 800271a:	d10d      	bne.n	8002738 <HAL_RTC_SetDate+0xf0>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	697a      	ldr	r2, [r7, #20]
 8002722:	4911      	ldr	r1, [pc, #68]	; (8002768 <HAL_RTC_SetDate+0x120>)
 8002724:	400a      	ands	r2, r1
 8002726:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8002728:	2313      	movs	r3, #19
 800272a:	18fc      	adds	r4, r7, r3
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	0018      	movs	r0, r3
 8002730:	f000 f8d4 	bl	80028dc <RTC_ExitInitMode>
 8002734:	0003      	movs	r3, r0
 8002736:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	22ff      	movs	r2, #255	; 0xff
 800273e:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 8002740:	2313      	movs	r3, #19
 8002742:	18fb      	adds	r3, r7, r3
 8002744:	781b      	ldrb	r3, [r3, #0]
 8002746:	2b00      	cmp	r3, #0
 8002748:	d103      	bne.n	8002752 <HAL_RTC_SetDate+0x10a>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	2229      	movs	r2, #41	; 0x29
 800274e:	2101      	movs	r1, #1
 8002750:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	2228      	movs	r2, #40	; 0x28
 8002756:	2100      	movs	r1, #0
 8002758:	5499      	strb	r1, [r3, r2]

  return status;
 800275a:	2313      	movs	r3, #19
 800275c:	18fb      	adds	r3, r7, r3
 800275e:	781b      	ldrb	r3, [r3, #0]
}
 8002760:	0018      	movs	r0, r3
 8002762:	46bd      	mov	sp, r7
 8002764:	b006      	add	sp, #24
 8002766:	bdb0      	pop	{r4, r5, r7, pc}
 8002768:	00ffff3f 	.word	0x00ffff3f

0800276c <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800276c:	b580      	push	{r7, lr}
 800276e:	b086      	sub	sp, #24
 8002770:	af00      	add	r7, sp, #0
 8002772:	60f8      	str	r0, [r7, #12]
 8002774:	60b9      	str	r1, [r7, #8]
 8002776:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	685b      	ldr	r3, [r3, #4]
 800277e:	4a21      	ldr	r2, [pc, #132]	; (8002804 <HAL_RTC_GetDate+0x98>)
 8002780:	4013      	ands	r3, r2
 8002782:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8002784:	697b      	ldr	r3, [r7, #20]
 8002786:	0c1b      	lsrs	r3, r3, #16
 8002788:	b2da      	uxtb	r2, r3
 800278a:	68bb      	ldr	r3, [r7, #8]
 800278c:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 800278e:	697b      	ldr	r3, [r7, #20]
 8002790:	0a1b      	lsrs	r3, r3, #8
 8002792:	b2db      	uxtb	r3, r3
 8002794:	221f      	movs	r2, #31
 8002796:	4013      	ands	r3, r2
 8002798:	b2da      	uxtb	r2, r3
 800279a:	68bb      	ldr	r3, [r7, #8]
 800279c:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 800279e:	697b      	ldr	r3, [r7, #20]
 80027a0:	b2db      	uxtb	r3, r3
 80027a2:	223f      	movs	r2, #63	; 0x3f
 80027a4:	4013      	ands	r3, r2
 80027a6:	b2da      	uxtb	r2, r3
 80027a8:	68bb      	ldr	r3, [r7, #8]
 80027aa:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 80027ac:	697b      	ldr	r3, [r7, #20]
 80027ae:	0b5b      	lsrs	r3, r3, #13
 80027b0:	b2db      	uxtb	r3, r3
 80027b2:	2207      	movs	r2, #7
 80027b4:	4013      	ands	r3, r2
 80027b6:	b2da      	uxtb	r2, r3
 80027b8:	68bb      	ldr	r3, [r7, #8]
 80027ba:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d11a      	bne.n	80027f8 <HAL_RTC_GetDate+0x8c>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 80027c2:	68bb      	ldr	r3, [r7, #8]
 80027c4:	78db      	ldrb	r3, [r3, #3]
 80027c6:	0018      	movs	r0, r3
 80027c8:	f000 f8f7 	bl	80029ba <RTC_Bcd2ToByte>
 80027cc:	0003      	movs	r3, r0
 80027ce:	001a      	movs	r2, r3
 80027d0:	68bb      	ldr	r3, [r7, #8]
 80027d2:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 80027d4:	68bb      	ldr	r3, [r7, #8]
 80027d6:	785b      	ldrb	r3, [r3, #1]
 80027d8:	0018      	movs	r0, r3
 80027da:	f000 f8ee 	bl	80029ba <RTC_Bcd2ToByte>
 80027de:	0003      	movs	r3, r0
 80027e0:	001a      	movs	r2, r3
 80027e2:	68bb      	ldr	r3, [r7, #8]
 80027e4:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 80027e6:	68bb      	ldr	r3, [r7, #8]
 80027e8:	789b      	ldrb	r3, [r3, #2]
 80027ea:	0018      	movs	r0, r3
 80027ec:	f000 f8e5 	bl	80029ba <RTC_Bcd2ToByte>
 80027f0:	0003      	movs	r3, r0
 80027f2:	001a      	movs	r2, r3
 80027f4:	68bb      	ldr	r3, [r7, #8]
 80027f6:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 80027f8:	2300      	movs	r3, #0
}
 80027fa:	0018      	movs	r0, r3
 80027fc:	46bd      	mov	sp, r7
 80027fe:	b006      	add	sp, #24
 8002800:	bd80      	pop	{r7, pc}
 8002802:	46c0      	nop			; (mov r8, r8)
 8002804:	00ffff3f 	.word	0x00ffff3f

08002808 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	b084      	sub	sp, #16
 800280c:	af00      	add	r7, sp, #0
 800280e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	68da      	ldr	r2, [r3, #12]
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	21a0      	movs	r1, #160	; 0xa0
 800281c:	438a      	bics	r2, r1
 800281e:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8002820:	f7fe fc50 	bl	80010c4 <HAL_GetTick>
 8002824:	0003      	movs	r3, r0
 8002826:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 8002828:	e00a      	b.n	8002840 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800282a:	f7fe fc4b 	bl	80010c4 <HAL_GetTick>
 800282e:	0002      	movs	r2, r0
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	1ad2      	subs	r2, r2, r3
 8002834:	23fa      	movs	r3, #250	; 0xfa
 8002836:	009b      	lsls	r3, r3, #2
 8002838:	429a      	cmp	r2, r3
 800283a:	d901      	bls.n	8002840 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 800283c:	2303      	movs	r3, #3
 800283e:	e006      	b.n	800284e <HAL_RTC_WaitForSynchro+0x46>
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	68db      	ldr	r3, [r3, #12]
 8002846:	2220      	movs	r2, #32
 8002848:	4013      	ands	r3, r2
 800284a:	d0ee      	beq.n	800282a <HAL_RTC_WaitForSynchro+0x22>
    }
  }

  return HAL_OK;
 800284c:	2300      	movs	r3, #0
}
 800284e:	0018      	movs	r0, r3
 8002850:	46bd      	mov	sp, r7
 8002852:	b004      	add	sp, #16
 8002854:	bd80      	pop	{r7, pc}

08002856 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8002856:	b580      	push	{r7, lr}
 8002858:	b084      	sub	sp, #16
 800285a:	af00      	add	r7, sp, #0
 800285c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;  
 800285e:	230f      	movs	r3, #15
 8002860:	18fb      	adds	r3, r7, r3
 8002862:	2200      	movs	r2, #0
 8002864:	701a      	strb	r2, [r3, #0]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U)
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	68db      	ldr	r3, [r3, #12]
 800286c:	2240      	movs	r2, #64	; 0x40
 800286e:	4013      	ands	r3, r2
 8002870:	d12d      	bne.n	80028ce <RTC_EnterInitMode+0x78>
  {
    /* Set the Initialization mode */
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	68da      	ldr	r2, [r3, #12]
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	2180      	movs	r1, #128	; 0x80
 800287e:	430a      	orrs	r2, r1
 8002880:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8002882:	f7fe fc1f 	bl	80010c4 <HAL_GetTick>
 8002886:	0003      	movs	r3, r0
 8002888:	60bb      	str	r3, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800288a:	e015      	b.n	80028b8 <RTC_EnterInitMode+0x62>
    {
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 800288c:	f7fe fc1a 	bl	80010c4 <HAL_GetTick>
 8002890:	0002      	movs	r2, r0
 8002892:	68bb      	ldr	r3, [r7, #8]
 8002894:	1ad2      	subs	r2, r2, r3
 8002896:	210f      	movs	r1, #15
 8002898:	187b      	adds	r3, r7, r1
 800289a:	1879      	adds	r1, r7, r1
 800289c:	7809      	ldrb	r1, [r1, #0]
 800289e:	7019      	strb	r1, [r3, #0]
 80028a0:	23fa      	movs	r3, #250	; 0xfa
 80028a2:	009b      	lsls	r3, r3, #2
 80028a4:	429a      	cmp	r2, r3
 80028a6:	d907      	bls.n	80028b8 <RTC_EnterInitMode+0x62>
      {
        status = HAL_TIMEOUT;
 80028a8:	230f      	movs	r3, #15
 80028aa:	18fb      	adds	r3, r7, r3
 80028ac:	2203      	movs	r2, #3
 80028ae:	701a      	strb	r2, [r3, #0]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	2229      	movs	r2, #41	; 0x29
 80028b4:	2103      	movs	r1, #3
 80028b6:	5499      	strb	r1, [r3, r2]
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	68db      	ldr	r3, [r3, #12]
 80028be:	2240      	movs	r2, #64	; 0x40
 80028c0:	4013      	ands	r3, r2
 80028c2:	d104      	bne.n	80028ce <RTC_EnterInitMode+0x78>
 80028c4:	230f      	movs	r3, #15
 80028c6:	18fb      	adds	r3, r7, r3
 80028c8:	781b      	ldrb	r3, [r3, #0]
 80028ca:	2b03      	cmp	r3, #3
 80028cc:	d1de      	bne.n	800288c <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 80028ce:	230f      	movs	r3, #15
 80028d0:	18fb      	adds	r3, r7, r3
 80028d2:	781b      	ldrb	r3, [r3, #0]
}
 80028d4:	0018      	movs	r0, r3
 80028d6:	46bd      	mov	sp, r7
 80028d8:	b004      	add	sp, #16
 80028da:	bd80      	pop	{r7, pc}

080028dc <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80028dc:	b580      	push	{r7, lr}
 80028de:	b084      	sub	sp, #16
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80028e4:	230f      	movs	r3, #15
 80028e6:	18fb      	adds	r3, r7, r3
 80028e8:	2200      	movs	r2, #0
 80028ea:	701a      	strb	r2, [r3, #0]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 80028ec:	4b1d      	ldr	r3, [pc, #116]	; (8002964 <RTC_ExitInitMode+0x88>)
 80028ee:	68da      	ldr	r2, [r3, #12]
 80028f0:	4b1c      	ldr	r3, [pc, #112]	; (8002964 <RTC_ExitInitMode+0x88>)
 80028f2:	2180      	movs	r1, #128	; 0x80
 80028f4:	438a      	bics	r2, r1
 80028f6:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 80028f8:	4b1a      	ldr	r3, [pc, #104]	; (8002964 <RTC_ExitInitMode+0x88>)
 80028fa:	699b      	ldr	r3, [r3, #24]
 80028fc:	2220      	movs	r2, #32
 80028fe:	4013      	ands	r3, r2
 8002900:	d10e      	bne.n	8002920 <RTC_ExitInitMode+0x44>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	0018      	movs	r0, r3
 8002906:	f7ff ff7f 	bl	8002808 <HAL_RTC_WaitForSynchro>
 800290a:	1e03      	subs	r3, r0, #0
 800290c:	d022      	beq.n	8002954 <RTC_ExitInitMode+0x78>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	2229      	movs	r2, #41	; 0x29
 8002912:	2103      	movs	r1, #3
 8002914:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 8002916:	230f      	movs	r3, #15
 8002918:	18fb      	adds	r3, r7, r3
 800291a:	2203      	movs	r2, #3
 800291c:	701a      	strb	r2, [r3, #0]
 800291e:	e019      	b.n	8002954 <RTC_ExitInitMode+0x78>
  }
  else /* WA 2.7.1 Calendar initialization may fail in case of consecutive INIT mode entry.
          Please look at STM32G0 Errata sheet on the internet for details. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8002920:	4b10      	ldr	r3, [pc, #64]	; (8002964 <RTC_ExitInitMode+0x88>)
 8002922:	699a      	ldr	r2, [r3, #24]
 8002924:	4b0f      	ldr	r3, [pc, #60]	; (8002964 <RTC_ExitInitMode+0x88>)
 8002926:	2120      	movs	r1, #32
 8002928:	438a      	bics	r2, r1
 800292a:	619a      	str	r2, [r3, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	0018      	movs	r0, r3
 8002930:	f7ff ff6a 	bl	8002808 <HAL_RTC_WaitForSynchro>
 8002934:	1e03      	subs	r3, r0, #0
 8002936:	d007      	beq.n	8002948 <RTC_ExitInitMode+0x6c>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	2229      	movs	r2, #41	; 0x29
 800293c:	2103      	movs	r1, #3
 800293e:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 8002940:	230f      	movs	r3, #15
 8002942:	18fb      	adds	r3, r7, r3
 8002944:	2203      	movs	r2, #3
 8002946:	701a      	strb	r2, [r3, #0]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8002948:	4b06      	ldr	r3, [pc, #24]	; (8002964 <RTC_ExitInitMode+0x88>)
 800294a:	699a      	ldr	r2, [r3, #24]
 800294c:	4b05      	ldr	r3, [pc, #20]	; (8002964 <RTC_ExitInitMode+0x88>)
 800294e:	2120      	movs	r1, #32
 8002950:	430a      	orrs	r2, r1
 8002952:	619a      	str	r2, [r3, #24]
  }

  return status;
 8002954:	230f      	movs	r3, #15
 8002956:	18fb      	adds	r3, r7, r3
 8002958:	781b      	ldrb	r3, [r3, #0]
}
 800295a:	0018      	movs	r0, r3
 800295c:	46bd      	mov	sp, r7
 800295e:	b004      	add	sp, #16
 8002960:	bd80      	pop	{r7, pc}
 8002962:	46c0      	nop			; (mov r8, r8)
 8002964:	40002800 	.word	0x40002800

08002968 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8002968:	b580      	push	{r7, lr}
 800296a:	b084      	sub	sp, #16
 800296c:	af00      	add	r7, sp, #0
 800296e:	0002      	movs	r2, r0
 8002970:	1dfb      	adds	r3, r7, #7
 8002972:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 8002974:	2300      	movs	r3, #0
 8002976:	60fb      	str	r3, [r7, #12]
  uint8_t Param = Value;
 8002978:	230b      	movs	r3, #11
 800297a:	18fb      	adds	r3, r7, r3
 800297c:	1dfa      	adds	r2, r7, #7
 800297e:	7812      	ldrb	r2, [r2, #0]
 8002980:	701a      	strb	r2, [r3, #0]

  while(Param >= 10U)
 8002982:	e008      	b.n	8002996 <RTC_ByteToBcd2+0x2e>
  {
    bcdhigh++;
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	3301      	adds	r3, #1
 8002988:	60fb      	str	r3, [r7, #12]
    Param -= 10U;
 800298a:	220b      	movs	r2, #11
 800298c:	18bb      	adds	r3, r7, r2
 800298e:	18ba      	adds	r2, r7, r2
 8002990:	7812      	ldrb	r2, [r2, #0]
 8002992:	3a0a      	subs	r2, #10
 8002994:	701a      	strb	r2, [r3, #0]
  while(Param >= 10U)
 8002996:	230b      	movs	r3, #11
 8002998:	18fb      	adds	r3, r7, r3
 800299a:	781b      	ldrb	r3, [r3, #0]
 800299c:	2b09      	cmp	r3, #9
 800299e:	d8f1      	bhi.n	8002984 <RTC_ByteToBcd2+0x1c>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Param);
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	b2db      	uxtb	r3, r3
 80029a4:	011b      	lsls	r3, r3, #4
 80029a6:	b2da      	uxtb	r2, r3
 80029a8:	230b      	movs	r3, #11
 80029aa:	18fb      	adds	r3, r7, r3
 80029ac:	781b      	ldrb	r3, [r3, #0]
 80029ae:	4313      	orrs	r3, r2
 80029b0:	b2db      	uxtb	r3, r3
}
 80029b2:	0018      	movs	r0, r3
 80029b4:	46bd      	mov	sp, r7
 80029b6:	b004      	add	sp, #16
 80029b8:	bd80      	pop	{r7, pc}

080029ba <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 80029ba:	b580      	push	{r7, lr}
 80029bc:	b084      	sub	sp, #16
 80029be:	af00      	add	r7, sp, #0
 80029c0:	0002      	movs	r2, r0
 80029c2:	1dfb      	adds	r3, r7, #7
 80029c4:	701a      	strb	r2, [r3, #0]
  uint32_t tmp;
  tmp = (((uint32_t)Value & 0xF0U) >> 4U) * 10U;
 80029c6:	1dfb      	adds	r3, r7, #7
 80029c8:	781b      	ldrb	r3, [r3, #0]
 80029ca:	091b      	lsrs	r3, r3, #4
 80029cc:	b2db      	uxtb	r3, r3
 80029ce:	001a      	movs	r2, r3
 80029d0:	0013      	movs	r3, r2
 80029d2:	009b      	lsls	r3, r3, #2
 80029d4:	189b      	adds	r3, r3, r2
 80029d6:	005b      	lsls	r3, r3, #1
 80029d8:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tmp + ((uint32_t)Value & 0x0FU));
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	b2da      	uxtb	r2, r3
 80029de:	1dfb      	adds	r3, r7, #7
 80029e0:	781b      	ldrb	r3, [r3, #0]
 80029e2:	210f      	movs	r1, #15
 80029e4:	400b      	ands	r3, r1
 80029e6:	b2db      	uxtb	r3, r3
 80029e8:	18d3      	adds	r3, r2, r3
 80029ea:	b2db      	uxtb	r3, r3
}
 80029ec:	0018      	movs	r0, r3
 80029ee:	46bd      	mov	sp, r7
 80029f0:	b004      	add	sp, #16
 80029f2:	bd80      	pop	{r7, pc}

080029f4 <HAL_RTCEx_SetWakeUpTimer_IT>:
  * @param  WakeUpCounter Wake up counter
  * @param  WakeUpClock Wake up clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 80029f4:	b580      	push	{r7, lr}
 80029f6:	b086      	sub	sp, #24
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	60f8      	str	r0, [r7, #12]
 80029fc:	60b9      	str	r1, [r7, #8]
 80029fe:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	2228      	movs	r2, #40	; 0x28
 8002a04:	5c9b      	ldrb	r3, [r3, r2]
 8002a06:	2b01      	cmp	r3, #1
 8002a08:	d101      	bne.n	8002a0e <HAL_RTCEx_SetWakeUpTimer_IT+0x1a>
 8002a0a:	2302      	movs	r3, #2
 8002a0c:	e082      	b.n	8002b14 <HAL_RTCEx_SetWakeUpTimer_IT+0x120>
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	2228      	movs	r2, #40	; 0x28
 8002a12:	2101      	movs	r1, #1
 8002a14:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	2229      	movs	r2, #41	; 0x29
 8002a1a:	2102      	movs	r1, #2
 8002a1c:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	22ca      	movs	r2, #202	; 0xca
 8002a24:	625a      	str	r2, [r3, #36]	; 0x24
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	2253      	movs	r2, #83	; 0x53
 8002a2c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Disable the Wake-Up timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	699a      	ldr	r2, [r3, #24]
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	4938      	ldr	r1, [pc, #224]	; (8002b1c <HAL_RTCEx_SetWakeUpTimer_IT+0x128>)
 8002a3a:	400a      	ands	r2, r1
 8002a3c:	619a      	str	r2, [r3, #24]

  /* Clear flag Wake-Up */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	2104      	movs	r1, #4
 8002a4a:	430a      	orrs	r2, r1
 8002a4c:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Poll WUTWF until it is set in RTC_ICSR to make sure the access to wakeup autoreload
     counter and to WUCKSEL[2:0] bits is allowed. This step must be skipped in
     calendar initialization mode. */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 8002a4e:	4b34      	ldr	r3, [pc, #208]	; (8002b20 <HAL_RTCEx_SetWakeUpTimer_IT+0x12c>)
 8002a50:	68db      	ldr	r3, [r3, #12]
 8002a52:	2240      	movs	r2, #64	; 0x40
 8002a54:	4013      	ands	r3, r2
 8002a56:	d121      	bne.n	8002a9c <HAL_RTCEx_SetWakeUpTimer_IT+0xa8>
  {
    tickstart = HAL_GetTick();
 8002a58:	f7fe fb34 	bl	80010c4 <HAL_GetTick>
 8002a5c:	0003      	movs	r3, r0
 8002a5e:	617b      	str	r3, [r7, #20]
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 8002a60:	e016      	b.n	8002a90 <HAL_RTCEx_SetWakeUpTimer_IT+0x9c>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8002a62:	f7fe fb2f 	bl	80010c4 <HAL_GetTick>
 8002a66:	0002      	movs	r2, r0
 8002a68:	697b      	ldr	r3, [r7, #20]
 8002a6a:	1ad2      	subs	r2, r2, r3
 8002a6c:	23fa      	movs	r3, #250	; 0xfa
 8002a6e:	009b      	lsls	r3, r3, #2
 8002a70:	429a      	cmp	r2, r3
 8002a72:	d90d      	bls.n	8002a90 <HAL_RTCEx_SetWakeUpTimer_IT+0x9c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	22ff      	movs	r2, #255	; 0xff
 8002a7a:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	2229      	movs	r2, #41	; 0x29
 8002a80:	2103      	movs	r1, #3
 8002a82:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	2228      	movs	r2, #40	; 0x28
 8002a88:	2100      	movs	r1, #0
 8002a8a:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002a8c:	2303      	movs	r3, #3
 8002a8e:	e041      	b.n	8002b14 <HAL_RTCEx_SetWakeUpTimer_IT+0x120>
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	68db      	ldr	r3, [r3, #12]
 8002a96:	2204      	movs	r2, #4
 8002a98:	4013      	ands	r3, r2
 8002a9a:	d0e2      	beq.n	8002a62 <HAL_RTCEx_SetWakeUpTimer_IT+0x6e>
      }
    }
  }

  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	68ba      	ldr	r2, [r7, #8]
 8002aa2:	615a      	str	r2, [r3, #20]

  /* Clear the Wakeup Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	699a      	ldr	r2, [r3, #24]
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	2107      	movs	r1, #7
 8002ab0:	438a      	bics	r2, r1
 8002ab2:	619a      	str	r2, [r3, #24]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	6999      	ldr	r1, [r3, #24]
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	687a      	ldr	r2, [r7, #4]
 8002ac0:	430a      	orrs	r2, r1
 8002ac2:	619a      	str	r2, [r3, #24]

  /* RTC WakeUpTimer Interrupt Configuration: EXTI configuration */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 8002ac4:	4a17      	ldr	r2, [pc, #92]	; (8002b24 <HAL_RTCEx_SetWakeUpTimer_IT+0x130>)
 8002ac6:	2380      	movs	r3, #128	; 0x80
 8002ac8:	58d3      	ldr	r3, [r2, r3]
 8002aca:	4916      	ldr	r1, [pc, #88]	; (8002b24 <HAL_RTCEx_SetWakeUpTimer_IT+0x130>)
 8002acc:	2280      	movs	r2, #128	; 0x80
 8002ace:	0312      	lsls	r2, r2, #12
 8002ad0:	4313      	orrs	r3, r2
 8002ad2:	2280      	movs	r2, #128	; 0x80
 8002ad4:	508b      	str	r3, [r1, r2]

  /* Configure the Interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc,RTC_IT_WUT);
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	699a      	ldr	r2, [r3, #24]
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	2180      	movs	r1, #128	; 0x80
 8002ae2:	01c9      	lsls	r1, r1, #7
 8002ae4:	430a      	orrs	r2, r1
 8002ae6:	619a      	str	r2, [r3, #24]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	699a      	ldr	r2, [r3, #24]
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	2180      	movs	r1, #128	; 0x80
 8002af4:	00c9      	lsls	r1, r1, #3
 8002af6:	430a      	orrs	r2, r1
 8002af8:	619a      	str	r2, [r3, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	22ff      	movs	r2, #255	; 0xff
 8002b00:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	2229      	movs	r2, #41	; 0x29
 8002b06:	2101      	movs	r1, #1
 8002b08:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	2228      	movs	r2, #40	; 0x28
 8002b0e:	2100      	movs	r1, #0
 8002b10:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002b12:	2300      	movs	r3, #0
}
 8002b14:	0018      	movs	r0, r3
 8002b16:	46bd      	mov	sp, r7
 8002b18:	b006      	add	sp, #24
 8002b1a:	bd80      	pop	{r7, pc}
 8002b1c:	fffffbff 	.word	0xfffffbff
 8002b20:	40002800 	.word	0x40002800
 8002b24:	40021800 	.word	0x40021800

08002b28 <HAL_RTCEx_WakeUpTimerIRQHandler>:
  * @brief  Handle Wake Up Timer interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTCEx_WakeUpTimerIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	b082      	sub	sp, #8
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6078      	str	r0, [r7, #4]
    /* Get the pending status of the WAKEUPTIMER Interrupt */
    if(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTF) != 0U)
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002b36:	2204      	movs	r2, #4
 8002b38:	4013      	ands	r3, r2
 8002b3a:	d00b      	beq.n	8002b54 <HAL_RTCEx_WakeUpTimerIRQHandler+0x2c>
    {
      /* Clear the WAKEUPTIMER interrupt pending bit */
      __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	2104      	movs	r1, #4
 8002b48:	430a      	orrs	r2, r1
 8002b4a:	65da      	str	r2, [r3, #92]	; 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      /* Call WakeUpTimerEvent registered Callback */
      hrtc->WakeUpTimerEventCallback(hrtc);
#else
      /* WAKEUPTIMER callback */
      HAL_RTCEx_WakeUpTimerEventCallback(hrtc);
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	0018      	movs	r0, r3
 8002b50:	f000 f808 	bl	8002b64 <HAL_RTCEx_WakeUpTimerEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	2229      	movs	r2, #41	; 0x29
 8002b58:	2101      	movs	r1, #1
 8002b5a:	5499      	strb	r1, [r3, r2]
}
 8002b5c:	46c0      	nop			; (mov r8, r8)
 8002b5e:	46bd      	mov	sp, r7
 8002b60:	b002      	add	sp, #8
 8002b62:	bd80      	pop	{r7, pc}

08002b64 <HAL_RTCEx_WakeUpTimerEventCallback>:
  * @brief  Wake Up Timer callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_WakeUpTimerEventCallback(RTC_HandleTypeDef *hrtc)
{
 8002b64:	b580      	push	{r7, lr}
 8002b66:	b082      	sub	sp, #8
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_WakeUpTimerEventCallback could be implemented in the user file
   */
}
 8002b6c:	46c0      	nop			; (mov r8, r8)
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	b002      	add	sp, #8
 8002b72:	bd80      	pop	{r7, pc}

08002b74 <__libc_init_array>:
 8002b74:	b570      	push	{r4, r5, r6, lr}
 8002b76:	2600      	movs	r6, #0
 8002b78:	4d0c      	ldr	r5, [pc, #48]	; (8002bac <__libc_init_array+0x38>)
 8002b7a:	4c0d      	ldr	r4, [pc, #52]	; (8002bb0 <__libc_init_array+0x3c>)
 8002b7c:	1b64      	subs	r4, r4, r5
 8002b7e:	10a4      	asrs	r4, r4, #2
 8002b80:	42a6      	cmp	r6, r4
 8002b82:	d109      	bne.n	8002b98 <__libc_init_array+0x24>
 8002b84:	2600      	movs	r6, #0
 8002b86:	f000 f821 	bl	8002bcc <_init>
 8002b8a:	4d0a      	ldr	r5, [pc, #40]	; (8002bb4 <__libc_init_array+0x40>)
 8002b8c:	4c0a      	ldr	r4, [pc, #40]	; (8002bb8 <__libc_init_array+0x44>)
 8002b8e:	1b64      	subs	r4, r4, r5
 8002b90:	10a4      	asrs	r4, r4, #2
 8002b92:	42a6      	cmp	r6, r4
 8002b94:	d105      	bne.n	8002ba2 <__libc_init_array+0x2e>
 8002b96:	bd70      	pop	{r4, r5, r6, pc}
 8002b98:	00b3      	lsls	r3, r6, #2
 8002b9a:	58eb      	ldr	r3, [r5, r3]
 8002b9c:	4798      	blx	r3
 8002b9e:	3601      	adds	r6, #1
 8002ba0:	e7ee      	b.n	8002b80 <__libc_init_array+0xc>
 8002ba2:	00b3      	lsls	r3, r6, #2
 8002ba4:	58eb      	ldr	r3, [r5, r3]
 8002ba6:	4798      	blx	r3
 8002ba8:	3601      	adds	r6, #1
 8002baa:	e7f2      	b.n	8002b92 <__libc_init_array+0x1e>
 8002bac:	08002ccc 	.word	0x08002ccc
 8002bb0:	08002ccc 	.word	0x08002ccc
 8002bb4:	08002ccc 	.word	0x08002ccc
 8002bb8:	08002cd0 	.word	0x08002cd0

08002bbc <memset>:
 8002bbc:	0003      	movs	r3, r0
 8002bbe:	1812      	adds	r2, r2, r0
 8002bc0:	4293      	cmp	r3, r2
 8002bc2:	d100      	bne.n	8002bc6 <memset+0xa>
 8002bc4:	4770      	bx	lr
 8002bc6:	7019      	strb	r1, [r3, #0]
 8002bc8:	3301      	adds	r3, #1
 8002bca:	e7f9      	b.n	8002bc0 <memset+0x4>

08002bcc <_init>:
 8002bcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002bce:	46c0      	nop			; (mov r8, r8)
 8002bd0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002bd2:	bc08      	pop	{r3}
 8002bd4:	469e      	mov	lr, r3
 8002bd6:	4770      	bx	lr

08002bd8 <_fini>:
 8002bd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002bda:	46c0      	nop			; (mov r8, r8)
 8002bdc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002bde:	bc08      	pop	{r3}
 8002be0:	469e      	mov	lr, r3
 8002be2:	4770      	bx	lr
