// Seed: 2059097240
module module_0 (
    input  uwire id_0,
    input  tri0  id_1,
    output tri0  id_2
);
endmodule
module module_1 (
    input  tri0  id_0,
    output wire  id_1,
    input  wire  id_2,
    output tri1  id_3,
    input  uwire id_4
);
  parameter id_6 = 1;
  wire id_7;
  assign id_3 = -1'b0;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_3
  );
endmodule
module module_2 #(
    parameter id_9 = 32'd47
) (
    output supply0 id_0,
    output tri1 id_1,
    input wand id_2,
    input wor id_3,
    input supply1 id_4
    , id_15,
    output uwire id_5,
    output supply1 id_6,
    input wor id_7,
    output tri0 id_8,
    input supply0 _id_9,
    output uwire id_10,
    input tri1 id_11,
    input wand id_12,
    input tri id_13
);
  logic [{  -1 'b0 !=?  -1  ,  -1  } : -1] id_16;
  ;
  logic id_17;
  wire [id_9 : 1 'd0 -  1] id_18;
  assign id_18 = id_16;
  module_0 modCall_1 (
      id_3,
      id_11,
      id_5
  );
  assign modCall_1.id_0 = 0;
endmodule
