/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.04
Build    : 1.0.42
Hash     : 85850e1
Date     : Apr 27 2024
Type     : Engineering
Log Time   : Mon Apr 29 08:30:07 2024 GMT

[ 13:30:07 ] Analysis has started
[ 13:30:07 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/mult_28x20_unsigned_regout/run_1/synth_1_1/analysis/mult_28x20_unsigned_regout_analyzer.cmd
[ 13:30:07 ] Duration: 110 ms. Max utilization: 44 MB
[ 13:30:07 ] Synthesize has started
[ 13:30:07 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/yosys -s mult_28x20_unsigned_regout.ys -l mult_28x20_unsigned_regout_synth.log
[ 13:32:26 ] Duration: 138797 ms. Max utilization: 128 MB
[ 13:32:26 ] Gate Simulation has started
[ 13:32:26 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/HDL_simulator/iverilog/bin/iverilog -DIVERILOG=1 -v -s co_sim_mult_28x20_unsigned_regout -I../../../../.././rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/.././rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/.././sim/co_sim_tb -y ../../../../.././rtl -Y .v -Y .sv -g2012 /nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/.././sim/co_sim_tb/co_sim_mult_28x20_unsigned_regout.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/mult_28x20_unsigned_regout/run_1/synth_1_1/synthesis/mult_28x20_unsigned_regout_post_synth.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/simlib.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/llatches_sim.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/BOOT_CLOCK.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DDR.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DELAY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES_CLK.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP19X2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DDR.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DELAY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_TEMPERATURE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/PLL.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_JTAG.v
[ 13:32:27 ] Duration: 708 ms. Max utilization: 4 MB
[ 13:32:27 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/HDL_simulator/iverilog/bin/vvp ./a.out -fst
[ 13:32:41 ] Duration: 14001 ms. Max utilization: 268 MB
[ 13:32:41 ] Packing has started
[ 13:32:41 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/mult_28x20_unsigned_regout/run_1/synth_1_1/synthesis/fabric_mult_28x20_unsigned_regout_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/mult_28x20_unsigned_regout/run_1/synth_1_1/impl_1_1_1/packing/fabric_mult_28x20_unsigned_regout_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report mult_28x20_unsigned_regout_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top mult_28x20_unsigned_regout --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/mult_28x20_unsigned_regout/run_1/synth_1_1/impl_1_1_1/packing/fabric_mult_28x20_unsigned_regout_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/mult_28x20_unsigned_regout/run_1/synth_1_1/impl_1_1_1/placement/fabric_mult_28x20_unsigned_regout_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/mult_28x20_unsigned_regout/run_1/synth_1_1/impl_1_1_1/routing/fabric_mult_28x20_unsigned_regout_post_synth.route --pack
[ 13:32:59 ] Duration: 18350 ms. Max utilization: 1166 MB
[ 13:32:59 ] Placement has started
[ 13:32:59 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/pin_c --csv /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/Virgo_Pin_Table.csv --blif /nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/mult_28x20_unsigned_regout/run_1/synth_1_1/synthesis/mult_28x20_unsigned_regout_post_synth.eblif --output mult_28x20_unsigned_regout_pin_loc.place --assign_unconstrained_pins in_define_order --edits /nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/mult_28x20_unsigned_regout/run_1/synth_1_1/synthesis/config.json
[ 13:32:59 ] Duration: 279 ms. Max utilization: 73 MB
[ 13:32:59 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/mult_28x20_unsigned_regout/run_1/synth_1_1/synthesis/fabric_mult_28x20_unsigned_regout_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/mult_28x20_unsigned_regout/run_1/synth_1_1/impl_1_1_1/packing/fabric_mult_28x20_unsigned_regout_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report mult_28x20_unsigned_regout_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top mult_28x20_unsigned_regout --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/mult_28x20_unsigned_regout/run_1/synth_1_1/impl_1_1_1/packing/fabric_mult_28x20_unsigned_regout_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/mult_28x20_unsigned_regout/run_1/synth_1_1/impl_1_1_1/placement/fabric_mult_28x20_unsigned_regout_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/mult_28x20_unsigned_regout/run_1/synth_1_1/impl_1_1_1/routing/fabric_mult_28x20_unsigned_regout_post_synth.route --place --fix_clusters mult_28x20_unsigned_regout_pin_loc.place
[ 13:34:23 ] Duration: 83569 ms. Max utilization: 978 MB
[ 13:34:23 ] Route has started
[ 13:34:23 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/mult_28x20_unsigned_regout/run_1/synth_1_1/synthesis/fabric_mult_28x20_unsigned_regout_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/mult_28x20_unsigned_regout/run_1/synth_1_1/impl_1_1_1/packing/fabric_mult_28x20_unsigned_regout_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report mult_28x20_unsigned_regout_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top mult_28x20_unsigned_regout --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/mult_28x20_unsigned_regout/run_1/synth_1_1/impl_1_1_1/packing/fabric_mult_28x20_unsigned_regout_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/mult_28x20_unsigned_regout/run_1/synth_1_1/impl_1_1_1/placement/fabric_mult_28x20_unsigned_regout_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/mult_28x20_unsigned_regout/run_1/synth_1_1/impl_1_1_1/routing/fabric_mult_28x20_unsigned_regout_post_synth.route --route
[ 13:35:11 ] Duration: 48098 ms. Max utilization: 898 MB
[ 13:35:11 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/finalize  /nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/mult_28x20_unsigned_regout/run_1/synth_1_1/impl_1_1_1/routing/fabric_mult_28x20_unsigned_regout_post_synthesis.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/mult_28x20_unsigned_regout/run_1/synth_1_1/impl_1_1_1/routing/fabric_mult_28x20_unsigned_regout_post_synthesis.v_
[ 13:35:11 ] Duration: 96 ms. Max utilization: 19 MB
[ 13:35:11 ] Post-PnR Simulation has started
[ 13:35:11 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/HDL_simulator/iverilog/bin/iverilog -DIVERILOG=1 -v -DPNR=1 -s co_sim_mult_28x20_unsigned_regout -I../../../../../.././rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/.././rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/.././sim/co_sim_tb -y ../../../../../.././rtl -Y .v -Y .sv -g2012 /nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/.././sim/co_sim_tb/co_sim_mult_28x20_unsigned_regout.v  /nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/mult_28x20_unsigned_regout/run_1/synth_1_1/synthesis/post_pnr_wrapper_mult_28x20_unsigned_regout_post_synth.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/mult_28x20_unsigned_regout/run_1/synth_1_1/impl_1_1_1/routing/fabric_mult_28x20_unsigned_regout_post_route.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/simlib.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/llatches_sim.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/BOOT_CLOCK.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DDR.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DELAY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES_CLK.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP19X2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DDR.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DELAY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_TEMPERATURE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/PLL.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_JTAG.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/primitives.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v
[ 13:35:12 ] Duration: 697 ms. Max utilization: 4 MB
[ 13:35:12 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/HDL_simulator/iverilog/bin/vvp ./a.out -fst
[ 13:35:17 ] Duration: 5059 ms. Max utilization: 242 MB
[ 13:35:17 ] TimingAnalysis has started
[ 13:35:17 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/mult_28x20_unsigned_regout/run_1/synth_1_1/synthesis/fabric_mult_28x20_unsigned_regout_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/mult_28x20_unsigned_regout/run_1/synth_1_1/impl_1_1_1/packing/fabric_mult_28x20_unsigned_regout_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report mult_28x20_unsigned_regout_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top mult_28x20_unsigned_regout --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/mult_28x20_unsigned_regout/run_1/synth_1_1/impl_1_1_1/packing/fabric_mult_28x20_unsigned_regout_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/mult_28x20_unsigned_regout/run_1/synth_1_1/impl_1_1_1/placement/fabric_mult_28x20_unsigned_regout_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/mult_28x20_unsigned_regout/run_1/synth_1_1/impl_1_1_1/routing/fabric_mult_28x20_unsigned_regout_post_synth.route --analysis
[ 13:35:33 ] Duration: 16218 ms. Max utilization: 896 MB
[ 13:35:33 ] PowerAnalysis has started
[ 13:35:33 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/yosys -s pw_extract.ys -l mult_28x20_unsigned_regout_power.log
[ 13:35:34 ] Duration: 312 ms. Max utilization: 62 MB
