<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>ChibiOS/RT: Core Port Implementation</title>
<link href="custom.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table style="text-align: center; width: 100%;" border="0"
 cellpadding="2" cellspacing="2">
  <tbody>
    <tr>
      <td style="width: 80px;"><img alt="ChibiOS/RT Logo" src="logo_small.png"></td>
      <td><big><big>ChibiOS/RT</big></big><br><br>Architecture - Reference Manual - Guides</td>
      <td style="width: 80px;"></td>
    </tr>
  </tbody>
</table>
<hr size="1">
<!-- Generated by Doxygen 1.6.3 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>Core Port Implementation<br/>
<small>
[<a class="el" href="group___a_r_m7.html">ARM7TDMI</a>]</small>
</h1>
<p>ARM7 specific port code, structures and macros.  
<a href="#_details">More...</a></p>

<p><div class="dynheader">
Collaboration diagram for Core Port Implementation:</div>
<div class="dynsection">
<center><table><tr><td><img src="group___a_r_m7___c_o_r_e.png" border="0" alt="" usemap="#group______a__r__m7______c__o__r__e_map"/>
<map name="group______a__r__m7______c__o__r__e_map" id="group______a__r__m7______c__o__r__e">
<area shape="rect" href="group___a_r_m7.html" title="ARM7TDMI" alt="" coords="7,5,79,29"/></map></td></tr></table></center>
</div>
</p>
<hr/><a name="_details"></a><h2>Description</h2>
<p>ARM7 specific port code, structures and macros. </p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m7___c_o_r_e.html#gaf2e27617784a1bc15ea599f3efe3e6ae">CH_ARCHITECTURE_ARM7</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">If enabled allows the idle thread to enter a low power mode.  <a href="#gaf2e27617784a1bc15ea599f3efe3e6ae"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m7___c_o_r_e.html#gaee128c531d64d5a635def6857fef3179">CH_ARCHITECTURE_NAME</a>&nbsp;&nbsp;&nbsp;&quot;ARM&quot;</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Name of the implemented architecture.  <a href="#gaee128c531d64d5a635def6857fef3179"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m7___c_o_r_e.html#gad807bcd87b78f852f9cdf25022c0f11b">CH_CORE_VARIANT_NAME</a>&nbsp;&nbsp;&nbsp;&quot;ARM7TDMI&quot;</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Name of the architecture variant (optional).  <a href="#gad807bcd87b78f852f9cdf25022c0f11b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m7___c_o_r_e.html#gaf5777aa68e4c4786b577953c7237a95d">SETUP_CONTEXT</a>(workspace, wsize, pf, arg)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Platform dependent part of the <code><a class="el" href="group__threads.html#ga79f6f4475974671b7f5d57ce804de8cb" title="Initializes a new thread.">chThdInit()</a></code> API.  <a href="#gaf5777aa68e4c4786b577953c7237a95d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m7___c_o_r_e.html#gaf470de5c7ee71a407e5c7e0c5825af35">IDLE_THREAD_STACK_SIZE</a>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Stack size for the system idle thread.  <a href="#gaf470de5c7ee71a407e5c7e0c5825af35"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m7___c_o_r_e.html#ga010023936d16c8077e8cafa28ea3fc25">INT_REQUIRED_STACK</a>&nbsp;&nbsp;&nbsp;0x10</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Per-thread stack overhead for interrupts servicing.  <a href="#ga010023936d16c8077e8cafa28ea3fc25"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m7___c_o_r_e.html#gaae5413761dbdc6dd267ba0d43a9098ac">STACK_ALIGN</a>(n)&nbsp;&nbsp;&nbsp;((((n) - 1) | (sizeof(<a class="el" href="structstkalign__t.html">stkalign_t</a>) - 1)) + 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enforces a correct alignment for a stack area size value.  <a href="#gaae5413761dbdc6dd267ba0d43a9098ac"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m7___c_o_r_e.html#gaf7a83c1c8bde96b77299c36dc598d33d">THD_WA_SIZE</a>(n)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Computes the thread working area global size.  <a href="#gaf7a83c1c8bde96b77299c36dc598d33d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m7___c_o_r_e.html#gac8b681d521d3b6c25e7a0304674732c9">WORKING_AREA</a>(s, n)&nbsp;&nbsp;&nbsp;<a class="el" href="structstkalign__t.html">stkalign_t</a> s[THD_WA_SIZE(n) / sizeof(<a class="el" href="structstkalign__t.html">stkalign_t</a>)];</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Static working area allocation.  <a href="#gac8b681d521d3b6c25e7a0304674732c9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m7___c_o_r_e.html#gaf1bf4fcf135197fa2b8faf1935a25186">PORT_IRQ_PROLOGUE</a>()</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">IRQ prologue code.  <a href="#gaf1bf4fcf135197fa2b8faf1935a25186"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m7___c_o_r_e.html#ga65dc6ecfb3cd68961f7abde3a25c2260">PORT_IRQ_EPILOGUE</a>()</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">IRQ epilogue code.  <a href="#ga65dc6ecfb3cd68961f7abde3a25c2260"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m7___c_o_r_e.html#gae312af21c95e70c459af69c298eb0f9a">PORT_IRQ_HANDLER</a>(id)&nbsp;&nbsp;&nbsp;<a class="el" href="group___a_r_m_c_mx___c_o_r_e.html#gadb1276c6bdf715206ee694f223112e30">__attribute__</a>((naked)) void id(void)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">IRQ handler function declaration.  <a href="#gae312af21c95e70c459af69c298eb0f9a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m7___c_o_r_e.html#ga14d1e819dc6e26882fce8ace5e8cfe5c">PORT_FAST_IRQ_HANDLER</a>(id)&nbsp;&nbsp;&nbsp;<a class="el" href="group___a_r_m_c_mx___c_o_r_e.html#gadb1276c6bdf715206ee694f223112e30">__attribute__</a>((interrupt(&quot;FIQ&quot;))) void id(void)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Fast IRQ handler function declaration.  <a href="#ga14d1e819dc6e26882fce8ace5e8cfe5c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m7___c_o_r_e.html#gad578b42e3b7f6ae06bba75b126d2ebc7">port_init</a>()</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Port-related initialization code.  <a href="#gad578b42e3b7f6ae06bba75b126d2ebc7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m7___c_o_r_e.html#ga1cf8b72295ed32b0ca430dd4e8b5f8ee">port_lock</a>()&nbsp;&nbsp;&nbsp;asm volatile (&quot;msr     CPSR_c, #0x9F&quot;)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Kernel-lock action.  <a href="#ga1cf8b72295ed32b0ca430dd4e8b5f8ee"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m7___c_o_r_e.html#gac22869cbf9bc573296c8ec967550352a">port_unlock</a>()&nbsp;&nbsp;&nbsp;asm volatile (&quot;msr     CPSR_c, #0x1F&quot;)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Kernel-unlock action.  <a href="#gac22869cbf9bc573296c8ec967550352a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m7___c_o_r_e.html#gaf30f212866f3842e35ccb005c68eb5b8">port_lock_from_isr</a>()</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Kernel-lock action from an interrupt handler.  <a href="#gaf30f212866f3842e35ccb005c68eb5b8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m7___c_o_r_e.html#ga6f89abaec40267c95d93cb6d4e519f5a">port_unlock_from_isr</a>()</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Kernel-unlock action from an interrupt handler.  <a href="#ga6f89abaec40267c95d93cb6d4e519f5a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m7___c_o_r_e.html#ga099cf2ed216aa0362bb86b9f47f6aabd">port_disable</a>()</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Disables all the interrupt sources.  <a href="#ga099cf2ed216aa0362bb86b9f47f6aabd"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m7___c_o_r_e.html#gab4901a0712df90e25859d8d47f1a8d28">port_suspend</a>()&nbsp;&nbsp;&nbsp;asm volatile (&quot;msr     CPSR_c, #0x9F&quot;)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Disables the interrupt sources below kernel-level priority.  <a href="#gab4901a0712df90e25859d8d47f1a8d28"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m7___c_o_r_e.html#ga712a7d9ffe3c72a3c164ff50c69ab66d">port_enable</a>()&nbsp;&nbsp;&nbsp;asm volatile (&quot;msr     CPSR_c, #0x1F&quot;)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enables all the interrupt sources.  <a href="#ga712a7d9ffe3c72a3c164ff50c69ab66d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m7___c_o_r_e.html#gacc9d69f00e5be735f0cd4b5af2ec0641">port_switch</a>(ntp, otp)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Performs a context switch between two threads.  <a href="#gacc9d69f00e5be735f0cd4b5af2ec0641"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m7___c_o_r_e.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a>&nbsp;&nbsp;&nbsp;inline</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Inline function modifier.  <a href="#ga2eb6f9e0395b47b8d5e3eeae4fe0c116"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m7___c_o_r_e.html#ga8883267a1c9ca4a465f53b8030f1deb3">ROMCONST</a>&nbsp;&nbsp;&nbsp;const</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ROM constant modifier.  <a href="#ga8883267a1c9ca4a465f53b8030f1deb3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m7___c_o_r_e.html#ga33623da05bb55497534c3dc26ebebeb2">PACK_STRUCT_STRUCT</a>&nbsp;&nbsp;&nbsp;<a class="el" href="group___a_r_m_c_mx___c_o_r_e.html#gadb1276c6bdf715206ee694f223112e30">__attribute__</a>((packed))</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Packed structure modifier (within).  <a href="#ga33623da05bb55497534c3dc26ebebeb2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m7___c_o_r_e.html#ga73199061891adf1b912d20835c7d5e96">PACK_STRUCT_BEGIN</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Packed structure modifier (before).  <a href="#ga73199061891adf1b912d20835c7d5e96"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m7___c_o_r_e.html#ga465fef70f294e21cbf4ea51fc342f20e">PACK_STRUCT_END</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Packed structure modifier (after).  <a href="#ga465fef70f294e21cbf4ea51fc342f20e"></a><br/></td></tr>
<tr><td colspan="2"><h2>Typedefs</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="group___s_t_m8___c_o_r_e.html#ga06896e8c53f721507066c079052171f8">uint32_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m7___c_o_r_e.html#gaddbadbd04757fc134d1d5995055ee778">stkalign_t</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">32 bits stack and memory alignment enforcement.  <a href="#gaddbadbd04757fc134d1d5995055ee778"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef void *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m7___c_o_r_e.html#ga735acef63faba808a517f820bc81caf5">regarm_t</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Generic ARM register.  <a href="#ga735acef63faba808a517f820bc81caf5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="group___s_t_m8___c_o_r_e.html#ga2ba621978a511250f7250fb10e05ffbe">int32_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m7___c_o_r_e.html#ga7556af1cb61728b53228fa3af1c851de">bool_t</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="group___s_t_m8___c_o_r_e.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m7___c_o_r_e.html#ga6a5d8a9ab4f4a012d6763548c3b21ec7">tmode_t</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="group___s_t_m8___c_o_r_e.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m7___c_o_r_e.html#ga52d7ed152360a74632afa37bbeeca7ca">tstate_t</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="group___s_t_m8___c_o_r_e.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m7___c_o_r_e.html#ga205898ea166481281fec650f2a7e85a3">trefs_t</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="group___s_t_m8___c_o_r_e.html#ga06896e8c53f721507066c079052171f8">uint32_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m7___c_o_r_e.html#ga5f2488ba73e5969cbc0f7033735374ee">tprio_t</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="group___s_t_m8___c_o_r_e.html#ga2ba621978a511250f7250fb10e05ffbe">int32_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m7___c_o_r_e.html#ga35bcb0c321cd7bc45bf1a11fa17ebdd3">msg_t</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="group___s_t_m8___c_o_r_e.html#ga2ba621978a511250f7250fb10e05ffbe">int32_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m7___c_o_r_e.html#gada5ed33935b8347e213aeb76582642e7">eventid_t</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="group___s_t_m8___c_o_r_e.html#ga06896e8c53f721507066c079052171f8">uint32_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m7___c_o_r_e.html#gabff0c32475baf20ea8c5c710d6e8b708">eventmask_t</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="group___s_t_m8___c_o_r_e.html#ga06896e8c53f721507066c079052171f8">uint32_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m7___c_o_r_e.html#gae3e32a98d431a02106616da3071832dd">systime_t</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="group___s_t_m8___c_o_r_e.html#ga2ba621978a511250f7250fb10e05ffbe">int32_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m7___c_o_r_e.html#ga090b3bab5602157ebf706a44041dc05e">cnt_t</a></td></tr>
<tr><td colspan="2"><h2>Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m7___c_o_r_e.html#gaffa627cc34d473a5c1b00810798c1592">port_halt</a> (void)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m7___c_o_r_e.html#ga0ef5f090a97bb3e66c7d9da7c4af3c52">_port_thread_start</a> (void)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Start a thread by invoking its work function.  <a href="#ga0ef5f090a97bb3e66c7d9da7c4af3c52"></a><br/></td></tr>
</table>
<hr/><h2>Define Documentation</h2>
<a class="anchor" id="gaf2e27617784a1bc15ea599f3efe3e6ae"></a><!-- doxytag: member="ports/GCC/ARM7/chcore.h::CH_ARCHITECTURE_ARM7" ref="gaf2e27617784a1bc15ea599f3efe3e6ae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CH_ARCHITECTURE_ARM7</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>If enabled allows the idle thread to enter a low power mode. </p>
<p>Macro defining the ARM7 architecture. </p>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m7_2chcore_8h_source.html#l00049">49</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m7_2chcore_8h_source.html">ports/GCC/ARM7/chcore.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaee128c531d64d5a635def6857fef3179"></a><!-- doxytag: member="ports/GCC/ARM7/chcore.h::CH_ARCHITECTURE_NAME" ref="gaee128c531d64d5a635def6857fef3179" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CH_ARCHITECTURE_NAME&nbsp;&nbsp;&nbsp;&quot;ARM&quot;</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Name of the implemented architecture. </p>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m7_2chcore_8h_source.html#l00054">54</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m7_2chcore_8h_source.html">ports/GCC/ARM7/chcore.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad807bcd87b78f852f9cdf25022c0f11b"></a><!-- doxytag: member="ports/GCC/ARM7/chcore.h::CH_CORE_VARIANT_NAME" ref="gad807bcd87b78f852f9cdf25022c0f11b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CH_CORE_VARIANT_NAME&nbsp;&nbsp;&nbsp;&quot;ARM7TDMI&quot;</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Name of the architecture variant (optional). </p>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m7_2chcore_8h_source.html#l00059">59</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m7_2chcore_8h_source.html">ports/GCC/ARM7/chcore.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf5777aa68e4c4786b577953c7237a95d"></a><!-- doxytag: member="ports/GCC/ARM7/chcore.h::SETUP_CONTEXT" ref="gaf5777aa68e4c4786b577953c7237a95d" args="(workspace, wsize, pf, arg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SETUP_CONTEXT</td>
          <td>(</td>
          <td class="paramtype">workspace, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">wsize, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">pf, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">arg&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">{                          \
  tp-&gt;p_ctx.r13 = (<span class="keyword">struct </span><a class="code" href="structintctx.html" title="System saved context.">intctx</a> *)((<a class="code" href="group___s_t_m8___c_o_r_e.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *)workspace +                  \
                                     wsize -                                \
                                     <span class="keyword">sizeof</span>(<span class="keyword">struct </span><a class="code" href="structintctx.html" title="System saved context.">intctx</a>));                \
  tp-&gt;p_ctx.r13-&gt;r4 = pf;                                                   \
  tp-&gt;p_ctx.r13-&gt;r5 = arg;                                                  \
  tp-&gt;p_ctx.r13-&gt;lr = <a class="code" href="group___a_v_r___c_o_r_e.html#ga0ef5f090a97bb3e66c7d9da7c4af3c52" title="Start a thread by invoking its work function.">_port_thread_start</a>;                                   \
}
</pre></div>
<p>Platform dependent part of the <code><a class="el" href="group__threads.html#ga79f6f4475974671b7f5d57ce804de8cb" title="Initializes a new thread.">chThdInit()</a></code> API. </p>
<p>This code usually setup the context switching frame represented by an <code>intctx</code> structure. </p>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m7_2chcore_8h_source.html#l00127">127</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m7_2chcore_8h_source.html">ports/GCC/ARM7/chcore.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf470de5c7ee71a407e5c7e0c5825af35"></a><!-- doxytag: member="ports/GCC/ARM7/chcore.h::IDLE_THREAD_STACK_SIZE" ref="gaf470de5c7ee71a407e5c7e0c5825af35" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDLE_THREAD_STACK_SIZE&nbsp;&nbsp;&nbsp;4</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Stack size for the system idle thread. </p>
<p>This size depends on the idle thread implementation, usually the idle thread should take no more space than those reserved by <code>INT_REQUIRED_STACK</code>. </p>
<dl class="note"><dt><b>Note:</b></dt><dd>In this port it is set to 4 because the idle thread does have a stack frame when compiling without optimizations. </dd></dl>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m7_2chcore_8h_source.html#l00145">145</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m7_2chcore_8h_source.html">ports/GCC/ARM7/chcore.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga010023936d16c8077e8cafa28ea3fc25"></a><!-- doxytag: member="ports/GCC/ARM7/chcore.h::INT_REQUIRED_STACK" ref="ga010023936d16c8077e8cafa28ea3fc25" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INT_REQUIRED_STACK&nbsp;&nbsp;&nbsp;0x10</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Per-thread stack overhead for interrupts servicing. </p>
<p>This constant is used in the calculation of the correct working area size. This value can be zero on those architecture where there is a separate interrupt stack and the stack space between <code>intctx</code> and <code>extctx</code> is known to be zero. </p>
<dl class="note"><dt><b>Note:</b></dt><dd>In this port 0x10 is a safe value, it can be reduced after careful analysis of the generated code. </dd></dl>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m7_2chcore_8h_source.html#l00159">159</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m7_2chcore_8h_source.html">ports/GCC/ARM7/chcore.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaae5413761dbdc6dd267ba0d43a9098ac"></a><!-- doxytag: member="ports/GCC/ARM7/chcore.h::STACK_ALIGN" ref="gaae5413761dbdc6dd267ba0d43a9098ac" args="(n)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STACK_ALIGN</td>
          <td>(</td>
          <td class="paramtype">n&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;((((n) - 1) | (sizeof(<a class="el" href="structstkalign__t.html">stkalign_t</a>) - 1)) + 1)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Enforces a correct alignment for a stack area size value. </p>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m7_2chcore_8h_source.html#l00165">165</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m7_2chcore_8h_source.html">ports/GCC/ARM7/chcore.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf7a83c1c8bde96b77299c36dc598d33d"></a><!-- doxytag: member="ports/GCC/ARM7/chcore.h::THD_WA_SIZE" ref="gaf7a83c1c8bde96b77299c36dc598d33d" args="(n)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define THD_WA_SIZE</td>
          <td>(</td>
          <td class="paramtype">n&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment"><a class="code" href="group__core.html#gaae5413761dbdc6dd267ba0d43a9098ac" title="Enforces a correct alignment for a stack area size value.">STACK_ALIGN</a>(<span class="keyword">sizeof</span>(<a class="code" href="struct_thread.html" title="Structure representing a thread.">Thread</a>) +                         \
                                   <span class="keyword">sizeof</span>(<span class="keyword">struct</span> <a class="code" href="structintctx.html" title="System saved context.">intctx</a>) +                  \
                                   <span class="keyword">sizeof</span>(<span class="keyword">struct</span> <a class="code" href="structextctx.html" title="Interrupt saved context.">extctx</a>) +                  \
                                  (n) + (<a class="code" href="group__core.html#ga010023936d16c8077e8cafa28ea3fc25" title="Stack size for the system idle thread.">INT_REQUIRED_STACK</a>))
</pre></div>
<p>Computes the thread working area global size. </p>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m7_2chcore_8h_source.html#l00170">170</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m7_2chcore_8h_source.html">ports/GCC/ARM7/chcore.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac8b681d521d3b6c25e7a0304674732c9"></a><!-- doxytag: member="ports/GCC/ARM7/chcore.h::WORKING_AREA" ref="gac8b681d521d3b6c25e7a0304674732c9" args="(s, n)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WORKING_AREA</td>
          <td>(</td>
          <td class="paramtype">s, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">n&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;<a class="el" href="structstkalign__t.html">stkalign_t</a> s[THD_WA_SIZE(n) / sizeof(<a class="el" href="structstkalign__t.html">stkalign_t</a>)];</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Static working area allocation. </p>
<p>This macro is used to allocate a static thread working area aligned as both position and size. </p>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m7_2chcore_8h_source.html#l00180">180</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m7_2chcore_8h_source.html">ports/GCC/ARM7/chcore.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf1bf4fcf135197fa2b8faf1935a25186"></a><!-- doxytag: member="ports/GCC/ARM7/chcore.h::PORT_IRQ_PROLOGUE" ref="gaf1bf4fcf135197fa2b8faf1935a25186" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT_IRQ_PROLOGUE</td>
          <td>(</td>
&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">{                                               \
  <span class="keyword">asm</span> <span class="keyword">volatile</span> (<span class="stringliteral">&quot;stmfd    sp!, {r0-r3, r12, lr}&quot;</span>);                          \
}
</pre></div>
<p>IRQ prologue code. </p>
<p>This macro must be inserted at the start of all IRQ handlers enabled to invoke system APIs. </p>
<dl class="note"><dt><b>Note:</b></dt><dd>This macro has a different implementation depending if compiled in ARM or THUMB mode. </dd>
<dd>
The THUMB implementation starts with ARM code because interrupt vectors are always invoked in ARM mode regardless the bit 0 value. The switch in THUMB mode is done in the function prologue so it is transparent to the user code. </dd></dl>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m7_2chcore_8h_source.html#l00202">202</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m7_2chcore_8h_source.html">ports/GCC/ARM7/chcore.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga65dc6ecfb3cd68961f7abde3a25c2260"></a><!-- doxytag: member="ports/GCC/ARM7/chcore.h::PORT_IRQ_EPILOGUE" ref="ga65dc6ecfb3cd68961f7abde3a25c2260" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT_IRQ_EPILOGUE</td>
          <td>(</td>
&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">{                                               \
  <span class="keyword">asm</span> <span class="keyword">volatile</span> (<span class="stringliteral">&quot;b       _port_irq_common&quot;</span>);                                \
}
</pre></div>
<p>IRQ epilogue code. </p>
<p>This macro must be inserted at the end of all IRQ handlers enabled to invoke system APIs. </p>
<dl class="note"><dt><b>Note:</b></dt><dd>This macro has a different implementation depending if compiled in ARM or THUMB mode. </dd></dl>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m7_2chcore_8h_source.html#l00220">220</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m7_2chcore_8h_source.html">ports/GCC/ARM7/chcore.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae312af21c95e70c459af69c298eb0f9a"></a><!-- doxytag: member="ports/GCC/ARM7/chcore.h::PORT_IRQ_HANDLER" ref="gae312af21c95e70c459af69c298eb0f9a" args="(id)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT_IRQ_HANDLER</td>
          <td>(</td>
          <td class="paramtype">id&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;<a class="el" href="group___a_r_m_c_mx___c_o_r_e.html#gadb1276c6bdf715206ee694f223112e30">__attribute__</a>((naked)) void id(void)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>IRQ handler function declaration. </p>
<dl class="note"><dt><b>Note:</b></dt><dd><code>id</code> can be a function name or a vector number depending on the port implementation. </dd></dl>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m7_2chcore_8h_source.html#l00230">230</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m7_2chcore_8h_source.html">ports/GCC/ARM7/chcore.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga14d1e819dc6e26882fce8ace5e8cfe5c"></a><!-- doxytag: member="ports/GCC/ARM7/chcore.h::PORT_FAST_IRQ_HANDLER" ref="ga14d1e819dc6e26882fce8ace5e8cfe5c" args="(id)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT_FAST_IRQ_HANDLER</td>
          <td>(</td>
          <td class="paramtype">id&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;<a class="el" href="group___a_r_m_c_mx___c_o_r_e.html#gadb1276c6bdf715206ee694f223112e30">__attribute__</a>((interrupt(&quot;FIQ&quot;))) void id(void)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Fast IRQ handler function declaration. </p>
<dl class="note"><dt><b>Note:</b></dt><dd><code>id</code> can be a function name or a vector number depending on the port implementation. </dd></dl>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m7_2chcore_8h_source.html#l00237">237</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m7_2chcore_8h_source.html">ports/GCC/ARM7/chcore.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad578b42e3b7f6ae06bba75b126d2ebc7"></a><!-- doxytag: member="ports/GCC/ARM7/chcore.h::port_init" ref="gad578b42e3b7f6ae06bba75b126d2ebc7" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define port_init</td>
          <td>(</td>
          <td class="paramtype">void&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Port-related initialization code. </p>
<dl class="note"><dt><b>Note:</b></dt><dd>This function is empty in this port. </dd></dl>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m7_2chcore_8h_source.html#l00244">244</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m7_2chcore_8h_source.html">ports/GCC/ARM7/chcore.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1cf8b72295ed32b0ca430dd4e8b5f8ee"></a><!-- doxytag: member="ports/GCC/ARM7/chcore.h::port_lock" ref="ga1cf8b72295ed32b0ca430dd4e8b5f8ee" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define port_lock</td>
          <td>(</td>
          <td class="paramtype">void&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;asm volatile (&quot;msr     CPSR_c, #0x9F&quot;)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Kernel-lock action. </p>
<p>Usually this function just disables interrupts but may perform more actions. </p>
<dl class="note"><dt><b>Note:</b></dt><dd>In this port it disables the IRQ sources and keeps FIQ sources enabled. </dd></dl>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m7_2chcore_8h_source.html#l00258">258</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m7_2chcore_8h_source.html">ports/GCC/ARM7/chcore.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac22869cbf9bc573296c8ec967550352a"></a><!-- doxytag: member="ports/GCC/ARM7/chcore.h::port_unlock" ref="gac22869cbf9bc573296c8ec967550352a" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define port_unlock</td>
          <td>(</td>
          <td class="paramtype">void&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;asm volatile (&quot;msr     CPSR_c, #0x1F&quot;)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Kernel-unlock action. </p>
<p>Usually this function just disables interrupts but may perform more actions. </p>
<dl class="note"><dt><b>Note:</b></dt><dd>In this port it enables both the IRQ and FIQ sources. </dd></dl>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m7_2chcore_8h_source.html#l00272">272</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m7_2chcore_8h_source.html">ports/GCC/ARM7/chcore.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf30f212866f3842e35ccb005c68eb5b8"></a><!-- doxytag: member="ports/GCC/ARM7/chcore.h::port_lock_from_isr" ref="gaf30f212866f3842e35ccb005c68eb5b8" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define port_lock_from_isr</td>
          <td>(</td>
          <td class="paramtype">void&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Kernel-lock action from an interrupt handler. </p>
<p>This function is invoked before invoking I-class APIs from interrupt handlers. The implementation is architecture dependent, in its simplest form it is void. </p>
<dl class="note"><dt><b>Note:</b></dt><dd>Empty in this port. </dd></dl>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m7_2chcore_8h_source.html#l00282">282</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m7_2chcore_8h_source.html">ports/GCC/ARM7/chcore.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6f89abaec40267c95d93cb6d4e519f5a"></a><!-- doxytag: member="ports/GCC/ARM7/chcore.h::port_unlock_from_isr" ref="ga6f89abaec40267c95d93cb6d4e519f5a" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define port_unlock_from_isr</td>
          <td>(</td>
          <td class="paramtype">void&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Kernel-unlock action from an interrupt handler. </p>
<p>This function is invoked after invoking I-class APIs from interrupt handlers. The implementation is architecture dependent, in its simplest form it is void. </p>
<dl class="note"><dt><b>Note:</b></dt><dd>Empty in this port. </dd></dl>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m7_2chcore_8h_source.html#l00291">291</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m7_2chcore_8h_source.html">ports/GCC/ARM7/chcore.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga099cf2ed216aa0362bb86b9f47f6aabd"></a><!-- doxytag: member="ports/GCC/ARM7/chcore.h::port_disable" ref="ga099cf2ed216aa0362bb86b9f47f6aabd" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define port_disable</td>
          <td>(</td>
          <td class="paramtype">void&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">{                                                    \
  <span class="keyword">asm</span> <span class="keyword">volatile</span> (<span class="stringliteral">&quot;mrs     r3, CPSR                       \n\t&quot;</span>               \
                <span class="stringliteral">&quot;orr     r3, #0x80                      \n\t&quot;</span>               \
                <span class="stringliteral">&quot;msr     CPSR_c, r3                     \n\t&quot;</span>               \
                <span class="stringliteral">&quot;orr     r3, #0x40                      \n\t&quot;</span>               \
                <span class="stringliteral">&quot;msr     CPSR_c, r3&quot;</span> : : : <span class="stringliteral">&quot;r3&quot;</span>);                           \
}
</pre></div>
<p>Disables all the interrupt sources. </p>
<dl class="note"><dt><b>Note:</b></dt><dd>Of course non maskable interrupt sources are not included. </dd>
<dd>
In this port it disables both the IRQ and FIQ sources. </dd>
<dd>
Implements a workaround for spurious interrupts taken from the NXP LPC214x datasheet. </dd></dl>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m7_2chcore_8h_source.html#l00305">305</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m7_2chcore_8h_source.html">ports/GCC/ARM7/chcore.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab4901a0712df90e25859d8d47f1a8d28"></a><!-- doxytag: member="ports/GCC/ARM7/chcore.h::port_suspend" ref="gab4901a0712df90e25859d8d47f1a8d28" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define port_suspend</td>
          <td>(</td>
          <td class="paramtype">void&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;asm volatile (&quot;msr     CPSR_c, #0x9F&quot;)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Disables the interrupt sources below kernel-level priority. </p>
<dl class="note"><dt><b>Note:</b></dt><dd>Interrupt sources above kernel level remains enabled. </dd>
<dd>
In this port it disables the IRQ sources and enables the FIQ sources. </dd></dl>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m7_2chcore_8h_source.html#l00325">325</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m7_2chcore_8h_source.html">ports/GCC/ARM7/chcore.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga712a7d9ffe3c72a3c164ff50c69ab66d"></a><!-- doxytag: member="ports/GCC/ARM7/chcore.h::port_enable" ref="ga712a7d9ffe3c72a3c164ff50c69ab66d" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define port_enable</td>
          <td>(</td>
          <td class="paramtype">void&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;asm volatile (&quot;msr     CPSR_c, #0x1F&quot;)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Enables all the interrupt sources. </p>
<dl class="note"><dt><b>Note:</b></dt><dd>In this port it enables both the IRQ and FIQ sources. </dd></dl>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m7_2chcore_8h_source.html#l00337">337</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m7_2chcore_8h_source.html">ports/GCC/ARM7/chcore.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacc9d69f00e5be735f0cd4b5af2ec0641"></a><!-- doxytag: member="ports/GCC/ARM7/chcore.h::port_switch" ref="gacc9d69f00e5be735f0cd4b5af2ec0641" args="(ntp, otp)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define port_switch</td>
          <td>(</td>
          <td class="paramtype">ntp, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">otp&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">{                                             \
  <span class="keyword">register</span> <a class="code" href="struct_thread.html" title="Structure representing a thread.">Thread</a> *_ntp <span class="keyword">asm</span> (<span class="stringliteral">&quot;r0&quot;</span>) = (ntp);                                 \
  <span class="keyword">register</span> <a class="code" href="struct_thread.html" title="Structure representing a thread.">Thread</a> *_otp <span class="keyword">asm</span> (<span class="stringliteral">&quot;r1&quot;</span>) = (otp);                                 \
  <span class="keyword">register</span> <span class="keywordtype">char</span> *sp <span class="keyword">asm</span> (<span class="stringliteral">&quot;sp&quot;</span>);                                             \
  <span class="keywordflow">if</span> (sp - <span class="keyword">sizeof</span>(<span class="keyword">struct</span> <a class="code" href="structintctx.html" title="System saved context.">intctx</a>) - <span class="keyword">sizeof</span>(<a class="code" href="struct_thread.html" title="Structure representing a thread.">Thread</a>) &lt; (<span class="keywordtype">char</span> *)_otp)           \
    <span class="keyword">asm</span> <span class="keyword">volatile</span> (<span class="stringliteral">&quot;mov     r0, #0                               \n\t&quot;</span>       \
                  <span class="stringliteral">&quot;b       chDbgPanic&quot;</span>);                                    \
  _port_switch_arm(_ntp, _otp);                                             \
}
</pre></div>
<p>Performs a context switch between two threads. </p>
<p>This is the most critical code in any port, this function is responsible for the context switch between 2 threads. </p>
<dl class="note"><dt><b>Note:</b></dt><dd>The implementation of this code affects <b>directly</b> the context switch performance so optimize here as much as you can. </dd>
<dd>
Implemented as inlined code for performance reasons.</dd></dl>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"><tt>[in]</tt>&nbsp;</td><td valign="top"><em>ntp</em>&nbsp;</td><td>the thread to be switched in </td></tr>
    <tr><td valign="top"><tt>[in]</tt>&nbsp;</td><td valign="top"><em>otp</em>&nbsp;</td><td>the thread to be switched out </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m7_2chcore_8h_source.html#l00368">368</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m7_2chcore_8h_source.html">ports/GCC/ARM7/chcore.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2eb6f9e0395b47b8d5e3eeae4fe0c116"></a><!-- doxytag: member="ports/GCC/ARM7/chtypes.h::INLINE" ref="ga2eb6f9e0395b47b8d5e3eeae4fe0c116" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INLINE&nbsp;&nbsp;&nbsp;inline</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Inline function modifier. </p>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m7_2chtypes_8h_source.html#l00061">61</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m7_2chtypes_8h_source.html">ports/GCC/ARM7/chtypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8883267a1c9ca4a465f53b8030f1deb3"></a><!-- doxytag: member="ports/GCC/ARM7/chtypes.h::ROMCONST" ref="ga8883267a1c9ca4a465f53b8030f1deb3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ROMCONST&nbsp;&nbsp;&nbsp;const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ROM constant modifier. </p>
<dl class="note"><dt><b>Note:</b></dt><dd>It is set to use the "const" keyword in this port. </dd></dl>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m7_2chtypes_8h_source.html#l00067">67</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m7_2chtypes_8h_source.html">ports/GCC/ARM7/chtypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga33623da05bb55497534c3dc26ebebeb2"></a><!-- doxytag: member="ports/GCC/ARM7/chtypes.h::PACK_STRUCT_STRUCT" ref="ga33623da05bb55497534c3dc26ebebeb2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PACK_STRUCT_STRUCT&nbsp;&nbsp;&nbsp;<a class="el" href="group___a_r_m_c_mx___c_o_r_e.html#gadb1276c6bdf715206ee694f223112e30">__attribute__</a>((packed))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Packed structure modifier (within). </p>
<dl class="note"><dt><b>Note:</b></dt><dd>It uses the "packed" GCC attribute. </dd></dl>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m7_2chtypes_8h_source.html#l00073">73</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m7_2chtypes_8h_source.html">ports/GCC/ARM7/chtypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga73199061891adf1b912d20835c7d5e96"></a><!-- doxytag: member="ports/GCC/ARM7/chtypes.h::PACK_STRUCT_BEGIN" ref="ga73199061891adf1b912d20835c7d5e96" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PACK_STRUCT_BEGIN</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Packed structure modifier (before). </p>
<dl class="note"><dt><b>Note:</b></dt><dd>Empty in this port. </dd></dl>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m7_2chtypes_8h_source.html#l00079">79</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m7_2chtypes_8h_source.html">ports/GCC/ARM7/chtypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga465fef70f294e21cbf4ea51fc342f20e"></a><!-- doxytag: member="ports/GCC/ARM7/chtypes.h::PACK_STRUCT_END" ref="ga465fef70f294e21cbf4ea51fc342f20e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PACK_STRUCT_END</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Packed structure modifier (after). </p>
<dl class="note"><dt><b>Note:</b></dt><dd>Empty in this port. </dd></dl>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m7_2chtypes_8h_source.html#l00085">85</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m7_2chtypes_8h_source.html">ports/GCC/ARM7/chtypes.h</a>.</p>

</div>
</div>
<hr/><h2>Typedef Documentation</h2>
<a class="anchor" id="gaddbadbd04757fc134d1d5995055ee778"></a><!-- doxytag: member="ports/GCC/ARM7/chcore.h::stkalign_t" ref="gaddbadbd04757fc134d1d5995055ee778" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="group___s_t_m8___c_o_r_e.html#ga06896e8c53f721507066c079052171f8">uint32_t</a> <a class="el" href="structstkalign__t.html">stkalign_t</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>32 bits stack and memory alignment enforcement. </p>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m7_2chcore_8h_source.html#l00064">64</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m7_2chcore_8h_source.html">ports/GCC/ARM7/chcore.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga735acef63faba808a517f820bc81caf5"></a><!-- doxytag: member="ports/GCC/ARM7/chcore.h::regarm_t" ref="ga735acef63faba808a517f820bc81caf5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef void* <a class="el" href="group___a_r_m_c_mx___c_o_r_e.html#ga735acef63faba808a517f820bc81caf5">regarm_t</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Generic ARM register. </p>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m7_2chcore_8h_source.html#l00069">69</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m7_2chcore_8h_source.html">ports/GCC/ARM7/chcore.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7556af1cb61728b53228fa3af1c851de"></a><!-- doxytag: member="ports/GCC/ARM7/chtypes.h::bool_t" ref="ga7556af1cb61728b53228fa3af1c851de" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="group___s_t_m8___c_o_r_e.html#ga2ba621978a511250f7250fb10e05ffbe">int32_t</a> <a class="el" href="group___s_t_m8___c_o_r_e.html#gaf900ae86327eeeb5750901c89f1f8912">bool_t</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Fast boolean type. </p>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m7_2chtypes_8h_source.html#l00047">47</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m7_2chtypes_8h_source.html">ports/GCC/ARM7/chtypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6a5d8a9ab4f4a012d6763548c3b21ec7"></a><!-- doxytag: member="ports/GCC/ARM7/chtypes.h::tmode_t" ref="ga6a5d8a9ab4f4a012d6763548c3b21ec7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="group___s_t_m8___c_o_r_e.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="el" href="group___s_t_m8___c_o_r_e.html#ga6a5d8a9ab4f4a012d6763548c3b21ec7">tmode_t</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="struct_thread.html" title="Structure representing a thread.">Thread</a> flags. </p>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m7_2chtypes_8h_source.html#l00048">48</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m7_2chtypes_8h_source.html">ports/GCC/ARM7/chtypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga52d7ed152360a74632afa37bbeeca7ca"></a><!-- doxytag: member="ports/GCC/ARM7/chtypes.h::tstate_t" ref="ga52d7ed152360a74632afa37bbeeca7ca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="group___s_t_m8___c_o_r_e.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="el" href="group___s_t_m8___c_o_r_e.html#ga52d7ed152360a74632afa37bbeeca7ca">tstate_t</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="struct_thread.html" title="Structure representing a thread.">Thread</a> state. </p>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m7_2chtypes_8h_source.html#l00049">49</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m7_2chtypes_8h_source.html">ports/GCC/ARM7/chtypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga205898ea166481281fec650f2a7e85a3"></a><!-- doxytag: member="ports/GCC/ARM7/chtypes.h::trefs_t" ref="ga205898ea166481281fec650f2a7e85a3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="group___s_t_m8___c_o_r_e.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="el" href="group___s_t_m8___c_o_r_e.html#ga205898ea166481281fec650f2a7e85a3">trefs_t</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="struct_thread.html" title="Structure representing a thread.">Thread</a> references counter. </p>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m7_2chtypes_8h_source.html#l00050">50</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m7_2chtypes_8h_source.html">ports/GCC/ARM7/chtypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5f2488ba73e5969cbc0f7033735374ee"></a><!-- doxytag: member="ports/GCC/ARM7/chtypes.h::tprio_t" ref="ga5f2488ba73e5969cbc0f7033735374ee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="group___s_t_m8___c_o_r_e.html#ga06896e8c53f721507066c079052171f8">uint32_t</a> <a class="el" href="group___s_t_m8___c_o_r_e.html#gaf4461feef628fb5e5f64e1074b6fbb6a">tprio_t</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="struct_thread.html" title="Structure representing a thread.">Thread</a> priority. </p>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m7_2chtypes_8h_source.html#l00051">51</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m7_2chtypes_8h_source.html">ports/GCC/ARM7/chtypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga35bcb0c321cd7bc45bf1a11fa17ebdd3"></a><!-- doxytag: member="ports/GCC/ARM7/chtypes.h::msg_t" ref="ga35bcb0c321cd7bc45bf1a11fa17ebdd3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="group___s_t_m8___c_o_r_e.html#ga2ba621978a511250f7250fb10e05ffbe">int32_t</a> <a class="el" href="group___s_t_m8___c_o_r_e.html#ga1e402860c42e2ceda36d0307f3aa6209">msg_t</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Inter-thread message. </p>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m7_2chtypes_8h_source.html#l00052">52</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m7_2chtypes_8h_source.html">ports/GCC/ARM7/chtypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="gada5ed33935b8347e213aeb76582642e7"></a><!-- doxytag: member="ports/GCC/ARM7/chtypes.h::eventid_t" ref="gada5ed33935b8347e213aeb76582642e7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="group___s_t_m8___c_o_r_e.html#ga2ba621978a511250f7250fb10e05ffbe">int32_t</a> <a class="el" href="group___s_t_m8___c_o_r_e.html#gaf16c40a5bf824e0202419cdaa9387759">eventid_t</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Event Id. </p>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m7_2chtypes_8h_source.html#l00053">53</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m7_2chtypes_8h_source.html">ports/GCC/ARM7/chtypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabff0c32475baf20ea8c5c710d6e8b708"></a><!-- doxytag: member="ports/GCC/ARM7/chtypes.h::eventmask_t" ref="gabff0c32475baf20ea8c5c710d6e8b708" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="group___s_t_m8___c_o_r_e.html#ga06896e8c53f721507066c079052171f8">uint32_t</a> <a class="el" href="group___s_t_m8___c_o_r_e.html#ga5a2c45e2f40668cdd66fe8d2e700ff64">eventmask_t</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Events mask. </p>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m7_2chtypes_8h_source.html#l00054">54</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m7_2chtypes_8h_source.html">ports/GCC/ARM7/chtypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae3e32a98d431a02106616da3071832dd"></a><!-- doxytag: member="ports/GCC/ARM7/chtypes.h::systime_t" ref="gae3e32a98d431a02106616da3071832dd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="group___s_t_m8___c_o_r_e.html#ga06896e8c53f721507066c079052171f8">uint32_t</a> <a class="el" href="group___s_t_m8___c_o_r_e.html#gac46524873fe28f00864e5ebe155bb523">systime_t</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>System time. </p>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m7_2chtypes_8h_source.html#l00055">55</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m7_2chtypes_8h_source.html">ports/GCC/ARM7/chtypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga090b3bab5602157ebf706a44041dc05e"></a><!-- doxytag: member="ports/GCC/ARM7/chtypes.h::cnt_t" ref="ga090b3bab5602157ebf706a44041dc05e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="group___s_t_m8___c_o_r_e.html#ga2ba621978a511250f7250fb10e05ffbe">int32_t</a> <a class="el" href="group___s_t_m8___c_o_r_e.html#gabd9c89fef81ed2bca6eee5bbad28e251">cnt_t</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Resources counter. </p>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m7_2chtypes_8h_source.html#l00056">56</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m7_2chtypes_8h_source.html">ports/GCC/ARM7/chtypes.h</a>.</p>

</div>
</div>
<hr/><h2>Function Documentation</h2>
<a class="anchor" id="gaffa627cc34d473a5c1b00810798c1592"></a><!-- doxytag: member="ports/GCC/ARM7/chcore.c::port_halt" ref="gaffa627cc34d473a5c1b00810798c1592" args="(void)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void port_halt </td>
          <td>(</td>
          <td class="paramtype">void&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Halts the system. </p>

</div>
</div>
<a class="anchor" id="ga0ef5f090a97bb3e66c7d9da7c4af3c52"></a><!-- doxytag: member="ports/GCC/ARM7/chcore.h::_port_thread_start" ref="ga0ef5f090a97bb3e66c7d9da7c4af3c52" args="(void)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void _port_thread_start </td>
          <td>(</td>
          <td class="paramtype">void&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Start a thread by invoking its work function. </p>
<p>If the work function returns <code><a class="el" href="group__threads.html#ga24ab3a3a4d70214ee360867a1c3c75ac" title="Terminates the current thread by specifying an exit status code.">chThdExit()</a></code> is automatically invoked. </p>

</div>
</div>
</div>
<hr size="1"><address style="text-align: right;"><small>
Generated on Sun Jul 11 13:13:18 2010 for ChibiOS/RT by&nbsp;<a href="http://www.doxygen.org/index.html"><img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.6.3</small></address>
</body>
</html>
