###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Sat Aug 17 16:14:14 2024
#  Command:           optDesign -preCTS
###############################################################
Path 1: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[0] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[0] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[1][0] /Q (v) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.253
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.547
- Arrival Time                  9.446
= Slack Time                    0.101
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                         |              |             |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                         | REF_CLK ^    |             | 0.000 |       |   0.000 |    0.101 | 
     | U0_mux2X1/U1                            | A ^ -> Y ^   | MX2X6M      | 0.000 | 0.000 |   0.000 |    0.101 | 
     | U0_RegFile/\regArr_reg[1][0]            | CK ^ -> Q v  | SDFFRHQX2M  | 0.078 | 0.245 |   0.245 |    0.346 | 
     | U0_RegFile/FE_OFC14_Operand_B_0_        | A v -> Y v   | BUFX10M     | 0.076 | 0.146 |   0.390 |    0.491 | 
     | U0_ALU/div_52/U1                        | A v -> Y ^   | INVX6M      | 0.197 | 0.139 |   0.530 |    0.630 | 
     | U0_ALU/div_52/U8                        | A ^ -> Y ^   | OR2X2M      | 0.072 | 0.147 |   0.677 |    0.777 | 
     | U0_ALU/div_52/FE_RC_22_0                | A ^ -> Y v   | INVX2M      | 0.047 | 0.051 |   0.727 |    0.828 | 
     | U0_ALU/div_52/FE_RC_21_0                | A v -> Y ^   | NOR2X4M     | 0.207 | 0.138 |   0.866 |    0.966 | 
     | U0_ALU/div_52/FE_RC_61_0                | A ^ -> Y v   | NAND3X2M    | 0.108 | 0.108 |   0.974 |    1.074 | 
     | U0_ALU/div_52/FE_RC_60_0                | AN v -> Y v  | NAND3BX4M   | 0.093 | 0.170 |   1.143 |    1.244 | 
     | U0_ALU/div_52/FE_RC_69_0                | A v -> Y ^   | CLKNAND2X4M | 0.073 | 0.071 |   1.214 |    1.315 | 
     | U0_ALU/div_52/FE_RC_67_0                | B ^ -> Y v   | NAND2X4M    | 0.069 | 0.068 |   1.282 |    1.383 | 
     | U0_ALU/div_52/FE_RC_74_0                | A v -> Y ^   | NAND2X2M    | 0.221 | 0.143 |   1.425 |    1.526 | 
     | U0_ALU/div_52/FE_RC_117_0               | B ^ -> Y v   | NOR2X2M     | 0.090 | 0.101 |   1.527 |    1.627 | 
     | U0_ALU/div_52/FE_RC_116_0               | A v -> Y ^   | INVX2M      | 0.097 | 0.086 |   1.612 |    1.713 | 
     | U0_ALU/div_52/FE_RC_115_0               | A ^ -> Y v   | CLKNAND2X2M | 0.161 | 0.095 |   1.707 |    1.807 | 
     | U0_ALU/div_52/FE_RC_106_0               | A0 v -> Y ^  | OAI21X2M    | 0.179 | 0.163 |   1.870 |    1.970 | 
     | U0_ALU/div_52/FE_RC_164_0               | A ^ -> Y v   | CLKNAND2X2M | 0.149 | 0.137 |   2.006 |    2.107 | 
     | U0_ALU/div_52/FE_RC_163_0               | A v -> Y ^   | NAND2X4M    | 0.177 | 0.143 |   2.149 |    2.250 | 
     | U0_ALU/div_52/FE_RC_187_0               | A ^ -> Y v   | INVX4M      | 0.094 | 0.100 |   2.249 |    2.350 | 
     | U0_ALU/div_52/FE_RC_194_0               | S0 v -> Y ^  | MXI2X3M     | 0.275 | 0.153 |   2.403 |    2.503 | 
     | U0_ALU/div_52/FE_RC_199_0               | A ^ -> Y v   | NAND2X2M    | 0.191 | 0.180 |   2.583 |    2.684 | 
     | U0_ALU/div_52/FE_RC_198_0               | A v -> Y ^   | INVX2M      | 0.086 | 0.094 |   2.677 |    2.777 | 
     | U0_ALU/div_52/FE_RC_197_0               | A ^ -> Y v   | NOR2X2M     | 0.074 | 0.047 |   2.724 |    2.825 | 
     | U0_ALU/div_52/FE_RC_190_0               | B v -> Y ^   | NAND2X2M    | 0.096 | 0.083 |   2.807 |    2.908 | 
     | U0_ALU/div_52/FE_RC_227_0               | A ^ -> Y v   | NAND2X2M    | 0.069 | 0.065 |   2.872 |    2.973 | 
     | U0_ALU/div_52/FE_RC_261_0               | B v -> Y ^   | NAND2X2M    | 0.218 | 0.149 |   3.022 |    3.122 | 
     | U0_ALU/div_52/FE_RC_284_0               | B ^ -> Y v   | NAND2X4M    | 0.125 | 0.126 |   3.148 |    3.249 | 
     | U0_ALU/div_52/FE_RC_233_0               | B v -> Y ^   | NAND3X2M    | 0.244 | 0.123 |   3.271 |    3.372 | 
     | U0_ALU/div_52/FE_RC_230_0               | B0 ^ -> Y v  | OAI2B11X4M  | 0.146 | 0.144 |   3.415 |    3.516 | 
     | U0_ALU/div_52/FE_RC_258_0               | B0 v -> Y ^  | OAI21X3M    | 0.199 | 0.088 |   3.503 |    3.604 | 
     | U0_ALU/div_52/FE_RC_257_0               | A ^ -> Y v   | NAND2X3M    | 0.115 | 0.114 |   3.617 |    3.718 | 
     | U0_ALU/div_52/FE_RC_286_0               | B v -> Y ^   | NAND2X2M    | 0.088 | 0.091 |   3.708 |    3.809 | 
     | U0_ALU/div_52/FE_RC_285_0               | A ^ -> Y v   | NAND2X2M    | 0.150 | 0.115 |   3.823 |    3.924 | 
     | U0_ALU/div_52/FE_RC_369_0               | B v -> Y ^   | NAND2X2M    | 0.124 | 0.120 |   3.943 |    4.044 | 
     | U0_ALU/div_52/FE_RC_368_0               | A ^ -> Y v   | NAND2X2M    | 0.239 | 0.179 |   4.122 |    4.222 | 
     | U0_ALU/div_52/FE_RC_366_0               | A1N v -> Y v | OAI2BB2X4M  | 0.092 | 0.223 |   4.345 |    4.445 | 
     | U0_ALU/div_52/FE_RC_365_0               | A0 v -> Y ^  | OAI21X3M    | 0.188 | 0.153 |   4.497 |    4.598 | 
     | U0_ALU/div_52/FE_RC_364_0               | A ^ -> Y v   | NAND2X2M    | 0.122 | 0.122 |   4.619 |    4.720 | 
     | U0_ALU/div_52/FE_RC_409_0               | B v -> Y ^   | NAND2X2M    | 0.115 | 0.107 |   4.726 |    4.827 | 
     | U0_ALU/div_52/FE_RC_408_0               | A ^ -> Y v   | NAND2X4M    | 0.078 | 0.078 |   4.805 |    4.905 | 
     | U0_ALU/div_52/FE_RC_427_0               | A v -> Y ^   | NAND2X4M    | 0.116 | 0.088 |   4.892 |    4.993 | 
     | U0_ALU/div_52/FE_RC_456_0               | A ^ -> Y v   | INVX2M      | 0.051 | 0.058 |   4.950 |    5.051 | 
     | U0_ALU/div_52/FE_RC_455_0               | A v -> Y ^   | NAND3X3M    | 0.125 | 0.076 |   5.027 |    5.127 | 
     | U0_ALU/div_52/FE_RC_511_0               | A ^ -> Y v   | NAND2X2M    | 0.234 | 0.176 |   5.202 |    5.303 | 
     | U0_ALU/div_52/U53                       | S0 v -> Y ^  | CLKMX2X2M   | 0.276 | 0.373 |   5.575 |    5.676 | 
     | U0_ALU/div_52/FE_RC_569_0               | AN ^ -> Y ^  | NAND2BX4M   | 0.112 | 0.165 |   5.741 |    5.841 | 
     | U0_ALU/div_52/FE_RC_568_0               | A ^ -> Y v   | INVX2M      | 0.046 | 0.053 |   5.794 |    5.894 | 
     | U0_ALU/div_52/FE_RC_567_0               | B0 v -> Y ^  | AOI2B1X2M   | 0.192 | 0.133 |   5.927 |    6.028 | 
     | U0_ALU/div_52/FE_RC_566_0               | A ^ -> Y v   | NAND4X2M    | 0.167 | 0.134 |   6.061 |    6.161 | 
     | U0_ALU/div_52/FE_RC_565_0               | A v -> Y ^   | NAND2X2M    | 0.113 | 0.111 |   6.172 |    6.273 | 
     | U0_ALU/div_52/FE_RC_564_0               | A ^ -> Y v   | CLKNAND2X2M | 0.148 | 0.123 |   6.295 |    6.395 | 
     | U0_ALU/div_52/FE_RC_562_0               | B0 v -> Y ^  | OAI2B11X4M  | 0.227 | 0.091 |   6.386 |    6.487 | 
     | U0_ALU/div_52/U71                       | A ^ -> Y ^   | AND2X8M     | 0.173 | 0.221 |   6.607 |    6.708 | 
     | U0_ALU/div_52/U61                       | S0 ^ -> Y v  | MX2X2M      | 0.105 | 0.250 |   6.857 |    6.958 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_0_1 | A v -> CO v  | ADDFHX2M    | 0.132 | 0.429 |   7.286 |    7.386 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_0_2 | CI v -> CO v | ADDFHX2M    | 0.090 | 0.248 |   7.534 |    7.635 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_0_3 | CI v -> CO v | ADDFHX2M    | 0.094 | 0.240 |   7.774 |    7.874 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_0_4 | CI v -> CO v | ADDFHX2M    | 0.091 | 0.238 |   8.012 |    8.112 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_0_5 | CI v -> CO v | ADDFHX2M    | 0.105 | 0.253 |   8.265 |    8.365 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_0_6 | CI v -> CO v | ADDFHX2M    | 0.092 | 0.243 |   8.507 |    8.608 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_0_7 | CI v -> CO v | ADDFHX2M    | 0.103 | 0.251 |   8.758 |    8.859 | 
     | U0_ALU/U88                              | C0 v -> Y ^  | AOI222X1M   | 0.617 | 0.490 |   9.248 |    9.348 | 
     | U0_ALU/U85                              | A1 ^ -> Y v  | AOI31X2M    | 0.196 | 0.198 |   9.446 |    9.547 | 
     | U0_ALU/\ALU_OUT_reg[0]                  | D v          | SDFFRHQX1M  | 0.196 | 0.000 |   9.446 |    9.547 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.000 |       |   0.000 |   -0.101 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |   -0.101 | 
     | U0_ALU/\ALU_OUT_reg[0]     | CK ^        | SDFFRHQX1M | 0.000 | 0.000 |   0.000 |   -0.101 | 
     +--------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[15] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[15] /D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.409
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.391
- Arrival Time                  7.314
= Slack Time                    2.077
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |    2.077 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.000 | 0.000 |   0.000 |    2.077 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.633 | 0.671 |   0.671 |    2.748 | 
     | U0_ALU/U99                   | A ^ -> Y v   | INVX2M     | 0.381 | 0.381 |   1.052 |    3.129 | 
     | U0_ALU/mult_49/U106          | B v -> Y ^   | NOR2X1M    | 0.270 | 0.254 |   1.306 |    3.383 | 
     | U0_ALU/mult_49/U4            | B ^ -> Y ^   | AND2X2M    | 0.083 | 0.173 |   1.479 |    3.556 | 
     | U0_ALU/mult_49/S2_2_3        | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.552 |   2.031 |    4.108 | 
     | U0_ALU/mult_49/S2_3_3        | B ^ -> CO ^  | ADDFX2M    | 0.126 | 0.567 |   2.598 |    4.675 | 
     | U0_ALU/mult_49/S2_4_3        | B ^ -> CO ^  | ADDFX2M    | 0.125 | 0.568 |   3.166 |    5.243 | 
     | U0_ALU/mult_49/S2_5_3        | B ^ -> CO ^  | ADDFX2M    | 0.138 | 0.579 |   3.744 |    5.821 | 
     | U0_ALU/mult_49/S2_6_3        | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.567 |   4.312 |    6.389 | 
     | U0_ALU/mult_49/S4_3          | B ^ -> S v   | ADDFX2M    | 0.156 | 0.592 |   4.903 |    6.980 | 
     | U0_ALU/mult_49/U14           | B v -> Y ^   | CLKXOR2X2M | 0.106 | 0.307 |   5.211 |    7.288 | 
     | U0_ALU/mult_49/FS_1/U33      | B ^ -> Y v   | NOR2X1M    | 0.060 | 0.068 |   5.279 |    7.356 | 
     | U0_ALU/mult_49/FS_1/U31      | A1 v -> Y v  | OA21X1M    | 0.135 | 0.393 |   5.671 |    7.748 | 
     | U0_ALU/mult_49/FS_1/U28      | A0N v -> Y v | AOI2BB1X1M | 0.110 | 0.272 |   5.943 |    8.020 | 
     | U0_ALU/mult_49/FS_1/U26      | A1 v -> Y v  | OA21X1M    | 0.143 | 0.411 |   6.355 |    8.432 | 
     | U0_ALU/mult_49/FS_1/U21      | A1 v -> Y ^  | OAI21BX1M  | 0.395 | 0.288 |   6.643 |    8.720 | 
     | U0_ALU/mult_49/FS_1/U19      | A1 ^ -> Y v  | OAI21X1M   | 0.128 | 0.150 |   6.792 |    8.869 | 
     | U0_ALU/mult_49/FS_1/U2       | B0N v -> Y v | AOI21BX2M  | 0.066 | 0.188 |   6.980 |    9.057 | 
     | U0_ALU/mult_49/FS_1/U6       | B v -> Y v   | XNOR2X2M   | 0.102 | 0.158 |   7.137 |    9.214 | 
     | U0_ALU/U39                   | A0N v -> Y v | OAI2BB1X2M | 0.076 | 0.177 |   7.314 |    9.391 | 
     | U0_ALU/\ALU_OUT_reg[15]      | D v          | SDFFRQX2M  | 0.076 | 0.000 |   7.314 |    9.391 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -2.077 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -2.077 | 
     | U0_ALU/\ALU_OUT_reg[15]    | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -2.077 | 
     +-------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[1] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[1] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[1][0] /Q (v) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.435
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.365
- Arrival Time                  7.162
= Slack Time                    2.203
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                  |             |             |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^   |             | 0.000 |       |   0.000 |    2.203 | 
     | U0_mux2X1/U1                     | A ^ -> Y ^  | MX2X6M      | 0.000 | 0.000 |   0.000 |    2.203 | 
     | U0_RegFile/\regArr_reg[1][0]     | CK ^ -> Q v | SDFFRHQX2M  | 0.078 | 0.245 |   0.245 |    2.448 | 
     | U0_RegFile/FE_OFC14_Operand_B_0_ | A v -> Y v  | BUFX10M     | 0.076 | 0.146 |   0.390 |    2.593 | 
     | U0_ALU/div_52/U1                 | A v -> Y ^  | INVX6M      | 0.197 | 0.139 |   0.530 |    2.732 | 
     | U0_ALU/div_52/U8                 | A ^ -> Y ^  | OR2X2M      | 0.072 | 0.147 |   0.677 |    2.879 | 
     | U0_ALU/div_52/FE_RC_22_0         | A ^ -> Y v  | INVX2M      | 0.047 | 0.051 |   0.727 |    2.930 | 
     | U0_ALU/div_52/FE_RC_21_0         | A v -> Y ^  | NOR2X4M     | 0.207 | 0.138 |   0.866 |    3.068 | 
     | U0_ALU/div_52/FE_RC_61_0         | A ^ -> Y v  | NAND3X2M    | 0.108 | 0.108 |   0.974 |    3.176 | 
     | U0_ALU/div_52/FE_RC_60_0         | AN v -> Y v | NAND3BX4M   | 0.093 | 0.170 |   1.143 |    3.346 | 
     | U0_ALU/div_52/FE_RC_69_0         | A v -> Y ^  | CLKNAND2X4M | 0.073 | 0.071 |   1.214 |    3.417 | 
     | U0_ALU/div_52/FE_RC_67_0         | B ^ -> Y v  | NAND2X4M    | 0.069 | 0.068 |   1.282 |    3.485 | 
     | U0_ALU/div_52/FE_RC_74_0         | A v -> Y ^  | NAND2X2M    | 0.221 | 0.143 |   1.425 |    3.628 | 
     | U0_ALU/div_52/FE_RC_117_0        | B ^ -> Y v  | NOR2X2M     | 0.090 | 0.101 |   1.527 |    3.729 | 
     | U0_ALU/div_52/FE_RC_116_0        | A v -> Y ^  | INVX2M      | 0.097 | 0.086 |   1.612 |    3.815 | 
     | U0_ALU/div_52/FE_RC_115_0        | A ^ -> Y v  | CLKNAND2X2M | 0.161 | 0.095 |   1.707 |    3.909 | 
     | U0_ALU/div_52/FE_RC_106_0        | A0 v -> Y ^ | OAI21X2M    | 0.179 | 0.163 |   1.870 |    4.072 | 
     | U0_ALU/div_52/FE_RC_164_0        | A ^ -> Y v  | CLKNAND2X2M | 0.149 | 0.137 |   2.006 |    4.209 | 
     | U0_ALU/div_52/FE_RC_163_0        | A v -> Y ^  | NAND2X4M    | 0.177 | 0.143 |   2.149 |    4.352 | 
     | U0_ALU/div_52/FE_RC_187_0        | A ^ -> Y v  | INVX4M      | 0.094 | 0.100 |   2.249 |    4.452 | 
     | U0_ALU/div_52/FE_RC_194_0        | S0 v -> Y ^ | MXI2X3M     | 0.275 | 0.153 |   2.403 |    4.605 | 
     | U0_ALU/div_52/FE_RC_199_0        | A ^ -> Y v  | NAND2X2M    | 0.191 | 0.180 |   2.583 |    4.786 | 
     | U0_ALU/div_52/FE_RC_198_0        | A v -> Y ^  | INVX2M      | 0.086 | 0.094 |   2.677 |    4.880 | 
     | U0_ALU/div_52/FE_RC_197_0        | A ^ -> Y v  | NOR2X2M     | 0.074 | 0.047 |   2.724 |    4.927 | 
     | U0_ALU/div_52/FE_RC_190_0        | B v -> Y ^  | NAND2X2M    | 0.096 | 0.083 |   2.807 |    5.010 | 
     | U0_ALU/div_52/FE_RC_227_0        | A ^ -> Y v  | NAND2X2M    | 0.069 | 0.065 |   2.872 |    5.075 | 
     | U0_ALU/div_52/FE_RC_261_0        | B v -> Y ^  | NAND2X2M    | 0.218 | 0.149 |   3.022 |    5.225 | 
     | U0_ALU/div_52/FE_RC_284_0        | B ^ -> Y v  | NAND2X4M    | 0.125 | 0.126 |   3.148 |    5.351 | 
     | U0_ALU/div_52/FE_RC_233_0        | B v -> Y ^  | NAND3X2M    | 0.244 | 0.123 |   3.271 |    5.474 | 
     | U0_ALU/div_52/FE_RC_230_0        | B0 ^ -> Y v | OAI2B11X4M  | 0.146 | 0.144 |   3.415 |    5.618 | 
     | U0_ALU/div_52/FE_RC_258_0        | B0 v -> Y ^ | OAI21X3M    | 0.199 | 0.088 |   3.503 |    5.706 | 
     | U0_ALU/div_52/FE_RC_257_0        | A ^ -> Y v  | NAND2X3M    | 0.115 | 0.114 |   3.617 |    5.820 | 
     | U0_ALU/div_52/FE_RC_286_0        | B v -> Y ^  | NAND2X2M    | 0.088 | 0.091 |   3.708 |    5.911 | 
     | U0_ALU/div_52/FE_RC_285_0        | A ^ -> Y v  | NAND2X2M    | 0.150 | 0.115 |   3.823 |    6.026 | 
     | U0_ALU/div_52/FE_RC_383_0        | A v -> Y ^  | NAND2X2M    | 0.119 | 0.109 |   3.932 |    6.135 | 
     | U0_ALU/div_52/FE_RC_349_0        | A ^ -> Y v  | NAND2X4M    | 0.109 | 0.100 |   4.032 |    6.235 | 
     | U0_ALU/div_52/FE_RC_348_0        | S0 v -> Y v | MXI2X1M     | 0.212 | 0.204 |   4.236 |    6.439 | 
     | U0_ALU/div_52/FE_RC_343_0        | A0 v -> Y ^ | OAI2B2X4M   | 0.304 | 0.174 |   4.410 |    6.613 | 
     | U0_ALU/div_52/FE_RC_365_0        | B0 ^ -> Y v | OAI21X3M    | 0.097 | 0.100 |   4.510 |    6.713 | 
     | U0_ALU/div_52/FE_RC_364_0        | A v -> Y ^  | NAND2X2M    | 0.150 | 0.112 |   4.622 |    6.824 | 
     | U0_ALU/div_52/FE_RC_409_0        | B ^ -> Y v  | NAND2X2M    | 0.090 | 0.094 |   4.716 |    6.918 | 
     | U0_ALU/div_52/FE_RC_408_0        | A v -> Y ^  | NAND2X4M    | 0.107 | 0.086 |   4.802 |    7.005 | 
     | U0_ALU/div_52/FE_RC_427_0        | A ^ -> Y v  | NAND2X4M    | 0.087 | 0.080 |   4.882 |    7.085 | 
     | U0_ALU/div_52/FE_RC_456_0        | A v -> Y ^  | INVX2M      | 0.079 | 0.074 |   4.956 |    7.159 | 
     | U0_ALU/div_52/FE_RC_455_0        | A ^ -> Y v  | NAND3X3M    | 0.155 | 0.082 |   5.039 |    7.241 | 
     | U0_ALU/div_52/FE_RC_511_0        | A v -> Y ^  | NAND2X2M    | 0.297 | 0.209 |   5.248 |    7.450 | 
     | U0_ALU/div_52/U48                | S0 ^ -> Y v | CLKMX2X2M   | 0.229 | 0.363 |   5.611 |    7.813 | 
     | U0_ALU/div_52/FE_RC_535_0        | A v -> Y ^  | NAND2X2M    | 0.215 | 0.186 |   5.797 |    8.000 | 
     | U0_ALU/div_52/FE_RC_534_0        | A ^ -> Y v  | CLKNAND2X2M | 0.119 | 0.122 |   5.919 |    8.122 | 
     | U0_ALU/div_52/FE_RC_533_0        | A v -> Y ^  | CLKNAND2X2M | 0.090 | 0.072 |   5.991 |    8.194 | 
     | U0_ALU/div_52/FE_RC_574_0        | A ^ -> Y v  | CLKNAND2X2M | 0.170 | 0.131 |   6.122 |    8.325 | 
     | U0_ALU/div_52/FE_RC_573_0        | A v -> Y ^  | INVX2M      | 0.077 | 0.084 |   6.206 |    8.409 | 
     | U0_ALU/div_52/FE_RC_565_0        | B ^ -> Y v  | NAND2X2M    | 0.090 | 0.079 |   6.285 |    8.488 | 
     | U0_ALU/div_52/FE_RC_564_0        | A v -> Y ^  | CLKNAND2X2M | 0.104 | 0.085 |   6.370 |    8.573 | 
     | U0_ALU/div_52/FE_RC_562_0        | B0 ^ -> Y v | OAI2B11X4M  | 0.105 | 0.091 |   6.461 |    8.664 | 
     | U0_ALU/div_52/U71                | A v -> Y v  | AND2X8M     | 0.099 | 0.194 |   6.655 |    8.858 | 
     | U0_ALU/U91                       | A0 v -> Y ^ | AOI222X1M   | 0.580 | 0.319 |   6.973 |    9.176 | 
     | U0_ALU/U89                       | A1 ^ -> Y v | AOI31X2M    | 0.204 | 0.189 |   7.162 |    9.365 | 
     | U0_ALU/\ALU_OUT_reg[1]           | D v         | SDFFRQX1M   | 0.204 | 0.000 |   7.162 |    9.365 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -2.203 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -2.203 | 
     | U0_ALU/\ALU_OUT_reg[1]     | CK ^        | SDFFRQX1M | 0.000 | 0.000 |   0.000 |   -2.203 | 
     +-------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[14] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[14] /D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.410
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.390
- Arrival Time                  7.099
= Slack Time                    2.291
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |    2.291 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.000 | 0.000 |   0.000 |    2.291 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.633 | 0.671 |   0.671 |    2.962 | 
     | U0_ALU/U99                   | A ^ -> Y v   | INVX2M     | 0.381 | 0.381 |   1.052 |    3.343 | 
     | U0_ALU/mult_49/U106          | B v -> Y ^   | NOR2X1M    | 0.270 | 0.254 |   1.306 |    3.597 | 
     | U0_ALU/mult_49/U4            | B ^ -> Y ^   | AND2X2M    | 0.083 | 0.173 |   1.479 |    3.770 | 
     | U0_ALU/mult_49/S2_2_3        | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.552 |   2.031 |    4.322 | 
     | U0_ALU/mult_49/S2_3_3        | B ^ -> CO ^  | ADDFX2M    | 0.126 | 0.567 |   2.598 |    4.889 | 
     | U0_ALU/mult_49/S2_4_3        | B ^ -> CO ^  | ADDFX2M    | 0.125 | 0.568 |   3.166 |    5.457 | 
     | U0_ALU/mult_49/S2_5_3        | B ^ -> CO ^  | ADDFX2M    | 0.138 | 0.579 |   3.744 |    6.036 | 
     | U0_ALU/mult_49/S2_6_3        | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.567 |   4.312 |    6.603 | 
     | U0_ALU/mult_49/S4_3          | B ^ -> S v   | ADDFX2M    | 0.156 | 0.592 |   4.903 |    7.195 | 
     | U0_ALU/mult_49/U14           | B v -> Y ^   | CLKXOR2X2M | 0.106 | 0.307 |   5.211 |    7.502 | 
     | U0_ALU/mult_49/FS_1/U33      | B ^ -> Y v   | NOR2X1M    | 0.060 | 0.068 |   5.279 |    7.570 | 
     | U0_ALU/mult_49/FS_1/U31      | A1 v -> Y v  | OA21X1M    | 0.135 | 0.393 |   5.671 |    7.963 | 
     | U0_ALU/mult_49/FS_1/U28      | A0N v -> Y v | AOI2BB1X1M | 0.110 | 0.272 |   5.943 |    8.234 | 
     | U0_ALU/mult_49/FS_1/U26      | A1 v -> Y v  | OA21X1M    | 0.143 | 0.411 |   6.355 |    8.646 | 
     | U0_ALU/mult_49/FS_1/U21      | A1 v -> Y ^  | OAI21BX1M  | 0.395 | 0.288 |   6.643 |    8.934 | 
     | U0_ALU/mult_49/FS_1/U20      | C ^ -> Y v   | XOR3XLM    | 0.156 | 0.259 |   6.902 |    9.193 | 
     | U0_ALU/U38                   | A0N v -> Y v | OAI2BB1X2M | 0.081 | 0.197 |   7.099 |    9.390 | 
     | U0_ALU/\ALU_OUT_reg[14]      | D v          | SDFFRQX2M  | 0.081 | 0.000 |   7.099 |    9.390 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -2.291 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -2.291 | 
     | U0_ALU/\ALU_OUT_reg[14]    | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -2.291 | 
     +-------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[13] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[13] /D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.409
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.391
- Arrival Time                  6.686
= Slack Time                    2.705
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |    2.705 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.000 | 0.000 |   0.000 |    2.705 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.633 | 0.671 |   0.671 |    3.376 | 
     | U0_ALU/U99                   | A ^ -> Y v   | INVX2M     | 0.381 | 0.381 |   1.052 |    3.756 | 
     | U0_ALU/mult_49/U106          | B v -> Y ^   | NOR2X1M    | 0.270 | 0.254 |   1.306 |    4.011 | 
     | U0_ALU/mult_49/U4            | B ^ -> Y ^   | AND2X2M    | 0.083 | 0.173 |   1.479 |    4.183 | 
     | U0_ALU/mult_49/S2_2_3        | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.552 |   2.031 |    4.736 | 
     | U0_ALU/mult_49/S2_3_3        | B ^ -> CO ^  | ADDFX2M    | 0.126 | 0.567 |   2.598 |    5.303 | 
     | U0_ALU/mult_49/S2_4_3        | B ^ -> CO ^  | ADDFX2M    | 0.125 | 0.568 |   3.166 |    5.870 | 
     | U0_ALU/mult_49/S2_5_3        | B ^ -> CO ^  | ADDFX2M    | 0.138 | 0.579 |   3.744 |    6.449 | 
     | U0_ALU/mult_49/S2_6_3        | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.567 |   4.312 |    7.016 | 
     | U0_ALU/mult_49/S4_3          | B ^ -> S v   | ADDFX2M    | 0.156 | 0.592 |   4.903 |    7.608 | 
     | U0_ALU/mult_49/U14           | B v -> Y ^   | CLKXOR2X2M | 0.106 | 0.307 |   5.211 |    7.916 | 
     | U0_ALU/mult_49/FS_1/U33      | B ^ -> Y v   | NOR2X1M    | 0.060 | 0.068 |   5.279 |    7.984 | 
     | U0_ALU/mult_49/FS_1/U31      | A1 v -> Y v  | OA21X1M    | 0.135 | 0.393 |   5.671 |    8.376 | 
     | U0_ALU/mult_49/FS_1/U28      | A0N v -> Y v | AOI2BB1X1M | 0.110 | 0.272 |   5.943 |    8.648 | 
     | U0_ALU/mult_49/FS_1/U26      | A1 v -> Y v  | OA21X1M    | 0.143 | 0.411 |   6.355 |    9.059 | 
     | U0_ALU/mult_49/FS_1/U22      | A v -> Y v   | XNOR2X1M   | 0.109 | 0.153 |   6.507 |    9.212 | 
     | U0_ALU/U37                   | A0N v -> Y v | OAI2BB1X2M | 0.077 | 0.179 |   6.686 |    9.391 | 
     | U0_ALU/\ALU_OUT_reg[13]      | D v          | SDFFRQX2M  | 0.077 | 0.000 |   6.686 |    9.391 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -2.705 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -2.705 | 
     | U0_ALU/\ALU_OUT_reg[13]    | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -2.705 | 
     +-------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[12] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[12] /D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.410
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.390
- Arrival Time                  6.352
= Slack Time                    3.038
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |    3.038 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.000 | 0.000 |   0.000 |    3.038 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.633 | 0.671 |   0.671 |    3.709 | 
     | U0_ALU/U99                   | A ^ -> Y v   | INVX2M     | 0.381 | 0.381 |   1.052 |    4.090 | 
     | U0_ALU/mult_49/U106          | B v -> Y ^   | NOR2X1M    | 0.270 | 0.254 |   1.306 |    4.344 | 
     | U0_ALU/mult_49/U4            | B ^ -> Y ^   | AND2X2M    | 0.083 | 0.173 |   1.479 |    4.517 | 
     | U0_ALU/mult_49/S2_2_3        | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.552 |   2.031 |    5.069 | 
     | U0_ALU/mult_49/S2_3_3        | B ^ -> CO ^  | ADDFX2M    | 0.126 | 0.567 |   2.598 |    5.636 | 
     | U0_ALU/mult_49/S2_4_3        | B ^ -> CO ^  | ADDFX2M    | 0.125 | 0.568 |   3.166 |    6.204 | 
     | U0_ALU/mult_49/S2_5_3        | B ^ -> CO ^  | ADDFX2M    | 0.138 | 0.579 |   3.744 |    6.782 | 
     | U0_ALU/mult_49/S2_6_3        | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.567 |   4.312 |    7.350 | 
     | U0_ALU/mult_49/S4_3          | B ^ -> S v   | ADDFX2M    | 0.156 | 0.592 |   4.903 |    7.942 | 
     | U0_ALU/mult_49/U14           | B v -> Y ^   | CLKXOR2X2M | 0.106 | 0.307 |   5.211 |    8.249 | 
     | U0_ALU/mult_49/FS_1/U33      | B ^ -> Y v   | NOR2X1M    | 0.060 | 0.068 |   5.279 |    8.317 | 
     | U0_ALU/mult_49/FS_1/U31      | A1 v -> Y v  | OA21X1M    | 0.135 | 0.393 |   5.671 |    8.709 | 
     | U0_ALU/mult_49/FS_1/U28      | A0N v -> Y v | AOI2BB1X1M | 0.110 | 0.272 |   5.943 |    8.981 | 
     | U0_ALU/mult_49/FS_1/U27      | B v -> Y v   | CLKXOR2X2M | 0.091 | 0.233 |   6.176 |    9.214 | 
     | U0_ALU/U36                   | A0N v -> Y v | OAI2BB1X2M | 0.080 | 0.177 |   6.352 |    9.390 | 
     | U0_ALU/\ALU_OUT_reg[12]      | D v          | SDFFRQX2M  | 0.080 | 0.000 |   6.352 |    9.390 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -3.038 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -3.038 | 
     | U0_ALU/\ALU_OUT_reg[12]    | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -3.038 | 
     +-------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[11] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[11] /D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.416
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.384
- Arrival Time                  6.033
= Slack Time                    3.351
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |    3.351 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.000 | 0.000 |   0.000 |    3.351 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.633 | 0.671 |   0.671 |    4.022 | 
     | U0_ALU/U99                   | A ^ -> Y v   | INVX2M     | 0.381 | 0.381 |   1.052 |    4.403 | 
     | U0_ALU/mult_49/U106          | B v -> Y ^   | NOR2X1M    | 0.270 | 0.254 |   1.306 |    4.657 | 
     | U0_ALU/mult_49/U4            | B ^ -> Y ^   | AND2X2M    | 0.083 | 0.173 |   1.479 |    4.830 | 
     | U0_ALU/mult_49/S2_2_3        | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.552 |   2.031 |    5.382 | 
     | U0_ALU/mult_49/S2_3_3        | B ^ -> CO ^  | ADDFX2M    | 0.126 | 0.567 |   2.598 |    5.949 | 
     | U0_ALU/mult_49/S2_4_3        | B ^ -> CO ^  | ADDFX2M    | 0.125 | 0.568 |   3.166 |    6.517 | 
     | U0_ALU/mult_49/S2_5_3        | B ^ -> CO ^  | ADDFX2M    | 0.138 | 0.579 |   3.744 |    7.095 | 
     | U0_ALU/mult_49/S2_6_3        | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.567 |   4.312 |    7.663 | 
     | U0_ALU/mult_49/S4_3          | B ^ -> S v   | ADDFX2M    | 0.156 | 0.592 |   4.903 |    8.255 | 
     | U0_ALU/mult_49/U14           | B v -> Y ^   | CLKXOR2X2M | 0.106 | 0.307 |   5.211 |    8.562 | 
     | U0_ALU/mult_49/FS_1/U33      | B ^ -> Y v   | NOR2X1M    | 0.060 | 0.068 |   5.279 |    8.630 | 
     | U0_ALU/mult_49/FS_1/U31      | A1 v -> Y v  | OA21X1M    | 0.135 | 0.393 |   5.671 |    9.023 | 
     | U0_ALU/mult_49/FS_1/U15      | A v -> Y v   | XNOR2X1M   | 0.116 | 0.154 |   5.826 |    9.177 | 
     | U0_ALU/U35                   | A0N v -> Y v | OAI2BB1X2M | 0.110 | 0.207 |   6.033 |    9.384 | 
     | U0_ALU/\ALU_OUT_reg[11]      | D v          | SDFFRQX2M  | 0.110 | 0.000 |   6.033 |    9.384 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -3.351 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -3.351 | 
     | U0_ALU/\ALU_OUT_reg[11]    | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -3.351 | 
     +-------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[2] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[2] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[1][0] /Q (v) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.429
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.371
- Arrival Time                  5.879
= Slack Time                    3.492
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                  |              |             |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^    |             | 0.000 |       |   0.000 |    3.492 | 
     | U0_mux2X1/U1                     | A ^ -> Y ^   | MX2X6M      | 0.000 | 0.000 |   0.000 |    3.492 | 
     | U0_RegFile/\regArr_reg[1][0]     | CK ^ -> Q v  | SDFFRHQX2M  | 0.078 | 0.245 |   0.245 |    3.737 | 
     | U0_RegFile/FE_OFC14_Operand_B_0_ | A v -> Y v   | BUFX10M     | 0.076 | 0.146 |   0.390 |    3.883 | 
     | U0_ALU/div_52/U1                 | A v -> Y ^   | INVX6M      | 0.197 | 0.139 |   0.530 |    4.022 | 
     | U0_ALU/div_52/U8                 | A ^ -> Y ^   | OR2X2M      | 0.072 | 0.147 |   0.677 |    4.169 | 
     | U0_ALU/div_52/FE_RC_22_0         | A ^ -> Y v   | INVX2M      | 0.047 | 0.051 |   0.727 |    4.220 | 
     | U0_ALU/div_52/FE_RC_21_0         | A v -> Y ^   | NOR2X4M     | 0.207 | 0.138 |   0.866 |    4.358 | 
     | U0_ALU/div_52/FE_RC_61_0         | A ^ -> Y v   | NAND3X2M    | 0.108 | 0.108 |   0.974 |    4.466 | 
     | U0_ALU/div_52/FE_RC_60_0         | AN v -> Y v  | NAND3BX4M   | 0.093 | 0.170 |   1.143 |    4.636 | 
     | U0_ALU/div_52/FE_RC_69_0         | A v -> Y ^   | CLKNAND2X4M | 0.073 | 0.071 |   1.214 |    4.706 | 
     | U0_ALU/div_52/FE_RC_67_0         | B ^ -> Y v   | NAND2X4M    | 0.069 | 0.068 |   1.282 |    4.775 | 
     | U0_ALU/div_52/FE_RC_74_0         | A v -> Y ^   | NAND2X2M    | 0.221 | 0.143 |   1.425 |    4.917 | 
     | U0_ALU/div_52/FE_RC_117_0        | B ^ -> Y v   | NOR2X2M     | 0.090 | 0.101 |   1.527 |    5.019 | 
     | U0_ALU/div_52/FE_RC_116_0        | A v -> Y ^   | INVX2M      | 0.097 | 0.086 |   1.612 |    5.104 | 
     | U0_ALU/div_52/FE_RC_115_0        | A ^ -> Y v   | CLKNAND2X2M | 0.161 | 0.095 |   1.707 |    5.199 | 
     | U0_ALU/div_52/FE_RC_106_0        | A0 v -> Y ^  | OAI21X2M    | 0.179 | 0.163 |   1.870 |    5.362 | 
     | U0_ALU/div_52/FE_RC_164_0        | A ^ -> Y v   | CLKNAND2X2M | 0.149 | 0.137 |   2.006 |    5.498 | 
     | U0_ALU/div_52/FE_RC_163_0        | A v -> Y ^   | NAND2X4M    | 0.177 | 0.143 |   2.149 |    5.641 | 
     | U0_ALU/div_52/FE_RC_187_0        | A ^ -> Y v   | INVX4M      | 0.094 | 0.100 |   2.250 |    5.742 | 
     | U0_ALU/div_52/FE_RC_194_0        | S0 v -> Y ^  | MXI2X3M     | 0.275 | 0.153 |   2.403 |    5.895 | 
     | U0_ALU/div_52/FE_RC_199_0        | A ^ -> Y v   | NAND2X2M    | 0.191 | 0.180 |   2.583 |    6.075 | 
     | U0_ALU/div_52/FE_RC_198_0        | A v -> Y ^   | INVX2M      | 0.086 | 0.094 |   2.677 |    6.169 | 
     | U0_ALU/div_52/FE_RC_197_0        | A ^ -> Y v   | NOR2X2M     | 0.074 | 0.047 |   2.724 |    6.216 | 
     | U0_ALU/div_52/FE_RC_190_0        | B v -> Y ^   | NAND2X2M    | 0.096 | 0.083 |   2.807 |    6.300 | 
     | U0_ALU/div_52/FE_RC_227_0        | A ^ -> Y v   | NAND2X2M    | 0.069 | 0.065 |   2.872 |    6.364 | 
     | U0_ALU/div_52/FE_RC_261_0        | B v -> Y ^   | NAND2X2M    | 0.218 | 0.149 |   3.022 |    6.514 | 
     | U0_ALU/div_52/FE_RC_284_0        | B ^ -> Y v   | NAND2X4M    | 0.125 | 0.126 |   3.148 |    6.640 | 
     | U0_ALU/div_52/FE_RC_233_0        | B v -> Y ^   | NAND3X2M    | 0.244 | 0.123 |   3.271 |    6.763 | 
     | U0_ALU/div_52/FE_RC_230_0        | B0 ^ -> Y v  | OAI2B11X4M  | 0.146 | 0.144 |   3.415 |    6.907 | 
     | U0_ALU/div_52/FE_RC_258_0        | B0 v -> Y ^  | OAI21X3M    | 0.199 | 0.088 |   3.503 |    6.995 | 
     | U0_ALU/div_52/FE_RC_257_0        | A ^ -> Y v   | NAND2X3M    | 0.115 | 0.114 |   3.617 |    7.109 | 
     | U0_ALU/div_52/FE_RC_286_0        | B v -> Y ^   | NAND2X2M    | 0.088 | 0.091 |   3.708 |    7.200 | 
     | U0_ALU/div_52/FE_RC_285_0        | A ^ -> Y v   | NAND2X2M    | 0.150 | 0.115 |   3.823 |    7.315 | 
     | U0_ALU/div_52/FE_RC_369_0        | B v -> Y ^   | NAND2X2M    | 0.124 | 0.120 |   3.943 |    7.435 | 
     | U0_ALU/div_52/FE_RC_368_0        | A ^ -> Y v   | NAND2X2M    | 0.239 | 0.179 |   4.122 |    7.614 | 
     | U0_ALU/div_52/FE_RC_366_0        | A1N v -> Y v | OAI2BB2X4M  | 0.092 | 0.223 |   4.345 |    7.837 | 
     | U0_ALU/div_52/FE_RC_365_0        | A0 v -> Y ^  | OAI21X3M    | 0.188 | 0.153 |   4.497 |    7.990 | 
     | U0_ALU/div_52/FE_RC_364_0        | A ^ -> Y v   | NAND2X2M    | 0.122 | 0.122 |   4.619 |    8.111 | 
     | U0_ALU/div_52/FE_RC_409_0        | B v -> Y ^   | NAND2X2M    | 0.115 | 0.107 |   4.727 |    8.219 | 
     | U0_ALU/div_52/FE_RC_408_0        | A ^ -> Y v   | NAND2X4M    | 0.078 | 0.078 |   4.805 |    8.297 | 
     | U0_ALU/div_52/FE_RC_427_0        | A v -> Y ^   | NAND2X4M    | 0.116 | 0.088 |   4.892 |    8.384 | 
     | U0_ALU/div_52/FE_RC_456_0        | A ^ -> Y v   | INVX2M      | 0.051 | 0.058 |   4.950 |    8.442 | 
     | U0_ALU/div_52/FE_RC_455_0        | A v -> Y ^   | NAND3X3M    | 0.125 | 0.076 |   5.027 |    8.519 | 
     | U0_ALU/div_52/FE_RC_511_0        | A ^ -> Y v   | NAND2X2M    | 0.234 | 0.176 |   5.203 |    8.695 | 
     | U0_ALU/U64                       | C0 v -> Y ^  | AOI222X1M   | 0.576 | 0.495 |   5.698 |    9.190 | 
     | U0_ALU/U61                       | A1 ^ -> Y v  | AOI31X2M    | 0.176 | 0.181 |   5.878 |    9.371 | 
     | U0_ALU/\ALU_OUT_reg[2]           | D v          | SDFFRQX1M   | 0.176 | 0.000 |   5.879 |    9.371 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -3.492 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -3.492 | 
     | U0_ALU/\ALU_OUT_reg[2]     | CK ^        | SDFFRQX1M | 0.000 | 0.000 |   0.000 |   -3.492 | 
     +-------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[10] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[10] /D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.409
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.391
- Arrival Time                  5.895
= Slack Time                    3.496
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |    3.496 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.000 | 0.000 |   0.000 |    3.496 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.633 | 0.671 |   0.671 |    4.167 | 
     | U0_ALU/U99                   | A ^ -> Y v   | INVX2M     | 0.381 | 0.381 |   1.052 |    4.547 | 
     | U0_ALU/mult_49/U106          | B v -> Y ^   | NOR2X1M    | 0.270 | 0.254 |   1.306 |    4.802 | 
     | U0_ALU/mult_49/U4            | B ^ -> Y ^   | AND2X2M    | 0.083 | 0.173 |   1.479 |    4.974 | 
     | U0_ALU/mult_49/S2_2_3        | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.552 |   2.031 |    5.527 | 
     | U0_ALU/mult_49/S2_3_3        | B ^ -> CO ^  | ADDFX2M    | 0.126 | 0.567 |   2.598 |    6.094 | 
     | U0_ALU/mult_49/S2_4_3        | B ^ -> CO ^  | ADDFX2M    | 0.125 | 0.568 |   3.166 |    6.661 | 
     | U0_ALU/mult_49/S2_5_3        | B ^ -> CO ^  | ADDFX2M    | 0.138 | 0.579 |   3.744 |    7.240 | 
     | U0_ALU/mult_49/S2_6_3        | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.567 |   4.312 |    7.807 | 
     | U0_ALU/mult_49/S4_3          | B ^ -> S v   | ADDFX2M    | 0.156 | 0.592 |   4.903 |    8.399 | 
     | U0_ALU/mult_49/U14           | B v -> Y v   | CLKXOR2X2M | 0.119 | 0.270 |   5.174 |    8.670 | 
     | U0_ALU/mult_49/FS_1/U33      | B v -> Y ^   | NOR2X1M    | 0.167 | 0.145 |   5.318 |    8.814 | 
     | U0_ALU/mult_49/FS_1/U18      | AN ^ -> Y ^  | NAND2BX1M  | 0.115 | 0.159 |   5.477 |    8.973 | 
     | U0_ALU/mult_49/FS_1/U17      | A ^ -> Y v   | CLKXOR2X2M | 0.113 | 0.237 |   5.714 |    9.210 | 
     | U0_ALU/U34                   | A0N v -> Y v | OAI2BB1X2M | 0.077 | 0.181 |   5.895 |    9.391 | 
     | U0_ALU/\ALU_OUT_reg[10]      | D v          | SDFFRQX2M  | 0.077 | 0.000 |   5.895 |    9.391 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -3.496 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -3.496 | 
     | U0_ALU/\ALU_OUT_reg[10]    | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -3.496 | 
     +-------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[8] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[8] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.418
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.382
- Arrival Time                  5.551
= Slack Time                    3.830
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.830 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |    3.830 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.633 | 0.671 |   0.671 |    4.501 | 
     | U0_ALU/U99                   | A ^ -> Y v  | INVX2M     | 0.381 | 0.381 |   1.052 |    4.882 | 
     | U0_ALU/mult_49/U108          | B v -> Y ^  | NOR2X1M    | 0.269 | 0.253 |   1.304 |    5.135 | 
     | U0_ALU/mult_49/U6            | B ^ -> Y ^  | AND2X2M    | 0.089 | 0.177 |   1.481 |    5.312 | 
     | U0_ALU/mult_49/S2_2_1        | B ^ -> CO ^ | ADDFX2M    | 0.119 | 0.554 |   2.035 |    5.866 | 
     | U0_ALU/mult_49/S2_3_1        | B ^ -> CO ^ | ADDFX2M    | 0.128 | 0.569 |   2.604 |    6.435 | 
     | U0_ALU/mult_49/S2_4_1        | B ^ -> CO ^ | ADDFX2M    | 0.121 | 0.565 |   3.170 |    7.000 | 
     | U0_ALU/mult_49/S2_5_1        | B ^ -> CO ^ | ADDFX2M    | 0.127 | 0.568 |   3.738 |    7.568 | 
     | U0_ALU/mult_49/S2_6_1        | B ^ -> CO ^ | ADDFX2M    | 0.122 | 0.565 |   4.303 |    8.133 | 
     | U0_ALU/mult_49/S4_1          | B ^ -> S v  | ADDFX2M    | 0.162 | 0.600 |   4.903 |    8.734 | 
     | U0_ALU/mult_49/U24           | A v -> Y ^  | INVX2M     | 0.087 | 0.092 |   4.996 |    8.826 | 
     | U0_ALU/mult_49/U23           | B ^ -> Y v  | XNOR2X2M   | 0.114 | 0.104 |   5.099 |    8.930 | 
     | U0_ALU/mult_49/FS_1/U7       | A v -> Y ^  | INVX2M     | 0.074 | 0.078 |   5.177 |    9.007 | 
     | U0_ALU/mult_49/FS_1/U8       | A ^ -> Y v  | INVX2M     | 0.043 | 0.048 |   5.225 |    9.056 | 
     | U0_ALU/U97                   | B0 v -> Y ^ | AOI2BB2XLM | 0.330 | 0.223 |   5.448 |    9.278 | 
     | U0_ALU/U95                   | A1 ^ -> Y v | AOI21X2M   | 0.123 | 0.103 |   5.551 |    9.382 | 
     | U0_ALU/\ALU_OUT_reg[8]       | D v         | SDFFRQX2M  | 0.123 | 0.000 |   5.551 |    9.382 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -3.830 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -3.830 | 
     | U0_ALU/\ALU_OUT_reg[8]     | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -3.830 | 
     +-------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[9] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[9] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.413
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.387
- Arrival Time                  5.527
= Slack Time                    3.859
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |    3.859 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.000 | 0.000 |   0.000 |    3.859 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.633 | 0.671 |   0.671 |    4.530 | 
     | U0_ALU/U99                   | A ^ -> Y v   | INVX2M     | 0.381 | 0.381 |   1.052 |    4.911 | 
     | U0_ALU/mult_49/U107          | B v -> Y ^   | NOR2X1M    | 0.278 | 0.259 |   1.311 |    5.170 | 
     | U0_ALU/mult_49/U5            | B ^ -> Y ^   | AND2X2M    | 0.081 | 0.172 |   1.483 |    5.343 | 
     | U0_ALU/mult_49/S2_2_2        | B ^ -> CO ^  | ADDFX2M    | 0.127 | 0.558 |   2.041 |    5.901 | 
     | U0_ALU/mult_49/S2_3_2        | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.562 |   2.603 |    6.463 | 
     | U0_ALU/mult_49/S2_4_2        | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.562 |   3.165 |    7.025 | 
     | U0_ALU/mult_49/S2_5_2        | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.561 |   3.726 |    7.586 | 
     | U0_ALU/mult_49/S2_6_2        | B ^ -> CO ^  | ADDFX2M    | 0.126 | 0.567 |   4.293 |    8.153 | 
     | U0_ALU/mult_49/S4_2          | B ^ -> S v   | ADDFX2M    | 0.154 | 0.590 |   4.883 |    8.743 | 
     | U0_ALU/mult_49/U11           | B v -> Y v   | CLKXOR2X2M | 0.146 | 0.291 |   5.174 |    9.034 | 
     | U0_ALU/mult_49/FS_1/U4       | A v -> Y v   | XNOR2X2M   | 0.120 | 0.153 |   5.328 |    9.187 | 
     | U0_ALU/U33                   | A0N v -> Y v | OAI2BB1X2M | 0.098 | 0.200 |   5.527 |    9.387 | 
     | U0_ALU/\ALU_OUT_reg[9]       | D v          | SDFFRQX2M  | 0.098 | 0.000 |   5.527 |    9.387 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -3.859 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -3.859 | 
     | U0_ALU/\ALU_OUT_reg[9]     | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -3.859 | 
     +-------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[7] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[7] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.428
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.372
- Arrival Time                  5.413
= Slack Time                    3.959
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |           | 0.000 |       |   0.000 |    3.959 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M    | 0.000 | 0.000 |   0.000 |    3.959 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M | 0.633 | 0.671 |   0.671 |    4.630 | 
     | U0_ALU/U99                   | A ^ -> Y v  | INVX2M    | 0.381 | 0.381 |   1.052 |    5.011 | 
     | U0_ALU/mult_49/U109          | B v -> Y ^  | NOR2X1M   | 0.286 | 0.264 |   1.315 |    5.274 | 
     | U0_ALU/mult_49/U8            | B ^ -> Y ^  | AND2X2M   | 0.088 | 0.178 |   1.493 |    5.452 | 
     | U0_ALU/mult_49/S1_2_0        | B ^ -> CO ^ | ADDFX2M   | 0.113 | 0.548 |   2.041 |    6.000 | 
     | U0_ALU/mult_49/S1_3_0        | B ^ -> CO ^ | ADDFX2M   | 0.122 | 0.562 |   2.603 |    6.562 | 
     | U0_ALU/mult_49/S1_4_0        | B ^ -> CO ^ | ADDFX2M   | 0.115 | 0.557 |   3.161 |    7.120 | 
     | U0_ALU/mult_49/S1_5_0        | B ^ -> CO ^ | ADDFX2M   | 0.125 | 0.565 |   3.726 |    7.685 | 
     | U0_ALU/mult_49/S1_6_0        | B ^ -> CO ^ | ADDFX2M   | 0.119 | 0.563 |   4.289 |    8.248 | 
     | U0_ALU/mult_49/S4_0          | B ^ -> S v  | ADDFX2M   | 0.149 | 0.582 |   4.871 |    8.830 | 
     | U0_ALU/mult_49/FS_1/U14      | A v -> Y v  | BUFX2M    | 0.060 | 0.166 |   5.036 |    8.995 | 
     | U0_ALU/U82                   | B0 v -> Y ^ | AOI22X1M  | 0.315 | 0.238 |   5.274 |    9.233 | 
     | U0_ALU/U81                   | A1 ^ -> Y v | AOI31X2M  | 0.169 | 0.139 |   5.413 |    9.372 | 
     | U0_ALU/\ALU_OUT_reg[7]       | D v         | SDFFRQX2M | 0.169 | 0.000 |   5.413 |    9.372 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -3.959 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -3.959 | 
     | U0_ALU/\ALU_OUT_reg[7]     | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -3.959 | 
     +-------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[6] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[6] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.431
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.369
- Arrival Time                  5.034
= Slack Time                    4.335
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |           | 0.000 |       |   0.000 |    4.335 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M    | 0.000 | 0.000 |   0.000 |    4.335 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M | 0.633 | 0.671 |   0.671 |    5.006 | 
     | U0_ALU/U99                   | A ^ -> Y v  | INVX2M    | 0.381 | 0.381 |   1.052 |    5.386 | 
     | U0_ALU/mult_49/U109          | B v -> Y ^  | NOR2X1M   | 0.286 | 0.264 |   1.315 |    5.650 | 
     | U0_ALU/mult_49/U8            | B ^ -> Y ^  | AND2X2M   | 0.088 | 0.178 |   1.493 |    5.828 | 
     | U0_ALU/mult_49/S1_2_0        | B ^ -> CO ^ | ADDFX2M   | 0.113 | 0.548 |   2.041 |    6.376 | 
     | U0_ALU/mult_49/S1_3_0        | B ^ -> CO ^ | ADDFX2M   | 0.122 | 0.562 |   2.603 |    6.938 | 
     | U0_ALU/mult_49/S1_4_0        | B ^ -> CO ^ | ADDFX2M   | 0.115 | 0.557 |   3.161 |    7.496 | 
     | U0_ALU/mult_49/S1_5_0        | B ^ -> CO ^ | ADDFX2M   | 0.125 | 0.565 |   3.726 |    8.061 | 
     | U0_ALU/mult_49/S1_6_0        | B ^ -> S v  | ADDFX2M   | 0.151 | 0.587 |   4.313 |    8.648 | 
     | U0_ALU/mult_49/FS_1/U13      | A v -> Y v  | BUFX2M    | 0.069 | 0.174 |   4.487 |    8.821 | 
     | U0_ALU/U80                   | A0 v -> Y ^ | AOI222X1M | 0.670 | 0.363 |   4.849 |    9.184 | 
     | U0_ALU/U77                   | A1 ^ -> Y v | AOI31X2M  | 0.184 | 0.185 |   5.034 |    9.369 | 
     | U0_ALU/\ALU_OUT_reg[6]       | D v         | SDFFRQX2M | 0.184 | 0.000 |   5.034 |    9.369 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -4.335 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -4.335 | 
     | U0_ALU/\ALU_OUT_reg[6]     | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -4.335 | 
     +-------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[3] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[3] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[1][0] /Q (v) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.428
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.372
- Arrival Time                  4.783
= Slack Time                    4.589
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                  |             |             |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^   |             | 0.000 |       |   0.000 |    4.589 | 
     | U0_mux2X1/U1                     | A ^ -> Y ^  | MX2X6M      | 0.000 | 0.000 |   0.000 |    4.589 | 
     | U0_RegFile/\regArr_reg[1][0]     | CK ^ -> Q v | SDFFRHQX2M  | 0.078 | 0.245 |   0.245 |    4.834 | 
     | U0_RegFile/FE_OFC14_Operand_B_0_ | A v -> Y v  | BUFX10M     | 0.076 | 0.146 |   0.390 |    4.979 | 
     | U0_ALU/div_52/U1                 | A v -> Y ^  | INVX6M      | 0.197 | 0.139 |   0.530 |    5.119 | 
     | U0_ALU/div_52/U8                 | A ^ -> Y ^  | OR2X2M      | 0.072 | 0.147 |   0.677 |    5.265 | 
     | U0_ALU/div_52/FE_RC_22_0         | A ^ -> Y v  | INVX2M      | 0.047 | 0.051 |   0.727 |    5.316 | 
     | U0_ALU/div_52/FE_RC_21_0         | A v -> Y ^  | NOR2X4M     | 0.207 | 0.138 |   0.866 |    5.455 | 
     | U0_ALU/div_52/FE_RC_61_0         | A ^ -> Y v  | NAND3X2M    | 0.108 | 0.108 |   0.974 |    5.563 | 
     | U0_ALU/div_52/FE_RC_60_0         | AN v -> Y v | NAND3BX4M   | 0.093 | 0.170 |   1.143 |    5.732 | 
     | U0_ALU/div_52/FE_RC_69_0         | A v -> Y ^  | CLKNAND2X4M | 0.073 | 0.071 |   1.214 |    5.803 | 
     | U0_ALU/div_52/FE_RC_67_0         | B ^ -> Y v  | NAND2X4M    | 0.069 | 0.068 |   1.282 |    5.871 | 
     | U0_ALU/div_52/FE_RC_74_0         | A v -> Y ^  | NAND2X2M    | 0.221 | 0.143 |   1.425 |    6.014 | 
     | U0_ALU/div_52/FE_RC_117_0        | B ^ -> Y v  | NOR2X2M     | 0.090 | 0.101 |   1.527 |    6.115 | 
     | U0_ALU/div_52/FE_RC_116_0        | A v -> Y ^  | INVX2M      | 0.097 | 0.086 |   1.612 |    6.201 | 
     | U0_ALU/div_52/FE_RC_115_0        | A ^ -> Y v  | CLKNAND2X2M | 0.161 | 0.095 |   1.707 |    6.296 | 
     | U0_ALU/div_52/FE_RC_106_0        | A0 v -> Y ^ | OAI21X2M    | 0.179 | 0.163 |   1.870 |    6.459 | 
     | U0_ALU/div_52/FE_RC_164_0        | A ^ -> Y v  | CLKNAND2X2M | 0.149 | 0.137 |   2.006 |    6.595 | 
     | U0_ALU/div_52/FE_RC_163_0        | A v -> Y ^  | NAND2X4M    | 0.177 | 0.143 |   2.149 |    6.738 | 
     | U0_ALU/div_52/FE_RC_187_0        | A ^ -> Y v  | INVX4M      | 0.094 | 0.100 |   2.249 |    6.838 | 
     | U0_ALU/div_52/FE_RC_194_0        | S0 v -> Y ^ | MXI2X3M     | 0.275 | 0.153 |   2.403 |    6.992 | 
     | U0_ALU/div_52/FE_RC_199_0        | A ^ -> Y v  | NAND2X2M    | 0.191 | 0.180 |   2.583 |    7.172 | 
     | U0_ALU/div_52/FE_RC_198_0        | A v -> Y ^  | INVX2M      | 0.086 | 0.094 |   2.677 |    7.266 | 
     | U0_ALU/div_52/FE_RC_197_0        | A ^ -> Y v  | NOR2X2M     | 0.074 | 0.047 |   2.724 |    7.313 | 
     | U0_ALU/div_52/FE_RC_190_0        | B v -> Y ^  | NAND2X2M    | 0.096 | 0.083 |   2.807 |    7.396 | 
     | U0_ALU/div_52/FE_RC_227_0        | A ^ -> Y v  | NAND2X2M    | 0.069 | 0.065 |   2.872 |    7.461 | 
     | U0_ALU/div_52/FE_RC_261_0        | B v -> Y ^  | NAND2X2M    | 0.218 | 0.149 |   3.022 |    7.611 | 
     | U0_ALU/div_52/FE_RC_284_0        | B ^ -> Y v  | NAND2X4M    | 0.125 | 0.126 |   3.148 |    7.737 | 
     | U0_ALU/div_52/FE_RC_233_0        | B v -> Y ^  | NAND3X2M    | 0.244 | 0.123 |   3.271 |    7.860 | 
     | U0_ALU/div_52/FE_RC_230_0        | B0 ^ -> Y v | OAI2B11X4M  | 0.146 | 0.144 |   3.415 |    8.004 | 
     | U0_ALU/div_52/FE_RC_258_0        | B0 v -> Y ^ | OAI21X3M    | 0.199 | 0.088 |   3.503 |    8.092 | 
     | U0_ALU/div_52/FE_RC_257_0        | A ^ -> Y v  | NAND2X3M    | 0.115 | 0.114 |   3.617 |    8.206 | 
     | U0_ALU/div_52/FE_RC_286_0        | B v -> Y ^  | NAND2X2M    | 0.088 | 0.091 |   3.708 |    8.297 | 
     | U0_ALU/div_52/FE_RC_285_0        | A ^ -> Y v  | NAND2X2M    | 0.150 | 0.115 |   3.823 |    8.412 | 
     | U0_ALU/div_52/FE_RC_369_0        | B v -> Y ^  | NAND2X2M    | 0.124 | 0.120 |   3.943 |    8.532 | 
     | U0_ALU/div_52/FE_RC_382_0        | A ^ -> Y v  | NAND2X2M    | 0.230 | 0.173 |   4.116 |    8.705 | 
     | U0_ALU/U68                       | C0 v -> Y ^ | AOI222X1M   | 0.570 | 0.491 |   4.607 |    9.196 | 
     | U0_ALU/U65                       | A1 ^ -> Y v | AOI31X2M    | 0.170 | 0.175 |   4.783 |    9.372 | 
     | U0_ALU/\ALU_OUT_reg[3]           | D v         | SDFFRQX2M   | 0.170 | 0.000 |   4.783 |    9.372 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -4.589 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -4.589 | 
     | U0_ALU/\ALU_OUT_reg[3]     | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -4.589 | 
     +-------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[5] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[5] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.436
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.364
- Arrival Time                  4.463
= Slack Time                    4.901
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |           | 0.000 |       |   0.000 |    4.901 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M    | 0.000 | 0.000 |   0.000 |    4.901 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M | 0.633 | 0.671 |   0.671 |    5.572 | 
     | U0_ALU/U99                   | A ^ -> Y v  | INVX2M    | 0.381 | 0.381 |   1.052 |    5.953 | 
     | U0_ALU/mult_49/U109          | B v -> Y ^  | NOR2X1M   | 0.286 | 0.264 |   1.315 |    6.216 | 
     | U0_ALU/mult_49/U8            | B ^ -> Y ^  | AND2X2M   | 0.088 | 0.178 |   1.493 |    6.394 | 
     | U0_ALU/mult_49/S1_2_0        | B ^ -> CO ^ | ADDFX2M   | 0.113 | 0.548 |   2.041 |    6.942 | 
     | U0_ALU/mult_49/S1_3_0        | B ^ -> CO ^ | ADDFX2M   | 0.122 | 0.562 |   2.603 |    7.504 | 
     | U0_ALU/mult_49/S1_4_0        | B ^ -> CO ^ | ADDFX2M   | 0.115 | 0.557 |   3.161 |    8.062 | 
     | U0_ALU/mult_49/S1_5_0        | B ^ -> S v  | ADDFX2M   | 0.140 | 0.567 |   3.728 |    8.629 | 
     | U0_ALU/mult_49/FS_1/U12      | A v -> Y v  | BUFX2M    | 0.068 | 0.169 |   3.898 |    8.798 | 
     | U0_ALU/U76                   | A0 v -> Y ^ | AOI222X1M | 0.662 | 0.358 |   4.255 |    9.156 | 
     | U0_ALU/U73                   | A1 ^ -> Y v | AOI31X2M  | 0.207 | 0.208 |   4.463 |    9.364 | 
     | U0_ALU/\ALU_OUT_reg[5]       | D v         | SDFFRQX2M | 0.207 | 0.000 |   4.463 |    9.364 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -4.901 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -4.901 | 
     | U0_ALU/\ALU_OUT_reg[5]     | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -4.901 | 
     +-------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin U0_RegFile/\RdData_reg[4] /CK 
Endpoint:   U0_RegFile/\RdData_reg[4] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.415
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.385
- Arrival Time                  4.274
= Slack Time                    5.111
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |           | 0.000 |       |   0.000 |    5.111 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M    | 0.000 | 0.000 |   0.000 |    5.111 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M | 0.193 | 0.525 |   0.525 |    5.636 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M   | 0.398 | 0.291 |   0.816 |    5.927 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M  | 0.206 | 0.198 |   1.014 |    6.125 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M   | 0.287 | 0.222 |   1.236 |    6.347 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M    | 0.114 | 0.120 |   1.356 |    6.467 | 
     | U0_SYS_CTRL/U68                   | A1 v -> Y ^ | OAI22X1M  | 0.342 | 0.178 |   1.533 |    6.644 | 
     | U5                                | A ^ -> Y ^  | CLKBUFX2M | 1.283 | 0.834 |   2.367 |    7.478 | 
     | U0_RegFile/U308                   | A ^ -> Y v  | INVX2M    | 0.257 | 0.200 |   2.567 |    7.678 | 
     | U0_RegFile/U149                   | A v -> Y ^  | INVX2M    | 0.856 | 0.552 |   3.119 |    8.230 | 
     | U0_RegFile/U278                   | S1 ^ -> Y v | MX4X1M    | 0.203 | 0.379 |   3.498 |    8.609 | 
     | U0_RegFile/U276                   | B v -> Y v  | MX4X1M    | 0.185 | 0.433 |   3.931 |    9.042 | 
     | U0_RegFile/U275                   | A0 v -> Y v | AO22X1M   | 0.106 | 0.343 |   4.274 |    9.385 | 
     | U0_RegFile/\RdData_reg[4]         | D v         | SDFFRQX2M | 0.106 | 0.000 |   4.274 |    9.385 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |           | 0.000 |       |   0.000 |   -5.111 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -5.111 | 
     | U0_RegFile/\RdData_reg[4] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -5.111 | 
     +-----------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin U0_RegFile/\RdData_reg[3] /CK 
Endpoint:   U0_RegFile/\RdData_reg[3] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.419
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.381
- Arrival Time                  4.267
= Slack Time                    5.114
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |           | 0.000 |       |   0.000 |    5.114 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M    | 0.000 | 0.000 |   0.000 |    5.114 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M | 0.193 | 0.525 |   0.525 |    5.640 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M   | 0.398 | 0.291 |   0.816 |    5.930 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M  | 0.206 | 0.198 |   1.014 |    6.128 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M   | 0.287 | 0.222 |   1.236 |    6.351 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M    | 0.114 | 0.120 |   1.356 |    6.470 | 
     | U0_SYS_CTRL/U68                   | A1 v -> Y ^ | OAI22X1M  | 0.342 | 0.178 |   1.533 |    6.648 | 
     | U5                                | A ^ -> Y ^  | CLKBUFX2M | 1.283 | 0.834 |   2.367 |    7.481 | 
     | U0_RegFile/U308                   | A ^ -> Y v  | INVX2M    | 0.257 | 0.200 |   2.567 |    7.682 | 
     | U0_RegFile/U149                   | A v -> Y ^  | INVX2M    | 0.856 | 0.552 |   3.119 |    8.233 | 
     | U0_RegFile/U274                   | S1 ^ -> Y v | MX4X1M    | 0.213 | 0.388 |   3.506 |    8.621 | 
     | U0_RegFile/U272                   | B v -> Y v  | MX4X1M    | 0.154 | 0.404 |   3.911 |    9.025 | 
     | U0_RegFile/U271                   | A0 v -> Y v | AO22X1M   | 0.125 | 0.356 |   4.267 |    9.381 | 
     | U0_RegFile/\RdData_reg[3]         | D v         | SDFFRQX2M | 0.125 | 0.000 |   4.267 |    9.381 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |           | 0.000 |       |   0.000 |   -5.114 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -5.114 | 
     | U0_RegFile/\RdData_reg[3] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -5.114 | 
     +-----------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin U0_RegFile/\RdData_reg[2] /CK 
Endpoint:   U0_RegFile/\RdData_reg[2] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.415
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.385
- Arrival Time                  4.257
= Slack Time                    5.127
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |           | 0.000 |       |   0.000 |    5.127 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M    | 0.000 | 0.000 |   0.000 |    5.127 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M | 0.193 | 0.525 |   0.525 |    5.653 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M   | 0.398 | 0.291 |   0.816 |    5.943 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M  | 0.206 | 0.198 |   1.014 |    6.141 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M   | 0.287 | 0.222 |   1.236 |    6.364 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M    | 0.114 | 0.120 |   1.356 |    6.483 | 
     | U0_SYS_CTRL/U68                   | A1 v -> Y ^ | OAI22X1M  | 0.342 | 0.178 |   1.533 |    6.661 | 
     | U5                                | A ^ -> Y ^  | CLKBUFX2M | 1.283 | 0.834 |   2.367 |    7.494 | 
     | U0_RegFile/U308                   | A ^ -> Y v  | INVX2M    | 0.257 | 0.200 |   2.567 |    7.695 | 
     | U0_RegFile/U149                   | A v -> Y ^  | INVX2M    | 0.856 | 0.552 |   3.119 |    8.246 | 
     | U0_RegFile/U270                   | S1 ^ -> Y v | MX4X1M    | 0.211 | 0.386 |   3.505 |    8.633 | 
     | U0_RegFile/U268                   | B v -> Y v  | MX4X1M    | 0.161 | 0.411 |   3.917 |    9.044 | 
     | U0_RegFile/U267                   | A0 v -> Y v | AO22X1M   | 0.109 | 0.341 |   4.257 |    9.385 | 
     | U0_RegFile/\RdData_reg[2]         | D v         | SDFFRQX2M | 0.109 | 0.000 |   4.257 |    9.385 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |           | 0.000 |       |   0.000 |   -5.127 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -5.127 | 
     | U0_RegFile/\RdData_reg[2] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -5.127 | 
     +-----------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin U0_RegFile/\RdData_reg[0] /CK 
Endpoint:   U0_RegFile/\RdData_reg[0] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.417
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.383
- Arrival Time                  4.226
= Slack Time                    5.157
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |           | 0.000 |       |   0.000 |    5.157 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M    | 0.000 | 0.000 |   0.000 |    5.157 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M | 0.193 | 0.525 |   0.525 |    5.682 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M   | 0.398 | 0.291 |   0.816 |    5.973 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M  | 0.206 | 0.198 |   1.014 |    6.171 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M   | 0.287 | 0.222 |   1.236 |    6.393 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M    | 0.114 | 0.120 |   1.356 |    6.513 | 
     | U0_SYS_CTRL/U68                   | A1 v -> Y ^ | OAI22X1M  | 0.342 | 0.178 |   1.533 |    6.690 | 
     | U5                                | A ^ -> Y ^  | CLKBUFX2M | 1.283 | 0.834 |   2.367 |    7.524 | 
     | U0_RegFile/U308                   | A ^ -> Y v  | INVX2M    | 0.257 | 0.200 |   2.567 |    7.724 | 
     | U0_RegFile/U149                   | A v -> Y ^  | INVX2M    | 0.856 | 0.552 |   3.119 |    8.276 | 
     | U0_RegFile/U300                   | S1 ^ -> Y v | MX4X1M    | 0.169 | 0.348 |   3.467 |    8.624 | 
     | U0_RegFile/U260                   | D v -> Y v  | MX4X1M    | 0.157 | 0.409 |   3.876 |    9.033 | 
     | U0_RegFile/U259                   | A0 v -> Y v | AO22X1M   | 0.118 | 0.350 |   4.226 |    9.382 | 
     | U0_RegFile/\RdData_reg[0]         | D v         | SDFFRQX2M | 0.118 | 0.000 |   4.226 |    9.383 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |           | 0.000 |       |   0.000 |   -5.157 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -5.157 | 
     | U0_RegFile/\RdData_reg[0] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -5.157 | 
     +-----------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin U0_RegFile/\RdData_reg[1] /CK 
Endpoint:   U0_RegFile/\RdData_reg[1] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.415
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.385
- Arrival Time                  4.210
= Slack Time                    5.175
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |           | 0.000 |       |   0.000 |    5.175 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M    | 0.000 | 0.000 |   0.000 |    5.175 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M | 0.193 | 0.525 |   0.525 |    5.700 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M   | 0.398 | 0.291 |   0.816 |    5.991 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M  | 0.206 | 0.198 |   1.014 |    6.189 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M   | 0.287 | 0.222 |   1.236 |    6.411 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M    | 0.114 | 0.120 |   1.356 |    6.531 | 
     | U0_SYS_CTRL/U68                   | A1 v -> Y ^ | OAI22X1M  | 0.342 | 0.178 |   1.533 |    6.708 | 
     | U5                                | A ^ -> Y ^  | CLKBUFX2M | 1.283 | 0.834 |   2.367 |    7.542 | 
     | U0_RegFile/U308                   | A ^ -> Y v  | INVX2M    | 0.257 | 0.200 |   2.567 |    7.742 | 
     | U0_RegFile/U149                   | A v -> Y ^  | INVX2M    | 0.856 | 0.552 |   3.119 |    8.294 | 
     | U0_RegFile/U266                   | S1 ^ -> Y v | MX4X1M    | 0.177 | 0.355 |   3.474 |    8.649 | 
     | U0_RegFile/U264                   | D v -> Y v  | MX4X1M    | 0.145 | 0.399 |   3.873 |    9.048 | 
     | U0_RegFile/U263                   | A0 v -> Y v | AO22X1M   | 0.109 | 0.337 |   4.210 |    9.385 | 
     | U0_RegFile/\RdData_reg[1]         | D v         | SDFFRQX2M | 0.109 | 0.000 |   4.210 |    9.385 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |           | 0.000 |       |   0.000 |   -5.175 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -5.175 | 
     | U0_RegFile/\RdData_reg[1] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -5.175 | 
     +-----------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin U0_RegFile/\RdData_reg[6] /CK 
Endpoint:   U0_RegFile/\RdData_reg[6] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.417
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.383
- Arrival Time                  4.196
= Slack Time                    5.188
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |           | 0.000 |       |   0.000 |    5.188 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M    | 0.000 | 0.000 |   0.000 |    5.188 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M | 0.193 | 0.525 |   0.526 |    5.713 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M   | 0.398 | 0.291 |   0.816 |    6.004 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M  | 0.206 | 0.198 |   1.014 |    6.201 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M   | 0.287 | 0.222 |   1.236 |    6.424 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M    | 0.114 | 0.120 |   1.356 |    6.543 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M | 0.453 | 0.307 |   1.663 |    6.850 | 
     | U4                                | A ^ -> Y ^  | BUFX2M    | 0.677 | 0.503 |   2.165 |    7.353 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M    | 0.225 | 0.223 |   2.388 |    7.575 | 
     | U0_RegFile/U147                   | A v -> Y ^  | INVX4M    | 0.866 | 0.540 |   2.927 |    8.115 | 
     | U0_RegFile/U286                   | S0 ^ -> Y v | MX4X1M    | 0.178 | 0.527 |   3.454 |    8.642 | 
     | U0_RegFile/U284                   | B v -> Y v  | MX4X1M    | 0.154 | 0.395 |   3.849 |    9.036 | 
     | U0_RegFile/U283                   | A0 v -> Y v | AO22X1M   | 0.116 | 0.347 |   4.195 |    9.383 | 
     | U0_RegFile/\RdData_reg[6]         | D v         | SDFFRQX2M | 0.116 | 0.000 |   4.196 |    9.383 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |           | 0.000 |       |   0.000 |   -5.188 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -5.188 | 
     | U0_RegFile/\RdData_reg[6] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -5.188 | 
     +-----------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin U0_RegFile/\RdData_reg[5] /CK 
Endpoint:   U0_RegFile/\RdData_reg[5] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.415
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.385
- Arrival Time                  4.161
= Slack Time                    5.224
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |           | 0.000 |       |   0.000 |    5.224 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M    | 0.000 | 0.000 |   0.000 |    5.224 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M | 0.193 | 0.525 |   0.526 |    5.749 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M   | 0.398 | 0.291 |   0.816 |    6.040 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M  | 0.206 | 0.198 |   1.014 |    6.238 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M   | 0.287 | 0.222 |   1.236 |    6.460 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M    | 0.114 | 0.120 |   1.356 |    6.580 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M | 0.453 | 0.307 |   1.663 |    6.886 | 
     | U4                                | A ^ -> Y ^  | BUFX2M    | 0.677 | 0.503 |   2.165 |    7.389 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M    | 0.225 | 0.223 |   2.388 |    7.612 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M    | 0.840 | 0.524 |   2.912 |    8.136 | 
     | U0_RegFile/U282                   | S0 ^ -> Y v | MX4X1M    | 0.190 | 0.537 |   3.449 |    8.673 | 
     | U0_RegFile/U280                   | B v -> Y v  | MX4X1M    | 0.138 | 0.380 |   3.829 |    9.053 | 
     | U0_RegFile/U279                   | A0 v -> Y v | AO22X1M   | 0.107 | 0.332 |   4.161 |    9.385 | 
     | U0_RegFile/\RdData_reg[5]         | D v         | SDFFRQX2M | 0.107 | 0.000 |   4.161 |    9.385 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |           | 0.000 |       |   0.000 |   -5.224 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -5.224 | 
     | U0_RegFile/\RdData_reg[5] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -5.224 | 
     +-----------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin U0_RegFile/\RdData_reg[7] /CK 
Endpoint:   U0_RegFile/\RdData_reg[7] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.415
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.385
- Arrival Time                  4.160
= Slack Time                    5.225
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |           | 0.000 |       |   0.000 |    5.225 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M    | 0.000 | 0.000 |   0.000 |    5.225 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M | 0.193 | 0.525 |   0.526 |    5.750 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M   | 0.398 | 0.291 |   0.816 |    6.041 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M  | 0.206 | 0.198 |   1.014 |    6.239 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M   | 0.287 | 0.222 |   1.236 |    6.461 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M    | 0.114 | 0.120 |   1.356 |    6.581 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M | 0.453 | 0.307 |   1.662 |    6.887 | 
     | U4                                | A ^ -> Y ^  | BUFX2M    | 0.677 | 0.503 |   2.165 |    7.390 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M    | 0.225 | 0.223 |   2.388 |    7.613 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M    | 0.840 | 0.524 |   2.912 |    8.137 | 
     | U0_RegFile/U299                   | S0 ^ -> Y v | MX4X1M    | 0.174 | 0.527 |   3.439 |    8.664 | 
     | U0_RegFile/U288                   | C v -> Y v  | MX4X1M    | 0.144 | 0.387 |   3.825 |    9.050 | 
     | U0_RegFile/U287                   | A0 v -> Y v | AO22X1M   | 0.108 | 0.335 |   4.160 |    9.385 | 
     | U0_RegFile/\RdData_reg[7]         | D v         | SDFFRQX2M | 0.108 | 0.000 |   4.160 |    9.385 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |           | 0.000 |       |   0.000 |   -5.225 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -5.225 | 
     | U0_RegFile/\RdData_reg[7] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -5.225 | 
     +-----------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[4] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[4] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[1][0] /Q (v) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.430
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.370
- Arrival Time                  3.952
= Slack Time                    5.417
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                  |             |             |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^   |             | 0.000 |       |   0.000 |    5.417 | 
     | U0_mux2X1/U1                     | A ^ -> Y ^  | MX2X6M      | 0.000 | 0.000 |   0.000 |    5.417 | 
     | U0_RegFile/\regArr_reg[1][0]     | CK ^ -> Q v | SDFFRHQX2M  | 0.078 | 0.245 |   0.245 |    5.662 | 
     | U0_RegFile/FE_OFC14_Operand_B_0_ | A v -> Y v  | BUFX10M     | 0.076 | 0.146 |   0.390 |    5.808 | 
     | U0_ALU/div_52/U1                 | A v -> Y ^  | INVX6M      | 0.197 | 0.139 |   0.530 |    5.947 | 
     | U0_ALU/div_52/U8                 | A ^ -> Y ^  | OR2X2M      | 0.072 | 0.147 |   0.677 |    6.094 | 
     | U0_ALU/div_52/FE_RC_22_0         | A ^ -> Y v  | INVX2M      | 0.047 | 0.051 |   0.727 |    6.145 | 
     | U0_ALU/div_52/FE_RC_21_0         | A v -> Y ^  | NOR2X4M     | 0.207 | 0.138 |   0.866 |    6.283 | 
     | U0_ALU/div_52/FE_RC_61_0         | A ^ -> Y v  | NAND3X2M    | 0.108 | 0.108 |   0.974 |    6.391 | 
     | U0_ALU/div_52/FE_RC_60_0         | AN v -> Y v | NAND3BX4M   | 0.093 | 0.170 |   1.143 |    6.561 | 
     | U0_ALU/div_52/FE_RC_69_0         | A v -> Y ^  | CLKNAND2X4M | 0.073 | 0.071 |   1.214 |    6.632 | 
     | U0_ALU/div_52/FE_RC_67_0         | B ^ -> Y v  | NAND2X4M    | 0.069 | 0.068 |   1.282 |    6.700 | 
     | U0_ALU/div_52/FE_RC_74_0         | A v -> Y ^  | NAND2X2M    | 0.221 | 0.143 |   1.425 |    6.843 | 
     | U0_ALU/div_52/FE_RC_117_0        | B ^ -> Y v  | NOR2X2M     | 0.090 | 0.101 |   1.527 |    6.944 | 
     | U0_ALU/div_52/FE_RC_116_0        | A v -> Y ^  | INVX2M      | 0.097 | 0.086 |   1.612 |    7.029 | 
     | U0_ALU/div_52/FE_RC_115_0        | A ^ -> Y v  | CLKNAND2X2M | 0.161 | 0.095 |   1.707 |    7.124 | 
     | U0_ALU/div_52/FE_RC_106_0        | A0 v -> Y ^ | OAI21X2M    | 0.179 | 0.163 |   1.870 |    7.287 | 
     | U0_ALU/div_52/FE_RC_164_0        | A ^ -> Y v  | CLKNAND2X2M | 0.149 | 0.137 |   2.006 |    7.424 | 
     | U0_ALU/div_52/FE_RC_163_0        | A v -> Y ^  | NAND2X4M    | 0.177 | 0.143 |   2.149 |    7.567 | 
     | U0_ALU/div_52/FE_RC_187_0        | A ^ -> Y v  | INVX4M      | 0.094 | 0.100 |   2.249 |    7.667 | 
     | U0_ALU/div_52/FE_RC_194_0        | S0 v -> Y v | MXI2X3M     | 0.149 | 0.162 |   2.412 |    7.829 | 
     | U0_ALU/div_52/FE_RC_199_0        | A v -> Y ^  | NAND2X2M    | 0.228 | 0.170 |   2.582 |    7.999 | 
     | U0_ALU/div_52/FE_RC_198_0        | A ^ -> Y v  | INVX2M      | 0.068 | 0.069 |   2.651 |    8.068 | 
     | U0_ALU/div_52/FE_RC_197_0        | A v -> Y ^  | NOR2X2M     | 0.143 | 0.106 |   2.757 |    8.175 | 
     | U0_ALU/div_52/FE_RC_190_0        | B ^ -> Y v  | NAND2X2M    | 0.076 | 0.084 |   2.841 |    8.259 | 
     | U0_ALU/div_52/FE_RC_227_0        | A v -> Y ^  | NAND2X2M    | 0.090 | 0.067 |   2.909 |    8.326 | 
     | U0_ALU/div_52/FE_RC_261_0        | B ^ -> Y v  | NAND2X2M    | 0.170 | 0.132 |   3.041 |    8.458 | 
     | U0_ALU/div_52/FE_RC_260_0        | A v -> Y ^  | NAND2X4M    | 0.267 | 0.200 |   3.241 |    8.659 | 
     | U0_ALU/div_52/FE_RC_304_0        | A ^ -> Y v  | INVX4M      | 0.089 | 0.091 |   3.332 |    8.749 | 
     | U0_ALU/U72                       | C0 v -> Y ^ | AOI222X1M   | 0.529 | 0.437 |   3.769 |    9.186 | 
     | U0_ALU/U69                       | A1 ^ -> Y v | AOI31X2M    | 0.182 | 0.183 |   3.952 |    9.369 | 
     | U0_ALU/\ALU_OUT_reg[4]           | D v         | SDFFRQX2M   | 0.182 | 0.000 |   3.952 |    9.370 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -5.417 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -5.417 | 
     | U0_ALU/\ALU_OUT_reg[4]     | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -5.417 | 
     +-------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin U0_RegFile/\regArr_reg[10][4] /CK 
Endpoint:   U0_RegFile/\regArr_reg[10][4] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.431
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.369
- Arrival Time                  3.673
= Slack Time                    5.696
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.696 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |    5.696 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.193 | 0.525 |   0.526 |    6.221 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.398 | 0.291 |   0.816 |    6.512 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.206 | 0.198 |   1.014 |    6.710 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.287 | 0.222 |   1.236 |    6.932 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.114 | 0.120 |   1.356 |    7.052 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.453 | 0.307 |   1.663 |    7.358 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.677 | 0.503 |   2.165 |    7.861 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.225 | 0.223 |   2.388 |    8.083 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.840 | 0.524 |   2.912 |    8.607 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.244 | 0.231 |   3.143 |    8.839 | 
     | U0_RegFile/U156                   | A v -> Y ^  | NAND2X2M   | 0.497 | 0.345 |   3.488 |    9.184 | 
     | U0_RegFile/U215                   | B1 ^ -> Y v | OAI2BB2X1M | 0.186 | 0.184 |   3.673 |    9.368 | 
     | U0_RegFile/\regArr_reg[10][4]     | D v         | SDFFRQX2M  | 0.186 | 0.000 |   3.673 |    9.369 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |           | 0.000 |       |   0.000 |   -5.696 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -5.696 | 
     | U0_RegFile/\regArr_reg[10][4] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -5.696 | 
     +---------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin U0_RegFile/\regArr_reg[10][3] /CK 
Endpoint:   U0_RegFile/\regArr_reg[10][3] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.428
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.372
- Arrival Time                  3.666
= Slack Time                    5.706
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.706 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |    5.706 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.193 | 0.525 |   0.526 |    6.232 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.398 | 0.291 |   0.816 |    6.523 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.206 | 0.198 |   1.014 |    6.720 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.287 | 0.222 |   1.236 |    6.943 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.114 | 0.120 |   1.356 |    7.062 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.453 | 0.307 |   1.663 |    7.369 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.677 | 0.503 |   2.165 |    7.872 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.225 | 0.223 |   2.388 |    8.094 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.840 | 0.524 |   2.912 |    8.618 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.244 | 0.231 |   3.143 |    8.849 | 
     | U0_RegFile/U156                   | A v -> Y ^  | NAND2X2M   | 0.497 | 0.345 |   3.488 |    9.195 | 
     | U0_RegFile/U214                   | B1 ^ -> Y v | OAI2BB2X1M | 0.169 | 0.177 |   3.666 |    9.372 | 
     | U0_RegFile/\regArr_reg[10][3]     | D v         | SDFFRQX2M  | 0.169 | 0.000 |   3.666 |    9.372 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |           | 0.000 |       |   0.000 |   -5.706 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -5.706 | 
     | U0_RegFile/\regArr_reg[10][3] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -5.706 | 
     +---------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin U0_RegFile/\regArr_reg[10][5] /CK 
Endpoint:   U0_RegFile/\regArr_reg[10][5] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.428
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.372
- Arrival Time                  3.663
= Slack Time                    5.709
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.709 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |    5.709 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.193 | 0.525 |   0.526 |    6.235 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.398 | 0.291 |   0.816 |    6.525 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.206 | 0.198 |   1.014 |    6.723 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.287 | 0.222 |   1.236 |    6.946 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.114 | 0.120 |   1.356 |    7.065 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.453 | 0.307 |   1.663 |    7.372 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.677 | 0.503 |   2.165 |    7.874 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.225 | 0.223 |   2.388 |    8.097 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.840 | 0.524 |   2.912 |    8.621 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.244 | 0.231 |   3.143 |    8.852 | 
     | U0_RegFile/U156                   | A v -> Y ^  | NAND2X2M   | 0.497 | 0.345 |   3.488 |    9.198 | 
     | U0_RegFile/U216                   | B1 ^ -> Y v | OAI2BB2X1M | 0.169 | 0.174 |   3.663 |    9.372 | 
     | U0_RegFile/\regArr_reg[10][5]     | D v         | SDFFRQX2M  | 0.169 | 0.000 |   3.663 |    9.372 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |           | 0.000 |       |   0.000 |   -5.709 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -5.709 | 
     | U0_RegFile/\regArr_reg[10][5] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -5.709 | 
     +---------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin U0_RegFile/\regArr_reg[10][7] /CK 
Endpoint:   U0_RegFile/\regArr_reg[10][7] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.425
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.375
- Arrival Time                  3.660
= Slack Time                    5.715
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.715 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |    5.715 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.193 | 0.525 |   0.526 |    6.240 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.398 | 0.291 |   0.816 |    6.531 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.206 | 0.198 |   1.014 |    6.729 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.287 | 0.222 |   1.236 |    6.951 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.114 | 0.120 |   1.356 |    7.071 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.453 | 0.307 |   1.663 |    7.377 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.677 | 0.503 |   2.165 |    7.880 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.225 | 0.223 |   2.388 |    8.103 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.840 | 0.524 |   2.912 |    8.627 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.244 | 0.231 |   3.143 |    8.858 | 
     | U0_RegFile/U156                   | A v -> Y ^  | NAND2X2M   | 0.497 | 0.345 |   3.488 |    9.203 | 
     | U0_RegFile/U218                   | B1 ^ -> Y v | OAI2BB2X1M | 0.157 | 0.171 |   3.660 |    9.374 | 
     | U0_RegFile/\regArr_reg[10][7]     | D v         | SDFFRQX2M  | 0.157 | 0.000 |   3.660 |    9.375 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |           | 0.000 |       |   0.000 |   -5.715 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -5.715 | 
     | U0_RegFile/\regArr_reg[10][7] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -5.715 | 
     +---------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin U0_RegFile/\regArr_reg[10][0] /CK 
Endpoint:   U0_RegFile/\regArr_reg[10][0] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.425
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.375
- Arrival Time                  3.654
= Slack Time                    5.721
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.721 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |    5.721 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.193 | 0.525 |   0.526 |    6.247 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.398 | 0.291 |   0.816 |    6.537 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.206 | 0.198 |   1.014 |    6.735 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.287 | 0.222 |   1.236 |    6.958 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.114 | 0.120 |   1.356 |    7.077 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.453 | 0.307 |   1.663 |    7.384 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.677 | 0.503 |   2.165 |    7.886 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.225 | 0.223 |   2.388 |    8.109 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.840 | 0.524 |   2.912 |    8.633 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.244 | 0.231 |   3.143 |    8.864 | 
     | U0_RegFile/U156                   | A v -> Y ^  | NAND2X2M   | 0.497 | 0.345 |   3.488 |    9.209 | 
     | U0_RegFile/U211                   | B1 ^ -> Y v | OAI2BB2X1M | 0.156 | 0.165 |   3.654 |    9.375 | 
     | U0_RegFile/\regArr_reg[10][0]     | D v         | SDFFRQX2M  | 0.156 | 0.000 |   3.654 |    9.375 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |           | 0.000 |       |   0.000 |   -5.721 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -5.721 | 
     | U0_RegFile/\regArr_reg[10][0] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -5.721 | 
     +---------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin U0_RegFile/\regArr_reg[10][1] /CK 
Endpoint:   U0_RegFile/\regArr_reg[10][1] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.425
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.375
- Arrival Time                  3.651
= Slack Time                    5.724
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.724 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |    5.724 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.193 | 0.525 |   0.525 |    6.250 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.398 | 0.291 |   0.816 |    6.540 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.206 | 0.198 |   1.014 |    6.738 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.287 | 0.222 |   1.236 |    6.961 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.114 | 0.120 |   1.356 |    7.080 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.453 | 0.307 |   1.662 |    7.387 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.677 | 0.503 |   2.165 |    7.889 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.225 | 0.223 |   2.388 |    8.112 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.840 | 0.524 |   2.912 |    8.636 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.244 | 0.231 |   3.143 |    8.867 | 
     | U0_RegFile/U156                   | A v -> Y ^  | NAND2X2M   | 0.497 | 0.345 |   3.488 |    9.213 | 
     | U0_RegFile/U212                   | B1 ^ -> Y v | OAI2BB2X1M | 0.154 | 0.162 |   3.651 |    9.375 | 
     | U0_RegFile/\regArr_reg[10][1]     | D v         | SDFFRQX2M  | 0.154 | 0.000 |   3.651 |    9.375 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |           | 0.000 |       |   0.000 |   -5.724 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -5.724 | 
     | U0_RegFile/\regArr_reg[10][1] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -5.724 | 
     +---------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin U0_RegFile/\regArr_reg[2][0] /CK 
Endpoint:   U0_RegFile/\regArr_reg[2][0] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.453
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.347
- Arrival Time                  3.622
= Slack Time                    5.725
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.725 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |    5.725 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.193 | 0.525 |   0.526 |    6.250 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.398 | 0.291 |   0.816 |    6.541 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.206 | 0.198 |   1.014 |    6.739 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.287 | 0.222 |   1.236 |    6.961 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.114 | 0.120 |   1.356 |    7.081 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.453 | 0.307 |   1.663 |    7.387 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.677 | 0.503 |   2.165 |    7.890 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.225 | 0.223 |   2.388 |    8.113 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.840 | 0.524 |   2.912 |    8.637 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.235 | 0.215 |   3.127 |    8.852 | 
     | U0_RegFile/U164                   | B v -> Y ^  | NAND2X2M   | 0.463 | 0.332 |   3.459 |    9.184 | 
     | U0_RegFile/U373                   | B1 ^ -> Y v | OAI2BB2X1M | 0.157 | 0.163 |   3.622 |    9.347 | 
     | U0_RegFile/\regArr_reg[2][0]      | D v         | SDFFSQX2M  | 0.157 | 0.000 |   3.622 |    9.347 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |           | 0.000 |       |   0.000 |   -5.725 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -5.725 | 
     | U0_RegFile/\regArr_reg[2][0] | CK ^       | SDFFSQX2M | 0.000 | 0.000 |   0.000 |   -5.725 | 
     +--------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin U0_RegFile/\regArr_reg[2][7] /CK 
Endpoint:   U0_RegFile/\regArr_reg[2][7] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.453
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.347
- Arrival Time                  3.622
= Slack Time                    5.725
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.725 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |    5.725 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.193 | 0.525 |   0.526 |    6.250 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.398 | 0.291 |   0.816 |    6.541 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.206 | 0.198 |   1.014 |    6.739 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.287 | 0.222 |   1.236 |    6.961 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.114 | 0.120 |   1.356 |    7.081 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.453 | 0.307 |   1.663 |    7.387 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.677 | 0.503 |   2.165 |    7.890 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.225 | 0.223 |   2.388 |    8.113 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.840 | 0.524 |   2.912 |    8.637 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.235 | 0.215 |   3.127 |    8.852 | 
     | U0_RegFile/U164                   | B v -> Y ^  | NAND2X2M   | 0.463 | 0.332 |   3.459 |    9.184 | 
     | U0_RegFile/U374                   | B1 ^ -> Y v | OAI2BB2X1M | 0.152 | 0.162 |   3.622 |    9.347 | 
     | U0_RegFile/\regArr_reg[2][7]      | D v         | SDFFSQX1M  | 0.152 | 0.000 |   3.622 |    9.347 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |           | 0.000 |       |   0.000 |   -5.725 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -5.725 | 
     | U0_RegFile/\regArr_reg[2][7] | CK ^       | SDFFSQX1M | 0.000 | 0.000 |   0.000 |   -5.725 | 
     +--------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin U0_RegFile/\regArr_reg[12][4] /CK 
Endpoint:   U0_RegFile/\regArr_reg[12][4] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.430
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.370
- Arrival Time                  3.645
= Slack Time                    5.725
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.725 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |    5.725 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.193 | 0.525 |   0.526 |    6.251 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.398 | 0.291 |   0.816 |    6.541 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.206 | 0.198 |   1.014 |    6.739 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.287 | 0.222 |   1.236 |    6.961 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.114 | 0.120 |   1.356 |    7.081 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.453 | 0.307 |   1.663 |    7.388 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.677 | 0.503 |   2.165 |    7.890 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.225 | 0.223 |   2.388 |    8.113 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.840 | 0.524 |   2.912 |    8.637 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.244 | 0.231 |   3.143 |    8.868 | 
     | U0_RegFile/U158                   | A v -> Y ^  | NAND2X2M   | 0.466 | 0.328 |   3.471 |    9.196 | 
     | U0_RegFile/U231                   | B1 ^ -> Y v | OAI2BB2X1M | 0.180 | 0.174 |   3.645 |    9.370 | 
     | U0_RegFile/\regArr_reg[12][4]     | D v         | SDFFRQX2M  | 0.180 | 0.000 |   3.645 |    9.370 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |           | 0.000 |       |   0.000 |   -5.725 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -5.725 | 
     | U0_RegFile/\regArr_reg[12][4] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -5.725 | 
     +---------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin U0_RegFile/\regArr_reg[10][2] /CK 
Endpoint:   U0_RegFile/\regArr_reg[10][2] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.424
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.376
- Arrival Time                  3.650
= Slack Time                    5.726
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.726 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |    5.726 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.193 | 0.525 |   0.526 |    6.251 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.398 | 0.291 |   0.816 |    6.542 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.206 | 0.198 |   1.014 |    6.740 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.287 | 0.222 |   1.236 |    6.962 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.114 | 0.120 |   1.356 |    7.082 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.453 | 0.307 |   1.663 |    7.388 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.677 | 0.503 |   2.165 |    7.891 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.225 | 0.223 |   2.388 |    8.114 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.840 | 0.524 |   2.912 |    8.637 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.244 | 0.231 |   3.143 |    8.869 | 
     | U0_RegFile/U156                   | A v -> Y ^  | NAND2X2M   | 0.497 | 0.345 |   3.488 |    9.214 | 
     | U0_RegFile/U213                   | B1 ^ -> Y v | OAI2BB2X1M | 0.151 | 0.162 |   3.650 |    9.376 | 
     | U0_RegFile/\regArr_reg[10][2]     | D v         | SDFFRQX2M  | 0.151 | 0.000 |   3.650 |    9.376 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |           | 0.000 |       |   0.000 |   -5.726 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -5.726 | 
     | U0_RegFile/\regArr_reg[10][2] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -5.726 | 
     +---------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin U0_RegFile/\regArr_reg[10][6] /CK 
Endpoint:   U0_RegFile/\regArr_reg[10][6] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.424
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.376
- Arrival Time                  3.650
= Slack Time                    5.726
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.726 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |    5.726 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.193 | 0.525 |   0.526 |    6.252 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.398 | 0.291 |   0.816 |    6.542 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.206 | 0.198 |   1.014 |    6.740 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.287 | 0.222 |   1.236 |    6.962 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.114 | 0.120 |   1.356 |    7.082 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.453 | 0.307 |   1.663 |    7.389 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.677 | 0.503 |   2.165 |    7.891 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.225 | 0.223 |   2.388 |    8.114 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.840 | 0.524 |   2.912 |    8.638 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.244 | 0.231 |   3.143 |    8.869 | 
     | U0_RegFile/U156                   | A v -> Y ^  | NAND2X2M   | 0.497 | 0.345 |   3.488 |    9.214 | 
     | U0_RegFile/U217                   | B1 ^ -> Y v | OAI2BB2X1M | 0.150 | 0.162 |   3.650 |    9.376 | 
     | U0_RegFile/\regArr_reg[10][6]     | D v         | SDFFRQX2M  | 0.150 | 0.000 |   3.650 |    9.376 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |           | 0.000 |       |   0.000 |   -5.726 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -5.726 | 
     | U0_RegFile/\regArr_reg[10][6] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -5.726 | 
     +---------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin U0_RegFile/\regArr_reg[12][7] /CK 
Endpoint:   U0_RegFile/\regArr_reg[12][7] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.426
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.374
- Arrival Time                  3.640
= Slack Time                    5.734
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.734 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |    5.734 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.193 | 0.525 |   0.526 |    6.259 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.398 | 0.291 |   0.816 |    6.550 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.206 | 0.198 |   1.014 |    6.748 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.287 | 0.222 |   1.236 |    6.970 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.114 | 0.120 |   1.356 |    7.090 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.453 | 0.307 |   1.663 |    7.396 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.677 | 0.503 |   2.165 |    7.899 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.225 | 0.223 |   2.388 |    8.122 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.840 | 0.524 |   2.912 |    8.646 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.244 | 0.231 |   3.143 |    8.877 | 
     | U0_RegFile/U158                   | A v -> Y ^  | NAND2X2M   | 0.466 | 0.328 |   3.471 |    9.205 | 
     | U0_RegFile/U234                   | B1 ^ -> Y v | OAI2BB2X1M | 0.160 | 0.169 |   3.640 |    9.374 | 
     | U0_RegFile/\regArr_reg[12][7]     | D v         | SDFFRQX2M  | 0.160 | 0.000 |   3.640 |    9.374 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |           | 0.000 |       |   0.000 |   -5.734 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -5.734 | 
     | U0_RegFile/\regArr_reg[12][7] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -5.734 | 
     +---------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin U0_RegFile/\regArr_reg[12][3] /CK 
Endpoint:   U0_RegFile/\regArr_reg[12][3] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.426
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.374
- Arrival Time                  3.636
= Slack Time                    5.738
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.738 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |    5.738 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.193 | 0.525 |   0.526 |    6.263 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.398 | 0.291 |   0.816 |    6.554 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.206 | 0.198 |   1.014 |    6.752 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.287 | 0.222 |   1.236 |    6.974 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.114 | 0.120 |   1.356 |    7.094 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.453 | 0.307 |   1.663 |    7.400 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.677 | 0.503 |   2.165 |    7.903 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.225 | 0.223 |   2.388 |    8.125 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.840 | 0.524 |   2.912 |    8.649 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.244 | 0.231 |   3.143 |    8.881 | 
     | U0_RegFile/U158                   | A v -> Y ^  | NAND2X2M   | 0.466 | 0.328 |   3.471 |    9.209 | 
     | U0_RegFile/U230                   | B1 ^ -> Y v | OAI2BB2X1M | 0.161 | 0.165 |   3.636 |    9.374 | 
     | U0_RegFile/\regArr_reg[12][3]     | D v         | SDFFRQX2M  | 0.161 | 0.000 |   3.636 |    9.374 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |           | 0.000 |       |   0.000 |   -5.738 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -5.738 | 
     | U0_RegFile/\regArr_reg[12][3] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -5.738 | 
     +---------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin U0_RegFile/\regArr_reg[2][2] /CK 
Endpoint:   U0_RegFile/\regArr_reg[2][2] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.428
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.372
- Arrival Time                  3.631
= Slack Time                    5.741
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.741 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |    5.741 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.193 | 0.525 |   0.526 |    6.267 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.398 | 0.291 |   0.816 |    6.557 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.206 | 0.198 |   1.014 |    6.755 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.287 | 0.222 |   1.236 |    6.977 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.114 | 0.120 |   1.356 |    7.097 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.453 | 0.307 |   1.663 |    7.404 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.677 | 0.503 |   2.165 |    7.906 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.225 | 0.223 |   2.388 |    8.129 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.840 | 0.524 |   2.912 |    8.653 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.235 | 0.215 |   3.127 |    8.868 | 
     | U0_RegFile/U164                   | B v -> Y ^  | NAND2X2M   | 0.463 | 0.332 |   3.459 |    9.200 | 
     | U0_RegFile/U361                   | B1 ^ -> Y v | OAI2BB2X1M | 0.168 | 0.172 |   3.631 |    9.372 | 
     | U0_RegFile/\regArr_reg[2][2]      | D v         | SDFFRQX2M  | 0.168 | 0.000 |   3.631 |    9.372 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |           | 0.000 |       |   0.000 |   -5.741 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -5.741 | 
     | U0_RegFile/\regArr_reg[2][2] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -5.741 | 
     +--------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin U0_RegFile/\regArr_reg[8][2] /CK 
Endpoint:   U0_RegFile/\regArr_reg[8][2] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.427
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.373
- Arrival Time                  3.628
= Slack Time                    5.745
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.745 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |    5.745 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.193 | 0.525 |   0.526 |    6.270 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.398 | 0.291 |   0.816 |    6.561 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.206 | 0.198 |   1.014 |    6.759 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.287 | 0.222 |   1.236 |    6.981 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.114 | 0.120 |   1.356 |    7.101 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.453 | 0.307 |   1.663 |    7.407 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.677 | 0.503 |   2.165 |    7.910 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.225 | 0.223 |   2.388 |    8.132 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.840 | 0.524 |   2.912 |    8.656 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.244 | 0.231 |   3.143 |    8.888 | 
     | U0_RegFile/U154                   | A v -> Y ^  | NAND2X2M   | 0.448 | 0.318 |   3.461 |    9.206 | 
     | U0_RegFile/U197                   | B1 ^ -> Y v | OAI2BB2X1M | 0.164 | 0.167 |   3.628 |    9.373 | 
     | U0_RegFile/\regArr_reg[8][2]      | D v         | SDFFRQX2M  | 0.164 | 0.000 |   3.628 |    9.373 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |           | 0.000 |       |   0.000 |   -5.745 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -5.745 | 
     | U0_RegFile/\regArr_reg[8][2] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -5.745 | 
     +--------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin U0_RegFile/\regArr_reg[12][1] /CK 
Endpoint:   U0_RegFile/\regArr_reg[12][1] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.425
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.375
- Arrival Time                  3.627
= Slack Time                    5.749
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.749 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |    5.749 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.193 | 0.525 |   0.526 |    6.274 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.398 | 0.291 |   0.816 |    6.565 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.206 | 0.198 |   1.014 |    6.763 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.287 | 0.222 |   1.236 |    6.985 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.114 | 0.120 |   1.356 |    7.104 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.453 | 0.307 |   1.663 |    7.411 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.677 | 0.503 |   2.165 |    7.914 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.225 | 0.223 |   2.388 |    8.136 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.840 | 0.524 |   2.912 |    8.660 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.244 | 0.231 |   3.143 |    8.892 | 
     | U0_RegFile/U158                   | A v -> Y ^  | NAND2X2M   | 0.466 | 0.328 |   3.471 |    9.220 | 
     | U0_RegFile/U228                   | B1 ^ -> Y v | OAI2BB2X1M | 0.153 | 0.156 |   3.627 |    9.375 | 
     | U0_RegFile/\regArr_reg[12][1]     | D v         | SDFFRQX2M  | 0.153 | 0.000 |   3.627 |    9.375 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |           | 0.000 |       |   0.000 |   -5.749 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -5.749 | 
     | U0_RegFile/\regArr_reg[12][1] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -5.749 | 
     +---------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin U0_RegFile/\regArr_reg[12][5] /CK 
Endpoint:   U0_RegFile/\regArr_reg[12][5] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.424
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.376
- Arrival Time                  3.626
= Slack Time                    5.749
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.749 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |    5.749 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.193 | 0.525 |   0.526 |    6.275 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.398 | 0.291 |   0.816 |    6.565 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.206 | 0.198 |   1.014 |    6.763 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.287 | 0.222 |   1.236 |    6.986 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.114 | 0.120 |   1.356 |    7.105 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.453 | 0.307 |   1.663 |    7.412 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.677 | 0.503 |   2.165 |    7.914 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.225 | 0.223 |   2.388 |    8.137 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.840 | 0.524 |   2.912 |    8.661 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.244 | 0.231 |   3.143 |    8.892 | 
     | U0_RegFile/U158                   | A v -> Y ^  | NAND2X2M   | 0.466 | 0.328 |   3.471 |    9.220 | 
     | U0_RegFile/U232                   | B1 ^ -> Y v | OAI2BB2X1M | 0.152 | 0.155 |   3.626 |    9.376 | 
     | U0_RegFile/\regArr_reg[12][5]     | D v         | SDFFRQX2M  | 0.152 | 0.000 |   3.626 |    9.376 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |           | 0.000 |       |   0.000 |   -5.749 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -5.749 | 
     | U0_RegFile/\regArr_reg[12][5] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -5.749 | 
     +---------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin U0_RegFile/\regArr_reg[12][0] /CK 
Endpoint:   U0_RegFile/\regArr_reg[12][0] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.424
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.376
- Arrival Time                  3.627
= Slack Time                    5.749
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.749 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |    5.749 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.193 | 0.525 |   0.526 |    6.275 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.398 | 0.291 |   0.816 |    6.566 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.206 | 0.198 |   1.014 |    6.763 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.287 | 0.222 |   1.236 |    6.986 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.114 | 0.120 |   1.356 |    7.105 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.453 | 0.307 |   1.662 |    7.412 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.677 | 0.503 |   2.165 |    7.915 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.225 | 0.223 |   2.388 |    8.137 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.840 | 0.524 |   2.912 |    8.661 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.244 | 0.231 |   3.143 |    8.892 | 
     | U0_RegFile/U158                   | A v -> Y ^  | NAND2X2M   | 0.466 | 0.328 |   3.471 |    9.220 | 
     | U0_RegFile/U227                   | B1 ^ -> Y v | OAI2BB2X1M | 0.150 | 0.156 |   3.627 |    9.376 | 
     | U0_RegFile/\regArr_reg[12][0]     | D v         | SDFFRQX2M  | 0.150 | 0.000 |   3.627 |    9.376 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |           | 0.000 |       |   0.000 |   -5.749 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -5.749 | 
     | U0_RegFile/\regArr_reg[12][0] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -5.749 | 
     +---------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin U0_RegFile/\regArr_reg[4][0] /CK 
Endpoint:   U0_RegFile/\regArr_reg[4][0] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.428
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.372
- Arrival Time                  3.622
= Slack Time                    5.750
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.750 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |    5.750 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.193 | 0.525 |   0.525 |    6.276 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.398 | 0.291 |   0.816 |    6.566 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.206 | 0.198 |   1.014 |    6.764 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.287 | 0.222 |   1.236 |    6.987 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.114 | 0.120 |   1.356 |    7.106 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.453 | 0.307 |   1.662 |    7.413 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.677 | 0.503 |   2.165 |    7.915 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.225 | 0.223 |   2.388 |    8.138 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.840 | 0.524 |   2.912 |    8.662 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.235 | 0.215 |   3.127 |    8.877 | 
     | U0_RegFile/U166                   | B v -> Y ^  | NAND2X2M   | 0.444 | 0.322 |   3.449 |    9.199 | 
     | U0_RegFile/U328                   | B1 ^ -> Y v | OAI2BB2X1M | 0.171 | 0.173 |   3.621 |    9.372 | 
     | U0_RegFile/\regArr_reg[4][0]      | D v         | SDFFRQX2M  | 0.171 | 0.000 |   3.622 |    9.372 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |           | 0.000 |       |   0.000 |   -5.750 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -5.750 | 
     | U0_RegFile/\regArr_reg[4][0] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -5.750 | 
     +--------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin U0_RegFile/\regArr_reg[2][6] /CK 
Endpoint:   U0_RegFile/\regArr_reg[2][6] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.425
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.375
- Arrival Time                  3.623
= Slack Time                    5.751
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.751 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |    5.751 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.193 | 0.525 |   0.525 |    6.277 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.398 | 0.291 |   0.816 |    6.567 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.206 | 0.198 |   1.014 |    6.765 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.287 | 0.222 |   1.236 |    6.988 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.114 | 0.120 |   1.356 |    7.107 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.453 | 0.307 |   1.662 |    7.414 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.677 | 0.503 |   2.165 |    7.916 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.225 | 0.223 |   2.388 |    8.139 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.840 | 0.524 |   2.912 |    8.663 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.235 | 0.215 |   3.127 |    8.878 | 
     | U0_RegFile/U164                   | B v -> Y ^  | NAND2X2M   | 0.463 | 0.332 |   3.459 |    9.211 | 
     | U0_RegFile/U365                   | B1 ^ -> Y v | OAI2BB2X1M | 0.158 | 0.164 |   3.623 |    9.374 | 
     | U0_RegFile/\regArr_reg[2][6]      | D v         | SDFFRQX2M  | 0.158 | 0.000 |   3.623 |    9.375 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |           | 0.000 |       |   0.000 |   -5.751 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -5.751 | 
     | U0_RegFile/\regArr_reg[2][6] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -5.751 | 
     +--------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin U0_RegFile/\regArr_reg[6][4] /CK 
Endpoint:   U0_RegFile/\regArr_reg[6][4] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.429
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.371
- Arrival Time                  3.617
= Slack Time                    5.753
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.753 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |    5.753 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.193 | 0.525 |   0.526 |    6.279 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.398 | 0.291 |   0.816 |    6.569 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.206 | 0.198 |   1.014 |    6.767 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.287 | 0.222 |   1.236 |    6.990 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.114 | 0.120 |   1.356 |    7.109 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.453 | 0.307 |   1.663 |    7.416 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.677 | 0.503 |   2.165 |    7.918 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.225 | 0.223 |   2.388 |    8.141 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.840 | 0.524 |   2.912 |    8.665 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.235 | 0.215 |   3.127 |    8.880 | 
     | U0_RegFile/U168                   | B v -> Y ^  | NAND2X2M   | 0.443 | 0.321 |   3.448 |    9.202 | 
     | U0_RegFile/U348                   | B1 ^ -> Y v | OAI2BB2X1M | 0.176 | 0.169 |   3.617 |    9.371 | 
     | U0_RegFile/\regArr_reg[6][4]      | D v         | SDFFRQX2M  | 0.176 | 0.000 |   3.617 |    9.371 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |           | 0.000 |       |   0.000 |   -5.753 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -5.753 | 
     | U0_RegFile/\regArr_reg[6][4] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -5.753 | 
     +--------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin U0_RegFile/\regArr_reg[4][4] /CK 
Endpoint:   U0_RegFile/\regArr_reg[4][4] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.429
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.371
- Arrival Time                  3.617
= Slack Time                    5.753
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.753 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |    5.753 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.193 | 0.525 |   0.525 |    6.279 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.398 | 0.291 |   0.816 |    6.570 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.206 | 0.198 |   1.014 |    6.767 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.287 | 0.222 |   1.236 |    6.990 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.114 | 0.120 |   1.356 |    7.109 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.453 | 0.307 |   1.662 |    7.416 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.677 | 0.503 |   2.165 |    7.918 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.225 | 0.223 |   2.388 |    8.141 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.840 | 0.524 |   2.912 |    8.665 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.235 | 0.215 |   3.127 |    8.880 | 
     | U0_RegFile/U166                   | B v -> Y ^  | NAND2X2M   | 0.444 | 0.322 |   3.449 |    9.202 | 
     | U0_RegFile/U332                   | B1 ^ -> Y v | OAI2BB2X1M | 0.175 | 0.169 |   3.617 |    9.371 | 
     | U0_RegFile/\regArr_reg[4][4]      | D v         | SDFFRQX2M  | 0.175 | 0.000 |   3.617 |    9.371 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |           | 0.000 |       |   0.000 |   -5.753 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -5.753 | 
     | U0_RegFile/\regArr_reg[4][4] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -5.753 | 
     +--------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin U0_RegFile/\regArr_reg[12][2] /CK 
Endpoint:   U0_RegFile/\regArr_reg[12][2] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.423
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.377
- Arrival Time                  3.623
= Slack Time                    5.755
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.755 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |    5.755 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.193 | 0.525 |   0.526 |    6.280 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.398 | 0.291 |   0.816 |    6.571 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.206 | 0.198 |   1.014 |    6.768 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.287 | 0.222 |   1.236 |    6.991 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.114 | 0.120 |   1.356 |    7.110 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.453 | 0.307 |   1.663 |    7.417 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.677 | 0.503 |   2.165 |    7.920 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.225 | 0.223 |   2.388 |    8.142 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.840 | 0.524 |   2.912 |    8.666 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.244 | 0.231 |   3.143 |    8.897 | 
     | U0_RegFile/U158                   | A v -> Y ^  | NAND2X2M   | 0.466 | 0.328 |   3.471 |    9.226 | 
     | U0_RegFile/U229                   | B1 ^ -> Y v | OAI2BB2X1M | 0.145 | 0.152 |   3.623 |    9.377 | 
     | U0_RegFile/\regArr_reg[12][2]     | D v         | SDFFRQX2M  | 0.145 | 0.000 |   3.623 |    9.377 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |           | 0.000 |       |   0.000 |   -5.755 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -5.755 | 
     | U0_RegFile/\regArr_reg[12][2] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -5.755 | 
     +---------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin U0_RegFile/\regArr_reg[0][0] /CK 
Endpoint:   U0_RegFile/\regArr_reg[0][0] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.430
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.370
- Arrival Time                  3.615
= Slack Time                    5.755
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.755 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |    5.755 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.193 | 0.525 |   0.526 |    6.280 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.398 | 0.291 |   0.816 |    6.571 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.206 | 0.198 |   1.014 |    6.769 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.287 | 0.222 |   1.236 |    6.991 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.114 | 0.120 |   1.356 |    7.111 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.453 | 0.307 |   1.663 |    7.417 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.677 | 0.503 |   2.165 |    7.920 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.225 | 0.223 |   2.388 |    8.142 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.840 | 0.524 |   2.912 |    8.666 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.235 | 0.215 |   3.127 |    8.882 | 
     | U0_RegFile/U170                   | B v -> Y ^  | NAND2X2M   | 0.488 | 0.346 |   3.473 |    9.228 | 
     | U0_RegFile/U312                   | B0 ^ -> Y v | OAI2BB2X1M | 0.179 | 0.142 |   3.615 |    9.370 | 
     | U0_RegFile/\regArr_reg[0][0]      | D v         | SDFFRQX2M  | 0.179 | 0.000 |   3.615 |    9.370 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |           | 0.000 |       |   0.000 |   -5.755 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -5.755 | 
     | U0_RegFile/\regArr_reg[0][0] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -5.755 | 
     +--------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin U0_RegFile/\regArr_reg[8][0] /CK 
Endpoint:   U0_RegFile/\regArr_reg[8][0] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.425
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.375
- Arrival Time                  3.620
= Slack Time                    5.755
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.755 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |    5.755 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.193 | 0.525 |   0.526 |    6.281 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.398 | 0.291 |   0.816 |    6.571 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.206 | 0.198 |   1.014 |    6.769 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.287 | 0.222 |   1.236 |    6.992 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.114 | 0.120 |   1.356 |    7.111 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.453 | 0.307 |   1.663 |    7.418 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.677 | 0.503 |   2.165 |    7.920 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.225 | 0.223 |   2.388 |    8.143 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.840 | 0.524 |   2.912 |    8.667 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.244 | 0.231 |   3.143 |    8.898 | 
     | U0_RegFile/U154                   | A v -> Y ^  | NAND2X2M   | 0.448 | 0.318 |   3.461 |    9.217 | 
     | U0_RegFile/U195                   | B1 ^ -> Y v | OAI2BB2X1M | 0.154 | 0.159 |   3.620 |    9.375 | 
     | U0_RegFile/\regArr_reg[8][0]      | D v         | SDFFRQX2M  | 0.154 | 0.000 |   3.620 |    9.375 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |           | 0.000 |       |   0.000 |   -5.755 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -5.755 | 
     | U0_RegFile/\regArr_reg[8][0] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -5.755 | 
     +--------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin U0_RegFile/\regArr_reg[12][6] /CK 
Endpoint:   U0_RegFile/\regArr_reg[12][6] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.422
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.378
- Arrival Time                  3.621
= Slack Time                    5.757
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.757 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |    5.757 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.193 | 0.525 |   0.526 |    6.282 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.398 | 0.291 |   0.816 |    6.573 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.206 | 0.198 |   1.014 |    6.771 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.287 | 0.222 |   1.236 |    6.993 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.114 | 0.120 |   1.356 |    7.112 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.453 | 0.307 |   1.663 |    7.419 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.677 | 0.503 |   2.165 |    7.922 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.225 | 0.223 |   2.388 |    8.144 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.840 | 0.524 |   2.912 |    8.668 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.244 | 0.231 |   3.143 |    8.899 | 
     | U0_RegFile/U158                   | A v -> Y ^  | NAND2X2M   | 0.466 | 0.328 |   3.471 |    9.228 | 
     | U0_RegFile/U233                   | B1 ^ -> Y v | OAI2BB2X1M | 0.142 | 0.150 |   3.621 |    9.378 | 
     | U0_RegFile/\regArr_reg[12][6]     | D v         | SDFFRQX2M  | 0.142 | 0.000 |   3.621 |    9.378 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |           | 0.000 |       |   0.000 |   -5.757 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -5.757 | 
     | U0_RegFile/\regArr_reg[12][6] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -5.757 | 
     +---------------------------------------------------------------------------------------------+ 

