
FCV3.5_Hardware_ProgrammingTry.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002b60  08000194  08000194  00010194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08002cf4  08002cf4  00012cf4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002d2c  08002d2c  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08002d2c  08002d2c  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002d2c  08002d2c  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002d2c  08002d2c  00012d2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002d30  08002d30  00012d30  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08002d34  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000f0  2000000c  08002d40  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000fc  08002d40  000200fc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ad55  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000175c  00000000  00000000  0002ad91  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a50  00000000  00000000  0002c4f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000009c8  00000000  00000000  0002cf40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000206e7  00000000  00000000  0002d908  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000be78  00000000  00000000  0004dfef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c99dc  00000000  00000000  00059e67  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00123843  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002b1c  00000000  00000000  00123898  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	; (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	2000000c 	.word	0x2000000c
 80001b0:	00000000 	.word	0x00000000
 80001b4:	08002cdc 	.word	0x08002cdc

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	; (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	; (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000010 	.word	0x20000010
 80001d0:	08002cdc 	.word	0x08002cdc

080001d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001d4:	b580      	push	{r7, lr}
 80001d6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001d8:	f000 fa54 	bl	8000684 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001dc:	f000 f85a 	bl	8000294 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001e0:	f000 f904 	bl	80003ec <MX_GPIO_Init>
  MX_TIM16_Init();
 80001e4:	f000 f8ac 	bl	8000340 <MX_TIM16_Init>
  MX_USART1_UART_Init();
 80001e8:	f000 f8d0 	bl	800038c <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  // reset LEDs
  HAL_GPIO_WritePin(LED_Status_GPIO_Port, LED_Status_Pin, RESET);
 80001ec:	2200      	movs	r2, #0
 80001ee:	2104      	movs	r1, #4
 80001f0:	4827      	ldr	r0, [pc, #156]	; (8000290 <main+0xbc>)
 80001f2:	f000 fd41 	bl	8000c78 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, RESET);
 80001f6:	2200      	movs	r2, #0
 80001f8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80001fc:	4824      	ldr	r0, [pc, #144]	; (8000290 <main+0xbc>)
 80001fe:	f000 fd3b 	bl	8000c78 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, RESET);
 8000202:	2200      	movs	r2, #0
 8000204:	2180      	movs	r1, #128	; 0x80
 8000206:	4822      	ldr	r0, [pc, #136]	; (8000290 <main+0xbc>)
 8000208:	f000 fd36 	bl	8000c78 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, RESET);
 800020c:	2200      	movs	r2, #0
 800020e:	2140      	movs	r1, #64	; 0x40
 8000210:	481f      	ldr	r0, [pc, #124]	; (8000290 <main+0xbc>)
 8000212:	f000 fd31 	bl	8000c78 <HAL_GPIO_WritePin>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
		HAL_GPIO_WritePin(LED_Status_GPIO_Port, LED_Status_Pin, SET);
 8000216:	2201      	movs	r2, #1
 8000218:	2104      	movs	r1, #4
 800021a:	481d      	ldr	r0, [pc, #116]	; (8000290 <main+0xbc>)
 800021c:	f000 fd2c 	bl	8000c78 <HAL_GPIO_WritePin>
		HAL_Delay(250);
 8000220:	20fa      	movs	r0, #250	; 0xfa
 8000222:	f000 fa95 	bl	8000750 <HAL_Delay>

		HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, SET);
 8000226:	2201      	movs	r2, #1
 8000228:	f44f 7180 	mov.w	r1, #256	; 0x100
 800022c:	4818      	ldr	r0, [pc, #96]	; (8000290 <main+0xbc>)
 800022e:	f000 fd23 	bl	8000c78 <HAL_GPIO_WritePin>
		HAL_Delay(250);
 8000232:	20fa      	movs	r0, #250	; 0xfa
 8000234:	f000 fa8c 	bl	8000750 <HAL_Delay>

		HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, SET);
 8000238:	2201      	movs	r2, #1
 800023a:	2180      	movs	r1, #128	; 0x80
 800023c:	4814      	ldr	r0, [pc, #80]	; (8000290 <main+0xbc>)
 800023e:	f000 fd1b 	bl	8000c78 <HAL_GPIO_WritePin>
		HAL_Delay(250);
 8000242:	20fa      	movs	r0, #250	; 0xfa
 8000244:	f000 fa84 	bl	8000750 <HAL_Delay>

		HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, SET);
 8000248:	2201      	movs	r2, #1
 800024a:	2140      	movs	r1, #64	; 0x40
 800024c:	4810      	ldr	r0, [pc, #64]	; (8000290 <main+0xbc>)
 800024e:	f000 fd13 	bl	8000c78 <HAL_GPIO_WritePin>
		HAL_Delay(1000);
 8000252:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000256:	f000 fa7b 	bl	8000750 <HAL_Delay>

		HAL_GPIO_WritePin(LED_Status_GPIO_Port, LED_Status_Pin, RESET);
 800025a:	2200      	movs	r2, #0
 800025c:	2104      	movs	r1, #4
 800025e:	480c      	ldr	r0, [pc, #48]	; (8000290 <main+0xbc>)
 8000260:	f000 fd0a 	bl	8000c78 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, RESET);
 8000264:	2200      	movs	r2, #0
 8000266:	f44f 7180 	mov.w	r1, #256	; 0x100
 800026a:	4809      	ldr	r0, [pc, #36]	; (8000290 <main+0xbc>)
 800026c:	f000 fd04 	bl	8000c78 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, RESET);
 8000270:	2200      	movs	r2, #0
 8000272:	2180      	movs	r1, #128	; 0x80
 8000274:	4806      	ldr	r0, [pc, #24]	; (8000290 <main+0xbc>)
 8000276:	f000 fcff 	bl	8000c78 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, RESET);
 800027a:	2200      	movs	r2, #0
 800027c:	2140      	movs	r1, #64	; 0x40
 800027e:	4804      	ldr	r0, [pc, #16]	; (8000290 <main+0xbc>)
 8000280:	f000 fcfa 	bl	8000c78 <HAL_GPIO_WritePin>
		HAL_Delay(1000);
 8000284:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000288:	f000 fa62 	bl	8000750 <HAL_Delay>
		HAL_GPIO_WritePin(LED_Status_GPIO_Port, LED_Status_Pin, SET);
 800028c:	e7c3      	b.n	8000216 <main+0x42>
 800028e:	bf00      	nop
 8000290:	48000800 	.word	0x48000800

08000294 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000294:	b580      	push	{r7, lr}
 8000296:	b0a6      	sub	sp, #152	; 0x98
 8000298:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800029a:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800029e:	2228      	movs	r2, #40	; 0x28
 80002a0:	2100      	movs	r1, #0
 80002a2:	4618      	mov	r0, r3
 80002a4:	f002 fd12 	bl	8002ccc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002a8:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80002ac:	2200      	movs	r2, #0
 80002ae:	601a      	str	r2, [r3, #0]
 80002b0:	605a      	str	r2, [r3, #4]
 80002b2:	609a      	str	r2, [r3, #8]
 80002b4:	60da      	str	r2, [r3, #12]
 80002b6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80002b8:	1d3b      	adds	r3, r7, #4
 80002ba:	2258      	movs	r2, #88	; 0x58
 80002bc:	2100      	movs	r1, #0
 80002be:	4618      	mov	r0, r3
 80002c0:	f002 fd04 	bl	8002ccc <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80002c4:	2302      	movs	r3, #2
 80002c6:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002c8:	2301      	movs	r3, #1
 80002ca:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002cc:	2310      	movs	r3, #16
 80002ce:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80002d2:	2300      	movs	r3, #0
 80002d4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002d8:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80002dc:	4618      	mov	r0, r3
 80002de:	f000 fce3 	bl	8000ca8 <HAL_RCC_OscConfig>
 80002e2:	4603      	mov	r3, r0
 80002e4:	2b00      	cmp	r3, #0
 80002e6:	d001      	beq.n	80002ec <SystemClock_Config+0x58>
  {
    Error_Handler();
 80002e8:	f000 f8d8 	bl	800049c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002ec:	230f      	movs	r3, #15
 80002ee:	65fb      	str	r3, [r7, #92]	; 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80002f0:	2300      	movs	r3, #0
 80002f2:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002f4:	2300      	movs	r3, #0
 80002f6:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002f8:	2300      	movs	r3, #0
 80002fa:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002fc:	2300      	movs	r3, #0
 80002fe:	66fb      	str	r3, [r7, #108]	; 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000300:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000304:	2100      	movs	r1, #0
 8000306:	4618      	mov	r0, r3
 8000308:	f001 fbe4 	bl	8001ad4 <HAL_RCC_ClockConfig>
 800030c:	4603      	mov	r3, r0
 800030e:	2b00      	cmp	r3, #0
 8000310:	d001      	beq.n	8000316 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000312:	f000 f8c3 	bl	800049c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_TIM16;
 8000316:	4b09      	ldr	r3, [pc, #36]	; (800033c <SystemClock_Config+0xa8>)
 8000318:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800031a:	2300      	movs	r3, #0
 800031c:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.Tim16ClockSelection = RCC_TIM16CLK_HCLK;
 800031e:	2300      	movs	r3, #0
 8000320:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000322:	1d3b      	adds	r3, r7, #4
 8000324:	4618      	mov	r0, r3
 8000326:	f001 fe0d 	bl	8001f44 <HAL_RCCEx_PeriphCLKConfig>
 800032a:	4603      	mov	r3, r0
 800032c:	2b00      	cmp	r3, #0
 800032e:	d001      	beq.n	8000334 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 8000330:	f000 f8b4 	bl	800049c <Error_Handler>
  }
}
 8000334:	bf00      	nop
 8000336:	3798      	adds	r7, #152	; 0x98
 8000338:	46bd      	mov	sp, r7
 800033a:	bd80      	pop	{r7, pc}
 800033c:	00800001 	.word	0x00800001

08000340 <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 8000340:	b580      	push	{r7, lr}
 8000342:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8000344:	4b0f      	ldr	r3, [pc, #60]	; (8000384 <MX_TIM16_Init+0x44>)
 8000346:	4a10      	ldr	r2, [pc, #64]	; (8000388 <MX_TIM16_Init+0x48>)
 8000348:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 0;
 800034a:	4b0e      	ldr	r3, [pc, #56]	; (8000384 <MX_TIM16_Init+0x44>)
 800034c:	2200      	movs	r2, #0
 800034e:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000350:	4b0c      	ldr	r3, [pc, #48]	; (8000384 <MX_TIM16_Init+0x44>)
 8000352:	2200      	movs	r2, #0
 8000354:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 65535;
 8000356:	4b0b      	ldr	r3, [pc, #44]	; (8000384 <MX_TIM16_Init+0x44>)
 8000358:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800035c:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800035e:	4b09      	ldr	r3, [pc, #36]	; (8000384 <MX_TIM16_Init+0x44>)
 8000360:	2200      	movs	r2, #0
 8000362:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8000364:	4b07      	ldr	r3, [pc, #28]	; (8000384 <MX_TIM16_Init+0x44>)
 8000366:	2200      	movs	r2, #0
 8000368:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800036a:	4b06      	ldr	r3, [pc, #24]	; (8000384 <MX_TIM16_Init+0x44>)
 800036c:	2200      	movs	r2, #0
 800036e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8000370:	4804      	ldr	r0, [pc, #16]	; (8000384 <MX_TIM16_Init+0x44>)
 8000372:	f002 f805 	bl	8002380 <HAL_TIM_Base_Init>
 8000376:	4603      	mov	r3, r0
 8000378:	2b00      	cmp	r3, #0
 800037a:	d001      	beq.n	8000380 <MX_TIM16_Init+0x40>
  {
    Error_Handler();
 800037c:	f000 f88e 	bl	800049c <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 8000380:	bf00      	nop
 8000382:	bd80      	pop	{r7, pc}
 8000384:	200000ac 	.word	0x200000ac
 8000388:	40014400 	.word	0x40014400

0800038c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800038c:	b580      	push	{r7, lr}
 800038e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000390:	4b14      	ldr	r3, [pc, #80]	; (80003e4 <MX_USART1_UART_Init+0x58>)
 8000392:	4a15      	ldr	r2, [pc, #84]	; (80003e8 <MX_USART1_UART_Init+0x5c>)
 8000394:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 38400;
 8000396:	4b13      	ldr	r3, [pc, #76]	; (80003e4 <MX_USART1_UART_Init+0x58>)
 8000398:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 800039c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800039e:	4b11      	ldr	r3, [pc, #68]	; (80003e4 <MX_USART1_UART_Init+0x58>)
 80003a0:	2200      	movs	r2, #0
 80003a2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80003a4:	4b0f      	ldr	r3, [pc, #60]	; (80003e4 <MX_USART1_UART_Init+0x58>)
 80003a6:	2200      	movs	r2, #0
 80003a8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80003aa:	4b0e      	ldr	r3, [pc, #56]	; (80003e4 <MX_USART1_UART_Init+0x58>)
 80003ac:	2200      	movs	r2, #0
 80003ae:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80003b0:	4b0c      	ldr	r3, [pc, #48]	; (80003e4 <MX_USART1_UART_Init+0x58>)
 80003b2:	220c      	movs	r2, #12
 80003b4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80003b6:	4b0b      	ldr	r3, [pc, #44]	; (80003e4 <MX_USART1_UART_Init+0x58>)
 80003b8:	2200      	movs	r2, #0
 80003ba:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80003bc:	4b09      	ldr	r3, [pc, #36]	; (80003e4 <MX_USART1_UART_Init+0x58>)
 80003be:	2200      	movs	r2, #0
 80003c0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80003c2:	4b08      	ldr	r3, [pc, #32]	; (80003e4 <MX_USART1_UART_Init+0x58>)
 80003c4:	2200      	movs	r2, #0
 80003c6:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80003c8:	4b06      	ldr	r3, [pc, #24]	; (80003e4 <MX_USART1_UART_Init+0x58>)
 80003ca:	2200      	movs	r2, #0
 80003cc:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80003ce:	4805      	ldr	r0, [pc, #20]	; (80003e4 <MX_USART1_UART_Init+0x58>)
 80003d0:	f002 f8cc 	bl	800256c <HAL_UART_Init>
 80003d4:	4603      	mov	r3, r0
 80003d6:	2b00      	cmp	r3, #0
 80003d8:	d001      	beq.n	80003de <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80003da:	f000 f85f 	bl	800049c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80003de:	bf00      	nop
 80003e0:	bd80      	pop	{r7, pc}
 80003e2:	bf00      	nop
 80003e4:	20000028 	.word	0x20000028
 80003e8:	40013800 	.word	0x40013800

080003ec <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80003ec:	b580      	push	{r7, lr}
 80003ee:	b08a      	sub	sp, #40	; 0x28
 80003f0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003f2:	f107 0314 	add.w	r3, r7, #20
 80003f6:	2200      	movs	r2, #0
 80003f8:	601a      	str	r2, [r3, #0]
 80003fa:	605a      	str	r2, [r3, #4]
 80003fc:	609a      	str	r2, [r3, #8]
 80003fe:	60da      	str	r2, [r3, #12]
 8000400:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000402:	4b24      	ldr	r3, [pc, #144]	; (8000494 <MX_GPIO_Init+0xa8>)
 8000404:	695b      	ldr	r3, [r3, #20]
 8000406:	4a23      	ldr	r2, [pc, #140]	; (8000494 <MX_GPIO_Init+0xa8>)
 8000408:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800040c:	6153      	str	r3, [r2, #20]
 800040e:	4b21      	ldr	r3, [pc, #132]	; (8000494 <MX_GPIO_Init+0xa8>)
 8000410:	695b      	ldr	r3, [r3, #20]
 8000412:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000416:	613b      	str	r3, [r7, #16]
 8000418:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800041a:	4b1e      	ldr	r3, [pc, #120]	; (8000494 <MX_GPIO_Init+0xa8>)
 800041c:	695b      	ldr	r3, [r3, #20]
 800041e:	4a1d      	ldr	r2, [pc, #116]	; (8000494 <MX_GPIO_Init+0xa8>)
 8000420:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000424:	6153      	str	r3, [r2, #20]
 8000426:	4b1b      	ldr	r3, [pc, #108]	; (8000494 <MX_GPIO_Init+0xa8>)
 8000428:	695b      	ldr	r3, [r3, #20]
 800042a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800042e:	60fb      	str	r3, [r7, #12]
 8000430:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000432:	4b18      	ldr	r3, [pc, #96]	; (8000494 <MX_GPIO_Init+0xa8>)
 8000434:	695b      	ldr	r3, [r3, #20]
 8000436:	4a17      	ldr	r2, [pc, #92]	; (8000494 <MX_GPIO_Init+0xa8>)
 8000438:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800043c:	6153      	str	r3, [r2, #20]
 800043e:	4b15      	ldr	r3, [pc, #84]	; (8000494 <MX_GPIO_Init+0xa8>)
 8000440:	695b      	ldr	r3, [r3, #20]
 8000442:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000446:	60bb      	str	r3, [r7, #8]
 8000448:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800044a:	4b12      	ldr	r3, [pc, #72]	; (8000494 <MX_GPIO_Init+0xa8>)
 800044c:	695b      	ldr	r3, [r3, #20]
 800044e:	4a11      	ldr	r2, [pc, #68]	; (8000494 <MX_GPIO_Init+0xa8>)
 8000450:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000454:	6153      	str	r3, [r2, #20]
 8000456:	4b0f      	ldr	r3, [pc, #60]	; (8000494 <MX_GPIO_Init+0xa8>)
 8000458:	695b      	ldr	r3, [r3, #20]
 800045a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800045e:	607b      	str	r3, [r7, #4]
 8000460:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_Status_Pin|LED3_Pin|LED2_Pin|LED1_Pin, GPIO_PIN_RESET);
 8000462:	2200      	movs	r2, #0
 8000464:	f44f 71e2 	mov.w	r1, #452	; 0x1c4
 8000468:	480b      	ldr	r0, [pc, #44]	; (8000498 <MX_GPIO_Init+0xac>)
 800046a:	f000 fc05 	bl	8000c78 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED_Status_Pin LED3_Pin LED2_Pin LED1_Pin */
  GPIO_InitStruct.Pin = LED_Status_Pin|LED3_Pin|LED2_Pin|LED1_Pin;
 800046e:	f44f 73e2 	mov.w	r3, #452	; 0x1c4
 8000472:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000474:	2301      	movs	r3, #1
 8000476:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000478:	2300      	movs	r3, #0
 800047a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800047c:	2300      	movs	r3, #0
 800047e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000480:	f107 0314 	add.w	r3, r7, #20
 8000484:	4619      	mov	r1, r3
 8000486:	4804      	ldr	r0, [pc, #16]	; (8000498 <MX_GPIO_Init+0xac>)
 8000488:	f000 fa6c 	bl	8000964 <HAL_GPIO_Init>

}
 800048c:	bf00      	nop
 800048e:	3728      	adds	r7, #40	; 0x28
 8000490:	46bd      	mov	sp, r7
 8000492:	bd80      	pop	{r7, pc}
 8000494:	40021000 	.word	0x40021000
 8000498:	48000800 	.word	0x48000800

0800049c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800049c:	b480      	push	{r7}
 800049e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80004a0:	b672      	cpsid	i
}
 80004a2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80004a4:	e7fe      	b.n	80004a4 <Error_Handler+0x8>
	...

080004a8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80004a8:	b480      	push	{r7}
 80004aa:	b083      	sub	sp, #12
 80004ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80004ae:	4b0f      	ldr	r3, [pc, #60]	; (80004ec <HAL_MspInit+0x44>)
 80004b0:	699b      	ldr	r3, [r3, #24]
 80004b2:	4a0e      	ldr	r2, [pc, #56]	; (80004ec <HAL_MspInit+0x44>)
 80004b4:	f043 0301 	orr.w	r3, r3, #1
 80004b8:	6193      	str	r3, [r2, #24]
 80004ba:	4b0c      	ldr	r3, [pc, #48]	; (80004ec <HAL_MspInit+0x44>)
 80004bc:	699b      	ldr	r3, [r3, #24]
 80004be:	f003 0301 	and.w	r3, r3, #1
 80004c2:	607b      	str	r3, [r7, #4]
 80004c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80004c6:	4b09      	ldr	r3, [pc, #36]	; (80004ec <HAL_MspInit+0x44>)
 80004c8:	69db      	ldr	r3, [r3, #28]
 80004ca:	4a08      	ldr	r2, [pc, #32]	; (80004ec <HAL_MspInit+0x44>)
 80004cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80004d0:	61d3      	str	r3, [r2, #28]
 80004d2:	4b06      	ldr	r3, [pc, #24]	; (80004ec <HAL_MspInit+0x44>)
 80004d4:	69db      	ldr	r3, [r3, #28]
 80004d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80004da:	603b      	str	r3, [r7, #0]
 80004dc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80004de:	bf00      	nop
 80004e0:	370c      	adds	r7, #12
 80004e2:	46bd      	mov	sp, r7
 80004e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004e8:	4770      	bx	lr
 80004ea:	bf00      	nop
 80004ec:	40021000 	.word	0x40021000

080004f0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80004f0:	b480      	push	{r7}
 80004f2:	b085      	sub	sp, #20
 80004f4:	af00      	add	r7, sp, #0
 80004f6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM16)
 80004f8:	687b      	ldr	r3, [r7, #4]
 80004fa:	681b      	ldr	r3, [r3, #0]
 80004fc:	4a0a      	ldr	r2, [pc, #40]	; (8000528 <HAL_TIM_Base_MspInit+0x38>)
 80004fe:	4293      	cmp	r3, r2
 8000500:	d10b      	bne.n	800051a <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM16_MspInit 0 */

  /* USER CODE END TIM16_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM16_CLK_ENABLE();
 8000502:	4b0a      	ldr	r3, [pc, #40]	; (800052c <HAL_TIM_Base_MspInit+0x3c>)
 8000504:	699b      	ldr	r3, [r3, #24]
 8000506:	4a09      	ldr	r2, [pc, #36]	; (800052c <HAL_TIM_Base_MspInit+0x3c>)
 8000508:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800050c:	6193      	str	r3, [r2, #24]
 800050e:	4b07      	ldr	r3, [pc, #28]	; (800052c <HAL_TIM_Base_MspInit+0x3c>)
 8000510:	699b      	ldr	r3, [r3, #24]
 8000512:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000516:	60fb      	str	r3, [r7, #12]
 8000518:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 800051a:	bf00      	nop
 800051c:	3714      	adds	r7, #20
 800051e:	46bd      	mov	sp, r7
 8000520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000524:	4770      	bx	lr
 8000526:	bf00      	nop
 8000528:	40014400 	.word	0x40014400
 800052c:	40021000 	.word	0x40021000

08000530 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000530:	b580      	push	{r7, lr}
 8000532:	b08a      	sub	sp, #40	; 0x28
 8000534:	af00      	add	r7, sp, #0
 8000536:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000538:	f107 0314 	add.w	r3, r7, #20
 800053c:	2200      	movs	r2, #0
 800053e:	601a      	str	r2, [r3, #0]
 8000540:	605a      	str	r2, [r3, #4]
 8000542:	609a      	str	r2, [r3, #8]
 8000544:	60da      	str	r2, [r3, #12]
 8000546:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8000548:	687b      	ldr	r3, [r7, #4]
 800054a:	681b      	ldr	r3, [r3, #0]
 800054c:	4a17      	ldr	r2, [pc, #92]	; (80005ac <HAL_UART_MspInit+0x7c>)
 800054e:	4293      	cmp	r3, r2
 8000550:	d127      	bne.n	80005a2 <HAL_UART_MspInit+0x72>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000552:	4b17      	ldr	r3, [pc, #92]	; (80005b0 <HAL_UART_MspInit+0x80>)
 8000554:	699b      	ldr	r3, [r3, #24]
 8000556:	4a16      	ldr	r2, [pc, #88]	; (80005b0 <HAL_UART_MspInit+0x80>)
 8000558:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800055c:	6193      	str	r3, [r2, #24]
 800055e:	4b14      	ldr	r3, [pc, #80]	; (80005b0 <HAL_UART_MspInit+0x80>)
 8000560:	699b      	ldr	r3, [r3, #24]
 8000562:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000566:	613b      	str	r3, [r7, #16]
 8000568:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800056a:	4b11      	ldr	r3, [pc, #68]	; (80005b0 <HAL_UART_MspInit+0x80>)
 800056c:	695b      	ldr	r3, [r3, #20]
 800056e:	4a10      	ldr	r2, [pc, #64]	; (80005b0 <HAL_UART_MspInit+0x80>)
 8000570:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000574:	6153      	str	r3, [r2, #20]
 8000576:	4b0e      	ldr	r3, [pc, #56]	; (80005b0 <HAL_UART_MspInit+0x80>)
 8000578:	695b      	ldr	r3, [r3, #20]
 800057a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800057e:	60fb      	str	r3, [r7, #12]
 8000580:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000582:	23c0      	movs	r3, #192	; 0xc0
 8000584:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000586:	2302      	movs	r3, #2
 8000588:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800058a:	2300      	movs	r3, #0
 800058c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800058e:	2303      	movs	r3, #3
 8000590:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000592:	2307      	movs	r3, #7
 8000594:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000596:	f107 0314 	add.w	r3, r7, #20
 800059a:	4619      	mov	r1, r3
 800059c:	4805      	ldr	r0, [pc, #20]	; (80005b4 <HAL_UART_MspInit+0x84>)
 800059e:	f000 f9e1 	bl	8000964 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80005a2:	bf00      	nop
 80005a4:	3728      	adds	r7, #40	; 0x28
 80005a6:	46bd      	mov	sp, r7
 80005a8:	bd80      	pop	{r7, pc}
 80005aa:	bf00      	nop
 80005ac:	40013800 	.word	0x40013800
 80005b0:	40021000 	.word	0x40021000
 80005b4:	48000400 	.word	0x48000400

080005b8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80005b8:	b480      	push	{r7}
 80005ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80005bc:	e7fe      	b.n	80005bc <NMI_Handler+0x4>

080005be <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80005be:	b480      	push	{r7}
 80005c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80005c2:	e7fe      	b.n	80005c2 <HardFault_Handler+0x4>

080005c4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80005c4:	b480      	push	{r7}
 80005c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80005c8:	e7fe      	b.n	80005c8 <MemManage_Handler+0x4>

080005ca <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80005ca:	b480      	push	{r7}
 80005cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80005ce:	e7fe      	b.n	80005ce <BusFault_Handler+0x4>

080005d0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80005d0:	b480      	push	{r7}
 80005d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80005d4:	e7fe      	b.n	80005d4 <UsageFault_Handler+0x4>

080005d6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80005d6:	b480      	push	{r7}
 80005d8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80005da:	bf00      	nop
 80005dc:	46bd      	mov	sp, r7
 80005de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e2:	4770      	bx	lr

080005e4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80005e4:	b480      	push	{r7}
 80005e6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80005e8:	bf00      	nop
 80005ea:	46bd      	mov	sp, r7
 80005ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005f0:	4770      	bx	lr

080005f2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80005f2:	b480      	push	{r7}
 80005f4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80005f6:	bf00      	nop
 80005f8:	46bd      	mov	sp, r7
 80005fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005fe:	4770      	bx	lr

08000600 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000600:	b580      	push	{r7, lr}
 8000602:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000604:	f000 f884 	bl	8000710 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000608:	bf00      	nop
 800060a:	bd80      	pop	{r7, pc}

0800060c <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800060c:	b480      	push	{r7}
 800060e:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000610:	4b06      	ldr	r3, [pc, #24]	; (800062c <SystemInit+0x20>)
 8000612:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000616:	4a05      	ldr	r2, [pc, #20]	; (800062c <SystemInit+0x20>)
 8000618:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800061c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000620:	bf00      	nop
 8000622:	46bd      	mov	sp, r7
 8000624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000628:	4770      	bx	lr
 800062a:	bf00      	nop
 800062c:	e000ed00 	.word	0xe000ed00

08000630 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000630:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000668 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000634:	480d      	ldr	r0, [pc, #52]	; (800066c <LoopForever+0x6>)
  ldr r1, =_edata
 8000636:	490e      	ldr	r1, [pc, #56]	; (8000670 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000638:	4a0e      	ldr	r2, [pc, #56]	; (8000674 <LoopForever+0xe>)
  movs r3, #0
 800063a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800063c:	e002      	b.n	8000644 <LoopCopyDataInit>

0800063e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800063e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000640:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000642:	3304      	adds	r3, #4

08000644 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000644:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000646:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000648:	d3f9      	bcc.n	800063e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800064a:	4a0b      	ldr	r2, [pc, #44]	; (8000678 <LoopForever+0x12>)
  ldr r4, =_ebss
 800064c:	4c0b      	ldr	r4, [pc, #44]	; (800067c <LoopForever+0x16>)
  movs r3, #0
 800064e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000650:	e001      	b.n	8000656 <LoopFillZerobss>

08000652 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000652:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000654:	3204      	adds	r2, #4

08000656 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000656:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000658:	d3fb      	bcc.n	8000652 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800065a:	f7ff ffd7 	bl	800060c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800065e:	f002 fb11 	bl	8002c84 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000662:	f7ff fdb7 	bl	80001d4 <main>

08000666 <LoopForever>:

LoopForever:
    b LoopForever
 8000666:	e7fe      	b.n	8000666 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000668:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 800066c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000670:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000674:	08002d34 	.word	0x08002d34
  ldr r2, =_sbss
 8000678:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 800067c:	200000fc 	.word	0x200000fc

08000680 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000680:	e7fe      	b.n	8000680 <ADC1_2_IRQHandler>
	...

08000684 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000684:	b580      	push	{r7, lr}
 8000686:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000688:	4b08      	ldr	r3, [pc, #32]	; (80006ac <HAL_Init+0x28>)
 800068a:	681b      	ldr	r3, [r3, #0]
 800068c:	4a07      	ldr	r2, [pc, #28]	; (80006ac <HAL_Init+0x28>)
 800068e:	f043 0310 	orr.w	r3, r3, #16
 8000692:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000694:	2003      	movs	r0, #3
 8000696:	f000 f931 	bl	80008fc <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800069a:	2000      	movs	r0, #0
 800069c:	f000 f808 	bl	80006b0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80006a0:	f7ff ff02 	bl	80004a8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80006a4:	2300      	movs	r3, #0
}
 80006a6:	4618      	mov	r0, r3
 80006a8:	bd80      	pop	{r7, pc}
 80006aa:	bf00      	nop
 80006ac:	40022000 	.word	0x40022000

080006b0 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80006b0:	b580      	push	{r7, lr}
 80006b2:	b082      	sub	sp, #8
 80006b4:	af00      	add	r7, sp, #0
 80006b6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80006b8:	4b12      	ldr	r3, [pc, #72]	; (8000704 <HAL_InitTick+0x54>)
 80006ba:	681a      	ldr	r2, [r3, #0]
 80006bc:	4b12      	ldr	r3, [pc, #72]	; (8000708 <HAL_InitTick+0x58>)
 80006be:	781b      	ldrb	r3, [r3, #0]
 80006c0:	4619      	mov	r1, r3
 80006c2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80006c6:	fbb3 f3f1 	udiv	r3, r3, r1
 80006ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80006ce:	4618      	mov	r0, r3
 80006d0:	f000 f93b 	bl	800094a <HAL_SYSTICK_Config>
 80006d4:	4603      	mov	r3, r0
 80006d6:	2b00      	cmp	r3, #0
 80006d8:	d001      	beq.n	80006de <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80006da:	2301      	movs	r3, #1
 80006dc:	e00e      	b.n	80006fc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	2b0f      	cmp	r3, #15
 80006e2:	d80a      	bhi.n	80006fa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80006e4:	2200      	movs	r2, #0
 80006e6:	6879      	ldr	r1, [r7, #4]
 80006e8:	f04f 30ff 	mov.w	r0, #4294967295
 80006ec:	f000 f911 	bl	8000912 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80006f0:	4a06      	ldr	r2, [pc, #24]	; (800070c <HAL_InitTick+0x5c>)
 80006f2:	687b      	ldr	r3, [r7, #4]
 80006f4:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80006f6:	2300      	movs	r3, #0
 80006f8:	e000      	b.n	80006fc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80006fa:	2301      	movs	r3, #1
}
 80006fc:	4618      	mov	r0, r3
 80006fe:	3708      	adds	r7, #8
 8000700:	46bd      	mov	sp, r7
 8000702:	bd80      	pop	{r7, pc}
 8000704:	20000000 	.word	0x20000000
 8000708:	20000008 	.word	0x20000008
 800070c:	20000004 	.word	0x20000004

08000710 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000710:	b480      	push	{r7}
 8000712:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000714:	4b06      	ldr	r3, [pc, #24]	; (8000730 <HAL_IncTick+0x20>)
 8000716:	781b      	ldrb	r3, [r3, #0]
 8000718:	461a      	mov	r2, r3
 800071a:	4b06      	ldr	r3, [pc, #24]	; (8000734 <HAL_IncTick+0x24>)
 800071c:	681b      	ldr	r3, [r3, #0]
 800071e:	4413      	add	r3, r2
 8000720:	4a04      	ldr	r2, [pc, #16]	; (8000734 <HAL_IncTick+0x24>)
 8000722:	6013      	str	r3, [r2, #0]
}
 8000724:	bf00      	nop
 8000726:	46bd      	mov	sp, r7
 8000728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800072c:	4770      	bx	lr
 800072e:	bf00      	nop
 8000730:	20000008 	.word	0x20000008
 8000734:	200000f8 	.word	0x200000f8

08000738 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000738:	b480      	push	{r7}
 800073a:	af00      	add	r7, sp, #0
  return uwTick;  
 800073c:	4b03      	ldr	r3, [pc, #12]	; (800074c <HAL_GetTick+0x14>)
 800073e:	681b      	ldr	r3, [r3, #0]
}
 8000740:	4618      	mov	r0, r3
 8000742:	46bd      	mov	sp, r7
 8000744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000748:	4770      	bx	lr
 800074a:	bf00      	nop
 800074c:	200000f8 	.word	0x200000f8

08000750 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	b084      	sub	sp, #16
 8000754:	af00      	add	r7, sp, #0
 8000756:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000758:	f7ff ffee 	bl	8000738 <HAL_GetTick>
 800075c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800075e:	687b      	ldr	r3, [r7, #4]
 8000760:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000762:	68fb      	ldr	r3, [r7, #12]
 8000764:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000768:	d005      	beq.n	8000776 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800076a:	4b0a      	ldr	r3, [pc, #40]	; (8000794 <HAL_Delay+0x44>)
 800076c:	781b      	ldrb	r3, [r3, #0]
 800076e:	461a      	mov	r2, r3
 8000770:	68fb      	ldr	r3, [r7, #12]
 8000772:	4413      	add	r3, r2
 8000774:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000776:	bf00      	nop
 8000778:	f7ff ffde 	bl	8000738 <HAL_GetTick>
 800077c:	4602      	mov	r2, r0
 800077e:	68bb      	ldr	r3, [r7, #8]
 8000780:	1ad3      	subs	r3, r2, r3
 8000782:	68fa      	ldr	r2, [r7, #12]
 8000784:	429a      	cmp	r2, r3
 8000786:	d8f7      	bhi.n	8000778 <HAL_Delay+0x28>
  {
  }
}
 8000788:	bf00      	nop
 800078a:	bf00      	nop
 800078c:	3710      	adds	r7, #16
 800078e:	46bd      	mov	sp, r7
 8000790:	bd80      	pop	{r7, pc}
 8000792:	bf00      	nop
 8000794:	20000008 	.word	0x20000008

08000798 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000798:	b480      	push	{r7}
 800079a:	b085      	sub	sp, #20
 800079c:	af00      	add	r7, sp, #0
 800079e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80007a0:	687b      	ldr	r3, [r7, #4]
 80007a2:	f003 0307 	and.w	r3, r3, #7
 80007a6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80007a8:	4b0c      	ldr	r3, [pc, #48]	; (80007dc <__NVIC_SetPriorityGrouping+0x44>)
 80007aa:	68db      	ldr	r3, [r3, #12]
 80007ac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80007ae:	68ba      	ldr	r2, [r7, #8]
 80007b0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80007b4:	4013      	ands	r3, r2
 80007b6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80007b8:	68fb      	ldr	r3, [r7, #12]
 80007ba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80007bc:	68bb      	ldr	r3, [r7, #8]
 80007be:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80007c0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80007c4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80007c8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80007ca:	4a04      	ldr	r2, [pc, #16]	; (80007dc <__NVIC_SetPriorityGrouping+0x44>)
 80007cc:	68bb      	ldr	r3, [r7, #8]
 80007ce:	60d3      	str	r3, [r2, #12]
}
 80007d0:	bf00      	nop
 80007d2:	3714      	adds	r7, #20
 80007d4:	46bd      	mov	sp, r7
 80007d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007da:	4770      	bx	lr
 80007dc:	e000ed00 	.word	0xe000ed00

080007e0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80007e0:	b480      	push	{r7}
 80007e2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80007e4:	4b04      	ldr	r3, [pc, #16]	; (80007f8 <__NVIC_GetPriorityGrouping+0x18>)
 80007e6:	68db      	ldr	r3, [r3, #12]
 80007e8:	0a1b      	lsrs	r3, r3, #8
 80007ea:	f003 0307 	and.w	r3, r3, #7
}
 80007ee:	4618      	mov	r0, r3
 80007f0:	46bd      	mov	sp, r7
 80007f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f6:	4770      	bx	lr
 80007f8:	e000ed00 	.word	0xe000ed00

080007fc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80007fc:	b480      	push	{r7}
 80007fe:	b083      	sub	sp, #12
 8000800:	af00      	add	r7, sp, #0
 8000802:	4603      	mov	r3, r0
 8000804:	6039      	str	r1, [r7, #0]
 8000806:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000808:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800080c:	2b00      	cmp	r3, #0
 800080e:	db0a      	blt.n	8000826 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000810:	683b      	ldr	r3, [r7, #0]
 8000812:	b2da      	uxtb	r2, r3
 8000814:	490c      	ldr	r1, [pc, #48]	; (8000848 <__NVIC_SetPriority+0x4c>)
 8000816:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800081a:	0112      	lsls	r2, r2, #4
 800081c:	b2d2      	uxtb	r2, r2
 800081e:	440b      	add	r3, r1
 8000820:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000824:	e00a      	b.n	800083c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000826:	683b      	ldr	r3, [r7, #0]
 8000828:	b2da      	uxtb	r2, r3
 800082a:	4908      	ldr	r1, [pc, #32]	; (800084c <__NVIC_SetPriority+0x50>)
 800082c:	79fb      	ldrb	r3, [r7, #7]
 800082e:	f003 030f 	and.w	r3, r3, #15
 8000832:	3b04      	subs	r3, #4
 8000834:	0112      	lsls	r2, r2, #4
 8000836:	b2d2      	uxtb	r2, r2
 8000838:	440b      	add	r3, r1
 800083a:	761a      	strb	r2, [r3, #24]
}
 800083c:	bf00      	nop
 800083e:	370c      	adds	r7, #12
 8000840:	46bd      	mov	sp, r7
 8000842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000846:	4770      	bx	lr
 8000848:	e000e100 	.word	0xe000e100
 800084c:	e000ed00 	.word	0xe000ed00

08000850 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000850:	b480      	push	{r7}
 8000852:	b089      	sub	sp, #36	; 0x24
 8000854:	af00      	add	r7, sp, #0
 8000856:	60f8      	str	r0, [r7, #12]
 8000858:	60b9      	str	r1, [r7, #8]
 800085a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800085c:	68fb      	ldr	r3, [r7, #12]
 800085e:	f003 0307 	and.w	r3, r3, #7
 8000862:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000864:	69fb      	ldr	r3, [r7, #28]
 8000866:	f1c3 0307 	rsb	r3, r3, #7
 800086a:	2b04      	cmp	r3, #4
 800086c:	bf28      	it	cs
 800086e:	2304      	movcs	r3, #4
 8000870:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000872:	69fb      	ldr	r3, [r7, #28]
 8000874:	3304      	adds	r3, #4
 8000876:	2b06      	cmp	r3, #6
 8000878:	d902      	bls.n	8000880 <NVIC_EncodePriority+0x30>
 800087a:	69fb      	ldr	r3, [r7, #28]
 800087c:	3b03      	subs	r3, #3
 800087e:	e000      	b.n	8000882 <NVIC_EncodePriority+0x32>
 8000880:	2300      	movs	r3, #0
 8000882:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000884:	f04f 32ff 	mov.w	r2, #4294967295
 8000888:	69bb      	ldr	r3, [r7, #24]
 800088a:	fa02 f303 	lsl.w	r3, r2, r3
 800088e:	43da      	mvns	r2, r3
 8000890:	68bb      	ldr	r3, [r7, #8]
 8000892:	401a      	ands	r2, r3
 8000894:	697b      	ldr	r3, [r7, #20]
 8000896:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000898:	f04f 31ff 	mov.w	r1, #4294967295
 800089c:	697b      	ldr	r3, [r7, #20]
 800089e:	fa01 f303 	lsl.w	r3, r1, r3
 80008a2:	43d9      	mvns	r1, r3
 80008a4:	687b      	ldr	r3, [r7, #4]
 80008a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008a8:	4313      	orrs	r3, r2
         );
}
 80008aa:	4618      	mov	r0, r3
 80008ac:	3724      	adds	r7, #36	; 0x24
 80008ae:	46bd      	mov	sp, r7
 80008b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b4:	4770      	bx	lr
	...

080008b8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80008b8:	b580      	push	{r7, lr}
 80008ba:	b082      	sub	sp, #8
 80008bc:	af00      	add	r7, sp, #0
 80008be:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	3b01      	subs	r3, #1
 80008c4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80008c8:	d301      	bcc.n	80008ce <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80008ca:	2301      	movs	r3, #1
 80008cc:	e00f      	b.n	80008ee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80008ce:	4a0a      	ldr	r2, [pc, #40]	; (80008f8 <SysTick_Config+0x40>)
 80008d0:	687b      	ldr	r3, [r7, #4]
 80008d2:	3b01      	subs	r3, #1
 80008d4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80008d6:	210f      	movs	r1, #15
 80008d8:	f04f 30ff 	mov.w	r0, #4294967295
 80008dc:	f7ff ff8e 	bl	80007fc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80008e0:	4b05      	ldr	r3, [pc, #20]	; (80008f8 <SysTick_Config+0x40>)
 80008e2:	2200      	movs	r2, #0
 80008e4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80008e6:	4b04      	ldr	r3, [pc, #16]	; (80008f8 <SysTick_Config+0x40>)
 80008e8:	2207      	movs	r2, #7
 80008ea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80008ec:	2300      	movs	r3, #0
}
 80008ee:	4618      	mov	r0, r3
 80008f0:	3708      	adds	r7, #8
 80008f2:	46bd      	mov	sp, r7
 80008f4:	bd80      	pop	{r7, pc}
 80008f6:	bf00      	nop
 80008f8:	e000e010 	.word	0xe000e010

080008fc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80008fc:	b580      	push	{r7, lr}
 80008fe:	b082      	sub	sp, #8
 8000900:	af00      	add	r7, sp, #0
 8000902:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000904:	6878      	ldr	r0, [r7, #4]
 8000906:	f7ff ff47 	bl	8000798 <__NVIC_SetPriorityGrouping>
}
 800090a:	bf00      	nop
 800090c:	3708      	adds	r7, #8
 800090e:	46bd      	mov	sp, r7
 8000910:	bd80      	pop	{r7, pc}

08000912 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000912:	b580      	push	{r7, lr}
 8000914:	b086      	sub	sp, #24
 8000916:	af00      	add	r7, sp, #0
 8000918:	4603      	mov	r3, r0
 800091a:	60b9      	str	r1, [r7, #8]
 800091c:	607a      	str	r2, [r7, #4]
 800091e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000920:	2300      	movs	r3, #0
 8000922:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000924:	f7ff ff5c 	bl	80007e0 <__NVIC_GetPriorityGrouping>
 8000928:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800092a:	687a      	ldr	r2, [r7, #4]
 800092c:	68b9      	ldr	r1, [r7, #8]
 800092e:	6978      	ldr	r0, [r7, #20]
 8000930:	f7ff ff8e 	bl	8000850 <NVIC_EncodePriority>
 8000934:	4602      	mov	r2, r0
 8000936:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800093a:	4611      	mov	r1, r2
 800093c:	4618      	mov	r0, r3
 800093e:	f7ff ff5d 	bl	80007fc <__NVIC_SetPriority>
}
 8000942:	bf00      	nop
 8000944:	3718      	adds	r7, #24
 8000946:	46bd      	mov	sp, r7
 8000948:	bd80      	pop	{r7, pc}

0800094a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800094a:	b580      	push	{r7, lr}
 800094c:	b082      	sub	sp, #8
 800094e:	af00      	add	r7, sp, #0
 8000950:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000952:	6878      	ldr	r0, [r7, #4]
 8000954:	f7ff ffb0 	bl	80008b8 <SysTick_Config>
 8000958:	4603      	mov	r3, r0
}
 800095a:	4618      	mov	r0, r3
 800095c:	3708      	adds	r7, #8
 800095e:	46bd      	mov	sp, r7
 8000960:	bd80      	pop	{r7, pc}
	...

08000964 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000964:	b480      	push	{r7}
 8000966:	b087      	sub	sp, #28
 8000968:	af00      	add	r7, sp, #0
 800096a:	6078      	str	r0, [r7, #4]
 800096c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800096e:	2300      	movs	r3, #0
 8000970:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000972:	e160      	b.n	8000c36 <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000974:	683b      	ldr	r3, [r7, #0]
 8000976:	681a      	ldr	r2, [r3, #0]
 8000978:	2101      	movs	r1, #1
 800097a:	697b      	ldr	r3, [r7, #20]
 800097c:	fa01 f303 	lsl.w	r3, r1, r3
 8000980:	4013      	ands	r3, r2
 8000982:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000984:	68fb      	ldr	r3, [r7, #12]
 8000986:	2b00      	cmp	r3, #0
 8000988:	f000 8152 	beq.w	8000c30 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800098c:	683b      	ldr	r3, [r7, #0]
 800098e:	685b      	ldr	r3, [r3, #4]
 8000990:	2b01      	cmp	r3, #1
 8000992:	d00b      	beq.n	80009ac <HAL_GPIO_Init+0x48>
 8000994:	683b      	ldr	r3, [r7, #0]
 8000996:	685b      	ldr	r3, [r3, #4]
 8000998:	2b02      	cmp	r3, #2
 800099a:	d007      	beq.n	80009ac <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800099c:	683b      	ldr	r3, [r7, #0]
 800099e:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80009a0:	2b11      	cmp	r3, #17
 80009a2:	d003      	beq.n	80009ac <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80009a4:	683b      	ldr	r3, [r7, #0]
 80009a6:	685b      	ldr	r3, [r3, #4]
 80009a8:	2b12      	cmp	r3, #18
 80009aa:	d130      	bne.n	8000a0e <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	689b      	ldr	r3, [r3, #8]
 80009b0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80009b2:	697b      	ldr	r3, [r7, #20]
 80009b4:	005b      	lsls	r3, r3, #1
 80009b6:	2203      	movs	r2, #3
 80009b8:	fa02 f303 	lsl.w	r3, r2, r3
 80009bc:	43db      	mvns	r3, r3
 80009be:	693a      	ldr	r2, [r7, #16]
 80009c0:	4013      	ands	r3, r2
 80009c2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80009c4:	683b      	ldr	r3, [r7, #0]
 80009c6:	68da      	ldr	r2, [r3, #12]
 80009c8:	697b      	ldr	r3, [r7, #20]
 80009ca:	005b      	lsls	r3, r3, #1
 80009cc:	fa02 f303 	lsl.w	r3, r2, r3
 80009d0:	693a      	ldr	r2, [r7, #16]
 80009d2:	4313      	orrs	r3, r2
 80009d4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	693a      	ldr	r2, [r7, #16]
 80009da:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	685b      	ldr	r3, [r3, #4]
 80009e0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80009e2:	2201      	movs	r2, #1
 80009e4:	697b      	ldr	r3, [r7, #20]
 80009e6:	fa02 f303 	lsl.w	r3, r2, r3
 80009ea:	43db      	mvns	r3, r3
 80009ec:	693a      	ldr	r2, [r7, #16]
 80009ee:	4013      	ands	r3, r2
 80009f0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80009f2:	683b      	ldr	r3, [r7, #0]
 80009f4:	685b      	ldr	r3, [r3, #4]
 80009f6:	091b      	lsrs	r3, r3, #4
 80009f8:	f003 0201 	and.w	r2, r3, #1
 80009fc:	697b      	ldr	r3, [r7, #20]
 80009fe:	fa02 f303 	lsl.w	r3, r2, r3
 8000a02:	693a      	ldr	r2, [r7, #16]
 8000a04:	4313      	orrs	r3, r2
 8000a06:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	693a      	ldr	r2, [r7, #16]
 8000a0c:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	68db      	ldr	r3, [r3, #12]
 8000a12:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000a14:	697b      	ldr	r3, [r7, #20]
 8000a16:	005b      	lsls	r3, r3, #1
 8000a18:	2203      	movs	r2, #3
 8000a1a:	fa02 f303 	lsl.w	r3, r2, r3
 8000a1e:	43db      	mvns	r3, r3
 8000a20:	693a      	ldr	r2, [r7, #16]
 8000a22:	4013      	ands	r3, r2
 8000a24:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000a26:	683b      	ldr	r3, [r7, #0]
 8000a28:	689a      	ldr	r2, [r3, #8]
 8000a2a:	697b      	ldr	r3, [r7, #20]
 8000a2c:	005b      	lsls	r3, r3, #1
 8000a2e:	fa02 f303 	lsl.w	r3, r2, r3
 8000a32:	693a      	ldr	r2, [r7, #16]
 8000a34:	4313      	orrs	r3, r2
 8000a36:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	693a      	ldr	r2, [r7, #16]
 8000a3c:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000a3e:	683b      	ldr	r3, [r7, #0]
 8000a40:	685b      	ldr	r3, [r3, #4]
 8000a42:	2b02      	cmp	r3, #2
 8000a44:	d003      	beq.n	8000a4e <HAL_GPIO_Init+0xea>
 8000a46:	683b      	ldr	r3, [r7, #0]
 8000a48:	685b      	ldr	r3, [r3, #4]
 8000a4a:	2b12      	cmp	r3, #18
 8000a4c:	d123      	bne.n	8000a96 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000a4e:	697b      	ldr	r3, [r7, #20]
 8000a50:	08da      	lsrs	r2, r3, #3
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	3208      	adds	r2, #8
 8000a56:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000a5a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000a5c:	697b      	ldr	r3, [r7, #20]
 8000a5e:	f003 0307 	and.w	r3, r3, #7
 8000a62:	009b      	lsls	r3, r3, #2
 8000a64:	220f      	movs	r2, #15
 8000a66:	fa02 f303 	lsl.w	r3, r2, r3
 8000a6a:	43db      	mvns	r3, r3
 8000a6c:	693a      	ldr	r2, [r7, #16]
 8000a6e:	4013      	ands	r3, r2
 8000a70:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000a72:	683b      	ldr	r3, [r7, #0]
 8000a74:	691a      	ldr	r2, [r3, #16]
 8000a76:	697b      	ldr	r3, [r7, #20]
 8000a78:	f003 0307 	and.w	r3, r3, #7
 8000a7c:	009b      	lsls	r3, r3, #2
 8000a7e:	fa02 f303 	lsl.w	r3, r2, r3
 8000a82:	693a      	ldr	r2, [r7, #16]
 8000a84:	4313      	orrs	r3, r2
 8000a86:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000a88:	697b      	ldr	r3, [r7, #20]
 8000a8a:	08da      	lsrs	r2, r3, #3
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	3208      	adds	r2, #8
 8000a90:	6939      	ldr	r1, [r7, #16]
 8000a92:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	681b      	ldr	r3, [r3, #0]
 8000a9a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000a9c:	697b      	ldr	r3, [r7, #20]
 8000a9e:	005b      	lsls	r3, r3, #1
 8000aa0:	2203      	movs	r2, #3
 8000aa2:	fa02 f303 	lsl.w	r3, r2, r3
 8000aa6:	43db      	mvns	r3, r3
 8000aa8:	693a      	ldr	r2, [r7, #16]
 8000aaa:	4013      	ands	r3, r2
 8000aac:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000aae:	683b      	ldr	r3, [r7, #0]
 8000ab0:	685b      	ldr	r3, [r3, #4]
 8000ab2:	f003 0203 	and.w	r2, r3, #3
 8000ab6:	697b      	ldr	r3, [r7, #20]
 8000ab8:	005b      	lsls	r3, r3, #1
 8000aba:	fa02 f303 	lsl.w	r3, r2, r3
 8000abe:	693a      	ldr	r2, [r7, #16]
 8000ac0:	4313      	orrs	r3, r2
 8000ac2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	693a      	ldr	r2, [r7, #16]
 8000ac8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000aca:	683b      	ldr	r3, [r7, #0]
 8000acc:	685b      	ldr	r3, [r3, #4]
 8000ace:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ad2:	2b00      	cmp	r3, #0
 8000ad4:	f000 80ac 	beq.w	8000c30 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ad8:	4b5e      	ldr	r3, [pc, #376]	; (8000c54 <HAL_GPIO_Init+0x2f0>)
 8000ada:	699b      	ldr	r3, [r3, #24]
 8000adc:	4a5d      	ldr	r2, [pc, #372]	; (8000c54 <HAL_GPIO_Init+0x2f0>)
 8000ade:	f043 0301 	orr.w	r3, r3, #1
 8000ae2:	6193      	str	r3, [r2, #24]
 8000ae4:	4b5b      	ldr	r3, [pc, #364]	; (8000c54 <HAL_GPIO_Init+0x2f0>)
 8000ae6:	699b      	ldr	r3, [r3, #24]
 8000ae8:	f003 0301 	and.w	r3, r3, #1
 8000aec:	60bb      	str	r3, [r7, #8]
 8000aee:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000af0:	4a59      	ldr	r2, [pc, #356]	; (8000c58 <HAL_GPIO_Init+0x2f4>)
 8000af2:	697b      	ldr	r3, [r7, #20]
 8000af4:	089b      	lsrs	r3, r3, #2
 8000af6:	3302      	adds	r3, #2
 8000af8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000afc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000afe:	697b      	ldr	r3, [r7, #20]
 8000b00:	f003 0303 	and.w	r3, r3, #3
 8000b04:	009b      	lsls	r3, r3, #2
 8000b06:	220f      	movs	r2, #15
 8000b08:	fa02 f303 	lsl.w	r3, r2, r3
 8000b0c:	43db      	mvns	r3, r3
 8000b0e:	693a      	ldr	r2, [r7, #16]
 8000b10:	4013      	ands	r3, r2
 8000b12:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000b1a:	d025      	beq.n	8000b68 <HAL_GPIO_Init+0x204>
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	4a4f      	ldr	r2, [pc, #316]	; (8000c5c <HAL_GPIO_Init+0x2f8>)
 8000b20:	4293      	cmp	r3, r2
 8000b22:	d01f      	beq.n	8000b64 <HAL_GPIO_Init+0x200>
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	4a4e      	ldr	r2, [pc, #312]	; (8000c60 <HAL_GPIO_Init+0x2fc>)
 8000b28:	4293      	cmp	r3, r2
 8000b2a:	d019      	beq.n	8000b60 <HAL_GPIO_Init+0x1fc>
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	4a4d      	ldr	r2, [pc, #308]	; (8000c64 <HAL_GPIO_Init+0x300>)
 8000b30:	4293      	cmp	r3, r2
 8000b32:	d013      	beq.n	8000b5c <HAL_GPIO_Init+0x1f8>
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	4a4c      	ldr	r2, [pc, #304]	; (8000c68 <HAL_GPIO_Init+0x304>)
 8000b38:	4293      	cmp	r3, r2
 8000b3a:	d00d      	beq.n	8000b58 <HAL_GPIO_Init+0x1f4>
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	4a4b      	ldr	r2, [pc, #300]	; (8000c6c <HAL_GPIO_Init+0x308>)
 8000b40:	4293      	cmp	r3, r2
 8000b42:	d007      	beq.n	8000b54 <HAL_GPIO_Init+0x1f0>
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	4a4a      	ldr	r2, [pc, #296]	; (8000c70 <HAL_GPIO_Init+0x30c>)
 8000b48:	4293      	cmp	r3, r2
 8000b4a:	d101      	bne.n	8000b50 <HAL_GPIO_Init+0x1ec>
 8000b4c:	2306      	movs	r3, #6
 8000b4e:	e00c      	b.n	8000b6a <HAL_GPIO_Init+0x206>
 8000b50:	2307      	movs	r3, #7
 8000b52:	e00a      	b.n	8000b6a <HAL_GPIO_Init+0x206>
 8000b54:	2305      	movs	r3, #5
 8000b56:	e008      	b.n	8000b6a <HAL_GPIO_Init+0x206>
 8000b58:	2304      	movs	r3, #4
 8000b5a:	e006      	b.n	8000b6a <HAL_GPIO_Init+0x206>
 8000b5c:	2303      	movs	r3, #3
 8000b5e:	e004      	b.n	8000b6a <HAL_GPIO_Init+0x206>
 8000b60:	2302      	movs	r3, #2
 8000b62:	e002      	b.n	8000b6a <HAL_GPIO_Init+0x206>
 8000b64:	2301      	movs	r3, #1
 8000b66:	e000      	b.n	8000b6a <HAL_GPIO_Init+0x206>
 8000b68:	2300      	movs	r3, #0
 8000b6a:	697a      	ldr	r2, [r7, #20]
 8000b6c:	f002 0203 	and.w	r2, r2, #3
 8000b70:	0092      	lsls	r2, r2, #2
 8000b72:	4093      	lsls	r3, r2
 8000b74:	693a      	ldr	r2, [r7, #16]
 8000b76:	4313      	orrs	r3, r2
 8000b78:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000b7a:	4937      	ldr	r1, [pc, #220]	; (8000c58 <HAL_GPIO_Init+0x2f4>)
 8000b7c:	697b      	ldr	r3, [r7, #20]
 8000b7e:	089b      	lsrs	r3, r3, #2
 8000b80:	3302      	adds	r3, #2
 8000b82:	693a      	ldr	r2, [r7, #16]
 8000b84:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000b88:	4b3a      	ldr	r3, [pc, #232]	; (8000c74 <HAL_GPIO_Init+0x310>)
 8000b8a:	681b      	ldr	r3, [r3, #0]
 8000b8c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b8e:	68fb      	ldr	r3, [r7, #12]
 8000b90:	43db      	mvns	r3, r3
 8000b92:	693a      	ldr	r2, [r7, #16]
 8000b94:	4013      	ands	r3, r2
 8000b96:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000b98:	683b      	ldr	r3, [r7, #0]
 8000b9a:	685b      	ldr	r3, [r3, #4]
 8000b9c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	d003      	beq.n	8000bac <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8000ba4:	693a      	ldr	r2, [r7, #16]
 8000ba6:	68fb      	ldr	r3, [r7, #12]
 8000ba8:	4313      	orrs	r3, r2
 8000baa:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000bac:	4a31      	ldr	r2, [pc, #196]	; (8000c74 <HAL_GPIO_Init+0x310>)
 8000bae:	693b      	ldr	r3, [r7, #16]
 8000bb0:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000bb2:	4b30      	ldr	r3, [pc, #192]	; (8000c74 <HAL_GPIO_Init+0x310>)
 8000bb4:	685b      	ldr	r3, [r3, #4]
 8000bb6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000bb8:	68fb      	ldr	r3, [r7, #12]
 8000bba:	43db      	mvns	r3, r3
 8000bbc:	693a      	ldr	r2, [r7, #16]
 8000bbe:	4013      	ands	r3, r2
 8000bc0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000bc2:	683b      	ldr	r3, [r7, #0]
 8000bc4:	685b      	ldr	r3, [r3, #4]
 8000bc6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	d003      	beq.n	8000bd6 <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 8000bce:	693a      	ldr	r2, [r7, #16]
 8000bd0:	68fb      	ldr	r3, [r7, #12]
 8000bd2:	4313      	orrs	r3, r2
 8000bd4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000bd6:	4a27      	ldr	r2, [pc, #156]	; (8000c74 <HAL_GPIO_Init+0x310>)
 8000bd8:	693b      	ldr	r3, [r7, #16]
 8000bda:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000bdc:	4b25      	ldr	r3, [pc, #148]	; (8000c74 <HAL_GPIO_Init+0x310>)
 8000bde:	689b      	ldr	r3, [r3, #8]
 8000be0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000be2:	68fb      	ldr	r3, [r7, #12]
 8000be4:	43db      	mvns	r3, r3
 8000be6:	693a      	ldr	r2, [r7, #16]
 8000be8:	4013      	ands	r3, r2
 8000bea:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000bec:	683b      	ldr	r3, [r7, #0]
 8000bee:	685b      	ldr	r3, [r3, #4]
 8000bf0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d003      	beq.n	8000c00 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8000bf8:	693a      	ldr	r2, [r7, #16]
 8000bfa:	68fb      	ldr	r3, [r7, #12]
 8000bfc:	4313      	orrs	r3, r2
 8000bfe:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000c00:	4a1c      	ldr	r2, [pc, #112]	; (8000c74 <HAL_GPIO_Init+0x310>)
 8000c02:	693b      	ldr	r3, [r7, #16]
 8000c04:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000c06:	4b1b      	ldr	r3, [pc, #108]	; (8000c74 <HAL_GPIO_Init+0x310>)
 8000c08:	68db      	ldr	r3, [r3, #12]
 8000c0a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c0c:	68fb      	ldr	r3, [r7, #12]
 8000c0e:	43db      	mvns	r3, r3
 8000c10:	693a      	ldr	r2, [r7, #16]
 8000c12:	4013      	ands	r3, r2
 8000c14:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000c16:	683b      	ldr	r3, [r7, #0]
 8000c18:	685b      	ldr	r3, [r3, #4]
 8000c1a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000c1e:	2b00      	cmp	r3, #0
 8000c20:	d003      	beq.n	8000c2a <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 8000c22:	693a      	ldr	r2, [r7, #16]
 8000c24:	68fb      	ldr	r3, [r7, #12]
 8000c26:	4313      	orrs	r3, r2
 8000c28:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000c2a:	4a12      	ldr	r2, [pc, #72]	; (8000c74 <HAL_GPIO_Init+0x310>)
 8000c2c:	693b      	ldr	r3, [r7, #16]
 8000c2e:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8000c30:	697b      	ldr	r3, [r7, #20]
 8000c32:	3301      	adds	r3, #1
 8000c34:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000c36:	683b      	ldr	r3, [r7, #0]
 8000c38:	681a      	ldr	r2, [r3, #0]
 8000c3a:	697b      	ldr	r3, [r7, #20]
 8000c3c:	fa22 f303 	lsr.w	r3, r2, r3
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	f47f ae97 	bne.w	8000974 <HAL_GPIO_Init+0x10>
  }
}
 8000c46:	bf00      	nop
 8000c48:	bf00      	nop
 8000c4a:	371c      	adds	r7, #28
 8000c4c:	46bd      	mov	sp, r7
 8000c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c52:	4770      	bx	lr
 8000c54:	40021000 	.word	0x40021000
 8000c58:	40010000 	.word	0x40010000
 8000c5c:	48000400 	.word	0x48000400
 8000c60:	48000800 	.word	0x48000800
 8000c64:	48000c00 	.word	0x48000c00
 8000c68:	48001000 	.word	0x48001000
 8000c6c:	48001400 	.word	0x48001400
 8000c70:	48001800 	.word	0x48001800
 8000c74:	40010400 	.word	0x40010400

08000c78 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000c78:	b480      	push	{r7}
 8000c7a:	b083      	sub	sp, #12
 8000c7c:	af00      	add	r7, sp, #0
 8000c7e:	6078      	str	r0, [r7, #4]
 8000c80:	460b      	mov	r3, r1
 8000c82:	807b      	strh	r3, [r7, #2]
 8000c84:	4613      	mov	r3, r2
 8000c86:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000c88:	787b      	ldrb	r3, [r7, #1]
 8000c8a:	2b00      	cmp	r3, #0
 8000c8c:	d003      	beq.n	8000c96 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000c8e:	887a      	ldrh	r2, [r7, #2]
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000c94:	e002      	b.n	8000c9c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000c96:	887a      	ldrh	r2, [r7, #2]
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000c9c:	bf00      	nop
 8000c9e:	370c      	adds	r7, #12
 8000ca0:	46bd      	mov	sp, r7
 8000ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca6:	4770      	bx	lr

08000ca8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 8000cae:	af00      	add	r7, sp, #0
 8000cb0:	1d3b      	adds	r3, r7, #4
 8000cb2:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000cb4:	1d3b      	adds	r3, r7, #4
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	2b00      	cmp	r3, #0
 8000cba:	d102      	bne.n	8000cc2 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8000cbc:	2301      	movs	r3, #1
 8000cbe:	f000 bf01 	b.w	8001ac4 <HAL_RCC_OscConfig+0xe1c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000cc2:	1d3b      	adds	r3, r7, #4
 8000cc4:	681b      	ldr	r3, [r3, #0]
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	f003 0301 	and.w	r3, r3, #1
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	f000 8160 	beq.w	8000f92 <HAL_RCC_OscConfig+0x2ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000cd2:	4bae      	ldr	r3, [pc, #696]	; (8000f8c <HAL_RCC_OscConfig+0x2e4>)
 8000cd4:	685b      	ldr	r3, [r3, #4]
 8000cd6:	f003 030c 	and.w	r3, r3, #12
 8000cda:	2b04      	cmp	r3, #4
 8000cdc:	d00c      	beq.n	8000cf8 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000cde:	4bab      	ldr	r3, [pc, #684]	; (8000f8c <HAL_RCC_OscConfig+0x2e4>)
 8000ce0:	685b      	ldr	r3, [r3, #4]
 8000ce2:	f003 030c 	and.w	r3, r3, #12
 8000ce6:	2b08      	cmp	r3, #8
 8000ce8:	d159      	bne.n	8000d9e <HAL_RCC_OscConfig+0xf6>
 8000cea:	4ba8      	ldr	r3, [pc, #672]	; (8000f8c <HAL_RCC_OscConfig+0x2e4>)
 8000cec:	685b      	ldr	r3, [r3, #4]
 8000cee:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8000cf2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000cf6:	d152      	bne.n	8000d9e <HAL_RCC_OscConfig+0xf6>
 8000cf8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000cfc:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d00:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8000d04:	fa93 f3a3 	rbit	r3, r3
 8000d08:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000d0c:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d10:	fab3 f383 	clz	r3, r3
 8000d14:	b2db      	uxtb	r3, r3
 8000d16:	095b      	lsrs	r3, r3, #5
 8000d18:	b2db      	uxtb	r3, r3
 8000d1a:	f043 0301 	orr.w	r3, r3, #1
 8000d1e:	b2db      	uxtb	r3, r3
 8000d20:	2b01      	cmp	r3, #1
 8000d22:	d102      	bne.n	8000d2a <HAL_RCC_OscConfig+0x82>
 8000d24:	4b99      	ldr	r3, [pc, #612]	; (8000f8c <HAL_RCC_OscConfig+0x2e4>)
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	e015      	b.n	8000d56 <HAL_RCC_OscConfig+0xae>
 8000d2a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000d2e:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d32:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8000d36:	fa93 f3a3 	rbit	r3, r3
 8000d3a:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 8000d3e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000d42:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8000d46:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 8000d4a:	fa93 f3a3 	rbit	r3, r3
 8000d4e:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8000d52:	4b8e      	ldr	r3, [pc, #568]	; (8000f8c <HAL_RCC_OscConfig+0x2e4>)
 8000d54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d56:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000d5a:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 8000d5e:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 8000d62:	fa92 f2a2 	rbit	r2, r2
 8000d66:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return result;
 8000d6a:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8000d6e:	fab2 f282 	clz	r2, r2
 8000d72:	b2d2      	uxtb	r2, r2
 8000d74:	f042 0220 	orr.w	r2, r2, #32
 8000d78:	b2d2      	uxtb	r2, r2
 8000d7a:	f002 021f 	and.w	r2, r2, #31
 8000d7e:	2101      	movs	r1, #1
 8000d80:	fa01 f202 	lsl.w	r2, r1, r2
 8000d84:	4013      	ands	r3, r2
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	f000 8102 	beq.w	8000f90 <HAL_RCC_OscConfig+0x2e8>
 8000d8c:	1d3b      	adds	r3, r7, #4
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	685b      	ldr	r3, [r3, #4]
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	f040 80fc 	bne.w	8000f90 <HAL_RCC_OscConfig+0x2e8>
      {
        return HAL_ERROR;
 8000d98:	2301      	movs	r3, #1
 8000d9a:	f000 be93 	b.w	8001ac4 <HAL_RCC_OscConfig+0xe1c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000d9e:	1d3b      	adds	r3, r7, #4
 8000da0:	681b      	ldr	r3, [r3, #0]
 8000da2:	685b      	ldr	r3, [r3, #4]
 8000da4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000da8:	d106      	bne.n	8000db8 <HAL_RCC_OscConfig+0x110>
 8000daa:	4b78      	ldr	r3, [pc, #480]	; (8000f8c <HAL_RCC_OscConfig+0x2e4>)
 8000dac:	681b      	ldr	r3, [r3, #0]
 8000dae:	4a77      	ldr	r2, [pc, #476]	; (8000f8c <HAL_RCC_OscConfig+0x2e4>)
 8000db0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000db4:	6013      	str	r3, [r2, #0]
 8000db6:	e030      	b.n	8000e1a <HAL_RCC_OscConfig+0x172>
 8000db8:	1d3b      	adds	r3, r7, #4
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	685b      	ldr	r3, [r3, #4]
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d10c      	bne.n	8000ddc <HAL_RCC_OscConfig+0x134>
 8000dc2:	4b72      	ldr	r3, [pc, #456]	; (8000f8c <HAL_RCC_OscConfig+0x2e4>)
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	4a71      	ldr	r2, [pc, #452]	; (8000f8c <HAL_RCC_OscConfig+0x2e4>)
 8000dc8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000dcc:	6013      	str	r3, [r2, #0]
 8000dce:	4b6f      	ldr	r3, [pc, #444]	; (8000f8c <HAL_RCC_OscConfig+0x2e4>)
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	4a6e      	ldr	r2, [pc, #440]	; (8000f8c <HAL_RCC_OscConfig+0x2e4>)
 8000dd4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000dd8:	6013      	str	r3, [r2, #0]
 8000dda:	e01e      	b.n	8000e1a <HAL_RCC_OscConfig+0x172>
 8000ddc:	1d3b      	adds	r3, r7, #4
 8000dde:	681b      	ldr	r3, [r3, #0]
 8000de0:	685b      	ldr	r3, [r3, #4]
 8000de2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000de6:	d10c      	bne.n	8000e02 <HAL_RCC_OscConfig+0x15a>
 8000de8:	4b68      	ldr	r3, [pc, #416]	; (8000f8c <HAL_RCC_OscConfig+0x2e4>)
 8000dea:	681b      	ldr	r3, [r3, #0]
 8000dec:	4a67      	ldr	r2, [pc, #412]	; (8000f8c <HAL_RCC_OscConfig+0x2e4>)
 8000dee:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000df2:	6013      	str	r3, [r2, #0]
 8000df4:	4b65      	ldr	r3, [pc, #404]	; (8000f8c <HAL_RCC_OscConfig+0x2e4>)
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	4a64      	ldr	r2, [pc, #400]	; (8000f8c <HAL_RCC_OscConfig+0x2e4>)
 8000dfa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000dfe:	6013      	str	r3, [r2, #0]
 8000e00:	e00b      	b.n	8000e1a <HAL_RCC_OscConfig+0x172>
 8000e02:	4b62      	ldr	r3, [pc, #392]	; (8000f8c <HAL_RCC_OscConfig+0x2e4>)
 8000e04:	681b      	ldr	r3, [r3, #0]
 8000e06:	4a61      	ldr	r2, [pc, #388]	; (8000f8c <HAL_RCC_OscConfig+0x2e4>)
 8000e08:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000e0c:	6013      	str	r3, [r2, #0]
 8000e0e:	4b5f      	ldr	r3, [pc, #380]	; (8000f8c <HAL_RCC_OscConfig+0x2e4>)
 8000e10:	681b      	ldr	r3, [r3, #0]
 8000e12:	4a5e      	ldr	r2, [pc, #376]	; (8000f8c <HAL_RCC_OscConfig+0x2e4>)
 8000e14:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000e18:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000e1a:	1d3b      	adds	r3, r7, #4
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	685b      	ldr	r3, [r3, #4]
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	d059      	beq.n	8000ed8 <HAL_RCC_OscConfig+0x230>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e24:	f7ff fc88 	bl	8000738 <HAL_GetTick>
 8000e28:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e2c:	e00a      	b.n	8000e44 <HAL_RCC_OscConfig+0x19c>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000e2e:	f7ff fc83 	bl	8000738 <HAL_GetTick>
 8000e32:	4602      	mov	r2, r0
 8000e34:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8000e38:	1ad3      	subs	r3, r2, r3
 8000e3a:	2b64      	cmp	r3, #100	; 0x64
 8000e3c:	d902      	bls.n	8000e44 <HAL_RCC_OscConfig+0x19c>
          {
            return HAL_TIMEOUT;
 8000e3e:	2303      	movs	r3, #3
 8000e40:	f000 be40 	b.w	8001ac4 <HAL_RCC_OscConfig+0xe1c>
 8000e44:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000e48:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e4c:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8000e50:	fa93 f3a3 	rbit	r3, r3
 8000e54:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return result;
 8000e58:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e5c:	fab3 f383 	clz	r3, r3
 8000e60:	b2db      	uxtb	r3, r3
 8000e62:	095b      	lsrs	r3, r3, #5
 8000e64:	b2db      	uxtb	r3, r3
 8000e66:	f043 0301 	orr.w	r3, r3, #1
 8000e6a:	b2db      	uxtb	r3, r3
 8000e6c:	2b01      	cmp	r3, #1
 8000e6e:	d102      	bne.n	8000e76 <HAL_RCC_OscConfig+0x1ce>
 8000e70:	4b46      	ldr	r3, [pc, #280]	; (8000f8c <HAL_RCC_OscConfig+0x2e4>)
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	e015      	b.n	8000ea2 <HAL_RCC_OscConfig+0x1fa>
 8000e76:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000e7a:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e7e:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 8000e82:	fa93 f3a3 	rbit	r3, r3
 8000e86:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 8000e8a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000e8e:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8000e92:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 8000e96:	fa93 f3a3 	rbit	r3, r3
 8000e9a:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8000e9e:	4b3b      	ldr	r3, [pc, #236]	; (8000f8c <HAL_RCC_OscConfig+0x2e4>)
 8000ea0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ea2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000ea6:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 8000eaa:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 8000eae:	fa92 f2a2 	rbit	r2, r2
 8000eb2:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return result;
 8000eb6:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8000eba:	fab2 f282 	clz	r2, r2
 8000ebe:	b2d2      	uxtb	r2, r2
 8000ec0:	f042 0220 	orr.w	r2, r2, #32
 8000ec4:	b2d2      	uxtb	r2, r2
 8000ec6:	f002 021f 	and.w	r2, r2, #31
 8000eca:	2101      	movs	r1, #1
 8000ecc:	fa01 f202 	lsl.w	r2, r1, r2
 8000ed0:	4013      	ands	r3, r2
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d0ab      	beq.n	8000e2e <HAL_RCC_OscConfig+0x186>
 8000ed6:	e05c      	b.n	8000f92 <HAL_RCC_OscConfig+0x2ea>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ed8:	f7ff fc2e 	bl	8000738 <HAL_GetTick>
 8000edc:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000ee0:	e00a      	b.n	8000ef8 <HAL_RCC_OscConfig+0x250>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000ee2:	f7ff fc29 	bl	8000738 <HAL_GetTick>
 8000ee6:	4602      	mov	r2, r0
 8000ee8:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8000eec:	1ad3      	subs	r3, r2, r3
 8000eee:	2b64      	cmp	r3, #100	; 0x64
 8000ef0:	d902      	bls.n	8000ef8 <HAL_RCC_OscConfig+0x250>
          {
            return HAL_TIMEOUT;
 8000ef2:	2303      	movs	r3, #3
 8000ef4:	f000 bde6 	b.w	8001ac4 <HAL_RCC_OscConfig+0xe1c>
 8000ef8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000efc:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f00:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 8000f04:	fa93 f3a3 	rbit	r3, r3
 8000f08:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return result;
 8000f0c:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000f10:	fab3 f383 	clz	r3, r3
 8000f14:	b2db      	uxtb	r3, r3
 8000f16:	095b      	lsrs	r3, r3, #5
 8000f18:	b2db      	uxtb	r3, r3
 8000f1a:	f043 0301 	orr.w	r3, r3, #1
 8000f1e:	b2db      	uxtb	r3, r3
 8000f20:	2b01      	cmp	r3, #1
 8000f22:	d102      	bne.n	8000f2a <HAL_RCC_OscConfig+0x282>
 8000f24:	4b19      	ldr	r3, [pc, #100]	; (8000f8c <HAL_RCC_OscConfig+0x2e4>)
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	e015      	b.n	8000f56 <HAL_RCC_OscConfig+0x2ae>
 8000f2a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000f2e:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f32:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 8000f36:	fa93 f3a3 	rbit	r3, r3
 8000f3a:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 8000f3e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000f42:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8000f46:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8000f4a:	fa93 f3a3 	rbit	r3, r3
 8000f4e:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8000f52:	4b0e      	ldr	r3, [pc, #56]	; (8000f8c <HAL_RCC_OscConfig+0x2e4>)
 8000f54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f56:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000f5a:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 8000f5e:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 8000f62:	fa92 f2a2 	rbit	r2, r2
 8000f66:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return result;
 8000f6a:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8000f6e:	fab2 f282 	clz	r2, r2
 8000f72:	b2d2      	uxtb	r2, r2
 8000f74:	f042 0220 	orr.w	r2, r2, #32
 8000f78:	b2d2      	uxtb	r2, r2
 8000f7a:	f002 021f 	and.w	r2, r2, #31
 8000f7e:	2101      	movs	r1, #1
 8000f80:	fa01 f202 	lsl.w	r2, r1, r2
 8000f84:	4013      	ands	r3, r2
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d1ab      	bne.n	8000ee2 <HAL_RCC_OscConfig+0x23a>
 8000f8a:	e002      	b.n	8000f92 <HAL_RCC_OscConfig+0x2ea>
 8000f8c:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f90:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000f92:	1d3b      	adds	r3, r7, #4
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	f003 0302 	and.w	r3, r3, #2
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	f000 8170 	beq.w	8001282 <HAL_RCC_OscConfig+0x5da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000fa2:	4bd0      	ldr	r3, [pc, #832]	; (80012e4 <HAL_RCC_OscConfig+0x63c>)
 8000fa4:	685b      	ldr	r3, [r3, #4]
 8000fa6:	f003 030c 	and.w	r3, r3, #12
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d00c      	beq.n	8000fc8 <HAL_RCC_OscConfig+0x320>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000fae:	4bcd      	ldr	r3, [pc, #820]	; (80012e4 <HAL_RCC_OscConfig+0x63c>)
 8000fb0:	685b      	ldr	r3, [r3, #4]
 8000fb2:	f003 030c 	and.w	r3, r3, #12
 8000fb6:	2b08      	cmp	r3, #8
 8000fb8:	d16d      	bne.n	8001096 <HAL_RCC_OscConfig+0x3ee>
 8000fba:	4bca      	ldr	r3, [pc, #808]	; (80012e4 <HAL_RCC_OscConfig+0x63c>)
 8000fbc:	685b      	ldr	r3, [r3, #4]
 8000fbe:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8000fc2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8000fc6:	d166      	bne.n	8001096 <HAL_RCC_OscConfig+0x3ee>
 8000fc8:	2302      	movs	r3, #2
 8000fca:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000fce:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8000fd2:	fa93 f3a3 	rbit	r3, r3
 8000fd6:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return result;
 8000fda:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000fde:	fab3 f383 	clz	r3, r3
 8000fe2:	b2db      	uxtb	r3, r3
 8000fe4:	095b      	lsrs	r3, r3, #5
 8000fe6:	b2db      	uxtb	r3, r3
 8000fe8:	f043 0301 	orr.w	r3, r3, #1
 8000fec:	b2db      	uxtb	r3, r3
 8000fee:	2b01      	cmp	r3, #1
 8000ff0:	d102      	bne.n	8000ff8 <HAL_RCC_OscConfig+0x350>
 8000ff2:	4bbc      	ldr	r3, [pc, #752]	; (80012e4 <HAL_RCC_OscConfig+0x63c>)
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	e013      	b.n	8001020 <HAL_RCC_OscConfig+0x378>
 8000ff8:	2302      	movs	r3, #2
 8000ffa:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ffe:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8001002:	fa93 f3a3 	rbit	r3, r3
 8001006:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 800100a:	2302      	movs	r3, #2
 800100c:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8001010:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8001014:	fa93 f3a3 	rbit	r3, r3
 8001018:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 800101c:	4bb1      	ldr	r3, [pc, #708]	; (80012e4 <HAL_RCC_OscConfig+0x63c>)
 800101e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001020:	2202      	movs	r2, #2
 8001022:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 8001026:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 800102a:	fa92 f2a2 	rbit	r2, r2
 800102e:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return result;
 8001032:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8001036:	fab2 f282 	clz	r2, r2
 800103a:	b2d2      	uxtb	r2, r2
 800103c:	f042 0220 	orr.w	r2, r2, #32
 8001040:	b2d2      	uxtb	r2, r2
 8001042:	f002 021f 	and.w	r2, r2, #31
 8001046:	2101      	movs	r1, #1
 8001048:	fa01 f202 	lsl.w	r2, r1, r2
 800104c:	4013      	ands	r3, r2
 800104e:	2b00      	cmp	r3, #0
 8001050:	d007      	beq.n	8001062 <HAL_RCC_OscConfig+0x3ba>
 8001052:	1d3b      	adds	r3, r7, #4
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	68db      	ldr	r3, [r3, #12]
 8001058:	2b01      	cmp	r3, #1
 800105a:	d002      	beq.n	8001062 <HAL_RCC_OscConfig+0x3ba>
      {
        return HAL_ERROR;
 800105c:	2301      	movs	r3, #1
 800105e:	f000 bd31 	b.w	8001ac4 <HAL_RCC_OscConfig+0xe1c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001062:	4ba0      	ldr	r3, [pc, #640]	; (80012e4 <HAL_RCC_OscConfig+0x63c>)
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800106a:	1d3b      	adds	r3, r7, #4
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	691b      	ldr	r3, [r3, #16]
 8001070:	21f8      	movs	r1, #248	; 0xf8
 8001072:	f8c7 1174 	str.w	r1, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001076:	f8d7 1174 	ldr.w	r1, [r7, #372]	; 0x174
 800107a:	fa91 f1a1 	rbit	r1, r1
 800107e:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
  return result;
 8001082:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8001086:	fab1 f181 	clz	r1, r1
 800108a:	b2c9      	uxtb	r1, r1
 800108c:	408b      	lsls	r3, r1
 800108e:	4995      	ldr	r1, [pc, #596]	; (80012e4 <HAL_RCC_OscConfig+0x63c>)
 8001090:	4313      	orrs	r3, r2
 8001092:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001094:	e0f5      	b.n	8001282 <HAL_RCC_OscConfig+0x5da>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001096:	1d3b      	adds	r3, r7, #4
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	68db      	ldr	r3, [r3, #12]
 800109c:	2b00      	cmp	r3, #0
 800109e:	f000 8085 	beq.w	80011ac <HAL_RCC_OscConfig+0x504>
 80010a2:	2301      	movs	r3, #1
 80010a4:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010a8:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 80010ac:	fa93 f3a3 	rbit	r3, r3
 80010b0:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return result;
 80010b4:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80010b8:	fab3 f383 	clz	r3, r3
 80010bc:	b2db      	uxtb	r3, r3
 80010be:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80010c2:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80010c6:	009b      	lsls	r3, r3, #2
 80010c8:	461a      	mov	r2, r3
 80010ca:	2301      	movs	r3, #1
 80010cc:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010ce:	f7ff fb33 	bl	8000738 <HAL_GetTick>
 80010d2:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80010d6:	e00a      	b.n	80010ee <HAL_RCC_OscConfig+0x446>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80010d8:	f7ff fb2e 	bl	8000738 <HAL_GetTick>
 80010dc:	4602      	mov	r2, r0
 80010de:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80010e2:	1ad3      	subs	r3, r2, r3
 80010e4:	2b02      	cmp	r3, #2
 80010e6:	d902      	bls.n	80010ee <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 80010e8:	2303      	movs	r3, #3
 80010ea:	f000 bceb 	b.w	8001ac4 <HAL_RCC_OscConfig+0xe1c>
 80010ee:	2302      	movs	r3, #2
 80010f0:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010f4:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 80010f8:	fa93 f3a3 	rbit	r3, r3
 80010fc:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return result;
 8001100:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001104:	fab3 f383 	clz	r3, r3
 8001108:	b2db      	uxtb	r3, r3
 800110a:	095b      	lsrs	r3, r3, #5
 800110c:	b2db      	uxtb	r3, r3
 800110e:	f043 0301 	orr.w	r3, r3, #1
 8001112:	b2db      	uxtb	r3, r3
 8001114:	2b01      	cmp	r3, #1
 8001116:	d102      	bne.n	800111e <HAL_RCC_OscConfig+0x476>
 8001118:	4b72      	ldr	r3, [pc, #456]	; (80012e4 <HAL_RCC_OscConfig+0x63c>)
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	e013      	b.n	8001146 <HAL_RCC_OscConfig+0x49e>
 800111e:	2302      	movs	r3, #2
 8001120:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001124:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 8001128:	fa93 f3a3 	rbit	r3, r3
 800112c:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 8001130:	2302      	movs	r3, #2
 8001132:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8001136:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 800113a:	fa93 f3a3 	rbit	r3, r3
 800113e:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8001142:	4b68      	ldr	r3, [pc, #416]	; (80012e4 <HAL_RCC_OscConfig+0x63c>)
 8001144:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001146:	2202      	movs	r2, #2
 8001148:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 800114c:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8001150:	fa92 f2a2 	rbit	r2, r2
 8001154:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return result;
 8001158:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 800115c:	fab2 f282 	clz	r2, r2
 8001160:	b2d2      	uxtb	r2, r2
 8001162:	f042 0220 	orr.w	r2, r2, #32
 8001166:	b2d2      	uxtb	r2, r2
 8001168:	f002 021f 	and.w	r2, r2, #31
 800116c:	2101      	movs	r1, #1
 800116e:	fa01 f202 	lsl.w	r2, r1, r2
 8001172:	4013      	ands	r3, r2
 8001174:	2b00      	cmp	r3, #0
 8001176:	d0af      	beq.n	80010d8 <HAL_RCC_OscConfig+0x430>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001178:	4b5a      	ldr	r3, [pc, #360]	; (80012e4 <HAL_RCC_OscConfig+0x63c>)
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001180:	1d3b      	adds	r3, r7, #4
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	691b      	ldr	r3, [r3, #16]
 8001186:	21f8      	movs	r1, #248	; 0xf8
 8001188:	f8c7 1144 	str.w	r1, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800118c:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 8001190:	fa91 f1a1 	rbit	r1, r1
 8001194:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
  return result;
 8001198:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 800119c:	fab1 f181 	clz	r1, r1
 80011a0:	b2c9      	uxtb	r1, r1
 80011a2:	408b      	lsls	r3, r1
 80011a4:	494f      	ldr	r1, [pc, #316]	; (80012e4 <HAL_RCC_OscConfig+0x63c>)
 80011a6:	4313      	orrs	r3, r2
 80011a8:	600b      	str	r3, [r1, #0]
 80011aa:	e06a      	b.n	8001282 <HAL_RCC_OscConfig+0x5da>
 80011ac:	2301      	movs	r3, #1
 80011ae:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011b2:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 80011b6:	fa93 f3a3 	rbit	r3, r3
 80011ba:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return result;
 80011be:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80011c2:	fab3 f383 	clz	r3, r3
 80011c6:	b2db      	uxtb	r3, r3
 80011c8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80011cc:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80011d0:	009b      	lsls	r3, r3, #2
 80011d2:	461a      	mov	r2, r3
 80011d4:	2300      	movs	r3, #0
 80011d6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011d8:	f7ff faae 	bl	8000738 <HAL_GetTick>
 80011dc:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80011e0:	e00a      	b.n	80011f8 <HAL_RCC_OscConfig+0x550>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80011e2:	f7ff faa9 	bl	8000738 <HAL_GetTick>
 80011e6:	4602      	mov	r2, r0
 80011e8:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80011ec:	1ad3      	subs	r3, r2, r3
 80011ee:	2b02      	cmp	r3, #2
 80011f0:	d902      	bls.n	80011f8 <HAL_RCC_OscConfig+0x550>
          {
            return HAL_TIMEOUT;
 80011f2:	2303      	movs	r3, #3
 80011f4:	f000 bc66 	b.w	8001ac4 <HAL_RCC_OscConfig+0xe1c>
 80011f8:	2302      	movs	r3, #2
 80011fa:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011fe:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8001202:	fa93 f3a3 	rbit	r3, r3
 8001206:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return result;
 800120a:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800120e:	fab3 f383 	clz	r3, r3
 8001212:	b2db      	uxtb	r3, r3
 8001214:	095b      	lsrs	r3, r3, #5
 8001216:	b2db      	uxtb	r3, r3
 8001218:	f043 0301 	orr.w	r3, r3, #1
 800121c:	b2db      	uxtb	r3, r3
 800121e:	2b01      	cmp	r3, #1
 8001220:	d102      	bne.n	8001228 <HAL_RCC_OscConfig+0x580>
 8001222:	4b30      	ldr	r3, [pc, #192]	; (80012e4 <HAL_RCC_OscConfig+0x63c>)
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	e013      	b.n	8001250 <HAL_RCC_OscConfig+0x5a8>
 8001228:	2302      	movs	r3, #2
 800122a:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800122e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8001232:	fa93 f3a3 	rbit	r3, r3
 8001236:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 800123a:	2302      	movs	r3, #2
 800123c:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8001240:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8001244:	fa93 f3a3 	rbit	r3, r3
 8001248:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 800124c:	4b25      	ldr	r3, [pc, #148]	; (80012e4 <HAL_RCC_OscConfig+0x63c>)
 800124e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001250:	2202      	movs	r2, #2
 8001252:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 8001256:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 800125a:	fa92 f2a2 	rbit	r2, r2
 800125e:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return result;
 8001262:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8001266:	fab2 f282 	clz	r2, r2
 800126a:	b2d2      	uxtb	r2, r2
 800126c:	f042 0220 	orr.w	r2, r2, #32
 8001270:	b2d2      	uxtb	r2, r2
 8001272:	f002 021f 	and.w	r2, r2, #31
 8001276:	2101      	movs	r1, #1
 8001278:	fa01 f202 	lsl.w	r2, r1, r2
 800127c:	4013      	ands	r3, r2
 800127e:	2b00      	cmp	r3, #0
 8001280:	d1af      	bne.n	80011e2 <HAL_RCC_OscConfig+0x53a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001282:	1d3b      	adds	r3, r7, #4
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	f003 0308 	and.w	r3, r3, #8
 800128c:	2b00      	cmp	r3, #0
 800128e:	f000 80da 	beq.w	8001446 <HAL_RCC_OscConfig+0x79e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001292:	1d3b      	adds	r3, r7, #4
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	695b      	ldr	r3, [r3, #20]
 8001298:	2b00      	cmp	r3, #0
 800129a:	d069      	beq.n	8001370 <HAL_RCC_OscConfig+0x6c8>
 800129c:	2301      	movs	r3, #1
 800129e:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80012a6:	fa93 f3a3 	rbit	r3, r3
 80012aa:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return result;
 80012ae:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80012b2:	fab3 f383 	clz	r3, r3
 80012b6:	b2db      	uxtb	r3, r3
 80012b8:	461a      	mov	r2, r3
 80012ba:	4b0b      	ldr	r3, [pc, #44]	; (80012e8 <HAL_RCC_OscConfig+0x640>)
 80012bc:	4413      	add	r3, r2
 80012be:	009b      	lsls	r3, r3, #2
 80012c0:	461a      	mov	r2, r3
 80012c2:	2301      	movs	r3, #1
 80012c4:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80012c6:	f7ff fa37 	bl	8000738 <HAL_GetTick>
 80012ca:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80012ce:	e00d      	b.n	80012ec <HAL_RCC_OscConfig+0x644>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80012d0:	f7ff fa32 	bl	8000738 <HAL_GetTick>
 80012d4:	4602      	mov	r2, r0
 80012d6:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80012da:	1ad3      	subs	r3, r2, r3
 80012dc:	2b02      	cmp	r3, #2
 80012de:	d905      	bls.n	80012ec <HAL_RCC_OscConfig+0x644>
        {
          return HAL_TIMEOUT;
 80012e0:	2303      	movs	r3, #3
 80012e2:	e3ef      	b.n	8001ac4 <HAL_RCC_OscConfig+0xe1c>
 80012e4:	40021000 	.word	0x40021000
 80012e8:	10908120 	.word	0x10908120
 80012ec:	2302      	movs	r3, #2
 80012ee:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012f2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80012f6:	fa93 f2a3 	rbit	r2, r3
 80012fa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80012fe:	601a      	str	r2, [r3, #0]
 8001300:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8001304:	2202      	movs	r2, #2
 8001306:	601a      	str	r2, [r3, #0]
 8001308:	f507 7382 	add.w	r3, r7, #260	; 0x104
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	fa93 f2a3 	rbit	r2, r3
 8001312:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8001316:	601a      	str	r2, [r3, #0]
 8001318:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 800131c:	2202      	movs	r2, #2
 800131e:	601a      	str	r2, [r3, #0]
 8001320:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	fa93 f2a3 	rbit	r2, r3
 800132a:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 800132e:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001330:	4ba4      	ldr	r3, [pc, #656]	; (80015c4 <HAL_RCC_OscConfig+0x91c>)
 8001332:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001334:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8001338:	2102      	movs	r1, #2
 800133a:	6019      	str	r1, [r3, #0]
 800133c:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	fa93 f1a3 	rbit	r1, r3
 8001346:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 800134a:	6019      	str	r1, [r3, #0]
  return result;
 800134c:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	fab3 f383 	clz	r3, r3
 8001356:	b2db      	uxtb	r3, r3
 8001358:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800135c:	b2db      	uxtb	r3, r3
 800135e:	f003 031f 	and.w	r3, r3, #31
 8001362:	2101      	movs	r1, #1
 8001364:	fa01 f303 	lsl.w	r3, r1, r3
 8001368:	4013      	ands	r3, r2
 800136a:	2b00      	cmp	r3, #0
 800136c:	d0b0      	beq.n	80012d0 <HAL_RCC_OscConfig+0x628>
 800136e:	e06a      	b.n	8001446 <HAL_RCC_OscConfig+0x79e>
 8001370:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8001374:	2201      	movs	r2, #1
 8001376:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001378:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	fa93 f2a3 	rbit	r2, r3
 8001382:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8001386:	601a      	str	r2, [r3, #0]
  return result;
 8001388:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 800138c:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800138e:	fab3 f383 	clz	r3, r3
 8001392:	b2db      	uxtb	r3, r3
 8001394:	461a      	mov	r2, r3
 8001396:	4b8c      	ldr	r3, [pc, #560]	; (80015c8 <HAL_RCC_OscConfig+0x920>)
 8001398:	4413      	add	r3, r2
 800139a:	009b      	lsls	r3, r3, #2
 800139c:	461a      	mov	r2, r3
 800139e:	2300      	movs	r3, #0
 80013a0:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80013a2:	f7ff f9c9 	bl	8000738 <HAL_GetTick>
 80013a6:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80013aa:	e009      	b.n	80013c0 <HAL_RCC_OscConfig+0x718>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80013ac:	f7ff f9c4 	bl	8000738 <HAL_GetTick>
 80013b0:	4602      	mov	r2, r0
 80013b2:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80013b6:	1ad3      	subs	r3, r2, r3
 80013b8:	2b02      	cmp	r3, #2
 80013ba:	d901      	bls.n	80013c0 <HAL_RCC_OscConfig+0x718>
        {
          return HAL_TIMEOUT;
 80013bc:	2303      	movs	r3, #3
 80013be:	e381      	b.n	8001ac4 <HAL_RCC_OscConfig+0xe1c>
 80013c0:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80013c4:	2202      	movs	r2, #2
 80013c6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013c8:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	fa93 f2a3 	rbit	r2, r3
 80013d2:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 80013d6:	601a      	str	r2, [r3, #0]
 80013d8:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 80013dc:	2202      	movs	r2, #2
 80013de:	601a      	str	r2, [r3, #0]
 80013e0:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	fa93 f2a3 	rbit	r2, r3
 80013ea:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 80013ee:	601a      	str	r2, [r3, #0]
 80013f0:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80013f4:	2202      	movs	r2, #2
 80013f6:	601a      	str	r2, [r3, #0]
 80013f8:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	fa93 f2a3 	rbit	r2, r3
 8001402:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8001406:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001408:	4b6e      	ldr	r3, [pc, #440]	; (80015c4 <HAL_RCC_OscConfig+0x91c>)
 800140a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800140c:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001410:	2102      	movs	r1, #2
 8001412:	6019      	str	r1, [r3, #0]
 8001414:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	fa93 f1a3 	rbit	r1, r3
 800141e:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8001422:	6019      	str	r1, [r3, #0]
  return result;
 8001424:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	fab3 f383 	clz	r3, r3
 800142e:	b2db      	uxtb	r3, r3
 8001430:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001434:	b2db      	uxtb	r3, r3
 8001436:	f003 031f 	and.w	r3, r3, #31
 800143a:	2101      	movs	r1, #1
 800143c:	fa01 f303 	lsl.w	r3, r1, r3
 8001440:	4013      	ands	r3, r2
 8001442:	2b00      	cmp	r3, #0
 8001444:	d1b2      	bne.n	80013ac <HAL_RCC_OscConfig+0x704>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001446:	1d3b      	adds	r3, r7, #4
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	f003 0304 	and.w	r3, r3, #4
 8001450:	2b00      	cmp	r3, #0
 8001452:	f000 8157 	beq.w	8001704 <HAL_RCC_OscConfig+0xa5c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001456:	2300      	movs	r3, #0
 8001458:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800145c:	4b59      	ldr	r3, [pc, #356]	; (80015c4 <HAL_RCC_OscConfig+0x91c>)
 800145e:	69db      	ldr	r3, [r3, #28]
 8001460:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001464:	2b00      	cmp	r3, #0
 8001466:	d112      	bne.n	800148e <HAL_RCC_OscConfig+0x7e6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001468:	4b56      	ldr	r3, [pc, #344]	; (80015c4 <HAL_RCC_OscConfig+0x91c>)
 800146a:	69db      	ldr	r3, [r3, #28]
 800146c:	4a55      	ldr	r2, [pc, #340]	; (80015c4 <HAL_RCC_OscConfig+0x91c>)
 800146e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001472:	61d3      	str	r3, [r2, #28]
 8001474:	4b53      	ldr	r3, [pc, #332]	; (80015c4 <HAL_RCC_OscConfig+0x91c>)
 8001476:	69db      	ldr	r3, [r3, #28]
 8001478:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 800147c:	f107 030c 	add.w	r3, r7, #12
 8001480:	601a      	str	r2, [r3, #0]
 8001482:	f107 030c 	add.w	r3, r7, #12
 8001486:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8001488:	2301      	movs	r3, #1
 800148a:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800148e:	4b4f      	ldr	r3, [pc, #316]	; (80015cc <HAL_RCC_OscConfig+0x924>)
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001496:	2b00      	cmp	r3, #0
 8001498:	d11a      	bne.n	80014d0 <HAL_RCC_OscConfig+0x828>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800149a:	4b4c      	ldr	r3, [pc, #304]	; (80015cc <HAL_RCC_OscConfig+0x924>)
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	4a4b      	ldr	r2, [pc, #300]	; (80015cc <HAL_RCC_OscConfig+0x924>)
 80014a0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80014a4:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80014a6:	f7ff f947 	bl	8000738 <HAL_GetTick>
 80014aa:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014ae:	e009      	b.n	80014c4 <HAL_RCC_OscConfig+0x81c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80014b0:	f7ff f942 	bl	8000738 <HAL_GetTick>
 80014b4:	4602      	mov	r2, r0
 80014b6:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80014ba:	1ad3      	subs	r3, r2, r3
 80014bc:	2b64      	cmp	r3, #100	; 0x64
 80014be:	d901      	bls.n	80014c4 <HAL_RCC_OscConfig+0x81c>
        {
          return HAL_TIMEOUT;
 80014c0:	2303      	movs	r3, #3
 80014c2:	e2ff      	b.n	8001ac4 <HAL_RCC_OscConfig+0xe1c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014c4:	4b41      	ldr	r3, [pc, #260]	; (80015cc <HAL_RCC_OscConfig+0x924>)
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d0ef      	beq.n	80014b0 <HAL_RCC_OscConfig+0x808>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80014d0:	1d3b      	adds	r3, r7, #4
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	689b      	ldr	r3, [r3, #8]
 80014d6:	2b01      	cmp	r3, #1
 80014d8:	d106      	bne.n	80014e8 <HAL_RCC_OscConfig+0x840>
 80014da:	4b3a      	ldr	r3, [pc, #232]	; (80015c4 <HAL_RCC_OscConfig+0x91c>)
 80014dc:	6a1b      	ldr	r3, [r3, #32]
 80014de:	4a39      	ldr	r2, [pc, #228]	; (80015c4 <HAL_RCC_OscConfig+0x91c>)
 80014e0:	f043 0301 	orr.w	r3, r3, #1
 80014e4:	6213      	str	r3, [r2, #32]
 80014e6:	e02f      	b.n	8001548 <HAL_RCC_OscConfig+0x8a0>
 80014e8:	1d3b      	adds	r3, r7, #4
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	689b      	ldr	r3, [r3, #8]
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d10c      	bne.n	800150c <HAL_RCC_OscConfig+0x864>
 80014f2:	4b34      	ldr	r3, [pc, #208]	; (80015c4 <HAL_RCC_OscConfig+0x91c>)
 80014f4:	6a1b      	ldr	r3, [r3, #32]
 80014f6:	4a33      	ldr	r2, [pc, #204]	; (80015c4 <HAL_RCC_OscConfig+0x91c>)
 80014f8:	f023 0301 	bic.w	r3, r3, #1
 80014fc:	6213      	str	r3, [r2, #32]
 80014fe:	4b31      	ldr	r3, [pc, #196]	; (80015c4 <HAL_RCC_OscConfig+0x91c>)
 8001500:	6a1b      	ldr	r3, [r3, #32]
 8001502:	4a30      	ldr	r2, [pc, #192]	; (80015c4 <HAL_RCC_OscConfig+0x91c>)
 8001504:	f023 0304 	bic.w	r3, r3, #4
 8001508:	6213      	str	r3, [r2, #32]
 800150a:	e01d      	b.n	8001548 <HAL_RCC_OscConfig+0x8a0>
 800150c:	1d3b      	adds	r3, r7, #4
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	689b      	ldr	r3, [r3, #8]
 8001512:	2b05      	cmp	r3, #5
 8001514:	d10c      	bne.n	8001530 <HAL_RCC_OscConfig+0x888>
 8001516:	4b2b      	ldr	r3, [pc, #172]	; (80015c4 <HAL_RCC_OscConfig+0x91c>)
 8001518:	6a1b      	ldr	r3, [r3, #32]
 800151a:	4a2a      	ldr	r2, [pc, #168]	; (80015c4 <HAL_RCC_OscConfig+0x91c>)
 800151c:	f043 0304 	orr.w	r3, r3, #4
 8001520:	6213      	str	r3, [r2, #32]
 8001522:	4b28      	ldr	r3, [pc, #160]	; (80015c4 <HAL_RCC_OscConfig+0x91c>)
 8001524:	6a1b      	ldr	r3, [r3, #32]
 8001526:	4a27      	ldr	r2, [pc, #156]	; (80015c4 <HAL_RCC_OscConfig+0x91c>)
 8001528:	f043 0301 	orr.w	r3, r3, #1
 800152c:	6213      	str	r3, [r2, #32]
 800152e:	e00b      	b.n	8001548 <HAL_RCC_OscConfig+0x8a0>
 8001530:	4b24      	ldr	r3, [pc, #144]	; (80015c4 <HAL_RCC_OscConfig+0x91c>)
 8001532:	6a1b      	ldr	r3, [r3, #32]
 8001534:	4a23      	ldr	r2, [pc, #140]	; (80015c4 <HAL_RCC_OscConfig+0x91c>)
 8001536:	f023 0301 	bic.w	r3, r3, #1
 800153a:	6213      	str	r3, [r2, #32]
 800153c:	4b21      	ldr	r3, [pc, #132]	; (80015c4 <HAL_RCC_OscConfig+0x91c>)
 800153e:	6a1b      	ldr	r3, [r3, #32]
 8001540:	4a20      	ldr	r2, [pc, #128]	; (80015c4 <HAL_RCC_OscConfig+0x91c>)
 8001542:	f023 0304 	bic.w	r3, r3, #4
 8001546:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001548:	1d3b      	adds	r3, r7, #4
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	689b      	ldr	r3, [r3, #8]
 800154e:	2b00      	cmp	r3, #0
 8001550:	d06a      	beq.n	8001628 <HAL_RCC_OscConfig+0x980>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001552:	f7ff f8f1 	bl	8000738 <HAL_GetTick>
 8001556:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800155a:	e00b      	b.n	8001574 <HAL_RCC_OscConfig+0x8cc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800155c:	f7ff f8ec 	bl	8000738 <HAL_GetTick>
 8001560:	4602      	mov	r2, r0
 8001562:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001566:	1ad3      	subs	r3, r2, r3
 8001568:	f241 3288 	movw	r2, #5000	; 0x1388
 800156c:	4293      	cmp	r3, r2
 800156e:	d901      	bls.n	8001574 <HAL_RCC_OscConfig+0x8cc>
        {
          return HAL_TIMEOUT;
 8001570:	2303      	movs	r3, #3
 8001572:	e2a7      	b.n	8001ac4 <HAL_RCC_OscConfig+0xe1c>
 8001574:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8001578:	2202      	movs	r2, #2
 800157a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800157c:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	fa93 f2a3 	rbit	r2, r3
 8001586:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 800158a:	601a      	str	r2, [r3, #0]
 800158c:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8001590:	2202      	movs	r2, #2
 8001592:	601a      	str	r2, [r3, #0]
 8001594:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	fa93 f2a3 	rbit	r2, r3
 800159e:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80015a2:	601a      	str	r2, [r3, #0]
  return result;
 80015a4:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80015a8:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80015aa:	fab3 f383 	clz	r3, r3
 80015ae:	b2db      	uxtb	r3, r3
 80015b0:	095b      	lsrs	r3, r3, #5
 80015b2:	b2db      	uxtb	r3, r3
 80015b4:	f043 0302 	orr.w	r3, r3, #2
 80015b8:	b2db      	uxtb	r3, r3
 80015ba:	2b02      	cmp	r3, #2
 80015bc:	d108      	bne.n	80015d0 <HAL_RCC_OscConfig+0x928>
 80015be:	4b01      	ldr	r3, [pc, #4]	; (80015c4 <HAL_RCC_OscConfig+0x91c>)
 80015c0:	6a1b      	ldr	r3, [r3, #32]
 80015c2:	e013      	b.n	80015ec <HAL_RCC_OscConfig+0x944>
 80015c4:	40021000 	.word	0x40021000
 80015c8:	10908120 	.word	0x10908120
 80015cc:	40007000 	.word	0x40007000
 80015d0:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80015d4:	2202      	movs	r2, #2
 80015d6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015d8:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	fa93 f2a3 	rbit	r2, r3
 80015e2:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 80015e6:	601a      	str	r2, [r3, #0]
 80015e8:	4bc0      	ldr	r3, [pc, #768]	; (80018ec <HAL_RCC_OscConfig+0xc44>)
 80015ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015ec:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 80015f0:	2102      	movs	r1, #2
 80015f2:	6011      	str	r1, [r2, #0]
 80015f4:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 80015f8:	6812      	ldr	r2, [r2, #0]
 80015fa:	fa92 f1a2 	rbit	r1, r2
 80015fe:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8001602:	6011      	str	r1, [r2, #0]
  return result;
 8001604:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8001608:	6812      	ldr	r2, [r2, #0]
 800160a:	fab2 f282 	clz	r2, r2
 800160e:	b2d2      	uxtb	r2, r2
 8001610:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001614:	b2d2      	uxtb	r2, r2
 8001616:	f002 021f 	and.w	r2, r2, #31
 800161a:	2101      	movs	r1, #1
 800161c:	fa01 f202 	lsl.w	r2, r1, r2
 8001620:	4013      	ands	r3, r2
 8001622:	2b00      	cmp	r3, #0
 8001624:	d09a      	beq.n	800155c <HAL_RCC_OscConfig+0x8b4>
 8001626:	e063      	b.n	80016f0 <HAL_RCC_OscConfig+0xa48>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001628:	f7ff f886 	bl	8000738 <HAL_GetTick>
 800162c:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001630:	e00b      	b.n	800164a <HAL_RCC_OscConfig+0x9a2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001632:	f7ff f881 	bl	8000738 <HAL_GetTick>
 8001636:	4602      	mov	r2, r0
 8001638:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800163c:	1ad3      	subs	r3, r2, r3
 800163e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001642:	4293      	cmp	r3, r2
 8001644:	d901      	bls.n	800164a <HAL_RCC_OscConfig+0x9a2>
        {
          return HAL_TIMEOUT;
 8001646:	2303      	movs	r3, #3
 8001648:	e23c      	b.n	8001ac4 <HAL_RCC_OscConfig+0xe1c>
 800164a:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800164e:	2202      	movs	r2, #2
 8001650:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001652:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	fa93 f2a3 	rbit	r2, r3
 800165c:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8001660:	601a      	str	r2, [r3, #0]
 8001662:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001666:	2202      	movs	r2, #2
 8001668:	601a      	str	r2, [r3, #0]
 800166a:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	fa93 f2a3 	rbit	r2, r3
 8001674:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001678:	601a      	str	r2, [r3, #0]
  return result;
 800167a:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800167e:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001680:	fab3 f383 	clz	r3, r3
 8001684:	b2db      	uxtb	r3, r3
 8001686:	095b      	lsrs	r3, r3, #5
 8001688:	b2db      	uxtb	r3, r3
 800168a:	f043 0302 	orr.w	r3, r3, #2
 800168e:	b2db      	uxtb	r3, r3
 8001690:	2b02      	cmp	r3, #2
 8001692:	d102      	bne.n	800169a <HAL_RCC_OscConfig+0x9f2>
 8001694:	4b95      	ldr	r3, [pc, #596]	; (80018ec <HAL_RCC_OscConfig+0xc44>)
 8001696:	6a1b      	ldr	r3, [r3, #32]
 8001698:	e00d      	b.n	80016b6 <HAL_RCC_OscConfig+0xa0e>
 800169a:	f107 0394 	add.w	r3, r7, #148	; 0x94
 800169e:	2202      	movs	r2, #2
 80016a0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016a2:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	fa93 f2a3 	rbit	r2, r3
 80016ac:	f107 0390 	add.w	r3, r7, #144	; 0x90
 80016b0:	601a      	str	r2, [r3, #0]
 80016b2:	4b8e      	ldr	r3, [pc, #568]	; (80018ec <HAL_RCC_OscConfig+0xc44>)
 80016b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016b6:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 80016ba:	2102      	movs	r1, #2
 80016bc:	6011      	str	r1, [r2, #0]
 80016be:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 80016c2:	6812      	ldr	r2, [r2, #0]
 80016c4:	fa92 f1a2 	rbit	r1, r2
 80016c8:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80016cc:	6011      	str	r1, [r2, #0]
  return result;
 80016ce:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80016d2:	6812      	ldr	r2, [r2, #0]
 80016d4:	fab2 f282 	clz	r2, r2
 80016d8:	b2d2      	uxtb	r2, r2
 80016da:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80016de:	b2d2      	uxtb	r2, r2
 80016e0:	f002 021f 	and.w	r2, r2, #31
 80016e4:	2101      	movs	r1, #1
 80016e6:	fa01 f202 	lsl.w	r2, r1, r2
 80016ea:	4013      	ands	r3, r2
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d1a0      	bne.n	8001632 <HAL_RCC_OscConfig+0x98a>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80016f0:	f897 3207 	ldrb.w	r3, [r7, #519]	; 0x207
 80016f4:	2b01      	cmp	r3, #1
 80016f6:	d105      	bne.n	8001704 <HAL_RCC_OscConfig+0xa5c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80016f8:	4b7c      	ldr	r3, [pc, #496]	; (80018ec <HAL_RCC_OscConfig+0xc44>)
 80016fa:	69db      	ldr	r3, [r3, #28]
 80016fc:	4a7b      	ldr	r2, [pc, #492]	; (80018ec <HAL_RCC_OscConfig+0xc44>)
 80016fe:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001702:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001704:	1d3b      	adds	r3, r7, #4
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	699b      	ldr	r3, [r3, #24]
 800170a:	2b00      	cmp	r3, #0
 800170c:	f000 81d9 	beq.w	8001ac2 <HAL_RCC_OscConfig+0xe1a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001710:	4b76      	ldr	r3, [pc, #472]	; (80018ec <HAL_RCC_OscConfig+0xc44>)
 8001712:	685b      	ldr	r3, [r3, #4]
 8001714:	f003 030c 	and.w	r3, r3, #12
 8001718:	2b08      	cmp	r3, #8
 800171a:	f000 81a6 	beq.w	8001a6a <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800171e:	1d3b      	adds	r3, r7, #4
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	699b      	ldr	r3, [r3, #24]
 8001724:	2b02      	cmp	r3, #2
 8001726:	f040 811e 	bne.w	8001966 <HAL_RCC_OscConfig+0xcbe>
 800172a:	f107 0384 	add.w	r3, r7, #132	; 0x84
 800172e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001732:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001734:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	fa93 f2a3 	rbit	r2, r3
 800173e:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001742:	601a      	str	r2, [r3, #0]
  return result;
 8001744:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001748:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800174a:	fab3 f383 	clz	r3, r3
 800174e:	b2db      	uxtb	r3, r3
 8001750:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001754:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001758:	009b      	lsls	r3, r3, #2
 800175a:	461a      	mov	r2, r3
 800175c:	2300      	movs	r3, #0
 800175e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001760:	f7fe ffea 	bl	8000738 <HAL_GetTick>
 8001764:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001768:	e009      	b.n	800177e <HAL_RCC_OscConfig+0xad6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800176a:	f7fe ffe5 	bl	8000738 <HAL_GetTick>
 800176e:	4602      	mov	r2, r0
 8001770:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001774:	1ad3      	subs	r3, r2, r3
 8001776:	2b02      	cmp	r3, #2
 8001778:	d901      	bls.n	800177e <HAL_RCC_OscConfig+0xad6>
          {
            return HAL_TIMEOUT;
 800177a:	2303      	movs	r3, #3
 800177c:	e1a2      	b.n	8001ac4 <HAL_RCC_OscConfig+0xe1c>
 800177e:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8001782:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001786:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001788:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	fa93 f2a3 	rbit	r2, r3
 8001792:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8001796:	601a      	str	r2, [r3, #0]
  return result;
 8001798:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800179c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800179e:	fab3 f383 	clz	r3, r3
 80017a2:	b2db      	uxtb	r3, r3
 80017a4:	095b      	lsrs	r3, r3, #5
 80017a6:	b2db      	uxtb	r3, r3
 80017a8:	f043 0301 	orr.w	r3, r3, #1
 80017ac:	b2db      	uxtb	r3, r3
 80017ae:	2b01      	cmp	r3, #1
 80017b0:	d102      	bne.n	80017b8 <HAL_RCC_OscConfig+0xb10>
 80017b2:	4b4e      	ldr	r3, [pc, #312]	; (80018ec <HAL_RCC_OscConfig+0xc44>)
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	e01b      	b.n	80017f0 <HAL_RCC_OscConfig+0xb48>
 80017b8:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80017bc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80017c0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017c2:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	fa93 f2a3 	rbit	r2, r3
 80017cc:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80017d0:	601a      	str	r2, [r3, #0]
 80017d2:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80017d6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80017da:	601a      	str	r2, [r3, #0]
 80017dc:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	fa93 f2a3 	rbit	r2, r3
 80017e6:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80017ea:	601a      	str	r2, [r3, #0]
 80017ec:	4b3f      	ldr	r3, [pc, #252]	; (80018ec <HAL_RCC_OscConfig+0xc44>)
 80017ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017f0:	f107 0264 	add.w	r2, r7, #100	; 0x64
 80017f4:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80017f8:	6011      	str	r1, [r2, #0]
 80017fa:	f107 0264 	add.w	r2, r7, #100	; 0x64
 80017fe:	6812      	ldr	r2, [r2, #0]
 8001800:	fa92 f1a2 	rbit	r1, r2
 8001804:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8001808:	6011      	str	r1, [r2, #0]
  return result;
 800180a:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800180e:	6812      	ldr	r2, [r2, #0]
 8001810:	fab2 f282 	clz	r2, r2
 8001814:	b2d2      	uxtb	r2, r2
 8001816:	f042 0220 	orr.w	r2, r2, #32
 800181a:	b2d2      	uxtb	r2, r2
 800181c:	f002 021f 	and.w	r2, r2, #31
 8001820:	2101      	movs	r1, #1
 8001822:	fa01 f202 	lsl.w	r2, r1, r2
 8001826:	4013      	ands	r3, r2
 8001828:	2b00      	cmp	r3, #0
 800182a:	d19e      	bne.n	800176a <HAL_RCC_OscConfig+0xac2>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800182c:	4b2f      	ldr	r3, [pc, #188]	; (80018ec <HAL_RCC_OscConfig+0xc44>)
 800182e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001830:	f023 020f 	bic.w	r2, r3, #15
 8001834:	1d3b      	adds	r3, r7, #4
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800183a:	492c      	ldr	r1, [pc, #176]	; (80018ec <HAL_RCC_OscConfig+0xc44>)
 800183c:	4313      	orrs	r3, r2
 800183e:	62cb      	str	r3, [r1, #44]	; 0x2c
 8001840:	4b2a      	ldr	r3, [pc, #168]	; (80018ec <HAL_RCC_OscConfig+0xc44>)
 8001842:	685b      	ldr	r3, [r3, #4]
 8001844:	f423 1276 	bic.w	r2, r3, #4030464	; 0x3d8000
 8001848:	1d3b      	adds	r3, r7, #4
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	6a19      	ldr	r1, [r3, #32]
 800184e:	1d3b      	adds	r3, r7, #4
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	69db      	ldr	r3, [r3, #28]
 8001854:	430b      	orrs	r3, r1
 8001856:	4925      	ldr	r1, [pc, #148]	; (80018ec <HAL_RCC_OscConfig+0xc44>)
 8001858:	4313      	orrs	r3, r2
 800185a:	604b      	str	r3, [r1, #4]
 800185c:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001860:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001864:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001866:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	fa93 f2a3 	rbit	r2, r3
 8001870:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001874:	601a      	str	r2, [r3, #0]
  return result;
 8001876:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800187a:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800187c:	fab3 f383 	clz	r3, r3
 8001880:	b2db      	uxtb	r3, r3
 8001882:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001886:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800188a:	009b      	lsls	r3, r3, #2
 800188c:	461a      	mov	r2, r3
 800188e:	2301      	movs	r3, #1
 8001890:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001892:	f7fe ff51 	bl	8000738 <HAL_GetTick>
 8001896:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800189a:	e009      	b.n	80018b0 <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800189c:	f7fe ff4c 	bl	8000738 <HAL_GetTick>
 80018a0:	4602      	mov	r2, r0
 80018a2:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80018a6:	1ad3      	subs	r3, r2, r3
 80018a8:	2b02      	cmp	r3, #2
 80018aa:	d901      	bls.n	80018b0 <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 80018ac:	2303      	movs	r3, #3
 80018ae:	e109      	b.n	8001ac4 <HAL_RCC_OscConfig+0xe1c>
 80018b0:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80018b4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80018b8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018ba:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	fa93 f2a3 	rbit	r2, r3
 80018c4:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80018c8:	601a      	str	r2, [r3, #0]
  return result;
 80018ca:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80018ce:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80018d0:	fab3 f383 	clz	r3, r3
 80018d4:	b2db      	uxtb	r3, r3
 80018d6:	095b      	lsrs	r3, r3, #5
 80018d8:	b2db      	uxtb	r3, r3
 80018da:	f043 0301 	orr.w	r3, r3, #1
 80018de:	b2db      	uxtb	r3, r3
 80018e0:	2b01      	cmp	r3, #1
 80018e2:	d105      	bne.n	80018f0 <HAL_RCC_OscConfig+0xc48>
 80018e4:	4b01      	ldr	r3, [pc, #4]	; (80018ec <HAL_RCC_OscConfig+0xc44>)
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	e01e      	b.n	8001928 <HAL_RCC_OscConfig+0xc80>
 80018ea:	bf00      	nop
 80018ec:	40021000 	.word	0x40021000
 80018f0:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80018f4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80018f8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018fa:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	fa93 f2a3 	rbit	r2, r3
 8001904:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001908:	601a      	str	r2, [r3, #0]
 800190a:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800190e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001912:	601a      	str	r2, [r3, #0]
 8001914:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	fa93 f2a3 	rbit	r2, r3
 800191e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001922:	601a      	str	r2, [r3, #0]
 8001924:	4b6a      	ldr	r3, [pc, #424]	; (8001ad0 <HAL_RCC_OscConfig+0xe28>)
 8001926:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001928:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 800192c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001930:	6011      	str	r1, [r2, #0]
 8001932:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8001936:	6812      	ldr	r2, [r2, #0]
 8001938:	fa92 f1a2 	rbit	r1, r2
 800193c:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001940:	6011      	str	r1, [r2, #0]
  return result;
 8001942:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001946:	6812      	ldr	r2, [r2, #0]
 8001948:	fab2 f282 	clz	r2, r2
 800194c:	b2d2      	uxtb	r2, r2
 800194e:	f042 0220 	orr.w	r2, r2, #32
 8001952:	b2d2      	uxtb	r2, r2
 8001954:	f002 021f 	and.w	r2, r2, #31
 8001958:	2101      	movs	r1, #1
 800195a:	fa01 f202 	lsl.w	r2, r1, r2
 800195e:	4013      	ands	r3, r2
 8001960:	2b00      	cmp	r3, #0
 8001962:	d09b      	beq.n	800189c <HAL_RCC_OscConfig+0xbf4>
 8001964:	e0ad      	b.n	8001ac2 <HAL_RCC_OscConfig+0xe1a>
 8001966:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800196a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800196e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001970:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	fa93 f2a3 	rbit	r2, r3
 800197a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800197e:	601a      	str	r2, [r3, #0]
  return result;
 8001980:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001984:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001986:	fab3 f383 	clz	r3, r3
 800198a:	b2db      	uxtb	r3, r3
 800198c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001990:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001994:	009b      	lsls	r3, r3, #2
 8001996:	461a      	mov	r2, r3
 8001998:	2300      	movs	r3, #0
 800199a:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800199c:	f7fe fecc 	bl	8000738 <HAL_GetTick>
 80019a0:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80019a4:	e009      	b.n	80019ba <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80019a6:	f7fe fec7 	bl	8000738 <HAL_GetTick>
 80019aa:	4602      	mov	r2, r0
 80019ac:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80019b0:	1ad3      	subs	r3, r2, r3
 80019b2:	2b02      	cmp	r3, #2
 80019b4:	d901      	bls.n	80019ba <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 80019b6:	2303      	movs	r3, #3
 80019b8:	e084      	b.n	8001ac4 <HAL_RCC_OscConfig+0xe1c>
 80019ba:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80019be:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80019c2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019c4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	fa93 f2a3 	rbit	r2, r3
 80019ce:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80019d2:	601a      	str	r2, [r3, #0]
  return result;
 80019d4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80019d8:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80019da:	fab3 f383 	clz	r3, r3
 80019de:	b2db      	uxtb	r3, r3
 80019e0:	095b      	lsrs	r3, r3, #5
 80019e2:	b2db      	uxtb	r3, r3
 80019e4:	f043 0301 	orr.w	r3, r3, #1
 80019e8:	b2db      	uxtb	r3, r3
 80019ea:	2b01      	cmp	r3, #1
 80019ec:	d102      	bne.n	80019f4 <HAL_RCC_OscConfig+0xd4c>
 80019ee:	4b38      	ldr	r3, [pc, #224]	; (8001ad0 <HAL_RCC_OscConfig+0xe28>)
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	e01b      	b.n	8001a2c <HAL_RCC_OscConfig+0xd84>
 80019f4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80019f8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80019fc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019fe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	fa93 f2a3 	rbit	r2, r3
 8001a08:	f107 0320 	add.w	r3, r7, #32
 8001a0c:	601a      	str	r2, [r3, #0]
 8001a0e:	f107 031c 	add.w	r3, r7, #28
 8001a12:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001a16:	601a      	str	r2, [r3, #0]
 8001a18:	f107 031c 	add.w	r3, r7, #28
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	fa93 f2a3 	rbit	r2, r3
 8001a22:	f107 0318 	add.w	r3, r7, #24
 8001a26:	601a      	str	r2, [r3, #0]
 8001a28:	4b29      	ldr	r3, [pc, #164]	; (8001ad0 <HAL_RCC_OscConfig+0xe28>)
 8001a2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a2c:	f107 0214 	add.w	r2, r7, #20
 8001a30:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001a34:	6011      	str	r1, [r2, #0]
 8001a36:	f107 0214 	add.w	r2, r7, #20
 8001a3a:	6812      	ldr	r2, [r2, #0]
 8001a3c:	fa92 f1a2 	rbit	r1, r2
 8001a40:	f107 0210 	add.w	r2, r7, #16
 8001a44:	6011      	str	r1, [r2, #0]
  return result;
 8001a46:	f107 0210 	add.w	r2, r7, #16
 8001a4a:	6812      	ldr	r2, [r2, #0]
 8001a4c:	fab2 f282 	clz	r2, r2
 8001a50:	b2d2      	uxtb	r2, r2
 8001a52:	f042 0220 	orr.w	r2, r2, #32
 8001a56:	b2d2      	uxtb	r2, r2
 8001a58:	f002 021f 	and.w	r2, r2, #31
 8001a5c:	2101      	movs	r1, #1
 8001a5e:	fa01 f202 	lsl.w	r2, r1, r2
 8001a62:	4013      	ands	r3, r2
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d19e      	bne.n	80019a6 <HAL_RCC_OscConfig+0xcfe>
 8001a68:	e02b      	b.n	8001ac2 <HAL_RCC_OscConfig+0xe1a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001a6a:	1d3b      	adds	r3, r7, #4
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	699b      	ldr	r3, [r3, #24]
 8001a70:	2b01      	cmp	r3, #1
 8001a72:	d101      	bne.n	8001a78 <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 8001a74:	2301      	movs	r3, #1
 8001a76:	e025      	b.n	8001ac4 <HAL_RCC_OscConfig+0xe1c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001a78:	4b15      	ldr	r3, [pc, #84]	; (8001ad0 <HAL_RCC_OscConfig+0xe28>)
 8001a7a:	685b      	ldr	r3, [r3, #4]
 8001a7c:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 8001a80:	4b13      	ldr	r3, [pc, #76]	; (8001ad0 <HAL_RCC_OscConfig+0xe28>)
 8001a82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a84:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001a88:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001a8c:	f403 32c0 	and.w	r2, r3, #98304	; 0x18000
 8001a90:	1d3b      	adds	r3, r7, #4
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	69db      	ldr	r3, [r3, #28]
 8001a96:	429a      	cmp	r2, r3
 8001a98:	d111      	bne.n	8001abe <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8001a9a:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001a9e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001aa2:	1d3b      	adds	r3, r7, #4
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001aa8:	429a      	cmp	r2, r3
 8001aaa:	d108      	bne.n	8001abe <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 8001aac:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001ab0:	f003 020f 	and.w	r2, r3, #15
 8001ab4:	1d3b      	adds	r3, r7, #4
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8001aba:	429a      	cmp	r2, r3
 8001abc:	d001      	beq.n	8001ac2 <HAL_RCC_OscConfig+0xe1a>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 8001abe:	2301      	movs	r3, #1
 8001ac0:	e000      	b.n	8001ac4 <HAL_RCC_OscConfig+0xe1c>
        }
      }
    }
  }

  return HAL_OK;
 8001ac2:	2300      	movs	r3, #0
}
 8001ac4:	4618      	mov	r0, r3
 8001ac6:	f507 7702 	add.w	r7, r7, #520	; 0x208
 8001aca:	46bd      	mov	sp, r7
 8001acc:	bd80      	pop	{r7, pc}
 8001ace:	bf00      	nop
 8001ad0:	40021000 	.word	0x40021000

08001ad4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b09e      	sub	sp, #120	; 0x78
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
 8001adc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d101      	bne.n	8001aec <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001ae8:	2301      	movs	r3, #1
 8001aea:	e162      	b.n	8001db2 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001aec:	4b90      	ldr	r3, [pc, #576]	; (8001d30 <HAL_RCC_ClockConfig+0x25c>)
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	f003 0307 	and.w	r3, r3, #7
 8001af4:	683a      	ldr	r2, [r7, #0]
 8001af6:	429a      	cmp	r2, r3
 8001af8:	d910      	bls.n	8001b1c <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001afa:	4b8d      	ldr	r3, [pc, #564]	; (8001d30 <HAL_RCC_ClockConfig+0x25c>)
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	f023 0207 	bic.w	r2, r3, #7
 8001b02:	498b      	ldr	r1, [pc, #556]	; (8001d30 <HAL_RCC_ClockConfig+0x25c>)
 8001b04:	683b      	ldr	r3, [r7, #0]
 8001b06:	4313      	orrs	r3, r2
 8001b08:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b0a:	4b89      	ldr	r3, [pc, #548]	; (8001d30 <HAL_RCC_ClockConfig+0x25c>)
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	f003 0307 	and.w	r3, r3, #7
 8001b12:	683a      	ldr	r2, [r7, #0]
 8001b14:	429a      	cmp	r2, r3
 8001b16:	d001      	beq.n	8001b1c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001b18:	2301      	movs	r3, #1
 8001b1a:	e14a      	b.n	8001db2 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	f003 0302 	and.w	r3, r3, #2
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d008      	beq.n	8001b3a <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b28:	4b82      	ldr	r3, [pc, #520]	; (8001d34 <HAL_RCC_ClockConfig+0x260>)
 8001b2a:	685b      	ldr	r3, [r3, #4]
 8001b2c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	689b      	ldr	r3, [r3, #8]
 8001b34:	497f      	ldr	r1, [pc, #508]	; (8001d34 <HAL_RCC_ClockConfig+0x260>)
 8001b36:	4313      	orrs	r3, r2
 8001b38:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	f003 0301 	and.w	r3, r3, #1
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	f000 80dc 	beq.w	8001d00 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	685b      	ldr	r3, [r3, #4]
 8001b4c:	2b01      	cmp	r3, #1
 8001b4e:	d13c      	bne.n	8001bca <HAL_RCC_ClockConfig+0xf6>
 8001b50:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001b54:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b56:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001b58:	fa93 f3a3 	rbit	r3, r3
 8001b5c:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8001b5e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b60:	fab3 f383 	clz	r3, r3
 8001b64:	b2db      	uxtb	r3, r3
 8001b66:	095b      	lsrs	r3, r3, #5
 8001b68:	b2db      	uxtb	r3, r3
 8001b6a:	f043 0301 	orr.w	r3, r3, #1
 8001b6e:	b2db      	uxtb	r3, r3
 8001b70:	2b01      	cmp	r3, #1
 8001b72:	d102      	bne.n	8001b7a <HAL_RCC_ClockConfig+0xa6>
 8001b74:	4b6f      	ldr	r3, [pc, #444]	; (8001d34 <HAL_RCC_ClockConfig+0x260>)
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	e00f      	b.n	8001b9a <HAL_RCC_ClockConfig+0xc6>
 8001b7a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001b7e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b80:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001b82:	fa93 f3a3 	rbit	r3, r3
 8001b86:	667b      	str	r3, [r7, #100]	; 0x64
 8001b88:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001b8c:	663b      	str	r3, [r7, #96]	; 0x60
 8001b8e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001b90:	fa93 f3a3 	rbit	r3, r3
 8001b94:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001b96:	4b67      	ldr	r3, [pc, #412]	; (8001d34 <HAL_RCC_ClockConfig+0x260>)
 8001b98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b9a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001b9e:	65ba      	str	r2, [r7, #88]	; 0x58
 8001ba0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001ba2:	fa92 f2a2 	rbit	r2, r2
 8001ba6:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8001ba8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001baa:	fab2 f282 	clz	r2, r2
 8001bae:	b2d2      	uxtb	r2, r2
 8001bb0:	f042 0220 	orr.w	r2, r2, #32
 8001bb4:	b2d2      	uxtb	r2, r2
 8001bb6:	f002 021f 	and.w	r2, r2, #31
 8001bba:	2101      	movs	r1, #1
 8001bbc:	fa01 f202 	lsl.w	r2, r1, r2
 8001bc0:	4013      	ands	r3, r2
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d17b      	bne.n	8001cbe <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001bc6:	2301      	movs	r3, #1
 8001bc8:	e0f3      	b.n	8001db2 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	685b      	ldr	r3, [r3, #4]
 8001bce:	2b02      	cmp	r3, #2
 8001bd0:	d13c      	bne.n	8001c4c <HAL_RCC_ClockConfig+0x178>
 8001bd2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001bd6:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bd8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001bda:	fa93 f3a3 	rbit	r3, r3
 8001bde:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8001be0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001be2:	fab3 f383 	clz	r3, r3
 8001be6:	b2db      	uxtb	r3, r3
 8001be8:	095b      	lsrs	r3, r3, #5
 8001bea:	b2db      	uxtb	r3, r3
 8001bec:	f043 0301 	orr.w	r3, r3, #1
 8001bf0:	b2db      	uxtb	r3, r3
 8001bf2:	2b01      	cmp	r3, #1
 8001bf4:	d102      	bne.n	8001bfc <HAL_RCC_ClockConfig+0x128>
 8001bf6:	4b4f      	ldr	r3, [pc, #316]	; (8001d34 <HAL_RCC_ClockConfig+0x260>)
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	e00f      	b.n	8001c1c <HAL_RCC_ClockConfig+0x148>
 8001bfc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001c00:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c02:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001c04:	fa93 f3a3 	rbit	r3, r3
 8001c08:	647b      	str	r3, [r7, #68]	; 0x44
 8001c0a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001c0e:	643b      	str	r3, [r7, #64]	; 0x40
 8001c10:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001c12:	fa93 f3a3 	rbit	r3, r3
 8001c16:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001c18:	4b46      	ldr	r3, [pc, #280]	; (8001d34 <HAL_RCC_ClockConfig+0x260>)
 8001c1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c1c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001c20:	63ba      	str	r2, [r7, #56]	; 0x38
 8001c22:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001c24:	fa92 f2a2 	rbit	r2, r2
 8001c28:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8001c2a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001c2c:	fab2 f282 	clz	r2, r2
 8001c30:	b2d2      	uxtb	r2, r2
 8001c32:	f042 0220 	orr.w	r2, r2, #32
 8001c36:	b2d2      	uxtb	r2, r2
 8001c38:	f002 021f 	and.w	r2, r2, #31
 8001c3c:	2101      	movs	r1, #1
 8001c3e:	fa01 f202 	lsl.w	r2, r1, r2
 8001c42:	4013      	ands	r3, r2
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d13a      	bne.n	8001cbe <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001c48:	2301      	movs	r3, #1
 8001c4a:	e0b2      	b.n	8001db2 <HAL_RCC_ClockConfig+0x2de>
 8001c4c:	2302      	movs	r3, #2
 8001c4e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c52:	fa93 f3a3 	rbit	r3, r3
 8001c56:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8001c58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c5a:	fab3 f383 	clz	r3, r3
 8001c5e:	b2db      	uxtb	r3, r3
 8001c60:	095b      	lsrs	r3, r3, #5
 8001c62:	b2db      	uxtb	r3, r3
 8001c64:	f043 0301 	orr.w	r3, r3, #1
 8001c68:	b2db      	uxtb	r3, r3
 8001c6a:	2b01      	cmp	r3, #1
 8001c6c:	d102      	bne.n	8001c74 <HAL_RCC_ClockConfig+0x1a0>
 8001c6e:	4b31      	ldr	r3, [pc, #196]	; (8001d34 <HAL_RCC_ClockConfig+0x260>)
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	e00d      	b.n	8001c90 <HAL_RCC_ClockConfig+0x1bc>
 8001c74:	2302      	movs	r3, #2
 8001c76:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c7a:	fa93 f3a3 	rbit	r3, r3
 8001c7e:	627b      	str	r3, [r7, #36]	; 0x24
 8001c80:	2302      	movs	r3, #2
 8001c82:	623b      	str	r3, [r7, #32]
 8001c84:	6a3b      	ldr	r3, [r7, #32]
 8001c86:	fa93 f3a3 	rbit	r3, r3
 8001c8a:	61fb      	str	r3, [r7, #28]
 8001c8c:	4b29      	ldr	r3, [pc, #164]	; (8001d34 <HAL_RCC_ClockConfig+0x260>)
 8001c8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c90:	2202      	movs	r2, #2
 8001c92:	61ba      	str	r2, [r7, #24]
 8001c94:	69ba      	ldr	r2, [r7, #24]
 8001c96:	fa92 f2a2 	rbit	r2, r2
 8001c9a:	617a      	str	r2, [r7, #20]
  return result;
 8001c9c:	697a      	ldr	r2, [r7, #20]
 8001c9e:	fab2 f282 	clz	r2, r2
 8001ca2:	b2d2      	uxtb	r2, r2
 8001ca4:	f042 0220 	orr.w	r2, r2, #32
 8001ca8:	b2d2      	uxtb	r2, r2
 8001caa:	f002 021f 	and.w	r2, r2, #31
 8001cae:	2101      	movs	r1, #1
 8001cb0:	fa01 f202 	lsl.w	r2, r1, r2
 8001cb4:	4013      	ands	r3, r2
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d101      	bne.n	8001cbe <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001cba:	2301      	movs	r3, #1
 8001cbc:	e079      	b.n	8001db2 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001cbe:	4b1d      	ldr	r3, [pc, #116]	; (8001d34 <HAL_RCC_ClockConfig+0x260>)
 8001cc0:	685b      	ldr	r3, [r3, #4]
 8001cc2:	f023 0203 	bic.w	r2, r3, #3
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	685b      	ldr	r3, [r3, #4]
 8001cca:	491a      	ldr	r1, [pc, #104]	; (8001d34 <HAL_RCC_ClockConfig+0x260>)
 8001ccc:	4313      	orrs	r3, r2
 8001cce:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001cd0:	f7fe fd32 	bl	8000738 <HAL_GetTick>
 8001cd4:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001cd6:	e00a      	b.n	8001cee <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001cd8:	f7fe fd2e 	bl	8000738 <HAL_GetTick>
 8001cdc:	4602      	mov	r2, r0
 8001cde:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001ce0:	1ad3      	subs	r3, r2, r3
 8001ce2:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ce6:	4293      	cmp	r3, r2
 8001ce8:	d901      	bls.n	8001cee <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8001cea:	2303      	movs	r3, #3
 8001cec:	e061      	b.n	8001db2 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001cee:	4b11      	ldr	r3, [pc, #68]	; (8001d34 <HAL_RCC_ClockConfig+0x260>)
 8001cf0:	685b      	ldr	r3, [r3, #4]
 8001cf2:	f003 020c 	and.w	r2, r3, #12
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	685b      	ldr	r3, [r3, #4]
 8001cfa:	009b      	lsls	r3, r3, #2
 8001cfc:	429a      	cmp	r2, r3
 8001cfe:	d1eb      	bne.n	8001cd8 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001d00:	4b0b      	ldr	r3, [pc, #44]	; (8001d30 <HAL_RCC_ClockConfig+0x25c>)
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	f003 0307 	and.w	r3, r3, #7
 8001d08:	683a      	ldr	r2, [r7, #0]
 8001d0a:	429a      	cmp	r2, r3
 8001d0c:	d214      	bcs.n	8001d38 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d0e:	4b08      	ldr	r3, [pc, #32]	; (8001d30 <HAL_RCC_ClockConfig+0x25c>)
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	f023 0207 	bic.w	r2, r3, #7
 8001d16:	4906      	ldr	r1, [pc, #24]	; (8001d30 <HAL_RCC_ClockConfig+0x25c>)
 8001d18:	683b      	ldr	r3, [r7, #0]
 8001d1a:	4313      	orrs	r3, r2
 8001d1c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d1e:	4b04      	ldr	r3, [pc, #16]	; (8001d30 <HAL_RCC_ClockConfig+0x25c>)
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	f003 0307 	and.w	r3, r3, #7
 8001d26:	683a      	ldr	r2, [r7, #0]
 8001d28:	429a      	cmp	r2, r3
 8001d2a:	d005      	beq.n	8001d38 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8001d2c:	2301      	movs	r3, #1
 8001d2e:	e040      	b.n	8001db2 <HAL_RCC_ClockConfig+0x2de>
 8001d30:	40022000 	.word	0x40022000
 8001d34:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	f003 0304 	and.w	r3, r3, #4
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d008      	beq.n	8001d56 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001d44:	4b1d      	ldr	r3, [pc, #116]	; (8001dbc <HAL_RCC_ClockConfig+0x2e8>)
 8001d46:	685b      	ldr	r3, [r3, #4]
 8001d48:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	68db      	ldr	r3, [r3, #12]
 8001d50:	491a      	ldr	r1, [pc, #104]	; (8001dbc <HAL_RCC_ClockConfig+0x2e8>)
 8001d52:	4313      	orrs	r3, r2
 8001d54:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	f003 0308 	and.w	r3, r3, #8
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d009      	beq.n	8001d76 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001d62:	4b16      	ldr	r3, [pc, #88]	; (8001dbc <HAL_RCC_ClockConfig+0x2e8>)
 8001d64:	685b      	ldr	r3, [r3, #4]
 8001d66:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	691b      	ldr	r3, [r3, #16]
 8001d6e:	00db      	lsls	r3, r3, #3
 8001d70:	4912      	ldr	r1, [pc, #72]	; (8001dbc <HAL_RCC_ClockConfig+0x2e8>)
 8001d72:	4313      	orrs	r3, r2
 8001d74:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001d76:	f000 f829 	bl	8001dcc <HAL_RCC_GetSysClockFreq>
 8001d7a:	4601      	mov	r1, r0
 8001d7c:	4b0f      	ldr	r3, [pc, #60]	; (8001dbc <HAL_RCC_ClockConfig+0x2e8>)
 8001d7e:	685b      	ldr	r3, [r3, #4]
 8001d80:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001d84:	22f0      	movs	r2, #240	; 0xf0
 8001d86:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d88:	693a      	ldr	r2, [r7, #16]
 8001d8a:	fa92 f2a2 	rbit	r2, r2
 8001d8e:	60fa      	str	r2, [r7, #12]
  return result;
 8001d90:	68fa      	ldr	r2, [r7, #12]
 8001d92:	fab2 f282 	clz	r2, r2
 8001d96:	b2d2      	uxtb	r2, r2
 8001d98:	40d3      	lsrs	r3, r2
 8001d9a:	4a09      	ldr	r2, [pc, #36]	; (8001dc0 <HAL_RCC_ClockConfig+0x2ec>)
 8001d9c:	5cd3      	ldrb	r3, [r2, r3]
 8001d9e:	fa21 f303 	lsr.w	r3, r1, r3
 8001da2:	4a08      	ldr	r2, [pc, #32]	; (8001dc4 <HAL_RCC_ClockConfig+0x2f0>)
 8001da4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8001da6:	4b08      	ldr	r3, [pc, #32]	; (8001dc8 <HAL_RCC_ClockConfig+0x2f4>)
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	4618      	mov	r0, r3
 8001dac:	f7fe fc80 	bl	80006b0 <HAL_InitTick>
  
  return HAL_OK;
 8001db0:	2300      	movs	r3, #0
}
 8001db2:	4618      	mov	r0, r3
 8001db4:	3778      	adds	r7, #120	; 0x78
 8001db6:	46bd      	mov	sp, r7
 8001db8:	bd80      	pop	{r7, pc}
 8001dba:	bf00      	nop
 8001dbc:	40021000 	.word	0x40021000
 8001dc0:	08002cf4 	.word	0x08002cf4
 8001dc4:	20000000 	.word	0x20000000
 8001dc8:	20000004 	.word	0x20000004

08001dcc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001dcc:	b480      	push	{r7}
 8001dce:	b08b      	sub	sp, #44	; 0x2c
 8001dd0:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	61fb      	str	r3, [r7, #28]
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	61bb      	str	r3, [r7, #24]
 8001dda:	2300      	movs	r3, #0
 8001ddc:	627b      	str	r3, [r7, #36]	; 0x24
 8001dde:	2300      	movs	r3, #0
 8001de0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001de2:	2300      	movs	r3, #0
 8001de4:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8001de6:	4b2a      	ldr	r3, [pc, #168]	; (8001e90 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001de8:	685b      	ldr	r3, [r3, #4]
 8001dea:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001dec:	69fb      	ldr	r3, [r7, #28]
 8001dee:	f003 030c 	and.w	r3, r3, #12
 8001df2:	2b04      	cmp	r3, #4
 8001df4:	d002      	beq.n	8001dfc <HAL_RCC_GetSysClockFreq+0x30>
 8001df6:	2b08      	cmp	r3, #8
 8001df8:	d003      	beq.n	8001e02 <HAL_RCC_GetSysClockFreq+0x36>
 8001dfa:	e03f      	b.n	8001e7c <HAL_RCC_GetSysClockFreq+0xb0>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001dfc:	4b25      	ldr	r3, [pc, #148]	; (8001e94 <HAL_RCC_GetSysClockFreq+0xc8>)
 8001dfe:	623b      	str	r3, [r7, #32]
      break;
 8001e00:	e03f      	b.n	8001e82 <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8001e02:	69fb      	ldr	r3, [r7, #28]
 8001e04:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8001e08:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8001e0c:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e0e:	68ba      	ldr	r2, [r7, #8]
 8001e10:	fa92 f2a2 	rbit	r2, r2
 8001e14:	607a      	str	r2, [r7, #4]
  return result;
 8001e16:	687a      	ldr	r2, [r7, #4]
 8001e18:	fab2 f282 	clz	r2, r2
 8001e1c:	b2d2      	uxtb	r2, r2
 8001e1e:	40d3      	lsrs	r3, r2
 8001e20:	4a1d      	ldr	r2, [pc, #116]	; (8001e98 <HAL_RCC_GetSysClockFreq+0xcc>)
 8001e22:	5cd3      	ldrb	r3, [r2, r3]
 8001e24:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8001e26:	4b1a      	ldr	r3, [pc, #104]	; (8001e90 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001e28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e2a:	f003 030f 	and.w	r3, r3, #15
 8001e2e:	220f      	movs	r2, #15
 8001e30:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e32:	693a      	ldr	r2, [r7, #16]
 8001e34:	fa92 f2a2 	rbit	r2, r2
 8001e38:	60fa      	str	r2, [r7, #12]
  return result;
 8001e3a:	68fa      	ldr	r2, [r7, #12]
 8001e3c:	fab2 f282 	clz	r2, r2
 8001e40:	b2d2      	uxtb	r2, r2
 8001e42:	40d3      	lsrs	r3, r2
 8001e44:	4a15      	ldr	r2, [pc, #84]	; (8001e9c <HAL_RCC_GetSysClockFreq+0xd0>)
 8001e46:	5cd3      	ldrb	r3, [r2, r3]
 8001e48:	61bb      	str	r3, [r7, #24]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 8001e4a:	69fb      	ldr	r3, [r7, #28]
 8001e4c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d008      	beq.n	8001e66 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001e54:	4a0f      	ldr	r2, [pc, #60]	; (8001e94 <HAL_RCC_GetSysClockFreq+0xc8>)
 8001e56:	69bb      	ldr	r3, [r7, #24]
 8001e58:	fbb2 f2f3 	udiv	r2, r2, r3
 8001e5c:	697b      	ldr	r3, [r7, #20]
 8001e5e:	fb02 f303 	mul.w	r3, r2, r3
 8001e62:	627b      	str	r3, [r7, #36]	; 0x24
 8001e64:	e007      	b.n	8001e76 <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001e66:	4a0e      	ldr	r2, [pc, #56]	; (8001ea0 <HAL_RCC_GetSysClockFreq+0xd4>)
 8001e68:	69bb      	ldr	r3, [r7, #24]
 8001e6a:	fbb2 f2f3 	udiv	r2, r2, r3
 8001e6e:	697b      	ldr	r3, [r7, #20]
 8001e70:	fb02 f303 	mul.w	r3, r2, r3
 8001e74:	627b      	str	r3, [r7, #36]	; 0x24
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8001e76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e78:	623b      	str	r3, [r7, #32]
      break;
 8001e7a:	e002      	b.n	8001e82 <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001e7c:	4b08      	ldr	r3, [pc, #32]	; (8001ea0 <HAL_RCC_GetSysClockFreq+0xd4>)
 8001e7e:	623b      	str	r3, [r7, #32]
      break;
 8001e80:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001e82:	6a3b      	ldr	r3, [r7, #32]
}
 8001e84:	4618      	mov	r0, r3
 8001e86:	372c      	adds	r7, #44	; 0x2c
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8e:	4770      	bx	lr
 8001e90:	40021000 	.word	0x40021000
 8001e94:	00f42400 	.word	0x00f42400
 8001e98:	08002d0c 	.word	0x08002d0c
 8001e9c:	08002d1c 	.word	0x08002d1c
 8001ea0:	007a1200 	.word	0x007a1200

08001ea4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001ea4:	b480      	push	{r7}
 8001ea6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001ea8:	4b03      	ldr	r3, [pc, #12]	; (8001eb8 <HAL_RCC_GetHCLKFreq+0x14>)
 8001eaa:	681b      	ldr	r3, [r3, #0]
}
 8001eac:	4618      	mov	r0, r3
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb4:	4770      	bx	lr
 8001eb6:	bf00      	nop
 8001eb8:	20000000 	.word	0x20000000

08001ebc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	b082      	sub	sp, #8
 8001ec0:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8001ec2:	f7ff ffef 	bl	8001ea4 <HAL_RCC_GetHCLKFreq>
 8001ec6:	4601      	mov	r1, r0
 8001ec8:	4b0b      	ldr	r3, [pc, #44]	; (8001ef8 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8001eca:	685b      	ldr	r3, [r3, #4]
 8001ecc:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8001ed0:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001ed4:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ed6:	687a      	ldr	r2, [r7, #4]
 8001ed8:	fa92 f2a2 	rbit	r2, r2
 8001edc:	603a      	str	r2, [r7, #0]
  return result;
 8001ede:	683a      	ldr	r2, [r7, #0]
 8001ee0:	fab2 f282 	clz	r2, r2
 8001ee4:	b2d2      	uxtb	r2, r2
 8001ee6:	40d3      	lsrs	r3, r2
 8001ee8:	4a04      	ldr	r2, [pc, #16]	; (8001efc <HAL_RCC_GetPCLK1Freq+0x40>)
 8001eea:	5cd3      	ldrb	r3, [r2, r3]
 8001eec:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8001ef0:	4618      	mov	r0, r3
 8001ef2:	3708      	adds	r7, #8
 8001ef4:	46bd      	mov	sp, r7
 8001ef6:	bd80      	pop	{r7, pc}
 8001ef8:	40021000 	.word	0x40021000
 8001efc:	08002d04 	.word	0x08002d04

08001f00 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b082      	sub	sp, #8
 8001f04:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8001f06:	f7ff ffcd 	bl	8001ea4 <HAL_RCC_GetHCLKFreq>
 8001f0a:	4601      	mov	r1, r0
 8001f0c:	4b0b      	ldr	r3, [pc, #44]	; (8001f3c <HAL_RCC_GetPCLK2Freq+0x3c>)
 8001f0e:	685b      	ldr	r3, [r3, #4]
 8001f10:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8001f14:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001f18:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f1a:	687a      	ldr	r2, [r7, #4]
 8001f1c:	fa92 f2a2 	rbit	r2, r2
 8001f20:	603a      	str	r2, [r7, #0]
  return result;
 8001f22:	683a      	ldr	r2, [r7, #0]
 8001f24:	fab2 f282 	clz	r2, r2
 8001f28:	b2d2      	uxtb	r2, r2
 8001f2a:	40d3      	lsrs	r3, r2
 8001f2c:	4a04      	ldr	r2, [pc, #16]	; (8001f40 <HAL_RCC_GetPCLK2Freq+0x40>)
 8001f2e:	5cd3      	ldrb	r3, [r2, r3]
 8001f30:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8001f34:	4618      	mov	r0, r3
 8001f36:	3708      	adds	r7, #8
 8001f38:	46bd      	mov	sp, r7
 8001f3a:	bd80      	pop	{r7, pc}
 8001f3c:	40021000 	.word	0x40021000
 8001f40:	08002d04 	.word	0x08002d04

08001f44 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	b092      	sub	sp, #72	; 0x48
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8001f50:	2300      	movs	r3, #0
 8001f52:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8001f54:	2300      	movs	r3, #0
 8001f56:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	f000 80d4 	beq.w	8002110 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001f68:	4b4e      	ldr	r3, [pc, #312]	; (80020a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001f6a:	69db      	ldr	r3, [r3, #28]
 8001f6c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d10e      	bne.n	8001f92 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f74:	4b4b      	ldr	r3, [pc, #300]	; (80020a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001f76:	69db      	ldr	r3, [r3, #28]
 8001f78:	4a4a      	ldr	r2, [pc, #296]	; (80020a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001f7a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f7e:	61d3      	str	r3, [r2, #28]
 8001f80:	4b48      	ldr	r3, [pc, #288]	; (80020a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001f82:	69db      	ldr	r3, [r3, #28]
 8001f84:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f88:	60bb      	str	r3, [r7, #8]
 8001f8a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001f8c:	2301      	movs	r3, #1
 8001f8e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f92:	4b45      	ldr	r3, [pc, #276]	; (80020a8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d118      	bne.n	8001fd0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001f9e:	4b42      	ldr	r3, [pc, #264]	; (80020a8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	4a41      	ldr	r2, [pc, #260]	; (80020a8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001fa4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001fa8:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001faa:	f7fe fbc5 	bl	8000738 <HAL_GetTick>
 8001fae:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fb0:	e008      	b.n	8001fc4 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001fb2:	f7fe fbc1 	bl	8000738 <HAL_GetTick>
 8001fb6:	4602      	mov	r2, r0
 8001fb8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001fba:	1ad3      	subs	r3, r2, r3
 8001fbc:	2b64      	cmp	r3, #100	; 0x64
 8001fbe:	d901      	bls.n	8001fc4 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8001fc0:	2303      	movs	r3, #3
 8001fc2:	e1d6      	b.n	8002372 <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fc4:	4b38      	ldr	r3, [pc, #224]	; (80020a8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d0f0      	beq.n	8001fb2 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001fd0:	4b34      	ldr	r3, [pc, #208]	; (80020a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001fd2:	6a1b      	ldr	r3, [r3, #32]
 8001fd4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001fd8:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001fda:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	f000 8084 	beq.w	80020ea <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	685b      	ldr	r3, [r3, #4]
 8001fe6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001fea:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001fec:	429a      	cmp	r2, r3
 8001fee:	d07c      	beq.n	80020ea <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001ff0:	4b2c      	ldr	r3, [pc, #176]	; (80020a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001ff2:	6a1b      	ldr	r3, [r3, #32]
 8001ff4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001ff8:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001ffa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001ffe:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002000:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002002:	fa93 f3a3 	rbit	r3, r3
 8002006:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8002008:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800200a:	fab3 f383 	clz	r3, r3
 800200e:	b2db      	uxtb	r3, r3
 8002010:	461a      	mov	r2, r3
 8002012:	4b26      	ldr	r3, [pc, #152]	; (80020ac <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002014:	4413      	add	r3, r2
 8002016:	009b      	lsls	r3, r3, #2
 8002018:	461a      	mov	r2, r3
 800201a:	2301      	movs	r3, #1
 800201c:	6013      	str	r3, [r2, #0]
 800201e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002022:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002024:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002026:	fa93 f3a3 	rbit	r3, r3
 800202a:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 800202c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 800202e:	fab3 f383 	clz	r3, r3
 8002032:	b2db      	uxtb	r3, r3
 8002034:	461a      	mov	r2, r3
 8002036:	4b1d      	ldr	r3, [pc, #116]	; (80020ac <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002038:	4413      	add	r3, r2
 800203a:	009b      	lsls	r3, r3, #2
 800203c:	461a      	mov	r2, r3
 800203e:	2300      	movs	r3, #0
 8002040:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002042:	4a18      	ldr	r2, [pc, #96]	; (80020a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002044:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002046:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002048:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800204a:	f003 0301 	and.w	r3, r3, #1
 800204e:	2b00      	cmp	r3, #0
 8002050:	d04b      	beq.n	80020ea <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002052:	f7fe fb71 	bl	8000738 <HAL_GetTick>
 8002056:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002058:	e00a      	b.n	8002070 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800205a:	f7fe fb6d 	bl	8000738 <HAL_GetTick>
 800205e:	4602      	mov	r2, r0
 8002060:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002062:	1ad3      	subs	r3, r2, r3
 8002064:	f241 3288 	movw	r2, #5000	; 0x1388
 8002068:	4293      	cmp	r3, r2
 800206a:	d901      	bls.n	8002070 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 800206c:	2303      	movs	r3, #3
 800206e:	e180      	b.n	8002372 <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8002070:	2302      	movs	r3, #2
 8002072:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002074:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002076:	fa93 f3a3 	rbit	r3, r3
 800207a:	627b      	str	r3, [r7, #36]	; 0x24
 800207c:	2302      	movs	r3, #2
 800207e:	623b      	str	r3, [r7, #32]
 8002080:	6a3b      	ldr	r3, [r7, #32]
 8002082:	fa93 f3a3 	rbit	r3, r3
 8002086:	61fb      	str	r3, [r7, #28]
  return result;
 8002088:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800208a:	fab3 f383 	clz	r3, r3
 800208e:	b2db      	uxtb	r3, r3
 8002090:	095b      	lsrs	r3, r3, #5
 8002092:	b2db      	uxtb	r3, r3
 8002094:	f043 0302 	orr.w	r3, r3, #2
 8002098:	b2db      	uxtb	r3, r3
 800209a:	2b02      	cmp	r3, #2
 800209c:	d108      	bne.n	80020b0 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 800209e:	4b01      	ldr	r3, [pc, #4]	; (80020a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80020a0:	6a1b      	ldr	r3, [r3, #32]
 80020a2:	e00d      	b.n	80020c0 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 80020a4:	40021000 	.word	0x40021000
 80020a8:	40007000 	.word	0x40007000
 80020ac:	10908100 	.word	0x10908100
 80020b0:	2302      	movs	r3, #2
 80020b2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020b4:	69bb      	ldr	r3, [r7, #24]
 80020b6:	fa93 f3a3 	rbit	r3, r3
 80020ba:	617b      	str	r3, [r7, #20]
 80020bc:	4ba0      	ldr	r3, [pc, #640]	; (8002340 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80020be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020c0:	2202      	movs	r2, #2
 80020c2:	613a      	str	r2, [r7, #16]
 80020c4:	693a      	ldr	r2, [r7, #16]
 80020c6:	fa92 f2a2 	rbit	r2, r2
 80020ca:	60fa      	str	r2, [r7, #12]
  return result;
 80020cc:	68fa      	ldr	r2, [r7, #12]
 80020ce:	fab2 f282 	clz	r2, r2
 80020d2:	b2d2      	uxtb	r2, r2
 80020d4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80020d8:	b2d2      	uxtb	r2, r2
 80020da:	f002 021f 	and.w	r2, r2, #31
 80020de:	2101      	movs	r1, #1
 80020e0:	fa01 f202 	lsl.w	r2, r1, r2
 80020e4:	4013      	ands	r3, r2
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d0b7      	beq.n	800205a <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80020ea:	4b95      	ldr	r3, [pc, #596]	; (8002340 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80020ec:	6a1b      	ldr	r3, [r3, #32]
 80020ee:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	685b      	ldr	r3, [r3, #4]
 80020f6:	4992      	ldr	r1, [pc, #584]	; (8002340 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80020f8:	4313      	orrs	r3, r2
 80020fa:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80020fc:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8002100:	2b01      	cmp	r3, #1
 8002102:	d105      	bne.n	8002110 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002104:	4b8e      	ldr	r3, [pc, #568]	; (8002340 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002106:	69db      	ldr	r3, [r3, #28]
 8002108:	4a8d      	ldr	r2, [pc, #564]	; (8002340 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800210a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800210e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	f003 0301 	and.w	r3, r3, #1
 8002118:	2b00      	cmp	r3, #0
 800211a:	d008      	beq.n	800212e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800211c:	4b88      	ldr	r3, [pc, #544]	; (8002340 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800211e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002120:	f023 0203 	bic.w	r2, r3, #3
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	689b      	ldr	r3, [r3, #8]
 8002128:	4985      	ldr	r1, [pc, #532]	; (8002340 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800212a:	4313      	orrs	r3, r2
 800212c:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	f003 0302 	and.w	r3, r3, #2
 8002136:	2b00      	cmp	r3, #0
 8002138:	d008      	beq.n	800214c <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800213a:	4b81      	ldr	r3, [pc, #516]	; (8002340 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800213c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800213e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	68db      	ldr	r3, [r3, #12]
 8002146:	497e      	ldr	r1, [pc, #504]	; (8002340 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002148:	4313      	orrs	r3, r2
 800214a:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	f003 0304 	and.w	r3, r3, #4
 8002154:	2b00      	cmp	r3, #0
 8002156:	d008      	beq.n	800216a <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002158:	4b79      	ldr	r3, [pc, #484]	; (8002340 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800215a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800215c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	691b      	ldr	r3, [r3, #16]
 8002164:	4976      	ldr	r1, [pc, #472]	; (8002340 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002166:	4313      	orrs	r3, r2
 8002168:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	f003 0320 	and.w	r3, r3, #32
 8002172:	2b00      	cmp	r3, #0
 8002174:	d008      	beq.n	8002188 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002176:	4b72      	ldr	r3, [pc, #456]	; (8002340 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002178:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800217a:	f023 0210 	bic.w	r2, r3, #16
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	69db      	ldr	r3, [r3, #28]
 8002182:	496f      	ldr	r1, [pc, #444]	; (8002340 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002184:	4313      	orrs	r3, r2
 8002186:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002190:	2b00      	cmp	r3, #0
 8002192:	d008      	beq.n	80021a6 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8002194:	4b6a      	ldr	r3, [pc, #424]	; (8002340 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002196:	685b      	ldr	r3, [r3, #4]
 8002198:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80021a0:	4967      	ldr	r1, [pc, #412]	; (8002340 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80021a2:	4313      	orrs	r3, r2
 80021a4:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d008      	beq.n	80021c4 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80021b2:	4b63      	ldr	r3, [pc, #396]	; (8002340 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80021b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021b6:	f023 0220 	bic.w	r2, r3, #32
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	6a1b      	ldr	r3, [r3, #32]
 80021be:	4960      	ldr	r1, [pc, #384]	; (8002340 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80021c0:	4313      	orrs	r3, r2
 80021c2:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d008      	beq.n	80021e2 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80021d0:	4b5b      	ldr	r3, [pc, #364]	; (8002340 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80021d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021d4:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021dc:	4958      	ldr	r1, [pc, #352]	; (8002340 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80021de:	4313      	orrs	r3, r2
 80021e0:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	f003 0308 	and.w	r3, r3, #8
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d008      	beq.n	8002200 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80021ee:	4b54      	ldr	r3, [pc, #336]	; (8002340 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80021f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021f2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	695b      	ldr	r3, [r3, #20]
 80021fa:	4951      	ldr	r1, [pc, #324]	; (8002340 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80021fc:	4313      	orrs	r3, r2
 80021fe:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	f003 0310 	and.w	r3, r3, #16
 8002208:	2b00      	cmp	r3, #0
 800220a:	d008      	beq.n	800221e <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800220c:	4b4c      	ldr	r3, [pc, #304]	; (8002340 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800220e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002210:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	699b      	ldr	r3, [r3, #24]
 8002218:	4949      	ldr	r1, [pc, #292]	; (8002340 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800221a:	4313      	orrs	r3, r2
 800221c:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002226:	2b00      	cmp	r3, #0
 8002228:	d008      	beq.n	800223c <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800222a:	4b45      	ldr	r3, [pc, #276]	; (8002340 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800222c:	685b      	ldr	r3, [r3, #4]
 800222e:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002236:	4942      	ldr	r1, [pc, #264]	; (8002340 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002238:	4313      	orrs	r3, r2
 800223a:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002244:	2b00      	cmp	r3, #0
 8002246:	d008      	beq.n	800225a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002248:	4b3d      	ldr	r3, [pc, #244]	; (8002340 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800224a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800224c:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002254:	493a      	ldr	r1, [pc, #232]	; (8002340 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002256:	4313      	orrs	r3, r2
 8002258:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002262:	2b00      	cmp	r3, #0
 8002264:	d008      	beq.n	8002278 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8002266:	4b36      	ldr	r3, [pc, #216]	; (8002340 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002268:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800226a:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002272:	4933      	ldr	r1, [pc, #204]	; (8002340 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002274:	4313      	orrs	r3, r2
 8002276:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002280:	2b00      	cmp	r3, #0
 8002282:	d008      	beq.n	8002296 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8002284:	4b2e      	ldr	r3, [pc, #184]	; (8002340 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002286:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002288:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002290:	492b      	ldr	r1, [pc, #172]	; (8002340 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002292:	4313      	orrs	r3, r2
 8002294:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d008      	beq.n	80022b4 <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 80022a2:	4b27      	ldr	r3, [pc, #156]	; (8002340 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80022a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022a6:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022ae:	4924      	ldr	r1, [pc, #144]	; (8002340 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80022b0:	4313      	orrs	r3, r2
 80022b2:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d008      	beq.n	80022d2 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 80022c0:	4b1f      	ldr	r3, [pc, #124]	; (8002340 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80022c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022c4:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80022cc:	491c      	ldr	r1, [pc, #112]	; (8002340 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80022ce:	4313      	orrs	r3, r2
 80022d0:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d008      	beq.n	80022f0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 80022de:	4b18      	ldr	r3, [pc, #96]	; (8002340 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80022e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022e2:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80022ea:	4915      	ldr	r1, [pc, #84]	; (8002340 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80022ec:	4313      	orrs	r3, r2
 80022ee:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d008      	beq.n	800230e <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 80022fc:	4b10      	ldr	r3, [pc, #64]	; (8002340 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80022fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002300:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002308:	490d      	ldr	r1, [pc, #52]	; (8002340 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800230a:	4313      	orrs	r3, r2
 800230c:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002316:	2b00      	cmp	r3, #0
 8002318:	d008      	beq.n	800232c <HAL_RCCEx_PeriphCLKConfig+0x3e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 800231a:	4b09      	ldr	r3, [pc, #36]	; (8002340 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800231c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800231e:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002326:	4906      	ldr	r1, [pc, #24]	; (8002340 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002328:	4313      	orrs	r3, r2
 800232a:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002334:	2b00      	cmp	r3, #0
 8002336:	d00c      	beq.n	8002352 <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8002338:	4b01      	ldr	r3, [pc, #4]	; (8002340 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800233a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800233c:	e002      	b.n	8002344 <HAL_RCCEx_PeriphCLKConfig+0x400>
 800233e:	bf00      	nop
 8002340:	40021000 	.word	0x40021000
 8002344:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800234c:	490b      	ldr	r1, [pc, #44]	; (800237c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800234e:	4313      	orrs	r3, r2
 8002350:	630b      	str	r3, [r1, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800235a:	2b00      	cmp	r3, #0
 800235c:	d008      	beq.n	8002370 <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 800235e:	4b07      	ldr	r3, [pc, #28]	; (800237c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002360:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002362:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800236a:	4904      	ldr	r1, [pc, #16]	; (800237c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800236c:	4313      	orrs	r3, r2
 800236e:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8002370:	2300      	movs	r3, #0
}
 8002372:	4618      	mov	r0, r3
 8002374:	3748      	adds	r7, #72	; 0x48
 8002376:	46bd      	mov	sp, r7
 8002378:	bd80      	pop	{r7, pc}
 800237a:	bf00      	nop
 800237c:	40021000 	.word	0x40021000

08002380 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002380:	b580      	push	{r7, lr}
 8002382:	b082      	sub	sp, #8
 8002384:	af00      	add	r7, sp, #0
 8002386:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	2b00      	cmp	r3, #0
 800238c:	d101      	bne.n	8002392 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800238e:	2301      	movs	r3, #1
 8002390:	e049      	b.n	8002426 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002398:	b2db      	uxtb	r3, r3
 800239a:	2b00      	cmp	r3, #0
 800239c:	d106      	bne.n	80023ac <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	2200      	movs	r2, #0
 80023a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80023a6:	6878      	ldr	r0, [r7, #4]
 80023a8:	f7fe f8a2 	bl	80004f0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	2202      	movs	r2, #2
 80023b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681a      	ldr	r2, [r3, #0]
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	3304      	adds	r3, #4
 80023bc:	4619      	mov	r1, r3
 80023be:	4610      	mov	r0, r2
 80023c0:	f000 f836 	bl	8002430 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	2201      	movs	r2, #1
 80023c8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	2201      	movs	r2, #1
 80023d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	2201      	movs	r2, #1
 80023d8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	2201      	movs	r2, #1
 80023e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	2201      	movs	r2, #1
 80023e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	2201      	movs	r2, #1
 80023f0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	2201      	movs	r2, #1
 80023f8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	2201      	movs	r2, #1
 8002400:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	2201      	movs	r2, #1
 8002408:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	2201      	movs	r2, #1
 8002410:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	2201      	movs	r2, #1
 8002418:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	2201      	movs	r2, #1
 8002420:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002424:	2300      	movs	r3, #0
}
 8002426:	4618      	mov	r0, r3
 8002428:	3708      	adds	r7, #8
 800242a:	46bd      	mov	sp, r7
 800242c:	bd80      	pop	{r7, pc}
	...

08002430 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002430:	b480      	push	{r7}
 8002432:	b085      	sub	sp, #20
 8002434:	af00      	add	r7, sp, #0
 8002436:	6078      	str	r0, [r7, #4]
 8002438:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	4a42      	ldr	r2, [pc, #264]	; (800254c <TIM_Base_SetConfig+0x11c>)
 8002444:	4293      	cmp	r3, r2
 8002446:	d013      	beq.n	8002470 <TIM_Base_SetConfig+0x40>
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800244e:	d00f      	beq.n	8002470 <TIM_Base_SetConfig+0x40>
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	4a3f      	ldr	r2, [pc, #252]	; (8002550 <TIM_Base_SetConfig+0x120>)
 8002454:	4293      	cmp	r3, r2
 8002456:	d00b      	beq.n	8002470 <TIM_Base_SetConfig+0x40>
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	4a3e      	ldr	r2, [pc, #248]	; (8002554 <TIM_Base_SetConfig+0x124>)
 800245c:	4293      	cmp	r3, r2
 800245e:	d007      	beq.n	8002470 <TIM_Base_SetConfig+0x40>
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	4a3d      	ldr	r2, [pc, #244]	; (8002558 <TIM_Base_SetConfig+0x128>)
 8002464:	4293      	cmp	r3, r2
 8002466:	d003      	beq.n	8002470 <TIM_Base_SetConfig+0x40>
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	4a3c      	ldr	r2, [pc, #240]	; (800255c <TIM_Base_SetConfig+0x12c>)
 800246c:	4293      	cmp	r3, r2
 800246e:	d108      	bne.n	8002482 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002476:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002478:	683b      	ldr	r3, [r7, #0]
 800247a:	685b      	ldr	r3, [r3, #4]
 800247c:	68fa      	ldr	r2, [r7, #12]
 800247e:	4313      	orrs	r3, r2
 8002480:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	4a31      	ldr	r2, [pc, #196]	; (800254c <TIM_Base_SetConfig+0x11c>)
 8002486:	4293      	cmp	r3, r2
 8002488:	d01f      	beq.n	80024ca <TIM_Base_SetConfig+0x9a>
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002490:	d01b      	beq.n	80024ca <TIM_Base_SetConfig+0x9a>
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	4a2e      	ldr	r2, [pc, #184]	; (8002550 <TIM_Base_SetConfig+0x120>)
 8002496:	4293      	cmp	r3, r2
 8002498:	d017      	beq.n	80024ca <TIM_Base_SetConfig+0x9a>
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	4a2d      	ldr	r2, [pc, #180]	; (8002554 <TIM_Base_SetConfig+0x124>)
 800249e:	4293      	cmp	r3, r2
 80024a0:	d013      	beq.n	80024ca <TIM_Base_SetConfig+0x9a>
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	4a2c      	ldr	r2, [pc, #176]	; (8002558 <TIM_Base_SetConfig+0x128>)
 80024a6:	4293      	cmp	r3, r2
 80024a8:	d00f      	beq.n	80024ca <TIM_Base_SetConfig+0x9a>
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	4a2c      	ldr	r2, [pc, #176]	; (8002560 <TIM_Base_SetConfig+0x130>)
 80024ae:	4293      	cmp	r3, r2
 80024b0:	d00b      	beq.n	80024ca <TIM_Base_SetConfig+0x9a>
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	4a2b      	ldr	r2, [pc, #172]	; (8002564 <TIM_Base_SetConfig+0x134>)
 80024b6:	4293      	cmp	r3, r2
 80024b8:	d007      	beq.n	80024ca <TIM_Base_SetConfig+0x9a>
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	4a2a      	ldr	r2, [pc, #168]	; (8002568 <TIM_Base_SetConfig+0x138>)
 80024be:	4293      	cmp	r3, r2
 80024c0:	d003      	beq.n	80024ca <TIM_Base_SetConfig+0x9a>
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	4a25      	ldr	r2, [pc, #148]	; (800255c <TIM_Base_SetConfig+0x12c>)
 80024c6:	4293      	cmp	r3, r2
 80024c8:	d108      	bne.n	80024dc <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80024d0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80024d2:	683b      	ldr	r3, [r7, #0]
 80024d4:	68db      	ldr	r3, [r3, #12]
 80024d6:	68fa      	ldr	r2, [r7, #12]
 80024d8:	4313      	orrs	r3, r2
 80024da:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80024e2:	683b      	ldr	r3, [r7, #0]
 80024e4:	695b      	ldr	r3, [r3, #20]
 80024e6:	4313      	orrs	r3, r2
 80024e8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	68fa      	ldr	r2, [r7, #12]
 80024ee:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80024f0:	683b      	ldr	r3, [r7, #0]
 80024f2:	689a      	ldr	r2, [r3, #8]
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80024f8:	683b      	ldr	r3, [r7, #0]
 80024fa:	681a      	ldr	r2, [r3, #0]
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	4a12      	ldr	r2, [pc, #72]	; (800254c <TIM_Base_SetConfig+0x11c>)
 8002504:	4293      	cmp	r3, r2
 8002506:	d013      	beq.n	8002530 <TIM_Base_SetConfig+0x100>
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	4a13      	ldr	r2, [pc, #76]	; (8002558 <TIM_Base_SetConfig+0x128>)
 800250c:	4293      	cmp	r3, r2
 800250e:	d00f      	beq.n	8002530 <TIM_Base_SetConfig+0x100>
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	4a13      	ldr	r2, [pc, #76]	; (8002560 <TIM_Base_SetConfig+0x130>)
 8002514:	4293      	cmp	r3, r2
 8002516:	d00b      	beq.n	8002530 <TIM_Base_SetConfig+0x100>
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	4a12      	ldr	r2, [pc, #72]	; (8002564 <TIM_Base_SetConfig+0x134>)
 800251c:	4293      	cmp	r3, r2
 800251e:	d007      	beq.n	8002530 <TIM_Base_SetConfig+0x100>
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	4a11      	ldr	r2, [pc, #68]	; (8002568 <TIM_Base_SetConfig+0x138>)
 8002524:	4293      	cmp	r3, r2
 8002526:	d003      	beq.n	8002530 <TIM_Base_SetConfig+0x100>
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	4a0c      	ldr	r2, [pc, #48]	; (800255c <TIM_Base_SetConfig+0x12c>)
 800252c:	4293      	cmp	r3, r2
 800252e:	d103      	bne.n	8002538 <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002530:	683b      	ldr	r3, [r7, #0]
 8002532:	691a      	ldr	r2, [r3, #16]
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	2201      	movs	r2, #1
 800253c:	615a      	str	r2, [r3, #20]
}
 800253e:	bf00      	nop
 8002540:	3714      	adds	r7, #20
 8002542:	46bd      	mov	sp, r7
 8002544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002548:	4770      	bx	lr
 800254a:	bf00      	nop
 800254c:	40012c00 	.word	0x40012c00
 8002550:	40000400 	.word	0x40000400
 8002554:	40000800 	.word	0x40000800
 8002558:	40013400 	.word	0x40013400
 800255c:	40015000 	.word	0x40015000
 8002560:	40014000 	.word	0x40014000
 8002564:	40014400 	.word	0x40014400
 8002568:	40014800 	.word	0x40014800

0800256c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800256c:	b580      	push	{r7, lr}
 800256e:	b082      	sub	sp, #8
 8002570:	af00      	add	r7, sp, #0
 8002572:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	2b00      	cmp	r3, #0
 8002578:	d101      	bne.n	800257e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800257a:	2301      	movs	r3, #1
 800257c:	e040      	b.n	8002600 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002582:	2b00      	cmp	r3, #0
 8002584:	d106      	bne.n	8002594 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	2200      	movs	r2, #0
 800258a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800258e:	6878      	ldr	r0, [r7, #4]
 8002590:	f7fd ffce 	bl	8000530 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	2224      	movs	r2, #36	; 0x24
 8002598:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	681a      	ldr	r2, [r3, #0]
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	f022 0201 	bic.w	r2, r2, #1
 80025a8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80025aa:	6878      	ldr	r0, [r7, #4]
 80025ac:	f000 f82c 	bl	8002608 <UART_SetConfig>
 80025b0:	4603      	mov	r3, r0
 80025b2:	2b01      	cmp	r3, #1
 80025b4:	d101      	bne.n	80025ba <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80025b6:	2301      	movs	r3, #1
 80025b8:	e022      	b.n	8002600 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d002      	beq.n	80025c8 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80025c2:	6878      	ldr	r0, [r7, #4]
 80025c4:	f000 f9f6 	bl	80029b4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	685a      	ldr	r2, [r3, #4]
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80025d6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	689a      	ldr	r2, [r3, #8]
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80025e6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	681a      	ldr	r2, [r3, #0]
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	f042 0201 	orr.w	r2, r2, #1
 80025f6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80025f8:	6878      	ldr	r0, [r7, #4]
 80025fa:	f000 fa7d 	bl	8002af8 <UART_CheckIdleState>
 80025fe:	4603      	mov	r3, r0
}
 8002600:	4618      	mov	r0, r3
 8002602:	3708      	adds	r7, #8
 8002604:	46bd      	mov	sp, r7
 8002606:	bd80      	pop	{r7, pc}

08002608 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002608:	b580      	push	{r7, lr}
 800260a:	b088      	sub	sp, #32
 800260c:	af00      	add	r7, sp, #0
 800260e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002610:	2300      	movs	r3, #0
 8002612:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	689a      	ldr	r2, [r3, #8]
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	691b      	ldr	r3, [r3, #16]
 800261c:	431a      	orrs	r2, r3
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	695b      	ldr	r3, [r3, #20]
 8002622:	431a      	orrs	r2, r3
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	69db      	ldr	r3, [r3, #28]
 8002628:	4313      	orrs	r3, r2
 800262a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	681a      	ldr	r2, [r3, #0]
 8002632:	4bab      	ldr	r3, [pc, #684]	; (80028e0 <UART_SetConfig+0x2d8>)
 8002634:	4013      	ands	r3, r2
 8002636:	687a      	ldr	r2, [r7, #4]
 8002638:	6812      	ldr	r2, [r2, #0]
 800263a:	6979      	ldr	r1, [r7, #20]
 800263c:	430b      	orrs	r3, r1
 800263e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	685b      	ldr	r3, [r3, #4]
 8002646:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	68da      	ldr	r2, [r3, #12]
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	430a      	orrs	r2, r1
 8002654:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	699b      	ldr	r3, [r3, #24]
 800265a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	6a1b      	ldr	r3, [r3, #32]
 8002660:	697a      	ldr	r2, [r7, #20]
 8002662:	4313      	orrs	r3, r2
 8002664:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	689b      	ldr	r3, [r3, #8]
 800266c:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	697a      	ldr	r2, [r7, #20]
 8002676:	430a      	orrs	r2, r1
 8002678:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	4a99      	ldr	r2, [pc, #612]	; (80028e4 <UART_SetConfig+0x2dc>)
 8002680:	4293      	cmp	r3, r2
 8002682:	d120      	bne.n	80026c6 <UART_SetConfig+0xbe>
 8002684:	4b98      	ldr	r3, [pc, #608]	; (80028e8 <UART_SetConfig+0x2e0>)
 8002686:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002688:	f003 0303 	and.w	r3, r3, #3
 800268c:	2b03      	cmp	r3, #3
 800268e:	d817      	bhi.n	80026c0 <UART_SetConfig+0xb8>
 8002690:	a201      	add	r2, pc, #4	; (adr r2, 8002698 <UART_SetConfig+0x90>)
 8002692:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002696:	bf00      	nop
 8002698:	080026a9 	.word	0x080026a9
 800269c:	080026b5 	.word	0x080026b5
 80026a0:	080026bb 	.word	0x080026bb
 80026a4:	080026af 	.word	0x080026af
 80026a8:	2301      	movs	r3, #1
 80026aa:	77fb      	strb	r3, [r7, #31]
 80026ac:	e0b5      	b.n	800281a <UART_SetConfig+0x212>
 80026ae:	2302      	movs	r3, #2
 80026b0:	77fb      	strb	r3, [r7, #31]
 80026b2:	e0b2      	b.n	800281a <UART_SetConfig+0x212>
 80026b4:	2304      	movs	r3, #4
 80026b6:	77fb      	strb	r3, [r7, #31]
 80026b8:	e0af      	b.n	800281a <UART_SetConfig+0x212>
 80026ba:	2308      	movs	r3, #8
 80026bc:	77fb      	strb	r3, [r7, #31]
 80026be:	e0ac      	b.n	800281a <UART_SetConfig+0x212>
 80026c0:	2310      	movs	r3, #16
 80026c2:	77fb      	strb	r3, [r7, #31]
 80026c4:	e0a9      	b.n	800281a <UART_SetConfig+0x212>
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	4a88      	ldr	r2, [pc, #544]	; (80028ec <UART_SetConfig+0x2e4>)
 80026cc:	4293      	cmp	r3, r2
 80026ce:	d124      	bne.n	800271a <UART_SetConfig+0x112>
 80026d0:	4b85      	ldr	r3, [pc, #532]	; (80028e8 <UART_SetConfig+0x2e0>)
 80026d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026d4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80026d8:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80026dc:	d011      	beq.n	8002702 <UART_SetConfig+0xfa>
 80026de:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80026e2:	d817      	bhi.n	8002714 <UART_SetConfig+0x10c>
 80026e4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80026e8:	d011      	beq.n	800270e <UART_SetConfig+0x106>
 80026ea:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80026ee:	d811      	bhi.n	8002714 <UART_SetConfig+0x10c>
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d003      	beq.n	80026fc <UART_SetConfig+0xf4>
 80026f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80026f8:	d006      	beq.n	8002708 <UART_SetConfig+0x100>
 80026fa:	e00b      	b.n	8002714 <UART_SetConfig+0x10c>
 80026fc:	2300      	movs	r3, #0
 80026fe:	77fb      	strb	r3, [r7, #31]
 8002700:	e08b      	b.n	800281a <UART_SetConfig+0x212>
 8002702:	2302      	movs	r3, #2
 8002704:	77fb      	strb	r3, [r7, #31]
 8002706:	e088      	b.n	800281a <UART_SetConfig+0x212>
 8002708:	2304      	movs	r3, #4
 800270a:	77fb      	strb	r3, [r7, #31]
 800270c:	e085      	b.n	800281a <UART_SetConfig+0x212>
 800270e:	2308      	movs	r3, #8
 8002710:	77fb      	strb	r3, [r7, #31]
 8002712:	e082      	b.n	800281a <UART_SetConfig+0x212>
 8002714:	2310      	movs	r3, #16
 8002716:	77fb      	strb	r3, [r7, #31]
 8002718:	e07f      	b.n	800281a <UART_SetConfig+0x212>
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	4a74      	ldr	r2, [pc, #464]	; (80028f0 <UART_SetConfig+0x2e8>)
 8002720:	4293      	cmp	r3, r2
 8002722:	d124      	bne.n	800276e <UART_SetConfig+0x166>
 8002724:	4b70      	ldr	r3, [pc, #448]	; (80028e8 <UART_SetConfig+0x2e0>)
 8002726:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002728:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 800272c:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8002730:	d011      	beq.n	8002756 <UART_SetConfig+0x14e>
 8002732:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8002736:	d817      	bhi.n	8002768 <UART_SetConfig+0x160>
 8002738:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800273c:	d011      	beq.n	8002762 <UART_SetConfig+0x15a>
 800273e:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8002742:	d811      	bhi.n	8002768 <UART_SetConfig+0x160>
 8002744:	2b00      	cmp	r3, #0
 8002746:	d003      	beq.n	8002750 <UART_SetConfig+0x148>
 8002748:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800274c:	d006      	beq.n	800275c <UART_SetConfig+0x154>
 800274e:	e00b      	b.n	8002768 <UART_SetConfig+0x160>
 8002750:	2300      	movs	r3, #0
 8002752:	77fb      	strb	r3, [r7, #31]
 8002754:	e061      	b.n	800281a <UART_SetConfig+0x212>
 8002756:	2302      	movs	r3, #2
 8002758:	77fb      	strb	r3, [r7, #31]
 800275a:	e05e      	b.n	800281a <UART_SetConfig+0x212>
 800275c:	2304      	movs	r3, #4
 800275e:	77fb      	strb	r3, [r7, #31]
 8002760:	e05b      	b.n	800281a <UART_SetConfig+0x212>
 8002762:	2308      	movs	r3, #8
 8002764:	77fb      	strb	r3, [r7, #31]
 8002766:	e058      	b.n	800281a <UART_SetConfig+0x212>
 8002768:	2310      	movs	r3, #16
 800276a:	77fb      	strb	r3, [r7, #31]
 800276c:	e055      	b.n	800281a <UART_SetConfig+0x212>
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	4a60      	ldr	r2, [pc, #384]	; (80028f4 <UART_SetConfig+0x2ec>)
 8002774:	4293      	cmp	r3, r2
 8002776:	d124      	bne.n	80027c2 <UART_SetConfig+0x1ba>
 8002778:	4b5b      	ldr	r3, [pc, #364]	; (80028e8 <UART_SetConfig+0x2e0>)
 800277a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800277c:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8002780:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8002784:	d011      	beq.n	80027aa <UART_SetConfig+0x1a2>
 8002786:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800278a:	d817      	bhi.n	80027bc <UART_SetConfig+0x1b4>
 800278c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002790:	d011      	beq.n	80027b6 <UART_SetConfig+0x1ae>
 8002792:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002796:	d811      	bhi.n	80027bc <UART_SetConfig+0x1b4>
 8002798:	2b00      	cmp	r3, #0
 800279a:	d003      	beq.n	80027a4 <UART_SetConfig+0x19c>
 800279c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80027a0:	d006      	beq.n	80027b0 <UART_SetConfig+0x1a8>
 80027a2:	e00b      	b.n	80027bc <UART_SetConfig+0x1b4>
 80027a4:	2300      	movs	r3, #0
 80027a6:	77fb      	strb	r3, [r7, #31]
 80027a8:	e037      	b.n	800281a <UART_SetConfig+0x212>
 80027aa:	2302      	movs	r3, #2
 80027ac:	77fb      	strb	r3, [r7, #31]
 80027ae:	e034      	b.n	800281a <UART_SetConfig+0x212>
 80027b0:	2304      	movs	r3, #4
 80027b2:	77fb      	strb	r3, [r7, #31]
 80027b4:	e031      	b.n	800281a <UART_SetConfig+0x212>
 80027b6:	2308      	movs	r3, #8
 80027b8:	77fb      	strb	r3, [r7, #31]
 80027ba:	e02e      	b.n	800281a <UART_SetConfig+0x212>
 80027bc:	2310      	movs	r3, #16
 80027be:	77fb      	strb	r3, [r7, #31]
 80027c0:	e02b      	b.n	800281a <UART_SetConfig+0x212>
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	4a4c      	ldr	r2, [pc, #304]	; (80028f8 <UART_SetConfig+0x2f0>)
 80027c8:	4293      	cmp	r3, r2
 80027ca:	d124      	bne.n	8002816 <UART_SetConfig+0x20e>
 80027cc:	4b46      	ldr	r3, [pc, #280]	; (80028e8 <UART_SetConfig+0x2e0>)
 80027ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027d0:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 80027d4:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80027d8:	d011      	beq.n	80027fe <UART_SetConfig+0x1f6>
 80027da:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80027de:	d817      	bhi.n	8002810 <UART_SetConfig+0x208>
 80027e0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80027e4:	d011      	beq.n	800280a <UART_SetConfig+0x202>
 80027e6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80027ea:	d811      	bhi.n	8002810 <UART_SetConfig+0x208>
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d003      	beq.n	80027f8 <UART_SetConfig+0x1f0>
 80027f0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80027f4:	d006      	beq.n	8002804 <UART_SetConfig+0x1fc>
 80027f6:	e00b      	b.n	8002810 <UART_SetConfig+0x208>
 80027f8:	2300      	movs	r3, #0
 80027fa:	77fb      	strb	r3, [r7, #31]
 80027fc:	e00d      	b.n	800281a <UART_SetConfig+0x212>
 80027fe:	2302      	movs	r3, #2
 8002800:	77fb      	strb	r3, [r7, #31]
 8002802:	e00a      	b.n	800281a <UART_SetConfig+0x212>
 8002804:	2304      	movs	r3, #4
 8002806:	77fb      	strb	r3, [r7, #31]
 8002808:	e007      	b.n	800281a <UART_SetConfig+0x212>
 800280a:	2308      	movs	r3, #8
 800280c:	77fb      	strb	r3, [r7, #31]
 800280e:	e004      	b.n	800281a <UART_SetConfig+0x212>
 8002810:	2310      	movs	r3, #16
 8002812:	77fb      	strb	r3, [r7, #31]
 8002814:	e001      	b.n	800281a <UART_SetConfig+0x212>
 8002816:	2310      	movs	r3, #16
 8002818:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	69db      	ldr	r3, [r3, #28]
 800281e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002822:	d16d      	bne.n	8002900 <UART_SetConfig+0x2f8>
  {
    switch (clocksource)
 8002824:	7ffb      	ldrb	r3, [r7, #31]
 8002826:	2b08      	cmp	r3, #8
 8002828:	d827      	bhi.n	800287a <UART_SetConfig+0x272>
 800282a:	a201      	add	r2, pc, #4	; (adr r2, 8002830 <UART_SetConfig+0x228>)
 800282c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002830:	08002855 	.word	0x08002855
 8002834:	0800285d 	.word	0x0800285d
 8002838:	08002865 	.word	0x08002865
 800283c:	0800287b 	.word	0x0800287b
 8002840:	0800286b 	.word	0x0800286b
 8002844:	0800287b 	.word	0x0800287b
 8002848:	0800287b 	.word	0x0800287b
 800284c:	0800287b 	.word	0x0800287b
 8002850:	08002873 	.word	0x08002873
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002854:	f7ff fb32 	bl	8001ebc <HAL_RCC_GetPCLK1Freq>
 8002858:	61b8      	str	r0, [r7, #24]
        break;
 800285a:	e013      	b.n	8002884 <UART_SetConfig+0x27c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800285c:	f7ff fb50 	bl	8001f00 <HAL_RCC_GetPCLK2Freq>
 8002860:	61b8      	str	r0, [r7, #24]
        break;
 8002862:	e00f      	b.n	8002884 <UART_SetConfig+0x27c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002864:	4b25      	ldr	r3, [pc, #148]	; (80028fc <UART_SetConfig+0x2f4>)
 8002866:	61bb      	str	r3, [r7, #24]
        break;
 8002868:	e00c      	b.n	8002884 <UART_SetConfig+0x27c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800286a:	f7ff faaf 	bl	8001dcc <HAL_RCC_GetSysClockFreq>
 800286e:	61b8      	str	r0, [r7, #24]
        break;
 8002870:	e008      	b.n	8002884 <UART_SetConfig+0x27c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002872:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002876:	61bb      	str	r3, [r7, #24]
        break;
 8002878:	e004      	b.n	8002884 <UART_SetConfig+0x27c>
      default:
        pclk = 0U;
 800287a:	2300      	movs	r3, #0
 800287c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800287e:	2301      	movs	r3, #1
 8002880:	77bb      	strb	r3, [r7, #30]
        break;
 8002882:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002884:	69bb      	ldr	r3, [r7, #24]
 8002886:	2b00      	cmp	r3, #0
 8002888:	f000 8086 	beq.w	8002998 <UART_SetConfig+0x390>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800288c:	69bb      	ldr	r3, [r7, #24]
 800288e:	005a      	lsls	r2, r3, #1
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	685b      	ldr	r3, [r3, #4]
 8002894:	085b      	lsrs	r3, r3, #1
 8002896:	441a      	add	r2, r3
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	685b      	ldr	r3, [r3, #4]
 800289c:	fbb2 f3f3 	udiv	r3, r2, r3
 80028a0:	b29b      	uxth	r3, r3
 80028a2:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80028a4:	693b      	ldr	r3, [r7, #16]
 80028a6:	2b0f      	cmp	r3, #15
 80028a8:	d916      	bls.n	80028d8 <UART_SetConfig+0x2d0>
 80028aa:	693b      	ldr	r3, [r7, #16]
 80028ac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80028b0:	d212      	bcs.n	80028d8 <UART_SetConfig+0x2d0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80028b2:	693b      	ldr	r3, [r7, #16]
 80028b4:	b29b      	uxth	r3, r3
 80028b6:	f023 030f 	bic.w	r3, r3, #15
 80028ba:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80028bc:	693b      	ldr	r3, [r7, #16]
 80028be:	085b      	lsrs	r3, r3, #1
 80028c0:	b29b      	uxth	r3, r3
 80028c2:	f003 0307 	and.w	r3, r3, #7
 80028c6:	b29a      	uxth	r2, r3
 80028c8:	89fb      	ldrh	r3, [r7, #14]
 80028ca:	4313      	orrs	r3, r2
 80028cc:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	89fa      	ldrh	r2, [r7, #14]
 80028d4:	60da      	str	r2, [r3, #12]
 80028d6:	e05f      	b.n	8002998 <UART_SetConfig+0x390>
      }
      else
      {
        ret = HAL_ERROR;
 80028d8:	2301      	movs	r3, #1
 80028da:	77bb      	strb	r3, [r7, #30]
 80028dc:	e05c      	b.n	8002998 <UART_SetConfig+0x390>
 80028de:	bf00      	nop
 80028e0:	efff69f3 	.word	0xefff69f3
 80028e4:	40013800 	.word	0x40013800
 80028e8:	40021000 	.word	0x40021000
 80028ec:	40004400 	.word	0x40004400
 80028f0:	40004800 	.word	0x40004800
 80028f4:	40004c00 	.word	0x40004c00
 80028f8:	40005000 	.word	0x40005000
 80028fc:	007a1200 	.word	0x007a1200
      }
    }
  }
  else
  {
    switch (clocksource)
 8002900:	7ffb      	ldrb	r3, [r7, #31]
 8002902:	2b08      	cmp	r3, #8
 8002904:	d827      	bhi.n	8002956 <UART_SetConfig+0x34e>
 8002906:	a201      	add	r2, pc, #4	; (adr r2, 800290c <UART_SetConfig+0x304>)
 8002908:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800290c:	08002931 	.word	0x08002931
 8002910:	08002939 	.word	0x08002939
 8002914:	08002941 	.word	0x08002941
 8002918:	08002957 	.word	0x08002957
 800291c:	08002947 	.word	0x08002947
 8002920:	08002957 	.word	0x08002957
 8002924:	08002957 	.word	0x08002957
 8002928:	08002957 	.word	0x08002957
 800292c:	0800294f 	.word	0x0800294f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002930:	f7ff fac4 	bl	8001ebc <HAL_RCC_GetPCLK1Freq>
 8002934:	61b8      	str	r0, [r7, #24]
        break;
 8002936:	e013      	b.n	8002960 <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002938:	f7ff fae2 	bl	8001f00 <HAL_RCC_GetPCLK2Freq>
 800293c:	61b8      	str	r0, [r7, #24]
        break;
 800293e:	e00f      	b.n	8002960 <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002940:	4b1b      	ldr	r3, [pc, #108]	; (80029b0 <UART_SetConfig+0x3a8>)
 8002942:	61bb      	str	r3, [r7, #24]
        break;
 8002944:	e00c      	b.n	8002960 <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002946:	f7ff fa41 	bl	8001dcc <HAL_RCC_GetSysClockFreq>
 800294a:	61b8      	str	r0, [r7, #24]
        break;
 800294c:	e008      	b.n	8002960 <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800294e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002952:	61bb      	str	r3, [r7, #24]
        break;
 8002954:	e004      	b.n	8002960 <UART_SetConfig+0x358>
      default:
        pclk = 0U;
 8002956:	2300      	movs	r3, #0
 8002958:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800295a:	2301      	movs	r3, #1
 800295c:	77bb      	strb	r3, [r7, #30]
        break;
 800295e:	bf00      	nop
    }

    if (pclk != 0U)
 8002960:	69bb      	ldr	r3, [r7, #24]
 8002962:	2b00      	cmp	r3, #0
 8002964:	d018      	beq.n	8002998 <UART_SetConfig+0x390>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	685b      	ldr	r3, [r3, #4]
 800296a:	085a      	lsrs	r2, r3, #1
 800296c:	69bb      	ldr	r3, [r7, #24]
 800296e:	441a      	add	r2, r3
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	685b      	ldr	r3, [r3, #4]
 8002974:	fbb2 f3f3 	udiv	r3, r2, r3
 8002978:	b29b      	uxth	r3, r3
 800297a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800297c:	693b      	ldr	r3, [r7, #16]
 800297e:	2b0f      	cmp	r3, #15
 8002980:	d908      	bls.n	8002994 <UART_SetConfig+0x38c>
 8002982:	693b      	ldr	r3, [r7, #16]
 8002984:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002988:	d204      	bcs.n	8002994 <UART_SetConfig+0x38c>
      {
        huart->Instance->BRR = usartdiv;
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	693a      	ldr	r2, [r7, #16]
 8002990:	60da      	str	r2, [r3, #12]
 8002992:	e001      	b.n	8002998 <UART_SetConfig+0x390>
      }
      else
      {
        ret = HAL_ERROR;
 8002994:	2301      	movs	r3, #1
 8002996:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	2200      	movs	r2, #0
 800299c:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	2200      	movs	r2, #0
 80029a2:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80029a4:	7fbb      	ldrb	r3, [r7, #30]
}
 80029a6:	4618      	mov	r0, r3
 80029a8:	3720      	adds	r7, #32
 80029aa:	46bd      	mov	sp, r7
 80029ac:	bd80      	pop	{r7, pc}
 80029ae:	bf00      	nop
 80029b0:	007a1200 	.word	0x007a1200

080029b4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80029b4:	b480      	push	{r7}
 80029b6:	b083      	sub	sp, #12
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029c0:	f003 0301 	and.w	r3, r3, #1
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d00a      	beq.n	80029de <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	685b      	ldr	r3, [r3, #4]
 80029ce:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	430a      	orrs	r2, r1
 80029dc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029e2:	f003 0302 	and.w	r3, r3, #2
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d00a      	beq.n	8002a00 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	685b      	ldr	r3, [r3, #4]
 80029f0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	430a      	orrs	r2, r1
 80029fe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a04:	f003 0304 	and.w	r3, r3, #4
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d00a      	beq.n	8002a22 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	685b      	ldr	r3, [r3, #4]
 8002a12:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	430a      	orrs	r2, r1
 8002a20:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a26:	f003 0308 	and.w	r3, r3, #8
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d00a      	beq.n	8002a44 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	685b      	ldr	r3, [r3, #4]
 8002a34:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	430a      	orrs	r2, r1
 8002a42:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a48:	f003 0310 	and.w	r3, r3, #16
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d00a      	beq.n	8002a66 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	689b      	ldr	r3, [r3, #8]
 8002a56:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	430a      	orrs	r2, r1
 8002a64:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a6a:	f003 0320 	and.w	r3, r3, #32
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d00a      	beq.n	8002a88 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	689b      	ldr	r3, [r3, #8]
 8002a78:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	430a      	orrs	r2, r1
 8002a86:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a8c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d01a      	beq.n	8002aca <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	685b      	ldr	r3, [r3, #4]
 8002a9a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	430a      	orrs	r2, r1
 8002aa8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aae:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002ab2:	d10a      	bne.n	8002aca <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	685b      	ldr	r3, [r3, #4]
 8002aba:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	430a      	orrs	r2, r1
 8002ac8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ace:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d00a      	beq.n	8002aec <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	685b      	ldr	r3, [r3, #4]
 8002adc:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	430a      	orrs	r2, r1
 8002aea:	605a      	str	r2, [r3, #4]
  }
}
 8002aec:	bf00      	nop
 8002aee:	370c      	adds	r7, #12
 8002af0:	46bd      	mov	sp, r7
 8002af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af6:	4770      	bx	lr

08002af8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002af8:	b580      	push	{r7, lr}
 8002afa:	b086      	sub	sp, #24
 8002afc:	af02      	add	r7, sp, #8
 8002afe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	2200      	movs	r2, #0
 8002b04:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002b08:	f7fd fe16 	bl	8000738 <HAL_GetTick>
 8002b0c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	f003 0308 	and.w	r3, r3, #8
 8002b18:	2b08      	cmp	r3, #8
 8002b1a:	d10e      	bne.n	8002b3a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002b1c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002b20:	9300      	str	r3, [sp, #0]
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	2200      	movs	r2, #0
 8002b26:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8002b2a:	6878      	ldr	r0, [r7, #4]
 8002b2c:	f000 f82d 	bl	8002b8a <UART_WaitOnFlagUntilTimeout>
 8002b30:	4603      	mov	r3, r0
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d001      	beq.n	8002b3a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002b36:	2303      	movs	r3, #3
 8002b38:	e023      	b.n	8002b82 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	f003 0304 	and.w	r3, r3, #4
 8002b44:	2b04      	cmp	r3, #4
 8002b46:	d10e      	bne.n	8002b66 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002b48:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002b4c:	9300      	str	r3, [sp, #0]
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	2200      	movs	r2, #0
 8002b52:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8002b56:	6878      	ldr	r0, [r7, #4]
 8002b58:	f000 f817 	bl	8002b8a <UART_WaitOnFlagUntilTimeout>
 8002b5c:	4603      	mov	r3, r0
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d001      	beq.n	8002b66 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002b62:	2303      	movs	r3, #3
 8002b64:	e00d      	b.n	8002b82 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	2220      	movs	r2, #32
 8002b6a:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	2220      	movs	r2, #32
 8002b70:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	2200      	movs	r2, #0
 8002b76:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	2200      	movs	r2, #0
 8002b7c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8002b80:	2300      	movs	r3, #0
}
 8002b82:	4618      	mov	r0, r3
 8002b84:	3710      	adds	r7, #16
 8002b86:	46bd      	mov	sp, r7
 8002b88:	bd80      	pop	{r7, pc}

08002b8a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002b8a:	b580      	push	{r7, lr}
 8002b8c:	b084      	sub	sp, #16
 8002b8e:	af00      	add	r7, sp, #0
 8002b90:	60f8      	str	r0, [r7, #12]
 8002b92:	60b9      	str	r1, [r7, #8]
 8002b94:	603b      	str	r3, [r7, #0]
 8002b96:	4613      	mov	r3, r2
 8002b98:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002b9a:	e05e      	b.n	8002c5a <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002b9c:	69bb      	ldr	r3, [r7, #24]
 8002b9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ba2:	d05a      	beq.n	8002c5a <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ba4:	f7fd fdc8 	bl	8000738 <HAL_GetTick>
 8002ba8:	4602      	mov	r2, r0
 8002baa:	683b      	ldr	r3, [r7, #0]
 8002bac:	1ad3      	subs	r3, r2, r3
 8002bae:	69ba      	ldr	r2, [r7, #24]
 8002bb0:	429a      	cmp	r2, r3
 8002bb2:	d302      	bcc.n	8002bba <UART_WaitOnFlagUntilTimeout+0x30>
 8002bb4:	69bb      	ldr	r3, [r7, #24]
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d11b      	bne.n	8002bf2 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	681a      	ldr	r2, [r3, #0]
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002bc8:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	689a      	ldr	r2, [r3, #8]
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	f022 0201 	bic.w	r2, r2, #1
 8002bd8:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	2220      	movs	r2, #32
 8002bde:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	2220      	movs	r2, #32
 8002be4:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	2200      	movs	r2, #0
 8002bea:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8002bee:	2303      	movs	r3, #3
 8002bf0:	e043      	b.n	8002c7a <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	f003 0304 	and.w	r3, r3, #4
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d02c      	beq.n	8002c5a <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	69db      	ldr	r3, [r3, #28]
 8002c06:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002c0a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002c0e:	d124      	bne.n	8002c5a <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002c18:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	681a      	ldr	r2, [r3, #0]
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002c28:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	689a      	ldr	r2, [r3, #8]
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	f022 0201 	bic.w	r2, r2, #1
 8002c38:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	2220      	movs	r2, #32
 8002c3e:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	2220      	movs	r2, #32
 8002c44:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	2220      	movs	r2, #32
 8002c4a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	2200      	movs	r2, #0
 8002c52:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8002c56:	2303      	movs	r3, #3
 8002c58:	e00f      	b.n	8002c7a <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	69da      	ldr	r2, [r3, #28]
 8002c60:	68bb      	ldr	r3, [r7, #8]
 8002c62:	4013      	ands	r3, r2
 8002c64:	68ba      	ldr	r2, [r7, #8]
 8002c66:	429a      	cmp	r2, r3
 8002c68:	bf0c      	ite	eq
 8002c6a:	2301      	moveq	r3, #1
 8002c6c:	2300      	movne	r3, #0
 8002c6e:	b2db      	uxtb	r3, r3
 8002c70:	461a      	mov	r2, r3
 8002c72:	79fb      	ldrb	r3, [r7, #7]
 8002c74:	429a      	cmp	r2, r3
 8002c76:	d091      	beq.n	8002b9c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002c78:	2300      	movs	r3, #0
}
 8002c7a:	4618      	mov	r0, r3
 8002c7c:	3710      	adds	r7, #16
 8002c7e:	46bd      	mov	sp, r7
 8002c80:	bd80      	pop	{r7, pc}
	...

08002c84 <__libc_init_array>:
 8002c84:	b570      	push	{r4, r5, r6, lr}
 8002c86:	4d0d      	ldr	r5, [pc, #52]	; (8002cbc <__libc_init_array+0x38>)
 8002c88:	4c0d      	ldr	r4, [pc, #52]	; (8002cc0 <__libc_init_array+0x3c>)
 8002c8a:	1b64      	subs	r4, r4, r5
 8002c8c:	10a4      	asrs	r4, r4, #2
 8002c8e:	2600      	movs	r6, #0
 8002c90:	42a6      	cmp	r6, r4
 8002c92:	d109      	bne.n	8002ca8 <__libc_init_array+0x24>
 8002c94:	4d0b      	ldr	r5, [pc, #44]	; (8002cc4 <__libc_init_array+0x40>)
 8002c96:	4c0c      	ldr	r4, [pc, #48]	; (8002cc8 <__libc_init_array+0x44>)
 8002c98:	f000 f820 	bl	8002cdc <_init>
 8002c9c:	1b64      	subs	r4, r4, r5
 8002c9e:	10a4      	asrs	r4, r4, #2
 8002ca0:	2600      	movs	r6, #0
 8002ca2:	42a6      	cmp	r6, r4
 8002ca4:	d105      	bne.n	8002cb2 <__libc_init_array+0x2e>
 8002ca6:	bd70      	pop	{r4, r5, r6, pc}
 8002ca8:	f855 3b04 	ldr.w	r3, [r5], #4
 8002cac:	4798      	blx	r3
 8002cae:	3601      	adds	r6, #1
 8002cb0:	e7ee      	b.n	8002c90 <__libc_init_array+0xc>
 8002cb2:	f855 3b04 	ldr.w	r3, [r5], #4
 8002cb6:	4798      	blx	r3
 8002cb8:	3601      	adds	r6, #1
 8002cba:	e7f2      	b.n	8002ca2 <__libc_init_array+0x1e>
 8002cbc:	08002d2c 	.word	0x08002d2c
 8002cc0:	08002d2c 	.word	0x08002d2c
 8002cc4:	08002d2c 	.word	0x08002d2c
 8002cc8:	08002d30 	.word	0x08002d30

08002ccc <memset>:
 8002ccc:	4402      	add	r2, r0
 8002cce:	4603      	mov	r3, r0
 8002cd0:	4293      	cmp	r3, r2
 8002cd2:	d100      	bne.n	8002cd6 <memset+0xa>
 8002cd4:	4770      	bx	lr
 8002cd6:	f803 1b01 	strb.w	r1, [r3], #1
 8002cda:	e7f9      	b.n	8002cd0 <memset+0x4>

08002cdc <_init>:
 8002cdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002cde:	bf00      	nop
 8002ce0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002ce2:	bc08      	pop	{r3}
 8002ce4:	469e      	mov	lr, r3
 8002ce6:	4770      	bx	lr

08002ce8 <_fini>:
 8002ce8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002cea:	bf00      	nop
 8002cec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002cee:	bc08      	pop	{r3}
 8002cf0:	469e      	mov	lr, r3
 8002cf2:	4770      	bx	lr
