$date
	Sun Oct 23 05:58:36 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#786419
b10100 !
1"
#786422
b10100 &
b10100 %
1$
#786423
0"
#786426
b1010 &
b1010 %
#786430
b101 &
b101 %
#786434
b10000 &
b10000 %
#786438
b1000 &
b1000 %
#786442
b100 &
b100 %
#786446
b10 &
b10 %
#786450
b1 &
b1 %
1#
#786454
b0 &
0#
b0 %
0$
#1710215
b1011 !
1"
#1710218
b1011 &
b1011 %
1$
#1710219
0"
#1710222
b100010 &
b100010 %
#1710226
b10001 &
b10001 %
#1710230
b110100 &
b110100 %
#1710234
b11010 &
b11010 %
#1710238
b1101 &
b1101 %
#1710242
b101000 &
b101000 %
#1710246
b10100 &
b10100 %
#1710250
b1010 &
b1010 %
#1710254
b101 &
b101 %
#1710258
b10000 &
b10000 %
#1710262
b1000 &
b1000 %
#1710266
b100 &
b100 %
#1710270
b10 &
b10 %
#1710274
b1 &
b1 %
1#
#1710278
b0 &
0#
b0 %
0$
#2731780
b10100 !
1"
#2731782
b10100 &
b10100 %
1$
#2731783
0"
#2731786
b1010 &
b1010 %
#2731790
b101 &
b101 %
#2731794
b10000 &
b10000 %
#2731798
b1000 &
b1000 %
#2731802
b100 &
b100 %
#2731806
b10 &
b10 %
#2731810
b1 &
b1 %
1#
#2731814
b0 &
0#
b0 %
0$
#4500012
