{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.0 Build 148 04/26/2005 SJ Web Edition " "Info: Version 5.0 Build 148 04/26/2005 SJ Web Edition" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 09 11:41:00 2006 " "Info: Processing started: Wed Aug 09 11:41:00 2006" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE2_TOP -c DE2_TOP " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off DE2_TOP -c DE2_TOP" {  } {  } 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE2_TOP EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"DE2_TOP\"" {  } {  } 0}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|pll Cyclone II " "Info: Implemented PLL \"VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk0 2 1 0 0 " "Info: Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/quartus50/libraries/megafunctions/altpll.tdf" 763 3 0 } }  } 0} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk1 1 2 0 0 " "Info: Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "c:/altera/quartus50/libraries/megafunctions/altpll.tdf" 760 3 0 } }  } 0}  } { { "altpll.tdf" "" { Text "c:/altera/quartus50/libraries/megafunctions/altpll.tdf" 763 3 0 } }  } 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices. " { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2}  } {  } 2}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements" {  } {  } 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk0 (placed in counter C2 of PLL_1) " "Info: Automatically promoted node VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk0 (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_X0_Y1_N1 " "Info: Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_X0_Y1_N1" {  } {  } 0}  } { { "altpll.tdf" "" { Text "c:/altera/quartus50/libraries/megafunctions/altpll.tdf" 763 3 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk0" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0 } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk1 (placed in counter C0 of PLL_1) " "Info: Automatically promoted node VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk1 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0}  } { { "altpll.tdf" "" { Text "c:/altera/quartus50/libraries/megafunctions/altpll.tdf" 763 3 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk0" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0 } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0}
{ "Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 0}
{ "Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Info: Started Fast Input/Output/OE register processing" {  } {  } 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Info: Finished Fast Input/Output/OE register processing" {  } {  } 0}
{ "Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 0}
{ "Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|pll clk\[1\] VGA_CLK " "Warning: PLL \"VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|pll\" output port clk\[1\] feeds output pin \"VGA_CLK\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance." {  } { { "altpll.tdf" "" { Text "c:/altera/quartus50/libraries/megafunctions/altpll.tdf" 763 3 0 } } { "VgaPll.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/VgaPll.v" 83 -1 0 } } { "VgaAdapter.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/VgaAdapter.v" 35 -1 0 } } { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 340 -1 0 } } { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 265 -1 0 } }  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "4.168 ns register register " "Info: Estimated most critical path is register to register delay of 4.168 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VgaAdapter:comb_718\|SdRam:comb_47\|currentState\[0\]~reg0 1 REG LAB_X19_Y10 33 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X19_Y10; Fanout = 33; REG Node = 'VgaAdapter:comb_718\|SdRam:comb_47\|currentState\[0\]~reg0'" {  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { VgaAdapter:comb_718|SdRam:comb_47|currentState[0]~reg0 } "NODE_NAME" } "" } } { "SdRam.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/SdRam.v" 161 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.183 ns) + CELL(0.447 ns) 0.630 ns VgaAdapter:comb_718\|SdRam:comb_47\|reduce_or~176 2 COMB LAB_X19_Y10 1 " "Info: 2: + IC(0.183 ns) + CELL(0.447 ns) = 0.630 ns; Loc. = LAB_X19_Y10; Fanout = 1; COMB Node = 'VgaAdapter:comb_718\|SdRam:comb_47\|reduce_or~176'" {  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "0.630 ns" { VgaAdapter:comb_718|SdRam:comb_47|currentState[0]~reg0 VgaAdapter:comb_718|SdRam:comb_47|reduce_or~176 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.125 ns) + CELL(0.447 ns) 1.202 ns VgaAdapter:comb_718\|SdRam:comb_47\|reduce_or~177 3 COMB LAB_X19_Y10 2 " "Info: 3: + IC(0.125 ns) + CELL(0.447 ns) = 1.202 ns; Loc. = LAB_X19_Y10; Fanout = 2; COMB Node = 'VgaAdapter:comb_718\|SdRam:comb_47\|reduce_or~177'" {  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "0.572 ns" { VgaAdapter:comb_718|SdRam:comb_47|reduce_or~176 VgaAdapter:comb_718|SdRam:comb_47|reduce_or~177 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.589 ns) + CELL(0.417 ns) 2.208 ns VgaAdapter:comb_718\|SdRam:comb_47\|counter\[0\]~297 4 COMB LAB_X20_Y10 2 " "Info: 4: + IC(0.589 ns) + CELL(0.417 ns) = 2.208 ns; Loc. = LAB_X20_Y10; Fanout = 2; COMB Node = 'VgaAdapter:comb_718\|SdRam:comb_47\|counter\[0\]~297'" {  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "1.006 ns" { VgaAdapter:comb_718|SdRam:comb_47|reduce_or~177 VgaAdapter:comb_718|SdRam:comb_47|counter[0]~297 } "NODE_NAME" } "" } } { "SdRam.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/SdRam.v" 81 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.112 ns) 2.320 ns VgaAdapter:comb_718\|SdRam:comb_47\|counter\[1\]~299 5 COMB LAB_X20_Y10 2 " "Info: 5: + IC(0.000 ns) + CELL(0.112 ns) = 2.320 ns; Loc. = LAB_X20_Y10; Fanout = 2; COMB Node = 'VgaAdapter:comb_718\|SdRam:comb_47\|counter\[1\]~299'" {  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "0.112 ns" { VgaAdapter:comb_718|SdRam:comb_47|counter[0]~297 VgaAdapter:comb_718|SdRam:comb_47|counter[1]~299 } "NODE_NAME" } "" } } { "SdRam.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/SdRam.v" 81 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.112 ns) 2.432 ns VgaAdapter:comb_718\|SdRam:comb_47\|counter\[2\]~301 6 COMB LAB_X20_Y10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.112 ns) = 2.432 ns; Loc. = LAB_X20_Y10; Fanout = 2; COMB Node = 'VgaAdapter:comb_718\|SdRam:comb_47\|counter\[2\]~301'" {  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "0.112 ns" { VgaAdapter:comb_718|SdRam:comb_47|counter[1]~299 VgaAdapter:comb_718|SdRam:comb_47|counter[2]~301 } "NODE_NAME" } "" } } { "SdRam.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/SdRam.v" 81 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.112 ns) 2.544 ns VgaAdapter:comb_718\|SdRam:comb_47\|counter\[3\]~303 7 COMB LAB_X20_Y10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.112 ns) = 2.544 ns; Loc. = LAB_X20_Y10; Fanout = 2; COMB Node = 'VgaAdapter:comb_718\|SdRam:comb_47\|counter\[3\]~303'" {  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "0.112 ns" { VgaAdapter:comb_718|SdRam:comb_47|counter[2]~301 VgaAdapter:comb_718|SdRam:comb_47|counter[3]~303 } "NODE_NAME" } "" } } { "SdRam.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/SdRam.v" 81 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.112 ns) 2.656 ns VgaAdapter:comb_718\|SdRam:comb_47\|counter\[4\]~305 8 COMB LAB_X20_Y10 2 " "Info: 8: + IC(0.000 ns) + CELL(0.112 ns) = 2.656 ns; Loc. = LAB_X20_Y10; Fanout = 2; COMB Node = 'VgaAdapter:comb_718\|SdRam:comb_47\|counter\[4\]~305'" {  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "0.112 ns" { VgaAdapter:comb_718|SdRam:comb_47|counter[3]~303 VgaAdapter:comb_718|SdRam:comb_47|counter[4]~305 } "NODE_NAME" } "" } } { "SdRam.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/SdRam.v" 81 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.112 ns) 2.768 ns VgaAdapter:comb_718\|SdRam:comb_47\|counter\[5\]~307 9 COMB LAB_X20_Y10 2 " "Info: 9: + IC(0.000 ns) + CELL(0.112 ns) = 2.768 ns; Loc. = LAB_X20_Y10; Fanout = 2; COMB Node = 'VgaAdapter:comb_718\|SdRam:comb_47\|counter\[5\]~307'" {  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "0.112 ns" { VgaAdapter:comb_718|SdRam:comb_47|counter[4]~305 VgaAdapter:comb_718|SdRam:comb_47|counter[5]~307 } "NODE_NAME" } "" } } { "SdRam.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/SdRam.v" 81 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.112 ns) 2.880 ns VgaAdapter:comb_718\|SdRam:comb_47\|counter\[6\]~309 10 COMB LAB_X20_Y10 2 " "Info: 10: + IC(0.000 ns) + CELL(0.112 ns) = 2.880 ns; Loc. = LAB_X20_Y10; Fanout = 2; COMB Node = 'VgaAdapter:comb_718\|SdRam:comb_47\|counter\[6\]~309'" {  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "0.112 ns" { VgaAdapter:comb_718|SdRam:comb_47|counter[5]~307 VgaAdapter:comb_718|SdRam:comb_47|counter[6]~309 } "NODE_NAME" } "" } } { "SdRam.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/SdRam.v" 81 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.112 ns) 2.992 ns VgaAdapter:comb_718\|SdRam:comb_47\|counter\[7\]~311 11 COMB LAB_X20_Y10 2 " "Info: 11: + IC(0.000 ns) + CELL(0.112 ns) = 2.992 ns; Loc. = LAB_X20_Y10; Fanout = 2; COMB Node = 'VgaAdapter:comb_718\|SdRam:comb_47\|counter\[7\]~311'" {  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "0.112 ns" { VgaAdapter:comb_718|SdRam:comb_47|counter[6]~309 VgaAdapter:comb_718|SdRam:comb_47|counter[7]~311 } "NODE_NAME" } "" } } { "SdRam.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/SdRam.v" 81 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.112 ns) 3.104 ns VgaAdapter:comb_718\|SdRam:comb_47\|counter\[8\]~313 12 COMB LAB_X20_Y10 2 " "Info: 12: + IC(0.000 ns) + CELL(0.112 ns) = 3.104 ns; Loc. = LAB_X20_Y10; Fanout = 2; COMB Node = 'VgaAdapter:comb_718\|SdRam:comb_47\|counter\[8\]~313'" {  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "0.112 ns" { VgaAdapter:comb_718|SdRam:comb_47|counter[7]~311 VgaAdapter:comb_718|SdRam:comb_47|counter[8]~313 } "NODE_NAME" } "" } } { "SdRam.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/SdRam.v" 81 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.112 ns) 3.216 ns VgaAdapter:comb_718\|SdRam:comb_47\|counter\[9\]~315 13 COMB LAB_X20_Y10 2 " "Info: 13: + IC(0.000 ns) + CELL(0.112 ns) = 3.216 ns; Loc. = LAB_X20_Y10; Fanout = 2; COMB Node = 'VgaAdapter:comb_718\|SdRam:comb_47\|counter\[9\]~315'" {  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "0.112 ns" { VgaAdapter:comb_718|SdRam:comb_47|counter[8]~313 VgaAdapter:comb_718|SdRam:comb_47|counter[9]~315 } "NODE_NAME" } "" } } { "SdRam.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/SdRam.v" 81 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.112 ns) 3.328 ns VgaAdapter:comb_718\|SdRam:comb_47\|counter\[10\]~317 14 COMB LAB_X20_Y10 2 " "Info: 14: + IC(0.000 ns) + CELL(0.112 ns) = 3.328 ns; Loc. = LAB_X20_Y10; Fanout = 2; COMB Node = 'VgaAdapter:comb_718\|SdRam:comb_47\|counter\[10\]~317'" {  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "0.112 ns" { VgaAdapter:comb_718|SdRam:comb_47|counter[9]~315 VgaAdapter:comb_718|SdRam:comb_47|counter[10]~317 } "NODE_NAME" } "" } } { "SdRam.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/SdRam.v" 81 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.112 ns) 3.440 ns VgaAdapter:comb_718\|SdRam:comb_47\|counter\[11\]~319 15 COMB LAB_X20_Y10 2 " "Info: 15: + IC(0.000 ns) + CELL(0.112 ns) = 3.440 ns; Loc. = LAB_X20_Y10; Fanout = 2; COMB Node = 'VgaAdapter:comb_718\|SdRam:comb_47\|counter\[11\]~319'" {  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "0.112 ns" { VgaAdapter:comb_718|SdRam:comb_47|counter[10]~317 VgaAdapter:comb_718|SdRam:comb_47|counter[11]~319 } "NODE_NAME" } "" } } { "SdRam.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/SdRam.v" 81 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.112 ns) 3.552 ns VgaAdapter:comb_718\|SdRam:comb_47\|counter\[12\]~321 16 COMB LAB_X20_Y10 2 " "Info: 16: + IC(0.000 ns) + CELL(0.112 ns) = 3.552 ns; Loc. = LAB_X20_Y10; Fanout = 2; COMB Node = 'VgaAdapter:comb_718\|SdRam:comb_47\|counter\[12\]~321'" {  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "0.112 ns" { VgaAdapter:comb_718|SdRam:comb_47|counter[11]~319 VgaAdapter:comb_718|SdRam:comb_47|counter[12]~321 } "NODE_NAME" } "" } } { "SdRam.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/SdRam.v" 81 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.112 ns) 3.664 ns VgaAdapter:comb_718\|SdRam:comb_47\|counter\[13\]~323 17 COMB LAB_X20_Y10 1 " "Info: 17: + IC(0.000 ns) + CELL(0.112 ns) = 3.664 ns; Loc. = LAB_X20_Y10; Fanout = 1; COMB Node = 'VgaAdapter:comb_718\|SdRam:comb_47\|counter\[13\]~323'" {  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "0.112 ns" { VgaAdapter:comb_718|SdRam:comb_47|counter[12]~321 VgaAdapter:comb_718|SdRam:comb_47|counter[13]~323 } "NODE_NAME" } "" } } { "SdRam.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/SdRam.v" 81 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.418 ns) 4.082 ns VgaAdapter:comb_718\|SdRam:comb_47\|counter\[14\]~324 18 COMB LAB_X20_Y10 1 " "Info: 18: + IC(0.000 ns) + CELL(0.418 ns) = 4.082 ns; Loc. = LAB_X20_Y10; Fanout = 1; COMB Node = 'VgaAdapter:comb_718\|SdRam:comb_47\|counter\[14\]~324'" {  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "0.418 ns" { VgaAdapter:comb_718|SdRam:comb_47|counter[13]~323 VgaAdapter:comb_718|SdRam:comb_47|counter[14]~324 } "NODE_NAME" } "" } } { "SdRam.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/SdRam.v" 81 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.168 ns VgaAdapter:comb_718\|SdRam:comb_47\|counter\[14\] 19 REG LAB_X20_Y10 2 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 4.168 ns; Loc. = LAB_X20_Y10; Fanout = 2; REG Node = 'VgaAdapter:comb_718\|SdRam:comb_47\|counter\[14\]'" {  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "0.086 ns" { VgaAdapter:comb_718|SdRam:comb_47|counter[14]~324 VgaAdapter:comb_718|SdRam:comb_47|counter[14] } "NODE_NAME" } "" } } { "SdRam.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/SdRam.v" 81 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.271 ns 78.48 % " "Info: Total cell delay = 3.271 ns ( 78.48 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.897 ns 21.52 % " "Info: Total interconnect delay = 0.897 ns ( 21.52 % )" {  } {  } 0}  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "4.168 ns" { VgaAdapter:comb_718|SdRam:comb_47|currentState[0]~reg0 VgaAdapter:comb_718|SdRam:comb_47|reduce_or~176 VgaAdapter:comb_718|SdRam:comb_47|reduce_or~177 VgaAdapter:comb_718|SdRam:comb_47|counter[0]~297 VgaAdapter:comb_718|SdRam:comb_47|counter[1]~299 VgaAdapter:comb_718|SdRam:comb_47|counter[2]~301 VgaAdapter:comb_718|SdRam:comb_47|counter[3]~303 VgaAdapter:comb_718|SdRam:comb_47|counter[4]~305 VgaAdapter:comb_718|SdRam:comb_47|counter[5]~307 VgaAdapter:comb_718|SdRam:comb_47|counter[6]~309 VgaAdapter:comb_718|SdRam:comb_47|counter[7]~311 VgaAdapter:comb_718|SdRam:comb_47|counter[8]~313 VgaAdapter:comb_718|SdRam:comb_47|counter[9]~315 VgaAdapter:comb_718|SdRam:comb_47|counter[10]~317 VgaAdapter:comb_718|SdRam:comb_47|counter[11]~319 VgaAdapter:comb_718|SdRam:comb_47|counter[12]~321 VgaAdapter:comb_718|SdRam:comb_47|counter[13]~323 VgaAdapter:comb_718|SdRam:comb_47|counter[14]~324 VgaAdapter:comb_718|SdRam:comb_47|counter[14] } "NODE_NAME" } "" } }  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 3 " "Info: Average interconnect usage is 0% of the available device resources. Peak interconnect usage is 3%." {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: Fitter performed an Auto Fit compilation. Optimizations were skipped to reduce compilation time." {  } {  } 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0}
{ "Warning" "WDAT_PRELIMINARY_TIMING" "EP2C35F672C6 " "Warning: Timing characteristics of device EP2C35F672C6 are preliminary" {  } {  } 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "379 " "Warning: Found 379 output pins without output pin load capacitance assignment" { { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Warning: Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Warning: Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Warning: Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Warning: Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Warning: Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Warning: Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Warning: Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Warning: Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Warning: Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Warning: Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Warning: Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Warning: Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Warning: Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Warning: Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[0\] 0 " "Warning: Pin \"HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[1\] 0 " "Warning: Pin \"HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[2\] 0 " "Warning: Pin \"HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[3\] 0 " "Warning: Pin \"HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[4\] 0 " "Warning: Pin \"HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[5\] 0 " "Warning: Pin \"HEX2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[6\] 0 " "Warning: Pin \"HEX2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[0\] 0 " "Warning: Pin \"HEX3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[1\] 0 " "Warning: Pin \"HEX3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[2\] 0 " "Warning: Pin \"HEX3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[3\] 0 " "Warning: Pin \"HEX3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[4\] 0 " "Warning: Pin \"HEX3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[5\] 0 " "Warning: Pin \"HEX3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[6\] 0 " "Warning: Pin \"HEX3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[0\] 0 " "Warning: Pin \"HEX4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[1\] 0 " "Warning: Pin \"HEX4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[2\] 0 " "Warning: Pin \"HEX4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[3\] 0 " "Warning: Pin \"HEX4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[4\] 0 " "Warning: Pin \"HEX4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[5\] 0 " "Warning: Pin \"HEX4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[6\] 0 " "Warning: Pin \"HEX4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[0\] 0 " "Warning: Pin \"HEX5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[1\] 0 " "Warning: Pin \"HEX5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[2\] 0 " "Warning: Pin \"HEX5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[3\] 0 " "Warning: Pin \"HEX5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[4\] 0 " "Warning: Pin \"HEX5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[5\] 0 " "Warning: Pin \"HEX5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[6\] 0 " "Warning: Pin \"HEX5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[0\] 0 " "Warning: Pin \"HEX6\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[1\] 0 " "Warning: Pin \"HEX6\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[2\] 0 " "Warning: Pin \"HEX6\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[3\] 0 " "Warning: Pin \"HEX6\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[4\] 0 " "Warning: Pin \"HEX6\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[5\] 0 " "Warning: Pin \"HEX6\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[6\] 0 " "Warning: Pin \"HEX6\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[0\] 0 " "Warning: Pin \"HEX7\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[1\] 0 " "Warning: Pin \"HEX7\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[2\] 0 " "Warning: Pin \"HEX7\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[3\] 0 " "Warning: Pin \"HEX7\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[4\] 0 " "Warning: Pin \"HEX7\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[5\] 0 " "Warning: Pin \"HEX7\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[6\] 0 " "Warning: Pin \"HEX7\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[0\] 0 " "Warning: Pin \"LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[1\] 0 " "Warning: Pin \"LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[2\] 0 " "Warning: Pin \"LEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[3\] 0 " "Warning: Pin \"LEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[4\] 0 " "Warning: Pin \"LEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[5\] 0 " "Warning: Pin \"LEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[6\] 0 " "Warning: Pin \"LEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[7\] 0 " "Warning: Pin \"LEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[8\] 0 " "Warning: Pin \"LEDG\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\] 0 " "Warning: Pin \"LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\] 0 " "Warning: Pin \"LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\] 0 " "Warning: Pin \"LEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[3\] 0 " "Warning: Pin \"LEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[4\] 0 " "Warning: Pin \"LEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[5\] 0 " "Warning: Pin \"LEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[6\] 0 " "Warning: Pin \"LEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[7\] 0 " "Warning: Pin \"LEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[8\] 0 " "Warning: Pin \"LEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[9\] 0 " "Warning: Pin \"LEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[10\] 0 " "Warning: Pin \"LEDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[11\] 0 " "Warning: Pin \"LEDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[12\] 0 " "Warning: Pin \"LEDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[13\] 0 " "Warning: Pin \"LEDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[14\] 0 " "Warning: Pin \"LEDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[15\] 0 " "Warning: Pin \"LEDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[16\] 0 " "Warning: Pin \"LEDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[17\] 0 " "Warning: Pin \"LEDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "UART_TXD 0 " "Warning: Pin \"UART_TXD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRDA_TXD 0 " "Warning: Pin \"IRDA_TXD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[0\] 0 " "Warning: Pin \"DRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[1\] 0 " "Warning: Pin \"DRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[2\] 0 " "Warning: Pin \"DRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[3\] 0 " "Warning: Pin \"DRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[4\] 0 " "Warning: Pin \"DRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[5\] 0 " "Warning: Pin \"DRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[6\] 0 " "Warning: Pin \"DRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[7\] 0 " "Warning: Pin \"DRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[8\] 0 " "Warning: Pin \"DRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[9\] 0 " "Warning: Pin \"DRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[10\] 0 " "Warning: Pin \"DRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[11\] 0 " "Warning: Pin \"DRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_LDQM 0 " "Warning: Pin \"DRAM_LDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_UDQM 0 " "Warning: Pin \"DRAM_UDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_WE_N 0 " "Warning: Pin \"DRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CAS_N 0 " "Warning: Pin \"DRAM_CAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_RAS_N 0 " "Warning: Pin \"DRAM_RAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CS_N 0 " "Warning: Pin \"DRAM_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_BA_0 0 " "Warning: Pin \"DRAM_BA_0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_BA_1 0 " "Warning: Pin \"DRAM_BA_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CLK 0 " "Warning: Pin \"DRAM_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CKE 0 " "Warning: Pin \"DRAM_CKE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[0\] 0 " "Warning: Pin \"FL_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[1\] 0 " "Warning: Pin \"FL_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[2\] 0 " "Warning: Pin \"FL_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[3\] 0 " "Warning: Pin \"FL_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[4\] 0 " "Warning: Pin \"FL_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[5\] 0 " "Warning: Pin \"FL_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[6\] 0 " "Warning: Pin \"FL_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[7\] 0 " "Warning: Pin \"FL_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[8\] 0 " "Warning: Pin \"FL_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[9\] 0 " "Warning: Pin \"FL_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[10\] 0 " "Warning: Pin \"FL_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[11\] 0 " "Warning: Pin \"FL_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[12\] 0 " "Warning: Pin \"FL_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[13\] 0 " "Warning: Pin \"FL_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[14\] 0 " "Warning: Pin \"FL_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[15\] 0 " "Warning: Pin \"FL_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[16\] 0 " "Warning: Pin \"FL_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[17\] 0 " "Warning: Pin \"FL_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[18\] 0 " "Warning: Pin \"FL_ADDR\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[19\] 0 " "Warning: Pin \"FL_ADDR\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_WE_N 0 " "Warning: Pin \"FL_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_RST_N 0 " "Warning: Pin \"FL_RST_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_OE_N 0 " "Warning: Pin \"FL_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_CE_N 0 " "Warning: Pin \"FL_CE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[0\] 0 " "Warning: Pin \"SRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[1\] 0 " "Warning: Pin \"SRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[2\] 0 " "Warning: Pin \"SRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[3\] 0 " "Warning: Pin \"SRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[4\] 0 " "Warning: Pin \"SRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[5\] 0 " "Warning: Pin \"SRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[6\] 0 " "Warning: Pin \"SRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[7\] 0 " "Warning: Pin \"SRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[8\] 0 " "Warning: Pin \"SRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[9\] 0 " "Warning: Pin \"SRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[10\] 0 " "Warning: Pin \"SRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[11\] 0 " "Warning: Pin \"SRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[12\] 0 " "Warning: Pin \"SRAM_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[13\] 0 " "Warning: Pin \"SRAM_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[14\] 0 " "Warning: Pin \"SRAM_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[15\] 0 " "Warning: Pin \"SRAM_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[16\] 0 " "Warning: Pin \"SRAM_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[17\] 0 " "Warning: Pin \"SRAM_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_UB_N 0 " "Warning: Pin \"SRAM_UB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_LB_N 0 " "Warning: Pin \"SRAM_LB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_WE_N 0 " "Warning: Pin \"SRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_CE_N 0 " "Warning: Pin \"SRAM_CE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_OE_N 0 " "Warning: Pin \"SRAM_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_ADDR\[0\] 0 " "Warning: Pin \"OTG_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_ADDR\[1\] 0 " "Warning: Pin \"OTG_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_CS_N 0 " "Warning: Pin \"OTG_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_RD_N 0 " "Warning: Pin \"OTG_RD_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_WR_N 0 " "Warning: Pin \"OTG_WR_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_RST_N 0 " "Warning: Pin \"OTG_RST_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_FSPEED 0 " "Warning: Pin \"OTG_FSPEED\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_LSPEED 0 " "Warning: Pin \"OTG_LSPEED\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_INT0 0 " "Warning: Pin \"OTG_INT0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_INT1 0 " "Warning: Pin \"OTG_INT1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DREQ0 0 " "Warning: Pin \"OTG_DREQ0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DREQ1 0 " "Warning: Pin \"OTG_DREQ1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DACK0_N 0 " "Warning: Pin \"OTG_DACK0_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DACK1_N 0 " "Warning: Pin \"OTG_DACK1_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_ON 0 " "Warning: Pin \"LCD_ON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_BLON 0 " "Warning: Pin \"LCD_BLON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RW 0 " "Warning: Pin \"LCD_RW\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_EN 0 " "Warning: Pin \"LCD_EN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RS 0 " "Warning: Pin \"LCD_RS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_CLK 0 " "Warning: Pin \"SD_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "TDO 0 " "Warning: Pin \"TDO\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SCLK 0 " "Warning: Pin \"I2C_SCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_CLK 0 " "Warning: Pin \"VGA_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_HS 0 " "Warning: Pin \"VGA_HS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_VS 0 " "Warning: Pin \"VGA_VS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_BLANK 0 " "Warning: Pin \"VGA_BLANK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_SYNC 0 " "Warning: Pin \"VGA_SYNC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[0\] 0 " "Warning: Pin \"VGA_R\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[1\] 0 " "Warning: Pin \"VGA_R\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[2\] 0 " "Warning: Pin \"VGA_R\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[3\] 0 " "Warning: Pin \"VGA_R\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[4\] 0 " "Warning: Pin \"VGA_R\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[5\] 0 " "Warning: Pin \"VGA_R\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[6\] 0 " "Warning: Pin \"VGA_R\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[7\] 0 " "Warning: Pin \"VGA_R\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[8\] 0 " "Warning: Pin \"VGA_R\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[9\] 0 " "Warning: Pin \"VGA_R\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[0\] 0 " "Warning: Pin \"VGA_G\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[1\] 0 " "Warning: Pin \"VGA_G\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[2\] 0 " "Warning: Pin \"VGA_G\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[3\] 0 " "Warning: Pin \"VGA_G\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[4\] 0 " "Warning: Pin \"VGA_G\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[5\] 0 " "Warning: Pin \"VGA_G\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[6\] 0 " "Warning: Pin \"VGA_G\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[7\] 0 " "Warning: Pin \"VGA_G\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[8\] 0 " "Warning: Pin \"VGA_G\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[9\] 0 " "Warning: Pin \"VGA_G\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[0\] 0 " "Warning: Pin \"VGA_B\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[1\] 0 " "Warning: Pin \"VGA_B\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[2\] 0 " "Warning: Pin \"VGA_B\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[3\] 0 " "Warning: Pin \"VGA_B\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[4\] 0 " "Warning: Pin \"VGA_B\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[5\] 0 " "Warning: Pin \"VGA_B\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[6\] 0 " "Warning: Pin \"VGA_B\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[7\] 0 " "Warning: Pin \"VGA_B\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[8\] 0 " "Warning: Pin \"VGA_B\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[9\] 0 " "Warning: Pin \"VGA_B\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_CMD 0 " "Warning: Pin \"ENET_CMD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_CS_N 0 " "Warning: Pin \"ENET_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_WR_N 0 " "Warning: Pin \"ENET_WR_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_RD_N 0 " "Warning: Pin \"ENET_RD_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_RST_N 0 " "Warning: Pin \"ENET_RST_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_CLK 0 " "Warning: Pin \"ENET_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACDAT 0 " "Warning: Pin \"AUD_DACDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_XCK 0 " "Warning: Pin \"AUD_XCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "TD_RESET 0 " "Warning: Pin \"TD_RESET\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_DAT3 0 " "Warning: Pin \"SD_DAT3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_CMD 0 " "Warning: Pin \"SD_CMD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[0\] 0 " "Warning: Pin \"DRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[1\] 0 " "Warning: Pin \"DRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[2\] 0 " "Warning: Pin \"DRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[3\] 0 " "Warning: Pin \"DRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[4\] 0 " "Warning: Pin \"DRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[5\] 0 " "Warning: Pin \"DRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[6\] 0 " "Warning: Pin \"DRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[7\] 0 " "Warning: Pin \"DRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[8\] 0 " "Warning: Pin \"DRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[9\] 0 " "Warning: Pin \"DRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[10\] 0 " "Warning: Pin \"DRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[11\] 0 " "Warning: Pin \"DRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[12\] 0 " "Warning: Pin \"DRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[13\] 0 " "Warning: Pin \"DRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[14\] 0 " "Warning: Pin \"DRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[15\] 0 " "Warning: Pin \"DRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[0\] 0 " "Warning: Pin \"FL_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[1\] 0 " "Warning: Pin \"FL_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[2\] 0 " "Warning: Pin \"FL_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[3\] 0 " "Warning: Pin \"FL_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[4\] 0 " "Warning: Pin \"FL_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[5\] 0 " "Warning: Pin \"FL_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[6\] 0 " "Warning: Pin \"FL_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[7\] 0 " "Warning: Pin \"FL_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[0\] 0 " "Warning: Pin \"SRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[1\] 0 " "Warning: Pin \"SRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[2\] 0 " "Warning: Pin \"SRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[3\] 0 " "Warning: Pin \"SRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[4\] 0 " "Warning: Pin \"SRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[5\] 0 " "Warning: Pin \"SRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[6\] 0 " "Warning: Pin \"SRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[7\] 0 " "Warning: Pin \"SRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[8\] 0 " "Warning: Pin \"SRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[9\] 0 " "Warning: Pin \"SRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[10\] 0 " "Warning: Pin \"SRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[11\] 0 " "Warning: Pin \"SRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[12\] 0 " "Warning: Pin \"SRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[13\] 0 " "Warning: Pin \"SRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[14\] 0 " "Warning: Pin \"SRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[15\] 0 " "Warning: Pin \"SRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[0\] 0 " "Warning: Pin \"OTG_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[1\] 0 " "Warning: Pin \"OTG_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[2\] 0 " "Warning: Pin \"OTG_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[3\] 0 " "Warning: Pin \"OTG_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[4\] 0 " "Warning: Pin \"OTG_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[5\] 0 " "Warning: Pin \"OTG_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[6\] 0 " "Warning: Pin \"OTG_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[7\] 0 " "Warning: Pin \"OTG_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[8\] 0 " "Warning: Pin \"OTG_DATA\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[9\] 0 " "Warning: Pin \"OTG_DATA\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[10\] 0 " "Warning: Pin \"OTG_DATA\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[11\] 0 " "Warning: Pin \"OTG_DATA\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[12\] 0 " "Warning: Pin \"OTG_DATA\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[13\] 0 " "Warning: Pin \"OTG_DATA\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[14\] 0 " "Warning: Pin \"OTG_DATA\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[15\] 0 " "Warning: Pin \"OTG_DATA\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[0\] 0 " "Warning: Pin \"LCD_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[1\] 0 " "Warning: Pin \"LCD_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[2\] 0 " "Warning: Pin \"LCD_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[3\] 0 " "Warning: Pin \"LCD_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[4\] 0 " "Warning: Pin \"LCD_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[5\] 0 " "Warning: Pin \"LCD_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[6\] 0 " "Warning: Pin \"LCD_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[7\] 0 " "Warning: Pin \"LCD_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_DAT 0 " "Warning: Pin \"SD_DAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SDAT 0 " "Warning: Pin \"I2C_SDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[0\] 0 " "Warning: Pin \"ENET_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[1\] 0 " "Warning: Pin \"ENET_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[2\] 0 " "Warning: Pin \"ENET_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[3\] 0 " "Warning: Pin \"ENET_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[4\] 0 " "Warning: Pin \"ENET_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[5\] 0 " "Warning: Pin \"ENET_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[6\] 0 " "Warning: Pin \"ENET_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[7\] 0 " "Warning: Pin \"ENET_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[8\] 0 " "Warning: Pin \"ENET_DATA\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[9\] 0 " "Warning: Pin \"ENET_DATA\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[10\] 0 " "Warning: Pin \"ENET_DATA\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[11\] 0 " "Warning: Pin \"ENET_DATA\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[12\] 0 " "Warning: Pin \"ENET_DATA\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[13\] 0 " "Warning: Pin \"ENET_DATA\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[14\] 0 " "Warning: Pin \"ENET_DATA\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[15\] 0 " "Warning: Pin \"ENET_DATA\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_ADCLRCK 0 " "Warning: Pin \"AUD_ADCLRCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACLRCK 0 " "Warning: Pin \"AUD_DACLRCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_BCLK 0 " "Warning: Pin \"AUD_BCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[0\] 0 " "Warning: Pin \"GPIO_0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[1\] 0 " "Warning: Pin \"GPIO_0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[2\] 0 " "Warning: Pin \"GPIO_0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[3\] 0 " "Warning: Pin \"GPIO_0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[4\] 0 " "Warning: Pin \"GPIO_0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[5\] 0 " "Warning: Pin \"GPIO_0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[6\] 0 " "Warning: Pin \"GPIO_0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[7\] 0 " "Warning: Pin \"GPIO_0\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[8\] 0 " "Warning: Pin \"GPIO_0\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[9\] 0 " "Warning: Pin \"GPIO_0\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[10\] 0 " "Warning: Pin \"GPIO_0\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[11\] 0 " "Warning: Pin \"GPIO_0\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[12\] 0 " "Warning: Pin \"GPIO_0\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[13\] 0 " "Warning: Pin \"GPIO_0\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[14\] 0 " "Warning: Pin \"GPIO_0\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[15\] 0 " "Warning: Pin \"GPIO_0\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[16\] 0 " "Warning: Pin \"GPIO_0\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[17\] 0 " "Warning: Pin \"GPIO_0\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[18\] 0 " "Warning: Pin \"GPIO_0\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[19\] 0 " "Warning: Pin \"GPIO_0\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[20\] 0 " "Warning: Pin \"GPIO_0\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[21\] 0 " "Warning: Pin \"GPIO_0\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[22\] 0 " "Warning: Pin \"GPIO_0\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[23\] 0 " "Warning: Pin \"GPIO_0\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[24\] 0 " "Warning: Pin \"GPIO_0\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[25\] 0 " "Warning: Pin \"GPIO_0\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[26\] 0 " "Warning: Pin \"GPIO_0\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[27\] 0 " "Warning: Pin \"GPIO_0\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[28\] 0 " "Warning: Pin \"GPIO_0\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[29\] 0 " "Warning: Pin \"GPIO_0\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[30\] 0 " "Warning: Pin \"GPIO_0\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[31\] 0 " "Warning: Pin \"GPIO_0\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[32\] 0 " "Warning: Pin \"GPIO_0\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[33\] 0 " "Warning: Pin \"GPIO_0\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[34\] 0 " "Warning: Pin \"GPIO_0\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[35\] 0 " "Warning: Pin \"GPIO_0\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[0\] 0 " "Warning: Pin \"GPIO_1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[1\] 0 " "Warning: Pin \"GPIO_1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[2\] 0 " "Warning: Pin \"GPIO_1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[3\] 0 " "Warning: Pin \"GPIO_1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[4\] 0 " "Warning: Pin \"GPIO_1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[5\] 0 " "Warning: Pin \"GPIO_1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[6\] 0 " "Warning: Pin \"GPIO_1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[7\] 0 " "Warning: Pin \"GPIO_1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[8\] 0 " "Warning: Pin \"GPIO_1\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[9\] 0 " "Warning: Pin \"GPIO_1\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[10\] 0 " "Warning: Pin \"GPIO_1\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[11\] 0 " "Warning: Pin \"GPIO_1\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[12\] 0 " "Warning: Pin \"GPIO_1\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[13\] 0 " "Warning: Pin \"GPIO_1\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[14\] 0 " "Warning: Pin \"GPIO_1\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[15\] 0 " "Warning: Pin \"GPIO_1\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[16\] 0 " "Warning: Pin \"GPIO_1\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[17\] 0 " "Warning: Pin \"GPIO_1\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[18\] 0 " "Warning: Pin \"GPIO_1\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[19\] 0 " "Warning: Pin \"GPIO_1\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[20\] 0 " "Warning: Pin \"GPIO_1\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[21\] 0 " "Warning: Pin \"GPIO_1\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[22\] 0 " "Warning: Pin \"GPIO_1\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[23\] 0 " "Warning: Pin \"GPIO_1\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[24\] 0 " "Warning: Pin \"GPIO_1\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[25\] 0 " "Warning: Pin \"GPIO_1\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[26\] 0 " "Warning: Pin \"GPIO_1\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[27\] 0 " "Warning: Pin \"GPIO_1\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[28\] 0 " "Warning: Pin \"GPIO_1\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[29\] 0 " "Warning: Pin \"GPIO_1\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[30\] 0 " "Warning: Pin \"GPIO_1\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[31\] 0 " "Warning: Pin \"GPIO_1\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[32\] 0 " "Warning: Pin \"GPIO_1\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[33\] 0 " "Warning: Pin \"GPIO_1\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[34\] 0 " "Warning: Pin \"GPIO_1\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[35\] 0 " "Warning: Pin \"GPIO_1\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0}  } {  } 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0}
{ "Warning" "WFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "143 " "Warning: The following 143 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT3 a permanently enabled " "Info: Pin SD_DAT3 has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 250 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { SD_DAT3 } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { SD_DAT3 } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently enabled " "Info: Pin SD_CMD has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 251 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { SD_CMD } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { SD_CMD } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[0\] a permanently enabled " "Info: Pin FL_DQ\[0\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 212 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { FL_DQ[0] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { FL_DQ[0] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[1\] a permanently enabled " "Info: Pin FL_DQ\[1\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 212 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { FL_DQ[1] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { FL_DQ[1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[2\] a permanently enabled " "Info: Pin FL_DQ\[2\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 212 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { FL_DQ[2] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { FL_DQ[2] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[3\] a permanently enabled " "Info: Pin FL_DQ\[3\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 212 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { FL_DQ[3] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { FL_DQ[3] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[4\] a permanently enabled " "Info: Pin FL_DQ\[4\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 212 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { FL_DQ[4] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { FL_DQ[4] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[5\] a permanently enabled " "Info: Pin FL_DQ\[5\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 212 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { FL_DQ[5] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { FL_DQ[5] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[6\] a permanently enabled " "Info: Pin FL_DQ\[6\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 212 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { FL_DQ[6] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { FL_DQ[6] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[7\] a permanently enabled " "Info: Pin FL_DQ\[7\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 212 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { FL_DQ[7] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { FL_DQ[7] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[0\] a permanently enabled " "Info: Pin SRAM_DQ\[0\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 219 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { SRAM_DQ[0] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { SRAM_DQ[0] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[1\] a permanently enabled " "Info: Pin SRAM_DQ\[1\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 219 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { SRAM_DQ[1] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { SRAM_DQ[1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[2\] a permanently enabled " "Info: Pin SRAM_DQ\[2\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 219 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { SRAM_DQ[2] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { SRAM_DQ[2] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[3\] a permanently enabled " "Info: Pin SRAM_DQ\[3\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 219 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { SRAM_DQ[3] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { SRAM_DQ[3] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[4\] a permanently enabled " "Info: Pin SRAM_DQ\[4\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 219 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { SRAM_DQ[4] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { SRAM_DQ[4] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[5\] a permanently enabled " "Info: Pin SRAM_DQ\[5\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 219 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { SRAM_DQ[5] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { SRAM_DQ[5] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[6\] a permanently enabled " "Info: Pin SRAM_DQ\[6\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 219 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { SRAM_DQ[6] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { SRAM_DQ[6] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[7\] a permanently enabled " "Info: Pin SRAM_DQ\[7\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 219 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { SRAM_DQ[7] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { SRAM_DQ[7] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[8\] a permanently enabled " "Info: Pin SRAM_DQ\[8\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 219 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { SRAM_DQ[8] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { SRAM_DQ[8] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[9\] a permanently enabled " "Info: Pin SRAM_DQ\[9\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 219 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { SRAM_DQ[9] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { SRAM_DQ[9] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[10\] a permanently enabled " "Info: Pin SRAM_DQ\[10\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 219 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { SRAM_DQ[10] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { SRAM_DQ[10] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[11\] a permanently enabled " "Info: Pin SRAM_DQ\[11\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 219 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { SRAM_DQ[11] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { SRAM_DQ[11] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[12\] a permanently enabled " "Info: Pin SRAM_DQ\[12\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 219 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { SRAM_DQ[12] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { SRAM_DQ[12] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[13\] a permanently enabled " "Info: Pin SRAM_DQ\[13\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 219 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { SRAM_DQ[13] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { SRAM_DQ[13] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[14\] a permanently enabled " "Info: Pin SRAM_DQ\[14\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 219 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { SRAM_DQ[14] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { SRAM_DQ[14] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[15\] a permanently enabled " "Info: Pin SRAM_DQ\[15\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 219 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { SRAM_DQ[15] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { SRAM_DQ[15] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[0\] a permanently enabled " "Info: Pin OTG_DATA\[0\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 227 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { OTG_DATA[0] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { OTG_DATA[0] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[1\] a permanently enabled " "Info: Pin OTG_DATA\[1\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 227 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { OTG_DATA[1] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { OTG_DATA[1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[2\] a permanently enabled " "Info: Pin OTG_DATA\[2\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 227 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { OTG_DATA[2] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { OTG_DATA[2] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[3\] a permanently enabled " "Info: Pin OTG_DATA\[3\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 227 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { OTG_DATA[3] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { OTG_DATA[3] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[4\] a permanently enabled " "Info: Pin OTG_DATA\[4\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 227 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { OTG_DATA[4] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { OTG_DATA[4] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[5\] a permanently enabled " "Info: Pin OTG_DATA\[5\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 227 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { OTG_DATA[5] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { OTG_DATA[5] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[6\] a permanently enabled " "Info: Pin OTG_DATA\[6\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 227 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { OTG_DATA[6] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { OTG_DATA[6] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[7\] a permanently enabled " "Info: Pin OTG_DATA\[7\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 227 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { OTG_DATA[7] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { OTG_DATA[7] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[8\] a permanently enabled " "Info: Pin OTG_DATA\[8\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 227 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { OTG_DATA[8] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { OTG_DATA[8] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[9\] a permanently enabled " "Info: Pin OTG_DATA\[9\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 227 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { OTG_DATA[9] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { OTG_DATA[9] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[10\] a permanently enabled " "Info: Pin OTG_DATA\[10\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 227 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { OTG_DATA[10] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { OTG_DATA[10] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[11\] a permanently enabled " "Info: Pin OTG_DATA\[11\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 227 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { OTG_DATA[11] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { OTG_DATA[11] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[12\] a permanently enabled " "Info: Pin OTG_DATA\[12\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 227 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { OTG_DATA[12] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { OTG_DATA[12] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[13\] a permanently enabled " "Info: Pin OTG_DATA\[13\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 227 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { OTG_DATA[13] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { OTG_DATA[13] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[14\] a permanently enabled " "Info: Pin OTG_DATA\[14\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 227 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { OTG_DATA[14] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { OTG_DATA[14] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[15\] a permanently enabled " "Info: Pin OTG_DATA\[15\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 227 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { OTG_DATA[15] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { OTG_DATA[15] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[0\] a permanently enabled " "Info: Pin LCD_DATA\[0\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 242 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { LCD_DATA[0] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { LCD_DATA[0] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[1\] a permanently enabled " "Info: Pin LCD_DATA\[1\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 242 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { LCD_DATA[1] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { LCD_DATA[1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[2\] a permanently enabled " "Info: Pin LCD_DATA\[2\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 242 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { LCD_DATA[2] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { LCD_DATA[2] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[3\] a permanently enabled " "Info: Pin LCD_DATA\[3\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 242 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { LCD_DATA[3] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { LCD_DATA[3] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[4\] a permanently enabled " "Info: Pin LCD_DATA\[4\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 242 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { LCD_DATA[4] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { LCD_DATA[4] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[5\] a permanently enabled " "Info: Pin LCD_DATA\[5\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 242 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { LCD_DATA[5] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { LCD_DATA[5] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[6\] a permanently enabled " "Info: Pin LCD_DATA\[6\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 242 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { LCD_DATA[6] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { LCD_DATA[6] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[7\] a permanently enabled " "Info: Pin LCD_DATA\[7\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 242 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { LCD_DATA[7] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { LCD_DATA[7] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT a permanently enabled " "Info: Pin SD_DAT has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 249 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { SD_DAT } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { SD_DAT } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently enabled " "Info: Pin I2C_SDAT has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 254 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { I2C_SDAT } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { I2C_SDAT } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[0\] a permanently enabled " "Info: Pin ENET_DATA\[0\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 274 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[0\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { ENET_DATA[0] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { ENET_DATA[0] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[1\] a permanently enabled " "Info: Pin ENET_DATA\[1\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 274 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[1\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { ENET_DATA[1] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { ENET_DATA[1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[2\] a permanently enabled " "Info: Pin ENET_DATA\[2\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 274 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[2\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { ENET_DATA[2] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { ENET_DATA[2] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[3\] a permanently enabled " "Info: Pin ENET_DATA\[3\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 274 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[3\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { ENET_DATA[3] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { ENET_DATA[3] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[4\] a permanently enabled " "Info: Pin ENET_DATA\[4\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 274 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[4\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { ENET_DATA[4] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { ENET_DATA[4] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[5\] a permanently enabled " "Info: Pin ENET_DATA\[5\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 274 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[5\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { ENET_DATA[5] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { ENET_DATA[5] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[6\] a permanently enabled " "Info: Pin ENET_DATA\[6\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 274 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[6\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { ENET_DATA[6] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { ENET_DATA[6] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[7\] a permanently enabled " "Info: Pin ENET_DATA\[7\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 274 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[7\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { ENET_DATA[7] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { ENET_DATA[7] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[8\] a permanently enabled " "Info: Pin ENET_DATA\[8\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 274 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[8\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { ENET_DATA[8] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { ENET_DATA[8] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[9\] a permanently enabled " "Info: Pin ENET_DATA\[9\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 274 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[9\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { ENET_DATA[9] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { ENET_DATA[9] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[10\] a permanently enabled " "Info: Pin ENET_DATA\[10\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 274 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[10\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { ENET_DATA[10] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { ENET_DATA[10] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[11\] a permanently enabled " "Info: Pin ENET_DATA\[11\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 274 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[11\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { ENET_DATA[11] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { ENET_DATA[11] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[12\] a permanently enabled " "Info: Pin ENET_DATA\[12\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 274 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[12\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { ENET_DATA[12] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { ENET_DATA[12] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[13\] a permanently enabled " "Info: Pin ENET_DATA\[13\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 274 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[13\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { ENET_DATA[13] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { ENET_DATA[13] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[14\] a permanently enabled " "Info: Pin ENET_DATA\[14\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 274 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[14\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { ENET_DATA[14] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { ENET_DATA[14] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[15\] a permanently enabled " "Info: Pin ENET_DATA\[15\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 274 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[15\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { ENET_DATA[15] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { ENET_DATA[15] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently enabled " "Info: Pin AUD_ADCLRCK has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 283 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { AUD_ADCLRCK } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently enabled " "Info: Pin AUD_DACLRCK has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 285 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { AUD_DACLRCK } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently enabled " "Info: Pin AUD_BCLK has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 287 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { AUD_BCLK } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { AUD_BCLK } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently enabled " "Info: Pin GPIO_0\[0\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 295 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_0[0] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_0[0] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently enabled " "Info: Pin GPIO_0\[1\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 295 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_0[1] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_0[1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently enabled " "Info: Pin GPIO_0\[2\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 295 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_0[2] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_0[2] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently enabled " "Info: Pin GPIO_0\[3\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 295 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_0[3] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_0[3] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently enabled " "Info: Pin GPIO_0\[4\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 295 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_0[4] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_0[4] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently enabled " "Info: Pin GPIO_0\[5\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 295 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_0[5] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_0[5] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently enabled " "Info: Pin GPIO_0\[6\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 295 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_0[6] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_0[6] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently enabled " "Info: Pin GPIO_0\[7\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 295 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_0[7] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_0[7] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently enabled " "Info: Pin GPIO_0\[8\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 295 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_0[8] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_0[8] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently enabled " "Info: Pin GPIO_0\[9\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 295 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_0[9] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_0[9] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently enabled " "Info: Pin GPIO_0\[10\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 295 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_0[10] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_0[10] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently enabled " "Info: Pin GPIO_0\[11\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 295 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_0[11] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_0[11] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently enabled " "Info: Pin GPIO_0\[12\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 295 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_0[12] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_0[12] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently enabled " "Info: Pin GPIO_0\[13\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 295 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_0[13] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_0[13] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently enabled " "Info: Pin GPIO_0\[14\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 295 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_0[14] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_0[14] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently enabled " "Info: Pin GPIO_0\[15\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 295 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_0[15] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_0[15] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently enabled " "Info: Pin GPIO_0\[16\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 295 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_0[16] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_0[16] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently enabled " "Info: Pin GPIO_0\[17\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 295 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_0[17] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_0[17] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently enabled " "Info: Pin GPIO_0\[18\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 295 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_0[18] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_0[18] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently enabled " "Info: Pin GPIO_0\[19\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 295 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_0[19] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_0[19] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently enabled " "Info: Pin GPIO_0\[20\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 295 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_0[20] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_0[20] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently enabled " "Info: Pin GPIO_0\[21\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 295 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_0[21] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_0[21] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently enabled " "Info: Pin GPIO_0\[22\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 295 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_0[22] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_0[22] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently enabled " "Info: Pin GPIO_0\[23\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 295 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_0[23] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_0[23] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently enabled " "Info: Pin GPIO_0\[24\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 295 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_0[24] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_0[24] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently enabled " "Info: Pin GPIO_0\[25\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 295 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_0[25] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_0[25] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently enabled " "Info: Pin GPIO_0\[26\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 295 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_0[26] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_0[26] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently enabled " "Info: Pin GPIO_0\[27\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 295 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_0[27] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_0[27] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently enabled " "Info: Pin GPIO_0\[28\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 295 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_0[28] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_0[28] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently enabled " "Info: Pin GPIO_0\[29\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 295 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_0[29] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_0[29] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently enabled " "Info: Pin GPIO_0\[30\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 295 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_0[30] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_0[30] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently enabled " "Info: Pin GPIO_0\[31\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 295 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_0[31] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_0[31] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently enabled " "Info: Pin GPIO_0\[32\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 295 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_0[32] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_0[32] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently enabled " "Info: Pin GPIO_0\[33\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 295 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_0[33] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_0[33] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently enabled " "Info: Pin GPIO_0\[34\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 295 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_0[34] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_0[34] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently enabled " "Info: Pin GPIO_0\[35\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 295 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_0[35] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_0[35] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently enabled " "Info: Pin GPIO_1\[0\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 296 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_1[0] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_1[0] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently enabled " "Info: Pin GPIO_1\[1\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 296 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_1[1] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_1[1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently enabled " "Info: Pin GPIO_1\[2\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 296 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_1[2] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_1[2] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently enabled " "Info: Pin GPIO_1\[3\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 296 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_1[3] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_1[3] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently enabled " "Info: Pin GPIO_1\[4\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 296 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_1[4] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_1[4] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently enabled " "Info: Pin GPIO_1\[5\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 296 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_1[5] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_1[5] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently enabled " "Info: Pin GPIO_1\[6\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 296 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_1[6] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_1[6] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently enabled " "Info: Pin GPIO_1\[7\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 296 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_1[7] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_1[7] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently enabled " "Info: Pin GPIO_1\[8\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 296 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_1[8] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_1[8] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently enabled " "Info: Pin GPIO_1\[9\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 296 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_1[9] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_1[9] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently enabled " "Info: Pin GPIO_1\[10\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 296 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_1[10] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_1[10] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently enabled " "Info: Pin GPIO_1\[11\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 296 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_1[11] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_1[11] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently enabled " "Info: Pin GPIO_1\[12\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 296 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_1[12] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_1[12] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently enabled " "Info: Pin GPIO_1\[13\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 296 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_1[13] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_1[13] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently enabled " "Info: Pin GPIO_1\[14\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 296 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_1[14] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_1[14] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently enabled " "Info: Pin GPIO_1\[15\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 296 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_1[15] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_1[15] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently enabled " "Info: Pin GPIO_1\[16\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 296 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_1[16] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_1[16] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently enabled " "Info: Pin GPIO_1\[17\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 296 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_1[17] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_1[17] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently enabled " "Info: Pin GPIO_1\[18\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 296 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_1[18] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_1[18] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently enabled " "Info: Pin GPIO_1\[19\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 296 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_1[19] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_1[19] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently enabled " "Info: Pin GPIO_1\[20\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 296 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_1[20] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_1[20] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently enabled " "Info: Pin GPIO_1\[21\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 296 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_1[21] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_1[21] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently enabled " "Info: Pin GPIO_1\[22\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 296 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_1[22] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_1[22] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently enabled " "Info: Pin GPIO_1\[23\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 296 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_1[23] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_1[23] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently enabled " "Info: Pin GPIO_1\[24\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 296 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_1[24] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_1[24] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently enabled " "Info: Pin GPIO_1\[25\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 296 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_1[25] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_1[25] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently enabled " "Info: Pin GPIO_1\[26\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 296 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_1[26] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_1[26] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently enabled " "Info: Pin GPIO_1\[27\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 296 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_1[27] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_1[27] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently enabled " "Info: Pin GPIO_1\[28\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 296 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_1[28] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_1[28] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently enabled " "Info: Pin GPIO_1\[29\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 296 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_1[29] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_1[29] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently enabled " "Info: Pin GPIO_1\[30\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 296 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_1[30] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_1[30] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently enabled " "Info: Pin GPIO_1\[31\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 296 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_1[31] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_1[31] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently enabled " "Info: Pin GPIO_1\[32\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 296 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_1[32] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_1[32] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently enabled " "Info: Pin GPIO_1\[33\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 296 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_1[33] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_1[33] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently enabled " "Info: Pin GPIO_1\[34\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 296 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_1[34] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_1[34] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently enabled " "Info: Pin GPIO_1\[35\] has a permanently enabled output enable" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 296 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_1[35] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_1[35] } "NODE_NAME" } }  } 0}  } {  } 0}
{ "Warning" "WFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "328 " "Warning: The following 328 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[0\] GND " "Info: Pin HEX0\[0\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 181 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { HEX0[0] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { HEX0[0] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[1\] GND " "Info: Pin HEX0\[1\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 181 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { HEX0[1] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { HEX0[1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[2\] GND " "Info: Pin HEX0\[2\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 181 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { HEX0[2] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { HEX0[2] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[3\] GND " "Info: Pin HEX0\[3\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 181 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { HEX0[3] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { HEX0[3] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[4\] GND " "Info: Pin HEX0\[4\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 181 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { HEX0[4] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { HEX0[4] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[5\] GND " "Info: Pin HEX0\[5\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 181 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { HEX0[5] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { HEX0[5] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[6\] GND " "Info: Pin HEX0\[6\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 181 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { HEX0[6] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { HEX0[6] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[0\] GND " "Info: Pin HEX1\[0\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 182 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { HEX1[0] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { HEX1[0] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[1\] GND " "Info: Pin HEX1\[1\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 182 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { HEX1[1] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { HEX1[1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[2\] GND " "Info: Pin HEX1\[2\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 182 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { HEX1[2] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { HEX1[2] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[3\] GND " "Info: Pin HEX1\[3\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 182 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { HEX1[3] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { HEX1[3] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[4\] GND " "Info: Pin HEX1\[4\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 182 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { HEX1[4] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { HEX1[4] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[5\] GND " "Info: Pin HEX1\[5\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 182 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { HEX1[5] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { HEX1[5] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[6\] GND " "Info: Pin HEX1\[6\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 182 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { HEX1[6] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { HEX1[6] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[0\] GND " "Info: Pin HEX2\[0\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 183 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { HEX2[0] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { HEX2[0] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[1\] GND " "Info: Pin HEX2\[1\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 183 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { HEX2[1] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { HEX2[1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[2\] GND " "Info: Pin HEX2\[2\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 183 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { HEX2[2] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { HEX2[2] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[3\] GND " "Info: Pin HEX2\[3\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 183 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { HEX2[3] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { HEX2[3] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[4\] GND " "Info: Pin HEX2\[4\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 183 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { HEX2[4] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { HEX2[4] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[5\] GND " "Info: Pin HEX2\[5\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 183 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { HEX2[5] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { HEX2[5] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[6\] GND " "Info: Pin HEX2\[6\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 183 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { HEX2[6] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { HEX2[6] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[0\] GND " "Info: Pin HEX3\[0\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 184 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { HEX3[0] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { HEX3[0] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[1\] GND " "Info: Pin HEX3\[1\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 184 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { HEX3[1] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { HEX3[1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[2\] GND " "Info: Pin HEX3\[2\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 184 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { HEX3[2] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { HEX3[2] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[3\] GND " "Info: Pin HEX3\[3\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 184 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { HEX3[3] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { HEX3[3] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[4\] GND " "Info: Pin HEX3\[4\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 184 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { HEX3[4] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { HEX3[4] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[5\] GND " "Info: Pin HEX3\[5\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 184 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { HEX3[5] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { HEX3[5] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[6\] GND " "Info: Pin HEX3\[6\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 184 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { HEX3[6] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { HEX3[6] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[0\] GND " "Info: Pin HEX4\[0\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 185 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { HEX4[0] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { HEX4[0] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[1\] GND " "Info: Pin HEX4\[1\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 185 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { HEX4[1] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { HEX4[1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[2\] GND " "Info: Pin HEX4\[2\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 185 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { HEX4[2] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { HEX4[2] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[3\] GND " "Info: Pin HEX4\[3\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 185 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { HEX4[3] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { HEX4[3] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[4\] GND " "Info: Pin HEX4\[4\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 185 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { HEX4[4] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { HEX4[4] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[5\] GND " "Info: Pin HEX4\[5\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 185 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { HEX4[5] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { HEX4[5] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[6\] GND " "Info: Pin HEX4\[6\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 185 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { HEX4[6] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { HEX4[6] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[0\] GND " "Info: Pin HEX5\[0\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 186 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { HEX5[0] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { HEX5[0] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[1\] GND " "Info: Pin HEX5\[1\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 186 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { HEX5[1] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { HEX5[1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[2\] GND " "Info: Pin HEX5\[2\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 186 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { HEX5[2] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { HEX5[2] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[3\] GND " "Info: Pin HEX5\[3\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 186 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { HEX5[3] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { HEX5[3] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[4\] GND " "Info: Pin HEX5\[4\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 186 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { HEX5[4] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { HEX5[4] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[5\] GND " "Info: Pin HEX5\[5\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 186 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { HEX5[5] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { HEX5[5] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[6\] GND " "Info: Pin HEX5\[6\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 186 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { HEX5[6] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { HEX5[6] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX6\[0\] GND " "Info: Pin HEX6\[0\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 187 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[0\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { HEX6[0] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { HEX6[0] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX6\[1\] GND " "Info: Pin HEX6\[1\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 187 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[1\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { HEX6[1] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { HEX6[1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX6\[2\] GND " "Info: Pin HEX6\[2\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 187 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[2\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { HEX6[2] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { HEX6[2] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX6\[3\] GND " "Info: Pin HEX6\[3\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 187 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[3\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { HEX6[3] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { HEX6[3] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX6\[4\] GND " "Info: Pin HEX6\[4\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 187 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[4\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { HEX6[4] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { HEX6[4] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX6\[5\] GND " "Info: Pin HEX6\[5\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 187 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[5\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { HEX6[5] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { HEX6[5] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX6\[6\] GND " "Info: Pin HEX6\[6\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 187 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[6\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { HEX6[6] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { HEX6[6] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX7\[0\] GND " "Info: Pin HEX7\[0\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 188 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[0\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { HEX7[0] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { HEX7[0] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX7\[1\] GND " "Info: Pin HEX7\[1\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 188 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[1\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { HEX7[1] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { HEX7[1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX7\[2\] GND " "Info: Pin HEX7\[2\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 188 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[2\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { HEX7[2] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { HEX7[2] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX7\[3\] GND " "Info: Pin HEX7\[3\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 188 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[3\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { HEX7[3] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { HEX7[3] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX7\[4\] GND " "Info: Pin HEX7\[4\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 188 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[4\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { HEX7[4] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { HEX7[4] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX7\[5\] GND " "Info: Pin HEX7\[5\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 188 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[5\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { HEX7[5] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { HEX7[5] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX7\[6\] GND " "Info: Pin HEX7\[6\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 188 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[6\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { HEX7[6] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { HEX7[6] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[0\] VCC " "Info: Pin LEDG\[0\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 190 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[0\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { LEDG[0] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { LEDG[0] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[1\] VCC " "Info: Pin LEDG\[1\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 190 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[1\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { LEDG[1] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { LEDG[1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[2\] VCC " "Info: Pin LEDG\[2\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 190 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[2\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { LEDG[2] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { LEDG[2] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[3\] VCC " "Info: Pin LEDG\[3\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 190 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[3\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { LEDG[3] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { LEDG[3] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[4\] VCC " "Info: Pin LEDG\[4\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 190 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[4\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { LEDG[4] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { LEDG[4] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[5\] VCC " "Info: Pin LEDG\[5\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 190 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { LEDG[5] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { LEDG[5] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[6\] VCC " "Info: Pin LEDG\[6\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 190 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { LEDG[6] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { LEDG[6] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[7\] VCC " "Info: Pin LEDG\[7\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 190 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[7\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { LEDG[7] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { LEDG[7] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[8\] VCC " "Info: Pin LEDG\[8\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 190 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { LEDG[8] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { LEDG[8] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[0\] VCC " "Info: Pin LEDR\[0\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 191 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { LEDR[0] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { LEDR[0] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[1\] VCC " "Info: Pin LEDR\[1\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 191 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { LEDR[1] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { LEDR[1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[2\] VCC " "Info: Pin LEDR\[2\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 191 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { LEDR[2] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { LEDR[2] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[3\] VCC " "Info: Pin LEDR\[3\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 191 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { LEDR[3] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { LEDR[3] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[4\] VCC " "Info: Pin LEDR\[4\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 191 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { LEDR[4] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { LEDR[4] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[5\] VCC " "Info: Pin LEDR\[5\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 191 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { LEDR[5] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { LEDR[5] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[6\] VCC " "Info: Pin LEDR\[6\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 191 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { LEDR[6] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { LEDR[6] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[7\] VCC " "Info: Pin LEDR\[7\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 191 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { LEDR[7] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { LEDR[7] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[8\] VCC " "Info: Pin LEDR\[8\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 191 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { LEDR[8] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { LEDR[8] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[9\] VCC " "Info: Pin LEDR\[9\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 191 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { LEDR[9] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { LEDR[9] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[10\] VCC " "Info: Pin LEDR\[10\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 191 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[10\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { LEDR[10] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { LEDR[10] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[11\] VCC " "Info: Pin LEDR\[11\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 191 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[11\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { LEDR[11] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { LEDR[11] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[12\] VCC " "Info: Pin LEDR\[12\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 191 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[12\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { LEDR[12] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { LEDR[12] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[13\] VCC " "Info: Pin LEDR\[13\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 191 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[13\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { LEDR[13] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { LEDR[13] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[14\] VCC " "Info: Pin LEDR\[14\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 191 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[14\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { LEDR[14] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { LEDR[14] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[15\] VCC " "Info: Pin LEDR\[15\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 191 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[15\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { LEDR[15] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { LEDR[15] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[16\] VCC " "Info: Pin LEDR\[16\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 191 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[16\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { LEDR[16] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { LEDR[16] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[17\] VCC " "Info: Pin LEDR\[17\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 191 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[17\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { LEDR[17] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { LEDR[17] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "UART_TXD GND " "Info: Pin UART_TXD has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 193 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { UART_TXD } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { UART_TXD } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "IRDA_TXD GND " "Info: Pin IRDA_TXD has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 196 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { IRDA_TXD } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { IRDA_TXD } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[11\] GND " "Info: Pin DRAM_ADDR\[11\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 200 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { DRAM_ADDR[11] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { DRAM_ADDR[11] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_LDQM GND " "Info: Pin DRAM_LDQM has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 201 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { DRAM_LDQM } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { DRAM_LDQM } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_UDQM GND " "Info: Pin DRAM_UDQM has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 202 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { DRAM_UDQM } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { DRAM_UDQM } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_BA_0 GND " "Info: Pin DRAM_BA_0 has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 207 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "DRAM_BA_0" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { DRAM_BA_0 } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { DRAM_BA_0 } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_BA_1 GND " "Info: Pin DRAM_BA_1 has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 208 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "DRAM_BA_1" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { DRAM_BA_1 } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { DRAM_BA_1 } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_CKE VCC " "Info: Pin DRAM_CKE has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 210 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { DRAM_CKE } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { DRAM_CKE } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[0\] GND " "Info: Pin FL_ADDR\[0\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 213 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { FL_ADDR[0] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { FL_ADDR[0] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[1\] GND " "Info: Pin FL_ADDR\[1\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 213 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { FL_ADDR[1] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { FL_ADDR[1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[2\] GND " "Info: Pin FL_ADDR\[2\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 213 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { FL_ADDR[2] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { FL_ADDR[2] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[3\] GND " "Info: Pin FL_ADDR\[3\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 213 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { FL_ADDR[3] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { FL_ADDR[3] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[4\] GND " "Info: Pin FL_ADDR\[4\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 213 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { FL_ADDR[4] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { FL_ADDR[4] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[5\] GND " "Info: Pin FL_ADDR\[5\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 213 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { FL_ADDR[5] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { FL_ADDR[5] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[6\] GND " "Info: Pin FL_ADDR\[6\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 213 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { FL_ADDR[6] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { FL_ADDR[6] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[7\] GND " "Info: Pin FL_ADDR\[7\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 213 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { FL_ADDR[7] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { FL_ADDR[7] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[8\] GND " "Info: Pin FL_ADDR\[8\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 213 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { FL_ADDR[8] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { FL_ADDR[8] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[9\] GND " "Info: Pin FL_ADDR\[9\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 213 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { FL_ADDR[9] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { FL_ADDR[9] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[10\] GND " "Info: Pin FL_ADDR\[10\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 213 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { FL_ADDR[10] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { FL_ADDR[10] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[11\] GND " "Info: Pin FL_ADDR\[11\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 213 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { FL_ADDR[11] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { FL_ADDR[11] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[12\] GND " "Info: Pin FL_ADDR\[12\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 213 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { FL_ADDR[12] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { FL_ADDR[12] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[13\] GND " "Info: Pin FL_ADDR\[13\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 213 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { FL_ADDR[13] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { FL_ADDR[13] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[14\] GND " "Info: Pin FL_ADDR\[14\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 213 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { FL_ADDR[14] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { FL_ADDR[14] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[15\] GND " "Info: Pin FL_ADDR\[15\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 213 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { FL_ADDR[15] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { FL_ADDR[15] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[16\] GND " "Info: Pin FL_ADDR\[16\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 213 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { FL_ADDR[16] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { FL_ADDR[16] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[17\] GND " "Info: Pin FL_ADDR\[17\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 213 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { FL_ADDR[17] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { FL_ADDR[17] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[18\] GND " "Info: Pin FL_ADDR\[18\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 213 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { FL_ADDR[18] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { FL_ADDR[18] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[19\] GND " "Info: Pin FL_ADDR\[19\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 213 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { FL_ADDR[19] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { FL_ADDR[19] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_WE_N GND " "Info: Pin FL_WE_N has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 214 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { FL_WE_N } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { FL_WE_N } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_RST_N GND " "Info: Pin FL_RST_N has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 215 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { FL_RST_N } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { FL_RST_N } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_OE_N GND " "Info: Pin FL_OE_N has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 216 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { FL_OE_N } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { FL_OE_N } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_CE_N GND " "Info: Pin FL_CE_N has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 217 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { FL_CE_N } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { FL_CE_N } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_ADDR\[0\] GND " "Info: Pin SRAM_ADDR\[0\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 220 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { SRAM_ADDR[0] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { SRAM_ADDR[0] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_ADDR\[1\] GND " "Info: Pin SRAM_ADDR\[1\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 220 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { SRAM_ADDR[1] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { SRAM_ADDR[1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_ADDR\[2\] GND " "Info: Pin SRAM_ADDR\[2\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 220 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { SRAM_ADDR[2] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { SRAM_ADDR[2] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_ADDR\[3\] GND " "Info: Pin SRAM_ADDR\[3\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 220 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { SRAM_ADDR[3] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { SRAM_ADDR[3] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_ADDR\[4\] GND " "Info: Pin SRAM_ADDR\[4\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 220 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { SRAM_ADDR[4] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { SRAM_ADDR[4] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_ADDR\[5\] GND " "Info: Pin SRAM_ADDR\[5\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 220 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { SRAM_ADDR[5] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { SRAM_ADDR[5] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_ADDR\[6\] GND " "Info: Pin SRAM_ADDR\[6\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 220 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { SRAM_ADDR[6] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { SRAM_ADDR[6] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_ADDR\[7\] GND " "Info: Pin SRAM_ADDR\[7\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 220 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { SRAM_ADDR[7] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { SRAM_ADDR[7] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_ADDR\[8\] GND " "Info: Pin SRAM_ADDR\[8\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 220 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { SRAM_ADDR[8] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { SRAM_ADDR[8] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_ADDR\[9\] GND " "Info: Pin SRAM_ADDR\[9\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 220 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { SRAM_ADDR[9] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { SRAM_ADDR[9] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_ADDR\[10\] GND " "Info: Pin SRAM_ADDR\[10\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 220 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { SRAM_ADDR[10] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { SRAM_ADDR[10] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_ADDR\[11\] GND " "Info: Pin SRAM_ADDR\[11\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 220 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { SRAM_ADDR[11] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { SRAM_ADDR[11] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_ADDR\[12\] GND " "Info: Pin SRAM_ADDR\[12\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 220 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { SRAM_ADDR[12] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { SRAM_ADDR[12] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_ADDR\[13\] GND " "Info: Pin SRAM_ADDR\[13\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 220 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { SRAM_ADDR[13] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { SRAM_ADDR[13] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_ADDR\[14\] GND " "Info: Pin SRAM_ADDR\[14\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 220 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { SRAM_ADDR[14] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { SRAM_ADDR[14] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_ADDR\[15\] GND " "Info: Pin SRAM_ADDR\[15\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 220 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { SRAM_ADDR[15] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { SRAM_ADDR[15] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_ADDR\[16\] GND " "Info: Pin SRAM_ADDR\[16\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 220 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { SRAM_ADDR[16] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { SRAM_ADDR[16] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_ADDR\[17\] GND " "Info: Pin SRAM_ADDR\[17\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 220 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { SRAM_ADDR[17] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { SRAM_ADDR[17] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_UB_N GND " "Info: Pin SRAM_UB_N has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 221 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { SRAM_UB_N } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { SRAM_UB_N } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_LB_N GND " "Info: Pin SRAM_LB_N has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 222 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { SRAM_LB_N } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { SRAM_LB_N } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_WE_N GND " "Info: Pin SRAM_WE_N has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 223 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { SRAM_WE_N } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { SRAM_WE_N } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_CE_N GND " "Info: Pin SRAM_CE_N has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 224 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { SRAM_CE_N } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { SRAM_CE_N } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_OE_N GND " "Info: Pin SRAM_OE_N has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 225 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { SRAM_OE_N } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { SRAM_OE_N } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_ADDR\[0\] GND " "Info: Pin OTG_ADDR\[0\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 228 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { OTG_ADDR[0] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { OTG_ADDR[0] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_ADDR\[1\] GND " "Info: Pin OTG_ADDR\[1\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 228 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { OTG_ADDR[1] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { OTG_ADDR[1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_CS_N GND " "Info: Pin OTG_CS_N has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 229 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { OTG_CS_N } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { OTG_CS_N } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_RD_N GND " "Info: Pin OTG_RD_N has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 230 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "OTG_RD_N" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { OTG_RD_N } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { OTG_RD_N } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_WR_N GND " "Info: Pin OTG_WR_N has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 231 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "OTG_WR_N" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { OTG_WR_N } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { OTG_WR_N } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_RST_N GND " "Info: Pin OTG_RST_N has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 232 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { OTG_RST_N } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { OTG_RST_N } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_FSPEED GND " "Info: Pin OTG_FSPEED has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 233 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { OTG_FSPEED } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { OTG_FSPEED } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_LSPEED GND " "Info: Pin OTG_LSPEED has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 234 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { OTG_LSPEED } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { OTG_LSPEED } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_INT0 GND " "Info: Pin OTG_INT0 has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 235 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "OTG_INT0" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { OTG_INT0 } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { OTG_INT0 } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_INT1 GND " "Info: Pin OTG_INT1 has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 236 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "OTG_INT1" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { OTG_INT1 } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { OTG_INT1 } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DREQ0 GND " "Info: Pin OTG_DREQ0 has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 237 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "OTG_DREQ0" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { OTG_DREQ0 } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { OTG_DREQ0 } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DREQ1 GND " "Info: Pin OTG_DREQ1 has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 238 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "OTG_DREQ1" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { OTG_DREQ1 } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { OTG_DREQ1 } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DACK0_N GND " "Info: Pin OTG_DACK0_N has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 239 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "OTG_DACK0_N" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { OTG_DACK0_N } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { OTG_DACK0_N } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DACK1_N GND " "Info: Pin OTG_DACK1_N has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 240 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "OTG_DACK1_N" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { OTG_DACK1_N } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { OTG_DACK1_N } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_ON VCC " "Info: Pin LCD_ON has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 243 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { LCD_ON } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { LCD_ON } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_BLON VCC " "Info: Pin LCD_BLON has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 244 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { LCD_BLON } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { LCD_BLON } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_RW GND " "Info: Pin LCD_RW has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 245 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { LCD_RW } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { LCD_RW } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_EN GND " "Info: Pin LCD_EN has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 246 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { LCD_EN } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { LCD_EN } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_RS GND " "Info: Pin LCD_RS has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 247 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { LCD_RS } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { LCD_RS } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SD_CLK GND " "Info: Pin SD_CLK has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 252 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { SD_CLK } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { SD_CLK } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "TDO GND " "Info: Pin TDO has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 263 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "TDO" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { TDO } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { TDO } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "I2C_SCLK GND " "Info: Pin I2C_SCLK has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 255 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { I2C_SCLK } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { I2C_SCLK } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_SYNC VCC " "Info: Pin VGA_SYNC has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 269 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "VGA_SYNC" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { VGA_SYNC } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { VGA_SYNC } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_R\[0\] GND " "Info: Pin VGA_R\[0\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 270 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { VGA_R[0] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { VGA_R[0] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_R\[1\] GND " "Info: Pin VGA_R\[1\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 270 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { VGA_R[1] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { VGA_R[1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_R\[2\] GND " "Info: Pin VGA_R\[2\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 270 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { VGA_R[2] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { VGA_R[2] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_R\[3\] GND " "Info: Pin VGA_R\[3\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 270 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { VGA_R[3] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { VGA_R[3] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_R\[4\] GND " "Info: Pin VGA_R\[4\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 270 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { VGA_R[4] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { VGA_R[4] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_G\[0\] GND " "Info: Pin VGA_G\[0\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 271 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { VGA_G[0] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { VGA_G[0] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_G\[1\] GND " "Info: Pin VGA_G\[1\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 271 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { VGA_G[1] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { VGA_G[1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_G\[2\] GND " "Info: Pin VGA_G\[2\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 271 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { VGA_G[2] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { VGA_G[2] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_G\[3\] GND " "Info: Pin VGA_G\[3\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 271 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { VGA_G[3] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { VGA_G[3] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_G\[4\] GND " "Info: Pin VGA_G\[4\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 271 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { VGA_G[4] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { VGA_G[4] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_B\[0\] GND " "Info: Pin VGA_B\[0\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 272 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { VGA_B[0] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { VGA_B[0] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_B\[1\] GND " "Info: Pin VGA_B\[1\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 272 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { VGA_B[1] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { VGA_B[1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_B\[2\] GND " "Info: Pin VGA_B\[2\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 272 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { VGA_B[2] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { VGA_B[2] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_B\[3\] GND " "Info: Pin VGA_B\[3\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 272 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { VGA_B[3] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { VGA_B[3] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_B\[4\] GND " "Info: Pin VGA_B\[4\] has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 272 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { VGA_B[4] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { VGA_B[4] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_CMD GND " "Info: Pin ENET_CMD has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 275 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "ENET_CMD" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { ENET_CMD } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { ENET_CMD } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_CS_N GND " "Info: Pin ENET_CS_N has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 276 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "ENET_CS_N" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { ENET_CS_N } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { ENET_CS_N } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_WR_N GND " "Info: Pin ENET_WR_N has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 277 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "ENET_WR_N" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { ENET_WR_N } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { ENET_WR_N } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_RD_N GND " "Info: Pin ENET_RD_N has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 278 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "ENET_RD_N" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { ENET_RD_N } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { ENET_RD_N } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_RST_N GND " "Info: Pin ENET_RST_N has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 279 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "ENET_RST_N" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { ENET_RST_N } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { ENET_RST_N } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_CLK GND " "Info: Pin ENET_CLK has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 281 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "ENET_CLK" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { ENET_CLK } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { ENET_CLK } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "AUD_DACDAT GND " "Info: Pin AUD_DACDAT has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 286 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { AUD_DACDAT } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { AUD_DACDAT } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "AUD_XCK GND " "Info: Pin AUD_XCK has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 288 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { AUD_XCK } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { AUD_XCK } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "TD_RESET GND " "Info: Pin TD_RESET has GND driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 293 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "TD_RESET" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { TD_RESET } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { TD_RESET } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SD_DAT3 VCC " "Info: Pin SD_DAT3 has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 250 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { SD_DAT3 } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { SD_DAT3 } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SD_CMD VCC " "Info: Pin SD_CMD has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 251 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { SD_CMD } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { SD_CMD } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_DQ\[0\] VCC " "Info: Pin FL_DQ\[0\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 212 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { FL_DQ[0] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { FL_DQ[0] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_DQ\[1\] VCC " "Info: Pin FL_DQ\[1\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 212 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { FL_DQ[1] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { FL_DQ[1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_DQ\[2\] VCC " "Info: Pin FL_DQ\[2\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 212 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { FL_DQ[2] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { FL_DQ[2] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_DQ\[3\] VCC " "Info: Pin FL_DQ\[3\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 212 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { FL_DQ[3] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { FL_DQ[3] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_DQ\[4\] VCC " "Info: Pin FL_DQ\[4\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 212 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { FL_DQ[4] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { FL_DQ[4] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_DQ\[5\] VCC " "Info: Pin FL_DQ\[5\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 212 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { FL_DQ[5] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { FL_DQ[5] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_DQ\[6\] VCC " "Info: Pin FL_DQ\[6\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 212 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { FL_DQ[6] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { FL_DQ[6] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_DQ\[7\] VCC " "Info: Pin FL_DQ\[7\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 212 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { FL_DQ[7] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { FL_DQ[7] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_DQ\[0\] VCC " "Info: Pin SRAM_DQ\[0\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 219 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { SRAM_DQ[0] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { SRAM_DQ[0] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_DQ\[1\] VCC " "Info: Pin SRAM_DQ\[1\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 219 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { SRAM_DQ[1] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { SRAM_DQ[1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_DQ\[2\] VCC " "Info: Pin SRAM_DQ\[2\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 219 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { SRAM_DQ[2] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { SRAM_DQ[2] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_DQ\[3\] VCC " "Info: Pin SRAM_DQ\[3\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 219 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { SRAM_DQ[3] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { SRAM_DQ[3] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_DQ\[4\] VCC " "Info: Pin SRAM_DQ\[4\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 219 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { SRAM_DQ[4] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { SRAM_DQ[4] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_DQ\[5\] VCC " "Info: Pin SRAM_DQ\[5\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 219 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { SRAM_DQ[5] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { SRAM_DQ[5] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_DQ\[6\] VCC " "Info: Pin SRAM_DQ\[6\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 219 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { SRAM_DQ[6] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { SRAM_DQ[6] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_DQ\[7\] VCC " "Info: Pin SRAM_DQ\[7\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 219 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { SRAM_DQ[7] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { SRAM_DQ[7] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_DQ\[8\] VCC " "Info: Pin SRAM_DQ\[8\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 219 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { SRAM_DQ[8] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { SRAM_DQ[8] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_DQ\[9\] VCC " "Info: Pin SRAM_DQ\[9\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 219 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { SRAM_DQ[9] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { SRAM_DQ[9] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_DQ\[10\] VCC " "Info: Pin SRAM_DQ\[10\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 219 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { SRAM_DQ[10] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { SRAM_DQ[10] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_DQ\[11\] VCC " "Info: Pin SRAM_DQ\[11\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 219 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { SRAM_DQ[11] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { SRAM_DQ[11] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_DQ\[12\] VCC " "Info: Pin SRAM_DQ\[12\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 219 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { SRAM_DQ[12] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { SRAM_DQ[12] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_DQ\[13\] VCC " "Info: Pin SRAM_DQ\[13\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 219 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { SRAM_DQ[13] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { SRAM_DQ[13] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_DQ\[14\] VCC " "Info: Pin SRAM_DQ\[14\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 219 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { SRAM_DQ[14] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { SRAM_DQ[14] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_DQ\[15\] VCC " "Info: Pin SRAM_DQ\[15\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 219 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { SRAM_DQ[15] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { SRAM_DQ[15] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DATA\[0\] VCC " "Info: Pin OTG_DATA\[0\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 227 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { OTG_DATA[0] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { OTG_DATA[0] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DATA\[1\] VCC " "Info: Pin OTG_DATA\[1\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 227 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { OTG_DATA[1] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { OTG_DATA[1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DATA\[2\] VCC " "Info: Pin OTG_DATA\[2\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 227 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { OTG_DATA[2] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { OTG_DATA[2] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DATA\[3\] VCC " "Info: Pin OTG_DATA\[3\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 227 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { OTG_DATA[3] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { OTG_DATA[3] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DATA\[4\] VCC " "Info: Pin OTG_DATA\[4\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 227 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { OTG_DATA[4] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { OTG_DATA[4] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DATA\[5\] VCC " "Info: Pin OTG_DATA\[5\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 227 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { OTG_DATA[5] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { OTG_DATA[5] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DATA\[6\] VCC " "Info: Pin OTG_DATA\[6\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 227 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { OTG_DATA[6] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { OTG_DATA[6] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DATA\[7\] VCC " "Info: Pin OTG_DATA\[7\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 227 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { OTG_DATA[7] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { OTG_DATA[7] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DATA\[8\] VCC " "Info: Pin OTG_DATA\[8\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 227 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { OTG_DATA[8] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { OTG_DATA[8] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DATA\[9\] VCC " "Info: Pin OTG_DATA\[9\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 227 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { OTG_DATA[9] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { OTG_DATA[9] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DATA\[10\] VCC " "Info: Pin OTG_DATA\[10\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 227 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { OTG_DATA[10] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { OTG_DATA[10] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DATA\[11\] VCC " "Info: Pin OTG_DATA\[11\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 227 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { OTG_DATA[11] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { OTG_DATA[11] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DATA\[12\] VCC " "Info: Pin OTG_DATA\[12\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 227 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { OTG_DATA[12] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { OTG_DATA[12] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DATA\[13\] VCC " "Info: Pin OTG_DATA\[13\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 227 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { OTG_DATA[13] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { OTG_DATA[13] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DATA\[14\] VCC " "Info: Pin OTG_DATA\[14\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 227 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { OTG_DATA[14] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { OTG_DATA[14] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DATA\[15\] VCC " "Info: Pin OTG_DATA\[15\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 227 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { OTG_DATA[15] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { OTG_DATA[15] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_DATA\[0\] VCC " "Info: Pin LCD_DATA\[0\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 242 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { LCD_DATA[0] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { LCD_DATA[0] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_DATA\[1\] VCC " "Info: Pin LCD_DATA\[1\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 242 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { LCD_DATA[1] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { LCD_DATA[1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_DATA\[2\] VCC " "Info: Pin LCD_DATA\[2\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 242 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { LCD_DATA[2] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { LCD_DATA[2] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_DATA\[3\] VCC " "Info: Pin LCD_DATA\[3\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 242 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { LCD_DATA[3] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { LCD_DATA[3] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_DATA\[4\] VCC " "Info: Pin LCD_DATA\[4\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 242 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { LCD_DATA[4] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { LCD_DATA[4] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_DATA\[5\] VCC " "Info: Pin LCD_DATA\[5\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 242 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { LCD_DATA[5] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { LCD_DATA[5] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_DATA\[6\] VCC " "Info: Pin LCD_DATA\[6\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 242 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { LCD_DATA[6] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { LCD_DATA[6] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_DATA\[7\] VCC " "Info: Pin LCD_DATA\[7\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 242 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { LCD_DATA[7] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { LCD_DATA[7] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SD_DAT VCC " "Info: Pin SD_DAT has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 249 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { SD_DAT } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { SD_DAT } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "I2C_SDAT VCC " "Info: Pin I2C_SDAT has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 254 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { I2C_SDAT } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { I2C_SDAT } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_DATA\[0\] VCC " "Info: Pin ENET_DATA\[0\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 274 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[0\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { ENET_DATA[0] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { ENET_DATA[0] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_DATA\[1\] VCC " "Info: Pin ENET_DATA\[1\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 274 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[1\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { ENET_DATA[1] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { ENET_DATA[1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_DATA\[2\] VCC " "Info: Pin ENET_DATA\[2\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 274 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[2\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { ENET_DATA[2] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { ENET_DATA[2] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_DATA\[3\] VCC " "Info: Pin ENET_DATA\[3\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 274 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[3\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { ENET_DATA[3] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { ENET_DATA[3] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_DATA\[4\] VCC " "Info: Pin ENET_DATA\[4\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 274 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[4\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { ENET_DATA[4] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { ENET_DATA[4] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_DATA\[5\] VCC " "Info: Pin ENET_DATA\[5\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 274 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[5\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { ENET_DATA[5] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { ENET_DATA[5] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_DATA\[6\] VCC " "Info: Pin ENET_DATA\[6\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 274 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[6\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { ENET_DATA[6] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { ENET_DATA[6] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_DATA\[7\] VCC " "Info: Pin ENET_DATA\[7\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 274 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[7\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { ENET_DATA[7] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { ENET_DATA[7] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_DATA\[8\] VCC " "Info: Pin ENET_DATA\[8\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 274 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[8\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { ENET_DATA[8] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { ENET_DATA[8] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_DATA\[9\] VCC " "Info: Pin ENET_DATA\[9\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 274 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[9\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { ENET_DATA[9] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { ENET_DATA[9] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_DATA\[10\] VCC " "Info: Pin ENET_DATA\[10\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 274 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[10\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { ENET_DATA[10] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { ENET_DATA[10] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_DATA\[11\] VCC " "Info: Pin ENET_DATA\[11\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 274 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[11\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { ENET_DATA[11] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { ENET_DATA[11] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_DATA\[12\] VCC " "Info: Pin ENET_DATA\[12\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 274 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[12\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { ENET_DATA[12] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { ENET_DATA[12] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_DATA\[13\] VCC " "Info: Pin ENET_DATA\[13\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 274 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[13\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { ENET_DATA[13] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { ENET_DATA[13] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_DATA\[14\] VCC " "Info: Pin ENET_DATA\[14\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 274 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[14\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { ENET_DATA[14] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { ENET_DATA[14] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_DATA\[15\] VCC " "Info: Pin ENET_DATA\[15\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 274 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[15\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { ENET_DATA[15] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { ENET_DATA[15] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "AUD_ADCLRCK VCC " "Info: Pin AUD_ADCLRCK has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 283 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { AUD_ADCLRCK } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "AUD_DACLRCK VCC " "Info: Pin AUD_DACLRCK has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 285 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { AUD_DACLRCK } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "AUD_BCLK VCC " "Info: Pin AUD_BCLK has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 287 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { AUD_BCLK } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { AUD_BCLK } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[0\] VCC " "Info: Pin GPIO_0\[0\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 295 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_0[0] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_0[0] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[1\] VCC " "Info: Pin GPIO_0\[1\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 295 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_0[1] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_0[1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[2\] VCC " "Info: Pin GPIO_0\[2\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 295 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_0[2] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_0[2] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[3\] VCC " "Info: Pin GPIO_0\[3\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 295 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_0[3] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_0[3] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[4\] VCC " "Info: Pin GPIO_0\[4\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 295 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_0[4] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_0[4] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[5\] VCC " "Info: Pin GPIO_0\[5\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 295 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_0[5] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_0[5] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[6\] VCC " "Info: Pin GPIO_0\[6\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 295 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_0[6] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_0[6] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[7\] VCC " "Info: Pin GPIO_0\[7\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 295 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_0[7] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_0[7] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[8\] VCC " "Info: Pin GPIO_0\[8\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 295 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_0[8] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_0[8] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[9\] VCC " "Info: Pin GPIO_0\[9\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 295 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_0[9] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_0[9] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[10\] VCC " "Info: Pin GPIO_0\[10\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 295 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_0[10] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_0[10] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[11\] VCC " "Info: Pin GPIO_0\[11\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 295 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_0[11] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_0[11] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[12\] VCC " "Info: Pin GPIO_0\[12\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 295 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_0[12] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_0[12] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[13\] VCC " "Info: Pin GPIO_0\[13\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 295 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_0[13] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_0[13] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[14\] VCC " "Info: Pin GPIO_0\[14\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 295 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_0[14] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_0[14] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[15\] VCC " "Info: Pin GPIO_0\[15\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 295 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_0[15] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_0[15] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[16\] VCC " "Info: Pin GPIO_0\[16\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 295 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_0[16] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_0[16] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[17\] VCC " "Info: Pin GPIO_0\[17\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 295 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_0[17] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_0[17] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[18\] VCC " "Info: Pin GPIO_0\[18\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 295 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_0[18] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_0[18] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[19\] VCC " "Info: Pin GPIO_0\[19\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 295 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_0[19] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_0[19] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[20\] VCC " "Info: Pin GPIO_0\[20\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 295 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_0[20] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_0[20] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[21\] VCC " "Info: Pin GPIO_0\[21\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 295 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_0[21] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_0[21] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[22\] VCC " "Info: Pin GPIO_0\[22\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 295 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_0[22] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_0[22] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[23\] VCC " "Info: Pin GPIO_0\[23\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 295 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_0[23] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_0[23] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[24\] VCC " "Info: Pin GPIO_0\[24\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 295 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_0[24] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_0[24] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[25\] VCC " "Info: Pin GPIO_0\[25\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 295 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_0[25] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_0[25] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[26\] VCC " "Info: Pin GPIO_0\[26\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 295 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_0[26] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_0[26] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[27\] VCC " "Info: Pin GPIO_0\[27\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 295 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_0[27] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_0[27] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[28\] VCC " "Info: Pin GPIO_0\[28\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 295 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_0[28] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_0[28] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[29\] VCC " "Info: Pin GPIO_0\[29\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 295 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_0[29] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_0[29] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[30\] VCC " "Info: Pin GPIO_0\[30\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 295 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_0[30] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_0[30] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[31\] VCC " "Info: Pin GPIO_0\[31\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 295 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_0[31] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_0[31] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[32\] VCC " "Info: Pin GPIO_0\[32\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 295 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_0[32] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_0[32] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[33\] VCC " "Info: Pin GPIO_0\[33\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 295 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_0[33] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_0[33] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[34\] VCC " "Info: Pin GPIO_0\[34\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 295 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_0[34] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_0[34] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[35\] VCC " "Info: Pin GPIO_0\[35\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 295 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_0[35] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_0[35] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[0\] VCC " "Info: Pin GPIO_1\[0\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 296 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_1[0] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_1[0] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[1\] VCC " "Info: Pin GPIO_1\[1\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 296 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_1[1] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_1[1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[2\] VCC " "Info: Pin GPIO_1\[2\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 296 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_1[2] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_1[2] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[3\] VCC " "Info: Pin GPIO_1\[3\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 296 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_1[3] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_1[3] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[4\] VCC " "Info: Pin GPIO_1\[4\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 296 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_1[4] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_1[4] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[5\] VCC " "Info: Pin GPIO_1\[5\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 296 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_1[5] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_1[5] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[6\] VCC " "Info: Pin GPIO_1\[6\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 296 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_1[6] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_1[6] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[7\] VCC " "Info: Pin GPIO_1\[7\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 296 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_1[7] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_1[7] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[8\] VCC " "Info: Pin GPIO_1\[8\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 296 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_1[8] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_1[8] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[9\] VCC " "Info: Pin GPIO_1\[9\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 296 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_1[9] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_1[9] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[10\] VCC " "Info: Pin GPIO_1\[10\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 296 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_1[10] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_1[10] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[11\] VCC " "Info: Pin GPIO_1\[11\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 296 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_1[11] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_1[11] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[12\] VCC " "Info: Pin GPIO_1\[12\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 296 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_1[12] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_1[12] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[13\] VCC " "Info: Pin GPIO_1\[13\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 296 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_1[13] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_1[13] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[14\] VCC " "Info: Pin GPIO_1\[14\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 296 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_1[14] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_1[14] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[15\] VCC " "Info: Pin GPIO_1\[15\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 296 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_1[15] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_1[15] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[16\] VCC " "Info: Pin GPIO_1\[16\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 296 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_1[16] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_1[16] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[17\] VCC " "Info: Pin GPIO_1\[17\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 296 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_1[17] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_1[17] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[18\] VCC " "Info: Pin GPIO_1\[18\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 296 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_1[18] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_1[18] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[19\] VCC " "Info: Pin GPIO_1\[19\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 296 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_1[19] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_1[19] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[20\] VCC " "Info: Pin GPIO_1\[20\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 296 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_1[20] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_1[20] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[21\] VCC " "Info: Pin GPIO_1\[21\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 296 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_1[21] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_1[21] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[22\] VCC " "Info: Pin GPIO_1\[22\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 296 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_1[22] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_1[22] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[23\] VCC " "Info: Pin GPIO_1\[23\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 296 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_1[23] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_1[23] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[24\] VCC " "Info: Pin GPIO_1\[24\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 296 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_1[24] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_1[24] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[25\] VCC " "Info: Pin GPIO_1\[25\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 296 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_1[25] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_1[25] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[26\] VCC " "Info: Pin GPIO_1\[26\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 296 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_1[26] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_1[26] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[27\] VCC " "Info: Pin GPIO_1\[27\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 296 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_1[27] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_1[27] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[28\] VCC " "Info: Pin GPIO_1\[28\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 296 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_1[28] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_1[28] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[29\] VCC " "Info: Pin GPIO_1\[29\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 296 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_1[29] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_1[29] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[30\] VCC " "Info: Pin GPIO_1\[30\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 296 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_1[30] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_1[30] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[31\] VCC " "Info: Pin GPIO_1\[31\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 296 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_1[31] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_1[31] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[32\] VCC " "Info: Pin GPIO_1\[32\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 296 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_1[32] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_1[32] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[33\] VCC " "Info: Pin GPIO_1\[33\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 296 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_1[33] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_1[33] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[34\] VCC " "Info: Pin GPIO_1\[34\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 296 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_1[34] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_1[34] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[35\] VCC " "Info: Pin GPIO_1\[35\] has VCC driving its datain port" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 296 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { GPIO_1[35] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { GPIO_1[35] } "NODE_NAME" } }  } 0}  } {  } 0}
{ "Info" "IFSAC_FSAC_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: The following groups of pins have the same output enable" { { "Info" "IFSAC_FSAC_SAME_OUTPUT_ENABLE_GROUP" "VgaAdapter:comb_718\|SdRam:comb_47\|reduce_or~181 " "Info: The following pins have the same output enable: VgaAdapter:comb_718\|SdRam:comb_47\|reduce_or~181" { { "Info" "IFSAC_FSAC_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[0\] LVTTL " "Info: Type bidirectional pin DRAM_DQ\[0\] uses the LVTTL I/O standard" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 199 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { DRAM_DQ[0] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[1\] LVTTL " "Info: Type bidirectional pin DRAM_DQ\[1\] uses the LVTTL I/O standard" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 199 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { DRAM_DQ[1] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[2\] LVTTL " "Info: Type bidirectional pin DRAM_DQ\[2\] uses the LVTTL I/O standard" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 199 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { DRAM_DQ[2] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[3\] LVTTL " "Info: Type bidirectional pin DRAM_DQ\[3\] uses the LVTTL I/O standard" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 199 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { DRAM_DQ[3] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[4\] LVTTL " "Info: Type bidirectional pin DRAM_DQ\[4\] uses the LVTTL I/O standard" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 199 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { DRAM_DQ[4] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[5\] LVTTL " "Info: Type bidirectional pin DRAM_DQ\[5\] uses the LVTTL I/O standard" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 199 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { DRAM_DQ[5] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[6\] LVTTL " "Info: Type bidirectional pin DRAM_DQ\[6\] uses the LVTTL I/O standard" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 199 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { DRAM_DQ[6] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[7\] LVTTL " "Info: Type bidirectional pin DRAM_DQ\[7\] uses the LVTTL I/O standard" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 199 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { DRAM_DQ[7] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[8\] LVTTL " "Info: Type bidirectional pin DRAM_DQ\[8\] uses the LVTTL I/O standard" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 199 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { DRAM_DQ[8] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[9\] LVTTL " "Info: Type bidirectional pin DRAM_DQ\[9\] uses the LVTTL I/O standard" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 199 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { DRAM_DQ[9] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[10\] LVTTL " "Info: Type bidirectional pin DRAM_DQ\[10\] uses the LVTTL I/O standard" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 199 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { DRAM_DQ[10] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[11\] LVTTL " "Info: Type bidirectional pin DRAM_DQ\[11\] uses the LVTTL I/O standard" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 199 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { DRAM_DQ[11] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[12\] LVTTL " "Info: Type bidirectional pin DRAM_DQ\[12\] uses the LVTTL I/O standard" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 199 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { DRAM_DQ[12] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[13\] LVTTL " "Info: Type bidirectional pin DRAM_DQ\[13\] uses the LVTTL I/O standard" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 199 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { DRAM_DQ[13] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[14\] LVTTL " "Info: Type bidirectional pin DRAM_DQ\[14\] uses the LVTTL I/O standard" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 199 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { DRAM_DQ[14] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[15\] LVTTL " "Info: Type bidirectional pin DRAM_DQ\[15\] uses the LVTTL I/O standard" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 199 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { DRAM_DQ[15] } "NODE_NAME" } "" } } { "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } }  } 0}  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 384 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 384 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 09 11:41:27 2006 " "Info: Processing ended: Wed Aug 09 11:41:27 2006" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Info: Elapsed time: 00:00:28" {  } {  } 0}  } {  } 0}
