{
  "name": "core_arch::x86::avx512f::_mm256_ternarylogic_epi64",
  "safe": false,
  "callees": {
    "core_arch::x86::__m256i::as_i64x4": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {
        "core_arch::simd::i64x4": "Constructor"
      }
    },
    "core_arch::x86::avx512f::vpternlogq256": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::x86::__m256i": [
      "Plain"
    ],
    "core_arch::simd::i64x4": [
      "Plain"
    ]
  },
  "path": {
    "type": "Local",
    "path": "core::core_arch::x86::avx512f::_mm256_ternarylogic_epi64"
  },
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx512f.rs:6910:1: 6919:2",
  "src": "pub fn _mm256_ternarylogic_epi64<const IMM8: i32>(a: __m256i, b: __m256i, c: __m256i) -> __m256i {\n    unsafe {\n        static_assert_uimm_bits!(IMM8, 8);\n        let a = a.as_i64x4();\n        let b = b.as_i64x4();\n        let c = c.as_i64x4();\n        let r = vpternlogq256(a, b, c, IMM8);\n        transmute(r)\n    }\n}",
  "mir": "fn core_arch::x86::avx512f::_mm256_ternarylogic_epi64(_1: core_arch::x86::__m256i, _2: core_arch::x86::__m256i, _3: core_arch::x86::__m256i) -> core_arch::x86::__m256i {\n    let mut _0: core_arch::x86::__m256i;\n    let  _4: core_arch::simd::i64x4;\n    let  _5: core_arch::simd::i64x4;\n    let  _6: core_arch::simd::i64x4;\n    let  _7: core_arch::simd::i64x4;\n    debug a => _1;\n    debug b => _2;\n    debug c => _3;\n    debug a => _4;\n    debug b => _5;\n    debug c => _6;\n    debug r => _7;\n    bb0: {\n        _4 = core_arch::x86::__m256i::as_i64x4(_1) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        _5 = core_arch::x86::__m256i::as_i64x4(_2) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        _6 = core_arch::x86::__m256i::as_i64x4(_3) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        _7 = core_arch::x86::avx512f::vpternlogq256(_4, _5, _6, IMM8) -> [return: bb4, unwind unreachable];\n    }\n    bb4: {\n        _0 = _7 as core_arch::x86::__m256i;\n        return;\n    }\n}\n",
  "doc": " Bitwise ternary logic that provides the capability to implement any three-operand binary function; the specific binary function is specified by value in imm8. For each bit in each packed 64-bit integer, the corresponding bit from a, b, and c are used to form a 3 bit index into imm8, and the value at that bit in imm8 is written to the corresponding bit in dst.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm256_ternarylogic_epi64&expand=5873)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}