{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1400451658113 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1400451658114 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 18 17:20:57 2014 " "Processing started: Sun May 18 17:20:57 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1400451658114 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1400451658114 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off battleships -c battleships " "Command: quartus_map --read_settings_files=on --write_settings_files=off battleships -c battleships" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1400451658114 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1400451659678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/fontrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file files/fontrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fontROM-Behavioral " "Found design unit 1: fontROM-Behavioral" {  } { { "files/fontROM.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/fontROM.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400451660317 ""} { "Info" "ISGN_ENTITY_NAME" "1 fontROM " "Found entity 1: fontROM" {  } { { "files/fontROM.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/fontROM.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400451660317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400451660317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/de2_audio_example.v 1 1 " "Found 1 design units, including 1 entities, in source file files/de2_audio_example.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_Audio_Example " "Found entity 1: DE2_Audio_Example" {  } { { "files/DE2_Audio_Example.v" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/DE2_Audio_Example.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400451660337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400451660337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/avconf/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file files/avconf/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "files/avconf/I2C_Controller.v" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/avconf/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400451660341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400451660341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/avconf/avconf.v 1 1 " "Found 1 design units, including 1 entities, in source file files/avconf/avconf.v" { { "Info" "ISGN_ENTITY_NAME" "1 avconf " "Found entity 1: avconf" {  } { { "files/avconf/avconf.v" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/avconf/avconf.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400451660345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400451660345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/audio_controller/audio_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file files/audio_controller/audio_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Controller " "Found entity 1: Audio_Controller" {  } { { "files/Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/Audio_Controller/Audio_Controller.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400451660350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400451660350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/audio_controller/audio_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file files/audio_controller/audio_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Clock " "Found entity 1: Audio_Clock" {  } { { "files/Audio_Controller/Audio_Clock.v" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/Audio_Controller/Audio_Clock.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400451660354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400451660354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/audio_controller/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file files/audio_controller/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SYNC_FIFO " "Found entity 1: Altera_UP_SYNC_FIFO" {  } { { "files/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/Audio_Controller/Altera_UP_SYNC_FIFO.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400451660358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400451660358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/audio_controller/altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file files/audio_controller/altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Clock_Edge " "Found entity 1: Altera_UP_Clock_Edge" {  } { { "files/Audio_Controller/Altera_UP_Clock_Edge.v" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/Audio_Controller/Altera_UP_Clock_Edge.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400451660362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400451660362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/audio_controller/altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file files/audio_controller/altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Out_Serializer " "Found entity 1: Altera_UP_Audio_Out_Serializer" {  } { { "files/Audio_Controller/Altera_UP_Audio_Out_Serializer.v" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/Audio_Controller/Altera_UP_Audio_Out_Serializer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400451660366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400451660366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/audio_controller/altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file files/audio_controller/altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_In_Deserializer " "Found entity 1: Altera_UP_Audio_In_Deserializer" {  } { { "files/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400451660372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400451660372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/audio_controller/altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file files/audio_controller/altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Bit_Counter " "Found entity 1: Altera_UP_Audio_Bit_Counter" {  } { { "files/Audio_Controller/Altera_UP_Audio_Bit_Counter.v" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/Audio_Controller/Altera_UP_Audio_Bit_Counter.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400451660376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400451660376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/vga_top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file files/vga_top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_top_level-structural " "Found design unit 1: VGA_top_level-structural" {  } { { "files/VGA_top_level.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/VGA_top_level.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400451660380 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_top_level " "Found entity 1: VGA_top_level" {  } { { "files/VGA_top_level.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/VGA_top_level.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400451660380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400451660380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file files/vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-behavioral " "Found design unit 1: VGA_SYNC-behavioral" {  } { { "files/vga_sync.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/vga_sync.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400451660384 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Found entity 1: VGA_SYNC" {  } { { "files/vga_sync.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/vga_sync.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400451660384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400451660384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/ps2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file files/ps2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2-structural " "Found design unit 1: ps2-structural" {  } { { "files/ps2.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/ps2.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400451660387 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2 " "Found entity 1: ps2" {  } { { "files/ps2.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/ps2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400451660387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400451660387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/pixelgenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file files/pixelgenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pixelGenerator-behavioral " "Found design unit 1: pixelGenerator-behavioral" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400451660392 ""} { "Info" "ISGN_ENTITY_NAME" "1 pixelGenerator " "Found entity 1: pixelGenerator" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400451660392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400451660392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/oneshot.vhd 2 1 " "Found 2 design units, including 1 entities, in source file files/oneshot.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneshot-dd " "Found design unit 1: oneshot-dd" {  } { { "files/oneshot.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/oneshot.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400451660396 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneshot " "Found entity 1: oneshot" {  } { { "files/oneshot.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/oneshot.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400451660396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400451660396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/leddcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file files/leddcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 leddcd-data_flow " "Found design unit 1: leddcd-data_flow" {  } { { "files/leddcd.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/leddcd.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400451660400 ""} { "Info" "ISGN_ENTITY_NAME" "1 leddcd " "Found entity 1: leddcd" {  } { { "files/leddcd.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/leddcd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400451660400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400451660400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/keyboard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file files/keyboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyboard-a " "Found design unit 1: keyboard-a" {  } { { "files/keyboard.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/keyboard.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400451660404 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "files/keyboard.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/keyboard.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400451660404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400451660404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/de2lcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file files/de2lcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2lcd-a " "Found design unit 1: de2lcd-a" {  } { { "files/de2lcd.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/de2lcd.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400451660408 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2lcd " "Found entity 1: de2lcd" {  } { { "files/de2lcd.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/de2lcd.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400451660408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400451660408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/colorrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file files/colorrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 colorrom-SYN " "Found design unit 1: colorrom-SYN" {  } { { "files/colorROM.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/colorROM.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400451660414 ""} { "Info" "ISGN_ENTITY_NAME" "1 colorROM " "Found entity 1: colorROM" {  } { { "files/colorROM.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/colorROM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400451660414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400451660414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/battleships_const.vhd 2 0 " "Found 2 design units, including 0 entities, in source file files/battleships_const.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 battleships_const " "Found design unit 1: battleships_const" {  } { { "files/battleships_const.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships_const.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400451660418 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 battleships_const-body " "Found design unit 2: battleships_const-body" {  } { { "files/battleships_const.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships_const.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400451660418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400451660418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/battleships.vhd 2 1 " "Found 2 design units, including 1 entities, in source file files/battleships.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 battleships-behavioral " "Found design unit 1: battleships-behavioral" {  } { { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400451660425 ""} { "Info" "ISGN_ENTITY_NAME" "1 battleships " "Found entity 1: battleships" {  } { { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400451660425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400451660425 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "battleships " "Elaborating entity \"battleships\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1400451660631 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AUD_XCK battleships.vhd(13) " "VHDL Signal Declaration warning at battleships.vhd(13): used implicit default value for signal \"AUD_XCK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1400451660634 "|battleships"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AUD_DACDAT battleships.vhd(13) " "VHDL Signal Declaration warning at battleships.vhd(13): used implicit default value for signal \"AUD_DACDAT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1400451660635 "|battleships"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "I2C_SCLK battleships.vhd(13) " "VHDL Signal Declaration warning at battleships.vhd(13): used implicit default value for signal \"I2C_SCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1400451660635 "|battleships"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "select_s battleships.vhd(112) " "Verilog HDL or VHDL warning at battleships.vhd(112): object \"select_s\" assigned a value but never read" {  } { { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1400451660637 "|battleships"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sound_explosion battleships.vhd(114) " "Verilog HDL or VHDL warning at battleships.vhd(114): object \"sound_explosion\" assigned a value but never read" {  } { { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 114 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1400451660637 "|battleships"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "placing_on battleships.vhd(118) " "VHDL Signal Declaration warning at battleships.vhd(118): used implicit default value for signal \"placing_on\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 118 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1400451660637 "|battleships"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "placeShip_num battleships.vhd(119) " "VHDL Signal Declaration warning at battleships.vhd(119): used implicit default value for signal \"placeShip_num\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 119 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1400451660637 "|battleships"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "test0 battleships.vhd(207) " "VHDL Process Statement warning at battleships.vhd(207): inferring latch(es) for signal or variable \"test0\", which holds its previous value in one or more paths through the process" {  } { { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 207 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1400451660932 "|battleships"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test0 battleships.vhd(207) " "Inferred latch for \"test0\" at battleships.vhd(207)" {  } { { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 207 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400451661235 "|battleships"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2lcd de2lcd:LCDscreen " "Elaborating entity \"de2lcd\" for hierarchy \"de2lcd:LCDscreen\"" {  } { { "files/battleships.vhd" "LCDscreen" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400451661959 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SEC_LED de2lcd.vhd(8) " "VHDL Signal Declaration warning at de2lcd.vhd(8): used implicit default value for signal \"SEC_LED\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "files/de2lcd.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/de2lcd.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1400451661982 "|battleships|de2lcd:LCDscreen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2 ps2:keyboard_0 " "Elaborating entity \"ps2\" for hierarchy \"ps2:keyboard_0\"" {  } { { "files/battleships.vhd" "keyboard_0" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400451661985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leddcd ps2:keyboard_0\|leddcd:l1 " "Elaborating entity \"leddcd\" for hierarchy \"ps2:keyboard_0\|leddcd:l1\"" {  } { { "files/ps2.vhd" "l1" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/ps2.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400451662000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard ps2:keyboard_0\|keyboard:u1 " "Elaborating entity \"keyboard\" for hierarchy \"ps2:keyboard_0\|keyboard:u1\"" {  } { { "files/ps2.vhd" "u1" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/ps2.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400451662027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneshot ps2:keyboard_0\|oneshot:pulser " "Elaborating entity \"oneshot\" for hierarchy \"ps2:keyboard_0\|oneshot:pulser\"" {  } { { "files/ps2.vhd" "pulser" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/ps2.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400451662035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_top_level VGA_top_level:vga_0 " "Elaborating entity \"VGA_top_level\" for hierarchy \"VGA_top_level:vga_0\"" {  } { { "files/battleships.vhd" "vga_0" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400451662050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixelGenerator VGA_top_level:vga_0\|pixelGenerator:videoGen " "Elaborating entity \"pixelGenerator\" for hierarchy \"VGA_top_level:vga_0\|pixelGenerator:videoGen\"" {  } { { "files/VGA_top_level.vhd" "videoGen" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/VGA_top_level.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400451662080 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gameOverW_on pixelGenerator.vhd(238) " "VHDL Process Statement warning at pixelGenerator.vhd(238): signal \"gameOverW_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 238 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400451662087 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "char_addr_w pixelGenerator.vhd(239) " "VHDL Process Statement warning at pixelGenerator.vhd(239): signal \"char_addr_w\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 239 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400451662087 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_addr_w pixelGenerator.vhd(240) " "VHDL Process Statement warning at pixelGenerator.vhd(240): signal \"row_addr_w\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 240 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400451662087 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_addr_w pixelGenerator.vhd(241) " "VHDL Process Statement warning at pixelGenerator.vhd(241): signal \"bit_addr_w\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 241 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400451662087 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "font_bit pixelGenerator.vhd(242) " "VHDL Process Statement warning at pixelGenerator.vhd(242): signal \"font_bit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 242 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400451662087 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gameOverL_on pixelGenerator.vhd(248) " "VHDL Process Statement warning at pixelGenerator.vhd(248): signal \"gameOverL_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 248 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400451662088 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "char_addr_l pixelGenerator.vhd(249) " "VHDL Process Statement warning at pixelGenerator.vhd(249): signal \"char_addr_l\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 249 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400451662088 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_addr_l pixelGenerator.vhd(250) " "VHDL Process Statement warning at pixelGenerator.vhd(250): signal \"row_addr_l\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 250 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400451662088 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_addr_l pixelGenerator.vhd(251) " "VHDL Process Statement warning at pixelGenerator.vhd(251): signal \"bit_addr_l\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 251 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400451662088 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "font_bit pixelGenerator.vhd(252) " "VHDL Process Statement warning at pixelGenerator.vhd(252): signal \"font_bit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 252 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400451662088 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gameOverT_on pixelGenerator.vhd(259) " "VHDL Process Statement warning at pixelGenerator.vhd(259): signal \"gameOverT_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 259 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400451662088 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "char_addr_t pixelGenerator.vhd(260) " "VHDL Process Statement warning at pixelGenerator.vhd(260): signal \"char_addr_t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 260 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400451662088 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_addr_t pixelGenerator.vhd(261) " "VHDL Process Statement warning at pixelGenerator.vhd(261): signal \"row_addr_t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 261 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400451662089 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_addr_t pixelGenerator.vhd(262) " "VHDL Process Statement warning at pixelGenerator.vhd(262): signal \"bit_addr_t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 262 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400451662089 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "font_bit pixelGenerator.vhd(263) " "VHDL Process Statement warning at pixelGenerator.vhd(263): signal \"font_bit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 263 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400451662089 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "placing_on pixelGenerator.vhd(313) " "VHDL Process Statement warning at pixelGenerator.vhd(313): signal \"placing_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 313 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400451662252 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "placeShip_on pixelGenerator.vhd(314) " "VHDL Process Statement warning at pixelGenerator.vhd(314): signal \"placeShip_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 314 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400451662253 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "char_addr_p pixelGenerator.vhd(315) " "VHDL Process Statement warning at pixelGenerator.vhd(315): signal \"char_addr_p\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 315 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400451662253 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_addr_p pixelGenerator.vhd(316) " "VHDL Process Statement warning at pixelGenerator.vhd(316): signal \"row_addr_p\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 316 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400451662253 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_addr_p pixelGenerator.vhd(317) " "VHDL Process Statement warning at pixelGenerator.vhd(317): signal \"bit_addr_p\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 317 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400451662253 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "font_bit pixelGenerator.vhd(318) " "VHDL Process Statement warning at pixelGenerator.vhd(318): signal \"font_bit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 318 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400451662253 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "illegal_on pixelGenerator.vhd(324) " "VHDL Process Statement warning at pixelGenerator.vhd(324): signal \"illegal_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 324 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400451662253 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "char_addr_i pixelGenerator.vhd(325) " "VHDL Process Statement warning at pixelGenerator.vhd(325): signal \"char_addr_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 325 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400451662253 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_addr_i pixelGenerator.vhd(326) " "VHDL Process Statement warning at pixelGenerator.vhd(326): signal \"row_addr_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 326 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400451662253 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_addr_i pixelGenerator.vhd(327) " "VHDL Process Statement warning at pixelGenerator.vhd(327): signal \"bit_addr_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 327 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400451662253 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "font_bit pixelGenerator.vhd(328) " "VHDL Process Statement warning at pixelGenerator.vhd(328): signal \"font_bit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 328 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400451662254 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "char_addr pixelGenerator.vhd(232) " "VHDL Process Statement warning at pixelGenerator.vhd(232): inferring latch(es) for signal or variable \"char_addr\", which holds its previous value in one or more paths through the process" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 232 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1400451662259 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "row_addr pixelGenerator.vhd(232) " "VHDL Process Statement warning at pixelGenerator.vhd(232): inferring latch(es) for signal or variable \"row_addr\", which holds its previous value in one or more paths through the process" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 232 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1400451662259 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "bit_addr pixelGenerator.vhd(232) " "VHDL Process Statement warning at pixelGenerator.vhd(232): inferring latch(es) for signal or variable \"bit_addr\", which holds its previous value in one or more paths through the process" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 232 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1400451662259 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_addr\[0\] pixelGenerator.vhd(232) " "Inferred latch for \"bit_addr\[0\]\" at pixelGenerator.vhd(232)" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400451662304 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_addr\[1\] pixelGenerator.vhd(232) " "Inferred latch for \"bit_addr\[1\]\" at pixelGenerator.vhd(232)" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400451662305 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_addr\[2\] pixelGenerator.vhd(232) " "Inferred latch for \"bit_addr\[2\]\" at pixelGenerator.vhd(232)" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400451662305 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_addr\[0\] pixelGenerator.vhd(232) " "Inferred latch for \"row_addr\[0\]\" at pixelGenerator.vhd(232)" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400451662305 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_addr\[1\] pixelGenerator.vhd(232) " "Inferred latch for \"row_addr\[1\]\" at pixelGenerator.vhd(232)" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400451662305 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_addr\[2\] pixelGenerator.vhd(232) " "Inferred latch for \"row_addr\[2\]\" at pixelGenerator.vhd(232)" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400451662306 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_addr\[3\] pixelGenerator.vhd(232) " "Inferred latch for \"row_addr\[3\]\" at pixelGenerator.vhd(232)" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400451662306 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_addr\[0\] pixelGenerator.vhd(232) " "Inferred latch for \"char_addr\[0\]\" at pixelGenerator.vhd(232)" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400451662306 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_addr\[1\] pixelGenerator.vhd(232) " "Inferred latch for \"char_addr\[1\]\" at pixelGenerator.vhd(232)" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400451662306 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_addr\[2\] pixelGenerator.vhd(232) " "Inferred latch for \"char_addr\[2\]\" at pixelGenerator.vhd(232)" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400451662306 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_addr\[3\] pixelGenerator.vhd(232) " "Inferred latch for \"char_addr\[3\]\" at pixelGenerator.vhd(232)" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400451662306 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_addr\[4\] pixelGenerator.vhd(232) " "Inferred latch for \"char_addr\[4\]\" at pixelGenerator.vhd(232)" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400451662306 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_addr\[5\] pixelGenerator.vhd(232) " "Inferred latch for \"char_addr\[5\]\" at pixelGenerator.vhd(232)" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400451662307 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_addr\[6\] pixelGenerator.vhd(232) " "Inferred latch for \"char_addr\[6\]\" at pixelGenerator.vhd(232)" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400451662307 "|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "colorROM VGA_top_level:vga_0\|pixelGenerator:videoGen\|colorROM:colors " "Elaborating entity \"colorROM\" for hierarchy \"VGA_top_level:vga_0\|pixelGenerator:videoGen\|colorROM:colors\"" {  } { { "files/pixelGenerator.vhd" "colors" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400451662586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA_top_level:vga_0\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"VGA_top_level:vga_0\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component\"" {  } { { "files/colorROM.vhd" "altsyncram_component" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/colorROM.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400451663037 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_top_level:vga_0\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"VGA_top_level:vga_0\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component\"" {  } { { "files/colorROM.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/colorROM.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400451663065 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_top_level:vga_0\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component " "Instantiated megafunction \"VGA_top_level:vga_0\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400451663066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400451663066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file colorROM.mif " "Parameter \"init_file\" = \"colorROM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400451663066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400451663066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400451663066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400451663066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400451663066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400451663066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400451663066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400451663066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400451663066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 30 " "Parameter \"width_a\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400451663066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400451663066 ""}  } { { "files/colorROM.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/colorROM.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1400451663066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pv71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pv71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pv71 " "Found entity 1: altsyncram_pv71" {  } { { "db/altsyncram_pv71.tdf" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/db/altsyncram_pv71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400451663143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400451663143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pv71 VGA_top_level:vga_0\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component\|altsyncram_pv71:auto_generated " "Elaborating entity \"altsyncram_pv71\" for hierarchy \"VGA_top_level:vga_0\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component\|altsyncram_pv71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400451663145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fontROM VGA_top_level:vga_0\|pixelGenerator:videoGen\|fontROM:font_unit " "Elaborating entity \"fontROM\" for hierarchy \"VGA_top_level:vga_0\|pixelGenerator:videoGen\|fontROM:font_unit\"" {  } { { "files/pixelGenerator.vhd" "font_unit" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400451663182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC VGA_top_level:vga_0\|VGA_SYNC:videoSync " "Elaborating entity \"VGA_SYNC\" for hierarchy \"VGA_top_level:vga_0\|VGA_SYNC:videoSync\"" {  } { { "files/VGA_top_level.vhd" "videoSync" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/VGA_top_level.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400451663211 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VGA_top_level:vga_0\|pixelGenerator:videoGen\|fontROM:font_unit\|ROM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VGA_top_level:vga_0\|pixelGenerator:videoGen\|fontROM:font_unit\|ROM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1400451788369 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1400451788369 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1400451788369 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1400451788369 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1400451788369 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1400451788369 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1400451788369 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1400451788369 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1400451788369 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/battleships.ram0_fontROM_16852496.hdl.mif " "Parameter INIT_FILE set to db/battleships.ram0_fontROM_16852496.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1400451788369 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1400451788369 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1400451788369 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_top_level:vga_0\|pixelGenerator:videoGen\|fontROM:font_unit\|altsyncram:ROM_rtl_0 " "Elaborated megafunction instantiation \"VGA_top_level:vga_0\|pixelGenerator:videoGen\|fontROM:font_unit\|altsyncram:ROM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400451788415 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_top_level:vga_0\|pixelGenerator:videoGen\|fontROM:font_unit\|altsyncram:ROM_rtl_0 " "Instantiated megafunction \"VGA_top_level:vga_0\|pixelGenerator:videoGen\|fontROM:font_unit\|altsyncram:ROM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400451788415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400451788415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400451788415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400451788415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400451788415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400451788415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400451788415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400451788415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400451788415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/battleships.ram0_fontROM_16852496.hdl.mif " "Parameter \"INIT_FILE\" = \"db/battleships.ram0_fontROM_16852496.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400451788415 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1400451788415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0771 " "Found entity 1: altsyncram_0771" {  } { { "db/altsyncram_0771.tdf" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/db/altsyncram_0771.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400451788489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400451788489 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "Bidir \"AUD_BCLK\" has no driver" {  } { { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 11 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1400451790623 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "Bidir \"AUD_ADCLRCK\" has no driver" {  } { { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 11 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1400451790623 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "Bidir \"AUD_DACLRCK\" has no driver" {  } { { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 11 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1400451790623 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "Bidir \"I2C_SDAT\" has no driver" {  } { { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 11 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1400451790623 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1400451790623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_top_level:vga_0\|pixelGenerator:videoGen\|char_addr\[0\] " "Latch VGA_top_level:vga_0\|pixelGenerator:videoGen\|char_addr\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_top_level:vga_0\|pixelGenerator:videoGen\|illegal_on " "Ports D and ENA on the latch are fed by the same signal VGA_top_level:vga_0\|pixelGenerator:videoGen\|illegal_on" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1400451791072 ""}  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1400451791072 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_top_level:vga_0\|pixelGenerator:videoGen\|char_addr\[1\] " "Latch VGA_top_level:vga_0\|pixelGenerator:videoGen\|char_addr\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_top_level:vga_0\|pixelGenerator:videoGen\|illegal_on " "Ports D and ENA on the latch are fed by the same signal VGA_top_level:vga_0\|pixelGenerator:videoGen\|illegal_on" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1400451791073 ""}  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1400451791073 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_top_level:vga_0\|pixelGenerator:videoGen\|char_addr\[2\] " "Latch VGA_top_level:vga_0\|pixelGenerator:videoGen\|char_addr\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_top_level:vga_0\|pixelGenerator:videoGen\|illegal_on " "Ports D and ENA on the latch are fed by the same signal VGA_top_level:vga_0\|pixelGenerator:videoGen\|illegal_on" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1400451791073 ""}  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1400451791073 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_top_level:vga_0\|pixelGenerator:videoGen\|char_addr\[3\] " "Latch VGA_top_level:vga_0\|pixelGenerator:videoGen\|char_addr\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_top_level:vga_0\|pixelGenerator:videoGen\|illegal_on " "Ports D and ENA on the latch are fed by the same signal VGA_top_level:vga_0\|pixelGenerator:videoGen\|illegal_on" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1400451791073 ""}  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1400451791073 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_top_level:vga_0\|pixelGenerator:videoGen\|char_addr\[4\] " "Latch VGA_top_level:vga_0\|pixelGenerator:videoGen\|char_addr\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_top_level:vga_0\|pixelGenerator:videoGen\|illegal_on " "Ports D and ENA on the latch are fed by the same signal VGA_top_level:vga_0\|pixelGenerator:videoGen\|illegal_on" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1400451791073 ""}  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1400451791073 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_top_level:vga_0\|pixelGenerator:videoGen\|char_addr\[5\] " "Latch VGA_top_level:vga_0\|pixelGenerator:videoGen\|char_addr\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_top_level:vga_0\|pixelGenerator:videoGen\|illegal_on " "Ports D and ENA on the latch are fed by the same signal VGA_top_level:vga_0\|pixelGenerator:videoGen\|illegal_on" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1400451791073 ""}  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1400451791073 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_top_level:vga_0\|pixelGenerator:videoGen\|char_addr\[6\] " "Latch VGA_top_level:vga_0\|pixelGenerator:videoGen\|char_addr\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_top_level:vga_0\|pixelGenerator:videoGen\|illegal_on " "Ports D and ENA on the latch are fed by the same signal VGA_top_level:vga_0\|pixelGenerator:videoGen\|illegal_on" {  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1400451791073 ""}  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/pixelGenerator.vhd" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1400451791073 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "files/de2lcd.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/de2lcd.vhd" 8 -1 0 } } { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 21 -1 0 } } { "files/de2lcd.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/de2lcd.vhd" 46 -1 0 } } { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 229 -1 0 } } { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 93 -1 0 } } { "files/de2lcd.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/de2lcd.vhd" 49 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1400451791201 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1400451791201 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "myVGA\[10\]\[0\] myVGA\[10\]\[0\]~_emulated myVGA\[10\]\[0\]~1 " "Register \"myVGA\[10\]\[0\]\" is converted into an equivalent circuit using register \"myVGA\[10\]\[0\]~_emulated\" and latch \"myVGA\[10\]\[0\]~1\"" {  } { { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 229 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1400451791202 "|battleships|myVGA[10][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "myVGA\[1\]\[0\] myVGA\[1\]\[0\]~_emulated myVGA\[1\]\[0\]~5 " "Register \"myVGA\[1\]\[0\]\" is converted into an equivalent circuit using register \"myVGA\[1\]\[0\]~_emulated\" and latch \"myVGA\[1\]\[0\]~5\"" {  } { { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 229 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1400451791202 "|battleships|myVGA[1][0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1400451791202 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "de2lcd:LCDscreen\|DATA_BUS\[0\]~synth " "Node \"de2lcd:LCDscreen\|DATA_BUS\[0\]~synth\"" {  } { { "files/de2lcd.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/de2lcd.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400451814008 ""} { "Warning" "WMLS_MLS_NODE_NAME" "de2lcd:LCDscreen\|DATA_BUS\[1\]~synth " "Node \"de2lcd:LCDscreen\|DATA_BUS\[1\]~synth\"" {  } { { "files/de2lcd.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/de2lcd.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400451814008 ""} { "Warning" "WMLS_MLS_NODE_NAME" "de2lcd:LCDscreen\|DATA_BUS\[2\]~synth " "Node \"de2lcd:LCDscreen\|DATA_BUS\[2\]~synth\"" {  } { { "files/de2lcd.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/de2lcd.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400451814008 ""} { "Warning" "WMLS_MLS_NODE_NAME" "de2lcd:LCDscreen\|DATA_BUS\[3\]~synth " "Node \"de2lcd:LCDscreen\|DATA_BUS\[3\]~synth\"" {  } { { "files/de2lcd.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/de2lcd.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400451814008 ""} { "Warning" "WMLS_MLS_NODE_NAME" "de2lcd:LCDscreen\|DATA_BUS\[4\]~synth " "Node \"de2lcd:LCDscreen\|DATA_BUS\[4\]~synth\"" {  } { { "files/de2lcd.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/de2lcd.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400451814008 ""} { "Warning" "WMLS_MLS_NODE_NAME" "de2lcd:LCDscreen\|DATA_BUS\[5\]~synth " "Node \"de2lcd:LCDscreen\|DATA_BUS\[5\]~synth\"" {  } { { "files/de2lcd.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/de2lcd.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400451814008 ""} { "Warning" "WMLS_MLS_NODE_NAME" "de2lcd:LCDscreen\|DATA_BUS\[6\]~synth " "Node \"de2lcd:LCDscreen\|DATA_BUS\[6\]~synth\"" {  } { { "files/de2lcd.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/de2lcd.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400451814008 ""} { "Warning" "WMLS_MLS_NODE_NAME" "de2lcd:LCDscreen\|DATA_BUS\[7\]~synth " "Node \"de2lcd:LCDscreen\|DATA_BUS\[7\]~synth\"" {  } { { "files/de2lcd.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/de2lcd.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400451814008 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1400451814008 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1400451814010 "|battleships|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1400451814010 "|battleships|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1400451814010 "|battleships|I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1400451814010 "|battleships|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEC_LED GND " "Pin \"SEC_LED\" is stuck at GND" {  } { { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1400451814010 "|battleships|SEC_LED"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1400451814010 "|battleships|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "test0 GND " "Pin \"test0\" is stuck at GND" {  } { { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1400451814010 "|battleships|test0"} { "Warning" "WMLS_MLS_STUCK_PIN" "test1 GND " "Pin \"test1\" is stuck at GND" {  } { { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1400451814010 "|battleships|test1"} { "Warning" "WMLS_MLS_STUCK_PIN" "test3 GND " "Pin \"test3\" is stuck at GND" {  } { { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1400451814010 "|battleships|test3"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1400451814010 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "de2lcd:LCDscreen\|init High " "Register de2lcd:LCDscreen\|init will power up to High" {  } { { "files/de2lcd.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/de2lcd.vhd" 46 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1400451816382 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "myVGA\[0\]\[0\] High " "Register myVGA\[0\]\[0\] will power up to High" {  } { { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 229 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1400451816382 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "state\[31\] Low " "Register state\[31\] will power up to Low" {  } { { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 229 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1400451816382 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "state\[0\] Low " "Register state\[0\] will power up to Low" {  } { { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 229 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1400451816382 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "\\game:cursor_y\[2\] High " "Register \\game:cursor_y\[2\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1400451816382 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "\\game:cursor_x\[2\] High " "Register \\game:cursor_x\[2\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1400451816382 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "counter\[31\] Low " "Register counter\[31\] will power up to Low" {  } { { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 229 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1400451816382 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "counter\[0\] Low " "Register counter\[0\] will power up to Low" {  } { { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 229 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1400451816382 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "oppHits\[31\] Low " "Register oppHits\[31\] will power up to Low" {  } { { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 229 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1400451816382 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "oppHits\[0\] Low " "Register oppHits\[0\] will power up to Low" {  } { { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 229 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1400451816382 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "myHits\[31\] Low " "Register myHits\[31\] will power up to Low" {  } { { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 229 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1400451816382 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "myHits\[0\] Low " "Register myHits\[0\] will power up to Low" {  } { { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 229 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1400451816382 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "phase\[31\] Low " "Register phase\[31\] will power up to Low" {  } { { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 229 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1400451816382 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "phase\[0\] Low " "Register phase\[0\] will power up to Low" {  } { { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 229 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1400451816382 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1400451816382 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1400451838856 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400451838856 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400451840255 "|battleships|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch " "No output dependent on input pin \"switch\"" {  } { { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400451840255 "|battleships|switch"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27 " "No output dependent on input pin \"CLOCK_27\"" {  } { { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400451840255 "|battleships|CLOCK_27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400451840255 "|battleships|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400451840255 "|battleships|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400451840255 "|battleships|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "files/battleships.vhd" "" { Text "C:/Users/BrianL/Documents/GitHub/battleships/files/battleships.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400451840255 "|battleships|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1400451840255 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18530 " "Implemented 18530 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1400451840257 ""} { "Info" "ICUT_CUT_TM_OPINS" "106 " "Implemented 106 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1400451840257 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "12 " "Implemented 12 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1400451840257 ""} { "Info" "ICUT_CUT_TM_LCELLS" "18363 " "Implemented 18363 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1400451840257 ""} { "Info" "ICUT_CUT_TM_RAMS" "38 " "Implemented 38 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1400451840257 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1400451840257 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 103 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 103 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "453 " "Peak virtual memory: 453 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1400451840307 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 18 17:24:00 2014 " "Processing ended: Sun May 18 17:24:00 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1400451840307 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:03 " "Elapsed time: 00:03:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1400451840307 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:59 " "Total CPU time (on all processors): 00:02:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1400451840307 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1400451840307 ""}
