$date
  Sat Feb 10 13:18:42 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module my_demux_tb $end
$var reg 1 ! in_a_tb $end
$var reg 1 " sel2_tb $end
$var reg 1 # sel1_tb $end
$var reg 1 $ sel0_tb $end
$var reg 1 % out7_tb $end
$var reg 1 & out6_tb $end
$var reg 1 ' out5_tb $end
$var reg 1 ( out4_tb $end
$var reg 1 ) out3_tb $end
$var reg 1 * out2_tb $end
$var reg 1 + out1_tb $end
$var reg 1 , out0_tb $end
$scope module dut $end
$var reg 1 - in_a $end
$var reg 1 . sel2 $end
$var reg 1 / sel1 $end
$var reg 1 0 sel0 $end
$var reg 1 1 out7 $end
$var reg 1 2 out6 $end
$var reg 1 3 out5 $end
$var reg 1 4 out4 $end
$var reg 1 5 out3 $end
$var reg 1 6 out2 $end
$var reg 1 7 out1 $end
$var reg 1 8 out0 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
1!
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
1,
1-
0.
0/
00
01
02
03
04
05
06
07
18
#10000000
1$
1+
0,
10
17
08
#20000000
1#
0$
1*
0+
1/
00
16
07
#30000000
1"
1&
0*
1.
12
06
#40000000
1$
1%
0&
10
11
02
#50000000
