# SPDX-License-Identifier: None
%YAML 1.2
---
$id: http://devicetree.org/schemas/Bindings/timer/nvidia,tegra30-timer.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#
version: 1

title: NVIDIA Tegra30 timer

maintainers:
  - Stephen Warren <swarren@nvidia.com>
description: |+
  The Tegra30 timer provides ten 29-bit timer channels, a single 32-bit free
  running counter, and 5 watchdog modules. The first two channels may also
  trigger a legacy watchdog reset.

             

properties:
  compatible:
    items:
      - enum:
          - nvidia,tegra114-timer
          - nvidia,tegra30-timer
          - nvidia,tegra124-timer
      - const: nvidia,tegra20-timer
    minItems: 2
    maxItems: 2
    additionalItems: false
  reg:
    minItems: 1
    maxItems: 1
    additionalItems: false
  interrupts: {}
  clocks: {}
historical: |
  NVIDIA Tegra30 timer

  The Tegra30 timer provides ten 29-bit timer channels, a single 32-bit free
  running counter, and 5 watchdog modules. The first two channels may also
  trigger a legacy watchdog reset.

  Required properties:

  - compatible : For Tegra30, must contain "nvidia,tegra30-timer".  Otherwise,
    must contain '"nvidia,<chip>-timer", "nvidia,tegra30-timer"' where
    <chip> is tegra124 or tegra132.
  - reg : Specifies base physical address and size of the registers.
  - interrupts : A list of 6 interrupts; one per each of timer channels 1
      through 5, and one for the shared interrupt for the remaining channels.
  - clocks : Must contain one entry, for the module clock.
    See ../clocks/clock-bindings.txt for details.

  timer {
  	compatible = "nvidia,tegra30-timer", "nvidia,tegra20-timer";
  	reg = <0x60005000 0x400>;
  	interrupts = <0 0 0x04
  		      0 1 0x04
  		      0 41 0x04
  		      0 42 0x04
  		      0 121 0x04
  		      0 122 0x04>;
  	clocks = <&tegra_car 214>;
  };
