module clock_48K (
    input logic clk_in,        // 12MHz clock input
    input logic rst_n,           // active-low synchronous reset
    output logic clk_out        // 48kHz clock output
);

    logic [7:0] counter;        // 8 bits đủ đếm tới 250

    always_ff @(posedge clk_in) begin
        if (~rst_n) begin
            counter <= 8'b0;
            clk_out <= 1'b0;
        end
		  else begin
            if (counter == 8'd124) begin
                clk_out <= ~clk_out; // Toggle output every 125 cycles => full period is 250 cycles
                counter <= 8'b0;
            end 
				else begin
                counter <= counter + 8'b1;
            end
        end
    end

endmodule
