$date
	Fri Mar 08 14:57:01 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Group3_Lab4 $end
$var wire 1 ! a1 $end
$var wire 1 " a2 $end
$var wire 1 # b $end
$var wire 1 $ b1 $end
$var wire 1 % b2 $end
$upscope $end
$scope module test_Lab4_tb $end
$var wire 1 & b $end
$var wire 1 ' b1 $end
$var wire 1 ( b2 $end
$var reg 1 ) a1 $end
$var reg 1 * a2 $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0*
0)
1(
0'
0&
z%
z$
z#
z"
z!
$end
#1
1'
1&
1*
#2
0'
0(
0*
1)
#3
0&
1*
#100
