// Seed: 2512783986
module module_0 (
    input wor id_0,
    output wor id_1,
    input supply1 id_2,
    input tri1 id_3
);
  tri1 id_5;
  assign id_5 = 1;
  integer id_6 (id_5);
  id_7(
      1, id_2 - 1
  );
  wire id_8 = id_5;
  assign module_1.id_3 = 0;
  wire id_9;
  assign id_1 = 1;
  wire id_10;
  assign id_1 = id_3;
  wire id_11;
endmodule
module module_1 (
    output tri id_0,
    input wor id_1,
    output supply1 id_2,
    output uwire id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_1,
      id_3,
      id_1,
      id_1
  );
endmodule
