;redcode
;assert 1
	SPL 0, <22
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 0, #2
	JMN -1, @-20
	ADD 3, @220
	ADD @130, 9
	SUB <0, @2
	SPL 0, <-703
	SUB <13, 0
	ADD <0, @2
	CMP <0, @2
	SUB <0, @2
	ADD 210, 30
	DJN -130, 9
	SUB 0, 402
	CMP -7, <-120
	SLT 30, 1
	JMN 0, <-703
	SUB <0, @2
	SUB <0, @2
	SPL 0, <-703
	SUB -207, <-120
	ADD 3, @31
	ADD -130, 9
	SPL 0, <-22
	MOV -1, <-20
	SUB <0, @2
	SLT 121, 0
	SUB <0, @2
	SLT 210, 30
	SUB @-121, 103
	SUB @-121, 103
	CMP <0, @2
	SLT 0, 402
	SLT 210, 30
	ADD -1, <-920
	SUB -7, <-20
	CMP -207, <-120
	MOV -7, <-20
	ADD #270, 0
	SPL 0, <22
	JMN 0, <28
	SPL 0, <-22
	CMP -1, <-20
	JMN -1, @-20
	SUB @121, 106
	SLT 210, 30
	CMP -207, <-120
	CMP -207, <-120
