$date
	Sat Oct 22 23:05:59 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#121185
b110 !
1"
#121186
b110 &
b110 %
1$
#121187
0"
#121190
b11 &
b11 %
#121194
b1010 &
b1010 %
#121198
b101 &
b101 %
#121202
b10000 &
b10000 %
#121206
b1000 &
b1000 %
#121210
b100 &
b100 %
#121214
b10 &
b10 %
#121218
b1 &
b1 %
1#
#121222
b0 &
0#
b0 %
0$
#1129893
b101 !
1"
#1129894
b101 &
b101 %
1$
#1129895
0"
#1129898
b10000 &
b10000 %
#1129902
b1000 &
b1000 %
#1129906
b100 &
b100 %
#1129910
b10 &
b10 %
#1129914
b1 &
b1 %
1#
#1129918
b0 &
0#
b0 %
0$
#2208606
b111 &
b111 %
1$
b111 !
1"
#2208607
0"
#2208610
b10110 &
b10110 %
#2208614
b1011 &
b1011 %
#2208618
b100010 &
b100010 %
#2208622
b10001 &
b10001 %
#2208626
b110100 &
b110100 %
#2208630
b11010 &
b11010 %
#2208634
b1101 &
b1101 %
#2208638
b101000 &
b101000 %
#2208642
b10100 &
b10100 %
#2208646
b1010 &
b1010 %
#2208650
b101 &
b101 %
#2208654
b10000 &
b10000 %
#2208658
b1000 &
b1000 %
#2208662
b100 &
b100 %
#2208666
b10 &
b10 %
#2208670
b1 &
1#
b1 %
#2208674
b0 &
b0 %
0#
0$
#4500012
