VERILOG_SOURCES += ../common/timescaleit.v $(WORKSHOPROOT)/rtl/AxiLite4WavePlayer.v
TOPLEVEL=AxiLite4WavePlayer
MODULE=Tester

include ../common/Makefile.sim