<html>
    <head>
        <style>
      body { font-family:arial; font-size:10pt; text-align:left; }
      h1, h2 {
          padding-top: 30px;
      }
      h3 {
          padding-top: 20px;
      }
      h4, h5, h6 {
          padding-top: 10px;
          font-size:12pt;
      }
      table {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          border-collapse:collapse;
      }
      table th, table td {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          padding: 4px;
      }
     </style>
    </head>
    <body>
        <h1 align="center">Global Net Report</h1>
        <p>Microchip Technology Inc. - Microchip Libero Software Release v2024.1 (Version 2024.1.0.3)</p>
        <p>Date: Thu May 15 18:02:52 2025
</p>
        <h2>Global Nets Information</h2>
        <table cellpadding="4">
            <tr>
                <th/>
                <th> From </th>
                <th> GB Location </th>
                <th> Net Name </th>
                <th> Fanout </th>
            </tr>
            <tr>
                <td>1</td>
                <td>GB[6] </td>
                <td>(296, 72)</td>
                <td>fpga_top_design_0/modulo/data_out_right_up9_inferred_clock_RNI8B517_0/U0_YWn_GEast</td>
                <td>16</td>
            </tr>
            <tr>
                <td>2</td>
                <td>GB[7] </td>
                <td>(297, 72)</td>
                <td>fpga_top_design_0/modulo/un1_sel_2_inferred_clock_RNI5KU02_0/U0_YWn_GEast</td>
                <td>16</td>
            </tr>
            <tr>
                <td>3</td>
                <td>GB[3] </td>
                <td>(293, 72)</td>
                <td>OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_YWn_GEast</td>
                <td>3</td>
            </tr>
        </table>
        <p/>
        <h2>I/O to GB Connections</h2>
        <p>(none)</p>
        <h2>Fabric to GB Connections</h2>
        <table cellpadding="4">
            <tr>
                <th/>
                <th> From </th>
                <th> From Location </th>
                <th> To </th>
                <th> Net Name </th>
                <th> Net Type </th>
                <th> Fanout </th>
            </tr>
            <tr>
                <td>1</td>
                <td>fpga_top_design_0/modulo/data_out_right_up9_inferred_clock_RNI8B517:Y</td>
                <td>(479, 120)</td>
                <td>GB[6] </td>
                <td>fpga_top_design_0/modulo/data_out_right_up9_inferred_clock_RNI8B517_Z</td>
                <td>ROUTED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>2</td>
                <td>fpga_top_design_0/modulo/un1_sel_2_inferred_clock_RNI5KU02:Y</td>
                <td>(459, 111)</td>
                <td>GB[7] </td>
                <td>fpga_top_design_0/modulo/un1_sel_2_inferred_clock_RNI5KU02_Z</td>
                <td>ROUTED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>3</td>
                <td>OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ_FAB:CLKOUT</td>
                <td>(25, 134)</td>
                <td>GB[3] </td>
                <td>OSC_C0_0/OSC_C0_0/N_RCOSC_25_50MHZ_CLKINT</td>
                <td>ROUTED</td>
                <td>1</td>
            </tr>
        </table>
        <p/>
        <h2>CCC to GB Connections</h2>
        <p>(none)</p>
        <h2>CCC Input Connections</h2>
        <p>(none)</p>
        <h2>Local Nets to RGB Connections</h2>
        <p>(none)</p>
        <h2>Global Nets to RGB Connections</h2>
        <table cellpadding="4">
            <tr>
                <th/>
                <th> From </th>
                <th> From Location </th>
                <th> Net Name </th>
                <th> Fanout </th>
                <th/>
                <th> RGB Location </th>
                <th> RGB Fanout </th>
            </tr>
            <tr>
                <td>1</td>
                <td>GB[6] </td>
                <td>(296, 72)</td>
                <td>fpga_top_design_0/modulo/data_out_right_up9_inferred_clock_RNI8B517_0/U0_YWn_GEast</td>
                <td>16</td>
                <td/>
                <td>(446, 126)</td>
                <td>16</td>
            </tr>
            <tr>
                <td>2</td>
                <td>GB[7] </td>
                <td>(297, 72)</td>
                <td>fpga_top_design_0/modulo/un1_sel_2_inferred_clock_RNI5KU02_0/U0_YWn_GEast</td>
                <td>16</td>
                <td>1</td>
                <td>(446, 123)</td>
                <td>5</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(447, 126)</td>
                <td>11</td>
            </tr>
            <tr>
                <td>3</td>
                <td>GB[3] </td>
                <td>(293, 72)</td>
                <td>OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_YWn_GEast</td>
                <td>3</td>
                <td/>
                <td>(446, 108)</td>
                <td>3</td>
            </tr>
        </table>
        <p/>
        <h2>Warning: Local Clock Nets</h2>
        <p>The following clocks are routed using regular routing resources instead of dedicated global resources. Clocks using regular routing are more susceptible to Single Event Effects (SEEs) and have less predictable amounts of clock jitter versus the dedicated global resources. Microchip recommends using clock input and clock generation paths that maximize the usage of dedicated global routing resources, as well as promoting these signals to dedicated global resources. Refer to the RTG4 Clocking Resources User Guide and RTG4 Radiation-Mitigated Clock and Reset Network Usage Application Note for more information.
</p>
        <table cellpadding="4">
            <tr>
                <th/>
                <th> From </th>
                <th> Driving Net </th>
                <th> To </th>
            </tr>
            <tr>
                <td>1</td>
                <td>fpga_top_design_0/modulo/decodificador1/un1_quad118_3:Y</td>
                <td>fpga_top_design_0/modulo/decodificador1/un1_quad118_3_Z</td>
                <td>fpga_top_design_0/modulo/decodificador1/bit1:CLK</td>
            </tr>
            <tr>
                <td>2</td>
                <td>fpga_top_design_0/modulo/decodificador1/un1_quad118_2:Y</td>
                <td>fpga_top_design_0/modulo/decodificador1/un1_quad118_2_Z</td>
                <td>fpga_top_design_0/modulo/decodificador1/bit2:CLK</td>
            </tr>
            <tr>
                <td>3</td>
                <td>fpga_top_design_0/modulo/decodificador1/un1_quad118:Y</td>
                <td>fpga_top_design_0/modulo/decodificador1/un1_quad118_Z</td>
                <td>fpga_top_design_0/modulo/decodificador1/bit3:CLK</td>
            </tr>
        </table>
    </body>
</html>
