Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Aug  5 17:11:41 2019
| Host         : LAPTOP-L7UCABIP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7z020
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   636 |
| Unused register locations in slices containing registers |  1729 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           18 |
|      2 |           15 |
|      3 |           16 |
|      4 |           56 |
|      5 |           28 |
|      6 |           14 |
|      7 |           16 |
|      8 |           84 |
|      9 |           21 |
|     10 |           31 |
|     11 |           27 |
|     12 |           14 |
|     13 |           13 |
|     14 |            9 |
|     15 |            4 |
|    16+ |          270 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3284 |          997 |
| No           | No                    | Yes                    |             293 |           82 |
| No           | Yes                   | No                     |            1722 |          612 |
| Yes          | No                    | No                     |            4448 |         1226 |
| Yes          | No                    | Yes                    |             142 |           31 |
| Yes          | Yes                   | No                     |            5070 |         1491 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|               Clock Signal              |                                                                                                                                         Enable Signal                                                                                                                                        |                                                                                                                               Set/Reset Signal                                                                                                                              | Slice Load Count | Bel Load Count |
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  cmos1_pclk_IBUF_BUFG                   |                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                                       |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                 |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                        |                1 |              1 |
|  cmos1_pclk_IBUF_BUFG                   | system_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                          | system_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                              |                1 |              1 |
|  cmos1_pclk_IBUF_BUFG                   | system_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                        | system_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                              |                1 |              1 |
|  cmos1_pclk_IBUF_BUFG                   | system_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                        | system_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                              |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                        |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                             |                1 |              1 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                            |                                                                                                                                                                                                                                                                             |                1 |              1 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_1                                                                                                                                         | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                                        |                1 |              1 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    |                                                                                                                                                                                                                                                                                              | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2                                              |                1 |              1 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    |                                                                                                                                                                                                                                                                                              | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2                    |                1 |              1 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_sm_ld_dre_cmd_reg                                                                                                                   | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                   |                1 |              1 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                |                                                                                                                                                                                                                                                                             |                1 |              1 |
|  cmos1_pclk_IBUF_BUFG                   |                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                        |                1 |              1 |
|  cmos1_pclk_IBUF_BUFG                   |                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                        |                1 |              1 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                            |                                                                                                                                                                                                                                                                             |                1 |              1 |
|  cmos1_pclk_IBUF_BUFG                   |                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                                     |                1 |              1 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                    |                                                                                                                                                                                                                                                                             |                1 |              2 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    |                                                                                                                                                                                                                                                                                              | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit_nosync_reg                                                                                                                                                                                     |                1 |              2 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                                               |                                                                                                                                                                                                                                                                             |                1 |              2 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    |                                                                                                                                                                                                                                                                                              | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_reset_reg                                                                                                                                                                           |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                            |                1 |              2 |
|  cmos1_pclk_IBUF_BUFG                   |                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                            |                1 |              2 |
|  cmos1_pclk_IBUF_BUFG                   |                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                            |                1 |              2 |
|  cmos1_pclk_IBUF_BUFG                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                             |                1 |              2 |
|  cmos1_pclk_IBUF_BUFG                   |                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                      |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                             |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                 |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                            |                1 |              2 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    | system_i/processing_system7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_en                                                                                                                                        |                                                                                                                                                                                                                                                                             |                1 |              2 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                        |                                                                                                                                                                                                                                                                             |                1 |              2 |
|  cmos1_pclk_IBUF_BUFG                   |                                                                                                                                                                                                                                                                                              | system_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                          |                1 |              2 |
|  cmos1_pclk_IBUF_BUFG                   |                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                     |                1 |              3 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_dre_tvalid_i_reg                                                                                                                  | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1[0]                                                                                                                                            |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                             |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                     |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                     |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                                            |                                                                                                                                                                                                                                                                             |                1 |              3 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                |                                                                                                                                                                                                                                                                             |                1 |              3 |
|  cmos1_pclk_IBUF_BUFG                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                             |                3 |              3 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    |                                                                                                                                                                                                                                                                                              | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                              |                2 |              3 |
|  cmos1_pclk_IBUF_BUFG                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                     |                1 |              3 |
|  cmos1_pclk_IBUF_BUFG                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                             |                3 |              3 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O     |                                                                                                                                                                                                                                                                                              | system_i/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                                                             |                2 |              3 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    |                                                                                                                                                                                                                                                                                              | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                    |                1 |              3 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    |                                                                                                                                                                                                                                                                                              | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                      |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                     |                1 |              3 |
|  cmos1_pclk_IBUF_BUFG                   |                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                     |                1 |              3 |
|  cmos1_pclk_IBUF_BUFG                   |                                                                                                                                                                                                                                                                                              | system_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                              |                1 |              4 |
|  cmos1_pclk_IBUF_BUFG                   |                                                                                                                                                                                                                                                                                              | system_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                              |                1 |              4 |
|  cmos1_pclk_IBUF_BUFG                   |                                                                                                                                                                                                                                                                                              | system_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                              |                1 |              4 |
|  cmos1_pclk_IBUF_BUFG                   |                                                                                                                                                                                                                                                                                              | system_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                              |                1 |              4 |
|  cmos1_pclk_IBUF_BUFG                   |                                                                                                                                                                                                                                                                                              | system_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                              |                1 |              4 |
|  cmos1_pclk_IBUF_BUFG                   |                                                                                                                                                                                                                                                                                              | system_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                              |                1 |              4 |
|  cmos1_pclk_IBUF_BUFG                   |                                                                                                                                                                                                                                                                                              | system_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                              |                1 |              4 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                                       | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                          |                1 |              4 |
|  cmos1_pclk_IBUF_BUFG                   |                                                                                                                                                                                                                                                                                              | system_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                                   |                1 |              4 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    |                                                                                                                                                                                                                                                                                              | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                |                2 |              4 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    |                                                                                                                                                                                                                                                                                              | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r                                                                 |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                                                             |                1 |              4 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                                | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_reg_full_i_1_n_0                                                                                                                                                       |                2 |              4 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    | system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/next_rom_addr                                                                                                                                                                                                                                       | system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_addr[3]_i_1_n_0                                                                                                                                                                                                                |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                                                                 |                1 |              4 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                                     | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                           |                2 |              4 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                              | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                           |                2 |              4 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                               | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                                             |                2 |              4 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                                                   | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                                       |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                                          |                1 |              4 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/edge_detector_0/inst/threshold_c_U/mOutPtr[3]_i_1_n_2                                                                                                                                                                                                                               | system_i/edge_detector_0/inst/AddWeighted_U0/SS[0]                                                                                                                                                                                                                          |                2 |              4 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    | system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/state_count[3]_i_1_n_0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                             |                2 |              4 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                                                  | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/SR[0]                                                                                                                                                                       |                1 |              4 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_cmd2dre_valid_reg                                                                         |                                                                                                                                                                                                                                                                             |                1 |              4 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                               | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                    |                1 |              4 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                                                  | system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                                                                       |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                                                      |                1 |              4 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/edge_detector_0/inst/start_for_threshopcA_U/mOutPtr[3]_i_1__0_n_2                                                                                                                                                                                                                   | system_i/edge_detector_0/inst/AddWeighted_U0/SS[0]                                                                                                                                                                                                                          |                2 |              4 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    | system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                                                   | system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                                       |                1 |              4 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                                      | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    |                                                                                                                                                                                                                                                                                              | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/p_1_in                                                                                                                                                                 |                2 |              4 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                                                                 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                1 |              4 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                                         | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                1 |              4 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                                                              | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                2 |              4 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                                              | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                2 |              4 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                                         | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                1 |              4 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                                      | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                1 |              4 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                                                   | system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                                       |                1 |              4 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    |                                                                                                                                                                                                                                                                                              | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/p_0_in                                                                                                                                                                 |                2 |              4 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    | system_i/cmos_rst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                             | system_i/cmos_rst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                               |                1 |              4 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[1]                                                                                          | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                         |                1 |              4 |
|  cmos1_pclk_IBUF_BUFG                   | system_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                               | system_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                |                2 |              4 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    | system_i/cmos_rst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                               | system_i/cmos_rst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                 |                1 |              4 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                                                              | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_strb                                                                              |                1 |              4 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/p_0_in1_in                                                                                          | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/r0_reg_sel[3]_i_1_n_0                                                              |                1 |              4 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[1]                                                                                                                   | system_i/axi_vdma_1/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                   |                1 |              4 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                                                   | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                                       |                1 |              4 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    |                                                                                                                                                                                                                                                                                              | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_1_n_0                                                                                                       |                2 |              4 |
|  cmos1_pclk_IBUF_BUFG                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                                              |                                                                                                                                                                                                                                                                             |                4 |              4 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                                             | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                    |                2 |              4 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    |                                                                                                                                                                                                                                                                                              | system_i/cmos_rst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                               |                1 |              4 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                          | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                1 |              4 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    |                                                                                                                                                                                                                                                                                              | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                            |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                             |                1 |              4 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/edge_detector_0/inst/Filter2D_U0/k_buf_0_val_5_U/Filter2D102_k_bufeOg_ram_U/ap_block_pp0_stage0_subdone0_in                                                                                                                                                                         | system_i/edge_detector_0/inst/AddWeighted_U0/SS[0]                                                                                                                                                                                                                          |                2 |              4 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/edge_detector_0/inst/Filter2D_U0/k_buf_0_val_5_U/Filter2D102_k_bufeOg_ram_U/ap_block_pp0_stage0_subdone0_in                                                                                                                                                                         |                                                                                                                                                                                                                                                                             |                4 |              4 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[1]                                                                                                                   | system_i/axi_vdma_0/U0/I_RST_MODULE/p_0_in__0                                                                                                                                                                                                                               |                1 |              5 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                         |                                                                                                                                                                                                                                                                             |                1 |              5 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    |                                                                                                                                                                                                                                                                                              | system_i/rst_processing_system7_0_150M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                   |                1 |              5 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/p_1_in                                                                                                                                                                                                        | system_i/axi_vdma_0/U0/I_RST_MODULE/p_0_in__0                                                                                                                                                                                                                               |                1 |              5 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                        | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                           |                2 |              5 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    |                                                                                                                                                                                                                                                                                              | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[15]_i_1_n_0                                                                                                                             |                1 |              5 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    |                                                                                                                                                                                                                                                                                              | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                       |                3 |              5 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                                                | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_inhibit_rdy_n_reg                                                                                  |                1 |              5 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0                                                                                                                                                                       | system_i/axi_vdma_1/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                   |                1 |              5 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                    | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                           |                2 |              5 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/p_17_out                                                                                                                                                                                            | system_i/axi_vdma_1/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                   |                1 |              5 |
|  cmos1_pclk_IBUF_BUFG                   |                                                                                                                                                                                                                                                                                              | system_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                        |                2 |              5 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                        |                                                                                                                                                                                                                                                                             |                1 |              5 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg                                                                                                                                           | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                                          |                2 |              5 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    | system_i/processing_system7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                                                                                                |                                                                                                                                                                                                                                                                             |                1 |              5 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/E[0]                                                                                                                                                                                                         | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/initial_frame_reg[0]                                                                                                                                                                         |                2 |              5 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/processing_system7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                                                                                                        |                                                                                                                                                                                                                                                                             |                1 |              5 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/processing_system7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                                                                                                        |                                                                                                                                                                                                                                                                             |                1 |              5 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/E[0]                                                                                                                                                                                                                                        | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                      |                1 |              5 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/E[0]                                                                                                                                                   | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                           |                2 |              5 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    |                                                                                                                                                                                                                                                                                              | system_i/rst_processing_system7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                   |                2 |              5 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                    |                                                                                                                                                                                                                                                                             |                1 |              5 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    | system_i/processing_system7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                                                                                                |                                                                                                                                                                                                                                                                             |                2 |              5 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                             |                                                                                                                                                                                                                                                                             |                1 |              5 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/edge_detector_0/inst/edge_detector_AXILiteS_s_axi_U/waddr                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                             |                1 |              5 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/MASTER_MODE_FRAME_CNT.GEN_REPEAT_FRM_FSIZE_LESS_ERR_SOF.flag_to_repeat_after_fsize_less_err_reg[0]                                                                                                              | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/p_2_out_0                                                                                                                                                                                               |                2 |              5 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/E[0]                                                                                                                                                                                                             | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/halted_reg_1[0]                                                                                                                                                                              |                2 |              5 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[0]                                                                                                                   | system_i/axi_vdma_1/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                   |                1 |              5 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/rst_processing_system7_0_150M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                     | system_i/rst_processing_system7_0_150M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                             |                1 |              6 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    |                                                                                                                                                                                                                                                                                              | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                      |                3 |              6 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                                                    | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                                                |                1 |              6 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                                                               | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    | system_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                                                                        | system_i/axi_vdma_1/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                   |                2 |              6 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/m_axi_rlast_0[0]                                                                                                                           | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |
|  cmos1_pclk_IBUF_BUFG                   | system_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/xsdb_memory_read_inst/data_out_en_1                                                                                                                                                                                             |                                                                                                                                                                                                                                                                             |                2 |              6 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                                                                        | system_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                   |                1 |              6 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                                                                        | system_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                   |                1 |              6 |
|  cmos1_pclk_IBUF_BUFG                   |                                                                                                                                                                                                                                                                                              | system_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                     |                1 |              6 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    | system_i/rst_processing_system7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                     | system_i/rst_processing_system7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                             |                1 |              6 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    | system_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                                                                        | system_i/axi_vdma_1/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                   |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                 |                2 |              6 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/edge_detector_0/inst/AddWeighted_U0/edge_detector_fmumb6_U53/edge_detector_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/ce_r_reg                                                                                                                                | system_i/edge_detector_0/inst/AddWeighted_U0/edge_detector_fmumb6_U53/edge_detector_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/p_1_in12_out                                                                                                           |                2 |              7 |
|  cmos1_pclk_IBUF_BUFG                   |                                                                                                                                                                                                                                                                                              | system_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                     |                2 |              7 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out[31]_i_1__1_n_0                                                                                        | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                           |                3 |              7 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/edge_detector_0/inst/Filter2D_U0/icmp_reg_975[0]_i_1_n_2                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                             |                2 |              7 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O     |                                                                                                                                                                                                                                                                                              | system_i/v_tc_0/U0/U_TC_TOP/reset                                                                                                                                                                                                                                           |                1 |              7 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/edge_detector_0/inst/Filter2D_U0/exitcond460_i_reg_1004[0]_i_1_n_2                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                             |                1 |              7 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/edge_detector_0/inst/AddWeighted_U0/edge_detector_fmumb6_U54/edge_detector_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/ce_r_reg                                                                                                                                | system_i/edge_detector_0/inst/AddWeighted_U0/edge_detector_fmumb6_U54/edge_detector_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/p_1_in12_out                                                                                                           |                2 |              7 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    | system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/DADDR[6]_i_2_n_0                                                                                                                                                                                                                                    | system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/DADDR[6]_i_1_n_0                                                                                                                                                                                                                   |                2 |              7 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/p_2_in                                                                                                                                                                | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              7 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_tlast_out_reg[0]                                                                                                                  | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                                                                |                2 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                                                                 |                2 |              7 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    |                                                                                                                                                                                                                                                                                              | system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aresetn                                                                                                                                                                        |                2 |              7 |
|  cmos1_pclk_IBUF_BUFG                   | system_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                     | system_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                   |                3 |              7 |
|  cmos1_pclk_IBUF_BUFG                   | system_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                  | system_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                   |                3 |              7 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/edge_detector_0/inst/Filter2D102_U0/brmerge_reg_1069_pp0_iter1_reg0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                             |                2 |              7 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O     | system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_4[0]                                                                                                                                                                                                  | system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                5 |              7 |
|  cmos1_pclk_IBUF_BUFG                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                      |                2 |              8 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O     | system_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_sof_cnt                                                                                                                                                                                                                                       | system_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                                      |                2 |              8 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O     | system_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_dly                                                                                                                                                                                                                                        | system_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                                      |                3 |              8 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O     | system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/clken[0]                                                                                                                                                                                                                   | system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                4 |              8 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_dre_tvalid_i_reg                                                                                                                  | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_clr_dbc_reg_reg[0]                                                                                               |                2 |              8 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_1[1]                                                                                                                | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                    |                2 |              8 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_1[0]                                                                                                                | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                           |                2 |              8 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_1/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_2_n_0                                                                                                                                                                                        | system_i/axi_vdma_1/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                   |                4 |              8 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_1/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0                                                                                                                                                              | system_i/axi_vdma_1/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0                                                                                                                                                                 |                2 |              8 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]                                          | system_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18][0]                              |                2 |              8 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                    |                3 |              8 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                                                        | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                      |                2 |              8 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                                                                                        | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                      |                2 |              8 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                                                                                        | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                      |                3 |              8 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                                                                                        | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                      |                3 |              8 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                                                         | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                      |                2 |              8 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                                                        | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                      |                1 |              8 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                                                        | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                      |                1 |              8 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                                                         | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                      |                2 |              8 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                                                                                        | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                      |                4 |              8 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                                                                                         | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                      |                1 |              8 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                                                        | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                      |                2 |              8 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                                                        | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                      |                1 |              8 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                                                                                                        | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                      |                2 |              8 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                                                        | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                      |                1 |              8 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                                                                                         | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                      |                2 |              8 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                                                                                        | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                      |                3 |              8 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                                                                                        | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                      |                2 |              8 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                                                                                        | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                      |                1 |              8 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                                                                                                        | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                      |                4 |              8 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                                                                                        | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                      |                2 |              8 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                                                                                        | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                      |                2 |              8 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                                                                                         | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                      |                4 |              8 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                                                                                         | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                      |                3 |              8 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                                                                  | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                      |                1 |              8 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                                                                  | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                      |                3 |              8 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/p_1_in[7]                                                                                                                                                                                                                                   | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                      |                1 |              8 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                                                                  | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                      |                1 |              8 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    | system_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                                                                                                                         | system_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/clear                                                                                                                                                                                                             |                2 |              8 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    | system_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                                                         | system_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/clear                                                                                                                                                                                                             |                1 |              8 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    | system_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                                                                   | system_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/clear                                                                                                                                                                                                             |                1 |              8 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    | system_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                                                         | system_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/clear                                                                                                                                                                                                             |                1 |              8 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    | system_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                                                                   | system_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/clear                                                                                                                                                                                                             |                1 |              8 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    | system_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                         | system_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/clear                                                                                                                                                                                                             |                1 |              8 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    | system_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                                                         | system_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/clear                                                                                                                                                                                                             |                1 |              8 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    | system_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                                                                                                                          | system_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/clear                                                                                                                                                                                                             |                1 |              8 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    | system_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                                                         | system_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/clear                                                                                                                                                                                                             |                1 |              8 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    | system_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                                                                                                                         | system_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/clear                                                                                                                                                                                                             |                1 |              8 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    | system_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                                                                   | system_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/clear                                                                                                                                                                                                             |                1 |              8 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    | system_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                                                          | system_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/clear                                                                                                                                                                                                             |                1 |              8 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    | system_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                                                         | system_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/clear                                                                                                                                                                                                             |                2 |              8 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    | system_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                                                         | system_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/clear                                                                                                                                                                                                             |                1 |              8 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    | system_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                                                          | system_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/clear                                                                                                                                                                                                             |                1 |              8 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    | system_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                                                                                                                    | system_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/clear                                                                                                                                                                                                             |                1 |              8 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                                                                                                        | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                      |                3 |              8 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    | system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                              | system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                  |                2 |              8 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                          | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                     |                3 |              8 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0                                                                                                                                                              | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/SR[0]                                                                                                                                                                                        |                3 |              8 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/E[0]                                                                                                                                                                                                          | system_i/axi_vdma_0/U0/I_RST_MODULE/p_0_in__0                                                                                                                                                                                                                               |                4 |              8 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[5]                                          | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/prmry_resetn_i_reg[0]                                                                                                |                3 |              8 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                                                                 | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/err_i_reg[0]                                                                                                                                                                                                 |                2 |              8 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/sts_tready_reg_0[0]                                                                                                                                                                                             | system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halt_i_reg_1[0]                                                                                                                                                                                              |                3 |              8 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/edge_detector_0/inst/CvtColor_U0/p_Val2_s_reg_3970                                                                                                                                                                                                                                  | system_i/edge_detector_0/inst/CvtColor_U0/edge_detector_macdEe_U21/edge_detector_macdEe_DSP48_2_U/SS[0]                                                                                                                                                                     |                3 |              8 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/edge_detector_0/inst/CvtColor_U0/tmp_56_reg_3720                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                             |                2 |              8 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/edge_detector_0/inst/Filter2D102_U0/icmp_reg_1011[0]_i_1_n_2                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                             |                3 |              8 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/edge_detector_0/inst/Filter2D102_U0/shiftReg_ce                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                             |                1 |              8 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/edge_detector_0/inst/Filter2D102_U0/shiftReg_ce                                                                                                                                                                                                                                     | system_i/edge_detector_0/inst/Filter2D102_U0/p_Result_s_reg_1116_reg[0]_0                                                                                                                                                                                                   |                3 |              8 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/edge_detector_0/inst/Filter2D_U0/p_Val2_6_reg_1095[7]_i_2_n_2                                                                                                                                                                                                                       | system_i/edge_detector_0/inst/Filter2D_U0/p_Val2_6_reg_1095[7]_i_1_n_2                                                                                                                                                                                                      |                2 |              8 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/edge_detector_0/inst/edge_detector_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                                                           | system_i/edge_detector_0/inst/edge_detector_AXILiteS_s_axi_U/rdata[7]_i_1_n_2                                                                                                                                                                                               |                1 |              8 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/edge_detector_0/inst/edge_detector_AXILiteS_s_axi_U/p_0_in                                                                                                                                                                                                                          | system_i/edge_detector_0/inst/AddWeighted_U0/SS[0]                                                                                                                                                                                                                          |                1 |              8 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/edge_detector_0/inst/threshold_c_U/U_fifo_w8_d7_A_ram/shiftReg_ce                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                             |                1 |              8 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/edge_detector_0/inst/thresholding_U0/thresholding_U0_threshold_read                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                             |                1 |              8 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                 |                                                                                                                                                                                                                                                                             |                1 |              8 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                                    | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                3 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                                                               |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                                                          |                3 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                      |                2 |              8 |
|  cmos1_pclk_IBUF_BUFG                   |                                                                                                                                                                                                                                                                                              | system_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                                            |                5 |              8 |
|  cmos1_pclk_IBUF_BUFG                   |                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                                        |                2 |              8 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                            |                                                                                                                                                                                                                                                                             |                1 |              8 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/edge_detector_0/inst/thresholding_U0/tmp_1_reg_1830                                                                                                                                                                                                                                 | system_i/edge_detector_0/inst/thresholding_U0/tmp_1_reg_183[7]_i_1_n_2                                                                                                                                                                                                      |                2 |              8 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/edge_detector_0/inst/AddWeighted_U0/edge_detector_fadlbW_U52/edge_detector_ap_fadd_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/OP/RESULT_REG.NORMAL.exp_op[7]_i_2_n_2                                                                                               | system_i/edge_detector_0/inst/AddWeighted_U0/edge_detector_fadlbW_U52/edge_detector_ap_fadd_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/SR[0]                                                                           |                1 |              8 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/edge_detector_0/inst/AddWeighted_U0/edge_detector_fadlbW_U51/edge_detector_ap_fadd_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/OP/RESULT_REG.NORMAL.exp_op[7]_i_2_n_2                                                                                               | system_i/edge_detector_0/inst/AddWeighted_U0/edge_detector_fadlbW_U51/edge_detector_ap_fadd_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/SR[0]                                                                           |                3 |              8 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                         | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                           |                3 |              8 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    |                                                                                                                                                                                                                                                                                              | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/p_4_out                                                                                                                                                                                      |                3 |              9 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_24_out                                                                                                                                                                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0                                                                                                          |                2 |              9 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    |                                                                                                                                                                                                                                                                                              | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg[0]                                                                                                                             |                3 |              9 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_20_out                                                                                                                                                                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0                                                                                                          |                3 |              9 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_2_n_0                                                                                       | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0                                                                      |                4 |              9 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                         |                                                                                                                                                                                                                                                                             |                2 |              9 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_23_out                                                                                                                                  | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0                                                                      |                3 |              9 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/p_3_in                                                                                                                                                  | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                4 |              9 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_16_out                                                                                                                                                                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0                                                                                                          |                3 |              9 |
|  cmos1_pclk_IBUF_BUFG                   | system_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_2_n_0                                                                                                                                                                                              | system_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                                             |                2 |              9 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_19_out                                                                                                                                  | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0                                                                      |                2 |              9 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/ld_btt_cntr_reg3_reg[0]                                                                                                 |                                                                                                                                                                                                                                                                             |                3 |              9 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0_n_0                                                                                                                                                              | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                           |                3 |              9 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                              | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                           |                2 |              9 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    | system_i/processing_system7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                                                                                                 |                                                                                                                                                                                                                                                                             |                2 |              9 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                               | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                     |                3 |              9 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                                    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                     |                4 |              9 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    |                                                                                                                                                                                                                                                                                              | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                               |                7 |              9 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_28_out                                                                                                                                                                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0                                                                                                          |                3 |              9 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/processing_system7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                                                                                                         |                                                                                                                                                                                                                                                                             |                2 |              9 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_27_out                                                                                                                                  | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0                                                                      |                3 |              9 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_36_out                                                                                                                                                                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0                                                                                                            |                3 |             10 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_40_out                                                                                                                                                                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0                                                                                                            |                3 |             10 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_31_out                                                                                                                                  | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0                                                                        |                2 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                                                               |                2 |             10 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_1_4[0]                                                                                                       | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0[0]                                                                             |                3 |             10 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_32_out                                                                                                                                                                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0                                                                                                            |                3 |             10 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                        | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             10 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_35_out                                                                                                                                  | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0                                                                        |                3 |             10 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_39_out                                                                                                                                  | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0                                                                        |                4 |             10 |
|  cmos1_pclk_IBUF_BUFG                   | system_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                    | system_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                                |                2 |             10 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[0]_0[0]                                                                                           | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1[0]                                                         |                2 |             10 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    |                                                                                                                                                                                                                                                                                              | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                           |                6 |             10 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/edge_detector_0/inst/AddWeighted_U0/deleted_zeros_reg_12260                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                             |                4 |             10 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_1_2[0]                                                                                                       | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_2[0]                                                                             |                2 |             10 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    |                                                                                                                                                                                                                                                                                              | system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                |                3 |             10 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                                                          | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0[0]                                                                               |                2 |             10 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    |                                                                                                                                                                                                                                                                                              | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                     |                5 |             10 |
|  cmos1_pclk_IBUF_BUFG                   | system_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                             |                4 |             10 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                                                   | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0[0]                                                         |                2 |             10 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                   | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                            | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[1]_0[0]                                                                                           | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_3[0]                                                         |                3 |             10 |
|  cmos1_pclk_IBUF_BUFG                   | system_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/xsdb_memory_read_inst/data_out_en_1                                                                                                                                                                                             | system_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[0]_2                                                                                                                                                                 |                2 |             10 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[3]_1[0]                                                                                           | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2[0]                                                         |                2 |             10 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_1_3[0]                                                                                                       | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_1[0]                                                                             |                3 |             10 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                    | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |
|  cmos1_pclk_IBUF_BUFG                   | system_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                                             |                2 |             10 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |
|  cmos1_pclk_IBUF_BUFG                   | system_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                    | system_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                          |                3 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                      |                3 |             10 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                            | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/edge_detector_0/inst/Duplicate_U0/t_V_4_reg_1250                                                                                                                                                                                                                                    | system_i/edge_detector_0/inst/Duplicate_U0/t_V_4_reg_125                                                                                                                                                                                                                    |                3 |             11 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/edge_detector_0/inst/AddWeighted_U0/t_V_5_reg_1940                                                                                                                                                                                                                                  | system_i/edge_detector_0/inst/AddWeighted_U0/t_V_5_reg_194                                                                                                                                                                                                                  |                3 |             11 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/edge_detector_0/inst/AddWeighted_U0/ap_CS_fsm_state34                                                                                                                                                                                                                               | system_i/edge_detector_0/inst/AddWeighted_U0/t_V_reg_183                                                                                                                                                                                                                    |                2 |             11 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/edge_detector_0/inst/Duplicate_U0/ap_CS_fsm_state5                                                                                                                                                                                                                                  | system_i/edge_detector_0/inst/Duplicate_U0/t_V_reg_114                                                                                                                                                                                                                      |                2 |             11 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/edge_detector_0/inst/Filter2D102_U0/k_buf_0_val_3_addr_reg_10800                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                             |                2 |             11 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/edge_detector_0/inst/CvtColor_1_U0/ap_CS_fsm_state2                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                             |                3 |             11 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/edge_detector_0/inst/Filter2D102_U0/t_V_2_reg_2710                                                                                                                                                                                                                                  | system_i/edge_detector_0/inst/Filter2D102_U0/t_V_2_reg_271                                                                                                                                                                                                                  |                2 |             11 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/edge_detector_0/inst/Filter2D_U0/k_buf_0_val_3_addr_reg_10380                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                             |                2 |             11 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    |                                                                                                                                                                                                                                                                                              | system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                                                                            |                3 |             11 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/edge_detector_0/inst/CvtColor_U0/Q[0]                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                             |                2 |             11 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/edge_detector_0/inst/Filter2D_U0/t_V_3_reg_2610                                                                                                                                                                                                                                     | system_i/edge_detector_0/inst/Filter2D_U0/t_V_3_reg_261                                                                                                                                                                                                                     |                4 |             11 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/edge_detector_0/inst/Duplicate_U0/ap_CS_fsm_state2                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                             |                3 |             11 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/edge_detector_0/inst/CvtColor_1_U0/ap_CS_fsm_state5                                                                                                                                                                                                                                 | system_i/edge_detector_0/inst/CvtColor_1_U0/i_reg_138                                                                                                                                                                                                                       |                3 |             11 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/edge_detector_0/inst/Filter2D102_U0/ap_CS_fsm_state2                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                             |                3 |             11 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/edge_detector_0/inst/Mat2AXIvideo_U0/ap_CS_fsm_state6                                                                                                                                                                                                                               | system_i/edge_detector_0/inst/Mat2AXIvideo_U0/t_V_reg_173                                                                                                                                                                                                                   |                4 |             11 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/edge_detector_0/inst/Mat2AXIvideo_U0/i_V_reg_2610                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                             |                3 |             11 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/edge_detector_0/inst/CvtColor_U0/j_i_reg_2060                                                                                                                                                                                                                                       | system_i/edge_detector_0/inst/CvtColor_U0/j_i_reg_206                                                                                                                                                                                                                       |                3 |             11 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/edge_detector_0/inst/Filter2D_U0/ap_CS_fsm_state2                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                             |                4 |             11 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/edge_detector_0/inst/CvtColor_U0/ap_CS_fsm_state9                                                                                                                                                                                                                                   | system_i/edge_detector_0/inst/CvtColor_U0/i_i_reg_195                                                                                                                                                                                                                       |                3 |             11 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/edge_detector_0/inst/Mat2AXIvideo_U0/t_V_1_reg_1840                                                                                                                                                                                                                                 | system_i/edge_detector_0/inst/Mat2AXIvideo_U0/t_V_1_reg_184                                                                                                                                                                                                                 |                4 |             11 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/edge_detector_0/inst/Filter2D_U0/ap_CS_fsm_state9                                                                                                                                                                                                                                   | system_i/edge_detector_0/inst/Filter2D_U0/t_V_reg_250                                                                                                                                                                                                                       |                2 |             11 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/edge_detector_0/inst/Filter2D102_U0/p_Result_s_reg_11160                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                             |                3 |             11 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O     |                                                                                                                                                                                                                                                                                              | system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                 |                4 |             11 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/edge_detector_0/inst/CvtColor_1_U0/j_reg_1490                                                                                                                                                                                                                                       | system_i/edge_detector_0/inst/CvtColor_1_U0/j_reg_149                                                                                                                                                                                                                       |                3 |             11 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/edge_detector_0/inst/Filter2D102_U0/ap_CS_fsm_state8                                                                                                                                                                                                                                | system_i/edge_detector_0/inst/Filter2D102_U0/t_V_reg_260                                                                                                                                                                                                                    |                3 |             11 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/edge_detector_0/inst/AddWeighted_U0/ap_CS_fsm_state2                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                             |                3 |             11 |
|  cmos1_pclk_IBUF_BUFG                   |                                                                                                                                                                                                                                                                                              | system_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                        |                3 |             11 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    |                                                                                                                                                                                                                                                                                              | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                                                                            |                3 |             12 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                             |                7 |             12 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    |                                                                                                                                                                                                                                                                                              | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                4 |             12 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O     | system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count058_out                                                                                                                                                                                                                            | system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0                                                                                                                                                                                                       |                3 |             12 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O     |                                                                                                                                                                                                                                                                                              | system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0                                                                                                                                                                                                       |                3 |             12 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                                                             |                2 |             12 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    |                                                                                                                                                                                                                                                                                              | system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                  |                4 |             12 |
|  cmos1_pclk_IBUF_BUFG                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                      |                2 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                      |                3 |             12 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                             |                5 |             12 |
|  cmos1_pclk_IBUF_BUFG                   |                                                                                                                                                                                                                                                                                              | system_i/alinx_ov5640_0/inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                           |                6 |             12 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                        |                                                                                                                                                                                                                                                                             |                3 |             12 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    |                                                                                                                                                                                                                                                                                              | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             12 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    |                                                                                                                                                                                                                                                                                              | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             12 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/E[0]                                                                                                                    | system_i/axi_vdma_1/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                   |                2 |             13 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/vert_count[12]_i_1_n_0                                                                                                                                                                                                  | system_i/axi_vdma_0/U0/I_RST_MODULE/p_0_in__0                                                                                                                                                                                                                               |                3 |             13 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    |                                                                                                                                                                                                                                                                                              | system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                             |                3 |             13 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O     | system_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_re_dly                                                                                                                                                                                                                                    | system_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt[0]_i_1_n_0                                                                                                                                                                                                           |                4 |             13 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[2]                                                                                                                   | system_i/axi_vdma_0/U0/I_RST_MODULE/p_0_in__0                                                                                                                                                                                                                               |                4 |             13 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_reg_0                                                                | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_reg                                                 |                4 |             13 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                              |                                                                                                                                                                                                                                                                             |                4 |             13 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[2]                                                                                                                   | system_i/axi_vdma_1/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                   |                3 |             13 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    |                                                                                                                                                                                                                                                                                              | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/areset_r                                                                                                                  |                4 |             13 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                               |                                                                                                                                                                                                                                                                             |                3 |             13 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    |                                                                                                                                                                                                                                                                                              | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                          |                5 |             13 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                      | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                     |                4 |             13 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    |                                                                                                                                                                                                                                                                                              | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                   |                7 |             13 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/edge_detector_0/inst/Filter2D102_U0/or_cond_i_i_reg_1055[0]_i_1_n_2                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                             |                6 |             14 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                             |                                                                                                                                                                                                                                                                             |                2 |             14 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0                                                                                                                                                                                      | system_i/axi_vdma_0/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1[0]                                                                                                                                                            |                6 |             14 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[5].gnll_fifo.inst_extd/gonep.inst_prim/E[0] | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_2[0]                                    |                6 |             14 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_1_n_0                                                                                                                                                  | system_i/axi_vdma_0/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1[0]                                                                                                                                                            |                5 |             14 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                               |                                                                                                                                                                                                                                                                             |                2 |             14 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/edge_detector_0/inst/Filter2D_U0/or_cond_i_i_reg_1013[0]_i_1_n_2                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                             |                8 |             14 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    |                                                                                                                                                                                                                                                                                              | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/areset_r                                                                                                                     |                7 |             14 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                      |                                                                                                                                                                                                                                                                             |                2 |             14 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    |                                                                                                                                                                                                                                                                                              | system_i/alinx_ov5640_0/inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                                     |                7 |             15 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0                                                                                                                                        | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/SR[0]                                                                                                                                                                                   |                5 |             15 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    |                                                                                                                                                                                                                                                                                              | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                8 |             15 |
|  cmos1_pclk_IBUF_BUFG                   |                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                                   |                6 |             15 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/edge_detector_0/inst/Duplicate_U0/E[0]                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                             |                5 |             16 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/edge_detector_0/inst/CvtColor_1_U0/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                             |                2 |             16 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/edge_detector_0/inst/CvtColor_1_U0/shiftReg_ce_0                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                             |                3 |             16 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/edge_detector_0/inst/CvtColor_1_U0/shiftReg_ce_1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                             |                2 |             16 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/edge_detector_0/inst/AddWeighted_U0/tmp_59_reg_9900                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                             |                4 |             16 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                                                 | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                          |                6 |             16 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/edge_detector_0/inst/Filter2D_U0/E[0]                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                             |                3 |             16 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/edge_detector_0/inst/AXIvideo2Mat_U0/AXI_video_strm_V_data_V_0_load_A                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                             |                5 |             16 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                                       | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                          |                4 |             16 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[15]_i_1_n_0                                                                                                                                                    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                         |                4 |             16 |
|  cmos1_pclk_IBUF_BUFG                   | system_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                             |                4 |             16 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                                                          | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                         |                4 |             16 |
|  cmos1_pclk_IBUF_BUFG                   | system_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                             |                5 |             16 |
|  cmos1_pclk_IBUF_BUFG                   | system_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                             |                3 |             16 |
|  cmos1_pclk_IBUF_BUFG                   | system_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                             |                8 |             16 |
|  cmos1_pclk_IBUF_BUFG                   | system_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                             |                4 |             16 |
|  cmos1_pclk_IBUF_BUFG                   | system_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                             |                6 |             16 |
|  cmos1_pclk_IBUF_BUFG                   | system_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                             |                7 |             16 |
|  cmos1_pclk_IBUF_BUFG                   | system_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                             |                6 |             16 |
|  cmos1_pclk_IBUF_BUFG                   | system_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                             |                5 |             16 |
|  cmos1_pclk_IBUF_BUFG                   | system_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                             |                5 |             16 |
|  cmos1_pclk_IBUF_BUFG                   | system_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                             |                6 |             16 |
|  cmos1_pclk_IBUF_BUFG                   | system_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                             |                5 |             16 |
|  cmos1_pclk_IBUF_BUFG                   | system_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                             |                6 |             16 |
|  cmos1_pclk_IBUF_BUFG                   | system_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                             |                5 |             16 |
|  cmos1_pclk_IBUF_BUFG                   | system_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                             |                4 |             16 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/edge_detector_0/inst/Filter2D_U0/src_kernel_win_0_va_18_reg_10560                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                             |                6 |             16 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                                                          | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                         |                4 |             16 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    | system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/next_di                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                             |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                      |                4 |             16 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[5]                                          | system_i/axi_vdma_0/U0/I_RST_MODULE/p_0_in__0                                                                                                                                                                                                                               |                3 |             16 |
|  cmos1_pclk_IBUF_BUFG                   |                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                      |                3 |             16 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[3]                                                                                                                   | system_i/axi_vdma_0/U0/I_RST_MODULE/p_0_in__0                                                                                                                                                                                                                               |                5 |             16 |
|  cmos1_pclk_IBUF_BUFG                   | system_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                                             |                6 |             16 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                  |                                                                                                                                                                                                                                                                             |                3 |             16 |
|  cmos1_pclk_IBUF_BUFG                   |                                                                                                                                                                                                                                                                                              | system_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                        |                8 |             16 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[4]                                                                                                                   | system_i/axi_vdma_0/U0/I_RST_MODULE/p_0_in__0                                                                                                                                                                                                                               |                3 |             16 |
|  cmos1_pclk_IBUF_BUFG                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                    |                                                                                                                                                                                                                                                                             |                3 |             16 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/edge_detector_0/inst/srcImg_data_stream_0_U/U_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                             |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                            |                                                                                                                                                                                                                                                                             |                5 |             16 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/edge_detector_0/inst/AXIvideo2Mat_U0/AXI_video_strm_V_data_V_0_load_B                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                             |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]                                     |                                                                                                                                                                                                                                                                             |                6 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                            |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                            |                3 |             16 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/edge_detector_0/inst/srcImg_data_stream_1_U/U_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                             |                3 |             16 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/edge_detector_0/inst/srcImg_data_stream_2_U/U_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                             |                2 |             16 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[4]                                                                                                                   | system_i/axi_vdma_1/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                   |                3 |             16 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]                                          | system_i/axi_vdma_1/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                   |                3 |             16 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[3]                                                                                                                   | system_i/axi_vdma_1/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                   |                3 |             16 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/edge_detector_0/inst/thresholding_U0/E[0]                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                             |                2 |             16 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/edge_detector_0/inst/AddWeighted_U0/E[0]                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                             |                4 |             16 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/edge_detector_0/inst/CvtColor_U0/E[0]                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                             |                3 |             16 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/edge_detector_0/inst/Duplicate_U0/internal_full_n_reg[0]                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                             |                8 |             16 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/edge_detector_0/inst/AXIvideo2Mat_U0/AXI_video_strm_V_data_V_0_sel2                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                             |                4 |             17 |
|  cmos1_pclk_IBUF_BUFG                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                     |                5 |             17 |
|  cmos1_pclk_IBUF_BUFG                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                     |                5 |             17 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                     |                3 |             18 |
|  cmos1_pclk_IBUF_BUFG                   |                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                      |                4 |             18 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    |                                                                                                                                                                                                                                                                                              | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0                                                                                                       |                3 |             18 |
|  cmos1_pclk_IBUF_BUFG                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                     |                5 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                      |                3 |             18 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    |                                                                                                                                                                                                                                                                                              | system_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0                                                                                                       |                6 |             18 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    |                                                                                                                                                                                                                                                                                              | system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                         |                8 |             18 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                                      |                                                                                                                                                                                                                                                                             |                3 |             19 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                |                                                                                                                                                                                                                                                                             |                3 |             20 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    |                                                                                                                                                                                                                                                                                              | system_i/processing_system7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                                       |                5 |             20 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    |                                                                                                                                                                                                                                                                                              | system_i/cmos_rst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                               |                5 |             20 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    |                                                                                                                                                                                                                                                                                              | system_i/axi_vdma_0/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0[0]                                                                                                                                                            |                5 |             20 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    |                                                                                                                                                                                                                                                                                              | system_i/processing_system7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly_reg[3]_0[0]                                                                                                                       |                4 |             20 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/edge_detector_0/inst/thresholding_U0/indvar_flatten_reg_1090                                                                                                                                                                                                                        | system_i/edge_detector_0/inst/thresholding_U0/indvar_flatten_reg_109                                                                                                                                                                                                        |                6 |             21 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O     |                                                                                                                                                                                                                                                                                              | system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in                                                                                                                                                                                                                   |                9 |             21 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    |                                                                                                                                                                                                                                                                                              | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                      |                8 |             21 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg                                                                                                                                           |                                                                                                                                                                                                                                                                             |                8 |             21 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/ram_rd_en_pf                                                               | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                               |                6 |             21 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                        | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                               |                6 |             21 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/ram_rd_en_pf                                                       | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                       |                6 |             21 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                       |                7 |             21 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                         |                                                                                                                                                                                                                                                                             |                4 |             22 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/edge_detector_0/inst/AddWeighted_U0/edge_detector_fadlbW_U52/ce_r                                                                                                                                                                                                                   | system_i/edge_detector_0/inst/AddWeighted_U0/edge_detector_fmumb6_U54/edge_detector_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/ce_r_reg                                                                                                                 |                7 |             22 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.cnt_i_reg[3]                                                                | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_inhibit_rdy_n_reg                                                                                  |                4 |             22 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/edge_detector_0/inst/AddWeighted_U0/edge_detector_fadlbW_U52/ce_r                                                                                                                                                                                                                   | system_i/edge_detector_0/inst/AddWeighted_U0/edge_detector_fadlbW_U51/edge_detector_ap_fadd_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/ce_r_reg                                           |                7 |             22 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/edge_detector_0/inst/AddWeighted_U0/edge_detector_fadlbW_U52/ce_r                                                                                                                                                                                                                   | system_i/edge_detector_0/inst/AddWeighted_U0/edge_detector_fadlbW_U52/edge_detector_ap_fadd_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/ce_r_reg                                           |                4 |             22 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/edge_detector_0/inst/AddWeighted_U0/edge_detector_fadlbW_U52/ce_r                                                                                                                                                                                                                   | system_i/edge_detector_0/inst/AddWeighted_U0/edge_detector_fmumb6_U53/edge_detector_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/ce_r_reg                                                                                                                 |                7 |             22 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg                                                                  | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0                                                          |                4 |             22 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O     | system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_6[0]                                                                                                                                                                                                  | system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                5 |             22 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/edge_detector_0/inst/AddWeighted_U0/edge_detector_fadlbW_U52/ce_r                                                                                                                                                                                                                   | system_i/edge_detector_0/inst/AddWeighted_U0/edge_detector_fadlbW_U52/edge_detector_ap_fadd_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/LRG_DELAY/i_pipe/opt_has_pipe.first_q[22]_i_1_n_2                                            |                5 |             23 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/edge_detector_0/inst/AddWeighted_U0/edge_detector_fadlbW_U52/ce_r                                                                                                                                                                                                                   | system_i/edge_detector_0/inst/AddWeighted_U0/edge_detector_uitncg_U55/edge_detector_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/SR[0]                                                                                                     |                7 |             23 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/alinx_ov5640_0/inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                                                          | system_i/alinx_ov5640_0/inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                                     |                6 |             23 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/edge_detector_0/inst/AddWeighted_U0/edge_detector_fadlbW_U52/ce_r                                                                                                                                                                                                                   | system_i/edge_detector_0/inst/AddWeighted_U0/edge_detector_uitncg_U56/edge_detector_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/SR[0]                                                                                                     |                7 |             23 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O     | system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_8[0]                                                                                                                                                                                                  | system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                6 |             24 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                    |                                                                                                                                                                                                                                                                             |                3 |             24 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                                                           |                                                                                                                                                                                                                                                                             |                5 |             24 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O     | system_i/v_axi4s_vid_out_0/inst/SYNC_INST/E[0]                                                                                                                                                                                                                                               | system_i/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                                                             |                6 |             24 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O     | system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_2[0]                                                                                                                                                                                                  | system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               11 |             24 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O     | system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.write_ack_int_reg[0]                                                                                                                                                                                   | system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                5 |             24 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O     | system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.write_ack_int_reg_0[0]                                                                                                                                                                                 | system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                5 |             24 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O     | system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_10[0]                                                                                                                                                                                                 | system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                6 |             24 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                                    |                                                                                                                                                                                                                                                                             |                3 |             24 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O     | system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_4[0]                                                                                                                                                                                                  | system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               10 |             24 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O     | system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_349[0]                                                                                                                                                                                                | system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                9 |             24 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/edge_detector_0/inst/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_load_A                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                             |                4 |             24 |
|  cmos1_pclk_IBUF_BUFG                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                    |                                                                                                                                                                                                                                                                             |                3 |             24 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O     | system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_9[0]                                                                                                                                                                                                  | system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               10 |             24 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O     | system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_2[0]                                                                                                                                                                                                  | system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                9 |             24 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/edge_detector_0/inst/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_load_B                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                             |                7 |             24 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O     | system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_1[0]                                                                                                                                                                                                  | system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               13 |             24 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O     | system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_3[0]                                                                                                                                                                                                  | system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               12 |             24 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O     | system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_3[0]                                                                                                                                                                                                  | system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                9 |             24 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O     | system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_4[0]                                                                                                                                                                                                  | system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                9 |             24 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                                    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                       |                8 |             24 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O     | system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_1[0]                                                                                                                                                                                                  | system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                5 |             24 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[2]                                                                                       |                                                                                                                                                                                                                                                                             |                4 |             24 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O     | system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_5[0]                                                                                                                                                                                                  | system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               13 |             24 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O     | system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_350[0]                                                                                                                                                                                                | system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               11 |             24 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O     | system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_11[0]                                                                                                                                                                                                 | system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               11 |             24 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/edge_detector_0/inst/Filter2D102_U0/src_kernel_win_0_va_6_reg_10980                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                             |                8 |             24 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/edge_detector_0/inst/AXIvideo2Mat_U0/tmp_reg_517[7]_i_1_n_2                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                             |                8 |             24 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/edge_detector_0/inst/AXIvideo2Mat_U0/p_31_in                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                             |                9 |             24 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[1]                                                                                       |                                                                                                                                                                                                                                                                             |                7 |             24 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/edge_detector_0/inst/AXIvideo2Mat_U0/axi_data_V_1_i_reg_285[23]_i_1_n_2                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                             |                5 |             25 |
|  cmos1_pclk_IBUF_BUFG                   | system_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                                             |                6 |             25 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O     | system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                            | system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                       |                7 |             25 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O     | system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_7[0]                                                                                                                                                                                                  | system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               13 |             25 |
|  cmos1_pclk_IBUF_BUFG                   | system_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                                             |               10 |             25 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_1                                                                                                                                         |                                                                                                                                                                                                                                                                             |               11 |             25 |
|  cmos1_pclk_IBUF_BUFG                   | system_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                                             |                7 |             25 |
|  cmos1_pclk_IBUF_BUFG                   | system_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                                             |                9 |             25 |
|  cmos1_pclk_IBUF_BUFG                   | system_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                                             |               10 |             25 |
|  cmos1_pclk_IBUF_BUFG                   | system_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                                             |                8 |             25 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/edge_detector_0/inst/AXIvideo2Mat_U0/ap_NS_fsm[3]                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                             |                4 |             25 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    | system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                     | system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                         |               11 |             25 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/edge_detector_0/inst/AXIvideo2Mat_U0/eol_2_i_reg_368                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                             |                7 |             26 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O     | system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/E[0]                                                                                                                                                                                                                       | system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               13 |             26 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O     | system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_0[0]                                                                                                                                                                                                  | system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               14 |             26 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_load                                                                                            |                                                                                                                                                                                                                                                                             |               14 |             26 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/edge_detector_0/inst/Filter2D_U0/tmp_36_reg_1090[1]_i_1_n_2                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                             |                8 |             26 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O     | system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_0[0]                                                                                                                                                                                                  | system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               11 |             26 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O     | system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_5[0]                                                                                                                                                                                                  | system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               18 |             26 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O     | system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_0[0]                                                                                                                                                                                                  | system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               15 |             26 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O     | system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_1[0]                                                                                                                                                                                                  | system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               11 |             26 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O     | system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_2[0]                                                                                                                                                                                                  | system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               12 |             26 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O     | system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_1[0]                                                                                                                                                                                                  | system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               12 |             26 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O     | system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_3[0]                                                                                                                                                                                                  | system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               15 |             26 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O     | system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_2[0]                                                                                                                                                                                                  | system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               18 |             26 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O     | system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_0[0]                                                                                                                                                                                                  | system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               15 |             26 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                          |                8 |             27 |
|  cmos1_pclk_IBUF_BUFG                   | system_i/alinx_ov5640_0/inst/fifo_ready_cnt[0]_i_1_n_0                                                                                                                                                                                                                                       | system_i/alinx_ov5640_0/inst/cmos_8_16bit_m0/SR[0]                                                                                                                                                                                                                          |                7 |             27 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo_0                                                                                           |                                                                                                                                                                                                                                                                             |                4 |             27 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                                       |                                                                                                                                                                                                                                                                             |                7 |             27 |
|  cmos1_pclk_IBUF_BUFG                   |                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                     |               11 |             27 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O     |                                                                                                                                                                                                                                                                                              | system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                       |                9 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                     |                4 |             28 |
|  cmos1_pclk_IBUF_BUFG                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                     |                8 |             28 |
|  cmos1_pclk_IBUF_BUFG                   | system_i/alinx_ov5640_0/inst/sel                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                             |                7 |             28 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/edge_detector_0/inst/AddWeighted_U0/edge_detector_fadlbW_U51/ap_block_pp0_stage0_subdone                                                                                                                                                                                            | system_i/edge_detector_0/inst/AddWeighted_U0/SS[0]                                                                                                                                                                                                                          |                4 |             28 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/state_reg[0]_0                                                                                      |                                                                                                                                                                                                                                                                             |                8 |             28 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_s_ready_dup                                                                                                                                                                                          | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I/s2mm_axis_linebuf_reset_out_inv                                                                                                              |                6 |             29 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/sig_m_valid_dup_reg[0]                                                                              | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I/s2mm_axis_linebuf_reset_out_inv                                                                                                              |               10 |             29 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                                                      |               10 |             31 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/edge_detector_0/inst/AddWeighted_U0/sum_reg_10300                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                             |                7 |             31 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    |                                                                                                                                                                                                                                                                                              | system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom                                                                                                                                                                                                                                |               12 |             31 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    |                                                                                                                                                                                                                                                                                              | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                         |               13 |             31 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/edge_detector_0/inst/AddWeighted_U0/tmp_37_i_reg_10250                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                             |                6 |             31 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    |                                                                                                                                                                                                                                                                                              | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |               13 |             31 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O     | system_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag                                                                                                                                                                                                                                            | system_i/v_axi4s_vid_out_0/inst/SYNC_INST/sof_ignore0                                                                                                                                                                                                                       |                8 |             32 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O     |                                                                                                                                                                                                                                                                                              | system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/data_sync_reg[2][34]                                                                                                                                                                                          |                7 |             32 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/edge_detector_0/inst/AddWeighted_U0/exp_tmp_V_reg_10500                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                             |               11 |             32 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1_n_0                                                                                                                                                                                    | system_i/axi_vdma_0/U0/I_RST_MODULE/p_0_in__0                                                                                                                                                                                                                               |                8 |             32 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[5]                                                                                                                   | system_i/axi_vdma_0/U0/I_RST_MODULE/p_0_in__0                                                                                                                                                                                                                               |                6 |             32 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[5]                                                                                                                   | system_i/axi_vdma_1/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                   |                7 |             32 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/FSM_sequential_dmacntrl_cs_reg[2]                                                                                       | system_i/axi_vdma_1/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                   |                8 |             32 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                                                              |                                                                                                                                                                                                                                                                             |                8 |             32 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[1]                                                                                          |                                                                                                                                                                                                                                                                             |               14 |             32 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                          |                9 |             32 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/edge_detector_0/inst/Filter2D_U0/src_kernel_win_0_va_fu_132[7]_i_1_n_2                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                             |               10 |             32 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    | system_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                                                                                                              | system_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/clear                                                                                                                                                                                                             |               10 |             32 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                                                                | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                      |               26 |             32 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                               | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                          |                8 |             32 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/edge_detector_0/inst/AXIvideo2Mat_U0/ap_CS_fsm_state9                                                                                                                                                                                                                               | system_i/edge_detector_0/inst/AXIvideo2Mat_U0/ap_CS_fsm_state3                                                                                                                                                                                                              |                8 |             32 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/edge_detector_0/inst/AXIvideo2Mat_U0/ap_CS_fsm_state4                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                             |                9 |             32 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/edge_detector_0/inst/AXIvideo2Mat_U0/sof_1_i_fu_1720                                                                                                                                                                                                                                | system_i/edge_detector_0/inst/AXIvideo2Mat_U0/t_V_6_reg_296                                                                                                                                                                                                                 |                8 |             32 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out[31]_i_1__1_n_0                                                                                        |                                                                                                                                                                                                                                                                             |               12 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                                                        |               12 |             32 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                        |                                                                                                                                                                                                                                                                             |                8 |             32 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                                    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/SR[0]                                                                                                 |                8 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                 |               10 |             32 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                                                                 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                9 |             33 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                                       | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                9 |             33 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                                                  | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                          |               11 |             33 |
|  cmos1_pclk_IBUF_BUFG                   | system_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                                             |                5 |             33 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    | system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                         | system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                  |                8 |             33 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                                          |                                                                                                                                                                                                                                                                             |               11 |             34 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                 |                                                                                                                                                                                                                                                                             |                9 |             34 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/processing_system7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                                                                                                |                                                                                                                                                                                                                                                                             |                7 |             34 |
|  cmos1_pclk_IBUF_BUFG                   | system_i/alinx_ov5640_0/inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                                                 | system_i/alinx_ov5640_0/inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                           |                9 |             34 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                 |               11 |             34 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    | system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                            |                                                                                                                                                                                                                                                                             |                8 |             34 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    | system_i/processing_system7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                                                                                                        |                                                                                                                                                                                                                                                                             |               12 |             34 |
|  cmos1_pclk_IBUF_BUFG                   | system_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                             |               10 |             34 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg13_out                                                                                                                                                    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                                                  |                6 |             35 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    | system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                             |                9 |             35 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                                        | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/SR[0]                                                                                                                                                      |                7 |             36 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_data[31]_i_1_n_0                                                                             |                                                                                                                                                                                                                                                                             |               19 |             37 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                   | system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                             |               10 |             37 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_PACKING.lsig_first_dbeat_reg[0]                                                                                               | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                           |                7 |             38 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup                                                                                                                                                                     | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/SR[0]                                                                                                                                                                |                9 |             38 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_PACKING.lsig_first_dbeat_reg_4[0]                                                                                             | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                           |               14 |             38 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/state_reg[0]_0                                                                                         |                                                                                                                                                                                                                                                                             |               12 |             38 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/state_reg[0]_2[0]                                                                                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/SR[0]                                                                                                                                                                |               10 |             38 |
|  cmos1_pclk_IBUF_BUFG                   |                                                                                                                                                                                                                                                                                              | system_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                          |               14 |             38 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    |                                                                                                                                                                                                                                                                                              | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                    |               16 |             40 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                     |                                                                                                                                                                                                                                                                             |                6 |             43 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                                             | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                        |                9 |             44 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                            | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |               12 |             44 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                     |                                                                                                                                                                                                                                                                             |                6 |             44 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                            | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                9 |             46 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_ok_to_post_rd_addr_reg                                                                           | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                        |                8 |             46 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                               |                                                                                                                                                                                                                                                                             |                9 |             47 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                      |                                                                                                                                                                                                                                                                             |                9 |             47 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                                                     | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                        |                7 |             47 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/edge_detector_0/inst/Filter2D102_U0/src_kernel_win_0_va_1_fu_1380                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                             |               16 |             48 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/edge_detector_0/inst/Filter2D102_U0/p_src_data_stream_V_read1                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                             |               13 |             48 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                    |                                                                                                                                                                                                                                                                             |               11 |             48 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                        |                                                                                                                                                                                                                                                                             |               11 |             48 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                        |                                                                                                                                                                                                                                                                             |               10 |             48 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/FSM_sequential_dmacntrl_cs_reg[0]                                                                                       | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/prmry_resetn_i_reg                                                                                     |               12 |             48 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/edge_detector_0/inst/Filter2D_U0/p_src_data_stream_V_read1                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                             |               12 |             48 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                    |                                                                                                                                                                                                                                                                             |               10 |             48 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                                                                             | system_i/axi_vdma_0/U0/I_RST_MODULE/p_0_in__0                                                                                                                                                                                                                               |               12 |             48 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                            | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/halted_reg_3[0]                                                                                                                                                                              |               10 |             50 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                            | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/halted_reg_2[0]                                                                                                                                                                              |                9 |             50 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                        |                                                                                                                                                                                                                                                                             |                7 |             50 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    |                                                                                                                                                                                                                                                                                              | system_i/axi_vdma_1/U0/I_RST_MODULE/prmry_reset2_0                                                                                                                                                                                                                          |               13 |             51 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                                                                                |                                                                                                                                                                                                                                                                             |                7 |             51 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    |                                                                                                                                                                                                                                                                                              | system_i/axi_vdma_1/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                   |               21 |             52 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    |                                                                                                                                                                                                                                                                                              | system_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                   |               20 |             55 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/edge_detector_0/inst/AddWeighted_U0/F2_2_reg_10900                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                             |               16 |             57 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    |                                                                                                                                                                                                                                                                                              | system_i/axi_vdma_0/U0/I_RST_MODULE/p_0_in__0                                                                                                                                                                                                                               |               23 |             59 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/edge_detector_0/inst/AddWeighted_U0/tmp_36_i_reg_10100                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                             |               18 |             62 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/edge_detector_0/inst/AddWeighted_U0/t1_reg_10150                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                             |               15 |             62 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                             |               29 |             63 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                                             |               20 |             64 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                              |                                                                                                                                                                                                                                                                             |               16 |             64 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                                                    | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               20 |             65 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                                              | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               19 |             67 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                             |               15 |             67 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                         |                                                                                                                                                                                                                                                                             |               14 |             67 |
|  cmos1_pclk_IBUF_BUFG                   |                                                                                                                                                                                                                                                                                              | system_i/alinx_ov5640_0/inst/cmos_8_16bit_m0/SR[0]                                                                                                                                                                                                                          |               17 |             68 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                                        | system_i/axi_vdma_1/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                   |               18 |             77 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                                            | system_i/axi_vdma_0/U0/I_RST_MODULE/p_0_in__0                                                                                                                                                                                                                               |               13 |             77 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                                         | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                           |               19 |             78 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_m_valid_dup_reg[0]                                                                                                                                                                             | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                           |               26 |             78 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    |                                                                                                                                                                                                                                                                                              | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                           |               34 |             79 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/edge_detector_0/inst/AddWeighted_U0/edge_detector_fadlbW_U51/ap_block_pp0_stage0_subdone                                                                                                                                                                                            |                                                                                                                                                                                                                                                                             |               18 |             82 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/edge_detector_0/inst/AddWeighted_U0/Range1_all_ones_1_reg_11800                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                             |               33 |             82 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    |                                                                                                                                                                                                                                                                                              | system_i/axi_vdma_1/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                   |               32 |             95 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_load                                                                                            |                                                                                                                                                                                                                                                                             |               31 |             98 |
|  cmos1_pclk_IBUF_BUFG                   | system_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                             |               28 |            103 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O     |                                                                                                                                                                                                                                                                                              | system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               41 |            103 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    |                                                                                                                                                                                                                                                                                              | system_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/clear                                                                                                                                                                                                             |               24 |            107 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_load                                                                                         |                                                                                                                                                                                                                                                                             |               16 |            109 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    |                                                                                                                                                                                                                                                                                              | system_i/edge_detector_0/inst/AddWeighted_U0/SS[0]                                                                                                                                                                                                                          |               59 |            128 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O     |                                                                                                                                                                                                                                                                                              | system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0                                                                                                                                                                                                       |               32 |            145 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O     | system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int[16][28]_i_1_n_0                                                                                                                                                                                                   | system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               47 |            173 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/edge_detector_0/inst/AddWeighted_U0/edge_detector_fadlbW_U51/p_14_in                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                             |               39 |            173 |
|  system_i/util_ds_buf_0/U0/BUFG_O[0]    |                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                             |              148 |            494 |
|  cmos1_pclk_IBUF_BUFG                   |                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                             |              220 |            809 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    | system_i/edge_detector_0/inst/AddWeighted_U0/edge_detector_fadlbW_U52/ce_r                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                             |              224 |            860 |
|  system_i/util_ds_buf_1/U0/BUFG_O[0]    |                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                             |              302 |            864 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O     |                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                             |              303 |           1091 |
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


