# 4-Bit Ripple Carry Adder using CMOS Transistor-Level Design in Cadence Virtuoso

This project demonstrates the **transistor-level implementation** of a 4-bit Ripple Carry Adder (RCA) using **CMOS logic** in Cadence Virtuoso with the 90 nm GPDK technology. The design is simulated using Spectre for transient analysis and verified for functional correctness.

---

## ğŸ”§ Tools Used
- **Cadence Virtuoso** â€“ Schematic design and simulation  
- **GPDK 90nm** â€“ Process Design Kit  
- **Spectre Simulator** â€“ For transient analysis  

---

## ğŸ“ Project Structure

| Folder | Description |
|--------|--------------|
| `schematics/` | CMOS schematics of and, schematics of xor, full adder and RCA |
| `symbols/` | CMOS symbols of full adder and RCAs |
| `testbench/` | CMOS testbench of full adder and RCAs |
| `output/` | Transient waveforms and timing results |

---

## âš™ï¸ Design Flow
1. Designed basic CMOS gates (XOR, AND, OR).
2. Built a **Full Adder** using CMOS logic at transistor level.
3. Cascaded four Full Adders to form a **4-bit Ripple Carry Adder**.
4. Performed **Transient Analysis** using Spectre.
5. Verified output propagation and correctness.

---

## ğŸ“ˆ Simulation Results

**Transient Waveform:**  
[![Waveform 1](output/waveform_2.jpg)](output/waveform_2.jpg)  
[![Waveform 2](output/waveform_1.jpg)](output/waveform_1.jpg)

| Inputs (A3â€“A0, B3â€“B0, Cin) | Outputs (S3â€“S0, Cout) |
|-----------------------------|------------------------|
| 1010 + 0101 + 0 | 1111, 0 |
| 1111 + 0001 + 0 | 0000, 1 |

---

## ğŸ§  Key Learnings
- CMOS transistor-level logic design  
- Full Adder implementation at device level  
- Delay and carry propagation study  
- Hierarchical schematic design in Cadence  

---
