

================================================================
== Vitis HLS Report for 'complex_matmul'
================================================================
* Date:           Sat Mar 11 12:57:29 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        complex_proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   285138|   285138|  2.851 ms|  2.851 ms|  285139|  285139|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |                                                                                 |                                                                      |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        |                                     Instance                                    |                                Module                                |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
        +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |grp_complex_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_578                         |complex_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS                         |    15018|    15018|  0.150 ms|  0.150 ms|   15018|   15018|       no|
        |grp_complex_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_607               |complex_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT               |    20012|    20012|  0.200 ms|  0.200 ms|   20012|   20012|       no|
        |grp_complex_matmul_Pipeline_MAT_A_ROWSc_MAT_A_COLSc_fu_651                       |complex_matmul_Pipeline_MAT_A_ROWSc_MAT_A_COLSc                       |    15018|    15018|  0.150 ms|  0.150 ms|   15018|   15018|       no|
        |grp_complex_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_680                         |complex_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS                         |    30020|    30020|  0.300 ms|  0.300 ms|   30020|   30020|       no|
        |grp_complex_matmul_Pipeline_MAT_B_ROWSc_MAT_B_COLSc_fu_709                       |complex_matmul_Pipeline_MAT_B_ROWSc_MAT_B_COLSc                       |    30020|    30020|  0.300 ms|  0.300 ms|   30020|   30020|       no|
        |grp_complex_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_738  |complex_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE  |   150018|   150018|  1.500 ms|  1.500 ms|  150018|  150018|       no|
        |grp_complex_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_862                         |complex_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS                         |    20018|    20018|  0.200 ms|  0.200 ms|   20018|   20018|       no|
        |grp_complex_matmul_Pipeline_MAT_C_ROWSc_MAT_C_COLSc_fu_891                       |complex_matmul_Pipeline_MAT_C_ROWSc_MAT_C_COLSc                       |    20018|    20018|  0.200 ms|  0.200 ms|   20018|   20018|       no|
        +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+----------+----------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    171|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   93|   17604|  12335|    -|
|Memory           |      240|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|   7023|    -|
|Register         |        -|    -|     495|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      240|   93|   18099|  19529|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       85|   42|      17|     36|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+----+-------+------+-----+
    |                                     Instance                                    |                                Module                                | BRAM_18K| DSP|   FF  |  LUT | URAM|
    +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+----+-------+------+-----+
    |grp_complex_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_578                         |complex_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS                         |        0|   1|    419|   523|    0|
    |grp_complex_matmul_Pipeline_MAT_A_ROWSc_MAT_A_COLSc_fu_651                       |complex_matmul_Pipeline_MAT_A_ROWSc_MAT_A_COLSc                       |        0|   1|    419|   523|    0|
    |grp_complex_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_680                         |complex_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS                         |        0|   1|    462|   564|    0|
    |grp_complex_matmul_Pipeline_MAT_B_ROWSc_MAT_B_COLSc_fu_709                       |complex_matmul_Pipeline_MAT_B_ROWSc_MAT_B_COLSc                       |        0|   1|    462|   564|    0|
    |grp_complex_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_607               |complex_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT               |        0|   1|    369|   378|    0|
    |grp_complex_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_862                         |complex_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS                         |        0|   2|    504|   737|    0|
    |grp_complex_matmul_Pipeline_MAT_C_ROWSc_MAT_C_COLSc_fu_891                       |complex_matmul_Pipeline_MAT_C_ROWSc_MAT_C_COLSc                       |        0|   2|    504|   747|    0|
    |grp_complex_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_738  |complex_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE  |        0|  84|  13501|  6557|    0|
    |control_s_axi_U                                                                  |control_s_axi                                                         |        0|   0|    246|   424|    0|
    |mem_m_axi_U                                                                      |mem_m_axi                                                             |        0|   0|    718|  1318|    0|
    +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+----+-------+------+-----+
    |Total                                                                            |                                                                      |        0|  93|  17604| 12335|    0|
    +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+----+-------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory    |           Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |MatA_V_U      |MatA_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|   750|   16|     1|        12000|
    |MatA_V_1_U    |MatA_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|   750|   16|     1|        12000|
    |MatA_V_2_U    |MatA_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|   750|   16|     1|        12000|
    |MatA_V_3_U    |MatA_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|   750|   16|     1|        12000|
    |MatA_V_4_U    |MatA_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|   750|   16|     1|        12000|
    |MatA_V_5_U    |MatA_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|   750|   16|     1|        12000|
    |MatA_V_6_U    |MatA_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|   750|   16|     1|        12000|
    |MatA_V_7_U    |MatA_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|   750|   16|     1|        12000|
    |MatA_V_8_U    |MatA_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|   750|   16|     1|        12000|
    |MatA_V_9_U    |MatA_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|   750|   16|     1|        12000|
    |MatA_V_10_U   |MatA_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|   750|   16|     1|        12000|
    |MatA_V_11_U   |MatA_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|   750|   16|     1|        12000|
    |MatA_V_12_U   |MatA_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|   750|   16|     1|        12000|
    |MatA_V_13_U   |MatA_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|   750|   16|     1|        12000|
    |MatA_V_14_U   |MatA_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|   750|   16|     1|        12000|
    |MatA_V_15_U   |MatA_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|   750|   16|     1|        12000|
    |MatA_V_16_U   |MatA_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|   750|   16|     1|        12000|
    |MatA_V_17_U   |MatA_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|   750|   16|     1|        12000|
    |MatA_V_18_U   |MatA_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|   750|   16|     1|        12000|
    |MatA_V_19_U   |MatA_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|   750|   16|     1|        12000|
    |cMatA_V_U     |MatA_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|   750|   16|     1|        12000|
    |cMatA_V_1_U   |MatA_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|   750|   16|     1|        12000|
    |cMatA_V_2_U   |MatA_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|   750|   16|     1|        12000|
    |cMatA_V_3_U   |MatA_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|   750|   16|     1|        12000|
    |cMatA_V_4_U   |MatA_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|   750|   16|     1|        12000|
    |cMatA_V_5_U   |MatA_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|   750|   16|     1|        12000|
    |cMatA_V_6_U   |MatA_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|   750|   16|     1|        12000|
    |cMatA_V_7_U   |MatA_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|   750|   16|     1|        12000|
    |cMatA_V_8_U   |MatA_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|   750|   16|     1|        12000|
    |cMatA_V_9_U   |MatA_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|   750|   16|     1|        12000|
    |cMatA_V_10_U  |MatA_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|   750|   16|     1|        12000|
    |cMatA_V_11_U  |MatA_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|   750|   16|     1|        12000|
    |cMatA_V_12_U  |MatA_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|   750|   16|     1|        12000|
    |cMatA_V_13_U  |MatA_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|   750|   16|     1|        12000|
    |cMatA_V_14_U  |MatA_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|   750|   16|     1|        12000|
    |cMatA_V_15_U  |MatA_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|   750|   16|     1|        12000|
    |cMatA_V_16_U  |MatA_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|   750|   16|     1|        12000|
    |cMatA_V_17_U  |MatA_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|   750|   16|     1|        12000|
    |cMatA_V_18_U  |MatA_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|   750|   16|     1|        12000|
    |cMatA_V_19_U  |MatA_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|   750|   16|     1|        12000|
    |MatB_V_U      |MatB_V_RAM_1WNR_AUTO_1R1W  |        4|  0|   0|    0|  1600|   16|     1|        25600|
    |MatB_V_1_U    |MatB_V_RAM_1WNR_AUTO_1R1W  |        4|  0|   0|    0|  1600|   16|     1|        25600|
    |MatB_V_2_U    |MatB_V_RAM_1WNR_AUTO_1R1W  |        4|  0|   0|    0|  1600|   16|     1|        25600|
    |MatB_V_3_U    |MatB_V_RAM_1WNR_AUTO_1R1W  |        4|  0|   0|    0|  1600|   16|     1|        25600|
    |MatB_V_4_U    |MatB_V_RAM_1WNR_AUTO_1R1W  |        4|  0|   0|    0|  1600|   16|     1|        25600|
    |MatB_V_5_U    |MatB_V_RAM_1WNR_AUTO_1R1W  |        4|  0|   0|    0|  1600|   16|     1|        25600|
    |MatB_V_6_U    |MatB_V_RAM_1WNR_AUTO_1R1W  |        4|  0|   0|    0|  1600|   16|     1|        25600|
    |MatB_V_7_U    |MatB_V_RAM_1WNR_AUTO_1R1W  |        4|  0|   0|    0|  1600|   16|     1|        25600|
    |MatB_V_8_U    |MatB_V_RAM_1WNR_AUTO_1R1W  |        4|  0|   0|    0|  1600|   16|     1|        25600|
    |MatB_V_9_U    |MatB_V_RAM_1WNR_AUTO_1R1W  |        4|  0|   0|    0|  1600|   16|     1|        25600|
    |MatB_V_10_U   |MatB_V_RAM_1WNR_AUTO_1R1W  |        4|  0|   0|    0|  1600|   16|     1|        25600|
    |MatB_V_11_U   |MatB_V_RAM_1WNR_AUTO_1R1W  |        4|  0|   0|    0|  1600|   16|     1|        25600|
    |MatB_V_12_U   |MatB_V_RAM_1WNR_AUTO_1R1W  |        4|  0|   0|    0|  1600|   16|     1|        25600|
    |MatB_V_13_U   |MatB_V_RAM_1WNR_AUTO_1R1W  |        4|  0|   0|    0|  1600|   16|     1|        25600|
    |MatB_V_14_U   |MatB_V_RAM_1WNR_AUTO_1R1W  |        4|  0|   0|    0|  1600|   16|     1|        25600|
    |MatB_V_15_U   |MatB_V_RAM_1WNR_AUTO_1R1W  |        4|  0|   0|    0|  1600|   16|     1|        25600|
    |MatB_V_16_U   |MatB_V_RAM_1WNR_AUTO_1R1W  |        4|  0|   0|    0|  1600|   16|     1|        25600|
    |MatB_V_17_U   |MatB_V_RAM_1WNR_AUTO_1R1W  |        4|  0|   0|    0|  1600|   16|     1|        25600|
    |MatB_V_18_U   |MatB_V_RAM_1WNR_AUTO_1R1W  |        4|  0|   0|    0|  1600|   16|     1|        25600|
    |MatB_V_19_U   |MatB_V_RAM_1WNR_AUTO_1R1W  |        4|  0|   0|    0|  1600|   16|     1|        25600|
    |cMatB_V_U     |MatB_V_RAM_1WNR_AUTO_1R1W  |        4|  0|   0|    0|  1600|   16|     1|        25600|
    |cMatB_V_1_U   |MatB_V_RAM_1WNR_AUTO_1R1W  |        4|  0|   0|    0|  1600|   16|     1|        25600|
    |cMatB_V_2_U   |MatB_V_RAM_1WNR_AUTO_1R1W  |        4|  0|   0|    0|  1600|   16|     1|        25600|
    |cMatB_V_3_U   |MatB_V_RAM_1WNR_AUTO_1R1W  |        4|  0|   0|    0|  1600|   16|     1|        25600|
    |cMatB_V_4_U   |MatB_V_RAM_1WNR_AUTO_1R1W  |        4|  0|   0|    0|  1600|   16|     1|        25600|
    |cMatB_V_5_U   |MatB_V_RAM_1WNR_AUTO_1R1W  |        4|  0|   0|    0|  1600|   16|     1|        25600|
    |cMatB_V_6_U   |MatB_V_RAM_1WNR_AUTO_1R1W  |        4|  0|   0|    0|  1600|   16|     1|        25600|
    |cMatB_V_7_U   |MatB_V_RAM_1WNR_AUTO_1R1W  |        4|  0|   0|    0|  1600|   16|     1|        25600|
    |cMatB_V_8_U   |MatB_V_RAM_1WNR_AUTO_1R1W  |        4|  0|   0|    0|  1600|   16|     1|        25600|
    |cMatB_V_9_U   |MatB_V_RAM_1WNR_AUTO_1R1W  |        4|  0|   0|    0|  1600|   16|     1|        25600|
    |cMatB_V_10_U  |MatB_V_RAM_1WNR_AUTO_1R1W  |        4|  0|   0|    0|  1600|   16|     1|        25600|
    |cMatB_V_11_U  |MatB_V_RAM_1WNR_AUTO_1R1W  |        4|  0|   0|    0|  1600|   16|     1|        25600|
    |cMatB_V_12_U  |MatB_V_RAM_1WNR_AUTO_1R1W  |        4|  0|   0|    0|  1600|   16|     1|        25600|
    |cMatB_V_13_U  |MatB_V_RAM_1WNR_AUTO_1R1W  |        4|  0|   0|    0|  1600|   16|     1|        25600|
    |cMatB_V_14_U  |MatB_V_RAM_1WNR_AUTO_1R1W  |        4|  0|   0|    0|  1600|   16|     1|        25600|
    |cMatB_V_15_U  |MatB_V_RAM_1WNR_AUTO_1R1W  |        4|  0|   0|    0|  1600|   16|     1|        25600|
    |cMatB_V_16_U  |MatB_V_RAM_1WNR_AUTO_1R1W  |        4|  0|   0|    0|  1600|   16|     1|        25600|
    |cMatB_V_17_U  |MatB_V_RAM_1WNR_AUTO_1R1W  |        4|  0|   0|    0|  1600|   16|     1|        25600|
    |cMatB_V_18_U  |MatB_V_RAM_1WNR_AUTO_1R1W  |        4|  0|   0|    0|  1600|   16|     1|        25600|
    |cMatB_V_19_U  |MatB_V_RAM_1WNR_AUTO_1R1W  |        4|  0|   0|    0|  1600|   16|     1|        25600|
    |MatC_V_U      |MatC_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|  1000|   16|     1|        16000|
    |MatC_V_1_U    |MatC_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|  1000|   16|     1|        16000|
    |MatC_V_2_U    |MatC_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|  1000|   16|     1|        16000|
    |MatC_V_3_U    |MatC_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|  1000|   16|     1|        16000|
    |MatC_V_4_U    |MatC_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|  1000|   16|     1|        16000|
    |MatC_V_5_U    |MatC_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|  1000|   16|     1|        16000|
    |MatC_V_6_U    |MatC_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|  1000|   16|     1|        16000|
    |MatC_V_7_U    |MatC_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|  1000|   16|     1|        16000|
    |MatC_V_8_U    |MatC_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|  1000|   16|     1|        16000|
    |MatC_V_9_U    |MatC_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|  1000|   16|     1|        16000|
    |MatC_V_10_U   |MatC_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|  1000|   16|     1|        16000|
    |MatC_V_11_U   |MatC_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|  1000|   16|     1|        16000|
    |MatC_V_12_U   |MatC_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|  1000|   16|     1|        16000|
    |MatC_V_13_U   |MatC_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|  1000|   16|     1|        16000|
    |MatC_V_14_U   |MatC_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|  1000|   16|     1|        16000|
    |MatC_V_15_U   |MatC_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|  1000|   16|     1|        16000|
    |MatC_V_16_U   |MatC_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|  1000|   16|     1|        16000|
    |MatC_V_17_U   |MatC_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|  1000|   16|     1|        16000|
    |MatC_V_18_U   |MatC_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|  1000|   16|     1|        16000|
    |MatC_V_19_U   |MatC_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|  1000|   16|     1|        16000|
    |cMatC_V_U     |MatC_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|  1000|   16|     1|        16000|
    |cMatC_V_1_U   |MatC_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|  1000|   16|     1|        16000|
    |cMatC_V_2_U   |MatC_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|  1000|   16|     1|        16000|
    |cMatC_V_3_U   |MatC_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|  1000|   16|     1|        16000|
    |cMatC_V_4_U   |MatC_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|  1000|   16|     1|        16000|
    |cMatC_V_5_U   |MatC_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|  1000|   16|     1|        16000|
    |cMatC_V_6_U   |MatC_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|  1000|   16|     1|        16000|
    |cMatC_V_7_U   |MatC_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|  1000|   16|     1|        16000|
    |cMatC_V_8_U   |MatC_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|  1000|   16|     1|        16000|
    |cMatC_V_9_U   |MatC_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|  1000|   16|     1|        16000|
    |cMatC_V_10_U  |MatC_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|  1000|   16|     1|        16000|
    |cMatC_V_11_U  |MatC_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|  1000|   16|     1|        16000|
    |cMatC_V_12_U  |MatC_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|  1000|   16|     1|        16000|
    |cMatC_V_13_U  |MatC_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|  1000|   16|     1|        16000|
    |cMatC_V_14_U  |MatC_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|  1000|   16|     1|        16000|
    |cMatC_V_15_U  |MatC_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|  1000|   16|     1|        16000|
    |cMatC_V_16_U  |MatC_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|  1000|   16|     1|        16000|
    |cMatC_V_17_U  |MatC_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|  1000|   16|     1|        16000|
    |cMatC_V_18_U  |MatC_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|  1000|   16|     1|        16000|
    |cMatC_V_19_U  |MatC_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|  1000|   16|     1|        16000|
    +--------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total         |                           |      240|  0|   0|    0|134000| 1920|   120|      2144000|
    +--------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln55_fu_965_p2               |         +|   0|  0|  71|          64|           2|
    |add_ln72_fu_1001_p2              |         +|   0|  0|  71|          64|           2|
    |ap_block_state3_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |shl_ln116_fu_1027_p2             |       shl|   0|  0|   9|           2|           4|
    |shl_ln125_fu_1050_p2             |       shl|   0|  0|   9|           2|           4|
    |xor_ln122_fu_1041_p2             |       xor|   0|  0|   3|           2|           3|
    |xor_ln52_fu_960_p2               |       xor|   0|  0|   3|           2|           3|
    |xor_ln69_fu_996_p2               |       xor|   0|  0|   3|           2|           3|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 171|         139|          22|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |MatA_V_10_address0   |  14|          3|   10|         30|
    |MatA_V_10_ce0        |  14|          3|    1|          3|
    |MatA_V_10_we0        |   9|          2|    1|          2|
    |MatA_V_11_address0   |  14|          3|   10|         30|
    |MatA_V_11_ce0        |  14|          3|    1|          3|
    |MatA_V_11_we0        |   9|          2|    1|          2|
    |MatA_V_12_address0   |  14|          3|   10|         30|
    |MatA_V_12_ce0        |  14|          3|    1|          3|
    |MatA_V_12_we0        |   9|          2|    1|          2|
    |MatA_V_13_address0   |  14|          3|   10|         30|
    |MatA_V_13_ce0        |  14|          3|    1|          3|
    |MatA_V_13_we0        |   9|          2|    1|          2|
    |MatA_V_14_address0   |  14|          3|   10|         30|
    |MatA_V_14_ce0        |  14|          3|    1|          3|
    |MatA_V_14_we0        |   9|          2|    1|          2|
    |MatA_V_15_address0   |  14|          3|   10|         30|
    |MatA_V_15_ce0        |  14|          3|    1|          3|
    |MatA_V_15_we0        |   9|          2|    1|          2|
    |MatA_V_16_address0   |  14|          3|   10|         30|
    |MatA_V_16_ce0        |  14|          3|    1|          3|
    |MatA_V_16_we0        |   9|          2|    1|          2|
    |MatA_V_17_address0   |  14|          3|   10|         30|
    |MatA_V_17_ce0        |  14|          3|    1|          3|
    |MatA_V_17_we0        |   9|          2|    1|          2|
    |MatA_V_18_address0   |  14|          3|   10|         30|
    |MatA_V_18_ce0        |  14|          3|    1|          3|
    |MatA_V_18_we0        |   9|          2|    1|          2|
    |MatA_V_19_address0   |  14|          3|   10|         30|
    |MatA_V_19_ce0        |  14|          3|    1|          3|
    |MatA_V_19_we0        |   9|          2|    1|          2|
    |MatA_V_1_address0    |  14|          3|   10|         30|
    |MatA_V_1_ce0         |  14|          3|    1|          3|
    |MatA_V_1_we0         |   9|          2|    1|          2|
    |MatA_V_2_address0    |  14|          3|   10|         30|
    |MatA_V_2_ce0         |  14|          3|    1|          3|
    |MatA_V_2_we0         |   9|          2|    1|          2|
    |MatA_V_3_address0    |  14|          3|   10|         30|
    |MatA_V_3_ce0         |  14|          3|    1|          3|
    |MatA_V_3_we0         |   9|          2|    1|          2|
    |MatA_V_4_address0    |  14|          3|   10|         30|
    |MatA_V_4_ce0         |  14|          3|    1|          3|
    |MatA_V_4_we0         |   9|          2|    1|          2|
    |MatA_V_5_address0    |  14|          3|   10|         30|
    |MatA_V_5_ce0         |  14|          3|    1|          3|
    |MatA_V_5_we0         |   9|          2|    1|          2|
    |MatA_V_6_address0    |  14|          3|   10|         30|
    |MatA_V_6_ce0         |  14|          3|    1|          3|
    |MatA_V_6_we0         |   9|          2|    1|          2|
    |MatA_V_7_address0    |  14|          3|   10|         30|
    |MatA_V_7_ce0         |  14|          3|    1|          3|
    |MatA_V_7_we0         |   9|          2|    1|          2|
    |MatA_V_8_address0    |  14|          3|   10|         30|
    |MatA_V_8_ce0         |  14|          3|    1|          3|
    |MatA_V_8_we0         |   9|          2|    1|          2|
    |MatA_V_9_address0    |  14|          3|   10|         30|
    |MatA_V_9_ce0         |  14|          3|    1|          3|
    |MatA_V_9_we0         |   9|          2|    1|          2|
    |MatA_V_address0      |  14|          3|   10|         30|
    |MatA_V_ce0           |  14|          3|    1|          3|
    |MatA_V_we0           |   9|          2|    1|          2|
    |MatB_V_10_address0   |  14|          3|   11|         33|
    |MatB_V_10_ce0        |  14|          3|    1|          3|
    |MatB_V_10_ce1        |   9|          2|    1|          2|
    |MatB_V_10_ce2        |   9|          2|    1|          2|
    |MatB_V_10_we0        |   9|          2|    1|          2|
    |MatB_V_11_address0   |  14|          3|   11|         33|
    |MatB_V_11_ce0        |  14|          3|    1|          3|
    |MatB_V_11_ce1        |   9|          2|    1|          2|
    |MatB_V_11_ce2        |   9|          2|    1|          2|
    |MatB_V_11_we0        |   9|          2|    1|          2|
    |MatB_V_12_address0   |  14|          3|   11|         33|
    |MatB_V_12_ce0        |  14|          3|    1|          3|
    |MatB_V_12_ce1        |   9|          2|    1|          2|
    |MatB_V_12_ce2        |   9|          2|    1|          2|
    |MatB_V_12_we0        |   9|          2|    1|          2|
    |MatB_V_13_address0   |  14|          3|   11|         33|
    |MatB_V_13_ce0        |  14|          3|    1|          3|
    |MatB_V_13_ce1        |   9|          2|    1|          2|
    |MatB_V_13_ce2        |   9|          2|    1|          2|
    |MatB_V_13_we0        |   9|          2|    1|          2|
    |MatB_V_14_address0   |  14|          3|   11|         33|
    |MatB_V_14_ce0        |  14|          3|    1|          3|
    |MatB_V_14_ce1        |   9|          2|    1|          2|
    |MatB_V_14_ce2        |   9|          2|    1|          2|
    |MatB_V_14_we0        |   9|          2|    1|          2|
    |MatB_V_15_address0   |  14|          3|   11|         33|
    |MatB_V_15_ce0        |  14|          3|    1|          3|
    |MatB_V_15_ce1        |   9|          2|    1|          2|
    |MatB_V_15_ce2        |   9|          2|    1|          2|
    |MatB_V_15_we0        |   9|          2|    1|          2|
    |MatB_V_16_address0   |  14|          3|   11|         33|
    |MatB_V_16_ce0        |  14|          3|    1|          3|
    |MatB_V_16_ce1        |   9|          2|    1|          2|
    |MatB_V_16_ce2        |   9|          2|    1|          2|
    |MatB_V_16_we0        |   9|          2|    1|          2|
    |MatB_V_17_address0   |  14|          3|   11|         33|
    |MatB_V_17_ce0        |  14|          3|    1|          3|
    |MatB_V_17_ce1        |   9|          2|    1|          2|
    |MatB_V_17_ce2        |   9|          2|    1|          2|
    |MatB_V_17_we0        |   9|          2|    1|          2|
    |MatB_V_18_address0   |  14|          3|   11|         33|
    |MatB_V_18_ce0        |  14|          3|    1|          3|
    |MatB_V_18_ce1        |   9|          2|    1|          2|
    |MatB_V_18_ce2        |   9|          2|    1|          2|
    |MatB_V_18_we0        |   9|          2|    1|          2|
    |MatB_V_19_address0   |  14|          3|   11|         33|
    |MatB_V_19_ce0        |  14|          3|    1|          3|
    |MatB_V_19_ce1        |   9|          2|    1|          2|
    |MatB_V_19_ce2        |   9|          2|    1|          2|
    |MatB_V_19_we0        |   9|          2|    1|          2|
    |MatB_V_1_address0    |  14|          3|   11|         33|
    |MatB_V_1_ce0         |  14|          3|    1|          3|
    |MatB_V_1_ce1         |   9|          2|    1|          2|
    |MatB_V_1_ce2         |   9|          2|    1|          2|
    |MatB_V_1_we0         |   9|          2|    1|          2|
    |MatB_V_2_address0    |  14|          3|   11|         33|
    |MatB_V_2_ce0         |  14|          3|    1|          3|
    |MatB_V_2_ce1         |   9|          2|    1|          2|
    |MatB_V_2_ce2         |   9|          2|    1|          2|
    |MatB_V_2_we0         |   9|          2|    1|          2|
    |MatB_V_3_address0    |  14|          3|   11|         33|
    |MatB_V_3_ce0         |  14|          3|    1|          3|
    |MatB_V_3_ce1         |   9|          2|    1|          2|
    |MatB_V_3_ce2         |   9|          2|    1|          2|
    |MatB_V_3_we0         |   9|          2|    1|          2|
    |MatB_V_4_address0    |  14|          3|   11|         33|
    |MatB_V_4_ce0         |  14|          3|    1|          3|
    |MatB_V_4_ce1         |   9|          2|    1|          2|
    |MatB_V_4_ce2         |   9|          2|    1|          2|
    |MatB_V_4_we0         |   9|          2|    1|          2|
    |MatB_V_5_address0    |  14|          3|   11|         33|
    |MatB_V_5_ce0         |  14|          3|    1|          3|
    |MatB_V_5_ce1         |   9|          2|    1|          2|
    |MatB_V_5_ce2         |   9|          2|    1|          2|
    |MatB_V_5_we0         |   9|          2|    1|          2|
    |MatB_V_6_address0    |  14|          3|   11|         33|
    |MatB_V_6_ce0         |  14|          3|    1|          3|
    |MatB_V_6_ce1         |   9|          2|    1|          2|
    |MatB_V_6_ce2         |   9|          2|    1|          2|
    |MatB_V_6_we0         |   9|          2|    1|          2|
    |MatB_V_7_address0    |  14|          3|   11|         33|
    |MatB_V_7_ce0         |  14|          3|    1|          3|
    |MatB_V_7_ce1         |   9|          2|    1|          2|
    |MatB_V_7_ce2         |   9|          2|    1|          2|
    |MatB_V_7_we0         |   9|          2|    1|          2|
    |MatB_V_8_address0    |  14|          3|   11|         33|
    |MatB_V_8_ce0         |  14|          3|    1|          3|
    |MatB_V_8_ce1         |   9|          2|    1|          2|
    |MatB_V_8_ce2         |   9|          2|    1|          2|
    |MatB_V_8_we0         |   9|          2|    1|          2|
    |MatB_V_9_address0    |  14|          3|   11|         33|
    |MatB_V_9_ce0         |  14|          3|    1|          3|
    |MatB_V_9_ce1         |   9|          2|    1|          2|
    |MatB_V_9_ce2         |   9|          2|    1|          2|
    |MatB_V_9_we0         |   9|          2|    1|          2|
    |MatB_V_address0      |  14|          3|   11|         33|
    |MatB_V_ce0           |  14|          3|    1|          3|
    |MatB_V_ce1           |   9|          2|    1|          2|
    |MatB_V_ce2           |   9|          2|    1|          2|
    |MatB_V_we0           |   9|          2|    1|          2|
    |MatC_V_10_address0   |  20|          4|   10|         40|
    |MatC_V_10_ce0        |  20|          4|    1|          4|
    |MatC_V_10_ce1        |   9|          2|    1|          2|
    |MatC_V_10_d0         |  14|          3|   16|         48|
    |MatC_V_10_we0        |  14|          3|    1|          3|
    |MatC_V_11_address0   |  20|          4|   10|         40|
    |MatC_V_11_ce0        |  20|          4|    1|          4|
    |MatC_V_11_ce1        |   9|          2|    1|          2|
    |MatC_V_11_d0         |  14|          3|   16|         48|
    |MatC_V_11_we0        |  14|          3|    1|          3|
    |MatC_V_12_address0   |  20|          4|   10|         40|
    |MatC_V_12_ce0        |  20|          4|    1|          4|
    |MatC_V_12_ce1        |   9|          2|    1|          2|
    |MatC_V_12_d0         |  14|          3|   16|         48|
    |MatC_V_12_we0        |  14|          3|    1|          3|
    |MatC_V_13_address0   |  20|          4|   10|         40|
    |MatC_V_13_ce0        |  20|          4|    1|          4|
    |MatC_V_13_ce1        |   9|          2|    1|          2|
    |MatC_V_13_d0         |  14|          3|   16|         48|
    |MatC_V_13_we0        |  14|          3|    1|          3|
    |MatC_V_14_address0   |  20|          4|   10|         40|
    |MatC_V_14_ce0        |  20|          4|    1|          4|
    |MatC_V_14_ce1        |   9|          2|    1|          2|
    |MatC_V_14_d0         |  14|          3|   16|         48|
    |MatC_V_14_we0        |  14|          3|    1|          3|
    |MatC_V_15_address0   |  20|          4|   10|         40|
    |MatC_V_15_ce0        |  20|          4|    1|          4|
    |MatC_V_15_ce1        |   9|          2|    1|          2|
    |MatC_V_15_d0         |  14|          3|   16|         48|
    |MatC_V_15_we0        |  14|          3|    1|          3|
    |MatC_V_16_address0   |  20|          4|   10|         40|
    |MatC_V_16_ce0        |  20|          4|    1|          4|
    |MatC_V_16_ce1        |   9|          2|    1|          2|
    |MatC_V_16_d0         |  14|          3|   16|         48|
    |MatC_V_16_we0        |  14|          3|    1|          3|
    |MatC_V_17_address0   |  20|          4|   10|         40|
    |MatC_V_17_ce0        |  20|          4|    1|          4|
    |MatC_V_17_ce1        |   9|          2|    1|          2|
    |MatC_V_17_d0         |  14|          3|   16|         48|
    |MatC_V_17_we0        |  14|          3|    1|          3|
    |MatC_V_18_address0   |  20|          4|   10|         40|
    |MatC_V_18_ce0        |  20|          4|    1|          4|
    |MatC_V_18_ce1        |   9|          2|    1|          2|
    |MatC_V_18_d0         |  14|          3|   16|         48|
    |MatC_V_18_we0        |  14|          3|    1|          3|
    |MatC_V_19_address0   |  20|          4|   10|         40|
    |MatC_V_19_ce0        |  20|          4|    1|          4|
    |MatC_V_19_ce1        |   9|          2|    1|          2|
    |MatC_V_19_d0         |  14|          3|   16|         48|
    |MatC_V_19_we0        |  14|          3|    1|          3|
    |MatC_V_1_address0    |  20|          4|   10|         40|
    |MatC_V_1_ce0         |  20|          4|    1|          4|
    |MatC_V_1_ce1         |   9|          2|    1|          2|
    |MatC_V_1_d0          |  14|          3|   16|         48|
    |MatC_V_1_we0         |  14|          3|    1|          3|
    |MatC_V_2_address0    |  20|          4|   10|         40|
    |MatC_V_2_ce0         |  20|          4|    1|          4|
    |MatC_V_2_ce1         |   9|          2|    1|          2|
    |MatC_V_2_d0          |  14|          3|   16|         48|
    |MatC_V_2_we0         |  14|          3|    1|          3|
    |MatC_V_3_address0    |  20|          4|   10|         40|
    |MatC_V_3_ce0         |  20|          4|    1|          4|
    |MatC_V_3_ce1         |   9|          2|    1|          2|
    |MatC_V_3_d0          |  14|          3|   16|         48|
    |MatC_V_3_we0         |  14|          3|    1|          3|
    |MatC_V_4_address0    |  20|          4|   10|         40|
    |MatC_V_4_ce0         |  20|          4|    1|          4|
    |MatC_V_4_ce1         |   9|          2|    1|          2|
    |MatC_V_4_d0          |  14|          3|   16|         48|
    |MatC_V_4_we0         |  14|          3|    1|          3|
    |MatC_V_5_address0    |  20|          4|   10|         40|
    |MatC_V_5_ce0         |  20|          4|    1|          4|
    |MatC_V_5_ce1         |   9|          2|    1|          2|
    |MatC_V_5_d0          |  14|          3|   16|         48|
    |MatC_V_5_we0         |  14|          3|    1|          3|
    |MatC_V_6_address0    |  20|          4|   10|         40|
    |MatC_V_6_ce0         |  20|          4|    1|          4|
    |MatC_V_6_ce1         |   9|          2|    1|          2|
    |MatC_V_6_d0          |  14|          3|   16|         48|
    |MatC_V_6_we0         |  14|          3|    1|          3|
    |MatC_V_7_address0    |  20|          4|   10|         40|
    |MatC_V_7_ce0         |  20|          4|    1|          4|
    |MatC_V_7_ce1         |   9|          2|    1|          2|
    |MatC_V_7_d0          |  14|          3|   16|         48|
    |MatC_V_7_we0         |  14|          3|    1|          3|
    |MatC_V_8_address0    |  20|          4|   10|         40|
    |MatC_V_8_ce0         |  20|          4|    1|          4|
    |MatC_V_8_ce1         |   9|          2|    1|          2|
    |MatC_V_8_d0          |  14|          3|   16|         48|
    |MatC_V_8_we0         |  14|          3|    1|          3|
    |MatC_V_9_address0    |  20|          4|   10|         40|
    |MatC_V_9_ce0         |  20|          4|    1|          4|
    |MatC_V_9_ce1         |   9|          2|    1|          2|
    |MatC_V_9_d0          |  14|          3|   16|         48|
    |MatC_V_9_we0         |  14|          3|    1|          3|
    |MatC_V_address0      |  20|          4|   10|         40|
    |MatC_V_ce0           |  20|          4|    1|          4|
    |MatC_V_ce1           |   9|          2|    1|          2|
    |MatC_V_d0            |  14|          3|   16|         48|
    |MatC_V_we0           |  14|          3|    1|          3|
    |ap_NS_fsm            |  65|         16|    1|         16|
    |cMatA_V_10_address0  |  14|          3|   10|         30|
    |cMatA_V_10_ce0       |  14|          3|    1|          3|
    |cMatA_V_10_we0       |   9|          2|    1|          2|
    |cMatA_V_11_address0  |  14|          3|   10|         30|
    |cMatA_V_11_ce0       |  14|          3|    1|          3|
    |cMatA_V_11_we0       |   9|          2|    1|          2|
    |cMatA_V_12_address0  |  14|          3|   10|         30|
    |cMatA_V_12_ce0       |  14|          3|    1|          3|
    |cMatA_V_12_we0       |   9|          2|    1|          2|
    |cMatA_V_13_address0  |  14|          3|   10|         30|
    |cMatA_V_13_ce0       |  14|          3|    1|          3|
    |cMatA_V_13_we0       |   9|          2|    1|          2|
    |cMatA_V_14_address0  |  14|          3|   10|         30|
    |cMatA_V_14_ce0       |  14|          3|    1|          3|
    |cMatA_V_14_we0       |   9|          2|    1|          2|
    |cMatA_V_15_address0  |  14|          3|   10|         30|
    |cMatA_V_15_ce0       |  14|          3|    1|          3|
    |cMatA_V_15_we0       |   9|          2|    1|          2|
    |cMatA_V_16_address0  |  14|          3|   10|         30|
    |cMatA_V_16_ce0       |  14|          3|    1|          3|
    |cMatA_V_16_we0       |   9|          2|    1|          2|
    |cMatA_V_17_address0  |  14|          3|   10|         30|
    |cMatA_V_17_ce0       |  14|          3|    1|          3|
    |cMatA_V_17_we0       |   9|          2|    1|          2|
    |cMatA_V_18_address0  |  14|          3|   10|         30|
    |cMatA_V_18_ce0       |  14|          3|    1|          3|
    |cMatA_V_18_we0       |   9|          2|    1|          2|
    |cMatA_V_19_address0  |  14|          3|   10|         30|
    |cMatA_V_19_ce0       |  14|          3|    1|          3|
    |cMatA_V_19_we0       |   9|          2|    1|          2|
    |cMatA_V_1_address0   |  14|          3|   10|         30|
    |cMatA_V_1_ce0        |  14|          3|    1|          3|
    |cMatA_V_1_we0        |   9|          2|    1|          2|
    |cMatA_V_2_address0   |  14|          3|   10|         30|
    |cMatA_V_2_ce0        |  14|          3|    1|          3|
    |cMatA_V_2_we0        |   9|          2|    1|          2|
    |cMatA_V_3_address0   |  14|          3|   10|         30|
    |cMatA_V_3_ce0        |  14|          3|    1|          3|
    |cMatA_V_3_we0        |   9|          2|    1|          2|
    |cMatA_V_4_address0   |  14|          3|   10|         30|
    |cMatA_V_4_ce0        |  14|          3|    1|          3|
    |cMatA_V_4_we0        |   9|          2|    1|          2|
    |cMatA_V_5_address0   |  14|          3|   10|         30|
    |cMatA_V_5_ce0        |  14|          3|    1|          3|
    |cMatA_V_5_we0        |   9|          2|    1|          2|
    |cMatA_V_6_address0   |  14|          3|   10|         30|
    |cMatA_V_6_ce0        |  14|          3|    1|          3|
    |cMatA_V_6_we0        |   9|          2|    1|          2|
    |cMatA_V_7_address0   |  14|          3|   10|         30|
    |cMatA_V_7_ce0        |  14|          3|    1|          3|
    |cMatA_V_7_we0        |   9|          2|    1|          2|
    |cMatA_V_8_address0   |  14|          3|   10|         30|
    |cMatA_V_8_ce0        |  14|          3|    1|          3|
    |cMatA_V_8_we0        |   9|          2|    1|          2|
    |cMatA_V_9_address0   |  14|          3|   10|         30|
    |cMatA_V_9_ce0        |  14|          3|    1|          3|
    |cMatA_V_9_we0        |   9|          2|    1|          2|
    |cMatA_V_address0     |  14|          3|   10|         30|
    |cMatA_V_ce0          |  14|          3|    1|          3|
    |cMatA_V_we0          |   9|          2|    1|          2|
    |cMatB_V_10_address0  |  14|          3|   11|         33|
    |cMatB_V_10_ce0       |  14|          3|    1|          3|
    |cMatB_V_10_ce1       |   9|          2|    1|          2|
    |cMatB_V_10_ce2       |   9|          2|    1|          2|
    |cMatB_V_10_we0       |   9|          2|    1|          2|
    |cMatB_V_11_address0  |  14|          3|   11|         33|
    |cMatB_V_11_ce0       |  14|          3|    1|          3|
    |cMatB_V_11_ce1       |   9|          2|    1|          2|
    |cMatB_V_11_ce2       |   9|          2|    1|          2|
    |cMatB_V_11_we0       |   9|          2|    1|          2|
    |cMatB_V_12_address0  |  14|          3|   11|         33|
    |cMatB_V_12_ce0       |  14|          3|    1|          3|
    |cMatB_V_12_ce1       |   9|          2|    1|          2|
    |cMatB_V_12_ce2       |   9|          2|    1|          2|
    |cMatB_V_12_we0       |   9|          2|    1|          2|
    |cMatB_V_13_address0  |  14|          3|   11|         33|
    |cMatB_V_13_ce0       |  14|          3|    1|          3|
    |cMatB_V_13_ce1       |   9|          2|    1|          2|
    |cMatB_V_13_ce2       |   9|          2|    1|          2|
    |cMatB_V_13_we0       |   9|          2|    1|          2|
    |cMatB_V_14_address0  |  14|          3|   11|         33|
    |cMatB_V_14_ce0       |  14|          3|    1|          3|
    |cMatB_V_14_ce1       |   9|          2|    1|          2|
    |cMatB_V_14_ce2       |   9|          2|    1|          2|
    |cMatB_V_14_we0       |   9|          2|    1|          2|
    |cMatB_V_15_address0  |  14|          3|   11|         33|
    |cMatB_V_15_ce0       |  14|          3|    1|          3|
    |cMatB_V_15_ce1       |   9|          2|    1|          2|
    |cMatB_V_15_ce2       |   9|          2|    1|          2|
    |cMatB_V_15_we0       |   9|          2|    1|          2|
    |cMatB_V_16_address0  |  14|          3|   11|         33|
    |cMatB_V_16_ce0       |  14|          3|    1|          3|
    |cMatB_V_16_ce1       |   9|          2|    1|          2|
    |cMatB_V_16_ce2       |   9|          2|    1|          2|
    |cMatB_V_16_we0       |   9|          2|    1|          2|
    |cMatB_V_17_address0  |  14|          3|   11|         33|
    |cMatB_V_17_ce0       |  14|          3|    1|          3|
    |cMatB_V_17_ce1       |   9|          2|    1|          2|
    |cMatB_V_17_ce2       |   9|          2|    1|          2|
    |cMatB_V_17_we0       |   9|          2|    1|          2|
    |cMatB_V_18_address0  |  14|          3|   11|         33|
    |cMatB_V_18_ce0       |  14|          3|    1|          3|
    |cMatB_V_18_ce1       |   9|          2|    1|          2|
    |cMatB_V_18_ce2       |   9|          2|    1|          2|
    |cMatB_V_18_we0       |   9|          2|    1|          2|
    |cMatB_V_19_address0  |  14|          3|   11|         33|
    |cMatB_V_19_ce0       |  14|          3|    1|          3|
    |cMatB_V_19_ce1       |   9|          2|    1|          2|
    |cMatB_V_19_ce2       |   9|          2|    1|          2|
    |cMatB_V_19_we0       |   9|          2|    1|          2|
    |cMatB_V_1_address0   |  14|          3|   11|         33|
    |cMatB_V_1_ce0        |  14|          3|    1|          3|
    |cMatB_V_1_ce1        |   9|          2|    1|          2|
    |cMatB_V_1_ce2        |   9|          2|    1|          2|
    |cMatB_V_1_we0        |   9|          2|    1|          2|
    |cMatB_V_2_address0   |  14|          3|   11|         33|
    |cMatB_V_2_ce0        |  14|          3|    1|          3|
    |cMatB_V_2_ce1        |   9|          2|    1|          2|
    |cMatB_V_2_ce2        |   9|          2|    1|          2|
    |cMatB_V_2_we0        |   9|          2|    1|          2|
    |cMatB_V_3_address0   |  14|          3|   11|         33|
    |cMatB_V_3_ce0        |  14|          3|    1|          3|
    |cMatB_V_3_ce1        |   9|          2|    1|          2|
    |cMatB_V_3_ce2        |   9|          2|    1|          2|
    |cMatB_V_3_we0        |   9|          2|    1|          2|
    |cMatB_V_4_address0   |  14|          3|   11|         33|
    |cMatB_V_4_ce0        |  14|          3|    1|          3|
    |cMatB_V_4_ce1        |   9|          2|    1|          2|
    |cMatB_V_4_ce2        |   9|          2|    1|          2|
    |cMatB_V_4_we0        |   9|          2|    1|          2|
    |cMatB_V_5_address0   |  14|          3|   11|         33|
    |cMatB_V_5_ce0        |  14|          3|    1|          3|
    |cMatB_V_5_ce1        |   9|          2|    1|          2|
    |cMatB_V_5_ce2        |   9|          2|    1|          2|
    |cMatB_V_5_we0        |   9|          2|    1|          2|
    |cMatB_V_6_address0   |  14|          3|   11|         33|
    |cMatB_V_6_ce0        |  14|          3|    1|          3|
    |cMatB_V_6_ce1        |   9|          2|    1|          2|
    |cMatB_V_6_ce2        |   9|          2|    1|          2|
    |cMatB_V_6_we0        |   9|          2|    1|          2|
    |cMatB_V_7_address0   |  14|          3|   11|         33|
    |cMatB_V_7_ce0        |  14|          3|    1|          3|
    |cMatB_V_7_ce1        |   9|          2|    1|          2|
    |cMatB_V_7_ce2        |   9|          2|    1|          2|
    |cMatB_V_7_we0        |   9|          2|    1|          2|
    |cMatB_V_8_address0   |  14|          3|   11|         33|
    |cMatB_V_8_ce0        |  14|          3|    1|          3|
    |cMatB_V_8_ce1        |   9|          2|    1|          2|
    |cMatB_V_8_ce2        |   9|          2|    1|          2|
    |cMatB_V_8_we0        |   9|          2|    1|          2|
    |cMatB_V_9_address0   |  14|          3|   11|         33|
    |cMatB_V_9_ce0        |  14|          3|    1|          3|
    |cMatB_V_9_ce1        |   9|          2|    1|          2|
    |cMatB_V_9_ce2        |   9|          2|    1|          2|
    |cMatB_V_9_we0        |   9|          2|    1|          2|
    |cMatB_V_address0     |  14|          3|   11|         33|
    |cMatB_V_ce0          |  14|          3|    1|          3|
    |cMatB_V_ce1          |   9|          2|    1|          2|
    |cMatB_V_ce2          |   9|          2|    1|          2|
    |cMatB_V_we0          |   9|          2|    1|          2|
    |cMatC_V_10_address0  |  20|          4|   10|         40|
    |cMatC_V_10_ce0       |  20|          4|    1|          4|
    |cMatC_V_10_ce1       |   9|          2|    1|          2|
    |cMatC_V_10_d0        |  14|          3|   16|         48|
    |cMatC_V_10_we0       |  14|          3|    1|          3|
    |cMatC_V_11_address0  |  20|          4|   10|         40|
    |cMatC_V_11_ce0       |  20|          4|    1|          4|
    |cMatC_V_11_ce1       |   9|          2|    1|          2|
    |cMatC_V_11_d0        |  14|          3|   16|         48|
    |cMatC_V_11_we0       |  14|          3|    1|          3|
    |cMatC_V_12_address0  |  20|          4|   10|         40|
    |cMatC_V_12_ce0       |  20|          4|    1|          4|
    |cMatC_V_12_ce1       |   9|          2|    1|          2|
    |cMatC_V_12_d0        |  14|          3|   16|         48|
    |cMatC_V_12_we0       |  14|          3|    1|          3|
    |cMatC_V_13_address0  |  20|          4|   10|         40|
    |cMatC_V_13_ce0       |  20|          4|    1|          4|
    |cMatC_V_13_ce1       |   9|          2|    1|          2|
    |cMatC_V_13_d0        |  14|          3|   16|         48|
    |cMatC_V_13_we0       |  14|          3|    1|          3|
    |cMatC_V_14_address0  |  20|          4|   10|         40|
    |cMatC_V_14_ce0       |  20|          4|    1|          4|
    |cMatC_V_14_ce1       |   9|          2|    1|          2|
    |cMatC_V_14_d0        |  14|          3|   16|         48|
    |cMatC_V_14_we0       |  14|          3|    1|          3|
    |cMatC_V_15_address0  |  20|          4|   10|         40|
    |cMatC_V_15_ce0       |  20|          4|    1|          4|
    |cMatC_V_15_ce1       |   9|          2|    1|          2|
    |cMatC_V_15_d0        |  14|          3|   16|         48|
    |cMatC_V_15_we0       |  14|          3|    1|          3|
    |cMatC_V_16_address0  |  20|          4|   10|         40|
    |cMatC_V_16_ce0       |  20|          4|    1|          4|
    |cMatC_V_16_ce1       |   9|          2|    1|          2|
    |cMatC_V_16_d0        |  14|          3|   16|         48|
    |cMatC_V_16_we0       |  14|          3|    1|          3|
    |cMatC_V_17_address0  |  20|          4|   10|         40|
    |cMatC_V_17_ce0       |  20|          4|    1|          4|
    |cMatC_V_17_ce1       |   9|          2|    1|          2|
    |cMatC_V_17_d0        |  14|          3|   16|         48|
    |cMatC_V_17_we0       |  14|          3|    1|          3|
    |cMatC_V_18_address0  |  20|          4|   10|         40|
    |cMatC_V_18_ce0       |  20|          4|    1|          4|
    |cMatC_V_18_ce1       |   9|          2|    1|          2|
    |cMatC_V_18_d0        |  14|          3|   16|         48|
    |cMatC_V_18_we0       |  14|          3|    1|          3|
    |cMatC_V_19_address0  |  20|          4|   10|         40|
    |cMatC_V_19_ce0       |  20|          4|    1|          4|
    |cMatC_V_19_ce1       |   9|          2|    1|          2|
    |cMatC_V_19_d0        |  14|          3|   16|         48|
    |cMatC_V_19_we0       |  14|          3|    1|          3|
    |cMatC_V_1_address0   |  20|          4|   10|         40|
    |cMatC_V_1_ce0        |  20|          4|    1|          4|
    |cMatC_V_1_ce1        |   9|          2|    1|          2|
    |cMatC_V_1_d0         |  14|          3|   16|         48|
    |cMatC_V_1_we0        |  14|          3|    1|          3|
    |cMatC_V_2_address0   |  20|          4|   10|         40|
    |cMatC_V_2_ce0        |  20|          4|    1|          4|
    |cMatC_V_2_ce1        |   9|          2|    1|          2|
    |cMatC_V_2_d0         |  14|          3|   16|         48|
    |cMatC_V_2_we0        |  14|          3|    1|          3|
    |cMatC_V_3_address0   |  20|          4|   10|         40|
    |cMatC_V_3_ce0        |  20|          4|    1|          4|
    |cMatC_V_3_ce1        |   9|          2|    1|          2|
    |cMatC_V_3_d0         |  14|          3|   16|         48|
    |cMatC_V_3_we0        |  14|          3|    1|          3|
    |cMatC_V_4_address0   |  20|          4|   10|         40|
    |cMatC_V_4_ce0        |  20|          4|    1|          4|
    |cMatC_V_4_ce1        |   9|          2|    1|          2|
    |cMatC_V_4_d0         |  14|          3|   16|         48|
    |cMatC_V_4_we0        |  14|          3|    1|          3|
    |cMatC_V_5_address0   |  20|          4|   10|         40|
    |cMatC_V_5_ce0        |  20|          4|    1|          4|
    |cMatC_V_5_ce1        |   9|          2|    1|          2|
    |cMatC_V_5_d0         |  14|          3|   16|         48|
    |cMatC_V_5_we0        |  14|          3|    1|          3|
    |cMatC_V_6_address0   |  20|          4|   10|         40|
    |cMatC_V_6_ce0        |  20|          4|    1|          4|
    |cMatC_V_6_ce1        |   9|          2|    1|          2|
    |cMatC_V_6_d0         |  14|          3|   16|         48|
    |cMatC_V_6_we0        |  14|          3|    1|          3|
    |cMatC_V_7_address0   |  20|          4|   10|         40|
    |cMatC_V_7_ce0        |  20|          4|    1|          4|
    |cMatC_V_7_ce1        |   9|          2|    1|          2|
    |cMatC_V_7_d0         |  14|          3|   16|         48|
    |cMatC_V_7_we0        |  14|          3|    1|          3|
    |cMatC_V_8_address0   |  20|          4|   10|         40|
    |cMatC_V_8_ce0        |  20|          4|    1|          4|
    |cMatC_V_8_ce1        |   9|          2|    1|          2|
    |cMatC_V_8_d0         |  14|          3|   16|         48|
    |cMatC_V_8_we0        |  14|          3|    1|          3|
    |cMatC_V_9_address0   |  20|          4|   10|         40|
    |cMatC_V_9_ce0        |  20|          4|    1|          4|
    |cMatC_V_9_ce1        |   9|          2|    1|          2|
    |cMatC_V_9_d0         |  14|          3|   16|         48|
    |cMatC_V_9_we0        |  14|          3|    1|          3|
    |cMatC_V_address0     |  20|          4|   10|         40|
    |cMatC_V_ce0          |  20|          4|    1|          4|
    |cMatC_V_ce1          |   9|          2|    1|          2|
    |cMatC_V_d0           |  14|          3|   16|         48|
    |cMatC_V_we0          |  14|          3|    1|          3|
    |mem_ARADDR           |  25|          5|   64|        320|
    |mem_ARLEN            |  25|          5|   32|        160|
    |mem_ARVALID          |  25|          5|    1|          5|
    |mem_AWADDR           |  14|          3|   64|        192|
    |mem_AWLEN            |  14|          3|   32|         96|
    |mem_AWVALID          |  14|          3|    1|          3|
    |mem_BREADY           |  14|          3|    1|          3|
    |mem_RREADY           |  25|          5|    1|          5|
    |mem_WDATA            |  14|          3|   32|         96|
    |mem_WSTRB            |  14|          3|    4|         12|
    |mem_WVALID           |  14|          3|    1|          3|
    +---------------------+----+-----------+-----+-----------+
    |Total                |7023|       1497| 2474|       7871|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                             Name                                             | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |MatA_DRAM_read_reg_1077                                                                       |  64|   0|   64|          0|
    |MatB_DRAM_read_reg_1070                                                                       |  64|   0|   64|          0|
    |MatC_DRAM_read_reg_1064                                                                       |  64|   0|   64|          0|
    |ap_CS_fsm                                                                                     |  15|   0|   15|          0|
    |grp_complex_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_578_ap_start_reg                         |   1|   0|    1|          0|
    |grp_complex_matmul_Pipeline_MAT_A_ROWSc_MAT_A_COLSc_fu_651_ap_start_reg                       |   1|   0|    1|          0|
    |grp_complex_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_680_ap_start_reg                         |   1|   0|    1|          0|
    |grp_complex_matmul_Pipeline_MAT_B_ROWSc_MAT_B_COLSc_fu_709_ap_start_reg                       |   1|   0|    1|          0|
    |grp_complex_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_607_ap_start_reg               |   1|   0|    1|          0|
    |grp_complex_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_862_ap_start_reg                         |   1|   0|    1|          0|
    |grp_complex_matmul_Pipeline_MAT_C_ROWSc_MAT_C_COLSc_fu_891_ap_start_reg                       |   1|   0|    1|          0|
    |grp_complex_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_738_ap_start_reg  |   1|   0|    1|          0|
    |shl_ln116_1_reg_1158                                                                          |   2|   0|    5|          3|
    |shl_ln116_reg_1153                                                                            |   4|   0|    4|          0|
    |shl_ln125_1_reg_1173                                                                          |   2|   0|    5|          3|
    |shl_ln125_reg_1168                                                                            |   4|   0|    4|          0|
    |shl_ln1_reg_1128                                                                              |   2|   0|    5|          3|
    |shl_ln2_reg_1133                                                                              |   2|   0|    5|          3|
    |shl_ln3_reg_1148                                                                              |   2|   0|    5|          3|
    |shl_ln_reg_1113                                                                               |   2|   0|    5|          3|
    |trunc_ln113_reg_1106                                                                          |   2|   0|    2|          0|
    |trunc_ln43_reg_1084                                                                           |   2|   0|    2|          0|
    |trunc_ln46_2_reg_1090                                                                         |  62|   0|   62|          0|
    |trunc_ln55_2_reg_1123                                                                         |  62|   0|   62|          0|
    |trunc_ln61_reg_1095                                                                           |   2|   0|    2|          0|
    |trunc_ln64_2_reg_1101                                                                         |  62|   0|   62|          0|
    |trunc_ln72_2_reg_1143                                                                         |  62|   0|   62|          0|
    |xor_ln122_reg_1163                                                                            |   2|   0|    2|          0|
    |xor_ln52_reg_1118                                                                             |   2|   0|    2|          0|
    |xor_ln69_reg_1138                                                                             |   2|   0|    2|          0|
    +----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                         | 495|   0|  513|         18|
    +----------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------------+-----+-----+------------+----------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|         control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|         control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|         control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|         control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|         control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|         control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|         control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|         control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|         control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|         control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|         control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|         control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|         control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|         control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|         control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|         control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|         control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  complex_matmul|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  complex_matmul|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  complex_matmul|  return value|
|m_axi_mem_AWVALID      |  out|    1|       m_axi|             mem|       pointer|
|m_axi_mem_AWREADY      |   in|    1|       m_axi|             mem|       pointer|
|m_axi_mem_AWADDR       |  out|   64|       m_axi|             mem|       pointer|
|m_axi_mem_AWID         |  out|    1|       m_axi|             mem|       pointer|
|m_axi_mem_AWLEN        |  out|    8|       m_axi|             mem|       pointer|
|m_axi_mem_AWSIZE       |  out|    3|       m_axi|             mem|       pointer|
|m_axi_mem_AWBURST      |  out|    2|       m_axi|             mem|       pointer|
|m_axi_mem_AWLOCK       |  out|    2|       m_axi|             mem|       pointer|
|m_axi_mem_AWCACHE      |  out|    4|       m_axi|             mem|       pointer|
|m_axi_mem_AWPROT       |  out|    3|       m_axi|             mem|       pointer|
|m_axi_mem_AWQOS        |  out|    4|       m_axi|             mem|       pointer|
|m_axi_mem_AWREGION     |  out|    4|       m_axi|             mem|       pointer|
|m_axi_mem_AWUSER       |  out|    1|       m_axi|             mem|       pointer|
|m_axi_mem_WVALID       |  out|    1|       m_axi|             mem|       pointer|
|m_axi_mem_WREADY       |   in|    1|       m_axi|             mem|       pointer|
|m_axi_mem_WDATA        |  out|   32|       m_axi|             mem|       pointer|
|m_axi_mem_WSTRB        |  out|    4|       m_axi|             mem|       pointer|
|m_axi_mem_WLAST        |  out|    1|       m_axi|             mem|       pointer|
|m_axi_mem_WID          |  out|    1|       m_axi|             mem|       pointer|
|m_axi_mem_WUSER        |  out|    1|       m_axi|             mem|       pointer|
|m_axi_mem_ARVALID      |  out|    1|       m_axi|             mem|       pointer|
|m_axi_mem_ARREADY      |   in|    1|       m_axi|             mem|       pointer|
|m_axi_mem_ARADDR       |  out|   64|       m_axi|             mem|       pointer|
|m_axi_mem_ARID         |  out|    1|       m_axi|             mem|       pointer|
|m_axi_mem_ARLEN        |  out|    8|       m_axi|             mem|       pointer|
|m_axi_mem_ARSIZE       |  out|    3|       m_axi|             mem|       pointer|
|m_axi_mem_ARBURST      |  out|    2|       m_axi|             mem|       pointer|
|m_axi_mem_ARLOCK       |  out|    2|       m_axi|             mem|       pointer|
|m_axi_mem_ARCACHE      |  out|    4|       m_axi|             mem|       pointer|
|m_axi_mem_ARPROT       |  out|    3|       m_axi|             mem|       pointer|
|m_axi_mem_ARQOS        |  out|    4|       m_axi|             mem|       pointer|
|m_axi_mem_ARREGION     |  out|    4|       m_axi|             mem|       pointer|
|m_axi_mem_ARUSER       |  out|    1|       m_axi|             mem|       pointer|
|m_axi_mem_RVALID       |   in|    1|       m_axi|             mem|       pointer|
|m_axi_mem_RREADY       |  out|    1|       m_axi|             mem|       pointer|
|m_axi_mem_RDATA        |   in|   32|       m_axi|             mem|       pointer|
|m_axi_mem_RLAST        |   in|    1|       m_axi|             mem|       pointer|
|m_axi_mem_RID          |   in|    1|       m_axi|             mem|       pointer|
|m_axi_mem_RUSER        |   in|    1|       m_axi|             mem|       pointer|
|m_axi_mem_RRESP        |   in|    2|       m_axi|             mem|       pointer|
|m_axi_mem_BVALID       |   in|    1|       m_axi|             mem|       pointer|
|m_axi_mem_BREADY       |  out|    1|       m_axi|             mem|       pointer|
|m_axi_mem_BRESP        |   in|    2|       m_axi|             mem|       pointer|
|m_axi_mem_BID          |   in|    1|       m_axi|             mem|       pointer|
|m_axi_mem_BUSER        |   in|    1|       m_axi|             mem|       pointer|
+-----------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 16 [1/1] (1.00ns)   --->   "%MatC_DRAM_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %MatC_DRAM"   --->   Operation 16 'read' 'MatC_DRAM_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 17 [1/1] (1.00ns)   --->   "%MatB_DRAM_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %MatB_DRAM"   --->   Operation 17 'read' 'MatB_DRAM_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 18 [1/1] (1.00ns)   --->   "%MatA_DRAM_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %MatA_DRAM"   --->   Operation 18 'read' 'MatA_DRAM_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 19 [1/1] (3.25ns)   --->   "%MatA_V = alloca i64 1" [complex_matmul.cpp:22]   --->   Operation 19 'alloca' 'MatA_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 20 [1/1] (3.25ns)   --->   "%MatA_V_1 = alloca i64 1" [complex_matmul.cpp:22]   --->   Operation 20 'alloca' 'MatA_V_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 21 [1/1] (3.25ns)   --->   "%MatA_V_2 = alloca i64 1" [complex_matmul.cpp:22]   --->   Operation 21 'alloca' 'MatA_V_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 22 [1/1] (3.25ns)   --->   "%MatA_V_3 = alloca i64 1" [complex_matmul.cpp:22]   --->   Operation 22 'alloca' 'MatA_V_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 23 [1/1] (3.25ns)   --->   "%MatA_V_4 = alloca i64 1" [complex_matmul.cpp:22]   --->   Operation 23 'alloca' 'MatA_V_4' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 24 [1/1] (3.25ns)   --->   "%MatA_V_5 = alloca i64 1" [complex_matmul.cpp:22]   --->   Operation 24 'alloca' 'MatA_V_5' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 25 [1/1] (3.25ns)   --->   "%MatA_V_6 = alloca i64 1" [complex_matmul.cpp:22]   --->   Operation 25 'alloca' 'MatA_V_6' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 26 [1/1] (3.25ns)   --->   "%MatA_V_7 = alloca i64 1" [complex_matmul.cpp:22]   --->   Operation 26 'alloca' 'MatA_V_7' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 27 [1/1] (3.25ns)   --->   "%MatA_V_8 = alloca i64 1" [complex_matmul.cpp:22]   --->   Operation 27 'alloca' 'MatA_V_8' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 28 [1/1] (3.25ns)   --->   "%MatA_V_9 = alloca i64 1" [complex_matmul.cpp:22]   --->   Operation 28 'alloca' 'MatA_V_9' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 29 [1/1] (3.25ns)   --->   "%MatA_V_10 = alloca i64 1" [complex_matmul.cpp:22]   --->   Operation 29 'alloca' 'MatA_V_10' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 30 [1/1] (3.25ns)   --->   "%MatA_V_11 = alloca i64 1" [complex_matmul.cpp:22]   --->   Operation 30 'alloca' 'MatA_V_11' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 31 [1/1] (3.25ns)   --->   "%MatA_V_12 = alloca i64 1" [complex_matmul.cpp:22]   --->   Operation 31 'alloca' 'MatA_V_12' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 32 [1/1] (3.25ns)   --->   "%MatA_V_13 = alloca i64 1" [complex_matmul.cpp:22]   --->   Operation 32 'alloca' 'MatA_V_13' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 33 [1/1] (3.25ns)   --->   "%MatA_V_14 = alloca i64 1" [complex_matmul.cpp:22]   --->   Operation 33 'alloca' 'MatA_V_14' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 34 [1/1] (3.25ns)   --->   "%MatA_V_15 = alloca i64 1" [complex_matmul.cpp:22]   --->   Operation 34 'alloca' 'MatA_V_15' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 35 [1/1] (3.25ns)   --->   "%MatA_V_16 = alloca i64 1" [complex_matmul.cpp:22]   --->   Operation 35 'alloca' 'MatA_V_16' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 36 [1/1] (3.25ns)   --->   "%MatA_V_17 = alloca i64 1" [complex_matmul.cpp:22]   --->   Operation 36 'alloca' 'MatA_V_17' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 37 [1/1] (3.25ns)   --->   "%MatA_V_18 = alloca i64 1" [complex_matmul.cpp:22]   --->   Operation 37 'alloca' 'MatA_V_18' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 38 [1/1] (3.25ns)   --->   "%MatA_V_19 = alloca i64 1" [complex_matmul.cpp:22]   --->   Operation 38 'alloca' 'MatA_V_19' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 39 [1/1] (3.25ns)   --->   "%MatB_V = alloca i64 1" [complex_matmul.cpp:23]   --->   Operation 39 'alloca' 'MatB_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 40 [1/1] (3.25ns)   --->   "%MatB_V_1 = alloca i64 1" [complex_matmul.cpp:23]   --->   Operation 40 'alloca' 'MatB_V_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 41 [1/1] (3.25ns)   --->   "%MatB_V_2 = alloca i64 1" [complex_matmul.cpp:23]   --->   Operation 41 'alloca' 'MatB_V_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 42 [1/1] (3.25ns)   --->   "%MatB_V_3 = alloca i64 1" [complex_matmul.cpp:23]   --->   Operation 42 'alloca' 'MatB_V_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 43 [1/1] (3.25ns)   --->   "%MatB_V_4 = alloca i64 1" [complex_matmul.cpp:23]   --->   Operation 43 'alloca' 'MatB_V_4' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 44 [1/1] (3.25ns)   --->   "%MatB_V_5 = alloca i64 1" [complex_matmul.cpp:23]   --->   Operation 44 'alloca' 'MatB_V_5' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 45 [1/1] (3.25ns)   --->   "%MatB_V_6 = alloca i64 1" [complex_matmul.cpp:23]   --->   Operation 45 'alloca' 'MatB_V_6' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 46 [1/1] (3.25ns)   --->   "%MatB_V_7 = alloca i64 1" [complex_matmul.cpp:23]   --->   Operation 46 'alloca' 'MatB_V_7' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 47 [1/1] (3.25ns)   --->   "%MatB_V_8 = alloca i64 1" [complex_matmul.cpp:23]   --->   Operation 47 'alloca' 'MatB_V_8' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 48 [1/1] (3.25ns)   --->   "%MatB_V_9 = alloca i64 1" [complex_matmul.cpp:23]   --->   Operation 48 'alloca' 'MatB_V_9' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 49 [1/1] (3.25ns)   --->   "%MatB_V_10 = alloca i64 1" [complex_matmul.cpp:23]   --->   Operation 49 'alloca' 'MatB_V_10' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 50 [1/1] (3.25ns)   --->   "%MatB_V_11 = alloca i64 1" [complex_matmul.cpp:23]   --->   Operation 50 'alloca' 'MatB_V_11' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 51 [1/1] (3.25ns)   --->   "%MatB_V_12 = alloca i64 1" [complex_matmul.cpp:23]   --->   Operation 51 'alloca' 'MatB_V_12' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 52 [1/1] (3.25ns)   --->   "%MatB_V_13 = alloca i64 1" [complex_matmul.cpp:23]   --->   Operation 52 'alloca' 'MatB_V_13' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 53 [1/1] (3.25ns)   --->   "%MatB_V_14 = alloca i64 1" [complex_matmul.cpp:23]   --->   Operation 53 'alloca' 'MatB_V_14' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 54 [1/1] (3.25ns)   --->   "%MatB_V_15 = alloca i64 1" [complex_matmul.cpp:23]   --->   Operation 54 'alloca' 'MatB_V_15' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 55 [1/1] (3.25ns)   --->   "%MatB_V_16 = alloca i64 1" [complex_matmul.cpp:23]   --->   Operation 55 'alloca' 'MatB_V_16' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 56 [1/1] (3.25ns)   --->   "%MatB_V_17 = alloca i64 1" [complex_matmul.cpp:23]   --->   Operation 56 'alloca' 'MatB_V_17' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 57 [1/1] (3.25ns)   --->   "%MatB_V_18 = alloca i64 1" [complex_matmul.cpp:23]   --->   Operation 57 'alloca' 'MatB_V_18' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 58 [1/1] (3.25ns)   --->   "%MatB_V_19 = alloca i64 1" [complex_matmul.cpp:23]   --->   Operation 58 'alloca' 'MatB_V_19' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 59 [1/1] (3.25ns)   --->   "%MatC_V = alloca i64 1" [complex_matmul.cpp:24]   --->   Operation 59 'alloca' 'MatC_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 60 [1/1] (3.25ns)   --->   "%MatC_V_1 = alloca i64 1" [complex_matmul.cpp:24]   --->   Operation 60 'alloca' 'MatC_V_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 61 [1/1] (3.25ns)   --->   "%MatC_V_2 = alloca i64 1" [complex_matmul.cpp:24]   --->   Operation 61 'alloca' 'MatC_V_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 62 [1/1] (3.25ns)   --->   "%MatC_V_3 = alloca i64 1" [complex_matmul.cpp:24]   --->   Operation 62 'alloca' 'MatC_V_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 63 [1/1] (3.25ns)   --->   "%MatC_V_4 = alloca i64 1" [complex_matmul.cpp:24]   --->   Operation 63 'alloca' 'MatC_V_4' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 64 [1/1] (3.25ns)   --->   "%MatC_V_5 = alloca i64 1" [complex_matmul.cpp:24]   --->   Operation 64 'alloca' 'MatC_V_5' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 65 [1/1] (3.25ns)   --->   "%MatC_V_6 = alloca i64 1" [complex_matmul.cpp:24]   --->   Operation 65 'alloca' 'MatC_V_6' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 66 [1/1] (3.25ns)   --->   "%MatC_V_7 = alloca i64 1" [complex_matmul.cpp:24]   --->   Operation 66 'alloca' 'MatC_V_7' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 67 [1/1] (3.25ns)   --->   "%MatC_V_8 = alloca i64 1" [complex_matmul.cpp:24]   --->   Operation 67 'alloca' 'MatC_V_8' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 68 [1/1] (3.25ns)   --->   "%MatC_V_9 = alloca i64 1" [complex_matmul.cpp:24]   --->   Operation 68 'alloca' 'MatC_V_9' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 69 [1/1] (3.25ns)   --->   "%MatC_V_10 = alloca i64 1" [complex_matmul.cpp:24]   --->   Operation 69 'alloca' 'MatC_V_10' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 70 [1/1] (3.25ns)   --->   "%MatC_V_11 = alloca i64 1" [complex_matmul.cpp:24]   --->   Operation 70 'alloca' 'MatC_V_11' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 71 [1/1] (3.25ns)   --->   "%MatC_V_12 = alloca i64 1" [complex_matmul.cpp:24]   --->   Operation 71 'alloca' 'MatC_V_12' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 72 [1/1] (3.25ns)   --->   "%MatC_V_13 = alloca i64 1" [complex_matmul.cpp:24]   --->   Operation 72 'alloca' 'MatC_V_13' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 73 [1/1] (3.25ns)   --->   "%MatC_V_14 = alloca i64 1" [complex_matmul.cpp:24]   --->   Operation 73 'alloca' 'MatC_V_14' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 74 [1/1] (3.25ns)   --->   "%MatC_V_15 = alloca i64 1" [complex_matmul.cpp:24]   --->   Operation 74 'alloca' 'MatC_V_15' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 75 [1/1] (3.25ns)   --->   "%MatC_V_16 = alloca i64 1" [complex_matmul.cpp:24]   --->   Operation 75 'alloca' 'MatC_V_16' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 76 [1/1] (3.25ns)   --->   "%MatC_V_17 = alloca i64 1" [complex_matmul.cpp:24]   --->   Operation 76 'alloca' 'MatC_V_17' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 77 [1/1] (3.25ns)   --->   "%MatC_V_18 = alloca i64 1" [complex_matmul.cpp:24]   --->   Operation 77 'alloca' 'MatC_V_18' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 78 [1/1] (3.25ns)   --->   "%MatC_V_19 = alloca i64 1" [complex_matmul.cpp:24]   --->   Operation 78 'alloca' 'MatC_V_19' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 79 [1/1] (3.25ns)   --->   "%cMatA_V = alloca i64 1" [complex_matmul.cpp:26]   --->   Operation 79 'alloca' 'cMatA_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 80 [1/1] (3.25ns)   --->   "%cMatA_V_1 = alloca i64 1" [complex_matmul.cpp:26]   --->   Operation 80 'alloca' 'cMatA_V_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 81 [1/1] (3.25ns)   --->   "%cMatA_V_2 = alloca i64 1" [complex_matmul.cpp:26]   --->   Operation 81 'alloca' 'cMatA_V_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 82 [1/1] (3.25ns)   --->   "%cMatA_V_3 = alloca i64 1" [complex_matmul.cpp:26]   --->   Operation 82 'alloca' 'cMatA_V_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 83 [1/1] (3.25ns)   --->   "%cMatA_V_4 = alloca i64 1" [complex_matmul.cpp:26]   --->   Operation 83 'alloca' 'cMatA_V_4' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 84 [1/1] (3.25ns)   --->   "%cMatA_V_5 = alloca i64 1" [complex_matmul.cpp:26]   --->   Operation 84 'alloca' 'cMatA_V_5' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 85 [1/1] (3.25ns)   --->   "%cMatA_V_6 = alloca i64 1" [complex_matmul.cpp:26]   --->   Operation 85 'alloca' 'cMatA_V_6' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 86 [1/1] (3.25ns)   --->   "%cMatA_V_7 = alloca i64 1" [complex_matmul.cpp:26]   --->   Operation 86 'alloca' 'cMatA_V_7' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 87 [1/1] (3.25ns)   --->   "%cMatA_V_8 = alloca i64 1" [complex_matmul.cpp:26]   --->   Operation 87 'alloca' 'cMatA_V_8' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 88 [1/1] (3.25ns)   --->   "%cMatA_V_9 = alloca i64 1" [complex_matmul.cpp:26]   --->   Operation 88 'alloca' 'cMatA_V_9' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 89 [1/1] (3.25ns)   --->   "%cMatA_V_10 = alloca i64 1" [complex_matmul.cpp:26]   --->   Operation 89 'alloca' 'cMatA_V_10' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 90 [1/1] (3.25ns)   --->   "%cMatA_V_11 = alloca i64 1" [complex_matmul.cpp:26]   --->   Operation 90 'alloca' 'cMatA_V_11' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 91 [1/1] (3.25ns)   --->   "%cMatA_V_12 = alloca i64 1" [complex_matmul.cpp:26]   --->   Operation 91 'alloca' 'cMatA_V_12' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 92 [1/1] (3.25ns)   --->   "%cMatA_V_13 = alloca i64 1" [complex_matmul.cpp:26]   --->   Operation 92 'alloca' 'cMatA_V_13' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 93 [1/1] (3.25ns)   --->   "%cMatA_V_14 = alloca i64 1" [complex_matmul.cpp:26]   --->   Operation 93 'alloca' 'cMatA_V_14' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 94 [1/1] (3.25ns)   --->   "%cMatA_V_15 = alloca i64 1" [complex_matmul.cpp:26]   --->   Operation 94 'alloca' 'cMatA_V_15' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 95 [1/1] (3.25ns)   --->   "%cMatA_V_16 = alloca i64 1" [complex_matmul.cpp:26]   --->   Operation 95 'alloca' 'cMatA_V_16' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 96 [1/1] (3.25ns)   --->   "%cMatA_V_17 = alloca i64 1" [complex_matmul.cpp:26]   --->   Operation 96 'alloca' 'cMatA_V_17' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 97 [1/1] (3.25ns)   --->   "%cMatA_V_18 = alloca i64 1" [complex_matmul.cpp:26]   --->   Operation 97 'alloca' 'cMatA_V_18' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 98 [1/1] (3.25ns)   --->   "%cMatA_V_19 = alloca i64 1" [complex_matmul.cpp:26]   --->   Operation 98 'alloca' 'cMatA_V_19' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 99 [1/1] (3.25ns)   --->   "%cMatB_V = alloca i64 1" [complex_matmul.cpp:27]   --->   Operation 99 'alloca' 'cMatB_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 100 [1/1] (3.25ns)   --->   "%cMatB_V_1 = alloca i64 1" [complex_matmul.cpp:27]   --->   Operation 100 'alloca' 'cMatB_V_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 101 [1/1] (3.25ns)   --->   "%cMatB_V_2 = alloca i64 1" [complex_matmul.cpp:27]   --->   Operation 101 'alloca' 'cMatB_V_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 102 [1/1] (3.25ns)   --->   "%cMatB_V_3 = alloca i64 1" [complex_matmul.cpp:27]   --->   Operation 102 'alloca' 'cMatB_V_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 103 [1/1] (3.25ns)   --->   "%cMatB_V_4 = alloca i64 1" [complex_matmul.cpp:27]   --->   Operation 103 'alloca' 'cMatB_V_4' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 104 [1/1] (3.25ns)   --->   "%cMatB_V_5 = alloca i64 1" [complex_matmul.cpp:27]   --->   Operation 104 'alloca' 'cMatB_V_5' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 105 [1/1] (3.25ns)   --->   "%cMatB_V_6 = alloca i64 1" [complex_matmul.cpp:27]   --->   Operation 105 'alloca' 'cMatB_V_6' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 106 [1/1] (3.25ns)   --->   "%cMatB_V_7 = alloca i64 1" [complex_matmul.cpp:27]   --->   Operation 106 'alloca' 'cMatB_V_7' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 107 [1/1] (3.25ns)   --->   "%cMatB_V_8 = alloca i64 1" [complex_matmul.cpp:27]   --->   Operation 107 'alloca' 'cMatB_V_8' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 108 [1/1] (3.25ns)   --->   "%cMatB_V_9 = alloca i64 1" [complex_matmul.cpp:27]   --->   Operation 108 'alloca' 'cMatB_V_9' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 109 [1/1] (3.25ns)   --->   "%cMatB_V_10 = alloca i64 1" [complex_matmul.cpp:27]   --->   Operation 109 'alloca' 'cMatB_V_10' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 110 [1/1] (3.25ns)   --->   "%cMatB_V_11 = alloca i64 1" [complex_matmul.cpp:27]   --->   Operation 110 'alloca' 'cMatB_V_11' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 111 [1/1] (3.25ns)   --->   "%cMatB_V_12 = alloca i64 1" [complex_matmul.cpp:27]   --->   Operation 111 'alloca' 'cMatB_V_12' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 112 [1/1] (3.25ns)   --->   "%cMatB_V_13 = alloca i64 1" [complex_matmul.cpp:27]   --->   Operation 112 'alloca' 'cMatB_V_13' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 113 [1/1] (3.25ns)   --->   "%cMatB_V_14 = alloca i64 1" [complex_matmul.cpp:27]   --->   Operation 113 'alloca' 'cMatB_V_14' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 114 [1/1] (3.25ns)   --->   "%cMatB_V_15 = alloca i64 1" [complex_matmul.cpp:27]   --->   Operation 114 'alloca' 'cMatB_V_15' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 115 [1/1] (3.25ns)   --->   "%cMatB_V_16 = alloca i64 1" [complex_matmul.cpp:27]   --->   Operation 115 'alloca' 'cMatB_V_16' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 116 [1/1] (3.25ns)   --->   "%cMatB_V_17 = alloca i64 1" [complex_matmul.cpp:27]   --->   Operation 116 'alloca' 'cMatB_V_17' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 117 [1/1] (3.25ns)   --->   "%cMatB_V_18 = alloca i64 1" [complex_matmul.cpp:27]   --->   Operation 117 'alloca' 'cMatB_V_18' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 118 [1/1] (3.25ns)   --->   "%cMatB_V_19 = alloca i64 1" [complex_matmul.cpp:27]   --->   Operation 118 'alloca' 'cMatB_V_19' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 119 [1/1] (3.25ns)   --->   "%cMatC_V = alloca i64 1" [complex_matmul.cpp:28]   --->   Operation 119 'alloca' 'cMatC_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 120 [1/1] (3.25ns)   --->   "%cMatC_V_1 = alloca i64 1" [complex_matmul.cpp:28]   --->   Operation 120 'alloca' 'cMatC_V_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 121 [1/1] (3.25ns)   --->   "%cMatC_V_2 = alloca i64 1" [complex_matmul.cpp:28]   --->   Operation 121 'alloca' 'cMatC_V_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 122 [1/1] (3.25ns)   --->   "%cMatC_V_3 = alloca i64 1" [complex_matmul.cpp:28]   --->   Operation 122 'alloca' 'cMatC_V_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 123 [1/1] (3.25ns)   --->   "%cMatC_V_4 = alloca i64 1" [complex_matmul.cpp:28]   --->   Operation 123 'alloca' 'cMatC_V_4' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 124 [1/1] (3.25ns)   --->   "%cMatC_V_5 = alloca i64 1" [complex_matmul.cpp:28]   --->   Operation 124 'alloca' 'cMatC_V_5' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 125 [1/1] (3.25ns)   --->   "%cMatC_V_6 = alloca i64 1" [complex_matmul.cpp:28]   --->   Operation 125 'alloca' 'cMatC_V_6' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 126 [1/1] (3.25ns)   --->   "%cMatC_V_7 = alloca i64 1" [complex_matmul.cpp:28]   --->   Operation 126 'alloca' 'cMatC_V_7' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 127 [1/1] (3.25ns)   --->   "%cMatC_V_8 = alloca i64 1" [complex_matmul.cpp:28]   --->   Operation 127 'alloca' 'cMatC_V_8' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 128 [1/1] (3.25ns)   --->   "%cMatC_V_9 = alloca i64 1" [complex_matmul.cpp:28]   --->   Operation 128 'alloca' 'cMatC_V_9' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 129 [1/1] (3.25ns)   --->   "%cMatC_V_10 = alloca i64 1" [complex_matmul.cpp:28]   --->   Operation 129 'alloca' 'cMatC_V_10' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 130 [1/1] (3.25ns)   --->   "%cMatC_V_11 = alloca i64 1" [complex_matmul.cpp:28]   --->   Operation 130 'alloca' 'cMatC_V_11' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 131 [1/1] (3.25ns)   --->   "%cMatC_V_12 = alloca i64 1" [complex_matmul.cpp:28]   --->   Operation 131 'alloca' 'cMatC_V_12' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 132 [1/1] (3.25ns)   --->   "%cMatC_V_13 = alloca i64 1" [complex_matmul.cpp:28]   --->   Operation 132 'alloca' 'cMatC_V_13' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 133 [1/1] (3.25ns)   --->   "%cMatC_V_14 = alloca i64 1" [complex_matmul.cpp:28]   --->   Operation 133 'alloca' 'cMatC_V_14' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 134 [1/1] (3.25ns)   --->   "%cMatC_V_15 = alloca i64 1" [complex_matmul.cpp:28]   --->   Operation 134 'alloca' 'cMatC_V_15' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 135 [1/1] (3.25ns)   --->   "%cMatC_V_16 = alloca i64 1" [complex_matmul.cpp:28]   --->   Operation 135 'alloca' 'cMatC_V_16' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 136 [1/1] (3.25ns)   --->   "%cMatC_V_17 = alloca i64 1" [complex_matmul.cpp:28]   --->   Operation 136 'alloca' 'cMatC_V_17' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 137 [1/1] (3.25ns)   --->   "%cMatC_V_18 = alloca i64 1" [complex_matmul.cpp:28]   --->   Operation 137 'alloca' 'cMatC_V_18' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 138 [1/1] (3.25ns)   --->   "%cMatC_V_19 = alloca i64 1" [complex_matmul.cpp:28]   --->   Operation 138 'alloca' 'cMatC_V_19' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i64 %MatA_DRAM_read" [complex_matmul.cpp:43]   --->   Operation 139 'trunc' 'trunc_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln46_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %MatA_DRAM_read, i32 2, i32 63" [complex_matmul.cpp:46]   --->   Operation 140 'partselect' 'trunc_ln46_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%trunc_ln61 = trunc i64 %MatB_DRAM_read" [complex_matmul.cpp:61]   --->   Operation 141 'trunc' 'trunc_ln61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%trunc_ln64_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %MatB_DRAM_read, i32 2, i32 63" [complex_matmul.cpp:64]   --->   Operation 142 'partselect' 'trunc_ln64_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%trunc_ln113 = trunc i64 %MatC_DRAM_read" [complex_matmul.cpp:113]   --->   Operation 143 'trunc' 'trunc_ln113' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln43, i3 0" [complex_matmul.cpp:46]   --->   Operation 144 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 145 [2/2] (7.30ns)   --->   "%call_ln46 = call void @complex_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS, i32 %mem, i62 %trunc_ln46_2, i16 %MatA_V, i16 %MatA_V_1, i16 %MatA_V_2, i16 %MatA_V_3, i16 %MatA_V_4, i16 %MatA_V_5, i16 %MatA_V_6, i16 %MatA_V_7, i16 %MatA_V_8, i16 %MatA_V_9, i16 %MatA_V_10, i16 %MatA_V_11, i16 %MatA_V_12, i16 %MatA_V_13, i16 %MatA_V_14, i16 %MatA_V_15, i16 %MatA_V_16, i16 %MatA_V_17, i16 %MatA_V_18, i16 %MatA_V_19, i64 %MatA_DRAM_read, i5 %shl_ln" [complex_matmul.cpp:46]   --->   Operation 145 'call' 'call_ln46' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 146 [2/2] (0.00ns)   --->   "%call_ln0 = call void @complex_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT, i16 %MatC_V, i16 %MatC_V_1, i16 %MatC_V_2, i16 %MatC_V_3, i16 %MatC_V_4, i16 %MatC_V_5, i16 %MatC_V_6, i16 %MatC_V_7, i16 %MatC_V_8, i16 %MatC_V_9, i16 %MatC_V_10, i16 %MatC_V_11, i16 %MatC_V_12, i16 %MatC_V_13, i16 %MatC_V_14, i16 %MatC_V_15, i16 %MatC_V_16, i16 %MatC_V_17, i16 %MatC_V_18, i16 %MatC_V_19, i16 %cMatC_V, i16 %cMatC_V_1, i16 %cMatC_V_2, i16 %cMatC_V_3, i16 %cMatC_V_4, i16 %cMatC_V_5, i16 %cMatC_V_6, i16 %cMatC_V_7, i16 %cMatC_V_8, i16 %cMatC_V_9, i16 %cMatC_V_10, i16 %cMatC_V_11, i16 %cMatC_V_12, i16 %cMatC_V_13, i16 %cMatC_V_14, i16 %cMatC_V_15, i16 %cMatC_V_16, i16 %cMatC_V_17, i16 %cMatC_V_18, i16 %cMatC_V_19"   --->   Operation 146 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 3.52>
ST_3 : Operation 147 [1/2] (0.00ns)   --->   "%call_ln46 = call void @complex_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS, i32 %mem, i62 %trunc_ln46_2, i16 %MatA_V, i16 %MatA_V_1, i16 %MatA_V_2, i16 %MatA_V_3, i16 %MatA_V_4, i16 %MatA_V_5, i16 %MatA_V_6, i16 %MatA_V_7, i16 %MatA_V_8, i16 %MatA_V_9, i16 %MatA_V_10, i16 %MatA_V_11, i16 %MatA_V_12, i16 %MatA_V_13, i16 %MatA_V_14, i16 %MatA_V_15, i16 %MatA_V_16, i16 %MatA_V_17, i16 %MatA_V_18, i16 %MatA_V_19, i64 %MatA_DRAM_read, i5 %shl_ln" [complex_matmul.cpp:46]   --->   Operation 147 'call' 'call_ln46' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 148 [1/1] (0.97ns)   --->   "%xor_ln52 = xor i2 %trunc_ln43, i2 2" [complex_matmul.cpp:52]   --->   Operation 148 'xor' 'xor_ln52' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 149 [1/1] (3.52ns)   --->   "%add_ln55 = add i64 %MatA_DRAM_read, i64 2" [complex_matmul.cpp:55]   --->   Operation 149 'add' 'add_ln55' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln55_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln55, i32 2, i32 63" [complex_matmul.cpp:55]   --->   Operation 150 'partselect' 'trunc_ln55_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 151 [1/2] (0.00ns)   --->   "%call_ln0 = call void @complex_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT, i16 %MatC_V, i16 %MatC_V_1, i16 %MatC_V_2, i16 %MatC_V_3, i16 %MatC_V_4, i16 %MatC_V_5, i16 %MatC_V_6, i16 %MatC_V_7, i16 %MatC_V_8, i16 %MatC_V_9, i16 %MatC_V_10, i16 %MatC_V_11, i16 %MatC_V_12, i16 %MatC_V_13, i16 %MatC_V_14, i16 %MatC_V_15, i16 %MatC_V_16, i16 %MatC_V_17, i16 %MatC_V_18, i16 %MatC_V_19, i16 %cMatC_V, i16 %cMatC_V_1, i16 %cMatC_V_2, i16 %cMatC_V_3, i16 %cMatC_V_4, i16 %cMatC_V_5, i16 %cMatC_V_6, i16 %cMatC_V_7, i16 %cMatC_V_8, i16 %cMatC_V_9, i16 %cMatC_V_10, i16 %cMatC_V_11, i16 %cMatC_V_12, i16 %cMatC_V_13, i16 %cMatC_V_14, i16 %cMatC_V_15, i16 %cMatC_V_16, i16 %cMatC_V_17, i16 %cMatC_V_18, i16 %cMatC_V_19"   --->   Operation 151 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %xor_ln52, i3 0" [complex_matmul.cpp:55]   --->   Operation 152 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 153 [2/2] (7.30ns)   --->   "%call_ln55 = call void @complex_matmul_Pipeline_MAT_A_ROWSc_MAT_A_COLSc, i32 %mem, i62 %trunc_ln55_2, i64 %MatA_DRAM_read, i16 %cMatA_V, i16 %cMatA_V_1, i16 %cMatA_V_2, i16 %cMatA_V_3, i16 %cMatA_V_4, i16 %cMatA_V_5, i16 %cMatA_V_6, i16 %cMatA_V_7, i16 %cMatA_V_8, i16 %cMatA_V_9, i16 %cMatA_V_10, i16 %cMatA_V_11, i16 %cMatA_V_12, i16 %cMatA_V_13, i16 %cMatA_V_14, i16 %cMatA_V_15, i16 %cMatA_V_16, i16 %cMatA_V_17, i16 %cMatA_V_18, i16 %cMatA_V_19, i5 %shl_ln1" [complex_matmul.cpp:55]   --->   Operation 153 'call' 'call_ln55' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 154 [1/2] (0.00ns)   --->   "%call_ln55 = call void @complex_matmul_Pipeline_MAT_A_ROWSc_MAT_A_COLSc, i32 %mem, i62 %trunc_ln55_2, i64 %MatA_DRAM_read, i16 %cMatA_V, i16 %cMatA_V_1, i16 %cMatA_V_2, i16 %cMatA_V_3, i16 %cMatA_V_4, i16 %cMatA_V_5, i16 %cMatA_V_6, i16 %cMatA_V_7, i16 %cMatA_V_8, i16 %cMatA_V_9, i16 %cMatA_V_10, i16 %cMatA_V_11, i16 %cMatA_V_12, i16 %cMatA_V_13, i16 %cMatA_V_14, i16 %cMatA_V_15, i16 %cMatA_V_16, i16 %cMatA_V_17, i16 %cMatA_V_18, i16 %cMatA_V_19, i5 %shl_ln1" [complex_matmul.cpp:55]   --->   Operation 154 'call' 'call_ln55' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 155 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln61, i3 0" [complex_matmul.cpp:64]   --->   Operation 155 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 156 [2/2] (7.30ns)   --->   "%call_ln64 = call void @complex_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS, i32 %mem, i62 %trunc_ln64_2, i16 %MatB_V, i16 %MatB_V_1, i16 %MatB_V_2, i16 %MatB_V_3, i16 %MatB_V_4, i16 %MatB_V_5, i16 %MatB_V_6, i16 %MatB_V_7, i16 %MatB_V_8, i16 %MatB_V_9, i16 %MatB_V_10, i16 %MatB_V_11, i16 %MatB_V_12, i16 %MatB_V_13, i16 %MatB_V_14, i16 %MatB_V_15, i16 %MatB_V_16, i16 %MatB_V_17, i16 %MatB_V_18, i16 %MatB_V_19, i64 %MatB_DRAM_read, i5 %shl_ln2" [complex_matmul.cpp:64]   --->   Operation 156 'call' 'call_ln64' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 3.52>
ST_7 : Operation 157 [1/2] (0.00ns)   --->   "%call_ln64 = call void @complex_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS, i32 %mem, i62 %trunc_ln64_2, i16 %MatB_V, i16 %MatB_V_1, i16 %MatB_V_2, i16 %MatB_V_3, i16 %MatB_V_4, i16 %MatB_V_5, i16 %MatB_V_6, i16 %MatB_V_7, i16 %MatB_V_8, i16 %MatB_V_9, i16 %MatB_V_10, i16 %MatB_V_11, i16 %MatB_V_12, i16 %MatB_V_13, i16 %MatB_V_14, i16 %MatB_V_15, i16 %MatB_V_16, i16 %MatB_V_17, i16 %MatB_V_18, i16 %MatB_V_19, i64 %MatB_DRAM_read, i5 %shl_ln2" [complex_matmul.cpp:64]   --->   Operation 157 'call' 'call_ln64' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 158 [1/1] (0.97ns)   --->   "%xor_ln69 = xor i2 %trunc_ln61, i2 2" [complex_matmul.cpp:69]   --->   Operation 158 'xor' 'xor_ln69' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 159 [1/1] (3.52ns)   --->   "%add_ln72 = add i64 %MatB_DRAM_read, i64 2" [complex_matmul.cpp:72]   --->   Operation 159 'add' 'add_ln72' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 160 [1/1] (0.00ns)   --->   "%trunc_ln72_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln72, i32 2, i32 63" [complex_matmul.cpp:72]   --->   Operation 160 'partselect' 'trunc_ln72_2' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 161 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %xor_ln69, i3 0" [complex_matmul.cpp:72]   --->   Operation 161 'bitconcatenate' 'shl_ln3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 162 [2/2] (7.30ns)   --->   "%call_ln72 = call void @complex_matmul_Pipeline_MAT_B_ROWSc_MAT_B_COLSc, i32 %mem, i62 %trunc_ln72_2, i64 %MatB_DRAM_read, i16 %cMatB_V, i16 %cMatB_V_1, i16 %cMatB_V_2, i16 %cMatB_V_3, i16 %cMatB_V_4, i16 %cMatB_V_5, i16 %cMatB_V_6, i16 %cMatB_V_7, i16 %cMatB_V_8, i16 %cMatB_V_9, i16 %cMatB_V_10, i16 %cMatB_V_11, i16 %cMatB_V_12, i16 %cMatB_V_13, i16 %cMatB_V_14, i16 %cMatB_V_15, i16 %cMatB_V_16, i16 %cMatB_V_17, i16 %cMatB_V_18, i16 %cMatB_V_19, i5 %shl_ln3" [complex_matmul.cpp:72]   --->   Operation 162 'call' 'call_ln72' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 163 [1/2] (0.00ns)   --->   "%call_ln72 = call void @complex_matmul_Pipeline_MAT_B_ROWSc_MAT_B_COLSc, i32 %mem, i62 %trunc_ln72_2, i64 %MatB_DRAM_read, i16 %cMatB_V, i16 %cMatB_V_1, i16 %cMatB_V_2, i16 %cMatB_V_3, i16 %cMatB_V_4, i16 %cMatB_V_5, i16 %cMatB_V_6, i16 %cMatB_V_7, i16 %cMatB_V_8, i16 %cMatB_V_9, i16 %cMatB_V_10, i16 %cMatB_V_11, i16 %cMatB_V_12, i16 %cMatB_V_13, i16 %cMatB_V_14, i16 %cMatB_V_15, i16 %cMatB_V_16, i16 %cMatB_V_17, i16 %cMatB_V_18, i16 %cMatB_V_19, i5 %shl_ln3" [complex_matmul.cpp:72]   --->   Operation 163 'call' 'call_ln72' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 164 [2/2] (0.00ns)   --->   "%call_ln0 = call void @complex_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE, i16 %MatB_V, i16 %MatB_V_1, i16 %MatB_V_2, i16 %MatB_V_3, i16 %MatB_V_4, i16 %MatB_V_5, i16 %MatB_V_6, i16 %MatB_V_7, i16 %MatB_V_8, i16 %MatB_V_9, i16 %MatB_V_10, i16 %MatB_V_11, i16 %MatB_V_12, i16 %MatB_V_13, i16 %MatB_V_14, i16 %MatB_V_15, i16 %MatB_V_16, i16 %MatB_V_17, i16 %MatB_V_18, i16 %MatB_V_19, i16 %cMatB_V, i16 %cMatB_V_1, i16 %cMatB_V_2, i16 %cMatB_V_3, i16 %cMatB_V_4, i16 %cMatB_V_5, i16 %cMatB_V_6, i16 %cMatB_V_7, i16 %cMatB_V_8, i16 %cMatB_V_9, i16 %cMatB_V_10, i16 %cMatB_V_11, i16 %cMatB_V_12, i16 %cMatB_V_13, i16 %cMatB_V_14, i16 %cMatB_V_15, i16 %cMatB_V_16, i16 %cMatB_V_17, i16 %cMatB_V_18, i16 %cMatB_V_19, i16 %MatA_V, i16 %MatA_V_1, i16 %MatA_V_2, i16 %MatA_V_3, i16 %MatA_V_4, i16 %MatA_V_5, i16 %MatA_V_6, i16 %MatA_V_7, i16 %MatA_V_8, i16 %MatA_V_9, i16 %MatA_V_10, i16 %MatA_V_11, i16 %MatA_V_12, i16 %MatA_V_13, i16 %MatA_V_14, i16 %MatA_V_15, i16 %MatA_V_16, i16 %MatA_V_17, i16 %MatA_V_18, i16 %MatA_V_19, i16 %MatC_V, i16 %MatC_V_1, i16 %MatC_V_2, i16 %MatC_V_3, i16 %MatC_V_4, i16 %MatC_V_5, i16 %MatC_V_6, i16 %MatC_V_7, i16 %MatC_V_8, i16 %MatC_V_9, i16 %MatC_V_10, i16 %MatC_V_11, i16 %MatC_V_12, i16 %MatC_V_13, i16 %MatC_V_14, i16 %MatC_V_15, i16 %MatC_V_16, i16 %MatC_V_17, i16 %MatC_V_18, i16 %MatC_V_19, i16 %cMatA_V, i16 %cMatA_V_1, i16 %cMatA_V_2, i16 %cMatA_V_3, i16 %cMatA_V_4, i16 %cMatA_V_5, i16 %cMatA_V_6, i16 %cMatA_V_7, i16 %cMatA_V_8, i16 %cMatA_V_9, i16 %cMatA_V_10, i16 %cMatA_V_11, i16 %cMatA_V_12, i16 %cMatA_V_13, i16 %cMatA_V_14, i16 %cMatA_V_15, i16 %cMatA_V_16, i16 %cMatA_V_17, i16 %cMatA_V_18, i16 %cMatA_V_19, i16 %cMatC_V, i16 %cMatC_V_1, i16 %cMatC_V_2, i16 %cMatC_V_3, i16 %cMatC_V_4, i16 %cMatC_V_5, i16 %cMatC_V_6, i16 %cMatC_V_7, i16 %cMatC_V_8, i16 %cMatC_V_9, i16 %cMatC_V_10, i16 %cMatC_V_11, i16 %cMatC_V_12, i16 %cMatC_V_13, i16 %cMatC_V_14, i16 %cMatC_V_15, i16 %cMatC_V_16, i16 %cMatC_V_17, i16 %cMatC_V_18, i16 %cMatC_V_19"   --->   Operation 164 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 2.12>
ST_11 : Operation 165 [1/2] (0.00ns)   --->   "%call_ln0 = call void @complex_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE, i16 %MatB_V, i16 %MatB_V_1, i16 %MatB_V_2, i16 %MatB_V_3, i16 %MatB_V_4, i16 %MatB_V_5, i16 %MatB_V_6, i16 %MatB_V_7, i16 %MatB_V_8, i16 %MatB_V_9, i16 %MatB_V_10, i16 %MatB_V_11, i16 %MatB_V_12, i16 %MatB_V_13, i16 %MatB_V_14, i16 %MatB_V_15, i16 %MatB_V_16, i16 %MatB_V_17, i16 %MatB_V_18, i16 %MatB_V_19, i16 %cMatB_V, i16 %cMatB_V_1, i16 %cMatB_V_2, i16 %cMatB_V_3, i16 %cMatB_V_4, i16 %cMatB_V_5, i16 %cMatB_V_6, i16 %cMatB_V_7, i16 %cMatB_V_8, i16 %cMatB_V_9, i16 %cMatB_V_10, i16 %cMatB_V_11, i16 %cMatB_V_12, i16 %cMatB_V_13, i16 %cMatB_V_14, i16 %cMatB_V_15, i16 %cMatB_V_16, i16 %cMatB_V_17, i16 %cMatB_V_18, i16 %cMatB_V_19, i16 %MatA_V, i16 %MatA_V_1, i16 %MatA_V_2, i16 %MatA_V_3, i16 %MatA_V_4, i16 %MatA_V_5, i16 %MatA_V_6, i16 %MatA_V_7, i16 %MatA_V_8, i16 %MatA_V_9, i16 %MatA_V_10, i16 %MatA_V_11, i16 %MatA_V_12, i16 %MatA_V_13, i16 %MatA_V_14, i16 %MatA_V_15, i16 %MatA_V_16, i16 %MatA_V_17, i16 %MatA_V_18, i16 %MatA_V_19, i16 %MatC_V, i16 %MatC_V_1, i16 %MatC_V_2, i16 %MatC_V_3, i16 %MatC_V_4, i16 %MatC_V_5, i16 %MatC_V_6, i16 %MatC_V_7, i16 %MatC_V_8, i16 %MatC_V_9, i16 %MatC_V_10, i16 %MatC_V_11, i16 %MatC_V_12, i16 %MatC_V_13, i16 %MatC_V_14, i16 %MatC_V_15, i16 %MatC_V_16, i16 %MatC_V_17, i16 %MatC_V_18, i16 %MatC_V_19, i16 %cMatA_V, i16 %cMatA_V_1, i16 %cMatA_V_2, i16 %cMatA_V_3, i16 %cMatA_V_4, i16 %cMatA_V_5, i16 %cMatA_V_6, i16 %cMatA_V_7, i16 %cMatA_V_8, i16 %cMatA_V_9, i16 %cMatA_V_10, i16 %cMatA_V_11, i16 %cMatA_V_12, i16 %cMatA_V_13, i16 %cMatA_V_14, i16 %cMatA_V_15, i16 %cMatA_V_16, i16 %cMatA_V_17, i16 %cMatA_V_18, i16 %cMatA_V_19, i16 %cMatC_V, i16 %cMatC_V_1, i16 %cMatC_V_2, i16 %cMatC_V_3, i16 %cMatC_V_4, i16 %cMatC_V_5, i16 %cMatC_V_6, i16 %cMatC_V_7, i16 %cMatC_V_8, i16 %cMatC_V_9, i16 %cMatC_V_10, i16 %cMatC_V_11, i16 %cMatC_V_12, i16 %cMatC_V_13, i16 %cMatC_V_14, i16 %cMatC_V_15, i16 %cMatC_V_16, i16 %cMatC_V_17, i16 %cMatC_V_18, i16 %cMatC_V_19"   --->   Operation 165 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i2 %trunc_ln113" [complex_matmul.cpp:116]   --->   Operation 166 'zext' 'zext_ln116' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 167 [1/1] (2.12ns)   --->   "%shl_ln116 = shl i4 3, i4 %zext_ln116" [complex_matmul.cpp:116]   --->   Operation 167 'shl' 'shl_ln116' <Predicate = true> <Delay = 2.12> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.39> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 168 [1/1] (0.00ns)   --->   "%shl_ln116_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln113, i3 0" [complex_matmul.cpp:116]   --->   Operation 168 'bitconcatenate' 'shl_ln116_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 169 [2/2] (0.00ns)   --->   "%call_ln116 = call void @complex_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS, i32 %mem, i16 %MatC_V, i16 %MatC_V_1, i16 %MatC_V_2, i16 %MatC_V_3, i16 %MatC_V_4, i16 %MatC_V_5, i16 %MatC_V_6, i16 %MatC_V_7, i16 %MatC_V_8, i16 %MatC_V_9, i16 %MatC_V_10, i16 %MatC_V_11, i16 %MatC_V_12, i16 %MatC_V_13, i16 %MatC_V_14, i16 %MatC_V_15, i16 %MatC_V_16, i16 %MatC_V_17, i16 %MatC_V_18, i16 %MatC_V_19, i64 %MatC_DRAM_read, i5 %shl_ln116_1, i4 %shl_ln116" [complex_matmul.cpp:116]   --->   Operation 169 'call' 'call_ln116' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 3.10>
ST_13 : Operation 170 [1/2] (0.00ns)   --->   "%call_ln116 = call void @complex_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS, i32 %mem, i16 %MatC_V, i16 %MatC_V_1, i16 %MatC_V_2, i16 %MatC_V_3, i16 %MatC_V_4, i16 %MatC_V_5, i16 %MatC_V_6, i16 %MatC_V_7, i16 %MatC_V_8, i16 %MatC_V_9, i16 %MatC_V_10, i16 %MatC_V_11, i16 %MatC_V_12, i16 %MatC_V_13, i16 %MatC_V_14, i16 %MatC_V_15, i16 %MatC_V_16, i16 %MatC_V_17, i16 %MatC_V_18, i16 %MatC_V_19, i64 %MatC_DRAM_read, i5 %shl_ln116_1, i4 %shl_ln116" [complex_matmul.cpp:116]   --->   Operation 170 'call' 'call_ln116' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 171 [1/1] (0.97ns)   --->   "%xor_ln122 = xor i2 %trunc_ln113, i2 2" [complex_matmul.cpp:122]   --->   Operation 171 'xor' 'xor_ln122' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln125 = zext i2 %xor_ln122" [complex_matmul.cpp:125]   --->   Operation 172 'zext' 'zext_ln125' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 173 [1/1] (2.12ns)   --->   "%shl_ln125 = shl i4 3, i4 %zext_ln125" [complex_matmul.cpp:125]   --->   Operation 173 'shl' 'shl_ln125' <Predicate = true> <Delay = 2.12> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.39> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 174 [1/1] (0.00ns)   --->   "%shl_ln125_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %xor_ln122, i3 0" [complex_matmul.cpp:125]   --->   Operation 174 'bitconcatenate' 'shl_ln125_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 175 [2/2] (0.00ns)   --->   "%call_ln125 = call void @complex_matmul_Pipeline_MAT_C_ROWSc_MAT_C_COLSc, i32 %mem, i64 %MatC_DRAM_read, i16 %cMatC_V, i16 %cMatC_V_1, i16 %cMatC_V_2, i16 %cMatC_V_3, i16 %cMatC_V_4, i16 %cMatC_V_5, i16 %cMatC_V_6, i16 %cMatC_V_7, i16 %cMatC_V_8, i16 %cMatC_V_9, i16 %cMatC_V_10, i16 %cMatC_V_11, i16 %cMatC_V_12, i16 %cMatC_V_13, i16 %cMatC_V_14, i16 %cMatC_V_15, i16 %cMatC_V_16, i16 %cMatC_V_17, i16 %cMatC_V_18, i16 %cMatC_V_19, i5 %shl_ln125_1, i4 %shl_ln125" [complex_matmul.cpp:125]   --->   Operation 175 'call' 'call_ln125' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 176 [1/1] (0.00ns)   --->   "%spectopmodule_ln12 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_16" [complex_matmul.cpp:12]   --->   Operation 176 'spectopmodule' 'spectopmodule_ln12' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 177 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 2, void @empty_0, void @empty_15, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 177 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 178 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mem"   --->   Operation 178 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 179 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %MatA_DRAM, void @empty_13, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_11, void @empty_5, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty, i32 4294967295, i32 0"   --->   Operation 179 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 180 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %MatA_DRAM, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty, i32 4294967295, i32 0"   --->   Operation 180 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 181 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %MatB_DRAM, void @empty_13, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_11, void @empty_18, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty, i32 4294967295, i32 0"   --->   Operation 181 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 182 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %MatB_DRAM, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty, i32 4294967295, i32 0"   --->   Operation 182 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 183 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %MatC_DRAM, void @empty_13, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_11, void @empty_17, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty, i32 4294967295, i32 0"   --->   Operation 183 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 184 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %MatC_DRAM, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty, i32 4294967295, i32 0"   --->   Operation 184 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 185 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_13, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_11, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 185 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 186 [1/2] (0.00ns)   --->   "%call_ln125 = call void @complex_matmul_Pipeline_MAT_C_ROWSc_MAT_C_COLSc, i32 %mem, i64 %MatC_DRAM_read, i16 %cMatC_V, i16 %cMatC_V_1, i16 %cMatC_V_2, i16 %cMatC_V_3, i16 %cMatC_V_4, i16 %cMatC_V_5, i16 %cMatC_V_6, i16 %cMatC_V_7, i16 %cMatC_V_8, i16 %cMatC_V_9, i16 %cMatC_V_10, i16 %cMatC_V_11, i16 %cMatC_V_12, i16 %cMatC_V_13, i16 %cMatC_V_14, i16 %cMatC_V_15, i16 %cMatC_V_16, i16 %cMatC_V_17, i16 %cMatC_V_18, i16 %cMatC_V_19, i5 %shl_ln125_1, i4 %shl_ln125" [complex_matmul.cpp:125]   --->   Operation 186 'call' 'call_ln125' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 187 [1/1] (0.00ns)   --->   "%ret_ln129 = ret" [complex_matmul.cpp:129]   --->   Operation 187 'ret' 'ret_ln129' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ MatA_DRAM]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ MatB_DRAM]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ MatC_DRAM]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
MatC_DRAM_read     (read          ) [ 0011111111111111]
MatB_DRAM_read     (read          ) [ 0011111111000000]
MatA_DRAM_read     (read          ) [ 0011110000000000]
MatA_V             (alloca        ) [ 0011111111110000]
MatA_V_1           (alloca        ) [ 0011111111110000]
MatA_V_2           (alloca        ) [ 0011111111110000]
MatA_V_3           (alloca        ) [ 0011111111110000]
MatA_V_4           (alloca        ) [ 0011111111110000]
MatA_V_5           (alloca        ) [ 0011111111110000]
MatA_V_6           (alloca        ) [ 0011111111110000]
MatA_V_7           (alloca        ) [ 0011111111110000]
MatA_V_8           (alloca        ) [ 0011111111110000]
MatA_V_9           (alloca        ) [ 0011111111110000]
MatA_V_10          (alloca        ) [ 0011111111110000]
MatA_V_11          (alloca        ) [ 0011111111110000]
MatA_V_12          (alloca        ) [ 0011111111110000]
MatA_V_13          (alloca        ) [ 0011111111110000]
MatA_V_14          (alloca        ) [ 0011111111110000]
MatA_V_15          (alloca        ) [ 0011111111110000]
MatA_V_16          (alloca        ) [ 0011111111110000]
MatA_V_17          (alloca        ) [ 0011111111110000]
MatA_V_18          (alloca        ) [ 0011111111110000]
MatA_V_19          (alloca        ) [ 0011111111110000]
MatB_V             (alloca        ) [ 0011111111110000]
MatB_V_1           (alloca        ) [ 0011111111110000]
MatB_V_2           (alloca        ) [ 0011111111110000]
MatB_V_3           (alloca        ) [ 0011111111110000]
MatB_V_4           (alloca        ) [ 0011111111110000]
MatB_V_5           (alloca        ) [ 0011111111110000]
MatB_V_6           (alloca        ) [ 0011111111110000]
MatB_V_7           (alloca        ) [ 0011111111110000]
MatB_V_8           (alloca        ) [ 0011111111110000]
MatB_V_9           (alloca        ) [ 0011111111110000]
MatB_V_10          (alloca        ) [ 0011111111110000]
MatB_V_11          (alloca        ) [ 0011111111110000]
MatB_V_12          (alloca        ) [ 0011111111110000]
MatB_V_13          (alloca        ) [ 0011111111110000]
MatB_V_14          (alloca        ) [ 0011111111110000]
MatB_V_15          (alloca        ) [ 0011111111110000]
MatB_V_16          (alloca        ) [ 0011111111110000]
MatB_V_17          (alloca        ) [ 0011111111110000]
MatB_V_18          (alloca        ) [ 0011111111110000]
MatB_V_19          (alloca        ) [ 0011111111110000]
MatC_V             (alloca        ) [ 0011111111111100]
MatC_V_1           (alloca        ) [ 0011111111111100]
MatC_V_2           (alloca        ) [ 0011111111111100]
MatC_V_3           (alloca        ) [ 0011111111111100]
MatC_V_4           (alloca        ) [ 0011111111111100]
MatC_V_5           (alloca        ) [ 0011111111111100]
MatC_V_6           (alloca        ) [ 0011111111111100]
MatC_V_7           (alloca        ) [ 0011111111111100]
MatC_V_8           (alloca        ) [ 0011111111111100]
MatC_V_9           (alloca        ) [ 0011111111111100]
MatC_V_10          (alloca        ) [ 0011111111111100]
MatC_V_11          (alloca        ) [ 0011111111111100]
MatC_V_12          (alloca        ) [ 0011111111111100]
MatC_V_13          (alloca        ) [ 0011111111111100]
MatC_V_14          (alloca        ) [ 0011111111111100]
MatC_V_15          (alloca        ) [ 0011111111111100]
MatC_V_16          (alloca        ) [ 0011111111111100]
MatC_V_17          (alloca        ) [ 0011111111111100]
MatC_V_18          (alloca        ) [ 0011111111111100]
MatC_V_19          (alloca        ) [ 0011111111111100]
cMatA_V            (alloca        ) [ 0011111111110000]
cMatA_V_1          (alloca        ) [ 0011111111110000]
cMatA_V_2          (alloca        ) [ 0011111111110000]
cMatA_V_3          (alloca        ) [ 0011111111110000]
cMatA_V_4          (alloca        ) [ 0011111111110000]
cMatA_V_5          (alloca        ) [ 0011111111110000]
cMatA_V_6          (alloca        ) [ 0011111111110000]
cMatA_V_7          (alloca        ) [ 0011111111110000]
cMatA_V_8          (alloca        ) [ 0011111111110000]
cMatA_V_9          (alloca        ) [ 0011111111110000]
cMatA_V_10         (alloca        ) [ 0011111111110000]
cMatA_V_11         (alloca        ) [ 0011111111110000]
cMatA_V_12         (alloca        ) [ 0011111111110000]
cMatA_V_13         (alloca        ) [ 0011111111110000]
cMatA_V_14         (alloca        ) [ 0011111111110000]
cMatA_V_15         (alloca        ) [ 0011111111110000]
cMatA_V_16         (alloca        ) [ 0011111111110000]
cMatA_V_17         (alloca        ) [ 0011111111110000]
cMatA_V_18         (alloca        ) [ 0011111111110000]
cMatA_V_19         (alloca        ) [ 0011111111110000]
cMatB_V            (alloca        ) [ 0011111111110000]
cMatB_V_1          (alloca        ) [ 0011111111110000]
cMatB_V_2          (alloca        ) [ 0011111111110000]
cMatB_V_3          (alloca        ) [ 0011111111110000]
cMatB_V_4          (alloca        ) [ 0011111111110000]
cMatB_V_5          (alloca        ) [ 0011111111110000]
cMatB_V_6          (alloca        ) [ 0011111111110000]
cMatB_V_7          (alloca        ) [ 0011111111110000]
cMatB_V_8          (alloca        ) [ 0011111111110000]
cMatB_V_9          (alloca        ) [ 0011111111110000]
cMatB_V_10         (alloca        ) [ 0011111111110000]
cMatB_V_11         (alloca        ) [ 0011111111110000]
cMatB_V_12         (alloca        ) [ 0011111111110000]
cMatB_V_13         (alloca        ) [ 0011111111110000]
cMatB_V_14         (alloca        ) [ 0011111111110000]
cMatB_V_15         (alloca        ) [ 0011111111110000]
cMatB_V_16         (alloca        ) [ 0011111111110000]
cMatB_V_17         (alloca        ) [ 0011111111110000]
cMatB_V_18         (alloca        ) [ 0011111111110000]
cMatB_V_19         (alloca        ) [ 0011111111110000]
cMatC_V            (alloca        ) [ 0011111111111111]
cMatC_V_1          (alloca        ) [ 0011111111111111]
cMatC_V_2          (alloca        ) [ 0011111111111111]
cMatC_V_3          (alloca        ) [ 0011111111111111]
cMatC_V_4          (alloca        ) [ 0011111111111111]
cMatC_V_5          (alloca        ) [ 0011111111111111]
cMatC_V_6          (alloca        ) [ 0011111111111111]
cMatC_V_7          (alloca        ) [ 0011111111111111]
cMatC_V_8          (alloca        ) [ 0011111111111111]
cMatC_V_9          (alloca        ) [ 0011111111111111]
cMatC_V_10         (alloca        ) [ 0011111111111111]
cMatC_V_11         (alloca        ) [ 0011111111111111]
cMatC_V_12         (alloca        ) [ 0011111111111111]
cMatC_V_13         (alloca        ) [ 0011111111111111]
cMatC_V_14         (alloca        ) [ 0011111111111111]
cMatC_V_15         (alloca        ) [ 0011111111111111]
cMatC_V_16         (alloca        ) [ 0011111111111111]
cMatC_V_17         (alloca        ) [ 0011111111111111]
cMatC_V_18         (alloca        ) [ 0011111111111111]
cMatC_V_19         (alloca        ) [ 0011111111111111]
trunc_ln43         (trunc         ) [ 0011000000000000]
trunc_ln46_2       (partselect    ) [ 0011000000000000]
trunc_ln61         (trunc         ) [ 0011111100000000]
trunc_ln64_2       (partselect    ) [ 0011111100000000]
trunc_ln113        (trunc         ) [ 0011111111111100]
shl_ln             (bitconcatenate) [ 0001000000000000]
call_ln46          (call          ) [ 0000000000000000]
xor_ln52           (xor           ) [ 0000100000000000]
add_ln55           (add           ) [ 0000000000000000]
trunc_ln55_2       (partselect    ) [ 0000110000000000]
call_ln0           (call          ) [ 0000000000000000]
shl_ln1            (bitconcatenate) [ 0000010000000000]
call_ln55          (call          ) [ 0000000000000000]
shl_ln2            (bitconcatenate) [ 0000000100000000]
call_ln64          (call          ) [ 0000000000000000]
xor_ln69           (xor           ) [ 0000000010000000]
add_ln72           (add           ) [ 0000000000000000]
trunc_ln72_2       (partselect    ) [ 0000000011000000]
shl_ln3            (bitconcatenate) [ 0000000001000000]
call_ln72          (call          ) [ 0000000000000000]
call_ln0           (call          ) [ 0000000000000000]
zext_ln116         (zext          ) [ 0000000000000000]
shl_ln116          (shl           ) [ 0000000000001100]
shl_ln116_1        (bitconcatenate) [ 0000000000000100]
call_ln116         (call          ) [ 0000000000000000]
xor_ln122          (xor           ) [ 0000000000000010]
zext_ln125         (zext          ) [ 0000000000000000]
shl_ln125          (shl           ) [ 0000000000000011]
shl_ln125_1        (bitconcatenate) [ 0000000000000001]
spectopmodule_ln12 (spectopmodule ) [ 0000000000000000]
specinterface_ln0  (specinterface ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000000000]
specinterface_ln0  (specinterface ) [ 0000000000000000]
specinterface_ln0  (specinterface ) [ 0000000000000000]
specinterface_ln0  (specinterface ) [ 0000000000000000]
specinterface_ln0  (specinterface ) [ 0000000000000000]
specinterface_ln0  (specinterface ) [ 0000000000000000]
specinterface_ln0  (specinterface ) [ 0000000000000000]
specinterface_ln0  (specinterface ) [ 0000000000000000]
call_ln125         (call          ) [ 0000000000000000]
ret_ln129          (ret           ) [ 0000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="MatA_DRAM">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatA_DRAM"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="MatB_DRAM">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatB_DRAM"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="MatC_DRAM">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatC_DRAM"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="complex_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="complex_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="complex_matmul_Pipeline_MAT_A_ROWSc_MAT_A_COLSc"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="complex_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="complex_matmul_Pipeline_MAT_B_ROWSc_MAT_B_COLSc"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="complex_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="complex_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="complex_matmul_Pipeline_MAT_C_ROWSc_MAT_C_COLSc"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="MatA_V_alloca_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="MatA_V/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="MatA_V_1_alloca_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="MatA_V_1/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="MatA_V_2_alloca_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="MatA_V_2/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="MatA_V_3_alloca_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="MatA_V_3/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="MatA_V_4_alloca_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="MatA_V_4/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="MatA_V_5_alloca_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="MatA_V_5/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="MatA_V_6_alloca_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="MatA_V_6/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="MatA_V_7_alloca_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="MatA_V_7/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="MatA_V_8_alloca_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="MatA_V_8/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="MatA_V_9_alloca_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="MatA_V_9/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="MatA_V_10_alloca_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="MatA_V_10/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="MatA_V_11_alloca_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="MatA_V_11/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="MatA_V_12_alloca_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="MatA_V_12/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="MatA_V_13_alloca_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="MatA_V_13/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="MatA_V_14_alloca_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="MatA_V_14/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="MatA_V_15_alloca_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="MatA_V_15/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="MatA_V_16_alloca_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="MatA_V_16/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="MatA_V_17_alloca_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="MatA_V_17/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="MatA_V_18_alloca_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="MatA_V_18/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="MatA_V_19_alloca_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="MatA_V_19/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="MatB_V_alloca_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="MatB_V/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="MatB_V_1_alloca_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="MatB_V_1/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="MatB_V_2_alloca_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="MatB_V_2/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="MatB_V_3_alloca_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="MatB_V_3/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="MatB_V_4_alloca_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="MatB_V_4/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="MatB_V_5_alloca_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="MatB_V_5/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="MatB_V_6_alloca_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="MatB_V_6/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="MatB_V_7_alloca_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="MatB_V_7/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="MatB_V_8_alloca_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="MatB_V_8/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="MatB_V_9_alloca_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="MatB_V_9/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="MatB_V_10_alloca_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="MatB_V_10/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="MatB_V_11_alloca_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="MatB_V_11/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="MatB_V_12_alloca_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="MatB_V_12/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="MatB_V_13_alloca_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="MatB_V_13/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="MatB_V_14_alloca_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="MatB_V_14/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="MatB_V_15_alloca_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="MatB_V_15/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="MatB_V_16_alloca_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="MatB_V_16/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="MatB_V_17_alloca_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="MatB_V_17/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="MatB_V_18_alloca_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="MatB_V_18/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="MatB_V_19_alloca_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="MatB_V_19/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="MatC_V_alloca_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="MatC_V/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="MatC_V_1_alloca_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="MatC_V_1/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="MatC_V_2_alloca_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="MatC_V_2/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="MatC_V_3_alloca_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="MatC_V_3/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="MatC_V_4_alloca_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="MatC_V_4/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="MatC_V_5_alloca_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="MatC_V_5/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="MatC_V_6_alloca_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="MatC_V_6/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="MatC_V_7_alloca_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="MatC_V_7/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="MatC_V_8_alloca_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="MatC_V_8/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="MatC_V_9_alloca_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="MatC_V_9/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="MatC_V_10_alloca_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="MatC_V_10/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="MatC_V_11_alloca_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="MatC_V_11/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="MatC_V_12_alloca_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="MatC_V_12/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="MatC_V_13_alloca_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="MatC_V_13/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="MatC_V_14_alloca_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="MatC_V_14/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="MatC_V_15_alloca_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="MatC_V_15/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="MatC_V_16_alloca_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="MatC_V_16/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="MatC_V_17_alloca_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="MatC_V_17/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="MatC_V_18_alloca_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="MatC_V_18/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="MatC_V_19_alloca_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="MatC_V_19/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="cMatA_V_alloca_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cMatA_V/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="cMatA_V_1_alloca_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cMatA_V_1/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="cMatA_V_2_alloca_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cMatA_V_2/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="cMatA_V_3_alloca_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cMatA_V_3/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="cMatA_V_4_alloca_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cMatA_V_4/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="cMatA_V_5_alloca_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cMatA_V_5/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="cMatA_V_6_alloca_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cMatA_V_6/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="cMatA_V_7_alloca_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cMatA_V_7/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="cMatA_V_8_alloca_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cMatA_V_8/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="cMatA_V_9_alloca_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cMatA_V_9/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="cMatA_V_10_alloca_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cMatA_V_10/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="cMatA_V_11_alloca_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cMatA_V_11/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="cMatA_V_12_alloca_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="0"/>
<pin id="370" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cMatA_V_12/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="cMatA_V_13_alloca_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cMatA_V_13/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="cMatA_V_14_alloca_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="0"/>
<pin id="378" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cMatA_V_14/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="cMatA_V_15_alloca_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cMatA_V_15/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="cMatA_V_16_alloca_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="0"/>
<pin id="386" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cMatA_V_16/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="cMatA_V_17_alloca_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="0"/>
<pin id="390" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cMatA_V_17/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="cMatA_V_18_alloca_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="0"/>
<pin id="394" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cMatA_V_18/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="cMatA_V_19_alloca_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="0"/>
<pin id="398" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cMatA_V_19/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="cMatB_V_alloca_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="0"/>
<pin id="402" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cMatB_V/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="cMatB_V_1_alloca_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="0"/>
<pin id="406" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cMatB_V_1/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="cMatB_V_2_alloca_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="0"/>
<pin id="410" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cMatB_V_2/1 "/>
</bind>
</comp>

<comp id="412" class="1004" name="cMatB_V_3_alloca_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="0"/>
<pin id="414" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cMatB_V_3/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="cMatB_V_4_alloca_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cMatB_V_4/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="cMatB_V_5_alloca_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cMatB_V_5/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="cMatB_V_6_alloca_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="0"/>
<pin id="426" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cMatB_V_6/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="cMatB_V_7_alloca_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cMatB_V_7/1 "/>
</bind>
</comp>

<comp id="432" class="1004" name="cMatB_V_8_alloca_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="0"/>
<pin id="434" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cMatB_V_8/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="cMatB_V_9_alloca_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="0"/>
<pin id="438" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cMatB_V_9/1 "/>
</bind>
</comp>

<comp id="440" class="1004" name="cMatB_V_10_alloca_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="0"/>
<pin id="442" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cMatB_V_10/1 "/>
</bind>
</comp>

<comp id="444" class="1004" name="cMatB_V_11_alloca_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="0"/>
<pin id="446" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cMatB_V_11/1 "/>
</bind>
</comp>

<comp id="448" class="1004" name="cMatB_V_12_alloca_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="0"/>
<pin id="450" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cMatB_V_12/1 "/>
</bind>
</comp>

<comp id="452" class="1004" name="cMatB_V_13_alloca_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="0"/>
<pin id="454" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cMatB_V_13/1 "/>
</bind>
</comp>

<comp id="456" class="1004" name="cMatB_V_14_alloca_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="0"/>
<pin id="458" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cMatB_V_14/1 "/>
</bind>
</comp>

<comp id="460" class="1004" name="cMatB_V_15_alloca_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="0"/>
<pin id="462" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cMatB_V_15/1 "/>
</bind>
</comp>

<comp id="464" class="1004" name="cMatB_V_16_alloca_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="0"/>
<pin id="466" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cMatB_V_16/1 "/>
</bind>
</comp>

<comp id="468" class="1004" name="cMatB_V_17_alloca_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="0"/>
<pin id="470" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cMatB_V_17/1 "/>
</bind>
</comp>

<comp id="472" class="1004" name="cMatB_V_18_alloca_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="0"/>
<pin id="474" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cMatB_V_18/1 "/>
</bind>
</comp>

<comp id="476" class="1004" name="cMatB_V_19_alloca_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cMatB_V_19/1 "/>
</bind>
</comp>

<comp id="480" class="1004" name="cMatC_V_alloca_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="0"/>
<pin id="482" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cMatC_V/1 "/>
</bind>
</comp>

<comp id="484" class="1004" name="cMatC_V_1_alloca_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="0"/>
<pin id="486" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cMatC_V_1/1 "/>
</bind>
</comp>

<comp id="488" class="1004" name="cMatC_V_2_alloca_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="0"/>
<pin id="490" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cMatC_V_2/1 "/>
</bind>
</comp>

<comp id="492" class="1004" name="cMatC_V_3_alloca_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="1" slack="0"/>
<pin id="494" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cMatC_V_3/1 "/>
</bind>
</comp>

<comp id="496" class="1004" name="cMatC_V_4_alloca_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="0"/>
<pin id="498" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cMatC_V_4/1 "/>
</bind>
</comp>

<comp id="500" class="1004" name="cMatC_V_5_alloca_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="0"/>
<pin id="502" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cMatC_V_5/1 "/>
</bind>
</comp>

<comp id="504" class="1004" name="cMatC_V_6_alloca_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="0"/>
<pin id="506" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cMatC_V_6/1 "/>
</bind>
</comp>

<comp id="508" class="1004" name="cMatC_V_7_alloca_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="0"/>
<pin id="510" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cMatC_V_7/1 "/>
</bind>
</comp>

<comp id="512" class="1004" name="cMatC_V_8_alloca_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="0"/>
<pin id="514" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cMatC_V_8/1 "/>
</bind>
</comp>

<comp id="516" class="1004" name="cMatC_V_9_alloca_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="0"/>
<pin id="518" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cMatC_V_9/1 "/>
</bind>
</comp>

<comp id="520" class="1004" name="cMatC_V_10_alloca_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="0"/>
<pin id="522" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cMatC_V_10/1 "/>
</bind>
</comp>

<comp id="524" class="1004" name="cMatC_V_11_alloca_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="0"/>
<pin id="526" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cMatC_V_11/1 "/>
</bind>
</comp>

<comp id="528" class="1004" name="cMatC_V_12_alloca_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="1" slack="0"/>
<pin id="530" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cMatC_V_12/1 "/>
</bind>
</comp>

<comp id="532" class="1004" name="cMatC_V_13_alloca_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="0"/>
<pin id="534" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cMatC_V_13/1 "/>
</bind>
</comp>

<comp id="536" class="1004" name="cMatC_V_14_alloca_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="0"/>
<pin id="538" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cMatC_V_14/1 "/>
</bind>
</comp>

<comp id="540" class="1004" name="cMatC_V_15_alloca_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="0"/>
<pin id="542" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cMatC_V_15/1 "/>
</bind>
</comp>

<comp id="544" class="1004" name="cMatC_V_16_alloca_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="1" slack="0"/>
<pin id="546" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cMatC_V_16/1 "/>
</bind>
</comp>

<comp id="548" class="1004" name="cMatC_V_17_alloca_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="0"/>
<pin id="550" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cMatC_V_17/1 "/>
</bind>
</comp>

<comp id="552" class="1004" name="cMatC_V_18_alloca_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="0"/>
<pin id="554" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cMatC_V_18/1 "/>
</bind>
</comp>

<comp id="556" class="1004" name="cMatC_V_19_alloca_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="1" slack="0"/>
<pin id="558" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cMatC_V_19/1 "/>
</bind>
</comp>

<comp id="560" class="1004" name="MatC_DRAM_read_read_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="64" slack="0"/>
<pin id="562" dir="0" index="1" bw="64" slack="0"/>
<pin id="563" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="MatC_DRAM_read/1 "/>
</bind>
</comp>

<comp id="566" class="1004" name="MatB_DRAM_read_read_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="64" slack="0"/>
<pin id="568" dir="0" index="1" bw="64" slack="0"/>
<pin id="569" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="MatB_DRAM_read/1 "/>
</bind>
</comp>

<comp id="572" class="1004" name="MatA_DRAM_read_read_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="64" slack="0"/>
<pin id="574" dir="0" index="1" bw="64" slack="0"/>
<pin id="575" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="MatA_DRAM_read/1 "/>
</bind>
</comp>

<comp id="578" class="1004" name="grp_complex_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="0" slack="0"/>
<pin id="580" dir="0" index="1" bw="32" slack="0"/>
<pin id="581" dir="0" index="2" bw="62" slack="1"/>
<pin id="582" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="583" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="584" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="585" dir="0" index="6" bw="16" slack="2147483647"/>
<pin id="586" dir="0" index="7" bw="16" slack="2147483647"/>
<pin id="587" dir="0" index="8" bw="16" slack="2147483647"/>
<pin id="588" dir="0" index="9" bw="16" slack="2147483647"/>
<pin id="589" dir="0" index="10" bw="16" slack="2147483647"/>
<pin id="590" dir="0" index="11" bw="16" slack="2147483647"/>
<pin id="591" dir="0" index="12" bw="16" slack="2147483647"/>
<pin id="592" dir="0" index="13" bw="16" slack="2147483647"/>
<pin id="593" dir="0" index="14" bw="16" slack="2147483647"/>
<pin id="594" dir="0" index="15" bw="16" slack="2147483647"/>
<pin id="595" dir="0" index="16" bw="16" slack="2147483647"/>
<pin id="596" dir="0" index="17" bw="16" slack="2147483647"/>
<pin id="597" dir="0" index="18" bw="16" slack="2147483647"/>
<pin id="598" dir="0" index="19" bw="16" slack="2147483647"/>
<pin id="599" dir="0" index="20" bw="16" slack="2147483647"/>
<pin id="600" dir="0" index="21" bw="16" slack="2147483647"/>
<pin id="601" dir="0" index="22" bw="16" slack="2147483647"/>
<pin id="602" dir="0" index="23" bw="64" slack="1"/>
<pin id="603" dir="0" index="24" bw="5" slack="0"/>
<pin id="604" dir="1" index="25" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln46/2 "/>
</bind>
</comp>

<comp id="607" class="1004" name="grp_complex_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="0" slack="0"/>
<pin id="609" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="610" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="611" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="612" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="613" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="614" dir="0" index="6" bw="16" slack="2147483647"/>
<pin id="615" dir="0" index="7" bw="16" slack="2147483647"/>
<pin id="616" dir="0" index="8" bw="16" slack="2147483647"/>
<pin id="617" dir="0" index="9" bw="16" slack="2147483647"/>
<pin id="618" dir="0" index="10" bw="16" slack="2147483647"/>
<pin id="619" dir="0" index="11" bw="16" slack="2147483647"/>
<pin id="620" dir="0" index="12" bw="16" slack="2147483647"/>
<pin id="621" dir="0" index="13" bw="16" slack="2147483647"/>
<pin id="622" dir="0" index="14" bw="16" slack="2147483647"/>
<pin id="623" dir="0" index="15" bw="16" slack="2147483647"/>
<pin id="624" dir="0" index="16" bw="16" slack="2147483647"/>
<pin id="625" dir="0" index="17" bw="16" slack="2147483647"/>
<pin id="626" dir="0" index="18" bw="16" slack="2147483647"/>
<pin id="627" dir="0" index="19" bw="16" slack="2147483647"/>
<pin id="628" dir="0" index="20" bw="16" slack="2147483647"/>
<pin id="629" dir="0" index="21" bw="16" slack="2147483647"/>
<pin id="630" dir="0" index="22" bw="16" slack="2147483647"/>
<pin id="631" dir="0" index="23" bw="16" slack="2147483647"/>
<pin id="632" dir="0" index="24" bw="16" slack="2147483647"/>
<pin id="633" dir="0" index="25" bw="16" slack="2147483647"/>
<pin id="634" dir="0" index="26" bw="16" slack="2147483647"/>
<pin id="635" dir="0" index="27" bw="16" slack="2147483647"/>
<pin id="636" dir="0" index="28" bw="16" slack="2147483647"/>
<pin id="637" dir="0" index="29" bw="16" slack="2147483647"/>
<pin id="638" dir="0" index="30" bw="16" slack="2147483647"/>
<pin id="639" dir="0" index="31" bw="16" slack="2147483647"/>
<pin id="640" dir="0" index="32" bw="16" slack="2147483647"/>
<pin id="641" dir="0" index="33" bw="16" slack="2147483647"/>
<pin id="642" dir="0" index="34" bw="16" slack="2147483647"/>
<pin id="643" dir="0" index="35" bw="16" slack="2147483647"/>
<pin id="644" dir="0" index="36" bw="16" slack="2147483647"/>
<pin id="645" dir="0" index="37" bw="16" slack="2147483647"/>
<pin id="646" dir="0" index="38" bw="16" slack="2147483647"/>
<pin id="647" dir="0" index="39" bw="16" slack="2147483647"/>
<pin id="648" dir="0" index="40" bw="16" slack="2147483647"/>
<pin id="649" dir="1" index="41" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="651" class="1004" name="grp_complex_matmul_Pipeline_MAT_A_ROWSc_MAT_A_COLSc_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="0" slack="0"/>
<pin id="653" dir="0" index="1" bw="32" slack="0"/>
<pin id="654" dir="0" index="2" bw="62" slack="1"/>
<pin id="655" dir="0" index="3" bw="64" slack="3"/>
<pin id="656" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="657" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="658" dir="0" index="6" bw="16" slack="2147483647"/>
<pin id="659" dir="0" index="7" bw="16" slack="2147483647"/>
<pin id="660" dir="0" index="8" bw="16" slack="2147483647"/>
<pin id="661" dir="0" index="9" bw="16" slack="2147483647"/>
<pin id="662" dir="0" index="10" bw="16" slack="2147483647"/>
<pin id="663" dir="0" index="11" bw="16" slack="2147483647"/>
<pin id="664" dir="0" index="12" bw="16" slack="2147483647"/>
<pin id="665" dir="0" index="13" bw="16" slack="2147483647"/>
<pin id="666" dir="0" index="14" bw="16" slack="2147483647"/>
<pin id="667" dir="0" index="15" bw="16" slack="2147483647"/>
<pin id="668" dir="0" index="16" bw="16" slack="2147483647"/>
<pin id="669" dir="0" index="17" bw="16" slack="2147483647"/>
<pin id="670" dir="0" index="18" bw="16" slack="2147483647"/>
<pin id="671" dir="0" index="19" bw="16" slack="2147483647"/>
<pin id="672" dir="0" index="20" bw="16" slack="2147483647"/>
<pin id="673" dir="0" index="21" bw="16" slack="2147483647"/>
<pin id="674" dir="0" index="22" bw="16" slack="2147483647"/>
<pin id="675" dir="0" index="23" bw="16" slack="2147483647"/>
<pin id="676" dir="0" index="24" bw="5" slack="0"/>
<pin id="677" dir="1" index="25" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln55/4 "/>
</bind>
</comp>

<comp id="680" class="1004" name="grp_complex_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="0" slack="0"/>
<pin id="682" dir="0" index="1" bw="32" slack="0"/>
<pin id="683" dir="0" index="2" bw="62" slack="5"/>
<pin id="684" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="685" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="686" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="687" dir="0" index="6" bw="16" slack="2147483647"/>
<pin id="688" dir="0" index="7" bw="16" slack="2147483647"/>
<pin id="689" dir="0" index="8" bw="16" slack="2147483647"/>
<pin id="690" dir="0" index="9" bw="16" slack="2147483647"/>
<pin id="691" dir="0" index="10" bw="16" slack="2147483647"/>
<pin id="692" dir="0" index="11" bw="16" slack="2147483647"/>
<pin id="693" dir="0" index="12" bw="16" slack="2147483647"/>
<pin id="694" dir="0" index="13" bw="16" slack="2147483647"/>
<pin id="695" dir="0" index="14" bw="16" slack="2147483647"/>
<pin id="696" dir="0" index="15" bw="16" slack="2147483647"/>
<pin id="697" dir="0" index="16" bw="16" slack="2147483647"/>
<pin id="698" dir="0" index="17" bw="16" slack="2147483647"/>
<pin id="699" dir="0" index="18" bw="16" slack="2147483647"/>
<pin id="700" dir="0" index="19" bw="16" slack="2147483647"/>
<pin id="701" dir="0" index="20" bw="16" slack="2147483647"/>
<pin id="702" dir="0" index="21" bw="16" slack="2147483647"/>
<pin id="703" dir="0" index="22" bw="16" slack="2147483647"/>
<pin id="704" dir="0" index="23" bw="64" slack="5"/>
<pin id="705" dir="0" index="24" bw="5" slack="0"/>
<pin id="706" dir="1" index="25" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln64/6 "/>
</bind>
</comp>

<comp id="709" class="1004" name="grp_complex_matmul_Pipeline_MAT_B_ROWSc_MAT_B_COLSc_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="0" slack="0"/>
<pin id="711" dir="0" index="1" bw="32" slack="0"/>
<pin id="712" dir="0" index="2" bw="62" slack="1"/>
<pin id="713" dir="0" index="3" bw="64" slack="7"/>
<pin id="714" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="715" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="716" dir="0" index="6" bw="16" slack="2147483647"/>
<pin id="717" dir="0" index="7" bw="16" slack="2147483647"/>
<pin id="718" dir="0" index="8" bw="16" slack="2147483647"/>
<pin id="719" dir="0" index="9" bw="16" slack="2147483647"/>
<pin id="720" dir="0" index="10" bw="16" slack="2147483647"/>
<pin id="721" dir="0" index="11" bw="16" slack="2147483647"/>
<pin id="722" dir="0" index="12" bw="16" slack="2147483647"/>
<pin id="723" dir="0" index="13" bw="16" slack="2147483647"/>
<pin id="724" dir="0" index="14" bw="16" slack="2147483647"/>
<pin id="725" dir="0" index="15" bw="16" slack="2147483647"/>
<pin id="726" dir="0" index="16" bw="16" slack="2147483647"/>
<pin id="727" dir="0" index="17" bw="16" slack="2147483647"/>
<pin id="728" dir="0" index="18" bw="16" slack="2147483647"/>
<pin id="729" dir="0" index="19" bw="16" slack="2147483647"/>
<pin id="730" dir="0" index="20" bw="16" slack="2147483647"/>
<pin id="731" dir="0" index="21" bw="16" slack="2147483647"/>
<pin id="732" dir="0" index="22" bw="16" slack="2147483647"/>
<pin id="733" dir="0" index="23" bw="16" slack="2147483647"/>
<pin id="734" dir="0" index="24" bw="5" slack="0"/>
<pin id="735" dir="1" index="25" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln72/8 "/>
</bind>
</comp>

<comp id="738" class="1004" name="grp_complex_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="0" slack="0"/>
<pin id="740" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="741" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="742" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="743" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="744" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="745" dir="0" index="6" bw="16" slack="2147483647"/>
<pin id="746" dir="0" index="7" bw="16" slack="2147483647"/>
<pin id="747" dir="0" index="8" bw="16" slack="2147483647"/>
<pin id="748" dir="0" index="9" bw="16" slack="2147483647"/>
<pin id="749" dir="0" index="10" bw="16" slack="2147483647"/>
<pin id="750" dir="0" index="11" bw="16" slack="2147483647"/>
<pin id="751" dir="0" index="12" bw="16" slack="2147483647"/>
<pin id="752" dir="0" index="13" bw="16" slack="2147483647"/>
<pin id="753" dir="0" index="14" bw="16" slack="2147483647"/>
<pin id="754" dir="0" index="15" bw="16" slack="2147483647"/>
<pin id="755" dir="0" index="16" bw="16" slack="2147483647"/>
<pin id="756" dir="0" index="17" bw="16" slack="2147483647"/>
<pin id="757" dir="0" index="18" bw="16" slack="2147483647"/>
<pin id="758" dir="0" index="19" bw="16" slack="2147483647"/>
<pin id="759" dir="0" index="20" bw="16" slack="2147483647"/>
<pin id="760" dir="0" index="21" bw="16" slack="2147483647"/>
<pin id="761" dir="0" index="22" bw="16" slack="2147483647"/>
<pin id="762" dir="0" index="23" bw="16" slack="2147483647"/>
<pin id="763" dir="0" index="24" bw="16" slack="2147483647"/>
<pin id="764" dir="0" index="25" bw="16" slack="2147483647"/>
<pin id="765" dir="0" index="26" bw="16" slack="2147483647"/>
<pin id="766" dir="0" index="27" bw="16" slack="2147483647"/>
<pin id="767" dir="0" index="28" bw="16" slack="2147483647"/>
<pin id="768" dir="0" index="29" bw="16" slack="2147483647"/>
<pin id="769" dir="0" index="30" bw="16" slack="2147483647"/>
<pin id="770" dir="0" index="31" bw="16" slack="2147483647"/>
<pin id="771" dir="0" index="32" bw="16" slack="2147483647"/>
<pin id="772" dir="0" index="33" bw="16" slack="2147483647"/>
<pin id="773" dir="0" index="34" bw="16" slack="2147483647"/>
<pin id="774" dir="0" index="35" bw="16" slack="2147483647"/>
<pin id="775" dir="0" index="36" bw="16" slack="2147483647"/>
<pin id="776" dir="0" index="37" bw="16" slack="2147483647"/>
<pin id="777" dir="0" index="38" bw="16" slack="2147483647"/>
<pin id="778" dir="0" index="39" bw="16" slack="2147483647"/>
<pin id="779" dir="0" index="40" bw="16" slack="2147483647"/>
<pin id="780" dir="0" index="41" bw="16" slack="2147483647"/>
<pin id="781" dir="0" index="42" bw="16" slack="2147483647"/>
<pin id="782" dir="0" index="43" bw="16" slack="2147483647"/>
<pin id="783" dir="0" index="44" bw="16" slack="2147483647"/>
<pin id="784" dir="0" index="45" bw="16" slack="2147483647"/>
<pin id="785" dir="0" index="46" bw="16" slack="2147483647"/>
<pin id="786" dir="0" index="47" bw="16" slack="2147483647"/>
<pin id="787" dir="0" index="48" bw="16" slack="2147483647"/>
<pin id="788" dir="0" index="49" bw="16" slack="2147483647"/>
<pin id="789" dir="0" index="50" bw="16" slack="2147483647"/>
<pin id="790" dir="0" index="51" bw="16" slack="2147483647"/>
<pin id="791" dir="0" index="52" bw="16" slack="2147483647"/>
<pin id="792" dir="0" index="53" bw="16" slack="2147483647"/>
<pin id="793" dir="0" index="54" bw="16" slack="2147483647"/>
<pin id="794" dir="0" index="55" bw="16" slack="2147483647"/>
<pin id="795" dir="0" index="56" bw="16" slack="2147483647"/>
<pin id="796" dir="0" index="57" bw="16" slack="2147483647"/>
<pin id="797" dir="0" index="58" bw="16" slack="2147483647"/>
<pin id="798" dir="0" index="59" bw="16" slack="2147483647"/>
<pin id="799" dir="0" index="60" bw="16" slack="2147483647"/>
<pin id="800" dir="0" index="61" bw="16" slack="2147483647"/>
<pin id="801" dir="0" index="62" bw="16" slack="2147483647"/>
<pin id="802" dir="0" index="63" bw="16" slack="2147483647"/>
<pin id="803" dir="0" index="64" bw="16" slack="2147483647"/>
<pin id="804" dir="0" index="65" bw="16" slack="2147483647"/>
<pin id="805" dir="0" index="66" bw="16" slack="2147483647"/>
<pin id="806" dir="0" index="67" bw="16" slack="2147483647"/>
<pin id="807" dir="0" index="68" bw="16" slack="2147483647"/>
<pin id="808" dir="0" index="69" bw="16" slack="2147483647"/>
<pin id="809" dir="0" index="70" bw="16" slack="2147483647"/>
<pin id="810" dir="0" index="71" bw="16" slack="2147483647"/>
<pin id="811" dir="0" index="72" bw="16" slack="2147483647"/>
<pin id="812" dir="0" index="73" bw="16" slack="2147483647"/>
<pin id="813" dir="0" index="74" bw="16" slack="2147483647"/>
<pin id="814" dir="0" index="75" bw="16" slack="2147483647"/>
<pin id="815" dir="0" index="76" bw="16" slack="2147483647"/>
<pin id="816" dir="0" index="77" bw="16" slack="2147483647"/>
<pin id="817" dir="0" index="78" bw="16" slack="2147483647"/>
<pin id="818" dir="0" index="79" bw="16" slack="2147483647"/>
<pin id="819" dir="0" index="80" bw="16" slack="2147483647"/>
<pin id="820" dir="0" index="81" bw="16" slack="2147483647"/>
<pin id="821" dir="0" index="82" bw="16" slack="2147483647"/>
<pin id="822" dir="0" index="83" bw="16" slack="2147483647"/>
<pin id="823" dir="0" index="84" bw="16" slack="2147483647"/>
<pin id="824" dir="0" index="85" bw="16" slack="2147483647"/>
<pin id="825" dir="0" index="86" bw="16" slack="2147483647"/>
<pin id="826" dir="0" index="87" bw="16" slack="2147483647"/>
<pin id="827" dir="0" index="88" bw="16" slack="2147483647"/>
<pin id="828" dir="0" index="89" bw="16" slack="2147483647"/>
<pin id="829" dir="0" index="90" bw="16" slack="2147483647"/>
<pin id="830" dir="0" index="91" bw="16" slack="2147483647"/>
<pin id="831" dir="0" index="92" bw="16" slack="2147483647"/>
<pin id="832" dir="0" index="93" bw="16" slack="2147483647"/>
<pin id="833" dir="0" index="94" bw="16" slack="2147483647"/>
<pin id="834" dir="0" index="95" bw="16" slack="2147483647"/>
<pin id="835" dir="0" index="96" bw="16" slack="2147483647"/>
<pin id="836" dir="0" index="97" bw="16" slack="2147483647"/>
<pin id="837" dir="0" index="98" bw="16" slack="2147483647"/>
<pin id="838" dir="0" index="99" bw="16" slack="2147483647"/>
<pin id="839" dir="0" index="100" bw="16" slack="2147483647"/>
<pin id="840" dir="0" index="101" bw="16" slack="2147483647"/>
<pin id="841" dir="0" index="102" bw="16" slack="2147483647"/>
<pin id="842" dir="0" index="103" bw="16" slack="2147483647"/>
<pin id="843" dir="0" index="104" bw="16" slack="2147483647"/>
<pin id="844" dir="0" index="105" bw="16" slack="2147483647"/>
<pin id="845" dir="0" index="106" bw="16" slack="2147483647"/>
<pin id="846" dir="0" index="107" bw="16" slack="2147483647"/>
<pin id="847" dir="0" index="108" bw="16" slack="2147483647"/>
<pin id="848" dir="0" index="109" bw="16" slack="2147483647"/>
<pin id="849" dir="0" index="110" bw="16" slack="2147483647"/>
<pin id="850" dir="0" index="111" bw="16" slack="2147483647"/>
<pin id="851" dir="0" index="112" bw="16" slack="2147483647"/>
<pin id="852" dir="0" index="113" bw="16" slack="2147483647"/>
<pin id="853" dir="0" index="114" bw="16" slack="2147483647"/>
<pin id="854" dir="0" index="115" bw="16" slack="2147483647"/>
<pin id="855" dir="0" index="116" bw="16" slack="2147483647"/>
<pin id="856" dir="0" index="117" bw="16" slack="2147483647"/>
<pin id="857" dir="0" index="118" bw="16" slack="2147483647"/>
<pin id="858" dir="0" index="119" bw="16" slack="2147483647"/>
<pin id="859" dir="0" index="120" bw="16" slack="2147483647"/>
<pin id="860" dir="1" index="121" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/10 "/>
</bind>
</comp>

<comp id="862" class="1004" name="grp_complex_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="0" slack="0"/>
<pin id="864" dir="0" index="1" bw="32" slack="0"/>
<pin id="865" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="866" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="867" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="868" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="869" dir="0" index="6" bw="16" slack="2147483647"/>
<pin id="870" dir="0" index="7" bw="16" slack="2147483647"/>
<pin id="871" dir="0" index="8" bw="16" slack="2147483647"/>
<pin id="872" dir="0" index="9" bw="16" slack="2147483647"/>
<pin id="873" dir="0" index="10" bw="16" slack="2147483647"/>
<pin id="874" dir="0" index="11" bw="16" slack="2147483647"/>
<pin id="875" dir="0" index="12" bw="16" slack="2147483647"/>
<pin id="876" dir="0" index="13" bw="16" slack="2147483647"/>
<pin id="877" dir="0" index="14" bw="16" slack="2147483647"/>
<pin id="878" dir="0" index="15" bw="16" slack="2147483647"/>
<pin id="879" dir="0" index="16" bw="16" slack="2147483647"/>
<pin id="880" dir="0" index="17" bw="16" slack="2147483647"/>
<pin id="881" dir="0" index="18" bw="16" slack="2147483647"/>
<pin id="882" dir="0" index="19" bw="16" slack="2147483647"/>
<pin id="883" dir="0" index="20" bw="16" slack="2147483647"/>
<pin id="884" dir="0" index="21" bw="16" slack="2147483647"/>
<pin id="885" dir="0" index="22" bw="64" slack="11"/>
<pin id="886" dir="0" index="23" bw="5" slack="0"/>
<pin id="887" dir="0" index="24" bw="4" slack="1"/>
<pin id="888" dir="1" index="25" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln116/12 "/>
</bind>
</comp>

<comp id="891" class="1004" name="grp_complex_matmul_Pipeline_MAT_C_ROWSc_MAT_C_COLSc_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="0" slack="0"/>
<pin id="893" dir="0" index="1" bw="32" slack="0"/>
<pin id="894" dir="0" index="2" bw="64" slack="13"/>
<pin id="895" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="896" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="897" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="898" dir="0" index="6" bw="16" slack="2147483647"/>
<pin id="899" dir="0" index="7" bw="16" slack="2147483647"/>
<pin id="900" dir="0" index="8" bw="16" slack="2147483647"/>
<pin id="901" dir="0" index="9" bw="16" slack="2147483647"/>
<pin id="902" dir="0" index="10" bw="16" slack="2147483647"/>
<pin id="903" dir="0" index="11" bw="16" slack="2147483647"/>
<pin id="904" dir="0" index="12" bw="16" slack="2147483647"/>
<pin id="905" dir="0" index="13" bw="16" slack="2147483647"/>
<pin id="906" dir="0" index="14" bw="16" slack="2147483647"/>
<pin id="907" dir="0" index="15" bw="16" slack="2147483647"/>
<pin id="908" dir="0" index="16" bw="16" slack="2147483647"/>
<pin id="909" dir="0" index="17" bw="16" slack="2147483647"/>
<pin id="910" dir="0" index="18" bw="16" slack="2147483647"/>
<pin id="911" dir="0" index="19" bw="16" slack="2147483647"/>
<pin id="912" dir="0" index="20" bw="16" slack="2147483647"/>
<pin id="913" dir="0" index="21" bw="16" slack="2147483647"/>
<pin id="914" dir="0" index="22" bw="16" slack="2147483647"/>
<pin id="915" dir="0" index="23" bw="5" slack="0"/>
<pin id="916" dir="0" index="24" bw="4" slack="1"/>
<pin id="917" dir="1" index="25" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln125/14 "/>
</bind>
</comp>

<comp id="920" class="1004" name="trunc_ln43_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="64" slack="0"/>
<pin id="922" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln43/1 "/>
</bind>
</comp>

<comp id="924" class="1004" name="trunc_ln46_2_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="62" slack="0"/>
<pin id="926" dir="0" index="1" bw="64" slack="0"/>
<pin id="927" dir="0" index="2" bw="3" slack="0"/>
<pin id="928" dir="0" index="3" bw="7" slack="0"/>
<pin id="929" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln46_2/1 "/>
</bind>
</comp>

<comp id="934" class="1004" name="trunc_ln61_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="64" slack="0"/>
<pin id="936" dir="1" index="1" bw="2" slack="5"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln61/1 "/>
</bind>
</comp>

<comp id="938" class="1004" name="trunc_ln64_2_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="62" slack="0"/>
<pin id="940" dir="0" index="1" bw="64" slack="0"/>
<pin id="941" dir="0" index="2" bw="3" slack="0"/>
<pin id="942" dir="0" index="3" bw="7" slack="0"/>
<pin id="943" dir="1" index="4" bw="62" slack="5"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln64_2/1 "/>
</bind>
</comp>

<comp id="948" class="1004" name="trunc_ln113_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="64" slack="0"/>
<pin id="950" dir="1" index="1" bw="2" slack="10"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln113/1 "/>
</bind>
</comp>

<comp id="952" class="1004" name="shl_ln_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="5" slack="0"/>
<pin id="954" dir="0" index="1" bw="2" slack="1"/>
<pin id="955" dir="0" index="2" bw="1" slack="0"/>
<pin id="956" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="960" class="1004" name="xor_ln52_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="2" slack="2"/>
<pin id="962" dir="0" index="1" bw="2" slack="0"/>
<pin id="963" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln52/3 "/>
</bind>
</comp>

<comp id="965" class="1004" name="add_ln55_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="64" slack="2"/>
<pin id="967" dir="0" index="1" bw="3" slack="0"/>
<pin id="968" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55/3 "/>
</bind>
</comp>

<comp id="970" class="1004" name="trunc_ln55_2_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="62" slack="0"/>
<pin id="972" dir="0" index="1" bw="64" slack="0"/>
<pin id="973" dir="0" index="2" bw="3" slack="0"/>
<pin id="974" dir="0" index="3" bw="7" slack="0"/>
<pin id="975" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln55_2/3 "/>
</bind>
</comp>

<comp id="980" class="1004" name="shl_ln1_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="5" slack="0"/>
<pin id="982" dir="0" index="1" bw="2" slack="1"/>
<pin id="983" dir="0" index="2" bw="1" slack="0"/>
<pin id="984" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/4 "/>
</bind>
</comp>

<comp id="988" class="1004" name="shl_ln2_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="5" slack="0"/>
<pin id="990" dir="0" index="1" bw="2" slack="5"/>
<pin id="991" dir="0" index="2" bw="1" slack="0"/>
<pin id="992" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/6 "/>
</bind>
</comp>

<comp id="996" class="1004" name="xor_ln69_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="2" slack="6"/>
<pin id="998" dir="0" index="1" bw="2" slack="0"/>
<pin id="999" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln69/7 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="add_ln72_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="64" slack="6"/>
<pin id="1003" dir="0" index="1" bw="3" slack="0"/>
<pin id="1004" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln72/7 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="trunc_ln72_2_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="62" slack="0"/>
<pin id="1008" dir="0" index="1" bw="64" slack="0"/>
<pin id="1009" dir="0" index="2" bw="3" slack="0"/>
<pin id="1010" dir="0" index="3" bw="7" slack="0"/>
<pin id="1011" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln72_2/7 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="shl_ln3_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="5" slack="0"/>
<pin id="1018" dir="0" index="1" bw="2" slack="1"/>
<pin id="1019" dir="0" index="2" bw="1" slack="0"/>
<pin id="1020" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln3/8 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="zext_ln116_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="2" slack="10"/>
<pin id="1026" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116/11 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="shl_ln116_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="3" slack="0"/>
<pin id="1029" dir="0" index="1" bw="2" slack="0"/>
<pin id="1030" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln116/11 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="shl_ln116_1_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="5" slack="0"/>
<pin id="1035" dir="0" index="1" bw="2" slack="11"/>
<pin id="1036" dir="0" index="2" bw="1" slack="0"/>
<pin id="1037" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln116_1/12 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="xor_ln122_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="2" slack="12"/>
<pin id="1043" dir="0" index="1" bw="2" slack="0"/>
<pin id="1044" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln122/13 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="zext_ln125_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="2" slack="0"/>
<pin id="1048" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln125/13 "/>
</bind>
</comp>

<comp id="1050" class="1004" name="shl_ln125_fu_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="3" slack="0"/>
<pin id="1052" dir="0" index="1" bw="2" slack="0"/>
<pin id="1053" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln125/13 "/>
</bind>
</comp>

<comp id="1056" class="1004" name="shl_ln125_1_fu_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="5" slack="0"/>
<pin id="1058" dir="0" index="1" bw="2" slack="1"/>
<pin id="1059" dir="0" index="2" bw="1" slack="0"/>
<pin id="1060" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln125_1/14 "/>
</bind>
</comp>

<comp id="1064" class="1005" name="MatC_DRAM_read_reg_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="64" slack="11"/>
<pin id="1066" dir="1" index="1" bw="64" slack="11"/>
</pin_list>
<bind>
<opset="MatC_DRAM_read "/>
</bind>
</comp>

<comp id="1070" class="1005" name="MatB_DRAM_read_reg_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="64" slack="5"/>
<pin id="1072" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="MatB_DRAM_read "/>
</bind>
</comp>

<comp id="1077" class="1005" name="MatA_DRAM_read_reg_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="64" slack="1"/>
<pin id="1079" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="MatA_DRAM_read "/>
</bind>
</comp>

<comp id="1084" class="1005" name="trunc_ln43_reg_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="2" slack="1"/>
<pin id="1086" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln43 "/>
</bind>
</comp>

<comp id="1090" class="1005" name="trunc_ln46_2_reg_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="62" slack="1"/>
<pin id="1092" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln46_2 "/>
</bind>
</comp>

<comp id="1095" class="1005" name="trunc_ln61_reg_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="2" slack="5"/>
<pin id="1097" dir="1" index="1" bw="2" slack="5"/>
</pin_list>
<bind>
<opset="trunc_ln61 "/>
</bind>
</comp>

<comp id="1101" class="1005" name="trunc_ln64_2_reg_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="62" slack="5"/>
<pin id="1103" dir="1" index="1" bw="62" slack="5"/>
</pin_list>
<bind>
<opset="trunc_ln64_2 "/>
</bind>
</comp>

<comp id="1106" class="1005" name="trunc_ln113_reg_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="2" slack="10"/>
<pin id="1108" dir="1" index="1" bw="2" slack="10"/>
</pin_list>
<bind>
<opset="trunc_ln113 "/>
</bind>
</comp>

<comp id="1113" class="1005" name="shl_ln_reg_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="5" slack="1"/>
<pin id="1115" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="1118" class="1005" name="xor_ln52_reg_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="2" slack="1"/>
<pin id="1120" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln52 "/>
</bind>
</comp>

<comp id="1123" class="1005" name="trunc_ln55_2_reg_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="62" slack="1"/>
<pin id="1125" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln55_2 "/>
</bind>
</comp>

<comp id="1128" class="1005" name="shl_ln1_reg_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="5" slack="1"/>
<pin id="1130" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln1 "/>
</bind>
</comp>

<comp id="1133" class="1005" name="shl_ln2_reg_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="5" slack="1"/>
<pin id="1135" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln2 "/>
</bind>
</comp>

<comp id="1138" class="1005" name="xor_ln69_reg_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="2" slack="1"/>
<pin id="1140" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln69 "/>
</bind>
</comp>

<comp id="1143" class="1005" name="trunc_ln72_2_reg_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="62" slack="1"/>
<pin id="1145" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln72_2 "/>
</bind>
</comp>

<comp id="1148" class="1005" name="shl_ln3_reg_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="5" slack="1"/>
<pin id="1150" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln3 "/>
</bind>
</comp>

<comp id="1153" class="1005" name="shl_ln116_reg_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="4" slack="1"/>
<pin id="1155" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln116 "/>
</bind>
</comp>

<comp id="1158" class="1005" name="shl_ln116_1_reg_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="5" slack="1"/>
<pin id="1160" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln116_1 "/>
</bind>
</comp>

<comp id="1163" class="1005" name="xor_ln122_reg_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="2" slack="1"/>
<pin id="1165" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln122 "/>
</bind>
</comp>

<comp id="1168" class="1005" name="shl_ln125_reg_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="4" slack="1"/>
<pin id="1170" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln125 "/>
</bind>
</comp>

<comp id="1173" class="1005" name="shl_ln125_1_reg_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="5" slack="1"/>
<pin id="1175" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln125_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="10" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="10" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="10" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="10" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="10" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="10" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="10" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="10" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="10" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="10" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="10" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="10" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="10" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="10" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="10" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="10" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="10" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="10" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="10" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="10" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="10" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="10" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="10" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="10" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="10" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="10" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="10" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="10" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="10" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="10" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="10" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="10" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="10" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="10" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="10" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="10" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="10" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="10" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="10" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="10" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="10" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="10" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="10" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="10" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="10" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="10" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="10" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="10" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="10" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="10" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="10" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="10" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="10" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="10" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="10" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="10" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="10" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="10" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="10" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="10" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="10" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="10" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="10" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="10" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="10" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="10" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="10" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="10" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="355"><net_src comp="10" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="10" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="10" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="10" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="371"><net_src comp="10" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="10" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="10" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="10" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="387"><net_src comp="10" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="391"><net_src comp="10" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="10" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="399"><net_src comp="10" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="403"><net_src comp="10" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="407"><net_src comp="10" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="411"><net_src comp="10" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="10" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="419"><net_src comp="10" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="423"><net_src comp="10" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="427"><net_src comp="10" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="431"><net_src comp="10" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="435"><net_src comp="10" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="439"><net_src comp="10" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="443"><net_src comp="10" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="447"><net_src comp="10" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="451"><net_src comp="10" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="455"><net_src comp="10" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="459"><net_src comp="10" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="463"><net_src comp="10" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="467"><net_src comp="10" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="471"><net_src comp="10" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="475"><net_src comp="10" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="479"><net_src comp="10" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="483"><net_src comp="10" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="487"><net_src comp="10" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="491"><net_src comp="10" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="495"><net_src comp="10" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="499"><net_src comp="10" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="503"><net_src comp="10" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="507"><net_src comp="10" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="511"><net_src comp="10" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="515"><net_src comp="10" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="519"><net_src comp="10" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="523"><net_src comp="10" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="527"><net_src comp="10" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="531"><net_src comp="10" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="535"><net_src comp="10" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="539"><net_src comp="10" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="543"><net_src comp="10" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="547"><net_src comp="10" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="551"><net_src comp="10" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="555"><net_src comp="10" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="559"><net_src comp="10" pin="0"/><net_sink comp="556" pin=0"/></net>

<net id="564"><net_src comp="8" pin="0"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="6" pin="0"/><net_sink comp="560" pin=1"/></net>

<net id="570"><net_src comp="8" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="4" pin="0"/><net_sink comp="566" pin=1"/></net>

<net id="576"><net_src comp="8" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="2" pin="0"/><net_sink comp="572" pin=1"/></net>

<net id="605"><net_src comp="22" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="606"><net_src comp="0" pin="0"/><net_sink comp="578" pin=1"/></net>

<net id="650"><net_src comp="24" pin="0"/><net_sink comp="607" pin=0"/></net>

<net id="678"><net_src comp="30" pin="0"/><net_sink comp="651" pin=0"/></net>

<net id="679"><net_src comp="0" pin="0"/><net_sink comp="651" pin=1"/></net>

<net id="707"><net_src comp="32" pin="0"/><net_sink comp="680" pin=0"/></net>

<net id="708"><net_src comp="0" pin="0"/><net_sink comp="680" pin=1"/></net>

<net id="736"><net_src comp="34" pin="0"/><net_sink comp="709" pin=0"/></net>

<net id="737"><net_src comp="0" pin="0"/><net_sink comp="709" pin=1"/></net>

<net id="861"><net_src comp="36" pin="0"/><net_sink comp="738" pin=0"/></net>

<net id="889"><net_src comp="40" pin="0"/><net_sink comp="862" pin=0"/></net>

<net id="890"><net_src comp="0" pin="0"/><net_sink comp="862" pin=1"/></net>

<net id="918"><net_src comp="42" pin="0"/><net_sink comp="891" pin=0"/></net>

<net id="919"><net_src comp="0" pin="0"/><net_sink comp="891" pin=1"/></net>

<net id="923"><net_src comp="572" pin="2"/><net_sink comp="920" pin=0"/></net>

<net id="930"><net_src comp="12" pin="0"/><net_sink comp="924" pin=0"/></net>

<net id="931"><net_src comp="572" pin="2"/><net_sink comp="924" pin=1"/></net>

<net id="932"><net_src comp="14" pin="0"/><net_sink comp="924" pin=2"/></net>

<net id="933"><net_src comp="16" pin="0"/><net_sink comp="924" pin=3"/></net>

<net id="937"><net_src comp="566" pin="2"/><net_sink comp="934" pin=0"/></net>

<net id="944"><net_src comp="12" pin="0"/><net_sink comp="938" pin=0"/></net>

<net id="945"><net_src comp="566" pin="2"/><net_sink comp="938" pin=1"/></net>

<net id="946"><net_src comp="14" pin="0"/><net_sink comp="938" pin=2"/></net>

<net id="947"><net_src comp="16" pin="0"/><net_sink comp="938" pin=3"/></net>

<net id="951"><net_src comp="560" pin="2"/><net_sink comp="948" pin=0"/></net>

<net id="957"><net_src comp="18" pin="0"/><net_sink comp="952" pin=0"/></net>

<net id="958"><net_src comp="20" pin="0"/><net_sink comp="952" pin=2"/></net>

<net id="959"><net_src comp="952" pin="3"/><net_sink comp="578" pin=24"/></net>

<net id="964"><net_src comp="26" pin="0"/><net_sink comp="960" pin=1"/></net>

<net id="969"><net_src comp="28" pin="0"/><net_sink comp="965" pin=1"/></net>

<net id="976"><net_src comp="12" pin="0"/><net_sink comp="970" pin=0"/></net>

<net id="977"><net_src comp="965" pin="2"/><net_sink comp="970" pin=1"/></net>

<net id="978"><net_src comp="14" pin="0"/><net_sink comp="970" pin=2"/></net>

<net id="979"><net_src comp="16" pin="0"/><net_sink comp="970" pin=3"/></net>

<net id="985"><net_src comp="18" pin="0"/><net_sink comp="980" pin=0"/></net>

<net id="986"><net_src comp="20" pin="0"/><net_sink comp="980" pin=2"/></net>

<net id="987"><net_src comp="980" pin="3"/><net_sink comp="651" pin=24"/></net>

<net id="993"><net_src comp="18" pin="0"/><net_sink comp="988" pin=0"/></net>

<net id="994"><net_src comp="20" pin="0"/><net_sink comp="988" pin=2"/></net>

<net id="995"><net_src comp="988" pin="3"/><net_sink comp="680" pin=24"/></net>

<net id="1000"><net_src comp="26" pin="0"/><net_sink comp="996" pin=1"/></net>

<net id="1005"><net_src comp="28" pin="0"/><net_sink comp="1001" pin=1"/></net>

<net id="1012"><net_src comp="12" pin="0"/><net_sink comp="1006" pin=0"/></net>

<net id="1013"><net_src comp="1001" pin="2"/><net_sink comp="1006" pin=1"/></net>

<net id="1014"><net_src comp="14" pin="0"/><net_sink comp="1006" pin=2"/></net>

<net id="1015"><net_src comp="16" pin="0"/><net_sink comp="1006" pin=3"/></net>

<net id="1021"><net_src comp="18" pin="0"/><net_sink comp="1016" pin=0"/></net>

<net id="1022"><net_src comp="20" pin="0"/><net_sink comp="1016" pin=2"/></net>

<net id="1023"><net_src comp="1016" pin="3"/><net_sink comp="709" pin=24"/></net>

<net id="1031"><net_src comp="38" pin="0"/><net_sink comp="1027" pin=0"/></net>

<net id="1032"><net_src comp="1024" pin="1"/><net_sink comp="1027" pin=1"/></net>

<net id="1038"><net_src comp="18" pin="0"/><net_sink comp="1033" pin=0"/></net>

<net id="1039"><net_src comp="20" pin="0"/><net_sink comp="1033" pin=2"/></net>

<net id="1040"><net_src comp="1033" pin="3"/><net_sink comp="862" pin=23"/></net>

<net id="1045"><net_src comp="26" pin="0"/><net_sink comp="1041" pin=1"/></net>

<net id="1049"><net_src comp="1041" pin="2"/><net_sink comp="1046" pin=0"/></net>

<net id="1054"><net_src comp="38" pin="0"/><net_sink comp="1050" pin=0"/></net>

<net id="1055"><net_src comp="1046" pin="1"/><net_sink comp="1050" pin=1"/></net>

<net id="1061"><net_src comp="18" pin="0"/><net_sink comp="1056" pin=0"/></net>

<net id="1062"><net_src comp="20" pin="0"/><net_sink comp="1056" pin=2"/></net>

<net id="1063"><net_src comp="1056" pin="3"/><net_sink comp="891" pin=23"/></net>

<net id="1067"><net_src comp="560" pin="2"/><net_sink comp="1064" pin=0"/></net>

<net id="1068"><net_src comp="1064" pin="1"/><net_sink comp="862" pin=22"/></net>

<net id="1069"><net_src comp="1064" pin="1"/><net_sink comp="891" pin=2"/></net>

<net id="1073"><net_src comp="566" pin="2"/><net_sink comp="1070" pin=0"/></net>

<net id="1074"><net_src comp="1070" pin="1"/><net_sink comp="680" pin=23"/></net>

<net id="1075"><net_src comp="1070" pin="1"/><net_sink comp="1001" pin=0"/></net>

<net id="1076"><net_src comp="1070" pin="1"/><net_sink comp="709" pin=3"/></net>

<net id="1080"><net_src comp="572" pin="2"/><net_sink comp="1077" pin=0"/></net>

<net id="1081"><net_src comp="1077" pin="1"/><net_sink comp="578" pin=23"/></net>

<net id="1082"><net_src comp="1077" pin="1"/><net_sink comp="965" pin=0"/></net>

<net id="1083"><net_src comp="1077" pin="1"/><net_sink comp="651" pin=3"/></net>

<net id="1087"><net_src comp="920" pin="1"/><net_sink comp="1084" pin=0"/></net>

<net id="1088"><net_src comp="1084" pin="1"/><net_sink comp="952" pin=1"/></net>

<net id="1089"><net_src comp="1084" pin="1"/><net_sink comp="960" pin=0"/></net>

<net id="1093"><net_src comp="924" pin="4"/><net_sink comp="1090" pin=0"/></net>

<net id="1094"><net_src comp="1090" pin="1"/><net_sink comp="578" pin=2"/></net>

<net id="1098"><net_src comp="934" pin="1"/><net_sink comp="1095" pin=0"/></net>

<net id="1099"><net_src comp="1095" pin="1"/><net_sink comp="988" pin=1"/></net>

<net id="1100"><net_src comp="1095" pin="1"/><net_sink comp="996" pin=0"/></net>

<net id="1104"><net_src comp="938" pin="4"/><net_sink comp="1101" pin=0"/></net>

<net id="1105"><net_src comp="1101" pin="1"/><net_sink comp="680" pin=2"/></net>

<net id="1109"><net_src comp="948" pin="1"/><net_sink comp="1106" pin=0"/></net>

<net id="1110"><net_src comp="1106" pin="1"/><net_sink comp="1024" pin=0"/></net>

<net id="1111"><net_src comp="1106" pin="1"/><net_sink comp="1033" pin=1"/></net>

<net id="1112"><net_src comp="1106" pin="1"/><net_sink comp="1041" pin=0"/></net>

<net id="1116"><net_src comp="952" pin="3"/><net_sink comp="1113" pin=0"/></net>

<net id="1117"><net_src comp="1113" pin="1"/><net_sink comp="578" pin=24"/></net>

<net id="1121"><net_src comp="960" pin="2"/><net_sink comp="1118" pin=0"/></net>

<net id="1122"><net_src comp="1118" pin="1"/><net_sink comp="980" pin=1"/></net>

<net id="1126"><net_src comp="970" pin="4"/><net_sink comp="1123" pin=0"/></net>

<net id="1127"><net_src comp="1123" pin="1"/><net_sink comp="651" pin=2"/></net>

<net id="1131"><net_src comp="980" pin="3"/><net_sink comp="1128" pin=0"/></net>

<net id="1132"><net_src comp="1128" pin="1"/><net_sink comp="651" pin=24"/></net>

<net id="1136"><net_src comp="988" pin="3"/><net_sink comp="1133" pin=0"/></net>

<net id="1137"><net_src comp="1133" pin="1"/><net_sink comp="680" pin=24"/></net>

<net id="1141"><net_src comp="996" pin="2"/><net_sink comp="1138" pin=0"/></net>

<net id="1142"><net_src comp="1138" pin="1"/><net_sink comp="1016" pin=1"/></net>

<net id="1146"><net_src comp="1006" pin="4"/><net_sink comp="1143" pin=0"/></net>

<net id="1147"><net_src comp="1143" pin="1"/><net_sink comp="709" pin=2"/></net>

<net id="1151"><net_src comp="1016" pin="3"/><net_sink comp="1148" pin=0"/></net>

<net id="1152"><net_src comp="1148" pin="1"/><net_sink comp="709" pin=24"/></net>

<net id="1156"><net_src comp="1027" pin="2"/><net_sink comp="1153" pin=0"/></net>

<net id="1157"><net_src comp="1153" pin="1"/><net_sink comp="862" pin=24"/></net>

<net id="1161"><net_src comp="1033" pin="3"/><net_sink comp="1158" pin=0"/></net>

<net id="1162"><net_src comp="1158" pin="1"/><net_sink comp="862" pin=23"/></net>

<net id="1166"><net_src comp="1041" pin="2"/><net_sink comp="1163" pin=0"/></net>

<net id="1167"><net_src comp="1163" pin="1"/><net_sink comp="1056" pin=1"/></net>

<net id="1171"><net_src comp="1050" pin="2"/><net_sink comp="1168" pin=0"/></net>

<net id="1172"><net_src comp="1168" pin="1"/><net_sink comp="891" pin=24"/></net>

<net id="1176"><net_src comp="1056" pin="3"/><net_sink comp="1173" pin=0"/></net>

<net id="1177"><net_src comp="1173" pin="1"/><net_sink comp="891" pin=23"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mem | {12 13 14 15 }
 - Input state : 
	Port: complex_matmul : mem | {2 3 4 5 6 7 8 9 }
	Port: complex_matmul : MatA_DRAM | {1 }
	Port: complex_matmul : MatB_DRAM | {1 }
	Port: complex_matmul : MatC_DRAM | {1 }
  - Chain level:
	State 1
	State 2
		call_ln46 : 1
	State 3
		trunc_ln55_2 : 1
	State 4
		call_ln55 : 1
	State 5
	State 6
		call_ln64 : 1
	State 7
		trunc_ln72_2 : 1
	State 8
		call_ln72 : 1
	State 9
	State 10
	State 11
		shl_ln116 : 1
	State 12
		call_ln116 : 1
	State 13
		shl_ln125 : 1
	State 14
		call_ln125 : 1
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                                 Functional Unit                                 |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |             grp_complex_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_578            |    1    |  6.352  |   356   |   373   |
|          |        grp_complex_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_607       |    1    |  4.764  |   246   |   267   |
|          |            grp_complex_matmul_Pipeline_MAT_A_ROWSc_MAT_A_COLSc_fu_651           |    1    |  6.352  |   356   |   373   |
|   call   |             grp_complex_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_680            |    1    |  4.764  |   392   |   405   |
|          |            grp_complex_matmul_Pipeline_MAT_B_ROWSc_MAT_B_COLSc_fu_709           |    1    |  4.764  |   392   |   405   |
|          | grp_complex_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_738 |    84   | 526.426 |   6697  |   4849  |
|          |             grp_complex_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_862            |    2    |   39.7  |   642   |   719   |
|          |            grp_complex_matmul_Pipeline_MAT_C_ROWSc_MAT_C_COLSc_fu_891           |    2    |   39.7  |   642   |   719   |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|
|    add   |                                 add_ln55_fu_965                                 |    0    |    0    |    0    |    71   |
|          |                                 add_ln72_fu_1001                                |    0    |    0    |    0    |    71   |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|
|    shl   |                                shl_ln116_fu_1027                                |    0    |    0    |    0    |    7    |
|          |                                shl_ln125_fu_1050                                |    0    |    0    |    0    |    7    |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                 xor_ln52_fu_960                                 |    0    |    0    |    0    |    2    |
|    xor   |                                 xor_ln69_fu_996                                 |    0    |    0    |    0    |    2    |
|          |                                xor_ln122_fu_1041                                |    0    |    0    |    0    |    2    |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                            MatC_DRAM_read_read_fu_560                           |    0    |    0    |    0    |    0    |
|   read   |                            MatB_DRAM_read_read_fu_566                           |    0    |    0    |    0    |    0    |
|          |                            MatA_DRAM_read_read_fu_572                           |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                trunc_ln43_fu_920                                |    0    |    0    |    0    |    0    |
|   trunc  |                                trunc_ln61_fu_934                                |    0    |    0    |    0    |    0    |
|          |                                trunc_ln113_fu_948                               |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                               trunc_ln46_2_fu_924                               |    0    |    0    |    0    |    0    |
|partselect|                               trunc_ln64_2_fu_938                               |    0    |    0    |    0    |    0    |
|          |                               trunc_ln55_2_fu_970                               |    0    |    0    |    0    |    0    |
|          |                               trunc_ln72_2_fu_1006                              |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                  shl_ln_fu_952                                  |    0    |    0    |    0    |    0    |
|          |                                  shl_ln1_fu_980                                 |    0    |    0    |    0    |    0    |
|bitconcatenate|                                  shl_ln2_fu_988                                 |    0    |    0    |    0    |    0    |
|          |                                 shl_ln3_fu_1016                                 |    0    |    0    |    0    |    0    |
|          |                               shl_ln116_1_fu_1033                               |    0    |    0    |    0    |    0    |
|          |                               shl_ln125_1_fu_1056                               |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|
|   zext   |                                zext_ln116_fu_1024                               |    0    |    0    |    0    |    0    |
|          |                                zext_ln125_fu_1046                               |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                                 |    93   | 632.822 |   9723  |   8272  |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+----------+--------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |  URAM  |
+----------+--------+--------+--------+--------+
|  MatA_V  |    1   |    0   |    0   |    0   |
| MatA_V_1 |    1   |    0   |    0   |    0   |
| MatA_V_10|    1   |    0   |    0   |    0   |
| MatA_V_11|    1   |    0   |    0   |    0   |
| MatA_V_12|    1   |    0   |    0   |    0   |
| MatA_V_13|    1   |    0   |    0   |    0   |
| MatA_V_14|    1   |    0   |    0   |    0   |
| MatA_V_15|    1   |    0   |    0   |    0   |
| MatA_V_16|    1   |    0   |    0   |    0   |
| MatA_V_17|    1   |    0   |    0   |    0   |
| MatA_V_18|    1   |    0   |    0   |    0   |
| MatA_V_19|    1   |    0   |    0   |    0   |
| MatA_V_2 |    1   |    0   |    0   |    0   |
| MatA_V_3 |    1   |    0   |    0   |    0   |
| MatA_V_4 |    1   |    0   |    0   |    0   |
| MatA_V_5 |    1   |    0   |    0   |    0   |
| MatA_V_6 |    1   |    0   |    0   |    0   |
| MatA_V_7 |    1   |    0   |    0   |    0   |
| MatA_V_8 |    1   |    0   |    0   |    0   |
| MatA_V_9 |    1   |    0   |    0   |    0   |
|  MatB_V  |    4   |    0   |    0   |    0   |
| MatB_V_1 |    4   |    0   |    0   |    0   |
| MatB_V_10|    4   |    0   |    0   |    0   |
| MatB_V_11|    4   |    0   |    0   |    0   |
| MatB_V_12|    4   |    0   |    0   |    0   |
| MatB_V_13|    4   |    0   |    0   |    0   |
| MatB_V_14|    4   |    0   |    0   |    0   |
| MatB_V_15|    4   |    0   |    0   |    0   |
| MatB_V_16|    4   |    0   |    0   |    0   |
| MatB_V_17|    4   |    0   |    0   |    0   |
| MatB_V_18|    4   |    0   |    0   |    0   |
| MatB_V_19|    4   |    0   |    0   |    0   |
| MatB_V_2 |    4   |    0   |    0   |    0   |
| MatB_V_3 |    4   |    0   |    0   |    0   |
| MatB_V_4 |    4   |    0   |    0   |    0   |
| MatB_V_5 |    4   |    0   |    0   |    0   |
| MatB_V_6 |    4   |    0   |    0   |    0   |
| MatB_V_7 |    4   |    0   |    0   |    0   |
| MatB_V_8 |    4   |    0   |    0   |    0   |
| MatB_V_9 |    4   |    0   |    0   |    0   |
|  MatC_V  |    1   |    0   |    0   |    0   |
| MatC_V_1 |    1   |    0   |    0   |    0   |
| MatC_V_10|    1   |    0   |    0   |    0   |
| MatC_V_11|    1   |    0   |    0   |    0   |
| MatC_V_12|    1   |    0   |    0   |    0   |
| MatC_V_13|    1   |    0   |    0   |    0   |
| MatC_V_14|    1   |    0   |    0   |    0   |
| MatC_V_15|    1   |    0   |    0   |    0   |
| MatC_V_16|    1   |    0   |    0   |    0   |
| MatC_V_17|    1   |    0   |    0   |    0   |
| MatC_V_18|    1   |    0   |    0   |    0   |
| MatC_V_19|    1   |    0   |    0   |    0   |
| MatC_V_2 |    1   |    0   |    0   |    0   |
| MatC_V_3 |    1   |    0   |    0   |    0   |
| MatC_V_4 |    1   |    0   |    0   |    0   |
| MatC_V_5 |    1   |    0   |    0   |    0   |
| MatC_V_6 |    1   |    0   |    0   |    0   |
| MatC_V_7 |    1   |    0   |    0   |    0   |
| MatC_V_8 |    1   |    0   |    0   |    0   |
| MatC_V_9 |    1   |    0   |    0   |    0   |
|  cMatA_V |    1   |    0   |    0   |    0   |
| cMatA_V_1|    1   |    0   |    0   |    0   |
|cMatA_V_10|    1   |    0   |    0   |    0   |
|cMatA_V_11|    1   |    0   |    0   |    0   |
|cMatA_V_12|    1   |    0   |    0   |    0   |
|cMatA_V_13|    1   |    0   |    0   |    0   |
|cMatA_V_14|    1   |    0   |    0   |    0   |
|cMatA_V_15|    1   |    0   |    0   |    0   |
|cMatA_V_16|    1   |    0   |    0   |    0   |
|cMatA_V_17|    1   |    0   |    0   |    0   |
|cMatA_V_18|    1   |    0   |    0   |    0   |
|cMatA_V_19|    1   |    0   |    0   |    0   |
| cMatA_V_2|    1   |    0   |    0   |    0   |
| cMatA_V_3|    1   |    0   |    0   |    0   |
| cMatA_V_4|    1   |    0   |    0   |    0   |
| cMatA_V_5|    1   |    0   |    0   |    0   |
| cMatA_V_6|    1   |    0   |    0   |    0   |
| cMatA_V_7|    1   |    0   |    0   |    0   |
| cMatA_V_8|    1   |    0   |    0   |    0   |
| cMatA_V_9|    1   |    0   |    0   |    0   |
|  cMatB_V |    4   |    0   |    0   |    0   |
| cMatB_V_1|    4   |    0   |    0   |    0   |
|cMatB_V_10|    4   |    0   |    0   |    0   |
|cMatB_V_11|    4   |    0   |    0   |    0   |
|cMatB_V_12|    4   |    0   |    0   |    0   |
|cMatB_V_13|    4   |    0   |    0   |    0   |
|cMatB_V_14|    4   |    0   |    0   |    0   |
|cMatB_V_15|    4   |    0   |    0   |    0   |
|cMatB_V_16|    4   |    0   |    0   |    0   |
|cMatB_V_17|    4   |    0   |    0   |    0   |
|cMatB_V_18|    4   |    0   |    0   |    0   |
|cMatB_V_19|    4   |    0   |    0   |    0   |
| cMatB_V_2|    4   |    0   |    0   |    0   |
| cMatB_V_3|    4   |    0   |    0   |    0   |
| cMatB_V_4|    4   |    0   |    0   |    0   |
| cMatB_V_5|    4   |    0   |    0   |    0   |
| cMatB_V_6|    4   |    0   |    0   |    0   |
| cMatB_V_7|    4   |    0   |    0   |    0   |
| cMatB_V_8|    4   |    0   |    0   |    0   |
| cMatB_V_9|    4   |    0   |    0   |    0   |
|  cMatC_V |    1   |    0   |    0   |    0   |
| cMatC_V_1|    1   |    0   |    0   |    0   |
|cMatC_V_10|    1   |    0   |    0   |    0   |
|cMatC_V_11|    1   |    0   |    0   |    0   |
|cMatC_V_12|    1   |    0   |    0   |    0   |
|cMatC_V_13|    1   |    0   |    0   |    0   |
|cMatC_V_14|    1   |    0   |    0   |    0   |
|cMatC_V_15|    1   |    0   |    0   |    0   |
|cMatC_V_16|    1   |    0   |    0   |    0   |
|cMatC_V_17|    1   |    0   |    0   |    0   |
|cMatC_V_18|    1   |    0   |    0   |    0   |
|cMatC_V_19|    1   |    0   |    0   |    0   |
| cMatC_V_2|    1   |    0   |    0   |    0   |
| cMatC_V_3|    1   |    0   |    0   |    0   |
| cMatC_V_4|    1   |    0   |    0   |    0   |
| cMatC_V_5|    1   |    0   |    0   |    0   |
| cMatC_V_6|    1   |    0   |    0   |    0   |
| cMatC_V_7|    1   |    0   |    0   |    0   |
| cMatC_V_8|    1   |    0   |    0   |    0   |
| cMatC_V_9|    1   |    0   |    0   |    0   |
+----------+--------+--------+--------+--------+
|   Total  |   240  |    0   |    0   |    0   |
+----------+--------+--------+--------+--------+

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|MatA_DRAM_read_reg_1077|   64   |
|MatB_DRAM_read_reg_1070|   64   |
|MatC_DRAM_read_reg_1064|   64   |
|  shl_ln116_1_reg_1158 |    5   |
|   shl_ln116_reg_1153  |    4   |
|  shl_ln125_1_reg_1173 |    5   |
|   shl_ln125_reg_1168  |    4   |
|    shl_ln1_reg_1128   |    5   |
|    shl_ln2_reg_1133   |    5   |
|    shl_ln3_reg_1148   |    5   |
|    shl_ln_reg_1113    |    5   |
|  trunc_ln113_reg_1106 |    2   |
|  trunc_ln43_reg_1084  |    2   |
| trunc_ln46_2_reg_1090 |   62   |
| trunc_ln55_2_reg_1123 |   62   |
|  trunc_ln61_reg_1095  |    2   |
| trunc_ln64_2_reg_1101 |   62   |
| trunc_ln72_2_reg_1143 |   62   |
|   xor_ln122_reg_1163  |    2   |
|   xor_ln52_reg_1118   |    2   |
|   xor_ln69_reg_1138   |    2   |
+-----------------------+--------+
|         Total         |   490  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------------------------|------|------|------|--------||---------||---------|
|                            Comp                            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------------------------------------|------|------|------|--------||---------||---------|
|  grp_complex_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_578  |  p24 |   2  |   5  |   10   ||    9    |
| grp_complex_matmul_Pipeline_MAT_A_ROWSc_MAT_A_COLSc_fu_651 |  p24 |   2  |   5  |   10   ||    9    |
|  grp_complex_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_680  |  p24 |   2  |   5  |   10   ||    9    |
| grp_complex_matmul_Pipeline_MAT_B_ROWSc_MAT_B_COLSc_fu_709 |  p24 |   2  |   5  |   10   ||    9    |
|  grp_complex_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_862  |  p23 |   2  |   5  |   10   ||    9    |
| grp_complex_matmul_Pipeline_MAT_C_ROWSc_MAT_C_COLSc_fu_891 |  p23 |   2  |   5  |   10   ||    9    |
|------------------------------------------------------------|------|------|------|--------||---------||---------|
|                            Total                           |      |      |      |   60   ||  9.528  ||    54   |
|------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   93   |   632  |  9723  |  8272  |    -   |
|   Memory  |   240  |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    9   |    -   |   54   |    -   |
|  Register |    -   |    -   |    -   |   490  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   240  |   93   |   642  |  10213 |  8326  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
