INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Sat Aug  3 05:31:51 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : sumi3_mem
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.450ns  (required time - arrival time)
  Source:                 tehb0/data_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mc_load0/Buffer_1/data_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        4.243ns  (logic 0.564ns (13.292%)  route 3.679ns (86.708%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 6.510 - 6.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=577, unset)          0.537     0.537    tehb0/clk
                         FDCE                                         r  tehb0/data_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.175     0.712 r  tehb0/data_reg_reg[5]/Q
                         net (fo=2, unplaced)         0.427     1.139    tehb0/data_reg_reg_n_0_[5]
                         LUT3 (Prop_lut3_I0_O)        0.131     1.270 r  tehb0/a_address1[7]_INST_0_i_5/O
                         net (fo=3, unplaced)         0.760     2.030    tehb0/a_address1[7]_INST_0_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     2.073 r  tehb0/a_address1[7]_INST_0_i_2/O
                         net (fo=5, unplaced)         0.298     2.371    tehb0/data_reg_reg[6]_1
                         LUT6 (Prop_lut6_I2_O)        0.043     2.414 r  tehb0/a_address1[8]_INST_0_i_2/O
                         net (fo=5, unplaced)         0.770     3.184    tehb0/data_reg_reg[7]_0
                         LUT6 (Prop_lut6_I0_O)        0.043     3.227 f  tehb0/full_reg_i_2__1/O
                         net (fo=8, unplaced)         0.308     3.535    control_merge2/oehb1/cmpi1_dataOutArray_0
                         LUT6 (Prop_lut6_I4_O)        0.043     3.578 r  control_merge2/oehb1/a_address1[10]_INST_0_i_5/O
                         net (fo=21, unplaced)        0.468     4.046    control_merge2/oehb1/data_reg_reg[0]_1
                         LUT5 (Prop_lut5_I0_O)        0.043     4.089 f  control_merge2/oehb1/a_address1[10]_INST_0_i_2/O
                         net (fo=20, unplaced)        0.330     4.419    mc_load0/Buffer_1/sel_prev_reg[0]_0
                         LUT4 (Prop_lut4_I2_O)        0.043     4.462 r  mc_load0/Buffer_1/data_reg[31]_i_1/O
                         net (fo=11, unplaced)        0.318     4.780    mc_load0/Buffer_1/reg_en
                         FDCE                                         r  mc_load0/Buffer_1/data_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
                                                      0.000     6.000 r  clk (IN)
                         net (fo=577, unset)          0.510     6.510    mc_load0/Buffer_1/clk
                         FDCE                                         r  mc_load0/Buffer_1/data_reg_reg[0]/C
                         clock pessimism              0.000     6.510    
                         clock uncertainty           -0.035     6.475    
                         FDCE (Setup_fdce_C_CE)      -0.245     6.230    mc_load0/Buffer_1/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.230    
                         arrival time                          -4.780    
  -------------------------------------------------------------------
                         slack                                  1.450    




report_timing: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2483.801 ; gain = 259.082 ; free physical = 188152 ; free virtual = 249672
