vendor_name = ModelSim
source_file = 1, /home/daniel/RES_SS_2020/project/RAM.cmp
source_file = 1, /home/daniel/RES_SS_2020/project/ROM.cmp
source_file = 1, /home/daniel/RES_SS_2020/project/CLK.cmp
source_file = 1, /home/daniel/RES_SS_2020/project/FIFO_tb.vhd
source_file = 1, /home/daniel/RES_SS_2020/project/FIFO.vhd
source_file = 1, /home/daniel/RES_SS_2020/project/REG_tb.vhd
source_file = 1, /home/daniel/RES_SS_2020/project/CTRL.vhd
source_file = 1, /home/daniel/RES_SS_2020/project/ASU.vhd
source_file = 1, /home/daniel/RES_SS_2020/project/ALU_tb.vhd
source_file = 1, /home/daniel/RES_SS_2020/project/ALU.vhd
source_file = 1, /home/daniel/RES_SS_2020/project/REG.vhd
source_file = 1, /home/daniel/RES_SS_2020/project/RAM.qip
source_file = 1, /home/daniel/RES_SS_2020/project/RAM.vhd
source_file = 1, /home/daniel/RES_SS_2020/project/PROG.mif
source_file = 1, /home/daniel/RES_SS_2020/project/ROM.qip
source_file = 1, /home/daniel/RES_SS_2020/project/ROM.vhd
source_file = 1, /home/daniel/RES_SS_2020/project/CLK.qip
source_file = 1, /home/daniel/RES_SS_2020/project/CLK.vhd
source_file = 1, /opt/intel_fpga_lite/19.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /opt/intel_fpga_lite/19.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /opt/intel_fpga_lite/19.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /opt/intel_fpga_lite/19.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/daniel/RES_SS_2020/project/db/CPU.cbx.xml
design_name = hard_block
design_name = CTRL
instance = comp, \ouput[0]~output\, ouput[0]~output, CTRL, 1
instance = comp, \ouput[1]~output\, ouput[1]~output, CTRL, 1
instance = comp, \ouput[2]~output\, ouput[2]~output, CTRL, 1
instance = comp, \ouput[3]~output\, ouput[3]~output, CTRL, 1
instance = comp, \ouput[4]~output\, ouput[4]~output, CTRL, 1
instance = comp, \ouput[5]~output\, ouput[5]~output, CTRL, 1
instance = comp, \ouput[6]~output\, ouput[6]~output, CTRL, 1
instance = comp, \ouput[7]~output\, ouput[7]~output, CTRL, 1
instance = comp, \clk~input\, clk~input, CTRL, 1
instance = comp, \input[0]~input\, input[0]~input, CTRL, 1
instance = comp, \input[1]~input\, input[1]~input, CTRL, 1
instance = comp, \input[2]~input\, input[2]~input, CTRL, 1
instance = comp, \input[3]~input\, input[3]~input, CTRL, 1
instance = comp, \input[4]~input\, input[4]~input, CTRL, 1
instance = comp, \input[5]~input\, input[5]~input, CTRL, 1
instance = comp, \input[6]~input\, input[6]~input, CTRL, 1
instance = comp, \input[7]~input\, input[7]~input, CTRL, 1
