#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Oct 14 20:44:39 2022
# Process ID: 14896
# Current directory: D:/git/VivadoDesignSuite/FPGA_Lab_2/FPGA_Lab_2.runs/synth_1
# Command line: vivado.exe -log Rising_Edge_LED.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Rising_Edge_LED.tcl
# Log file: D:/git/VivadoDesignSuite/FPGA_Lab_2/FPGA_Lab_2.runs/synth_1/Rising_Edge_LED.vds
# Journal file: D:/git/VivadoDesignSuite/FPGA_Lab_2/FPGA_Lab_2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Rising_Edge_LED.tcl -notrace
