<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>adc_to_udp_stream</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">64</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S01_AXIS_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S01_AXIS_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_CLK.ASSOCIATED_RESET">m00_axis_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_CLK.ASSOCIATED_BUSIF">M00_AXIS</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S01_AXIS_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S01_AXIS_CLK.ASSOCIATED_RESET">s01_axis_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S01_AXIS_CLK.ASSOCIATED_BUSIF">S01_AXIS</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S01_AXIS</spirit:name>
      <spirit:displayName>ADC Input Stream</spirit:displayName>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS</spirit:name>
      <spirit:displayName>UDP Packet Stream</spirit:displayName>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tuser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tkeep</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>reg0</spirit:name>
        <spirit:baseAddress spirit:format="bitString" spirit:resolve="user" spirit:bitStringLength="32">0</spirit:baseAddress>
        <spirit:range spirit:format="long" spirit:resolve="dependent" spirit:dependency="pow(2,(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1) + 1)" spirit:minimum="4096" spirit:rangeType="long">4096</spirit:range>
        <spirit:width spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1) + 1">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:access>read-write</spirit:access>
        <spirit:register>
          <spirit:name>USER_RESET</spirit:name>
          <spirit:displayName>USER_RESET</spirit:displayName>
          <spirit:description>User Reset</spirit:description>
          <spirit:addressOffset>0</spirit:addressOffset>
          <spirit:size spirit:format="bitString">8</spirit:size>
          <spirit:volatile>true</spirit:volatile>
          <spirit:access>read-only</spirit:access>
        </spirit:register>
        <spirit:register>
          <spirit:name>SENT_COUNTER</spirit:name>
          <spirit:displayName>SENT_COUNTER</spirit:displayName>
          <spirit:description>Sent Ethernet Frames</spirit:description>
          <spirit:addressOffset>4</spirit:addressOffset>
          <spirit:size spirit:format="long">32</spirit:size>
          <spirit:volatile>true</spirit:volatile>
          <spirit:access>read-only</spirit:access>
        </spirit:register>
        <spirit:register>
          <spirit:name>RECEIVED_COUNTER</spirit:name>
          <spirit:displayName>RECEIVED_COUNTER</spirit:displayName>
          <spirit:description>Received ADC AXIS Transactions Counter</spirit:description>
          <spirit:addressOffset>8</spirit:addressOffset>
          <spirit:size spirit:format="long">32</spirit:size>
          <spirit:volatile>true</spirit:volatile>
          <spirit:access>read-only</spirit:access>
        </spirit:register>
        <spirit:register>
          <spirit:name>IP_SRC_ADDR</spirit:name>
          <spirit:displayName>IP_SRC_ADDR</spirit:displayName>
          <spirit:description>IP Source Address</spirit:description>
          <spirit:addressOffset>20</spirit:addressOffset>
          <spirit:size spirit:format="long">32</spirit:size>
          <spirit:access>read-write</spirit:access>
        </spirit:register>
        <spirit:register>
          <spirit:name>IP_DST_ADDR</spirit:name>
          <spirit:displayName>IP_DST_ADDR</spirit:displayName>
          <spirit:description>IP Destination Address</spirit:description>
          <spirit:addressOffset>24</spirit:addressOffset>
          <spirit:size spirit:format="long">32</spirit:size>
          <spirit:access>read-write</spirit:access>
        </spirit:register>
        <spirit:register>
          <spirit:name>ETH_DST_MAC_LSB</spirit:name>
          <spirit:displayName>ETH_DST_MAC_LSB</spirit:displayName>
          <spirit:description>Destination MAC Address</spirit:description>
          <spirit:addressOffset>12</spirit:addressOffset>
          <spirit:size spirit:format="long">32</spirit:size>
          <spirit:access>read-write</spirit:access>
        </spirit:register>
        <spirit:register>
          <spirit:name>ETH_DST_MAC_MSB</spirit:name>
          <spirit:displayName>ETH_DST_MAC_MSB</spirit:displayName>
          <spirit:description>Destination MAC Address</spirit:description>
          <spirit:addressOffset>16</spirit:addressOffset>
          <spirit:size spirit:format="long">32</spirit:size>
          <spirit:access>read-write</spirit:access>
        </spirit:register>
        <spirit:register>
          <spirit:name>IP_SRC_PORT</spirit:name>
          <spirit:displayName>IP_SRC_PORT</spirit:displayName>
          <spirit:description>IP Source Port</spirit:description>
          <spirit:addressOffset>28</spirit:addressOffset>
          <spirit:size spirit:format="long">32</spirit:size>
          <spirit:access>read-write</spirit:access>
        </spirit:register>
        <spirit:register>
          <spirit:name>IP_DST_PORT</spirit:name>
          <spirit:displayName>IP_DST_PORT</spirit:displayName>
          <spirit:description>IP Destination Port</spirit:description>
          <spirit:addressOffset>32</spirit:addressOffset>
          <spirit:size spirit:format="long">32</spirit:size>
          <spirit:access>read-write</spirit:access>
        </spirit:register>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>adc_to_udp_stream_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f06f8fd1</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>adc_to_udp_stream_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f06f8fd1</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>14f68e18</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>0028ca49</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>45a2f450</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S01_AXIS_TDATA_WIDTH&apos;)) - 1)">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH&apos;)) - 1)">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tkeep</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXIS_TKEEP_WIDTH&apos;)) - 1)">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tuser</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">6</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S01_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C S01 Axis Tdata Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S01_AXIS_TDATA_WIDTH">64</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C M00 Axis Tdata Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH">64</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXIS_TKEEP_WIDTH</spirit:name>
        <spirit:displayName>C M00 Axis Tkeep Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXIS_TKEEP_WIDTH">8</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/adc_to_udp_stream_v1_2.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_f06f8fd1</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/adc_to_udp_stream_v1_2.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/adc_to_udp_stream_v1_0/data/adc_to_udp_stream.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/adc_to_udp_stream_v1_0/data/adc_to_udp_stream.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/adc_to_udp_stream_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/adc_to_udp_stream_v1_0/src/adc_to_udp_stream.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/adc_to_udp_stream_v1_0/src/adc_to_udp_stream.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/adc_to_udp_stream_v1_0/src/adc_to_udp_stream_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/adc_to_udp_stream_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_0028ca49</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>RF ADC to UDP stream</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">6</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">adc_to_udp_stream_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S01_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C S01 Axis Tdata Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S01_AXIS_TDATA_WIDTH">64</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C M00 Axis Tdata Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXIS_TDATA_WIDTH">64</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXIS_TKEEP_WIDTH</spirit:name>
      <spirit:displayName>C M00 Axis Tkeep Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXIS_TKEEP_WIDTH">8</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynquplus</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>adc_to_udp_stream_v1.0</xilinx:displayName>
      <xilinx:coreRevision>4</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2025-05-08T19:52:45Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.df@8fd3839_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6868a9e1_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2d97274_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@176d985d_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5b46a5e5_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@357acbee_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@36a5590a_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4dafb0c3_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@70a4f16a_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@448dc608_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@582a29c5_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@752ce36b_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@55beeee9_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1723ac5f_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@19cf8b82_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@e787daf_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@70f95bc0_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6ba6a657_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5224362f_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3e933334_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6bb1abc9_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7338d903_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7638e1bb_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6529a8f5_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@366528a6_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@508345de_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4b4125b8_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@46e6910a_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5bfd1006_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7c3d1930_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@621190f6_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@68437947_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5fadc263_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1eda43bf_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6e27cff2_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6f47d25a_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1d13703_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@649de5e_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5236217e_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5ba2aa6b_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@589fc67b_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4dcce4be_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@163f1f7a_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5cf33f66_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6d511c19_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3b58af5e_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@37ea99fd_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@37844f0b_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@43f60101_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2fb70ff2_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2e7250e3_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@56e24b7f_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@27288cd7_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5bc695e3_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4885344b_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@65098719_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7bef297a_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@61226dae_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@abce070_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@74c61a01_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7f655fa0_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5557c104_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@29985c58_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@75539b2b_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@10476e9a_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@277517e1_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1c770f8c_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6e305b5e_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1de6e225_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@e71a9c1_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@98f7ae2_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@280a6200_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@34c60e75_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@534febed_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5ebdd3a2_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3e37470_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@66f9ac85_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@56a67674_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6e65a282_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@12a32c87_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@703d7bfb_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5cc37122_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@35c2ded3_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@547db435_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3e80cf01_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@b90a855_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@45771b5a_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@71d6d61a_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5d76f1ab_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@42ef0fcf_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6c1fdbb_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@343606ca_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@185b8d8f_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5d647a2b_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6bd4ff_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1b244bf7_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4ef2536a_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@72dfd48d_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5e701461_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6645d3a3_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3828ee4_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4c36b257_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4589a9a4_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6c88491d_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@63cba864_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@54c06da7_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@66ea5611_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@15535ba0_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5542121d_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@650b6b27_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@24bd72bd_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3eabe59a_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7be19932_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1d5b7852_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@15bcb35d_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6fe8b0e2_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4edb0abc_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@770858ff_ARCHIVE_LOCATION">/home/nrainvil/git/rfsoc_qsfp_10g/boards/ip_repo/adc_to_udp_stream_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="8a5bec02"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="2bdf0182"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="4a3b4072"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="393c96dd"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="aa07a50a"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="c0da9f11"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
