<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3525" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3525{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_3525{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_3525{left:630px;bottom:1141px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t4_3525{left:70px;bottom:1080px;letter-spacing:-0.14px;word-spacing:-0.33px;}
#t5_3525{left:742px;bottom:1087px;}
#t6_3525{left:757px;bottom:1080px;letter-spacing:-0.13px;word-spacing:-0.39px;}
#t7_3525{left:70px;bottom:1062px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t8_3525{left:70px;bottom:1011px;letter-spacing:0.14px;}
#t9_3525{left:160px;bottom:1011px;letter-spacing:0.14px;word-spacing:0.01px;}
#ta_3525{left:70px;bottom:987px;letter-spacing:-0.15px;word-spacing:0.02px;}
#tb_3525{left:70px;bottom:964px;}
#tc_3525{left:96px;bottom:968px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#td_3525{left:70px;bottom:941px;}
#te_3525{left:96px;bottom:945px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tf_3525{left:70px;bottom:918px;}
#tg_3525{left:96px;bottom:922px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#th_3525{left:70px;bottom:905px;letter-spacing:-0.14px;word-spacing:0.01px;}
#ti_3525{left:70px;bottom:890px;letter-spacing:-0.14px;word-spacing:0.04px;}
#tj_3525{left:70px;bottom:841px;letter-spacing:-0.09px;}
#tk_3525{left:156px;bottom:841px;letter-spacing:0.14px;}
#tl_3525{left:70px;bottom:817px;letter-spacing:-0.14px;word-spacing:0.02px;}
#tm_3525{left:70px;bottom:796px;letter-spacing:-0.14px;}
#tn_3525{left:96px;bottom:796px;letter-spacing:-0.15px;word-spacing:-1.08px;}
#to_3525{left:96px;bottom:779px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tp_3525{left:70px;bottom:755px;letter-spacing:-0.14px;}
#tq_3525{left:96px;bottom:755px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tr_3525{left:96px;bottom:738px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ts_3525{left:96px;bottom:721px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#tt_3525{left:70px;bottom:697px;letter-spacing:-0.14px;}
#tu_3525{left:96px;bottom:697px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tv_3525{left:96px;bottom:680px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tw_3525{left:70px;bottom:655px;letter-spacing:-0.14px;}
#tx_3525{left:96px;bottom:655px;letter-spacing:-0.16px;word-spacing:-0.63px;}
#ty_3525{left:96px;bottom:639px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tz_3525{left:70px;bottom:614px;letter-spacing:-0.14px;word-spacing:-0.63px;}
#t10_3525{left:70px;bottom:597px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#t11_3525{left:70px;bottom:529px;letter-spacing:0.16px;}
#t12_3525{left:151px;bottom:529px;letter-spacing:0.22px;word-spacing:-0.04px;}
#t13_3525{left:70px;bottom:504px;letter-spacing:-0.16px;word-spacing:-1.15px;}
#t14_3525{left:422px;bottom:511px;}
#t15_3525{left:433px;bottom:504px;letter-spacing:-0.13px;word-spacing:-1.2px;}
#t16_3525{left:70px;bottom:487px;letter-spacing:-0.15px;word-spacing:-0.76px;}
#t17_3525{left:70px;bottom:470px;letter-spacing:-0.19px;word-spacing:-0.47px;}
#t18_3525{left:70px;bottom:446px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t19_3525{left:70px;bottom:429px;letter-spacing:-0.16px;word-spacing:-0.33px;}
#t1a_3525{left:70px;bottom:412px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1b_3525{left:372px;bottom:419px;}
#t1c_3525{left:387px;bottom:412px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t1d_3525{left:70px;bottom:396px;letter-spacing:-0.14px;}
#t1e_3525{left:70px;bottom:371px;letter-spacing:-0.18px;word-spacing:-0.33px;}
#t1f_3525{left:70px;bottom:354px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1g_3525{left:70px;bottom:328px;}
#t1h_3525{left:96px;bottom:331px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1i_3525{left:96px;bottom:315px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1j_3525{left:70px;bottom:288px;}
#t1k_3525{left:96px;bottom:292px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t1l_3525{left:96px;bottom:275px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#t1m_3525{left:70px;bottom:250px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1n_3525{left:70px;bottom:234px;letter-spacing:-0.16px;word-spacing:-0.78px;}
#t1o_3525{left:70px;bottom:217px;letter-spacing:-0.15px;word-spacing:-0.55px;}
#t1p_3525{left:70px;bottom:200px;letter-spacing:-0.17px;word-spacing:-0.4px;}
#t1q_3525{left:70px;bottom:149px;letter-spacing:-0.16px;}
#t1r_3525{left:92px;bottom:149px;letter-spacing:-0.12px;}
#t1s_3525{left:92px;bottom:133px;letter-spacing:-0.11px;word-spacing:-0.37px;}
#t1t_3525{left:92px;bottom:116px;letter-spacing:-0.11px;}

.s1_3525{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3525{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3525{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3525{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s5_3525{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3525{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s7_3525{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_3525{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s9_3525{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3525" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3525Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3525" style="-webkit-user-select: none;"><object width="935" height="1210" data="3525/3525.svg" type="image/svg+xml" id="pdf3525" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3525" class="t s1_3525">Vol. 3B </span><span id="t2_3525" class="t s1_3525">15-35 </span>
<span id="t3_3525" class="t s2_3525">POWER AND THERMAL MANAGEMENT </span>
<span id="t4_3525" class="t s3_3525">instruction. See also the “HRESET—History Reset” instruction description in Chapter 3 of the Intel </span>
<span id="t5_3525" class="t s4_3525">® </span>
<span id="t6_3525" class="t s3_3525">64 and IA-32 </span>
<span id="t7_3525" class="t s3_3525">Architectures Software Developer’s Manual, Volume 2A. </span>
<span id="t8_3525" class="t s5_3525">15.6.11.1 </span><span id="t9_3525" class="t s5_3525">Enabling Intel® Thread Director History Reset </span>
<span id="ta_3525" class="t s3_3525">The IA32_HRESET_ENABLE MSR is a read/write MSR and is structured as follows: </span>
<span id="tb_3525" class="t s6_3525">• </span><span id="tc_3525" class="t s3_3525">Bits 63:32 – Reserved. </span>
<span id="td_3525" class="t s6_3525">• </span><span id="te_3525" class="t s3_3525">Bits 31:1 – Reserved for other capabilities that can be reset by the HRESET instruction. </span>
<span id="tf_3525" class="t s6_3525">• </span><span id="tg_3525" class="t s3_3525">Bit 0 – Enable reset of the Intel Thread Director history. </span>
<span id="th_3525" class="t s3_3525">The operating system should set IA32_HRESET_ENABLE[bit 0] to enable Intel Thread Director history reset via </span>
<span id="ti_3525" class="t s3_3525">the HRESET instruction. </span>
<span id="tj_3525" class="t s7_3525">15.6.11.2 </span><span id="tk_3525" class="t s5_3525">Implicit Intel® Thread Director History Reset </span>
<span id="tl_3525" class="t s3_3525">The Intel Thread Director history is implicitly reset in the following scenarios: </span>
<span id="tm_3525" class="t s3_3525">1. </span><span id="tn_3525" class="t s3_3525">When the processor enters or exits SMM mode and IA32_DEBUGCTL MSR.FREEZE_WHILE_SMM (bit 14) is set, </span>
<span id="to_3525" class="t s3_3525">the Intel Thread Director history is implicitly reset by the processor. </span>
<span id="tp_3525" class="t s3_3525">2. </span><span id="tq_3525" class="t s3_3525">When GETSEC[SENTER] is executed, the processor resets the Intel Thread Director history on all logical </span>
<span id="tr_3525" class="t s3_3525">processors in the system, including logical processors on other sockets (other than the one GETSEC[SENTER] </span>
<span id="ts_3525" class="t s3_3525">is executed). </span>
<span id="tt_3525" class="t s3_3525">3. </span><span id="tu_3525" class="t s3_3525">When GETSEC[ENTERACCS] is executed, the processor resets the Intel Thread Director history on the logical </span>
<span id="tv_3525" class="t s3_3525">processor it is executed on. </span>
<span id="tw_3525" class="t s3_3525">4. </span><span id="tx_3525" class="t s3_3525">When an INIT or a wait-for-SIPI state are processed by a logical processor, the Intel Thread Director history is </span>
<span id="ty_3525" class="t s3_3525">reset whether the signal was a result of GETSEC[ENTERACCS] or not. </span>
<span id="tz_3525" class="t s3_3525">If the operating system requires HFI/Intel Thread Director to be active after exiting the measured environment or </span>
<span id="t10_3525" class="t s3_3525">when processing a SIPI event, it should re-enable HFI/Intel Thread Director. </span>
<span id="t11_3525" class="t s8_3525">15.7 </span><span id="t12_3525" class="t s8_3525">MWAIT EXTENSIONS FOR ADVANCED POWER MANAGEMENT </span>
<span id="t13_3525" class="t s3_3525">IA-32 processors may support a number of C-states </span>
<span id="t14_3525" class="t s4_3525">2 </span>
<span id="t15_3525" class="t s3_3525">that reduce power consumption for inactive states. Intel Core </span>
<span id="t16_3525" class="t s3_3525">Solo and Intel Core Duo processors support both deeper C-state and MWAIT extensions that can be used by OS to </span>
<span id="t17_3525" class="t s3_3525">implement power management policy. </span>
<span id="t18_3525" class="t s3_3525">Software should use CPUID to discover if a target processor supports the enumeration of MWAIT extensions. If </span>
<span id="t19_3525" class="t s3_3525">CPUID.05H.ECX[Bit 0] = 1, the target processor supports MWAIT extensions and their enumeration (see Chapter </span>
<span id="t1a_3525" class="t s3_3525">4, “Instruction Set Reference, M-U,” of Intel </span>
<span id="t1b_3525" class="t s4_3525">® </span>
<span id="t1c_3525" class="t s3_3525">64 and IA-32 Architectures Software Developer’s Manual, Volume </span>
<span id="t1d_3525" class="t s3_3525">2B). </span>
<span id="t1e_3525" class="t s3_3525">If CPUID.05H.ECX[Bit 1] = 1, the target processor supports using interrupts as break-events for MWAIT, even </span>
<span id="t1f_3525" class="t s3_3525">when interrupts are disabled. Use this feature to measure C-state residency as follows: </span>
<span id="t1g_3525" class="t s6_3525">• </span><span id="t1h_3525" class="t s3_3525">Software can write to bit 0 in the MWAIT Extensions register (ECX) when issuing an MWAIT to enter into a </span>
<span id="t1i_3525" class="t s3_3525">processor-specific C-state or sub C-state. </span>
<span id="t1j_3525" class="t s6_3525">• </span><span id="t1k_3525" class="t s3_3525">When a processor comes out of an inactive C-state or sub C-state, software can read a timestamp before an </span>
<span id="t1l_3525" class="t s3_3525">interrupt service routine (ISR) is potentially executed. </span>
<span id="t1m_3525" class="t s3_3525">CPUID.05H.EDX allows software to enumerate processor-specific C-states and sub C-states available for use with </span>
<span id="t1n_3525" class="t s3_3525">MWAIT extensions. IA-32 processors may support more than one C-state of a given C-state type. These are called </span>
<span id="t1o_3525" class="t s3_3525">sub C-states. Numerically higher C-state have higher power savings and latency (upon entering and exiting) than </span>
<span id="t1p_3525" class="t s3_3525">lower-numbered C-state. </span>
<span id="t1q_3525" class="t s9_3525">2. </span><span id="t1r_3525" class="t s9_3525">The processor-specific C-states defined in MWAIT extensions can map to ACPI defined C-state types (C0, C1, C2, C3). The mapping </span>
<span id="t1s_3525" class="t s9_3525">relationship depends on the definition of a C-state by processor implementation and is exposed to OSPM by the BIOS using the ACPI </span>
<span id="t1t_3525" class="t s9_3525">defined _CST table. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
