
*** Running vivado
    with args -log top_level_block_gty_debug_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_level_block_gty_debug_0_1.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source top_level_block_gty_debug_0_1.tcl -notrace
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1243.375 ; gain = 23.863
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
Command: synth_design -top top_level_block_gty_debug_0_1 -part xczu29dr-ffvf1760-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu29dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu29dr'
INFO: [Common 17-86] Your Synthesis license expires in 27 day(s)
INFO: [Device 21-403] Loading part xczu29dr-ffvf1760-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 38520
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1684.000 ; gain = 265.125
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_level_block_gty_debug_0_1' [d:/repos/RFSoC_GTY/vivado_project/RFSoC_GTY.gen/sources_1/bd/top_level_block/ip/top_level_block_gty_debug_0_1/synth/top_level_block_gty_debug_0_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'gty_debug' [D:/repos/RFSoC_GTY/verilog_source/rtl/gty_debug.v:3]
INFO: [Synth 8-6157] synthesizing module 'config_reg' [D:/repos/RFSoC_GTY/verilog_source/rtl/config_reg.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'config_reg' (1#1) [D:/repos/RFSoC_GTY/verilog_source/rtl/config_reg.sv:5]
INFO: [Synth 8-6157] synthesizing module 'config_reg__parameterized0' [D:/repos/RFSoC_GTY/verilog_source/rtl/config_reg.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'config_reg__parameterized0' (1#1) [D:/repos/RFSoC_GTY/verilog_source/rtl/config_reg.sv:5]
WARNING: [Synth 8-3848] Net gtwiz_userclk_tx_active_in in module/entity gty_debug does not have driver. [D:/repos/RFSoC_GTY/verilog_source/rtl/gty_debug.v:10]
WARNING: [Synth 8-3848] Net gtwiz_userclk_rx_active_in in module/entity gty_debug does not have driver. [D:/repos/RFSoC_GTY/verilog_source/rtl/gty_debug.v:11]
WARNING: [Synth 8-3848] Net gtwiz_reset_clk_freerun_in in module/entity gty_debug does not have driver. [D:/repos/RFSoC_GTY/verilog_source/rtl/gty_debug.v:12]
WARNING: [Synth 8-3848] Net gtwiz_reset_all_in in module/entity gty_debug does not have driver. [D:/repos/RFSoC_GTY/verilog_source/rtl/gty_debug.v:13]
WARNING: [Synth 8-3848] Net gtwiz_reset_tx_pll_and_datapath_in in module/entity gty_debug does not have driver. [D:/repos/RFSoC_GTY/verilog_source/rtl/gty_debug.v:14]
WARNING: [Synth 8-3848] Net gtwiz_reset_tx_datapath_in in module/entity gty_debug does not have driver. [D:/repos/RFSoC_GTY/verilog_source/rtl/gty_debug.v:15]
WARNING: [Synth 8-3848] Net gtwiz_reset_rx_pll_and_datapath_in in module/entity gty_debug does not have driver. [D:/repos/RFSoC_GTY/verilog_source/rtl/gty_debug.v:16]
WARNING: [Synth 8-3848] Net gtwiz_reset_rx_datapath_in in module/entity gty_debug does not have driver. [D:/repos/RFSoC_GTY/verilog_source/rtl/gty_debug.v:17]
INFO: [Synth 8-6155] done synthesizing module 'gty_debug' (2#1) [D:/repos/RFSoC_GTY/verilog_source/rtl/gty_debug.v:3]
INFO: [Synth 8-6155] done synthesizing module 'top_level_block_gty_debug_0_1' (3#1) [d:/repos/RFSoC_GTY/vivado_project/RFSoC_GTY.gen/sources_1/bd/top_level_block/ip/top_level_block_gty_debug_0_1/synth/top_level_block_gty_debug_0_1.v:58]
WARNING: [Synth 8-7129] Port gpio_in[31] in module config_reg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_in[30] in module config_reg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_in[29] in module config_reg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_in[28] in module config_reg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_in[27] in module config_reg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_in[26] in module config_reg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_in[25] in module config_reg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_in[31] in module config_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_in[30] in module config_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_in[29] in module config_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_in[28] in module config_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_in[27] in module config_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_in[26] in module config_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_in[25] in module config_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_userclk_tx_active_in in module gty_debug is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_userclk_rx_active_in in module gty_debug is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_reset_clk_freerun_in in module gty_debug is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_reset_all_in in module gty_debug is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_reset_tx_pll_and_datapath_in in module gty_debug is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_reset_tx_datapath_in in module gty_debug is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_reset_rx_pll_and_datapath_in in module gty_debug is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_reset_rx_datapath_in in module gty_debug is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1733.523 ; gain = 314.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1751.449 ; gain = 332.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1751.449 ; gain = 332.574
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1751.449 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1870.402 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1892.270 ; gain = 21.867
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1892.270 ; gain = 473.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu29dr-ffvf1760-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1892.270 ; gain = 473.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1892.270 ; gain = 473.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1892.270 ; gain = 473.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3917] design top_level_block_gty_debug_0_1 has port gpio_out[31] driven by constant 0
INFO: [Synth 8-3917] design top_level_block_gty_debug_0_1 has port gpio_out[30] driven by constant 0
INFO: [Synth 8-3917] design top_level_block_gty_debug_0_1 has port gpio_out[29] driven by constant 0
INFO: [Synth 8-3917] design top_level_block_gty_debug_0_1 has port gpio_out[28] driven by constant 0
INFO: [Synth 8-3917] design top_level_block_gty_debug_0_1 has port gpio_out[27] driven by constant 0
INFO: [Synth 8-3917] design top_level_block_gty_debug_0_1 has port gpio_out[26] driven by constant 0
INFO: [Synth 8-3917] design top_level_block_gty_debug_0_1 has port gpio_out[25] driven by constant 0
INFO: [Synth 8-3917] design top_level_block_gty_debug_0_1 has port gpio_out[24] driven by constant 0
INFO: [Synth 8-3917] design top_level_block_gty_debug_0_1 has port gpio_out[23] driven by constant 0
INFO: [Synth 8-3917] design top_level_block_gty_debug_0_1 has port gpio_out[22] driven by constant 0
INFO: [Synth 8-3917] design top_level_block_gty_debug_0_1 has port gpio_out[21] driven by constant 0
INFO: [Synth 8-3917] design top_level_block_gty_debug_0_1 has port gpio_out[20] driven by constant 0
INFO: [Synth 8-3917] design top_level_block_gty_debug_0_1 has port gpio_out[19] driven by constant 0
INFO: [Synth 8-3917] design top_level_block_gty_debug_0_1 has port gpio_out[18] driven by constant 0
INFO: [Synth 8-3917] design top_level_block_gty_debug_0_1 has port gpio_out[17] driven by constant 0
INFO: [Synth 8-3917] design top_level_block_gty_debug_0_1 has port gpio_out[16] driven by constant 0
INFO: [Synth 8-3917] design top_level_block_gty_debug_0_1 has port gpio_out[15] driven by constant 0
INFO: [Synth 8-3917] design top_level_block_gty_debug_0_1 has port gpio_out[14] driven by constant 0
INFO: [Synth 8-3917] design top_level_block_gty_debug_0_1 has port gpio_out[13] driven by constant 0
INFO: [Synth 8-3917] design top_level_block_gty_debug_0_1 has port gpio_out[12] driven by constant 0
INFO: [Synth 8-3917] design top_level_block_gty_debug_0_1 has port gpio_out[11] driven by constant 0
INFO: [Synth 8-3917] design top_level_block_gty_debug_0_1 has port gpio_out[10] driven by constant 0
INFO: [Synth 8-3917] design top_level_block_gty_debug_0_1 has port gpio_out[9] driven by constant 0
INFO: [Synth 8-3917] design top_level_block_gty_debug_0_1 has port gpio_out[8] driven by constant 0
INFO: [Synth 8-3917] design top_level_block_gty_debug_0_1 has port gpio_out[4] driven by constant 0
INFO: [Synth 8-3917] design top_level_block_gty_debug_0_1 has port gpio_out[1] driven by constant 0
WARNING: [Synth 8-7129] Port gtwiz_userclk_tx_active_in in module top_level_block_gty_debug_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_userclk_rx_active_in in module top_level_block_gty_debug_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_reset_clk_freerun_in in module top_level_block_gty_debug_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_reset_all_in in module top_level_block_gty_debug_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_reset_tx_pll_and_datapath_in in module top_level_block_gty_debug_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_reset_tx_datapath_in in module top_level_block_gty_debug_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_reset_rx_pll_and_datapath_in in module top_level_block_gty_debug_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_reset_rx_datapath_in in module top_level_block_gty_debug_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_in[31] in module top_level_block_gty_debug_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_in[30] in module top_level_block_gty_debug_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_in[29] in module top_level_block_gty_debug_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_in[28] in module top_level_block_gty_debug_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_in[27] in module top_level_block_gty_debug_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_in[26] in module top_level_block_gty_debug_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_in[25] in module top_level_block_gty_debug_0_1 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1892.270 ; gain = 473.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 2258.586 ; gain = 839.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 2258.586 ; gain = 839.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 2277.691 ; gain = 858.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:56 ; elapsed = 00:01:01 . Memory (MB): peak = 2284.418 ; gain = 865.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:56 ; elapsed = 00:01:01 . Memory (MB): peak = 2284.418 ; gain = 865.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:56 ; elapsed = 00:01:01 . Memory (MB): peak = 2284.418 ; gain = 865.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:56 ; elapsed = 00:01:01 . Memory (MB): peak = 2284.418 ; gain = 865.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:01:01 . Memory (MB): peak = 2284.418 ; gain = 865.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:56 ; elapsed = 00:01:01 . Memory (MB): peak = 2284.418 ; gain = 865.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT4 |     4|
|3     |LUT6 |     2|
|4     |FDCE |    81|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:56 ; elapsed = 00:01:01 . Memory (MB): peak = 2284.418 ; gain = 865.543
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:41 ; elapsed = 00:00:57 . Memory (MB): peak = 2284.418 ; gain = 724.723
Synthesis Optimization Complete : Time (s): cpu = 00:00:57 ; elapsed = 00:01:01 . Memory (MB): peak = 2284.418 ; gain = 865.543
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2296.508 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2343.098 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 5d6a06b1
INFO: [Common 17-83] Releasing license: Synthesis
51 Infos, 46 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:14 ; elapsed = 00:01:22 . Memory (MB): peak = 2343.098 ; gain = 1099.723
INFO: [Common 17-1381] The checkpoint 'D:/repos/RFSoC_GTY/vivado_project/RFSoC_GTY.runs/top_level_block_gty_debug_0_1_synth_1/top_level_block_gty_debug_0_1.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP top_level_block_gty_debug_0_1, cache-ID = bc9215ce49c2c764
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/repos/RFSoC_GTY/vivado_project/RFSoC_GTY.runs/top_level_block_gty_debug_0_1_synth_1/top_level_block_gty_debug_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_level_block_gty_debug_0_1_utilization_synth.rpt -pb top_level_block_gty_debug_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jan 26 20:51:06 2022...
