// Seed: 56036472
module module_0 ();
  specify
    (id_1 *> id_2) = 1;
  endspecify
  assign module_2.type_2 = 0;
  assign module_1.id_1   = 0;
endmodule
module module_1 (
    output tri1 id_0,
    output supply0 id_1,
    output supply1 id_2,
    output supply1 id_3,
    input tri1 id_4,
    input uwire id_5,
    output supply1 id_6
);
  assign id_6 = id_4;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input wand id_0,
    input supply0 id_1,
    output supply1 id_2,
    input wire id_3,
    input supply0 id_4,
    input tri1 id_5
);
  assign id_2 = 1'd0;
  module_0 modCall_1 ();
endmodule
