Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fb7ac2a0b94a48d89f964ec12444af08 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/82106/Desktop/2021/Fall_Semester/CD/LAB/Lab05/Lab05_Multi_Cycle_CPU/Lab05_Multi_Cycle_CPU.srcs/sources_1/imports/Lab05/ControlUnit.v" Line 5. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82106/Desktop/2021/Fall_Semester/CD/LAB/Lab05/Lab05_Multi_Cycle_CPU/Lab05_Multi_Cycle_CPU.srcs/sources_1/imports/Lab05/Rom.v" Line 6. Module CtrlRom doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82106/Desktop/2021/Fall_Semester/CD/LAB/Lab05/Lab05_Multi_Cycle_CPU/Lab05_Multi_Cycle_CPU.srcs/sources_1/imports/Lab05/Rom.v" Line 36. Module ALUCtrlRom doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82106/Desktop/2021/Fall_Semester/CD/LAB/Lab05/Lab05_Multi_Cycle_CPU/Lab05_Multi_Cycle_CPU.srcs/sources_1/imports/Lab05/Datapath.v" Line 4. Module Datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82106/Desktop/2021/Fall_Semester/CD/LAB/Lab05/Lab05_Multi_Cycle_CPU/Lab05_Multi_Cycle_CPU.srcs/sources_1/imports/Lab05/RF.v" Line 8. Module RF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82106/Desktop/2021/Fall_Semester/CD/LAB/Lab05/Lab05_Multi_Cycle_CPU/Lab05_Multi_Cycle_CPU.srcs/sources_1/imports/Lab05/ALU.v" Line 10. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82106/Desktop/2021/Fall_Semester/CD/LAB/Lab05/Lab05_Multi_Cycle_CPU/Lab05_Multi_Cycle_CPU.srcs/sources_1/imports/Lab05/ControlUnit.v" Line 5. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82106/Desktop/2021/Fall_Semester/CD/LAB/Lab05/Lab05_Multi_Cycle_CPU/Lab05_Multi_Cycle_CPU.srcs/sources_1/imports/Lab05/Rom.v" Line 6. Module CtrlRom doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82106/Desktop/2021/Fall_Semester/CD/LAB/Lab05/Lab05_Multi_Cycle_CPU/Lab05_Multi_Cycle_CPU.srcs/sources_1/imports/Lab05/Rom.v" Line 36. Module ALUCtrlRom doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82106/Desktop/2021/Fall_Semester/CD/LAB/Lab05/Lab05_Multi_Cycle_CPU/Lab05_Multi_Cycle_CPU.srcs/sources_1/imports/Lab05/Datapath.v" Line 4. Module Datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82106/Desktop/2021/Fall_Semester/CD/LAB/Lab05/Lab05_Multi_Cycle_CPU/Lab05_Multi_Cycle_CPU.srcs/sources_1/imports/Lab05/RF.v" Line 8. Module RF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82106/Desktop/2021/Fall_Semester/CD/LAB/Lab05/Lab05_Multi_Cycle_CPU/Lab05_Multi_Cycle_CPU.srcs/sources_1/imports/Lab05/ALU.v" Line 10. Module ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CtrlRom
Compiling module xil_defaultlib.ALUCtrlRom
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
