Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Nov 20 18:23:37 2019
| Host         : FPGA-Use running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 24 register/latch pins with no clock driven by root clock pin: design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/finish_flag_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_i/FreqMeasure_0/inst/FreqMeasure_v1_0_S00_AXI_inst/p_in_f_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_i/FreqMeasure_0/inst/FreqMeasure_v1_0_S00_AXI_inst/p_in_f_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_i/FreqMeasure_0/inst/FreqMeasure_v1_0_S00_AXI_inst/p_in_f_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_i/FreqMeasure_0/inst/FreqMeasure_v1_0_S00_AXI_inst/p_in_f_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Sensor_0/inst/Sensor_v1_0_S00_AXI_inst/DHT11_u1/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Sensor_0/inst/Sensor_v1_0_S00_AXI_inst/DHT11_u1/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Sensor_0/inst/Sensor_v1_0_S00_AXI_inst/DHT11_u1/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Sensor_0/inst/Sensor_v1_0_S00_AXI_inst/DHT11_u1/FSM_sequential_state_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 272 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 99 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.330    -1978.178                   1252                14492       -0.336       -0.336                      1                14492        2.000        0.000                       0                  5881  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
FPGA_AD_SCLK                       {0.000 81.380}       162.760         6.144           
clk_fpga_0                         {0.000 3.375}        6.749           148.170         
clk_fpga_1                         {0.000 10.000}       20.000          50.000          
clk_fpga_2                         {0.000 2.500}        5.000           200.000         
design_1_i/clk_wiz_0/inst/clk_in1  {0.000 10.000}       20.000          50.000          
  clk_out1_design_1_clk_wiz_0_0    {0.000 40.690}       81.379          12.288          
  clkfbout_design_1_clk_wiz_0_0    {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
FPGA_AD_SCLK                            77.621        0.000                      0                  127        0.164        0.000                      0                  127       80.880        0.000                       0                    62  
clk_fpga_0                              -2.062     -759.679                    970                13862       -0.336       -0.336                      1                13862        2.244        0.000                       0                  5813  
clk_fpga_1                                                                                                                                                                          18.408        0.000                       0                     1  
clk_fpga_2                              -0.749      -44.724                     96                  195        0.929        0.000                      0                  195        2.000        0.000                       0                   100  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    7.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0                                                                                                                                                     78.621        0.000                       0                     2  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                     18.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    FPGA_AD_SCLK       -3.009     -144.511                     59                   59        0.579        0.000                      0                   59  
FPGA_AD_SCLK  clk_fpga_0         -3.490      -91.116                     28                   28        0.196        0.000                      0                   28  
clk_fpga_2    clk_fpga_0         -6.330     -982.872                    195                  195        0.869        0.000                      0                  195  
clk_fpga_0    clk_fpga_2         -6.224     -962.234                    195                  195        0.010        0.000                      0                  195  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               0.252        0.000                      0                  430        0.386        0.000                      0                  430  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  FPGA_AD_SCLK
  To Clock:  FPGA_AD_SCLK

Setup :            0  Failing Endpoints,  Worst Slack       77.621ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       80.880ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.621ns  (required time - arrival time)
  Source:                 design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/LRCK_reg/C
                            (falling edge-triggered cell FDRE clocked by FPGA_AD_SCLK  {rise@0.000ns fall@81.380ns period=162.760ns})
  Destination:            design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/L_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by FPGA_AD_SCLK  {rise@0.000ns fall@81.380ns period=162.760ns})
  Path Group:             FPGA_AD_SCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (FPGA_AD_SCLK rise@162.760ns - FPGA_AD_SCLK fall@81.380ns)
  Data Path Delay:        3.321ns  (logic 0.489ns (14.723%)  route 2.832ns (85.277%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.331ns = ( 167.091 - 162.760 ) 
    Source Clock Delay      (SCD):    4.720ns = ( 86.100 - 81.380 ) 
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_AD_SCLK fall edge)
                                                     81.380    81.380 f  
    Y6                                                0.000    81.380 f  FPGA_AD_SCLK (IN)
                         net (fo=0)                   0.000    81.380    FPGA_AD_SCLK
    Y6                   IBUF (Prop_ibuf_I_O)         1.415    82.795 f  FPGA_AD_SCLK_IBUF_inst/O
                         net (fo=1, routed)           1.843    84.638    FPGA_AD_SCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085    84.723 f  FPGA_AD_SCLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.377    86.100    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/D[1]
    SLICE_X44Y78         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/LRCK_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y78         FDRE (Prop_fdre_C_Q)         0.384    86.484 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/LRCK_reg/Q
                         net (fo=4, routed)           1.059    87.544    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/LRCK
    SLICE_X41Y86         LUT2 (Prop_lut2_I0_O)        0.105    87.649 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/L_cnt[4]_i_1/O
                         net (fo=5, routed)           1.773    89.422    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/L_cnt[4]_i_1_n_0
    SLICE_X41Y84         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/L_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_AD_SCLK rise edge)
                                                    162.760   162.760 r  
    Y6                                                0.000   162.760 r  FPGA_AD_SCLK (IN)
                         net (fo=0)                   0.000   162.760    FPGA_AD_SCLK
    Y6                   IBUF (Prop_ibuf_I_O)         1.350   164.110 r  FPGA_AD_SCLK_IBUF_inst/O
                         net (fo=1, routed)           1.673   165.783    FPGA_AD_SCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   165.860 r  FPGA_AD_SCLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.231   167.091    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/D[1]
    SLICE_X41Y84         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/L_cnt_reg[0]/C
                         clock pessimism              0.340   167.430    
                         clock uncertainty           -0.035   167.395    
    SLICE_X41Y84         FDRE (Setup_fdre_C_R)       -0.352   167.043    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/L_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                        167.043    
                         arrival time                         -89.422    
  -------------------------------------------------------------------
                         slack                                 77.621    

Slack (MET) :             77.621ns  (required time - arrival time)
  Source:                 design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/LRCK_reg/C
                            (falling edge-triggered cell FDRE clocked by FPGA_AD_SCLK  {rise@0.000ns fall@81.380ns period=162.760ns})
  Destination:            design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/L_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by FPGA_AD_SCLK  {rise@0.000ns fall@81.380ns period=162.760ns})
  Path Group:             FPGA_AD_SCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (FPGA_AD_SCLK rise@162.760ns - FPGA_AD_SCLK fall@81.380ns)
  Data Path Delay:        3.321ns  (logic 0.489ns (14.723%)  route 2.832ns (85.277%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.331ns = ( 167.091 - 162.760 ) 
    Source Clock Delay      (SCD):    4.720ns = ( 86.100 - 81.380 ) 
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_AD_SCLK fall edge)
                                                     81.380    81.380 f  
    Y6                                                0.000    81.380 f  FPGA_AD_SCLK (IN)
                         net (fo=0)                   0.000    81.380    FPGA_AD_SCLK
    Y6                   IBUF (Prop_ibuf_I_O)         1.415    82.795 f  FPGA_AD_SCLK_IBUF_inst/O
                         net (fo=1, routed)           1.843    84.638    FPGA_AD_SCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085    84.723 f  FPGA_AD_SCLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.377    86.100    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/D[1]
    SLICE_X44Y78         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/LRCK_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y78         FDRE (Prop_fdre_C_Q)         0.384    86.484 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/LRCK_reg/Q
                         net (fo=4, routed)           1.059    87.544    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/LRCK
    SLICE_X41Y86         LUT2 (Prop_lut2_I0_O)        0.105    87.649 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/L_cnt[4]_i_1/O
                         net (fo=5, routed)           1.773    89.422    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/L_cnt[4]_i_1_n_0
    SLICE_X41Y84         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/L_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_AD_SCLK rise edge)
                                                    162.760   162.760 r  
    Y6                                                0.000   162.760 r  FPGA_AD_SCLK (IN)
                         net (fo=0)                   0.000   162.760    FPGA_AD_SCLK
    Y6                   IBUF (Prop_ibuf_I_O)         1.350   164.110 r  FPGA_AD_SCLK_IBUF_inst/O
                         net (fo=1, routed)           1.673   165.783    FPGA_AD_SCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   165.860 r  FPGA_AD_SCLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.231   167.091    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/D[1]
    SLICE_X41Y84         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/L_cnt_reg[1]/C
                         clock pessimism              0.340   167.430    
                         clock uncertainty           -0.035   167.395    
    SLICE_X41Y84         FDRE (Setup_fdre_C_R)       -0.352   167.043    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/L_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        167.043    
                         arrival time                         -89.422    
  -------------------------------------------------------------------
                         slack                                 77.621    

Slack (MET) :             77.621ns  (required time - arrival time)
  Source:                 design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/LRCK_reg/C
                            (falling edge-triggered cell FDRE clocked by FPGA_AD_SCLK  {rise@0.000ns fall@81.380ns period=162.760ns})
  Destination:            design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/L_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by FPGA_AD_SCLK  {rise@0.000ns fall@81.380ns period=162.760ns})
  Path Group:             FPGA_AD_SCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (FPGA_AD_SCLK rise@162.760ns - FPGA_AD_SCLK fall@81.380ns)
  Data Path Delay:        3.321ns  (logic 0.489ns (14.723%)  route 2.832ns (85.277%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.331ns = ( 167.091 - 162.760 ) 
    Source Clock Delay      (SCD):    4.720ns = ( 86.100 - 81.380 ) 
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_AD_SCLK fall edge)
                                                     81.380    81.380 f  
    Y6                                                0.000    81.380 f  FPGA_AD_SCLK (IN)
                         net (fo=0)                   0.000    81.380    FPGA_AD_SCLK
    Y6                   IBUF (Prop_ibuf_I_O)         1.415    82.795 f  FPGA_AD_SCLK_IBUF_inst/O
                         net (fo=1, routed)           1.843    84.638    FPGA_AD_SCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085    84.723 f  FPGA_AD_SCLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.377    86.100    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/D[1]
    SLICE_X44Y78         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/LRCK_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y78         FDRE (Prop_fdre_C_Q)         0.384    86.484 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/LRCK_reg/Q
                         net (fo=4, routed)           1.059    87.544    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/LRCK
    SLICE_X41Y86         LUT2 (Prop_lut2_I0_O)        0.105    87.649 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/L_cnt[4]_i_1/O
                         net (fo=5, routed)           1.773    89.422    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/L_cnt[4]_i_1_n_0
    SLICE_X41Y84         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/L_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_AD_SCLK rise edge)
                                                    162.760   162.760 r  
    Y6                                                0.000   162.760 r  FPGA_AD_SCLK (IN)
                         net (fo=0)                   0.000   162.760    FPGA_AD_SCLK
    Y6                   IBUF (Prop_ibuf_I_O)         1.350   164.110 r  FPGA_AD_SCLK_IBUF_inst/O
                         net (fo=1, routed)           1.673   165.783    FPGA_AD_SCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   165.860 r  FPGA_AD_SCLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.231   167.091    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/D[1]
    SLICE_X41Y84         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/L_cnt_reg[2]/C
                         clock pessimism              0.340   167.430    
                         clock uncertainty           -0.035   167.395    
    SLICE_X41Y84         FDRE (Setup_fdre_C_R)       -0.352   167.043    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/L_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                        167.043    
                         arrival time                         -89.422    
  -------------------------------------------------------------------
                         slack                                 77.621    

Slack (MET) :             77.621ns  (required time - arrival time)
  Source:                 design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/LRCK_reg/C
                            (falling edge-triggered cell FDRE clocked by FPGA_AD_SCLK  {rise@0.000ns fall@81.380ns period=162.760ns})
  Destination:            design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/L_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by FPGA_AD_SCLK  {rise@0.000ns fall@81.380ns period=162.760ns})
  Path Group:             FPGA_AD_SCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (FPGA_AD_SCLK rise@162.760ns - FPGA_AD_SCLK fall@81.380ns)
  Data Path Delay:        3.321ns  (logic 0.489ns (14.723%)  route 2.832ns (85.277%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.331ns = ( 167.091 - 162.760 ) 
    Source Clock Delay      (SCD):    4.720ns = ( 86.100 - 81.380 ) 
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_AD_SCLK fall edge)
                                                     81.380    81.380 f  
    Y6                                                0.000    81.380 f  FPGA_AD_SCLK (IN)
                         net (fo=0)                   0.000    81.380    FPGA_AD_SCLK
    Y6                   IBUF (Prop_ibuf_I_O)         1.415    82.795 f  FPGA_AD_SCLK_IBUF_inst/O
                         net (fo=1, routed)           1.843    84.638    FPGA_AD_SCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085    84.723 f  FPGA_AD_SCLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.377    86.100    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/D[1]
    SLICE_X44Y78         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/LRCK_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y78         FDRE (Prop_fdre_C_Q)         0.384    86.484 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/LRCK_reg/Q
                         net (fo=4, routed)           1.059    87.544    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/LRCK
    SLICE_X41Y86         LUT2 (Prop_lut2_I0_O)        0.105    87.649 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/L_cnt[4]_i_1/O
                         net (fo=5, routed)           1.773    89.422    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/L_cnt[4]_i_1_n_0
    SLICE_X41Y84         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/L_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_AD_SCLK rise edge)
                                                    162.760   162.760 r  
    Y6                                                0.000   162.760 r  FPGA_AD_SCLK (IN)
                         net (fo=0)                   0.000   162.760    FPGA_AD_SCLK
    Y6                   IBUF (Prop_ibuf_I_O)         1.350   164.110 r  FPGA_AD_SCLK_IBUF_inst/O
                         net (fo=1, routed)           1.673   165.783    FPGA_AD_SCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   165.860 r  FPGA_AD_SCLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.231   167.091    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/D[1]
    SLICE_X41Y84         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/L_cnt_reg[3]/C
                         clock pessimism              0.340   167.430    
                         clock uncertainty           -0.035   167.395    
    SLICE_X41Y84         FDRE (Setup_fdre_C_R)       -0.352   167.043    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/L_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                        167.043    
                         arrival time                         -89.422    
  -------------------------------------------------------------------
                         slack                                 77.621    

Slack (MET) :             77.621ns  (required time - arrival time)
  Source:                 design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/LRCK_reg/C
                            (falling edge-triggered cell FDRE clocked by FPGA_AD_SCLK  {rise@0.000ns fall@81.380ns period=162.760ns})
  Destination:            design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/L_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by FPGA_AD_SCLK  {rise@0.000ns fall@81.380ns period=162.760ns})
  Path Group:             FPGA_AD_SCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (FPGA_AD_SCLK rise@162.760ns - FPGA_AD_SCLK fall@81.380ns)
  Data Path Delay:        3.321ns  (logic 0.489ns (14.723%)  route 2.832ns (85.277%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.331ns = ( 167.091 - 162.760 ) 
    Source Clock Delay      (SCD):    4.720ns = ( 86.100 - 81.380 ) 
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_AD_SCLK fall edge)
                                                     81.380    81.380 f  
    Y6                                                0.000    81.380 f  FPGA_AD_SCLK (IN)
                         net (fo=0)                   0.000    81.380    FPGA_AD_SCLK
    Y6                   IBUF (Prop_ibuf_I_O)         1.415    82.795 f  FPGA_AD_SCLK_IBUF_inst/O
                         net (fo=1, routed)           1.843    84.638    FPGA_AD_SCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085    84.723 f  FPGA_AD_SCLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.377    86.100    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/D[1]
    SLICE_X44Y78         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/LRCK_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y78         FDRE (Prop_fdre_C_Q)         0.384    86.484 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/LRCK_reg/Q
                         net (fo=4, routed)           1.059    87.544    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/LRCK
    SLICE_X41Y86         LUT2 (Prop_lut2_I0_O)        0.105    87.649 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/L_cnt[4]_i_1/O
                         net (fo=5, routed)           1.773    89.422    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/L_cnt[4]_i_1_n_0
    SLICE_X41Y84         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/L_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_AD_SCLK rise edge)
                                                    162.760   162.760 r  
    Y6                                                0.000   162.760 r  FPGA_AD_SCLK (IN)
                         net (fo=0)                   0.000   162.760    FPGA_AD_SCLK
    Y6                   IBUF (Prop_ibuf_I_O)         1.350   164.110 r  FPGA_AD_SCLK_IBUF_inst/O
                         net (fo=1, routed)           1.673   165.783    FPGA_AD_SCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   165.860 r  FPGA_AD_SCLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.231   167.091    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/D[1]
    SLICE_X41Y84         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/L_cnt_reg[4]/C
                         clock pessimism              0.340   167.430    
                         clock uncertainty           -0.035   167.395    
    SLICE_X41Y84         FDRE (Setup_fdre_C_R)       -0.352   167.043    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/L_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                        167.043    
                         arrival time                         -89.422    
  -------------------------------------------------------------------
                         slack                                 77.621    

Slack (MET) :             77.717ns  (required time - arrival time)
  Source:                 design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/LRCK_reg/C
                            (falling edge-triggered cell FDRE clocked by FPGA_AD_SCLK  {rise@0.000ns fall@81.380ns period=162.760ns})
  Destination:            design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/R_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by FPGA_AD_SCLK  {rise@0.000ns fall@81.380ns period=162.760ns})
  Path Group:             FPGA_AD_SCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (FPGA_AD_SCLK rise@162.760ns - FPGA_AD_SCLK fall@81.380ns)
  Data Path Delay:        3.154ns  (logic 0.489ns (15.503%)  route 2.665ns (84.497%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.331ns = ( 167.091 - 162.760 ) 
    Source Clock Delay      (SCD):    4.720ns = ( 86.100 - 81.380 ) 
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_AD_SCLK fall edge)
                                                     81.380    81.380 f  
    Y6                                                0.000    81.380 f  FPGA_AD_SCLK (IN)
                         net (fo=0)                   0.000    81.380    FPGA_AD_SCLK
    Y6                   IBUF (Prop_ibuf_I_O)         1.415    82.795 f  FPGA_AD_SCLK_IBUF_inst/O
                         net (fo=1, routed)           1.843    84.638    FPGA_AD_SCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085    84.723 f  FPGA_AD_SCLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.377    86.100    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/D[1]
    SLICE_X44Y78         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/LRCK_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y78         FDRE (Prop_fdre_C_Q)         0.384    86.484 f  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/LRCK_reg/Q
                         net (fo=4, routed)           0.968    87.453    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/LRCK
    SLICE_X42Y86         LUT2 (Prop_lut2_I1_O)        0.105    87.558 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/R_cnt[4]_i_1/O
                         net (fo=5, routed)           1.697    89.255    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/R_cnt[4]_i_1_n_0
    SLICE_X42Y84         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/R_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_AD_SCLK rise edge)
                                                    162.760   162.760 r  
    Y6                                                0.000   162.760 r  FPGA_AD_SCLK (IN)
                         net (fo=0)                   0.000   162.760    FPGA_AD_SCLK
    Y6                   IBUF (Prop_ibuf_I_O)         1.350   164.110 r  FPGA_AD_SCLK_IBUF_inst/O
                         net (fo=1, routed)           1.673   165.783    FPGA_AD_SCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   165.860 r  FPGA_AD_SCLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.231   167.091    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/D[1]
    SLICE_X42Y84         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/R_cnt_reg[0]/C
                         clock pessimism              0.340   167.430    
                         clock uncertainty           -0.035   167.395    
    SLICE_X42Y84         FDRE (Setup_fdre_C_R)       -0.423   166.972    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/R_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                        166.972    
                         arrival time                         -89.255    
  -------------------------------------------------------------------
                         slack                                 77.717    

Slack (MET) :             77.717ns  (required time - arrival time)
  Source:                 design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/LRCK_reg/C
                            (falling edge-triggered cell FDRE clocked by FPGA_AD_SCLK  {rise@0.000ns fall@81.380ns period=162.760ns})
  Destination:            design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/R_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by FPGA_AD_SCLK  {rise@0.000ns fall@81.380ns period=162.760ns})
  Path Group:             FPGA_AD_SCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (FPGA_AD_SCLK rise@162.760ns - FPGA_AD_SCLK fall@81.380ns)
  Data Path Delay:        3.154ns  (logic 0.489ns (15.503%)  route 2.665ns (84.497%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.331ns = ( 167.091 - 162.760 ) 
    Source Clock Delay      (SCD):    4.720ns = ( 86.100 - 81.380 ) 
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_AD_SCLK fall edge)
                                                     81.380    81.380 f  
    Y6                                                0.000    81.380 f  FPGA_AD_SCLK (IN)
                         net (fo=0)                   0.000    81.380    FPGA_AD_SCLK
    Y6                   IBUF (Prop_ibuf_I_O)         1.415    82.795 f  FPGA_AD_SCLK_IBUF_inst/O
                         net (fo=1, routed)           1.843    84.638    FPGA_AD_SCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085    84.723 f  FPGA_AD_SCLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.377    86.100    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/D[1]
    SLICE_X44Y78         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/LRCK_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y78         FDRE (Prop_fdre_C_Q)         0.384    86.484 f  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/LRCK_reg/Q
                         net (fo=4, routed)           0.968    87.453    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/LRCK
    SLICE_X42Y86         LUT2 (Prop_lut2_I1_O)        0.105    87.558 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/R_cnt[4]_i_1/O
                         net (fo=5, routed)           1.697    89.255    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/R_cnt[4]_i_1_n_0
    SLICE_X42Y84         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/R_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_AD_SCLK rise edge)
                                                    162.760   162.760 r  
    Y6                                                0.000   162.760 r  FPGA_AD_SCLK (IN)
                         net (fo=0)                   0.000   162.760    FPGA_AD_SCLK
    Y6                   IBUF (Prop_ibuf_I_O)         1.350   164.110 r  FPGA_AD_SCLK_IBUF_inst/O
                         net (fo=1, routed)           1.673   165.783    FPGA_AD_SCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   165.860 r  FPGA_AD_SCLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.231   167.091    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/D[1]
    SLICE_X42Y84         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/R_cnt_reg[1]/C
                         clock pessimism              0.340   167.430    
                         clock uncertainty           -0.035   167.395    
    SLICE_X42Y84         FDRE (Setup_fdre_C_R)       -0.423   166.972    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/R_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        166.972    
                         arrival time                         -89.255    
  -------------------------------------------------------------------
                         slack                                 77.717    

Slack (MET) :             77.717ns  (required time - arrival time)
  Source:                 design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/LRCK_reg/C
                            (falling edge-triggered cell FDRE clocked by FPGA_AD_SCLK  {rise@0.000ns fall@81.380ns period=162.760ns})
  Destination:            design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/R_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by FPGA_AD_SCLK  {rise@0.000ns fall@81.380ns period=162.760ns})
  Path Group:             FPGA_AD_SCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (FPGA_AD_SCLK rise@162.760ns - FPGA_AD_SCLK fall@81.380ns)
  Data Path Delay:        3.154ns  (logic 0.489ns (15.503%)  route 2.665ns (84.497%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.331ns = ( 167.091 - 162.760 ) 
    Source Clock Delay      (SCD):    4.720ns = ( 86.100 - 81.380 ) 
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_AD_SCLK fall edge)
                                                     81.380    81.380 f  
    Y6                                                0.000    81.380 f  FPGA_AD_SCLK (IN)
                         net (fo=0)                   0.000    81.380    FPGA_AD_SCLK
    Y6                   IBUF (Prop_ibuf_I_O)         1.415    82.795 f  FPGA_AD_SCLK_IBUF_inst/O
                         net (fo=1, routed)           1.843    84.638    FPGA_AD_SCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085    84.723 f  FPGA_AD_SCLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.377    86.100    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/D[1]
    SLICE_X44Y78         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/LRCK_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y78         FDRE (Prop_fdre_C_Q)         0.384    86.484 f  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/LRCK_reg/Q
                         net (fo=4, routed)           0.968    87.453    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/LRCK
    SLICE_X42Y86         LUT2 (Prop_lut2_I1_O)        0.105    87.558 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/R_cnt[4]_i_1/O
                         net (fo=5, routed)           1.697    89.255    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/R_cnt[4]_i_1_n_0
    SLICE_X42Y84         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/R_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_AD_SCLK rise edge)
                                                    162.760   162.760 r  
    Y6                                                0.000   162.760 r  FPGA_AD_SCLK (IN)
                         net (fo=0)                   0.000   162.760    FPGA_AD_SCLK
    Y6                   IBUF (Prop_ibuf_I_O)         1.350   164.110 r  FPGA_AD_SCLK_IBUF_inst/O
                         net (fo=1, routed)           1.673   165.783    FPGA_AD_SCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   165.860 r  FPGA_AD_SCLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.231   167.091    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/D[1]
    SLICE_X42Y84         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/R_cnt_reg[2]/C
                         clock pessimism              0.340   167.430    
                         clock uncertainty           -0.035   167.395    
    SLICE_X42Y84         FDRE (Setup_fdre_C_R)       -0.423   166.972    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/R_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                        166.972    
                         arrival time                         -89.255    
  -------------------------------------------------------------------
                         slack                                 77.717    

Slack (MET) :             77.717ns  (required time - arrival time)
  Source:                 design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/LRCK_reg/C
                            (falling edge-triggered cell FDRE clocked by FPGA_AD_SCLK  {rise@0.000ns fall@81.380ns period=162.760ns})
  Destination:            design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/R_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by FPGA_AD_SCLK  {rise@0.000ns fall@81.380ns period=162.760ns})
  Path Group:             FPGA_AD_SCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (FPGA_AD_SCLK rise@162.760ns - FPGA_AD_SCLK fall@81.380ns)
  Data Path Delay:        3.154ns  (logic 0.489ns (15.503%)  route 2.665ns (84.497%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.331ns = ( 167.091 - 162.760 ) 
    Source Clock Delay      (SCD):    4.720ns = ( 86.100 - 81.380 ) 
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_AD_SCLK fall edge)
                                                     81.380    81.380 f  
    Y6                                                0.000    81.380 f  FPGA_AD_SCLK (IN)
                         net (fo=0)                   0.000    81.380    FPGA_AD_SCLK
    Y6                   IBUF (Prop_ibuf_I_O)         1.415    82.795 f  FPGA_AD_SCLK_IBUF_inst/O
                         net (fo=1, routed)           1.843    84.638    FPGA_AD_SCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085    84.723 f  FPGA_AD_SCLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.377    86.100    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/D[1]
    SLICE_X44Y78         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/LRCK_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y78         FDRE (Prop_fdre_C_Q)         0.384    86.484 f  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/LRCK_reg/Q
                         net (fo=4, routed)           0.968    87.453    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/LRCK
    SLICE_X42Y86         LUT2 (Prop_lut2_I1_O)        0.105    87.558 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/R_cnt[4]_i_1/O
                         net (fo=5, routed)           1.697    89.255    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/R_cnt[4]_i_1_n_0
    SLICE_X42Y84         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/R_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_AD_SCLK rise edge)
                                                    162.760   162.760 r  
    Y6                                                0.000   162.760 r  FPGA_AD_SCLK (IN)
                         net (fo=0)                   0.000   162.760    FPGA_AD_SCLK
    Y6                   IBUF (Prop_ibuf_I_O)         1.350   164.110 r  FPGA_AD_SCLK_IBUF_inst/O
                         net (fo=1, routed)           1.673   165.783    FPGA_AD_SCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   165.860 r  FPGA_AD_SCLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.231   167.091    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/D[1]
    SLICE_X42Y84         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/R_cnt_reg[3]/C
                         clock pessimism              0.340   167.430    
                         clock uncertainty           -0.035   167.395    
    SLICE_X42Y84         FDRE (Setup_fdre_C_R)       -0.423   166.972    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/R_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                        166.972    
                         arrival time                         -89.255    
  -------------------------------------------------------------------
                         slack                                 77.717    

Slack (MET) :             77.717ns  (required time - arrival time)
  Source:                 design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/LRCK_reg/C
                            (falling edge-triggered cell FDRE clocked by FPGA_AD_SCLK  {rise@0.000ns fall@81.380ns period=162.760ns})
  Destination:            design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/R_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by FPGA_AD_SCLK  {rise@0.000ns fall@81.380ns period=162.760ns})
  Path Group:             FPGA_AD_SCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (FPGA_AD_SCLK rise@162.760ns - FPGA_AD_SCLK fall@81.380ns)
  Data Path Delay:        3.154ns  (logic 0.489ns (15.503%)  route 2.665ns (84.497%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.331ns = ( 167.091 - 162.760 ) 
    Source Clock Delay      (SCD):    4.720ns = ( 86.100 - 81.380 ) 
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_AD_SCLK fall edge)
                                                     81.380    81.380 f  
    Y6                                                0.000    81.380 f  FPGA_AD_SCLK (IN)
                         net (fo=0)                   0.000    81.380    FPGA_AD_SCLK
    Y6                   IBUF (Prop_ibuf_I_O)         1.415    82.795 f  FPGA_AD_SCLK_IBUF_inst/O
                         net (fo=1, routed)           1.843    84.638    FPGA_AD_SCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085    84.723 f  FPGA_AD_SCLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.377    86.100    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/D[1]
    SLICE_X44Y78         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/LRCK_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y78         FDRE (Prop_fdre_C_Q)         0.384    86.484 f  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/LRCK_reg/Q
                         net (fo=4, routed)           0.968    87.453    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/LRCK
    SLICE_X42Y86         LUT2 (Prop_lut2_I1_O)        0.105    87.558 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/R_cnt[4]_i_1/O
                         net (fo=5, routed)           1.697    89.255    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/R_cnt[4]_i_1_n_0
    SLICE_X42Y84         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/R_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_AD_SCLK rise edge)
                                                    162.760   162.760 r  
    Y6                                                0.000   162.760 r  FPGA_AD_SCLK (IN)
                         net (fo=0)                   0.000   162.760    FPGA_AD_SCLK
    Y6                   IBUF (Prop_ibuf_I_O)         1.350   164.110 r  FPGA_AD_SCLK_IBUF_inst/O
                         net (fo=1, routed)           1.673   165.783    FPGA_AD_SCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   165.860 r  FPGA_AD_SCLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.231   167.091    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/D[1]
    SLICE_X42Y84         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/R_cnt_reg[4]/C
                         clock pessimism              0.340   167.430    
                         clock uncertainty           -0.035   167.395    
    SLICE_X42Y84         FDRE (Setup_fdre_C_R)       -0.423   166.972    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/R_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                        166.972    
                         arrival time                         -89.255    
  -------------------------------------------------------------------
                         slack                                 77.717    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by FPGA_AD_SCLK  {rise@0.000ns fall@81.380ns period=162.760ns})
  Destination:            design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_AD_SCLK  {rise@0.000ns fall@81.380ns period=162.760ns})
  Path Group:             FPGA_AD_SCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_AD_SCLK rise@0.000ns - FPGA_AD_SCLK rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.942%)  route 0.125ns (47.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_AD_SCLK rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  FPGA_AD_SCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_AD_SCLK
    Y6                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  FPGA_AD_SCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.915    FPGA_AD_SCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.941 r  FPGA_AD_SCLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.549     1.490    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/D[1]
    SLICE_X47Y79         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y79         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[12]/Q
                         net (fo=2, routed)           0.125     1.756    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg_n_0_[12]
    SLICE_X49Y79         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_AD_SCLK rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  FPGA_AD_SCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_AD_SCLK
    Y6                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  FPGA_AD_SCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.159    FPGA_AD_SCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.188 r  FPGA_AD_SCLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.815     2.003    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/D[1]
    SLICE_X49Y79         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[13]/C
                         clock pessimism             -0.481     1.522    
    SLICE_X49Y79         FDRE (Hold_fdre_C_D)         0.070     1.592    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by FPGA_AD_SCLK  {rise@0.000ns fall@81.380ns period=162.760ns})
  Destination:            design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_AD_SCLK  {rise@0.000ns fall@81.380ns period=162.760ns})
  Path Group:             FPGA_AD_SCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_AD_SCLK rise@0.000ns - FPGA_AD_SCLK rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.388%)  route 0.128ns (47.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_AD_SCLK rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  FPGA_AD_SCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_AD_SCLK
    Y6                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  FPGA_AD_SCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.915    FPGA_AD_SCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.941 r  FPGA_AD_SCLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.549     1.490    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/D[1]
    SLICE_X45Y79         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y79         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[19]/Q
                         net (fo=2, routed)           0.128     1.759    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg_n_0_[19]
    SLICE_X49Y79         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_AD_SCLK rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  FPGA_AD_SCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_AD_SCLK
    Y6                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  FPGA_AD_SCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.159    FPGA_AD_SCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.188 r  FPGA_AD_SCLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.815     2.003    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/D[1]
    SLICE_X49Y79         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[20]/C
                         clock pessimism             -0.481     1.522    
    SLICE_X49Y79         FDRE (Hold_fdre_C_D)         0.066     1.588    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by FPGA_AD_SCLK  {rise@0.000ns fall@81.380ns period=162.760ns})
  Destination:            design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_AD_SCLK  {rise@0.000ns fall@81.380ns period=162.760ns})
  Path Group:             FPGA_AD_SCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_AD_SCLK rise@0.000ns - FPGA_AD_SCLK rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.985%)  route 0.125ns (47.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_AD_SCLK rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  FPGA_AD_SCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_AD_SCLK
    Y6                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  FPGA_AD_SCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.915    FPGA_AD_SCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.941 r  FPGA_AD_SCLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.548     1.489    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/D[1]
    SLICE_X49Y79         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y79         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[13]/Q
                         net (fo=2, routed)           0.125     1.755    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg_n_0_[13]
    SLICE_X48Y78         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_AD_SCLK rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  FPGA_AD_SCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_AD_SCLK
    Y6                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  FPGA_AD_SCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.159    FPGA_AD_SCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.188 r  FPGA_AD_SCLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.814     2.002    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/D[1]
    SLICE_X48Y78         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[14]/C
                         clock pessimism             -0.500     1.502    
    SLICE_X48Y78         FDRE (Hold_fdre_C_D)         0.070     1.572    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by FPGA_AD_SCLK  {rise@0.000ns fall@81.380ns period=162.760ns})
  Destination:            design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_AD_SCLK  {rise@0.000ns fall@81.380ns period=162.760ns})
  Path Group:             FPGA_AD_SCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_AD_SCLK rise@0.000ns - FPGA_AD_SCLK rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.743%)  route 0.120ns (42.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_AD_SCLK rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  FPGA_AD_SCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_AD_SCLK
    Y6                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  FPGA_AD_SCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.915    FPGA_AD_SCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.941 r  FPGA_AD_SCLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.548     1.489    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/D[1]
    SLICE_X46Y78         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y78         FDRE (Prop_fdre_C_Q)         0.164     1.653 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[16]/Q
                         net (fo=2, routed)           0.120     1.773    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg_n_0_[16]
    SLICE_X47Y79         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_AD_SCLK rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  FPGA_AD_SCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_AD_SCLK
    Y6                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  FPGA_AD_SCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.159    FPGA_AD_SCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.188 r  FPGA_AD_SCLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.815     2.003    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/D[1]
    SLICE_X47Y79         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[17]/C
                         clock pessimism             -0.499     1.504    
    SLICE_X47Y79         FDRE (Hold_fdre_C_D)         0.070     1.574    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by FPGA_AD_SCLK  {rise@0.000ns fall@81.380ns period=162.760ns})
  Destination:            design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_AD_SCLK  {rise@0.000ns fall@81.380ns period=162.760ns})
  Path Group:             FPGA_AD_SCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_AD_SCLK rise@0.000ns - FPGA_AD_SCLK rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.322%)  route 0.122ns (42.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_AD_SCLK rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  FPGA_AD_SCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_AD_SCLK
    Y6                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  FPGA_AD_SCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.915    FPGA_AD_SCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.941 r  FPGA_AD_SCLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.548     1.489    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/D[1]
    SLICE_X46Y78         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y78         FDRE (Prop_fdre_C_Q)         0.164     1.653 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[11]/Q
                         net (fo=2, routed)           0.122     1.775    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg_n_0_[11]
    SLICE_X47Y79         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_AD_SCLK rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  FPGA_AD_SCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_AD_SCLK
    Y6                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  FPGA_AD_SCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.159    FPGA_AD_SCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.188 r  FPGA_AD_SCLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.815     2.003    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/D[1]
    SLICE_X47Y79         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[12]/C
                         clock pessimism             -0.499     1.504    
    SLICE_X47Y79         FDRE (Hold_fdre_C_D)         0.066     1.570    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by FPGA_AD_SCLK  {rise@0.000ns fall@81.380ns period=162.760ns})
  Destination:            design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_AD_SCLK  {rise@0.000ns fall@81.380ns period=162.760ns})
  Path Group:             FPGA_AD_SCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_AD_SCLK rise@0.000ns - FPGA_AD_SCLK rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.845%)  route 0.111ns (44.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_AD_SCLK rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  FPGA_AD_SCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_AD_SCLK
    Y6                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  FPGA_AD_SCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.915    FPGA_AD_SCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.941 r  FPGA_AD_SCLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.550     1.491    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/D[1]
    SLICE_X47Y80         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data2_reg[14]/Q
                         net (fo=2, routed)           0.111     1.744    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data2_reg_n_0_[14]
    SLICE_X47Y80         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_AD_SCLK rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  FPGA_AD_SCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_AD_SCLK
    Y6                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  FPGA_AD_SCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.159    FPGA_AD_SCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.188 r  FPGA_AD_SCLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.816     2.004    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/D[1]
    SLICE_X47Y80         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data2_reg[15]/C
                         clock pessimism             -0.513     1.491    
    SLICE_X47Y80         FDRE (Hold_fdre_C_D)         0.047     1.538    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data2_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data2_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by FPGA_AD_SCLK  {rise@0.000ns fall@81.380ns period=162.760ns})
  Destination:            design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_AD_SCLK  {rise@0.000ns fall@81.380ns period=162.760ns})
  Path Group:             FPGA_AD_SCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_AD_SCLK rise@0.000ns - FPGA_AD_SCLK rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.881%)  route 0.173ns (55.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_AD_SCLK rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  FPGA_AD_SCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_AD_SCLK
    Y6                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  FPGA_AD_SCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.915    FPGA_AD_SCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.941 r  FPGA_AD_SCLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.549     1.490    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/D[1]
    SLICE_X48Y80         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data2_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y80         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data2_reg[21]/Q
                         net (fo=2, routed)           0.173     1.804    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data2_reg_n_0_[21]
    SLICE_X45Y80         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_AD_SCLK rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  FPGA_AD_SCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_AD_SCLK
    Y6                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  FPGA_AD_SCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.159    FPGA_AD_SCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.188 r  FPGA_AD_SCLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.816     2.004    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/D[1]
    SLICE_X45Y80         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data2_reg[22]/C
                         clock pessimism             -0.481     1.523    
    SLICE_X45Y80         FDRE (Hold_fdre_C_D)         0.070     1.593    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data2_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data2_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by FPGA_AD_SCLK  {rise@0.000ns fall@81.380ns period=162.760ns})
  Destination:            design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data2_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_AD_SCLK  {rise@0.000ns fall@81.380ns period=162.760ns})
  Path Group:             FPGA_AD_SCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_AD_SCLK rise@0.000ns - FPGA_AD_SCLK rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.172%)  route 0.152ns (51.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_AD_SCLK rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  FPGA_AD_SCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_AD_SCLK
    Y6                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  FPGA_AD_SCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.915    FPGA_AD_SCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.941 r  FPGA_AD_SCLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.550     1.491    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/D[1]
    SLICE_X47Y80         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data2_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data2_reg[17]/Q
                         net (fo=2, routed)           0.152     1.784    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data2_reg_n_0_[17]
    SLICE_X47Y80         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data2_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_AD_SCLK rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  FPGA_AD_SCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_AD_SCLK
    Y6                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  FPGA_AD_SCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.159    FPGA_AD_SCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.188 r  FPGA_AD_SCLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.816     2.004    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/D[1]
    SLICE_X47Y80         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data2_reg[18]/C
                         clock pessimism             -0.513     1.491    
    SLICE_X47Y80         FDRE (Hold_fdre_C_D)         0.075     1.566    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data2_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data2_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by FPGA_AD_SCLK  {rise@0.000ns fall@81.380ns period=162.760ns})
  Destination:            design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_AD_SCLK  {rise@0.000ns fall@81.380ns period=162.760ns})
  Path Group:             FPGA_AD_SCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_AD_SCLK rise@0.000ns - FPGA_AD_SCLK rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.623%)  route 0.168ns (54.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_AD_SCLK rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  FPGA_AD_SCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_AD_SCLK
    Y6                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  FPGA_AD_SCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.915    FPGA_AD_SCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.941 r  FPGA_AD_SCLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.550     1.491    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/D[1]
    SLICE_X45Y80         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data2_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data2_reg[22]/Q
                         net (fo=2, routed)           0.168     1.800    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data2_reg_n_0_[22]
    SLICE_X47Y80         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_AD_SCLK rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  FPGA_AD_SCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_AD_SCLK
    Y6                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  FPGA_AD_SCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.159    FPGA_AD_SCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.188 r  FPGA_AD_SCLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.816     2.004    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/D[1]
    SLICE_X47Y80         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data2_reg[23]/C
                         clock pessimism             -0.499     1.505    
    SLICE_X47Y80         FDRE (Hold_fdre_C_D)         0.076     1.581    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data2_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by FPGA_AD_SCLK  {rise@0.000ns fall@81.380ns period=162.760ns})
  Destination:            design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_AD_SCLK  {rise@0.000ns fall@81.380ns period=162.760ns})
  Path Group:             FPGA_AD_SCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_AD_SCLK rise@0.000ns - FPGA_AD_SCLK rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.891%)  route 0.119ns (42.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_AD_SCLK rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  FPGA_AD_SCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_AD_SCLK
    Y6                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  FPGA_AD_SCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.915    FPGA_AD_SCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.941 r  FPGA_AD_SCLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.550     1.491    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/D[1]
    SLICE_X46Y80         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDRE (Prop_fdre_C_Q)         0.164     1.655 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data2_reg[3]/Q
                         net (fo=2, routed)           0.119     1.774    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data2_reg_n_0_[3]
    SLICE_X46Y80         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_AD_SCLK rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  FPGA_AD_SCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_AD_SCLK
    Y6                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  FPGA_AD_SCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.159    FPGA_AD_SCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.188 r  FPGA_AD_SCLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.816     2.004    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/D[1]
    SLICE_X46Y80         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data2_reg[4]/C
                         clock pessimism             -0.513     1.491    
    SLICE_X46Y80         FDRE (Hold_fdre_C_D)         0.060     1.551    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.223    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FPGA_AD_SCLK
Waveform(ns):       { 0.000 81.380 }
Period(ns):         162.760
Sources:            { FPGA_AD_SCLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         162.760     161.168    BUFGCTRL_X0Y4  FPGA_AD_SCLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         162.760     161.760    SLICE_X47Y79   design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         162.760     161.760    SLICE_X46Y78   design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         162.760     161.760    SLICE_X46Y78   design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         162.760     161.760    SLICE_X47Y79   design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         162.760     161.760    SLICE_X49Y79   design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         162.760     161.760    SLICE_X48Y78   design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         162.760     161.760    SLICE_X46Y78   design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         162.760     161.760    SLICE_X46Y78   design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         162.760     161.760    SLICE_X47Y79   design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         81.380      80.880     SLICE_X46Y78   design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         81.380      80.880     SLICE_X46Y78   design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         81.380      80.880     SLICE_X46Y78   design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         81.380      80.880     SLICE_X46Y78   design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         81.380      80.880     SLICE_X46Y78   design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         81.380      80.880     SLICE_X46Y78   design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         81.380      80.880     SLICE_X46Y78   design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         81.380      80.880     SLICE_X49Y80   design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data2_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         81.380      80.880     SLICE_X49Y80   design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data2_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         81.380      80.880     SLICE_X49Y80   design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data2_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         81.380      80.880     SLICE_X47Y79   design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         81.380      80.880     SLICE_X46Y78   design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         81.380      80.880     SLICE_X46Y78   design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         81.380      80.880     SLICE_X47Y79   design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         81.380      80.880     SLICE_X49Y79   design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         81.380      80.880     SLICE_X48Y78   design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         81.380      80.880     SLICE_X46Y78   design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         81.380      80.880     SLICE_X46Y78   design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         81.380      80.880     SLICE_X47Y79   design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         81.380      80.880     SLICE_X45Y79   design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          970  Failing Endpoints,  Worst Slack       -2.062ns,  Total Violation     -759.679ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.336ns,  Total Violation       -0.336ns
PW    :            0  Failing Endpoints,  Worst Slack        2.244ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.062ns  (required time - arrival time)
  Source:                 design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/mcu2fpga_ad_data_num_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_addr_buf_reg_reg[35]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.749ns  (clk_fpga_0 rise@6.749ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.467ns  (logic 3.449ns (40.736%)  route 5.018ns (59.264%))
  Logic Levels:           12  (CARRY4=5 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.300ns = ( 9.049 - 6.749 ) 
    Source Clock Delay      (SCD):    2.466ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.387     2.466    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/s00_axi_aclk
    SLICE_X36Y61         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/mcu2fpga_ad_data_num_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y61         FDRE (Prop_fdre_C_Q)         0.433     2.899 f  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/mcu2fpga_ad_data_num_reg[24]/Q
                         net (fo=13, routed)          0.364     3.263    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_addr_d3[26]
    SLICE_X36Y60         LUT1 (Prop_lut1_I0_O)        0.105     3.368 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/send_axi_addr_buf[92]_i_3/O
                         net (fo=1, routed)           0.000     3.368    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/send_axi_addr_buf[92]_i_3_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.480     3.848 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/send_axi_addr_buf_reg[92]_i_2/O[2]
                         net (fo=3, routed)           0.497     4.345    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/IsBufMax_return10[27]
    SLICE_X36Y58         LUT2 (Prop_lut2_I0_O)        0.244     4.589 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg[95]_i_180/O
                         net (fo=1, routed)           0.000     4.589    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg[95]_i_180_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.480     5.069 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg_reg[95]_i_138/O[2]
                         net (fo=4, routed)           0.458     5.527    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg_reg[95]_i_138_n_5
    SLICE_X39Y58         LUT5 (Prop_lut5_I4_O)        0.244     5.771 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg[95]_i_78/O
                         net (fo=2, routed)           0.678     6.449    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg[95]_i_78_n_0
    SLICE_X34Y58         LUT6 (Prop_lut6_I0_O)        0.105     6.554 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg[95]_i_82/O
                         net (fo=1, routed)           0.000     6.554    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg[95]_i_82_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     6.868 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg_reg[95]_i_44/CO[3]
                         net (fo=1, routed)           0.000     6.868    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg_reg[95]_i_44_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     7.125 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg_reg[95]_i_43/O[1]
                         net (fo=6, routed)           0.737     7.862    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/IsBufMax_return4[31]
    SLICE_X33Y55         LUT4 (Prop_lut4_I0_O)        0.245     8.107 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg[95]_i_21/O
                         net (fo=1, routed)           0.000     8.107    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg[95]_i_21_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.439 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg_reg[95]_i_4/CO[3]
                         net (fo=2, routed)           0.915     9.354    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg_reg[95]_i_4_n_0
    SLICE_X32Y60         LUT6 (Prop_lut6_I3_O)        0.105     9.459 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg[95]_i_1/O
                         net (fo=136, routed)         0.489     9.947    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg
    SLICE_X33Y60         LUT2 (Prop_lut2_I0_O)        0.105    10.052 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_addr_buf_reg[63]_i_1/O
                         net (fo=57, routed)          0.880    10.933    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_addr_buf_reg[63]_i_1_n_0
    SLICE_X29Y49         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_addr_buf_reg_reg[35]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.749     6.749 r  
    PS7_X0Y0             PS7                          0.000     6.749 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     7.655    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.732 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.318     9.049    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/s00_axi_aclk
    SLICE_X29Y49         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_addr_buf_reg_reg[35]/C
                         clock pessimism              0.097     9.146    
                         clock uncertainty           -0.107     9.039    
    SLICE_X29Y49         FDRE (Setup_fdre_C_CE)      -0.168     8.871    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_addr_buf_reg_reg[35]
  -------------------------------------------------------------------
                         required time                          8.871    
                         arrival time                         -10.933    
  -------------------------------------------------------------------
                         slack                                 -2.062    

Slack (VIOLATED) :        -2.062ns  (required time - arrival time)
  Source:                 design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/mcu2fpga_ad_data_num_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_addr_buf_reg_reg[36]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.749ns  (clk_fpga_0 rise@6.749ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.467ns  (logic 3.449ns (40.736%)  route 5.018ns (59.264%))
  Logic Levels:           12  (CARRY4=5 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.300ns = ( 9.049 - 6.749 ) 
    Source Clock Delay      (SCD):    2.466ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.387     2.466    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/s00_axi_aclk
    SLICE_X36Y61         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/mcu2fpga_ad_data_num_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y61         FDRE (Prop_fdre_C_Q)         0.433     2.899 f  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/mcu2fpga_ad_data_num_reg[24]/Q
                         net (fo=13, routed)          0.364     3.263    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_addr_d3[26]
    SLICE_X36Y60         LUT1 (Prop_lut1_I0_O)        0.105     3.368 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/send_axi_addr_buf[92]_i_3/O
                         net (fo=1, routed)           0.000     3.368    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/send_axi_addr_buf[92]_i_3_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.480     3.848 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/send_axi_addr_buf_reg[92]_i_2/O[2]
                         net (fo=3, routed)           0.497     4.345    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/IsBufMax_return10[27]
    SLICE_X36Y58         LUT2 (Prop_lut2_I0_O)        0.244     4.589 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg[95]_i_180/O
                         net (fo=1, routed)           0.000     4.589    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg[95]_i_180_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.480     5.069 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg_reg[95]_i_138/O[2]
                         net (fo=4, routed)           0.458     5.527    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg_reg[95]_i_138_n_5
    SLICE_X39Y58         LUT5 (Prop_lut5_I4_O)        0.244     5.771 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg[95]_i_78/O
                         net (fo=2, routed)           0.678     6.449    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg[95]_i_78_n_0
    SLICE_X34Y58         LUT6 (Prop_lut6_I0_O)        0.105     6.554 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg[95]_i_82/O
                         net (fo=1, routed)           0.000     6.554    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg[95]_i_82_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     6.868 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg_reg[95]_i_44/CO[3]
                         net (fo=1, routed)           0.000     6.868    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg_reg[95]_i_44_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     7.125 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg_reg[95]_i_43/O[1]
                         net (fo=6, routed)           0.737     7.862    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/IsBufMax_return4[31]
    SLICE_X33Y55         LUT4 (Prop_lut4_I0_O)        0.245     8.107 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg[95]_i_21/O
                         net (fo=1, routed)           0.000     8.107    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg[95]_i_21_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.439 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg_reg[95]_i_4/CO[3]
                         net (fo=2, routed)           0.915     9.354    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg_reg[95]_i_4_n_0
    SLICE_X32Y60         LUT6 (Prop_lut6_I3_O)        0.105     9.459 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg[95]_i_1/O
                         net (fo=136, routed)         0.489     9.947    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg
    SLICE_X33Y60         LUT2 (Prop_lut2_I0_O)        0.105    10.052 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_addr_buf_reg[63]_i_1/O
                         net (fo=57, routed)          0.880    10.933    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_addr_buf_reg[63]_i_1_n_0
    SLICE_X29Y49         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_addr_buf_reg_reg[36]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.749     6.749 r  
    PS7_X0Y0             PS7                          0.000     6.749 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     7.655    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.732 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.318     9.049    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/s00_axi_aclk
    SLICE_X29Y49         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_addr_buf_reg_reg[36]/C
                         clock pessimism              0.097     9.146    
                         clock uncertainty           -0.107     9.039    
    SLICE_X29Y49         FDRE (Setup_fdre_C_CE)      -0.168     8.871    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_addr_buf_reg_reg[36]
  -------------------------------------------------------------------
                         required time                          8.871    
                         arrival time                         -10.933    
  -------------------------------------------------------------------
                         slack                                 -2.062    

Slack (VIOLATED) :        -2.062ns  (required time - arrival time)
  Source:                 design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/mcu2fpga_ad_data_num_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_addr_buf_reg_reg[38]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.749ns  (clk_fpga_0 rise@6.749ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.467ns  (logic 3.449ns (40.736%)  route 5.018ns (59.264%))
  Logic Levels:           12  (CARRY4=5 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.300ns = ( 9.049 - 6.749 ) 
    Source Clock Delay      (SCD):    2.466ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.387     2.466    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/s00_axi_aclk
    SLICE_X36Y61         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/mcu2fpga_ad_data_num_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y61         FDRE (Prop_fdre_C_Q)         0.433     2.899 f  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/mcu2fpga_ad_data_num_reg[24]/Q
                         net (fo=13, routed)          0.364     3.263    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_addr_d3[26]
    SLICE_X36Y60         LUT1 (Prop_lut1_I0_O)        0.105     3.368 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/send_axi_addr_buf[92]_i_3/O
                         net (fo=1, routed)           0.000     3.368    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/send_axi_addr_buf[92]_i_3_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.480     3.848 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/send_axi_addr_buf_reg[92]_i_2/O[2]
                         net (fo=3, routed)           0.497     4.345    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/IsBufMax_return10[27]
    SLICE_X36Y58         LUT2 (Prop_lut2_I0_O)        0.244     4.589 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg[95]_i_180/O
                         net (fo=1, routed)           0.000     4.589    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg[95]_i_180_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.480     5.069 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg_reg[95]_i_138/O[2]
                         net (fo=4, routed)           0.458     5.527    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg_reg[95]_i_138_n_5
    SLICE_X39Y58         LUT5 (Prop_lut5_I4_O)        0.244     5.771 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg[95]_i_78/O
                         net (fo=2, routed)           0.678     6.449    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg[95]_i_78_n_0
    SLICE_X34Y58         LUT6 (Prop_lut6_I0_O)        0.105     6.554 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg[95]_i_82/O
                         net (fo=1, routed)           0.000     6.554    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg[95]_i_82_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     6.868 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg_reg[95]_i_44/CO[3]
                         net (fo=1, routed)           0.000     6.868    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg_reg[95]_i_44_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     7.125 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg_reg[95]_i_43/O[1]
                         net (fo=6, routed)           0.737     7.862    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/IsBufMax_return4[31]
    SLICE_X33Y55         LUT4 (Prop_lut4_I0_O)        0.245     8.107 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg[95]_i_21/O
                         net (fo=1, routed)           0.000     8.107    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg[95]_i_21_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.439 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg_reg[95]_i_4/CO[3]
                         net (fo=2, routed)           0.915     9.354    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg_reg[95]_i_4_n_0
    SLICE_X32Y60         LUT6 (Prop_lut6_I3_O)        0.105     9.459 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg[95]_i_1/O
                         net (fo=136, routed)         0.489     9.947    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg
    SLICE_X33Y60         LUT2 (Prop_lut2_I0_O)        0.105    10.052 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_addr_buf_reg[63]_i_1/O
                         net (fo=57, routed)          0.880    10.933    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_addr_buf_reg[63]_i_1_n_0
    SLICE_X29Y49         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_addr_buf_reg_reg[38]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.749     6.749 r  
    PS7_X0Y0             PS7                          0.000     6.749 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     7.655    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.732 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.318     9.049    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/s00_axi_aclk
    SLICE_X29Y49         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_addr_buf_reg_reg[38]/C
                         clock pessimism              0.097     9.146    
                         clock uncertainty           -0.107     9.039    
    SLICE_X29Y49         FDRE (Setup_fdre_C_CE)      -0.168     8.871    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_addr_buf_reg_reg[38]
  -------------------------------------------------------------------
                         required time                          8.871    
                         arrival time                         -10.933    
  -------------------------------------------------------------------
                         slack                                 -2.062    

Slack (VIOLATED) :        -2.062ns  (required time - arrival time)
  Source:                 design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/mcu2fpga_ad_data_num_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_addr_buf_reg_reg[39]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.749ns  (clk_fpga_0 rise@6.749ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.467ns  (logic 3.449ns (40.736%)  route 5.018ns (59.264%))
  Logic Levels:           12  (CARRY4=5 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.300ns = ( 9.049 - 6.749 ) 
    Source Clock Delay      (SCD):    2.466ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.387     2.466    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/s00_axi_aclk
    SLICE_X36Y61         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/mcu2fpga_ad_data_num_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y61         FDRE (Prop_fdre_C_Q)         0.433     2.899 f  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/mcu2fpga_ad_data_num_reg[24]/Q
                         net (fo=13, routed)          0.364     3.263    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_addr_d3[26]
    SLICE_X36Y60         LUT1 (Prop_lut1_I0_O)        0.105     3.368 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/send_axi_addr_buf[92]_i_3/O
                         net (fo=1, routed)           0.000     3.368    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/send_axi_addr_buf[92]_i_3_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.480     3.848 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/send_axi_addr_buf_reg[92]_i_2/O[2]
                         net (fo=3, routed)           0.497     4.345    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/IsBufMax_return10[27]
    SLICE_X36Y58         LUT2 (Prop_lut2_I0_O)        0.244     4.589 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg[95]_i_180/O
                         net (fo=1, routed)           0.000     4.589    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg[95]_i_180_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.480     5.069 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg_reg[95]_i_138/O[2]
                         net (fo=4, routed)           0.458     5.527    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg_reg[95]_i_138_n_5
    SLICE_X39Y58         LUT5 (Prop_lut5_I4_O)        0.244     5.771 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg[95]_i_78/O
                         net (fo=2, routed)           0.678     6.449    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg[95]_i_78_n_0
    SLICE_X34Y58         LUT6 (Prop_lut6_I0_O)        0.105     6.554 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg[95]_i_82/O
                         net (fo=1, routed)           0.000     6.554    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg[95]_i_82_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     6.868 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg_reg[95]_i_44/CO[3]
                         net (fo=1, routed)           0.000     6.868    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg_reg[95]_i_44_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     7.125 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg_reg[95]_i_43/O[1]
                         net (fo=6, routed)           0.737     7.862    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/IsBufMax_return4[31]
    SLICE_X33Y55         LUT4 (Prop_lut4_I0_O)        0.245     8.107 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg[95]_i_21/O
                         net (fo=1, routed)           0.000     8.107    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg[95]_i_21_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.439 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg_reg[95]_i_4/CO[3]
                         net (fo=2, routed)           0.915     9.354    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg_reg[95]_i_4_n_0
    SLICE_X32Y60         LUT6 (Prop_lut6_I3_O)        0.105     9.459 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg[95]_i_1/O
                         net (fo=136, routed)         0.489     9.947    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg
    SLICE_X33Y60         LUT2 (Prop_lut2_I0_O)        0.105    10.052 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_addr_buf_reg[63]_i_1/O
                         net (fo=57, routed)          0.880    10.933    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_addr_buf_reg[63]_i_1_n_0
    SLICE_X29Y49         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_addr_buf_reg_reg[39]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.749     6.749 r  
    PS7_X0Y0             PS7                          0.000     6.749 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     7.655    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.732 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.318     9.049    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/s00_axi_aclk
    SLICE_X29Y49         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_addr_buf_reg_reg[39]/C
                         clock pessimism              0.097     9.146    
                         clock uncertainty           -0.107     9.039    
    SLICE_X29Y49         FDRE (Setup_fdre_C_CE)      -0.168     8.871    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_addr_buf_reg_reg[39]
  -------------------------------------------------------------------
                         required time                          8.871    
                         arrival time                         -10.933    
  -------------------------------------------------------------------
                         slack                                 -2.062    

Slack (VIOLATED) :        -2.062ns  (required time - arrival time)
  Source:                 design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/mcu2fpga_ad_data_num_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_addr_buf_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.749ns  (clk_fpga_0 rise@6.749ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.467ns  (logic 3.449ns (40.736%)  route 5.018ns (59.264%))
  Logic Levels:           12  (CARRY4=5 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.300ns = ( 9.049 - 6.749 ) 
    Source Clock Delay      (SCD):    2.466ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.387     2.466    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/s00_axi_aclk
    SLICE_X36Y61         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/mcu2fpga_ad_data_num_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y61         FDRE (Prop_fdre_C_Q)         0.433     2.899 f  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/mcu2fpga_ad_data_num_reg[24]/Q
                         net (fo=13, routed)          0.364     3.263    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_addr_d3[26]
    SLICE_X36Y60         LUT1 (Prop_lut1_I0_O)        0.105     3.368 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/send_axi_addr_buf[92]_i_3/O
                         net (fo=1, routed)           0.000     3.368    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/send_axi_addr_buf[92]_i_3_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.480     3.848 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/send_axi_addr_buf_reg[92]_i_2/O[2]
                         net (fo=3, routed)           0.497     4.345    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/IsBufMax_return10[27]
    SLICE_X36Y58         LUT2 (Prop_lut2_I0_O)        0.244     4.589 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg[95]_i_180/O
                         net (fo=1, routed)           0.000     4.589    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg[95]_i_180_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.480     5.069 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg_reg[95]_i_138/O[2]
                         net (fo=4, routed)           0.458     5.527    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg_reg[95]_i_138_n_5
    SLICE_X39Y58         LUT5 (Prop_lut5_I4_O)        0.244     5.771 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg[95]_i_78/O
                         net (fo=2, routed)           0.678     6.449    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg[95]_i_78_n_0
    SLICE_X34Y58         LUT6 (Prop_lut6_I0_O)        0.105     6.554 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg[95]_i_82/O
                         net (fo=1, routed)           0.000     6.554    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg[95]_i_82_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     6.868 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg_reg[95]_i_44/CO[3]
                         net (fo=1, routed)           0.000     6.868    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg_reg[95]_i_44_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     7.125 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg_reg[95]_i_43/O[1]
                         net (fo=6, routed)           0.737     7.862    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/IsBufMax_return4[31]
    SLICE_X33Y55         LUT4 (Prop_lut4_I0_O)        0.245     8.107 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg[95]_i_21/O
                         net (fo=1, routed)           0.000     8.107    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg[95]_i_21_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.439 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg_reg[95]_i_4/CO[3]
                         net (fo=2, routed)           0.915     9.354    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg_reg[95]_i_4_n_0
    SLICE_X32Y60         LUT6 (Prop_lut6_I3_O)        0.105     9.459 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg[95]_i_1/O
                         net (fo=136, routed)         0.489     9.947    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg
    SLICE_X33Y60         LUT2 (Prop_lut2_I0_O)        0.105    10.052 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_addr_buf_reg[63]_i_1/O
                         net (fo=57, routed)          0.880    10.933    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_addr_buf_reg[63]_i_1_n_0
    SLICE_X29Y49         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_addr_buf_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.749     6.749 r  
    PS7_X0Y0             PS7                          0.000     6.749 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     7.655    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.732 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.318     9.049    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/s00_axi_aclk
    SLICE_X29Y49         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_addr_buf_reg_reg[4]/C
                         clock pessimism              0.097     9.146    
                         clock uncertainty           -0.107     9.039    
    SLICE_X29Y49         FDRE (Setup_fdre_C_CE)      -0.168     8.871    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_addr_buf_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          8.871    
                         arrival time                         -10.933    
  -------------------------------------------------------------------
                         slack                                 -2.062    

Slack (VIOLATED) :        -2.062ns  (required time - arrival time)
  Source:                 design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/mcu2fpga_ad_data_num_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_addr_buf_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.749ns  (clk_fpga_0 rise@6.749ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.467ns  (logic 3.449ns (40.736%)  route 5.018ns (59.264%))
  Logic Levels:           12  (CARRY4=5 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.300ns = ( 9.049 - 6.749 ) 
    Source Clock Delay      (SCD):    2.466ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.387     2.466    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/s00_axi_aclk
    SLICE_X36Y61         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/mcu2fpga_ad_data_num_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y61         FDRE (Prop_fdre_C_Q)         0.433     2.899 f  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/mcu2fpga_ad_data_num_reg[24]/Q
                         net (fo=13, routed)          0.364     3.263    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_addr_d3[26]
    SLICE_X36Y60         LUT1 (Prop_lut1_I0_O)        0.105     3.368 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/send_axi_addr_buf[92]_i_3/O
                         net (fo=1, routed)           0.000     3.368    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/send_axi_addr_buf[92]_i_3_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.480     3.848 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/send_axi_addr_buf_reg[92]_i_2/O[2]
                         net (fo=3, routed)           0.497     4.345    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/IsBufMax_return10[27]
    SLICE_X36Y58         LUT2 (Prop_lut2_I0_O)        0.244     4.589 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg[95]_i_180/O
                         net (fo=1, routed)           0.000     4.589    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg[95]_i_180_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.480     5.069 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg_reg[95]_i_138/O[2]
                         net (fo=4, routed)           0.458     5.527    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg_reg[95]_i_138_n_5
    SLICE_X39Y58         LUT5 (Prop_lut5_I4_O)        0.244     5.771 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg[95]_i_78/O
                         net (fo=2, routed)           0.678     6.449    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg[95]_i_78_n_0
    SLICE_X34Y58         LUT6 (Prop_lut6_I0_O)        0.105     6.554 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg[95]_i_82/O
                         net (fo=1, routed)           0.000     6.554    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg[95]_i_82_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     6.868 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg_reg[95]_i_44/CO[3]
                         net (fo=1, routed)           0.000     6.868    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg_reg[95]_i_44_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     7.125 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg_reg[95]_i_43/O[1]
                         net (fo=6, routed)           0.737     7.862    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/IsBufMax_return4[31]
    SLICE_X33Y55         LUT4 (Prop_lut4_I0_O)        0.245     8.107 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg[95]_i_21/O
                         net (fo=1, routed)           0.000     8.107    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg[95]_i_21_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.439 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg_reg[95]_i_4/CO[3]
                         net (fo=2, routed)           0.915     9.354    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg_reg[95]_i_4_n_0
    SLICE_X32Y60         LUT6 (Prop_lut6_I3_O)        0.105     9.459 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg[95]_i_1/O
                         net (fo=136, routed)         0.489     9.947    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg
    SLICE_X33Y60         LUT2 (Prop_lut2_I0_O)        0.105    10.052 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_addr_buf_reg[63]_i_1/O
                         net (fo=57, routed)          0.880    10.933    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_addr_buf_reg[63]_i_1_n_0
    SLICE_X29Y49         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_addr_buf_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.749     6.749 r  
    PS7_X0Y0             PS7                          0.000     6.749 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     7.655    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.732 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.318     9.049    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/s00_axi_aclk
    SLICE_X29Y49         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_addr_buf_reg_reg[5]/C
                         clock pessimism              0.097     9.146    
                         clock uncertainty           -0.107     9.039    
    SLICE_X29Y49         FDRE (Setup_fdre_C_CE)      -0.168     8.871    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_addr_buf_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          8.871    
                         arrival time                         -10.933    
  -------------------------------------------------------------------
                         slack                                 -2.062    

Slack (VIOLATED) :        -2.062ns  (required time - arrival time)
  Source:                 design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/mcu2fpga_ad_data_num_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_addr_buf_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.749ns  (clk_fpga_0 rise@6.749ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.467ns  (logic 3.449ns (40.736%)  route 5.018ns (59.264%))
  Logic Levels:           12  (CARRY4=5 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.300ns = ( 9.049 - 6.749 ) 
    Source Clock Delay      (SCD):    2.466ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.387     2.466    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/s00_axi_aclk
    SLICE_X36Y61         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/mcu2fpga_ad_data_num_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y61         FDRE (Prop_fdre_C_Q)         0.433     2.899 f  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/mcu2fpga_ad_data_num_reg[24]/Q
                         net (fo=13, routed)          0.364     3.263    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_addr_d3[26]
    SLICE_X36Y60         LUT1 (Prop_lut1_I0_O)        0.105     3.368 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/send_axi_addr_buf[92]_i_3/O
                         net (fo=1, routed)           0.000     3.368    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/send_axi_addr_buf[92]_i_3_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.480     3.848 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/send_axi_addr_buf_reg[92]_i_2/O[2]
                         net (fo=3, routed)           0.497     4.345    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/IsBufMax_return10[27]
    SLICE_X36Y58         LUT2 (Prop_lut2_I0_O)        0.244     4.589 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg[95]_i_180/O
                         net (fo=1, routed)           0.000     4.589    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg[95]_i_180_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.480     5.069 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg_reg[95]_i_138/O[2]
                         net (fo=4, routed)           0.458     5.527    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg_reg[95]_i_138_n_5
    SLICE_X39Y58         LUT5 (Prop_lut5_I4_O)        0.244     5.771 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg[95]_i_78/O
                         net (fo=2, routed)           0.678     6.449    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg[95]_i_78_n_0
    SLICE_X34Y58         LUT6 (Prop_lut6_I0_O)        0.105     6.554 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg[95]_i_82/O
                         net (fo=1, routed)           0.000     6.554    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg[95]_i_82_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     6.868 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg_reg[95]_i_44/CO[3]
                         net (fo=1, routed)           0.000     6.868    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg_reg[95]_i_44_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     7.125 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg_reg[95]_i_43/O[1]
                         net (fo=6, routed)           0.737     7.862    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/IsBufMax_return4[31]
    SLICE_X33Y55         LUT4 (Prop_lut4_I0_O)        0.245     8.107 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg[95]_i_21/O
                         net (fo=1, routed)           0.000     8.107    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg[95]_i_21_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.439 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg_reg[95]_i_4/CO[3]
                         net (fo=2, routed)           0.915     9.354    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg_reg[95]_i_4_n_0
    SLICE_X32Y60         LUT6 (Prop_lut6_I3_O)        0.105     9.459 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg[95]_i_1/O
                         net (fo=136, routed)         0.489     9.947    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg
    SLICE_X33Y60         LUT2 (Prop_lut2_I0_O)        0.105    10.052 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_addr_buf_reg[63]_i_1/O
                         net (fo=57, routed)          0.880    10.933    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_addr_buf_reg[63]_i_1_n_0
    SLICE_X29Y49         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_addr_buf_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.749     6.749 r  
    PS7_X0Y0             PS7                          0.000     6.749 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     7.655    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.732 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.318     9.049    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/s00_axi_aclk
    SLICE_X29Y49         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_addr_buf_reg_reg[7]/C
                         clock pessimism              0.097     9.146    
                         clock uncertainty           -0.107     9.039    
    SLICE_X29Y49         FDRE (Setup_fdre_C_CE)      -0.168     8.871    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_addr_buf_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          8.871    
                         arrival time                         -10.933    
  -------------------------------------------------------------------
                         slack                                 -2.062    

Slack (VIOLATED) :        -2.062ns  (required time - arrival time)
  Source:                 design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/mcu2fpga_ad_data_num_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_addr_buf_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.749ns  (clk_fpga_0 rise@6.749ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.467ns  (logic 3.449ns (40.736%)  route 5.018ns (59.264%))
  Logic Levels:           12  (CARRY4=5 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.300ns = ( 9.049 - 6.749 ) 
    Source Clock Delay      (SCD):    2.466ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.387     2.466    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/s00_axi_aclk
    SLICE_X36Y61         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/mcu2fpga_ad_data_num_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y61         FDRE (Prop_fdre_C_Q)         0.433     2.899 f  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/mcu2fpga_ad_data_num_reg[24]/Q
                         net (fo=13, routed)          0.364     3.263    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_addr_d3[26]
    SLICE_X36Y60         LUT1 (Prop_lut1_I0_O)        0.105     3.368 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/send_axi_addr_buf[92]_i_3/O
                         net (fo=1, routed)           0.000     3.368    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/send_axi_addr_buf[92]_i_3_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.480     3.848 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/send_axi_addr_buf_reg[92]_i_2/O[2]
                         net (fo=3, routed)           0.497     4.345    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/IsBufMax_return10[27]
    SLICE_X36Y58         LUT2 (Prop_lut2_I0_O)        0.244     4.589 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg[95]_i_180/O
                         net (fo=1, routed)           0.000     4.589    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg[95]_i_180_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.480     5.069 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg_reg[95]_i_138/O[2]
                         net (fo=4, routed)           0.458     5.527    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg_reg[95]_i_138_n_5
    SLICE_X39Y58         LUT5 (Prop_lut5_I4_O)        0.244     5.771 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg[95]_i_78/O
                         net (fo=2, routed)           0.678     6.449    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg[95]_i_78_n_0
    SLICE_X34Y58         LUT6 (Prop_lut6_I0_O)        0.105     6.554 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg[95]_i_82/O
                         net (fo=1, routed)           0.000     6.554    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg[95]_i_82_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     6.868 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg_reg[95]_i_44/CO[3]
                         net (fo=1, routed)           0.000     6.868    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg_reg[95]_i_44_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     7.125 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg_reg[95]_i_43/O[1]
                         net (fo=6, routed)           0.737     7.862    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/IsBufMax_return4[31]
    SLICE_X33Y55         LUT4 (Prop_lut4_I0_O)        0.245     8.107 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg[95]_i_21/O
                         net (fo=1, routed)           0.000     8.107    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg[95]_i_21_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.439 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg_reg[95]_i_4/CO[3]
                         net (fo=2, routed)           0.915     9.354    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg_reg[95]_i_4_n_0
    SLICE_X32Y60         LUT6 (Prop_lut6_I3_O)        0.105     9.459 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg[95]_i_1/O
                         net (fo=136, routed)         0.489     9.947    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg
    SLICE_X33Y60         LUT2 (Prop_lut2_I0_O)        0.105    10.052 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_addr_buf_reg[63]_i_1/O
                         net (fo=57, routed)          0.880    10.933    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_addr_buf_reg[63]_i_1_n_0
    SLICE_X29Y49         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_addr_buf_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.749     6.749 r  
    PS7_X0Y0             PS7                          0.000     6.749 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     7.655    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.732 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.318     9.049    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/s00_axi_aclk
    SLICE_X29Y49         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_addr_buf_reg_reg[8]/C
                         clock pessimism              0.097     9.146    
                         clock uncertainty           -0.107     9.039    
    SLICE_X29Y49         FDRE (Setup_fdre_C_CE)      -0.168     8.871    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_addr_buf_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          8.871    
                         arrival time                         -10.933    
  -------------------------------------------------------------------
                         slack                                 -2.062    

Slack (VIOLATED) :        -1.845ns  (required time - arrival time)
  Source:                 design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/mcu2fpga_ad_data_num_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_addr_buf_reg_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.749ns  (clk_fpga_0 rise@6.749ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.300ns  (logic 3.449ns (41.556%)  route 4.851ns (58.444%))
  Logic Levels:           12  (CARRY4=5 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.255ns = ( 9.004 - 6.749 ) 
    Source Clock Delay      (SCD):    2.466ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.387     2.466    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/s00_axi_aclk
    SLICE_X36Y61         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/mcu2fpga_ad_data_num_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y61         FDRE (Prop_fdre_C_Q)         0.433     2.899 f  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/mcu2fpga_ad_data_num_reg[24]/Q
                         net (fo=13, routed)          0.364     3.263    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_addr_d3[26]
    SLICE_X36Y60         LUT1 (Prop_lut1_I0_O)        0.105     3.368 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/send_axi_addr_buf[92]_i_3/O
                         net (fo=1, routed)           0.000     3.368    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/send_axi_addr_buf[92]_i_3_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.480     3.848 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/send_axi_addr_buf_reg[92]_i_2/O[2]
                         net (fo=3, routed)           0.497     4.345    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/IsBufMax_return10[27]
    SLICE_X36Y58         LUT2 (Prop_lut2_I0_O)        0.244     4.589 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg[95]_i_180/O
                         net (fo=1, routed)           0.000     4.589    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg[95]_i_180_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.480     5.069 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg_reg[95]_i_138/O[2]
                         net (fo=4, routed)           0.458     5.527    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg_reg[95]_i_138_n_5
    SLICE_X39Y58         LUT5 (Prop_lut5_I4_O)        0.244     5.771 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg[95]_i_78/O
                         net (fo=2, routed)           0.678     6.449    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg[95]_i_78_n_0
    SLICE_X34Y58         LUT6 (Prop_lut6_I0_O)        0.105     6.554 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg[95]_i_82/O
                         net (fo=1, routed)           0.000     6.554    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg[95]_i_82_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     6.868 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg_reg[95]_i_44/CO[3]
                         net (fo=1, routed)           0.000     6.868    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg_reg[95]_i_44_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     7.125 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg_reg[95]_i_43/O[1]
                         net (fo=6, routed)           0.737     7.862    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/IsBufMax_return4[31]
    SLICE_X33Y55         LUT4 (Prop_lut4_I0_O)        0.245     8.107 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg[95]_i_21/O
                         net (fo=1, routed)           0.000     8.107    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg[95]_i_21_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.439 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg_reg[95]_i_4/CO[3]
                         net (fo=2, routed)           0.915     9.354    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg_reg[95]_i_4_n_0
    SLICE_X32Y60         LUT6 (Prop_lut6_I3_O)        0.105     9.459 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg[95]_i_1/O
                         net (fo=136, routed)         0.489     9.947    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg
    SLICE_X33Y60         LUT2 (Prop_lut2_I0_O)        0.105    10.052 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_addr_buf_reg[63]_i_1/O
                         net (fo=57, routed)          0.713    10.766    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_addr_buf_reg[63]_i_1_n_0
    SLICE_X27Y55         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_addr_buf_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.749     6.749 r  
    PS7_X0Y0             PS7                          0.000     6.749 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     7.655    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.732 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.272     9.004    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/s00_axi_aclk
    SLICE_X27Y55         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_addr_buf_reg_reg[10]/C
                         clock pessimism              0.192     9.196    
                         clock uncertainty           -0.107     9.089    
    SLICE_X27Y55         FDRE (Setup_fdre_C_CE)      -0.168     8.921    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_addr_buf_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          8.921    
                         arrival time                         -10.766    
  -------------------------------------------------------------------
                         slack                                 -1.845    

Slack (VIOLATED) :        -1.845ns  (required time - arrival time)
  Source:                 design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/mcu2fpga_ad_data_num_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_addr_buf_reg_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.749ns  (clk_fpga_0 rise@6.749ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.300ns  (logic 3.449ns (41.556%)  route 4.851ns (58.444%))
  Logic Levels:           12  (CARRY4=5 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.255ns = ( 9.004 - 6.749 ) 
    Source Clock Delay      (SCD):    2.466ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.387     2.466    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/s00_axi_aclk
    SLICE_X36Y61         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/mcu2fpga_ad_data_num_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y61         FDRE (Prop_fdre_C_Q)         0.433     2.899 f  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/mcu2fpga_ad_data_num_reg[24]/Q
                         net (fo=13, routed)          0.364     3.263    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_addr_d3[26]
    SLICE_X36Y60         LUT1 (Prop_lut1_I0_O)        0.105     3.368 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/send_axi_addr_buf[92]_i_3/O
                         net (fo=1, routed)           0.000     3.368    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/send_axi_addr_buf[92]_i_3_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.480     3.848 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/send_axi_addr_buf_reg[92]_i_2/O[2]
                         net (fo=3, routed)           0.497     4.345    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/IsBufMax_return10[27]
    SLICE_X36Y58         LUT2 (Prop_lut2_I0_O)        0.244     4.589 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg[95]_i_180/O
                         net (fo=1, routed)           0.000     4.589    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg[95]_i_180_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.480     5.069 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg_reg[95]_i_138/O[2]
                         net (fo=4, routed)           0.458     5.527    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg_reg[95]_i_138_n_5
    SLICE_X39Y58         LUT5 (Prop_lut5_I4_O)        0.244     5.771 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg[95]_i_78/O
                         net (fo=2, routed)           0.678     6.449    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg[95]_i_78_n_0
    SLICE_X34Y58         LUT6 (Prop_lut6_I0_O)        0.105     6.554 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg[95]_i_82/O
                         net (fo=1, routed)           0.000     6.554    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg[95]_i_82_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     6.868 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg_reg[95]_i_44/CO[3]
                         net (fo=1, routed)           0.000     6.868    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg_reg[95]_i_44_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     7.125 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg_reg[95]_i_43/O[1]
                         net (fo=6, routed)           0.737     7.862    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/IsBufMax_return4[31]
    SLICE_X33Y55         LUT4 (Prop_lut4_I0_O)        0.245     8.107 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg[95]_i_21/O
                         net (fo=1, routed)           0.000     8.107    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg[95]_i_21_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.439 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg_reg[95]_i_4/CO[3]
                         net (fo=2, routed)           0.915     9.354    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg_reg[95]_i_4_n_0
    SLICE_X32Y60         LUT6 (Prop_lut6_I3_O)        0.105     9.459 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg[95]_i_1/O
                         net (fo=136, routed)         0.489     9.947    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg
    SLICE_X33Y60         LUT2 (Prop_lut2_I0_O)        0.105    10.052 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_addr_buf_reg[63]_i_1/O
                         net (fo=57, routed)          0.713    10.766    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_addr_buf_reg[63]_i_1_n_0
    SLICE_X27Y55         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_addr_buf_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.749     6.749 r  
    PS7_X0Y0             PS7                          0.000     6.749 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     7.655    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.732 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.272     9.004    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/s00_axi_aclk
    SLICE_X27Y55         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_addr_buf_reg_reg[13]/C
                         clock pessimism              0.192     9.196    
                         clock uncertainty           -0.107     9.089    
    SLICE_X27Y55         FDRE (Setup_fdre_C_CE)      -0.168     8.921    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_addr_buf_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          8.921    
                         arrival time                         -10.766    
  -------------------------------------------------------------------
                         slack                                 -1.845    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.336ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_en_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.073ns  (logic 0.071ns (6.618%)  route 1.002ns (93.382%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        1.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        0.692     1.028    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/s00_axi_aclk
    SLICE_X34Y68         LUT6 (Prop_lut6_I3_O)        0.045     1.073 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_en_d_i_1/O
                         net (fo=1, routed)           0.000     1.073    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_en_d_i_1_n_0
    SLICE_X34Y68         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_en_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        0.816     1.182    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/s00_axi_aclk
    SLICE_X34Y68         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_en_d_reg/C
                         clock pessimism              0.000     1.182    
                         clock uncertainty            0.107     1.289    
    SLICE_X34Y68         FDRE (Hold_fdre_C_D)         0.120     1.409    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_en_d_reg
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           1.073    
  -------------------------------------------------------------------
                         slack                                 -0.336    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/FreqMeasure_0/inst/FreqMeasure_v1_0_S00_AXI_inst/slv_reg2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            design_1_i/FreqMeasure_0/inst/FreqMeasure_v1_0_S00_AXI_inst/th_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.167%)  route 0.152ns (51.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        0.662     0.998    design_1_i/FreqMeasure_0/inst/FreqMeasure_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X65Y100        FDRE                                         r  design_1_i/FreqMeasure_0/inst/FreqMeasure_v1_0_S00_AXI_inst/slv_reg2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y100        FDRE (Prop_fdre_C_Q)         0.141     1.139 r  design_1_i/FreqMeasure_0/inst/FreqMeasure_v1_0_S00_AXI_inst/slv_reg2_reg[16]/Q
                         net (fo=1, routed)           0.152     1.291    design_1_i/FreqMeasure_0/inst/FreqMeasure_v1_0_S00_AXI_inst/slv_reg2[16]
    SLICE_X66Y98         FDRE                                         r  design_1_i/FreqMeasure_0/inst/FreqMeasure_v1_0_S00_AXI_inst/th_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        0.849     1.215    design_1_i/FreqMeasure_0/inst/FreqMeasure_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y98         FDRE                                         r  design_1_i/FreqMeasure_0/inst/FreqMeasure_v1_0_S00_AXI_inst/th_reg[16]/C
                         clock pessimism             -0.035     1.180    
    SLICE_X66Y98         FDRE (Hold_fdre_C_D)         0.059     1.239    design_1_i/FreqMeasure_0/inst/FreqMeasure_v1_0_S00_AXI_inst/th_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_addr_inst/fifo_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_addr_inst/fifo_cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.347ns (81.631%)  route 0.078ns (18.369%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        0.562     0.898    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_addr_inst/s00_axi_aclk
    SLICE_X49Y48         FDCE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_addr_inst/fifo_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y48         FDCE (Prop_fdce_C_Q)         0.141     1.039 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_addr_inst/fifo_cnt_reg[7]/Q
                         net (fo=3, routed)           0.077     1.116    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_addr_inst/fifo_cnt_reg_n_0_[7]
    SLICE_X49Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.229 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_addr_inst/fifo_cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.229    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_addr_inst/fifo_cnt_reg[4]_i_1__0_n_0
    SLICE_X49Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.268 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_addr_inst/fifo_cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.269    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_addr_inst/fifo_cnt_reg[8]_i_1__0_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.323 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_addr_inst/fifo_cnt_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.323    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_addr_inst/fifo_cnt_reg[12]_i_1__0_n_7
    SLICE_X49Y50         FDCE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_addr_inst/fifo_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        0.825     1.191    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_addr_inst/s00_axi_aclk
    SLICE_X49Y50         FDCE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_addr_inst/fifo_cnt_reg[12]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X49Y50         FDCE (Hold_fdce_C_D)         0.105     1.266    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_addr_inst/fifo_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/TAS5111_0/inst/TAS5111_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            design_1_i/TAS5111_0/inst/TAS5111_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.209ns (39.723%)  route 0.317ns (60.277%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        0.557     0.893    design_1_i/TAS5111_0/inst/TAS5111_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y99         FDRE                                         r  design_1_i/TAS5111_0/inst/TAS5111_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/TAS5111_0/inst/TAS5111_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=1, routed)           0.317     1.374    design_1_i/TAS5111_0/inst/TAS5111_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[3]
    SLICE_X42Y101        LUT6 (Prop_lut6_I1_O)        0.045     1.419 r  design_1_i/TAS5111_0/inst/TAS5111_v1_0_S00_AXI_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     1.419    design_1_i/TAS5111_0/inst/TAS5111_v1_0_S00_AXI_inst/reg_data_out[3]
    SLICE_X42Y101        FDRE                                         r  design_1_i/TAS5111_0/inst/TAS5111_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        0.911     1.277    design_1_i/TAS5111_0/inst/TAS5111_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y101        FDRE                                         r  design_1_i/TAS5111_0/inst/TAS5111_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X42Y101        FDRE (Hold_fdre_C_D)         0.120     1.362    design_1_i/TAS5111_0/inst/TAS5111_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           1.419    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_data_inst/fifo_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_data_inst/fifo_cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.347ns (81.631%)  route 0.078ns (18.369%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        0.559     0.895    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_data_inst/s00_axi_aclk
    SLICE_X51Y48         FDCE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_data_inst/fifo_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y48         FDCE (Prop_fdce_C_Q)         0.141     1.036 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_data_inst/fifo_cnt_reg[7]/Q
                         net (fo=3, routed)           0.077     1.113    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_data_inst/fifo_cnt_reg_n_0_[7]
    SLICE_X51Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.226 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_data_inst/fifo_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.226    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_data_inst/fifo_cnt_reg[4]_i_1_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.265 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_data_inst/fifo_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.266    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_data_inst/fifo_cnt_reg[8]_i_1_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.320 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_data_inst/fifo_cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.320    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_data_inst/fifo_cnt_reg[12]_i_1_n_7
    SLICE_X51Y50         FDCE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_data_inst/fifo_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        0.821     1.187    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_data_inst/s00_axi_aclk
    SLICE_X51Y50         FDCE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_data_inst/fifo_cnt_reg[12]/C
                         clock pessimism             -0.030     1.157    
    SLICE_X51Y50         FDCE (Hold_fdce_C_D)         0.105     1.262    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_data_inst/fifo_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_addr_buf_reg_reg[72]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            design_1_i/axi_lite_wrddr_0/inst/axi_lite_wrddr_v1_0_M00_AXI_inst/axi_awaddr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.209ns (44.853%)  route 0.257ns (55.147%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        0.577     0.913    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/s00_axi_aclk
    SLICE_X30Y52         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_addr_buf_reg_reg[72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52         FDRE (Prop_fdre_C_Q)         0.164     1.077 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_addr_buf_reg_reg[72]/Q
                         net (fo=1, routed)           0.257     1.334    design_1_i/axi_lite_wrddr_0/inst/axi_lite_wrddr_v1_0_M00_AXI_inst/wr_addr_buf[72]
    SLICE_X26Y49         LUT5 (Prop_lut5_I3_O)        0.045     1.379 r  design_1_i/axi_lite_wrddr_0/inst/axi_lite_wrddr_v1_0_M00_AXI_inst/axi_awaddr[8]_i_1/O
                         net (fo=1, routed)           0.000     1.379    design_1_i/axi_lite_wrddr_0/inst/axi_lite_wrddr_v1_0_M00_AXI_inst/axi_awaddr[8]_i_1_n_0
    SLICE_X26Y49         FDRE                                         r  design_1_i/axi_lite_wrddr_0/inst/axi_lite_wrddr_v1_0_M00_AXI_inst/axi_awaddr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        0.860     1.226    design_1_i/axi_lite_wrddr_0/inst/axi_lite_wrddr_v1_0_M00_AXI_inst/M_AXI_ACLK
    SLICE_X26Y49         FDRE                                         r  design_1_i/axi_lite_wrddr_0/inst/axi_lite_wrddr_v1_0_M00_AXI_inst/axi_awaddr_reg[8]/C
                         clock pessimism             -0.030     1.196    
    SLICE_X26Y49         FDRE (Hold_fdre_C_D)         0.121     1.317    design_1_i/axi_lite_wrddr_0/inst/axi_lite_wrddr_v1_0_M00_AXI_inst/axi_awaddr_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.317    
                         arrival time                           1.379    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/slv_reg0_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/update_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.838ns  (logic 0.226ns (12.294%)  route 1.612ns (87.706%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.685ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.708ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        0.657     0.993    design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X55Y107        FDRE                                         r  design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/slv_reg0_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y107        FDRE (Prop_fdre_C_Q)         0.128     1.121 r  design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/slv_reg0_reg[30]/Q
                         net (fo=3, routed)           1.612     2.733    design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/Q[0]
    SLICE_X57Y107        LUT5 (Prop_lut5_I1_O)        0.098     2.831 r  design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/update_i_1/O
                         net (fo=1, routed)           0.000     2.831    design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1_n_8
    SLICE_X57Y107        FDRE                                         r  design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/update_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.029     1.395    design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/ckl_div_u1/s00_axi_aclk
    SLICE_X51Y46         LUT6 (Prop_lut6_I4_O)        0.056     1.451 r  design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/ckl_div_u1/DAC_SCK_i_10/O
                         net (fo=1, routed)           0.295     1.745    design_1_i/DAC7631_0/inst_n_42
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.774 r  design_1_i/DAC7631_0/DAC_SCK_reg_i_3/O
                         net (fo=51, routed)          0.934     2.708    design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/dac_clk
    SLICE_X57Y107        FDRE                                         r  design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/update_reg/C
                         clock pessimism             -0.030     2.678    
    SLICE_X57Y107        FDRE (Hold_fdre_C_D)         0.091     2.769    design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/update_reg
  -------------------------------------------------------------------
                         required time                         -2.769    
                         arrival time                           2.831    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_addr_inst/fifo_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_addr_inst/fifo_cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.358ns (82.095%)  route 0.078ns (17.905%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        0.562     0.898    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_addr_inst/s00_axi_aclk
    SLICE_X49Y48         FDCE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_addr_inst/fifo_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y48         FDCE (Prop_fdce_C_Q)         0.141     1.039 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_addr_inst/fifo_cnt_reg[7]/Q
                         net (fo=3, routed)           0.077     1.116    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_addr_inst/fifo_cnt_reg_n_0_[7]
    SLICE_X49Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.229 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_addr_inst/fifo_cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.229    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_addr_inst/fifo_cnt_reg[4]_i_1__0_n_0
    SLICE_X49Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.268 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_addr_inst/fifo_cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.269    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_addr_inst/fifo_cnt_reg[8]_i_1__0_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.334 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_addr_inst/fifo_cnt_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.334    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_addr_inst/fifo_cnt_reg[12]_i_1__0_n_5
    SLICE_X49Y50         FDCE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_addr_inst/fifo_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        0.825     1.191    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_addr_inst/s00_axi_aclk
    SLICE_X49Y50         FDCE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_addr_inst/fifo_cnt_reg[14]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X49Y50         FDCE (Hold_fdce_C_D)         0.105     1.266    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_addr_inst/fifo_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/FreqMeasure_0/inst/FreqMeasure_v1_0_S00_AXI_inst/bcnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            design_1_i/FreqMeasure_0/inst/FreqMeasure_v1_0_S00_AXI_inst/bcnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.394ns (75.187%)  route 0.130ns (24.813%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        0.578     0.914    design_1_i/FreqMeasure_0/inst/FreqMeasure_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X56Y98         FDRE                                         r  design_1_i/FreqMeasure_0/inst/FreqMeasure_v1_0_S00_AXI_inst/bcnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y98         FDRE (Prop_fdre_C_Q)         0.141     1.055 r  design_1_i/FreqMeasure_0/inst/FreqMeasure_v1_0_S00_AXI_inst/bcnt_reg[22]/Q
                         net (fo=5, routed)           0.129     1.184    design_1_i/FreqMeasure_0/inst/FreqMeasure_v1_0_S00_AXI_inst/bcnt_reg[22]
    SLICE_X56Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.344 r  design_1_i/FreqMeasure_0/inst/FreqMeasure_v1_0_S00_AXI_inst/bcnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.344    design_1_i/FreqMeasure_0/inst/FreqMeasure_v1_0_S00_AXI_inst/bcnt_reg[20]_i_1_n_0
    SLICE_X56Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.383 r  design_1_i/FreqMeasure_0/inst/FreqMeasure_v1_0_S00_AXI_inst/bcnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.384    design_1_i/FreqMeasure_0/inst/FreqMeasure_v1_0_S00_AXI_inst/bcnt_reg[24]_i_1_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.438 r  design_1_i/FreqMeasure_0/inst/FreqMeasure_v1_0_S00_AXI_inst/bcnt_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.438    design_1_i/FreqMeasure_0/inst/FreqMeasure_v1_0_S00_AXI_inst/bcnt_reg[28]_i_1_n_7
    SLICE_X56Y100        FDRE                                         r  design_1_i/FreqMeasure_0/inst/FreqMeasure_v1_0_S00_AXI_inst/bcnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        0.934     1.300    design_1_i/FreqMeasure_0/inst/FreqMeasure_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X56Y100        FDRE                                         r  design_1_i/FreqMeasure_0/inst/FreqMeasure_v1_0_S00_AXI_inst/bcnt_reg[28]/C
                         clock pessimism             -0.035     1.265    
    SLICE_X56Y100        FDRE (Hold_fdre_C_D)         0.105     1.370    design_1_i/FreqMeasure_0/inst/FreqMeasure_v1_0_S00_AXI_inst/bcnt_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.370    
                         arrival time                           1.438    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_data_inst/fifo_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_data_inst/fifo_cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.358ns (82.095%)  route 0.078ns (17.905%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        0.559     0.895    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_data_inst/s00_axi_aclk
    SLICE_X51Y48         FDCE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_data_inst/fifo_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y48         FDCE (Prop_fdce_C_Q)         0.141     1.036 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_data_inst/fifo_cnt_reg[7]/Q
                         net (fo=3, routed)           0.077     1.113    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_data_inst/fifo_cnt_reg_n_0_[7]
    SLICE_X51Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.226 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_data_inst/fifo_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.226    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_data_inst/fifo_cnt_reg[4]_i_1_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.265 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_data_inst/fifo_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.266    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_data_inst/fifo_cnt_reg[8]_i_1_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.331 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_data_inst/fifo_cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.331    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_data_inst/fifo_cnt_reg[12]_i_1_n_5
    SLICE_X51Y50         FDCE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_data_inst/fifo_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        0.821     1.187    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_data_inst/s00_axi_aclk
    SLICE_X51Y50         FDCE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_data_inst/fifo_cnt_reg[14]/C
                         clock pessimism             -0.030     1.157    
    SLICE_X51Y50         FDCE (Hold_fdce_C_D)         0.105     1.262    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_data_inst/fifo_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.069    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 3.375 }
Period(ns):         6.749
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            1.592         6.749       5.157      BUFGCTRL_X0Y7   design_1_i/AK5394_LF398_0/ad_time_cnt_reg[0]_i_2/I
Min Period        n/a     BUFG/I      n/a            1.592         6.749       5.157      BUFGCTRL_X0Y5   design_1_i/DAC7631_0/DAC_SCK_reg_i_3/I
Min Period        n/a     BUFG/I      n/a            1.592         6.749       5.157      BUFGCTRL_X0Y6   design_1_i/FreqMeasure_0/p_in_f_reg[4]_i_1/I
Min Period        n/a     BUFG/I      n/a            1.592         6.749       5.157      BUFGCTRL_X0Y1   design_1_i/Sensor_0/FSM_sequential_state_reg[3]_i_3/I
Min Period        n/a     BUFG/I      n/a            1.592         6.749       5.157      BUFGCTRL_X0Y2   design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/I
Min Period        n/a     BUFG/I      n/a            1.592         6.749       5.157      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDCE/C      n/a            1.000         6.749       5.749      SLICE_X44Y48    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/ad_time_cnt_reg[9]/C
Min Period        n/a     FDRE/C      n/a            1.000         6.749       5.749      SLICE_X36Y79    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/ad_valid_data_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         6.749       5.749      SLICE_X36Y80    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/ad_valid_data_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         6.749       5.749      SLICE_X36Y80    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/ad_valid_data_reg[11]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         3.374       2.244      SLICE_X26Y56    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_addr_inst/buf_mem_reg_0_15_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         3.374       2.244      SLICE_X26Y56    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_addr_inst/buf_mem_reg_0_15_18_23/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         3.374       2.244      SLICE_X26Y56    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_addr_inst/buf_mem_reg_0_15_18_23/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         3.374       2.244      SLICE_X26Y56    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_addr_inst/buf_mem_reg_0_15_18_23/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         3.374       2.244      SLICE_X26Y56    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_addr_inst/buf_mem_reg_0_15_18_23/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         3.374       2.244      SLICE_X26Y56    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_addr_inst/buf_mem_reg_0_15_18_23/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.130         3.374       2.244      SLICE_X26Y56    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_addr_inst/buf_mem_reg_0_15_18_23/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.130         3.374       2.244      SLICE_X26Y56    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_addr_inst/buf_mem_reg_0_15_18_23/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         3.374       2.244      SLICE_X42Y45    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_data_inst/buf_mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         3.374       2.244      SLICE_X42Y45    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_data_inst/buf_mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         3.374       2.244      SLICE_X26Y56    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_addr_inst/buf_mem_reg_0_15_18_23/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         3.374       2.244      SLICE_X26Y56    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_addr_inst/buf_mem_reg_0_15_18_23/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         3.374       2.244      SLICE_X26Y56    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_addr_inst/buf_mem_reg_0_15_18_23/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         3.374       2.244      SLICE_X26Y56    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_addr_inst/buf_mem_reg_0_15_18_23/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         3.374       2.244      SLICE_X26Y56    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_addr_inst/buf_mem_reg_0_15_18_23/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         3.374       2.244      SLICE_X26Y56    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_addr_inst/buf_mem_reg_0_15_18_23/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.130         3.374       2.244      SLICE_X26Y56    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_addr_inst/buf_mem_reg_0_15_18_23/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.130         3.374       2.244      SLICE_X26Y56    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_addr_inst/buf_mem_reg_0_15_18_23/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         3.374       2.244      SLICE_X32Y59    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_addr_inst/buf_mem_reg_0_15_24_29/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         3.374       2.244      SLICE_X32Y59    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_addr_inst/buf_mem_reg_0_15_24_29/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y17  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :           96  Failing Endpoints,  Worst Slack       -0.749ns,  Total Violation      -44.724ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.929ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.749ns  (required time - arrival time)
  Source:                 design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        5.283ns  (logic 1.340ns (25.365%)  route 3.943ns (74.635%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.363ns = ( 9.363 - 5.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.691ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           3.029     3.029    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_clk
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.105     3.134 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.479     3.613    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     3.698 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          1.387     5.085    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X43Y86         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.379     5.464 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]/Q
                         net (fo=4, routed)           0.641     6.105    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]
    SLICE_X44Y82         LUT4 (Prop_lut4_I2_O)        0.105     6.210 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry_i_7/O
                         net (fo=1, routed)           0.000     6.210    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry_i_7_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.667 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry/CO[3]
                         net (fo=1, routed)           0.000     6.667    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.765 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.765    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__0_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.863 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.863    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__1_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.961 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__2/CO[3]
                         net (fo=1, routed)           0.861     7.822    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__2_n_0
    SLICE_X44Y86         LUT3 (Prop_lut3_I2_O)        0.105     7.927 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2[0]_i_1/O
                         net (fo=32, routed)          2.441    10.368    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2[0]_i_1_n_0
    SLICE_X43Y81         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           2.549     7.549    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_clk
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.084     7.633 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.424     8.057    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.134 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          1.229     9.363    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X43Y81         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[9]/C
                         clock pessimism              0.691    10.054    
                         clock uncertainty           -0.083     9.971    
    SLICE_X43Y81         FDRE (Setup_fdre_C_R)       -0.352     9.619    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[9]
  -------------------------------------------------------------------
                         required time                          9.619    
                         arrival time                         -10.368    
  -------------------------------------------------------------------
                         slack                                 -0.749    

Slack (VIOLATED) :        -0.743ns  (required time - arrival time)
  Source:                 design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        5.279ns  (logic 1.340ns (25.383%)  route 3.939ns (74.617%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.365ns = ( 9.365 - 5.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.691ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           3.029     3.029    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_clk
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.105     3.134 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.479     3.613    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     3.698 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          1.387     5.085    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X43Y86         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.379     5.464 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]/Q
                         net (fo=4, routed)           0.641     6.105    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]
    SLICE_X44Y82         LUT4 (Prop_lut4_I2_O)        0.105     6.210 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry_i_7/O
                         net (fo=1, routed)           0.000     6.210    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry_i_7_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.667 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry/CO[3]
                         net (fo=1, routed)           0.000     6.667    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.765 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.765    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__0_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.863 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.863    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__1_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.961 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__2/CO[3]
                         net (fo=1, routed)           0.861     7.822    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__2_n_0
    SLICE_X44Y86         LUT3 (Prop_lut3_I2_O)        0.105     7.927 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2[0]_i_1/O
                         net (fo=32, routed)          2.437    10.364    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2[0]_i_1_n_0
    SLICE_X43Y83         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           2.549     7.549    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_clk
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.084     7.633 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.424     8.057    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.134 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          1.231     9.365    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X43Y83         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[10]/C
                         clock pessimism              0.691    10.056    
                         clock uncertainty           -0.083     9.973    
    SLICE_X43Y83         FDRE (Setup_fdre_C_R)       -0.352     9.621    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[10]
  -------------------------------------------------------------------
                         required time                          9.621    
                         arrival time                         -10.364    
  -------------------------------------------------------------------
                         slack                                 -0.743    

Slack (VIOLATED) :        -0.743ns  (required time - arrival time)
  Source:                 design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        5.279ns  (logic 1.340ns (25.383%)  route 3.939ns (74.617%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.365ns = ( 9.365 - 5.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.691ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           3.029     3.029    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_clk
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.105     3.134 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.479     3.613    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     3.698 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          1.387     5.085    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X43Y86         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.379     5.464 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]/Q
                         net (fo=4, routed)           0.641     6.105    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]
    SLICE_X44Y82         LUT4 (Prop_lut4_I2_O)        0.105     6.210 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry_i_7/O
                         net (fo=1, routed)           0.000     6.210    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry_i_7_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.667 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry/CO[3]
                         net (fo=1, routed)           0.000     6.667    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.765 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.765    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__0_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.863 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.863    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__1_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.961 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__2/CO[3]
                         net (fo=1, routed)           0.861     7.822    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__2_n_0
    SLICE_X44Y86         LUT3 (Prop_lut3_I2_O)        0.105     7.927 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2[0]_i_1/O
                         net (fo=32, routed)          2.437    10.364    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2[0]_i_1_n_0
    SLICE_X43Y83         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           2.549     7.549    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_clk
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.084     7.633 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.424     8.057    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.134 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          1.231     9.365    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X43Y83         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[11]/C
                         clock pessimism              0.691    10.056    
                         clock uncertainty           -0.083     9.973    
    SLICE_X43Y83         FDRE (Setup_fdre_C_R)       -0.352     9.621    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[11]
  -------------------------------------------------------------------
                         required time                          9.621    
                         arrival time                         -10.364    
  -------------------------------------------------------------------
                         slack                                 -0.743    

Slack (VIOLATED) :        -0.743ns  (required time - arrival time)
  Source:                 design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        5.279ns  (logic 1.340ns (25.383%)  route 3.939ns (74.617%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.365ns = ( 9.365 - 5.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.691ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           3.029     3.029    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_clk
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.105     3.134 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.479     3.613    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     3.698 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          1.387     5.085    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X43Y86         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.379     5.464 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]/Q
                         net (fo=4, routed)           0.641     6.105    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]
    SLICE_X44Y82         LUT4 (Prop_lut4_I2_O)        0.105     6.210 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry_i_7/O
                         net (fo=1, routed)           0.000     6.210    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry_i_7_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.667 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry/CO[3]
                         net (fo=1, routed)           0.000     6.667    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.765 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.765    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__0_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.863 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.863    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__1_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.961 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__2/CO[3]
                         net (fo=1, routed)           0.861     7.822    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__2_n_0
    SLICE_X44Y86         LUT3 (Prop_lut3_I2_O)        0.105     7.927 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2[0]_i_1/O
                         net (fo=32, routed)          2.437    10.364    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2[0]_i_1_n_0
    SLICE_X43Y83         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           2.549     7.549    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_clk
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.084     7.633 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.424     8.057    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.134 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          1.231     9.365    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X43Y83         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[2]/C
                         clock pessimism              0.691    10.056    
                         clock uncertainty           -0.083     9.973    
    SLICE_X43Y83         FDRE (Setup_fdre_C_R)       -0.352     9.621    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[2]
  -------------------------------------------------------------------
                         required time                          9.621    
                         arrival time                         -10.364    
  -------------------------------------------------------------------
                         slack                                 -0.743    

Slack (VIOLATED) :        -0.743ns  (required time - arrival time)
  Source:                 design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        5.279ns  (logic 1.340ns (25.383%)  route 3.939ns (74.617%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.365ns = ( 9.365 - 5.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.691ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           3.029     3.029    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_clk
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.105     3.134 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.479     3.613    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     3.698 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          1.387     5.085    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X43Y86         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.379     5.464 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]/Q
                         net (fo=4, routed)           0.641     6.105    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]
    SLICE_X44Y82         LUT4 (Prop_lut4_I2_O)        0.105     6.210 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry_i_7/O
                         net (fo=1, routed)           0.000     6.210    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry_i_7_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.667 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry/CO[3]
                         net (fo=1, routed)           0.000     6.667    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.765 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.765    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__0_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.863 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.863    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__1_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.961 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__2/CO[3]
                         net (fo=1, routed)           0.861     7.822    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__2_n_0
    SLICE_X44Y86         LUT3 (Prop_lut3_I2_O)        0.105     7.927 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2[0]_i_1/O
                         net (fo=32, routed)          2.437    10.364    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2[0]_i_1_n_0
    SLICE_X43Y83         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           2.549     7.549    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_clk
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.084     7.633 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.424     8.057    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.134 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          1.231     9.365    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X43Y83         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[8]/C
                         clock pessimism              0.691    10.056    
                         clock uncertainty           -0.083     9.973    
    SLICE_X43Y83         FDRE (Setup_fdre_C_R)       -0.352     9.621    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[8]
  -------------------------------------------------------------------
                         required time                          9.621    
                         arrival time                         -10.364    
  -------------------------------------------------------------------
                         slack                                 -0.743    

Slack (VIOLATED) :        -0.726ns  (required time - arrival time)
  Source:                 design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        5.192ns  (logic 1.340ns (25.807%)  route 3.852ns (74.193%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.366ns = ( 9.366 - 5.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.691ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           3.029     3.029    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_clk
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.105     3.134 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.479     3.613    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     3.698 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          1.387     5.085    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X43Y86         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.379     5.464 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]/Q
                         net (fo=4, routed)           0.641     6.105    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]
    SLICE_X44Y82         LUT4 (Prop_lut4_I2_O)        0.105     6.210 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry_i_7/O
                         net (fo=1, routed)           0.000     6.210    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry_i_7_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.667 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry/CO[3]
                         net (fo=1, routed)           0.000     6.667    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.765 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.765    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__0_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.863 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.863    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__1_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.961 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__2/CO[3]
                         net (fo=1, routed)           0.861     7.822    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__2_n_0
    SLICE_X44Y86         LUT3 (Prop_lut3_I2_O)        0.105     7.927 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2[0]_i_1/O
                         net (fo=32, routed)          2.350    10.277    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2[0]_i_1_n_0
    SLICE_X42Y85         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           2.549     7.549    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_clk
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.084     7.633 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.424     8.057    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.134 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          1.232     9.366    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X42Y85         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[17]/C
                         clock pessimism              0.691    10.057    
                         clock uncertainty           -0.083     9.974    
    SLICE_X42Y85         FDRE (Setup_fdre_C_R)       -0.423     9.551    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[17]
  -------------------------------------------------------------------
                         required time                          9.551    
                         arrival time                         -10.277    
  -------------------------------------------------------------------
                         slack                                 -0.726    

Slack (VIOLATED) :        -0.655ns  (required time - arrival time)
  Source:                 design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        5.192ns  (logic 1.340ns (25.807%)  route 3.852ns (74.193%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.366ns = ( 9.366 - 5.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.691ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           3.029     3.029    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_clk
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.105     3.134 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.479     3.613    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     3.698 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          1.387     5.085    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X43Y86         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.379     5.464 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]/Q
                         net (fo=4, routed)           0.641     6.105    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]
    SLICE_X44Y82         LUT4 (Prop_lut4_I2_O)        0.105     6.210 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry_i_7/O
                         net (fo=1, routed)           0.000     6.210    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry_i_7_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.667 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry/CO[3]
                         net (fo=1, routed)           0.000     6.667    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.765 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.765    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__0_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.863 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.863    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__1_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.961 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__2/CO[3]
                         net (fo=1, routed)           0.861     7.822    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__2_n_0
    SLICE_X44Y86         LUT3 (Prop_lut3_I2_O)        0.105     7.927 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2[0]_i_1/O
                         net (fo=32, routed)          2.350    10.277    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2[0]_i_1_n_0
    SLICE_X43Y85         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           2.549     7.549    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_clk
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.084     7.633 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.424     8.057    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.134 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          1.232     9.366    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X43Y85         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[16]/C
                         clock pessimism              0.691    10.057    
                         clock uncertainty           -0.083     9.974    
    SLICE_X43Y85         FDRE (Setup_fdre_C_R)       -0.352     9.622    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[16]
  -------------------------------------------------------------------
                         required time                          9.622    
                         arrival time                         -10.277    
  -------------------------------------------------------------------
                         slack                                 -0.655    

Slack (VIOLATED) :        -0.655ns  (required time - arrival time)
  Source:                 design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        5.192ns  (logic 1.340ns (25.807%)  route 3.852ns (74.193%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.366ns = ( 9.366 - 5.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.691ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           3.029     3.029    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_clk
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.105     3.134 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.479     3.613    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     3.698 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          1.387     5.085    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X43Y86         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.379     5.464 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]/Q
                         net (fo=4, routed)           0.641     6.105    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]
    SLICE_X44Y82         LUT4 (Prop_lut4_I2_O)        0.105     6.210 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry_i_7/O
                         net (fo=1, routed)           0.000     6.210    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry_i_7_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.667 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry/CO[3]
                         net (fo=1, routed)           0.000     6.667    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.765 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.765    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__0_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.863 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.863    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__1_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.961 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__2/CO[3]
                         net (fo=1, routed)           0.861     7.822    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__2_n_0
    SLICE_X44Y86         LUT3 (Prop_lut3_I2_O)        0.105     7.927 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2[0]_i_1/O
                         net (fo=32, routed)          2.350    10.277    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2[0]_i_1_n_0
    SLICE_X43Y85         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           2.549     7.549    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_clk
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.084     7.633 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.424     8.057    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.134 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          1.232     9.366    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X43Y85         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[18]/C
                         clock pessimism              0.691    10.057    
                         clock uncertainty           -0.083     9.974    
    SLICE_X43Y85         FDRE (Setup_fdre_C_R)       -0.352     9.622    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[18]
  -------------------------------------------------------------------
                         required time                          9.622    
                         arrival time                         -10.277    
  -------------------------------------------------------------------
                         slack                                 -0.655    

Slack (VIOLATED) :        -0.655ns  (required time - arrival time)
  Source:                 design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        5.192ns  (logic 1.340ns (25.807%)  route 3.852ns (74.193%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.366ns = ( 9.366 - 5.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.691ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           3.029     3.029    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_clk
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.105     3.134 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.479     3.613    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     3.698 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          1.387     5.085    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X43Y86         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.379     5.464 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]/Q
                         net (fo=4, routed)           0.641     6.105    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]
    SLICE_X44Y82         LUT4 (Prop_lut4_I2_O)        0.105     6.210 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry_i_7/O
                         net (fo=1, routed)           0.000     6.210    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry_i_7_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.667 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry/CO[3]
                         net (fo=1, routed)           0.000     6.667    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.765 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.765    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__0_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.863 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.863    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__1_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.961 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__2/CO[3]
                         net (fo=1, routed)           0.861     7.822    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__2_n_0
    SLICE_X44Y86         LUT3 (Prop_lut3_I2_O)        0.105     7.927 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2[0]_i_1/O
                         net (fo=32, routed)          2.350    10.277    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2[0]_i_1_n_0
    SLICE_X43Y85         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           2.549     7.549    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_clk
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.084     7.633 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.424     8.057    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.134 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          1.232     9.366    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X43Y85         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[19]/C
                         clock pessimism              0.691    10.057    
                         clock uncertainty           -0.083     9.974    
    SLICE_X43Y85         FDRE (Setup_fdre_C_R)       -0.352     9.622    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[19]
  -------------------------------------------------------------------
                         required time                          9.622    
                         arrival time                         -10.277    
  -------------------------------------------------------------------
                         slack                                 -0.655    

Slack (VIOLATED) :        -0.655ns  (required time - arrival time)
  Source:                 design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        5.192ns  (logic 1.340ns (25.807%)  route 3.852ns (74.193%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.366ns = ( 9.366 - 5.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.691ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           3.029     3.029    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_clk
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.105     3.134 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.479     3.613    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     3.698 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          1.387     5.085    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X43Y86         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.379     5.464 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]/Q
                         net (fo=4, routed)           0.641     6.105    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]
    SLICE_X44Y82         LUT4 (Prop_lut4_I2_O)        0.105     6.210 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry_i_7/O
                         net (fo=1, routed)           0.000     6.210    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry_i_7_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.667 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry/CO[3]
                         net (fo=1, routed)           0.000     6.667    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.765 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.765    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__0_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.863 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.863    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__1_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.961 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__2/CO[3]
                         net (fo=1, routed)           0.861     7.822    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__2_n_0
    SLICE_X44Y86         LUT3 (Prop_lut3_I2_O)        0.105     7.927 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2[0]_i_1/O
                         net (fo=32, routed)          2.350    10.277    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2[0]_i_1_n_0
    SLICE_X43Y85         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           2.549     7.549    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_clk
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.084     7.633 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.424     8.057    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.134 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          1.232     9.366    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X43Y85         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[1]/C
                         clock pessimism              0.691    10.057    
                         clock uncertainty           -0.083     9.974    
    SLICE_X43Y85         FDRE (Setup_fdre_C_R)       -0.352     9.622    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[1]
  -------------------------------------------------------------------
                         required time                          9.622    
                         arrival time                         -10.277    
  -------------------------------------------------------------------
                         slack                                 -0.655    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.929ns  (arrival time - required time)
  Source:                 design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_c2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.346ns (32.903%)  route 0.706ns (67.097%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.902ns
    Source Clock Delay      (SCD):    2.345ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.512     1.512    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_clk
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.045     1.557 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.207     1.764    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.790 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          0.556     2.345    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X43Y88         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y88         FDRE (Prop_fdre_C_Q)         0.141     2.486 f  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[30]/Q
                         net (fo=4, routed)           0.376     2.863    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[30]
    SLICE_X45Y85         LUT2 (Prop_lut2_I0_O)        0.045     2.908 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/i__carry__2_i_1__1/O
                         net (fo=1, routed)           0.000     2.908    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/i__carry__2_i_1__1_n_0
    SLICE_X45Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     3.023 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_c20_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.329     3.352    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_c20_inferred__0/i__carry__2_n_0
    SLICE_X44Y86         LUT3 (Prop_lut3_I0_O)        0.045     3.397 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_c2_i_1/O
                         net (fo=1, routed)           0.000     3.397    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_c2_i_1_n_0
    SLICE_X44Y86         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_c2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.765     1.765    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_clk
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.056     1.821 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.231     2.052    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.081 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          0.821     2.902    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X44Y86         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_c2_reg/C
                         clock pessimism             -0.525     2.376    
    SLICE_X44Y86         FDRE (Hold_fdre_C_D)         0.092     2.468    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_c2_reg
  -------------------------------------------------------------------
                         required time                         -2.468    
                         arrival time                           3.397    
  -------------------------------------------------------------------
                         slack                                  0.929    

Slack (MET) :             0.932ns  (arrival time - required time)
  Source:                 design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.100ns  (logic 0.425ns (38.641%)  route 0.675ns (61.359%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.924ns
    Source Clock Delay      (SCD):    2.364ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.512     1.512    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_clk
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.045     1.557 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.207     1.764    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.790 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          0.575     2.364    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X56Y86         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y86         FDRE (Prop_fdre_C_Q)         0.128     2.492 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt1_reg[16]/Q
                         net (fo=5, routed)           0.675     3.167    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt1_reg[16]
    SLICE_X54Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.244     3.411 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.411    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt1_reg[16]_i_1_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     3.464 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt1_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.464    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt1_reg[20]_i_1_n_7
    SLICE_X54Y87         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.765     1.765    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_clk
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.056     1.821 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.231     2.052    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.081 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          0.843     2.924    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X54Y87         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt1_reg[20]/C
                         clock pessimism             -0.525     2.398    
    SLICE_X54Y87         FDRE (Hold_fdre_C_D)         0.134     2.532    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt1_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.532    
                         arrival time                           3.464    
  -------------------------------------------------------------------
                         slack                                  0.932    

Slack (MET) :             0.937ns  (arrival time - required time)
  Source:                 design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.042ns  (logic 0.256ns (24.566%)  route 0.786ns (75.434%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.905ns
    Source Clock Delay      (SCD):    2.345ns
    Clock Pessimism Removal (CPR):    0.559ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.512     1.512    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_clk
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.045     1.557 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.207     1.764    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.790 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          0.556     2.345    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X43Y88         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y88         FDRE (Prop_fdre_C_Q)         0.141     2.486 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[28]/Q
                         net (fo=4, routed)           0.786     3.273    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[28]
    SLICE_X43Y88         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     3.388 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.388    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[28]_i_1_n_7
    SLICE_X43Y88         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.765     1.765    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_clk
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.056     1.821 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.231     2.052    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.081 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          0.824     2.905    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X43Y88         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[28]/C
                         clock pessimism             -0.559     2.345    
    SLICE_X43Y88         FDRE (Hold_fdre_C_D)         0.105     2.450    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.450    
                         arrival time                           3.388    
  -------------------------------------------------------------------
                         slack                                  0.937    

Slack (MET) :             0.937ns  (arrival time - required time)
  Source:                 design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.042ns  (logic 0.251ns (24.080%)  route 0.791ns (75.920%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.901ns
    Source Clock Delay      (SCD):    2.343ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.512     1.512    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_clk
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.045     1.557 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.207     1.764    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.790 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          0.554     2.343    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X43Y84         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.141     2.484 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[13]/Q
                         net (fo=4, routed)           0.791     3.276    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[13]
    SLICE_X43Y84         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     3.386 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.386    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[12]_i_1_n_6
    SLICE_X43Y84         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.765     1.765    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_clk
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.056     1.821 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.231     2.052    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.081 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          0.820     2.901    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X43Y84         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[13]/C
                         clock pessimism             -0.557     2.343    
    SLICE_X43Y84         FDRE (Hold_fdre_C_D)         0.105     2.448    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.448    
                         arrival time                           3.386    
  -------------------------------------------------------------------
                         slack                                  0.937    

Slack (MET) :             0.938ns  (arrival time - required time)
  Source:                 design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.055ns  (logic 0.355ns (33.643%)  route 0.700ns (66.357%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.899ns
    Source Clock Delay      (SCD):    2.343ns
    Clock Pessimism Removal (CPR):    0.543ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.512     1.512    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_clk
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.045     1.557 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.207     1.764    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.790 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          0.554     2.343    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X43Y86         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.141     2.484 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]/Q
                         net (fo=4, routed)           0.700     3.185    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]
    SLICE_X43Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     3.345 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.345    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[0]_i_2_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     3.399 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.399    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[4]_i_1_n_7
    SLICE_X43Y82         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.765     1.765    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_clk
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.056     1.821 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.231     2.052    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.081 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          0.818     2.899    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X43Y82         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[4]/C
                         clock pessimism             -0.543     2.355    
    SLICE_X43Y82         FDRE (Hold_fdre_C_D)         0.105     2.460    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.460    
                         arrival time                           3.399    
  -------------------------------------------------------------------
                         slack                                  0.938    

Slack (MET) :             0.940ns  (arrival time - required time)
  Source:                 design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 0.252ns (24.106%)  route 0.793ns (75.894%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.905ns
    Source Clock Delay      (SCD):    2.345ns
    Clock Pessimism Removal (CPR):    0.559ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.512     1.512    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_clk
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.045     1.557 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.207     1.764    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.790 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          0.556     2.345    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X43Y88         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y88         FDRE (Prop_fdre_C_Q)         0.141     2.486 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[30]/Q
                         net (fo=4, routed)           0.793     3.280    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[30]
    SLICE_X43Y88         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     3.391 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.391    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[28]_i_1_n_5
    SLICE_X43Y88         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.765     1.765    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_clk
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.056     1.821 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.231     2.052    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.081 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          0.824     2.905    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X43Y88         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[30]/C
                         clock pessimism             -0.559     2.345    
    SLICE_X43Y88         FDRE (Hold_fdre_C_D)         0.105     2.450    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.450    
                         arrival time                           3.391    
  -------------------------------------------------------------------
                         slack                                  0.940    

Slack (MET) :             0.941ns  (arrival time - required time)
  Source:                 design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.075ns  (logic 0.275ns (25.574%)  route 0.800ns (74.426%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.903ns
    Source Clock Delay      (SCD):    2.344ns
    Clock Pessimism Removal (CPR):    0.558ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.512     1.512    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_clk
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.045     1.557 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.207     1.764    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.790 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          0.555     2.344    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X46Y87         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y87         FDRE (Prop_fdre_C_Q)         0.164     2.508 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0_reg[21]/Q
                         net (fo=5, routed)           0.800     3.309    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0_reg[21]
    SLICE_X46Y87         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     3.420 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.420    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0_reg[20]_i_1_n_6
    SLICE_X46Y87         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.765     1.765    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_clk
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.056     1.821 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.231     2.052    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.081 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          0.822     2.903    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X46Y87         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0_reg[21]/C
                         clock pessimism             -0.558     2.344    
    SLICE_X46Y87         FDRE (Hold_fdre_C_D)         0.134     2.478    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.478    
                         arrival time                           3.420    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.943ns  (arrival time - required time)
  Source:                 design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.064ns  (logic 0.338ns (31.778%)  route 0.726ns (68.222%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.900ns
    Source Clock Delay      (SCD):    2.340ns
    Clock Pessimism Removal (CPR):    0.543ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.512     1.512    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_clk
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.045     1.557 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.207     1.764    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.790 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          0.551     2.340    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X43Y81         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y81         FDRE (Prop_fdre_C_Q)         0.141     2.481 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[9]/Q
                         net (fo=4, routed)           0.726     3.207    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[9]
    SLICE_X43Y83         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.197     3.404 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.404    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[8]_i_1_n_5
    SLICE_X43Y83         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.765     1.765    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_clk
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.056     1.821 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.231     2.052    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.081 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          0.819     2.900    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X43Y83         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[10]/C
                         clock pessimism             -0.543     2.356    
    SLICE_X43Y83         FDRE (Hold_fdre_C_D)         0.105     2.461    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.461    
                         arrival time                           3.404    
  -------------------------------------------------------------------
                         slack                                  0.943    

Slack (MET) :             0.944ns  (arrival time - required time)
  Source:                 design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.091ns  (logic 0.446ns (40.893%)  route 0.645ns (59.107%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.900ns
    Source Clock Delay      (SCD):    2.343ns
    Clock Pessimism Removal (CPR):    0.543ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.512     1.512    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_clk
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.045     1.557 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.207     1.764    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.790 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          0.554     2.343    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X46Y85         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDRE (Prop_fdre_C_Q)         0.148     2.491 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0_reg[3]/Q
                         net (fo=5, routed)           0.645     3.136    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0_reg[3]
    SLICE_X46Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.207     3.343 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.343    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0_reg[0]_i_2_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     3.434 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.434    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0_reg[4]_i_1_n_4
    SLICE_X46Y83         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.765     1.765    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_clk
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.056     1.821 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.231     2.052    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.081 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          0.819     2.900    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X46Y83         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0_reg[7]/C
                         clock pessimism             -0.543     2.356    
    SLICE_X46Y83         FDRE (Hold_fdre_C_D)         0.134     2.490    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.490    
                         arrival time                           3.434    
  -------------------------------------------------------------------
                         slack                                  0.944    

Slack (MET) :             0.945ns  (arrival time - required time)
  Source:                 design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.939ns  (logic 0.310ns (33.019%)  route 0.629ns (66.981%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.924ns
    Source Clock Delay      (SCD):    2.364ns
    Clock Pessimism Removal (CPR):    0.559ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.512     1.512    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_clk
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.045     1.557 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.207     1.764    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.790 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          0.575     2.364    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X54Y87         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y87         FDRE (Prop_fdre_C_Q)         0.148     2.512 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt1_reg[27]/Q
                         net (fo=5, routed)           0.335     2.847    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt1_reg[27]
    SLICE_X54Y88         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.162     3.009 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt1_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.294     3.303    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt1_reg[24]_i_1_n_4
    SLICE_X54Y87         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.765     1.765    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_clk
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.056     1.821 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.231     2.052    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.081 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          0.843     2.924    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X54Y87         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt1_reg[27]/C
                         clock pessimism             -0.559     2.364    
    SLICE_X54Y87         FDRE (Hold_fdre_C_D)        -0.006     2.358    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt1_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.358    
                         arrival time                           3.303    
  -------------------------------------------------------------------
                         slack                                  0.945    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         5.000       3.408      BUFGCTRL_X0Y2  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/I
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X46Y87   design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X46Y87   design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0_reg[22]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X46Y87   design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0_reg[23]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X46Y88   design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0_reg[24]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X46Y88   design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0_reg[25]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X46Y88   design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0_reg[26]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X46Y88   design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0_reg[27]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X42Y86   design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0_reg[28]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X46Y86   design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X42Y86   design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X46Y86   design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X42Y86   design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X42Y86   design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X43Y86   design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X43Y86   design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X43Y86   design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X43Y86   design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X43Y86   design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X44Y86   design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_c0_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X46Y87   design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X46Y87   design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X46Y87   design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X46Y88   design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X46Y88   design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X46Y88   design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X46Y88   design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X43Y87   design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X43Y87   design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X43Y87   design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[26]/C



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       78.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 40.690 }
Period(ns):         81.379
Sources:            { design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            1.592         81.379      79.787     BUFGCTRL_X0Y0   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         81.379      80.130     PLLE2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       81.379      78.621     PLLE2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  FPGA_AD_SCLK

Setup :           59  Failing Endpoints,  Worst Slack       -3.009ns,  Total Violation     -144.511ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.579ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.009ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/finish_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by FPGA_AD_SCLK  {rise@0.000ns fall@81.380ns period=162.760ns})
  Path Group:             FPGA_AD_SCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.137ns  (FPGA_AD_SCLK rise@4231.760ns - clk_fpga_0 rise@4231.623ns)
  Data Path Delay:        4.937ns  (logic 0.484ns (9.803%)  route 4.453ns (90.197%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.334ns = ( 4236.094 - 4231.760 ) 
    Source Clock Delay      (SCD):    2.465ns = ( 4234.088 - 4231.623 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4231.623  4231.623 r  
    PS7_X0Y0             PS7                          0.000  4231.623 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  4232.617    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4232.702 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.386  4234.088    design_1_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X45Y87         FDRE                                         r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDRE (Prop_fdre_C_Q)         0.379  4234.467 r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=343, routed)         4.453  4238.921    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X39Y86         LUT6 (Prop_lut6_I5_O)        0.105  4239.026 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/finish_flag_i_1/O
                         net (fo=1, routed)           0.000  4239.026    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/finish_flag_reg_0
    SLICE_X39Y86         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/finish_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_AD_SCLK rise edge)
                                                   4231.760  4231.760 r  
    Y6                                                0.000  4231.760 r  FPGA_AD_SCLK (IN)
                         net (fo=0)                   0.000  4231.760    FPGA_AD_SCLK
    Y6                   IBUF (Prop_ibuf_I_O)         1.350  4233.109 r  FPGA_AD_SCLK_IBUF_inst/O
                         net (fo=1, routed)           1.673  4234.783    FPGA_AD_SCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077  4234.860 r  FPGA_AD_SCLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.234  4236.094    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/D[1]
    SLICE_X39Y86         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/finish_flag_reg/C
                         clock pessimism              0.000  4236.094    
                         clock uncertainty           -0.107  4235.987    
    SLICE_X39Y86         FDRE (Setup_fdre_C_D)        0.030  4236.017    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/finish_flag_reg
  -------------------------------------------------------------------
                         required time                       4236.017    
                         arrival time                       -4239.025    
  -------------------------------------------------------------------
                         slack                                 -3.009    

Slack (VIOLATED) :        -2.537ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by FPGA_AD_SCLK  {rise@0.000ns fall@81.380ns period=162.760ns})
  Path Group:             FPGA_AD_SCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.137ns  (FPGA_AD_SCLK rise@4231.760ns - clk_fpga_0 rise@4231.623ns)
  Data Path Delay:        4.005ns  (logic 0.484ns (12.084%)  route 3.521ns (87.916%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.327ns = ( 4236.086 - 4231.760 ) 
    Source Clock Delay      (SCD):    2.465ns = ( 4234.088 - 4231.623 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4231.623  4231.623 r  
    PS7_X0Y0             PS7                          0.000  4231.623 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  4232.617    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4232.702 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.386  4234.088    design_1_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X45Y87         FDRE                                         r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDRE (Prop_fdre_C_Q)         0.379  4234.467 f  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=343, routed)         1.781  4236.249    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/s00_axi_aresetn
    SLICE_X47Y80         LUT1 (Prop_lut1_I0_O)        0.105  4236.354 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/FPGA_LOGIC_LF398_i_1/O
                         net (fo=745, routed)         1.740  4238.094    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/p_0_in
    SLICE_X46Y80         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_AD_SCLK rise edge)
                                                   4231.760  4231.760 r  
    Y6                                                0.000  4231.760 r  FPGA_AD_SCLK (IN)
                         net (fo=0)                   0.000  4231.760    FPGA_AD_SCLK
    Y6                   IBUF (Prop_ibuf_I_O)         1.350  4233.109 r  FPGA_AD_SCLK_IBUF_inst/O
                         net (fo=1, routed)           1.673  4234.783    FPGA_AD_SCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077  4234.860 r  FPGA_AD_SCLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.227  4236.087    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/D[1]
    SLICE_X46Y80         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data2_reg[0]/C
                         clock pessimism              0.000  4236.087    
                         clock uncertainty           -0.107  4235.980    
    SLICE_X46Y80         FDRE (Setup_fdre_C_R)       -0.423  4235.557    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data2_reg[0]
  -------------------------------------------------------------------
                         required time                       4235.556    
                         arrival time                       -4238.093    
  -------------------------------------------------------------------
                         slack                                 -2.537    

Slack (VIOLATED) :        -2.537ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data2_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by FPGA_AD_SCLK  {rise@0.000ns fall@81.380ns period=162.760ns})
  Path Group:             FPGA_AD_SCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.137ns  (FPGA_AD_SCLK rise@4231.760ns - clk_fpga_0 rise@4231.623ns)
  Data Path Delay:        4.005ns  (logic 0.484ns (12.084%)  route 3.521ns (87.916%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.327ns = ( 4236.086 - 4231.760 ) 
    Source Clock Delay      (SCD):    2.465ns = ( 4234.088 - 4231.623 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4231.623  4231.623 r  
    PS7_X0Y0             PS7                          0.000  4231.623 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  4232.617    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4232.702 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.386  4234.088    design_1_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X45Y87         FDRE                                         r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDRE (Prop_fdre_C_Q)         0.379  4234.467 f  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=343, routed)         1.781  4236.249    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/s00_axi_aresetn
    SLICE_X47Y80         LUT1 (Prop_lut1_I0_O)        0.105  4236.354 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/FPGA_LOGIC_LF398_i_1/O
                         net (fo=745, routed)         1.740  4238.094    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/p_0_in
    SLICE_X46Y80         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data2_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_AD_SCLK rise edge)
                                                   4231.760  4231.760 r  
    Y6                                                0.000  4231.760 r  FPGA_AD_SCLK (IN)
                         net (fo=0)                   0.000  4231.760    FPGA_AD_SCLK
    Y6                   IBUF (Prop_ibuf_I_O)         1.350  4233.109 r  FPGA_AD_SCLK_IBUF_inst/O
                         net (fo=1, routed)           1.673  4234.783    FPGA_AD_SCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077  4234.860 r  FPGA_AD_SCLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.227  4236.087    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/D[1]
    SLICE_X46Y80         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data2_reg[1]/C
                         clock pessimism              0.000  4236.087    
                         clock uncertainty           -0.107  4235.980    
    SLICE_X46Y80         FDRE (Setup_fdre_C_R)       -0.423  4235.557    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data2_reg[1]
  -------------------------------------------------------------------
                         required time                       4235.556    
                         arrival time                       -4238.093    
  -------------------------------------------------------------------
                         slack                                 -2.537    

Slack (VIOLATED) :        -2.537ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data2_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by FPGA_AD_SCLK  {rise@0.000ns fall@81.380ns period=162.760ns})
  Path Group:             FPGA_AD_SCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.137ns  (FPGA_AD_SCLK rise@4231.760ns - clk_fpga_0 rise@4231.623ns)
  Data Path Delay:        4.005ns  (logic 0.484ns (12.084%)  route 3.521ns (87.916%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.327ns = ( 4236.086 - 4231.760 ) 
    Source Clock Delay      (SCD):    2.465ns = ( 4234.088 - 4231.623 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4231.623  4231.623 r  
    PS7_X0Y0             PS7                          0.000  4231.623 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  4232.617    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4232.702 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.386  4234.088    design_1_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X45Y87         FDRE                                         r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDRE (Prop_fdre_C_Q)         0.379  4234.467 f  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=343, routed)         1.781  4236.249    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/s00_axi_aresetn
    SLICE_X47Y80         LUT1 (Prop_lut1_I0_O)        0.105  4236.354 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/FPGA_LOGIC_LF398_i_1/O
                         net (fo=745, routed)         1.740  4238.094    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/p_0_in
    SLICE_X46Y80         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data2_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_AD_SCLK rise edge)
                                                   4231.760  4231.760 r  
    Y6                                                0.000  4231.760 r  FPGA_AD_SCLK (IN)
                         net (fo=0)                   0.000  4231.760    FPGA_AD_SCLK
    Y6                   IBUF (Prop_ibuf_I_O)         1.350  4233.109 r  FPGA_AD_SCLK_IBUF_inst/O
                         net (fo=1, routed)           1.673  4234.783    FPGA_AD_SCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077  4234.860 r  FPGA_AD_SCLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.227  4236.087    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/D[1]
    SLICE_X46Y80         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data2_reg[2]/C
                         clock pessimism              0.000  4236.087    
                         clock uncertainty           -0.107  4235.980    
    SLICE_X46Y80         FDRE (Setup_fdre_C_R)       -0.423  4235.557    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data2_reg[2]
  -------------------------------------------------------------------
                         required time                       4235.556    
                         arrival time                       -4238.093    
  -------------------------------------------------------------------
                         slack                                 -2.537    

Slack (VIOLATED) :        -2.537ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data2_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by FPGA_AD_SCLK  {rise@0.000ns fall@81.380ns period=162.760ns})
  Path Group:             FPGA_AD_SCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.137ns  (FPGA_AD_SCLK rise@4231.760ns - clk_fpga_0 rise@4231.623ns)
  Data Path Delay:        4.005ns  (logic 0.484ns (12.084%)  route 3.521ns (87.916%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.327ns = ( 4236.086 - 4231.760 ) 
    Source Clock Delay      (SCD):    2.465ns = ( 4234.088 - 4231.623 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4231.623  4231.623 r  
    PS7_X0Y0             PS7                          0.000  4231.623 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  4232.617    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4232.702 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.386  4234.088    design_1_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X45Y87         FDRE                                         r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDRE (Prop_fdre_C_Q)         0.379  4234.467 f  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=343, routed)         1.781  4236.249    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/s00_axi_aresetn
    SLICE_X47Y80         LUT1 (Prop_lut1_I0_O)        0.105  4236.354 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/FPGA_LOGIC_LF398_i_1/O
                         net (fo=745, routed)         1.740  4238.094    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/p_0_in
    SLICE_X46Y80         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data2_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_AD_SCLK rise edge)
                                                   4231.760  4231.760 r  
    Y6                                                0.000  4231.760 r  FPGA_AD_SCLK (IN)
                         net (fo=0)                   0.000  4231.760    FPGA_AD_SCLK
    Y6                   IBUF (Prop_ibuf_I_O)         1.350  4233.109 r  FPGA_AD_SCLK_IBUF_inst/O
                         net (fo=1, routed)           1.673  4234.783    FPGA_AD_SCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077  4234.860 r  FPGA_AD_SCLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.227  4236.087    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/D[1]
    SLICE_X46Y80         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data2_reg[3]/C
                         clock pessimism              0.000  4236.087    
                         clock uncertainty           -0.107  4235.980    
    SLICE_X46Y80         FDRE (Setup_fdre_C_R)       -0.423  4235.557    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data2_reg[3]
  -------------------------------------------------------------------
                         required time                       4235.556    
                         arrival time                       -4238.093    
  -------------------------------------------------------------------
                         slack                                 -2.537    

Slack (VIOLATED) :        -2.537ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data2_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by FPGA_AD_SCLK  {rise@0.000ns fall@81.380ns period=162.760ns})
  Path Group:             FPGA_AD_SCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.137ns  (FPGA_AD_SCLK rise@4231.760ns - clk_fpga_0 rise@4231.623ns)
  Data Path Delay:        4.005ns  (logic 0.484ns (12.084%)  route 3.521ns (87.916%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.327ns = ( 4236.086 - 4231.760 ) 
    Source Clock Delay      (SCD):    2.465ns = ( 4234.088 - 4231.623 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4231.623  4231.623 r  
    PS7_X0Y0             PS7                          0.000  4231.623 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  4232.617    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4232.702 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.386  4234.088    design_1_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X45Y87         FDRE                                         r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDRE (Prop_fdre_C_Q)         0.379  4234.467 f  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=343, routed)         1.781  4236.249    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/s00_axi_aresetn
    SLICE_X47Y80         LUT1 (Prop_lut1_I0_O)        0.105  4236.354 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/FPGA_LOGIC_LF398_i_1/O
                         net (fo=745, routed)         1.740  4238.094    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/p_0_in
    SLICE_X46Y80         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data2_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_AD_SCLK rise edge)
                                                   4231.760  4231.760 r  
    Y6                                                0.000  4231.760 r  FPGA_AD_SCLK (IN)
                         net (fo=0)                   0.000  4231.760    FPGA_AD_SCLK
    Y6                   IBUF (Prop_ibuf_I_O)         1.350  4233.109 r  FPGA_AD_SCLK_IBUF_inst/O
                         net (fo=1, routed)           1.673  4234.783    FPGA_AD_SCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077  4234.860 r  FPGA_AD_SCLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.227  4236.087    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/D[1]
    SLICE_X46Y80         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data2_reg[4]/C
                         clock pessimism              0.000  4236.087    
                         clock uncertainty           -0.107  4235.980    
    SLICE_X46Y80         FDRE (Setup_fdre_C_R)       -0.423  4235.557    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data2_reg[4]
  -------------------------------------------------------------------
                         required time                       4235.556    
                         arrival time                       -4238.093    
  -------------------------------------------------------------------
                         slack                                 -2.537    

Slack (VIOLATED) :        -2.537ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data2_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by FPGA_AD_SCLK  {rise@0.000ns fall@81.380ns period=162.760ns})
  Path Group:             FPGA_AD_SCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.137ns  (FPGA_AD_SCLK rise@4231.760ns - clk_fpga_0 rise@4231.623ns)
  Data Path Delay:        4.005ns  (logic 0.484ns (12.084%)  route 3.521ns (87.916%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.327ns = ( 4236.086 - 4231.760 ) 
    Source Clock Delay      (SCD):    2.465ns = ( 4234.088 - 4231.623 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4231.623  4231.623 r  
    PS7_X0Y0             PS7                          0.000  4231.623 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  4232.617    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4232.702 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.386  4234.088    design_1_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X45Y87         FDRE                                         r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDRE (Prop_fdre_C_Q)         0.379  4234.467 f  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=343, routed)         1.781  4236.249    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/s00_axi_aresetn
    SLICE_X47Y80         LUT1 (Prop_lut1_I0_O)        0.105  4236.354 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/FPGA_LOGIC_LF398_i_1/O
                         net (fo=745, routed)         1.740  4238.094    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/p_0_in
    SLICE_X46Y80         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data2_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_AD_SCLK rise edge)
                                                   4231.760  4231.760 r  
    Y6                                                0.000  4231.760 r  FPGA_AD_SCLK (IN)
                         net (fo=0)                   0.000  4231.760    FPGA_AD_SCLK
    Y6                   IBUF (Prop_ibuf_I_O)         1.350  4233.109 r  FPGA_AD_SCLK_IBUF_inst/O
                         net (fo=1, routed)           1.673  4234.783    FPGA_AD_SCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077  4234.860 r  FPGA_AD_SCLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.227  4236.087    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/D[1]
    SLICE_X46Y80         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data2_reg[5]/C
                         clock pessimism              0.000  4236.087    
                         clock uncertainty           -0.107  4235.980    
    SLICE_X46Y80         FDRE (Setup_fdre_C_R)       -0.423  4235.557    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data2_reg[5]
  -------------------------------------------------------------------
                         required time                       4235.556    
                         arrival time                       -4238.093    
  -------------------------------------------------------------------
                         slack                                 -2.537    

Slack (VIOLATED) :        -2.537ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data2_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by FPGA_AD_SCLK  {rise@0.000ns fall@81.380ns period=162.760ns})
  Path Group:             FPGA_AD_SCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.137ns  (FPGA_AD_SCLK rise@4231.760ns - clk_fpga_0 rise@4231.623ns)
  Data Path Delay:        4.005ns  (logic 0.484ns (12.084%)  route 3.521ns (87.916%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.327ns = ( 4236.086 - 4231.760 ) 
    Source Clock Delay      (SCD):    2.465ns = ( 4234.088 - 4231.623 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4231.623  4231.623 r  
    PS7_X0Y0             PS7                          0.000  4231.623 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  4232.617    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4232.702 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.386  4234.088    design_1_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X45Y87         FDRE                                         r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDRE (Prop_fdre_C_Q)         0.379  4234.467 f  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=343, routed)         1.781  4236.249    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/s00_axi_aresetn
    SLICE_X47Y80         LUT1 (Prop_lut1_I0_O)        0.105  4236.354 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/FPGA_LOGIC_LF398_i_1/O
                         net (fo=745, routed)         1.740  4238.094    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/p_0_in
    SLICE_X46Y80         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data2_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_AD_SCLK rise edge)
                                                   4231.760  4231.760 r  
    Y6                                                0.000  4231.760 r  FPGA_AD_SCLK (IN)
                         net (fo=0)                   0.000  4231.760    FPGA_AD_SCLK
    Y6                   IBUF (Prop_ibuf_I_O)         1.350  4233.109 r  FPGA_AD_SCLK_IBUF_inst/O
                         net (fo=1, routed)           1.673  4234.783    FPGA_AD_SCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077  4234.860 r  FPGA_AD_SCLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.227  4236.087    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/D[1]
    SLICE_X46Y80         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data2_reg[6]/C
                         clock pessimism              0.000  4236.087    
                         clock uncertainty           -0.107  4235.980    
    SLICE_X46Y80         FDRE (Setup_fdre_C_R)       -0.423  4235.557    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data2_reg[6]
  -------------------------------------------------------------------
                         required time                       4235.556    
                         arrival time                       -4238.093    
  -------------------------------------------------------------------
                         slack                                 -2.537    

Slack (VIOLATED) :        -2.537ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data2_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by FPGA_AD_SCLK  {rise@0.000ns fall@81.380ns period=162.760ns})
  Path Group:             FPGA_AD_SCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.137ns  (FPGA_AD_SCLK rise@4231.760ns - clk_fpga_0 rise@4231.623ns)
  Data Path Delay:        4.005ns  (logic 0.484ns (12.084%)  route 3.521ns (87.916%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.327ns = ( 4236.086 - 4231.760 ) 
    Source Clock Delay      (SCD):    2.465ns = ( 4234.088 - 4231.623 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4231.623  4231.623 r  
    PS7_X0Y0             PS7                          0.000  4231.623 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  4232.617    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4232.702 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.386  4234.088    design_1_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X45Y87         FDRE                                         r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDRE (Prop_fdre_C_Q)         0.379  4234.467 f  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=343, routed)         1.781  4236.249    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/s00_axi_aresetn
    SLICE_X47Y80         LUT1 (Prop_lut1_I0_O)        0.105  4236.354 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/FPGA_LOGIC_LF398_i_1/O
                         net (fo=745, routed)         1.740  4238.094    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/p_0_in
    SLICE_X46Y80         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data2_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_AD_SCLK rise edge)
                                                   4231.760  4231.760 r  
    Y6                                                0.000  4231.760 r  FPGA_AD_SCLK (IN)
                         net (fo=0)                   0.000  4231.760    FPGA_AD_SCLK
    Y6                   IBUF (Prop_ibuf_I_O)         1.350  4233.109 r  FPGA_AD_SCLK_IBUF_inst/O
                         net (fo=1, routed)           1.673  4234.783    FPGA_AD_SCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077  4234.860 r  FPGA_AD_SCLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.227  4236.087    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/D[1]
    SLICE_X46Y80         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data2_reg[7]/C
                         clock pessimism              0.000  4236.087    
                         clock uncertainty           -0.107  4235.980    
    SLICE_X46Y80         FDRE (Setup_fdre_C_R)       -0.423  4235.557    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data2_reg[7]
  -------------------------------------------------------------------
                         required time                       4235.556    
                         arrival time                       -4238.093    
  -------------------------------------------------------------------
                         slack                                 -2.537    

Slack (VIOLATED) :        -2.532ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/L_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by FPGA_AD_SCLK  {rise@0.000ns fall@81.380ns period=162.760ns})
  Path Group:             FPGA_AD_SCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.137ns  (FPGA_AD_SCLK rise@4231.760ns - clk_fpga_0 rise@4231.623ns)
  Data Path Delay:        4.075ns  (logic 0.484ns (11.876%)  route 3.591ns (88.124%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.331ns = ( 4236.090 - 4231.760 ) 
    Source Clock Delay      (SCD):    2.465ns = ( 4234.088 - 4231.623 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4231.623  4231.623 r  
    PS7_X0Y0             PS7                          0.000  4231.623 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  4232.617    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4232.702 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.386  4234.088    design_1_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X45Y87         FDRE                                         r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDRE (Prop_fdre_C_Q)         0.379  4234.467 f  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=343, routed)         1.818  4236.286    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/s00_axi_aresetn
    SLICE_X41Y86         LUT2 (Prop_lut2_I1_O)        0.105  4236.391 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/L_cnt[4]_i_1/O
                         net (fo=5, routed)           1.773  4238.164    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/L_cnt[4]_i_1_n_0
    SLICE_X41Y84         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/L_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_AD_SCLK rise edge)
                                                   4231.760  4231.760 r  
    Y6                                                0.000  4231.760 r  FPGA_AD_SCLK (IN)
                         net (fo=0)                   0.000  4231.760    FPGA_AD_SCLK
    Y6                   IBUF (Prop_ibuf_I_O)         1.350  4233.109 r  FPGA_AD_SCLK_IBUF_inst/O
                         net (fo=1, routed)           1.673  4234.783    FPGA_AD_SCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077  4234.860 r  FPGA_AD_SCLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.231  4236.091    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/D[1]
    SLICE_X41Y84         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/L_cnt_reg[0]/C
                         clock pessimism              0.000  4236.091    
                         clock uncertainty           -0.107  4235.984    
    SLICE_X41Y84         FDRE (Setup_fdre_C_R)       -0.352  4235.632    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/L_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                       4235.631    
                         arrival time                       -4238.163    
  -------------------------------------------------------------------
                         slack                                 -2.532    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/R_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by FPGA_AD_SCLK  {rise@0.000ns fall@81.380ns period=162.760ns})
  Path Group:             FPGA_AD_SCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_AD_SCLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.815ns  (logic 0.186ns (10.251%)  route 1.629ns (89.749%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        0.553     0.889    design_1_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X45Y87         FDRE                                         r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDRE (Prop_fdre_C_Q)         0.141     1.030 f  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=343, routed)         0.838     1.868    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/s00_axi_aresetn
    SLICE_X42Y86         LUT2 (Prop_lut2_I0_O)        0.045     1.913 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/R_cnt[4]_i_1/O
                         net (fo=5, routed)           0.790     2.703    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/R_cnt[4]_i_1_n_0
    SLICE_X42Y84         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/R_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_AD_SCLK rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  FPGA_AD_SCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_AD_SCLK
    Y6                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  FPGA_AD_SCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.159    FPGA_AD_SCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.188 r  FPGA_AD_SCLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.820     2.008    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/D[1]
    SLICE_X42Y84         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/R_cnt_reg[0]/C
                         clock pessimism              0.000     2.008    
                         clock uncertainty            0.107     2.115    
    SLICE_X42Y84         FDRE (Hold_fdre_C_R)         0.009     2.124    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/R_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.124    
                         arrival time                           2.703    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/R_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by FPGA_AD_SCLK  {rise@0.000ns fall@81.380ns period=162.760ns})
  Path Group:             FPGA_AD_SCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_AD_SCLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.815ns  (logic 0.186ns (10.251%)  route 1.629ns (89.749%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        0.553     0.889    design_1_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X45Y87         FDRE                                         r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDRE (Prop_fdre_C_Q)         0.141     1.030 f  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=343, routed)         0.838     1.868    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/s00_axi_aresetn
    SLICE_X42Y86         LUT2 (Prop_lut2_I0_O)        0.045     1.913 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/R_cnt[4]_i_1/O
                         net (fo=5, routed)           0.790     2.703    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/R_cnt[4]_i_1_n_0
    SLICE_X42Y84         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/R_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_AD_SCLK rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  FPGA_AD_SCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_AD_SCLK
    Y6                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  FPGA_AD_SCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.159    FPGA_AD_SCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.188 r  FPGA_AD_SCLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.820     2.008    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/D[1]
    SLICE_X42Y84         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/R_cnt_reg[1]/C
                         clock pessimism              0.000     2.008    
                         clock uncertainty            0.107     2.115    
    SLICE_X42Y84         FDRE (Hold_fdre_C_R)         0.009     2.124    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/R_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.124    
                         arrival time                           2.703    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/R_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by FPGA_AD_SCLK  {rise@0.000ns fall@81.380ns period=162.760ns})
  Path Group:             FPGA_AD_SCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_AD_SCLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.815ns  (logic 0.186ns (10.251%)  route 1.629ns (89.749%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        0.553     0.889    design_1_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X45Y87         FDRE                                         r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDRE (Prop_fdre_C_Q)         0.141     1.030 f  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=343, routed)         0.838     1.868    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/s00_axi_aresetn
    SLICE_X42Y86         LUT2 (Prop_lut2_I0_O)        0.045     1.913 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/R_cnt[4]_i_1/O
                         net (fo=5, routed)           0.790     2.703    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/R_cnt[4]_i_1_n_0
    SLICE_X42Y84         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/R_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_AD_SCLK rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  FPGA_AD_SCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_AD_SCLK
    Y6                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  FPGA_AD_SCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.159    FPGA_AD_SCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.188 r  FPGA_AD_SCLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.820     2.008    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/D[1]
    SLICE_X42Y84         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/R_cnt_reg[2]/C
                         clock pessimism              0.000     2.008    
                         clock uncertainty            0.107     2.115    
    SLICE_X42Y84         FDRE (Hold_fdre_C_R)         0.009     2.124    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/R_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.124    
                         arrival time                           2.703    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/R_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by FPGA_AD_SCLK  {rise@0.000ns fall@81.380ns period=162.760ns})
  Path Group:             FPGA_AD_SCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_AD_SCLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.815ns  (logic 0.186ns (10.251%)  route 1.629ns (89.749%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        0.553     0.889    design_1_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X45Y87         FDRE                                         r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDRE (Prop_fdre_C_Q)         0.141     1.030 f  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=343, routed)         0.838     1.868    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/s00_axi_aresetn
    SLICE_X42Y86         LUT2 (Prop_lut2_I0_O)        0.045     1.913 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/R_cnt[4]_i_1/O
                         net (fo=5, routed)           0.790     2.703    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/R_cnt[4]_i_1_n_0
    SLICE_X42Y84         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/R_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_AD_SCLK rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  FPGA_AD_SCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_AD_SCLK
    Y6                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  FPGA_AD_SCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.159    FPGA_AD_SCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.188 r  FPGA_AD_SCLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.820     2.008    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/D[1]
    SLICE_X42Y84         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/R_cnt_reg[3]/C
                         clock pessimism              0.000     2.008    
                         clock uncertainty            0.107     2.115    
    SLICE_X42Y84         FDRE (Hold_fdre_C_R)         0.009     2.124    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/R_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.124    
                         arrival time                           2.703    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/R_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by FPGA_AD_SCLK  {rise@0.000ns fall@81.380ns period=162.760ns})
  Path Group:             FPGA_AD_SCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_AD_SCLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.815ns  (logic 0.186ns (10.251%)  route 1.629ns (89.749%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        0.553     0.889    design_1_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X45Y87         FDRE                                         r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDRE (Prop_fdre_C_Q)         0.141     1.030 f  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=343, routed)         0.838     1.868    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/s00_axi_aresetn
    SLICE_X42Y86         LUT2 (Prop_lut2_I0_O)        0.045     1.913 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/R_cnt[4]_i_1/O
                         net (fo=5, routed)           0.790     2.703    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/R_cnt[4]_i_1_n_0
    SLICE_X42Y84         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/R_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_AD_SCLK rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  FPGA_AD_SCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_AD_SCLK
    Y6                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  FPGA_AD_SCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.159    FPGA_AD_SCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.188 r  FPGA_AD_SCLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.820     2.008    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/D[1]
    SLICE_X42Y84         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/R_cnt_reg[4]/C
                         clock pessimism              0.000     2.008    
                         clock uncertainty            0.107     2.115    
    SLICE_X42Y84         FDRE (Hold_fdre_C_R)         0.009     2.124    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/R_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.124    
                         arrival time                           2.703    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data2_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by FPGA_AD_SCLK  {rise@0.000ns fall@81.380ns period=162.760ns})
  Path Group:             FPGA_AD_SCLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (FPGA_AD_SCLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.197ns  (logic 0.388ns (12.136%)  route 2.809ns (87.864%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.507ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.720ns
    Source Clock Delay      (SCD):    2.214ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.231     2.214    design_1_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X45Y87         FDRE                                         r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDRE (Prop_fdre_C_Q)         0.304     2.518 f  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=343, routed)         1.500     4.018    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/s00_axi_aresetn
    SLICE_X47Y80         LUT1 (Prop_lut1_I0_O)        0.084     4.102 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/FPGA_LOGIC_LF398_i_1/O
                         net (fo=745, routed)         1.309     5.411    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/p_0_in
    SLICE_X48Y80         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data2_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_AD_SCLK rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  FPGA_AD_SCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_AD_SCLK
    Y6                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  FPGA_AD_SCLK_IBUF_inst/O
                         net (fo=1, routed)           1.843     3.258    FPGA_AD_SCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     3.343 r  FPGA_AD_SCLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.377     4.720    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/D[1]
    SLICE_X48Y80         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data2_reg[20]/C
                         clock pessimism              0.000     4.720    
                         clock uncertainty            0.107     4.827    
    SLICE_X48Y80         FDRE (Hold_fdre_C_R)        -0.022     4.805    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data2_reg[20]
  -------------------------------------------------------------------
                         required time                         -4.805    
                         arrival time                           5.411    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data2_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by FPGA_AD_SCLK  {rise@0.000ns fall@81.380ns period=162.760ns})
  Path Group:             FPGA_AD_SCLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (FPGA_AD_SCLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.197ns  (logic 0.388ns (12.136%)  route 2.809ns (87.864%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.507ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.720ns
    Source Clock Delay      (SCD):    2.214ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.231     2.214    design_1_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X45Y87         FDRE                                         r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDRE (Prop_fdre_C_Q)         0.304     2.518 f  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=343, routed)         1.500     4.018    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/s00_axi_aresetn
    SLICE_X47Y80         LUT1 (Prop_lut1_I0_O)        0.084     4.102 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/FPGA_LOGIC_LF398_i_1/O
                         net (fo=745, routed)         1.309     5.411    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/p_0_in
    SLICE_X48Y80         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data2_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_AD_SCLK rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  FPGA_AD_SCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_AD_SCLK
    Y6                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  FPGA_AD_SCLK_IBUF_inst/O
                         net (fo=1, routed)           1.843     3.258    FPGA_AD_SCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     3.343 r  FPGA_AD_SCLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.377     4.720    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/D[1]
    SLICE_X48Y80         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data2_reg[21]/C
                         clock pessimism              0.000     4.720    
                         clock uncertainty            0.107     4.827    
    SLICE_X48Y80         FDRE (Hold_fdre_C_R)        -0.022     4.805    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data2_reg[21]
  -------------------------------------------------------------------
                         required time                         -4.805    
                         arrival time                           5.411    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data2_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by FPGA_AD_SCLK  {rise@0.000ns fall@81.380ns period=162.760ns})
  Path Group:             FPGA_AD_SCLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (FPGA_AD_SCLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.197ns  (logic 0.388ns (12.136%)  route 2.809ns (87.864%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.507ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.720ns
    Source Clock Delay      (SCD):    2.214ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.231     2.214    design_1_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X45Y87         FDRE                                         r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDRE (Prop_fdre_C_Q)         0.304     2.518 f  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=343, routed)         1.500     4.018    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/s00_axi_aresetn
    SLICE_X47Y80         LUT1 (Prop_lut1_I0_O)        0.084     4.102 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/FPGA_LOGIC_LF398_i_1/O
                         net (fo=745, routed)         1.309     5.411    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/p_0_in
    SLICE_X48Y80         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data2_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_AD_SCLK rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  FPGA_AD_SCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_AD_SCLK
    Y6                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  FPGA_AD_SCLK_IBUF_inst/O
                         net (fo=1, routed)           1.843     3.258    FPGA_AD_SCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     3.343 r  FPGA_AD_SCLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.377     4.720    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/D[1]
    SLICE_X48Y80         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data2_reg[8]/C
                         clock pessimism              0.000     4.720    
                         clock uncertainty            0.107     4.827    
    SLICE_X48Y80         FDRE (Hold_fdre_C_R)        -0.022     4.805    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data2_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.805    
                         arrival time                           5.411    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data2_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by FPGA_AD_SCLK  {rise@0.000ns fall@81.380ns period=162.760ns})
  Path Group:             FPGA_AD_SCLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (FPGA_AD_SCLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.197ns  (logic 0.388ns (12.136%)  route 2.809ns (87.864%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.507ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.720ns
    Source Clock Delay      (SCD):    2.214ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.231     2.214    design_1_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X45Y87         FDRE                                         r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDRE (Prop_fdre_C_Q)         0.304     2.518 f  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=343, routed)         1.500     4.018    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/s00_axi_aresetn
    SLICE_X47Y80         LUT1 (Prop_lut1_I0_O)        0.084     4.102 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/FPGA_LOGIC_LF398_i_1/O
                         net (fo=745, routed)         1.309     5.411    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/p_0_in
    SLICE_X48Y80         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data2_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_AD_SCLK rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  FPGA_AD_SCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_AD_SCLK
    Y6                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  FPGA_AD_SCLK_IBUF_inst/O
                         net (fo=1, routed)           1.843     3.258    FPGA_AD_SCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     3.343 r  FPGA_AD_SCLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.377     4.720    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/D[1]
    SLICE_X48Y80         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data2_reg[9]/C
                         clock pessimism              0.000     4.720    
                         clock uncertainty            0.107     4.827    
    SLICE_X48Y80         FDRE (Hold_fdre_C_R)        -0.022     4.805    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data2_reg[9]
  -------------------------------------------------------------------
                         required time                         -4.805    
                         arrival time                           5.411    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by FPGA_AD_SCLK  {rise@0.000ns fall@81.380ns period=162.760ns})
  Path Group:             FPGA_AD_SCLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (FPGA_AD_SCLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.213ns  (logic 0.388ns (12.076%)  route 2.825ns (87.924%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.509ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.722ns
    Source Clock Delay      (SCD):    2.214ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.231     2.214    design_1_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X45Y87         FDRE                                         r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDRE (Prop_fdre_C_Q)         0.304     2.518 f  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=343, routed)         1.500     4.018    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/s00_axi_aresetn
    SLICE_X47Y80         LUT1 (Prop_lut1_I0_O)        0.084     4.102 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/FPGA_LOGIC_LF398_i_1/O
                         net (fo=745, routed)         1.325     5.426    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/p_0_in
    SLICE_X45Y79         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_AD_SCLK rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  FPGA_AD_SCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_AD_SCLK
    Y6                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  FPGA_AD_SCLK_IBUF_inst/O
                         net (fo=1, routed)           1.843     3.258    FPGA_AD_SCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     3.343 r  FPGA_AD_SCLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.379     4.722    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/D[1]
    SLICE_X45Y79         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[18]/C
                         clock pessimism              0.000     4.722    
                         clock uncertainty            0.107     4.829    
    SLICE_X45Y79         FDRE (Hold_fdre_C_R)        -0.022     4.807    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[18]
  -------------------------------------------------------------------
                         required time                         -4.807    
                         arrival time                           5.426    
  -------------------------------------------------------------------
                         slack                                  0.619    





---------------------------------------------------------------------------------------------------
From Clock:  FPGA_AD_SCLK
  To Clock:  clk_fpga_0

Setup :           28  Failing Endpoints,  Worst Slack       -3.490ns,  Total Violation      -91.116ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.196ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.490ns  (required time - arrival time)
  Source:                 design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by FPGA_AD_SCLK  {rise@0.000ns fall@81.380ns period=162.760ns})
  Destination:            design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data_temp_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.102ns  (clk_fpga_0 fall@4882.901ns - FPGA_AD_SCLK rise@4882.800ns)
  Data Path Delay:        0.900ns  (logic 0.433ns (48.102%)  route 0.467ns (51.898%))
  Logic Levels:           0  
  Clock Path Skew:        -2.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.205ns = ( 4885.106 - 4882.901 ) 
    Source Clock Delay      (SCD):    4.720ns = ( 4887.521 - 4882.800 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_AD_SCLK rise edge)
                                                   4882.800  4882.800 r  
    Y6                                                0.000  4882.800 r  FPGA_AD_SCLK (IN)
                         net (fo=0)                   0.000  4882.800    FPGA_AD_SCLK
    Y6                   IBUF (Prop_ibuf_I_O)         1.415  4884.215 r  FPGA_AD_SCLK_IBUF_inst/O
                         net (fo=1, routed)           1.843  4886.058    FPGA_AD_SCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085  4886.143 r  FPGA_AD_SCLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.377  4887.520    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/D[1]
    SLICE_X46Y78         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y78         FDRE (Prop_fdre_C_Q)         0.433  4887.953 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[11]/Q
                         net (fo=2, routed)           0.467  4888.420    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg_n_0_[11]
    SLICE_X47Y78         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data_temp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                   4882.901  4882.901 f  
    PS7_X0Y0             PS7                          0.000  4882.901 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905  4883.807    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077  4883.884 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.222  4885.106    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/s00_axi_aclk
    SLICE_X47Y78         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data_temp_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.000  4885.106    
                         clock uncertainty           -0.107  4884.999    
    SLICE_X47Y78         FDRE (Setup_fdre_C_D)       -0.069  4884.930    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data_temp_reg[11]
  -------------------------------------------------------------------
                         required time                       4884.930    
                         arrival time                       -4888.420    
  -------------------------------------------------------------------
                         slack                                 -3.490    

Slack (VIOLATED) :        -3.449ns  (required time - arrival time)
  Source:                 design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/finish_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by FPGA_AD_SCLK  {rise@0.000ns fall@81.380ns period=162.760ns})
  Destination:            design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/finish_flag_ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.170ns  (clk_fpga_0 rise@2767.090ns - FPGA_AD_SCLK rise@2766.920ns)
  Data Path Delay:        0.981ns  (logic 0.484ns (49.341%)  route 0.497ns (50.659%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.216ns = ( 2769.306 - 2767.090 ) 
    Source Clock Delay      (SCD):    4.731ns = ( 2771.651 - 2766.920 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_AD_SCLK rise edge)
                                                   2766.920  2766.920 r  
    Y6                                                0.000  2766.920 r  FPGA_AD_SCLK (IN)
                         net (fo=0)                   0.000  2766.920    FPGA_AD_SCLK
    Y6                   IBUF (Prop_ibuf_I_O)         1.415  2768.335 r  FPGA_AD_SCLK_IBUF_inst/O
                         net (fo=1, routed)           1.843  2770.178    FPGA_AD_SCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085  2770.263 r  FPGA_AD_SCLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.388  2771.651    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/D[1]
    SLICE_X39Y86         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/finish_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.379  2772.030 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/finish_flag_reg/Q
                         net (fo=25, routed)          0.241  2772.271    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/finish_flag
    SLICE_X38Y86         LUT2 (Prop_lut2_I0_O)        0.105  2772.376 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/n_finished_f1_i_1/O
                         net (fo=2, routed)           0.256  2772.632    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/finish_flag_ff1
    SLICE_X38Y87         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/finish_flag_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   2767.090  2767.090 r  
    PS7_X0Y0             PS7                          0.000  2767.090 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905  2767.996    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077  2768.073 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.233  2769.306    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/s00_axi_aclk
    SLICE_X38Y87         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/finish_flag_ff1_reg/C
                         clock pessimism              0.000  2769.306    
                         clock uncertainty           -0.107  2769.199    
    SLICE_X38Y87         FDRE (Setup_fdre_C_D)       -0.015  2769.184    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/finish_flag_ff1_reg
  -------------------------------------------------------------------
                         required time                       2769.184    
                         arrival time                       -2772.632    
  -------------------------------------------------------------------
                         slack                                 -3.449    

Slack (VIOLATED) :        -3.437ns  (required time - arrival time)
  Source:                 design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by FPGA_AD_SCLK  {rise@0.000ns fall@81.380ns period=162.760ns})
  Destination:            design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data_temp_reg[20]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.102ns  (clk_fpga_0 fall@4882.901ns - FPGA_AD_SCLK rise@4882.800ns)
  Data Path Delay:        0.875ns  (logic 0.379ns (43.294%)  route 0.496ns (56.706%))
  Logic Levels:           0  
  Clock Path Skew:        -2.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.207ns = ( 4885.108 - 4882.901 ) 
    Source Clock Delay      (SCD):    4.719ns = ( 4887.519 - 4882.800 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_AD_SCLK rise edge)
                                                   4882.800  4882.800 r  
    Y6                                                0.000  4882.800 r  FPGA_AD_SCLK (IN)
                         net (fo=0)                   0.000  4882.800    FPGA_AD_SCLK
    Y6                   IBUF (Prop_ibuf_I_O)         1.415  4884.215 r  FPGA_AD_SCLK_IBUF_inst/O
                         net (fo=1, routed)           1.843  4886.058    FPGA_AD_SCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085  4886.143 r  FPGA_AD_SCLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.376  4887.519    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/D[1]
    SLICE_X49Y79         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y79         FDRE (Prop_fdre_C_Q)         0.379  4887.898 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[20]/Q
                         net (fo=2, routed)           0.496  4888.395    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg_n_0_[20]
    SLICE_X48Y79         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data_temp_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                   4882.901  4882.901 f  
    PS7_X0Y0             PS7                          0.000  4882.901 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905  4883.807    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077  4883.884 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.224  4885.108    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/s00_axi_aclk
    SLICE_X48Y79         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data_temp_reg[20]/C  (IS_INVERTED)
                         clock pessimism              0.000  4885.108    
                         clock uncertainty           -0.107  4885.001    
    SLICE_X48Y79         FDRE (Setup_fdre_C_D)       -0.043  4884.958    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data_temp_reg[20]
  -------------------------------------------------------------------
                         required time                       4884.958    
                         arrival time                       -4888.395    
  -------------------------------------------------------------------
                         slack                                 -3.437    

Slack (VIOLATED) :        -3.427ns  (required time - arrival time)
  Source:                 design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by FPGA_AD_SCLK  {rise@0.000ns fall@81.380ns period=162.760ns})
  Destination:            design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data_temp_reg[17]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.102ns  (clk_fpga_0 fall@4882.901ns - FPGA_AD_SCLK rise@4882.800ns)
  Data Path Delay:        0.879ns  (logic 0.379ns (43.123%)  route 0.500ns (56.877%))
  Logic Levels:           0  
  Clock Path Skew:        -2.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.207ns = ( 4885.108 - 4882.901 ) 
    Source Clock Delay      (SCD):    4.722ns = ( 4887.522 - 4882.800 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_AD_SCLK rise edge)
                                                   4882.800  4882.800 r  
    Y6                                                0.000  4882.800 r  FPGA_AD_SCLK (IN)
                         net (fo=0)                   0.000  4882.800    FPGA_AD_SCLK
    Y6                   IBUF (Prop_ibuf_I_O)         1.415  4884.215 r  FPGA_AD_SCLK_IBUF_inst/O
                         net (fo=1, routed)           1.843  4886.058    FPGA_AD_SCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085  4886.143 r  FPGA_AD_SCLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.379  4887.522    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/D[1]
    SLICE_X47Y79         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y79         FDRE (Prop_fdre_C_Q)         0.379  4887.901 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[17]/Q
                         net (fo=2, routed)           0.500  4888.401    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg_n_0_[17]
    SLICE_X46Y79         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data_temp_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                   4882.901  4882.901 f  
    PS7_X0Y0             PS7                          0.000  4882.901 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905  4883.807    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077  4883.884 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.224  4885.108    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/s00_axi_aclk
    SLICE_X46Y79         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data_temp_reg[17]/C  (IS_INVERTED)
                         clock pessimism              0.000  4885.108    
                         clock uncertainty           -0.107  4885.001    
    SLICE_X46Y79         FDRE (Setup_fdre_C_D)       -0.027  4884.974    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data_temp_reg[17]
  -------------------------------------------------------------------
                         required time                       4884.974    
                         arrival time                       -4888.401    
  -------------------------------------------------------------------
                         slack                                 -3.427    

Slack (VIOLATED) :        -3.392ns  (required time - arrival time)
  Source:                 design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by FPGA_AD_SCLK  {rise@0.000ns fall@81.380ns period=162.760ns})
  Destination:            design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data_temp_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.102ns  (clk_fpga_0 fall@4882.901ns - FPGA_AD_SCLK rise@4882.800ns)
  Data Path Delay:        0.701ns  (logic 0.398ns (56.770%)  route 0.303ns (43.230%))
  Logic Levels:           0  
  Clock Path Skew:        -2.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.205ns = ( 4885.106 - 4882.901 ) 
    Source Clock Delay      (SCD):    4.720ns = ( 4887.521 - 4882.800 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_AD_SCLK rise edge)
                                                   4882.800  4882.800 r  
    Y6                                                0.000  4882.800 r  FPGA_AD_SCLK (IN)
                         net (fo=0)                   0.000  4882.800    FPGA_AD_SCLK
    Y6                   IBUF (Prop_ibuf_I_O)         1.415  4884.215 r  FPGA_AD_SCLK_IBUF_inst/O
                         net (fo=1, routed)           1.843  4886.058    FPGA_AD_SCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085  4886.143 r  FPGA_AD_SCLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.377  4887.520    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/D[1]
    SLICE_X46Y78         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y78         FDRE (Prop_fdre_C_Q)         0.398  4887.918 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[2]/Q
                         net (fo=2, routed)           0.303  4888.221    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg_n_0_[2]
    SLICE_X47Y78         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                   4882.901  4882.901 f  
    PS7_X0Y0             PS7                          0.000  4882.901 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905  4883.807    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077  4883.884 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.222  4885.106    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/s00_axi_aclk
    SLICE_X47Y78         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data_temp_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000  4885.106    
                         clock uncertainty           -0.107  4884.999    
    SLICE_X47Y78         FDRE (Setup_fdre_C_D)       -0.170  4884.829    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data_temp_reg[2]
  -------------------------------------------------------------------
                         required time                       4884.829    
                         arrival time                       -4888.221    
  -------------------------------------------------------------------
                         slack                                 -3.392    

Slack (VIOLATED) :        -3.385ns  (required time - arrival time)
  Source:                 design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by FPGA_AD_SCLK  {rise@0.000ns fall@81.380ns period=162.760ns})
  Destination:            design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data_temp_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.102ns  (clk_fpga_0 fall@4882.901ns - FPGA_AD_SCLK rise@4882.800ns)
  Data Path Delay:        0.795ns  (logic 0.433ns (54.493%)  route 0.362ns (45.507%))
  Logic Levels:           0  
  Clock Path Skew:        -2.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.205ns = ( 4885.106 - 4882.901 ) 
    Source Clock Delay      (SCD):    4.720ns = ( 4887.521 - 4882.800 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_AD_SCLK rise edge)
                                                   4882.800  4882.800 r  
    Y6                                                0.000  4882.800 r  FPGA_AD_SCLK (IN)
                         net (fo=0)                   0.000  4882.800    FPGA_AD_SCLK
    Y6                   IBUF (Prop_ibuf_I_O)         1.415  4884.215 r  FPGA_AD_SCLK_IBUF_inst/O
                         net (fo=1, routed)           1.843  4886.058    FPGA_AD_SCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085  4886.143 r  FPGA_AD_SCLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.377  4887.520    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/D[1]
    SLICE_X46Y78         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y78         FDRE (Prop_fdre_C_Q)         0.433  4887.953 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[15]/Q
                         net (fo=2, routed)           0.362  4888.315    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg_n_0_[15]
    SLICE_X45Y78         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data_temp_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                   4882.901  4882.901 f  
    PS7_X0Y0             PS7                          0.000  4882.901 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905  4883.807    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077  4883.884 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.222  4885.106    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/s00_axi_aclk
    SLICE_X45Y78         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data_temp_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.000  4885.106    
                         clock uncertainty           -0.107  4884.999    
    SLICE_X45Y78         FDRE (Setup_fdre_C_D)       -0.069  4884.930    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data_temp_reg[15]
  -------------------------------------------------------------------
                         required time                       4884.930    
                         arrival time                       -4888.315    
  -------------------------------------------------------------------
                         slack                                 -3.385    

Slack (VIOLATED) :        -3.331ns  (required time - arrival time)
  Source:                 design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by FPGA_AD_SCLK  {rise@0.000ns fall@81.380ns period=162.760ns})
  Destination:            design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data_temp_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.102ns  (clk_fpga_0 fall@4882.901ns - FPGA_AD_SCLK rise@4882.800ns)
  Data Path Delay:        0.756ns  (logic 0.379ns (50.141%)  route 0.377ns (49.859%))
  Logic Levels:           0  
  Clock Path Skew:        -2.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.205ns = ( 4885.106 - 4882.901 ) 
    Source Clock Delay      (SCD):    4.719ns = ( 4887.519 - 4882.800 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_AD_SCLK rise edge)
                                                   4882.800  4882.800 r  
    Y6                                                0.000  4882.800 r  FPGA_AD_SCLK (IN)
                         net (fo=0)                   0.000  4882.800    FPGA_AD_SCLK
    Y6                   IBUF (Prop_ibuf_I_O)         1.415  4884.215 r  FPGA_AD_SCLK_IBUF_inst/O
                         net (fo=1, routed)           1.843  4886.058    FPGA_AD_SCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085  4886.143 r  FPGA_AD_SCLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.376  4887.519    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/D[1]
    SLICE_X49Y79         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y79         FDRE (Prop_fdre_C_Q)         0.379  4887.898 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[13]/Q
                         net (fo=2, routed)           0.377  4888.275    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg_n_0_[13]
    SLICE_X48Y77         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data_temp_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                   4882.901  4882.901 f  
    PS7_X0Y0             PS7                          0.000  4882.901 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905  4883.807    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077  4883.884 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.222  4885.106    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/s00_axi_aclk
    SLICE_X48Y77         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data_temp_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.000  4885.106    
                         clock uncertainty           -0.107  4884.999    
    SLICE_X48Y77         FDRE (Setup_fdre_C_D)       -0.055  4884.944    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data_temp_reg[13]
  -------------------------------------------------------------------
                         required time                       4884.944    
                         arrival time                       -4888.275    
  -------------------------------------------------------------------
                         slack                                 -3.331    

Slack (VIOLATED) :        -3.327ns  (required time - arrival time)
  Source:                 design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by FPGA_AD_SCLK  {rise@0.000ns fall@81.380ns period=162.760ns})
  Destination:            design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data_temp_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.102ns  (clk_fpga_0 fall@4882.901ns - FPGA_AD_SCLK rise@4882.800ns)
  Data Path Delay:        0.763ns  (logic 0.379ns (49.642%)  route 0.384ns (50.358%))
  Logic Levels:           0  
  Clock Path Skew:        -2.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.205ns = ( 4885.106 - 4882.901 ) 
    Source Clock Delay      (SCD):    4.722ns = ( 4887.522 - 4882.800 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_AD_SCLK rise edge)
                                                   4882.800  4882.800 r  
    Y6                                                0.000  4882.800 r  FPGA_AD_SCLK (IN)
                         net (fo=0)                   0.000  4882.800    FPGA_AD_SCLK
    Y6                   IBUF (Prop_ibuf_I_O)         1.415  4884.215 r  FPGA_AD_SCLK_IBUF_inst/O
                         net (fo=1, routed)           1.843  4886.058    FPGA_AD_SCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085  4886.143 r  FPGA_AD_SCLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.379  4887.522    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/D[1]
    SLICE_X45Y79         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y79         FDRE (Prop_fdre_C_Q)         0.379  4887.901 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[8]/Q
                         net (fo=2, routed)           0.384  4888.285    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg_n_0_[8]
    SLICE_X45Y78         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data_temp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                   4882.901  4882.901 f  
    PS7_X0Y0             PS7                          0.000  4882.901 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905  4883.807    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077  4883.884 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.222  4885.106    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/s00_axi_aclk
    SLICE_X45Y78         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data_temp_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.000  4885.106    
                         clock uncertainty           -0.107  4884.999    
    SLICE_X45Y78         FDRE (Setup_fdre_C_D)       -0.040  4884.959    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data_temp_reg[8]
  -------------------------------------------------------------------
                         required time                       4884.959    
                         arrival time                       -4888.286    
  -------------------------------------------------------------------
                         slack                                 -3.327    

Slack (VIOLATED) :        -3.322ns  (required time - arrival time)
  Source:                 design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by FPGA_AD_SCLK  {rise@0.000ns fall@81.380ns period=162.760ns})
  Destination:            design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data_temp_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.102ns  (clk_fpga_0 fall@4882.901ns - FPGA_AD_SCLK rise@4882.800ns)
  Data Path Delay:        0.775ns  (logic 0.379ns (48.879%)  route 0.396ns (51.121%))
  Logic Levels:           0  
  Clock Path Skew:        -2.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.205ns = ( 4885.106 - 4882.901 ) 
    Source Clock Delay      (SCD):    4.717ns = ( 4887.517 - 4882.800 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_AD_SCLK rise edge)
                                                   4882.800  4882.800 r  
    Y6                                                0.000  4882.800 r  FPGA_AD_SCLK (IN)
                         net (fo=0)                   0.000  4882.800    FPGA_AD_SCLK
    Y6                   IBUF (Prop_ibuf_I_O)         1.415  4884.215 r  FPGA_AD_SCLK_IBUF_inst/O
                         net (fo=1, routed)           1.843  4886.058    FPGA_AD_SCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085  4886.143 r  FPGA_AD_SCLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.374  4887.517    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/D[1]
    SLICE_X48Y78         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y78         FDRE (Prop_fdre_C_Q)         0.379  4887.896 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[6]/Q
                         net (fo=2, routed)           0.396  4888.292    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg_n_0_[6]
    SLICE_X45Y78         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data_temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                   4882.901  4882.901 f  
    PS7_X0Y0             PS7                          0.000  4882.901 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905  4883.807    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077  4883.884 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.222  4885.106    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/s00_axi_aclk
    SLICE_X45Y78         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data_temp_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.000  4885.106    
                         clock uncertainty           -0.107  4884.999    
    SLICE_X45Y78         FDRE (Setup_fdre_C_D)       -0.028  4884.971    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data_temp_reg[6]
  -------------------------------------------------------------------
                         required time                       4884.971    
                         arrival time                       -4888.292    
  -------------------------------------------------------------------
                         slack                                 -3.322    

Slack (VIOLATED) :        -3.319ns  (required time - arrival time)
  Source:                 design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by FPGA_AD_SCLK  {rise@0.000ns fall@81.380ns period=162.760ns})
  Destination:            design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data_temp_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.102ns  (clk_fpga_0 fall@4882.901ns - FPGA_AD_SCLK rise@4882.800ns)
  Data Path Delay:        0.632ns  (logic 0.348ns (55.070%)  route 0.284ns (44.930%))
  Logic Levels:           0  
  Clock Path Skew:        -2.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.205ns = ( 4885.106 - 4882.901 ) 
    Source Clock Delay      (SCD):    4.717ns = ( 4887.517 - 4882.800 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_AD_SCLK rise edge)
                                                   4882.800  4882.800 r  
    Y6                                                0.000  4882.800 r  FPGA_AD_SCLK (IN)
                         net (fo=0)                   0.000  4882.800    FPGA_AD_SCLK
    Y6                   IBUF (Prop_ibuf_I_O)         1.415  4884.215 r  FPGA_AD_SCLK_IBUF_inst/O
                         net (fo=1, routed)           1.843  4886.058    FPGA_AD_SCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085  4886.143 r  FPGA_AD_SCLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.374  4887.517    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/D[1]
    SLICE_X48Y78         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y78         FDRE (Prop_fdre_C_Q)         0.348  4887.865 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[5]/Q
                         net (fo=2, routed)           0.284  4888.149    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg_n_0_[5]
    SLICE_X45Y78         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                   4882.901  4882.901 f  
    PS7_X0Y0             PS7                          0.000  4882.901 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905  4883.807    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077  4883.884 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.222  4885.106    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/s00_axi_aclk
    SLICE_X45Y78         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data_temp_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000  4885.106    
                         clock uncertainty           -0.107  4884.999    
    SLICE_X45Y78         FDRE (Setup_fdre_C_D)       -0.169  4884.830    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data_temp_reg[5]
  -------------------------------------------------------------------
                         required time                       4884.830    
                         arrival time                       -4888.149    
  -------------------------------------------------------------------
                         slack                                 -3.319    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 FPGA_AD_SCLK
                            (clock source 'FPGA_AD_SCLK'  {rise@0.000ns fall@81.380ns period=162.760ns})
  Destination:            design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/STATUS_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - FPGA_AD_SCLK rise@0.000ns)
  Data Path Delay:        1.546ns  (logic 0.278ns (17.998%)  route 1.268ns (82.002%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        1.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_AD_SCLK rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  FPGA_AD_SCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_AD_SCLK
    Y6                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  FPGA_AD_SCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.915    FPGA_AD_SCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.941 r  FPGA_AD_SCLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.605     1.546    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/D[1]
    SLICE_X44Y77         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/STATUS_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        0.811     1.177    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/s00_axi_aclk
    SLICE_X44Y77         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/STATUS_reg[3]/C
                         clock pessimism              0.000     1.177    
                         clock uncertainty            0.107     1.284    
    SLICE_X44Y77         FDRE (Hold_fdre_C_D)         0.066     1.350    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/STATUS_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.350    
                         arrival time                           1.546    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by FPGA_AD_SCLK  {rise@0.000ns fall@81.380ns period=162.760ns})
  Destination:            design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data_temp_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.068ns  (clk_fpga_0 fall@2115.812ns - FPGA_AD_SCLK rise@2115.880ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.437%)  route 0.065ns (31.563%))
  Logic Levels:           0  
  Clock Path Skew:        -0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns = ( 2116.990 - 2115.812 ) 
    Source Clock Delay      (SCD):    1.490ns = ( 2117.370 - 2115.880 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_AD_SCLK rise edge)
                                                   2115.880  2115.880 r  
    Y6                                                0.000  2115.880 r  FPGA_AD_SCLK (IN)
                         net (fo=0)                   0.000  2115.880    FPGA_AD_SCLK
    Y6                   IBUF (Prop_ibuf_I_O)         0.252  2116.132 r  FPGA_AD_SCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663  2116.795    FPGA_AD_SCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026  2116.821 r  FPGA_AD_SCLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.549  2117.370    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/D[1]
    SLICE_X47Y79         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y79         FDRE (Prop_fdre_C_Q)         0.141  2117.511 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[12]/Q
                         net (fo=2, routed)           0.065  2117.576    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg_n_0_[12]
    SLICE_X46Y79         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data_temp_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                   2115.812  2115.812 f  
    PS7_X0Y0             PS7                          0.000  2115.812 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337  2116.148    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029  2116.177 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        0.813  2116.990    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/s00_axi_aclk
    SLICE_X46Y79         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data_temp_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.000  2116.990    
                         clock uncertainty            0.107  2117.097    
    SLICE_X46Y79         FDRE (Hold_fdre_C_D)         0.080  2117.177    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data_temp_reg[12]
  -------------------------------------------------------------------
                         required time                      -2117.177    
                         arrival time                        2117.576    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by FPGA_AD_SCLK  {rise@0.000ns fall@81.380ns period=162.760ns})
  Destination:            design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data_temp_reg[23]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.068ns  (clk_fpga_0 fall@2115.812ns - FPGA_AD_SCLK rise@2115.880ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.170%)  route 0.065ns (25.830%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns = ( 2116.990 - 2115.812 ) 
    Source Clock Delay      (SCD):    1.488ns = ( 2117.368 - 2115.880 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_AD_SCLK rise edge)
                                                   2115.880  2115.880 r  
    Y6                                                0.000  2115.880 r  FPGA_AD_SCLK (IN)
                         net (fo=0)                   0.000  2115.880    FPGA_AD_SCLK
    Y6                   IBUF (Prop_ibuf_I_O)         0.252  2116.132 r  FPGA_AD_SCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663  2116.795    FPGA_AD_SCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026  2116.821 r  FPGA_AD_SCLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.547  2117.368    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/D[1]
    SLICE_X48Y78         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y78         FDRE (Prop_fdre_C_Q)         0.141  2117.509 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[23]/Q
                         net (fo=2, routed)           0.065  2117.573    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg_n_0_[23]
    SLICE_X49Y78         LUT5 (Prop_lut5_I3_O)        0.045  2117.618 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data_temp[23]_i_1/O
                         net (fo=1, routed)           0.000  2117.618    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data_temp[23]_i_1_n_0
    SLICE_X49Y78         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data_temp_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                   2115.812  2115.812 f  
    PS7_X0Y0             PS7                          0.000  2115.812 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337  2116.148    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029  2116.177 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        0.812  2116.990    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/s00_axi_aclk
    SLICE_X49Y78         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data_temp_reg[23]/C  (IS_INVERTED)
                         clock pessimism              0.000  2116.990    
                         clock uncertainty            0.107  2117.096    
    SLICE_X49Y78         FDRE (Hold_fdre_C_D)         0.098  2117.194    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data_temp_reg[23]
  -------------------------------------------------------------------
                         required time                      -2117.195    
                         arrival time                        2117.619    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by FPGA_AD_SCLK  {rise@0.000ns fall@81.380ns period=162.760ns})
  Destination:            design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data_temp_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.068ns  (clk_fpga_0 fall@2115.812ns - FPGA_AD_SCLK rise@2115.880ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.652%)  route 0.108ns (43.348%))
  Logic Levels:           0  
  Clock Path Skew:        -0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns = ( 2116.990 - 2115.812 ) 
    Source Clock Delay      (SCD):    1.490ns = ( 2117.370 - 2115.880 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_AD_SCLK rise edge)
                                                   2115.880  2115.880 r  
    Y6                                                0.000  2115.880 r  FPGA_AD_SCLK (IN)
                         net (fo=0)                   0.000  2115.880    FPGA_AD_SCLK
    Y6                   IBUF (Prop_ibuf_I_O)         0.252  2116.132 r  FPGA_AD_SCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663  2116.795    FPGA_AD_SCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026  2116.821 r  FPGA_AD_SCLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.549  2117.370    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/D[1]
    SLICE_X45Y79         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y79         FDRE (Prop_fdre_C_Q)         0.141  2117.511 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[9]/Q
                         net (fo=2, routed)           0.108  2117.619    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg_n_0_[9]
    SLICE_X47Y78         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data_temp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                   2115.812  2115.812 f  
    PS7_X0Y0             PS7                          0.000  2115.812 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337  2116.148    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029  2116.177 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        0.812  2116.990    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/s00_axi_aclk
    SLICE_X47Y78         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data_temp_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.000  2116.990    
                         clock uncertainty            0.107  2117.096    
    SLICE_X47Y78         FDRE (Hold_fdre_C_D)         0.085  2117.181    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data_temp_reg[9]
  -------------------------------------------------------------------
                         required time                      -2117.182    
                         arrival time                        2117.619    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/finish_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by FPGA_AD_SCLK  {rise@0.000ns fall@81.380ns period=162.760ns})
  Destination:            design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/n_finished_f1_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.068ns  (clk_fpga_0 fall@2115.812ns - FPGA_AD_SCLK rise@2115.880ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.450%)  route 0.112ns (37.550%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns = ( 2116.997 - 2115.812 ) 
    Source Clock Delay      (SCD):    1.495ns = ( 2117.375 - 2115.880 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_AD_SCLK rise edge)
                                                   2115.880  2115.880 r  
    Y6                                                0.000  2115.880 r  FPGA_AD_SCLK (IN)
                         net (fo=0)                   0.000  2115.880    FPGA_AD_SCLK
    Y6                   IBUF (Prop_ibuf_I_O)         0.252  2116.132 r  FPGA_AD_SCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663  2116.795    FPGA_AD_SCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026  2116.821 r  FPGA_AD_SCLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.554  2117.375    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/D[1]
    SLICE_X39Y86         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/finish_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.141  2117.516 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/finish_flag_reg/Q
                         net (fo=25, routed)          0.112  2117.628    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/finish_flag
    SLICE_X38Y86         LUT2 (Prop_lut2_I0_O)        0.045  2117.673 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/n_finished_f1_i_1/O
                         net (fo=2, routed)           0.000  2117.673    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/finish_flag_ff1
    SLICE_X38Y86         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/n_finished_f1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                   2115.812  2115.812 f  
    PS7_X0Y0             PS7                          0.000  2115.812 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337  2116.148    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029  2116.177 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        0.819  2116.997    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/s00_axi_aclk
    SLICE_X38Y86         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/n_finished_f1_reg/C  (IS_INVERTED)
                         clock pessimism              0.000  2116.997    
                         clock uncertainty            0.107  2117.104    
    SLICE_X38Y86         FDRE (Hold_fdre_C_D)         0.124  2117.228    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/n_finished_f1_reg
  -------------------------------------------------------------------
                         required time                      -2117.228    
                         arrival time                        2117.673    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by FPGA_AD_SCLK  {rise@0.000ns fall@81.380ns period=162.760ns})
  Destination:            design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data_temp_reg[18]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.068ns  (clk_fpga_0 fall@2115.812ns - FPGA_AD_SCLK rise@2115.880ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.157%)  route 0.119ns (45.843%))
  Logic Levels:           0  
  Clock Path Skew:        -0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns = ( 2116.990 - 2115.812 ) 
    Source Clock Delay      (SCD):    1.490ns = ( 2117.370 - 2115.880 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_AD_SCLK rise edge)
                                                   2115.880  2115.880 r  
    Y6                                                0.000  2115.880 r  FPGA_AD_SCLK (IN)
                         net (fo=0)                   0.000  2115.880    FPGA_AD_SCLK
    Y6                   IBUF (Prop_ibuf_I_O)         0.252  2116.132 r  FPGA_AD_SCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663  2116.795    FPGA_AD_SCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026  2116.821 r  FPGA_AD_SCLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.549  2117.370    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/D[1]
    SLICE_X45Y79         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y79         FDRE (Prop_fdre_C_Q)         0.141  2117.511 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[18]/Q
                         net (fo=2, routed)           0.119  2117.630    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg_n_0_[18]
    SLICE_X45Y78         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data_temp_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                   2115.812  2115.812 f  
    PS7_X0Y0             PS7                          0.000  2115.812 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337  2116.148    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029  2116.177 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        0.812  2116.990    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/s00_axi_aclk
    SLICE_X45Y78         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data_temp_reg[18]/C  (IS_INVERTED)
                         clock pessimism              0.000  2116.990    
                         clock uncertainty            0.107  2117.096    
    SLICE_X45Y78         FDRE (Hold_fdre_C_D)         0.077  2117.173    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data_temp_reg[18]
  -------------------------------------------------------------------
                         required time                      -2117.173    
                         arrival time                        2117.630    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by FPGA_AD_SCLK  {rise@0.000ns fall@81.380ns period=162.760ns})
  Destination:            design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data_temp_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.068ns  (clk_fpga_0 fall@2115.812ns - FPGA_AD_SCLK rise@2115.880ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.483%)  route 0.123ns (46.517%))
  Logic Levels:           0  
  Clock Path Skew:        -0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns = ( 2116.989 - 2115.812 ) 
    Source Clock Delay      (SCD):    1.488ns = ( 2117.368 - 2115.880 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_AD_SCLK rise edge)
                                                   2115.880  2115.880 r  
    Y6                                                0.000  2115.880 r  FPGA_AD_SCLK (IN)
                         net (fo=0)                   0.000  2115.880    FPGA_AD_SCLK
    Y6                   IBUF (Prop_ibuf_I_O)         0.252  2116.132 r  FPGA_AD_SCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663  2116.795    FPGA_AD_SCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026  2116.821 r  FPGA_AD_SCLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.547  2117.368    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/D[1]
    SLICE_X48Y78         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y78         FDRE (Prop_fdre_C_Q)         0.141  2117.509 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[3]/Q
                         net (fo=2, routed)           0.123  2117.631    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg_n_0_[3]
    SLICE_X48Y77         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                   2115.812  2115.812 f  
    PS7_X0Y0             PS7                          0.000  2115.812 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337  2116.148    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029  2116.177 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        0.811  2116.989    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/s00_axi_aclk
    SLICE_X48Y77         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data_temp_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000  2116.989    
                         clock uncertainty            0.107  2117.095    
    SLICE_X48Y77         FDRE (Hold_fdre_C_D)         0.079  2117.175    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data_temp_reg[3]
  -------------------------------------------------------------------
                         required time                      -2117.175    
                         arrival time                        2117.632    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by FPGA_AD_SCLK  {rise@0.000ns fall@81.380ns period=162.760ns})
  Destination:            design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data_temp_reg[31]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.068ns  (clk_fpga_0 fall@2115.812ns - FPGA_AD_SCLK rise@2115.880ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.688%)  route 0.122ns (46.312%))
  Logic Levels:           0  
  Clock Path Skew:        -0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns = ( 2116.989 - 2115.812 ) 
    Source Clock Delay      (SCD):    1.488ns = ( 2117.368 - 2115.880 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_AD_SCLK rise edge)
                                                   2115.880  2115.880 r  
    Y6                                                0.000  2115.880 r  FPGA_AD_SCLK (IN)
                         net (fo=0)                   0.000  2115.880    FPGA_AD_SCLK
    Y6                   IBUF (Prop_ibuf_I_O)         0.252  2116.132 r  FPGA_AD_SCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663  2116.795    FPGA_AD_SCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026  2116.821 r  FPGA_AD_SCLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.547  2117.368    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/D[1]
    SLICE_X48Y78         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y78         FDRE (Prop_fdre_C_Q)         0.141  2117.509 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[23]/Q
                         net (fo=2, routed)           0.122  2117.630    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg_n_0_[23]
    SLICE_X48Y77         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data_temp_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                   2115.812  2115.812 f  
    PS7_X0Y0             PS7                          0.000  2115.812 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337  2116.148    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029  2116.177 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        0.811  2116.989    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/s00_axi_aclk
    SLICE_X48Y77         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data_temp_reg[31]/C  (IS_INVERTED)
                         clock pessimism              0.000  2116.989    
                         clock uncertainty            0.107  2117.095    
    SLICE_X48Y77         FDRE (Hold_fdre_C_D)         0.077  2117.172    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data_temp_reg[31]
  -------------------------------------------------------------------
                         required time                      -2117.172    
                         arrival time                        2117.631    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by FPGA_AD_SCLK  {rise@0.000ns fall@81.380ns period=162.760ns})
  Destination:            design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data_temp_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.068ns  (clk_fpga_0 fall@2115.812ns - FPGA_AD_SCLK rise@2115.880ns)
  Data Path Delay:        0.218ns  (logic 0.148ns (67.785%)  route 0.070ns (32.215%))
  Logic Levels:           0  
  Clock Path Skew:        -0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns = ( 2116.990 - 2115.812 ) 
    Source Clock Delay      (SCD):    1.489ns = ( 2117.369 - 2115.880 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_AD_SCLK rise edge)
                                                   2115.880  2115.880 r  
    Y6                                                0.000  2115.880 r  FPGA_AD_SCLK (IN)
                         net (fo=0)                   0.000  2115.880    FPGA_AD_SCLK
    Y6                   IBUF (Prop_ibuf_I_O)         0.252  2116.132 r  FPGA_AD_SCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663  2116.795    FPGA_AD_SCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026  2116.821 r  FPGA_AD_SCLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.548  2117.369    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/D[1]
    SLICE_X46Y78         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y78         FDRE (Prop_fdre_C_Q)         0.148  2117.517 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[4]/Q
                         net (fo=2, routed)           0.070  2117.587    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg_n_0_[4]
    SLICE_X47Y78         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                   2115.812  2115.812 f  
    PS7_X0Y0             PS7                          0.000  2115.812 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337  2116.148    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029  2116.177 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        0.812  2116.990    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/s00_axi_aclk
    SLICE_X47Y78         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data_temp_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000  2116.990    
                         clock uncertainty            0.107  2117.096    
    SLICE_X47Y78         FDRE (Hold_fdre_C_D)         0.030  2117.126    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data_temp_reg[4]
  -------------------------------------------------------------------
                         required time                      -2117.126    
                         arrival time                        2117.587    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by FPGA_AD_SCLK  {rise@0.000ns fall@81.380ns period=162.760ns})
  Destination:            design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data_temp_reg[21]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.068ns  (clk_fpga_0 fall@2115.812ns - FPGA_AD_SCLK rise@2115.880ns)
  Data Path Delay:        0.218ns  (logic 0.148ns (67.772%)  route 0.070ns (32.228%))
  Logic Levels:           0  
  Clock Path Skew:        -0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns = ( 2116.990 - 2115.812 ) 
    Source Clock Delay      (SCD):    1.489ns = ( 2117.369 - 2115.880 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_AD_SCLK rise edge)
                                                   2115.880  2115.880 r  
    Y6                                                0.000  2115.880 r  FPGA_AD_SCLK (IN)
                         net (fo=0)                   0.000  2115.880    FPGA_AD_SCLK
    Y6                   IBUF (Prop_ibuf_I_O)         0.252  2116.132 r  FPGA_AD_SCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663  2116.795    FPGA_AD_SCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026  2116.821 r  FPGA_AD_SCLK_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.548  2117.369    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/D[1]
    SLICE_X46Y78         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y78         FDRE (Prop_fdre_C_Q)         0.148  2117.517 r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg[21]/Q
                         net (fo=2, routed)           0.070  2117.587    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1_reg_n_0_[21]
    SLICE_X47Y78         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data_temp_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                   2115.812  2115.812 f  
    PS7_X0Y0             PS7                          0.000  2115.812 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337  2116.148    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029  2116.177 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        0.812  2116.990    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/s00_axi_aclk
    SLICE_X47Y78         FDRE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data_temp_reg[21]/C  (IS_INVERTED)
                         clock pessimism              0.000  2116.990    
                         clock uncertainty            0.107  2117.096    
    SLICE_X47Y78         FDRE (Hold_fdre_C_D)         0.029  2117.125    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data_temp_reg[21]
  -------------------------------------------------------------------
                         required time                      -2117.125    
                         arrival time                        2117.587    
  -------------------------------------------------------------------
                         slack                                  0.462    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_0

Setup :          195  Failing Endpoints,  Worst Slack       -6.330ns,  Total Violation     -982.872ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.869ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.330ns  (required time - arrival time)
  Source:                 design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.007ns  (clk_fpga_0 rise@1640.007ns - clk_fpga_2 rise@1640.000ns)
  Data Path Delay:        5.283ns  (logic 1.340ns (25.365%)  route 3.943ns (74.635%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.386ns = ( 1644.393 - 1640.007 ) 
    Source Clock Delay      (SCD):    5.085ns = ( 1645.085 - 1640.000 ) 
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.252ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                   1640.000  1640.000 r  
    PS7_X0Y0             PS7                          0.000  1640.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           3.029  1643.029    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_clk
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.105  1643.134 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.479  1643.613    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085  1643.698 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          1.387  1645.085    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X43Y86         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.379  1645.464 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]/Q
                         net (fo=4, routed)           0.641  1646.105    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]
    SLICE_X44Y82         LUT4 (Prop_lut4_I2_O)        0.105  1646.210 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry_i_7/O
                         net (fo=1, routed)           0.000  1646.210    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry_i_7_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457  1646.667 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry/CO[3]
                         net (fo=1, routed)           0.000  1646.667    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098  1646.765 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__0/CO[3]
                         net (fo=1, routed)           0.000  1646.765    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__0_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098  1646.863 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__1/CO[3]
                         net (fo=1, routed)           0.000  1646.863    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__1_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098  1646.961 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__2/CO[3]
                         net (fo=1, routed)           0.861  1647.822    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__2_n_0
    SLICE_X44Y86         LUT3 (Prop_lut3_I2_O)        0.105  1647.927 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2[0]_i_1/O
                         net (fo=32, routed)          2.441  1650.367    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2[0]_i_1_n_0
    SLICE_X43Y81         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   1640.007  1640.007 r  
    PS7_X0Y0             PS7                          0.000  1640.007 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905  1640.912    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077  1640.990 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.589  1642.579    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y46         LUT3 (Prop_lut3_I2_O)        0.084  1642.663 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.424  1643.087    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077  1643.164 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          1.229  1644.393    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X43Y81         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[9]/C
                         clock pessimism              0.127  1644.520    
                         clock uncertainty           -0.131  1644.389    
    SLICE_X43Y81         FDRE (Setup_fdre_C_R)       -0.352  1644.037    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[9]
  -------------------------------------------------------------------
                         required time                       1644.037    
                         arrival time                       -1650.368    
  -------------------------------------------------------------------
                         slack                                 -6.330    

Slack (VIOLATED) :        -6.325ns  (required time - arrival time)
  Source:                 design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.007ns  (clk_fpga_0 rise@1640.007ns - clk_fpga_2 rise@1640.000ns)
  Data Path Delay:        5.279ns  (logic 1.340ns (25.383%)  route 3.939ns (74.617%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.388ns = ( 1644.395 - 1640.007 ) 
    Source Clock Delay      (SCD):    5.085ns = ( 1645.085 - 1640.000 ) 
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.252ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                   1640.000  1640.000 r  
    PS7_X0Y0             PS7                          0.000  1640.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           3.029  1643.029    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_clk
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.105  1643.134 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.479  1643.613    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085  1643.698 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          1.387  1645.085    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X43Y86         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.379  1645.464 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]/Q
                         net (fo=4, routed)           0.641  1646.105    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]
    SLICE_X44Y82         LUT4 (Prop_lut4_I2_O)        0.105  1646.210 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry_i_7/O
                         net (fo=1, routed)           0.000  1646.210    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry_i_7_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457  1646.667 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry/CO[3]
                         net (fo=1, routed)           0.000  1646.667    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098  1646.765 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__0/CO[3]
                         net (fo=1, routed)           0.000  1646.765    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__0_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098  1646.863 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__1/CO[3]
                         net (fo=1, routed)           0.000  1646.863    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__1_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098  1646.961 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__2/CO[3]
                         net (fo=1, routed)           0.861  1647.822    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__2_n_0
    SLICE_X44Y86         LUT3 (Prop_lut3_I2_O)        0.105  1647.927 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2[0]_i_1/O
                         net (fo=32, routed)          2.437  1650.364    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2[0]_i_1_n_0
    SLICE_X43Y83         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   1640.007  1640.007 r  
    PS7_X0Y0             PS7                          0.000  1640.007 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905  1640.912    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077  1640.990 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.589  1642.579    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y46         LUT3 (Prop_lut3_I2_O)        0.084  1642.663 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.424  1643.087    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077  1643.164 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          1.231  1644.395    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X43Y83         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[10]/C
                         clock pessimism              0.127  1644.522    
                         clock uncertainty           -0.131  1644.391    
    SLICE_X43Y83         FDRE (Setup_fdre_C_R)       -0.352  1644.039    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[10]
  -------------------------------------------------------------------
                         required time                       1644.039    
                         arrival time                       -1650.364    
  -------------------------------------------------------------------
                         slack                                 -6.325    

Slack (VIOLATED) :        -6.325ns  (required time - arrival time)
  Source:                 design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.007ns  (clk_fpga_0 rise@1640.007ns - clk_fpga_2 rise@1640.000ns)
  Data Path Delay:        5.279ns  (logic 1.340ns (25.383%)  route 3.939ns (74.617%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.388ns = ( 1644.395 - 1640.007 ) 
    Source Clock Delay      (SCD):    5.085ns = ( 1645.085 - 1640.000 ) 
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.252ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                   1640.000  1640.000 r  
    PS7_X0Y0             PS7                          0.000  1640.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           3.029  1643.029    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_clk
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.105  1643.134 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.479  1643.613    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085  1643.698 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          1.387  1645.085    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X43Y86         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.379  1645.464 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]/Q
                         net (fo=4, routed)           0.641  1646.105    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]
    SLICE_X44Y82         LUT4 (Prop_lut4_I2_O)        0.105  1646.210 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry_i_7/O
                         net (fo=1, routed)           0.000  1646.210    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry_i_7_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457  1646.667 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry/CO[3]
                         net (fo=1, routed)           0.000  1646.667    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098  1646.765 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__0/CO[3]
                         net (fo=1, routed)           0.000  1646.765    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__0_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098  1646.863 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__1/CO[3]
                         net (fo=1, routed)           0.000  1646.863    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__1_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098  1646.961 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__2/CO[3]
                         net (fo=1, routed)           0.861  1647.822    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__2_n_0
    SLICE_X44Y86         LUT3 (Prop_lut3_I2_O)        0.105  1647.927 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2[0]_i_1/O
                         net (fo=32, routed)          2.437  1650.364    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2[0]_i_1_n_0
    SLICE_X43Y83         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   1640.007  1640.007 r  
    PS7_X0Y0             PS7                          0.000  1640.007 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905  1640.912    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077  1640.990 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.589  1642.579    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y46         LUT3 (Prop_lut3_I2_O)        0.084  1642.663 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.424  1643.087    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077  1643.164 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          1.231  1644.395    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X43Y83         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[11]/C
                         clock pessimism              0.127  1644.522    
                         clock uncertainty           -0.131  1644.391    
    SLICE_X43Y83         FDRE (Setup_fdre_C_R)       -0.352  1644.039    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[11]
  -------------------------------------------------------------------
                         required time                       1644.039    
                         arrival time                       -1650.364    
  -------------------------------------------------------------------
                         slack                                 -6.325    

Slack (VIOLATED) :        -6.325ns  (required time - arrival time)
  Source:                 design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.007ns  (clk_fpga_0 rise@1640.007ns - clk_fpga_2 rise@1640.000ns)
  Data Path Delay:        5.279ns  (logic 1.340ns (25.383%)  route 3.939ns (74.617%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.388ns = ( 1644.395 - 1640.007 ) 
    Source Clock Delay      (SCD):    5.085ns = ( 1645.085 - 1640.000 ) 
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.252ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                   1640.000  1640.000 r  
    PS7_X0Y0             PS7                          0.000  1640.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           3.029  1643.029    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_clk
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.105  1643.134 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.479  1643.613    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085  1643.698 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          1.387  1645.085    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X43Y86         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.379  1645.464 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]/Q
                         net (fo=4, routed)           0.641  1646.105    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]
    SLICE_X44Y82         LUT4 (Prop_lut4_I2_O)        0.105  1646.210 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry_i_7/O
                         net (fo=1, routed)           0.000  1646.210    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry_i_7_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457  1646.667 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry/CO[3]
                         net (fo=1, routed)           0.000  1646.667    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098  1646.765 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__0/CO[3]
                         net (fo=1, routed)           0.000  1646.765    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__0_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098  1646.863 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__1/CO[3]
                         net (fo=1, routed)           0.000  1646.863    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__1_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098  1646.961 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__2/CO[3]
                         net (fo=1, routed)           0.861  1647.822    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__2_n_0
    SLICE_X44Y86         LUT3 (Prop_lut3_I2_O)        0.105  1647.927 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2[0]_i_1/O
                         net (fo=32, routed)          2.437  1650.364    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2[0]_i_1_n_0
    SLICE_X43Y83         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   1640.007  1640.007 r  
    PS7_X0Y0             PS7                          0.000  1640.007 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905  1640.912    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077  1640.990 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.589  1642.579    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y46         LUT3 (Prop_lut3_I2_O)        0.084  1642.663 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.424  1643.087    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077  1643.164 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          1.231  1644.395    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X43Y83         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[2]/C
                         clock pessimism              0.127  1644.522    
                         clock uncertainty           -0.131  1644.391    
    SLICE_X43Y83         FDRE (Setup_fdre_C_R)       -0.352  1644.039    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[2]
  -------------------------------------------------------------------
                         required time                       1644.039    
                         arrival time                       -1650.364    
  -------------------------------------------------------------------
                         slack                                 -6.325    

Slack (VIOLATED) :        -6.325ns  (required time - arrival time)
  Source:                 design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.007ns  (clk_fpga_0 rise@1640.007ns - clk_fpga_2 rise@1640.000ns)
  Data Path Delay:        5.279ns  (logic 1.340ns (25.383%)  route 3.939ns (74.617%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.388ns = ( 1644.395 - 1640.007 ) 
    Source Clock Delay      (SCD):    5.085ns = ( 1645.085 - 1640.000 ) 
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.252ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                   1640.000  1640.000 r  
    PS7_X0Y0             PS7                          0.000  1640.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           3.029  1643.029    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_clk
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.105  1643.134 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.479  1643.613    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085  1643.698 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          1.387  1645.085    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X43Y86         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.379  1645.464 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]/Q
                         net (fo=4, routed)           0.641  1646.105    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]
    SLICE_X44Y82         LUT4 (Prop_lut4_I2_O)        0.105  1646.210 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry_i_7/O
                         net (fo=1, routed)           0.000  1646.210    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry_i_7_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457  1646.667 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry/CO[3]
                         net (fo=1, routed)           0.000  1646.667    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098  1646.765 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__0/CO[3]
                         net (fo=1, routed)           0.000  1646.765    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__0_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098  1646.863 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__1/CO[3]
                         net (fo=1, routed)           0.000  1646.863    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__1_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098  1646.961 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__2/CO[3]
                         net (fo=1, routed)           0.861  1647.822    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__2_n_0
    SLICE_X44Y86         LUT3 (Prop_lut3_I2_O)        0.105  1647.927 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2[0]_i_1/O
                         net (fo=32, routed)          2.437  1650.364    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2[0]_i_1_n_0
    SLICE_X43Y83         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   1640.007  1640.007 r  
    PS7_X0Y0             PS7                          0.000  1640.007 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905  1640.912    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077  1640.990 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.589  1642.579    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y46         LUT3 (Prop_lut3_I2_O)        0.084  1642.663 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.424  1643.087    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077  1643.164 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          1.231  1644.395    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X43Y83         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[8]/C
                         clock pessimism              0.127  1644.522    
                         clock uncertainty           -0.131  1644.391    
    SLICE_X43Y83         FDRE (Setup_fdre_C_R)       -0.352  1644.039    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[8]
  -------------------------------------------------------------------
                         required time                       1644.039    
                         arrival time                       -1650.364    
  -------------------------------------------------------------------
                         slack                                 -6.325    

Slack (VIOLATED) :        -6.308ns  (required time - arrival time)
  Source:                 design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.007ns  (clk_fpga_0 rise@1640.007ns - clk_fpga_2 rise@1640.000ns)
  Data Path Delay:        5.192ns  (logic 1.340ns (25.807%)  route 3.852ns (74.193%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.389ns = ( 1644.396 - 1640.007 ) 
    Source Clock Delay      (SCD):    5.085ns = ( 1645.085 - 1640.000 ) 
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.252ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                   1640.000  1640.000 r  
    PS7_X0Y0             PS7                          0.000  1640.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           3.029  1643.029    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_clk
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.105  1643.134 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.479  1643.613    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085  1643.698 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          1.387  1645.085    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X43Y86         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.379  1645.464 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]/Q
                         net (fo=4, routed)           0.641  1646.105    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]
    SLICE_X44Y82         LUT4 (Prop_lut4_I2_O)        0.105  1646.210 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry_i_7/O
                         net (fo=1, routed)           0.000  1646.210    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry_i_7_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457  1646.667 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry/CO[3]
                         net (fo=1, routed)           0.000  1646.667    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098  1646.765 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__0/CO[3]
                         net (fo=1, routed)           0.000  1646.765    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__0_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098  1646.863 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__1/CO[3]
                         net (fo=1, routed)           0.000  1646.863    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__1_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098  1646.961 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__2/CO[3]
                         net (fo=1, routed)           0.861  1647.822    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__2_n_0
    SLICE_X44Y86         LUT3 (Prop_lut3_I2_O)        0.105  1647.927 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2[0]_i_1/O
                         net (fo=32, routed)          2.350  1650.277    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2[0]_i_1_n_0
    SLICE_X42Y85         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   1640.007  1640.007 r  
    PS7_X0Y0             PS7                          0.000  1640.007 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905  1640.912    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077  1640.990 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.589  1642.579    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y46         LUT3 (Prop_lut3_I2_O)        0.084  1642.663 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.424  1643.087    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077  1643.164 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          1.232  1644.396    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X42Y85         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[17]/C
                         clock pessimism              0.127  1644.523    
                         clock uncertainty           -0.131  1644.392    
    SLICE_X42Y85         FDRE (Setup_fdre_C_R)       -0.423  1643.969    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[17]
  -------------------------------------------------------------------
                         required time                       1643.969    
                         arrival time                       -1650.277    
  -------------------------------------------------------------------
                         slack                                 -6.308    

Slack (VIOLATED) :        -6.237ns  (required time - arrival time)
  Source:                 design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.007ns  (clk_fpga_0 rise@1640.007ns - clk_fpga_2 rise@1640.000ns)
  Data Path Delay:        5.192ns  (logic 1.340ns (25.807%)  route 3.852ns (74.193%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.389ns = ( 1644.396 - 1640.007 ) 
    Source Clock Delay      (SCD):    5.085ns = ( 1645.085 - 1640.000 ) 
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.252ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                   1640.000  1640.000 r  
    PS7_X0Y0             PS7                          0.000  1640.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           3.029  1643.029    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_clk
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.105  1643.134 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.479  1643.613    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085  1643.698 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          1.387  1645.085    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X43Y86         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.379  1645.464 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]/Q
                         net (fo=4, routed)           0.641  1646.105    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]
    SLICE_X44Y82         LUT4 (Prop_lut4_I2_O)        0.105  1646.210 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry_i_7/O
                         net (fo=1, routed)           0.000  1646.210    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry_i_7_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457  1646.667 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry/CO[3]
                         net (fo=1, routed)           0.000  1646.667    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098  1646.765 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__0/CO[3]
                         net (fo=1, routed)           0.000  1646.765    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__0_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098  1646.863 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__1/CO[3]
                         net (fo=1, routed)           0.000  1646.863    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__1_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098  1646.961 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__2/CO[3]
                         net (fo=1, routed)           0.861  1647.822    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__2_n_0
    SLICE_X44Y86         LUT3 (Prop_lut3_I2_O)        0.105  1647.927 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2[0]_i_1/O
                         net (fo=32, routed)          2.350  1650.277    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2[0]_i_1_n_0
    SLICE_X43Y85         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   1640.007  1640.007 r  
    PS7_X0Y0             PS7                          0.000  1640.007 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905  1640.912    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077  1640.990 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.589  1642.579    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y46         LUT3 (Prop_lut3_I2_O)        0.084  1642.663 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.424  1643.087    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077  1643.164 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          1.232  1644.396    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X43Y85         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[16]/C
                         clock pessimism              0.127  1644.523    
                         clock uncertainty           -0.131  1644.392    
    SLICE_X43Y85         FDRE (Setup_fdre_C_R)       -0.352  1644.040    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[16]
  -------------------------------------------------------------------
                         required time                       1644.040    
                         arrival time                       -1650.277    
  -------------------------------------------------------------------
                         slack                                 -6.237    

Slack (VIOLATED) :        -6.237ns  (required time - arrival time)
  Source:                 design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.007ns  (clk_fpga_0 rise@1640.007ns - clk_fpga_2 rise@1640.000ns)
  Data Path Delay:        5.192ns  (logic 1.340ns (25.807%)  route 3.852ns (74.193%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.389ns = ( 1644.396 - 1640.007 ) 
    Source Clock Delay      (SCD):    5.085ns = ( 1645.085 - 1640.000 ) 
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.252ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                   1640.000  1640.000 r  
    PS7_X0Y0             PS7                          0.000  1640.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           3.029  1643.029    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_clk
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.105  1643.134 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.479  1643.613    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085  1643.698 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          1.387  1645.085    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X43Y86         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.379  1645.464 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]/Q
                         net (fo=4, routed)           0.641  1646.105    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]
    SLICE_X44Y82         LUT4 (Prop_lut4_I2_O)        0.105  1646.210 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry_i_7/O
                         net (fo=1, routed)           0.000  1646.210    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry_i_7_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457  1646.667 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry/CO[3]
                         net (fo=1, routed)           0.000  1646.667    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098  1646.765 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__0/CO[3]
                         net (fo=1, routed)           0.000  1646.765    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__0_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098  1646.863 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__1/CO[3]
                         net (fo=1, routed)           0.000  1646.863    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__1_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098  1646.961 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__2/CO[3]
                         net (fo=1, routed)           0.861  1647.822    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__2_n_0
    SLICE_X44Y86         LUT3 (Prop_lut3_I2_O)        0.105  1647.927 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2[0]_i_1/O
                         net (fo=32, routed)          2.350  1650.277    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2[0]_i_1_n_0
    SLICE_X43Y85         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   1640.007  1640.007 r  
    PS7_X0Y0             PS7                          0.000  1640.007 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905  1640.912    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077  1640.990 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.589  1642.579    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y46         LUT3 (Prop_lut3_I2_O)        0.084  1642.663 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.424  1643.087    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077  1643.164 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          1.232  1644.396    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X43Y85         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[18]/C
                         clock pessimism              0.127  1644.523    
                         clock uncertainty           -0.131  1644.392    
    SLICE_X43Y85         FDRE (Setup_fdre_C_R)       -0.352  1644.040    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[18]
  -------------------------------------------------------------------
                         required time                       1644.040    
                         arrival time                       -1650.277    
  -------------------------------------------------------------------
                         slack                                 -6.237    

Slack (VIOLATED) :        -6.237ns  (required time - arrival time)
  Source:                 design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.007ns  (clk_fpga_0 rise@1640.007ns - clk_fpga_2 rise@1640.000ns)
  Data Path Delay:        5.192ns  (logic 1.340ns (25.807%)  route 3.852ns (74.193%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.389ns = ( 1644.396 - 1640.007 ) 
    Source Clock Delay      (SCD):    5.085ns = ( 1645.085 - 1640.000 ) 
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.252ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                   1640.000  1640.000 r  
    PS7_X0Y0             PS7                          0.000  1640.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           3.029  1643.029    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_clk
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.105  1643.134 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.479  1643.613    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085  1643.698 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          1.387  1645.085    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X43Y86         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.379  1645.464 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]/Q
                         net (fo=4, routed)           0.641  1646.105    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]
    SLICE_X44Y82         LUT4 (Prop_lut4_I2_O)        0.105  1646.210 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry_i_7/O
                         net (fo=1, routed)           0.000  1646.210    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry_i_7_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457  1646.667 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry/CO[3]
                         net (fo=1, routed)           0.000  1646.667    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098  1646.765 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__0/CO[3]
                         net (fo=1, routed)           0.000  1646.765    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__0_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098  1646.863 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__1/CO[3]
                         net (fo=1, routed)           0.000  1646.863    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__1_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098  1646.961 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__2/CO[3]
                         net (fo=1, routed)           0.861  1647.822    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__2_n_0
    SLICE_X44Y86         LUT3 (Prop_lut3_I2_O)        0.105  1647.927 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2[0]_i_1/O
                         net (fo=32, routed)          2.350  1650.277    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2[0]_i_1_n_0
    SLICE_X43Y85         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   1640.007  1640.007 r  
    PS7_X0Y0             PS7                          0.000  1640.007 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905  1640.912    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077  1640.990 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.589  1642.579    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y46         LUT3 (Prop_lut3_I2_O)        0.084  1642.663 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.424  1643.087    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077  1643.164 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          1.232  1644.396    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X43Y85         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[19]/C
                         clock pessimism              0.127  1644.523    
                         clock uncertainty           -0.131  1644.392    
    SLICE_X43Y85         FDRE (Setup_fdre_C_R)       -0.352  1644.040    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[19]
  -------------------------------------------------------------------
                         required time                       1644.040    
                         arrival time                       -1650.277    
  -------------------------------------------------------------------
                         slack                                 -6.237    

Slack (VIOLATED) :        -6.237ns  (required time - arrival time)
  Source:                 design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.007ns  (clk_fpga_0 rise@1640.007ns - clk_fpga_2 rise@1640.000ns)
  Data Path Delay:        5.192ns  (logic 1.340ns (25.807%)  route 3.852ns (74.193%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.389ns = ( 1644.396 - 1640.007 ) 
    Source Clock Delay      (SCD):    5.085ns = ( 1645.085 - 1640.000 ) 
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.252ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                   1640.000  1640.000 r  
    PS7_X0Y0             PS7                          0.000  1640.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           3.029  1643.029    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_clk
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.105  1643.134 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.479  1643.613    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085  1643.698 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          1.387  1645.085    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X43Y86         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.379  1645.464 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]/Q
                         net (fo=4, routed)           0.641  1646.105    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]
    SLICE_X44Y82         LUT4 (Prop_lut4_I2_O)        0.105  1646.210 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry_i_7/O
                         net (fo=1, routed)           0.000  1646.210    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry_i_7_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457  1646.667 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry/CO[3]
                         net (fo=1, routed)           0.000  1646.667    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098  1646.765 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__0/CO[3]
                         net (fo=1, routed)           0.000  1646.765    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__0_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098  1646.863 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__1/CO[3]
                         net (fo=1, routed)           0.000  1646.863    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__1_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098  1646.961 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__2/CO[3]
                         net (fo=1, routed)           0.861  1647.822    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__2_n_0
    SLICE_X44Y86         LUT3 (Prop_lut3_I2_O)        0.105  1647.927 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2[0]_i_1/O
                         net (fo=32, routed)          2.350  1650.277    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2[0]_i_1_n_0
    SLICE_X43Y85         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   1640.007  1640.007 r  
    PS7_X0Y0             PS7                          0.000  1640.007 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905  1640.912    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077  1640.990 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.589  1642.579    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y46         LUT3 (Prop_lut3_I2_O)        0.084  1642.663 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.424  1643.087    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077  1643.164 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          1.232  1644.396    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X43Y85         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[1]/C
                         clock pessimism              0.127  1644.523    
                         clock uncertainty           -0.131  1644.392    
    SLICE_X43Y85         FDRE (Setup_fdre_C_R)       -0.352  1644.040    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[1]
  -------------------------------------------------------------------
                         required time                       1644.040    
                         arrival time                       -1650.277    
  -------------------------------------------------------------------
                         slack                                 -6.237    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.869ns  (arrival time - required time)
  Source:                 design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_c2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.346ns (32.903%)  route 0.706ns (67.097%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.540ns
    Source Clock Delay      (SCD):    2.345ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.252ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.512     1.512    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_clk
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.045     1.557 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.207     1.764    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.790 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          0.556     2.345    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X43Y88         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y88         FDRE (Prop_fdre_C_Q)         0.141     2.486 f  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[30]/Q
                         net (fo=4, routed)           0.376     2.863    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[30]
    SLICE_X45Y85         LUT2 (Prop_lut2_I0_O)        0.045     2.908 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/i__carry__2_i_1__1/O
                         net (fo=1, routed)           0.000     2.908    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/i__carry__2_i_1__1_n_0
    SLICE_X45Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     3.023 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_c20_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.329     3.352    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_c20_inferred__0/i__carry__2_n_0
    SLICE_X44Y86         LUT3 (Prop_lut3_I0_O)        0.045     3.397 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_c2_i_1/O
                         net (fo=1, routed)           0.000     3.397    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_c2_i_1_n_0
    SLICE_X44Y86         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_c2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.037     1.403    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y46         LUT3 (Prop_lut3_I2_O)        0.056     1.459 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.231     1.690    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.719 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          0.821     2.540    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X44Y86         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_c2_reg/C
                         clock pessimism             -0.234     2.305    
                         clock uncertainty            0.131     2.436    
    SLICE_X44Y86         FDRE (Hold_fdre_C_D)         0.092     2.528    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_c2_reg
  -------------------------------------------------------------------
                         required time                         -2.528    
                         arrival time                           3.397    
  -------------------------------------------------------------------
                         slack                                  0.869    

Slack (MET) :             0.872ns  (arrival time - required time)
  Source:                 design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.100ns  (logic 0.425ns (38.641%)  route 0.675ns (61.359%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.562ns
    Source Clock Delay      (SCD):    2.364ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.252ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.512     1.512    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_clk
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.045     1.557 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.207     1.764    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.790 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          0.575     2.364    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X56Y86         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y86         FDRE (Prop_fdre_C_Q)         0.128     2.492 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt1_reg[16]/Q
                         net (fo=5, routed)           0.675     3.167    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt1_reg[16]
    SLICE_X54Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.244     3.411 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.411    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt1_reg[16]_i_1_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     3.464 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt1_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.464    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt1_reg[20]_i_1_n_7
    SLICE_X54Y87         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.037     1.403    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y46         LUT3 (Prop_lut3_I2_O)        0.056     1.459 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.231     1.690    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.719 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          0.843     2.562    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X54Y87         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt1_reg[20]/C
                         clock pessimism             -0.234     2.327    
                         clock uncertainty            0.131     2.458    
    SLICE_X54Y87         FDRE (Hold_fdre_C_D)         0.134     2.592    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt1_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.592    
                         arrival time                           3.464    
  -------------------------------------------------------------------
                         slack                                  0.872    

Slack (MET) :             0.878ns  (arrival time - required time)
  Source:                 design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.042ns  (logic 0.256ns (24.566%)  route 0.786ns (75.434%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        -0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.543ns
    Source Clock Delay      (SCD):    2.345ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.252ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.512     1.512    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_clk
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.045     1.557 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.207     1.764    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.790 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          0.556     2.345    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X43Y88         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y88         FDRE (Prop_fdre_C_Q)         0.141     2.486 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[28]/Q
                         net (fo=4, routed)           0.786     3.273    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[28]
    SLICE_X43Y88         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     3.388 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.388    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[28]_i_1_n_7
    SLICE_X43Y88         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.037     1.403    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y46         LUT3 (Prop_lut3_I2_O)        0.056     1.459 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.231     1.690    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.719 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          0.824     2.543    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X43Y88         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[28]/C
                         clock pessimism             -0.268     2.274    
                         clock uncertainty            0.131     2.405    
    SLICE_X43Y88         FDRE (Hold_fdre_C_D)         0.105     2.510    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.510    
                         arrival time                           3.388    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.878ns  (arrival time - required time)
  Source:                 design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.042ns  (logic 0.251ns (24.080%)  route 0.791ns (75.920%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        -0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.539ns
    Source Clock Delay      (SCD):    2.343ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.252ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.512     1.512    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_clk
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.045     1.557 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.207     1.764    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.790 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          0.554     2.343    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X43Y84         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.141     2.484 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[13]/Q
                         net (fo=4, routed)           0.791     3.276    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[13]
    SLICE_X43Y84         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     3.386 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.386    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[12]_i_1_n_6
    SLICE_X43Y84         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.037     1.403    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y46         LUT3 (Prop_lut3_I2_O)        0.056     1.459 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.231     1.690    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.719 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          0.820     2.539    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X43Y84         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[13]/C
                         clock pessimism             -0.266     2.272    
                         clock uncertainty            0.131     2.403    
    SLICE_X43Y84         FDRE (Hold_fdre_C_D)         0.105     2.508    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.508    
                         arrival time                           3.386    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.879ns  (arrival time - required time)
  Source:                 design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.055ns  (logic 0.355ns (33.643%)  route 0.700ns (66.357%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.537ns
    Source Clock Delay      (SCD):    2.343ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.252ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.512     1.512    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_clk
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.045     1.557 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.207     1.764    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.790 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          0.554     2.343    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X43Y86         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.141     2.484 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]/Q
                         net (fo=4, routed)           0.700     3.185    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]
    SLICE_X43Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     3.345 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.345    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[0]_i_2_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     3.399 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.399    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[4]_i_1_n_7
    SLICE_X43Y82         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.037     1.403    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y46         LUT3 (Prop_lut3_I2_O)        0.056     1.459 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.231     1.690    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.719 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          0.818     2.537    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X43Y82         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[4]/C
                         clock pessimism             -0.252     2.284    
                         clock uncertainty            0.131     2.415    
    SLICE_X43Y82         FDRE (Hold_fdre_C_D)         0.105     2.520    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.520    
                         arrival time                           3.399    
  -------------------------------------------------------------------
                         slack                                  0.879    

Slack (MET) :             0.881ns  (arrival time - required time)
  Source:                 design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 0.252ns (24.106%)  route 0.793ns (75.894%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        -0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.543ns
    Source Clock Delay      (SCD):    2.345ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.252ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.512     1.512    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_clk
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.045     1.557 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.207     1.764    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.790 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          0.556     2.345    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X43Y88         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y88         FDRE (Prop_fdre_C_Q)         0.141     2.486 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[30]/Q
                         net (fo=4, routed)           0.793     3.280    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[30]
    SLICE_X43Y88         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     3.391 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.391    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[28]_i_1_n_5
    SLICE_X43Y88         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.037     1.403    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y46         LUT3 (Prop_lut3_I2_O)        0.056     1.459 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.231     1.690    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.719 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          0.824     2.543    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X43Y88         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[30]/C
                         clock pessimism             -0.268     2.274    
                         clock uncertainty            0.131     2.405    
    SLICE_X43Y88         FDRE (Hold_fdre_C_D)         0.105     2.510    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.510    
                         arrival time                           3.391    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             0.882ns  (arrival time - required time)
  Source:                 design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.075ns  (logic 0.275ns (25.574%)  route 0.800ns (74.426%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        -0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.541ns
    Source Clock Delay      (SCD):    2.344ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.252ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.512     1.512    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_clk
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.045     1.557 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.207     1.764    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.790 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          0.555     2.344    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X46Y87         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y87         FDRE (Prop_fdre_C_Q)         0.164     2.508 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0_reg[21]/Q
                         net (fo=5, routed)           0.800     3.309    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0_reg[21]
    SLICE_X46Y87         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     3.420 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.420    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0_reg[20]_i_1_n_6
    SLICE_X46Y87         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.037     1.403    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y46         LUT3 (Prop_lut3_I2_O)        0.056     1.459 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.231     1.690    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.719 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          0.822     2.541    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X46Y87         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0_reg[21]/C
                         clock pessimism             -0.267     2.273    
                         clock uncertainty            0.131     2.404    
    SLICE_X46Y87         FDRE (Hold_fdre_C_D)         0.134     2.538    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.538    
                         arrival time                           3.420    
  -------------------------------------------------------------------
                         slack                                  0.882    

Slack (MET) :             0.883ns  (arrival time - required time)
  Source:                 design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.064ns  (logic 0.338ns (31.778%)  route 0.726ns (68.222%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        -0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.538ns
    Source Clock Delay      (SCD):    2.340ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.252ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.512     1.512    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_clk
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.045     1.557 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.207     1.764    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.790 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          0.551     2.340    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X43Y81         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y81         FDRE (Prop_fdre_C_Q)         0.141     2.481 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[9]/Q
                         net (fo=4, routed)           0.726     3.207    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[9]
    SLICE_X43Y83         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.197     3.404 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.404    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[8]_i_1_n_5
    SLICE_X43Y83         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.037     1.403    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y46         LUT3 (Prop_lut3_I2_O)        0.056     1.459 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.231     1.690    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.719 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          0.819     2.538    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X43Y83         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[10]/C
                         clock pessimism             -0.252     2.285    
                         clock uncertainty            0.131     2.416    
    SLICE_X43Y83         FDRE (Hold_fdre_C_D)         0.105     2.521    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.521    
                         arrival time                           3.404    
  -------------------------------------------------------------------
                         slack                                  0.883    

Slack (MET) :             0.884ns  (arrival time - required time)
  Source:                 design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.091ns  (logic 0.446ns (40.893%)  route 0.645ns (59.107%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.538ns
    Source Clock Delay      (SCD):    2.343ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.252ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.512     1.512    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_clk
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.045     1.557 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.207     1.764    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.790 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          0.554     2.343    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X46Y85         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDRE (Prop_fdre_C_Q)         0.148     2.491 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0_reg[3]/Q
                         net (fo=5, routed)           0.645     3.136    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0_reg[3]
    SLICE_X46Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.207     3.343 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.343    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0_reg[0]_i_2_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     3.434 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.434    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0_reg[4]_i_1_n_4
    SLICE_X46Y83         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.037     1.403    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y46         LUT3 (Prop_lut3_I2_O)        0.056     1.459 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.231     1.690    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.719 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          0.819     2.538    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X46Y83         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0_reg[7]/C
                         clock pessimism             -0.252     2.285    
                         clock uncertainty            0.131     2.416    
    SLICE_X46Y83         FDRE (Hold_fdre_C_D)         0.134     2.550    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.550    
                         arrival time                           3.434    
  -------------------------------------------------------------------
                         slack                                  0.884    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.939ns  (logic 0.310ns (33.019%)  route 0.629ns (66.981%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        -0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.562ns
    Source Clock Delay      (SCD):    2.364ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.252ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.512     1.512    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_clk
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.045     1.557 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.207     1.764    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.790 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          0.575     2.364    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X54Y87         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y87         FDRE (Prop_fdre_C_Q)         0.148     2.512 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt1_reg[27]/Q
                         net (fo=5, routed)           0.335     2.847    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt1_reg[27]
    SLICE_X54Y88         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.162     3.009 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt1_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.294     3.303    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt1_reg[24]_i_1_n_4
    SLICE_X54Y87         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.037     1.403    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y46         LUT3 (Prop_lut3_I2_O)        0.056     1.459 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.231     1.690    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.719 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          0.843     2.562    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X54Y87         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt1_reg[27]/C
                         clock pessimism             -0.268     2.293    
                         clock uncertainty            0.131     2.424    
    SLICE_X54Y87         FDRE (Hold_fdre_C_D)        -0.006     2.418    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt1_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.418    
                         arrival time                           3.303    
  -------------------------------------------------------------------
                         slack                                  0.885    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_2

Setup :          195  Failing Endpoints,  Worst Slack       -6.224ns,  Total Violation     -962.234ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.224ns  (required time - arrival time)
  Source:                 design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.006ns  (clk_fpga_2 rise@3415.000ns - clk_fpga_0 rise@3414.994ns)
  Data Path Delay:        5.283ns  (logic 1.340ns (25.365%)  route 3.943ns (74.635%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.363ns = ( 3419.363 - 3415.000 ) 
    Source Clock Delay      (SCD):    4.955ns = ( 3419.949 - 3414.994 ) 
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.252ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   3414.994  3414.994 r  
    PS7_X0Y0             PS7                          0.000  3414.994 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  3415.988    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  3416.073 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.820  3417.893    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y46         LUT3 (Prop_lut3_I2_O)        0.105  3417.998 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.479  3418.477    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085  3418.562 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          1.387  3419.948    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X43Y86         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.379  3420.327 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]/Q
                         net (fo=4, routed)           0.641  3420.969    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]
    SLICE_X44Y82         LUT4 (Prop_lut4_I2_O)        0.105  3421.074 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry_i_7/O
                         net (fo=1, routed)           0.000  3421.074    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry_i_7_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457  3421.531 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry/CO[3]
                         net (fo=1, routed)           0.000  3421.531    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098  3421.629 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__0/CO[3]
                         net (fo=1, routed)           0.000  3421.629    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__0_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098  3421.727 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__1/CO[3]
                         net (fo=1, routed)           0.000  3421.727    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__1_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098  3421.824 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__2/CO[3]
                         net (fo=1, routed)           0.861  3422.685    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__2_n_0
    SLICE_X44Y86         LUT3 (Prop_lut3_I2_O)        0.105  3422.790 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2[0]_i_1/O
                         net (fo=32, routed)          2.441  3425.231    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2[0]_i_1_n_0
    SLICE_X43Y81         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                   3415.000  3415.000 r  
    PS7_X0Y0             PS7                          0.000  3415.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           2.549  3417.549    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_clk
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.084  3417.633 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.424  3418.057    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077  3418.134 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          1.229  3419.363    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X43Y81         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[9]/C
                         clock pessimism              0.127  3419.490    
                         clock uncertainty           -0.131  3419.359    
    SLICE_X43Y81         FDRE (Setup_fdre_C_R)       -0.352  3419.007    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[9]
  -------------------------------------------------------------------
                         required time                       3419.007    
                         arrival time                       -3425.232    
  -------------------------------------------------------------------
                         slack                                 -6.224    

Slack (VIOLATED) :        -6.219ns  (required time - arrival time)
  Source:                 design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.006ns  (clk_fpga_2 rise@3415.000ns - clk_fpga_0 rise@3414.994ns)
  Data Path Delay:        5.279ns  (logic 1.340ns (25.383%)  route 3.939ns (74.617%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.365ns = ( 3419.365 - 3415.000 ) 
    Source Clock Delay      (SCD):    4.955ns = ( 3419.949 - 3414.994 ) 
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.252ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   3414.994  3414.994 r  
    PS7_X0Y0             PS7                          0.000  3414.994 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  3415.988    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  3416.073 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.820  3417.893    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y46         LUT3 (Prop_lut3_I2_O)        0.105  3417.998 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.479  3418.477    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085  3418.562 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          1.387  3419.948    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X43Y86         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.379  3420.327 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]/Q
                         net (fo=4, routed)           0.641  3420.969    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]
    SLICE_X44Y82         LUT4 (Prop_lut4_I2_O)        0.105  3421.074 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry_i_7/O
                         net (fo=1, routed)           0.000  3421.074    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry_i_7_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457  3421.531 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry/CO[3]
                         net (fo=1, routed)           0.000  3421.531    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098  3421.629 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__0/CO[3]
                         net (fo=1, routed)           0.000  3421.629    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__0_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098  3421.727 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__1/CO[3]
                         net (fo=1, routed)           0.000  3421.727    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__1_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098  3421.824 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__2/CO[3]
                         net (fo=1, routed)           0.861  3422.685    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__2_n_0
    SLICE_X44Y86         LUT3 (Prop_lut3_I2_O)        0.105  3422.790 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2[0]_i_1/O
                         net (fo=32, routed)          2.437  3425.227    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2[0]_i_1_n_0
    SLICE_X43Y83         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                   3415.000  3415.000 r  
    PS7_X0Y0             PS7                          0.000  3415.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           2.549  3417.549    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_clk
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.084  3417.633 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.424  3418.057    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077  3418.134 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          1.231  3419.365    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X43Y83         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[10]/C
                         clock pessimism              0.127  3419.492    
                         clock uncertainty           -0.131  3419.361    
    SLICE_X43Y83         FDRE (Setup_fdre_C_R)       -0.352  3419.009    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[10]
  -------------------------------------------------------------------
                         required time                       3419.009    
                         arrival time                       -3425.228    
  -------------------------------------------------------------------
                         slack                                 -6.219    

Slack (VIOLATED) :        -6.219ns  (required time - arrival time)
  Source:                 design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.006ns  (clk_fpga_2 rise@3415.000ns - clk_fpga_0 rise@3414.994ns)
  Data Path Delay:        5.279ns  (logic 1.340ns (25.383%)  route 3.939ns (74.617%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.365ns = ( 3419.365 - 3415.000 ) 
    Source Clock Delay      (SCD):    4.955ns = ( 3419.949 - 3414.994 ) 
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.252ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   3414.994  3414.994 r  
    PS7_X0Y0             PS7                          0.000  3414.994 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  3415.988    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  3416.073 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.820  3417.893    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y46         LUT3 (Prop_lut3_I2_O)        0.105  3417.998 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.479  3418.477    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085  3418.562 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          1.387  3419.948    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X43Y86         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.379  3420.327 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]/Q
                         net (fo=4, routed)           0.641  3420.969    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]
    SLICE_X44Y82         LUT4 (Prop_lut4_I2_O)        0.105  3421.074 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry_i_7/O
                         net (fo=1, routed)           0.000  3421.074    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry_i_7_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457  3421.531 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry/CO[3]
                         net (fo=1, routed)           0.000  3421.531    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098  3421.629 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__0/CO[3]
                         net (fo=1, routed)           0.000  3421.629    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__0_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098  3421.727 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__1/CO[3]
                         net (fo=1, routed)           0.000  3421.727    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__1_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098  3421.824 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__2/CO[3]
                         net (fo=1, routed)           0.861  3422.685    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__2_n_0
    SLICE_X44Y86         LUT3 (Prop_lut3_I2_O)        0.105  3422.790 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2[0]_i_1/O
                         net (fo=32, routed)          2.437  3425.227    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2[0]_i_1_n_0
    SLICE_X43Y83         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                   3415.000  3415.000 r  
    PS7_X0Y0             PS7                          0.000  3415.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           2.549  3417.549    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_clk
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.084  3417.633 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.424  3418.057    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077  3418.134 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          1.231  3419.365    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X43Y83         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[11]/C
                         clock pessimism              0.127  3419.492    
                         clock uncertainty           -0.131  3419.361    
    SLICE_X43Y83         FDRE (Setup_fdre_C_R)       -0.352  3419.009    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[11]
  -------------------------------------------------------------------
                         required time                       3419.009    
                         arrival time                       -3425.228    
  -------------------------------------------------------------------
                         slack                                 -6.219    

Slack (VIOLATED) :        -6.219ns  (required time - arrival time)
  Source:                 design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.006ns  (clk_fpga_2 rise@3415.000ns - clk_fpga_0 rise@3414.994ns)
  Data Path Delay:        5.279ns  (logic 1.340ns (25.383%)  route 3.939ns (74.617%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.365ns = ( 3419.365 - 3415.000 ) 
    Source Clock Delay      (SCD):    4.955ns = ( 3419.949 - 3414.994 ) 
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.252ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   3414.994  3414.994 r  
    PS7_X0Y0             PS7                          0.000  3414.994 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  3415.988    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  3416.073 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.820  3417.893    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y46         LUT3 (Prop_lut3_I2_O)        0.105  3417.998 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.479  3418.477    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085  3418.562 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          1.387  3419.948    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X43Y86         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.379  3420.327 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]/Q
                         net (fo=4, routed)           0.641  3420.969    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]
    SLICE_X44Y82         LUT4 (Prop_lut4_I2_O)        0.105  3421.074 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry_i_7/O
                         net (fo=1, routed)           0.000  3421.074    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry_i_7_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457  3421.531 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry/CO[3]
                         net (fo=1, routed)           0.000  3421.531    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098  3421.629 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__0/CO[3]
                         net (fo=1, routed)           0.000  3421.629    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__0_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098  3421.727 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__1/CO[3]
                         net (fo=1, routed)           0.000  3421.727    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__1_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098  3421.824 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__2/CO[3]
                         net (fo=1, routed)           0.861  3422.685    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__2_n_0
    SLICE_X44Y86         LUT3 (Prop_lut3_I2_O)        0.105  3422.790 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2[0]_i_1/O
                         net (fo=32, routed)          2.437  3425.227    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2[0]_i_1_n_0
    SLICE_X43Y83         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                   3415.000  3415.000 r  
    PS7_X0Y0             PS7                          0.000  3415.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           2.549  3417.549    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_clk
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.084  3417.633 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.424  3418.057    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077  3418.134 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          1.231  3419.365    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X43Y83         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[2]/C
                         clock pessimism              0.127  3419.492    
                         clock uncertainty           -0.131  3419.361    
    SLICE_X43Y83         FDRE (Setup_fdre_C_R)       -0.352  3419.009    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[2]
  -------------------------------------------------------------------
                         required time                       3419.009    
                         arrival time                       -3425.228    
  -------------------------------------------------------------------
                         slack                                 -6.219    

Slack (VIOLATED) :        -6.219ns  (required time - arrival time)
  Source:                 design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.006ns  (clk_fpga_2 rise@3415.000ns - clk_fpga_0 rise@3414.994ns)
  Data Path Delay:        5.279ns  (logic 1.340ns (25.383%)  route 3.939ns (74.617%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.365ns = ( 3419.365 - 3415.000 ) 
    Source Clock Delay      (SCD):    4.955ns = ( 3419.949 - 3414.994 ) 
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.252ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   3414.994  3414.994 r  
    PS7_X0Y0             PS7                          0.000  3414.994 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  3415.988    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  3416.073 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.820  3417.893    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y46         LUT3 (Prop_lut3_I2_O)        0.105  3417.998 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.479  3418.477    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085  3418.562 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          1.387  3419.948    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X43Y86         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.379  3420.327 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]/Q
                         net (fo=4, routed)           0.641  3420.969    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]
    SLICE_X44Y82         LUT4 (Prop_lut4_I2_O)        0.105  3421.074 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry_i_7/O
                         net (fo=1, routed)           0.000  3421.074    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry_i_7_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457  3421.531 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry/CO[3]
                         net (fo=1, routed)           0.000  3421.531    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098  3421.629 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__0/CO[3]
                         net (fo=1, routed)           0.000  3421.629    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__0_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098  3421.727 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__1/CO[3]
                         net (fo=1, routed)           0.000  3421.727    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__1_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098  3421.824 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__2/CO[3]
                         net (fo=1, routed)           0.861  3422.685    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__2_n_0
    SLICE_X44Y86         LUT3 (Prop_lut3_I2_O)        0.105  3422.790 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2[0]_i_1/O
                         net (fo=32, routed)          2.437  3425.227    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2[0]_i_1_n_0
    SLICE_X43Y83         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                   3415.000  3415.000 r  
    PS7_X0Y0             PS7                          0.000  3415.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           2.549  3417.549    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_clk
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.084  3417.633 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.424  3418.057    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077  3418.134 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          1.231  3419.365    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X43Y83         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[8]/C
                         clock pessimism              0.127  3419.492    
                         clock uncertainty           -0.131  3419.361    
    SLICE_X43Y83         FDRE (Setup_fdre_C_R)       -0.352  3419.009    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[8]
  -------------------------------------------------------------------
                         required time                       3419.009    
                         arrival time                       -3425.228    
  -------------------------------------------------------------------
                         slack                                 -6.219    

Slack (VIOLATED) :        -6.202ns  (required time - arrival time)
  Source:                 design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.006ns  (clk_fpga_2 rise@3415.000ns - clk_fpga_0 rise@3414.994ns)
  Data Path Delay:        5.192ns  (logic 1.340ns (25.807%)  route 3.852ns (74.193%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.366ns = ( 3419.366 - 3415.000 ) 
    Source Clock Delay      (SCD):    4.955ns = ( 3419.949 - 3414.994 ) 
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.252ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   3414.994  3414.994 r  
    PS7_X0Y0             PS7                          0.000  3414.994 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  3415.988    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  3416.073 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.820  3417.893    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y46         LUT3 (Prop_lut3_I2_O)        0.105  3417.998 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.479  3418.477    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085  3418.562 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          1.387  3419.948    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X43Y86         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.379  3420.327 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]/Q
                         net (fo=4, routed)           0.641  3420.969    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]
    SLICE_X44Y82         LUT4 (Prop_lut4_I2_O)        0.105  3421.074 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry_i_7/O
                         net (fo=1, routed)           0.000  3421.074    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry_i_7_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457  3421.531 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry/CO[3]
                         net (fo=1, routed)           0.000  3421.531    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098  3421.629 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__0/CO[3]
                         net (fo=1, routed)           0.000  3421.629    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__0_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098  3421.727 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__1/CO[3]
                         net (fo=1, routed)           0.000  3421.727    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__1_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098  3421.824 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__2/CO[3]
                         net (fo=1, routed)           0.861  3422.685    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__2_n_0
    SLICE_X44Y86         LUT3 (Prop_lut3_I2_O)        0.105  3422.790 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2[0]_i_1/O
                         net (fo=32, routed)          2.350  3425.141    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2[0]_i_1_n_0
    SLICE_X42Y85         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                   3415.000  3415.000 r  
    PS7_X0Y0             PS7                          0.000  3415.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           2.549  3417.549    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_clk
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.084  3417.633 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.424  3418.057    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077  3418.134 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          1.232  3419.366    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X42Y85         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[17]/C
                         clock pessimism              0.127  3419.493    
                         clock uncertainty           -0.131  3419.362    
    SLICE_X42Y85         FDRE (Setup_fdre_C_R)       -0.423  3418.939    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[17]
  -------------------------------------------------------------------
                         required time                       3418.939    
                         arrival time                       -3425.141    
  -------------------------------------------------------------------
                         slack                                 -6.202    

Slack (VIOLATED) :        -6.131ns  (required time - arrival time)
  Source:                 design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.006ns  (clk_fpga_2 rise@3415.000ns - clk_fpga_0 rise@3414.994ns)
  Data Path Delay:        5.192ns  (logic 1.340ns (25.807%)  route 3.852ns (74.193%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.366ns = ( 3419.366 - 3415.000 ) 
    Source Clock Delay      (SCD):    4.955ns = ( 3419.949 - 3414.994 ) 
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.252ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   3414.994  3414.994 r  
    PS7_X0Y0             PS7                          0.000  3414.994 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  3415.988    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  3416.073 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.820  3417.893    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y46         LUT3 (Prop_lut3_I2_O)        0.105  3417.998 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.479  3418.477    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085  3418.562 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          1.387  3419.948    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X43Y86         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.379  3420.327 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]/Q
                         net (fo=4, routed)           0.641  3420.969    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]
    SLICE_X44Y82         LUT4 (Prop_lut4_I2_O)        0.105  3421.074 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry_i_7/O
                         net (fo=1, routed)           0.000  3421.074    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry_i_7_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457  3421.531 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry/CO[3]
                         net (fo=1, routed)           0.000  3421.531    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098  3421.629 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__0/CO[3]
                         net (fo=1, routed)           0.000  3421.629    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__0_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098  3421.727 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__1/CO[3]
                         net (fo=1, routed)           0.000  3421.727    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__1_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098  3421.824 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__2/CO[3]
                         net (fo=1, routed)           0.861  3422.685    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__2_n_0
    SLICE_X44Y86         LUT3 (Prop_lut3_I2_O)        0.105  3422.790 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2[0]_i_1/O
                         net (fo=32, routed)          2.350  3425.141    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2[0]_i_1_n_0
    SLICE_X43Y85         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                   3415.000  3415.000 r  
    PS7_X0Y0             PS7                          0.000  3415.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           2.549  3417.549    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_clk
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.084  3417.633 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.424  3418.057    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077  3418.134 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          1.232  3419.366    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X43Y85         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[16]/C
                         clock pessimism              0.127  3419.493    
                         clock uncertainty           -0.131  3419.362    
    SLICE_X43Y85         FDRE (Setup_fdre_C_R)       -0.352  3419.010    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[16]
  -------------------------------------------------------------------
                         required time                       3419.010    
                         arrival time                       -3425.141    
  -------------------------------------------------------------------
                         slack                                 -6.131    

Slack (VIOLATED) :        -6.131ns  (required time - arrival time)
  Source:                 design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.006ns  (clk_fpga_2 rise@3415.000ns - clk_fpga_0 rise@3414.994ns)
  Data Path Delay:        5.192ns  (logic 1.340ns (25.807%)  route 3.852ns (74.193%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.366ns = ( 3419.366 - 3415.000 ) 
    Source Clock Delay      (SCD):    4.955ns = ( 3419.949 - 3414.994 ) 
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.252ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   3414.994  3414.994 r  
    PS7_X0Y0             PS7                          0.000  3414.994 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  3415.988    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  3416.073 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.820  3417.893    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y46         LUT3 (Prop_lut3_I2_O)        0.105  3417.998 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.479  3418.477    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085  3418.562 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          1.387  3419.948    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X43Y86         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.379  3420.327 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]/Q
                         net (fo=4, routed)           0.641  3420.969    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]
    SLICE_X44Y82         LUT4 (Prop_lut4_I2_O)        0.105  3421.074 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry_i_7/O
                         net (fo=1, routed)           0.000  3421.074    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry_i_7_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457  3421.531 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry/CO[3]
                         net (fo=1, routed)           0.000  3421.531    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098  3421.629 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__0/CO[3]
                         net (fo=1, routed)           0.000  3421.629    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__0_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098  3421.727 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__1/CO[3]
                         net (fo=1, routed)           0.000  3421.727    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__1_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098  3421.824 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__2/CO[3]
                         net (fo=1, routed)           0.861  3422.685    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__2_n_0
    SLICE_X44Y86         LUT3 (Prop_lut3_I2_O)        0.105  3422.790 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2[0]_i_1/O
                         net (fo=32, routed)          2.350  3425.141    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2[0]_i_1_n_0
    SLICE_X43Y85         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                   3415.000  3415.000 r  
    PS7_X0Y0             PS7                          0.000  3415.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           2.549  3417.549    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_clk
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.084  3417.633 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.424  3418.057    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077  3418.134 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          1.232  3419.366    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X43Y85         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[18]/C
                         clock pessimism              0.127  3419.493    
                         clock uncertainty           -0.131  3419.362    
    SLICE_X43Y85         FDRE (Setup_fdre_C_R)       -0.352  3419.010    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[18]
  -------------------------------------------------------------------
                         required time                       3419.010    
                         arrival time                       -3425.141    
  -------------------------------------------------------------------
                         slack                                 -6.131    

Slack (VIOLATED) :        -6.131ns  (required time - arrival time)
  Source:                 design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.006ns  (clk_fpga_2 rise@3415.000ns - clk_fpga_0 rise@3414.994ns)
  Data Path Delay:        5.192ns  (logic 1.340ns (25.807%)  route 3.852ns (74.193%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.366ns = ( 3419.366 - 3415.000 ) 
    Source Clock Delay      (SCD):    4.955ns = ( 3419.949 - 3414.994 ) 
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.252ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   3414.994  3414.994 r  
    PS7_X0Y0             PS7                          0.000  3414.994 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  3415.988    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  3416.073 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.820  3417.893    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y46         LUT3 (Prop_lut3_I2_O)        0.105  3417.998 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.479  3418.477    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085  3418.562 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          1.387  3419.948    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X43Y86         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.379  3420.327 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]/Q
                         net (fo=4, routed)           0.641  3420.969    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]
    SLICE_X44Y82         LUT4 (Prop_lut4_I2_O)        0.105  3421.074 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry_i_7/O
                         net (fo=1, routed)           0.000  3421.074    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry_i_7_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457  3421.531 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry/CO[3]
                         net (fo=1, routed)           0.000  3421.531    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098  3421.629 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__0/CO[3]
                         net (fo=1, routed)           0.000  3421.629    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__0_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098  3421.727 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__1/CO[3]
                         net (fo=1, routed)           0.000  3421.727    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__1_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098  3421.824 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__2/CO[3]
                         net (fo=1, routed)           0.861  3422.685    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__2_n_0
    SLICE_X44Y86         LUT3 (Prop_lut3_I2_O)        0.105  3422.790 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2[0]_i_1/O
                         net (fo=32, routed)          2.350  3425.141    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2[0]_i_1_n_0
    SLICE_X43Y85         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                   3415.000  3415.000 r  
    PS7_X0Y0             PS7                          0.000  3415.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           2.549  3417.549    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_clk
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.084  3417.633 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.424  3418.057    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077  3418.134 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          1.232  3419.366    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X43Y85         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[19]/C
                         clock pessimism              0.127  3419.493    
                         clock uncertainty           -0.131  3419.362    
    SLICE_X43Y85         FDRE (Setup_fdre_C_R)       -0.352  3419.010    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[19]
  -------------------------------------------------------------------
                         required time                       3419.010    
                         arrival time                       -3425.141    
  -------------------------------------------------------------------
                         slack                                 -6.131    

Slack (VIOLATED) :        -6.131ns  (required time - arrival time)
  Source:                 design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.006ns  (clk_fpga_2 rise@3415.000ns - clk_fpga_0 rise@3414.994ns)
  Data Path Delay:        5.192ns  (logic 1.340ns (25.807%)  route 3.852ns (74.193%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.366ns = ( 3419.366 - 3415.000 ) 
    Source Clock Delay      (SCD):    4.955ns = ( 3419.949 - 3414.994 ) 
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.252ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   3414.994  3414.994 r  
    PS7_X0Y0             PS7                          0.000  3414.994 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  3415.988    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  3416.073 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.820  3417.893    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y46         LUT3 (Prop_lut3_I2_O)        0.105  3417.998 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.479  3418.477    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085  3418.562 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          1.387  3419.948    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X43Y86         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.379  3420.327 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]/Q
                         net (fo=4, routed)           0.641  3420.969    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]
    SLICE_X44Y82         LUT4 (Prop_lut4_I2_O)        0.105  3421.074 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry_i_7/O
                         net (fo=1, routed)           0.000  3421.074    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry_i_7_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457  3421.531 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry/CO[3]
                         net (fo=1, routed)           0.000  3421.531    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098  3421.629 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__0/CO[3]
                         net (fo=1, routed)           0.000  3421.629    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__0_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098  3421.727 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__1/CO[3]
                         net (fo=1, routed)           0.000  3421.727    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__1_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098  3421.824 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__2/CO[3]
                         net (fo=1, routed)           0.861  3422.685    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt20_carry__2_n_0
    SLICE_X44Y86         LUT3 (Prop_lut3_I2_O)        0.105  3422.790 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2[0]_i_1/O
                         net (fo=32, routed)          2.350  3425.141    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2[0]_i_1_n_0
    SLICE_X43Y85         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                   3415.000  3415.000 r  
    PS7_X0Y0             PS7                          0.000  3415.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           2.549  3417.549    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_clk
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.084  3417.633 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.424  3418.057    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077  3418.134 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          1.232  3419.366    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X43Y85         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[1]/C
                         clock pessimism              0.127  3419.493    
                         clock uncertainty           -0.131  3419.362    
    SLICE_X43Y85         FDRE (Setup_fdre_C_R)       -0.352  3419.010    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[1]
  -------------------------------------------------------------------
                         required time                       3419.010    
                         arrival time                       -3425.141    
  -------------------------------------------------------------------
                         slack                                 -6.131    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/slv_reg3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_c1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.248ns  (logic 0.479ns (21.304%)  route 1.769ns (78.696%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.901ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.252ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        0.548     0.884    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X53Y85         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/slv_reg3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y85         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/slv_reg3_reg[1]/Q
                         net (fo=3, routed)           1.029     2.054    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/slv_reg3[1]
    SLICE_X52Y84         LUT4 (Prop_lut4_I3_O)        0.044     2.098 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     2.098    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/i__carry_i_4__0_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     2.230 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_c10_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.230    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_c10_inferred__0/i__carry_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.269 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_c10_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.269    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_c10_inferred__0/i__carry__0_n_0
    SLICE_X52Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.308 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_c10_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.308    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_c10_inferred__0/i__carry__1_n_0
    SLICE_X52Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.347 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_c10_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.740     3.087    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_c10_inferred__0/i__carry__2_n_0
    SLICE_X53Y88         LUT3 (Prop_lut3_I0_O)        0.045     3.132 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_c1_i_1/O
                         net (fo=1, routed)           0.000     3.132    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_c1_i_1_n_0
    SLICE_X53Y88         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_c1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.765     1.765    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_clk
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.056     1.821 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.231     2.052    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.081 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          0.820     2.901    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X53Y88         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_c1_reg/C
                         clock pessimism              0.000     2.901    
                         clock uncertainty            0.131     3.031    
    SLICE_X53Y88         FDRE (Hold_fdre_C_D)         0.091     3.122    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_c1_reg
  -------------------------------------------------------------------
                         required time                         -3.122    
                         arrival time                           3.132    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/slv_reg1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_c0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.292ns  (logic 0.426ns (18.590%)  route 1.866ns (81.410%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.902ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.252ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        0.551     0.887    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y84         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/slv_reg1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y84         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/slv_reg1_reg[10]/Q
                         net (fo=3, routed)           1.154     2.181    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/slv_reg1[10]
    SLICE_X48Y84         LUT4 (Prop_lut4_I0_O)        0.043     2.224 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.224    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/i__carry__0_i_3_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119     2.343 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_c00_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.343    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_c00_inferred__0/i__carry__0_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.382 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_c00_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.382    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_c00_inferred__0/i__carry__1_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.421 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_c00_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.712     3.133    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_c00_inferred__0/i__carry__2_n_0
    SLICE_X44Y86         LUT3 (Prop_lut3_I0_O)        0.045     3.178 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_c0_i_1/O
                         net (fo=1, routed)           0.000     3.178    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_c0_i_1_n_0
    SLICE_X44Y86         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_c0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.765     1.765    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_clk
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.056     1.821 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.231     2.052    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.081 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          0.821     2.902    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X44Y86         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_c0_reg/C
                         clock pessimism              0.000     2.902    
                         clock uncertainty            0.131     3.032    
    SLICE_X44Y86         FDRE (Hold_fdre_C_D)         0.091     3.123    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_c0_reg
  -------------------------------------------------------------------
                         required time                         -3.123    
                         arrival time                           3.178    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_c2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.346ns (32.903%)  route 0.706ns (67.097%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.765ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.902ns
    Source Clock Delay      (SCD):    1.903ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.252ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        0.733     1.069    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y46         LUT3 (Prop_lut3_I2_O)        0.045     1.114 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.207     1.321    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.347 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          0.556     1.903    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X43Y88         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y88         FDRE (Prop_fdre_C_Q)         0.141     2.044 f  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[30]/Q
                         net (fo=4, routed)           0.376     2.420    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[30]
    SLICE_X45Y85         LUT2 (Prop_lut2_I0_O)        0.045     2.465 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/i__carry__2_i_1__1/O
                         net (fo=1, routed)           0.000     2.465    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/i__carry__2_i_1__1_n_0
    SLICE_X45Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     2.580 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_c20_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.329     2.909    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_c20_inferred__0/i__carry__2_n_0
    SLICE_X44Y86         LUT3 (Prop_lut3_I0_O)        0.045     2.954 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_c2_i_1/O
                         net (fo=1, routed)           0.000     2.954    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_c2_i_1_n_0
    SLICE_X44Y86         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_c2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.765     1.765    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_clk
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.056     1.821 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.231     2.052    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.081 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          0.821     2.902    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X44Y86         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_c2_reg/C
                         clock pessimism             -0.234     2.667    
                         clock uncertainty            0.131     2.798    
    SLICE_X44Y86         FDRE (Hold_fdre_C_D)         0.092     2.890    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_c2_reg
  -------------------------------------------------------------------
                         required time                         -2.890    
                         arrival time                           2.954    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.100ns  (logic 0.425ns (38.641%)  route 0.675ns (61.359%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.768ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.924ns
    Source Clock Delay      (SCD):    1.922ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.252ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        0.733     1.069    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y46         LUT3 (Prop_lut3_I2_O)        0.045     1.114 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.207     1.321    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.347 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          0.575     1.922    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X56Y86         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y86         FDRE (Prop_fdre_C_Q)         0.128     2.050 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt1_reg[16]/Q
                         net (fo=5, routed)           0.675     2.725    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt1_reg[16]
    SLICE_X54Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.244     2.969 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.969    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt1_reg[16]_i_1_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     3.022 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt1_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.022    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt1_reg[20]_i_1_n_7
    SLICE_X54Y87         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.765     1.765    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_clk
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.056     1.821 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.231     2.052    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.081 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          0.843     2.924    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X54Y87         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt1_reg[20]/C
                         clock pessimism             -0.234     2.689    
                         clock uncertainty            0.131     2.820    
    SLICE_X54Y87         FDRE (Hold_fdre_C_D)         0.134     2.954    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt1_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.954    
                         arrival time                           3.022    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.042ns  (logic 0.256ns (24.566%)  route 0.786ns (75.434%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.734ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.905ns
    Source Clock Delay      (SCD):    1.903ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.252ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        0.733     1.069    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y46         LUT3 (Prop_lut3_I2_O)        0.045     1.114 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.207     1.321    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.347 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          0.556     1.903    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X43Y88         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y88         FDRE (Prop_fdre_C_Q)         0.141     2.044 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[28]/Q
                         net (fo=4, routed)           0.786     2.830    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[28]
    SLICE_X43Y88         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.945 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.945    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[28]_i_1_n_7
    SLICE_X43Y88         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.765     1.765    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_clk
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.056     1.821 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.231     2.052    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.081 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          0.824     2.905    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X43Y88         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[28]/C
                         clock pessimism             -0.268     2.636    
                         clock uncertainty            0.131     2.767    
    SLICE_X43Y88         FDRE (Hold_fdre_C_D)         0.105     2.872    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.872    
                         arrival time                           2.945    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.042ns  (logic 0.251ns (24.080%)  route 0.791ns (75.920%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.734ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.901ns
    Source Clock Delay      (SCD):    1.901ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.252ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        0.733     1.069    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y46         LUT3 (Prop_lut3_I2_O)        0.045     1.114 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.207     1.321    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.347 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          0.554     1.901    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X43Y84         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.141     2.042 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[13]/Q
                         net (fo=4, routed)           0.791     2.833    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[13]
    SLICE_X43Y84         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     2.943 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.943    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[12]_i_1_n_6
    SLICE_X43Y84         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.765     1.765    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_clk
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.056     1.821 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.231     2.052    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.081 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          0.820     2.901    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X43Y84         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[13]/C
                         clock pessimism             -0.266     2.634    
                         clock uncertainty            0.131     2.765    
    SLICE_X43Y84         FDRE (Hold_fdre_C_D)         0.105     2.870    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.870    
                         arrival time                           2.943    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.055ns  (logic 0.355ns (33.643%)  route 0.700ns (66.357%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.746ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.899ns
    Source Clock Delay      (SCD):    1.901ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.252ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        0.733     1.069    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y46         LUT3 (Prop_lut3_I2_O)        0.045     1.114 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.207     1.321    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.347 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          0.554     1.901    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X43Y86         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.141     2.042 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]/Q
                         net (fo=4, routed)           0.700     2.742    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[3]
    SLICE_X43Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.902 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.902    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[0]_i_2_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.956 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.956    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[4]_i_1_n_7
    SLICE_X43Y82         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.765     1.765    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_clk
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.056     1.821 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.231     2.052    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.081 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          0.818     2.899    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X43Y82         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[4]/C
                         clock pessimism             -0.252     2.646    
                         clock uncertainty            0.131     2.777    
    SLICE_X43Y82         FDRE (Hold_fdre_C_D)         0.105     2.882    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.882    
                         arrival time                           2.956    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 0.252ns (24.106%)  route 0.793ns (75.894%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.734ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.905ns
    Source Clock Delay      (SCD):    1.903ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.252ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        0.733     1.069    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y46         LUT3 (Prop_lut3_I2_O)        0.045     1.114 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.207     1.321    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.347 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          0.556     1.903    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X43Y88         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y88         FDRE (Prop_fdre_C_Q)         0.141     2.044 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[30]/Q
                         net (fo=4, routed)           0.793     2.837    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[30]
    SLICE_X43Y88         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.948 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.948    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[28]_i_1_n_5
    SLICE_X43Y88         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.765     1.765    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_clk
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.056     1.821 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.231     2.052    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.081 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          0.824     2.905    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X43Y88         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[30]/C
                         clock pessimism             -0.268     2.636    
                         clock uncertainty            0.131     2.767    
    SLICE_X43Y88         FDRE (Hold_fdre_C_D)         0.105     2.872    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.872    
                         arrival time                           2.948    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.075ns  (logic 0.275ns (25.574%)  route 0.800ns (74.426%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.734ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.903ns
    Source Clock Delay      (SCD):    1.902ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.252ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        0.733     1.069    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y46         LUT3 (Prop_lut3_I2_O)        0.045     1.114 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.207     1.321    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.347 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          0.555     1.902    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X46Y87         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y87         FDRE (Prop_fdre_C_Q)         0.164     2.066 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0_reg[21]/Q
                         net (fo=5, routed)           0.800     2.866    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0_reg[21]
    SLICE_X46Y87         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     2.977 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.977    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0_reg[20]_i_1_n_6
    SLICE_X46Y87         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.765     1.765    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_clk
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.056     1.821 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.231     2.052    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.081 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          0.822     2.903    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X46Y87         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0_reg[21]/C
                         clock pessimism             -0.267     2.635    
                         clock uncertainty            0.131     2.766    
    SLICE_X46Y87         FDRE (Hold_fdre_C_D)         0.134     2.900    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.900    
                         arrival time                           2.977    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.064ns  (logic 0.338ns (31.778%)  route 0.726ns (68.222%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.750ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.900ns
    Source Clock Delay      (SCD):    1.898ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.252ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        0.733     1.069    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y46         LUT3 (Prop_lut3_I2_O)        0.045     1.114 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.207     1.321    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.347 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          0.551     1.898    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X43Y81         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y81         FDRE (Prop_fdre_C_Q)         0.141     2.039 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[9]/Q
                         net (fo=4, routed)           0.726     2.764    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[9]
    SLICE_X43Y83         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.197     2.961 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.961    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[8]_i_1_n_5
    SLICE_X43Y83         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.765     1.765    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/pwm_clk
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.056     1.821 r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_5/O
                         net (fo=1, routed)           0.231     2.052    design_1_i/FPGA_PWM_0_RnM/inst_n_38
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.081 r  design_1_i/FPGA_PWM_0_RnM/cnt0_reg[0]_i_3/O
                         net (fo=99, routed)          0.819     2.900    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/real_clk
    SLICE_X43Y83         FDRE                                         r  design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[10]/C
                         clock pessimism             -0.252     2.647    
                         clock uncertainty            0.131     2.778    
    SLICE_X43Y83         FDRE (Hold_fdre_C_D)         0.105     2.883    design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.883    
                         arrival time                           2.961    
  -------------------------------------------------------------------
                         slack                                  0.078    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.386ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/ad_time_cnt_reg[16]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.375ns  (clk_fpga_0 fall@3.375ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.928ns  (logic 0.484ns (9.821%)  route 4.444ns (90.179%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.609ns = ( 7.983 - 3.375 ) 
    Source Clock Delay      (SCD):    2.465ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.386     2.465    design_1_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X45Y87         FDRE                                         r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDRE (Prop_fdre_C_Q)         0.379     2.844 f  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=343, routed)         2.891     5.735    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X34Y66         LUT6 (Prop_lut6_I0_O)        0.105     5.840 f  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/ad_time_cnt[0]_i_3/O
                         net (fo=33, routed)          1.553     7.393    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/send_1st_data_flag_reg_P_1
    SLICE_X44Y50         FDCE                                         f  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/ad_time_cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      3.375     3.375 f  
    PS7_X0Y0             PS7                          0.000     3.375 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     4.280    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.357 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.696     6.053    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/s00_axi_aclk
    SLICE_X46Y46         LUT6 (Prop_lut6_I5_O)        0.084     6.137 f  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/ad_time_cnt[0]_i_5/O
                         net (fo=1, routed)           0.533     6.670    design_1_i/AK5394_LF398_0/inst_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     6.747 f  design_1_i/AK5394_LF398_0/ad_time_cnt_reg[0]_i_2/O
                         net (fo=32, routed)          1.236     7.983    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/time_base_clk
    SLICE_X44Y50         FDCE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/ad_time_cnt_reg[16]/C  (IS_INVERTED)
                         clock pessimism              0.096     8.080    
                         clock uncertainty           -0.107     7.973    
    SLICE_X44Y50         FDCE (Recov_fdce_C_CLR)     -0.327     7.646    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/ad_time_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          7.646    
                         arrival time                          -7.393    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/ad_time_cnt_reg[17]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.375ns  (clk_fpga_0 fall@3.375ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.928ns  (logic 0.484ns (9.821%)  route 4.444ns (90.179%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.609ns = ( 7.983 - 3.375 ) 
    Source Clock Delay      (SCD):    2.465ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.386     2.465    design_1_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X45Y87         FDRE                                         r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDRE (Prop_fdre_C_Q)         0.379     2.844 f  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=343, routed)         2.891     5.735    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X34Y66         LUT6 (Prop_lut6_I0_O)        0.105     5.840 f  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/ad_time_cnt[0]_i_3/O
                         net (fo=33, routed)          1.553     7.393    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/send_1st_data_flag_reg_P_1
    SLICE_X44Y50         FDCE                                         f  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/ad_time_cnt_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      3.375     3.375 f  
    PS7_X0Y0             PS7                          0.000     3.375 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     4.280    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.357 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.696     6.053    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/s00_axi_aclk
    SLICE_X46Y46         LUT6 (Prop_lut6_I5_O)        0.084     6.137 f  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/ad_time_cnt[0]_i_5/O
                         net (fo=1, routed)           0.533     6.670    design_1_i/AK5394_LF398_0/inst_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     6.747 f  design_1_i/AK5394_LF398_0/ad_time_cnt_reg[0]_i_2/O
                         net (fo=32, routed)          1.236     7.983    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/time_base_clk
    SLICE_X44Y50         FDCE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/ad_time_cnt_reg[17]/C  (IS_INVERTED)
                         clock pessimism              0.096     8.080    
                         clock uncertainty           -0.107     7.973    
    SLICE_X44Y50         FDCE (Recov_fdce_C_CLR)     -0.327     7.646    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/ad_time_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          7.646    
                         arrival time                          -7.393    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/ad_time_cnt_reg[18]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.375ns  (clk_fpga_0 fall@3.375ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.928ns  (logic 0.484ns (9.821%)  route 4.444ns (90.179%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.609ns = ( 7.983 - 3.375 ) 
    Source Clock Delay      (SCD):    2.465ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.386     2.465    design_1_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X45Y87         FDRE                                         r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDRE (Prop_fdre_C_Q)         0.379     2.844 f  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=343, routed)         2.891     5.735    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X34Y66         LUT6 (Prop_lut6_I0_O)        0.105     5.840 f  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/ad_time_cnt[0]_i_3/O
                         net (fo=33, routed)          1.553     7.393    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/send_1st_data_flag_reg_P_1
    SLICE_X44Y50         FDCE                                         f  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/ad_time_cnt_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      3.375     3.375 f  
    PS7_X0Y0             PS7                          0.000     3.375 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     4.280    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.357 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.696     6.053    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/s00_axi_aclk
    SLICE_X46Y46         LUT6 (Prop_lut6_I5_O)        0.084     6.137 f  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/ad_time_cnt[0]_i_5/O
                         net (fo=1, routed)           0.533     6.670    design_1_i/AK5394_LF398_0/inst_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     6.747 f  design_1_i/AK5394_LF398_0/ad_time_cnt_reg[0]_i_2/O
                         net (fo=32, routed)          1.236     7.983    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/time_base_clk
    SLICE_X44Y50         FDCE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/ad_time_cnt_reg[18]/C  (IS_INVERTED)
                         clock pessimism              0.096     8.080    
                         clock uncertainty           -0.107     7.973    
    SLICE_X44Y50         FDCE (Recov_fdce_C_CLR)     -0.327     7.646    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/ad_time_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                          7.646    
                         arrival time                          -7.393    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/ad_time_cnt_reg[19]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.375ns  (clk_fpga_0 fall@3.375ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.928ns  (logic 0.484ns (9.821%)  route 4.444ns (90.179%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.609ns = ( 7.983 - 3.375 ) 
    Source Clock Delay      (SCD):    2.465ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.386     2.465    design_1_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X45Y87         FDRE                                         r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDRE (Prop_fdre_C_Q)         0.379     2.844 f  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=343, routed)         2.891     5.735    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X34Y66         LUT6 (Prop_lut6_I0_O)        0.105     5.840 f  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/ad_time_cnt[0]_i_3/O
                         net (fo=33, routed)          1.553     7.393    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/send_1st_data_flag_reg_P_1
    SLICE_X44Y50         FDCE                                         f  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/ad_time_cnt_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      3.375     3.375 f  
    PS7_X0Y0             PS7                          0.000     3.375 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     4.280    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.357 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.696     6.053    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/s00_axi_aclk
    SLICE_X46Y46         LUT6 (Prop_lut6_I5_O)        0.084     6.137 f  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/ad_time_cnt[0]_i_5/O
                         net (fo=1, routed)           0.533     6.670    design_1_i/AK5394_LF398_0/inst_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     6.747 f  design_1_i/AK5394_LF398_0/ad_time_cnt_reg[0]_i_2/O
                         net (fo=32, routed)          1.236     7.983    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/time_base_clk
    SLICE_X44Y50         FDCE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/ad_time_cnt_reg[19]/C  (IS_INVERTED)
                         clock pessimism              0.096     8.080    
                         clock uncertainty           -0.107     7.973    
    SLICE_X44Y50         FDCE (Recov_fdce_C_CLR)     -0.327     7.646    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/ad_time_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          7.646    
                         arrival time                          -7.393    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.465ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/ad_time_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.375ns  (clk_fpga_0 fall@3.375ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.729ns  (logic 0.484ns (10.234%)  route 4.245ns (89.766%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.623ns = ( 7.997 - 3.375 ) 
    Source Clock Delay      (SCD):    2.465ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.386     2.465    design_1_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X45Y87         FDRE                                         r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDRE (Prop_fdre_C_Q)         0.379     2.844 f  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=343, routed)         2.891     5.735    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X34Y66         LUT6 (Prop_lut6_I0_O)        0.105     5.840 f  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/ad_time_cnt[0]_i_3/O
                         net (fo=33, routed)          1.354     7.194    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/send_1st_data_flag_reg_P_1
    SLICE_X44Y46         FDCE                                         f  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/ad_time_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      3.375     3.375 f  
    PS7_X0Y0             PS7                          0.000     3.375 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     4.280    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.357 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.696     6.053    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/s00_axi_aclk
    SLICE_X46Y46         LUT6 (Prop_lut6_I5_O)        0.084     6.137 f  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/ad_time_cnt[0]_i_5/O
                         net (fo=1, routed)           0.533     6.670    design_1_i/AK5394_LF398_0/inst_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     6.747 f  design_1_i/AK5394_LF398_0/ad_time_cnt_reg[0]_i_2/O
                         net (fo=32, routed)          1.250     7.997    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/time_base_clk
    SLICE_X44Y46         FDCE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/ad_time_cnt_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.096     8.094    
                         clock uncertainty           -0.107     7.987    
    SLICE_X44Y46         FDCE (Recov_fdce_C_CLR)     -0.327     7.660    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/ad_time_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          7.660    
                         arrival time                          -7.194    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.465ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/ad_time_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.375ns  (clk_fpga_0 fall@3.375ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.729ns  (logic 0.484ns (10.234%)  route 4.245ns (89.766%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.623ns = ( 7.997 - 3.375 ) 
    Source Clock Delay      (SCD):    2.465ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.386     2.465    design_1_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X45Y87         FDRE                                         r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDRE (Prop_fdre_C_Q)         0.379     2.844 f  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=343, routed)         2.891     5.735    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X34Y66         LUT6 (Prop_lut6_I0_O)        0.105     5.840 f  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/ad_time_cnt[0]_i_3/O
                         net (fo=33, routed)          1.354     7.194    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/send_1st_data_flag_reg_P_1
    SLICE_X44Y46         FDCE                                         f  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/ad_time_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      3.375     3.375 f  
    PS7_X0Y0             PS7                          0.000     3.375 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     4.280    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.357 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.696     6.053    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/s00_axi_aclk
    SLICE_X46Y46         LUT6 (Prop_lut6_I5_O)        0.084     6.137 f  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/ad_time_cnt[0]_i_5/O
                         net (fo=1, routed)           0.533     6.670    design_1_i/AK5394_LF398_0/inst_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     6.747 f  design_1_i/AK5394_LF398_0/ad_time_cnt_reg[0]_i_2/O
                         net (fo=32, routed)          1.250     7.997    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/time_base_clk
    SLICE_X44Y46         FDCE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/ad_time_cnt_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.096     8.094    
                         clock uncertainty           -0.107     7.987    
    SLICE_X44Y46         FDCE (Recov_fdce_C_CLR)     -0.327     7.660    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/ad_time_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          7.660    
                         arrival time                          -7.194    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.465ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/ad_time_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.375ns  (clk_fpga_0 fall@3.375ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.729ns  (logic 0.484ns (10.234%)  route 4.245ns (89.766%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.623ns = ( 7.997 - 3.375 ) 
    Source Clock Delay      (SCD):    2.465ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.386     2.465    design_1_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X45Y87         FDRE                                         r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDRE (Prop_fdre_C_Q)         0.379     2.844 f  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=343, routed)         2.891     5.735    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X34Y66         LUT6 (Prop_lut6_I0_O)        0.105     5.840 f  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/ad_time_cnt[0]_i_3/O
                         net (fo=33, routed)          1.354     7.194    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/send_1st_data_flag_reg_P_1
    SLICE_X44Y46         FDCE                                         f  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/ad_time_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      3.375     3.375 f  
    PS7_X0Y0             PS7                          0.000     3.375 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     4.280    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.357 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.696     6.053    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/s00_axi_aclk
    SLICE_X46Y46         LUT6 (Prop_lut6_I5_O)        0.084     6.137 f  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/ad_time_cnt[0]_i_5/O
                         net (fo=1, routed)           0.533     6.670    design_1_i/AK5394_LF398_0/inst_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     6.747 f  design_1_i/AK5394_LF398_0/ad_time_cnt_reg[0]_i_2/O
                         net (fo=32, routed)          1.250     7.997    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/time_base_clk
    SLICE_X44Y46         FDCE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/ad_time_cnt_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.096     8.094    
                         clock uncertainty           -0.107     7.987    
    SLICE_X44Y46         FDCE (Recov_fdce_C_CLR)     -0.327     7.660    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/ad_time_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          7.660    
                         arrival time                          -7.194    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.465ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/ad_time_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.375ns  (clk_fpga_0 fall@3.375ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.729ns  (logic 0.484ns (10.234%)  route 4.245ns (89.766%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.623ns = ( 7.997 - 3.375 ) 
    Source Clock Delay      (SCD):    2.465ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.386     2.465    design_1_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X45Y87         FDRE                                         r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDRE (Prop_fdre_C_Q)         0.379     2.844 f  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=343, routed)         2.891     5.735    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X34Y66         LUT6 (Prop_lut6_I0_O)        0.105     5.840 f  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/ad_time_cnt[0]_i_3/O
                         net (fo=33, routed)          1.354     7.194    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/send_1st_data_flag_reg_P_1
    SLICE_X44Y46         FDCE                                         f  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/ad_time_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      3.375     3.375 f  
    PS7_X0Y0             PS7                          0.000     3.375 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     4.280    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.357 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.696     6.053    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/s00_axi_aclk
    SLICE_X46Y46         LUT6 (Prop_lut6_I5_O)        0.084     6.137 f  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/ad_time_cnt[0]_i_5/O
                         net (fo=1, routed)           0.533     6.670    design_1_i/AK5394_LF398_0/inst_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     6.747 f  design_1_i/AK5394_LF398_0/ad_time_cnt_reg[0]_i_2/O
                         net (fo=32, routed)          1.250     7.997    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/time_base_clk
    SLICE_X44Y46         FDCE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/ad_time_cnt_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.096     8.094    
                         clock uncertainty           -0.107     7.987    
    SLICE_X44Y46         FDCE (Recov_fdce_C_CLR)     -0.327     7.660    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/ad_time_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          7.660    
                         arrival time                          -7.194    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.498ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/ad_time_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.375ns  (clk_fpga_0 fall@3.375ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.697ns  (logic 0.484ns (10.305%)  route 4.213ns (89.695%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.623ns = ( 7.997 - 3.375 ) 
    Source Clock Delay      (SCD):    2.465ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.386     2.465    design_1_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X45Y87         FDRE                                         r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDRE (Prop_fdre_C_Q)         0.379     2.844 f  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=343, routed)         2.891     5.735    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X34Y66         LUT6 (Prop_lut6_I0_O)        0.105     5.840 f  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/ad_time_cnt[0]_i_3/O
                         net (fo=33, routed)          1.322     7.162    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/send_1st_data_flag_reg_P_1
    SLICE_X44Y47         FDCE                                         f  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/ad_time_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      3.375     3.375 f  
    PS7_X0Y0             PS7                          0.000     3.375 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     4.280    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.357 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.696     6.053    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/s00_axi_aclk
    SLICE_X46Y46         LUT6 (Prop_lut6_I5_O)        0.084     6.137 f  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/ad_time_cnt[0]_i_5/O
                         net (fo=1, routed)           0.533     6.670    design_1_i/AK5394_LF398_0/inst_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     6.747 f  design_1_i/AK5394_LF398_0/ad_time_cnt_reg[0]_i_2/O
                         net (fo=32, routed)          1.250     7.997    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/time_base_clk
    SLICE_X44Y47         FDCE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/ad_time_cnt_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.096     8.094    
                         clock uncertainty           -0.107     7.987    
    SLICE_X44Y47         FDCE (Recov_fdce_C_CLR)     -0.327     7.660    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/ad_time_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          7.660    
                         arrival time                          -7.162    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.498ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/ad_time_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.375ns  (clk_fpga_0 fall@3.375ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.697ns  (logic 0.484ns (10.305%)  route 4.213ns (89.695%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.623ns = ( 7.997 - 3.375 ) 
    Source Clock Delay      (SCD):    2.465ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.386     2.465    design_1_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X45Y87         FDRE                                         r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDRE (Prop_fdre_C_Q)         0.379     2.844 f  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=343, routed)         2.891     5.735    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X34Y66         LUT6 (Prop_lut6_I0_O)        0.105     5.840 f  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/ad_time_cnt[0]_i_3/O
                         net (fo=33, routed)          1.322     7.162    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/send_1st_data_flag_reg_P_1
    SLICE_X44Y47         FDCE                                         f  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/ad_time_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      3.375     3.375 f  
    PS7_X0Y0             PS7                          0.000     3.375 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     4.280    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.357 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.696     6.053    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/s00_axi_aclk
    SLICE_X46Y46         LUT6 (Prop_lut6_I5_O)        0.084     6.137 f  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/ad_time_cnt[0]_i_5/O
                         net (fo=1, routed)           0.533     6.670    design_1_i/AK5394_LF398_0/inst_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     6.747 f  design_1_i/AK5394_LF398_0/ad_time_cnt_reg[0]_i_2/O
                         net (fo=32, routed)          1.250     7.997    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/time_base_clk
    SLICE_X44Y47         FDCE                                         r  design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/ad_time_cnt_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.096     8.094    
                         clock uncertainty           -0.107     7.987    
    SLICE_X44Y47         FDCE (Recov_fdce_C_CLR)     -0.327     7.660    design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/ad_time_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          7.660    
                         arrival time                          -7.162    
  -------------------------------------------------------------------
                         slack                                  0.498    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/DAC_SCK_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.030ns  (logic 0.184ns (9.062%)  route 1.846ns (90.938%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.784ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.702ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        0.553     0.889    design_1_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X45Y87         FDRE                                         r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=343, routed)         0.808     1.837    design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/s00_axi_aresetn
    SLICE_X58Y116        LUT1 (Prop_lut1_I0_O)        0.043     1.880 f  design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/DAC_SCK_i_4/O
                         net (fo=204, routed)         1.039     2.919    design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/SR[0]
    SLICE_X62Y117        FDPE                                         f  design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/DAC_SCK_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.029     1.395    design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/ckl_div_u1/s00_axi_aclk
    SLICE_X51Y46         LUT6 (Prop_lut6_I4_O)        0.056     1.451 r  design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/ckl_div_u1/DAC_SCK_i_10/O
                         net (fo=1, routed)           0.295     1.745    design_1_i/DAC7631_0/inst_n_42
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.774 r  design_1_i/DAC7631_0/DAC_SCK_reg_i_3/O
                         net (fo=51, routed)          0.928     2.702    design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/dac_clk
    SLICE_X62Y117        FDPE                                         r  design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/DAC_SCK_reg/C
                         clock pessimism             -0.030     2.672    
    SLICE_X62Y117        FDPE (Remov_fdpe_C_PRE)     -0.139     2.533    design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/DAC_SCK_reg
  -------------------------------------------------------------------
                         required time                         -2.533    
                         arrival time                           2.919    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/DAC_RST_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.025ns  (logic 0.184ns (9.088%)  route 1.841ns (90.912%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.785ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.703ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        0.553     0.889    design_1_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X45Y87         FDRE                                         r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=343, routed)         0.808     1.837    design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/s00_axi_aresetn
    SLICE_X58Y116        LUT1 (Prop_lut1_I0_O)        0.043     1.880 f  design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/DAC_SCK_i_4/O
                         net (fo=204, routed)         1.033     2.913    design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/SR[0]
    SLICE_X64Y116        FDCE                                         f  design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/DAC_RST_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.029     1.395    design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/ckl_div_u1/s00_axi_aclk
    SLICE_X51Y46         LUT6 (Prop_lut6_I4_O)        0.056     1.451 r  design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/ckl_div_u1/DAC_SCK_i_10/O
                         net (fo=1, routed)           0.295     1.745    design_1_i/DAC7631_0/inst_n_42
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.774 r  design_1_i/DAC7631_0/DAC_SCK_reg_i_3/O
                         net (fo=51, routed)          0.929     2.703    design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/dac_clk
    SLICE_X64Y116        FDCE                                         r  design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/DAC_RST_reg/C
                         clock pessimism             -0.030     2.673    
    SLICE_X64Y116        FDCE (Remov_fdce_C_CLR)     -0.160     2.513    design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/DAC_RST_reg
  -------------------------------------------------------------------
                         required time                         -2.513    
                         arrival time                           2.913    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/autoupdate_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.054ns  (logic 0.184ns (8.957%)  route 1.870ns (91.043%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.784ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.702ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        0.553     0.889    design_1_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X45Y87         FDRE                                         r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=343, routed)         0.808     1.837    design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/s00_axi_aresetn
    SLICE_X58Y116        LUT1 (Prop_lut1_I0_O)        0.043     1.880 f  design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/DAC_SCK_i_4/O
                         net (fo=204, routed)         1.063     2.943    design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/SR[0]
    SLICE_X58Y116        FDCE                                         f  design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/autoupdate_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.029     1.395    design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/ckl_div_u1/s00_axi_aclk
    SLICE_X51Y46         LUT6 (Prop_lut6_I4_O)        0.056     1.451 r  design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/ckl_div_u1/DAC_SCK_i_10/O
                         net (fo=1, routed)           0.295     1.745    design_1_i/DAC7631_0/inst_n_42
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.774 r  design_1_i/DAC7631_0/DAC_SCK_reg_i_3/O
                         net (fo=51, routed)          0.928     2.702    design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/dac_clk
    SLICE_X58Y116        FDCE                                         r  design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/autoupdate_reg/C
                         clock pessimism             -0.030     2.672    
    SLICE_X58Y116        FDCE (Remov_fdce_C_CLR)     -0.135     2.537    design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/autoupdate_reg
  -------------------------------------------------------------------
                         required time                         -2.537    
                         arrival time                           2.943    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/cdata_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.054ns  (logic 0.184ns (8.957%)  route 1.870ns (91.043%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.784ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.702ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        0.553     0.889    design_1_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X45Y87         FDRE                                         r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=343, routed)         0.808     1.837    design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/s00_axi_aresetn
    SLICE_X58Y116        LUT1 (Prop_lut1_I0_O)        0.043     1.880 f  design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/DAC_SCK_i_4/O
                         net (fo=204, routed)         1.063     2.943    design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/SR[0]
    SLICE_X58Y116        FDCE                                         f  design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/cdata_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.029     1.395    design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/ckl_div_u1/s00_axi_aclk
    SLICE_X51Y46         LUT6 (Prop_lut6_I4_O)        0.056     1.451 r  design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/ckl_div_u1/DAC_SCK_i_10/O
                         net (fo=1, routed)           0.295     1.745    design_1_i/DAC7631_0/inst_n_42
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.774 r  design_1_i/DAC7631_0/DAC_SCK_reg_i_3/O
                         net (fo=51, routed)          0.928     2.702    design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/dac_clk
    SLICE_X58Y116        FDCE                                         r  design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/cdata_reg[0]/C
                         clock pessimism             -0.030     2.672    
    SLICE_X58Y116        FDCE (Remov_fdce_C_CLR)     -0.135     2.537    design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/cdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.537    
                         arrival time                           2.943    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/din_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.054ns  (logic 0.184ns (8.957%)  route 1.870ns (91.043%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.784ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.702ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        0.553     0.889    design_1_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X45Y87         FDRE                                         r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=343, routed)         0.808     1.837    design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/s00_axi_aresetn
    SLICE_X58Y116        LUT1 (Prop_lut1_I0_O)        0.043     1.880 f  design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/DAC_SCK_i_4/O
                         net (fo=204, routed)         1.063     2.943    design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/SR[0]
    SLICE_X58Y116        FDCE                                         f  design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/din_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.029     1.395    design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/ckl_div_u1/s00_axi_aclk
    SLICE_X51Y46         LUT6 (Prop_lut6_I4_O)        0.056     1.451 r  design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/ckl_div_u1/DAC_SCK_i_10/O
                         net (fo=1, routed)           0.295     1.745    design_1_i/DAC7631_0/inst_n_42
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.774 r  design_1_i/DAC7631_0/DAC_SCK_reg_i_3/O
                         net (fo=51, routed)          0.928     2.702    design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/dac_clk
    SLICE_X58Y116        FDCE                                         r  design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/din_reg[0]/C
                         clock pessimism             -0.030     2.672    
    SLICE_X58Y116        FDCE (Remov_fdce_C_CLR)     -0.135     2.537    design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/din_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.537    
                         arrival time                           2.943    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/ldata_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.054ns  (logic 0.184ns (8.957%)  route 1.870ns (91.043%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.784ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.702ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        0.553     0.889    design_1_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X45Y87         FDRE                                         r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=343, routed)         0.808     1.837    design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/s00_axi_aresetn
    SLICE_X58Y116        LUT1 (Prop_lut1_I0_O)        0.043     1.880 f  design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/DAC_SCK_i_4/O
                         net (fo=204, routed)         1.063     2.943    design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/SR[0]
    SLICE_X58Y116        FDCE                                         f  design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/ldata_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.029     1.395    design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/ckl_div_u1/s00_axi_aclk
    SLICE_X51Y46         LUT6 (Prop_lut6_I4_O)        0.056     1.451 r  design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/ckl_div_u1/DAC_SCK_i_10/O
                         net (fo=1, routed)           0.295     1.745    design_1_i/DAC7631_0/inst_n_42
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.774 r  design_1_i/DAC7631_0/DAC_SCK_reg_i_3/O
                         net (fo=51, routed)          0.928     2.702    design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/dac_clk
    SLICE_X58Y116        FDCE                                         r  design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/ldata_reg[0]/C
                         clock pessimism             -0.030     2.672    
    SLICE_X58Y116        FDCE (Remov_fdce_C_CLR)     -0.135     2.537    design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/ldata_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.537    
                         arrival time                           2.943    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 0.184ns (8.860%)  route 1.893ns (91.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.782ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.700ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        0.553     0.889    design_1_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X45Y87         FDRE                                         r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=343, routed)         0.808     1.837    design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/s00_axi_aresetn
    SLICE_X58Y116        LUT1 (Prop_lut1_I0_O)        0.043     1.880 f  design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/DAC_SCK_i_4/O
                         net (fo=204, routed)         1.085     2.965    design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/SR[0]
    SLICE_X58Y118        FDCE                                         f  design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.029     1.395    design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/ckl_div_u1/s00_axi_aclk
    SLICE_X51Y46         LUT6 (Prop_lut6_I4_O)        0.056     1.451 r  design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/ckl_div_u1/DAC_SCK_i_10/O
                         net (fo=1, routed)           0.295     1.745    design_1_i/DAC7631_0/inst_n_42
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.774 r  design_1_i/DAC7631_0/DAC_SCK_reg_i_3/O
                         net (fo=51, routed)          0.926     2.700    design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/dac_clk
    SLICE_X58Y118        FDCE                                         r  design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/cnt_reg[1]/C
                         clock pessimism             -0.030     2.670    
    SLICE_X58Y118        FDCE (Remov_fdce_C_CLR)     -0.135     2.535    design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.535    
                         arrival time                           2.965    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 0.184ns (8.860%)  route 1.893ns (91.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.782ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.700ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        0.553     0.889    design_1_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X45Y87         FDRE                                         r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=343, routed)         0.808     1.837    design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/s00_axi_aresetn
    SLICE_X58Y116        LUT1 (Prop_lut1_I0_O)        0.043     1.880 f  design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/DAC_SCK_i_4/O
                         net (fo=204, routed)         1.085     2.965    design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/SR[0]
    SLICE_X58Y118        FDCE                                         f  design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.029     1.395    design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/ckl_div_u1/s00_axi_aclk
    SLICE_X51Y46         LUT6 (Prop_lut6_I4_O)        0.056     1.451 r  design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/ckl_div_u1/DAC_SCK_i_10/O
                         net (fo=1, routed)           0.295     1.745    design_1_i/DAC7631_0/inst_n_42
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.774 r  design_1_i/DAC7631_0/DAC_SCK_reg_i_3/O
                         net (fo=51, routed)          0.926     2.700    design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/dac_clk
    SLICE_X58Y118        FDCE                                         r  design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/cnt_reg[2]/C
                         clock pessimism             -0.030     2.670    
    SLICE_X58Y118        FDCE (Remov_fdce_C_CLR)     -0.135     2.535    design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.535    
                         arrival time                           2.965    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 0.184ns (8.860%)  route 1.893ns (91.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.782ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.700ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        0.553     0.889    design_1_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X45Y87         FDRE                                         r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=343, routed)         0.808     1.837    design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/s00_axi_aresetn
    SLICE_X58Y116        LUT1 (Prop_lut1_I0_O)        0.043     1.880 f  design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/DAC_SCK_i_4/O
                         net (fo=204, routed)         1.085     2.965    design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/SR[0]
    SLICE_X58Y118        FDCE                                         f  design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.029     1.395    design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/ckl_div_u1/s00_axi_aclk
    SLICE_X51Y46         LUT6 (Prop_lut6_I4_O)        0.056     1.451 r  design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/ckl_div_u1/DAC_SCK_i_10/O
                         net (fo=1, routed)           0.295     1.745    design_1_i/DAC7631_0/inst_n_42
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.774 r  design_1_i/DAC7631_0/DAC_SCK_reg_i_3/O
                         net (fo=51, routed)          0.926     2.700    design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/dac_clk
    SLICE_X58Y118        FDCE                                         r  design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/cnt_reg[3]/C
                         clock pessimism             -0.030     2.670    
    SLICE_X58Y118        FDCE (Remov_fdce_C_CLR)     -0.135     2.535    design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.535    
                         arrival time                           2.965    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/cstate_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.054ns  (logic 0.184ns (8.957%)  route 1.870ns (91.043%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.784ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.702ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        0.553     0.889    design_1_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X45Y87         FDRE                                         r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=343, routed)         0.808     1.837    design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/s00_axi_aresetn
    SLICE_X58Y116        LUT1 (Prop_lut1_I0_O)        0.043     1.880 f  design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/DAC_SCK_i_4/O
                         net (fo=204, routed)         1.063     2.943    design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/SR[0]
    SLICE_X59Y116        FDCE                                         f  design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/cstate_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5469, routed)        1.029     1.395    design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/ckl_div_u1/s00_axi_aclk
    SLICE_X51Y46         LUT6 (Prop_lut6_I4_O)        0.056     1.451 r  design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/ckl_div_u1/DAC_SCK_i_10/O
                         net (fo=1, routed)           0.295     1.745    design_1_i/DAC7631_0/inst_n_42
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.774 r  design_1_i/DAC7631_0/DAC_SCK_reg_i_3/O
                         net (fo=51, routed)          0.928     2.702    design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/dac_clk
    SLICE_X59Y116        FDCE                                         r  design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/cstate_reg[5]/C
                         clock pessimism             -0.030     2.672    
    SLICE_X59Y116        FDCE (Remov_fdce_C_CLR)     -0.160     2.512    design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/cstate_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.512    
                         arrival time                           2.943    
  -------------------------------------------------------------------
                         slack                                  0.431    





