{
  "module_name": "jpeg-regs.h",
  "hash_id": "36b4cb1627b6ede40bd6e20a6459bfaa758ac556d76edd7db5a579131449bbf1",
  "original_prompt": "Ingested from linux-6.6.14/drivers/media/platform/samsung/s5p-jpeg/jpeg-regs.h",
  "human_readable_source": " \n \n\n#ifndef JPEG_REGS_H_\n#define JPEG_REGS_H_\n\n \n\n \n#define S5P_JPGMOD\t\t\t0x00\n#define S5P_PROC_MODE_MASK\t\t(0x1 << 3)\n#define S5P_PROC_MODE_DECOMPR\t\t(0x1 << 3)\n#define S5P_PROC_MODE_COMPR\t\t(0x0 << 3)\n#define S5P_SUBSAMPLING_MODE_MASK\t0x7\n#define S5P_SUBSAMPLING_MODE_444\t(0x0 << 0)\n#define S5P_SUBSAMPLING_MODE_422\t(0x1 << 0)\n#define S5P_SUBSAMPLING_MODE_420\t(0x2 << 0)\n#define S5P_SUBSAMPLING_MODE_GRAY\t(0x3 << 0)\n\n \n#define S5P_JPGOPR\t\t\t0x04\n\n \n#define S5P_JPG_QTBL\t\t\t0x08\n#define S5P_QT_NUMt_SHIFT(t)\t\t(((t) - 1) << 1)\n#define S5P_QT_NUMt_MASK(t)\t\t(0x3 << S5P_QT_NUMt_SHIFT(t))\n\n \n#define S5P_JPG_HTBL\t\t\t0x0c\n#define S5P_HT_NUMt_AC_SHIFT(t)\t\t(((t) << 1) - 1)\n#define S5P_HT_NUMt_AC_MASK(t)\t\t(0x1 << S5P_HT_NUMt_AC_SHIFT(t))\n\n#define S5P_HT_NUMt_DC_SHIFT(t)\t\t(((t) - 1) << 1)\n#define S5P_HT_NUMt_DC_MASK(t)\t\t(0x1 << S5P_HT_NUMt_DC_SHIFT(t))\n\n \n#define S5P_JPGDRI_U\t\t\t0x10\n\n \n#define S5P_JPGDRI_L\t\t\t0x14\n\n \n#define S5P_JPGY_U\t\t\t0x18\n\n \n#define S5P_JPGY_L\t\t\t0x1c\n\n \n#define S5P_JPGX_U\t\t\t0x20\n\n \n#define S5P_JPGX_L\t\t\t0x24\n\n \n#define S5P_JPGCNT_U\t\t\t0x28\n\n \n#define S5P_JPGCNT_M\t\t\t0x2c\n\n \n#define S5P_JPGCNT_L\t\t\t0x30\n\n \n#define S5P_JPGINTSE\t\t\t0x34\n#define S5P_RSTm_INT_EN_MASK\t\t(0x1 << 7)\n#define S5P_RSTm_INT_EN\t\t\t(0x1 << 7)\n#define S5P_DATA_NUM_INT_EN_MASK\t(0x1 << 6)\n#define S5P_DATA_NUM_INT_EN\t\t(0x1 << 6)\n#define S5P_FINAL_MCU_NUM_INT_EN_MASK\t(0x1 << 5)\n#define S5P_FINAL_MCU_NUM_INT_EN\t(0x1 << 5)\n\n \n#define S5P_JPGINTST\t\t\t0x38\n#define S5P_RESULT_STAT_SHIFT\t\t6\n#define S5P_RESULT_STAT_MASK\t\t(0x1 << S5P_RESULT_STAT_SHIFT)\n#define S5P_STREAM_STAT_SHIFT\t\t5\n#define S5P_STREAM_STAT_MASK\t\t(0x1 << S5P_STREAM_STAT_SHIFT)\n\n \n#define S5P_JPGCOM\t\t\t0x4c\n#define S5P_INT_RELEASE\t\t\t(0x1 << 2)\n\n \n#define S5P_JPG_IMGADR\t\t\t0x50\n\n \n#define S5P_JPG_JPGADR\t\t\t0x58\n\n \n#define S5P_JPG_COEF(n)\t\t\t(0x5c + (((n) - 1) << 2))\n#define S5P_COEFn_SHIFT(j)\t\t((3 - (j)) << 3)\n#define S5P_COEFn_MASK(j)\t\t(0xff << S5P_COEFn_SHIFT(j))\n\n \n#define S5P_JPGCMOD\t\t\t0x68\n#define S5P_MOD_SEL_MASK\t\t(0x7 << 5)\n#define S5P_MOD_SEL_422\t\t\t(0x1 << 5)\n#define S5P_MOD_SEL_565\t\t\t(0x2 << 5)\n#define S5P_MODE_Y16_MASK\t\t(0x1 << 1)\n#define S5P_MODE_Y16\t\t\t(0x1 << 1)\n\n \n#define S5P_JPGCLKCON\t\t\t0x6c\n#define S5P_CLK_DOWN_READY\t\t(0x1 << 1)\n#define S5P_POWER_ON\t\t\t(0x1 << 0)\n\n \n#define S5P_JSTART\t\t\t0x70\n\n \n#define S5P_JPG_SW_RESET\t\t0x78\n\n \n#define S5P_JPG_TIMER_SE\t\t0x7c\n#define S5P_TIMER_INT_EN_MASK\t\t(0x1UL << 31)\n#define S5P_TIMER_INT_EN\t\t(0x1UL << 31)\n#define S5P_TIMER_INIT_MASK\t\t0x7fffffff\n\n \n#define S5P_JPG_TIMER_ST\t\t0x80\n#define S5P_TIMER_INT_STAT_SHIFT\t31\n#define S5P_TIMER_INT_STAT_MASK\t\t(0x1UL << S5P_TIMER_INT_STAT_SHIFT)\n#define S5P_TIMER_CNT_SHIFT\t\t0\n#define S5P_TIMER_CNT_MASK\t\t0x7fffffff\n\n \n#define S5P_JPG_OUTFORM\t\t\t0x88\n#define S5P_DEC_OUT_FORMAT_MASK\t\t(0x1 << 0)\n#define S5P_DEC_OUT_FORMAT_422\t\t(0x0 << 0)\n#define S5P_DEC_OUT_FORMAT_420\t\t(0x1 << 0)\n\n \n#define S5P_JPG_VERSION\t\t\t0x8c\n\n \n#define S5P_JPG_ENC_STREAM_INTSE\t0x98\n#define S5P_ENC_STREAM_INT_MASK\t\t(0x1 << 24)\n#define S5P_ENC_STREAM_INT_EN\t\t(0x1 << 24)\n#define S5P_ENC_STREAM_BOUND_MASK\t0xffffff\n\n \n#define S5P_JPG_ENC_STREAM_INTST\t0x9c\n#define S5P_ENC_STREAM_INT_STAT_MASK\t0x1\n\n \n#define S5P_JPG_QTBL_CONTENT(n)\t\t(0x400 + (n) * 0x100)\n\n \n#define S5P_JPG_HDCTBL(n)\t\t(0x800 + (n) * 0x400)\n\n \n#define S5P_JPG_HDCTBLG(n)\t\t(0x840 + (n) * 0x400)\n\n \n#define S5P_JPG_HACTBL(n)\t\t(0x880 + (n) * 0x400)\n\n \n#define S5P_JPG_HACTBLG(n)\t\t(0x8c0 + (n) * 0x400)\n\n\n \n\n \n#define EXYNOS4_JPEG_CNTL_REG\t\t0x00\n#define EXYNOS4_INT_EN_REG\t\t0x04\n#define EXYNOS4_INT_TIMER_COUNT_REG\t0x08\n#define EXYNOS4_INT_STATUS_REG\t\t0x0c\n#define EXYNOS4_OUT_MEM_BASE_REG\t\t0x10\n#define EXYNOS4_JPEG_IMG_SIZE_REG\t0x14\n#define EXYNOS4_IMG_BA_PLANE_1_REG\t0x18\n#define EXYNOS4_IMG_SO_PLANE_1_REG\t0x1c\n#define EXYNOS4_IMG_PO_PLANE_1_REG\t0x20\n#define EXYNOS4_IMG_BA_PLANE_2_REG\t0x24\n#define EXYNOS4_IMG_SO_PLANE_2_REG\t0x28\n#define EXYNOS4_IMG_PO_PLANE_2_REG\t0x2c\n#define EXYNOS4_IMG_BA_PLANE_3_REG\t0x30\n#define EXYNOS4_IMG_SO_PLANE_3_REG\t0x34\n#define EXYNOS4_IMG_PO_PLANE_3_REG\t0x38\n\n#define EXYNOS4_TBL_SEL_REG\t\t0x3c\n\n#define EXYNOS4_IMG_FMT_REG\t\t0x40\n\n#define EXYNOS4_BITSTREAM_SIZE_REG\t0x44\n#define EXYNOS4_PADDING_REG\t\t0x48\n#define EXYNOS4_HUFF_CNT_REG\t\t0x4c\n#define EXYNOS4_FIFO_STATUS_REG\t0x50\n#define EXYNOS4_DECODE_XY_SIZE_REG\t0x54\n#define EXYNOS4_DECODE_IMG_FMT_REG\t0x58\n\n#define EXYNOS4_QUAN_TBL_ENTRY_REG\t0x100\n#define EXYNOS4_HUFF_TBL_ENTRY_REG\t0x200\n\n\n \n \n \n\n \n#define EXYNOS4_ENC_DEC_MODE_MASK\t(0xfffffffc << 0)\n#define EXYNOS4_DEC_MODE\t\t(1 << 0)\n#define EXYNOS4_ENC_MODE\t\t(1 << 1)\n#define EXYNOS4_AUTO_RST_MARKER\t\t(1 << 2)\n#define EXYNOS4_RST_INTERVAL_SHIFT\t3\n#define EXYNOS4_RST_INTERVAL(x)\t\t(((x) & 0xffff) \\\n\t\t\t\t\t\t<< EXYNOS4_RST_INTERVAL_SHIFT)\n#define EXYNOS4_HUF_TBL_EN\t\t(1 << 19)\n#define EXYNOS4_HOR_SCALING_SHIFT\t20\n#define EXYNOS4_HOR_SCALING_MASK\t(3 << EXYNOS4_HOR_SCALING_SHIFT)\n#define EXYNOS4_HOR_SCALING(x)\t\t(((x) & 0x3) \\\n\t\t\t\t\t\t<< EXYNOS4_HOR_SCALING_SHIFT)\n#define EXYNOS4_VER_SCALING_SHIFT\t22\n#define EXYNOS4_VER_SCALING_MASK\t(3 << EXYNOS4_VER_SCALING_SHIFT)\n#define EXYNOS4_VER_SCALING(x)\t\t(((x) & 0x3) \\\n\t\t\t\t\t\t<< EXYNOS4_VER_SCALING_SHIFT)\n#define EXYNOS4_PADDING\t\t\t(1 << 27)\n#define EXYNOS4_SYS_INT_EN\t\t(1 << 28)\n#define EXYNOS4_SOFT_RESET_HI\t\t(1 << 29)\n\n \n#define EXYNOS4_INT_EN_MASK\t\t(0x1f << 0)\n#define EXYNOS5433_INT_EN_MASK\t\t(0x1ff << 0)\n#define EXYNOS4_PROT_ERR_INT_EN\t\t(1 << 0)\n#define EXYNOS4_IMG_COMPLETION_INT_EN\t(1 << 1)\n#define EXYNOS4_DEC_INVALID_FORMAT_EN\t(1 << 2)\n#define EXYNOS4_MULTI_SCAN_ERROR_EN\t(1 << 3)\n#define EXYNOS4_FRAME_ERR_EN\t\t(1 << 4)\n#define EXYNOS4_INT_EN_ALL\t\t(0x1f << 0)\n#define EXYNOS5433_INT_EN_ALL\t\t(0x1b6 << 0)\n\n#define EXYNOS4_MOD_REG_PROC_ENC\t(0 << 3)\n#define EXYNOS4_MOD_REG_PROC_DEC\t(1 << 3)\n\n#define EXYNOS4_MOD_REG_SUBSAMPLE_444\t(0 << 0)\n#define EXYNOS4_MOD_REG_SUBSAMPLE_422\t(1 << 0)\n#define EXYNOS4_MOD_REG_SUBSAMPLE_420\t(2 << 0)\n#define EXYNOS4_MOD_REG_SUBSAMPLE_GRAY\t(3 << 0)\n\n\n \n#define EXYNOS4_X_SIZE_SHIFT\t\t0\n#define EXYNOS4_X_SIZE_MASK\t\t(0xffff << EXYNOS4_X_SIZE_SHIFT)\n#define EXYNOS4_X_SIZE(x)\t\t(((x) & 0xffff) << EXYNOS4_X_SIZE_SHIFT)\n#define EXYNOS4_Y_SIZE_SHIFT\t\t16\n#define EXYNOS4_Y_SIZE_MASK\t\t(0xffff << EXYNOS4_Y_SIZE_SHIFT)\n#define EXYNOS4_Y_SIZE(x)\t\t(((x) & 0xffff) << EXYNOS4_Y_SIZE_SHIFT)\n\n \n#define EXYNOS4_ENC_IN_FMT_MASK\t\t0xffff0000\n#define EXYNOS4_ENC_GRAY_IMG\t\t(0 << 0)\n#define EXYNOS4_ENC_RGB_IMG\t\t(1 << 0)\n#define EXYNOS4_ENC_YUV_444_IMG\t\t(2 << 0)\n#define EXYNOS4_ENC_YUV_422_IMG\t\t(3 << 0)\n#define EXYNOS4_ENC_YUV_440_IMG\t\t(4 << 0)\n\n#define EXYNOS4_DEC_GRAY_IMG\t\t(0 << 0)\n#define EXYNOS4_DEC_RGB_IMG\t\t(1 << 0)\n#define EXYNOS4_DEC_YUV_444_IMG\t\t(2 << 0)\n#define EXYNOS4_DEC_YUV_422_IMG\t\t(3 << 0)\n#define EXYNOS4_DEC_YUV_420_IMG\t\t(4 << 0)\n\n#define EXYNOS4_GRAY_IMG_IP_SHIFT\t3\n#define EXYNOS4_GRAY_IMG_IP_MASK\t(7 << EXYNOS4_GRAY_IMG_IP_SHIFT)\n#define EXYNOS4_GRAY_IMG_IP\t\t(4 << EXYNOS4_GRAY_IMG_IP_SHIFT)\n\n#define EXYNOS4_RGB_IP_SHIFT\t\t6\n#define EXYNOS4_RGB_IP_MASK\t\t(7 << EXYNOS4_RGB_IP_SHIFT)\n#define EXYNOS4_RGB_IP_RGB_16BIT_IMG\t(4 << EXYNOS4_RGB_IP_SHIFT)\n#define EXYNOS4_RGB_IP_RGB_32BIT_IMG\t(5 << EXYNOS4_RGB_IP_SHIFT)\n\n#define EXYNOS4_YUV_444_IP_SHIFT\t\t9\n#define EXYNOS4_YUV_444_IP_MASK\t\t\t(7 << EXYNOS4_YUV_444_IP_SHIFT)\n#define EXYNOS4_YUV_444_IP_YUV_444_2P_IMG\t(4 << EXYNOS4_YUV_444_IP_SHIFT)\n#define EXYNOS4_YUV_444_IP_YUV_444_3P_IMG\t(5 << EXYNOS4_YUV_444_IP_SHIFT)\n\n#define EXYNOS4_YUV_422_IP_SHIFT\t\t12\n#define EXYNOS4_YUV_422_IP_MASK\t\t\t(7 << EXYNOS4_YUV_422_IP_SHIFT)\n#define EXYNOS4_YUV_422_IP_YUV_422_1P_IMG\t(4 << EXYNOS4_YUV_422_IP_SHIFT)\n#define EXYNOS4_YUV_422_IP_YUV_422_2P_IMG\t(5 << EXYNOS4_YUV_422_IP_SHIFT)\n#define EXYNOS4_YUV_422_IP_YUV_422_3P_IMG\t(6 << EXYNOS4_YUV_422_IP_SHIFT)\n\n#define EXYNOS4_YUV_420_IP_SHIFT\t\t15\n#define EXYNOS4_YUV_420_IP_MASK\t\t\t(7 << EXYNOS4_YUV_420_IP_SHIFT)\n#define EXYNOS4_YUV_420_IP_YUV_420_2P_IMG\t(4 << EXYNOS4_YUV_420_IP_SHIFT)\n#define EXYNOS4_YUV_420_IP_YUV_420_3P_IMG\t(5 << EXYNOS4_YUV_420_IP_SHIFT)\n\n#define EXYNOS4_ENC_FMT_SHIFT\t\t\t24\n#define EXYNOS4_ENC_FMT_MASK\t\t\t(3 << EXYNOS4_ENC_FMT_SHIFT)\n#define EXYNOS5433_ENC_FMT_MASK\t\t\t(7 << EXYNOS4_ENC_FMT_SHIFT)\n\n#define EXYNOS4_ENC_FMT_GRAY\t\t\t(0 << EXYNOS4_ENC_FMT_SHIFT)\n#define EXYNOS4_ENC_FMT_YUV_444\t\t\t(1 << EXYNOS4_ENC_FMT_SHIFT)\n#define EXYNOS4_ENC_FMT_YUV_422\t\t\t(2 << EXYNOS4_ENC_FMT_SHIFT)\n#define EXYNOS4_ENC_FMT_YUV_420\t\t\t(3 << EXYNOS4_ENC_FMT_SHIFT)\n\n#define EXYNOS4_JPEG_DECODED_IMG_FMT_MASK\t0x03\n\n#define EXYNOS4_SWAP_CHROMA_CRCB\t\t(1 << 26)\n#define EXYNOS4_SWAP_CHROMA_CBCR\t\t(0 << 26)\n#define EXYNOS5433_SWAP_CHROMA_CRCB\t\t(1 << 27)\n#define EXYNOS5433_SWAP_CHROMA_CBCR\t\t(0 << 27)\n\n \n#define EXYNOS4_HUFF_COUNT_MASK\t\t\t0xffff\n\n \n#define EXYNOS4_DECODED_SIZE_MASK\t\t0x0000ffff\n\n \n#define EXYNOS4_DECODED_IMG_FMT_MASK\t\t0x3\n\n \n#define EXYNOS4_Q_TBL_COMP(c, n)\t((n) << (((c) - 1) << 1))\n\n#define EXYNOS4_Q_TBL_COMP1_0\t\tEXYNOS4_Q_TBL_COMP(1, 0)\n#define EXYNOS4_Q_TBL_COMP1_1\t\tEXYNOS4_Q_TBL_COMP(1, 1)\n#define EXYNOS4_Q_TBL_COMP1_2\t\tEXYNOS4_Q_TBL_COMP(1, 2)\n#define EXYNOS4_Q_TBL_COMP1_3\t\tEXYNOS4_Q_TBL_COMP(1, 3)\n\n#define EXYNOS4_Q_TBL_COMP2_0\t\tEXYNOS4_Q_TBL_COMP(2, 0)\n#define EXYNOS4_Q_TBL_COMP2_1\t\tEXYNOS4_Q_TBL_COMP(2, 1)\n#define EXYNOS4_Q_TBL_COMP2_2\t\tEXYNOS4_Q_TBL_COMP(2, 2)\n#define EXYNOS4_Q_TBL_COMP2_3\t\tEXYNOS4_Q_TBL_COMP(2, 3)\n\n#define EXYNOS4_Q_TBL_COMP3_0\t\tEXYNOS4_Q_TBL_COMP(3, 0)\n#define EXYNOS4_Q_TBL_COMP3_1\t\tEXYNOS4_Q_TBL_COMP(3, 1)\n#define EXYNOS4_Q_TBL_COMP3_2\t\tEXYNOS4_Q_TBL_COMP(3, 2)\n#define EXYNOS4_Q_TBL_COMP3_3\t\tEXYNOS4_Q_TBL_COMP(3, 3)\n\n#define EXYNOS4_HUFF_TBL_COMP(c, n)\t((n) << ((((c) - 1) << 1) + 6))\n\n#define EXYNOS4_HUFF_TBL_COMP1_AC_0_DC_0\t\\\n\tEXYNOS4_HUFF_TBL_COMP(1, 0)\n#define EXYNOS4_HUFF_TBL_COMP1_AC_0_DC_1\t\\\n\tEXYNOS4_HUFF_TBL_COMP(1, 1)\n#define EXYNOS4_HUFF_TBL_COMP1_AC_1_DC_0\t\\\n\tEXYNOS4_HUFF_TBL_COMP(1, 2)\n#define EXYNOS4_HUFF_TBL_COMP1_AC_1_DC_1\t\\\n\tEXYNOS4_HUFF_TBL_COMP(1, 3)\n\n#define EXYNOS4_HUFF_TBL_COMP2_AC_0_DC_0\t\\\n\tEXYNOS4_HUFF_TBL_COMP(2, 0)\n#define EXYNOS4_HUFF_TBL_COMP2_AC_0_DC_1\t\\\n\tEXYNOS4_HUFF_TBL_COMP(2, 1)\n#define EXYNOS4_HUFF_TBL_COMP2_AC_1_DC_0\t\\\n\tEXYNOS4_HUFF_TBL_COMP(2, 2)\n#define EXYNOS4_HUFF_TBL_COMP2_AC_1_DC_1\t\\\n\tEXYNOS4_HUFF_TBL_COMP(2, 3)\n\n#define EXYNOS4_HUFF_TBL_COMP3_AC_0_DC_0\t\\\n\tEXYNOS4_HUFF_TBL_COMP(3, 0)\n#define EXYNOS4_HUFF_TBL_COMP3_AC_0_DC_1\t\\\n\tEXYNOS4_HUFF_TBL_COMP(3, 1)\n#define EXYNOS4_HUFF_TBL_COMP3_AC_1_DC_0\t\\\n\tEXYNOS4_HUFF_TBL_COMP(3, 2)\n#define EXYNOS4_HUFF_TBL_COMP3_AC_1_DC_1\t\\\n\tEXYNOS4_HUFF_TBL_COMP(3, 3)\n\n#define EXYNOS4_NF_SHIFT\t\t\t16\n#define EXYNOS4_NF_MASK\t\t\t\t0xff\n#define EXYNOS4_NF(x)\t\t\t\t\\\n\t(((x) & EXYNOS4_NF_MASK) << EXYNOS4_NF_SHIFT)\n\n \n#define EXYNOS4_QTBL_CONTENT(n)\t(0x100 + (n) * 0x40)\n\n \n#define EXYNOS4_HUFF_TBL_HDCLL\t0x200\n\n \n#define EXYNOS4_HUFF_TBL_HDCLV\t0x210\n\n \n#define EXYNOS4_HUFF_TBL_HDCCL\t0x220\n\n \n#define EXYNOS4_HUFF_TBL_HDCCV\t0x230\n\n \n#define EXYNOS4_HUFF_TBL_HACLL\t0x240\n\n \n#define EXYNOS4_HUFF_TBL_HACLV\t0x250\n\n \n#define EXYNOS4_HUFF_TBL_HACCL\t0x300\n\n \n#define EXYNOS4_HUFF_TBL_HACCV\t0x310\n\n \n\n \n#define EXYNOS3250_JPGMOD\t\t\t0x00\n#define EXYNOS3250_PROC_MODE_MASK\t\t(0x1 << 3)\n#define EXYNOS3250_PROC_MODE_DECOMPR\t\t(0x1 << 3)\n#define EXYNOS3250_PROC_MODE_COMPR\t\t(0x0 << 3)\n#define EXYNOS3250_SUBSAMPLING_MODE_MASK\t(0x7 << 0)\n#define EXYNOS3250_SUBSAMPLING_MODE_444\t\t(0x0 << 0)\n#define EXYNOS3250_SUBSAMPLING_MODE_422\t\t(0x1 << 0)\n#define EXYNOS3250_SUBSAMPLING_MODE_420\t\t(0x2 << 0)\n#define EXYNOS3250_SUBSAMPLING_MODE_411\t\t(0x6 << 0)\n#define EXYNOS3250_SUBSAMPLING_MODE_GRAY\t(0x3 << 0)\n\n \n#define EXYNOS3250_JPGOPR\t\t\t0x04\n#define EXYNOS3250_JPGOPR_MASK\t\t\t0x01\n\n \n#define EXYNOS3250_QHTBL\t\t\t0x08\n#define EXYNOS3250_QT_NUM_SHIFT(t)\t\t((((t) - 1) << 1) + 8)\n#define EXYNOS3250_QT_NUM_MASK(t)\t\t(0x3 << EXYNOS3250_QT_NUM_SHIFT(t))\n\n \n#define EXYNOS3250_HT_NUM_AC_SHIFT(t)\t\t(((t) << 1) - 1)\n#define EXYNOS3250_HT_NUM_AC_MASK(t)\t\t(0x1 << EXYNOS3250_HT_NUM_AC_SHIFT(t))\n\n#define EXYNOS3250_HT_NUM_DC_SHIFT(t)\t\t(((t) - 1) << 1)\n#define EXYNOS3250_HT_NUM_DC_MASK(t)\t\t(0x1 << EXYNOS3250_HT_NUM_DC_SHIFT(t))\n\n \n#define EXYNOS3250_JPGDRI\t\t\t0x0c\n#define EXYNOS3250_JPGDRI_MASK\t\t\t0xffff\n\n \n#define EXYNOS3250_JPGY\t\t\t\t0x10\n#define EXYNOS3250_JPGY_MASK\t\t\t0xffff\n\n \n#define EXYNOS3250_JPGX\t\t\t\t0x14\n#define EXYNOS3250_JPGX_MASK\t\t\t0xffff\n\n \n#define EXYNOS3250_JPGCNT\t\t\t0x18\n#define EXYNOS3250_JPGCNT_MASK\t\t\t0xffffff\n\n \n#define EXYNOS3250_JPGINTSE\t\t\t0x1c\n#define EXYNOS3250_JPEG_DONE_EN\t\t\t(1 << 11)\n#define EXYNOS3250_WDMA_DONE_EN\t\t\t(1 << 10)\n#define EXYNOS3250_RDMA_DONE_EN\t\t\t(1 << 9)\n#define EXYNOS3250_ENC_STREAM_INT_EN\t\t(1 << 8)\n#define EXYNOS3250_CORE_DONE_EN\t\t\t(1 << 5)\n#define EXYNOS3250_ERR_INT_EN\t\t\t(1 << 4)\n#define EXYNOS3250_HEAD_INT_EN\t\t\t(1 << 3)\n\n \n#define EXYNOS3250_JPGINTST\t\t\t0x20\n#define EXYNOS3250_JPEG_DONE\t\t\t(1 << 11)\n#define EXYNOS3250_WDMA_DONE\t\t\t(1 << 10)\n#define EXYNOS3250_RDMA_DONE\t\t\t(1 << 9)\n#define EXYNOS3250_ENC_STREAM_STAT\t\t(1 << 8)\n#define EXYNOS3250_RESULT_STAT\t\t\t(1 << 5)\n#define EXYNOS3250_STREAM_STAT\t\t\t(1 << 4)\n#define EXYNOS3250_HEADER_STAT\t\t\t(1 << 3)\n\n \n#define EXYNOS3250_LUMA_BASE\t\t\t0x100\n#define EXYNOS3250_SRC_TILE_EN_MASK\t\t0x100\n\n \n#define EXYNOS3250_LUMA_STRIDE\t\t\t0x104\n\n \n#define EXYNOS3250_LUMA_XY_OFFSET\t\t0x108\n#define EXYNOS3250_LUMA_YY_OFFSET_SHIFT\t\t18\n#define EXYNOS3250_LUMA_YY_OFFSET_MASK\t\t(0x1fff << EXYNOS3250_LUMA_YY_OFFSET_SHIFT)\n#define EXYNOS3250_LUMA_YX_OFFSET_SHIFT\t\t2\n#define EXYNOS3250_LUMA_YX_OFFSET_MASK\t\t(0x1fff << EXYNOS3250_LUMA_YX_OFFSET_SHIFT)\n\n \n#define EXYNOS3250_CHROMA_BASE\t\t\t0x10c\n\n \n#define EXYNOS3250_CHROMA_STRIDE\t\t0x110\n\n \n#define EXYNOS3250_CHROMA_XY_OFFSET\t\t0x114\n#define EXYNOS3250_CHROMA_YY_OFFSET_SHIFT\t18\n#define EXYNOS3250_CHROMA_YY_OFFSET_MASK\t(0x1fff << EXYNOS3250_CHROMA_YY_OFFSET_SHIFT)\n#define EXYNOS3250_CHROMA_YX_OFFSET_SHIFT\t2\n#define EXYNOS3250_CHROMA_YX_OFFSET_MASK\t(0x1fff << EXYNOS3250_CHROMA_YX_OFFSET_SHIFT)\n\n \n#define EXYNOS3250_CHROMA_CR_BASE\t\t0x118\n\n \n#define EXYNOS3250_CHROMA_CR_STRIDE\t\t0x11c\n\n \n#define EXYNOS3250_CHROMA_CR_XY_OFFSET\t\t0x120\n#define EXYNOS3250_CHROMA_CR_YY_OFFSET_SHIFT\t18\n#define EXYNOS3250_CHROMA_CR_YY_OFFSET_MASK\t(0x1fff << EXYNOS3250_CHROMA_CR_YY_OFFSET_SHIFT)\n#define EXYNOS3250_CHROMA_CR_YX_OFFSET_SHIFT\t2\n#define EXYNOS3250_CHROMA_CR_YX_OFFSET_MASK\t(0x1fff << EXYNOS3250_CHROMA_CR_YX_OFFSET_SHIFT)\n\n \n#define EXYNOS3250_JPG_IMGADR\t\t\t0x50\n\n \n#define EXYNOS3250_JPG_JPGADR\t\t\t0x124\n\n \n#define EXYNOS3250_JPG_COEF(n)\t\t\t(0x128 + (((n) - 1) << 2))\n#define EXYNOS3250_COEF_SHIFT(j)\t\t((3 - (j)) << 3)\n#define EXYNOS3250_COEF_MASK(j)\t\t\t(0xff << EXYNOS3250_COEF_SHIFT(j))\n\n \n#define EXYNOS3250_JPGCMOD\t\t\t0x134\n#define EXYNOS3250_SRC_TILE_EN\t\t\t(0x1 << 10)\n#define EXYNOS3250_SRC_NV_MASK\t\t\t(0x1 << 9)\n#define EXYNOS3250_SRC_NV12\t\t\t(0x0 << 9)\n#define EXYNOS3250_SRC_NV21\t\t\t(0x1 << 9)\n#define EXYNOS3250_SRC_BIG_ENDIAN_MASK\t\t(0x1 << 8)\n#define EXYNOS3250_SRC_BIG_ENDIAN\t\t(0x1 << 8)\n#define EXYNOS3250_MODE_SEL_MASK\t\t(0x7 << 5)\n#define EXYNOS3250_MODE_SEL_420_2P\t\t(0x0 << 5)\n#define EXYNOS3250_MODE_SEL_422_1P_LUM_CHR\t(0x1 << 5)\n#define EXYNOS3250_MODE_SEL_RGB565\t\t(0x2 << 5)\n#define EXYNOS3250_MODE_SEL_422_1P_CHR_LUM\t(0x3 << 5)\n#define EXYNOS3250_MODE_SEL_ARGB8888\t\t(0x4 << 5)\n#define EXYNOS3250_MODE_SEL_420_3P\t\t(0x5 << 5)\n#define EXYNOS3250_SRC_SWAP_RGB\t\t\t(0x1 << 3)\n#define EXYNOS3250_SRC_SWAP_UV\t\t\t(0x1 << 2)\n#define EXYNOS3250_MODE_Y16_MASK\t\t(0x1 << 1)\n#define EXYNOS3250_MODE_Y16\t\t\t(0x1 << 1)\n#define EXYNOS3250_HALF_EN_MASK\t\t\t(0x1 << 0)\n#define EXYNOS3250_HALF_EN\t\t\t(0x1 << 0)\n\n \n#define EXYNOS3250_JPGCLKCON\t\t\t0x138\n#define EXYNOS3250_CLK_DOWN_READY\t\t(0x1 << 1)\n#define EXYNOS3250_POWER_ON\t\t\t(0x1 << 0)\n\n \n#define EXYNOS3250_JSTART\t\t\t0x13c\n\n \n#define EXYNOS3250_JRSTART\t\t\t0x140\n\n \n#define EXYNOS3250_SW_RESET\t\t\t0x144\n\n \n#define EXYNOS3250_TIMER_SE\t\t\t0x148\n#define EXYNOS3250_TIMER_INT_EN_SHIFT\t\t31\n#define EXYNOS3250_TIMER_INT_EN\t\t\t(1UL << EXYNOS3250_TIMER_INT_EN_SHIFT)\n#define EXYNOS3250_TIMER_INIT_MASK\t\t0x7fffffff\n\n \n#define EXYNOS3250_TIMER_ST\t\t\t0x14c\n#define EXYNOS3250_TIMER_INT_STAT_SHIFT\t\t31\n#define EXYNOS3250_TIMER_INT_STAT\t\t(1UL << EXYNOS3250_TIMER_INT_STAT_SHIFT)\n#define EXYNOS3250_TIMER_CNT_SHIFT\t\t0\n#define EXYNOS3250_TIMER_CNT_MASK\t\t0x7fffffff\n\n \n#define EXYNOS3250_COMSTAT\t\t\t0x150\n#define EXYNOS3250_CUR_PROC_MODE\t\t(0x1 << 1)\n#define EXYNOS3250_CUR_COM_MODE\t\t\t(0x1 << 0)\n\n \n#define EXYNOS3250_OUTFORM\t\t\t0x154\n#define EXYNOS3250_OUT_ALPHA_MASK\t\t(0xff << 24)\n#define EXYNOS3250_OUT_TILE_EN\t\t\t(0x1 << 10)\n#define EXYNOS3250_OUT_NV_MASK\t\t\t(0x1 << 9)\n#define EXYNOS3250_OUT_NV12\t\t\t(0x0 << 9)\n#define EXYNOS3250_OUT_NV21\t\t\t(0x1 << 9)\n#define EXYNOS3250_OUT_BIG_ENDIAN_MASK\t\t(0x1 << 8)\n#define EXYNOS3250_OUT_BIG_ENDIAN\t\t(0x1 << 8)\n#define EXYNOS3250_OUT_SWAP_RGB\t\t\t(0x1 << 7)\n#define EXYNOS3250_OUT_SWAP_UV\t\t\t(0x1 << 6)\n#define EXYNOS3250_OUT_FMT_MASK\t\t\t(0x7 << 0)\n#define EXYNOS3250_OUT_FMT_420_2P\t\t(0x0 << 0)\n#define EXYNOS3250_OUT_FMT_422_1P_LUM_CHR\t(0x1 << 0)\n#define EXYNOS3250_OUT_FMT_422_1P_CHR_LUM\t(0x3 << 0)\n#define EXYNOS3250_OUT_FMT_420_3P\t\t(0x4 << 0)\n#define EXYNOS3250_OUT_FMT_RGB565\t\t(0x5 << 0)\n#define EXYNOS3250_OUT_FMT_ARGB8888\t\t(0x6 << 0)\n\n \n#define EXYNOS3250_DEC_STREAM_SIZE\t\t0x158\n#define EXYNOS3250_DEC_STREAM_MASK\t\t0x1fffffff\n\n \n#define EXYNOS3250_ENC_STREAM_BOUND\t\t0x15c\n#define EXYNOS3250_ENC_STREAM_BOUND_MASK\t0xffffc0\n\n \n#define EXYNOS3250_DEC_SCALING_RATIO\t\t0x160\n#define EXYNOS3250_DEC_SCALE_FACTOR_MASK\t0x3\n#define EXYNOS3250_DEC_SCALE_FACTOR_8_8\t\t0x0\n#define EXYNOS3250_DEC_SCALE_FACTOR_4_8\t\t0x1\n#define EXYNOS3250_DEC_SCALE_FACTOR_2_8\t\t0x2\n#define EXYNOS3250_DEC_SCALE_FACTOR_1_8\t\t0x3\n\n \n#define EXYNOS3250_CRC_RESULT\t\t\t0x164\n\n \n#define EXYNOS3250_DMA_OPER_STATUS\t\t0x168\n#define EXYNOS3250_WDMA_OPER_STATUS\t\t(0x1 << 1)\n#define EXYNOS3250_RDMA_OPER_STATUS\t\t(0x1 << 0)\n\n \n#define EXYNOS3250_DMA_ISSUE_NUM\t\t0x16c\n#define EXYNOS3250_WDMA_ISSUE_NUM_SHIFT\t\t16\n#define EXYNOS3250_WDMA_ISSUE_NUM_MASK\t\t(0x7 << EXYNOS3250_WDMA_ISSUE_NUM_SHIFT)\n#define EXYNOS3250_RDMA_ISSUE_NUM_SHIFT\t\t8\n#define EXYNOS3250_RDMA_ISSUE_NUM_MASK\t\t(0x7 << EXYNOS3250_RDMA_ISSUE_NUM_SHIFT)\n#define EXYNOS3250_ISSUE_GATHER_NUM_SHIFT\t0\n#define EXYNOS3250_ISSUE_GATHER_NUM_MASK\t(0x7 << EXYNOS3250_ISSUE_GATHER_NUM_SHIFT)\n#define EXYNOS3250_DMA_MO_COUNT\t\t\t0x7\n\n \n#define EXYNOS3250_VERSION\t\t\t0x1fc\n\n \n#define EXYNOS3250_JPEG_ENC_COEF1\t\t0x01352e1e\n#define EXYNOS3250_JPEG_ENC_COEF2\t\t0x00b0ae83\n#define EXYNOS3250_JPEG_ENC_COEF3\t\t0x020cdc13\n\n#define EXYNOS3250_JPEG_DEC_COEF1\t\t0x04a80199\n#define EXYNOS3250_JPEG_DEC_COEF2\t\t0x04a9a064\n#define EXYNOS3250_JPEG_DEC_COEF3\t\t0x04a80102\n\n#endif  \n\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}