Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Thu Jul 24 11:51:58 2025
| Host         : min running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file stop_watch_top_timing_summary_routed.rpt -pb stop_watch_top_timing_summary_routed.pb -rpx stop_watch_top_timing_summary_routed.rpx -warn_on_violation
| Design       : stop_watch_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    20          
TIMING-18  Warning           Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (20)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (56)
5. checking no_input_delay (3)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (20)
-------------------------
 There are 18 register/latch pins with no clock driven by root clock pin: u1/clk_10Hz_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u5/clk_2KHz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (56)
-------------------------------------------------
 There are 56 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.305        0.000                      0                  110        0.235        0.000                      0                  110        4.500        0.000                       0                    81  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.305        0.000                      0                  110        0.235        0.000                      0                  110        4.500        0.000                       0                    81  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.305ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.235ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.305ns  (required time - arrival time)
  Source:                 u1/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.717ns  (logic 2.106ns (56.656%)  route 1.611ns (43.344%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.620     5.141    u1/clk_IBUF_BUFG
    SLICE_X65Y26         FDCE                                         r  u1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDCE (Prop_fdce_C_Q)         0.419     5.560 r  u1/count_reg[3]/Q
                         net (fo=2, routed)           0.754     6.314    u1/count[3]
    SLICE_X64Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.677     6.991 r  u1/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.991    u1/count_reg[4]_i_2_n_0
    SLICE_X64Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.108 r  u1/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.108    u1/count_reg[8]_i_2_n_0
    SLICE_X64Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.225 r  u1/count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.225    u1/count_reg[12]_i_2_n_0
    SLICE_X64Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.342 r  u1/count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.342    u1/count_reg[16]_i_2_n_0
    SLICE_X64Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.459 r  u1/count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.459    u1/count_reg[20]_i_2_n_0
    SLICE_X64Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.678 r  u1/count_reg[23]_i_3/O[0]
                         net (fo=1, routed)           0.857     8.535    u1/data0[21]
    SLICE_X65Y31         LUT2 (Prop_lut2_I1_O)        0.323     8.858 r  u1/count[21]_i_1/O
                         net (fo=1, routed)           0.000     8.858    u1/count_0[21]
    SLICE_X65Y31         FDCE                                         r  u1/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.509    14.850    u1/clk_IBUF_BUFG
    SLICE_X65Y31         FDCE                                         r  u1/count_reg[21]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X65Y31         FDCE (Setup_fdce_C_D)        0.075    15.164    u1/count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.164    
                         arrival time                          -8.858    
  -------------------------------------------------------------------
                         slack                                  6.305    

Slack (MET) :             6.341ns  (required time - arrival time)
  Source:                 u1/count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.628ns  (logic 0.963ns (26.542%)  route 2.665ns (73.458%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.625     5.146    u1/clk_IBUF_BUFG
    SLICE_X65Y29         FDCE                                         r  u1/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDCE (Prop_fdce_C_Q)         0.419     5.565 f  u1/count_reg[16]/Q
                         net (fo=2, routed)           0.818     6.383    u1/count[16]
    SLICE_X65Y30         LUT4 (Prop_lut4_I1_O)        0.296     6.679 r  u1/count[23]_i_4/O
                         net (fo=1, routed)           1.005     7.684    u1/count[23]_i_4_n_0
    SLICE_X65Y29         LUT6 (Prop_lut6_I0_O)        0.124     7.808 r  u1/count[23]_i_2/O
                         net (fo=24, routed)          0.842     8.650    u1/count[23]_i_2_n_0
    SLICE_X65Y27         LUT2 (Prop_lut2_I0_O)        0.124     8.774 r  u1/count[7]_i_1/O
                         net (fo=1, routed)           0.000     8.774    u1/count_0[7]
    SLICE_X65Y27         FDCE                                         r  u1/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.505    14.846    u1/clk_IBUF_BUFG
    SLICE_X65Y27         FDCE                                         r  u1/count_reg[7]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X65Y27         FDCE (Setup_fdce_C_D)        0.031    15.116    u1/count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                          -8.774    
  -------------------------------------------------------------------
                         slack                                  6.341    

Slack (MET) :             6.346ns  (required time - arrival time)
  Source:                 u1/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.631ns  (logic 2.076ns (57.177%)  route 1.555ns (42.823%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.620     5.141    u1/clk_IBUF_BUFG
    SLICE_X65Y26         FDCE                                         r  u1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDCE (Prop_fdce_C_Q)         0.419     5.560 r  u1/count_reg[3]/Q
                         net (fo=2, routed)           0.754     6.314    u1/count[3]
    SLICE_X64Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.677     6.991 r  u1/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.991    u1/count_reg[4]_i_2_n_0
    SLICE_X64Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.108 r  u1/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.108    u1/count_reg[8]_i_2_n_0
    SLICE_X64Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.225 r  u1/count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.225    u1/count_reg[12]_i_2_n_0
    SLICE_X64Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.342 r  u1/count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.342    u1/count_reg[16]_i_2_n_0
    SLICE_X64Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.665 r  u1/count_reg[20]_i_2/O[1]
                         net (fo=1, routed)           0.801     8.466    u1/data0[18]
    SLICE_X65Y31         LUT2 (Prop_lut2_I1_O)        0.306     8.772 r  u1/count[18]_i_1/O
                         net (fo=1, routed)           0.000     8.772    u1/count_0[18]
    SLICE_X65Y31         FDCE                                         r  u1/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.509    14.850    u1/clk_IBUF_BUFG
    SLICE_X65Y31         FDCE                                         r  u1/count_reg[18]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X65Y31         FDCE (Setup_fdce_C_D)        0.029    15.118    u1/count_reg[18]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                          -8.772    
  -------------------------------------------------------------------
                         slack                                  6.346    

Slack (MET) :             6.348ns  (required time - arrival time)
  Source:                 u1/count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/clk_10Hz_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.619ns  (logic 0.963ns (26.613%)  route 2.656ns (73.387%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.625     5.146    u1/clk_IBUF_BUFG
    SLICE_X65Y29         FDCE                                         r  u1/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDCE (Prop_fdce_C_Q)         0.419     5.565 f  u1/count_reg[16]/Q
                         net (fo=2, routed)           0.818     6.383    u1/count[16]
    SLICE_X65Y30         LUT4 (Prop_lut4_I1_O)        0.296     6.679 r  u1/count[23]_i_4/O
                         net (fo=1, routed)           1.005     7.684    u1/count[23]_i_4_n_0
    SLICE_X65Y29         LUT6 (Prop_lut6_I0_O)        0.124     7.808 r  u1/count[23]_i_2/O
                         net (fo=24, routed)          0.833     8.641    u1/count[23]_i_2_n_0
    SLICE_X65Y26         LUT2 (Prop_lut2_I0_O)        0.124     8.765 r  u1/clk_10Hz_i_1/O
                         net (fo=1, routed)           0.000     8.765    u1/clk_10Hz_i_1_n_0
    SLICE_X65Y26         FDCE                                         r  u1/clk_10Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.504    14.845    u1/clk_IBUF_BUFG
    SLICE_X65Y26         FDCE                                         r  u1/clk_10Hz_reg/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X65Y26         FDCE (Setup_fdce_C_D)        0.029    15.113    u1/clk_10Hz_reg
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                          -8.765    
  -------------------------------------------------------------------
                         slack                                  6.348    

Slack (MET) :             6.390ns  (required time - arrival time)
  Source:                 u1/count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.623ns  (logic 0.958ns (26.441%)  route 2.665ns (73.559%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.625     5.146    u1/clk_IBUF_BUFG
    SLICE_X65Y29         FDCE                                         r  u1/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDCE (Prop_fdce_C_Q)         0.419     5.565 f  u1/count_reg[16]/Q
                         net (fo=2, routed)           0.818     6.383    u1/count[16]
    SLICE_X65Y30         LUT4 (Prop_lut4_I1_O)        0.296     6.679 r  u1/count[23]_i_4/O
                         net (fo=1, routed)           1.005     7.684    u1/count[23]_i_4_n_0
    SLICE_X65Y29         LUT6 (Prop_lut6_I0_O)        0.124     7.808 r  u1/count[23]_i_2/O
                         net (fo=24, routed)          0.842     8.650    u1/count[23]_i_2_n_0
    SLICE_X65Y27         LUT2 (Prop_lut2_I0_O)        0.119     8.769 r  u1/count[8]_i_1/O
                         net (fo=1, routed)           0.000     8.769    u1/count_0[8]
    SLICE_X65Y27         FDCE                                         r  u1/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.505    14.846    u1/clk_IBUF_BUFG
    SLICE_X65Y27         FDCE                                         r  u1/count_reg[8]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X65Y27         FDCE (Setup_fdce_C_D)        0.075    15.160    u1/count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                          -8.769    
  -------------------------------------------------------------------
                         slack                                  6.390    

Slack (MET) :             6.400ns  (required time - arrival time)
  Source:                 u1/count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.613ns  (logic 0.957ns (26.491%)  route 2.656ns (73.509%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.625     5.146    u1/clk_IBUF_BUFG
    SLICE_X65Y29         FDCE                                         r  u1/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDCE (Prop_fdce_C_Q)         0.419     5.565 f  u1/count_reg[16]/Q
                         net (fo=2, routed)           0.818     6.383    u1/count[16]
    SLICE_X65Y30         LUT4 (Prop_lut4_I1_O)        0.296     6.679 r  u1/count[23]_i_4/O
                         net (fo=1, routed)           1.005     7.684    u1/count[23]_i_4_n_0
    SLICE_X65Y29         LUT6 (Prop_lut6_I0_O)        0.124     7.808 r  u1/count[23]_i_2/O
                         net (fo=24, routed)          0.833     8.641    u1/count[23]_i_2_n_0
    SLICE_X65Y26         LUT2 (Prop_lut2_I0_O)        0.118     8.759 r  u1/count[1]_i_1/O
                         net (fo=1, routed)           0.000     8.759    u1/count_0[1]
    SLICE_X65Y26         FDCE                                         r  u1/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.504    14.845    u1/clk_IBUF_BUFG
    SLICE_X65Y26         FDCE                                         r  u1/count_reg[1]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X65Y26         FDCE (Setup_fdce_C_D)        0.075    15.159    u1/count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                          -8.759    
  -------------------------------------------------------------------
                         slack                                  6.400    

Slack (MET) :             6.414ns  (required time - arrival time)
  Source:                 u1/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.562ns  (logic 1.959ns (55.003%)  route 1.603ns (44.997%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.620     5.141    u1/clk_IBUF_BUFG
    SLICE_X65Y26         FDCE                                         r  u1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDCE (Prop_fdce_C_Q)         0.419     5.560 r  u1/count_reg[3]/Q
                         net (fo=2, routed)           0.754     6.314    u1/count[3]
    SLICE_X64Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.677     6.991 r  u1/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.991    u1/count_reg[4]_i_2_n_0
    SLICE_X64Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.108 r  u1/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.108    u1/count_reg[8]_i_2_n_0
    SLICE_X64Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.225 r  u1/count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.225    u1/count_reg[12]_i_2_n_0
    SLICE_X64Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.548 r  u1/count_reg[16]_i_2/O[1]
                         net (fo=1, routed)           0.849     8.397    u1/data0[14]
    SLICE_X65Y29         LUT2 (Prop_lut2_I1_O)        0.306     8.703 r  u1/count[14]_i_1/O
                         net (fo=1, routed)           0.000     8.703    u1/count_0[14]
    SLICE_X65Y29         FDCE                                         r  u1/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.508    14.849    u1/clk_IBUF_BUFG
    SLICE_X65Y29         FDCE                                         r  u1/count_reg[14]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X65Y29         FDCE (Setup_fdce_C_D)        0.029    15.117    u1/count_reg[14]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                          -8.703    
  -------------------------------------------------------------------
                         slack                                  6.414    

Slack (MET) :             6.444ns  (required time - arrival time)
  Source:                 u1/count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.530ns  (logic 0.963ns (27.283%)  route 2.567ns (72.717%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.625     5.146    u1/clk_IBUF_BUFG
    SLICE_X65Y29         FDCE                                         r  u1/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDCE (Prop_fdce_C_Q)         0.419     5.565 f  u1/count_reg[16]/Q
                         net (fo=2, routed)           0.818     6.383    u1/count[16]
    SLICE_X65Y30         LUT4 (Prop_lut4_I1_O)        0.296     6.679 r  u1/count[23]_i_4/O
                         net (fo=1, routed)           1.005     7.684    u1/count[23]_i_4_n_0
    SLICE_X65Y29         LUT6 (Prop_lut6_I0_O)        0.124     7.808 r  u1/count[23]_i_2/O
                         net (fo=24, routed)          0.744     8.552    u1/count[23]_i_2_n_0
    SLICE_X65Y31         LUT2 (Prop_lut2_I0_O)        0.124     8.676 r  u1/count[22]_i_1/O
                         net (fo=1, routed)           0.000     8.676    u1/count_0[22]
    SLICE_X65Y31         FDCE                                         r  u1/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.509    14.850    u1/clk_IBUF_BUFG
    SLICE_X65Y31         FDCE                                         r  u1/count_reg[22]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X65Y31         FDCE (Setup_fdce_C_D)        0.031    15.120    u1/count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                          -8.676    
  -------------------------------------------------------------------
                         slack                                  6.444    

Slack (MET) :             6.449ns  (required time - arrival time)
  Source:                 u1/count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.520ns  (logic 0.963ns (27.359%)  route 2.557ns (72.641%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.625     5.146    u1/clk_IBUF_BUFG
    SLICE_X65Y29         FDCE                                         r  u1/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDCE (Prop_fdce_C_Q)         0.419     5.565 f  u1/count_reg[16]/Q
                         net (fo=2, routed)           0.818     6.383    u1/count[16]
    SLICE_X65Y30         LUT4 (Prop_lut4_I1_O)        0.296     6.679 r  u1/count[23]_i_4/O
                         net (fo=1, routed)           1.005     7.684    u1/count[23]_i_4_n_0
    SLICE_X65Y29         LUT6 (Prop_lut6_I0_O)        0.124     7.808 r  u1/count[23]_i_2/O
                         net (fo=24, routed)          0.734     8.542    u1/count[23]_i_2_n_0
    SLICE_X65Y26         LUT2 (Prop_lut2_I0_O)        0.124     8.666 r  u1/count[2]_i_1/O
                         net (fo=1, routed)           0.000     8.666    u1/count_0[2]
    SLICE_X65Y26         FDCE                                         r  u1/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.504    14.845    u1/clk_IBUF_BUFG
    SLICE_X65Y26         FDCE                                         r  u1/count_reg[2]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X65Y26         FDCE (Setup_fdce_C_D)        0.031    15.115    u1/count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                          -8.666    
  -------------------------------------------------------------------
                         slack                                  6.449    

Slack (MET) :             6.462ns  (required time - arrival time)
  Source:                 u1/count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.556ns  (logic 0.989ns (27.815%)  route 2.567ns (72.185%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.625     5.146    u1/clk_IBUF_BUFG
    SLICE_X65Y29         FDCE                                         r  u1/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDCE (Prop_fdce_C_Q)         0.419     5.565 f  u1/count_reg[16]/Q
                         net (fo=2, routed)           0.818     6.383    u1/count[16]
    SLICE_X65Y30         LUT4 (Prop_lut4_I1_O)        0.296     6.679 r  u1/count[23]_i_4/O
                         net (fo=1, routed)           1.005     7.684    u1/count[23]_i_4_n_0
    SLICE_X65Y29         LUT6 (Prop_lut6_I0_O)        0.124     7.808 r  u1/count[23]_i_2/O
                         net (fo=24, routed)          0.744     8.552    u1/count[23]_i_2_n_0
    SLICE_X65Y31         LUT2 (Prop_lut2_I0_O)        0.150     8.702 r  u1/count[23]_i_1/O
                         net (fo=1, routed)           0.000     8.702    u1/count_0[23]
    SLICE_X65Y31         FDCE                                         r  u1/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.509    14.850    u1/clk_IBUF_BUFG
    SLICE_X65Y31         FDCE                                         r  u1/count_reg[23]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X65Y31         FDCE (Setup_fdce_C_D)        0.075    15.164    u1/count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.164    
                         arrival time                          -8.702    
  -------------------------------------------------------------------
                         slack                                  6.462    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 u3/btn_sync_0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/btn_sync_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.585     1.468    u3/clk_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  u3/btn_sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.128     1.596 r  u3/btn_sync_0_reg/Q
                         net (fo=1, routed)           0.119     1.716    u3/btn_sync_0_reg_n_0
    SLICE_X62Y22         FDRE                                         r  u3/btn_sync_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.853     1.980    u3/clk_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  u3/btn_sync_1_reg/C
                         clock pessimism             -0.512     1.468    
    SLICE_X62Y22         FDRE (Hold_fdre_C_D)         0.012     1.480    u3/btn_sync_1_reg
  -------------------------------------------------------------------
                         required time                         -1.480    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u2/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.585     1.468    u2/clk_IBUF_BUFG
    SLICE_X65Y21         FDRE                                         r  u2/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  u2/count_reg[11]/Q
                         net (fo=2, routed)           0.119     1.728    u2/count_reg[11]
    SLICE_X65Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.836 r  u2/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.836    u2/count_reg[8]_i_1_n_4
    SLICE_X65Y21         FDRE                                         r  u2/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.854     1.981    u2/clk_IBUF_BUFG
    SLICE_X65Y21         FDRE                                         r  u2/count_reg[11]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X65Y21         FDRE (Hold_fdre_C_D)         0.105     1.573    u2/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u2/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.585     1.468    u2/clk_IBUF_BUFG
    SLICE_X65Y22         FDRE                                         r  u2/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  u2/count_reg[15]/Q
                         net (fo=2, routed)           0.119     1.728    u2/count_reg[15]
    SLICE_X65Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.836 r  u2/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.836    u2/count_reg[12]_i_1_n_4
    SLICE_X65Y22         FDRE                                         r  u2/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.853     1.980    u2/clk_IBUF_BUFG
    SLICE_X65Y22         FDRE                                         r  u2/count_reg[15]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X65Y22         FDRE (Hold_fdre_C_D)         0.105     1.573    u2/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u2/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.587     1.470    u2/clk_IBUF_BUFG
    SLICE_X65Y19         FDRE                                         r  u2/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  u2/count_reg[3]/Q
                         net (fo=2, routed)           0.119     1.730    u2/count_reg[3]
    SLICE_X65Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.838 r  u2/count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.838    u2/count_reg[0]_i_2_n_4
    SLICE_X65Y19         FDRE                                         r  u2/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.856     1.983    u2/clk_IBUF_BUFG
    SLICE_X65Y19         FDRE                                         r  u2/count_reg[3]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X65Y19         FDRE (Hold_fdre_C_D)         0.105     1.575    u2/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u3/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.582     1.465    u3/clk_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  u3/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  u3/count_reg[11]/Q
                         net (fo=2, routed)           0.119     1.725    u3/count_reg[11]
    SLICE_X63Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.833 r  u3/count_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.833    u3/count_reg[8]_i_1__0_n_4
    SLICE_X63Y25         FDRE                                         r  u3/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.850     1.977    u3/clk_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  u3/count_reg[11]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X63Y25         FDRE (Hold_fdre_C_D)         0.105     1.570    u3/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u3/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.583     1.466    u3/clk_IBUF_BUFG
    SLICE_X63Y26         FDRE                                         r  u3/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  u3/count_reg[15]/Q
                         net (fo=2, routed)           0.119     1.726    u3/count_reg[15]
    SLICE_X63Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  u3/count_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.834    u3/count_reg[12]_i_1__0_n_4
    SLICE_X63Y26         FDRE                                         r  u3/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.851     1.978    u3/clk_IBUF_BUFG
    SLICE_X63Y26         FDRE                                         r  u3/count_reg[15]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X63Y26         FDRE (Hold_fdre_C_D)         0.105     1.571    u3/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u3/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.583     1.466    u3/clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  u3/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  u3/count_reg[3]/Q
                         net (fo=2, routed)           0.119     1.726    u3/count_reg[3]
    SLICE_X63Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  u3/count_reg[0]_i_2__0/O[3]
                         net (fo=1, routed)           0.000     1.834    u3/count_reg[0]_i_2__0_n_4
    SLICE_X63Y23         FDRE                                         r  u3/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.851     1.978    u3/clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  u3/count_reg[3]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X63Y23         FDRE (Hold_fdre_C_D)         0.105     1.571    u3/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u2/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.586     1.469    u2/clk_IBUF_BUFG
    SLICE_X65Y20         FDRE                                         r  u2/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  u2/count_reg[7]/Q
                         net (fo=2, routed)           0.119     1.729    u2/count_reg[7]
    SLICE_X65Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.837 r  u2/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.837    u2/count_reg[4]_i_1_n_4
    SLICE_X65Y20         FDRE                                         r  u2/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.855     1.982    u2/clk_IBUF_BUFG
    SLICE_X65Y20         FDRE                                         r  u2/count_reg[7]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X65Y20         FDRE (Hold_fdre_C_D)         0.105     1.574    u2/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u5/clk_2KHz_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u5/clk_2KHz_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.553     1.436    u5/clk_IBUF_BUFG
    SLICE_X55Y25         FDCE                                         r  u5/clk_2KHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y25         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  u5/clk_2KHz_reg/Q
                         net (fo=3, routed)           0.168     1.745    u5/CLK
    SLICE_X55Y25         LUT5 (Prop_lut5_I4_O)        0.045     1.790 r  u5/clk_2KHz_i_1/O
                         net (fo=1, routed)           0.000     1.790    u5/clk_2KHz_i_1_n_0
    SLICE_X55Y25         FDCE                                         r  u5/clk_2KHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.821     1.948    u5/clk_IBUF_BUFG
    SLICE_X55Y25         FDCE                                         r  u5/clk_2KHz_reg/C
                         clock pessimism             -0.512     1.436    
    SLICE_X55Y25         FDCE (Hold_fdce_C_D)         0.091     1.527    u5/clk_2KHz_reg
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u3/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.582     1.465    u3/clk_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  u3/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  u3/count_reg[7]/Q
                         net (fo=2, routed)           0.120     1.726    u3/count_reg[7]
    SLICE_X63Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  u3/count_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.834    u3/count_reg[4]_i_1__0_n_4
    SLICE_X63Y24         FDRE                                         r  u3/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.850     1.977    u3/clk_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  u3/count_reg[7]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X63Y24         FDRE (Hold_fdre_C_D)         0.105     1.570    u3/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y26   u1/clk_10Hz_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y26   u1/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y28   u1/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y28   u1/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y28   u1/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y28   u1/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y29   u1/count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y29   u1/count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y29   u1/count_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y26   u1/clk_10Hz_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y26   u1/clk_10Hz_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   u1/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   u1/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y28   u1/count_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y28   u1/count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y28   u1/count_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y28   u1/count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y28   u1/count_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y28   u1/count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y26   u1/clk_10Hz_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y26   u1/clk_10Hz_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   u1/count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   u1/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y28   u1/count_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y28   u1/count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y28   u1/count_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y28   u1/count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y28   u1/count_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y28   u1/count_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            67 Endpoints
Min Delay            67 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u4/sec_tens_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.409ns  (logic 4.576ns (54.421%)  route 3.833ns (45.579%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDCE                         0.000     0.000 r  u4/sec_tens_reg[3]/C
    SLICE_X62Y25         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  u4/sec_tens_reg[3]/Q
                         net (fo=4, routed)           1.110     1.529    u4/sec_tens[3]
    SLICE_X61Y24         LUT6 (Prop_lut6_I0_O)        0.296     1.825 r  u4/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.841     2.665    u4/sel0[3]
    SLICE_X61Y23         LUT4 (Prop_lut4_I0_O)        0.149     2.814 r  u4/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.882     4.697    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.712     8.409 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.409    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/sec_tens_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.393ns  (logic 4.370ns (52.075%)  route 4.022ns (47.925%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDCE                         0.000     0.000 r  u4/sec_tens_reg[3]/C
    SLICE_X62Y25         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  u4/sec_tens_reg[3]/Q
                         net (fo=4, routed)           1.110     1.529    u4/sec_tens[3]
    SLICE_X61Y24         LUT6 (Prop_lut6_I0_O)        0.296     1.825 r  u4/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.844     2.668    u4/sel0[3]
    SLICE_X62Y23         LUT4 (Prop_lut4_I0_O)        0.124     2.792 r  u4/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.069     4.861    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     8.393 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.393    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/sec_tens_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.384ns  (logic 4.608ns (54.956%)  route 3.777ns (45.044%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDCE                         0.000     0.000 r  u4/sec_tens_reg[3]/C
    SLICE_X62Y25         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  u4/sec_tens_reg[3]/Q
                         net (fo=4, routed)           1.110     1.529    u4/sec_tens[3]
    SLICE_X61Y24         LUT6 (Prop_lut6_I0_O)        0.296     1.825 r  u4/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.836     2.660    u4/sel0[3]
    SLICE_X61Y23         LUT4 (Prop_lut4_I0_O)        0.154     2.814 r  u4/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.831     4.646    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.739     8.384 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.384    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u6/scan_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.358ns  (logic 4.469ns (53.471%)  route 3.889ns (46.529%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE                         0.000     0.000 r  u6/scan_count_reg[0]/C
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u6/scan_count_reg[0]/Q
                         net (fo=10, routed)          1.068     1.524    u4/Q[0]
    SLICE_X61Y24         LUT6 (Prop_lut6_I4_O)        0.124     1.648 r  u4/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.014     2.662    u4/sel0[2]
    SLICE_X61Y23         LUT4 (Prop_lut4_I1_O)        0.152     2.814 r  u4/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.807     4.621    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.737     8.358 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.358    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/sec_tens_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.307ns  (logic 4.359ns (52.469%)  route 3.949ns (47.531%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDCE                         0.000     0.000 r  u4/sec_tens_reg[3]/C
    SLICE_X62Y25         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  u4/sec_tens_reg[3]/Q
                         net (fo=4, routed)           1.110     1.529    u4/sec_tens[3]
    SLICE_X61Y24         LUT6 (Prop_lut6_I0_O)        0.296     1.825 r  u4/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.841     2.665    u4/sel0[3]
    SLICE_X61Y23         LUT4 (Prop_lut4_I0_O)        0.124     2.789 r  u4/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.998     4.788    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     8.307 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.307    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/sec_tens_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.138ns  (logic 4.374ns (53.748%)  route 3.764ns (46.252%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDCE                         0.000     0.000 r  u4/sec_tens_reg[3]/C
    SLICE_X62Y25         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  u4/sec_tens_reg[3]/Q
                         net (fo=4, routed)           1.110     1.529    u4/sec_tens[3]
    SLICE_X61Y24         LUT6 (Prop_lut6_I0_O)        0.296     1.825 r  u4/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.836     2.660    u4/sel0[3]
    SLICE_X61Y23         LUT4 (Prop_lut4_I0_O)        0.124     2.784 r  u4/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.819     4.603    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     8.138 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.138    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u6/scan_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.982ns  (logic 4.215ns (52.802%)  route 3.767ns (47.198%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE                         0.000     0.000 r  u6/scan_count_reg[0]/C
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u6/scan_count_reg[0]/Q
                         net (fo=10, routed)          1.068     1.524    u4/Q[0]
    SLICE_X61Y24         LUT6 (Prop_lut6_I4_O)        0.124     1.648 r  u4/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.014     2.662    u4/sel0[2]
    SLICE_X61Y23         LUT4 (Prop_lut4_I1_O)        0.124     2.786 r  u4/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.685     4.471    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     7.982 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.982    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u6/scan_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.370ns  (logic 4.451ns (60.393%)  route 2.919ns (39.607%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE                         0.000     0.000 r  u6/scan_count_reg[1]/C
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  u6/scan_count_reg[1]/Q
                         net (fo=9, routed)           1.053     1.472    u6/Q[1]
    SLICE_X62Y26         LUT2 (Prop_lut2_I0_O)        0.327     1.799 r  u6/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.866     3.665    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705     7.370 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.370    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u6/scan_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.092ns  (logic 4.217ns (59.459%)  route 2.875ns (40.541%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE                         0.000     0.000 r  u6/scan_count_reg[1]/C
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  u6/scan_count_reg[1]/Q
                         net (fo=9, routed)           1.053     1.472    u6/Q[1]
    SLICE_X62Y26         LUT2 (Prop_lut2_I0_O)        0.299     1.771 r  u6/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.822     3.593    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     7.092 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.092    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u6/scan_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.919ns  (logic 4.462ns (64.498%)  route 2.456ns (35.502%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE                         0.000     0.000 r  u6/scan_count_reg[1]/C
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  u6/scan_count_reg[1]/Q
                         net (fo=9, routed)           0.641     1.060    u6/Q[1]
    SLICE_X62Y26         LUT2 (Prop_lut2_I0_O)        0.325     1.385 r  u6/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.815     3.200    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.718     6.919 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.919    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u4/FSM_sequential_current_state_reg[1]_inv/C
                            (rising edge-triggered cell FDPE)
  Destination:            u4/sec_ones_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.164ns (53.169%)  route 0.144ns (46.831%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDPE                         0.000     0.000 r  u4/FSM_sequential_current_state_reg[1]_inv/C
    SLICE_X64Y24         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  u4/FSM_sequential_current_state_reg[1]_inv/Q
                         net (fo=9, routed)           0.144     0.308    u4/sec_ones0
    SLICE_X62Y24         FDCE                                         r  u4/sec_ones_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/FSM_sequential_current_state_reg[1]_inv/C
                            (rising edge-triggered cell FDPE)
  Destination:            u4/sec_ones_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.164ns (53.169%)  route 0.144ns (46.831%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDPE                         0.000     0.000 r  u4/FSM_sequential_current_state_reg[1]_inv/C
    SLICE_X64Y24         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  u4/FSM_sequential_current_state_reg[1]_inv/Q
                         net (fo=9, routed)           0.144     0.308    u4/sec_ones0
    SLICE_X62Y24         FDCE                                         r  u4/sec_ones_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/FSM_sequential_current_state_reg[1]_inv/C
                            (rising edge-triggered cell FDPE)
  Destination:            u4/sec_ones_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.164ns (53.169%)  route 0.144ns (46.831%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDPE                         0.000     0.000 r  u4/FSM_sequential_current_state_reg[1]_inv/C
    SLICE_X64Y24         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  u4/FSM_sequential_current_state_reg[1]_inv/Q
                         net (fo=9, routed)           0.144     0.308    u4/sec_ones0
    SLICE_X62Y24         FDCE                                         r  u4/sec_ones_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/FSM_sequential_current_state_reg[1]_inv/C
                            (rising edge-triggered cell FDPE)
  Destination:            u4/sec_ones_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.164ns (53.169%)  route 0.144ns (46.831%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDPE                         0.000     0.000 r  u4/FSM_sequential_current_state_reg[1]_inv/C
    SLICE_X64Y24         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  u4/FSM_sequential_current_state_reg[1]_inv/Q
                         net (fo=9, routed)           0.144     0.308    u4/sec_ones0
    SLICE_X62Y24         FDCE                                         r  u4/sec_ones_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/min_ones_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u4/min_ones_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.209ns (64.017%)  route 0.117ns (35.983%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE                         0.000     0.000 r  u4/min_ones_reg[0]/C
    SLICE_X60Y23         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  u4/min_ones_reg[0]/Q
                         net (fo=6, routed)           0.117     0.281    u4/min_ones[0]
    SLICE_X61Y23         LUT5 (Prop_lut5_I3_O)        0.045     0.326 r  u4/min_ones[1]_i_1/O
                         net (fo=1, routed)           0.000     0.326    u4/min_ones[1]_i_1_n_0
    SLICE_X61Y23         FDCE                                         r  u4/min_ones_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/min_ones_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u4/min_ones_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.212ns (64.344%)  route 0.117ns (35.656%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE                         0.000     0.000 r  u4/min_ones_reg[0]/C
    SLICE_X60Y23         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  u4/min_ones_reg[0]/Q
                         net (fo=6, routed)           0.117     0.281    u4/min_ones[0]
    SLICE_X61Y23         LUT5 (Prop_lut5_I3_O)        0.048     0.329 r  u4/min_ones[3]_i_2/O
                         net (fo=1, routed)           0.000     0.329    u4/min_ones[3]_i_2_n_0
    SLICE_X61Y23         FDCE                                         r  u4/min_ones_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u6/scan_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u6/scan_count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE                         0.000     0.000 r  u6/scan_count_reg[0]/C
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u6/scan_count_reg[0]/Q
                         net (fo=10, routed)          0.180     0.321    u6/Q[0]
    SLICE_X61Y25         LUT2 (Prop_lut2_I0_O)        0.042     0.363 r  u6/scan_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.363    u6/scan_count[1]_i_1_n_0
    SLICE_X61Y25         FDCE                                         r  u6/scan_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u6/scan_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u6/scan_count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE                         0.000     0.000 r  u6/scan_count_reg[0]/C
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  u6/scan_count_reg[0]/Q
                         net (fo=10, routed)          0.180     0.321    u6/Q[0]
    SLICE_X61Y25         LUT1 (Prop_lut1_I0_O)        0.045     0.366 r  u6/scan_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.366    u6/scan_count[0]_i_1_n_0
    SLICE_X61Y25         FDCE                                         r  u6/scan_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/min_ones_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u4/min_ones_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE                         0.000     0.000 r  u4/min_ones_reg[2]/C
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u4/min_ones_reg[2]/Q
                         net (fo=5, routed)           0.185     0.326    u4/min_ones[2]
    SLICE_X62Y23         LUT4 (Prop_lut4_I0_O)        0.042     0.368 r  u4/min_ones[2]_i_1/O
                         net (fo=1, routed)           0.000     0.368    u4/min_ones[2]_i_1_n_0
    SLICE_X62Y23         FDCE                                         r  u4/min_ones_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/sec_tens_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u4/sec_tens_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.184ns (49.875%)  route 0.185ns (50.125%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDCE                         0.000     0.000 r  u4/sec_tens_reg[2]/C
    SLICE_X62Y25         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u4/sec_tens_reg[2]/Q
                         net (fo=5, routed)           0.185     0.326    u4/sec_tens[2]
    SLICE_X62Y25         LUT5 (Prop_lut5_I0_O)        0.043     0.369 r  u4/sec_tens[3]_i_2/O
                         net (fo=1, routed)           0.000     0.369    u4/sec_tens[3]_i_2_n_0
    SLICE_X62Y25         FDCE                                         r  u4/sec_tens_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u3/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/FSM_sequential_current_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.422ns  (logic 0.580ns (40.784%)  route 0.842ns (59.216%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.621     5.142    u3/clk_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  u3/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.456     5.598 f  u3/btn_out_reg/Q
                         net (fo=4, routed)           0.842     6.440    u4/FSM_sequential_current_state_reg[0]_0
    SLICE_X64Y24         LUT4 (Prop_lut4_I1_O)        0.124     6.564 r  u4/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     6.564    u4/next_state[0]
    SLICE_X64Y24         FDCE                                         r  u4/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/FSM_sequential_current_state_reg[1]_inv/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.420ns  (logic 0.580ns (40.841%)  route 0.840ns (59.159%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.621     5.142    u3/clk_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  u3/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  u3/btn_out_reg/Q
                         net (fo=4, routed)           0.840     6.438    u4/FSM_sequential_current_state_reg[0]_0
    SLICE_X64Y24         LUT4 (Prop_lut4_I2_O)        0.124     6.562 r  u4/FSM_sequential_current_state[1]_inv_i_1/O
                         net (fo=1, routed)           0.000     6.562    u4/next_state[1]
    SLICE_X64Y24         FDPE                                         r  u4/FSM_sequential_current_state_reg[1]_inv/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u2/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/FSM_sequential_current_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.438ns  (logic 0.209ns (47.722%)  route 0.229ns (52.278%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.586     1.469    u2/clk_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  u2/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  u2/btn_out_reg/Q
                         net (fo=4, routed)           0.229     1.862    u4/btn_out
    SLICE_X64Y24         LUT4 (Prop_lut4_I3_O)        0.045     1.907 r  u4/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.907    u4/next_state[0]
    SLICE_X64Y24         FDCE                                         r  u4/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/FSM_sequential_current_state_reg[1]_inv/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.209ns (47.290%)  route 0.233ns (52.710%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.586     1.469    u2/clk_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  u2/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  u2/btn_out_reg/Q
                         net (fo=4, routed)           0.233     1.866    u4/btn_out
    SLICE_X64Y24         LUT4 (Prop_lut4_I3_O)        0.045     1.911 r  u4/FSM_sequential_current_state[1]_inv_i_1/O
                         net (fo=1, routed)           0.000     1.911    u4/next_state[1]
    SLICE_X64Y24         FDPE                                         r  u4/FSM_sequential_current_state_reg[1]_inv/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            u1/count_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.350ns  (logic 1.441ns (22.699%)  route 4.908ns (77.301%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=62, routed)          4.908     6.350    u1/AR[0]
    SLICE_X65Y30         FDCE                                         f  u1/count_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.508     4.849    u1/clk_IBUF_BUFG
    SLICE_X65Y30         FDCE                                         r  u1/count_reg[19]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            u1/count_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.350ns  (logic 1.441ns (22.699%)  route 4.908ns (77.301%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=62, routed)          4.908     6.350    u1/AR[0]
    SLICE_X65Y30         FDCE                                         f  u1/count_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.508     4.849    u1/clk_IBUF_BUFG
    SLICE_X65Y30         FDCE                                         r  u1/count_reg[20]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            u1/count_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.192ns  (logic 1.441ns (23.276%)  route 4.751ns (76.724%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=62, routed)          4.751     6.192    u1/AR[0]
    SLICE_X65Y31         FDCE                                         f  u1/count_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.509     4.850    u1/clk_IBUF_BUFG
    SLICE_X65Y31         FDCE                                         r  u1/count_reg[18]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            u1/count_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.192ns  (logic 1.441ns (23.276%)  route 4.751ns (76.724%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=62, routed)          4.751     6.192    u1/AR[0]
    SLICE_X65Y31         FDCE                                         f  u1/count_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.509     4.850    u1/clk_IBUF_BUFG
    SLICE_X65Y31         FDCE                                         r  u1/count_reg[21]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            u1/count_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.192ns  (logic 1.441ns (23.276%)  route 4.751ns (76.724%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=62, routed)          4.751     6.192    u1/AR[0]
    SLICE_X65Y31         FDCE                                         f  u1/count_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.509     4.850    u1/clk_IBUF_BUFG
    SLICE_X65Y31         FDCE                                         r  u1/count_reg[22]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            u1/count_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.192ns  (logic 1.441ns (23.276%)  route 4.751ns (76.724%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=62, routed)          4.751     6.192    u1/AR[0]
    SLICE_X65Y31         FDCE                                         f  u1/count_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.509     4.850    u1/clk_IBUF_BUFG
    SLICE_X65Y31         FDCE                                         r  u1/count_reg[23]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            u1/count_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.059ns  (logic 1.441ns (23.787%)  route 4.618ns (76.213%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=62, routed)          4.618     6.059    u1/AR[0]
    SLICE_X65Y29         FDCE                                         f  u1/count_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.508     4.849    u1/clk_IBUF_BUFG
    SLICE_X65Y29         FDCE                                         r  u1/count_reg[14]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            u1/count_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.059ns  (logic 1.441ns (23.787%)  route 4.618ns (76.213%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=62, routed)          4.618     6.059    u1/AR[0]
    SLICE_X65Y29         FDCE                                         f  u1/count_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.508     4.849    u1/clk_IBUF_BUFG
    SLICE_X65Y29         FDCE                                         r  u1/count_reg[15]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            u1/count_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.059ns  (logic 1.441ns (23.787%)  route 4.618ns (76.213%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=62, routed)          4.618     6.059    u1/AR[0]
    SLICE_X65Y29         FDCE                                         f  u1/count_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.508     4.849    u1/clk_IBUF_BUFG
    SLICE_X65Y29         FDCE                                         r  u1/count_reg[16]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            u1/count_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.059ns  (logic 1.441ns (23.787%)  route 4.618ns (76.213%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=62, routed)          4.618     6.059    u1/AR[0]
    SLICE_X65Y29         FDCE                                         f  u1/count_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.508     4.849    u1/clk_IBUF_BUFG
    SLICE_X65Y29         FDCE                                         r  u1/count_reg[17]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            u5/count_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.476ns  (logic 0.210ns (14.191%)  route 1.267ns (85.809%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=62, routed)          1.267     1.476    u5/AR[0]
    SLICE_X55Y22         FDCE                                         f  u5/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.824     1.951    u5/clk_IBUF_BUFG
    SLICE_X55Y22         FDCE                                         r  u5/count_reg[4]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            u5/count_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.540ns  (logic 0.210ns (13.607%)  route 1.330ns (86.393%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=62, routed)          1.330     1.540    u5/AR[0]
    SLICE_X55Y23         FDCE                                         f  u5/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.822     1.949    u5/clk_IBUF_BUFG
    SLICE_X55Y23         FDCE                                         r  u5/count_reg[8]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            u5/count_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.598ns  (logic 0.210ns (13.113%)  route 1.388ns (86.887%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=62, routed)          1.388     1.598    u5/AR[0]
    SLICE_X56Y22         FDCE                                         f  u5/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.824     1.951    u5/clk_IBUF_BUFG
    SLICE_X56Y22         FDCE                                         r  u5/count_reg[0]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            u5/count_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.598ns  (logic 0.210ns (13.113%)  route 1.388ns (86.887%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=62, routed)          1.388     1.598    u5/AR[0]
    SLICE_X56Y22         FDCE                                         f  u5/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.824     1.951    u5/clk_IBUF_BUFG
    SLICE_X56Y22         FDCE                                         r  u5/count_reg[1]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            u5/count_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.598ns  (logic 0.210ns (13.113%)  route 1.388ns (86.887%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=62, routed)          1.388     1.598    u5/AR[0]
    SLICE_X56Y22         FDCE                                         f  u5/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.824     1.951    u5/clk_IBUF_BUFG
    SLICE_X56Y22         FDCE                                         r  u5/count_reg[2]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            u5/count_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.598ns  (logic 0.210ns (13.113%)  route 1.388ns (86.887%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=62, routed)          1.388     1.598    u5/AR[0]
    SLICE_X56Y22         FDCE                                         f  u5/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.824     1.951    u5/clk_IBUF_BUFG
    SLICE_X56Y22         FDCE                                         r  u5/count_reg[3]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            u5/count_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.599ns  (logic 0.210ns (13.103%)  route 1.390ns (86.897%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=62, routed)          1.390     1.599    u5/AR[0]
    SLICE_X56Y24         FDCE                                         f  u5/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.821     1.948    u5/clk_IBUF_BUFG
    SLICE_X56Y24         FDCE                                         r  u5/count_reg[10]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            u5/count_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.599ns  (logic 0.210ns (13.103%)  route 1.390ns (86.897%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=62, routed)          1.390     1.599    u5/AR[0]
    SLICE_X56Y24         FDCE                                         f  u5/count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.821     1.948    u5/clk_IBUF_BUFG
    SLICE_X56Y24         FDCE                                         r  u5/count_reg[11]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            u5/count_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.599ns  (logic 0.210ns (13.103%)  route 1.390ns (86.897%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=62, routed)          1.390     1.599    u5/AR[0]
    SLICE_X56Y24         FDCE                                         f  u5/count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.821     1.948    u5/clk_IBUF_BUFG
    SLICE_X56Y24         FDCE                                         r  u5/count_reg[12]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            u5/count_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.599ns  (logic 0.210ns (13.103%)  route 1.390ns (86.897%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=62, routed)          1.390     1.599    u5/AR[0]
    SLICE_X56Y24         FDCE                                         f  u5/count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.821     1.948    u5/clk_IBUF_BUFG
    SLICE_X56Y24         FDCE                                         r  u5/count_reg[9]/C





