/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire [14:0] celloutsig_0_11z;
  wire [13:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [9:0] celloutsig_0_14z;
  wire [11:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [7:0] celloutsig_0_21z;
  wire [2:0] celloutsig_0_26z;
  reg [2:0] celloutsig_0_28z;
  reg [13:0] celloutsig_0_29z;
  wire [3:0] celloutsig_0_2z;
  wire [6:0] celloutsig_0_3z;
  wire [7:0] celloutsig_0_4z;
  wire [5:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire [10:0] celloutsig_0_8z;
  wire [5:0] celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [15:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [9:0] celloutsig_1_18z;
  wire [9:0] celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire [10:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_13z = celloutsig_0_11z[10] ? celloutsig_0_2z[0] : celloutsig_0_5z[2];
  assign celloutsig_1_4z = celloutsig_1_2z[3] | ~(celloutsig_1_2z[4]);
  assign celloutsig_0_4z = in_data[91:84] + { celloutsig_0_2z[1], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_7z = celloutsig_0_3z[5:2] & celloutsig_0_5z[4:1];
  assign celloutsig_1_6z = in_data[188:185] / { 1'h1, celloutsig_1_5z[1:0], celloutsig_1_4z };
  assign celloutsig_1_17z = celloutsig_1_3z[10:3] < { celloutsig_1_5z[2:0], celloutsig_1_5z, celloutsig_1_12z };
  assign celloutsig_0_10z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z } % { 1'h1, celloutsig_0_2z[2:0] };
  assign celloutsig_1_2z[4:3] = in_data[111] ? in_data[190:189] : in_data[156:155];
  assign celloutsig_1_18z = { celloutsig_1_5z[1], celloutsig_1_10z, celloutsig_1_0z } | { in_data[165:159], celloutsig_1_17z, celloutsig_1_17z, celloutsig_1_11z };
  assign celloutsig_1_19z = { celloutsig_1_16z[10:2], celloutsig_1_9z } | { celloutsig_1_0z[4:0], celloutsig_1_5z, celloutsig_1_8z };
  assign celloutsig_0_5z = celloutsig_0_4z[7:2] | celloutsig_0_3z[5:0];
  assign celloutsig_0_8z = { in_data[87:79], celloutsig_0_0z, celloutsig_0_1z } | { celloutsig_0_4z[3:1], celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_1_9z = in_data[151] & celloutsig_1_6z[2];
  assign celloutsig_0_6z = celloutsig_0_4z[3] & in_data[65];
  assign celloutsig_1_10z = celloutsig_1_6z[2:0] >> { celloutsig_1_2z[3], celloutsig_1_1z[2:1] };
  assign celloutsig_0_19z = { celloutsig_0_12z[13:6], celloutsig_0_10z } >> { celloutsig_0_12z[11:6], celloutsig_0_12z[11], celloutsig_0_12z[4:0] };
  assign celloutsig_0_2z = { in_data[46:44], celloutsig_0_1z } << { in_data[1], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_11z = { celloutsig_0_8z[10:1], celloutsig_0_7z, celloutsig_0_1z } << { in_data[32:30], celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_3z = { celloutsig_0_2z[3], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z } >> { in_data[24:19], celloutsig_0_0z };
  assign celloutsig_0_26z = celloutsig_0_10z[3:1] >> celloutsig_0_19z[2:0];
  assign celloutsig_1_1z = in_data[104:102] >>> in_data[156:154];
  assign celloutsig_1_3z = { in_data[185:180], celloutsig_1_2z[4:3], celloutsig_1_1z } >>> in_data[139:129];
  assign celloutsig_1_5z = in_data[170:167] >>> celloutsig_1_3z[8:5];
  assign celloutsig_1_16z = { celloutsig_1_5z[0], celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_4z } >>> { celloutsig_1_0z[5:2], celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_12z, celloutsig_1_10z, celloutsig_1_4z };
  assign celloutsig_0_14z = { celloutsig_0_11z[10:7], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } >>> { celloutsig_0_5z[2], celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_0_21z = celloutsig_0_14z[7:0] >>> celloutsig_0_19z[10:3];
  assign celloutsig_1_0z = in_data[148:143] >>> in_data[129:124];
  assign celloutsig_1_8z = ~((in_data[148] & celloutsig_1_4z) | in_data[124]);
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_28z = 3'h0;
    else if (!clkin_data[0]) celloutsig_0_28z = celloutsig_0_5z[2:0];
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_29z = 14'h0000;
    else if (!clkin_data[0]) celloutsig_0_29z = { celloutsig_0_21z[2:0], celloutsig_0_26z, celloutsig_0_4z };
  assign celloutsig_0_0z = ~((in_data[37] & in_data[61]) | (in_data[31] & in_data[90]));
  assign celloutsig_1_7z = ~((celloutsig_1_1z[2] & celloutsig_1_0z[0]) | (in_data[167] & celloutsig_1_5z[2]));
  assign celloutsig_1_11z = ~((celloutsig_1_8z & celloutsig_1_0z[5]) | (in_data[175] & celloutsig_1_9z));
  assign celloutsig_1_12z = ~((celloutsig_1_5z[2] & celloutsig_1_2z[4]) | (celloutsig_1_2z[4] & celloutsig_1_8z));
  assign celloutsig_0_1z = ~((celloutsig_0_0z & in_data[77]) | (celloutsig_0_0z & celloutsig_0_0z));
  assign { celloutsig_0_12z[10:7], celloutsig_0_12z[3:0], celloutsig_0_12z[11], celloutsig_0_12z[6], celloutsig_0_12z[13:12], celloutsig_0_12z[4] } = { celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_2z[2:1], celloutsig_0_1z } | { celloutsig_0_5z[4:1], celloutsig_0_5z[3:0], celloutsig_0_5z[5], celloutsig_0_5z[0], celloutsig_0_11z[1:0], celloutsig_0_5z[4] };
  assign celloutsig_0_12z[5] = celloutsig_0_12z[11];
  assign celloutsig_1_2z[2:0] = celloutsig_1_1z;
  assign { out_data[137:128], out_data[105:96], out_data[34:32], out_data[13:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_28z, celloutsig_0_29z };
endmodule
