Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Nov 29 15:36:03 2022
| Host         : DESKTOP-27AES16 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_ScreenSaver_top_timing_summary_routed.rpt -pb vga_ScreenSaver_top_timing_summary_routed.pb -rpx vga_ScreenSaver_top_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_ScreenSaver_top
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (113)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (635)
5. checking no_input_delay (2)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (113)
--------------------------
 There are 42 register/latch pins with no clock driven by root clock pin: U1/q_reg[18]/Q (HIGH)

 There are 71 register/latch pins with no clock driven by root clock pin: U1/q_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (635)
--------------------------------------------------
 There are 635 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.521        0.000                      0                   84        0.164        0.000                      0                   84        3.000        0.000                       0                    75  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
U20/inst/clk_in1      {0.000 5.000}      10.000          100.000         
  clk_out1_clk_40mhz  {0.000 12.500}     25.000          40.000          
  clkfbout_clk_40mhz  {0.000 5.000}      10.000          100.000         
U4/inst/clk_in1       {0.000 5.000}      10.000          100.000         
  clk_out1_clk_65mhz  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_65mhz  {0.000 25.000}     50.000          20.000          
sys_clk_pin           {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
U20/inst/clk_in1                                                                                                                                                        3.000        0.000                       0                     1  
  clk_out1_clk_40mhz       22.138        0.000                      0                   31        0.200        0.000                      0                   31       12.000        0.000                       0                    23  
  clkfbout_clk_40mhz                                                                                                                                                    8.408        0.000                       0                     3  
U4/inst/clk_in1                                                                                                                                                         3.000        0.000                       0                     1  
  clk_out1_clk_65mhz       12.741        0.000                      0                   34        0.164        0.000                      0                   34        7.192        0.000                       0                    25  
  clkfbout_clk_65mhz                                                                                                                                                   48.408        0.000                       0                     3  
sys_clk_pin                 5.521        0.000                      0                   19        0.250        0.000                      0                   19        4.500        0.000                       0                    19  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  U20/inst/clk_in1
  To Clock:  U20/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         U20/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U20/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  U20/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  U20/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  U20/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  U20/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  U20/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  U20/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_40mhz
  To Clock:  clk_out1_clk_40mhz

Setup :            0  Failing Endpoints,  Worst Slack       22.138ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.138ns  (required time - arrival time)
  Source:                 U15/vc800_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U15/vc800_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_40mhz rise@25.000ns - clk_out1_clk_40mhz rise@0.000ns)
  Data Path Delay:        2.766ns  (logic 0.754ns (27.261%)  route 2.012ns (72.739%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.957ns = ( 23.043 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.633ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          1.079     1.079    U20/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.314    -4.235 r  U20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -2.938    U20/inst/clk_out1_clk_40mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -2.862 r  U20/inst/clkout1_buf/O
                         net (fo=21, routed)          1.229    -1.633    U15/CLK
    SLICE_X66Y75         FDCE                                         r  U15/vc800_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y75         FDCE (Prop_fdce_C_Q)         0.361    -1.272 f  U15/vc800_reg[1]/Q
                         net (fo=8, routed)           0.683    -0.589    U15/Q[0]
    SLICE_X66Y74         LUT6 (Prop_lut6_I1_O)        0.199    -0.390 r  U15/vc800[9]_i_4/O
                         net (fo=1, routed)           0.102    -0.288    U15/vc800[9]_i_4_n_0
    SLICE_X66Y74         LUT5 (Prop_lut5_I0_O)        0.097    -0.191 r  U15/vc800[9]_i_3/O
                         net (fo=10, routed)          1.227     1.036    U15/vc800[9]_i_3_n_0
    SLICE_X67Y74         LUT6 (Prop_lut6_I0_O)        0.097     1.133 r  U15/vc800[4]_i_1/O
                         net (fo=1, routed)           0.000     1.133    U15/vc800[4]_i_1_n_0
    SLICE_X67Y74         FDCE                                         r  U15/vc800_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                   IBUF                         0.000    25.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          1.017    26.017    U20/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.408    20.609 r  U20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    21.843    U20/inst/clk_out1_clk_40mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    21.915 r  U20/inst/clkout1_buf/O
                         net (fo=21, routed)          1.128    23.043    U15/CLK
    SLICE_X67Y74         FDCE                                         r  U15/vc800_reg[4]/C
                         clock pessimism              0.283    23.326    
                         clock uncertainty           -0.087    23.239    
    SLICE_X67Y74         FDCE (Setup_fdce_C_D)        0.032    23.271    U15/vc800_reg[4]
  -------------------------------------------------------------------
                         required time                         23.271    
                         arrival time                          -1.133    
  -------------------------------------------------------------------
                         slack                                 22.138    

Slack (MET) :             22.594ns  (required time - arrival time)
  Source:                 U15/hc800_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U15/hc800_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_40mhz rise@25.000ns - clk_out1_clk_40mhz rise@0.000ns)
  Data Path Delay:        2.352ns  (logic 0.722ns (30.701%)  route 1.630ns (69.299%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.955ns = ( 23.045 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.632ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          1.079     1.079    U20/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.314    -4.235 r  U20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -2.938    U20/inst/clk_out1_clk_40mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -2.862 r  U20/inst/clkout1_buf/O
                         net (fo=21, routed)          1.230    -1.632    U15/CLK
    SLICE_X69Y75         FDCE                                         r  U15/hc800_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y75         FDCE (Prop_fdce_C_Q)         0.313    -1.319 f  U15/hc800_reg[1]/Q
                         net (fo=6, routed)           0.643    -0.676    U15/hc800_reg[9]_0[1]
    SLICE_X69Y76         LUT3 (Prop_lut3_I0_O)        0.215    -0.461 r  U15/hc800[6]_i_2/O
                         net (fo=3, routed)           0.191    -0.270    U15/hc800[6]_i_2_n_0
    SLICE_X69Y76         LUT6 (Prop_lut6_I0_O)        0.097    -0.173 r  U15/hc800[9]_i_3/O
                         net (fo=11, routed)          0.796     0.623    U15/hc800[9]_i_3_n_0
    SLICE_X69Y75         LUT5 (Prop_lut5_I0_O)        0.097     0.720 r  U15/hc800[5]_i_1/O
                         net (fo=1, routed)           0.000     0.720    U15/hc800[5]_i_1_n_0
    SLICE_X69Y75         FDCE                                         r  U15/hc800_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                   IBUF                         0.000    25.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          1.017    26.017    U20/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.408    20.609 r  U20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    21.843    U20/inst/clk_out1_clk_40mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    21.915 r  U20/inst/clkout1_buf/O
                         net (fo=21, routed)          1.130    23.045    U15/CLK
    SLICE_X69Y75         FDCE                                         r  U15/hc800_reg[5]/C
                         clock pessimism              0.323    23.368    
                         clock uncertainty           -0.087    23.281    
    SLICE_X69Y75         FDCE (Setup_fdce_C_D)        0.033    23.314    U15/hc800_reg[5]
  -------------------------------------------------------------------
                         required time                         23.314    
                         arrival time                          -0.720    
  -------------------------------------------------------------------
                         slack                                 22.594    

Slack (MET) :             22.596ns  (required time - arrival time)
  Source:                 U15/hc800_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U15/hc800_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_40mhz rise@25.000ns - clk_out1_clk_40mhz rise@0.000ns)
  Data Path Delay:        2.349ns  (logic 0.722ns (30.740%)  route 1.627ns (69.260%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.955ns = ( 23.045 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.632ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          1.079     1.079    U20/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.314    -4.235 r  U20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -2.938    U20/inst/clk_out1_clk_40mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -2.862 r  U20/inst/clkout1_buf/O
                         net (fo=21, routed)          1.230    -1.632    U15/CLK
    SLICE_X69Y75         FDCE                                         r  U15/hc800_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y75         FDCE (Prop_fdce_C_Q)         0.313    -1.319 f  U15/hc800_reg[1]/Q
                         net (fo=6, routed)           0.643    -0.676    U15/hc800_reg[9]_0[1]
    SLICE_X69Y76         LUT3 (Prop_lut3_I0_O)        0.215    -0.461 r  U15/hc800[6]_i_2/O
                         net (fo=3, routed)           0.191    -0.270    U15/hc800[6]_i_2_n_0
    SLICE_X69Y76         LUT6 (Prop_lut6_I0_O)        0.097    -0.173 r  U15/hc800[9]_i_3/O
                         net (fo=11, routed)          0.793     0.620    U15/hc800[9]_i_3_n_0
    SLICE_X69Y75         LUT6 (Prop_lut6_I0_O)        0.097     0.717 r  U15/hc800[4]_i_1/O
                         net (fo=1, routed)           0.000     0.717    U15/hc800[4]_i_1_n_0
    SLICE_X69Y75         FDCE                                         r  U15/hc800_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                   IBUF                         0.000    25.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          1.017    26.017    U20/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.408    20.609 r  U20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    21.843    U20/inst/clk_out1_clk_40mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    21.915 r  U20/inst/clkout1_buf/O
                         net (fo=21, routed)          1.130    23.045    U15/CLK
    SLICE_X69Y75         FDCE                                         r  U15/hc800_reg[4]/C
                         clock pessimism              0.323    23.368    
                         clock uncertainty           -0.087    23.281    
    SLICE_X69Y75         FDCE (Setup_fdce_C_D)        0.032    23.313    U15/hc800_reg[4]
  -------------------------------------------------------------------
                         required time                         23.313    
                         arrival time                          -0.717    
  -------------------------------------------------------------------
                         slack                                 22.596    

Slack (MET) :             22.683ns  (required time - arrival time)
  Source:                 U15/vc800_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U15/vc800_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_40mhz rise@25.000ns - clk_out1_clk_40mhz rise@0.000ns)
  Data Path Delay:        2.258ns  (logic 0.684ns (30.292%)  route 1.574ns (69.708%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.957ns = ( 23.043 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.633ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          1.079     1.079    U20/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.314    -4.235 r  U20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -2.938    U20/inst/clk_out1_clk_40mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -2.862 r  U20/inst/clkout1_buf/O
                         net (fo=21, routed)          1.229    -1.633    U15/CLK
    SLICE_X66Y74         FDCE                                         r  U15/vc800_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y74         FDCE (Prop_fdce_C_Q)         0.393    -1.240 r  U15/vc800_reg[5]/Q
                         net (fo=4, routed)           0.761    -0.479    U15/Q[4]
    SLICE_X66Y74         LUT6 (Prop_lut6_I5_O)        0.097    -0.382 r  U15/vc800[9]_i_4/O
                         net (fo=1, routed)           0.102    -0.281    U15/vc800[9]_i_4_n_0
    SLICE_X66Y74         LUT5 (Prop_lut5_I0_O)        0.097    -0.184 r  U15/vc800[9]_i_3/O
                         net (fo=10, routed)          0.712     0.528    U15/vc800[9]_i_3_n_0
    SLICE_X66Y75         LUT2 (Prop_lut2_I0_O)        0.097     0.625 r  U15/vc800[0]_i_1/O
                         net (fo=1, routed)           0.000     0.625    U15/vc800[0]_i_1_n_0
    SLICE_X66Y75         FDCE                                         r  U15/vc800_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                   IBUF                         0.000    25.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          1.017    26.017    U20/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.408    20.609 r  U20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    21.843    U20/inst/clk_out1_clk_40mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    21.915 r  U20/inst/clkout1_buf/O
                         net (fo=21, routed)          1.128    23.043    U15/CLK
    SLICE_X66Y75         FDCE                                         r  U15/vc800_reg[0]/C
                         clock pessimism              0.283    23.326    
                         clock uncertainty           -0.087    23.239    
    SLICE_X66Y75         FDCE (Setup_fdce_C_D)        0.069    23.308    U15/vc800_reg[0]
  -------------------------------------------------------------------
                         required time                         23.308    
                         arrival time                          -0.625    
  -------------------------------------------------------------------
                         slack                                 22.683    

Slack (MET) :             22.690ns  (required time - arrival time)
  Source:                 U15/vc800_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U15/vc800_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_40mhz rise@25.000ns - clk_out1_clk_40mhz rise@0.000ns)
  Data Path Delay:        2.254ns  (logic 0.684ns (30.345%)  route 1.570ns (69.655%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.957ns = ( 23.043 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.633ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          1.079     1.079    U20/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.314    -4.235 r  U20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -2.938    U20/inst/clk_out1_clk_40mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -2.862 r  U20/inst/clkout1_buf/O
                         net (fo=21, routed)          1.229    -1.633    U15/CLK
    SLICE_X66Y74         FDCE                                         r  U15/vc800_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y74         FDCE (Prop_fdce_C_Q)         0.393    -1.240 r  U15/vc800_reg[5]/Q
                         net (fo=4, routed)           0.761    -0.479    U15/Q[4]
    SLICE_X66Y74         LUT6 (Prop_lut6_I5_O)        0.097    -0.382 r  U15/vc800[9]_i_4/O
                         net (fo=1, routed)           0.102    -0.281    U15/vc800[9]_i_4_n_0
    SLICE_X66Y74         LUT5 (Prop_lut5_I0_O)        0.097    -0.184 r  U15/vc800[9]_i_3/O
                         net (fo=10, routed)          0.708     0.524    U15/vc800[9]_i_3_n_0
    SLICE_X66Y75         LUT4 (Prop_lut4_I0_O)        0.097     0.621 r  U15/vc800[2]_i_1/O
                         net (fo=1, routed)           0.000     0.621    U15/vc800[2]_i_1_n_0
    SLICE_X66Y75         FDCE                                         r  U15/vc800_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                   IBUF                         0.000    25.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          1.017    26.017    U20/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.408    20.609 r  U20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    21.843    U20/inst/clk_out1_clk_40mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    21.915 r  U20/inst/clkout1_buf/O
                         net (fo=21, routed)          1.128    23.043    U15/CLK
    SLICE_X66Y75         FDCE                                         r  U15/vc800_reg[2]/C
                         clock pessimism              0.283    23.326    
                         clock uncertainty           -0.087    23.239    
    SLICE_X66Y75         FDCE (Setup_fdce_C_D)        0.072    23.311    U15/vc800_reg[2]
  -------------------------------------------------------------------
                         required time                         23.311    
                         arrival time                          -0.621    
  -------------------------------------------------------------------
                         slack                                 22.690    

Slack (MET) :             22.697ns  (required time - arrival time)
  Source:                 U15/vc800_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U15/vc800_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_40mhz rise@25.000ns - clk_out1_clk_40mhz rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 0.699ns (30.752%)  route 1.574ns (69.248%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.957ns = ( 23.043 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.633ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          1.079     1.079    U20/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.314    -4.235 r  U20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -2.938    U20/inst/clk_out1_clk_40mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -2.862 r  U20/inst/clkout1_buf/O
                         net (fo=21, routed)          1.229    -1.633    U15/CLK
    SLICE_X66Y74         FDCE                                         r  U15/vc800_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y74         FDCE (Prop_fdce_C_Q)         0.393    -1.240 r  U15/vc800_reg[5]/Q
                         net (fo=4, routed)           0.761    -0.479    U15/Q[4]
    SLICE_X66Y74         LUT6 (Prop_lut6_I5_O)        0.097    -0.382 r  U15/vc800[9]_i_4/O
                         net (fo=1, routed)           0.102    -0.281    U15/vc800[9]_i_4_n_0
    SLICE_X66Y74         LUT5 (Prop_lut5_I0_O)        0.097    -0.184 r  U15/vc800[9]_i_3/O
                         net (fo=10, routed)          0.712     0.528    U15/vc800[9]_i_3_n_0
    SLICE_X66Y75         LUT3 (Prop_lut3_I0_O)        0.112     0.640 r  U15/vc800[1]_i_1/O
                         net (fo=1, routed)           0.000     0.640    U15/vc800[1]_i_1_n_0
    SLICE_X66Y75         FDCE                                         r  U15/vc800_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                   IBUF                         0.000    25.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          1.017    26.017    U20/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.408    20.609 r  U20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    21.843    U20/inst/clk_out1_clk_40mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    21.915 r  U20/inst/clkout1_buf/O
                         net (fo=21, routed)          1.128    23.043    U15/CLK
    SLICE_X66Y75         FDCE                                         r  U15/vc800_reg[1]/C
                         clock pessimism              0.283    23.326    
                         clock uncertainty           -0.087    23.239    
    SLICE_X66Y75         FDCE (Setup_fdce_C_D)        0.098    23.337    U15/vc800_reg[1]
  -------------------------------------------------------------------
                         required time                         23.337    
                         arrival time                          -0.640    
  -------------------------------------------------------------------
                         slack                                 22.697    

Slack (MET) :             22.700ns  (required time - arrival time)
  Source:                 U15/vc800_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U15/vc800_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_40mhz rise@25.000ns - clk_out1_clk_40mhz rise@0.000ns)
  Data Path Delay:        2.270ns  (logic 0.700ns (30.836%)  route 1.570ns (69.164%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.957ns = ( 23.043 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.633ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          1.079     1.079    U20/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.314    -4.235 r  U20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -2.938    U20/inst/clk_out1_clk_40mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -2.862 r  U20/inst/clkout1_buf/O
                         net (fo=21, routed)          1.229    -1.633    U15/CLK
    SLICE_X66Y74         FDCE                                         r  U15/vc800_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y74         FDCE (Prop_fdce_C_Q)         0.393    -1.240 r  U15/vc800_reg[5]/Q
                         net (fo=4, routed)           0.761    -0.479    U15/Q[4]
    SLICE_X66Y74         LUT6 (Prop_lut6_I5_O)        0.097    -0.382 r  U15/vc800[9]_i_4/O
                         net (fo=1, routed)           0.102    -0.281    U15/vc800[9]_i_4_n_0
    SLICE_X66Y74         LUT5 (Prop_lut5_I0_O)        0.097    -0.184 r  U15/vc800[9]_i_3/O
                         net (fo=10, routed)          0.708     0.524    U15/vc800[9]_i_3_n_0
    SLICE_X66Y75         LUT5 (Prop_lut5_I0_O)        0.113     0.637 r  U15/vc800[3]_i_1/O
                         net (fo=1, routed)           0.000     0.637    U15/vc800[3]_i_1_n_0
    SLICE_X66Y75         FDCE                                         r  U15/vc800_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                   IBUF                         0.000    25.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          1.017    26.017    U20/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.408    20.609 r  U20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    21.843    U20/inst/clk_out1_clk_40mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    21.915 r  U20/inst/clkout1_buf/O
                         net (fo=21, routed)          1.128    23.043    U15/CLK
    SLICE_X66Y75         FDCE                                         r  U15/vc800_reg[3]/C
                         clock pessimism              0.283    23.326    
                         clock uncertainty           -0.087    23.239    
    SLICE_X66Y75         FDCE (Setup_fdce_C_D)        0.098    23.337    U15/vc800_reg[3]
  -------------------------------------------------------------------
                         required time                         23.337    
                         arrival time                          -0.637    
  -------------------------------------------------------------------
                         slack                                 22.700    

Slack (MET) :             22.832ns  (required time - arrival time)
  Source:                 U15/hc800_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U15/hc800_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_40mhz rise@25.000ns - clk_out1_clk_40mhz rise@0.000ns)
  Data Path Delay:        2.092ns  (logic 0.722ns (34.517%)  route 1.370ns (65.483%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.954ns = ( 23.046 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.632ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          1.079     1.079    U20/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.314    -4.235 r  U20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -2.938    U20/inst/clk_out1_clk_40mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -2.862 r  U20/inst/clkout1_buf/O
                         net (fo=21, routed)          1.230    -1.632    U15/CLK
    SLICE_X69Y75         FDCE                                         r  U15/hc800_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y75         FDCE (Prop_fdce_C_Q)         0.313    -1.319 f  U15/hc800_reg[1]/Q
                         net (fo=6, routed)           0.643    -0.676    U15/hc800_reg[9]_0[1]
    SLICE_X69Y76         LUT3 (Prop_lut3_I0_O)        0.215    -0.461 r  U15/hc800[6]_i_2/O
                         net (fo=3, routed)           0.191    -0.270    U15/hc800[6]_i_2_n_0
    SLICE_X69Y76         LUT6 (Prop_lut6_I0_O)        0.097    -0.173 r  U15/hc800[9]_i_3/O
                         net (fo=11, routed)          0.536     0.363    U15/hc800[9]_i_3_n_0
    SLICE_X68Y76         LUT6 (Prop_lut6_I4_O)        0.097     0.460 r  U15/hc800[9]_i_1/O
                         net (fo=1, routed)           0.000     0.460    U15/hc800[9]_i_1_n_0
    SLICE_X68Y76         FDCE                                         r  U15/hc800_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                   IBUF                         0.000    25.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          1.017    26.017    U20/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.408    20.609 r  U20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    21.843    U20/inst/clk_out1_clk_40mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    21.915 r  U20/inst/clkout1_buf/O
                         net (fo=21, routed)          1.131    23.046    U15/CLK
    SLICE_X68Y76         FDCE                                         r  U15/hc800_reg[9]/C
                         clock pessimism              0.301    23.347    
                         clock uncertainty           -0.087    23.260    
    SLICE_X68Y76         FDCE (Setup_fdce_C_D)        0.032    23.292    U15/hc800_reg[9]
  -------------------------------------------------------------------
                         required time                         23.292    
                         arrival time                          -0.460    
  -------------------------------------------------------------------
                         slack                                 22.832    

Slack (MET) :             22.833ns  (required time - arrival time)
  Source:                 U15/hc800_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U15/hc800_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_40mhz rise@25.000ns - clk_out1_clk_40mhz rise@0.000ns)
  Data Path Delay:        2.088ns  (logic 0.722ns (34.571%)  route 1.366ns (65.429%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.954ns = ( 23.046 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.632ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          1.079     1.079    U20/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.314    -4.235 r  U20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -2.938    U20/inst/clk_out1_clk_40mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -2.862 r  U20/inst/clkout1_buf/O
                         net (fo=21, routed)          1.230    -1.632    U15/CLK
    SLICE_X69Y75         FDCE                                         r  U15/hc800_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y75         FDCE (Prop_fdce_C_Q)         0.313    -1.319 f  U15/hc800_reg[1]/Q
                         net (fo=6, routed)           0.643    -0.676    U15/hc800_reg[9]_0[1]
    SLICE_X69Y76         LUT3 (Prop_lut3_I0_O)        0.215    -0.461 r  U15/hc800[6]_i_2/O
                         net (fo=3, routed)           0.191    -0.270    U15/hc800[6]_i_2_n_0
    SLICE_X69Y76         LUT6 (Prop_lut6_I0_O)        0.097    -0.173 r  U15/hc800[9]_i_3/O
                         net (fo=11, routed)          0.533     0.359    U15/hc800[9]_i_3_n_0
    SLICE_X68Y76         LUT4 (Prop_lut4_I2_O)        0.097     0.456 r  U15/hc800[7]_i_1/O
                         net (fo=1, routed)           0.000     0.456    U15/hc800[7]_i_1_n_0
    SLICE_X68Y76         FDCE                                         r  U15/hc800_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                   IBUF                         0.000    25.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          1.017    26.017    U20/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.408    20.609 r  U20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    21.843    U20/inst/clk_out1_clk_40mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    21.915 r  U20/inst/clkout1_buf/O
                         net (fo=21, routed)          1.131    23.046    U15/CLK
    SLICE_X68Y76         FDCE                                         r  U15/hc800_reg[7]/C
                         clock pessimism              0.301    23.347    
                         clock uncertainty           -0.087    23.260    
    SLICE_X68Y76         FDCE (Setup_fdce_C_D)        0.030    23.290    U15/hc800_reg[7]
  -------------------------------------------------------------------
                         required time                         23.290    
                         arrival time                          -0.456    
  -------------------------------------------------------------------
                         slack                                 22.833    

Slack (MET) :             22.853ns  (required time - arrival time)
  Source:                 U15/hc800_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U15/hc800_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_40mhz rise@25.000ns - clk_out1_clk_40mhz rise@0.000ns)
  Data Path Delay:        2.102ns  (logic 0.736ns (35.007%)  route 1.366ns (64.993%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.954ns = ( 23.046 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.632ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          1.079     1.079    U20/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.314    -4.235 r  U20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -2.938    U20/inst/clk_out1_clk_40mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -2.862 r  U20/inst/clkout1_buf/O
                         net (fo=21, routed)          1.230    -1.632    U15/CLK
    SLICE_X69Y75         FDCE                                         r  U15/hc800_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y75         FDCE (Prop_fdce_C_Q)         0.313    -1.319 f  U15/hc800_reg[1]/Q
                         net (fo=6, routed)           0.643    -0.676    U15/hc800_reg[9]_0[1]
    SLICE_X69Y76         LUT3 (Prop_lut3_I0_O)        0.215    -0.461 r  U15/hc800[6]_i_2/O
                         net (fo=3, routed)           0.191    -0.270    U15/hc800[6]_i_2_n_0
    SLICE_X69Y76         LUT6 (Prop_lut6_I0_O)        0.097    -0.173 r  U15/hc800[9]_i_3/O
                         net (fo=11, routed)          0.533     0.359    U15/hc800[9]_i_3_n_0
    SLICE_X68Y76         LUT5 (Prop_lut5_I3_O)        0.111     0.470 r  U15/hc800[8]_i_1/O
                         net (fo=1, routed)           0.000     0.470    U15/hc800[8]_i_1_n_0
    SLICE_X68Y76         FDCE                                         r  U15/hc800_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                   IBUF                         0.000    25.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          1.017    26.017    U20/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.408    20.609 r  U20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    21.843    U20/inst/clk_out1_clk_40mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    21.915 r  U20/inst/clkout1_buf/O
                         net (fo=21, routed)          1.131    23.046    U15/CLK
    SLICE_X68Y76         FDCE                                         r  U15/hc800_reg[8]/C
                         clock pessimism              0.301    23.347    
                         clock uncertainty           -0.087    23.260    
    SLICE_X68Y76         FDCE (Setup_fdce_C_D)        0.064    23.324    U15/hc800_reg[8]
  -------------------------------------------------------------------
                         required time                         23.324    
                         arrival time                          -0.470    
  -------------------------------------------------------------------
                         slack                                 22.853    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 U15/hc800_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U15/hc800_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_40mhz rise@0.000ns - clk_out1_clk_40mhz rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.189ns (59.095%)  route 0.131ns (40.905%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.236ns
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    -0.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          0.489     0.489    U20/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.893 r  U20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.394    U20/inst/clk_out1_clk_40mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.368 r  U20/inst/clkout1_buf/O
                         net (fo=21, routed)          0.554    -0.815    U15/CLK
    SLICE_X69Y76         FDCE                                         r  U15/hc800_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.674 r  U15/hc800_reg[6]/Q
                         net (fo=6, routed)           0.131    -0.543    U15/hc800_reg[9]_0[6]
    SLICE_X68Y76         LUT5 (Prop_lut5_I0_O)        0.048    -0.495 r  U15/hc800[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.495    U15/hc800[8]_i_1_n_0
    SLICE_X68Y76         FDCE                                         r  U15/hc800_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          0.536     0.536    U20/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.631 r  U20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.088    U20/inst/clk_out1_clk_40mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.059 r  U20/inst/clkout1_buf/O
                         net (fo=21, routed)          0.823    -1.236    U15/CLK
    SLICE_X68Y76         FDCE                                         r  U15/hc800_reg[8]/C
                         clock pessimism              0.434    -0.802    
    SLICE_X68Y76         FDCE (Hold_fdce_C_D)         0.107    -0.695    U15/hc800_reg[8]
  -------------------------------------------------------------------
                         required time                          0.695    
                         arrival time                          -0.495    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 U15/hc800_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U15/hc800_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_40mhz rise@0.000ns - clk_out1_clk_40mhz rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.707%)  route 0.131ns (41.293%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.236ns
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    -0.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          0.489     0.489    U20/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.893 r  U20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.394    U20/inst/clk_out1_clk_40mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.368 r  U20/inst/clkout1_buf/O
                         net (fo=21, routed)          0.554    -0.815    U15/CLK
    SLICE_X69Y76         FDCE                                         r  U15/hc800_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.674 r  U15/hc800_reg[6]/Q
                         net (fo=6, routed)           0.131    -0.543    U15/hc800_reg[9]_0[6]
    SLICE_X68Y76         LUT4 (Prop_lut4_I1_O)        0.045    -0.498 r  U15/hc800[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.498    U15/hc800[7]_i_1_n_0
    SLICE_X68Y76         FDCE                                         r  U15/hc800_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          0.536     0.536    U20/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.631 r  U20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.088    U20/inst/clk_out1_clk_40mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.059 r  U20/inst/clkout1_buf/O
                         net (fo=21, routed)          0.823    -1.236    U15/CLK
    SLICE_X68Y76         FDCE                                         r  U15/hc800_reg[7]/C
                         clock pessimism              0.434    -0.802    
    SLICE_X68Y76         FDCE (Hold_fdce_C_D)         0.091    -0.711    U15/hc800_reg[7]
  -------------------------------------------------------------------
                         required time                          0.711    
                         arrival time                          -0.498    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 U15/hc800_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U15/hc800_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_40mhz rise@0.000ns - clk_out1_clk_40mhz rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.600%)  route 0.137ns (42.400%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.236ns
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    -0.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          0.489     0.489    U20/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.893 r  U20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.394    U20/inst/clk_out1_clk_40mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.368 r  U20/inst/clkout1_buf/O
                         net (fo=21, routed)          0.554    -0.815    U15/CLK
    SLICE_X69Y76         FDCE                                         r  U15/hc800_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.674 r  U15/hc800_reg[6]/Q
                         net (fo=6, routed)           0.137    -0.537    U15/hc800_reg[9]_0[6]
    SLICE_X68Y76         LUT6 (Prop_lut6_I2_O)        0.045    -0.492 r  U15/hc800[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.492    U15/hc800[9]_i_1_n_0
    SLICE_X68Y76         FDCE                                         r  U15/hc800_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          0.536     0.536    U20/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.631 r  U20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.088    U20/inst/clk_out1_clk_40mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.059 r  U20/inst/clkout1_buf/O
                         net (fo=21, routed)          0.823    -1.236    U15/CLK
    SLICE_X68Y76         FDCE                                         r  U15/hc800_reg[9]/C
                         clock pessimism              0.434    -0.802    
    SLICE_X68Y76         FDCE (Hold_fdce_C_D)         0.092    -0.710    U15/hc800_reg[9]
  -------------------------------------------------------------------
                         required time                          0.710    
                         arrival time                          -0.492    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U15/hc800_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U15/hc800_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_40mhz rise@0.000ns - clk_out1_clk_40mhz rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.183ns (50.943%)  route 0.176ns (49.057%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.237ns
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    -0.421ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          0.489     0.489    U20/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.893 r  U20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.394    U20/inst/clk_out1_clk_40mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.368 r  U20/inst/clkout1_buf/O
                         net (fo=21, routed)          0.553    -0.816    U15/CLK
    SLICE_X69Y75         FDCE                                         r  U15/hc800_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y75         FDCE (Prop_fdce_C_Q)         0.141    -0.675 r  U15/hc800_reg[0]/Q
                         net (fo=7, routed)           0.176    -0.499    U15/hc800_reg[9]_0[0]
    SLICE_X69Y75         LUT3 (Prop_lut3_I1_O)        0.042    -0.457 r  U15/hc800[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.457    U15/hc800[1]_i_1_n_0
    SLICE_X69Y75         FDCE                                         r  U15/hc800_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          0.536     0.536    U20/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.631 r  U20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.088    U20/inst/clk_out1_clk_40mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.059 r  U20/inst/clkout1_buf/O
                         net (fo=21, routed)          0.822    -1.237    U15/CLK
    SLICE_X69Y75         FDCE                                         r  U15/hc800_reg[1]/C
                         clock pessimism              0.421    -0.816    
    SLICE_X69Y75         FDCE (Hold_fdce_C_D)         0.107    -0.709    U15/hc800_reg[1]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.457    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 U15/hc800_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U15/hc800_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_40mhz rise@0.000ns - clk_out1_clk_40mhz rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.184ns (50.797%)  route 0.178ns (49.203%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.237ns
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    -0.421ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          0.489     0.489    U20/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.893 r  U20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.394    U20/inst/clk_out1_clk_40mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.368 r  U20/inst/clkout1_buf/O
                         net (fo=21, routed)          0.553    -0.816    U15/CLK
    SLICE_X69Y75         FDCE                                         r  U15/hc800_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y75         FDCE (Prop_fdce_C_Q)         0.141    -0.675 r  U15/hc800_reg[0]/Q
                         net (fo=7, routed)           0.178    -0.497    U15/hc800_reg[9]_0[0]
    SLICE_X69Y75         LUT5 (Prop_lut5_I2_O)        0.043    -0.454 r  U15/hc800[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.454    U15/hc800[3]_i_1_n_0
    SLICE_X69Y75         FDCE                                         r  U15/hc800_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          0.536     0.536    U20/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.631 r  U20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.088    U20/inst/clk_out1_clk_40mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.059 r  U20/inst/clkout1_buf/O
                         net (fo=21, routed)          0.822    -1.237    U15/CLK
    SLICE_X69Y75         FDCE                                         r  U15/hc800_reg[3]/C
                         clock pessimism              0.421    -0.816    
    SLICE_X69Y75         FDCE (Hold_fdce_C_D)         0.107    -0.709    U15/hc800_reg[3]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.454    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 U15/hc800_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U15/hc800_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_40mhz rise@0.000ns - clk_out1_clk_40mhz rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.511%)  route 0.162ns (46.489%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.237ns
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    -0.421ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          0.489     0.489    U20/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.893 r  U20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.394    U20/inst/clk_out1_clk_40mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.368 r  U20/inst/clkout1_buf/O
                         net (fo=21, routed)          0.553    -0.816    U15/CLK
    SLICE_X69Y75         FDCE                                         r  U15/hc800_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y75         FDCE (Prop_fdce_C_Q)         0.141    -0.675 r  U15/hc800_reg[0]/Q
                         net (fo=7, routed)           0.162    -0.513    U15/hc800_reg[9]_0[0]
    SLICE_X69Y75         LUT6 (Prop_lut6_I3_O)        0.045    -0.468 r  U15/hc800[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.468    U15/hc800[4]_i_1_n_0
    SLICE_X69Y75         FDCE                                         r  U15/hc800_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          0.536     0.536    U20/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.631 r  U20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.088    U20/inst/clk_out1_clk_40mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.059 r  U20/inst/clkout1_buf/O
                         net (fo=21, routed)          0.822    -1.237    U15/CLK
    SLICE_X69Y75         FDCE                                         r  U15/hc800_reg[4]/C
                         clock pessimism              0.421    -0.816    
    SLICE_X69Y75         FDCE (Hold_fdce_C_D)         0.092    -0.724    U15/hc800_reg[4]
  -------------------------------------------------------------------
                         required time                          0.724    
                         arrival time                          -0.468    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 U15/hc800_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U15/hc800_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_40mhz rise@0.000ns - clk_out1_clk_40mhz rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.568%)  route 0.175ns (48.432%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.236ns
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    -0.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          0.489     0.489    U20/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.893 r  U20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.394    U20/inst/clk_out1_clk_40mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.368 r  U20/inst/clkout1_buf/O
                         net (fo=21, routed)          0.553    -0.816    U15/CLK
    SLICE_X69Y75         FDCE                                         r  U15/hc800_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y75         FDCE (Prop_fdce_C_Q)         0.141    -0.675 r  U15/hc800_reg[4]/Q
                         net (fo=6, routed)           0.175    -0.500    U15/hc800_reg[9]_0[4]
    SLICE_X69Y76         LUT6 (Prop_lut6_I0_O)        0.045    -0.455 r  U15/hc800[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.455    U15/hc800[6]_i_1_n_0
    SLICE_X69Y76         FDCE                                         r  U15/hc800_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          0.536     0.536    U20/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.631 r  U20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.088    U20/inst/clk_out1_clk_40mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.059 r  U20/inst/clkout1_buf/O
                         net (fo=21, routed)          0.823    -1.236    U15/CLK
    SLICE_X69Y76         FDCE                                         r  U15/hc800_reg[6]/C
                         clock pessimism              0.434    -0.802    
    SLICE_X69Y76         FDCE (Hold_fdce_C_D)         0.091    -0.711    U15/hc800_reg[6]
  -------------------------------------------------------------------
                         required time                          0.711    
                         arrival time                          -0.455    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 U15/vc800_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U15/vc800_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_40mhz rise@0.000ns - clk_out1_clk_40mhz rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.207ns (51.553%)  route 0.195ns (48.447%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.237ns
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    -0.421ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          0.489     0.489    U20/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.893 r  U20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.394    U20/inst/clk_out1_clk_40mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.368 r  U20/inst/clkout1_buf/O
                         net (fo=21, routed)          0.553    -0.816    U15/CLK
    SLICE_X66Y75         FDCE                                         r  U15/vc800_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y75         FDCE (Prop_fdce_C_Q)         0.164    -0.652 r  U15/vc800_reg[0]/Q
                         net (fo=8, routed)           0.195    -0.457    U15/DI[0]
    SLICE_X66Y75         LUT3 (Prop_lut3_I1_O)        0.043    -0.414 r  U15/vc800[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.414    U15/vc800[1]_i_1_n_0
    SLICE_X66Y75         FDCE                                         r  U15/vc800_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          0.536     0.536    U20/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.631 r  U20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.088    U20/inst/clk_out1_clk_40mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.059 r  U20/inst/clkout1_buf/O
                         net (fo=21, routed)          0.822    -1.237    U15/CLK
    SLICE_X66Y75         FDCE                                         r  U15/vc800_reg[1]/C
                         clock pessimism              0.421    -0.816    
    SLICE_X66Y75         FDCE (Hold_fdce_C_D)         0.131    -0.685    U15/vc800_reg[1]
  -------------------------------------------------------------------
                         required time                          0.685    
                         arrival time                          -0.414    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 U15/vc800_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U15/vc800_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_40mhz rise@0.000ns - clk_out1_clk_40mhz rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.207ns (51.553%)  route 0.195ns (48.447%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.237ns
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    -0.421ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          0.489     0.489    U20/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.893 r  U20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.394    U20/inst/clk_out1_clk_40mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.368 r  U20/inst/clkout1_buf/O
                         net (fo=21, routed)          0.553    -0.816    U15/CLK
    SLICE_X66Y75         FDCE                                         r  U15/vc800_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y75         FDCE (Prop_fdce_C_Q)         0.164    -0.652 r  U15/vc800_reg[0]/Q
                         net (fo=8, routed)           0.195    -0.457    U15/DI[0]
    SLICE_X66Y75         LUT5 (Prop_lut5_I3_O)        0.043    -0.414 r  U15/vc800[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.414    U15/vc800[3]_i_1_n_0
    SLICE_X66Y75         FDCE                                         r  U15/vc800_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          0.536     0.536    U20/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.631 r  U20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.088    U20/inst/clk_out1_clk_40mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.059 r  U20/inst/clkout1_buf/O
                         net (fo=21, routed)          0.822    -1.237    U15/CLK
    SLICE_X66Y75         FDCE                                         r  U15/vc800_reg[3]/C
                         clock pessimism              0.421    -0.816    
    SLICE_X66Y75         FDCE (Hold_fdce_C_D)         0.131    -0.685    U15/vc800_reg[3]
  -------------------------------------------------------------------
                         required time                          0.685    
                         arrival time                          -0.414    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 U15/hc800_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U15/hc800_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_40mhz rise@0.000ns - clk_out1_clk_40mhz rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.350%)  route 0.176ns (48.650%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.237ns
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    -0.421ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          0.489     0.489    U20/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.893 r  U20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.394    U20/inst/clk_out1_clk_40mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.368 r  U20/inst/clkout1_buf/O
                         net (fo=21, routed)          0.553    -0.816    U15/CLK
    SLICE_X69Y75         FDCE                                         r  U15/hc800_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y75         FDCE (Prop_fdce_C_Q)         0.141    -0.675 f  U15/hc800_reg[0]/Q
                         net (fo=7, routed)           0.176    -0.499    U15/hc800_reg[9]_0[0]
    SLICE_X69Y75         LUT2 (Prop_lut2_I1_O)        0.045    -0.454 r  U15/hc800[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.454    U15/hc800[0]_i_1_n_0
    SLICE_X69Y75         FDCE                                         r  U15/hc800_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          0.536     0.536    U20/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.631 r  U20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.088    U20/inst/clk_out1_clk_40mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.059 r  U20/inst/clkout1_buf/O
                         net (fo=21, routed)          0.822    -1.237    U15/CLK
    SLICE_X69Y75         FDCE                                         r  U15/hc800_reg[0]/C
                         clock pessimism              0.421    -0.816    
    SLICE_X69Y75         FDCE (Hold_fdce_C_D)         0.091    -0.725    U15/hc800_reg[0]
  -------------------------------------------------------------------
                         required time                          0.725    
                         arrival time                          -0.454    
  -------------------------------------------------------------------
                         slack                                  0.271    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_40mhz
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { U20/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         25.000      23.408     BUFGCTRL_X0Y2    U20/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y1  U20/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X69Y75     U15/hc800_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X69Y75     U15/hc800_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X69Y75     U15/hc800_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X69Y75     U15/hc800_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X69Y75     U15/hc800_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X69Y75     U15/hc800_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X69Y76     U15/hc800_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X68Y76     U15/hc800_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y1  U20/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X69Y75     U15/hc800_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X69Y75     U15/hc800_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X69Y75     U15/hc800_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X69Y75     U15/hc800_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X69Y75     U15/hc800_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X69Y75     U15/hc800_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X69Y76     U15/hc800_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X68Y76     U15/hc800_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X68Y76     U15/hc800_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X68Y76     U15/hc800_reg[9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X69Y75     U15/hc800_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X69Y75     U15/hc800_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X69Y75     U15/hc800_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X69Y75     U15/hc800_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X69Y75     U15/hc800_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X69Y75     U15/hc800_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X69Y75     U15/hc800_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X69Y75     U15/hc800_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X69Y75     U15/hc800_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X69Y75     U15/hc800_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_40mhz
  To Clock:  clkfbout_clk_40mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_40mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U20/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y3    U20/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  U20/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  U20/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  U20/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  U20/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  U4/inst/clk_in1
  To Clock:  U4/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         U4/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U4/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  U4/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  U4/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U4/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U4/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U4/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U4/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_65mhz
  To Clock:  clk_out1_clk_65mhz

Setup :            0  Failing Endpoints,  Worst Slack       12.741ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.741ns  (required time - arrival time)
  Source:                 U5/vc11_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            U5/vc11_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_65mhz rise@15.385ns - clk_out1_clk_65mhz rise@0.000ns)
  Data Path Delay:        2.555ns  (logic 0.874ns (34.212%)  route 1.681ns (65.788%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.970ns = ( 13.415 - 15.385 ) 
    Source Clock Delay      (SCD):    -1.651ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          0.974     0.974    U4/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -4.320 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -3.023    U4/inst/clk_out1_clk_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.947 r  U4/inst/clkout1_buf/O
                         net (fo=23, routed)          1.296    -1.651    U5/CLK
    SLICE_X75Y74         FDCE                                         r  U5/vc11_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y74         FDCE (Prop_fdce_C_Q)         0.313    -1.338 f  U5/vc11_reg[3]/Q
                         net (fo=6, routed)           0.640    -0.698    U5/Q[2]
    SLICE_X74Y74         LUT6 (Prop_lut6_I3_O)        0.211    -0.487 r  U5/vc11[9]_i_2/O
                         net (fo=5, routed)           0.430    -0.057    U5/vc11[9]_i_2_n_0
    SLICE_X74Y73         LUT4 (Prop_lut4_I2_O)        0.112     0.055 r  U5/vc11[10]_i_2/O
                         net (fo=1, routed)           0.610     0.665    U5/vc11[10]_i_2_n_0
    SLICE_X75Y73         LUT4 (Prop_lut4_I0_O)        0.238     0.903 r  U5/vc11[10]_i_1/O
                         net (fo=1, routed)           0.000     0.903    U5/vc11[10]_i_1_n_0
    SLICE_X75Y73         FDCE                                         r  U5/vc11_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_65mhz rise edge)
                                                     15.385    15.385 r  
    E3                   IBUF                         0.000    15.385 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          0.916    16.301    U4/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    10.911 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.146    U4/inst/clk_out1_clk_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.218 r  U4/inst/clkout1_buf/O
                         net (fo=23, routed)          1.197    13.415    U5/CLK
    SLICE_X75Y73         FDCE                                         r  U5/vc11_reg[10]/C
                         clock pessimism              0.298    13.712    
                         clock uncertainty           -0.132    13.580    
    SLICE_X75Y73         FDCE (Setup_fdce_C_D)        0.064    13.644    U5/vc11_reg[10]
  -------------------------------------------------------------------
                         required time                         13.644    
                         arrival time                          -0.903    
  -------------------------------------------------------------------
                         slack                                 12.741    

Slack (MET) :             13.002ns  (required time - arrival time)
  Source:                 U5/hc11_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            U5/hc11_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_65mhz rise@15.385ns - clk_out1_clk_65mhz rise@0.000ns)
  Data Path Delay:        2.258ns  (logic 0.632ns (27.990%)  route 1.626ns (72.010%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.972ns = ( 13.413 - 15.385 ) 
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          0.974     0.974    U4/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -4.320 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -3.023    U4/inst/clk_out1_clk_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.947 r  U4/inst/clkout1_buf/O
                         net (fo=23, routed)          1.294    -1.652    U5/CLK
    SLICE_X73Y76         FDCE                                         r  U5/hc11_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y76         FDCE (Prop_fdce_C_Q)         0.341    -1.311 f  U5/hc11_reg[4]/Q
                         net (fo=4, routed)           0.619    -0.693    U5/hc11_reg[10]_0[4]
    SLICE_X73Y75         LUT6 (Prop_lut6_I0_O)        0.097    -0.596 r  U5/hc11[10]_i_2/O
                         net (fo=7, routed)           0.401    -0.195    U5/hc11[10]_i_2_n_0
    SLICE_X72Y76         LUT6 (Prop_lut6_I4_O)        0.097    -0.098 r  U5/hc11[5]_i_2/O
                         net (fo=6, routed)           0.607     0.509    U5/hc11[5]_i_2_n_0
    SLICE_X72Y76         LUT4 (Prop_lut4_I0_O)        0.097     0.606 r  U5/hc11[2]_i_1/O
                         net (fo=1, routed)           0.000     0.606    U5/hc11[2]_i_1_n_0
    SLICE_X72Y76         FDCE                                         r  U5/hc11_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_65mhz rise edge)
                                                     15.385    15.385 r  
    E3                   IBUF                         0.000    15.385 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          0.916    16.301    U4/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    10.911 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.146    U4/inst/clk_out1_clk_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.218 r  U4/inst/clkout1_buf/O
                         net (fo=23, routed)          1.195    13.413    U5/CLK
    SLICE_X72Y76         FDCE                                         r  U5/hc11_reg[2]/C
                         clock pessimism              0.298    13.710    
                         clock uncertainty           -0.132    13.578    
    SLICE_X72Y76         FDCE (Setup_fdce_C_D)        0.030    13.608    U5/hc11_reg[2]
  -------------------------------------------------------------------
                         required time                         13.608    
                         arrival time                          -0.606    
  -------------------------------------------------------------------
                         slack                                 13.002    

Slack (MET) :             13.036ns  (required time - arrival time)
  Source:                 U5/hc11_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            U5/hc11_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_65mhz rise@15.385ns - clk_out1_clk_65mhz rise@0.000ns)
  Data Path Delay:        2.258ns  (logic 0.632ns (27.990%)  route 1.626ns (72.010%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.972ns = ( 13.413 - 15.385 ) 
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          0.974     0.974    U4/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -4.320 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -3.023    U4/inst/clk_out1_clk_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.947 r  U4/inst/clkout1_buf/O
                         net (fo=23, routed)          1.294    -1.652    U5/CLK
    SLICE_X73Y76         FDCE                                         r  U5/hc11_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y76         FDCE (Prop_fdce_C_Q)         0.341    -1.311 f  U5/hc11_reg[4]/Q
                         net (fo=4, routed)           0.619    -0.693    U5/hc11_reg[10]_0[4]
    SLICE_X73Y75         LUT6 (Prop_lut6_I0_O)        0.097    -0.596 r  U5/hc11[10]_i_2/O
                         net (fo=7, routed)           0.401    -0.195    U5/hc11[10]_i_2_n_0
    SLICE_X72Y76         LUT6 (Prop_lut6_I4_O)        0.097    -0.098 r  U5/hc11[5]_i_2/O
                         net (fo=6, routed)           0.607     0.509    U5/hc11[5]_i_2_n_0
    SLICE_X72Y76         LUT5 (Prop_lut5_I0_O)        0.097     0.606 r  U5/hc11[3]_i_1/O
                         net (fo=1, routed)           0.000     0.606    U5/hc11[3]_i_1_n_0
    SLICE_X72Y76         FDCE                                         r  U5/hc11_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_65mhz rise edge)
                                                     15.385    15.385 r  
    E3                   IBUF                         0.000    15.385 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          0.916    16.301    U4/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    10.911 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.146    U4/inst/clk_out1_clk_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.218 r  U4/inst/clkout1_buf/O
                         net (fo=23, routed)          1.195    13.413    U5/CLK
    SLICE_X72Y76         FDCE                                         r  U5/hc11_reg[3]/C
                         clock pessimism              0.298    13.710    
                         clock uncertainty           -0.132    13.578    
    SLICE_X72Y76         FDCE (Setup_fdce_C_D)        0.064    13.642    U5/hc11_reg[3]
  -------------------------------------------------------------------
                         required time                         13.642    
                         arrival time                          -0.606    
  -------------------------------------------------------------------
                         slack                                 13.036    

Slack (MET) :             13.125ns  (required time - arrival time)
  Source:                 U5/vc11_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            U5/vc11_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_65mhz rise@15.385ns - clk_out1_clk_65mhz rise@0.000ns)
  Data Path Delay:        2.176ns  (logic 0.718ns (33.001%)  route 1.458ns (66.999%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.970ns = ( 13.415 - 15.385 ) 
    Source Clock Delay      (SCD):    -1.651ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          0.974     0.974    U4/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -4.320 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -3.023    U4/inst/clk_out1_clk_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.947 r  U4/inst/clkout1_buf/O
                         net (fo=23, routed)          1.296    -1.651    U5/CLK
    SLICE_X75Y74         FDCE                                         r  U5/vc11_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y74         FDCE (Prop_fdce_C_Q)         0.313    -1.338 r  U5/vc11_reg[3]/Q
                         net (fo=6, routed)           0.621    -0.717    U5/Q[2]
    SLICE_X75Y73         LUT4 (Prop_lut4_I3_O)        0.211    -0.506 r  U5/vc11[10]_i_5/O
                         net (fo=1, routed)           0.202    -0.304    U5/vc11[10]_i_5_n_0
    SLICE_X74Y74         LUT5 (Prop_lut5_I4_O)        0.097    -0.207 r  U5/vc11[10]_i_3/O
                         net (fo=11, routed)          0.635     0.427    U5/vc11[10]_i_3_n_0
    SLICE_X74Y73         LUT3 (Prop_lut3_I1_O)        0.097     0.524 r  U5/vc11[6]_i_1/O
                         net (fo=1, routed)           0.000     0.524    U5/vc11[6]_i_1_n_0
    SLICE_X74Y73         FDCE                                         r  U5/vc11_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_65mhz rise edge)
                                                     15.385    15.385 r  
    E3                   IBUF                         0.000    15.385 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          0.916    16.301    U4/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    10.911 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.146    U4/inst/clk_out1_clk_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.218 r  U4/inst/clkout1_buf/O
                         net (fo=23, routed)          1.197    13.415    U5/CLK
    SLICE_X74Y73         FDCE                                         r  U5/vc11_reg[6]/C
                         clock pessimism              0.298    13.712    
                         clock uncertainty           -0.132    13.580    
    SLICE_X74Y73         FDCE (Setup_fdce_C_D)        0.069    13.649    U5/vc11_reg[6]
  -------------------------------------------------------------------
                         required time                         13.649    
                         arrival time                          -0.524    
  -------------------------------------------------------------------
                         slack                                 13.125    

Slack (MET) :             13.137ns  (required time - arrival time)
  Source:                 U5/vc11_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            U5/vc11_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_65mhz rise@15.385ns - clk_out1_clk_65mhz rise@0.000ns)
  Data Path Delay:        2.167ns  (logic 0.718ns (33.138%)  route 1.449ns (66.862%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.970ns = ( 13.415 - 15.385 ) 
    Source Clock Delay      (SCD):    -1.651ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          0.974     0.974    U4/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -4.320 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -3.023    U4/inst/clk_out1_clk_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.947 r  U4/inst/clkout1_buf/O
                         net (fo=23, routed)          1.296    -1.651    U5/CLK
    SLICE_X75Y74         FDCE                                         r  U5/vc11_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y74         FDCE (Prop_fdce_C_Q)         0.313    -1.338 r  U5/vc11_reg[3]/Q
                         net (fo=6, routed)           0.621    -0.717    U5/Q[2]
    SLICE_X75Y73         LUT4 (Prop_lut4_I3_O)        0.211    -0.506 r  U5/vc11[10]_i_5/O
                         net (fo=1, routed)           0.202    -0.304    U5/vc11[10]_i_5_n_0
    SLICE_X74Y74         LUT5 (Prop_lut5_I4_O)        0.097    -0.207 r  U5/vc11[10]_i_3/O
                         net (fo=11, routed)          0.626     0.418    U5/vc11[10]_i_3_n_0
    SLICE_X74Y73         LUT4 (Prop_lut4_I2_O)        0.097     0.515 r  U5/vc11[7]_i_1/O
                         net (fo=1, routed)           0.000     0.515    U5/vc11[7]_i_1_n_0
    SLICE_X74Y73         FDCE                                         r  U5/vc11_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_65mhz rise edge)
                                                     15.385    15.385 r  
    E3                   IBUF                         0.000    15.385 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          0.916    16.301    U4/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    10.911 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.146    U4/inst/clk_out1_clk_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.218 r  U4/inst/clkout1_buf/O
                         net (fo=23, routed)          1.197    13.415    U5/CLK
    SLICE_X74Y73         FDCE                                         r  U5/vc11_reg[7]/C
                         clock pessimism              0.298    13.712    
                         clock uncertainty           -0.132    13.580    
    SLICE_X74Y73         FDCE (Setup_fdce_C_D)        0.072    13.652    U5/vc11_reg[7]
  -------------------------------------------------------------------
                         required time                         13.652    
                         arrival time                          -0.515    
  -------------------------------------------------------------------
                         slack                                 13.137    

Slack (MET) :             13.160ns  (required time - arrival time)
  Source:                 U5/vc11_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            U5/vc11_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_65mhz rise@15.385ns - clk_out1_clk_65mhz rise@0.000ns)
  Data Path Delay:        2.170ns  (logic 0.721ns (33.231%)  route 1.449ns (66.769%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.970ns = ( 13.415 - 15.385 ) 
    Source Clock Delay      (SCD):    -1.651ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          0.974     0.974    U4/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -4.320 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -3.023    U4/inst/clk_out1_clk_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.947 r  U4/inst/clkout1_buf/O
                         net (fo=23, routed)          1.296    -1.651    U5/CLK
    SLICE_X75Y74         FDCE                                         r  U5/vc11_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y74         FDCE (Prop_fdce_C_Q)         0.313    -1.338 r  U5/vc11_reg[3]/Q
                         net (fo=6, routed)           0.621    -0.717    U5/Q[2]
    SLICE_X75Y73         LUT4 (Prop_lut4_I3_O)        0.211    -0.506 r  U5/vc11[10]_i_5/O
                         net (fo=1, routed)           0.202    -0.304    U5/vc11[10]_i_5_n_0
    SLICE_X74Y74         LUT5 (Prop_lut5_I4_O)        0.097    -0.207 r  U5/vc11[10]_i_3/O
                         net (fo=11, routed)          0.626     0.418    U5/vc11[10]_i_3_n_0
    SLICE_X74Y73         LUT5 (Prop_lut5_I3_O)        0.100     0.518 r  U5/vc11[8]_i_1/O
                         net (fo=1, routed)           0.000     0.518    U5/vc11[8]_i_1_n_0
    SLICE_X74Y73         FDCE                                         r  U5/vc11_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_65mhz rise edge)
                                                     15.385    15.385 r  
    E3                   IBUF                         0.000    15.385 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          0.916    16.301    U4/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    10.911 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.146    U4/inst/clk_out1_clk_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.218 r  U4/inst/clkout1_buf/O
                         net (fo=23, routed)          1.197    13.415    U5/CLK
    SLICE_X74Y73         FDCE                                         r  U5/vc11_reg[8]/C
                         clock pessimism              0.298    13.712    
                         clock uncertainty           -0.132    13.580    
    SLICE_X74Y73         FDCE (Setup_fdce_C_D)        0.098    13.678    U5/vc11_reg[8]
  -------------------------------------------------------------------
                         required time                         13.678    
                         arrival time                          -0.518    
  -------------------------------------------------------------------
                         slack                                 13.160    

Slack (MET) :             13.192ns  (required time - arrival time)
  Source:                 U5/hc11_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            U5/hc11_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_65mhz rise@15.385ns - clk_out1_clk_65mhz rise@0.000ns)
  Data Path Delay:        2.070ns  (logic 0.632ns (30.525%)  route 1.438ns (69.475%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.972ns = ( 13.413 - 15.385 ) 
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          0.974     0.974    U4/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -4.320 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -3.023    U4/inst/clk_out1_clk_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.947 r  U4/inst/clkout1_buf/O
                         net (fo=23, routed)          1.294    -1.652    U5/CLK
    SLICE_X72Y76         FDCE                                         r  U5/hc11_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y76         FDCE (Prop_fdce_C_Q)         0.341    -1.311 f  U5/hc11_reg[2]/Q
                         net (fo=5, routed)           0.617    -0.694    U5/hc11_reg[10]_0[2]
    SLICE_X73Y75         LUT6 (Prop_lut6_I1_O)        0.097    -0.597 r  U5/hc11[10]_i_2/O
                         net (fo=7, routed)           0.401    -0.197    U5/hc11[10]_i_2_n_0
    SLICE_X72Y76         LUT6 (Prop_lut6_I4_O)        0.097    -0.100 r  U5/hc11[5]_i_2/O
                         net (fo=6, routed)           0.421     0.321    U5/hc11[5]_i_2_n_0
    SLICE_X73Y76         LUT6 (Prop_lut6_I0_O)        0.097     0.418 r  U5/hc11[4]_i_1/O
                         net (fo=1, routed)           0.000     0.418    U5/hc11[4]_i_1_n_0
    SLICE_X73Y76         FDCE                                         r  U5/hc11_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_65mhz rise edge)
                                                     15.385    15.385 r  
    E3                   IBUF                         0.000    15.385 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          0.916    16.301    U4/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    10.911 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.146    U4/inst/clk_out1_clk_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.218 r  U4/inst/clkout1_buf/O
                         net (fo=23, routed)          1.195    13.413    U5/CLK
    SLICE_X73Y76         FDCE                                         r  U5/hc11_reg[4]/C
                         clock pessimism              0.298    13.710    
                         clock uncertainty           -0.132    13.578    
    SLICE_X73Y76         FDCE (Setup_fdce_C_D)        0.032    13.610    U5/hc11_reg[4]
  -------------------------------------------------------------------
                         required time                         13.610    
                         arrival time                          -0.418    
  -------------------------------------------------------------------
                         slack                                 13.192    

Slack (MET) :             13.299ns  (required time - arrival time)
  Source:                 U5/vc11_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            U5/vc11_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_65mhz rise@15.385ns - clk_out1_clk_65mhz rise@0.000ns)
  Data Path Delay:        1.984ns  (logic 0.718ns (36.195%)  route 1.266ns (63.805%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.971ns = ( 13.414 - 15.385 ) 
    Source Clock Delay      (SCD):    -1.651ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          0.974     0.974    U4/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -4.320 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -3.023    U4/inst/clk_out1_clk_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.947 r  U4/inst/clkout1_buf/O
                         net (fo=23, routed)          1.296    -1.651    U5/CLK
    SLICE_X75Y74         FDCE                                         r  U5/vc11_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y74         FDCE (Prop_fdce_C_Q)         0.313    -1.338 r  U5/vc11_reg[3]/Q
                         net (fo=6, routed)           0.621    -0.717    U5/Q[2]
    SLICE_X75Y73         LUT4 (Prop_lut4_I3_O)        0.211    -0.506 r  U5/vc11[10]_i_5/O
                         net (fo=1, routed)           0.202    -0.304    U5/vc11[10]_i_5_n_0
    SLICE_X74Y74         LUT5 (Prop_lut5_I4_O)        0.097    -0.207 r  U5/vc11[10]_i_3/O
                         net (fo=11, routed)          0.443     0.235    U5/vc11[10]_i_3_n_0
    SLICE_X75Y74         LUT3 (Prop_lut3_I0_O)        0.097     0.332 r  U5/vc11[1]_i_1/O
                         net (fo=1, routed)           0.000     0.332    U5/vc11[1]_i_1_n_0
    SLICE_X75Y74         FDCE                                         r  U5/vc11_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_65mhz rise edge)
                                                     15.385    15.385 r  
    E3                   IBUF                         0.000    15.385 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          0.916    16.301    U4/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    10.911 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.146    U4/inst/clk_out1_clk_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.218 r  U4/inst/clkout1_buf/O
                         net (fo=23, routed)          1.196    13.414    U5/CLK
    SLICE_X75Y74         FDCE                                         r  U5/vc11_reg[1]/C
                         clock pessimism              0.320    13.733    
                         clock uncertainty           -0.132    13.601    
    SLICE_X75Y74         FDCE (Setup_fdce_C_D)        0.030    13.631    U5/vc11_reg[1]
  -------------------------------------------------------------------
                         required time                         13.631    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                 13.299    

Slack (MET) :             13.299ns  (required time - arrival time)
  Source:                 U5/vc11_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            U5/vc11_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_65mhz rise@15.385ns - clk_out1_clk_65mhz rise@0.000ns)
  Data Path Delay:        1.986ns  (logic 0.718ns (36.159%)  route 1.268ns (63.841%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.971ns = ( 13.414 - 15.385 ) 
    Source Clock Delay      (SCD):    -1.651ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          0.974     0.974    U4/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -4.320 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -3.023    U4/inst/clk_out1_clk_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.947 r  U4/inst/clkout1_buf/O
                         net (fo=23, routed)          1.296    -1.651    U5/CLK
    SLICE_X75Y74         FDCE                                         r  U5/vc11_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y74         FDCE (Prop_fdce_C_Q)         0.313    -1.338 r  U5/vc11_reg[3]/Q
                         net (fo=6, routed)           0.621    -0.717    U5/Q[2]
    SLICE_X75Y73         LUT4 (Prop_lut4_I3_O)        0.211    -0.506 r  U5/vc11[10]_i_5/O
                         net (fo=1, routed)           0.202    -0.304    U5/vc11[10]_i_5_n_0
    SLICE_X74Y74         LUT5 (Prop_lut5_I4_O)        0.097    -0.207 r  U5/vc11[10]_i_3/O
                         net (fo=11, routed)          0.445     0.237    U5/vc11[10]_i_3_n_0
    SLICE_X75Y74         LUT4 (Prop_lut4_I0_O)        0.097     0.334 r  U5/vc11[2]_i_1/O
                         net (fo=1, routed)           0.000     0.334    U5/vc11[2]_i_1_n_0
    SLICE_X75Y74         FDCE                                         r  U5/vc11_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_65mhz rise edge)
                                                     15.385    15.385 r  
    E3                   IBUF                         0.000    15.385 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          0.916    16.301    U4/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    10.911 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.146    U4/inst/clk_out1_clk_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.218 r  U4/inst/clkout1_buf/O
                         net (fo=23, routed)          1.196    13.414    U5/CLK
    SLICE_X75Y74         FDCE                                         r  U5/vc11_reg[2]/C
                         clock pessimism              0.320    13.733    
                         clock uncertainty           -0.132    13.601    
    SLICE_X75Y74         FDCE (Setup_fdce_C_D)        0.032    13.633    U5/vc11_reg[2]
  -------------------------------------------------------------------
                         required time                         13.633    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                 13.299    

Slack (MET) :             13.315ns  (required time - arrival time)
  Source:                 U5/vc11_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            U5/vc11_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_65mhz rise@15.385ns - clk_out1_clk_65mhz rise@0.000ns)
  Data Path Delay:        2.002ns  (logic 0.734ns (36.669%)  route 1.268ns (63.331%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.971ns = ( 13.414 - 15.385 ) 
    Source Clock Delay      (SCD):    -1.651ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          0.974     0.974    U4/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -4.320 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -3.023    U4/inst/clk_out1_clk_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.947 r  U4/inst/clkout1_buf/O
                         net (fo=23, routed)          1.296    -1.651    U5/CLK
    SLICE_X75Y74         FDCE                                         r  U5/vc11_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y74         FDCE (Prop_fdce_C_Q)         0.313    -1.338 r  U5/vc11_reg[3]/Q
                         net (fo=6, routed)           0.621    -0.717    U5/Q[2]
    SLICE_X75Y73         LUT4 (Prop_lut4_I3_O)        0.211    -0.506 r  U5/vc11[10]_i_5/O
                         net (fo=1, routed)           0.202    -0.304    U5/vc11[10]_i_5_n_0
    SLICE_X74Y74         LUT5 (Prop_lut5_I4_O)        0.097    -0.207 r  U5/vc11[10]_i_3/O
                         net (fo=11, routed)          0.445     0.237    U5/vc11[10]_i_3_n_0
    SLICE_X75Y74         LUT5 (Prop_lut5_I0_O)        0.113     0.350 r  U5/vc11[3]_i_1/O
                         net (fo=1, routed)           0.000     0.350    U5/vc11[3]_i_1_n_0
    SLICE_X75Y74         FDCE                                         r  U5/vc11_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_65mhz rise edge)
                                                     15.385    15.385 r  
    E3                   IBUF                         0.000    15.385 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          0.916    16.301    U4/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    10.911 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.146    U4/inst/clk_out1_clk_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.218 r  U4/inst/clkout1_buf/O
                         net (fo=23, routed)          1.196    13.414    U5/CLK
    SLICE_X75Y74         FDCE                                         r  U5/vc11_reg[3]/C
                         clock pessimism              0.320    13.733    
                         clock uncertainty           -0.132    13.601    
    SLICE_X75Y74         FDCE (Setup_fdce_C_D)        0.064    13.665    U5/vc11_reg[3]
  -------------------------------------------------------------------
                         required time                         13.665    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                 13.315    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 U5/hc11_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            U5/hc11_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_65mhz rise@0.000ns - clk_out1_clk_65mhz rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.186ns (69.184%)  route 0.083ns (30.816%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.259ns
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    U4/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    U4/inst/clk_out1_clk_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  U4/inst/clkout1_buf/O
                         net (fo=23, routed)          0.583    -0.831    U5/CLK
    SLICE_X72Y76         FDCE                                         r  U5/hc11_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.690 r  U5/hc11_reg[1]/Q
                         net (fo=6, routed)           0.083    -0.607    U5/hc11_reg[10]_0[1]
    SLICE_X73Y76         LUT6 (Prop_lut6_I3_O)        0.045    -0.562 r  U5/hc11[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.562    U5/hc11[4]_i_1_n_0
    SLICE_X73Y76         FDCE                                         r  U5/hc11_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    U4/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    U4/inst/clk_out1_clk_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  U4/inst/clkout1_buf/O
                         net (fo=23, routed)          0.852    -1.259    U5/CLK
    SLICE_X73Y76         FDCE                                         r  U5/hc11_reg[4]/C
                         clock pessimism              0.441    -0.818    
    SLICE_X73Y76         FDCE (Hold_fdce_C_D)         0.092    -0.726    U5/hc11_reg[4]
  -------------------------------------------------------------------
                         required time                          0.726    
                         arrival time                          -0.562    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 U5/hc11_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            U5/vsenable_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_65mhz rise@0.000ns - clk_out1_clk_65mhz rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.446%)  route 0.127ns (40.554%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.260ns
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    U4/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    U4/inst/clk_out1_clk_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  U4/inst/clkout1_buf/O
                         net (fo=23, routed)          0.582    -0.832    U5/CLK
    SLICE_X72Y75         FDCE                                         r  U5/hc11_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y75         FDCE (Prop_fdce_C_Q)         0.141    -0.691 f  U5/hc11_reg[6]/Q
                         net (fo=8, routed)           0.127    -0.564    U5/hc11_reg[10]_0[6]
    SLICE_X73Y75         LUT5 (Prop_lut5_I1_O)        0.045    -0.519 r  U5/vsenable_i_1__1/O
                         net (fo=1, routed)           0.000    -0.519    U5/vsenable_i_1__1_n_0
    SLICE_X73Y75         FDRE                                         r  U5/vsenable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    U4/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    U4/inst/clk_out1_clk_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  U4/inst/clkout1_buf/O
                         net (fo=23, routed)          0.851    -1.260    U5/CLK
    SLICE_X73Y75         FDRE                                         r  U5/vsenable_reg/C
                         clock pessimism              0.441    -0.819    
    SLICE_X73Y75         FDRE (Hold_fdre_C_D)         0.091    -0.728    U5/vsenable_reg
  -------------------------------------------------------------------
                         required time                          0.728    
                         arrival time                          -0.519    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 U5/hc11_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            U5/hc11_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_65mhz rise@0.000ns - clk_out1_clk_65mhz rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.480%)  route 0.143ns (43.520%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.260ns
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    U4/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    U4/inst/clk_out1_clk_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  U4/inst/clkout1_buf/O
                         net (fo=23, routed)          0.583    -0.831    U5/CLK
    SLICE_X72Y76         FDCE                                         r  U5/hc11_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.690 f  U5/hc11_reg[10]/Q
                         net (fo=6, routed)           0.143    -0.547    U5/hc11_reg[10]_0[10]
    SLICE_X72Y75         LUT6 (Prop_lut6_I3_O)        0.045    -0.502 r  U5/hc11[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.502    U5/hc11[8]_i_1_n_0
    SLICE_X72Y75         FDCE                                         r  U5/hc11_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    U4/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    U4/inst/clk_out1_clk_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  U4/inst/clkout1_buf/O
                         net (fo=23, routed)          0.851    -1.260    U5/CLK
    SLICE_X72Y75         FDCE                                         r  U5/hc11_reg[8]/C
                         clock pessimism              0.441    -0.819    
    SLICE_X72Y75         FDCE (Hold_fdce_C_D)         0.092    -0.727    U5/hc11_reg[8]
  -------------------------------------------------------------------
                         required time                          0.727    
                         arrival time                          -0.502    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 U5/hc11_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            U5/hc11_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_65mhz rise@0.000ns - clk_out1_clk_65mhz rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.225%)  route 0.145ns (43.775%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.259ns
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    U4/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    U4/inst/clk_out1_clk_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  U4/inst/clkout1_buf/O
                         net (fo=23, routed)          0.583    -0.831    U5/CLK
    SLICE_X72Y76         FDCE                                         r  U5/hc11_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.690 r  U5/hc11_reg[10]/Q
                         net (fo=6, routed)           0.145    -0.545    U5/hc11_reg[10]_0[10]
    SLICE_X72Y76         LUT6 (Prop_lut6_I5_O)        0.045    -0.500 r  U5/hc11[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.500    U5/hc11[10]_i_1_n_0
    SLICE_X72Y76         FDCE                                         r  U5/hc11_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    U4/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    U4/inst/clk_out1_clk_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  U4/inst/clkout1_buf/O
                         net (fo=23, routed)          0.852    -1.259    U5/CLK
    SLICE_X72Y76         FDCE                                         r  U5/hc11_reg[10]/C
                         clock pessimism              0.428    -0.831    
    SLICE_X72Y76         FDCE (Hold_fdce_C_D)         0.092    -0.739    U5/hc11_reg[10]
  -------------------------------------------------------------------
                         required time                          0.739    
                         arrival time                          -0.500    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U5/vc11_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            U5/vc11_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_65mhz rise@0.000ns - clk_out1_clk_65mhz rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.226ns (65.750%)  route 0.118ns (34.250%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.257ns
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    U4/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    U4/inst/clk_out1_clk_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  U4/inst/clkout1_buf/O
                         net (fo=23, routed)          0.584    -0.830    U5/CLK
    SLICE_X75Y74         FDCE                                         r  U5/vc11_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y74         FDCE (Prop_fdce_C_Q)         0.128    -0.702 r  U5/vc11_reg[3]/Q
                         net (fo=6, routed)           0.118    -0.584    U5/Q[2]
    SLICE_X75Y74         LUT6 (Prop_lut6_I1_O)        0.098    -0.486 r  U5/vc11[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.486    U5/vc11[4]_i_1_n_0
    SLICE_X75Y74         FDCE                                         r  U5/vc11_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    U4/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    U4/inst/clk_out1_clk_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  U4/inst/clkout1_buf/O
                         net (fo=23, routed)          0.854    -1.257    U5/CLK
    SLICE_X75Y74         FDCE                                         r  U5/vc11_reg[4]/C
                         clock pessimism              0.427    -0.830    
    SLICE_X75Y74         FDCE (Hold_fdce_C_D)         0.092    -0.738    U5/vc11_reg[4]
  -------------------------------------------------------------------
                         required time                          0.738    
                         arrival time                          -0.486    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 U5/vc11_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            U5/vc11_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_65mhz rise@0.000ns - clk_out1_clk_65mhz rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.190ns (50.979%)  route 0.183ns (49.021%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.257ns
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    U4/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    U4/inst/clk_out1_clk_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  U4/inst/clkout1_buf/O
                         net (fo=23, routed)          0.585    -0.829    U5/CLK
    SLICE_X75Y73         FDCE                                         r  U5/vc11_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y73         FDCE (Prop_fdce_C_Q)         0.141    -0.688 r  U5/vc11_reg[0]/Q
                         net (fo=8, routed)           0.183    -0.505    U5/DI[0]
    SLICE_X75Y74         LUT5 (Prop_lut5_I3_O)        0.049    -0.456 r  U5/vc11[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.456    U5/vc11[3]_i_1_n_0
    SLICE_X75Y74         FDCE                                         r  U5/vc11_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    U4/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    U4/inst/clk_out1_clk_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  U4/inst/clkout1_buf/O
                         net (fo=23, routed)          0.854    -1.257    U5/CLK
    SLICE_X75Y74         FDCE                                         r  U5/vc11_reg[3]/C
                         clock pessimism              0.440    -0.817    
    SLICE_X75Y74         FDCE (Hold_fdce_C_D)         0.107    -0.710    U5/vc11_reg[3]
  -------------------------------------------------------------------
                         required time                          0.710    
                         arrival time                          -0.456    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 U5/hc11_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            U5/hc11_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_65mhz rise@0.000ns - clk_out1_clk_65mhz rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.183ns (50.237%)  route 0.181ns (49.763%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.259ns
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    U4/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    U4/inst/clk_out1_clk_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  U4/inst/clkout1_buf/O
                         net (fo=23, routed)          0.583    -0.831    U5/CLK
    SLICE_X72Y76         FDCE                                         r  U5/hc11_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.690 r  U5/hc11_reg[2]/Q
                         net (fo=5, routed)           0.181    -0.509    U5/hc11_reg[10]_0[2]
    SLICE_X72Y76         LUT5 (Prop_lut5_I1_O)        0.042    -0.467 r  U5/hc11[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.467    U5/hc11[3]_i_1_n_0
    SLICE_X72Y76         FDCE                                         r  U5/hc11_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    U4/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    U4/inst/clk_out1_clk_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  U4/inst/clkout1_buf/O
                         net (fo=23, routed)          0.852    -1.259    U5/CLK
    SLICE_X72Y76         FDCE                                         r  U5/hc11_reg[3]/C
                         clock pessimism              0.428    -0.831    
    SLICE_X72Y76         FDCE (Hold_fdce_C_D)         0.107    -0.724    U5/hc11_reg[3]
  -------------------------------------------------------------------
                         required time                          0.724    
                         arrival time                          -0.467    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 U5/vc11_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            U5/vc11_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_65mhz rise@0.000ns - clk_out1_clk_65mhz rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.207ns (53.047%)  route 0.183ns (46.953%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.256ns
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    U4/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    U4/inst/clk_out1_clk_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  U4/inst/clkout1_buf/O
                         net (fo=23, routed)          0.585    -0.829    U5/CLK
    SLICE_X74Y73         FDCE                                         r  U5/vc11_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y73         FDCE (Prop_fdce_C_Q)         0.164    -0.665 r  U5/vc11_reg[6]/Q
                         net (fo=7, routed)           0.183    -0.482    U5/Q[5]
    SLICE_X74Y73         LUT5 (Prop_lut5_I1_O)        0.043    -0.439 r  U5/vc11[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.439    U5/vc11[8]_i_1_n_0
    SLICE_X74Y73         FDCE                                         r  U5/vc11_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    U4/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    U4/inst/clk_out1_clk_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  U4/inst/clkout1_buf/O
                         net (fo=23, routed)          0.855    -1.256    U5/CLK
    SLICE_X74Y73         FDCE                                         r  U5/vc11_reg[8]/C
                         clock pessimism              0.427    -0.829    
    SLICE_X74Y73         FDCE (Hold_fdce_C_D)         0.131    -0.698    U5/vc11_reg[8]
  -------------------------------------------------------------------
                         required time                          0.698    
                         arrival time                          -0.439    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 U5/vc11_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            U5/vc11_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_65mhz rise@0.000ns - clk_out1_clk_65mhz rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.809%)  route 0.166ns (47.191%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.256ns
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    U4/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    U4/inst/clk_out1_clk_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  U4/inst/clkout1_buf/O
                         net (fo=23, routed)          0.585    -0.829    U5/CLK
    SLICE_X75Y73         FDCE                                         r  U5/vc11_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y73         FDCE (Prop_fdce_C_Q)         0.141    -0.688 f  U5/vc11_reg[0]/Q
                         net (fo=8, routed)           0.166    -0.522    U5/DI[0]
    SLICE_X75Y73         LUT2 (Prop_lut2_I1_O)        0.045    -0.477 r  U5/vc11[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.477    U5/vc11[0]_i_1_n_0
    SLICE_X75Y73         FDCE                                         r  U5/vc11_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    U4/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    U4/inst/clk_out1_clk_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  U4/inst/clkout1_buf/O
                         net (fo=23, routed)          0.855    -1.256    U5/CLK
    SLICE_X75Y73         FDCE                                         r  U5/vc11_reg[0]/C
                         clock pessimism              0.427    -0.829    
    SLICE_X75Y73         FDCE (Hold_fdce_C_D)         0.091    -0.738    U5/vc11_reg[0]
  -------------------------------------------------------------------
                         required time                          0.738    
                         arrival time                          -0.477    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 U5/vc11_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            U5/vc11_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_65mhz rise@0.000ns - clk_out1_clk_65mhz rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.584%)  route 0.182ns (49.416%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.257ns
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    U4/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    U4/inst/clk_out1_clk_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  U4/inst/clkout1_buf/O
                         net (fo=23, routed)          0.585    -0.829    U5/CLK
    SLICE_X75Y73         FDCE                                         r  U5/vc11_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y73         FDCE (Prop_fdce_C_Q)         0.141    -0.688 r  U5/vc11_reg[0]/Q
                         net (fo=8, routed)           0.182    -0.506    U5/DI[0]
    SLICE_X75Y74         LUT3 (Prop_lut3_I1_O)        0.045    -0.461 r  U5/vc11[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.461    U5/vc11[1]_i_1_n_0
    SLICE_X75Y74         FDCE                                         r  U5/vc11_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    U4/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    U4/inst/clk_out1_clk_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  U4/inst/clkout1_buf/O
                         net (fo=23, routed)          0.854    -1.257    U5/CLK
    SLICE_X75Y74         FDCE                                         r  U5/vc11_reg[1]/C
                         clock pessimism              0.440    -0.817    
    SLICE_X75Y74         FDCE (Hold_fdce_C_D)         0.091    -0.726    U5/vc11_reg[1]
  -------------------------------------------------------------------
                         required time                          0.726    
                         arrival time                          -0.461    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_65mhz
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { U4/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         15.385      13.792     BUFGCTRL_X0Y16   U4/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         15.385      14.136     MMCME2_ADV_X1Y2  U4/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         15.385      14.385     SLICE_X73Y76     U5/hc11_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         15.385      14.385     SLICE_X72Y76     U5/hc11_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         15.385      14.385     SLICE_X72Y76     U5/hc11_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         15.385      14.385     SLICE_X72Y76     U5/hc11_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         15.385      14.385     SLICE_X72Y76     U5/hc11_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         15.385      14.385     SLICE_X73Y76     U5/hc11_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         15.385      14.385     SLICE_X73Y76     U5/hc11_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         15.385      14.385     SLICE_X72Y75     U5/hc11_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  U4/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X73Y76     U5/hc11_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X73Y76     U5/hc11_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X72Y76     U5/hc11_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X72Y76     U5/hc11_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X72Y76     U5/hc11_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X72Y76     U5/hc11_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X72Y76     U5/hc11_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X72Y76     U5/hc11_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X72Y76     U5/hc11_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X72Y76     U5/hc11_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X73Y76     U5/hc11_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X73Y76     U5/hc11_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X72Y76     U5/hc11_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X72Y76     U5/hc11_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X72Y76     U5/hc11_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X72Y76     U5/hc11_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X72Y76     U5/hc11_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X72Y76     U5/hc11_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X72Y76     U5/hc11_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X72Y76     U5/hc11_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_65mhz
  To Clock:  clkfbout_clk_65mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_65mhz
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { U4/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y17   U4/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  U4/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  U4/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  U4/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  U4/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.521ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.250ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.521ns  (required time - arrival time)
  Source:                 U1/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.233ns  (logic 1.467ns (34.655%)  route 2.766ns (65.345%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.300ns = ( 12.300 - 10.000 ) 
    Source Clock Delay      (SCD):    2.715ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          1.386     2.715    U1/CLK100MHZ
    SLICE_X88Y94         FDCE                                         r  U1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y94         FDCE (Prop_fdce_C_Q)         0.393     3.108 r  U1/q_reg[1]/Q
                         net (fo=1, routed)           1.342     4.451    U1/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     4.527 r  U1/out[0]_BUFG_inst/O
                         net (fo=102, routed)         1.424     5.951    U1/out_BUFG[0]
    SLICE_X88Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.499     6.450 r  U1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.450    U1/q_reg[0]_i_1_n_0
    SLICE_X88Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.542 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.542    U1/q_reg[4]_i_1_n_0
    SLICE_X88Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.634 r  U1/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.634    U1/q_reg[8]_i_1_n_0
    SLICE_X88Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.726 r  U1/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.726    U1/q_reg[12]_i_1_n_0
    SLICE_X88Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     6.949 r  U1/q_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.949    U1/q_reg[16]_i_1_n_6
    SLICE_X88Y98         FDCE                                         r  U1/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          1.037    12.300    U1/CLK100MHZ
    SLICE_X88Y98         FDCE                                         r  U1/q_reg[17]/C
                         clock pessimism              0.111    12.411    
                         clock uncertainty           -0.035    12.376    
    SLICE_X88Y98         FDCE (Setup_fdce_C_D)        0.094    12.470    U1/q_reg[17]
  -------------------------------------------------------------------
                         required time                         12.470    
                         arrival time                          -6.949    
  -------------------------------------------------------------------
                         slack                                  5.521    

Slack (MET) :             5.564ns  (required time - arrival time)
  Source:                 U1/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.190ns  (logic 1.424ns (33.984%)  route 2.766ns (66.016%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.300ns = ( 12.300 - 10.000 ) 
    Source Clock Delay      (SCD):    2.715ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          1.386     2.715    U1/CLK100MHZ
    SLICE_X88Y94         FDCE                                         r  U1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y94         FDCE (Prop_fdce_C_Q)         0.393     3.108 r  U1/q_reg[1]/Q
                         net (fo=1, routed)           1.342     4.451    U1/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     4.527 r  U1/out[0]_BUFG_inst/O
                         net (fo=102, routed)         1.424     5.951    U1/out_BUFG[0]
    SLICE_X88Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.499     6.450 r  U1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.450    U1/q_reg[0]_i_1_n_0
    SLICE_X88Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.542 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.542    U1/q_reg[4]_i_1_n_0
    SLICE_X88Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.634 r  U1/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.634    U1/q_reg[8]_i_1_n_0
    SLICE_X88Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.726 r  U1/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.726    U1/q_reg[12]_i_1_n_0
    SLICE_X88Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     6.906 r  U1/q_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.906    U1/q_reg[16]_i_1_n_5
    SLICE_X88Y98         FDCE                                         r  U1/q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          1.037    12.300    U1/CLK100MHZ
    SLICE_X88Y98         FDCE                                         r  U1/q_reg[18]/C
                         clock pessimism              0.111    12.411    
                         clock uncertainty           -0.035    12.376    
    SLICE_X88Y98         FDCE (Setup_fdce_C_D)        0.094    12.470    U1/q_reg[18]
  -------------------------------------------------------------------
                         required time                         12.470    
                         arrival time                          -6.906    
  -------------------------------------------------------------------
                         slack                                  5.564    

Slack (MET) :             5.587ns  (required time - arrival time)
  Source:                 U1/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.167ns  (logic 1.401ns (33.620%)  route 2.766ns (66.380%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.300ns = ( 12.300 - 10.000 ) 
    Source Clock Delay      (SCD):    2.715ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          1.386     2.715    U1/CLK100MHZ
    SLICE_X88Y94         FDCE                                         r  U1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y94         FDCE (Prop_fdce_C_Q)         0.393     3.108 r  U1/q_reg[1]/Q
                         net (fo=1, routed)           1.342     4.451    U1/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     4.527 r  U1/out[0]_BUFG_inst/O
                         net (fo=102, routed)         1.424     5.951    U1/out_BUFG[0]
    SLICE_X88Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.499     6.450 r  U1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.450    U1/q_reg[0]_i_1_n_0
    SLICE_X88Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.542 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.542    U1/q_reg[4]_i_1_n_0
    SLICE_X88Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.634 r  U1/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.634    U1/q_reg[8]_i_1_n_0
    SLICE_X88Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.726 r  U1/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.726    U1/q_reg[12]_i_1_n_0
    SLICE_X88Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     6.883 r  U1/q_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.883    U1/q_reg[16]_i_1_n_7
    SLICE_X88Y98         FDCE                                         r  U1/q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          1.037    12.300    U1/CLK100MHZ
    SLICE_X88Y98         FDCE                                         r  U1/q_reg[16]/C
                         clock pessimism              0.111    12.411    
                         clock uncertainty           -0.035    12.376    
    SLICE_X88Y98         FDCE (Setup_fdce_C_D)        0.094    12.470    U1/q_reg[16]
  -------------------------------------------------------------------
                         required time                         12.470    
                         arrival time                          -6.883    
  -------------------------------------------------------------------
                         slack                                  5.587    

Slack (MET) :             5.653ns  (required time - arrival time)
  Source:                 U1/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 1.389ns (33.428%)  route 2.766ns (66.572%))
  Logic Levels:           5  (BUFG=1 CARRY4=4)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.259ns = ( 12.259 - 10.000 ) 
    Source Clock Delay      (SCD):    2.715ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          1.386     2.715    U1/CLK100MHZ
    SLICE_X88Y94         FDCE                                         r  U1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y94         FDCE (Prop_fdce_C_Q)         0.393     3.108 r  U1/q_reg[1]/Q
                         net (fo=1, routed)           1.342     4.451    U1/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     4.527 r  U1/out[0]_BUFG_inst/O
                         net (fo=102, routed)         1.424     5.951    U1/out_BUFG[0]
    SLICE_X88Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.499     6.450 r  U1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.450    U1/q_reg[0]_i_1_n_0
    SLICE_X88Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.542 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.542    U1/q_reg[4]_i_1_n_0
    SLICE_X88Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.634 r  U1/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.634    U1/q_reg[8]_i_1_n_0
    SLICE_X88Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     6.871 r  U1/q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.871    U1/q_reg[12]_i_1_n_4
    SLICE_X88Y97         FDCE                                         r  U1/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          0.997    12.259    U1/CLK100MHZ
    SLICE_X88Y97         FDCE                                         r  U1/q_reg[15]/C
                         clock pessimism              0.205    12.465    
                         clock uncertainty           -0.035    12.429    
    SLICE_X88Y97         FDCE (Setup_fdce_C_D)        0.094    12.523    U1/q_reg[15]
  -------------------------------------------------------------------
                         required time                         12.523    
                         arrival time                          -6.871    
  -------------------------------------------------------------------
                         slack                                  5.653    

Slack (MET) :             5.667ns  (required time - arrival time)
  Source:                 U1/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.141ns  (logic 1.375ns (33.203%)  route 2.766ns (66.797%))
  Logic Levels:           5  (BUFG=1 CARRY4=4)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.259ns = ( 12.259 - 10.000 ) 
    Source Clock Delay      (SCD):    2.715ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          1.386     2.715    U1/CLK100MHZ
    SLICE_X88Y94         FDCE                                         r  U1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y94         FDCE (Prop_fdce_C_Q)         0.393     3.108 r  U1/q_reg[1]/Q
                         net (fo=1, routed)           1.342     4.451    U1/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     4.527 r  U1/out[0]_BUFG_inst/O
                         net (fo=102, routed)         1.424     5.951    U1/out_BUFG[0]
    SLICE_X88Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.499     6.450 r  U1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.450    U1/q_reg[0]_i_1_n_0
    SLICE_X88Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.542 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.542    U1/q_reg[4]_i_1_n_0
    SLICE_X88Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.634 r  U1/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.634    U1/q_reg[8]_i_1_n_0
    SLICE_X88Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     6.857 r  U1/q_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.857    U1/q_reg[12]_i_1_n_6
    SLICE_X88Y97         FDCE                                         r  U1/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          0.997    12.259    U1/CLK100MHZ
    SLICE_X88Y97         FDCE                                         r  U1/q_reg[13]/C
                         clock pessimism              0.205    12.465    
                         clock uncertainty           -0.035    12.429    
    SLICE_X88Y97         FDCE (Setup_fdce_C_D)        0.094    12.523    U1/q_reg[13]
  -------------------------------------------------------------------
                         required time                         12.523    
                         arrival time                          -6.857    
  -------------------------------------------------------------------
                         slack                                  5.667    

Slack (MET) :             5.710ns  (required time - arrival time)
  Source:                 U1/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 1.332ns (32.502%)  route 2.766ns (67.498%))
  Logic Levels:           5  (BUFG=1 CARRY4=4)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.259ns = ( 12.259 - 10.000 ) 
    Source Clock Delay      (SCD):    2.715ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          1.386     2.715    U1/CLK100MHZ
    SLICE_X88Y94         FDCE                                         r  U1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y94         FDCE (Prop_fdce_C_Q)         0.393     3.108 r  U1/q_reg[1]/Q
                         net (fo=1, routed)           1.342     4.451    U1/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     4.527 r  U1/out[0]_BUFG_inst/O
                         net (fo=102, routed)         1.424     5.951    U1/out_BUFG[0]
    SLICE_X88Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.499     6.450 r  U1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.450    U1/q_reg[0]_i_1_n_0
    SLICE_X88Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.542 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.542    U1/q_reg[4]_i_1_n_0
    SLICE_X88Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.634 r  U1/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.634    U1/q_reg[8]_i_1_n_0
    SLICE_X88Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     6.814 r  U1/q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.814    U1/q_reg[12]_i_1_n_5
    SLICE_X88Y97         FDCE                                         r  U1/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          0.997    12.259    U1/CLK100MHZ
    SLICE_X88Y97         FDCE                                         r  U1/q_reg[14]/C
                         clock pessimism              0.205    12.465    
                         clock uncertainty           -0.035    12.429    
    SLICE_X88Y97         FDCE (Setup_fdce_C_D)        0.094    12.523    U1/q_reg[14]
  -------------------------------------------------------------------
                         required time                         12.523    
                         arrival time                          -6.814    
  -------------------------------------------------------------------
                         slack                                  5.710    

Slack (MET) :             5.733ns  (required time - arrival time)
  Source:                 U1/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.075ns  (logic 1.309ns (32.121%)  route 2.766ns (67.879%))
  Logic Levels:           5  (BUFG=1 CARRY4=4)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.259ns = ( 12.259 - 10.000 ) 
    Source Clock Delay      (SCD):    2.715ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          1.386     2.715    U1/CLK100MHZ
    SLICE_X88Y94         FDCE                                         r  U1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y94         FDCE (Prop_fdce_C_Q)         0.393     3.108 r  U1/q_reg[1]/Q
                         net (fo=1, routed)           1.342     4.451    U1/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     4.527 r  U1/out[0]_BUFG_inst/O
                         net (fo=102, routed)         1.424     5.951    U1/out_BUFG[0]
    SLICE_X88Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.499     6.450 r  U1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.450    U1/q_reg[0]_i_1_n_0
    SLICE_X88Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.542 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.542    U1/q_reg[4]_i_1_n_0
    SLICE_X88Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.634 r  U1/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.634    U1/q_reg[8]_i_1_n_0
    SLICE_X88Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     6.791 r  U1/q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.791    U1/q_reg[12]_i_1_n_7
    SLICE_X88Y97         FDCE                                         r  U1/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          0.997    12.259    U1/CLK100MHZ
    SLICE_X88Y97         FDCE                                         r  U1/q_reg[12]/C
                         clock pessimism              0.205    12.465    
                         clock uncertainty           -0.035    12.429    
    SLICE_X88Y97         FDCE (Setup_fdce_C_D)        0.094    12.523    U1/q_reg[12]
  -------------------------------------------------------------------
                         required time                         12.523    
                         arrival time                          -6.791    
  -------------------------------------------------------------------
                         slack                                  5.733    

Slack (MET) :             5.826ns  (required time - arrival time)
  Source:                 U1/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 1.297ns (31.921%)  route 2.766ns (68.079%))
  Logic Levels:           4  (BUFG=1 CARRY4=3)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.341ns = ( 12.341 - 10.000 ) 
    Source Clock Delay      (SCD):    2.715ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          1.386     2.715    U1/CLK100MHZ
    SLICE_X88Y94         FDCE                                         r  U1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y94         FDCE (Prop_fdce_C_Q)         0.393     3.108 r  U1/q_reg[1]/Q
                         net (fo=1, routed)           1.342     4.451    U1/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     4.527 r  U1/out[0]_BUFG_inst/O
                         net (fo=102, routed)         1.424     5.951    U1/out_BUFG[0]
    SLICE_X88Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.499     6.450 r  U1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.450    U1/q_reg[0]_i_1_n_0
    SLICE_X88Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.542 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.542    U1/q_reg[4]_i_1_n_0
    SLICE_X88Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     6.779 r  U1/q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.779    U1/q_reg[8]_i_1_n_4
    SLICE_X88Y96         FDCE                                         r  U1/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          1.078    12.341    U1/CLK100MHZ
    SLICE_X88Y96         FDCE                                         r  U1/q_reg[11]/C
                         clock pessimism              0.205    12.546    
                         clock uncertainty           -0.035    12.510    
    SLICE_X88Y96         FDCE (Setup_fdce_C_D)        0.094    12.604    U1/q_reg[11]
  -------------------------------------------------------------------
                         required time                         12.604    
                         arrival time                          -6.779    
  -------------------------------------------------------------------
                         slack                                  5.826    

Slack (MET) :             5.840ns  (required time - arrival time)
  Source:                 U1/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.049ns  (logic 1.283ns (31.686%)  route 2.766ns (68.314%))
  Logic Levels:           4  (BUFG=1 CARRY4=3)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.341ns = ( 12.341 - 10.000 ) 
    Source Clock Delay      (SCD):    2.715ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          1.386     2.715    U1/CLK100MHZ
    SLICE_X88Y94         FDCE                                         r  U1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y94         FDCE (Prop_fdce_C_Q)         0.393     3.108 r  U1/q_reg[1]/Q
                         net (fo=1, routed)           1.342     4.451    U1/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     4.527 r  U1/out[0]_BUFG_inst/O
                         net (fo=102, routed)         1.424     5.951    U1/out_BUFG[0]
    SLICE_X88Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.499     6.450 r  U1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.450    U1/q_reg[0]_i_1_n_0
    SLICE_X88Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.542 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.542    U1/q_reg[4]_i_1_n_0
    SLICE_X88Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     6.765 r  U1/q_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.765    U1/q_reg[8]_i_1_n_6
    SLICE_X88Y96         FDCE                                         r  U1/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          1.078    12.341    U1/CLK100MHZ
    SLICE_X88Y96         FDCE                                         r  U1/q_reg[9]/C
                         clock pessimism              0.205    12.546    
                         clock uncertainty           -0.035    12.510    
    SLICE_X88Y96         FDCE (Setup_fdce_C_D)        0.094    12.604    U1/q_reg[9]
  -------------------------------------------------------------------
                         required time                         12.604    
                         arrival time                          -6.765    
  -------------------------------------------------------------------
                         slack                                  5.840    

Slack (MET) :             5.883ns  (required time - arrival time)
  Source:                 U1/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.006ns  (logic 1.240ns (30.952%)  route 2.766ns (69.048%))
  Logic Levels:           4  (BUFG=1 CARRY4=3)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.341ns = ( 12.341 - 10.000 ) 
    Source Clock Delay      (SCD):    2.715ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          1.386     2.715    U1/CLK100MHZ
    SLICE_X88Y94         FDCE                                         r  U1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y94         FDCE (Prop_fdce_C_Q)         0.393     3.108 r  U1/q_reg[1]/Q
                         net (fo=1, routed)           1.342     4.451    U1/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     4.527 r  U1/out[0]_BUFG_inst/O
                         net (fo=102, routed)         1.424     5.951    U1/out_BUFG[0]
    SLICE_X88Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.499     6.450 r  U1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.450    U1/q_reg[0]_i_1_n_0
    SLICE_X88Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.542 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.542    U1/q_reg[4]_i_1_n_0
    SLICE_X88Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     6.722 r  U1/q_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.722    U1/q_reg[8]_i_1_n_5
    SLICE_X88Y96         FDCE                                         r  U1/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          1.078    12.341    U1/CLK100MHZ
    SLICE_X88Y96         FDCE                                         r  U1/q_reg[10]/C
                         clock pessimism              0.205    12.546    
                         clock uncertainty           -0.035    12.510    
    SLICE_X88Y96         FDCE (Setup_fdce_C_D)        0.094    12.604    U1/q_reg[10]
  -------------------------------------------------------------------
                         required time                         12.604    
                         arrival time                          -6.722    
  -------------------------------------------------------------------
                         slack                                  5.883    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 U1/q_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.274ns (71.266%)  route 0.110ns (28.734%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.308ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          0.713     0.962    U1/CLK100MHZ
    SLICE_X88Y96         FDCE                                         r  U1/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y96         FDCE (Prop_fdce_C_Q)         0.164     1.126 r  U1/q_reg[10]/Q
                         net (fo=1, routed)           0.110     1.237    U1/q_reg_n_0_[10]
    SLICE_X88Y96         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.347 r  U1/q_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.347    U1/q_reg[8]_i_1_n_5
    SLICE_X88Y96         FDCE                                         r  U1/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          0.833     1.270    U1/CLK100MHZ
    SLICE_X88Y96         FDCE                                         r  U1/q_reg[10]/C
                         clock pessimism             -0.308     0.962    
    SLICE_X88Y96         FDCE (Hold_fdce_C_D)         0.134     1.096    U1/q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 U1/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.274ns (71.266%)  route 0.110ns (28.734%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.347ns
    Source Clock Delay      (SCD):    1.029ns
    Clock Pessimism Removal (CPR):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          0.780     1.029    U1/CLK100MHZ
    SLICE_X88Y94         FDCE                                         r  U1/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y94         FDCE (Prop_fdce_C_Q)         0.164     1.193 r  U1/q_reg[2]/Q
                         net (fo=1, routed)           0.110     1.304    U1/q_reg_n_0_[2]
    SLICE_X88Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.414 r  U1/q_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.414    U1/q_reg[0]_i_1_n_5
    SLICE_X88Y94         FDCE                                         r  U1/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          0.910     1.347    U1/CLK100MHZ
    SLICE_X88Y94         FDCE                                         r  U1/q_reg[2]/C
                         clock pessimism             -0.318     1.029    
    SLICE_X88Y94         FDCE (Hold_fdce_C_D)         0.134     1.163    U1/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           1.414    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 U1/q_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.274ns (71.266%)  route 0.110ns (28.734%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          0.661     0.910    U1/CLK100MHZ
    SLICE_X88Y97         FDCE                                         r  U1/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y97         FDCE (Prop_fdce_C_Q)         0.164     1.074 r  U1/q_reg[14]/Q
                         net (fo=1, routed)           0.110     1.185    U1/q_reg_n_0_[14]
    SLICE_X88Y97         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.295 r  U1/q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.295    U1/q_reg[12]_i_1_n_5
    SLICE_X88Y97         FDCE                                         r  U1/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          0.771     1.208    U1/CLK100MHZ
    SLICE_X88Y97         FDCE                                         r  U1/q_reg[14]/C
                         clock pessimism             -0.298     0.910    
    SLICE_X88Y97         FDCE (Hold_fdce_C_D)         0.134     1.044    U1/q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 U1/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.274ns (71.266%)  route 0.110ns (28.734%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.285ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.308ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          0.727     0.977    U1/CLK100MHZ
    SLICE_X88Y95         FDCE                                         r  U1/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y95         FDCE (Prop_fdce_C_Q)         0.164     1.141 r  U1/q_reg[6]/Q
                         net (fo=1, routed)           0.110     1.252    U1/q_reg_n_0_[6]
    SLICE_X88Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.362 r  U1/q_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.362    U1/q_reg[4]_i_1_n_5
    SLICE_X88Y95         FDCE                                         r  U1/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          0.847     1.285    U1/CLK100MHZ
    SLICE_X88Y95         FDCE                                         r  U1/q_reg[6]/C
                         clock pessimism             -0.308     0.977    
    SLICE_X88Y95         FDCE (Hold_fdce_C_D)         0.134     1.111    U1/q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.362    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U1/q_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.373ns (77.149%)  route 0.110ns (22.850%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          0.661     0.910    U1/CLK100MHZ
    SLICE_X88Y97         FDCE                                         r  U1/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y97         FDCE (Prop_fdce_C_Q)         0.164     1.074 r  U1/q_reg[14]/Q
                         net (fo=1, routed)           0.110     1.185    U1/q_reg_n_0_[14]
    SLICE_X88Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.341 r  U1/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.341    U1/q_reg[12]_i_1_n_0
    SLICE_X88Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.394 r  U1/q_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.394    U1/q_reg[16]_i_1_n_7
    SLICE_X88Y98         FDCE                                         r  U1/q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          0.789     1.227    U1/CLK100MHZ
    SLICE_X88Y98         FDCE                                         r  U1/q_reg[16]/C
                         clock pessimism             -0.219     1.008    
    SLICE_X88Y98         FDCE (Hold_fdce_C_D)         0.134     1.142    U1/q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.142    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 U1/q_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.386ns (77.748%)  route 0.110ns (22.252%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          0.661     0.910    U1/CLK100MHZ
    SLICE_X88Y97         FDCE                                         r  U1/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y97         FDCE (Prop_fdce_C_Q)         0.164     1.074 r  U1/q_reg[14]/Q
                         net (fo=1, routed)           0.110     1.185    U1/q_reg_n_0_[14]
    SLICE_X88Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.341 r  U1/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.341    U1/q_reg[12]_i_1_n_0
    SLICE_X88Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.407 r  U1/q_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.407    U1/q_reg[16]_i_1_n_5
    SLICE_X88Y98         FDCE                                         r  U1/q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          0.789     1.227    U1/CLK100MHZ
    SLICE_X88Y98         FDCE                                         r  U1/q_reg[18]/C
                         clock pessimism             -0.219     1.008    
    SLICE_X88Y98         FDCE (Hold_fdce_C_D)         0.134     1.142    U1/q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.142    
                         arrival time                           1.407    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 U1/q_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.310ns (73.726%)  route 0.110ns (26.274%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.308ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          0.713     0.962    U1/CLK100MHZ
    SLICE_X88Y96         FDCE                                         r  U1/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y96         FDCE (Prop_fdce_C_Q)         0.164     1.126 r  U1/q_reg[10]/Q
                         net (fo=1, routed)           0.110     1.237    U1/q_reg_n_0_[10]
    SLICE_X88Y96         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.383 r  U1/q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.383    U1/q_reg[8]_i_1_n_4
    SLICE_X88Y96         FDCE                                         r  U1/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          0.833     1.270    U1/CLK100MHZ
    SLICE_X88Y96         FDCE                                         r  U1/q_reg[11]/C
                         clock pessimism             -0.308     0.962    
    SLICE_X88Y96         FDCE (Hold_fdce_C_D)         0.134     1.096    U1/q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 U1/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.310ns (73.726%)  route 0.110ns (26.274%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.347ns
    Source Clock Delay      (SCD):    1.029ns
    Clock Pessimism Removal (CPR):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          0.780     1.029    U1/CLK100MHZ
    SLICE_X88Y94         FDCE                                         r  U1/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y94         FDCE (Prop_fdce_C_Q)         0.164     1.193 r  U1/q_reg[2]/Q
                         net (fo=1, routed)           0.110     1.304    U1/q_reg_n_0_[2]
    SLICE_X88Y94         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.450 r  U1/q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.450    U1/q_reg[0]_i_1_n_4
    SLICE_X88Y94         FDCE                                         r  U1/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          0.910     1.347    U1/CLK100MHZ
    SLICE_X88Y94         FDCE                                         r  U1/q_reg[3]/C
                         clock pessimism             -0.318     1.029    
    SLICE_X88Y94         FDCE (Hold_fdce_C_D)         0.134     1.163    U1/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           1.450    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 U1/q_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.310ns (73.726%)  route 0.110ns (26.274%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          0.661     0.910    U1/CLK100MHZ
    SLICE_X88Y97         FDCE                                         r  U1/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y97         FDCE (Prop_fdce_C_Q)         0.164     1.074 r  U1/q_reg[14]/Q
                         net (fo=1, routed)           0.110     1.185    U1/q_reg_n_0_[14]
    SLICE_X88Y97         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.331 r  U1/q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.331    U1/q_reg[12]_i_1_n_4
    SLICE_X88Y97         FDCE                                         r  U1/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          0.771     1.208    U1/CLK100MHZ
    SLICE_X88Y97         FDCE                                         r  U1/q_reg[15]/C
                         clock pessimism             -0.298     0.910    
    SLICE_X88Y97         FDCE (Hold_fdce_C_D)         0.134     1.044    U1/q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 U1/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.310ns (73.726%)  route 0.110ns (26.274%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.285ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.308ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          0.727     0.977    U1/CLK100MHZ
    SLICE_X88Y95         FDCE                                         r  U1/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y95         FDCE (Prop_fdce_C_Q)         0.164     1.141 r  U1/q_reg[6]/Q
                         net (fo=1, routed)           0.110     1.252    U1/q_reg_n_0_[6]
    SLICE_X88Y95         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.398 r  U1/q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.398    U1/q_reg[4]_i_1_n_4
    SLICE_X88Y95         FDCE                                         r  U1/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=21, routed)          0.847     1.285    U1/CLK100MHZ
    SLICE_X88Y95         FDCE                                         r  U1/q_reg[7]/C
                         clock pessimism             -0.308     0.977    
    SLICE_X88Y95         FDCE (Hold_fdce_C_D)         0.134     1.111    U1/q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.398    
  -------------------------------------------------------------------
                         slack                                  0.286    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X88Y94  U1/q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X88Y96  U1/q_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X88Y96  U1/q_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X88Y97  U1/q_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X88Y97  U1/q_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X88Y97  U1/q_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X88Y97  U1/q_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X88Y98  U1/q_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X88Y98  U1/q_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X88Y98  U1/q_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y98  U1/q_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y98  U1/q_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y98  U1/q_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y98  U1/q_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y98  U1/q_reg[18]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y98  U1/q_reg[18]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y96  U1/q_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y96  U1/q_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y95  U1/q_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y95  U1/q_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y96  U1/q_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y96  U1/q_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y97  U1/q_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y97  U1/q_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y97  U1/q_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y97  U1/q_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y98  U1/q_reg[16]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y98  U1/q_reg[17]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y98  U1/q_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y96  U1/q_reg[8]/C



