

================================================================
== Vivado HLS Report for 'sqrt_CORDIC'
================================================================
* Date:           Fri Nov 10 14:51:58 2017

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        sqrt_CORDIC
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu19eg-ffve1924-3-e-es2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.65|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2007001|  2007001|  2007002|  2007002|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +-----------------------+-------------+------+------+------+------+---------+
        |                       |             |   Latency   |   Interval  | Pipeline|
        |        Instance       |    Module   |  min |  max |  min |  max |   Type  |
        +-----------------------+-------------+------+------+------+------+---------+
        |grp_cordic_base_fu_66  |cordic_base  |  2002|  2002|  2002|  2002|   none  |
        +-----------------------+-------------+------+------+------+------+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  2007000|  2007000|      2007|          -|          -|  1000|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+--------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+-----------------+---------+-------+---------+--------+-----+
|DSP              |        -|      -|        -|       -|    -|
|Expression       |        -|      -|        0|      82|    -|
|FIFO             |        -|      -|        -|       -|    -|
|Instance         |        -|      0|      625|     911|    -|
|Memory           |        -|      -|        -|       -|    -|
|Multiplexer      |        -|      -|        -|      56|    -|
|Register         |        -|      -|       94|       -|    -|
+-----------------+---------+-------+---------+--------+-----+
|Total            |        0|      0|      719|    1049|    0|
+-----------------+---------+-------+---------+--------+-----+
|Available        |     1968|   1968|  1045440|  522720|  128|
+-----------------+---------+-------+---------+--------+-----+
|Utilization (%)  |        0|      0|    ~0   |   ~0   |    0|
+-----------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |grp_cordic_base_fu_66    |cordic_base           |        0|      0|  497|  574|
    |sqrt_CORDIC_uitofbkb_U2  |sqrt_CORDIC_uitofbkb  |        0|      0|  128|  337|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|      0|  625|  911|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+-------+---+----+------------+------------+
    |   Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+-------+---+----+------------+------------+
    |exp_V_2_fu_123_p2  |     +    |      0|  0|  15|           6|           8|
    |i_1_fu_80_p2       |     +    |      0|  0|  17|          10|           1|
    |exitcond_fu_74_p2  |   icmp   |      0|  0|   5|          10|           6|
    |tmp_3_fu_99_p2     |   icmp   |      0|  0|  13|          25|           1|
    |returnValue_din    |  select  |      0|  0|  32|           1|           1|
    +-------------------+----------+-------+---+----+------------+------------+
    |Total              |          |      0|  0|  82|          52|          17|
    +-------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  38|          7|    1|          7|
    |i_reg_55           |   9|          2|   10|         20|
    |returnValue_blk_n  |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  56|         11|   12|         29|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                              |   6|   0|    6|          0|
    |ap_reg_grp_cordic_base_fu_66_ap_start  |   1|   0|    1|          0|
    |exp_V_reg_184                          |   8|   0|    8|          0|
    |i_1_reg_154                            |  10|   0|   10|          0|
    |i_reg_55                               |  10|   0|   10|          0|
    |input_in_V_reg_159                     |   1|   0|   48|         47|
    |output_out_V_reg_164                   |  25|   0|   25|          0|
    |res_V_1_reg_179                        |  32|   0|   32|          0|
    |tmp_3_reg_169                          |   1|   0|    1|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  |  94|   0|  141|         47|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs |  sqrt_CORDIC | return value |
|ap_rst              |  in |    1| ap_ctrl_hs |  sqrt_CORDIC | return value |
|ap_start            |  in |    1| ap_ctrl_hs |  sqrt_CORDIC | return value |
|ap_done             | out |    1| ap_ctrl_hs |  sqrt_CORDIC | return value |
|ap_idle             | out |    1| ap_ctrl_hs |  sqrt_CORDIC | return value |
|ap_ready            | out |    1| ap_ctrl_hs |  sqrt_CORDIC | return value |
|returnValue_din     | out |   32|   ap_fifo  |  returnValue |    pointer   |
|returnValue_full_n  |  in |    1|   ap_fifo  |  returnValue |    pointer   |
|returnValue_write   | out |    1|   ap_fifo  |  returnValue |    pointer   |
+--------------------+-----+-----+------------+--------------+--------------+

