# Embedded System: Cache Design


- Dario Ferrari - 900275
- Andrea Mazzeo - 895579

This is the project of a Cache Controller which is MSI compliant. 
See the Report.pdf for the details.

- cacheController.v is the controller design written in verilog.
- mor1kx_int_tb.v is the test bench used to simulate the design.