
---------- Begin Simulation Statistics ----------
final_tick                               2542168574500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 233010                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740740                       # Number of bytes of host memory used
host_op_rate                                   233009                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.03                       # Real time elapsed on the host
host_tick_rate                              674474825                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4200435                       # Number of instructions simulated
sim_ops                                       4200435                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012159                       # Number of seconds simulated
sim_ticks                                 12158729500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             50.347728                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  373053                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               740953                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2660                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            111033                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            947003                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              31590                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          208729                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           177139                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1150039                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   70872                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        29340                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4200435                       # Number of instructions committed
system.cpu.committedOps                       4200435                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.786039                       # CPI: cycles per instruction
system.cpu.discardedOps                        301844                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   618373                       # DTB accesses
system.cpu.dtb.data_acv                           132                       # DTB access violations
system.cpu.dtb.data_hits                      1477997                       # DTB hits
system.cpu.dtb.data_misses                       8195                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   416203                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       873488                       # DTB read hits
system.cpu.dtb.read_misses                       7365                       # DTB read misses
system.cpu.dtb.write_accesses                  202170                       # DTB write accesses
system.cpu.dtb.write_acv                           89                       # DTB write access violations
system.cpu.dtb.write_hits                      604509                       # DTB write hits
system.cpu.dtb.write_misses                       830                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18229                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3668020                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1151242                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           684647                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17085368                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.172830                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  988617                       # ITB accesses
system.cpu.itb.fetch_acv                          470                       # ITB acv
system.cpu.itb.fetch_hits                      982848                       # ITB hits
system.cpu.itb.fetch_misses                      5769                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.40%      9.40% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.81% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4238     69.43%     79.24% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.06% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.13% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.18% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.70%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6104                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14448                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2438     47.31%     47.31% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.41% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.66% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2697     52.34%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5153                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2425     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2425     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4868                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11206042500     92.13%     92.13% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 8905500      0.07%     92.21% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19700000      0.16%     92.37% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               928357000      7.63%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12163005000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994668                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.899147                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.944692                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 872                      
system.cpu.kern.mode_good::user                   872                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 872                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.592794                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.744345                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8197853500     67.40%     67.40% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3965152500     32.60%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24303880                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85462      2.03%      2.03% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2543993     60.56%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::MemRead                 840404     20.01%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                593285     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104952      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4200435                       # Class of committed instruction
system.cpu.quiesceCycles                        13579                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7218512                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          428                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158207                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318019                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542168574500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542168574500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22892459                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22892459                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22892459                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22892459                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117397.225641                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117397.225641                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117397.225641                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117397.225641                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13133482                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13133482                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13133482                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13133482                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67351.189744                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67351.189744                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67351.189744                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67351.189744                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22542962                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22542962                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117411.260417                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117411.260417                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12933985                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12933985                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67364.505208                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67364.505208                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542168574500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.287481                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539669272000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.287481                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205468                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205468                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542168574500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             130772                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34896                       # Transaction distribution
system.membus.trans_dist::WritebackClean        88766                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34523                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28959                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28959                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89356                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41311                       # Transaction distribution
system.membus.trans_dist::BadAddressError            3                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       267414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       267414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209784                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210206                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 477994                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11395712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11395712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6718976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6719417                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18126393                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               67                       # Total snoops (count)
system.membus.snoopTraffic                       4288                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160042                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002681                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.051705                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159613     99.73%     99.73% # Request fanout histogram
system.membus.snoop_fanout::1                     429      0.27%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160042                       # Request fanout histogram
system.membus.reqLayer0.occupancy              355000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           836039526                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                4000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378056750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542168574500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          473837000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542168574500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542168574500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542168574500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542168574500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542168574500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542168574500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542168574500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542168574500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542168574500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542168574500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542168574500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542168574500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542168574500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542168574500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542168574500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542168574500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542168574500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542168574500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542168574500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542168574500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542168574500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542168574500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542168574500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542168574500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542168574500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542168574500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542168574500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542168574500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5714688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4496896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10211584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5714688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5714688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2233344                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2233344                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89292                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70264                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159556                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34896                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34896                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         470007002                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         369849169                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             839856171                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    470007002                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        470007002                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      183682349                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183682349                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      183682349                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        470007002                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        369849169                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1023538520                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121493.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79524.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69748.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000179682750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7483                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7483                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              414223                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114113                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159556                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123452                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159556                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123452                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10284                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1959                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8965                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6651                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10378                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8727                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10096                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8857                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11935                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9385                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13789                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5600                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7332                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4463                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8097                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7869                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9821                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7620                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7014                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5473                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5776                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.72                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2042876500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  746360000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4841726500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13685.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32435.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105604                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   81981                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.75                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.48                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159556                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123452                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136850                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12111                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     311                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83146                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.373704                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.191737                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.621915                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35236     42.38%     42.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24742     29.76%     72.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10141     12.20%     84.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4706      5.66%     89.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2426      2.92%     92.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1528      1.84%     94.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          970      1.17%     95.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          582      0.70%     96.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2815      3.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83146                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7483                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.947481                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.373636                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.491539                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1345     17.97%     17.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5651     75.52%     93.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           295      3.94%     97.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            87      1.16%     98.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            40      0.53%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            28      0.37%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           12      0.16%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            8      0.11%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            6      0.08%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            6      0.08%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7483                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7483                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.233062                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.218156                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.728202                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6703     89.58%     89.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               87      1.16%     90.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              480      6.41%     97.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              164      2.19%     99.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               46      0.61%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7483                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9553408                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  658176                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7774208                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10211584                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7900928                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       785.72                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       639.39                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    839.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    649.82                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12158724500                       # Total gap between requests
system.mem_ctrls.avgGap                      42962.48                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5089536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4463872                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7774208                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 418591103.618186414242                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 367133095.608385741711                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 639393120.802629947662                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89292                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70264                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123452                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2581299000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2260427500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 298588221000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28908.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32170.49                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2418658.43                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            319108020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            169587165                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           567922740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          314369280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     959453040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5297078970                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        208254240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7835773455                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.456598                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    488123500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    405860000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11264746000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            274647240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            145951905                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           497879340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          319714560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     959453040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5252367600                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        245905920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7695919605                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.954258                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    584274500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    405860000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11168595000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542168574500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                51000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy              996459                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              138500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              140000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12151529500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542168574500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1706649                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1706649                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1706649                       # number of overall hits
system.cpu.icache.overall_hits::total         1706649                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89357                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89357                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89357                       # number of overall misses
system.cpu.icache.overall_misses::total         89357                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5505993000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5505993000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5505993000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5505993000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1796006                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1796006                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1796006                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1796006                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049753                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049753                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049753                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049753                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61617.925848                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61617.925848                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61617.925848                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61617.925848                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        88766                       # number of writebacks
system.cpu.icache.writebacks::total             88766                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89357                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89357                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89357                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89357                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5416637000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5416637000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5416637000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5416637000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049753                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049753                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049753                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049753                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60617.937039                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60617.937039                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60617.937039                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60617.937039                       # average overall mshr miss latency
system.cpu.icache.replacements                  88766                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1706649                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1706649                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89357                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89357                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5505993000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5505993000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1796006                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1796006                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049753                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049753                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61617.925848                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61617.925848                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89357                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89357                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5416637000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5416637000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049753                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049753                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60617.937039                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60617.937039                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542168574500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.838209                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1759578                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             88844                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.805254                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.838209                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995778                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995778                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          344                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3681368                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3681368                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542168574500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1335529                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1335529                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1335529                       # number of overall hits
system.cpu.dcache.overall_hits::total         1335529                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       106043                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106043                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       106043                       # number of overall misses
system.cpu.dcache.overall_misses::total        106043                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6796994000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6796994000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6796994000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6796994000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1441572                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1441572                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1441572                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1441572                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073561                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073561                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073561                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073561                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64096.583461                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64096.583461                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64096.583461                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64096.583461                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34720                       # number of writebacks
system.cpu.dcache.writebacks::total             34720                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36649                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36649                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36649                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36649                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69394                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69394                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69394                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69394                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4418567500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4418567500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4418567500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4418567500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21616500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21616500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048138                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048138                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048138                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048138                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63673.624521                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63673.624521                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63673.624521                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63673.624521                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103925.480769                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103925.480769                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69240                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       803907                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          803907                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49618                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49618                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3324744500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3324744500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       853525                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       853525                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058133                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058133                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67006.822121                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67006.822121                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9197                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9197                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40421                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40421                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2700682500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2700682500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21616500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21616500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047358                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047358                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66813.846763                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66813.846763                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200152.777778                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200152.777778                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531622                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531622                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56425                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56425                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3472249500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3472249500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       588047                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       588047                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.095953                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.095953                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61537.430217                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61537.430217                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27452                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27452                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28973                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28973                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1717885000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1717885000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049270                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049270                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59292.617264                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59292.617264                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10299                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10299                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          889                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          889                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     65988500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     65988500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.079460                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.079460                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 74227.784027                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 74227.784027                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          889                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          889                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     65099500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     65099500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.079460                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079460                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 73227.784027                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73227.784027                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11122                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11122                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11122                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11122                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542168574500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.464626                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1397050                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69240                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.176921                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.464626                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978969                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978969                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          747                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          231                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2998028                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2998028                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2552941612500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 672343                       # Simulator instruction rate (inst/s)
host_mem_usage                                 743812                       # Number of bytes of host memory used
host_op_rate                                   672336                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.01                       # Real time elapsed on the host
host_tick_rate                              769159667                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7402349                       # Number of instructions simulated
sim_ops                                       7402349                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008468                       # Number of seconds simulated
sim_ticks                                  8468376000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             41.373552                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  195977                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               473677                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1695                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             64717                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            545106                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              26953                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          176889                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           149936                       # Number of indirect misses.
system.cpu.branchPred.lookups                  689850                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   55818                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        23456                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2462678                       # Number of instructions committed
system.cpu.committedOps                       2462678                       # Number of ops (including micro ops) committed
system.cpu.cpi                               6.831624                       # CPI: cycles per instruction
system.cpu.discardedOps                        179103                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   168120                       # DTB accesses
system.cpu.dtb.data_acv                            70                       # DTB access violations
system.cpu.dtb.data_hits                       839918                       # DTB hits
system.cpu.dtb.data_misses                       3385                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   110666                       # DTB read accesses
system.cpu.dtb.read_acv                            25                       # DTB read access violations
system.cpu.dtb.read_hits                       497114                       # DTB read hits
system.cpu.dtb.read_misses                       2900                       # DTB read misses
system.cpu.dtb.write_accesses                   57454                       # DTB write accesses
system.cpu.dtb.write_acv                           45                       # DTB write access violations
system.cpu.dtb.write_hits                      342804                       # DTB write hits
system.cpu.dtb.write_misses                       485                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                4806                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2100457                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            633396                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           385515                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        12586491                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.146378                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  354225                       # ITB accesses
system.cpu.itb.fetch_acv                          173                       # ITB acv
system.cpu.itb.fetch_hits                      351329                       # ITB hits
system.cpu.itb.fetch_misses                      2896                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   305      4.79%      4.79% # number of callpals executed
system.cpu.kern.callpal::tbi                       15      0.24%      5.02% # number of callpals executed
system.cpu.kern.callpal::swpipl                  5098     80.04%     85.07% # number of callpals executed
system.cpu.kern.callpal::rdps                     158      2.48%     87.55% # number of callpals executed
system.cpu.kern.callpal::wrusp                      2      0.03%     87.58% # number of callpals executed
system.cpu.kern.callpal::rdusp                      2      0.03%     87.61% # number of callpals executed
system.cpu.kern.callpal::rti                      462      7.25%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                   85      1.33%     96.20% # number of callpals executed
system.cpu.kern.callpal::imb                       16      0.25%     96.45% # number of callpals executed
system.cpu.kern.callpal::rdunique                 225      3.53%     99.98% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.02%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6369                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       9949                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       75                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2317     41.32%     41.32% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      39      0.70%     42.01% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       9      0.16%     42.17% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    3243     57.83%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5608                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2314     49.49%     49.49% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       39      0.83%     50.32% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        9      0.19%     50.51% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2314     49.49%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4676                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               6039212500     71.32%     71.32% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                67266000      0.79%     72.11% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                11321500      0.13%     72.24% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2350387000     27.76%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           8468187000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998705                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.713537                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.833809                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 414                      
system.cpu.kern.mode_good::user                   414                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               767                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 414                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.539765                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.701101                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         7102235000     83.87%     83.87% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           1365952000     16.13%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      305                       # number of times the context was actually changed
system.cpu.numCycles                         16824089                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        75                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               43217      1.75%      1.75% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1523506     61.86%     63.62% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3576      0.15%     63.76% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     63.76% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  2273      0.09%     63.86% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                    36      0.00%     63.86% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    80      0.00%     63.86% # Class of committed instruction
system.cpu.op_class_0::FloatMult                  107      0.00%     63.87% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     63.87% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                   287      0.01%     63.88% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::MemRead                 485966     19.73%     83.61% # Class of committed instruction
system.cpu.op_class_0::MemWrite                339401     13.78%     97.39% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              2823      0.11%     97.51% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             2560      0.10%     97.61% # Class of committed instruction
system.cpu.op_class_0::IprAccess                58846      2.39%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2462678                       # Class of committed instruction
system.cpu.quiesceCycles                       112663                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4237598                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1437696                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 173                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        178                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          221                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       130570                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        261040                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  10773038000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  10773038000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        22518                       # number of demand (read+write) misses
system.iocache.demand_misses::total             22518                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        22518                       # number of overall misses
system.iocache.overall_misses::total            22518                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2659298224                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2659298224                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2659298224                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2659298224                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        22518                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           22518                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        22518                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          22518                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118096.554934                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118096.554934                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118096.554934                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118096.554934                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           198                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    4                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    49.500000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          22464                       # number of writebacks
system.iocache.writebacks::total                22464                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        22518                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        22518                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        22518                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        22518                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1532101930                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1532101930                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1532101930                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1532101930                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68038.987921                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68038.987921                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68038.987921                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68038.987921                       # average overall mshr miss latency
system.iocache.replacements                     22518                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           54                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               54                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      6224974                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      6224974                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           54                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             54                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115277.296296                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115277.296296                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           54                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      3524974                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      3524974                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65277.296296                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65277.296296                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        22464                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        22464                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2653073250                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2653073250                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        22464                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        22464                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118103.331998                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118103.331998                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        22464                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        22464                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1528576956                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1528576956                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68045.626603                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68045.626603                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  10773038000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  22534                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                22534                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               202662                       # Number of tag accesses
system.iocache.tags.data_accesses              202662                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  10773038000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1147                       # Transaction distribution
system.membus.trans_dist::ReadResp              93716                       # Transaction distribution
system.membus.trans_dist::WriteReq                795                       # Transaction distribution
system.membus.trans_dist::WriteResp               795                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        41921                       # Transaction distribution
system.membus.trans_dist::WritebackClean        73879                       # Transaction distribution
system.membus.trans_dist::CleanEvict            14663                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               11                       # Transaction distribution
system.membus.trans_dist::ReadExReq             15440                       # Transaction distribution
system.membus.trans_dist::ReadExResp            15440                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          73890                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         18681                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         22464                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        45036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        45036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       221652                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       221652                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3884                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       102209                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       106095                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 372783                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1437696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1437696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      9456768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      9456768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2927                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      3425472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      3428399                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                14322863                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               60                       # Total snoops (count)
system.membus.snoopTraffic                       3840                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            132428                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001646                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.040540                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  132210     99.84%     99.84% # Request fanout histogram
system.membus.snoop_fanout::1                     218      0.16%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              132428                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3058500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           737732978                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               8.7                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             295974                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          186848750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  10773038000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          392590500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.6                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  10773038000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  10773038000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  10773038000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  10773038000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  10773038000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  10773038000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  10773038000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  10773038000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  10773038000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  10773038000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  10773038000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  10773038000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  10773038000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  10773038000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  10773038000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  10773038000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  10773038000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  10773038000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  10773038000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  10773038000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  10773038000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  10773038000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  10773038000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  10773038000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  10773038000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  10773038000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  10773038000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  10773038000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        4728512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2180224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6908736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      4728512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4728512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2682944                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2682944                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           73883                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           34066                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              107949                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        41921                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              41921                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         558372940                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         257454794                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             815827734                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    558372940                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        558372940                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      316819187                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            316819187                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      316819187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        558372940                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        257454794                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1132646921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    114711.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     68756.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     33932.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000247762500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7057                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7057                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              292576                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             108282                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      107950                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     115712                       # Number of write requests accepted
system.mem_ctrls.readBursts                    107950                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   115712                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   5262                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1001                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5778                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2807                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6462                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4641                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5680                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5615                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4359                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9493                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9012                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9443                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4487                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4743                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6245                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3231                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7982                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6959                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7421                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9071                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6597                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9114                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5849                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8360                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8483                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8986                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9771                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4839                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5226                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.06                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1546618250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  513435000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3471999500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15061.33                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4999.95                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33811.15                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        91                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    73110                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80077                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.20                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                69.81                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                107950                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               115712                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   93873                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8581                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     234                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    309                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        64218                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    216.708836                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   143.971011                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   235.651681                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        26650     41.50%     41.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        18869     29.38%     70.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         8172     12.73%     83.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3623      5.64%     89.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1937      3.02%     92.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1103      1.72%     93.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          640      1.00%     94.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          500      0.78%     95.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2724      4.24%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        64218                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7057                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      14.551084                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean      9.848913                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      9.128103                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            1460     20.69%     20.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15            944     13.38%     34.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23          4276     60.59%     94.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           201      2.85%     97.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            80      1.13%     98.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            44      0.62%     99.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            19      0.27%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            12      0.17%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             7      0.10%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             3      0.04%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             1      0.01%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            4      0.06%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            2      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7057                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7057                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.254924                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.238178                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.784125                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6148     87.12%     87.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              342      4.85%     91.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              364      5.16%     97.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              147      2.08%     99.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               36      0.51%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.04%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                4      0.06%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                7      0.10%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7057                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6571968                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  336768                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7341312                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6908800                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7405568                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       776.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       866.91                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    815.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    874.50                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.84                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.06                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.77                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8468379000                       # Total gap between requests
system.mem_ctrls.avgGap                      37862.40                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4400320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2171648                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7341312                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 519617929.104706764221                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 256442085.235705167055                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 866909074.419936060905                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        73884                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        34066                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       115712                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2307048500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1164951000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 212145316500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31225.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34196.88                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1833390.80                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.46                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            261045540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            138741405                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           408322320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          316603440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     668728320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3600862710                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        221106720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5615410455                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        663.103581                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    539701000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    282880000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   7649846500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            197635200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            105038010                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           325269840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          282438540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     668728320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3569393580                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        247580160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5396083650                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        637.204070                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    609266500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    282880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7580212000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  10773038000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1201                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1201                       # Transaction distribution
system.iobus.trans_dist::WriteReq               23259                       # Transaction distribution
system.iobus.trans_dist::WriteResp              23259                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          112                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2340                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1200                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3884                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        45036                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        45036                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   48920                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          784                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          154                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1170                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          675                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2927                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1438128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1438128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1441055                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               178500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                31500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            22572000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             3089000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           117407224                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.4                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1153000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1589000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              106500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 150                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284747.398726                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           75    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     10713038000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     60000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  10773038000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       944653                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           944653                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       944653                       # number of overall hits
system.cpu.icache.overall_hits::total          944653                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        73889                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          73889                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        73889                       # number of overall misses
system.cpu.icache.overall_misses::total         73889                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4771443000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4771443000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4771443000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4771443000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1018542                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1018542                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1018542                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1018542                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.072544                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.072544                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.072544                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.072544                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 64575.823194                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64575.823194                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 64575.823194                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64575.823194                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        73879                       # number of writebacks
system.cpu.icache.writebacks::total             73879                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        73889                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        73889                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        73889                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        73889                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4697554000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4697554000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4697554000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4697554000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.072544                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.072544                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.072544                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.072544                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 63575.823194                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 63575.823194                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 63575.823194                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 63575.823194                       # average overall mshr miss latency
system.cpu.icache.replacements                  73879                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       944653                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          944653                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        73889                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         73889                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4771443000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4771443000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1018542                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1018542                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.072544                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.072544                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 64575.823194                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64575.823194                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        73889                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        73889                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4697554000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4697554000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.072544                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.072544                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 63575.823194                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 63575.823194                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  10773038000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.986037                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1074269                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             74400                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             14.439099                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.986037                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999973                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999973                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           85                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          336                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2110973                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2110973                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  10773038000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       760917                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           760917                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       760917                       # number of overall hits
system.cpu.dcache.overall_hits::total          760917                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        51762                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          51762                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        51762                       # number of overall misses
system.cpu.dcache.overall_misses::total         51762                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3397222000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3397222000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3397222000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3397222000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       812679                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       812679                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       812679                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       812679                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.063693                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.063693                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.063693                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.063693                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65631.583015                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65631.583015                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65631.583015                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65631.583015                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        19457                       # number of writebacks
system.cpu.dcache.writebacks::total             19457                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        18252                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        18252                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        18252                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        18252                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        33510                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        33510                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        33510                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        33510                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1942                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1942                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2203820500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2203820500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2203820500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2203820500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    233645500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    233645500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.041234                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.041234                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.041234                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.041234                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65766.054909                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65766.054909                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65766.054909                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65766.054909                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 120311.791967                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 120311.791967                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  34066                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       460481                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          460481                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        21833                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         21833                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1541799000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1541799000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       482314                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       482314                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.045267                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.045267                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 70617.826226                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70617.826226                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3773                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3773                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        18060                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        18060                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1147                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1147                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1276488000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1276488000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    233645500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    233645500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.037444                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.037444                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 70680.398671                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70680.398671                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 203701.394943                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 203701.394943                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       300436                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         300436                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        29929                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        29929                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1855423000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1855423000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       330365                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       330365                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.090594                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.090594                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61994.152828                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61994.152828                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        14479                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        14479                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        15450                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        15450                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          795                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          795                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    927332500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    927332500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.046766                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.046766                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60021.521036                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60021.521036                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         8554                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         8554                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          570                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          570                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     43834500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     43834500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         9124                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         9124                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.062473                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.062473                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 76902.631579                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 76902.631579                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          568                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          568                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     43128500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     43128500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.062253                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.062253                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 75930.457746                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75930.457746                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         8807                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         8807                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         8807                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         8807                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10773038000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              843816                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             35090                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             24.047193                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          813                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          164                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1695286                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1695286                       # Number of data accesses

---------- End Simulation Statistics   ----------
