---
name: SoC Design Verification Automation
tools: [Perl, Python, Oracle PL/SQL, MongoDB, Git, Github, Exynos, 2019]
image: https://images.samsung.com/is/image/samsung/p5/semiconductor/minisite/exynos/newsroom/blog-detail/detail-new-exynos-symbol-presents-exciting-possibilities-for-the-future.jpg?$ORIGIN_JPG$
description: This project automates workflow in both SoC verification  and IP / block verficiation.
---

# SoC Design Verification Automation

Description: Samsung Electronics <br>

DVLR <br>
IPLR <br>