Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Mar 15 12:20:22 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc1_109/report/timing-summary-post-place.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.629      -10.346                     24                 3153       -0.071       -0.832                     50                 3153        1.725        0.000                       0                  3154  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
virtual_clock  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
virtual_clock       -0.629      -10.346                     24                 3153       -0.071       -0.832                     50                 3153        1.725        0.000                       0                  3154  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  virtual_clock

Setup :           24  Failing Endpoints,  Worst Slack       -0.629ns,  Total Violation      -10.346ns
Hold  :           50  Failing Endpoints,  Worst Slack       -0.071ns,  Total Violation       -0.832ns
PW    :            0  Failing Endpoints,  Worst Slack        1.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.629ns  (required time - arrival time)
  Source:                 genblk1[171].reg_in/reg_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_out/reg_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (virtual_clock rise@4.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        4.439ns  (logic 2.078ns (46.812%)  route 2.361ns (53.188%))
  Logic Levels:           21  (CARRY8=13 LUT2=8)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.214ns = ( 6.214 - 4.000 ) 
    Source Clock Delay      (SCD):    2.750ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.789ns (routing 0.765ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.544ns (routing 0.698ns, distribution 0.846ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=3153, estimated)     1.789     2.750    genblk1[171].reg_in/CLK
    SLICE_X118Y540       FDRE                                         r  genblk1[171].reg_in/reg_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y540       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.829 r  genblk1[171].reg_in/reg_out_reg[0]/Q
                         net (fo=6, estimated)        0.202     3.031    conv/mul84/reg_out[7]_i_2572[1]
    SLICE_X117Y540       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[2])
                                                      0.117     3.148 r  conv/mul84/reg_out_reg[7]_i_1017/O[2]
                         net (fo=2, estimated)        0.219     3.367    conv/add000191/I42[1]
    SLICE_X118Y540       LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     3.457 r  conv/add000191/reg_out[7]_i_2571/O
                         net (fo=1, routed)           0.009     3.466    conv/add000191/reg_out[7]_i_2571_n_0
    SLICE_X118Y540       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.053     3.519 r  conv/add000191/reg_out_reg[7]_i_1756/O[1]
                         net (fo=2, estimated)        0.232     3.751    conv/add000191/reg_out_reg[7]_i_1756_n_14
    SLICE_X118Y537       LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036     3.787 r  conv/add000191/reg_out[7]_i_1763/O
                         net (fo=1, routed)           0.009     3.796    conv/add000191/reg_out[7]_i_1763_n_0
    SLICE_X118Y537       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.233     4.029 r  conv/add000191/reg_out_reg[7]_i_1016/O[5]
                         net (fo=1, estimated)        0.247     4.276    conv/add000191/reg_out_reg[7]_i_1016_n_10
    SLICE_X121Y537       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     4.315 r  conv/add000191/reg_out[7]_i_530/O
                         net (fo=1, routed)           0.015     4.330    conv/add000191/reg_out[7]_i_530_n_0
    SLICE_X121Y537       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     4.447 r  conv/add000191/reg_out_reg[7]_i_213/CO[7]
                         net (fo=1, estimated)        0.026     4.473    conv/add000191/reg_out_reg[7]_i_213_n_0
    SLICE_X121Y538       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     4.529 r  conv/add000191/reg_out_reg[7]_i_513/O[0]
                         net (fo=2, estimated)        0.384     4.913    conv/add000191/reg_out_reg[7]_i_513_n_15
    SLICE_X124Y534       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     4.964 r  conv/add000191/reg_out[7]_i_514/O
                         net (fo=1, routed)           0.010     4.974    conv/add000191/reg_out[7]_i_514_n_0
    SLICE_X124Y534       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     5.089 r  conv/add000191/reg_out_reg[7]_i_211/CO[7]
                         net (fo=1, estimated)        0.026     5.115    conv/add000191/reg_out_reg[7]_i_211_n_0
    SLICE_X124Y535       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.171 r  conv/add000191/reg_out_reg[23]_i_235/O[0]
                         net (fo=1, estimated)        0.221     5.392    conv/add000191/reg_out_reg[23]_i_235_n_15
    SLICE_X125Y535       LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.037     5.429 r  conv/add000191/reg_out[23]_i_160/O
                         net (fo=1, routed)           0.016     5.445    conv/add000191/reg_out[23]_i_160_n_0
    SLICE_X125Y535       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.237     5.682 r  conv/add000191/reg_out_reg[23]_i_84/O[5]
                         net (fo=2, estimated)        0.224     5.906    conv/add000191/reg_out_reg[23]_i_84_n_10
    SLICE_X126Y533       LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.049     5.955 r  conv/add000191/reg_out[23]_i_87/O
                         net (fo=1, routed)           0.011     5.966    conv/add000191/reg_out[23]_i_87_n_0
    SLICE_X126Y533       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     6.121 r  conv/add000191/reg_out_reg[23]_i_45/CO[7]
                         net (fo=1, estimated)        0.026     6.147    conv/add000191/reg_out_reg[23]_i_45_n_0
    SLICE_X126Y534       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     6.203 r  conv/add000191/reg_out_reg[23]_i_35/O[0]
                         net (fo=1, estimated)        0.177     6.380    conv/add000191/reg_out_reg[23]_i_35_n_15
    SLICE_X127Y534       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     6.419 r  conv/add000191/reg_out[23]_i_19/O
                         net (fo=1, routed)           0.015     6.434    conv/add000191/reg_out[23]_i_19_n_0
    SLICE_X127Y534       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     6.551 r  conv/add000191/reg_out_reg[23]_i_4/CO[7]
                         net (fo=1, estimated)        0.026     6.577    conv/add000191/reg_out_reg[23]_i_4_n_0
    SLICE_X127Y535       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     6.633 r  conv/add000191/reg_out_reg[23]_i_3/O[0]
                         net (fo=2, estimated)        0.224     6.857    conv/add000193/in0[17]
    SLICE_X127Y532       LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052     6.909 r  conv/add000193/reg_out[23]_i_10/O
                         net (fo=1, routed)           0.016     6.925    conv/add000193/reg_out[23]_i_10_n_0
    SLICE_X127Y532       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[7])
                                                      0.238     7.163 r  conv/add000193/reg_out_reg[23]_i_1/O[7]
                         net (fo=1, routed)           0.026     7.189    reg_out/D[23]
    SLICE_X127Y532       FDRE                                         r  reg_out/reg_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     4.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     4.646    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.670 r  clk_IBUF_BUFG_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=3153, estimated)     1.544     6.214    reg_out/CLK
    SLICE_X127Y532       FDRE                                         r  reg_out/reg_out_reg[23]/C
                         clock pessimism              0.356     6.570    
                         clock uncertainty           -0.035     6.535    
    SLICE_X127Y532       FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     6.560    reg_out/reg_out_reg[23]
  -------------------------------------------------------------------
                         required time                          6.560    
                         arrival time                          -7.189    
  -------------------------------------------------------------------
                         slack                                 -0.629    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.071ns  (arrival time - required time)
  Source:                 demux/genblk1[150].z_reg[150][3]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1[150].reg_in/reg_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.061ns (36.527%)  route 0.106ns (63.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.734ns
    Source Clock Delay      (SCD):    2.202ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Net Delay (Source):      1.532ns (routing 0.698ns, distribution 0.834ns)
  Clock Net Delay (Destination): 1.773ns (routing 0.765ns, distribution 1.008ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     0.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     0.646    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.670 r  clk_IBUF_BUFG_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=3153, estimated)     1.532     2.202    demux/CLK
    SLICE_X127Y540       FDRE                                         r  demux/genblk1[150].z_reg[150][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y540       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     2.263 r  demux/genblk1[150].z_reg[150][3]/Q
                         net (fo=1, estimated)        0.106     2.369    genblk1[150].reg_in/D[3]
    SLICE_X126Y539       FDRE                                         r  genblk1[150].reg_in/reg_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=3153, estimated)     1.773     2.734    genblk1[150].reg_in/CLK
    SLICE_X126Y539       FDRE                                         r  genblk1[150].reg_in/reg_out_reg[3]/C
                         clock pessimism             -0.356     2.378    
    SLICE_X126Y539       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     2.440    genblk1[150].reg_in/reg_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.440    
                         arrival time                           2.369    
  -------------------------------------------------------------------
                         slack                                 -0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         virtual_clock
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.000       2.710      BUFGCE_X1Y212   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X135Y526  genblk1[310].reg_in/reg_out_reg[5]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X120Y529  demux/genblk1[208].z_reg[208][7]/C



