<HTML>
<HEAD>
<TITLE>First Encounter Report</TITLE>
</HEAD>
<BODY>
##########################################################
<TABLE>
<TR><TD width = 150>#  Generated by:   </TD><TD>Cadence Innovus 15.20-p005_1</TD></TR>
<TR><TD>#  OS:              </TD><TD>Linux x86_64(Host ID pgmicro02)</TD></TR>
<TR><TD>#  Generated on:    </TD><TD>Sun Mar 19 22:22:42 2023</TD></TR>
<TR><TD>#  Design:          /TD><TD>top</TD></TR>
<TR><TD>#  Command:    </TD><TD>check_design -all</TD></TR>
</TABLE>
##########################################################
<HR SIZE=3>
<H3>No FanOut Net</H3>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>No FanOut Net</B></P></CAPTION>
    <TR>
    <TD>RISCV_STEEL_INST/UNCONNECTED_HIER_Z33<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/UNCONNECTED_HIER_Z32<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/UNCONNECTED_HIER_Z31<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/UNCONNECTED_HIER_Z30<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/UNCONNECTED_HIER_Z29<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/UNCONNECTED_HIER_Z28<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/UNCONNECTED_HIER_Z27<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/UNCONNECTED_HIER_Z26<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/UNCONNECTED_HIER_Z25<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/UNCONNECTED_HIER_Z24<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/UNCONNECTED_HIER_Z23<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/UNCONNECTED_HIER_Z22<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/UNCONNECTED_HIER_Z21<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/UNCONNECTED_HIER_Z20<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/UNCONNECTED_HIER_Z19<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/UNCONNECTED_HIER_Z18<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/UNCONNECTED_HIER_Z17<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/UNCONNECTED_HIER_Z16<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/UNCONNECTED_HIER_Z15<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/UNCONNECTED_HIER_Z14<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/UNCONNECTED_HIER_Z13<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/UNCONNECTED_HIER_Z12<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/UNCONNECTED_HIER_Z11<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/UNCONNECTED_HIER_Z10<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/UNCONNECTED_HIER_Z9<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/UNCONNECTED_HIER_Z8<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/UNCONNECTED_HIER_Z7<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/UNCONNECTED_HIER_Z6<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/UNCONNECTED_HIER_Z5<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/UNCONNECTED_HIER_Z4<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/UNCONNECTED_HIER_Z3<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/UNCONNECTED_HIER_Z2<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/UNCONNECTED_HIER_Z1<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/UNCONNECTED_HIER_Z0<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/UNCONNECTED_HIER_Z<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/UNCONNECTED29<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/UNCONNECTED28<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/UNCONNECTED27<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/UNCONNECTED26<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/UNCONNECTED25<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/UNCONNECTED24<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/UNCONNECTED23<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/UNCONNECTED22<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/UNCONNECTED21<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/UNCONNECTED20<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/UNCONNECTED19<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/UNCONNECTED18<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/UNCONNECTED17<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/UNCONNECTED16<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/UNCONNECTED15<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/UNCONNECTED14<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/UNCONNECTED13<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/UNCONNECTED12<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/UNCONNECTED11<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/UNCONNECTED10<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/UNCONNECTED9<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/UNCONNECTED8<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/UNCONNECTED7<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/UNCONNECTED6<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/UNCONNECTED5<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/UNCONNECTED4<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/UNCONNECTED3<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/UNCONNECTED2<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/UNCONNECTED1<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/UNCONNECTED0<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/UNCONNECTED<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/csr_file_instance_mtvec[1]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/csr_file_instance_mtvec[2]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/csr_file_instance_mtvec[3]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/csr_file_instance_mtvec[4]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/csr_file_instance_mtvec[5]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/csr_file_instance_mtvec[6]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/csr_file_instance_mtvec[7]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/csr_file_instance_mtvec[8]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/csr_file_instance_mtvec[9]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/csr_file_instance_mtvec[10]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/csr_file_instance_mtvec[11]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/csr_file_instance_mtvec[12]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/csr_file_instance_mtvec[13]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/csr_file_instance_mtvec[14]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/csr_file_instance_mtvec[15]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/csr_file_instance_mtvec[16]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/csr_file_instance_mtvec[17]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/csr_file_instance_mtvec[18]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/csr_file_instance_mtvec[19]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/csr_file_instance_mtvec[20]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/csr_file_instance_mtvec[21]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/csr_file_instance_mtvec[22]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/csr_file_instance_mtvec[23]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/csr_file_instance_mtvec[24]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/csr_file_instance_mtvec[25]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/csr_file_instance_mtvec[26]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/csr_file_instance_mtvec[27]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/csr_file_instance_mtvec[28]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/csr_file_instance_mtvec[29]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/csr_file_instance_mtvec[30]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/csr_file_instance_mtvec[31]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/trap_address[0]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/trap_address[1]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/writeback_mux_selector[0]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/program_counter_plus_4[0]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/program_counter_plus_4[1]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/next_address[0]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/next_address[2]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/next_address[3]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/next_address[4]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/next_address[5]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/next_address[6]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/next_address[7]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/next_address[8]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/next_address[9]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/next_address[10]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/next_address[11]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/next_address[12]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/next_address[13]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/next_address[14]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/next_address[15]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/next_address[16]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/next_address[17]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/next_address[18]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/next_address[19]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/next_address[20]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/next_address[21]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/next_address[22]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/next_address[23]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/next_address[24]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/next_address[25]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/next_address[26]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/next_address[27]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/next_address[28]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/next_address[29]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/next_address[30]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/next_address[31]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/target_address_adder[2]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/target_address_adder[3]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/target_address_adder[4]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/target_address_adder[5]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/target_address_adder[6]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/target_address_adder[7]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/target_address_adder[8]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/target_address_adder[9]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/target_address_adder[10]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/target_address_adder[11]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/target_address_adder[12]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/target_address_adder[13]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/target_address_adder[14]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/target_address_adder[15]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/target_address_adder[16]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/target_address_adder[17]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/target_address_adder[18]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/target_address_adder[19]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/target_address_adder[20]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/target_address_adder[21]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/target_address_adder[22]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/target_address_adder[23]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/target_address_adder[24]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/target_address_adder[25]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/target_address_adder[26]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/target_address_adder[27]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/target_address_adder[28]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/target_address_adder[29]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/target_address_adder[30]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/target_address_adder[31]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/alu_operation_code_stage3[0]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/alu_operation_code_stage3[1]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/immediate_type[1]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/immediate[0]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/immediate[2]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/immediate[3]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/immediate[4]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/alu_operation_code[3]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/instruction[0]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/instruction[1]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/instruction[2]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/instruction[4]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/instruction[5]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/instruction[12]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/instruction[13]<BR></TD>
    <TR>
    <TD>RISCV_STEEL_INST/instruction[14]<BR></TD>
    <TR>
    <TD>data_write_mask_O[0]<BR></TD>
    <TR>
    <TD>data_write_mask_O[1]<BR></TD>
    <TR>
    <TD>data_write_mask_O[2]<BR></TD>
    <TR>
    <TD>data_write_mask_O[3]<BR></TD>
</TABLE>

</BODY>
</HTML>
