# 
# ===============================================================================
#                               Allegro PCB Router                               
# Copyright 1990-2010 Cadence Design Systems, Inc.  All Rights Reserved.
# ===============================================================================
# 
# Software licensed for sale by Cadence Design Systems, Inc.
# Current time = Sun Jul 24 22:18:19 2016
# 
# Allegro PCB Router v17-2-50 made 2016/03/28 at 15:56:36
# Running on: desktop-942vc2h, OS Version: WindowsNT 6.2.9200, Architecture: Intel Pentium II, III, or 4
# Licensing: The program will not obey any unlicensed rules
# No graphics will be displayed.
# Design Name E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\MPU6050_STM8.dsn
# Batch File Name: pasde.do
# Did File Name: E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro/specctra.did
# Current time = Sun Jul 24 22:18:20 2016
# PCB E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro
# Master Unit set up as: MM 100000
# PCB Limits xlo=-16.6625 ylo= -8.4950 xhi= 16.6125 yhi= 11.1950
# Total 24 Images Consolidated.
# Via VIA z=1, 2 xlo= -0.5000 ylo= -0.5000 xhi=  0.5000 yhi=  0.5000
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# Wires Processed 3, Vias Processed 0
# Using colormap in design file.
# Layers Processed: Signal Layers 2
# Components Placed 31, Images Processed 39, Padstacks Processed 8
# Nets Processed 25, Net Terminals 83
# PCB Area=  541.475  EIC=6  Area/EIC= 90.246  SMDs=19
# Total Pin Count: 93
# Signal Connections Created 56
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.1270
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\MPU6050_STM8.dsn
# Nets 25 Connections 56 Unroutes 56
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 479.6038 Horizontal 314.3600 Vertical 165.2438
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 479.6038 Horizontal 303.3632 Vertical 176.2406
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Loading Do File pasde.do ...
# Loading Do File E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\MPU6050_STM8_rules.do ...
# Colormap Written to File _notify.std
# Enter command <# Loading Do File C:/Users/QThan/AppData/Local/Temp/#Taaaaaq00988.tmp ...
# All Components Unselected.
# All Nets Unselected.
set route_diagonal 0
grid wire 0.000100 (direction x) (offset 0.000000)
grid wire 0.000100 (direction y) (offset 0.000000)
grid via 0.000100 (direction x) (offset 0.000000)
grid via 0.000100 (direction y) (offset 0.000000)
protect all wires
# All Wires Protected.
direction TOP orthogonal
select layer TOP
unprotect layer_wires TOP
# Wires on layer TOP were Unprotected.
direction BOTTOM orthogonal
select layer BOTTOM
unprotect layer_wires BOTTOM
# Wires on layer BOTTOM were Unprotected.
cost via -1
# System default cost will be used.
set turbo_stagger off
limit outside -1
rule pcb (patterns_allowed  trombone accordion)
set pattern_stacking on
rule pcb (sawtooth_amplitude -1 -1)
rule pcb (sawtooth_gap -1)
rule pcb (accordion_amplitude -1 -1)
rule pcb (accordion_gap -1)
rule pcb (trombone_run_length -1)
rule pcb (trombone_gap -1)
smart_route (auto_fanout off) (auto_testpoint off) (auto_miter off)
# Smart Route: Executing bus diagonal.
# Diagonal wire corners are preferred.
# Current time = Sun Jul 24 22:18:23 2016
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# Layer BOTTOM Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\MPU6050_STM8.dsn
# Nets 25 Connections 56 Unroutes 56
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 479.6038 Horizontal 314.3600 Vertical 165.2438
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 479.6038 Horizontal 303.3632 Vertical 176.2406
# Attempts 0 Successes 0 Failures 0 Vias 0
# 90 degree wire corners are preferred.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\MPU6050_STM8.dsn
# Nets 25 Connections 56 Unroutes 56
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 479.6038 Horizontal 314.3600 Vertical 165.2438
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 479.6038 Horizontal 303.3632 Vertical 176.2406
# 90 degree wire corners are preferred.
# Smart Route: Executing 25 route passes.
# Current time = Sun Jul 24 22:18:24 2016
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# Layer BOTTOM Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\MPU6050_STM8.dsn
# Nets 25 Connections 56 Unroutes 56
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 479.6038 Horizontal 314.3600 Vertical 165.2438
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 479.6038 Horizontal 303.3632 Vertical 176.2406
# Start Route Pass 1 of 25
# Routing 56 wires.
# Total Conflicts: 42 (Cross: 29, Clear: 13, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 56 Successes 54 Failures 2 Vias 15
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 25
# <<WARNING:>> Non positive shape width (0) near the point -1025000/320000.
# <<WARNING:>> Non positive shape width (0) near the point 430000/750000.
# <<WARNING:>> Non positive shape width (0) near the point 430000/750000.
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 1 passes.
# Start Route Pass 2 of 25
# Routing 84 wires.
# Total Conflicts: 43 (Cross: 25, Clear: 18, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 73 Successes 73 Failures 0 Vias 16
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Conflict Reduction -0.0238
# End Pass 2 of 25
# <<WARNING:>> Non positive shape width (0) near the point -1025000/320000.
# <<WARNING:>> Non positive shape width (0) near the point 430000/750000.
# <<WARNING:>> Non positive shape width (0) near the point 430000/750000.
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\bestsave.w
# <<WARNING:>> Smart Route: Conflict reduction rate 0 is very low 
# after 2 passes. 
# Design may not reach 100%. 
# Check number of layers, grids and design rules.
# Start Route Pass 3 of 25
# Routing 94 wires.
# Total Conflicts: 28 (Cross: 13, Clear: 15, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 73 Successes 72 Failures 1 Vias 19
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Conflict Reduction  0.3489
# End Pass 3 of 25
# <<WARNING:>> Non positive shape width (0) near the point -1025000/320000.
# <<WARNING:>> Non positive shape width (0) near the point 430000/750000.
# <<WARNING:>> Non positive shape width (0) near the point 430000/750000.
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\bestsave.w
# <<WARNING:>> Smart Route: Average reduction ratio only 17 after 3 passes. 
# Design may converge very slowly. 
# Monitor status file carefully.
# Start Route Pass 4 of 25
# Routing 101 wires.
# Total Conflicts: 27 (Cross: 10, Clear: 17, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 77 Successes 76 Failures 1 Vias 22
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Conflict Reduction  0.0357
# End Pass 4 of 25
# <<WARNING:>> Non positive shape width (0) near the point -1025000/320000.
# <<WARNING:>> Number of warnings on non positive widths exceeded limit (10). No more messages will be printed.
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\bestsave.w
# <<WARNING:>> Smart Route: Average reduction ratio only 12 after 4 passes. 
# Design may converge very slowly. 
# Monitor status file carefully.
# Start Route Pass 5 of 25
# Routing 99 wires.
# 2 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 23 (Cross: 7, Clear: 16, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 73 Successes 72 Failures 1 Vias 22
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Conflict Reduction  0.1482
# End Pass 5 of 25
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\bestsave.w
# <<WARNING:>> Smart Route: Average reduction ratio only 13 after 5 passes. 
# Design may converge very slowly. 
# Monitor status file carefully.
# Start Route Pass 6 of 25
# Routing 40 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 18 (Cross: 2, Clear: 16, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 36 Successes 35 Failures 1 Vias 24
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 6 of 25
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 6 passes.
# Start Route Pass 7 of 25
# Routing 27 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 2 bend points have been removed.
# Total Conflicts: 18 (Cross: 3, Clear: 15, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 25 Successes 24 Failures 1 Vias 26
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 7 of 25
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 7 passes.
# Start Route Pass 8 of 25
# Routing 30 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 17 (Cross: 2, Clear: 15, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 28 Successes 27 Failures 1 Vias 25
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 8 of 25
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 8 passes.
# Start Route Pass 9 of 25
# Routing 19 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 16 (Cross: 2, Clear: 14, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 19 Successes 18 Failures 1 Vias 27
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 9 of 25
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 9 passes.
# Start Route Pass 10 of 25
# Routing 23 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 16 (Cross: 2, Clear: 14, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 21 Successes 20 Failures 1 Vias 25
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 10 of 25
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 10 passes.
# Start Route Pass 11 of 25
# Routing 21 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 16 (Cross: 2, Clear: 14, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 20 Successes 19 Failures 1 Vias 26
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 11 of 25
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 11 passes.
# Start Route Pass 12 of 25
# Routing 22 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 18 (Cross: 1, Clear: 17, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 22 Successes 21 Failures 1 Vias 27
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 12 of 25
# Smart Route: Smart_route progressing normally after 12 passes.
# Start Route Pass 13 of 25
# Routing 17 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 16 (Cross: 1, Clear: 15, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 17 Successes 16 Failures 1 Vias 29
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 13 of 25
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 13 passes.
# Start Route Pass 14 of 25
# Routing 19 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 15 (Cross: 0, Clear: 15, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 18 Successes 17 Failures 1 Vias 29
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 14 of 25
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 14 passes.
# Start Route Pass 15 of 25
# Routing 14 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 14 (Cross: 0, Clear: 14, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 14 Successes 13 Failures 1 Vias 29
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 15 of 25
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 15 passes.
# Start Route Pass 16 of 25
# Routing 15 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 15 (Cross: 0, Clear: 15, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 15 Successes 14 Failures 1 Vias 30
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 16 of 25
# Smart Route: Smart_route progressing normally after 16 passes.
# Start Route Pass 17 of 25
# Routing 14 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 17 (Cross: 0, Clear: 17, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 14 Successes 13 Failures 1 Vias 29
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 17 of 25
# Smart Route: Smart_route progressing normally after 17 passes.
# Start Route Pass 18 of 25
# Routing 15 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 15 (Cross: 0, Clear: 15, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 15 Successes 14 Failures 1 Vias 30
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 18 of 25
# Smart Route: Smart_route progressing normally after 18 passes.
# Start Route Pass 19 of 25
# Routing 14 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 16 (Cross: 0, Clear: 16, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 14 Successes 13 Failures 1 Vias 29
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 19 of 25
# Smart Route: Smart_route progressing normally after 19 passes.
# Start Route Pass 20 of 25
# Routing 15 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 15 (Cross: 0, Clear: 15, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 15 Successes 14 Failures 1 Vias 29
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# End Pass 20 of 25
# Smart Route: Smart_route progressing normally after 20 passes.
# Start Route Pass 21 of 25
# Routing 14 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 14 (Cross: 0, Clear: 14, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 14 Successes 13 Failures 1 Vias 31
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 21 of 25
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 21 passes.
# Start Route Pass 22 of 25
# Routing 16 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 16 (Cross: 0, Clear: 16, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 15 Successes 14 Failures 1 Vias 29
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 22 of 25
# Smart Route: Smart_route progressing normally after 22 passes.
# Start Route Pass 23 of 25
# Routing 14 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 16 (Cross: 0, Clear: 16, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 14 Successes 13 Failures 1 Vias 31
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 23 of 25
# Smart Route: Smart_route progressing normally after 23 passes.
# Start Route Pass 24 of 25
# Routing 15 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 15 (Cross: 0, Clear: 15, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 15 Successes 14 Failures 1 Vias 29
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# End Pass 24 of 25
# Smart Route: Smart_route progressing normally after 24 passes.
# Start Route Pass 25 of 25
# Routing 14 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 15 (Cross: 0, Clear: 15, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 14 Successes 13 Failures 1 Vias 29
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 25 of 25
# Smart Route: Smart_route progressing normally after 25 passes.
# Cpu Time = 0:00:08  Elapsed Time = 0:00:07
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# Layer BOTTOM Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   56|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    29|    13|   2|    2|   15|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    25|    18|   0|    0|   16|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  3|    13|    15|   1|    0|   19|    0|   0| 34|  0:00:00|  0:00:00|
# Route    |  4|    10|    17|   1|    0|   22|    0|   0|  3|  0:00:00|  0:00:00|
# Route    |  5|     7|    16|   1|    0|   22|    0|   0| 14|  0:00:00|  0:00:00|
# Route    |  6|     2|    16|   1|    0|   24|    0|   0| 21|  0:00:00|  0:00:00|
# Route    |  7|     3|    15|   1|    0|   26|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  8|     2|    15|   1|    0|   25|    0|   0|  5|  0:00:00|  0:00:00|
# Route    |  9|     2|    14|   1|    0|   27|    0|   0|  5|  0:00:00|  0:00:00|
# Route    | 10|     2|    14|   1|    0|   25|    0|   0|  0|  0:00:01|  0:00:01|
# Route    | 11|     2|    14|   1|    0|   26|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 12|     1|    17|   1|    0|   27|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 13|     1|    15|   1|    0|   29|    0|   0| 11|  0:00:01|  0:00:02|
# Route    | 14|     0|    15|   1|    0|   29|    0|   0|  6|  0:00:00|  0:00:02|
# Route    | 15|     0|    14|   1|    0|   29|    0|   0|  6|  0:00:00|  0:00:02|
# Route    | 16|     0|    15|   1|    0|   30|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 17|     0|    17|   1|    0|   29|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 18|     0|    15|   1|    0|   30|    0|   0| 11|  0:00:00|  0:00:02|
# Route    | 19|     0|    16|   1|    0|   29|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 20|     0|    15|   1|    0|   29|    0|   0|  6|  0:00:01|  0:00:03|
# Route    | 21|     0|    14|   1|    0|   31|    0|   0|  6|  0:00:00|  0:00:03|
# Route    | 22|     0|    16|   1|    0|   29|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 23|     0|    16|   1|    0|   31|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 24|     0|    15|   1|    0|   29|    0|   0|  6|  0:00:01|  0:00:04|
# Route    | 25|     0|    15|   1|    0|   29|    0|   0|  0|  0:00:00|  0:00:04|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:04
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\MPU6050_STM8.dsn
# Nets 25 Connections 56 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 19, at vias 7 Total Vias 29
# Percent Connected   76.79
# Manhattan Length 506.5963 Horizontal 332.1180 Vertical 174.4783
# Routed Length 595.5071 Horizontal 403.9564 Vertical 191.5507
# Ratio Actual / Manhattan   1.1755
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Smart Route: Executing 2 clean passes.
# Current time = Sun Jul 24 22:18:31 2016
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# Layer BOTTOM Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\MPU6050_STM8.dsn
# Nets 25 Connections 56 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 19, at vias 7 Total Vias 29
# Percent Connected   76.79
# Manhattan Length 506.5963 Horizontal 332.1180 Vertical 174.4783
# Routed Length 595.5071 Horizontal 403.9564 Vertical 191.5507
# Ratio Actual / Manhattan   1.1755
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Clean Pass 1 of 2
# Routing 97 wires.
# Total Conflicts: 15 (Cross: 0, Clear: 15, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 75 Successes 62 Failures 13 Vias 28
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Start Clean Pass 2 of 2
# Routing 98 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 2 bend points have been removed.
# Total Conflicts: 15 (Cross: 0, Clear: 15, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 75 Successes 62 Failures 13 Vias 28
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# Layer BOTTOM Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   56|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    29|    13|   2|    2|   15|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    25|    18|   0|    0|   16|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  3|    13|    15|   1|    0|   19|    0|   0| 34|  0:00:00|  0:00:00|
# Route    |  4|    10|    17|   1|    0|   22|    0|   0|  3|  0:00:00|  0:00:00|
# Route    |  5|     7|    16|   1|    0|   22|    0|   0| 14|  0:00:00|  0:00:00|
# Route    |  6|     2|    16|   1|    0|   24|    0|   0| 21|  0:00:00|  0:00:00|
# Route    |  7|     3|    15|   1|    0|   26|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  8|     2|    15|   1|    0|   25|    0|   0|  5|  0:00:00|  0:00:00|
# Route    |  9|     2|    14|   1|    0|   27|    0|   0|  5|  0:00:00|  0:00:00|
# Route    | 10|     2|    14|   1|    0|   25|    0|   0|  0|  0:00:01|  0:00:01|
# Route    | 11|     2|    14|   1|    0|   26|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 12|     1|    17|   1|    0|   27|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 13|     1|    15|   1|    0|   29|    0|   0| 11|  0:00:01|  0:00:02|
# Route    | 14|     0|    15|   1|    0|   29|    0|   0|  6|  0:00:00|  0:00:02|
# Route    | 15|     0|    14|   1|    0|   29|    0|   0|  6|  0:00:00|  0:00:02|
# Route    | 16|     0|    15|   1|    0|   30|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 17|     0|    17|   1|    0|   29|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 18|     0|    15|   1|    0|   30|    0|   0| 11|  0:00:00|  0:00:02|
# Route    | 19|     0|    16|   1|    0|   29|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 20|     0|    15|   1|    0|   29|    0|   0|  6|  0:00:01|  0:00:03|
# Route    | 21|     0|    14|   1|    0|   31|    0|   0|  6|  0:00:00|  0:00:03|
# Route    | 22|     0|    16|   1|    0|   29|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 23|     0|    16|   1|    0|   31|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 24|     0|    15|   1|    0|   29|    0|   0|  6|  0:00:01|  0:00:04|
# Route    | 25|     0|    15|   1|    0|   29|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 26|     0|    15|  13|    0|   28|    0|   0|   |  0:00:01|  0:00:05|
# Clean    | 27|     0|    15|  13|    0|   28|    0|   0|   |  0:00:00|  0:00:05|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:05
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\MPU6050_STM8.dsn
# Nets 25 Connections 56 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 22, at vias 8 Total Vias 28
# Percent Connected   76.79
# Manhattan Length 508.5384 Horizontal 332.9319 Vertical 175.6065
# Routed Length 588.6050 Horizontal 399.2733 Vertical 189.3317
# Ratio Actual / Manhattan   1.1574
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Smart Route: Executing 50 route passes.
# Current time = Sun Jul 24 22:18:32 2016
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# Layer BOTTOM Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\MPU6050_STM8.dsn
# Nets 25 Connections 56 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 22, at vias 8 Total Vias 28
# Percent Connected   76.79
# Manhattan Length 508.5384 Horizontal 332.9319 Vertical 175.6065
# Routed Length 588.6050 Horizontal 399.2733 Vertical 189.3317
# Ratio Actual / Manhattan   1.1574
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Route Pass 1 of 50
# Routing 14 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 15 (Cross: 0, Clear: 15, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 14 Successes 13 Failures 1 Vias 28
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 50
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# Layer BOTTOM Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   56|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    29|    13|   2|    2|   15|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    25|    18|   0|    0|   16|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  3|    13|    15|   1|    0|   19|    0|   0| 34|  0:00:00|  0:00:00|
# Route    |  4|    10|    17|   1|    0|   22|    0|   0|  3|  0:00:00|  0:00:00|
# Route    |  5|     7|    16|   1|    0|   22|    0|   0| 14|  0:00:00|  0:00:00|
# Route    |  6|     2|    16|   1|    0|   24|    0|   0| 21|  0:00:00|  0:00:00|
# Route    |  7|     3|    15|   1|    0|   26|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  8|     2|    15|   1|    0|   25|    0|   0|  5|  0:00:00|  0:00:00|
# Route    |  9|     2|    14|   1|    0|   27|    0|   0|  5|  0:00:00|  0:00:00|
# Route    | 10|     2|    14|   1|    0|   25|    0|   0|  0|  0:00:01|  0:00:01|
# Route    | 11|     2|    14|   1|    0|   26|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 12|     1|    17|   1|    0|   27|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 13|     1|    15|   1|    0|   29|    0|   0| 11|  0:00:01|  0:00:02|
# Route    | 14|     0|    15|   1|    0|   29|    0|   0|  6|  0:00:00|  0:00:02|
# Route    | 15|     0|    14|   1|    0|   29|    0|   0|  6|  0:00:00|  0:00:02|
# Route    | 16|     0|    15|   1|    0|   30|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 17|     0|    17|   1|    0|   29|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 18|     0|    15|   1|    0|   30|    0|   0| 11|  0:00:00|  0:00:02|
# Route    | 19|     0|    16|   1|    0|   29|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 20|     0|    15|   1|    0|   29|    0|   0|  6|  0:00:01|  0:00:03|
# Route    | 21|     0|    14|   1|    0|   31|    0|   0|  6|  0:00:00|  0:00:03|
# Route    | 22|     0|    16|   1|    0|   29|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 23|     0|    16|   1|    0|   31|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 24|     0|    15|   1|    0|   29|    0|   0|  6|  0:00:01|  0:00:04|
# Route    | 25|     0|    15|   1|    0|   29|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 26|     0|    15|  13|    0|   28|    0|   0|   |  0:00:01|  0:00:05|
# Clean    | 27|     0|    15|  13|    0|   28|    0|   0|   |  0:00:00|  0:00:05|
# Route    | 28|     0|    15|   1|    0|   28|    0|   0|  0|  0:00:00|  0:00:05|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:05
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\MPU6050_STM8.dsn
# Nets 25 Connections 56 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 22, at vias 8 Total Vias 28
# Percent Connected   76.79
# Manhattan Length 507.9268 Horizontal 332.5693 Vertical 175.3575
# Routed Length 588.6050 Horizontal 399.2733 Vertical 189.3317
# Ratio Actual / Manhattan   1.1588
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# <<WARNING:>> Smart Route: No real conflict reduction achieved in previous 5 passes. 
# Automatically forcing convergence.
# Current time = Sun Jul 24 22:18:33 2016
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# Layer BOTTOM Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\MPU6050_STM8.dsn
# Nets 25 Connections 56 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 22, at vias 8 Total Vias 28
# Percent Connected   76.79
# Manhattan Length 507.9268 Horizontal 332.5693 Vertical 175.3575
# Routed Length 588.6050 Horizontal 399.2733 Vertical 189.3317
# Ratio Actual / Manhattan   1.1588
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Route Pass 1 of 5
# Routing 14 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 15 (Cross: 0, Clear: 15, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 14 Successes 13 Failures 1 Vias 28
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 1 of 5
# Start Route Pass 2 of 5
# Routing 15 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 15 (Cross: 0, Clear: 15, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 15 Successes 14 Failures 1 Vias 28
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 5
# Start Route Pass 3 of 5
# Routing 14 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 18 (Cross: 0, Clear: 18, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 14 Successes 13 Failures 1 Vias 28
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 3 of 5
# Start Route Pass 4 of 5
# Routing 15 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 16 (Cross: 0, Clear: 16, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 15 Successes 14 Failures 1 Vias 28
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 4 of 5
# Start Route Pass 5 of 5
# Routing 14 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 15 (Cross: 0, Clear: 15, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 14 Successes 13 Failures 1 Vias 29
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 5 of 5
# Cpu Time = 0:00:02  Elapsed Time = 0:00:02
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# Layer BOTTOM Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   56|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    29|    13|   2|    2|   15|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    25|    18|   0|    0|   16|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  3|    13|    15|   1|    0|   19|    0|   0| 34|  0:00:00|  0:00:00|
# Route    |  4|    10|    17|   1|    0|   22|    0|   0|  3|  0:00:00|  0:00:00|
# Route    |  5|     7|    16|   1|    0|   22|    0|   0| 14|  0:00:00|  0:00:00|
# Route    |  6|     2|    16|   1|    0|   24|    0|   0| 21|  0:00:00|  0:00:00|
# Route    |  7|     3|    15|   1|    0|   26|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  8|     2|    15|   1|    0|   25|    0|   0|  5|  0:00:00|  0:00:00|
# Route    |  9|     2|    14|   1|    0|   27|    0|   0|  5|  0:00:00|  0:00:00|
# Route    | 10|     2|    14|   1|    0|   25|    0|   0|  0|  0:00:01|  0:00:01|
# Route    | 11|     2|    14|   1|    0|   26|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 12|     1|    17|   1|    0|   27|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 13|     1|    15|   1|    0|   29|    0|   0| 11|  0:00:01|  0:00:02|
# Route    | 14|     0|    15|   1|    0|   29|    0|   0|  6|  0:00:00|  0:00:02|
# Route    | 15|     0|    14|   1|    0|   29|    0|   0|  6|  0:00:00|  0:00:02|
# Route    | 16|     0|    15|   1|    0|   30|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 17|     0|    17|   1|    0|   29|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 18|     0|    15|   1|    0|   30|    0|   0| 11|  0:00:00|  0:00:02|
# Route    | 19|     0|    16|   1|    0|   29|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 20|     0|    15|   1|    0|   29|    0|   0|  6|  0:00:01|  0:00:03|
# Route    | 21|     0|    14|   1|    0|   31|    0|   0|  6|  0:00:00|  0:00:03|
# Route    | 22|     0|    16|   1|    0|   29|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 23|     0|    16|   1|    0|   31|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 24|     0|    15|   1|    0|   29|    0|   0|  6|  0:00:01|  0:00:04|
# Route    | 25|     0|    15|   1|    0|   29|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 26|     0|    15|  13|    0|   28|    0|   0|   |  0:00:01|  0:00:05|
# Clean    | 27|     0|    15|  13|    0|   28|    0|   0|   |  0:00:00|  0:00:05|
# Route    | 28|     0|    15|   1|    0|   28|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 29|     0|    15|   1|    0|   28|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 30|     0|    15|   1|    0|   28|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 31|     0|    18|   1|    0|   28|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 32|     0|    16|   1|    0|   28|    0|   0| 11|  0:00:01|  0:00:06|
# Route    | 33|     0|    15|   1|    0|   29|    0|   0|  6|  0:00:00|  0:00:06|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:06
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\MPU6050_STM8.dsn
# Nets 25 Connections 56 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 22, at vias 8 Total Vias 29
# Percent Connected   76.79
# Manhattan Length 511.5265 Horizontal 334.8456 Vertical 176.6809
# Routed Length 588.6050 Horizontal 399.2733 Vertical 189.3317
# Ratio Actual / Manhattan   1.1507
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Current time = Sun Jul 24 22:18:35 2016
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# Layer BOTTOM Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\MPU6050_STM8.dsn
# Nets 25 Connections 56 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 22, at vias 8 Total Vias 29
# Percent Connected   76.79
# Manhattan Length 511.5265 Horizontal 334.8456 Vertical 176.6809
# Routed Length 588.6050 Horizontal 399.2733 Vertical 189.3317
# Ratio Actual / Manhattan   1.1507
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Route Pass 1 of 5
# Routing 14 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 15 (Cross: 0, Clear: 15, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 14 Successes 13 Failures 1 Vias 28
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 5
# Start Route Pass 2 of 5
# Routing 15 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 15 (Cross: 0, Clear: 15, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 15 Successes 14 Failures 1 Vias 28
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 5
# Start Route Pass 3 of 5
# Routing 14 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 17 (Cross: 0, Clear: 17, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 14 Successes 13 Failures 1 Vias 28
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 3 of 5
# Start Route Pass 4 of 5
# Routing 15 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 15 (Cross: 0, Clear: 15, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 15 Successes 14 Failures 1 Vias 28
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 4 of 5
# Start Route Pass 5 of 5
# Routing 14 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 16 (Cross: 0, Clear: 16, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 14 Successes 13 Failures 1 Vias 28
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 5 of 5
# Cpu Time = 0:00:02  Elapsed Time = 0:00:02
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# Layer BOTTOM Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   56|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    29|    13|   2|    2|   15|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    25|    18|   0|    0|   16|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  3|    13|    15|   1|    0|   19|    0|   0| 34|  0:00:00|  0:00:00|
# Route    |  4|    10|    17|   1|    0|   22|    0|   0|  3|  0:00:00|  0:00:00|
# Route    |  5|     7|    16|   1|    0|   22|    0|   0| 14|  0:00:00|  0:00:00|
# Route    |  6|     2|    16|   1|    0|   24|    0|   0| 21|  0:00:00|  0:00:00|
# Route    |  7|     3|    15|   1|    0|   26|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  8|     2|    15|   1|    0|   25|    0|   0|  5|  0:00:00|  0:00:00|
# Route    |  9|     2|    14|   1|    0|   27|    0|   0|  5|  0:00:00|  0:00:00|
# Route    | 10|     2|    14|   1|    0|   25|    0|   0|  0|  0:00:01|  0:00:01|
# Route    | 11|     2|    14|   1|    0|   26|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 12|     1|    17|   1|    0|   27|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 13|     1|    15|   1|    0|   29|    0|   0| 11|  0:00:01|  0:00:02|
# Route    | 14|     0|    15|   1|    0|   29|    0|   0|  6|  0:00:00|  0:00:02|
# Route    | 15|     0|    14|   1|    0|   29|    0|   0|  6|  0:00:00|  0:00:02|
# Route    | 16|     0|    15|   1|    0|   30|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 17|     0|    17|   1|    0|   29|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 18|     0|    15|   1|    0|   30|    0|   0| 11|  0:00:00|  0:00:02|
# Route    | 19|     0|    16|   1|    0|   29|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 20|     0|    15|   1|    0|   29|    0|   0|  6|  0:00:01|  0:00:03|
# Route    | 21|     0|    14|   1|    0|   31|    0|   0|  6|  0:00:00|  0:00:03|
# Route    | 22|     0|    16|   1|    0|   29|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 23|     0|    16|   1|    0|   31|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 24|     0|    15|   1|    0|   29|    0|   0|  6|  0:00:01|  0:00:04|
# Route    | 25|     0|    15|   1|    0|   29|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 26|     0|    15|  13|    0|   28|    0|   0|   |  0:00:01|  0:00:05|
# Clean    | 27|     0|    15|  13|    0|   28|    0|   0|   |  0:00:00|  0:00:05|
# Route    | 28|     0|    15|   1|    0|   28|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 29|     0|    15|   1|    0|   28|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 30|     0|    15|   1|    0|   28|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 31|     0|    18|   1|    0|   28|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 32|     0|    16|   1|    0|   28|    0|   0| 11|  0:00:01|  0:00:06|
# Route    | 33|     0|    15|   1|    0|   29|    0|   0|  6|  0:00:00|  0:00:06|
# Route    | 34|     0|    15|   1|    0|   28|    0|   0|  0|  0:00:00|  0:00:06|
# Route    | 35|     0|    15|   1|    0|   28|    0|   0|  0|  0:00:00|  0:00:06|
# Route    | 36|     0|    17|   1|    0|   28|    0|   0|  0|  0:00:01|  0:00:07|
# Route    | 37|     0|    15|   1|    0|   28|    0|   0| 11|  0:00:00|  0:00:07|
# Route    | 38|     0|    16|   1|    0|   28|    0|   0|  0|  0:00:00|  0:00:07|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:07
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\MPU6050_STM8.dsn
# Nets 25 Connections 56 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 22, at vias 8 Total Vias 28
# Percent Connected   76.79
# Manhattan Length 507.9268 Horizontal 332.5693 Vertical 175.3575
# Routed Length 588.6050 Horizontal 399.2733 Vertical 189.3317
# Ratio Actual / Manhattan   1.1588
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Current time = Sun Jul 24 22:18:37 2016
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# Layer BOTTOM Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\MPU6050_STM8.dsn
# Nets 25 Connections 56 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 22, at vias 8 Total Vias 28
# Percent Connected   76.79
# Manhattan Length 507.9268 Horizontal 332.5693 Vertical 175.3575
# Routed Length 588.6050 Horizontal 399.2733 Vertical 189.3317
# Ratio Actual / Manhattan   1.1588
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Route Pass 1 of 5
# Routing 14 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 16 (Cross: 0, Clear: 16, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 14 Successes 13 Failures 1 Vias 28
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 5
# Start Route Pass 2 of 5
# Routing 15 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 15 (Cross: 0, Clear: 15, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 15 Successes 14 Failures 1 Vias 28
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 5
# Start Route Pass 3 of 5
# Routing 14 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 16 (Cross: 0, Clear: 16, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 14 Successes 13 Failures 1 Vias 28
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 3 of 5
# Start Route Pass 4 of 5
# Routing 15 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 15 (Cross: 0, Clear: 15, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 15 Successes 14 Failures 1 Vias 28
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 4 of 5
# Start Route Pass 5 of 5
# Routing 14 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 16 (Cross: 0, Clear: 16, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 14 Successes 13 Failures 1 Vias 28
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 5 of 5
# Cpu Time = 0:00:02  Elapsed Time = 0:00:02
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# Layer BOTTOM Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   56|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    29|    13|   2|    2|   15|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    25|    18|   0|    0|   16|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  3|    13|    15|   1|    0|   19|    0|   0| 34|  0:00:00|  0:00:00|
# Route    |  4|    10|    17|   1|    0|   22|    0|   0|  3|  0:00:00|  0:00:00|
# Route    |  5|     7|    16|   1|    0|   22|    0|   0| 14|  0:00:00|  0:00:00|
# Route    |  6|     2|    16|   1|    0|   24|    0|   0| 21|  0:00:00|  0:00:00|
# Route    |  7|     3|    15|   1|    0|   26|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  8|     2|    15|   1|    0|   25|    0|   0|  5|  0:00:00|  0:00:00|
# Route    |  9|     2|    14|   1|    0|   27|    0|   0|  5|  0:00:00|  0:00:00|
# Route    | 10|     2|    14|   1|    0|   25|    0|   0|  0|  0:00:01|  0:00:01|
# Route    | 11|     2|    14|   1|    0|   26|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 12|     1|    17|   1|    0|   27|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 13|     1|    15|   1|    0|   29|    0|   0| 11|  0:00:01|  0:00:02|
# Route    | 14|     0|    15|   1|    0|   29|    0|   0|  6|  0:00:00|  0:00:02|
# Route    | 15|     0|    14|   1|    0|   29|    0|   0|  6|  0:00:00|  0:00:02|
# Route    | 16|     0|    15|   1|    0|   30|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 17|     0|    17|   1|    0|   29|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 18|     0|    15|   1|    0|   30|    0|   0| 11|  0:00:00|  0:00:02|
# Route    | 19|     0|    16|   1|    0|   29|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 20|     0|    15|   1|    0|   29|    0|   0|  6|  0:00:01|  0:00:03|
# Route    | 21|     0|    14|   1|    0|   31|    0|   0|  6|  0:00:00|  0:00:03|
# Route    | 22|     0|    16|   1|    0|   29|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 23|     0|    16|   1|    0|   31|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 24|     0|    15|   1|    0|   29|    0|   0|  6|  0:00:01|  0:00:04|
# Route    | 25|     0|    15|   1|    0|   29|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 26|     0|    15|  13|    0|   28|    0|   0|   |  0:00:01|  0:00:05|
# Clean    | 27|     0|    15|  13|    0|   28|    0|   0|   |  0:00:00|  0:00:05|
# Route    | 28|     0|    15|   1|    0|   28|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 29|     0|    15|   1|    0|   28|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 30|     0|    15|   1|    0|   28|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 31|     0|    18|   1|    0|   28|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 32|     0|    16|   1|    0|   28|    0|   0| 11|  0:00:01|  0:00:06|
# Route    | 33|     0|    15|   1|    0|   29|    0|   0|  6|  0:00:00|  0:00:06|
# Route    | 34|     0|    15|   1|    0|   28|    0|   0|  0|  0:00:00|  0:00:06|
# Route    | 35|     0|    15|   1|    0|   28|    0|   0|  0|  0:00:00|  0:00:06|
# Route    | 36|     0|    17|   1|    0|   28|    0|   0|  0|  0:00:01|  0:00:07|
# Route    | 37|     0|    15|   1|    0|   28|    0|   0| 11|  0:00:00|  0:00:07|
# Route    | 38|     0|    16|   1|    0|   28|    0|   0|  0|  0:00:00|  0:00:07|
# Route    | 39|     0|    16|   1|    0|   28|    0|   0|  0|  0:00:00|  0:00:07|
# Route    | 40|     0|    15|   1|    0|   28|    0|   0|  6|  0:00:00|  0:00:07|
# Route    | 41|     0|    16|   1|    0|   28|    0|   0|  0|  0:00:01|  0:00:08|
# Route    | 42|     0|    15|   1|    0|   28|    0|   0|  6|  0:00:00|  0:00:08|
# Route    | 43|     0|    16|   1|    0|   28|    0|   0|  0|  0:00:00|  0:00:08|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:08
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\MPU6050_STM8.dsn
# Nets 25 Connections 56 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 22, at vias 8 Total Vias 28
# Percent Connected   76.79
# Manhattan Length 507.9268 Horizontal 332.5693 Vertical 175.3575
# Routed Length 588.6050 Horizontal 399.2733 Vertical 189.3317
# Ratio Actual / Manhattan   1.1588
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Current time = Sun Jul 24 22:18:39 2016
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# Layer BOTTOM Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\MPU6050_STM8.dsn
# Nets 25 Connections 56 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 22, at vias 8 Total Vias 28
# Percent Connected   76.79
# Manhattan Length 507.9268 Horizontal 332.5693 Vertical 175.3575
# Routed Length 588.6050 Horizontal 399.2733 Vertical 189.3317
# Ratio Actual / Manhattan   1.1588
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Route Pass 1 of 5
# Routing 14 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 16 (Cross: 0, Clear: 16, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 14 Successes 13 Failures 1 Vias 28
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 5
# Start Route Pass 2 of 5
# Routing 15 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 15 (Cross: 0, Clear: 15, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 15 Successes 14 Failures 1 Vias 28
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 5
# Start Route Pass 3 of 5
# Routing 14 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 16 (Cross: 0, Clear: 16, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 14 Successes 13 Failures 1 Vias 28
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 3 of 5
# Start Route Pass 4 of 5
# Routing 15 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 15 (Cross: 0, Clear: 15, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 15 Successes 14 Failures 1 Vias 28
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 4 of 5
# Start Route Pass 5 of 5
# Routing 14 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 15 (Cross: 0, Clear: 15, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 14 Successes 13 Failures 1 Vias 28
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 5 of 5
# Cpu Time = 0:00:01  Elapsed Time = 0:00:02
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# Layer BOTTOM Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   56|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    29|    13|   2|    2|   15|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    25|    18|   0|    0|   16|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  3|    13|    15|   1|    0|   19|    0|   0| 34|  0:00:00|  0:00:00|
# Route    |  4|    10|    17|   1|    0|   22|    0|   0|  3|  0:00:00|  0:00:00|
# Route    |  5|     7|    16|   1|    0|   22|    0|   0| 14|  0:00:00|  0:00:00|
# Route    |  6|     2|    16|   1|    0|   24|    0|   0| 21|  0:00:00|  0:00:00|
# Route    |  7|     3|    15|   1|    0|   26|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  8|     2|    15|   1|    0|   25|    0|   0|  5|  0:00:00|  0:00:00|
# Route    |  9|     2|    14|   1|    0|   27|    0|   0|  5|  0:00:00|  0:00:00|
# Route    | 10|     2|    14|   1|    0|   25|    0|   0|  0|  0:00:01|  0:00:01|
# Route    | 11|     2|    14|   1|    0|   26|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 12|     1|    17|   1|    0|   27|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 13|     1|    15|   1|    0|   29|    0|   0| 11|  0:00:01|  0:00:02|
# Route    | 14|     0|    15|   1|    0|   29|    0|   0|  6|  0:00:00|  0:00:02|
# Route    | 15|     0|    14|   1|    0|   29|    0|   0|  6|  0:00:00|  0:00:02|
# Route    | 16|     0|    15|   1|    0|   30|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 17|     0|    17|   1|    0|   29|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 18|     0|    15|   1|    0|   30|    0|   0| 11|  0:00:00|  0:00:02|
# Route    | 19|     0|    16|   1|    0|   29|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 20|     0|    15|   1|    0|   29|    0|   0|  6|  0:00:01|  0:00:03|
# Route    | 21|     0|    14|   1|    0|   31|    0|   0|  6|  0:00:00|  0:00:03|
# Route    | 22|     0|    16|   1|    0|   29|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 23|     0|    16|   1|    0|   31|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 24|     0|    15|   1|    0|   29|    0|   0|  6|  0:00:01|  0:00:04|
# Route    | 25|     0|    15|   1|    0|   29|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 26|     0|    15|  13|    0|   28|    0|   0|   |  0:00:01|  0:00:05|
# Clean    | 27|     0|    15|  13|    0|   28|    0|   0|   |  0:00:00|  0:00:05|
# Route    | 28|     0|    15|   1|    0|   28|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 29|     0|    15|   1|    0|   28|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 30|     0|    15|   1|    0|   28|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 31|     0|    18|   1|    0|   28|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 32|     0|    16|   1|    0|   28|    0|   0| 11|  0:00:01|  0:00:06|
# Route    | 33|     0|    15|   1|    0|   29|    0|   0|  6|  0:00:00|  0:00:06|
# Route    | 34|     0|    15|   1|    0|   28|    0|   0|  0|  0:00:00|  0:00:06|
# Route    | 35|     0|    15|   1|    0|   28|    0|   0|  0|  0:00:00|  0:00:06|
# Route    | 36|     0|    17|   1|    0|   28|    0|   0|  0|  0:00:01|  0:00:07|
# Route    | 37|     0|    15|   1|    0|   28|    0|   0| 11|  0:00:00|  0:00:07|
# Route    | 38|     0|    16|   1|    0|   28|    0|   0|  0|  0:00:00|  0:00:07|
# Route    | 39|     0|    16|   1|    0|   28|    0|   0|  0|  0:00:00|  0:00:07|
# Route    | 40|     0|    15|   1|    0|   28|    0|   0|  6|  0:00:00|  0:00:07|
# Route    | 41|     0|    16|   1|    0|   28|    0|   0|  0|  0:00:01|  0:00:08|
# Route    | 42|     0|    15|   1|    0|   28|    0|   0|  6|  0:00:00|  0:00:08|
# Route    | 43|     0|    16|   1|    0|   28|    0|   0|  0|  0:00:00|  0:00:08|
# Route    | 44|     0|    16|   1|    0|   28|    0|   0|  0|  0:00:00|  0:00:08|
# Route    | 45|     0|    15|   1|    0|   28|    0|   0|  6|  0:00:00|  0:00:08|
# Route    | 46|     0|    16|   1|    0|   28|    0|   0|  0|  0:00:00|  0:00:08|
# Route    | 47|     0|    15|   1|    0|   28|    0|   0|  6|  0:00:00|  0:00:08|
# Route    | 48|     0|    15|   1|    0|   28|    0|   0|  0|  0:00:00|  0:00:08|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:08
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\MPU6050_STM8.dsn
# Nets 25 Connections 56 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 22, at vias 8 Total Vias 28
# Percent Connected   76.79
# Manhattan Length 507.9268 Horizontal 332.5693 Vertical 175.3575
# Routed Length 588.6050 Horizontal 399.2733 Vertical 189.3317
# Ratio Actual / Manhattan   1.1588
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Current time = Sun Jul 24 22:18:41 2016
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# Layer BOTTOM Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\MPU6050_STM8.dsn
# Nets 25 Connections 56 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 22, at vias 8 Total Vias 28
# Percent Connected   76.79
# Manhattan Length 507.9268 Horizontal 332.5693 Vertical 175.3575
# Routed Length 588.6050 Horizontal 399.2733 Vertical 189.3317
# Ratio Actual / Manhattan   1.1588
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Route Pass 1 of 5
# Routing 14 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 15 (Cross: 0, Clear: 15, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 14 Successes 13 Failures 1 Vias 28
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 5
# Start Route Pass 2 of 5
# Routing 15 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 15 (Cross: 0, Clear: 15, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 15 Successes 14 Failures 1 Vias 28
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 2 of 5
# Start Route Pass 3 of 5
# Routing 14 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 16 (Cross: 0, Clear: 16, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 14 Successes 13 Failures 1 Vias 28
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 3 of 5
# Start Route Pass 4 of 5
# Routing 15 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 15 (Cross: 0, Clear: 15, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 15 Successes 14 Failures 1 Vias 28
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 4 of 5
# Start Route Pass 5 of 5
# Routing 14 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 16 (Cross: 0, Clear: 16, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 14 Successes 13 Failures 1 Vias 28
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 5 of 5
# Cpu Time = 0:00:02  Elapsed Time = 0:00:02
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# Layer BOTTOM Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   56|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    29|    13|   2|    2|   15|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    25|    18|   0|    0|   16|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  3|    13|    15|   1|    0|   19|    0|   0| 34|  0:00:00|  0:00:00|
# Route    |  4|    10|    17|   1|    0|   22|    0|   0|  3|  0:00:00|  0:00:00|
# Route    |  5|     7|    16|   1|    0|   22|    0|   0| 14|  0:00:00|  0:00:00|
# Route    |  6|     2|    16|   1|    0|   24|    0|   0| 21|  0:00:00|  0:00:00|
# Route    |  7|     3|    15|   1|    0|   26|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  8|     2|    15|   1|    0|   25|    0|   0|  5|  0:00:00|  0:00:00|
# Route    |  9|     2|    14|   1|    0|   27|    0|   0|  5|  0:00:00|  0:00:00|
# Route    | 10|     2|    14|   1|    0|   25|    0|   0|  0|  0:00:01|  0:00:01|
# Route    | 11|     2|    14|   1|    0|   26|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 12|     1|    17|   1|    0|   27|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 13|     1|    15|   1|    0|   29|    0|   0| 11|  0:00:01|  0:00:02|
# Route    | 14|     0|    15|   1|    0|   29|    0|   0|  6|  0:00:00|  0:00:02|
# Route    | 15|     0|    14|   1|    0|   29|    0|   0|  6|  0:00:00|  0:00:02|
# Route    | 16|     0|    15|   1|    0|   30|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 17|     0|    17|   1|    0|   29|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 18|     0|    15|   1|    0|   30|    0|   0| 11|  0:00:00|  0:00:02|
# Route    | 19|     0|    16|   1|    0|   29|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 20|     0|    15|   1|    0|   29|    0|   0|  6|  0:00:01|  0:00:03|
# Route    | 21|     0|    14|   1|    0|   31|    0|   0|  6|  0:00:00|  0:00:03|
# Route    | 22|     0|    16|   1|    0|   29|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 23|     0|    16|   1|    0|   31|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 24|     0|    15|   1|    0|   29|    0|   0|  6|  0:00:01|  0:00:04|
# Route    | 25|     0|    15|   1|    0|   29|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 26|     0|    15|  13|    0|   28|    0|   0|   |  0:00:01|  0:00:05|
# Clean    | 27|     0|    15|  13|    0|   28|    0|   0|   |  0:00:00|  0:00:05|
# Route    | 28|     0|    15|   1|    0|   28|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 29|     0|    15|   1|    0|   28|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 30|     0|    15|   1|    0|   28|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 31|     0|    18|   1|    0|   28|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 32|     0|    16|   1|    0|   28|    0|   0| 11|  0:00:01|  0:00:06|
# Route    | 33|     0|    15|   1|    0|   29|    0|   0|  6|  0:00:00|  0:00:06|
# Route    | 34|     0|    15|   1|    0|   28|    0|   0|  0|  0:00:00|  0:00:06|
# Route    | 35|     0|    15|   1|    0|   28|    0|   0|  0|  0:00:00|  0:00:06|
# Route    | 36|     0|    17|   1|    0|   28|    0|   0|  0|  0:00:01|  0:00:07|
# Route    | 37|     0|    15|   1|    0|   28|    0|   0| 11|  0:00:00|  0:00:07|
# Route    | 38|     0|    16|   1|    0|   28|    0|   0|  0|  0:00:00|  0:00:07|
# Route    | 39|     0|    16|   1|    0|   28|    0|   0|  0|  0:00:00|  0:00:07|
# Route    | 40|     0|    15|   1|    0|   28|    0|   0|  6|  0:00:00|  0:00:07|
# Route    | 41|     0|    16|   1|    0|   28|    0|   0|  0|  0:00:01|  0:00:08|
# Route    | 42|     0|    15|   1|    0|   28|    0|   0|  6|  0:00:00|  0:00:08|
# Route    | 43|     0|    16|   1|    0|   28|    0|   0|  0|  0:00:00|  0:00:08|
# Route    | 44|     0|    16|   1|    0|   28|    0|   0|  0|  0:00:00|  0:00:08|
# Route    | 45|     0|    15|   1|    0|   28|    0|   0|  6|  0:00:00|  0:00:08|
# Route    | 46|     0|    16|   1|    0|   28|    0|   0|  0|  0:00:00|  0:00:08|
# Route    | 47|     0|    15|   1|    0|   28|    0|   0|  6|  0:00:00|  0:00:08|
# Route    | 48|     0|    15|   1|    0|   28|    0|   0|  0|  0:00:00|  0:00:08|
# Route    | 49|     0|    15|   1|    0|   28|    0|   0|  0|  0:00:00|  0:00:08|
# Route    | 50|     0|    15|   1|    0|   28|    0|   0|  0|  0:00:01|  0:00:09|
# Route    | 51|     0|    16|   1|    0|   28|    0|   0|  0|  0:00:00|  0:00:09|
# Route    | 52|     0|    15|   1|    0|   28|    0|   0|  6|  0:00:00|  0:00:09|
# Route    | 53|     0|    16|   1|    0|   28|    0|   0|  0|  0:00:01|  0:00:10|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:10
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\MPU6050_STM8.dsn
# Nets 25 Connections 56 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 22, at vias 8 Total Vias 28
# Percent Connected   76.79
# Manhattan Length 507.9268 Horizontal 332.5693 Vertical 175.3575
# Routed Length 588.6050 Horizontal 399.2733 Vertical 189.3317
# Ratio Actual / Manhattan   1.1588
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Current time = Sun Jul 24 22:18:43 2016
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# Layer BOTTOM Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\MPU6050_STM8.dsn
# Nets 25 Connections 56 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 22, at vias 8 Total Vias 28
# Percent Connected   76.79
# Manhattan Length 507.9268 Horizontal 332.5693 Vertical 175.3575
# Routed Length 588.6050 Horizontal 399.2733 Vertical 189.3317
# Ratio Actual / Manhattan   1.1588
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Route Pass 1 of 5
# Routing 14 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 14 (Cross: 0, Clear: 14, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 14 Successes 13 Failures 1 Vias 27
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 1 of 5
# Start Route Pass 2 of 5
# Routing 13 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 14 (Cross: 0, Clear: 14, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 13 Successes 12 Failures 1 Vias 27
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 5
# Start Route Pass 3 of 5
# Routing 13 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 14 (Cross: 0, Clear: 14, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 13 Successes 12 Failures 1 Vias 27
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 3 of 5
# Start Route Pass 4 of 5
# Routing 13 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 14 (Cross: 0, Clear: 14, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 13 Successes 12 Failures 1 Vias 27
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 4 of 5
# Start Route Pass 5 of 5
# Routing 13 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 14 (Cross: 0, Clear: 14, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 13 Successes 12 Failures 1 Vias 27
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 5 of 5
# Cpu Time = 0:00:02  Elapsed Time = 0:00:02
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# Layer BOTTOM Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   56|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    29|    13|   2|    2|   15|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    25|    18|   0|    0|   16|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  3|    13|    15|   1|    0|   19|    0|   0| 34|  0:00:00|  0:00:00|
# Route    |  4|    10|    17|   1|    0|   22|    0|   0|  3|  0:00:00|  0:00:00|
# Route    |  5|     7|    16|   1|    0|   22|    0|   0| 14|  0:00:00|  0:00:00|
# Route    |  6|     2|    16|   1|    0|   24|    0|   0| 21|  0:00:00|  0:00:00|
# Route    |  7|     3|    15|   1|    0|   26|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  8|     2|    15|   1|    0|   25|    0|   0|  5|  0:00:00|  0:00:00|
# Route    |  9|     2|    14|   1|    0|   27|    0|   0|  5|  0:00:00|  0:00:00|
# Route    | 10|     2|    14|   1|    0|   25|    0|   0|  0|  0:00:01|  0:00:01|
# Route    | 11|     2|    14|   1|    0|   26|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 12|     1|    17|   1|    0|   27|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 13|     1|    15|   1|    0|   29|    0|   0| 11|  0:00:01|  0:00:02|
# Route    | 14|     0|    15|   1|    0|   29|    0|   0|  6|  0:00:00|  0:00:02|
# Route    | 15|     0|    14|   1|    0|   29|    0|   0|  6|  0:00:00|  0:00:02|
# Route    | 16|     0|    15|   1|    0|   30|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 17|     0|    17|   1|    0|   29|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 18|     0|    15|   1|    0|   30|    0|   0| 11|  0:00:00|  0:00:02|
# Route    | 19|     0|    16|   1|    0|   29|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 20|     0|    15|   1|    0|   29|    0|   0|  6|  0:00:01|  0:00:03|
# Route    | 21|     0|    14|   1|    0|   31|    0|   0|  6|  0:00:00|  0:00:03|
# Route    | 22|     0|    16|   1|    0|   29|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 23|     0|    16|   1|    0|   31|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 24|     0|    15|   1|    0|   29|    0|   0|  6|  0:00:01|  0:00:04|
# Route    | 25|     0|    15|   1|    0|   29|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 26|     0|    15|  13|    0|   28|    0|   0|   |  0:00:01|  0:00:05|
# Clean    | 27|     0|    15|  13|    0|   28|    0|   0|   |  0:00:00|  0:00:05|
# Route    | 28|     0|    15|   1|    0|   28|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 29|     0|    15|   1|    0|   28|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 30|     0|    15|   1|    0|   28|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 31|     0|    18|   1|    0|   28|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 32|     0|    16|   1|    0|   28|    0|   0| 11|  0:00:01|  0:00:06|
# Route    | 33|     0|    15|   1|    0|   29|    0|   0|  6|  0:00:00|  0:00:06|
# Route    | 34|     0|    15|   1|    0|   28|    0|   0|  0|  0:00:00|  0:00:06|
# Route    | 35|     0|    15|   1|    0|   28|    0|   0|  0|  0:00:00|  0:00:06|
# Route    | 36|     0|    17|   1|    0|   28|    0|   0|  0|  0:00:01|  0:00:07|
# Route    | 37|     0|    15|   1|    0|   28|    0|   0| 11|  0:00:00|  0:00:07|
# Route    | 38|     0|    16|   1|    0|   28|    0|   0|  0|  0:00:00|  0:00:07|
# Route    | 39|     0|    16|   1|    0|   28|    0|   0|  0|  0:00:00|  0:00:07|
# Route    | 40|     0|    15|   1|    0|   28|    0|   0|  6|  0:00:00|  0:00:07|
# Route    | 41|     0|    16|   1|    0|   28|    0|   0|  0|  0:00:01|  0:00:08|
# Route    | 42|     0|    15|   1|    0|   28|    0|   0|  6|  0:00:00|  0:00:08|
# Route    | 43|     0|    16|   1|    0|   28|    0|   0|  0|  0:00:00|  0:00:08|
# Route    | 44|     0|    16|   1|    0|   28|    0|   0|  0|  0:00:00|  0:00:08|
# Route    | 45|     0|    15|   1|    0|   28|    0|   0|  6|  0:00:00|  0:00:08|
# Route    | 46|     0|    16|   1|    0|   28|    0|   0|  0|  0:00:00|  0:00:08|
# Route    | 47|     0|    15|   1|    0|   28|    0|   0|  6|  0:00:00|  0:00:08|
# Route    | 48|     0|    15|   1|    0|   28|    0|   0|  0|  0:00:00|  0:00:08|
# Route    | 49|     0|    15|   1|    0|   28|    0|   0|  0|  0:00:00|  0:00:08|
# Route    | 50|     0|    15|   1|    0|   28|    0|   0|  0|  0:00:01|  0:00:09|
# Route    | 51|     0|    16|   1|    0|   28|    0|   0|  0|  0:00:00|  0:00:09|
# Route    | 52|     0|    15|   1|    0|   28|    0|   0|  6|  0:00:00|  0:00:09|
# Route    | 53|     0|    16|   1|    0|   28|    0|   0|  0|  0:00:01|  0:00:10|
# Route    | 54|     0|    14|   1|    1|   27|    0|   0| 12|  0:00:01|  0:00:11|
# Route    | 55|     0|    14|   1|    1|   27|    0|   0|  0|  0:00:00|  0:00:11|
# Route    | 56|     0|    14|   1|    1|   27|    0|   0|  0|  0:00:00|  0:00:11|
# Route    | 57|     0|    14|   1|    1|   27|    0|   0|  0|  0:00:00|  0:00:11|
# Route    | 58|     0|    14|   1|    1|   27|    0|   0|  0|  0:00:00|  0:00:11|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:11
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\MPU6050_STM8.dsn
# Nets 25 Connections 56 Unroutes 1
# Signal Layers 2 Power Layers 0
# Wire Junctions 22, at vias 8 Total Vias 27
# Percent Connected   76.79
# Manhattan Length 507.9268 Horizontal 332.5693 Vertical 175.3575
# Routed Length 577.4050 Horizontal 393.2983 Vertical 184.1067
# Ratio Actual / Manhattan   1.1368
# Unconnected Length  11.2000 Horizontal   5.9750 Vertical   5.2250
# Current time = Sun Jul 24 22:18:45 2016
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# Layer BOTTOM Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\MPU6050_STM8.dsn
# Nets 25 Connections 56 Unroutes 1
# Signal Layers 2 Power Layers 0
# Wire Junctions 22, at vias 8 Total Vias 27
# Percent Connected   76.79
# Manhattan Length 507.9268 Horizontal 332.5693 Vertical 175.3575
# Routed Length 577.4050 Horizontal 393.2983 Vertical 184.1067
# Ratio Actual / Manhattan   1.1368
# Unconnected Length  11.2000 Horizontal   5.9750 Vertical   5.2250
# Start Route Pass 1 of 5
# Routing 13 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 14 (Cross: 0, Clear: 14, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 13 Successes 12 Failures 1 Vias 26
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 5
# Start Route Pass 2 of 5
# Routing 13 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 13 (Cross: 0, Clear: 13, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 13 Successes 12 Failures 1 Vias 28
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 5
# Start Route Pass 3 of 5
# Routing 13 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 14 (Cross: 0, Clear: 14, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 13 Successes 12 Failures 1 Vias 26
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 3 of 5
# Start Route Pass 4 of 5
# Routing 13 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 13 (Cross: 0, Clear: 13, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 13 Successes 12 Failures 1 Vias 28
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# End Pass 4 of 5
# Start Route Pass 5 of 5
# Routing 13 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 14 (Cross: 0, Clear: 14, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 13 Successes 12 Failures 1 Vias 27
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 5 of 5
# Cpu Time = 0:00:02  Elapsed Time = 0:00:02
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# Layer BOTTOM Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   56|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    29|    13|   2|    2|   15|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    25|    18|   0|    0|   16|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  3|    13|    15|   1|    0|   19|    0|   0| 34|  0:00:00|  0:00:00|
# Route    |  4|    10|    17|   1|    0|   22|    0|   0|  3|  0:00:00|  0:00:00|
# Route    |  5|     7|    16|   1|    0|   22|    0|   0| 14|  0:00:00|  0:00:00|
# Route    |  6|     2|    16|   1|    0|   24|    0|   0| 21|  0:00:00|  0:00:00|
# Route    |  7|     3|    15|   1|    0|   26|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  8|     2|    15|   1|    0|   25|    0|   0|  5|  0:00:00|  0:00:00|
# Route    |  9|     2|    14|   1|    0|   27|    0|   0|  5|  0:00:00|  0:00:00|
# Route    | 10|     2|    14|   1|    0|   25|    0|   0|  0|  0:00:01|  0:00:01|
# Route    | 11|     2|    14|   1|    0|   26|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 12|     1|    17|   1|    0|   27|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 13|     1|    15|   1|    0|   29|    0|   0| 11|  0:00:01|  0:00:02|
# Route    | 14|     0|    15|   1|    0|   29|    0|   0|  6|  0:00:00|  0:00:02|
# Route    | 15|     0|    14|   1|    0|   29|    0|   0|  6|  0:00:00|  0:00:02|
# Route    | 16|     0|    15|   1|    0|   30|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 17|     0|    17|   1|    0|   29|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 18|     0|    15|   1|    0|   30|    0|   0| 11|  0:00:00|  0:00:02|
# Route    | 19|     0|    16|   1|    0|   29|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 20|     0|    15|   1|    0|   29|    0|   0|  6|  0:00:01|  0:00:03|
# Route    | 21|     0|    14|   1|    0|   31|    0|   0|  6|  0:00:00|  0:00:03|
# Route    | 22|     0|    16|   1|    0|   29|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 23|     0|    16|   1|    0|   31|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 24|     0|    15|   1|    0|   29|    0|   0|  6|  0:00:01|  0:00:04|
# Route    | 25|     0|    15|   1|    0|   29|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 26|     0|    15|  13|    0|   28|    0|   0|   |  0:00:01|  0:00:05|
# Clean    | 27|     0|    15|  13|    0|   28|    0|   0|   |  0:00:00|  0:00:05|
# Route    | 28|     0|    15|   1|    0|   28|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 29|     0|    15|   1|    0|   28|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 30|     0|    15|   1|    0|   28|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 31|     0|    18|   1|    0|   28|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 32|     0|    16|   1|    0|   28|    0|   0| 11|  0:00:01|  0:00:06|
# Route    | 33|     0|    15|   1|    0|   29|    0|   0|  6|  0:00:00|  0:00:06|
# Route    | 34|     0|    15|   1|    0|   28|    0|   0|  0|  0:00:00|  0:00:06|
# Route    | 35|     0|    15|   1|    0|   28|    0|   0|  0|  0:00:00|  0:00:06|
# Route    | 36|     0|    17|   1|    0|   28|    0|   0|  0|  0:00:01|  0:00:07|
# Route    | 37|     0|    15|   1|    0|   28|    0|   0| 11|  0:00:00|  0:00:07|
# Route    | 38|     0|    16|   1|    0|   28|    0|   0|  0|  0:00:00|  0:00:07|
# Route    | 39|     0|    16|   1|    0|   28|    0|   0|  0|  0:00:00|  0:00:07|
# Route    | 40|     0|    15|   1|    0|   28|    0|   0|  6|  0:00:00|  0:00:07|
# Route    | 41|     0|    16|   1|    0|   28|    0|   0|  0|  0:00:01|  0:00:08|
# Route    | 42|     0|    15|   1|    0|   28|    0|   0|  6|  0:00:00|  0:00:08|
# Route    | 43|     0|    16|   1|    0|   28|    0|   0|  0|  0:00:00|  0:00:08|
# Route    | 44|     0|    16|   1|    0|   28|    0|   0|  0|  0:00:00|  0:00:08|
# Route    | 45|     0|    15|   1|    0|   28|    0|   0|  6|  0:00:00|  0:00:08|
# Route    | 46|     0|    16|   1|    0|   28|    0|   0|  0|  0:00:00|  0:00:08|
# Route    | 47|     0|    15|   1|    0|   28|    0|   0|  6|  0:00:00|  0:00:08|
# Route    | 48|     0|    15|   1|    0|   28|    0|   0|  0|  0:00:00|  0:00:08|
# Route    | 49|     0|    15|   1|    0|   28|    0|   0|  0|  0:00:00|  0:00:08|
# Route    | 50|     0|    15|   1|    0|   28|    0|   0|  0|  0:00:01|  0:00:09|
# Route    | 51|     0|    16|   1|    0|   28|    0|   0|  0|  0:00:00|  0:00:09|
# Route    | 52|     0|    15|   1|    0|   28|    0|   0|  6|  0:00:00|  0:00:09|
# Route    | 53|     0|    16|   1|    0|   28|    0|   0|  0|  0:00:01|  0:00:10|
# Route    | 54|     0|    14|   1|    1|   27|    0|   0| 12|  0:00:01|  0:00:11|
# Route    | 55|     0|    14|   1|    1|   27|    0|   0|  0|  0:00:00|  0:00:11|
# Route    | 56|     0|    14|   1|    1|   27|    0|   0|  0|  0:00:00|  0:00:11|
# Route    | 57|     0|    14|   1|    1|   27|    0|   0|  0|  0:00:00|  0:00:11|
# Route    | 58|     0|    14|   1|    1|   27|    0|   0|  0|  0:00:00|  0:00:11|
# Route    | 59|     0|    14|   1|    1|   26|    0|   0|  0|  0:00:00|  0:00:11|
# Route    | 60|     0|    13|   1|    1|   28|    0|   0|  7|  0:00:00|  0:00:11|
# Route    | 61|     0|    14|   1|    1|   26|    0|   0|  0|  0:00:00|  0:00:11|
# Route    | 62|     0|    13|   1|    1|   28|    0|   0|  7|  0:00:01|  0:00:12|
# Route    | 63|     0|    14|   1|    1|   27|    0|   0|  0|  0:00:00|  0:00:12|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:12
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\MPU6050_STM8.dsn
# Nets 25 Connections 56 Unroutes 1
# Signal Layers 2 Power Layers 0
# Wire Junctions 22, at vias 8 Total Vias 27
# Percent Connected   76.79
# Manhattan Length 507.9268 Horizontal 332.5693 Vertical 175.3575
# Routed Length 577.4050 Horizontal 393.2983 Vertical 184.1067
# Ratio Actual / Manhattan   1.1368
# Unconnected Length  11.2000 Horizontal   5.9750 Vertical   5.2250
# <<ERROR:>> Smart Route: Unable to reach 100% with smart_route. 
# Check placement, rules, grids, keepouts
# Smart Route: Executing 2 clean passes.
# Current time = Sun Jul 24 22:18:47 2016
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# Layer BOTTOM Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\MPU6050_STM8.dsn
# Nets 25 Connections 56 Unroutes 1
# Signal Layers 2 Power Layers 0
# Wire Junctions 22, at vias 8 Total Vias 27
# Percent Connected   76.79
# Manhattan Length 507.9268 Horizontal 332.5693 Vertical 175.3575
# Routed Length 577.4050 Horizontal 393.2983 Vertical 184.1067
# Ratio Actual / Manhattan   1.1368
# Unconnected Length  11.2000 Horizontal   5.9750 Vertical   5.2250
# Start Clean Pass 1 of 2
# Routing 97 wires.
# Total Conflicts: 14 (Cross: 0, Clear: 14, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 77 Successes 64 Failures 13 Vias 27
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Start Clean Pass 2 of 2
# Routing 100 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 2 bend points have been removed.
# Total Conflicts: 14 (Cross: 0, Clear: 14, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 77 Successes 64 Failures 13 Vias 27
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# Layer BOTTOM Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   56|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    29|    13|   2|    2|   15|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    25|    18|   0|    0|   16|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  3|    13|    15|   1|    0|   19|    0|   0| 34|  0:00:00|  0:00:00|
# Route    |  4|    10|    17|   1|    0|   22|    0|   0|  3|  0:00:00|  0:00:00|
# Route    |  5|     7|    16|   1|    0|   22|    0|   0| 14|  0:00:00|  0:00:00|
# Route    |  6|     2|    16|   1|    0|   24|    0|   0| 21|  0:00:00|  0:00:00|
# Route    |  7|     3|    15|   1|    0|   26|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  8|     2|    15|   1|    0|   25|    0|   0|  5|  0:00:00|  0:00:00|
# Route    |  9|     2|    14|   1|    0|   27|    0|   0|  5|  0:00:00|  0:00:00|
# Route    | 10|     2|    14|   1|    0|   25|    0|   0|  0|  0:00:01|  0:00:01|
# Route    | 11|     2|    14|   1|    0|   26|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 12|     1|    17|   1|    0|   27|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 13|     1|    15|   1|    0|   29|    0|   0| 11|  0:00:01|  0:00:02|
# Route    | 14|     0|    15|   1|    0|   29|    0|   0|  6|  0:00:00|  0:00:02|
# Route    | 15|     0|    14|   1|    0|   29|    0|   0|  6|  0:00:00|  0:00:02|
# Route    | 16|     0|    15|   1|    0|   30|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 17|     0|    17|   1|    0|   29|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 18|     0|    15|   1|    0|   30|    0|   0| 11|  0:00:00|  0:00:02|
# Route    | 19|     0|    16|   1|    0|   29|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 20|     0|    15|   1|    0|   29|    0|   0|  6|  0:00:01|  0:00:03|
# Route    | 21|     0|    14|   1|    0|   31|    0|   0|  6|  0:00:00|  0:00:03|
# Route    | 22|     0|    16|   1|    0|   29|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 23|     0|    16|   1|    0|   31|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 24|     0|    15|   1|    0|   29|    0|   0|  6|  0:00:01|  0:00:04|
# Route    | 25|     0|    15|   1|    0|   29|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 26|     0|    15|  13|    0|   28|    0|   0|   |  0:00:01|  0:00:05|
# Clean    | 27|     0|    15|  13|    0|   28|    0|   0|   |  0:00:00|  0:00:05|
# Route    | 28|     0|    15|   1|    0|   28|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 29|     0|    15|   1|    0|   28|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 30|     0|    15|   1|    0|   28|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 31|     0|    18|   1|    0|   28|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 32|     0|    16|   1|    0|   28|    0|   0| 11|  0:00:01|  0:00:06|
# Route    | 33|     0|    15|   1|    0|   29|    0|   0|  6|  0:00:00|  0:00:06|
# Route    | 34|     0|    15|   1|    0|   28|    0|   0|  0|  0:00:00|  0:00:06|
# Route    | 35|     0|    15|   1|    0|   28|    0|   0|  0|  0:00:00|  0:00:06|
# Route    | 36|     0|    17|   1|    0|   28|    0|   0|  0|  0:00:01|  0:00:07|
# Route    | 37|     0|    15|   1|    0|   28|    0|   0| 11|  0:00:00|  0:00:07|
# Route    | 38|     0|    16|   1|    0|   28|    0|   0|  0|  0:00:00|  0:00:07|
# Route    | 39|     0|    16|   1|    0|   28|    0|   0|  0|  0:00:00|  0:00:07|
# Route    | 40|     0|    15|   1|    0|   28|    0|   0|  6|  0:00:00|  0:00:07|
# Route    | 41|     0|    16|   1|    0|   28|    0|   0|  0|  0:00:01|  0:00:08|
# Route    | 42|     0|    15|   1|    0|   28|    0|   0|  6|  0:00:00|  0:00:08|
# Route    | 43|     0|    16|   1|    0|   28|    0|   0|  0|  0:00:00|  0:00:08|
# Route    | 44|     0|    16|   1|    0|   28|    0|   0|  0|  0:00:00|  0:00:08|
# Route    | 45|     0|    15|   1|    0|   28|    0|   0|  6|  0:00:00|  0:00:08|
# Route    | 46|     0|    16|   1|    0|   28|    0|   0|  0|  0:00:00|  0:00:08|
# Route    | 47|     0|    15|   1|    0|   28|    0|   0|  6|  0:00:00|  0:00:08|
# Route    | 48|     0|    15|   1|    0|   28|    0|   0|  0|  0:00:00|  0:00:08|
# Route    | 49|     0|    15|   1|    0|   28|    0|   0|  0|  0:00:00|  0:00:08|
# Route    | 50|     0|    15|   1|    0|   28|    0|   0|  0|  0:00:01|  0:00:09|
# Route    | 51|     0|    16|   1|    0|   28|    0|   0|  0|  0:00:00|  0:00:09|
# Route    | 52|     0|    15|   1|    0|   28|    0|   0|  6|  0:00:00|  0:00:09|
# Route    | 53|     0|    16|   1|    0|   28|    0|   0|  0|  0:00:01|  0:00:10|
# Route    | 54|     0|    14|   1|    1|   27|    0|   0| 12|  0:00:01|  0:00:11|
# Route    | 55|     0|    14|   1|    1|   27|    0|   0|  0|  0:00:00|  0:00:11|
# Route    | 56|     0|    14|   1|    1|   27|    0|   0|  0|  0:00:00|  0:00:11|
# Route    | 57|     0|    14|   1|    1|   27|    0|   0|  0|  0:00:00|  0:00:11|
# Route    | 58|     0|    14|   1|    1|   27|    0|   0|  0|  0:00:00|  0:00:11|
# Route    | 59|     0|    14|   1|    1|   26|    0|   0|  0|  0:00:00|  0:00:11|
# Route    | 60|     0|    13|   1|    1|   28|    0|   0|  7|  0:00:00|  0:00:11|
# Route    | 61|     0|    14|   1|    1|   26|    0|   0|  0|  0:00:00|  0:00:11|
# Route    | 62|     0|    13|   1|    1|   28|    0|   0|  7|  0:00:01|  0:00:12|
# Route    | 63|     0|    14|   1|    1|   27|    0|   0|  0|  0:00:00|  0:00:12|
# Clean    | 64|     0|    14|  13|    1|   27|    0|   0|   |  0:00:00|  0:00:12|
# Clean    | 65|     0|    14|  13|    1|   27|    0|   0|   |  0:00:00|  0:00:12|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:12
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\MPU6050_STM8.dsn
# Nets 25 Connections 56 Unroutes 1
# Signal Layers 2 Power Layers 0
# Wire Junctions 23, at vias 9 Total Vias 27
# Percent Connected   76.79
# Manhattan Length 501.9489 Horizontal 328.7830 Vertical 173.1659
# Routed Length 572.0885 Horizontal 390.2407 Vertical 181.8478
# Ratio Actual / Manhattan   1.1397
# Unconnected Length  11.2000 Horizontal   5.9750 Vertical   5.2250
# Smart Route: Executing 2 clean passes.
# Current time = Sun Jul 24 22:18:49 2016
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# Layer BOTTOM Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\MPU6050_STM8.dsn
# Nets 25 Connections 56 Unroutes 1
# Signal Layers 2 Power Layers 0
# Wire Junctions 23, at vias 9 Total Vias 27
# Percent Connected   76.79
# Manhattan Length 501.9489 Horizontal 328.7830 Vertical 173.1659
# Routed Length 572.0885 Horizontal 390.2407 Vertical 181.8478
# Ratio Actual / Manhattan   1.1397
# Unconnected Length  11.2000 Horizontal   5.9750 Vertical   5.2250
# Start Clean Pass 1 of 2
# Routing 97 wires.
# Total Conflicts: 14 (Cross: 0, Clear: 14, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 75 Successes 62 Failures 13 Vias 27
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Start Clean Pass 2 of 2
# Routing 98 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 14 (Cross: 0, Clear: 14, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 76 Successes 63 Failures 13 Vias 27
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# Layer BOTTOM Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   56|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    29|    13|   2|    2|   15|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    25|    18|   0|    0|   16|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  3|    13|    15|   1|    0|   19|    0|   0| 34|  0:00:00|  0:00:00|
# Route    |  4|    10|    17|   1|    0|   22|    0|   0|  3|  0:00:00|  0:00:00|
# Route    |  5|     7|    16|   1|    0|   22|    0|   0| 14|  0:00:00|  0:00:00|
# Route    |  6|     2|    16|   1|    0|   24|    0|   0| 21|  0:00:00|  0:00:00|
# Route    |  7|     3|    15|   1|    0|   26|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  8|     2|    15|   1|    0|   25|    0|   0|  5|  0:00:00|  0:00:00|
# Route    |  9|     2|    14|   1|    0|   27|    0|   0|  5|  0:00:00|  0:00:00|
# Route    | 10|     2|    14|   1|    0|   25|    0|   0|  0|  0:00:01|  0:00:01|
# Route    | 11|     2|    14|   1|    0|   26|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 12|     1|    17|   1|    0|   27|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 13|     1|    15|   1|    0|   29|    0|   0| 11|  0:00:01|  0:00:02|
# Route    | 14|     0|    15|   1|    0|   29|    0|   0|  6|  0:00:00|  0:00:02|
# Route    | 15|     0|    14|   1|    0|   29|    0|   0|  6|  0:00:00|  0:00:02|
# Route    | 16|     0|    15|   1|    0|   30|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 17|     0|    17|   1|    0|   29|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 18|     0|    15|   1|    0|   30|    0|   0| 11|  0:00:00|  0:00:02|
# Route    | 19|     0|    16|   1|    0|   29|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 20|     0|    15|   1|    0|   29|    0|   0|  6|  0:00:01|  0:00:03|
# Route    | 21|     0|    14|   1|    0|   31|    0|   0|  6|  0:00:00|  0:00:03|
# Route    | 22|     0|    16|   1|    0|   29|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 23|     0|    16|   1|    0|   31|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 24|     0|    15|   1|    0|   29|    0|   0|  6|  0:00:01|  0:00:04|
# Route    | 25|     0|    15|   1|    0|   29|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 26|     0|    15|  13|    0|   28|    0|   0|   |  0:00:01|  0:00:05|
# Clean    | 27|     0|    15|  13|    0|   28|    0|   0|   |  0:00:00|  0:00:05|
# Route    | 28|     0|    15|   1|    0|   28|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 29|     0|    15|   1|    0|   28|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 30|     0|    15|   1|    0|   28|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 31|     0|    18|   1|    0|   28|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 32|     0|    16|   1|    0|   28|    0|   0| 11|  0:00:01|  0:00:06|
# Route    | 33|     0|    15|   1|    0|   29|    0|   0|  6|  0:00:00|  0:00:06|
# Route    | 34|     0|    15|   1|    0|   28|    0|   0|  0|  0:00:00|  0:00:06|
# Route    | 35|     0|    15|   1|    0|   28|    0|   0|  0|  0:00:00|  0:00:06|
# Route    | 36|     0|    17|   1|    0|   28|    0|   0|  0|  0:00:01|  0:00:07|
# Route    | 37|     0|    15|   1|    0|   28|    0|   0| 11|  0:00:00|  0:00:07|
# Route    | 38|     0|    16|   1|    0|   28|    0|   0|  0|  0:00:00|  0:00:07|
# Route    | 39|     0|    16|   1|    0|   28|    0|   0|  0|  0:00:00|  0:00:07|
# Route    | 40|     0|    15|   1|    0|   28|    0|   0|  6|  0:00:00|  0:00:07|
# Route    | 41|     0|    16|   1|    0|   28|    0|   0|  0|  0:00:01|  0:00:08|
# Route    | 42|     0|    15|   1|    0|   28|    0|   0|  6|  0:00:00|  0:00:08|
# Route    | 43|     0|    16|   1|    0|   28|    0|   0|  0|  0:00:00|  0:00:08|
# Route    | 44|     0|    16|   1|    0|   28|    0|   0|  0|  0:00:00|  0:00:08|
# Route    | 45|     0|    15|   1|    0|   28|    0|   0|  6|  0:00:00|  0:00:08|
# Route    | 46|     0|    16|   1|    0|   28|    0|   0|  0|  0:00:00|  0:00:08|
# Route    | 47|     0|    15|   1|    0|   28|    0|   0|  6|  0:00:00|  0:00:08|
# Route    | 48|     0|    15|   1|    0|   28|    0|   0|  0|  0:00:00|  0:00:08|
# Route    | 49|     0|    15|   1|    0|   28|    0|   0|  0|  0:00:00|  0:00:08|
# Route    | 50|     0|    15|   1|    0|   28|    0|   0|  0|  0:00:01|  0:00:09|
# Route    | 51|     0|    16|   1|    0|   28|    0|   0|  0|  0:00:00|  0:00:09|
# Route    | 52|     0|    15|   1|    0|   28|    0|   0|  6|  0:00:00|  0:00:09|
# Route    | 53|     0|    16|   1|    0|   28|    0|   0|  0|  0:00:01|  0:00:10|
# Route    | 54|     0|    14|   1|    1|   27|    0|   0| 12|  0:00:01|  0:00:11|
# Route    | 55|     0|    14|   1|    1|   27|    0|   0|  0|  0:00:00|  0:00:11|
# Route    | 56|     0|    14|   1|    1|   27|    0|   0|  0|  0:00:00|  0:00:11|
# Route    | 57|     0|    14|   1|    1|   27|    0|   0|  0|  0:00:00|  0:00:11|
# Route    | 58|     0|    14|   1|    1|   27|    0|   0|  0|  0:00:00|  0:00:11|
# Route    | 59|     0|    14|   1|    1|   26|    0|   0|  0|  0:00:00|  0:00:11|
# Route    | 60|     0|    13|   1|    1|   28|    0|   0|  7|  0:00:00|  0:00:11|
# Route    | 61|     0|    14|   1|    1|   26|    0|   0|  0|  0:00:00|  0:00:11|
# Route    | 62|     0|    13|   1|    1|   28|    0|   0|  7|  0:00:01|  0:00:12|
# Route    | 63|     0|    14|   1|    1|   27|    0|   0|  0|  0:00:00|  0:00:12|
# Clean    | 64|     0|    14|  13|    1|   27|    0|   0|   |  0:00:00|  0:00:12|
# Clean    | 65|     0|    14|  13|    1|   27|    0|   0|   |  0:00:00|  0:00:12|
# Clean    | 66|     0|    14|  13|    1|   27|    0|   0|   |  0:00:00|  0:00:12|
# Clean    | 67|     0|    14|  13|    1|   27|    0|   0|   |  0:00:01|  0:00:13|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:13
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\MPU6050_STM8.dsn
# Nets 25 Connections 56 Unroutes 1
# Signal Layers 2 Power Layers 0
# Wire Junctions 22, at vias 9 Total Vias 27
# Percent Connected   76.79
# Manhattan Length 502.5089 Horizontal 330.5388 Vertical 171.9701
# Routed Length 569.8625 Horizontal 389.0230 Vertical 180.8395
# Ratio Actual / Manhattan   1.1340
# Unconnected Length  11.2000 Horizontal   5.9750 Vertical   5.2250
# Smart Route: Smart_route finished, completion rate: 76.79.
write routes (changed_only) (reset_changed) C:/Users/QThan/AppData/Local/Temp/#Taaaaar00988.tmp
# Routing Written to File C:/Users/QThan/AppData/Local/Temp/#Taaaaar00988.tmp
quit
