INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/nbit_register/nbit_register.srcs/sources_1/new/nbit_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nbit_register
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/nbit_register/nbit_register.srcs/sim_1/new/nbit_register_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nbit_register_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/nbit_register/nbit_register.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
