

================================================================
== Vitis HLS Report for 'atan2_cordic_double_s'
================================================================
* Date:           Wed Dec 14 18:16:43 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        inversekinematics
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        1|      109|  10.000 ns|  1.090 us|    1|  109|     none|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------+------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                   |                        |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |              Instance             |         Module         |   min   |   max   |    min    |    max   | min | max |   Type  |
        +-----------------------------------+------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_atan2_generic_double_s_fu_163  |atan2_generic_double_s  |        1|       94|  10.000 ns|  0.940 us|    1|   94|     none|
        +-----------------------------------+------------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    355|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        4|    -|     713|   4443|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    320|    -|
|Register         |        -|    -|     551|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        4|    0|    1264|   5118|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|      ~0|      7|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+-----------------------------+---------+----+-----+------+-----+
    |              Instance             |            Module           | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-----------------------------------+-----------------------------+---------+----+-----+------+-----+
    |grp_atan2_generic_double_s_fu_163  |atan2_generic_double_s       |        4|   0|  713|  4443|    0|
    |dcmp_64ns_64ns_1_2_no_dsp_1_U51    |dcmp_64ns_64ns_1_2_no_dsp_1  |        0|   0|    0|     0|    0|
    +-----------------------------------+-----------------------------+---------+----+-----+------+-----+
    |Total                              |                             |        4|   0|  713|  4443|    0|
    +-----------------------------------+-----------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |and_ln18_1_fu_282_p2    |       and|   0|  0|   2|           1|           1|
    |and_ln18_2_fu_320_p2    |       and|   0|  0|   2|           1|           1|
    |and_ln18_3_fu_326_p2    |       and|   0|  0|   2|           1|           1|
    |and_ln18_fu_258_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln746_1_fu_406_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln746_fu_400_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln762_fu_294_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln766_fu_306_p2     |       and|   0|  0|   2|           1|           1|
    |ap_condition_647        |       and|   0|  0|   2|           1|           1|
    |icmp_ln746_1_fu_386_p2  |      icmp|   0|  0|  11|          11|           2|
    |icmp_ln746_fu_380_p2    |      icmp|   0|  0|  11|          11|           2|
    |icmp_ln824_2_fu_264_p2  |      icmp|   0|  0|  11|          11|           2|
    |icmp_ln824_3_fu_288_p2  |      icmp|   0|  0|  11|          11|           1|
    |icmp_ln824_4_fu_300_p2  |      icmp|   0|  0|  11|          11|           1|
    |icmp_ln824_5_fu_374_p2  |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln824_fu_240_p2    |      icmp|   0|  0|  11|          11|           2|
    |icmp_ln828_1_fu_270_p2  |      icmp|   0|  0|  24|          52|           1|
    |icmp_ln828_fu_246_p2    |      icmp|   0|  0|  24|          52|           1|
    |or_ln746_1_fu_396_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln746_fu_392_p2      |        or|   0|  0|   2|           1|           1|
    |select_ln809_fu_440_p3  |    select|   0|  0|  56|           1|          64|
    |xor_ln822_fu_416_p2     |       xor|   0|  0|  65|          64|          65|
    |xor_ln826_fu_429_p2     |       xor|   0|  0|  65|          64|          65|
    |xor_ln828_1_fu_276_p2   |       xor|   0|  0|   2|           1|           2|
    |xor_ln828_fu_252_p2     |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 355|         376|         285|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+-----+-----------+-----+-----------+
    |                   Name                  | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------------+-----+-----------+-----+-----------+
    |UnifiedRetVal_reg_96                     |  100|         20|   64|       1280|
    |ap_NS_fsm                                |  127|         26|    1|         26|
    |ap_phi_mux_UnifiedRetVal_phi_fu_108_p42  |   14|          3|   64|        192|
    |ap_return                                |    9|          2|   64|        128|
    |c_reg_82                                 |   14|          3|   64|        192|
    |grp_atan2_generic_double_s_fu_163_x_in   |   14|          3|   64|        192|
    |grp_atan2_generic_double_s_fu_163_y_in   |   14|          3|   64|        192|
    |grp_fu_171_p0                            |   14|          3|   64|        192|
    |grp_fu_171_p1                            |   14|          3|   64|        192|
    +-----------------------------------------+-----+-----------+-----+-----------+
    |Total                                    |  320|         66|  513|       2586|
    +-----------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+----+----+-----+-----------+
    |                      Name                      | FF | LUT| Bits| Const Bits|
    +------------------------------------------------+----+----+-----+-----------+
    |UnifiedRetVal_reg_96                            |  64|   0|   64|          0|
    |a_reg_573                                       |  63|   0|   64|          1|
    |and_ln18_1_reg_541                              |   1|   0|    1|          0|
    |and_ln18_2_reg_565                              |   1|   0|    1|          0|
    |and_ln18_3_reg_569                              |   1|   0|    1|          0|
    |and_ln18_reg_532                                |   1|   0|    1|          0|
    |and_ln762_reg_549                               |   1|   0|    1|          0|
    |and_ln766_reg_557                               |   1|   0|    1|          0|
    |ap_CS_fsm                                       |  25|   0|   25|          0|
    |ap_return_preg                                  |  64|   0|   64|          0|
    |b_reg_580                                       |  63|   0|   64|          1|
    |c_reg_82                                        |  64|   0|   64|          0|
    |d_reg_608                                       |  64|   0|   64|          0|
    |grp_atan2_generic_double_s_fu_163_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln746_1_reg_595                            |   1|   0|    1|          0|
    |icmp_ln746_reg_590                              |   1|   0|    1|          0|
    |icmp_ln824_3_reg_545                            |   1|   0|    1|          0|
    |icmp_ln824_4_reg_553                            |   1|   0|    1|          0|
    |icmp_ln828_1_reg_536                            |   1|   0|    1|          0|
    |icmp_ln828_reg_527                              |   1|   0|    1|          0|
    |p_Result_32_reg_516                             |   1|   0|    1|          0|
    |reg_182                                         |  64|   0|   64|          0|
    |sub_i_reg_603                                   |  64|   0|   64|          0|
    |tmp_s_reg_561                                   |   2|   0|    2|          0|
    +------------------------------------------------+----+----+-----+-----------+
    |Total                                           | 551|   0|  553|          2|
    +------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+---------------------+-----+-----+------------+----------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  atan2_cordic<double>|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  atan2_cordic<double>|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  atan2_cordic<double>|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  atan2_cordic<double>|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  atan2_cordic<double>|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  atan2_cordic<double>|  return value|
|ap_return            |  out|   64|  ap_ctrl_hs|  atan2_cordic<double>|  return value|
|grp_fu_272_p_din0    |  out|   64|  ap_ctrl_hs|  atan2_cordic<double>|  return value|
|grp_fu_272_p_din1    |  out|   64|  ap_ctrl_hs|  atan2_cordic<double>|  return value|
|grp_fu_272_p_opcode  |  out|    2|  ap_ctrl_hs|  atan2_cordic<double>|  return value|
|grp_fu_272_p_dout0   |   in|   64|  ap_ctrl_hs|  atan2_cordic<double>|  return value|
|grp_fu_272_p_ce      |  out|    1|  ap_ctrl_hs|  atan2_cordic<double>|  return value|
|y_in                 |   in|   64|     ap_none|                  y_in|        scalar|
|x_in                 |   in|   64|     ap_none|                  x_in|        scalar|
+---------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 18 23 20 19 2 13 21 22 24 25 
2 --> 3 5 
3 --> 4 
4 --> 13 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 
19 --> 18 
20 --> 18 
21 --> 18 
22 --> 18 
23 --> 18 
24 --> 18 
25 --> 18 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.61>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%x_in_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %x_in" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:754]   --->   Operation 26 'read' 'x_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%y_in_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %y_in" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:754]   --->   Operation 27 'read' 'y_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %x_in_read" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:483]   --->   Operation 28 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V, i32 63"   --->   Operation 29 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62"   --->   Operation 30 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_51 = trunc i64 %data_V"   --->   Operation 31 'trunc' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%data_V_2 = bitcast i64 %y_in_read" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:483]   --->   Operation 32 'bitcast' 'data_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_Result_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V_2, i32 63"   --->   Operation 33 'bitselect' 'p_Result_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_52 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_2, i32 52, i32 62"   --->   Operation 34 'partselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_53 = trunc i64 %data_V_2"   --->   Operation 35 'trunc' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.85ns)   --->   "%icmp_ln824 = icmp_eq  i11 %tmp_52, i11 2047"   --->   Operation 36 'icmp' 'icmp_ln824' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (1.34ns)   --->   "%icmp_ln828 = icmp_eq  i52 %tmp_53, i52 0"   --->   Operation 37 'icmp' 'icmp_ln828' <Predicate = true> <Delay = 1.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node and_ln18)   --->   "%xor_ln828 = xor i1 %icmp_ln828, i1 1"   --->   Operation 38 'xor' 'xor_ln828' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln18 = and i1 %icmp_ln824, i1 %xor_ln828" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 39 'and' 'and_ln18' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.88ns)   --->   "%br_ln18 = br i1 %and_ln18, void %.critedge378, void %UnifiedReturnBlock" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 40 'br' 'br_ln18' <Predicate = true> <Delay = 0.88>
ST_1 : Operation 41 [1/1] (0.85ns)   --->   "%icmp_ln824_2 = icmp_eq  i11 %tmp, i11 2047"   --->   Operation 41 'icmp' 'icmp_ln824_2' <Predicate = (!and_ln18)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (1.34ns)   --->   "%icmp_ln828_1 = icmp_eq  i52 %tmp_51, i52 0"   --->   Operation 42 'icmp' 'icmp_ln828_1' <Predicate = (!and_ln18)> <Delay = 1.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node and_ln18_1)   --->   "%xor_ln828_1 = xor i1 %icmp_ln828_1, i1 1"   --->   Operation 43 'xor' 'xor_ln828_1' <Predicate = (!and_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln18_1 = and i1 %icmp_ln824_2, i1 %xor_ln828_1" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 44 'and' 'and_ln18_1' <Predicate = (!and_ln18)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.88ns)   --->   "%br_ln18 = br i1 %and_ln18_1, void %.critedge379, void %UnifiedReturnBlock" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 45 'br' 'br_ln18' <Predicate = (!and_ln18)> <Delay = 0.88>
ST_1 : Operation 46 [1/1] (0.85ns)   --->   "%icmp_ln824_3 = icmp_eq  i11 %tmp_52, i11 0"   --->   Operation 46 'icmp' 'icmp_ln824_3' <Predicate = (!and_ln18 & !and_ln18_1)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.33ns)   --->   "%and_ln762 = and i1 %icmp_ln824_3, i1 %icmp_ln828" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:762]   --->   Operation 47 'and' 'and_ln762' <Predicate = (!and_ln18 & !and_ln18_1)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln762 = br i1 %and_ln762, void %.critedge, void" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:762]   --->   Operation 48 'br' 'br_ln762' <Predicate = (!and_ln18 & !and_ln18_1)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.85ns)   --->   "%icmp_ln824_4 = icmp_eq  i11 %tmp, i11 0"   --->   Operation 49 'icmp' 'icmp_ln824_4' <Predicate = (!and_ln18 & !and_ln18_1 & !and_ln762)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.33ns)   --->   "%and_ln766 = and i1 %icmp_ln824_4, i1 %icmp_ln828_1" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:766]   --->   Operation 50 'and' 'and_ln766' <Predicate = (!and_ln18 & !and_ln18_1 & !and_ln762)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln766 = br i1 %and_ln766, void, void" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:766]   --->   Operation 51 'br' 'br_ln766' <Predicate = (!and_ln18 & !and_ln18_1 & !and_ln762)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln771 = br i1 %icmp_ln824_3, void %.critedge265, void" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:771]   --->   Operation 52 'br' 'br_ln771' <Predicate = (!and_ln18 & !and_ln18_1 & !and_ln762 & !and_ln766)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln776 = br i1 %icmp_ln824_4, void, void" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:776]   --->   Operation 53 'br' 'br_ln776' <Predicate = (!and_ln18 & !and_ln18_1 & !and_ln762 & !and_ln766 & !icmp_ln824_3)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %p_Result_s, i1 %p_Result_32" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:779]   --->   Operation 54 'bitconcatenate' 'tmp_s' <Predicate = (!and_ln18 & !and_ln18_1 & !and_ln762 & !and_ln766 & !icmp_ln824_3 & !icmp_ln824_4)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.33ns)   --->   "%and_ln18_2 = and i1 %icmp_ln824_2, i1 %icmp_ln828_1" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:18]   --->   Operation 55 'and' 'and_ln18_2' <Predicate = (!and_ln18 & !and_ln18_1 & !and_ln762 & !and_ln766 & !icmp_ln824_3 & !icmp_ln824_4)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.33ns)   --->   "%and_ln18_3 = and i1 %icmp_ln824, i1 %icmp_ln828" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:18]   --->   Operation 56 'and' 'and_ln18_3' <Predicate = (!and_ln18 & !and_ln18_1 & !and_ln762 & !and_ln766 & !icmp_ln824_3 & !icmp_ln824_4)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln794 = br i1 %and_ln18_2, void %.critedge267, void" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:794]   --->   Operation 57 'br' 'br_ln794' <Predicate = (!and_ln18 & !and_ln18_1 & !and_ln762 & !and_ln766 & !icmp_ln824_3 & !icmp_ln824_4)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln808 = br i1 %and_ln18_3, void, void" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:808]   --->   Operation 58 'br' 'br_ln808' <Predicate = (!and_ln18 & !and_ln18_1 & !and_ln762 & !and_ln766 & !icmp_ln824_3 & !icmp_ln824_4 & !and_ln18_2)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%p_Result_39 = trunc i64 %data_V_2"   --->   Operation 59 'trunc' 'p_Result_39' <Predicate = (!and_ln18 & !and_ln18_1 & !and_ln762 & !and_ln766 & !icmp_ln824_3 & !icmp_ln824_4 & !and_ln18_2 & !and_ln18_3)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln368 = zext i63 %p_Result_39"   --->   Operation 60 'zext' 'zext_ln368' <Predicate = (!and_ln18 & !and_ln18_1 & !and_ln762 & !and_ln766 & !icmp_ln824_3 & !icmp_ln824_4 & !and_ln18_2 & !and_ln18_3)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%a = bitcast i64 %zext_ln368" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:521]   --->   Operation 61 'bitcast' 'a' <Predicate = (!and_ln18 & !and_ln18_1 & !and_ln762 & !and_ln766 & !icmp_ln824_3 & !icmp_ln824_4 & !and_ln18_2 & !and_ln18_3)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%p_Result_40 = trunc i64 %data_V"   --->   Operation 62 'trunc' 'p_Result_40' <Predicate = (!and_ln18 & !and_ln18_1 & !and_ln762 & !and_ln766 & !icmp_ln824_3 & !icmp_ln824_4 & !and_ln18_2 & !and_ln18_3)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln368_1 = zext i63 %p_Result_40"   --->   Operation 63 'zext' 'zext_ln368_1' <Predicate = (!and_ln18 & !and_ln18_1 & !and_ln762 & !and_ln766 & !icmp_ln824_3 & !icmp_ln824_4 & !and_ln18_2 & !and_ln18_3)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%b = bitcast i64 %zext_ln368_1" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:521]   --->   Operation 64 'bitcast' 'b' <Predicate = (!and_ln18 & !and_ln18_1 & !and_ln762 & !and_ln766 & !icmp_ln824_3 & !icmp_ln824_4 & !and_ln18_2 & !and_ln18_3)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%p_Result_41 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 0, i63 %p_Result_40"   --->   Operation 65 'bitconcatenate' 'p_Result_41' <Predicate = (!and_ln18 & !and_ln18_1 & !and_ln762 & !and_ln766 & !icmp_ln824_3 & !icmp_ln824_4 & !and_ln18_2 & !and_ln18_3)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%p_Result_42 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 0, i63 %p_Result_39"   --->   Operation 66 'bitconcatenate' 'p_Result_42' <Predicate = (!and_ln18 & !and_ln18_1 & !and_ln762 & !and_ln766 & !icmp_ln824_3 & !icmp_ln824_4 & !and_ln18_2 & !and_ln18_3)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (1.48ns)   --->   "%icmp_ln824_5 = icmp_eq  i64 %p_Result_41, i64 %p_Result_42"   --->   Operation 67 'icmp' 'icmp_ln824_5' <Predicate = (!and_ln18 & !and_ln18_1 & !and_ln762 & !and_ln766 & !icmp_ln824_3 & !icmp_ln824_4 & !and_ln18_2 & !and_ln18_3)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.54ns)   --->   "%br_ln744 = br i1 %icmp_ln824_5, void, void %atan2_cordic_Q1<double>.exit" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:744->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 68 'br' 'br_ln744' <Predicate = (!and_ln18 & !and_ln18_1 & !and_ln762 & !and_ln766 & !icmp_ln824_3 & !icmp_ln824_4 & !and_ln18_2 & !and_ln18_3)> <Delay = 0.54>
ST_1 : Operation 69 [1/1] (0.85ns)   --->   "%icmp_ln746 = icmp_ne  i11 %tmp_52, i11 2047" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:746->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 69 'icmp' 'icmp_ln746' <Predicate = (!and_ln18 & !and_ln18_1 & !and_ln762 & !and_ln766 & !icmp_ln824_3 & !icmp_ln824_4 & !and_ln18_2 & !and_ln18_3 & !icmp_ln824_5)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.85ns)   --->   "%icmp_ln746_1 = icmp_ne  i11 %tmp, i11 2047" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:746->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 70 'icmp' 'icmp_ln746_1' <Predicate = (!and_ln18 & !and_ln18_1 & !and_ln762 & !and_ln766 & !icmp_ln824_3 & !icmp_ln824_4 & !and_ln18_2 & !and_ln18_3 & !icmp_ln824_5)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [2/2] (3.61ns)   --->   "%tmp_9 = fcmp_ogt  i64 %a, i64 %b" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:746->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 71 'dcmp' 'tmp_9' <Predicate = (!and_ln18 & !and_ln18_1 & !and_ln762 & !and_ln766 & !icmp_ln824_3 & !icmp_ln824_4 & !and_ln18_2 & !and_ln18_3 & !icmp_ln824_5)> <Delay = 3.61> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln794 = br i1 %and_ln18_3, void, void" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:794]   --->   Operation 72 'br' 'br_ln794' <Predicate = (!and_ln18 & !and_ln18_1 & !and_ln762 & !and_ln766 & !icmp_ln824_3 & !icmp_ln824_4 & and_ln18_2)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.88ns)   --->   "%switch_ln802 = switch i2 %tmp_s, void %UnifiedReturnBlock, i2 3, void, i2 1, void, i2 2, void" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:802]   --->   Operation 73 'switch' 'switch_ln802' <Predicate = (!and_ln18 & !and_ln18_1 & !and_ln762 & !and_ln766 & !icmp_ln824_3 & !icmp_ln824_4 & and_ln18_2 & !and_ln18_3)> <Delay = 0.88>
ST_1 : Operation 74 [1/1] (0.88ns)   --->   "%br_ln805 = br void %UnifiedReturnBlock" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:805]   --->   Operation 74 'br' 'br_ln805' <Predicate = (!and_ln18 & !and_ln18_1 & !and_ln762 & !and_ln766 & !icmp_ln824_3 & !icmp_ln824_4 & and_ln18_2 & !and_ln18_3 & tmp_s == 2)> <Delay = 0.88>
ST_1 : Operation 75 [1/1] (0.88ns)   --->   "%br_ln804 = br void %UnifiedReturnBlock" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:804]   --->   Operation 75 'br' 'br_ln804' <Predicate = (!and_ln18 & !and_ln18_1 & !and_ln762 & !and_ln766 & !icmp_ln824_3 & !icmp_ln824_4 & and_ln18_2 & !and_ln18_3 & tmp_s == 1)> <Delay = 0.88>
ST_1 : Operation 76 [1/1] (0.88ns)   --->   "%br_ln806 = br void %UnifiedReturnBlock" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:806]   --->   Operation 76 'br' 'br_ln806' <Predicate = (!and_ln18 & !and_ln18_1 & !and_ln762 & !and_ln766 & !icmp_ln824_3 & !icmp_ln824_4 & and_ln18_2 & !and_ln18_3 & tmp_s == 3)> <Delay = 0.88>
ST_1 : Operation 77 [1/1] (0.88ns)   --->   "%switch_ln795 = switch i2 %tmp_s, void %UnifiedReturnBlock, i2 3, void, i2 1, void, i2 2, void" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:795]   --->   Operation 77 'switch' 'switch_ln795' <Predicate = (!and_ln18 & !and_ln18_1 & !and_ln762 & !and_ln766 & !icmp_ln824_3 & !icmp_ln824_4 & and_ln18_2 & and_ln18_3)> <Delay = 0.88>
ST_1 : Operation 78 [1/1] (0.88ns)   --->   "%br_ln798 = br void %UnifiedReturnBlock" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:798]   --->   Operation 78 'br' 'br_ln798' <Predicate = (!and_ln18 & !and_ln18_1 & !and_ln762 & !and_ln766 & !icmp_ln824_3 & !icmp_ln824_4 & and_ln18_2 & and_ln18_3 & tmp_s == 2)> <Delay = 0.88>
ST_1 : Operation 79 [1/1] (0.88ns)   --->   "%br_ln797 = br void %UnifiedReturnBlock" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:797]   --->   Operation 79 'br' 'br_ln797' <Predicate = (!and_ln18 & !and_ln18_1 & !and_ln762 & !and_ln766 & !icmp_ln824_3 & !icmp_ln824_4 & and_ln18_2 & and_ln18_3 & tmp_s == 1)> <Delay = 0.88>
ST_1 : Operation 80 [1/1] (0.88ns)   --->   "%br_ln799 = br void %UnifiedReturnBlock" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:799]   --->   Operation 80 'br' 'br_ln799' <Predicate = (!and_ln18 & !and_ln18_1 & !and_ln762 & !and_ln766 & !icmp_ln824_3 & !icmp_ln824_4 & and_ln18_2 & and_ln18_3 & tmp_s == 3)> <Delay = 0.88>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln772 = br i1 %p_Result_s, void %.critedge264, void" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:772]   --->   Operation 81 'br' 'br_ln772' <Predicate = (!and_ln18 & !and_ln18_1 & !and_ln762 & !and_ln766 & icmp_ln824_3)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln762 = br i1 %p_Result_s, void, void" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:762]   --->   Operation 82 'br' 'br_ln762' <Predicate = (!and_ln18 & !and_ln18_1 & and_ln762)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.94>
ST_2 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node and_ln746_1)   --->   "%or_ln746 = or i1 %icmp_ln828, i1 %icmp_ln746" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:746->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 83 'or' 'or_ln746' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node and_ln746_1)   --->   "%or_ln746_1 = or i1 %icmp_ln828_1, i1 %icmp_ln746_1" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:746->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 84 'or' 'or_ln746_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node and_ln746_1)   --->   "%and_ln746 = and i1 %or_ln746, i1 %or_ln746_1" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:746->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 85 'and' 'and_ln746' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/2] (3.61ns)   --->   "%tmp_9 = fcmp_ogt  i64 %a, i64 %b" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:746->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 86 'dcmp' 'tmp_9' <Predicate = true> <Delay = 3.61> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln746_1 = and i1 %and_ln746, i1 %tmp_9" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:746->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 87 'and' 'and_ln746_1' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln746 = br i1 %and_ln746_1, void, void" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:746->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 88 'br' 'br_ln746' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 89 [2/2] (7.30ns)   --->   "%tmp_i_64 = call i64 @atan2_generic<double>, i64 %a, i64 %b, i126 %cordic_ctab_table_128_V" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:749->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 89 'call' 'tmp_i_64' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.54>
ST_4 : Operation 90 [1/2] (0.54ns)   --->   "%tmp_i_64 = call i64 @atan2_generic<double>, i64 %a, i64 %b, i126 %cordic_ctab_table_128_V" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:749->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 90 'call' 'tmp_i_64' <Predicate = true> <Delay = 0.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 91 [1/1] (0.54ns)   --->   "%br_ln749 = br void %atan2_cordic_Q1<double>.exit" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:749->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 91 'br' 'br_ln749' <Predicate = true> <Delay = 0.54>

State 5 <SV = 2> <Delay = 7.30>
ST_5 : Operation 92 [2/2] (7.30ns)   --->   "%tmp_i = call i64 @atan2_generic<double>, i64 %b, i64 %a, i126 %cordic_ctab_table_128_V" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:747->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 92 'call' 'tmp_i' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 3> <Delay = 0.54>
ST_6 : Operation 93 [1/2] (0.54ns)   --->   "%tmp_i = call i64 @atan2_generic<double>, i64 %b, i64 %a, i126 %cordic_ctab_table_128_V" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:747->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 93 'call' 'tmp_i' <Predicate = true> <Delay = 0.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 4> <Delay = 6.91>
ST_7 : Operation 94 [5/5] (6.91ns)   --->   "%sub_i = dsub i64 1.5708, i64 %tmp_i" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:747->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 94 'dsub' 'sub_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 5> <Delay = 6.91>
ST_8 : Operation 95 [4/5] (6.91ns)   --->   "%sub_i = dsub i64 1.5708, i64 %tmp_i" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:747->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 95 'dsub' 'sub_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 6> <Delay = 6.91>
ST_9 : Operation 96 [3/5] (6.91ns)   --->   "%sub_i = dsub i64 1.5708, i64 %tmp_i" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:747->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 96 'dsub' 'sub_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 7> <Delay = 6.91>
ST_10 : Operation 97 [2/5] (6.91ns)   --->   "%sub_i = dsub i64 1.5708, i64 %tmp_i" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:747->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 97 'dsub' 'sub_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 8> <Delay = 6.91>
ST_11 : Operation 98 [1/5] (6.91ns)   --->   "%sub_i = dsub i64 1.5708, i64 %tmp_i" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:747->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 98 'dsub' 'sub_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 9> <Delay = 0.54>
ST_12 : Operation 99 [1/1] (0.54ns)   --->   "%br_ln747 = br void %atan2_cordic_Q1<double>.exit" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:747->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 99 'br' 'br_ln747' <Predicate = true> <Delay = 0.54>

State 13 <SV = 10> <Delay = 6.91>
ST_13 : Operation 100 [1/1] (0.00ns)   --->   "%c = phi i64 %sub_i, void, i64 %tmp_i_64, void, i64 0.785398, void" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:747->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 100 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 101 [5/5] (6.91ns)   --->   "%d = dsub i64 3.14159, i64 %c" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:817]   --->   Operation 101 'dsub' 'd' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 11> <Delay = 6.91>
ST_14 : Operation 102 [4/5] (6.91ns)   --->   "%d = dsub i64 3.14159, i64 %c" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:817]   --->   Operation 102 'dsub' 'd' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 12> <Delay = 6.91>
ST_15 : Operation 103 [3/5] (6.91ns)   --->   "%d = dsub i64 3.14159, i64 %c" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:817]   --->   Operation 103 'dsub' 'd' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 13> <Delay = 6.91>
ST_16 : Operation 104 [2/5] (6.91ns)   --->   "%d = dsub i64 3.14159, i64 %c" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:817]   --->   Operation 104 'dsub' 'd' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 14> <Delay = 6.91>
ST_17 : Operation 105 [1/5] (6.91ns)   --->   "%d = dsub i64 3.14159, i64 %c" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:817]   --->   Operation 105 'dsub' 'd' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 106 [1/1] (0.88ns)   --->   "%switch_ln818 = switch i2 %tmp_s, void %UnifiedReturnBlock, i2 3, void, i2 1, void, i2 2, void" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:818]   --->   Operation 106 'switch' 'switch_ln818' <Predicate = true> <Delay = 0.88>
ST_17 : Operation 107 [1/1] (0.00ns)   --->   "%bitcast_ln822 = bitcast i64 %c" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:822]   --->   Operation 107 'bitcast' 'bitcast_ln822' <Predicate = (tmp_s == 1)> <Delay = 0.00>
ST_17 : Operation 108 [1/1] (0.44ns)   --->   "%xor_ln822 = xor i64 %bitcast_ln822, i64 9223372036854775808" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:822]   --->   Operation 108 'xor' 'xor_ln822' <Predicate = (tmp_s == 1)> <Delay = 0.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 109 [1/1] (0.00ns)   --->   "%bitcast_ln822_1 = bitcast i64 %xor_ln822" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:822]   --->   Operation 109 'bitcast' 'bitcast_ln822_1' <Predicate = (tmp_s == 1)> <Delay = 0.00>
ST_17 : Operation 110 [1/1] (0.88ns)   --->   "%br_ln822 = br void %UnifiedReturnBlock" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:822]   --->   Operation 110 'br' 'br_ln822' <Predicate = (tmp_s == 1)> <Delay = 0.88>

State 18 <SV = 15> <Delay = 1.32>
ST_18 : Operation 111 [1/1] (0.88ns)   --->   "%br_ln824 = br void %UnifiedReturnBlock" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:824]   --->   Operation 111 'br' 'br_ln824' <Predicate = (!and_ln18 & !and_ln18_1 & !and_ln762 & !and_ln766 & !icmp_ln824_3 & !icmp_ln824_4 & !and_ln18_2 & !and_ln18_3 & tmp_s == 2)> <Delay = 0.88>
ST_18 : Operation 112 [1/1] (0.00ns)   --->   "%bitcast_ln826 = bitcast i64 %d" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:826]   --->   Operation 112 'bitcast' 'bitcast_ln826' <Predicate = (!and_ln18 & !and_ln18_1 & !and_ln762 & !and_ln766 & !icmp_ln824_3 & !icmp_ln824_4 & !and_ln18_2 & !and_ln18_3 & tmp_s == 3)> <Delay = 0.00>
ST_18 : Operation 113 [1/1] (0.44ns)   --->   "%xor_ln826 = xor i64 %bitcast_ln826, i64 9223372036854775808" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:826]   --->   Operation 113 'xor' 'xor_ln826' <Predicate = (!and_ln18 & !and_ln18_1 & !and_ln762 & !and_ln766 & !icmp_ln824_3 & !icmp_ln824_4 & !and_ln18_2 & !and_ln18_3 & tmp_s == 3)> <Delay = 0.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 114 [1/1] (0.00ns)   --->   "%bitcast_ln826_1 = bitcast i64 %xor_ln826" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:826]   --->   Operation 114 'bitcast' 'bitcast_ln826_1' <Predicate = (!and_ln18 & !and_ln18_1 & !and_ln762 & !and_ln766 & !icmp_ln824_3 & !icmp_ln824_4 & !and_ln18_2 & !and_ln18_3 & tmp_s == 3)> <Delay = 0.00>
ST_18 : Operation 115 [1/1] (0.88ns)   --->   "%br_ln826 = br void %UnifiedReturnBlock" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:826]   --->   Operation 115 'br' 'br_ln826' <Predicate = (!and_ln18 & !and_ln18_1 & !and_ln762 & !and_ln766 & !icmp_ln824_3 & !icmp_ln824_4 & !and_ln18_2 & !and_ln18_3 & tmp_s == 3)> <Delay = 0.88>
ST_18 : Operation 116 [1/1] (0.00ns)   --->   "%UnifiedRetVal = phi i64 %select_ln809, void, i64 %bitcast_ln521, void, i64 %bitcast_ln521_1, void, i64 %bitcast_ln521_2, void, i64 %bitcast_ln521_3, void, i64 %bitcast_ln521_4, void %.critedge264, i64 %bitcast_ln521_5, void, i64 -2.35619, void, i64 2.35619, void, i64 -0.785398, void, i64 -3.14159, void, i64 3.14159, void, i64 -0, void, i64 %bitcast_ln826_1, void, i64 %d, void, i64 %bitcast_ln822_1, void, i64 nan, void, i64 nan, void %.critedge378, i64 %c, void %atan2_cordic_Q1<double>.exit, i64 0.785398, void, i64 0, void"   --->   Operation 116 'phi' 'UnifiedRetVal' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 117 [1/1] (0.00ns)   --->   "%ret_ln830 = ret i64 %UnifiedRetVal" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:830]   --->   Operation 117 'ret' 'ret_ln830' <Predicate = true> <Delay = 0.00>

State 19 <SV = 14> <Delay = 0.88>
ST_19 : Operation 118 [1/1] (0.49ns)   --->   "%select_ln809 = select i1 %p_Result_32, i64 -1.5708, i64 1.5708" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:809]   --->   Operation 118 'select' 'select_ln809' <Predicate = true> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 119 [1/1] (0.88ns)   --->   "%br_ln830 = br void %UnifiedReturnBlock" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:830]   --->   Operation 119 'br' 'br_ln830' <Predicate = true> <Delay = 0.88>

State 20 <SV = 14> <Delay = 0.88>
ST_20 : Operation 120 [1/1] (0.00ns)   --->   "%p_Result_38 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %p_Result_32, i63 4609753056924675352"   --->   Operation 120 'bitconcatenate' 'p_Result_38' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 121 [1/1] (0.00ns)   --->   "%bitcast_ln521_5 = bitcast i64 %p_Result_38" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:521]   --->   Operation 121 'bitcast' 'bitcast_ln521_5' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 122 [1/1] (0.88ns)   --->   "%br_ln777 = br void %UnifiedReturnBlock" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:777]   --->   Operation 122 'br' 'br_ln777' <Predicate = true> <Delay = 0.88>

State 21 <SV = 14> <Delay = 0.88>
ST_21 : Operation 123 [1/1] (0.00ns)   --->   "%p_Result_37 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %p_Result_32, i63 0"   --->   Operation 123 'bitconcatenate' 'p_Result_37' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 124 [1/1] (0.00ns)   --->   "%bitcast_ln521_4 = bitcast i64 %p_Result_37" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:521]   --->   Operation 124 'bitcast' 'bitcast_ln521_4' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 125 [1/1] (0.88ns)   --->   "%br_ln775 = br void %UnifiedReturnBlock" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:775]   --->   Operation 125 'br' 'br_ln775' <Predicate = true> <Delay = 0.88>

State 22 <SV = 14> <Delay = 0.88>
ST_22 : Operation 126 [1/1] (0.00ns)   --->   "%p_Result_36 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %p_Result_32, i63 4614256656552045848"   --->   Operation 126 'bitconcatenate' 'p_Result_36' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 127 [1/1] (0.00ns)   --->   "%bitcast_ln521_3 = bitcast i64 %p_Result_36" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:521]   --->   Operation 127 'bitcast' 'bitcast_ln521_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 128 [1/1] (0.88ns)   --->   "%br_ln773 = br void %UnifiedReturnBlock" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:773]   --->   Operation 128 'br' 'br_ln773' <Predicate = true> <Delay = 0.88>

State 23 <SV = 14> <Delay = 0.88>
ST_23 : Operation 129 [1/1] (0.00ns)   --->   "%p_Result_35 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %p_Result_32, i63 4609753056924675352"   --->   Operation 129 'bitconcatenate' 'p_Result_35' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 130 [1/1] (0.00ns)   --->   "%bitcast_ln521_2 = bitcast i64 %p_Result_35" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:521]   --->   Operation 130 'bitcast' 'bitcast_ln521_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 131 [1/1] (0.88ns)   --->   "%br_ln767 = br void %UnifiedReturnBlock" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:767]   --->   Operation 131 'br' 'br_ln767' <Predicate = true> <Delay = 0.88>

State 24 <SV = 14> <Delay = 0.88>
ST_24 : Operation 132 [1/1] (0.00ns)   --->   "%p_Result_34 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %p_Result_32, i63 0"   --->   Operation 132 'bitconcatenate' 'p_Result_34' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 133 [1/1] (0.00ns)   --->   "%bitcast_ln521_1 = bitcast i64 %p_Result_34" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:521]   --->   Operation 133 'bitcast' 'bitcast_ln521_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 134 [1/1] (0.88ns)   --->   "%br_ln765 = br void %UnifiedReturnBlock" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:765]   --->   Operation 134 'br' 'br_ln765' <Predicate = true> <Delay = 0.88>

State 25 <SV = 14> <Delay = 0.88>
ST_25 : Operation 135 [1/1] (0.00ns)   --->   "%p_Result_33 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %p_Result_32, i63 4614256656552045848"   --->   Operation 135 'bitconcatenate' 'p_Result_33' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 136 [1/1] (0.00ns)   --->   "%bitcast_ln521 = bitcast i64 %p_Result_33" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:521]   --->   Operation 136 'bitcast' 'bitcast_ln521' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 137 [1/1] (0.88ns)   --->   "%br_ln763 = br void %UnifiedReturnBlock" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:763]   --->   Operation 137 'br' 'br_ln763' <Predicate = true> <Delay = 0.88>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ y_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cordic_ctab_table_128_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_in_read       (read          ) [ 00000000000000000000000000]
y_in_read       (read          ) [ 00000000000000000000000000]
data_V          (bitcast       ) [ 00000000000000000000000000]
p_Result_s      (bitselect     ) [ 01000000000000000000000000]
tmp             (partselect    ) [ 00000000000000000000000000]
tmp_51          (trunc         ) [ 00000000000000000000000000]
data_V_2        (bitcast       ) [ 00000000000000000000000000]
p_Result_32     (bitselect     ) [ 00000000000000000001111111]
tmp_52          (partselect    ) [ 00000000000000000000000000]
tmp_53          (trunc         ) [ 00000000000000000000000000]
icmp_ln824      (icmp          ) [ 00000000000000000000000000]
icmp_ln828      (icmp          ) [ 00100000000000000000000000]
xor_ln828       (xor           ) [ 00000000000000000000000000]
and_ln18        (and           ) [ 01111111111111111111111111]
br_ln18         (br            ) [ 01111111111111111111111111]
icmp_ln824_2    (icmp          ) [ 00000000000000000000000000]
icmp_ln828_1    (icmp          ) [ 00100000000000000000000000]
xor_ln828_1     (xor           ) [ 00000000000000000000000000]
and_ln18_1      (and           ) [ 01111111111111111111111111]
br_ln18         (br            ) [ 01111111111111111111111111]
icmp_ln824_3    (icmp          ) [ 01111111111111111111111111]
and_ln762       (and           ) [ 01111111111111111111111111]
br_ln762        (br            ) [ 00000000000000000000000000]
icmp_ln824_4    (icmp          ) [ 01111111111111111111111111]
and_ln766       (and           ) [ 01111111111111111111111111]
br_ln766        (br            ) [ 00000000000000000000000000]
br_ln771        (br            ) [ 00000000000000000000000000]
br_ln776        (br            ) [ 00000000000000000000000000]
tmp_s           (bitconcatenate) [ 01111111111111111111111111]
and_ln18_2      (and           ) [ 01111111111111111111111111]
and_ln18_3      (and           ) [ 01111111111111111111111111]
br_ln794        (br            ) [ 00000000000000000000000000]
br_ln808        (br            ) [ 00000000000000000000000000]
p_Result_39     (trunc         ) [ 00000000000000000000000000]
zext_ln368      (zext          ) [ 00000000000000000000000000]
a               (bitcast       ) [ 00111110000000000000000000]
p_Result_40     (trunc         ) [ 00000000000000000000000000]
zext_ln368_1    (zext          ) [ 00000000000000000000000000]
b               (bitcast       ) [ 00111110000000000000000000]
p_Result_41     (bitconcatenate) [ 00000000000000000000000000]
p_Result_42     (bitconcatenate) [ 00000000000000000000000000]
icmp_ln824_5    (icmp          ) [ 01000000000000000000000000]
br_ln744        (br            ) [ 01111111111111000000000000]
icmp_ln746      (icmp          ) [ 00100000000000000000000000]
icmp_ln746_1    (icmp          ) [ 00100000000000000000000000]
br_ln794        (br            ) [ 00000000000000000000000000]
switch_ln802    (switch        ) [ 01111111111111111111111111]
br_ln805        (br            ) [ 01111111111111111111111111]
br_ln804        (br            ) [ 01111111111111111111111111]
br_ln806        (br            ) [ 01111111111111111111111111]
switch_ln795    (switch        ) [ 01111111111111111111111111]
br_ln798        (br            ) [ 01111111111111111111111111]
br_ln797        (br            ) [ 01111111111111111111111111]
br_ln799        (br            ) [ 01111111111111111111111111]
br_ln772        (br            ) [ 00000000000000000000000000]
br_ln762        (br            ) [ 00000000000000000000000000]
or_ln746        (or            ) [ 00000000000000000000000000]
or_ln746_1      (or            ) [ 00000000000000000000000000]
and_ln746       (and           ) [ 00000000000000000000000000]
tmp_9           (dcmp          ) [ 00000000000000000000000000]
and_ln746_1     (and           ) [ 00100000000000000000000000]
br_ln746        (br            ) [ 00000000000000000000000000]
tmp_i_64        (call          ) [ 01001000000011000000000000]
br_ln749        (br            ) [ 01001000000011000000000000]
tmp_i           (call          ) [ 00000001111100000000000000]
sub_i           (dsub          ) [ 01001000000011000000000000]
br_ln747        (br            ) [ 01001000000011000000000000]
c               (phi           ) [ 01000000000001111111111111]
d               (dsub          ) [ 01000000000000000111111111]
switch_ln818    (switch        ) [ 01000000000000000111111111]
bitcast_ln822   (bitcast       ) [ 00000000000000000000000000]
xor_ln822       (xor           ) [ 00000000000000000000000000]
bitcast_ln822_1 (bitcast       ) [ 01000000000000000111111111]
br_ln822        (br            ) [ 01000000000000000111111111]
br_ln824        (br            ) [ 00000000000000000000000000]
bitcast_ln826   (bitcast       ) [ 00000000000000000000000000]
xor_ln826       (xor           ) [ 00000000000000000000000000]
bitcast_ln826_1 (bitcast       ) [ 00000000000000000000000000]
br_ln826        (br            ) [ 00000000000000000000000000]
UnifiedRetVal   (phi           ) [ 00000000000000000010000000]
ret_ln830       (ret           ) [ 00000000000000000000000000]
select_ln809    (select        ) [ 01000000000000000111111111]
br_ln830        (br            ) [ 01000000000000000111111111]
p_Result_38     (bitconcatenate) [ 00000000000000000000000000]
bitcast_ln521_5 (bitcast       ) [ 01000000000000000111111111]
br_ln777        (br            ) [ 01000000000000000111111111]
p_Result_37     (bitconcatenate) [ 00000000000000000000000000]
bitcast_ln521_4 (bitcast       ) [ 01000000000000000111111111]
br_ln775        (br            ) [ 01000000000000000111111111]
p_Result_36     (bitconcatenate) [ 00000000000000000000000000]
bitcast_ln521_3 (bitcast       ) [ 01000000000000000111111111]
br_ln773        (br            ) [ 01000000000000000111111111]
p_Result_35     (bitconcatenate) [ 00000000000000000000000000]
bitcast_ln521_2 (bitcast       ) [ 01000000000000000111111111]
br_ln767        (br            ) [ 01000000000000000111111111]
p_Result_34     (bitconcatenate) [ 00000000000000000000000000]
bitcast_ln521_1 (bitcast       ) [ 01000000000000000111111111]
br_ln765        (br            ) [ 01000000000000000111111111]
p_Result_33     (bitconcatenate) [ 00000000000000000000000000]
bitcast_ln521   (bitcast       ) [ 01000000000000000111111111]
br_ln763        (br            ) [ 01000000000000000111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="y_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_in"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x_in">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_in"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="cordic_ctab_table_128_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cordic_ctab_table_128_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i2.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="atan2_generic<double>"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="10"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="15"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="15"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="15"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="15"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="15"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="15"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="15"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="x_in_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="64" slack="0"/>
<pin id="72" dir="0" index="1" bw="64" slack="0"/>
<pin id="73" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_in_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="y_in_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="64" slack="0"/>
<pin id="78" dir="0" index="1" bw="64" slack="0"/>
<pin id="79" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_in_read/1 "/>
</bind>
</comp>

<comp id="82" class="1005" name="c_reg_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="64" slack="1"/>
<pin id="84" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="c (phireg) "/>
</bind>
</comp>

<comp id="86" class="1004" name="c_phi_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="64" slack="2"/>
<pin id="88" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="89" dir="0" index="2" bw="64" slack="7"/>
<pin id="90" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="91" dir="0" index="4" bw="64" slack="10"/>
<pin id="92" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="6" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c/13 "/>
</bind>
</comp>

<comp id="96" class="1005" name="UnifiedRetVal_reg_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="64" slack="15"/>
<pin id="98" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="UnifiedRetVal (phireg) "/>
</bind>
</comp>

<comp id="108" class="1004" name="UnifiedRetVal_phi_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="64" slack="1"/>
<pin id="110" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="64" slack="1"/>
<pin id="112" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="113" dir="0" index="4" bw="64" slack="1"/>
<pin id="114" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="115" dir="0" index="6" bw="64" slack="1"/>
<pin id="116" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="117" dir="0" index="8" bw="64" slack="1"/>
<pin id="118" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="119" dir="0" index="10" bw="64" slack="1"/>
<pin id="120" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="121" dir="0" index="12" bw="64" slack="1"/>
<pin id="122" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="123" dir="0" index="14" bw="64" slack="15"/>
<pin id="124" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="125" dir="0" index="16" bw="64" slack="15"/>
<pin id="126" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="127" dir="0" index="18" bw="64" slack="15"/>
<pin id="128" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="129" dir="0" index="20" bw="64" slack="15"/>
<pin id="130" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="131" dir="0" index="22" bw="64" slack="15"/>
<pin id="132" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="24" bw="64" slack="15"/>
<pin id="134" dir="0" index="25" bw="0" slack="2147483647"/>
<pin id="135" dir="0" index="26" bw="64" slack="0"/>
<pin id="136" dir="0" index="27" bw="0" slack="2147483647"/>
<pin id="137" dir="0" index="28" bw="64" slack="1"/>
<pin id="138" dir="0" index="29" bw="0" slack="2147483647"/>
<pin id="139" dir="0" index="30" bw="64" slack="1"/>
<pin id="140" dir="0" index="31" bw="0" slack="2147483647"/>
<pin id="141" dir="0" index="32" bw="64" slack="15"/>
<pin id="142" dir="0" index="33" bw="0" slack="2147483647"/>
<pin id="143" dir="0" index="34" bw="64" slack="15"/>
<pin id="144" dir="0" index="35" bw="0" slack="2147483647"/>
<pin id="145" dir="0" index="36" bw="64" slack="5"/>
<pin id="146" dir="0" index="37" bw="0" slack="2147483647"/>
<pin id="147" dir="0" index="38" bw="64" slack="15"/>
<pin id="148" dir="0" index="39" bw="0" slack="2147483647"/>
<pin id="149" dir="0" index="40" bw="64" slack="15"/>
<pin id="150" dir="0" index="41" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="42" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="UnifiedRetVal/18 "/>
</bind>
</comp>

<comp id="163" class="1004" name="grp_atan2_generic_double_s_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="64" slack="0"/>
<pin id="165" dir="0" index="1" bw="64" slack="2"/>
<pin id="166" dir="0" index="2" bw="64" slack="2"/>
<pin id="167" dir="0" index="3" bw="126" slack="0"/>
<pin id="168" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_i_64/3 tmp_i/5 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="64" slack="0"/>
<pin id="173" dir="0" index="1" bw="64" slack="0"/>
<pin id="174" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dsub(509) " fcode="dadd"/>
<opset="sub_i/7 d/13 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="64" slack="0"/>
<pin id="180" dir="0" index="1" bw="64" slack="0"/>
<pin id="181" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="182" class="1005" name="reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="64" slack="1"/>
<pin id="184" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_64 tmp_i "/>
</bind>
</comp>

<comp id="188" class="1004" name="data_V_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="64" slack="0"/>
<pin id="190" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="p_Result_s_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="64" slack="0"/>
<pin id="195" dir="0" index="2" bw="7" slack="0"/>
<pin id="196" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="11" slack="0"/>
<pin id="202" dir="0" index="1" bw="64" slack="0"/>
<pin id="203" dir="0" index="2" bw="7" slack="0"/>
<pin id="204" dir="0" index="3" bw="7" slack="0"/>
<pin id="205" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="tmp_51_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="64" slack="0"/>
<pin id="212" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_51/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="data_V_2_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="64" slack="0"/>
<pin id="216" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V_2/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="p_Result_32_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="64" slack="0"/>
<pin id="221" dir="0" index="2" bw="7" slack="0"/>
<pin id="222" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_32/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="tmp_52_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="11" slack="0"/>
<pin id="228" dir="0" index="1" bw="64" slack="0"/>
<pin id="229" dir="0" index="2" bw="7" slack="0"/>
<pin id="230" dir="0" index="3" bw="7" slack="0"/>
<pin id="231" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_52/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmp_53_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="64" slack="0"/>
<pin id="238" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_53/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="icmp_ln824_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="11" slack="0"/>
<pin id="242" dir="0" index="1" bw="11" slack="0"/>
<pin id="243" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln824/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="icmp_ln828_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="52" slack="0"/>
<pin id="248" dir="0" index="1" bw="52" slack="0"/>
<pin id="249" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln828/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="xor_ln828_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln828/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="and_ln18_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="1" index="2" bw="1" slack="15"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln18/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="icmp_ln824_2_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="11" slack="0"/>
<pin id="266" dir="0" index="1" bw="11" slack="0"/>
<pin id="267" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln824_2/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="icmp_ln828_1_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="52" slack="0"/>
<pin id="272" dir="0" index="1" bw="52" slack="0"/>
<pin id="273" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln828_1/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="xor_ln828_1_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln828_1/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="and_ln18_1_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="1" index="2" bw="1" slack="15"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln18_1/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="icmp_ln824_3_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="11" slack="0"/>
<pin id="290" dir="0" index="1" bw="11" slack="0"/>
<pin id="291" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln824_3/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="and_ln762_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="1" index="2" bw="1" slack="15"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln762/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="icmp_ln824_4_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="11" slack="0"/>
<pin id="302" dir="0" index="1" bw="11" slack="0"/>
<pin id="303" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln824_4/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="and_ln766_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="1" index="2" bw="1" slack="15"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln766/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp_s_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="2" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="0" index="2" bw="1" slack="0"/>
<pin id="316" dir="1" index="3" bw="2" slack="14"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="and_ln18_2_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="1" index="2" bw="1" slack="15"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln18_2/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="and_ln18_3_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="1" index="2" bw="1" slack="15"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln18_3/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="p_Result_39_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="64" slack="0"/>
<pin id="334" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Result_39/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="zext_ln368_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="63" slack="0"/>
<pin id="338" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln368/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="a_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="63" slack="0"/>
<pin id="342" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="a/1 "/>
</bind>
</comp>

<comp id="345" class="1004" name="p_Result_40_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="64" slack="0"/>
<pin id="347" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Result_40/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="zext_ln368_1_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="63" slack="0"/>
<pin id="351" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln368_1/1 "/>
</bind>
</comp>

<comp id="353" class="1004" name="b_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="63" slack="0"/>
<pin id="355" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="b/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="p_Result_41_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="64" slack="0"/>
<pin id="360" dir="0" index="1" bw="1" slack="0"/>
<pin id="361" dir="0" index="2" bw="63" slack="0"/>
<pin id="362" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_41/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="p_Result_42_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="64" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="0" index="2" bw="63" slack="0"/>
<pin id="370" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_42/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="icmp_ln824_5_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="64" slack="0"/>
<pin id="376" dir="0" index="1" bw="64" slack="0"/>
<pin id="377" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln824_5/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="icmp_ln746_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="11" slack="0"/>
<pin id="382" dir="0" index="1" bw="11" slack="0"/>
<pin id="383" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln746/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="icmp_ln746_1_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="11" slack="0"/>
<pin id="388" dir="0" index="1" bw="11" slack="0"/>
<pin id="389" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln746_1/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="or_ln746_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="1"/>
<pin id="394" dir="0" index="1" bw="1" slack="1"/>
<pin id="395" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln746/2 "/>
</bind>
</comp>

<comp id="396" class="1004" name="or_ln746_1_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="1"/>
<pin id="398" dir="0" index="1" bw="1" slack="1"/>
<pin id="399" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln746_1/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="and_ln746_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="0"/>
<pin id="402" dir="0" index="1" bw="1" slack="0"/>
<pin id="403" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln746/2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="and_ln746_1_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="0"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln746_1/2 "/>
</bind>
</comp>

<comp id="412" class="1004" name="bitcast_ln822_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="64" slack="4"/>
<pin id="414" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln822/17 "/>
</bind>
</comp>

<comp id="416" class="1004" name="xor_ln822_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="64" slack="0"/>
<pin id="418" dir="0" index="1" bw="64" slack="0"/>
<pin id="419" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln822/17 "/>
</bind>
</comp>

<comp id="422" class="1004" name="bitcast_ln822_1_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="64" slack="0"/>
<pin id="424" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln822_1/17 "/>
</bind>
</comp>

<comp id="426" class="1004" name="bitcast_ln826_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="64" slack="1"/>
<pin id="428" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln826/18 "/>
</bind>
</comp>

<comp id="429" class="1004" name="xor_ln826_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="64" slack="0"/>
<pin id="431" dir="0" index="1" bw="64" slack="0"/>
<pin id="432" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln826/18 "/>
</bind>
</comp>

<comp id="435" class="1004" name="bitcast_ln826_1_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="64" slack="0"/>
<pin id="437" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln826_1/18 "/>
</bind>
</comp>

<comp id="440" class="1004" name="select_ln809_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="14"/>
<pin id="442" dir="0" index="1" bw="64" slack="0"/>
<pin id="443" dir="0" index="2" bw="64" slack="0"/>
<pin id="444" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln809/19 "/>
</bind>
</comp>

<comp id="447" class="1004" name="p_Result_38_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="64" slack="0"/>
<pin id="449" dir="0" index="1" bw="1" slack="14"/>
<pin id="450" dir="0" index="2" bw="63" slack="0"/>
<pin id="451" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_38/20 "/>
</bind>
</comp>

<comp id="454" class="1004" name="bitcast_ln521_5_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="64" slack="0"/>
<pin id="456" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln521_5/20 "/>
</bind>
</comp>

<comp id="458" class="1004" name="p_Result_37_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="64" slack="0"/>
<pin id="460" dir="0" index="1" bw="1" slack="14"/>
<pin id="461" dir="0" index="2" bw="1" slack="0"/>
<pin id="462" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_37/21 "/>
</bind>
</comp>

<comp id="465" class="1004" name="bitcast_ln521_4_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="64" slack="0"/>
<pin id="467" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln521_4/21 "/>
</bind>
</comp>

<comp id="469" class="1004" name="p_Result_36_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="64" slack="0"/>
<pin id="471" dir="0" index="1" bw="1" slack="14"/>
<pin id="472" dir="0" index="2" bw="63" slack="0"/>
<pin id="473" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_36/22 "/>
</bind>
</comp>

<comp id="476" class="1004" name="bitcast_ln521_3_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="64" slack="0"/>
<pin id="478" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln521_3/22 "/>
</bind>
</comp>

<comp id="480" class="1004" name="p_Result_35_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="64" slack="0"/>
<pin id="482" dir="0" index="1" bw="1" slack="14"/>
<pin id="483" dir="0" index="2" bw="63" slack="0"/>
<pin id="484" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_35/23 "/>
</bind>
</comp>

<comp id="487" class="1004" name="bitcast_ln521_2_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="64" slack="0"/>
<pin id="489" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln521_2/23 "/>
</bind>
</comp>

<comp id="491" class="1004" name="p_Result_34_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="64" slack="0"/>
<pin id="493" dir="0" index="1" bw="1" slack="14"/>
<pin id="494" dir="0" index="2" bw="1" slack="0"/>
<pin id="495" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_34/24 "/>
</bind>
</comp>

<comp id="498" class="1004" name="bitcast_ln521_1_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="64" slack="0"/>
<pin id="500" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln521_1/24 "/>
</bind>
</comp>

<comp id="502" class="1004" name="p_Result_33_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="64" slack="0"/>
<pin id="504" dir="0" index="1" bw="1" slack="14"/>
<pin id="505" dir="0" index="2" bw="63" slack="0"/>
<pin id="506" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_33/25 "/>
</bind>
</comp>

<comp id="509" class="1004" name="bitcast_ln521_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="64" slack="0"/>
<pin id="511" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln521/25 "/>
</bind>
</comp>

<comp id="516" class="1005" name="p_Result_32_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="14"/>
<pin id="518" dir="1" index="1" bw="1" slack="14"/>
</pin_list>
<bind>
<opset="p_Result_32 "/>
</bind>
</comp>

<comp id="527" class="1005" name="icmp_ln828_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="1"/>
<pin id="529" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln828 "/>
</bind>
</comp>

<comp id="532" class="1005" name="and_ln18_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="15"/>
<pin id="534" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln18 "/>
</bind>
</comp>

<comp id="536" class="1005" name="icmp_ln828_1_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="1"/>
<pin id="538" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln828_1 "/>
</bind>
</comp>

<comp id="541" class="1005" name="and_ln18_1_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="1" slack="15"/>
<pin id="543" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln18_1 "/>
</bind>
</comp>

<comp id="545" class="1005" name="icmp_ln824_3_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="15"/>
<pin id="547" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln824_3 "/>
</bind>
</comp>

<comp id="549" class="1005" name="and_ln762_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="15"/>
<pin id="551" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln762 "/>
</bind>
</comp>

<comp id="553" class="1005" name="icmp_ln824_4_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="15"/>
<pin id="555" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln824_4 "/>
</bind>
</comp>

<comp id="557" class="1005" name="and_ln766_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1" slack="15"/>
<pin id="559" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln766 "/>
</bind>
</comp>

<comp id="561" class="1005" name="tmp_s_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="2" slack="14"/>
<pin id="563" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="565" class="1005" name="and_ln18_2_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="1" slack="15"/>
<pin id="567" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln18_2 "/>
</bind>
</comp>

<comp id="569" class="1005" name="and_ln18_3_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="1" slack="15"/>
<pin id="571" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln18_3 "/>
</bind>
</comp>

<comp id="573" class="1005" name="a_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="64" slack="1"/>
<pin id="575" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="a "/>
</bind>
</comp>

<comp id="580" class="1005" name="b_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="64" slack="1"/>
<pin id="582" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="b "/>
</bind>
</comp>

<comp id="590" class="1005" name="icmp_ln746_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1" slack="1"/>
<pin id="592" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln746 "/>
</bind>
</comp>

<comp id="595" class="1005" name="icmp_ln746_1_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="1" slack="1"/>
<pin id="597" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln746_1 "/>
</bind>
</comp>

<comp id="603" class="1005" name="sub_i_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="64" slack="2"/>
<pin id="605" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="sub_i "/>
</bind>
</comp>

<comp id="608" class="1005" name="d_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="64" slack="1"/>
<pin id="610" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="d "/>
</bind>
</comp>

<comp id="614" class="1005" name="bitcast_ln822_1_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="64" slack="1"/>
<pin id="616" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln822_1 "/>
</bind>
</comp>

<comp id="619" class="1005" name="select_ln809_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="64" slack="1"/>
<pin id="621" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln809 "/>
</bind>
</comp>

<comp id="624" class="1005" name="bitcast_ln521_5_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="64" slack="1"/>
<pin id="626" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln521_5 "/>
</bind>
</comp>

<comp id="629" class="1005" name="bitcast_ln521_4_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="64" slack="1"/>
<pin id="631" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln521_4 "/>
</bind>
</comp>

<comp id="634" class="1005" name="bitcast_ln521_3_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="64" slack="1"/>
<pin id="636" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln521_3 "/>
</bind>
</comp>

<comp id="639" class="1005" name="bitcast_ln521_2_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="64" slack="1"/>
<pin id="641" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln521_2 "/>
</bind>
</comp>

<comp id="644" class="1005" name="bitcast_ln521_1_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="64" slack="1"/>
<pin id="646" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln521_1 "/>
</bind>
</comp>

<comp id="649" class="1005" name="bitcast_ln521_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="64" slack="1"/>
<pin id="651" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln521 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="74"><net_src comp="6" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="6" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="85"><net_src comp="42" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="94"><net_src comp="82" pin="1"/><net_sink comp="86" pin=4"/></net>

<net id="95"><net_src comp="86" pin="6"/><net_sink comp="82" pin=0"/></net>

<net id="99"><net_src comp="48" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="100"><net_src comp="50" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="52" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="54" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="44" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="56" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="105"><net_src comp="58" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="106"><net_src comp="42" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="107"><net_src comp="60" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="152"><net_src comp="96" pin="1"/><net_sink comp="108" pin=14"/></net>

<net id="153"><net_src comp="96" pin="1"/><net_sink comp="108" pin=16"/></net>

<net id="154"><net_src comp="96" pin="1"/><net_sink comp="108" pin=18"/></net>

<net id="155"><net_src comp="96" pin="1"/><net_sink comp="108" pin=20"/></net>

<net id="156"><net_src comp="96" pin="1"/><net_sink comp="108" pin=22"/></net>

<net id="157"><net_src comp="96" pin="1"/><net_sink comp="108" pin=24"/></net>

<net id="158"><net_src comp="96" pin="1"/><net_sink comp="108" pin=32"/></net>

<net id="159"><net_src comp="96" pin="1"/><net_sink comp="108" pin=34"/></net>

<net id="160"><net_src comp="82" pin="1"/><net_sink comp="108" pin=36"/></net>

<net id="161"><net_src comp="96" pin="1"/><net_sink comp="108" pin=38"/></net>

<net id="162"><net_src comp="96" pin="1"/><net_sink comp="108" pin=40"/></net>

<net id="169"><net_src comp="38" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="170"><net_src comp="4" pin="0"/><net_sink comp="163" pin=3"/></net>

<net id="175"><net_src comp="40" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="44" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="86" pin="6"/><net_sink comp="171" pin=1"/></net>

<net id="185"><net_src comp="163" pin="4"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="187"><net_src comp="182" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="191"><net_src comp="70" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="197"><net_src comp="8" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="188" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="10" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="206"><net_src comp="12" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="188" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="208"><net_src comp="14" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="209"><net_src comp="16" pin="0"/><net_sink comp="200" pin=3"/></net>

<net id="213"><net_src comp="188" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="76" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="223"><net_src comp="8" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="214" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="225"><net_src comp="10" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="232"><net_src comp="12" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="214" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="234"><net_src comp="14" pin="0"/><net_sink comp="226" pin=2"/></net>

<net id="235"><net_src comp="16" pin="0"/><net_sink comp="226" pin=3"/></net>

<net id="239"><net_src comp="214" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="244"><net_src comp="226" pin="4"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="18" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="236" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="20" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="246" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="22" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="240" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="252" pin="2"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="200" pin="4"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="18" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="210" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="20" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="270" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="22" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="264" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="276" pin="2"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="226" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="24" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="288" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="246" pin="2"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="200" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="24" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="300" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="270" pin="2"/><net_sink comp="306" pin=1"/></net>

<net id="317"><net_src comp="26" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="192" pin="3"/><net_sink comp="312" pin=1"/></net>

<net id="319"><net_src comp="218" pin="3"/><net_sink comp="312" pin=2"/></net>

<net id="324"><net_src comp="264" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="270" pin="2"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="240" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="246" pin="2"/><net_sink comp="326" pin=1"/></net>

<net id="335"><net_src comp="214" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="332" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="336" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="348"><net_src comp="188" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="352"><net_src comp="345" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="356"><net_src comp="349" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="363"><net_src comp="28" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="364"><net_src comp="30" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="365"><net_src comp="345" pin="1"/><net_sink comp="358" pin=2"/></net>

<net id="371"><net_src comp="28" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="372"><net_src comp="30" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="373"><net_src comp="332" pin="1"/><net_sink comp="366" pin=2"/></net>

<net id="378"><net_src comp="358" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="366" pin="3"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="226" pin="4"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="18" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="390"><net_src comp="200" pin="4"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="18" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="404"><net_src comp="392" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="396" pin="2"/><net_sink comp="400" pin=1"/></net>

<net id="410"><net_src comp="400" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="178" pin="2"/><net_sink comp="406" pin=1"/></net>

<net id="415"><net_src comp="82" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="420"><net_src comp="412" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="46" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="425"><net_src comp="416" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="433"><net_src comp="426" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="46" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="438"><net_src comp="429" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="108" pin=26"/></net>

<net id="445"><net_src comp="62" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="446"><net_src comp="40" pin="0"/><net_sink comp="440" pin=2"/></net>

<net id="452"><net_src comp="28" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="453"><net_src comp="64" pin="0"/><net_sink comp="447" pin=2"/></net>

<net id="457"><net_src comp="447" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="463"><net_src comp="28" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="464"><net_src comp="66" pin="0"/><net_sink comp="458" pin=2"/></net>

<net id="468"><net_src comp="458" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="474"><net_src comp="28" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="475"><net_src comp="68" pin="0"/><net_sink comp="469" pin=2"/></net>

<net id="479"><net_src comp="469" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="485"><net_src comp="28" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="486"><net_src comp="64" pin="0"/><net_sink comp="480" pin=2"/></net>

<net id="490"><net_src comp="480" pin="3"/><net_sink comp="487" pin=0"/></net>

<net id="496"><net_src comp="28" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="497"><net_src comp="66" pin="0"/><net_sink comp="491" pin=2"/></net>

<net id="501"><net_src comp="491" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="507"><net_src comp="28" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="508"><net_src comp="68" pin="0"/><net_sink comp="502" pin=2"/></net>

<net id="512"><net_src comp="502" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="519"><net_src comp="218" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="521"><net_src comp="516" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="522"><net_src comp="516" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="523"><net_src comp="516" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="524"><net_src comp="516" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="525"><net_src comp="516" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="526"><net_src comp="516" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="530"><net_src comp="246" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="535"><net_src comp="258" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="539"><net_src comp="270" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="544"><net_src comp="282" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="548"><net_src comp="288" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="552"><net_src comp="294" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="556"><net_src comp="300" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="560"><net_src comp="306" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="564"><net_src comp="312" pin="3"/><net_sink comp="561" pin=0"/></net>

<net id="568"><net_src comp="320" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="572"><net_src comp="326" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="576"><net_src comp="340" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="578"><net_src comp="573" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="579"><net_src comp="573" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="583"><net_src comp="353" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="585"><net_src comp="580" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="586"><net_src comp="580" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="593"><net_src comp="380" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="598"><net_src comp="386" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="606"><net_src comp="171" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="611"><net_src comp="171" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="613"><net_src comp="608" pin="1"/><net_sink comp="108" pin=28"/></net>

<net id="617"><net_src comp="422" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="108" pin=30"/></net>

<net id="622"><net_src comp="440" pin="3"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="627"><net_src comp="454" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="108" pin=12"/></net>

<net id="632"><net_src comp="465" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="108" pin=10"/></net>

<net id="637"><net_src comp="476" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="108" pin=8"/></net>

<net id="642"><net_src comp="487" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="108" pin=6"/></net>

<net id="647"><net_src comp="498" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="108" pin=4"/></net>

<net id="652"><net_src comp="509" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="108" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: cordic_ctab_table_128_V | {}
 - Input state : 
	Port: atan2_cordic<double> : y_in | {1 }
	Port: atan2_cordic<double> : x_in | {1 }
	Port: atan2_cordic<double> : cordic_ctab_table_128_V | {3 4 5 6 }
  - Chain level:
	State 1
		p_Result_s : 1
		tmp : 1
		tmp_51 : 1
		p_Result_32 : 1
		tmp_52 : 1
		tmp_53 : 1
		icmp_ln824 : 2
		icmp_ln828 : 2
		xor_ln828 : 3
		and_ln18 : 3
		br_ln18 : 3
		icmp_ln824_2 : 2
		icmp_ln828_1 : 2
		xor_ln828_1 : 3
		and_ln18_1 : 3
		br_ln18 : 3
		icmp_ln824_3 : 2
		and_ln762 : 3
		br_ln762 : 3
		icmp_ln824_4 : 2
		and_ln766 : 3
		br_ln766 : 3
		br_ln771 : 3
		br_ln776 : 3
		tmp_s : 2
		and_ln18_2 : 3
		and_ln18_3 : 3
		br_ln794 : 3
		br_ln808 : 3
		p_Result_39 : 1
		zext_ln368 : 2
		a : 3
		p_Result_40 : 1
		zext_ln368_1 : 2
		b : 3
		p_Result_41 : 2
		p_Result_42 : 2
		icmp_ln824_5 : 3
		br_ln744 : 4
		icmp_ln746 : 2
		icmp_ln746_1 : 2
		tmp_9 : 4
		br_ln794 : 3
		switch_ln802 : 3
		switch_ln795 : 3
		br_ln772 : 2
		br_ln762 : 2
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		d : 1
	State 14
	State 15
	State 16
	State 17
		xor_ln822 : 1
		bitcast_ln822_1 : 1
	State 18
		xor_ln826 : 1
		bitcast_ln826_1 : 1
		UnifiedRetVal : 2
		ret_ln830 : 3
	State 19
	State 20
		bitcast_ln521_5 : 1
	State 21
		bitcast_ln521_4 : 1
	State 22
		bitcast_ln521_3 : 1
	State 23
		bitcast_ln521_2 : 1
	State 24
		bitcast_ln521_1 : 1
	State 25
		bitcast_ln521 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|---------|
| Operation|          Functional Unit          |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|---------|
|   call   | grp_atan2_generic_double_s_fu_163 |    0    |  1.956  |   1269  |   3816  |
|----------|-----------------------------------|---------|---------|---------|---------|
|   dadd   |             grp_fu_171            |    3    |    0    |   445   |   781   |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |         icmp_ln824_fu_240         |    0    |    0    |    0    |    11   |
|          |         icmp_ln828_fu_246         |    0    |    0    |    0    |    24   |
|          |        icmp_ln824_2_fu_264        |    0    |    0    |    0    |    11   |
|          |        icmp_ln828_1_fu_270        |    0    |    0    |    0    |    24   |
|   icmp   |        icmp_ln824_3_fu_288        |    0    |    0    |    0    |    11   |
|          |        icmp_ln824_4_fu_300        |    0    |    0    |    0    |    11   |
|          |        icmp_ln824_5_fu_374        |    0    |    0    |    0    |    29   |
|          |         icmp_ln746_fu_380         |    0    |    0    |    0    |    11   |
|          |        icmp_ln746_1_fu_386        |    0    |    0    |    0    |    11   |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |          xor_ln828_fu_252         |    0    |    0    |    0    |    2    |
|    xor   |         xor_ln828_1_fu_276        |    0    |    0    |    0    |    2    |
|          |          xor_ln822_fu_416         |    0    |    0    |    0    |    64   |
|          |          xor_ln826_fu_429         |    0    |    0    |    0    |    64   |
|----------|-----------------------------------|---------|---------|---------|---------|
|  select  |        select_ln809_fu_440        |    0    |    0    |    0    |    56   |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |          and_ln18_fu_258          |    0    |    0    |    0    |    2    |
|          |         and_ln18_1_fu_282         |    0    |    0    |    0    |    2    |
|          |          and_ln762_fu_294         |    0    |    0    |    0    |    2    |
|    and   |          and_ln766_fu_306         |    0    |    0    |    0    |    2    |
|          |         and_ln18_2_fu_320         |    0    |    0    |    0    |    2    |
|          |         and_ln18_3_fu_326         |    0    |    0    |    0    |    2    |
|          |          and_ln746_fu_400         |    0    |    0    |    0    |    2    |
|          |         and_ln746_1_fu_406        |    0    |    0    |    0    |    2    |
|----------|-----------------------------------|---------|---------|---------|---------|
|    or    |          or_ln746_fu_392          |    0    |    0    |    0    |    2    |
|          |         or_ln746_1_fu_396         |    0    |    0    |    0    |    2    |
|----------|-----------------------------------|---------|---------|---------|---------|
|   read   |        x_in_read_read_fu_70       |    0    |    0    |    0    |    0    |
|          |        y_in_read_read_fu_76       |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|   dcmp   |             grp_fu_178            |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
| bitselect|         p_Result_s_fu_192         |    0    |    0    |    0    |    0    |
|          |         p_Result_32_fu_218        |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|partselect|             tmp_fu_200            |    0    |    0    |    0    |    0    |
|          |           tmp_52_fu_226           |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |           tmp_51_fu_210           |    0    |    0    |    0    |    0    |
|   trunc  |           tmp_53_fu_236           |    0    |    0    |    0    |    0    |
|          |         p_Result_39_fu_332        |    0    |    0    |    0    |    0    |
|          |         p_Result_40_fu_345        |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |            tmp_s_fu_312           |    0    |    0    |    0    |    0    |
|          |         p_Result_41_fu_358        |    0    |    0    |    0    |    0    |
|          |         p_Result_42_fu_366        |    0    |    0    |    0    |    0    |
|          |         p_Result_38_fu_447        |    0    |    0    |    0    |    0    |
|bitconcatenate|         p_Result_37_fu_458        |    0    |    0    |    0    |    0    |
|          |         p_Result_36_fu_469        |    0    |    0    |    0    |    0    |
|          |         p_Result_35_fu_480        |    0    |    0    |    0    |    0    |
|          |         p_Result_34_fu_491        |    0    |    0    |    0    |    0    |
|          |         p_Result_33_fu_502        |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|   zext   |         zext_ln368_fu_336         |    0    |    0    |    0    |    0    |
|          |        zext_ln368_1_fu_349        |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|   Total  |                                   |    3    |  1.956  |   1714  |   4948  |
|----------|-----------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|  UnifiedRetVal_reg_96 |   64   |
|       a_reg_573       |   64   |
|   and_ln18_1_reg_541  |    1   |
|   and_ln18_2_reg_565  |    1   |
|   and_ln18_3_reg_569  |    1   |
|    and_ln18_reg_532   |    1   |
|   and_ln762_reg_549   |    1   |
|   and_ln766_reg_557   |    1   |
|       b_reg_580       |   64   |
|bitcast_ln521_1_reg_644|   64   |
|bitcast_ln521_2_reg_639|   64   |
|bitcast_ln521_3_reg_634|   64   |
|bitcast_ln521_4_reg_629|   64   |
|bitcast_ln521_5_reg_624|   64   |
| bitcast_ln521_reg_649 |   64   |
|bitcast_ln822_1_reg_614|   64   |
|        c_reg_82       |   64   |
|       d_reg_608       |   64   |
|  icmp_ln746_1_reg_595 |    1   |
|   icmp_ln746_reg_590  |    1   |
|  icmp_ln824_3_reg_545 |    1   |
|  icmp_ln824_4_reg_553 |    1   |
|  icmp_ln828_1_reg_536 |    1   |
|   icmp_ln828_reg_527  |    1   |
|  p_Result_32_reg_516  |    1   |
|        reg_182        |   64   |
|  select_ln809_reg_619 |   64   |
|     sub_i_reg_603     |   64   |
|     tmp_s_reg_561     |    2   |
+-----------------------+--------+
|         Total         |   975  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------|------|------|------|--------||---------||---------|
|                Comp               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------|------|------|------|--------||---------||---------|
|              c_reg_82             |  p0  |   2  |  64  |   128  ||    9    |
|        UnifiedRetVal_reg_96       |  p0  |   9  |  64  |   576  ||    14   |
| grp_atan2_generic_double_s_fu_163 |  p1  |   2  |  64  |   128  ||    9    |
| grp_atan2_generic_double_s_fu_163 |  p2  |   2  |  64  |   128  ||    9    |
|             grp_fu_171            |  p0  |   2  |  64  |   128  |
|             grp_fu_171            |  p1  |   2  |  64  |   128  ||    9    |
|             grp_fu_178            |  p0  |   2  |  64  |   128  ||    9    |
|             grp_fu_178            |  p1  |   2  |  64  |   128  ||    9    |
|-----------------------------------|------|------|------|--------||---------||---------|
|               Total               |      |      |      |  1472  ||  4.318  ||    68   |
|-----------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    1   |  1714  |  4948  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   68   |
|  Register |    -   |    -   |   975  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    6   |  2689  |  5016  |
+-----------+--------+--------+--------+--------+
