DP_LINK_SCRAMBLING_DISABLE,VAR_0
DP_LINK_TRAIN_MASK,VAR_1
DP_LINK_TRAIN_MASK_CPT,VAR_2
DP_LINK_TRAIN_OFF,VAR_3
DP_LINK_TRAIN_OFF_CPT,VAR_4
DP_LINK_TRAIN_PAT_1,VAR_5
DP_LINK_TRAIN_PAT_1_CPT,VAR_6
DP_LINK_TRAIN_PAT_2,VAR_7
DP_LINK_TRAIN_PAT_2_CPT,VAR_8
DP_TP_CTL,FUNC_0
DP_TP_CTL_LINK_TRAIN_IDLE,VAR_9
DP_TP_CTL_LINK_TRAIN_MASK,VAR_10
DP_TP_CTL_LINK_TRAIN_NORMAL,VAR_11
DP_TP_CTL_LINK_TRAIN_PAT1,VAR_12
DP_TP_CTL_LINK_TRAIN_PAT2,VAR_13
DP_TP_CTL_LINK_TRAIN_PAT3,VAR_14
DP_TP_CTL_SCRAMBLE_DISABLE,VAR_15
DP_TP_STATUS,FUNC_1
DP_TP_STATUS_IDLE_DONE,VAR_16
DP_TRAINING_LANE0_SET,VAR_17
DP_TRAINING_PATTERN_MASK,VAR_18
DP_TRAINING_PATTERN_SET,VAR_19
DRM_ERROR,FUNC_2
HAS_PCH_CPT,FUNC_3
I915_READ,FUNC_4
I915_WRITE,FUNC_5
IS_GEN7,FUNC_6
IS_HASWELL,FUNC_7
PORT_A,VAR_20
POSTING_READ,FUNC_8
dp_to_dig_port,FUNC_9
intel_dp_aux_native_write,FUNC_10
intel_dp_aux_native_write_1,FUNC_11
is_cpu_edp,FUNC_12
wait_for,FUNC_13
intel_dp_set_link_train,FUNC_14
intel_dp,VAR_21
dp_reg_value,VAR_22
dp_train_pat,VAR_23
intel_dig_port,VAR_24
dev,VAR_25
dev_priv,VAR_26
port,VAR_27
ret,VAR_28
temp,VAR_29
